
UART_H7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ba8  080002cc  080002cc  000012cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08005e74  08005e74  00006e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005eb8  08005eb8  00006eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005ec0  08005ec0  00006ec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08005ec4  08005ec4  00006ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000002c  24000000  08005ec8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000174  2400002c  08005ef4  0000702c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240001a0  08005ef4  000071a0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000702c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00011faa  00000000  00000000  0000705a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000240d  00000000  00000000  00019004  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000bc8  00000000  00000000  0001b418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000901  00000000  00000000  0001bfe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000322d2  00000000  00000000  0001c8e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000107be  00000000  00000000  0004ebb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00141a97  00000000  00000000  0005f371  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001a0e08  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002fec  00000000  00000000  001a0e4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000062  00000000  00000000  001a3e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	@ (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	@ (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	2400002c 	.word	0x2400002c
 80002e8:	00000000 	.word	0x00000000
 80002ec:	08005e5c 	.word	0x08005e5c

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	@ (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	@ (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	@ (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	24000030 	.word	0x24000030
 8000308:	08005e5c 	.word	0x08005e5c

0800030c <__aeabi_uldivmod>:
 800030c:	b953      	cbnz	r3, 8000324 <__aeabi_uldivmod+0x18>
 800030e:	b94a      	cbnz	r2, 8000324 <__aeabi_uldivmod+0x18>
 8000310:	2900      	cmp	r1, #0
 8000312:	bf08      	it	eq
 8000314:	2800      	cmpeq	r0, #0
 8000316:	bf1c      	itt	ne
 8000318:	f04f 31ff 	movne.w	r1, #4294967295
 800031c:	f04f 30ff 	movne.w	r0, #4294967295
 8000320:	f000 b96a 	b.w	80005f8 <__aeabi_idiv0>
 8000324:	f1ad 0c08 	sub.w	ip, sp, #8
 8000328:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800032c:	f000 f806 	bl	800033c <__udivmoddi4>
 8000330:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000334:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000338:	b004      	add	sp, #16
 800033a:	4770      	bx	lr

0800033c <__udivmoddi4>:
 800033c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000340:	9d08      	ldr	r5, [sp, #32]
 8000342:	460c      	mov	r4, r1
 8000344:	2b00      	cmp	r3, #0
 8000346:	d14e      	bne.n	80003e6 <__udivmoddi4+0xaa>
 8000348:	4694      	mov	ip, r2
 800034a:	458c      	cmp	ip, r1
 800034c:	4686      	mov	lr, r0
 800034e:	fab2 f282 	clz	r2, r2
 8000352:	d962      	bls.n	800041a <__udivmoddi4+0xde>
 8000354:	b14a      	cbz	r2, 800036a <__udivmoddi4+0x2e>
 8000356:	f1c2 0320 	rsb	r3, r2, #32
 800035a:	4091      	lsls	r1, r2
 800035c:	fa20 f303 	lsr.w	r3, r0, r3
 8000360:	fa0c fc02 	lsl.w	ip, ip, r2
 8000364:	4319      	orrs	r1, r3
 8000366:	fa00 fe02 	lsl.w	lr, r0, r2
 800036a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800036e:	fa1f f68c 	uxth.w	r6, ip
 8000372:	fbb1 f4f7 	udiv	r4, r1, r7
 8000376:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800037a:	fb07 1114 	mls	r1, r7, r4, r1
 800037e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000382:	fb04 f106 	mul.w	r1, r4, r6
 8000386:	4299      	cmp	r1, r3
 8000388:	d90a      	bls.n	80003a0 <__udivmoddi4+0x64>
 800038a:	eb1c 0303 	adds.w	r3, ip, r3
 800038e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000392:	f080 8112 	bcs.w	80005ba <__udivmoddi4+0x27e>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 810f 	bls.w	80005ba <__udivmoddi4+0x27e>
 800039c:	3c02      	subs	r4, #2
 800039e:	4463      	add	r3, ip
 80003a0:	1a59      	subs	r1, r3, r1
 80003a2:	fa1f f38e 	uxth.w	r3, lr
 80003a6:	fbb1 f0f7 	udiv	r0, r1, r7
 80003aa:	fb07 1110 	mls	r1, r7, r0, r1
 80003ae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003b2:	fb00 f606 	mul.w	r6, r0, r6
 80003b6:	429e      	cmp	r6, r3
 80003b8:	d90a      	bls.n	80003d0 <__udivmoddi4+0x94>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f100 31ff 	add.w	r1, r0, #4294967295
 80003c2:	f080 80fc 	bcs.w	80005be <__udivmoddi4+0x282>
 80003c6:	429e      	cmp	r6, r3
 80003c8:	f240 80f9 	bls.w	80005be <__udivmoddi4+0x282>
 80003cc:	4463      	add	r3, ip
 80003ce:	3802      	subs	r0, #2
 80003d0:	1b9b      	subs	r3, r3, r6
 80003d2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa6>
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xba>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb4>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa6>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x150>
 80003fe:	42a3      	cmp	r3, r4
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xcc>
 8000402:	4290      	cmp	r0, r2
 8000404:	f0c0 80f0 	bcc.w	80005e8 <__udivmoddi4+0x2ac>
 8000408:	1a86      	subs	r6, r0, r2
 800040a:	eb64 0303 	sbc.w	r3, r4, r3
 800040e:	2001      	movs	r0, #1
 8000410:	2d00      	cmp	r5, #0
 8000412:	d0e6      	beq.n	80003e2 <__udivmoddi4+0xa6>
 8000414:	e9c5 6300 	strd	r6, r3, [r5]
 8000418:	e7e3      	b.n	80003e2 <__udivmoddi4+0xa6>
 800041a:	2a00      	cmp	r2, #0
 800041c:	f040 8090 	bne.w	8000540 <__udivmoddi4+0x204>
 8000420:	eba1 040c 	sub.w	r4, r1, ip
 8000424:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000428:	fa1f f78c 	uxth.w	r7, ip
 800042c:	2101      	movs	r1, #1
 800042e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000432:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000436:	fb08 4416 	mls	r4, r8, r6, r4
 800043a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800043e:	fb07 f006 	mul.w	r0, r7, r6
 8000442:	4298      	cmp	r0, r3
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x11c>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f106 34ff 	add.w	r4, r6, #4294967295
 800044e:	d202      	bcs.n	8000456 <__udivmoddi4+0x11a>
 8000450:	4298      	cmp	r0, r3
 8000452:	f200 80cd 	bhi.w	80005f0 <__udivmoddi4+0x2b4>
 8000456:	4626      	mov	r6, r4
 8000458:	1a1c      	subs	r4, r3, r0
 800045a:	fa1f f38e 	uxth.w	r3, lr
 800045e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000462:	fb08 4410 	mls	r4, r8, r0, r4
 8000466:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800046a:	fb00 f707 	mul.w	r7, r0, r7
 800046e:	429f      	cmp	r7, r3
 8000470:	d908      	bls.n	8000484 <__udivmoddi4+0x148>
 8000472:	eb1c 0303 	adds.w	r3, ip, r3
 8000476:	f100 34ff 	add.w	r4, r0, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x146>
 800047c:	429f      	cmp	r7, r3
 800047e:	f200 80b0 	bhi.w	80005e2 <__udivmoddi4+0x2a6>
 8000482:	4620      	mov	r0, r4
 8000484:	1bdb      	subs	r3, r3, r7
 8000486:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x9c>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa20 fc06 	lsr.w	ip, r0, r6
 800049c:	fa04 f301 	lsl.w	r3, r4, r1
 80004a0:	ea43 030c 	orr.w	r3, r3, ip
 80004a4:	40f4      	lsrs	r4, r6
 80004a6:	fa00 f801 	lsl.w	r8, r0, r1
 80004aa:	0c38      	lsrs	r0, r7, #16
 80004ac:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80004b0:	fbb4 fef0 	udiv	lr, r4, r0
 80004b4:	fa1f fc87 	uxth.w	ip, r7
 80004b8:	fb00 441e 	mls	r4, r0, lr, r4
 80004bc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c0:	fb0e f90c 	mul.w	r9, lr, ip
 80004c4:	45a1      	cmp	r9, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d90a      	bls.n	80004e2 <__udivmoddi4+0x1a6>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004d2:	f080 8084 	bcs.w	80005de <__udivmoddi4+0x2a2>
 80004d6:	45a1      	cmp	r9, r4
 80004d8:	f240 8081 	bls.w	80005de <__udivmoddi4+0x2a2>
 80004dc:	f1ae 0e02 	sub.w	lr, lr, #2
 80004e0:	443c      	add	r4, r7
 80004e2:	eba4 0409 	sub.w	r4, r4, r9
 80004e6:	fa1f f983 	uxth.w	r9, r3
 80004ea:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ee:	fb00 4413 	mls	r4, r0, r3, r4
 80004f2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004f6:	fb03 fc0c 	mul.w	ip, r3, ip
 80004fa:	45a4      	cmp	ip, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x1d2>
 80004fe:	193c      	adds	r4, r7, r4
 8000500:	f103 30ff 	add.w	r0, r3, #4294967295
 8000504:	d267      	bcs.n	80005d6 <__udivmoddi4+0x29a>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d965      	bls.n	80005d6 <__udivmoddi4+0x29a>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000512:	fba0 9302 	umull	r9, r3, r0, r2
 8000516:	eba4 040c 	sub.w	r4, r4, ip
 800051a:	429c      	cmp	r4, r3
 800051c:	46ce      	mov	lr, r9
 800051e:	469c      	mov	ip, r3
 8000520:	d351      	bcc.n	80005c6 <__udivmoddi4+0x28a>
 8000522:	d04e      	beq.n	80005c2 <__udivmoddi4+0x286>
 8000524:	b155      	cbz	r5, 800053c <__udivmoddi4+0x200>
 8000526:	ebb8 030e 	subs.w	r3, r8, lr
 800052a:	eb64 040c 	sbc.w	r4, r4, ip
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431e      	orrs	r6, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	e9c5 6400 	strd	r6, r4, [r5]
 800053c:	2100      	movs	r1, #0
 800053e:	e750      	b.n	80003e2 <__udivmoddi4+0xa6>
 8000540:	f1c2 0320 	rsb	r3, r2, #32
 8000544:	fa20 f103 	lsr.w	r1, r0, r3
 8000548:	fa0c fc02 	lsl.w	ip, ip, r2
 800054c:	fa24 f303 	lsr.w	r3, r4, r3
 8000550:	4094      	lsls	r4, r2
 8000552:	430c      	orrs	r4, r1
 8000554:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000558:	fa00 fe02 	lsl.w	lr, r0, r2
 800055c:	fa1f f78c 	uxth.w	r7, ip
 8000560:	fbb3 f0f8 	udiv	r0, r3, r8
 8000564:	fb08 3110 	mls	r1, r8, r0, r3
 8000568:	0c23      	lsrs	r3, r4, #16
 800056a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800056e:	fb00 f107 	mul.w	r1, r0, r7
 8000572:	4299      	cmp	r1, r3
 8000574:	d908      	bls.n	8000588 <__udivmoddi4+0x24c>
 8000576:	eb1c 0303 	adds.w	r3, ip, r3
 800057a:	f100 36ff 	add.w	r6, r0, #4294967295
 800057e:	d22c      	bcs.n	80005da <__udivmoddi4+0x29e>
 8000580:	4299      	cmp	r1, r3
 8000582:	d92a      	bls.n	80005da <__udivmoddi4+0x29e>
 8000584:	3802      	subs	r0, #2
 8000586:	4463      	add	r3, ip
 8000588:	1a5b      	subs	r3, r3, r1
 800058a:	b2a4      	uxth	r4, r4
 800058c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000590:	fb08 3311 	mls	r3, r8, r1, r3
 8000594:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000598:	fb01 f307 	mul.w	r3, r1, r7
 800059c:	42a3      	cmp	r3, r4
 800059e:	d908      	bls.n	80005b2 <__udivmoddi4+0x276>
 80005a0:	eb1c 0404 	adds.w	r4, ip, r4
 80005a4:	f101 36ff 	add.w	r6, r1, #4294967295
 80005a8:	d213      	bcs.n	80005d2 <__udivmoddi4+0x296>
 80005aa:	42a3      	cmp	r3, r4
 80005ac:	d911      	bls.n	80005d2 <__udivmoddi4+0x296>
 80005ae:	3902      	subs	r1, #2
 80005b0:	4464      	add	r4, ip
 80005b2:	1ae4      	subs	r4, r4, r3
 80005b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80005b8:	e739      	b.n	800042e <__udivmoddi4+0xf2>
 80005ba:	4604      	mov	r4, r0
 80005bc:	e6f0      	b.n	80003a0 <__udivmoddi4+0x64>
 80005be:	4608      	mov	r0, r1
 80005c0:	e706      	b.n	80003d0 <__udivmoddi4+0x94>
 80005c2:	45c8      	cmp	r8, r9
 80005c4:	d2ae      	bcs.n	8000524 <__udivmoddi4+0x1e8>
 80005c6:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ca:	eb63 0c07 	sbc.w	ip, r3, r7
 80005ce:	3801      	subs	r0, #1
 80005d0:	e7a8      	b.n	8000524 <__udivmoddi4+0x1e8>
 80005d2:	4631      	mov	r1, r6
 80005d4:	e7ed      	b.n	80005b2 <__udivmoddi4+0x276>
 80005d6:	4603      	mov	r3, r0
 80005d8:	e799      	b.n	800050e <__udivmoddi4+0x1d2>
 80005da:	4630      	mov	r0, r6
 80005dc:	e7d4      	b.n	8000588 <__udivmoddi4+0x24c>
 80005de:	46d6      	mov	lr, sl
 80005e0:	e77f      	b.n	80004e2 <__udivmoddi4+0x1a6>
 80005e2:	4463      	add	r3, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e74d      	b.n	8000484 <__udivmoddi4+0x148>
 80005e8:	4606      	mov	r6, r0
 80005ea:	4623      	mov	r3, r4
 80005ec:	4608      	mov	r0, r1
 80005ee:	e70f      	b.n	8000410 <__udivmoddi4+0xd4>
 80005f0:	3e02      	subs	r6, #2
 80005f2:	4463      	add	r3, ip
 80005f4:	e730      	b.n	8000458 <__udivmoddi4+0x11c>
 80005f6:	bf00      	nop

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <AX12_CalcChecksum>:
#define DXL_RX_MODE(h) HAL_GPIO_WritePin(h->DirPort, h->DirPin, GPIO_PIN_RESET)
#define DXL_TIMEOUT    20 // Reduced timeout to prevent long blocking

// --- Private Helper: Checksum Calculation ---
// Manual Page 12: Check Sum = ~ (ID + Length + Instruction + Parameter1 + ... Parameter N) [cite: 167]
static uint8_t AX12_CalcChecksum(uint8_t *packet, uint8_t length) {
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	70fb      	strb	r3, [r7, #3]
    uint8_t checksum = 0;
 8000608:	2300      	movs	r3, #0
 800060a:	73fb      	strb	r3, [r7, #15]
    // Loop sums ID, Length, Instruction, and all Parameters
    // Packet indices: 0=FF, 1=FF, 2=ID, 3=Len, 4=Instr, 5...=Params
    for (int i = 2; i < length - 1; i++) {
 800060c:	2302      	movs	r3, #2
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	e009      	b.n	8000626 <AX12_CalcChecksum+0x2a>
        checksum += packet[i];
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	687a      	ldr	r2, [r7, #4]
 8000616:	4413      	add	r3, r2
 8000618:	781a      	ldrb	r2, [r3, #0]
 800061a:	7bfb      	ldrb	r3, [r7, #15]
 800061c:	4413      	add	r3, r2
 800061e:	73fb      	strb	r3, [r7, #15]
    for (int i = 2; i < length - 1; i++) {
 8000620:	68bb      	ldr	r3, [r7, #8]
 8000622:	3301      	adds	r3, #1
 8000624:	60bb      	str	r3, [r7, #8]
 8000626:	78fb      	ldrb	r3, [r7, #3]
 8000628:	3b01      	subs	r3, #1
 800062a:	68ba      	ldr	r2, [r7, #8]
 800062c:	429a      	cmp	r2, r3
 800062e:	dbf0      	blt.n	8000612 <AX12_CalcChecksum+0x16>
    }
    return (~checksum) & 0xFF;
 8000630:	7bfb      	ldrb	r3, [r7, #15]
 8000632:	43db      	mvns	r3, r3
 8000634:	b2db      	uxtb	r3, r3
}
 8000636:	4618      	mov	r0, r3
 8000638:	3714      	adds	r7, #20
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr

08000642 <AX12_FlushRx>:

// --- Private Helper: Flush RX Buffer (CRITICAL FIX) ---
// Clears the hardware Overrun Error (ORE) flag which causes the "Freeze"
static void AX12_FlushRx(AX12_Handle_TypeDef *motor) {
 8000642:	b480      	push	{r7}
 8000644:	b085      	sub	sp, #20
 8000646:	af00      	add	r7, sp, #0
 8000648:	6078      	str	r0, [r7, #4]
    // Clear All Error Flags
    __HAL_UART_CLEAR_FLAG(motor->huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	220f      	movs	r2, #15
 8000652:	621a      	str	r2, [r3, #32]

    // Drain the Data Register
    uint8_t temp;
    while (__HAL_UART_GET_FLAG(motor->huart, UART_FLAG_RXNE)) {
 8000654:	e004      	b.n	8000660 <AX12_FlushRx+0x1e>
        temp = (uint8_t)(motor->huart->Instance->RDR & 0x00FF);
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800065e:	73fb      	strb	r3, [r7, #15]
    while (__HAL_UART_GET_FLAG(motor->huart, UART_FLAG_RXNE)) {
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	69db      	ldr	r3, [r3, #28]
 8000668:	f003 0320 	and.w	r3, r3, #32
 800066c:	2b20      	cmp	r3, #32
 800066e:	d0f2      	beq.n	8000656 <AX12_FlushRx+0x14>
    }
}
 8000670:	bf00      	nop
 8000672:	bf00      	nop
 8000674:	3714      	adds	r7, #20
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr

0800067e <AX12_Init>:

// --- Initialization ---
void AX12_Init(AX12_Handle_TypeDef *motor, UART_HandleTypeDef *huart, GPIO_TypeDef *port, uint16_t pin, uint8_t id) {
 800067e:	b480      	push	{r7}
 8000680:	b085      	sub	sp, #20
 8000682:	af00      	add	r7, sp, #0
 8000684:	60f8      	str	r0, [r7, #12]
 8000686:	60b9      	str	r1, [r7, #8]
 8000688:	607a      	str	r2, [r7, #4]
 800068a:	807b      	strh	r3, [r7, #2]
    motor->huart = huart;
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	68ba      	ldr	r2, [r7, #8]
 8000690:	601a      	str	r2, [r3, #0]
    motor->DirPort = port;
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	687a      	ldr	r2, [r7, #4]
 8000696:	605a      	str	r2, [r3, #4]
    motor->DirPin = pin;
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	887a      	ldrh	r2, [r7, #2]
 800069c:	811a      	strh	r2, [r3, #8]
    motor->ID = id;
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	7e3a      	ldrb	r2, [r7, #24]
 80006a2:	729a      	strb	r2, [r3, #10]
}
 80006a4:	bf00      	nop
 80006a6:	3714      	adds	r7, #20
 80006a8:	46bd      	mov	sp, r7
 80006aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ae:	4770      	bx	lr

080006b0 <AX12_WriteRaw>:

// --- Generic Write Function (CORRECTED) ---
static void AX12_WriteRaw(AX12_Handle_TypeDef *motor, uint8_t address, uint8_t *data, uint8_t data_len) {
 80006b0:	b590      	push	{r4, r7, lr}
 80006b2:	b08d      	sub	sp, #52	@ 0x34
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	60f8      	str	r0, [r7, #12]
 80006b8:	607a      	str	r2, [r7, #4]
 80006ba:	461a      	mov	r2, r3
 80006bc:	460b      	mov	r3, r1
 80006be:	72fb      	strb	r3, [r7, #11]
 80006c0:	4613      	mov	r3, r2
 80006c2:	72bb      	strb	r3, [r7, #10]
    // But Packet Length Field = (Instruction + Address + Data + Checksum) - 2?
    // NO, Manual says Length = (Num Parameters) + 2.
    // Parameters = Address(1) + Data(data_len).
    // So Length = 1 + data_len + 2.

    uint8_t length = 1 + data_len + 2; // FIXED CALCULATION
 80006c4:	7abb      	ldrb	r3, [r7, #10]
 80006c6:	3303      	adds	r3, #3
 80006c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    // 1. Construct Packet
    packet[0] = 0xFF;
 80006cc:	23ff      	movs	r3, #255	@ 0xff
 80006ce:	763b      	strb	r3, [r7, #24]
    packet[1] = 0xFF;
 80006d0:	23ff      	movs	r3, #255	@ 0xff
 80006d2:	767b      	strb	r3, [r7, #25]
    packet[2] = motor->ID;
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	7a9b      	ldrb	r3, [r3, #10]
 80006d8:	76bb      	strb	r3, [r7, #26]
    packet[3] = length;       // Send the calculated length directly
 80006da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80006de:	76fb      	strb	r3, [r7, #27]
    packet[4] = INST_WRITE;
 80006e0:	2303      	movs	r3, #3
 80006e2:	773b      	strb	r3, [r7, #28]
    packet[5] = address;
 80006e4:	7afb      	ldrb	r3, [r7, #11]
 80006e6:	777b      	strb	r3, [r7, #29]

    for(int i=0; i<data_len; i++) {
 80006e8:	2300      	movs	r3, #0
 80006ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006ec:	e00c      	b.n	8000708 <AX12_WriteRaw+0x58>
        packet[6+i] = data[i];
 80006ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006f0:	687a      	ldr	r2, [r7, #4]
 80006f2:	441a      	add	r2, r3
 80006f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006f6:	3306      	adds	r3, #6
 80006f8:	7812      	ldrb	r2, [r2, #0]
 80006fa:	3330      	adds	r3, #48	@ 0x30
 80006fc:	443b      	add	r3, r7
 80006fe:	f803 2c18 	strb.w	r2, [r3, #-24]
    for(int i=0; i<data_len; i++) {
 8000702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000704:	3301      	adds	r3, #1
 8000706:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000708:	7abb      	ldrb	r3, [r7, #10]
 800070a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800070c:	429a      	cmp	r2, r3
 800070e:	dbee      	blt.n	80006ee <AX12_WriteRaw+0x3e>

    // Checksum is calculated over ID + Length + Instruction + Params
    // Checksum index is at 5 + data_len + 1, but using helper:
    // Packet size is Header(2) + ID(1) + Len(1) + Instr(1) + Addr(1) + Data(len) + CS(1)
    // Total bytes = 7 + data_len
    packet[6+data_len] = AX12_CalcChecksum(packet, 7+data_len);
 8000710:	7abb      	ldrb	r3, [r7, #10]
 8000712:	3307      	adds	r3, #7
 8000714:	b2da      	uxtb	r2, r3
 8000716:	7abb      	ldrb	r3, [r7, #10]
 8000718:	1d9c      	adds	r4, r3, #6
 800071a:	f107 0318 	add.w	r3, r7, #24
 800071e:	4611      	mov	r1, r2
 8000720:	4618      	mov	r0, r3
 8000722:	f7ff ff6b 	bl	80005fc <AX12_CalcChecksum>
 8000726:	4603      	mov	r3, r0
 8000728:	461a      	mov	r2, r3
 800072a:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 800072e:	443b      	add	r3, r7
 8000730:	f803 2c18 	strb.w	r2, [r3, #-24]

    // 2. Flush Buffer
    AX12_FlushRx(motor);
 8000734:	68f8      	ldr	r0, [r7, #12]
 8000736:	f7ff ff84 	bl	8000642 <AX12_FlushRx>

    // 3. Transmit
    DXL_TX_MODE(motor);
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	6858      	ldr	r0, [r3, #4]
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	891b      	ldrh	r3, [r3, #8]
 8000742:	2201      	movs	r2, #1
 8000744:	4619      	mov	r1, r3
 8000746:	f001 faab 	bl	8001ca0 <HAL_GPIO_WritePin>
    HAL_UART_Transmit(motor->huart, packet, 7+data_len, DXL_TIMEOUT);
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	6818      	ldr	r0, [r3, #0]
 800074e:	7abb      	ldrb	r3, [r7, #10]
 8000750:	b29b      	uxth	r3, r3
 8000752:	3307      	adds	r3, #7
 8000754:	b29a      	uxth	r2, r3
 8000756:	f107 0118 	add.w	r1, r7, #24
 800075a:	2314      	movs	r3, #20
 800075c:	f004 f86c 	bl	8004838 <HAL_UART_Transmit>

    // 4. Wait for TC
    while (__HAL_UART_GET_FLAG(motor->huart, UART_FLAG_TC) == RESET);
 8000760:	bf00      	nop
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	69db      	ldr	r3, [r3, #28]
 800076a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800076e:	2b40      	cmp	r3, #64	@ 0x40
 8000770:	d1f7      	bne.n	8000762 <AX12_WriteRaw+0xb2>

    // 5. Switch to RX
    DXL_RX_MODE(motor);
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	6858      	ldr	r0, [r3, #4]
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	891b      	ldrh	r3, [r3, #8]
 800077a:	2200      	movs	r2, #0
 800077c:	4619      	mov	r1, r3
 800077e:	f001 fa8f 	bl	8001ca0 <HAL_GPIO_WritePin>

    // 6. Read Status Packet
    HAL_UART_Receive(motor->huart, status_packet, 6, DXL_TIMEOUT);
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	6818      	ldr	r0, [r3, #0]
 8000786:	f107 0110 	add.w	r1, r7, #16
 800078a:	2314      	movs	r3, #20
 800078c:	2206      	movs	r2, #6
 800078e:	f004 f8e1 	bl	8004954 <HAL_UART_Receive>
}
 8000792:	bf00      	nop
 8000794:	3734      	adds	r7, #52	@ 0x34
 8000796:	46bd      	mov	sp, r7
 8000798:	bd90      	pop	{r4, r7, pc}

0800079a <AX12_ReadRaw>:

// --- Generic Read Function ---
static int AX12_ReadRaw(AX12_Handle_TypeDef *motor, uint8_t address, uint8_t len_to_read, uint8_t *rx_data) {
 800079a:	b580      	push	{r7, lr}
 800079c:	b08c      	sub	sp, #48	@ 0x30
 800079e:	af00      	add	r7, sp, #0
 80007a0:	60f8      	str	r0, [r7, #12]
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	460b      	mov	r3, r1
 80007a6:	72fb      	strb	r3, [r7, #11]
 80007a8:	4613      	mov	r3, r2
 80007aa:	72bb      	strb	r3, [r7, #10]
    uint8_t packet[8];
    uint8_t rx_buffer[16];

    // Construct Packet
    packet[0] = 0xFF;
 80007ac:	23ff      	movs	r3, #255	@ 0xff
 80007ae:	f887 3020 	strb.w	r3, [r7, #32]
    packet[1] = 0xFF;
 80007b2:	23ff      	movs	r3, #255	@ 0xff
 80007b4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    packet[2] = motor->ID;
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	7a9b      	ldrb	r3, [r3, #10]
 80007bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    packet[3] = 0x04;
 80007c0:	2304      	movs	r3, #4
 80007c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    packet[4] = INST_READ;
 80007c6:	2302      	movs	r3, #2
 80007c8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    packet[5] = address;
 80007cc:	7afb      	ldrb	r3, [r7, #11]
 80007ce:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    packet[6] = len_to_read;
 80007d2:	7abb      	ldrb	r3, [r7, #10]
 80007d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    packet[7] = AX12_CalcChecksum(packet, 8);
 80007d8:	f107 0320 	add.w	r3, r7, #32
 80007dc:	2108      	movs	r1, #8
 80007de:	4618      	mov	r0, r3
 80007e0:	f7ff ff0c 	bl	80005fc <AX12_CalcChecksum>
 80007e4:	4603      	mov	r3, r0
 80007e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Flush before start
    AX12_FlushRx(motor);
 80007ea:	68f8      	ldr	r0, [r7, #12]
 80007ec:	f7ff ff29 	bl	8000642 <AX12_FlushRx>

    // Transmit
    DXL_TX_MODE(motor);
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	6858      	ldr	r0, [r3, #4]
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	891b      	ldrh	r3, [r3, #8]
 80007f8:	2201      	movs	r2, #1
 80007fa:	4619      	mov	r1, r3
 80007fc:	f001 fa50 	bl	8001ca0 <HAL_GPIO_WritePin>
    HAL_UART_Transmit(motor->huart, packet, 8, DXL_TIMEOUT);
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	6818      	ldr	r0, [r3, #0]
 8000804:	f107 0120 	add.w	r1, r7, #32
 8000808:	2314      	movs	r3, #20
 800080a:	2208      	movs	r2, #8
 800080c:	f004 f814 	bl	8004838 <HAL_UART_Transmit>
    while (__HAL_UART_GET_FLAG(motor->huart, UART_FLAG_TC) == RESET);
 8000810:	bf00      	nop
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	69db      	ldr	r3, [r3, #28]
 800081a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800081e:	2b40      	cmp	r3, #64	@ 0x40
 8000820:	d1f7      	bne.n	8000812 <AX12_ReadRaw+0x78>
    DXL_RX_MODE(motor);
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	6858      	ldr	r0, [r3, #4]
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	891b      	ldrh	r3, [r3, #8]
 800082a:	2200      	movs	r2, #0
 800082c:	4619      	mov	r1, r3
 800082e:	f001 fa37 	bl	8001ca0 <HAL_GPIO_WritePin>

    // Receive Response: Header(2)+ID(1)+Len(1)+Err(1)+Data(N)+CS(1)
    uint8_t expected_len = 6 + len_to_read;
 8000832:	7abb      	ldrb	r3, [r7, #10]
 8000834:	3306      	adds	r3, #6
 8000836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (HAL_UART_Receive(motor->huart, rx_buffer, expected_len, DXL_TIMEOUT) != HAL_OK) {
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	6818      	ldr	r0, [r3, #0]
 800083e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000842:	b29a      	uxth	r2, r3
 8000844:	f107 0110 	add.w	r1, r7, #16
 8000848:	2314      	movs	r3, #20
 800084a:	f004 f883 	bl	8004954 <HAL_UART_Receive>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d002      	beq.n	800085a <AX12_ReadRaw+0xc0>
        return -1;
 8000854:	f04f 33ff 	mov.w	r3, #4294967295
 8000858:	e028      	b.n	80008ac <AX12_ReadRaw+0x112>
    }

    // Validate Packet
    if (rx_buffer[0] == 0xFF && rx_buffer[1] == 0xFF && rx_buffer[2] == motor->ID) {
 800085a:	7c3b      	ldrb	r3, [r7, #16]
 800085c:	2bff      	cmp	r3, #255	@ 0xff
 800085e:	d123      	bne.n	80008a8 <AX12_ReadRaw+0x10e>
 8000860:	7c7b      	ldrb	r3, [r7, #17]
 8000862:	2bff      	cmp	r3, #255	@ 0xff
 8000864:	d120      	bne.n	80008a8 <AX12_ReadRaw+0x10e>
 8000866:	7cba      	ldrb	r2, [r7, #18]
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	7a9b      	ldrb	r3, [r3, #10]
 800086c:	429a      	cmp	r2, r3
 800086e:	d11b      	bne.n	80008a8 <AX12_ReadRaw+0x10e>
        if (rx_buffer[4] != 0) return -2; // Motor Error Bit set
 8000870:	7d3b      	ldrb	r3, [r7, #20]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d002      	beq.n	800087c <AX12_ReadRaw+0xe2>
 8000876:	f06f 0301 	mvn.w	r3, #1
 800087a:	e017      	b.n	80008ac <AX12_ReadRaw+0x112>

        for(int i=0; i<len_to_read; i++) {
 800087c:	2300      	movs	r3, #0
 800087e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000880:	e00c      	b.n	800089c <AX12_ReadRaw+0x102>
            rx_data[i] = rx_buffer[5+i];
 8000882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000884:	1d5a      	adds	r2, r3, #5
 8000886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000888:	6879      	ldr	r1, [r7, #4]
 800088a:	440b      	add	r3, r1
 800088c:	3230      	adds	r2, #48	@ 0x30
 800088e:	443a      	add	r2, r7
 8000890:	f812 2c20 	ldrb.w	r2, [r2, #-32]
 8000894:	701a      	strb	r2, [r3, #0]
        for(int i=0; i<len_to_read; i++) {
 8000896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000898:	3301      	adds	r3, #1
 800089a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800089c:	7abb      	ldrb	r3, [r7, #10]
 800089e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80008a0:	429a      	cmp	r2, r3
 80008a2:	dbee      	blt.n	8000882 <AX12_ReadRaw+0xe8>
        }
        return 0; // Success
 80008a4:	2300      	movs	r3, #0
 80008a6:	e001      	b.n	80008ac <AX12_ReadRaw+0x112>
    }
    return -3;
 80008a8:	f06f 0302 	mvn.w	r3, #2
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	3730      	adds	r7, #48	@ 0x30
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}

080008b4 <AX12_TorqueEnable>:

// --- User API Functions ---

void AX12_TorqueEnable(AX12_Handle_TypeDef *motor, uint8_t enable) {
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	460b      	mov	r3, r1
 80008be:	70fb      	strb	r3, [r7, #3]
    AX12_WriteRaw(motor, AX12_TORQUE_ENABLE, &enable, 1);
 80008c0:	1cfa      	adds	r2, r7, #3
 80008c2:	2301      	movs	r3, #1
 80008c4:	2118      	movs	r1, #24
 80008c6:	6878      	ldr	r0, [r7, #4]
 80008c8:	f7ff fef2 	bl	80006b0 <AX12_WriteRaw>
}
 80008cc:	bf00      	nop
 80008ce:	3708      	adds	r7, #8
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}

080008d4 <AX12_SetGoalPosition>:

void AX12_SetGoalPosition(AX12_Handle_TypeDef *motor, uint16_t position) {
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b084      	sub	sp, #16
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	460b      	mov	r3, r1
 80008de:	807b      	strh	r3, [r7, #2]
    if (position > 1023) position = 1023;
 80008e0:	887b      	ldrh	r3, [r7, #2]
 80008e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80008e6:	d302      	bcc.n	80008ee <AX12_SetGoalPosition+0x1a>
 80008e8:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 80008ec:	807b      	strh	r3, [r7, #2]
    uint8_t data[2];
    data[0] = position & 0xFF;
 80008ee:	887b      	ldrh	r3, [r7, #2]
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	733b      	strb	r3, [r7, #12]
    data[1] = (position >> 8) & 0xFF;
 80008f4:	887b      	ldrh	r3, [r7, #2]
 80008f6:	0a1b      	lsrs	r3, r3, #8
 80008f8:	b29b      	uxth	r3, r3
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	737b      	strb	r3, [r7, #13]
    AX12_WriteRaw(motor, AX12_GOAL_POSITION_L, data, 2);
 80008fe:	f107 020c 	add.w	r2, r7, #12
 8000902:	2302      	movs	r3, #2
 8000904:	211e      	movs	r1, #30
 8000906:	6878      	ldr	r0, [r7, #4]
 8000908:	f7ff fed2 	bl	80006b0 <AX12_WriteRaw>
}
 800090c:	bf00      	nop
 800090e:	3710      	adds	r7, #16
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}

08000914 <AX12_SetMovingSpeed>:

void AX12_SetMovingSpeed(AX12_Handle_TypeDef *motor, uint16_t speed) {
 8000914:	b580      	push	{r7, lr}
 8000916:	b084      	sub	sp, #16
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
 800091c:	460b      	mov	r3, r1
 800091e:	807b      	strh	r3, [r7, #2]
    if (speed > 1023) speed = 1023;
 8000920:	887b      	ldrh	r3, [r7, #2]
 8000922:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000926:	d302      	bcc.n	800092e <AX12_SetMovingSpeed+0x1a>
 8000928:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 800092c:	807b      	strh	r3, [r7, #2]
    uint8_t data[2];
    data[0] = speed & 0xFF;
 800092e:	887b      	ldrh	r3, [r7, #2]
 8000930:	b2db      	uxtb	r3, r3
 8000932:	733b      	strb	r3, [r7, #12]
    data[1] = (speed >> 8) & 0xFF;
 8000934:	887b      	ldrh	r3, [r7, #2]
 8000936:	0a1b      	lsrs	r3, r3, #8
 8000938:	b29b      	uxth	r3, r3
 800093a:	b2db      	uxtb	r3, r3
 800093c:	737b      	strb	r3, [r7, #13]
    AX12_WriteRaw(motor, AX12_MOVING_SPEED_L, data, 2);
 800093e:	f107 020c 	add.w	r2, r7, #12
 8000942:	2302      	movs	r3, #2
 8000944:	2120      	movs	r1, #32
 8000946:	6878      	ldr	r0, [r7, #4]
 8000948:	f7ff feb2 	bl	80006b0 <AX12_WriteRaw>
}
 800094c:	bf00      	nop
 800094e:	3710      	adds	r7, #16
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}

08000954 <AX12_GetPresentPosition>:
void AX12_SetID(AX12_Handle_TypeDef *motor, uint8_t new_id) {
    AX12_WriteRaw(motor, AX12_ID, &new_id, 1);
    motor->ID = new_id;
}

int AX12_GetPresentPosition(AX12_Handle_TypeDef *motor, uint16_t *position) {
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	6039      	str	r1, [r7, #0]
    uint8_t data[2];
    if (AX12_ReadRaw(motor, AX12_PRESENT_POSITION_L, 2, data) == 0) {
 800095e:	f107 030c 	add.w	r3, r7, #12
 8000962:	2202      	movs	r2, #2
 8000964:	2124      	movs	r1, #36	@ 0x24
 8000966:	6878      	ldr	r0, [r7, #4]
 8000968:	f7ff ff17 	bl	800079a <AX12_ReadRaw>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d109      	bne.n	8000986 <AX12_GetPresentPosition+0x32>
        *position = (uint16_t)(data[1] << 8) | data[0];
 8000972:	7b7b      	ldrb	r3, [r7, #13]
 8000974:	021b      	lsls	r3, r3, #8
 8000976:	b29b      	uxth	r3, r3
 8000978:	7b3a      	ldrb	r2, [r7, #12]
 800097a:	4313      	orrs	r3, r2
 800097c:	b29a      	uxth	r2, r3
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	801a      	strh	r2, [r3, #0]
        return 0;
 8000982:	2300      	movs	r3, #0
 8000984:	e001      	b.n	800098a <AX12_GetPresentPosition+0x36>
    }
    return -1;
 8000986:	f04f 33ff 	mov.w	r3, #4294967295
}
 800098a:	4618      	mov	r0, r3
 800098c:	3710      	adds	r7, #16
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}

08000992 <AX12_GetPresentTemperature>:

int AX12_GetPresentTemperature(AX12_Handle_TypeDef *motor, uint8_t *temp) {
 8000992:	b580      	push	{r7, lr}
 8000994:	b082      	sub	sp, #8
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
 800099a:	6039      	str	r1, [r7, #0]
    return AX12_ReadRaw(motor, AX12_PRESENT_TEMPERATURE, 1, temp);
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	2201      	movs	r2, #1
 80009a0:	212b      	movs	r1, #43	@ 0x2b
 80009a2:	6878      	ldr	r0, [r7, #4]
 80009a4:	f7ff fef9 	bl	800079a <AX12_ReadRaw>
 80009a8:	4603      	mov	r3, r0
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	3708      	adds	r7, #8
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
	...

080009b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80009ba:	f000 f9a1 	bl	8000d00 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009be:	f000 fd25 	bl	800140c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009c2:	f000 f88b 	bl	8000adc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009c6:	f000 f947 	bl	8000c58 <MX_GPIO_Init>
  MX_UART7_Init();
 80009ca:	f000 f8f7 	bl	8000bbc <MX_UART7_Init>
  /* USER CODE BEGIN 2 */
  // 1. Initialize the library object
  HAL_Delay(1000);
 80009ce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009d2:	f000 fdad 	bl	8001530 <HAL_Delay>

  // Initialize motor handle (UART7, PA3, ID 1)
  AX12_Init(&ax12, &huart7, GPIOA, GPIO_PIN_3, 0x01);
 80009d6:	2301      	movs	r3, #1
 80009d8:	9300      	str	r3, [sp, #0]
 80009da:	2308      	movs	r3, #8
 80009dc:	4a38      	ldr	r2, [pc, #224]	@ (8000ac0 <main+0x10c>)
 80009de:	4939      	ldr	r1, [pc, #228]	@ (8000ac4 <main+0x110>)
 80009e0:	4839      	ldr	r0, [pc, #228]	@ (8000ac8 <main+0x114>)
 80009e2:	f7ff fe4c 	bl	800067e <AX12_Init>

  // Enable Torque (The motor must be enabled to move)
  AX12_TorqueEnable(&ax12, 1);
 80009e6:	2101      	movs	r1, #1
 80009e8:	4837      	ldr	r0, [pc, #220]	@ (8000ac8 <main+0x114>)
 80009ea:	f7ff ff63 	bl	80008b4 <AX12_TorqueEnable>
  HAL_Delay(50);
 80009ee:	2032      	movs	r0, #50	@ 0x32
 80009f0:	f000 fd9e 	bl	8001530 <HAL_Delay>

  // Set Speed (Test a value other than the max/default)
  AX12_SetMovingSpeed(&ax12, 150); // Setting to 150 (out of 1023)
 80009f4:	2196      	movs	r1, #150	@ 0x96
 80009f6:	4834      	ldr	r0, [pc, #208]	@ (8000ac8 <main+0x114>)
 80009f8:	f7ff ff8c 	bl	8000914 <AX12_SetMovingSpeed>
  HAL_Delay(50);
 80009fc:	2032      	movs	r0, #50	@ 0x32
 80009fe:	f000 fd97 	bl	8001530 <HAL_Delay>
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000a02:	2000      	movs	r0, #0
 8000a04:	f000 fb3a 	bl	800107c <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000a08:	2001      	movs	r0, #1
 8000a0a:	f000 fb37 	bl	800107c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000a0e:	2002      	movs	r0, #2
 8000a10:	f000 fb34 	bl	800107c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000a14:	2101      	movs	r1, #1
 8000a16:	2000      	movs	r0, #0
 8000a18:	f000 fba6 	bl	8001168 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000a1c:	4b2b      	ldr	r3, [pc, #172]	@ (8000acc <main+0x118>)
 8000a1e:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a22:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000a24:	4b29      	ldr	r3, [pc, #164]	@ (8000acc <main+0x118>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000a2a:	4b28      	ldr	r3, [pc, #160]	@ (8000acc <main+0x118>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000a30:	4b26      	ldr	r3, [pc, #152]	@ (8000acc <main+0x118>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000a36:	4b25      	ldr	r3, [pc, #148]	@ (8000acc <main+0x118>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000a3c:	4923      	ldr	r1, [pc, #140]	@ (8000acc <main+0x118>)
 8000a3e:	2000      	movs	r0, #0
 8000a40:	f000 fc22 	bl	8001288 <BSP_COM_Init>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <main+0x9a>
  {
    Error_Handler();
 8000a4a:	f000 f985 	bl	8000d58 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // --- Phase 1: Move to 0 (CCW Limit) ---
	      AX12_SetGoalPosition(&ax12, 0);
 8000a4e:	2100      	movs	r1, #0
 8000a50:	481d      	ldr	r0, [pc, #116]	@ (8000ac8 <main+0x114>)
 8000a52:	f7ff ff3f 	bl	80008d4 <AX12_SetGoalPosition>
	      HAL_Delay(1000); // Wait for the motor to reach position
 8000a56:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a5a:	f000 fd69 	bl	8001530 <HAL_Delay>

	      // Read and verify position
	      read_status = AX12_GetPresentPosition(&ax12, &current_pos);
 8000a5e:	491c      	ldr	r1, [pc, #112]	@ (8000ad0 <main+0x11c>)
 8000a60:	4819      	ldr	r0, [pc, #100]	@ (8000ac8 <main+0x114>)
 8000a62:	f7ff ff77 	bl	8000954 <AX12_GetPresentPosition>
 8000a66:	4603      	mov	r3, r0
 8000a68:	4a1a      	ldr	r2, [pc, #104]	@ (8000ad4 <main+0x120>)
 8000a6a:	6013      	str	r3, [r2, #0]

	      // --- Phase 2: Move to Center (512) ---
	      AX12_SetGoalPosition(&ax12, 512);
 8000a6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a70:	4815      	ldr	r0, [pc, #84]	@ (8000ac8 <main+0x114>)
 8000a72:	f7ff ff2f 	bl	80008d4 <AX12_SetGoalPosition>
	      HAL_Delay(1000);
 8000a76:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a7a:	f000 fd59 	bl	8001530 <HAL_Delay>

	      // Read and verify position
	      read_status = AX12_GetPresentPosition(&ax12, &current_pos);
 8000a7e:	4914      	ldr	r1, [pc, #80]	@ (8000ad0 <main+0x11c>)
 8000a80:	4811      	ldr	r0, [pc, #68]	@ (8000ac8 <main+0x114>)
 8000a82:	f7ff ff67 	bl	8000954 <AX12_GetPresentPosition>
 8000a86:	4603      	mov	r3, r0
 8000a88:	4a12      	ldr	r2, [pc, #72]	@ (8000ad4 <main+0x120>)
 8000a8a:	6013      	str	r3, [r2, #0]

	      // --- Phase 3: Move to 1023 (CW Limit) ---
	      AX12_SetGoalPosition(&ax12, 1023);
 8000a8c:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8000a90:	480d      	ldr	r0, [pc, #52]	@ (8000ac8 <main+0x114>)
 8000a92:	f7ff ff1f 	bl	80008d4 <AX12_SetGoalPosition>
	      HAL_Delay(1000);
 8000a96:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a9a:	f000 fd49 	bl	8001530 <HAL_Delay>

	      // Read and verify position
	      read_status = AX12_GetPresentPosition(&ax12, &current_pos);
 8000a9e:	490c      	ldr	r1, [pc, #48]	@ (8000ad0 <main+0x11c>)
 8000aa0:	4809      	ldr	r0, [pc, #36]	@ (8000ac8 <main+0x114>)
 8000aa2:	f7ff ff57 	bl	8000954 <AX12_GetPresentPosition>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad4 <main+0x120>)
 8000aaa:	6013      	str	r3, [r2, #0]

	      // --- Phase 4: Read Temperature (Test single-byte read) ---
	      AX12_GetPresentTemperature(&ax12, &current_temp);
 8000aac:	490a      	ldr	r1, [pc, #40]	@ (8000ad8 <main+0x124>)
 8000aae:	4806      	ldr	r0, [pc, #24]	@ (8000ac8 <main+0x114>)
 8000ab0:	f7ff ff6f 	bl	8000992 <AX12_GetPresentTemperature>

	      HAL_Delay(1000);
 8000ab4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ab8:	f000 fd3a 	bl	8001530 <HAL_Delay>
	      AX12_SetGoalPosition(&ax12, 0);
 8000abc:	bf00      	nop
 8000abe:	e7c6      	b.n	8000a4e <main+0x9a>
 8000ac0:	58020000 	.word	0x58020000
 8000ac4:	24000058 	.word	0x24000058
 8000ac8:	240000ec 	.word	0x240000ec
 8000acc:	24000048 	.word	0x24000048
 8000ad0:	240000f8 	.word	0x240000f8
 8000ad4:	240000fc 	.word	0x240000fc
 8000ad8:	240000fa 	.word	0x240000fa

08000adc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b09c      	sub	sp, #112	@ 0x70
 8000ae0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ae2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ae6:	224c      	movs	r2, #76	@ 0x4c
 8000ae8:	2100      	movs	r1, #0
 8000aea:	4618      	mov	r0, r3
 8000aec:	f005 f98a 	bl	8005e04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000af0:	1d3b      	adds	r3, r7, #4
 8000af2:	2220      	movs	r2, #32
 8000af4:	2100      	movs	r1, #0
 8000af6:	4618      	mov	r0, r3
 8000af8:	f005 f984 	bl	8005e04 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000afc:	2002      	movs	r0, #2
 8000afe:	f001 f8e9 	bl	8001cd4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000b02:	2300      	movs	r3, #0
 8000b04:	603b      	str	r3, [r7, #0]
 8000b06:	4b2c      	ldr	r3, [pc, #176]	@ (8000bb8 <SystemClock_Config+0xdc>)
 8000b08:	699b      	ldr	r3, [r3, #24]
 8000b0a:	4a2b      	ldr	r2, [pc, #172]	@ (8000bb8 <SystemClock_Config+0xdc>)
 8000b0c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b10:	6193      	str	r3, [r2, #24]
 8000b12:	4b29      	ldr	r3, [pc, #164]	@ (8000bb8 <SystemClock_Config+0xdc>)
 8000b14:	699b      	ldr	r3, [r3, #24]
 8000b16:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b1a:	603b      	str	r3, [r7, #0]
 8000b1c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b1e:	bf00      	nop
 8000b20:	4b25      	ldr	r3, [pc, #148]	@ (8000bb8 <SystemClock_Config+0xdc>)
 8000b22:	699b      	ldr	r3, [r3, #24]
 8000b24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b2c:	d1f8      	bne.n	8000b20 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b32:	2301      	movs	r3, #1
 8000b34:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000b36:	2340      	movs	r3, #64	@ 0x40
 8000b38:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b42:	2304      	movs	r3, #4
 8000b44:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 8000b46:	2322      	movs	r3, #34	@ 0x22
 8000b48:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b4e:	2304      	movs	r3, #4
 8000b50:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b52:	2302      	movs	r3, #2
 8000b54:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b56:	230c      	movs	r3, #12
 8000b58:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 8000b5e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000b62:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f001 f8ed 	bl	8001d48 <HAL_RCC_OscConfig>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000b74:	f000 f8f0 	bl	8000d58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b78:	233f      	movs	r3, #63	@ 0x3f
 8000b7a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b7c:	2303      	movs	r3, #3
 8000b7e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b80:	2300      	movs	r3, #0
 8000b82:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000b84:	2308      	movs	r3, #8
 8000b86:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000b88:	2340      	movs	r3, #64	@ 0x40
 8000b8a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b8c:	2340      	movs	r3, #64	@ 0x40
 8000b8e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b94:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000b96:	2340      	movs	r3, #64	@ 0x40
 8000b98:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b9a:	1d3b      	adds	r3, r7, #4
 8000b9c:	2103      	movs	r1, #3
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f001 fcac 	bl	80024fc <HAL_RCC_ClockConfig>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000baa:	f000 f8d5 	bl	8000d58 <Error_Handler>
  }
}
 8000bae:	bf00      	nop
 8000bb0:	3770      	adds	r7, #112	@ 0x70
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	58024800 	.word	0x58024800

08000bbc <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8000bc0:	4b22      	ldr	r3, [pc, #136]	@ (8000c4c <MX_UART7_Init+0x90>)
 8000bc2:	4a23      	ldr	r2, [pc, #140]	@ (8000c50 <MX_UART7_Init+0x94>)
 8000bc4:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 1000000;
 8000bc6:	4b21      	ldr	r3, [pc, #132]	@ (8000c4c <MX_UART7_Init+0x90>)
 8000bc8:	4a22      	ldr	r2, [pc, #136]	@ (8000c54 <MX_UART7_Init+0x98>)
 8000bca:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8000bcc:	4b1f      	ldr	r3, [pc, #124]	@ (8000c4c <MX_UART7_Init+0x90>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8000bd2:	4b1e      	ldr	r3, [pc, #120]	@ (8000c4c <MX_UART7_Init+0x90>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8000bd8:	4b1c      	ldr	r3, [pc, #112]	@ (8000c4c <MX_UART7_Init+0x90>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8000bde:	4b1b      	ldr	r3, [pc, #108]	@ (8000c4c <MX_UART7_Init+0x90>)
 8000be0:	220c      	movs	r2, #12
 8000be2:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000be4:	4b19      	ldr	r3, [pc, #100]	@ (8000c4c <MX_UART7_Init+0x90>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bea:	4b18      	ldr	r3, [pc, #96]	@ (8000c4c <MX_UART7_Init+0x90>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bf0:	4b16      	ldr	r3, [pc, #88]	@ (8000c4c <MX_UART7_Init+0x90>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000bf6:	4b15      	ldr	r3, [pc, #84]	@ (8000c4c <MX_UART7_Init+0x90>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bfc:	4b13      	ldr	r3, [pc, #76]	@ (8000c4c <MX_UART7_Init+0x90>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8000c02:	4812      	ldr	r0, [pc, #72]	@ (8000c4c <MX_UART7_Init+0x90>)
 8000c04:	f003 fdc8 	bl	8004798 <HAL_UART_Init>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_UART7_Init+0x56>
  {
    Error_Handler();
 8000c0e:	f000 f8a3 	bl	8000d58 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c12:	2100      	movs	r1, #0
 8000c14:	480d      	ldr	r0, [pc, #52]	@ (8000c4c <MX_UART7_Init+0x90>)
 8000c16:	f005 f82a 	bl	8005c6e <HAL_UARTEx_SetTxFifoThreshold>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_UART7_Init+0x68>
  {
    Error_Handler();
 8000c20:	f000 f89a 	bl	8000d58 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c24:	2100      	movs	r1, #0
 8000c26:	4809      	ldr	r0, [pc, #36]	@ (8000c4c <MX_UART7_Init+0x90>)
 8000c28:	f005 f85f 	bl	8005cea <HAL_UARTEx_SetRxFifoThreshold>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_UART7_Init+0x7a>
  {
    Error_Handler();
 8000c32:	f000 f891 	bl	8000d58 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 8000c36:	4805      	ldr	r0, [pc, #20]	@ (8000c4c <MX_UART7_Init+0x90>)
 8000c38:	f004 ffe0 	bl	8005bfc <HAL_UARTEx_DisableFifoMode>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <MX_UART7_Init+0x8a>
  {
    Error_Handler();
 8000c42:	f000 f889 	bl	8000d58 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	24000058 	.word	0x24000058
 8000c50:	40007800 	.word	0x40007800
 8000c54:	000f4240 	.word	0x000f4240

08000c58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b088      	sub	sp, #32
 8000c5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5e:	f107 030c 	add.w	r3, r7, #12
 8000c62:	2200      	movs	r2, #0
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	605a      	str	r2, [r3, #4]
 8000c68:	609a      	str	r2, [r3, #8]
 8000c6a:	60da      	str	r2, [r3, #12]
 8000c6c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c6e:	4b22      	ldr	r3, [pc, #136]	@ (8000cf8 <MX_GPIO_Init+0xa0>)
 8000c70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c74:	4a20      	ldr	r2, [pc, #128]	@ (8000cf8 <MX_GPIO_Init+0xa0>)
 8000c76:	f043 0304 	orr.w	r3, r3, #4
 8000c7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf8 <MX_GPIO_Init+0xa0>)
 8000c80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c84:	f003 0304 	and.w	r3, r3, #4
 8000c88:	60bb      	str	r3, [r7, #8]
 8000c8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf8 <MX_GPIO_Init+0xa0>)
 8000c8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c92:	4a19      	ldr	r2, [pc, #100]	@ (8000cf8 <MX_GPIO_Init+0xa0>)
 8000c94:	f043 0320 	orr.w	r3, r3, #32
 8000c98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c9c:	4b16      	ldr	r3, [pc, #88]	@ (8000cf8 <MX_GPIO_Init+0xa0>)
 8000c9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ca2:	f003 0320 	and.w	r3, r3, #32
 8000ca6:	607b      	str	r3, [r7, #4]
 8000ca8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000caa:	4b13      	ldr	r3, [pc, #76]	@ (8000cf8 <MX_GPIO_Init+0xa0>)
 8000cac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cb0:	4a11      	ldr	r2, [pc, #68]	@ (8000cf8 <MX_GPIO_Init+0xa0>)
 8000cb2:	f043 0301 	orr.w	r3, r3, #1
 8000cb6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cba:	4b0f      	ldr	r3, [pc, #60]	@ (8000cf8 <MX_GPIO_Init+0xa0>)
 8000cbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cc0:	f003 0301 	and.w	r3, r3, #1
 8000cc4:	603b      	str	r3, [r7, #0]
 8000cc6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	2108      	movs	r1, #8
 8000ccc:	480b      	ldr	r0, [pc, #44]	@ (8000cfc <MX_GPIO_Init+0xa4>)
 8000cce:	f000 ffe7 	bl	8001ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000cd2:	2308      	movs	r3, #8
 8000cd4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce2:	f107 030c 	add.w	r3, r7, #12
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4804      	ldr	r0, [pc, #16]	@ (8000cfc <MX_GPIO_Init+0xa4>)
 8000cea:	f000 fe31 	bl	8001950 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000cee:	bf00      	nop
 8000cf0:	3720      	adds	r7, #32
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	58024400 	.word	0x58024400
 8000cfc:	58020000 	.word	0x58020000

08000d00 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b084      	sub	sp, #16
 8000d04:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000d06:	463b      	mov	r3, r7
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	605a      	str	r2, [r3, #4]
 8000d0e:	609a      	str	r2, [r3, #8]
 8000d10:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000d12:	f000 fd41 	bl	8001798 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000d16:	2301      	movs	r3, #1
 8000d18:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000d22:	231f      	movs	r3, #31
 8000d24:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000d26:	2387      	movs	r3, #135	@ 0x87
 8000d28:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000d32:	2301      	movs	r3, #1
 8000d34:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000d36:	2301      	movs	r3, #1
 8000d38:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d42:	463b      	mov	r3, r7
 8000d44:	4618      	mov	r0, r3
 8000d46:	f000 fd5f 	bl	8001808 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000d4a:	2004      	movs	r0, #4
 8000d4c:	f000 fd3c 	bl	80017c8 <HAL_MPU_Enable>

}
 8000d50:	bf00      	nop
 8000d52:	3710      	adds	r7, #16
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}

08000d58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d5c:	b672      	cpsid	i
}
 8000d5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d60:	bf00      	nop
 8000d62:	e7fd      	b.n	8000d60 <Error_Handler+0x8>

08000d64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b083      	sub	sp, #12
 8000d68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d94 <HAL_MspInit+0x30>)
 8000d6c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d70:	4a08      	ldr	r2, [pc, #32]	@ (8000d94 <HAL_MspInit+0x30>)
 8000d72:	f043 0302 	orr.w	r3, r3, #2
 8000d76:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000d7a:	4b06      	ldr	r3, [pc, #24]	@ (8000d94 <HAL_MspInit+0x30>)
 8000d7c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d80:	f003 0302 	and.w	r3, r3, #2
 8000d84:	607b      	str	r3, [r7, #4]
 8000d86:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d88:	bf00      	nop
 8000d8a:	370c      	adds	r7, #12
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr
 8000d94:	58024400 	.word	0x58024400

08000d98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b0b8      	sub	sp, #224	@ 0xe0
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000da4:	2200      	movs	r2, #0
 8000da6:	601a      	str	r2, [r3, #0]
 8000da8:	605a      	str	r2, [r3, #4]
 8000daa:	609a      	str	r2, [r3, #8]
 8000dac:	60da      	str	r2, [r3, #12]
 8000dae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000db0:	f107 0310 	add.w	r3, r7, #16
 8000db4:	22b8      	movs	r2, #184	@ 0xb8
 8000db6:	2100      	movs	r1, #0
 8000db8:	4618      	mov	r0, r3
 8000dba:	f005 f823 	bl	8005e04 <memset>
  if(huart->Instance==UART7)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4a26      	ldr	r2, [pc, #152]	@ (8000e5c <HAL_UART_MspInit+0xc4>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d145      	bne.n	8000e54 <HAL_UART_MspInit+0xbc>

  /* USER CODE END UART7_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8000dc8:	f04f 0202 	mov.w	r2, #2
 8000dcc:	f04f 0300 	mov.w	r3, #0
 8000dd0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dda:	f107 0310 	add.w	r3, r7, #16
 8000dde:	4618      	mov	r0, r3
 8000de0:	f001 ff18 	bl	8002c14 <HAL_RCCEx_PeriphCLKConfig>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000dea:	f7ff ffb5 	bl	8000d58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8000dee:	4b1c      	ldr	r3, [pc, #112]	@ (8000e60 <HAL_UART_MspInit+0xc8>)
 8000df0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000df4:	4a1a      	ldr	r2, [pc, #104]	@ (8000e60 <HAL_UART_MspInit+0xc8>)
 8000df6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000dfa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000dfe:	4b18      	ldr	r3, [pc, #96]	@ (8000e60 <HAL_UART_MspInit+0xc8>)
 8000e00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e04:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8000e08:	60fb      	str	r3, [r7, #12]
 8000e0a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e0c:	4b14      	ldr	r3, [pc, #80]	@ (8000e60 <HAL_UART_MspInit+0xc8>)
 8000e0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e12:	4a13      	ldr	r2, [pc, #76]	@ (8000e60 <HAL_UART_MspInit+0xc8>)
 8000e14:	f043 0320 	orr.w	r3, r3, #32
 8000e18:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e1c:	4b10      	ldr	r3, [pc, #64]	@ (8000e60 <HAL_UART_MspInit+0xc8>)
 8000e1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e22:	f003 0320 	and.w	r3, r3, #32
 8000e26:	60bb      	str	r3, [r7, #8]
 8000e28:	68bb      	ldr	r3, [r7, #8]
    /**UART7 GPIO Configuration
    PF6     ------> UART7_RX
    PF7     ------> UART7_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e2a:	23c0      	movs	r3, #192	@ 0xc0
 8000e2c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e30:	2302      	movs	r3, #2
 8000e32:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8000e42:	2307      	movs	r3, #7
 8000e44:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e48:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4805      	ldr	r0, [pc, #20]	@ (8000e64 <HAL_UART_MspInit+0xcc>)
 8000e50:	f000 fd7e 	bl	8001950 <HAL_GPIO_Init>

  /* USER CODE END UART7_MspInit 1 */

  }

}
 8000e54:	bf00      	nop
 8000e56:	37e0      	adds	r7, #224	@ 0xe0
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	40007800 	.word	0x40007800
 8000e60:	58024400 	.word	0x58024400
 8000e64:	58021400 	.word	0x58021400

08000e68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e6c:	bf00      	nop
 8000e6e:	e7fd      	b.n	8000e6c <NMI_Handler+0x4>

08000e70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e74:	bf00      	nop
 8000e76:	e7fd      	b.n	8000e74 <HardFault_Handler+0x4>

08000e78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e7c:	bf00      	nop
 8000e7e:	e7fd      	b.n	8000e7c <MemManage_Handler+0x4>

08000e80 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e84:	bf00      	nop
 8000e86:	e7fd      	b.n	8000e84 <BusFault_Handler+0x4>

08000e88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e8c:	bf00      	nop
 8000e8e:	e7fd      	b.n	8000e8c <UsageFault_Handler+0x4>

08000e90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e94:	bf00      	nop
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr

08000e9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e9e:	b480      	push	{r7}
 8000ea0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr

08000eac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr

08000eba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ebe:	f000 fb17 	bl	80014f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}

08000ec6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000eca:	2000      	movs	r0, #0
 8000ecc:	f000 f9be 	bl	800124c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ed8:	4b3e      	ldr	r3, [pc, #248]	@ (8000fd4 <SystemInit+0x100>)
 8000eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ede:	4a3d      	ldr	r2, [pc, #244]	@ (8000fd4 <SystemInit+0x100>)
 8000ee0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ee4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ee8:	4b3b      	ldr	r3, [pc, #236]	@ (8000fd8 <SystemInit+0x104>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f003 030f 	and.w	r3, r3, #15
 8000ef0:	2b06      	cmp	r3, #6
 8000ef2:	d807      	bhi.n	8000f04 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ef4:	4b38      	ldr	r3, [pc, #224]	@ (8000fd8 <SystemInit+0x104>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f023 030f 	bic.w	r3, r3, #15
 8000efc:	4a36      	ldr	r2, [pc, #216]	@ (8000fd8 <SystemInit+0x104>)
 8000efe:	f043 0307 	orr.w	r3, r3, #7
 8000f02:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000f04:	4b35      	ldr	r3, [pc, #212]	@ (8000fdc <SystemInit+0x108>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a34      	ldr	r2, [pc, #208]	@ (8000fdc <SystemInit+0x108>)
 8000f0a:	f043 0301 	orr.w	r3, r3, #1
 8000f0e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f10:	4b32      	ldr	r3, [pc, #200]	@ (8000fdc <SystemInit+0x108>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000f16:	4b31      	ldr	r3, [pc, #196]	@ (8000fdc <SystemInit+0x108>)
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	4930      	ldr	r1, [pc, #192]	@ (8000fdc <SystemInit+0x108>)
 8000f1c:	4b30      	ldr	r3, [pc, #192]	@ (8000fe0 <SystemInit+0x10c>)
 8000f1e:	4013      	ands	r3, r2
 8000f20:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000f22:	4b2d      	ldr	r3, [pc, #180]	@ (8000fd8 <SystemInit+0x104>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f003 0308 	and.w	r3, r3, #8
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d007      	beq.n	8000f3e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000f2e:	4b2a      	ldr	r3, [pc, #168]	@ (8000fd8 <SystemInit+0x104>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f023 030f 	bic.w	r3, r3, #15
 8000f36:	4a28      	ldr	r2, [pc, #160]	@ (8000fd8 <SystemInit+0x104>)
 8000f38:	f043 0307 	orr.w	r3, r3, #7
 8000f3c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000f3e:	4b27      	ldr	r3, [pc, #156]	@ (8000fdc <SystemInit+0x108>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000f44:	4b25      	ldr	r3, [pc, #148]	@ (8000fdc <SystemInit+0x108>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000f4a:	4b24      	ldr	r3, [pc, #144]	@ (8000fdc <SystemInit+0x108>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000f50:	4b22      	ldr	r3, [pc, #136]	@ (8000fdc <SystemInit+0x108>)
 8000f52:	4a24      	ldr	r2, [pc, #144]	@ (8000fe4 <SystemInit+0x110>)
 8000f54:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000f56:	4b21      	ldr	r3, [pc, #132]	@ (8000fdc <SystemInit+0x108>)
 8000f58:	4a23      	ldr	r2, [pc, #140]	@ (8000fe8 <SystemInit+0x114>)
 8000f5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000f5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000fdc <SystemInit+0x108>)
 8000f5e:	4a23      	ldr	r2, [pc, #140]	@ (8000fec <SystemInit+0x118>)
 8000f60:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000f62:	4b1e      	ldr	r3, [pc, #120]	@ (8000fdc <SystemInit+0x108>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000f68:	4b1c      	ldr	r3, [pc, #112]	@ (8000fdc <SystemInit+0x108>)
 8000f6a:	4a20      	ldr	r2, [pc, #128]	@ (8000fec <SystemInit+0x118>)
 8000f6c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000f6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fdc <SystemInit+0x108>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000f74:	4b19      	ldr	r3, [pc, #100]	@ (8000fdc <SystemInit+0x108>)
 8000f76:	4a1d      	ldr	r2, [pc, #116]	@ (8000fec <SystemInit+0x118>)
 8000f78:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000f7a:	4b18      	ldr	r3, [pc, #96]	@ (8000fdc <SystemInit+0x108>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f80:	4b16      	ldr	r3, [pc, #88]	@ (8000fdc <SystemInit+0x108>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a15      	ldr	r2, [pc, #84]	@ (8000fdc <SystemInit+0x108>)
 8000f86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f8a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000f8c:	4b13      	ldr	r3, [pc, #76]	@ (8000fdc <SystemInit+0x108>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000f92:	4b12      	ldr	r3, [pc, #72]	@ (8000fdc <SystemInit+0x108>)
 8000f94:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000f98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d113      	bne.n	8000fc8 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8000fdc <SystemInit+0x108>)
 8000fa2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000fa6:	4a0d      	ldr	r2, [pc, #52]	@ (8000fdc <SystemInit+0x108>)
 8000fa8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000fac:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff0 <SystemInit+0x11c>)
 8000fb2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000fb6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000fb8:	4b08      	ldr	r3, [pc, #32]	@ (8000fdc <SystemInit+0x108>)
 8000fba:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000fbe:	4a07      	ldr	r2, [pc, #28]	@ (8000fdc <SystemInit+0x108>)
 8000fc0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000fc4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000fc8:	bf00      	nop
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	e000ed00 	.word	0xe000ed00
 8000fd8:	52002000 	.word	0x52002000
 8000fdc:	58024400 	.word	0x58024400
 8000fe0:	eaf6ed7f 	.word	0xeaf6ed7f
 8000fe4:	02020200 	.word	0x02020200
 8000fe8:	01ff0000 	.word	0x01ff0000
 8000fec:	01010280 	.word	0x01010280
 8000ff0:	52004000 	.word	0x52004000

08000ff4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000ff8:	4b09      	ldr	r3, [pc, #36]	@ (8001020 <ExitRun0Mode+0x2c>)
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	4a08      	ldr	r2, [pc, #32]	@ (8001020 <ExitRun0Mode+0x2c>)
 8000ffe:	f043 0302 	orr.w	r3, r3, #2
 8001002:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001004:	bf00      	nop
 8001006:	4b06      	ldr	r3, [pc, #24]	@ (8001020 <ExitRun0Mode+0x2c>)
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800100e:	2b00      	cmp	r3, #0
 8001010:	d0f9      	beq.n	8001006 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001012:	bf00      	nop
 8001014:	bf00      	nop
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	58024800 	.word	0x58024800

08001024 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001024:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001060 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001028:	f7ff ffe4 	bl	8000ff4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800102c:	f7ff ff52 	bl	8000ed4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001030:	480c      	ldr	r0, [pc, #48]	@ (8001064 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001032:	490d      	ldr	r1, [pc, #52]	@ (8001068 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001034:	4a0d      	ldr	r2, [pc, #52]	@ (800106c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001036:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001038:	e002      	b.n	8001040 <LoopCopyDataInit>

0800103a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800103a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800103c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800103e:	3304      	adds	r3, #4

08001040 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001040:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001042:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001044:	d3f9      	bcc.n	800103a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001046:	4a0a      	ldr	r2, [pc, #40]	@ (8001070 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001048:	4c0a      	ldr	r4, [pc, #40]	@ (8001074 <LoopFillZerobss+0x22>)
  movs r3, #0
 800104a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800104c:	e001      	b.n	8001052 <LoopFillZerobss>

0800104e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800104e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001050:	3204      	adds	r2, #4

08001052 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001052:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001054:	d3fb      	bcc.n	800104e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001056:	f004 fedd 	bl	8005e14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800105a:	f7ff fcab 	bl	80009b4 <main>
  bx  lr
 800105e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001060:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001064:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001068:	2400002c 	.word	0x2400002c
  ldr r2, =_sidata
 800106c:	08005ec8 	.word	0x08005ec8
  ldr r2, =_sbss
 8001070:	2400002c 	.word	0x2400002c
  ldr r4, =_ebss
 8001074:	240001a0 	.word	0x240001a0

08001078 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001078:	e7fe      	b.n	8001078 <ADC3_IRQHandler>
	...

0800107c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b08c      	sub	sp, #48	@ 0x30
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001086:	2300      	movs	r3, #0
 8001088:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d009      	beq.n	80010a4 <BSP_LED_Init+0x28>
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	2b01      	cmp	r3, #1
 8001094:	d006      	beq.n	80010a4 <BSP_LED_Init+0x28>
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	2b02      	cmp	r3, #2
 800109a:	d003      	beq.n	80010a4 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800109c:	f06f 0301 	mvn.w	r3, #1
 80010a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010a2:	e055      	b.n	8001150 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d10f      	bne.n	80010ca <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 80010aa:	4b2c      	ldr	r3, [pc, #176]	@ (800115c <BSP_LED_Init+0xe0>)
 80010ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010b0:	4a2a      	ldr	r2, [pc, #168]	@ (800115c <BSP_LED_Init+0xe0>)
 80010b2:	f043 0302 	orr.w	r3, r3, #2
 80010b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010ba:	4b28      	ldr	r3, [pc, #160]	@ (800115c <BSP_LED_Init+0xe0>)
 80010bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010c0:	f003 0302 	and.w	r3, r3, #2
 80010c4:	617b      	str	r3, [r7, #20]
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	e021      	b.n	800110e <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	d10f      	bne.n	80010f0 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 80010d0:	4b22      	ldr	r3, [pc, #136]	@ (800115c <BSP_LED_Init+0xe0>)
 80010d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010d6:	4a21      	ldr	r2, [pc, #132]	@ (800115c <BSP_LED_Init+0xe0>)
 80010d8:	f043 0310 	orr.w	r3, r3, #16
 80010dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010e0:	4b1e      	ldr	r3, [pc, #120]	@ (800115c <BSP_LED_Init+0xe0>)
 80010e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010e6:	f003 0310 	and.w	r3, r3, #16
 80010ea:	613b      	str	r3, [r7, #16]
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	e00e      	b.n	800110e <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 80010f0:	4b1a      	ldr	r3, [pc, #104]	@ (800115c <BSP_LED_Init+0xe0>)
 80010f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010f6:	4a19      	ldr	r2, [pc, #100]	@ (800115c <BSP_LED_Init+0xe0>)
 80010f8:	f043 0302 	orr.w	r3, r3, #2
 80010fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001100:	4b16      	ldr	r3, [pc, #88]	@ (800115c <BSP_LED_Init+0xe0>)
 8001102:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001106:	f003 0302 	and.w	r3, r3, #2
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	4a13      	ldr	r2, [pc, #76]	@ (8001160 <BSP_LED_Init+0xe4>)
 8001112:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001116:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001118:	2301      	movs	r3, #1
 800111a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 800111c:	2300      	movs	r3, #0
 800111e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001120:	2303      	movs	r3, #3
 8001122:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001124:	79fb      	ldrb	r3, [r7, #7]
 8001126:	4a0f      	ldr	r2, [pc, #60]	@ (8001164 <BSP_LED_Init+0xe8>)
 8001128:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800112c:	f107 0218 	add.w	r2, r7, #24
 8001130:	4611      	mov	r1, r2
 8001132:	4618      	mov	r0, r3
 8001134:	f000 fc0c 	bl	8001950 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	4a0a      	ldr	r2, [pc, #40]	@ (8001164 <BSP_LED_Init+0xe8>)
 800113c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	4a07      	ldr	r2, [pc, #28]	@ (8001160 <BSP_LED_Init+0xe4>)
 8001144:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001148:	2200      	movs	r2, #0
 800114a:	4619      	mov	r1, r3
 800114c:	f000 fda8 	bl	8001ca0 <HAL_GPIO_WritePin>
  }

  return ret;
 8001150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001152:	4618      	mov	r0, r3
 8001154:	3730      	adds	r7, #48	@ 0x30
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	58024400 	.word	0x58024400
 8001160:	08005e84 	.word	0x08005e84
 8001164:	2400000c 	.word	0x2400000c

08001168 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b088      	sub	sp, #32
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	460a      	mov	r2, r1
 8001172:	71fb      	strb	r3, [r7, #7]
 8001174:	4613      	mov	r3, r2
 8001176:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001178:	4b2e      	ldr	r3, [pc, #184]	@ (8001234 <BSP_PB_Init+0xcc>)
 800117a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800117e:	4a2d      	ldr	r2, [pc, #180]	@ (8001234 <BSP_PB_Init+0xcc>)
 8001180:	f043 0304 	orr.w	r3, r3, #4
 8001184:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001188:	4b2a      	ldr	r3, [pc, #168]	@ (8001234 <BSP_PB_Init+0xcc>)
 800118a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800118e:	f003 0304 	and.w	r3, r3, #4
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001196:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800119a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 800119c:	2302      	movs	r3, #2
 800119e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80011a0:	2302      	movs	r3, #2
 80011a2:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80011a4:	79bb      	ldrb	r3, [r7, #6]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d10c      	bne.n	80011c4 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80011aa:	2300      	movs	r3, #0
 80011ac:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80011ae:	79fb      	ldrb	r3, [r7, #7]
 80011b0:	4a21      	ldr	r2, [pc, #132]	@ (8001238 <BSP_PB_Init+0xd0>)
 80011b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b6:	f107 020c 	add.w	r2, r7, #12
 80011ba:	4611      	mov	r1, r2
 80011bc:	4618      	mov	r0, r3
 80011be:	f000 fbc7 	bl	8001950 <HAL_GPIO_Init>
 80011c2:	e031      	b.n	8001228 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80011c4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011c8:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	4a1a      	ldr	r2, [pc, #104]	@ (8001238 <BSP_PB_Init+0xd0>)
 80011ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011d2:	f107 020c 	add.w	r2, r7, #12
 80011d6:	4611      	mov	r1, r2
 80011d8:	4618      	mov	r0, r3
 80011da:	f000 fbb9 	bl	8001950 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	00db      	lsls	r3, r3, #3
 80011e2:	4a16      	ldr	r2, [pc, #88]	@ (800123c <BSP_PB_Init+0xd4>)
 80011e4:	441a      	add	r2, r3
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	4915      	ldr	r1, [pc, #84]	@ (8001240 <BSP_PB_Init+0xd8>)
 80011ea:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80011ee:	4619      	mov	r1, r3
 80011f0:	4610      	mov	r0, r2
 80011f2:	f000 fb68 	bl	80018c6 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	00db      	lsls	r3, r3, #3
 80011fa:	4a10      	ldr	r2, [pc, #64]	@ (800123c <BSP_PB_Init+0xd4>)
 80011fc:	1898      	adds	r0, r3, r2
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	4a10      	ldr	r2, [pc, #64]	@ (8001244 <BSP_PB_Init+0xdc>)
 8001202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001206:	461a      	mov	r2, r3
 8001208:	2100      	movs	r1, #0
 800120a:	f000 fb3d 	bl	8001888 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800120e:	2028      	movs	r0, #40	@ 0x28
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	4a0d      	ldr	r2, [pc, #52]	@ (8001248 <BSP_PB_Init+0xe0>)
 8001214:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001218:	2200      	movs	r2, #0
 800121a:	4619      	mov	r1, r3
 800121c:	f000 fa87 	bl	800172e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001220:	2328      	movs	r3, #40	@ 0x28
 8001222:	4618      	mov	r0, r3
 8001224:	f000 fa9d 	bl	8001762 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001228:	2300      	movs	r3, #0
}
 800122a:	4618      	mov	r0, r3
 800122c:	3720      	adds	r7, #32
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	58024400 	.word	0x58024400
 8001238:	24000018 	.word	0x24000018
 800123c:	24000100 	.word	0x24000100
 8001240:	08005e8c 	.word	0x08005e8c
 8001244:	2400001c 	.word	0x2400001c
 8001248:	24000020 	.word	0x24000020

0800124c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001256:	79fb      	ldrb	r3, [r7, #7]
 8001258:	00db      	lsls	r3, r3, #3
 800125a:	4a04      	ldr	r2, [pc, #16]	@ (800126c <BSP_PB_IRQHandler+0x20>)
 800125c:	4413      	add	r3, r2
 800125e:	4618      	mov	r0, r3
 8001260:	f000 fb46 	bl	80018f0 <HAL_EXTI_IRQHandler>
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	24000100 	.word	0x24000100

08001270 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 800127a:	bf00      	nop
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
	...

08001288 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	6039      	str	r1, [r7, #0]
 8001292:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001294:	2300      	movs	r3, #0
 8001296:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d003      	beq.n	80012a6 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800129e:	f06f 0301 	mvn.w	r3, #1
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	e018      	b.n	80012d8 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80012a6:	79fb      	ldrb	r3, [r7, #7]
 80012a8:	2294      	movs	r2, #148	@ 0x94
 80012aa:	fb02 f303 	mul.w	r3, r2, r3
 80012ae:	4a0d      	ldr	r2, [pc, #52]	@ (80012e4 <BSP_COM_Init+0x5c>)
 80012b0:	4413      	add	r3, r2
 80012b2:	4618      	mov	r0, r3
 80012b4:	f000 f852 	bl	800135c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	2294      	movs	r2, #148	@ 0x94
 80012bc:	fb02 f303 	mul.w	r3, r2, r3
 80012c0:	4a08      	ldr	r2, [pc, #32]	@ (80012e4 <BSP_COM_Init+0x5c>)
 80012c2:	4413      	add	r3, r2
 80012c4:	6839      	ldr	r1, [r7, #0]
 80012c6:	4618      	mov	r0, r3
 80012c8:	f000 f80e 	bl	80012e8 <MX_USART3_Init>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d002      	beq.n	80012d8 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80012d2:	f06f 0303 	mvn.w	r3, #3
 80012d6:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80012d8:	68fb      	ldr	r3, [r7, #12]
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3710      	adds	r7, #16
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	24000108 	.word	0x24000108

080012e8 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80012f2:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <MX_USART3_Init+0x60>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	220c      	movs	r2, #12
 8001306:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	895b      	ldrh	r3, [r3, #10]
 800130c:	461a      	mov	r2, r3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	685a      	ldr	r2, [r3, #4]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	891b      	ldrh	r3, [r3, #8]
 800131e:	461a      	mov	r2, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	899b      	ldrh	r3, [r3, #12]
 8001328:	461a      	mov	r2, r3
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001334:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f003 fa2e 	bl	8004798 <HAL_UART_Init>
 800133c:	4603      	mov	r3, r0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	24000008 	.word	0x24000008

0800134c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001350:	2000      	movs	r0, #0
 8001352:	f7ff ff8d 	bl	8001270 <BSP_PB_Callback>
}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
	...

0800135c <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b08a      	sub	sp, #40	@ 0x28
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001364:	4b27      	ldr	r3, [pc, #156]	@ (8001404 <COM1_MspInit+0xa8>)
 8001366:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800136a:	4a26      	ldr	r2, [pc, #152]	@ (8001404 <COM1_MspInit+0xa8>)
 800136c:	f043 0308 	orr.w	r3, r3, #8
 8001370:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001374:	4b23      	ldr	r3, [pc, #140]	@ (8001404 <COM1_MspInit+0xa8>)
 8001376:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800137a:	f003 0308 	and.w	r3, r3, #8
 800137e:	613b      	str	r3, [r7, #16]
 8001380:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8001382:	4b20      	ldr	r3, [pc, #128]	@ (8001404 <COM1_MspInit+0xa8>)
 8001384:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001388:	4a1e      	ldr	r2, [pc, #120]	@ (8001404 <COM1_MspInit+0xa8>)
 800138a:	f043 0308 	orr.w	r3, r3, #8
 800138e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001392:	4b1c      	ldr	r3, [pc, #112]	@ (8001404 <COM1_MspInit+0xa8>)
 8001394:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001398:	f003 0308 	and.w	r3, r3, #8
 800139c:	60fb      	str	r3, [r7, #12]
 800139e:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80013a0:	4b18      	ldr	r3, [pc, #96]	@ (8001404 <COM1_MspInit+0xa8>)
 80013a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013a6:	4a17      	ldr	r2, [pc, #92]	@ (8001404 <COM1_MspInit+0xa8>)
 80013a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013ac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80013b0:	4b14      	ldr	r3, [pc, #80]	@ (8001404 <COM1_MspInit+0xa8>)
 80013b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013ba:	60bb      	str	r3, [r7, #8]
 80013bc:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 80013be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013c2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80013c4:	2302      	movs	r3, #2
 80013c6:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80013c8:	2302      	movs	r3, #2
 80013ca:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80013cc:	2301      	movs	r3, #1
 80013ce:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80013d0:	2307      	movs	r3, #7
 80013d2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80013d4:	f107 0314 	add.w	r3, r7, #20
 80013d8:	4619      	mov	r1, r3
 80013da:	480b      	ldr	r0, [pc, #44]	@ (8001408 <COM1_MspInit+0xac>)
 80013dc:	f000 fab8 	bl	8001950 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80013e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013e4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80013e6:	2302      	movs	r3, #2
 80013e8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80013ea:	2307      	movs	r3, #7
 80013ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80013ee:	f107 0314 	add.w	r3, r7, #20
 80013f2:	4619      	mov	r1, r3
 80013f4:	4804      	ldr	r0, [pc, #16]	@ (8001408 <COM1_MspInit+0xac>)
 80013f6:	f000 faab 	bl	8001950 <HAL_GPIO_Init>
}
 80013fa:	bf00      	nop
 80013fc:	3728      	adds	r7, #40	@ 0x28
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	58024400 	.word	0x58024400
 8001408:	58020c00 	.word	0x58020c00

0800140c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001412:	2003      	movs	r0, #3
 8001414:	f000 f980 	bl	8001718 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001418:	f001 fa26 	bl	8002868 <HAL_RCC_GetSysClockFreq>
 800141c:	4602      	mov	r2, r0
 800141e:	4b15      	ldr	r3, [pc, #84]	@ (8001474 <HAL_Init+0x68>)
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	0a1b      	lsrs	r3, r3, #8
 8001424:	f003 030f 	and.w	r3, r3, #15
 8001428:	4913      	ldr	r1, [pc, #76]	@ (8001478 <HAL_Init+0x6c>)
 800142a:	5ccb      	ldrb	r3, [r1, r3]
 800142c:	f003 031f 	and.w	r3, r3, #31
 8001430:	fa22 f303 	lsr.w	r3, r2, r3
 8001434:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001436:	4b0f      	ldr	r3, [pc, #60]	@ (8001474 <HAL_Init+0x68>)
 8001438:	699b      	ldr	r3, [r3, #24]
 800143a:	f003 030f 	and.w	r3, r3, #15
 800143e:	4a0e      	ldr	r2, [pc, #56]	@ (8001478 <HAL_Init+0x6c>)
 8001440:	5cd3      	ldrb	r3, [r2, r3]
 8001442:	f003 031f 	and.w	r3, r3, #31
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	fa22 f303 	lsr.w	r3, r2, r3
 800144c:	4a0b      	ldr	r2, [pc, #44]	@ (800147c <HAL_Init+0x70>)
 800144e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001450:	4a0b      	ldr	r2, [pc, #44]	@ (8001480 <HAL_Init+0x74>)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001456:	2000      	movs	r0, #0
 8001458:	f000 f814 	bl	8001484 <HAL_InitTick>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e002      	b.n	800146c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001466:	f7ff fc7d 	bl	8000d64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	58024400 	.word	0x58024400
 8001478:	08005e74 	.word	0x08005e74
 800147c:	24000004 	.word	0x24000004
 8001480:	24000000 	.word	0x24000000

08001484 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800148c:	4b15      	ldr	r3, [pc, #84]	@ (80014e4 <HAL_InitTick+0x60>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d101      	bne.n	8001498 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	e021      	b.n	80014dc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001498:	4b13      	ldr	r3, [pc, #76]	@ (80014e8 <HAL_InitTick+0x64>)
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	4b11      	ldr	r3, [pc, #68]	@ (80014e4 <HAL_InitTick+0x60>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	4619      	mov	r1, r3
 80014a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80014aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80014ae:	4618      	mov	r0, r3
 80014b0:	f000 f965 	bl	800177e <HAL_SYSTICK_Config>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80014ba:	2301      	movs	r3, #1
 80014bc:	e00e      	b.n	80014dc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2b0f      	cmp	r3, #15
 80014c2:	d80a      	bhi.n	80014da <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014c4:	2200      	movs	r2, #0
 80014c6:	6879      	ldr	r1, [r7, #4]
 80014c8:	f04f 30ff 	mov.w	r0, #4294967295
 80014cc:	f000 f92f 	bl	800172e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014d0:	4a06      	ldr	r2, [pc, #24]	@ (80014ec <HAL_InitTick+0x68>)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014d6:	2300      	movs	r3, #0
 80014d8:	e000      	b.n	80014dc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	24000028 	.word	0x24000028
 80014e8:	24000000 	.word	0x24000000
 80014ec:	24000024 	.word	0x24000024

080014f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014f4:	4b06      	ldr	r3, [pc, #24]	@ (8001510 <HAL_IncTick+0x20>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	461a      	mov	r2, r3
 80014fa:	4b06      	ldr	r3, [pc, #24]	@ (8001514 <HAL_IncTick+0x24>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4413      	add	r3, r2
 8001500:	4a04      	ldr	r2, [pc, #16]	@ (8001514 <HAL_IncTick+0x24>)
 8001502:	6013      	str	r3, [r2, #0]
}
 8001504:	bf00      	nop
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	24000028 	.word	0x24000028
 8001514:	2400019c 	.word	0x2400019c

08001518 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  return uwTick;
 800151c:	4b03      	ldr	r3, [pc, #12]	@ (800152c <HAL_GetTick+0x14>)
 800151e:	681b      	ldr	r3, [r3, #0]
}
 8001520:	4618      	mov	r0, r3
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	2400019c 	.word	0x2400019c

08001530 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001538:	f7ff ffee 	bl	8001518 <HAL_GetTick>
 800153c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001548:	d005      	beq.n	8001556 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800154a:	4b0a      	ldr	r3, [pc, #40]	@ (8001574 <HAL_Delay+0x44>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	461a      	mov	r2, r3
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	4413      	add	r3, r2
 8001554:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001556:	bf00      	nop
 8001558:	f7ff ffde 	bl	8001518 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	68fa      	ldr	r2, [r7, #12]
 8001564:	429a      	cmp	r2, r3
 8001566:	d8f7      	bhi.n	8001558 <HAL_Delay+0x28>
  {
  }
}
 8001568:	bf00      	nop
 800156a:	bf00      	nop
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	24000028 	.word	0x24000028

08001578 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001578:	b480      	push	{r7}
 800157a:	b085      	sub	sp, #20
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f003 0307 	and.w	r3, r3, #7
 8001586:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001588:	4b0b      	ldr	r3, [pc, #44]	@ (80015b8 <__NVIC_SetPriorityGrouping+0x40>)
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800158e:	68ba      	ldr	r2, [r7, #8]
 8001590:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001594:	4013      	ands	r3, r2
 8001596:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80015a0:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <__NVIC_SetPriorityGrouping+0x44>)
 80015a2:	4313      	orrs	r3, r2
 80015a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015a6:	4a04      	ldr	r2, [pc, #16]	@ (80015b8 <__NVIC_SetPriorityGrouping+0x40>)
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	60d3      	str	r3, [r2, #12]
}
 80015ac:	bf00      	nop
 80015ae:	3714      	adds	r7, #20
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	e000ed00 	.word	0xe000ed00
 80015bc:	05fa0000 	.word	0x05fa0000

080015c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015c4:	4b04      	ldr	r3, [pc, #16]	@ (80015d8 <__NVIC_GetPriorityGrouping+0x18>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	0a1b      	lsrs	r3, r3, #8
 80015ca:	f003 0307 	and.w	r3, r3, #7
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr
 80015d8:	e000ed00 	.word	0xe000ed00

080015dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80015e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	db0b      	blt.n	8001606 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ee:	88fb      	ldrh	r3, [r7, #6]
 80015f0:	f003 021f 	and.w	r2, r3, #31
 80015f4:	4907      	ldr	r1, [pc, #28]	@ (8001614 <__NVIC_EnableIRQ+0x38>)
 80015f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015fa:	095b      	lsrs	r3, r3, #5
 80015fc:	2001      	movs	r0, #1
 80015fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001602:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	e000e100 	.word	0xe000e100

08001618 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	6039      	str	r1, [r7, #0]
 8001622:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001624:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001628:	2b00      	cmp	r3, #0
 800162a:	db0a      	blt.n	8001642 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	b2da      	uxtb	r2, r3
 8001630:	490c      	ldr	r1, [pc, #48]	@ (8001664 <__NVIC_SetPriority+0x4c>)
 8001632:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001636:	0112      	lsls	r2, r2, #4
 8001638:	b2d2      	uxtb	r2, r2
 800163a:	440b      	add	r3, r1
 800163c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001640:	e00a      	b.n	8001658 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	b2da      	uxtb	r2, r3
 8001646:	4908      	ldr	r1, [pc, #32]	@ (8001668 <__NVIC_SetPriority+0x50>)
 8001648:	88fb      	ldrh	r3, [r7, #6]
 800164a:	f003 030f 	and.w	r3, r3, #15
 800164e:	3b04      	subs	r3, #4
 8001650:	0112      	lsls	r2, r2, #4
 8001652:	b2d2      	uxtb	r2, r2
 8001654:	440b      	add	r3, r1
 8001656:	761a      	strb	r2, [r3, #24]
}
 8001658:	bf00      	nop
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr
 8001664:	e000e100 	.word	0xe000e100
 8001668:	e000ed00 	.word	0xe000ed00

0800166c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800166c:	b480      	push	{r7}
 800166e:	b089      	sub	sp, #36	@ 0x24
 8001670:	af00      	add	r7, sp, #0
 8001672:	60f8      	str	r0, [r7, #12]
 8001674:	60b9      	str	r1, [r7, #8]
 8001676:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	f003 0307 	and.w	r3, r3, #7
 800167e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001680:	69fb      	ldr	r3, [r7, #28]
 8001682:	f1c3 0307 	rsb	r3, r3, #7
 8001686:	2b04      	cmp	r3, #4
 8001688:	bf28      	it	cs
 800168a:	2304      	movcs	r3, #4
 800168c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	3304      	adds	r3, #4
 8001692:	2b06      	cmp	r3, #6
 8001694:	d902      	bls.n	800169c <NVIC_EncodePriority+0x30>
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	3b03      	subs	r3, #3
 800169a:	e000      	b.n	800169e <NVIC_EncodePriority+0x32>
 800169c:	2300      	movs	r3, #0
 800169e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a0:	f04f 32ff 	mov.w	r2, #4294967295
 80016a4:	69bb      	ldr	r3, [r7, #24]
 80016a6:	fa02 f303 	lsl.w	r3, r2, r3
 80016aa:	43da      	mvns	r2, r3
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	401a      	ands	r2, r3
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016b4:	f04f 31ff 	mov.w	r1, #4294967295
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	fa01 f303 	lsl.w	r3, r1, r3
 80016be:	43d9      	mvns	r1, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c4:	4313      	orrs	r3, r2
         );
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3724      	adds	r7, #36	@ 0x24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
	...

080016d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3b01      	subs	r3, #1
 80016e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016e4:	d301      	bcc.n	80016ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016e6:	2301      	movs	r3, #1
 80016e8:	e00f      	b.n	800170a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001714 <SysTick_Config+0x40>)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016f2:	210f      	movs	r1, #15
 80016f4:	f04f 30ff 	mov.w	r0, #4294967295
 80016f8:	f7ff ff8e 	bl	8001618 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016fc:	4b05      	ldr	r3, [pc, #20]	@ (8001714 <SysTick_Config+0x40>)
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001702:	4b04      	ldr	r3, [pc, #16]	@ (8001714 <SysTick_Config+0x40>)
 8001704:	2207      	movs	r2, #7
 8001706:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001708:	2300      	movs	r3, #0
}
 800170a:	4618      	mov	r0, r3
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	e000e010 	.word	0xe000e010

08001718 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff ff29 	bl	8001578 <__NVIC_SetPriorityGrouping>
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	b086      	sub	sp, #24
 8001732:	af00      	add	r7, sp, #0
 8001734:	4603      	mov	r3, r0
 8001736:	60b9      	str	r1, [r7, #8]
 8001738:	607a      	str	r2, [r7, #4]
 800173a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800173c:	f7ff ff40 	bl	80015c0 <__NVIC_GetPriorityGrouping>
 8001740:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	68b9      	ldr	r1, [r7, #8]
 8001746:	6978      	ldr	r0, [r7, #20]
 8001748:	f7ff ff90 	bl	800166c <NVIC_EncodePriority>
 800174c:	4602      	mov	r2, r0
 800174e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001752:	4611      	mov	r1, r2
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff ff5f 	bl	8001618 <__NVIC_SetPriority>
}
 800175a:	bf00      	nop
 800175c:	3718      	adds	r7, #24
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	b082      	sub	sp, #8
 8001766:	af00      	add	r7, sp, #0
 8001768:	4603      	mov	r3, r0
 800176a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800176c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff ff33 	bl	80015dc <__NVIC_EnableIRQ>
}
 8001776:	bf00      	nop
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}

0800177e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800177e:	b580      	push	{r7, lr}
 8001780:	b082      	sub	sp, #8
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f7ff ffa4 	bl	80016d4 <SysTick_Config>
 800178c:	4603      	mov	r3, r0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
	...

08001798 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800179c:	f3bf 8f5f 	dmb	sy
}
 80017a0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80017a2:	4b07      	ldr	r3, [pc, #28]	@ (80017c0 <HAL_MPU_Disable+0x28>)
 80017a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017a6:	4a06      	ldr	r2, [pc, #24]	@ (80017c0 <HAL_MPU_Disable+0x28>)
 80017a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017ac:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80017ae:	4b05      	ldr	r3, [pc, #20]	@ (80017c4 <HAL_MPU_Disable+0x2c>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	605a      	str	r2, [r3, #4]
}
 80017b4:	bf00      	nop
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	e000ed00 	.word	0xe000ed00
 80017c4:	e000ed90 	.word	0xe000ed90

080017c8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80017d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001800 <HAL_MPU_Enable+0x38>)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80017da:	4b0a      	ldr	r3, [pc, #40]	@ (8001804 <HAL_MPU_Enable+0x3c>)
 80017dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017de:	4a09      	ldr	r2, [pc, #36]	@ (8001804 <HAL_MPU_Enable+0x3c>)
 80017e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017e4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80017e6:	f3bf 8f4f 	dsb	sy
}
 80017ea:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80017ec:	f3bf 8f6f 	isb	sy
}
 80017f0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80017f2:	bf00      	nop
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	e000ed90 	.word	0xe000ed90
 8001804:	e000ed00 	.word	0xe000ed00

08001808 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	785a      	ldrb	r2, [r3, #1]
 8001814:	4b1b      	ldr	r3, [pc, #108]	@ (8001884 <HAL_MPU_ConfigRegion+0x7c>)
 8001816:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001818:	4b1a      	ldr	r3, [pc, #104]	@ (8001884 <HAL_MPU_ConfigRegion+0x7c>)
 800181a:	691b      	ldr	r3, [r3, #16]
 800181c:	4a19      	ldr	r2, [pc, #100]	@ (8001884 <HAL_MPU_ConfigRegion+0x7c>)
 800181e:	f023 0301 	bic.w	r3, r3, #1
 8001822:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001824:	4a17      	ldr	r2, [pc, #92]	@ (8001884 <HAL_MPU_ConfigRegion+0x7c>)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	7b1b      	ldrb	r3, [r3, #12]
 8001830:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	7adb      	ldrb	r3, [r3, #11]
 8001836:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001838:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	7a9b      	ldrb	r3, [r3, #10]
 800183e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001840:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	7b5b      	ldrb	r3, [r3, #13]
 8001846:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001848:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	7b9b      	ldrb	r3, [r3, #14]
 800184e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001850:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	7bdb      	ldrb	r3, [r3, #15]
 8001856:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001858:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	7a5b      	ldrb	r3, [r3, #9]
 800185e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001860:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	7a1b      	ldrb	r3, [r3, #8]
 8001866:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001868:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	7812      	ldrb	r2, [r2, #0]
 800186e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001870:	4a04      	ldr	r2, [pc, #16]	@ (8001884 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001872:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001874:	6113      	str	r3, [r2, #16]
}
 8001876:	bf00      	nop
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	e000ed90 	.word	0xe000ed90

08001888 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001888:	b480      	push	{r7}
 800188a:	b087      	sub	sp, #28
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	460b      	mov	r3, r1
 8001892:	607a      	str	r2, [r7, #4]
 8001894:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001896:	2300      	movs	r3, #0
 8001898:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d101      	bne.n	80018a4 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e00a      	b.n	80018ba <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 80018a4:	7afb      	ldrb	r3, [r7, #11]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d103      	bne.n	80018b2 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	687a      	ldr	r2, [r7, #4]
 80018ae:	605a      	str	r2, [r3, #4]
      break;
 80018b0:	e002      	b.n	80018b8 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	75fb      	strb	r3, [r7, #23]
      break;
 80018b6:	bf00      	nop
  }

  return status;
 80018b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	371c      	adds	r7, #28
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr

080018c6 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80018c6:	b480      	push	{r7}
 80018c8:	b083      	sub	sp, #12
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
 80018ce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d101      	bne.n	80018da <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	e003      	b.n	80018e2 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	683a      	ldr	r2, [r7, #0]
 80018de:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80018e0:	2300      	movs	r3, #0
  }
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
	...

080018f0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b086      	sub	sp, #24
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	0c1b      	lsrs	r3, r3, #16
 80018fe:	f003 0303 	and.w	r3, r3, #3
 8001902:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f003 031f 	and.w	r3, r3, #31
 800190c:	2201      	movs	r2, #1
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	011a      	lsls	r2, r3, #4
 8001918:	4b0c      	ldr	r3, [pc, #48]	@ (800194c <HAL_EXTI_IRQHandler+0x5c>)
 800191a:	4413      	add	r3, r2
 800191c:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	4013      	ands	r3, r2
 8001926:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d009      	beq.n	8001942 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	693a      	ldr	r2, [r7, #16]
 8001932:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d002      	beq.n	8001942 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	4798      	blx	r3
    }
  }
}
 8001942:	bf00      	nop
 8001944:	3718      	adds	r7, #24
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	58000088 	.word	0x58000088

08001950 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001950:	b480      	push	{r7}
 8001952:	b089      	sub	sp, #36	@ 0x24
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800195a:	2300      	movs	r3, #0
 800195c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800195e:	4b86      	ldr	r3, [pc, #536]	@ (8001b78 <HAL_GPIO_Init+0x228>)
 8001960:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001962:	e18c      	b.n	8001c7e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	2101      	movs	r1, #1
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	fa01 f303 	lsl.w	r3, r1, r3
 8001970:	4013      	ands	r3, r2
 8001972:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	2b00      	cmp	r3, #0
 8001978:	f000 817e 	beq.w	8001c78 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f003 0303 	and.w	r3, r3, #3
 8001984:	2b01      	cmp	r3, #1
 8001986:	d005      	beq.n	8001994 <HAL_GPIO_Init+0x44>
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f003 0303 	and.w	r3, r3, #3
 8001990:	2b02      	cmp	r3, #2
 8001992:	d130      	bne.n	80019f6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	2203      	movs	r2, #3
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	43db      	mvns	r3, r3
 80019a6:	69ba      	ldr	r2, [r7, #24]
 80019a8:	4013      	ands	r3, r2
 80019aa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	68da      	ldr	r2, [r3, #12]
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	005b      	lsls	r3, r3, #1
 80019b4:	fa02 f303 	lsl.w	r3, r2, r3
 80019b8:	69ba      	ldr	r2, [r7, #24]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019ca:	2201      	movs	r2, #1
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	43db      	mvns	r3, r3
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	4013      	ands	r3, r2
 80019d8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	091b      	lsrs	r3, r3, #4
 80019e0:	f003 0201 	and.w	r2, r3, #1
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	69ba      	ldr	r2, [r7, #24]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f003 0303 	and.w	r3, r3, #3
 80019fe:	2b03      	cmp	r3, #3
 8001a00:	d017      	beq.n	8001a32 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	68db      	ldr	r3, [r3, #12]
 8001a06:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	005b      	lsls	r3, r3, #1
 8001a0c:	2203      	movs	r2, #3
 8001a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a12:	43db      	mvns	r3, r3
 8001a14:	69ba      	ldr	r2, [r7, #24]
 8001a16:	4013      	ands	r3, r2
 8001a18:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	689a      	ldr	r2, [r3, #8]
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	69ba      	ldr	r2, [r7, #24]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	69ba      	ldr	r2, [r7, #24]
 8001a30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f003 0303 	and.w	r3, r3, #3
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d123      	bne.n	8001a86 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	08da      	lsrs	r2, r3, #3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	3208      	adds	r2, #8
 8001a46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	f003 0307 	and.w	r3, r3, #7
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	220f      	movs	r2, #15
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	43db      	mvns	r3, r3
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	4013      	ands	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	691a      	ldr	r2, [r3, #16]
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	f003 0307 	and.w	r3, r3, #7
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a72:	69ba      	ldr	r2, [r7, #24]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	08da      	lsrs	r2, r3, #3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	3208      	adds	r2, #8
 8001a80:	69b9      	ldr	r1, [r7, #24]
 8001a82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	2203      	movs	r2, #3
 8001a92:	fa02 f303 	lsl.w	r3, r2, r3
 8001a96:	43db      	mvns	r3, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	f003 0203 	and.w	r2, r3, #3
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001aae:	69ba      	ldr	r2, [r7, #24]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	69ba      	ldr	r2, [r7, #24]
 8001ab8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	f000 80d8 	beq.w	8001c78 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ac8:	4b2c      	ldr	r3, [pc, #176]	@ (8001b7c <HAL_GPIO_Init+0x22c>)
 8001aca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001ace:	4a2b      	ldr	r2, [pc, #172]	@ (8001b7c <HAL_GPIO_Init+0x22c>)
 8001ad0:	f043 0302 	orr.w	r3, r3, #2
 8001ad4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001ad8:	4b28      	ldr	r3, [pc, #160]	@ (8001b7c <HAL_GPIO_Init+0x22c>)
 8001ada:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001ade:	f003 0302 	and.w	r3, r3, #2
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ae6:	4a26      	ldr	r2, [pc, #152]	@ (8001b80 <HAL_GPIO_Init+0x230>)
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	089b      	lsrs	r3, r3, #2
 8001aec:	3302      	adds	r3, #2
 8001aee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001af2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	f003 0303 	and.w	r3, r3, #3
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	220f      	movs	r2, #15
 8001afe:	fa02 f303 	lsl.w	r3, r2, r3
 8001b02:	43db      	mvns	r3, r3
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	4013      	ands	r3, r2
 8001b08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8001b84 <HAL_GPIO_Init+0x234>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d04a      	beq.n	8001ba8 <HAL_GPIO_Init+0x258>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a1c      	ldr	r2, [pc, #112]	@ (8001b88 <HAL_GPIO_Init+0x238>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d02b      	beq.n	8001b72 <HAL_GPIO_Init+0x222>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a1b      	ldr	r2, [pc, #108]	@ (8001b8c <HAL_GPIO_Init+0x23c>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d025      	beq.n	8001b6e <HAL_GPIO_Init+0x21e>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a1a      	ldr	r2, [pc, #104]	@ (8001b90 <HAL_GPIO_Init+0x240>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d01f      	beq.n	8001b6a <HAL_GPIO_Init+0x21a>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a19      	ldr	r2, [pc, #100]	@ (8001b94 <HAL_GPIO_Init+0x244>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d019      	beq.n	8001b66 <HAL_GPIO_Init+0x216>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4a18      	ldr	r2, [pc, #96]	@ (8001b98 <HAL_GPIO_Init+0x248>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d013      	beq.n	8001b62 <HAL_GPIO_Init+0x212>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4a17      	ldr	r2, [pc, #92]	@ (8001b9c <HAL_GPIO_Init+0x24c>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d00d      	beq.n	8001b5e <HAL_GPIO_Init+0x20e>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a16      	ldr	r2, [pc, #88]	@ (8001ba0 <HAL_GPIO_Init+0x250>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d007      	beq.n	8001b5a <HAL_GPIO_Init+0x20a>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4a15      	ldr	r2, [pc, #84]	@ (8001ba4 <HAL_GPIO_Init+0x254>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d101      	bne.n	8001b56 <HAL_GPIO_Init+0x206>
 8001b52:	2309      	movs	r3, #9
 8001b54:	e029      	b.n	8001baa <HAL_GPIO_Init+0x25a>
 8001b56:	230a      	movs	r3, #10
 8001b58:	e027      	b.n	8001baa <HAL_GPIO_Init+0x25a>
 8001b5a:	2307      	movs	r3, #7
 8001b5c:	e025      	b.n	8001baa <HAL_GPIO_Init+0x25a>
 8001b5e:	2306      	movs	r3, #6
 8001b60:	e023      	b.n	8001baa <HAL_GPIO_Init+0x25a>
 8001b62:	2305      	movs	r3, #5
 8001b64:	e021      	b.n	8001baa <HAL_GPIO_Init+0x25a>
 8001b66:	2304      	movs	r3, #4
 8001b68:	e01f      	b.n	8001baa <HAL_GPIO_Init+0x25a>
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e01d      	b.n	8001baa <HAL_GPIO_Init+0x25a>
 8001b6e:	2302      	movs	r3, #2
 8001b70:	e01b      	b.n	8001baa <HAL_GPIO_Init+0x25a>
 8001b72:	2301      	movs	r3, #1
 8001b74:	e019      	b.n	8001baa <HAL_GPIO_Init+0x25a>
 8001b76:	bf00      	nop
 8001b78:	58000080 	.word	0x58000080
 8001b7c:	58024400 	.word	0x58024400
 8001b80:	58000400 	.word	0x58000400
 8001b84:	58020000 	.word	0x58020000
 8001b88:	58020400 	.word	0x58020400
 8001b8c:	58020800 	.word	0x58020800
 8001b90:	58020c00 	.word	0x58020c00
 8001b94:	58021000 	.word	0x58021000
 8001b98:	58021400 	.word	0x58021400
 8001b9c:	58021800 	.word	0x58021800
 8001ba0:	58021c00 	.word	0x58021c00
 8001ba4:	58022400 	.word	0x58022400
 8001ba8:	2300      	movs	r3, #0
 8001baa:	69fa      	ldr	r2, [r7, #28]
 8001bac:	f002 0203 	and.w	r2, r2, #3
 8001bb0:	0092      	lsls	r2, r2, #2
 8001bb2:	4093      	lsls	r3, r2
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bba:	4938      	ldr	r1, [pc, #224]	@ (8001c9c <HAL_GPIO_Init+0x34c>)
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	089b      	lsrs	r3, r3, #2
 8001bc0:	3302      	adds	r3, #2
 8001bc2:	69ba      	ldr	r2, [r7, #24]
 8001bc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001bc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	43db      	mvns	r3, r3
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d003      	beq.n	8001bee <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001be6:	69ba      	ldr	r2, [r7, #24]
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001bee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001bf6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	43db      	mvns	r3, r3
 8001c02:	69ba      	ldr	r2, [r7, #24]
 8001c04:	4013      	ands	r3, r2
 8001c06:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d003      	beq.n	8001c1c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001c1c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	4013      	ands	r3, r2
 8001c32:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d003      	beq.n	8001c48 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	69ba      	ldr	r2, [r7, #24]
 8001c4c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	43db      	mvns	r3, r3
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d003      	beq.n	8001c72 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	69ba      	ldr	r2, [r7, #24]
 8001c76:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	69fb      	ldr	r3, [r7, #28]
 8001c84:	fa22 f303 	lsr.w	r3, r2, r3
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	f47f ae6b 	bne.w	8001964 <HAL_GPIO_Init+0x14>
  }
}
 8001c8e:	bf00      	nop
 8001c90:	bf00      	nop
 8001c92:	3724      	adds	r7, #36	@ 0x24
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	58000400 	.word	0x58000400

08001ca0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	460b      	mov	r3, r1
 8001caa:	807b      	strh	r3, [r7, #2]
 8001cac:	4613      	mov	r3, r2
 8001cae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cb0:	787b      	ldrb	r3, [r7, #1]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d003      	beq.n	8001cbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cb6:	887a      	ldrh	r2, [r7, #2]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001cbc:	e003      	b.n	8001cc6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001cbe:	887b      	ldrh	r3, [r7, #2]
 8001cc0:	041a      	lsls	r2, r3, #16
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	619a      	str	r2, [r3, #24]
}
 8001cc6:	bf00      	nop
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
	...

08001cd4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001cdc:	4b19      	ldr	r3, [pc, #100]	@ (8001d44 <HAL_PWREx_ConfigSupply+0x70>)
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	f003 0304 	and.w	r3, r3, #4
 8001ce4:	2b04      	cmp	r3, #4
 8001ce6:	d00a      	beq.n	8001cfe <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001ce8:	4b16      	ldr	r3, [pc, #88]	@ (8001d44 <HAL_PWREx_ConfigSupply+0x70>)
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	f003 0307 	and.w	r3, r3, #7
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d001      	beq.n	8001cfa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e01f      	b.n	8001d3a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	e01d      	b.n	8001d3a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001cfe:	4b11      	ldr	r3, [pc, #68]	@ (8001d44 <HAL_PWREx_ConfigSupply+0x70>)
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	f023 0207 	bic.w	r2, r3, #7
 8001d06:	490f      	ldr	r1, [pc, #60]	@ (8001d44 <HAL_PWREx_ConfigSupply+0x70>)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001d0e:	f7ff fc03 	bl	8001518 <HAL_GetTick>
 8001d12:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001d14:	e009      	b.n	8001d2a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001d16:	f7ff fbff 	bl	8001518 <HAL_GetTick>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d24:	d901      	bls.n	8001d2a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e007      	b.n	8001d3a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001d2a:	4b06      	ldr	r3, [pc, #24]	@ (8001d44 <HAL_PWREx_ConfigSupply+0x70>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d36:	d1ee      	bne.n	8001d16 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3710      	adds	r7, #16
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	58024800 	.word	0x58024800

08001d48 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08c      	sub	sp, #48	@ 0x30
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d101      	bne.n	8001d5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e3c8      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	f000 8087 	beq.w	8001e76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d68:	4b88      	ldr	r3, [pc, #544]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001d6a:	691b      	ldr	r3, [r3, #16]
 8001d6c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001d72:	4b86      	ldr	r3, [pc, #536]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d76:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001d78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d7a:	2b10      	cmp	r3, #16
 8001d7c:	d007      	beq.n	8001d8e <HAL_RCC_OscConfig+0x46>
 8001d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d80:	2b18      	cmp	r3, #24
 8001d82:	d110      	bne.n	8001da6 <HAL_RCC_OscConfig+0x5e>
 8001d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d86:	f003 0303 	and.w	r3, r3, #3
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d10b      	bne.n	8001da6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d8e:	4b7f      	ldr	r3, [pc, #508]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d06c      	beq.n	8001e74 <HAL_RCC_OscConfig+0x12c>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d168      	bne.n	8001e74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e3a2      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001dae:	d106      	bne.n	8001dbe <HAL_RCC_OscConfig+0x76>
 8001db0:	4b76      	ldr	r3, [pc, #472]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a75      	ldr	r2, [pc, #468]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001db6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dba:	6013      	str	r3, [r2, #0]
 8001dbc:	e02e      	b.n	8001e1c <HAL_RCC_OscConfig+0xd4>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d10c      	bne.n	8001de0 <HAL_RCC_OscConfig+0x98>
 8001dc6:	4b71      	ldr	r3, [pc, #452]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a70      	ldr	r2, [pc, #448]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001dcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dd0:	6013      	str	r3, [r2, #0]
 8001dd2:	4b6e      	ldr	r3, [pc, #440]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a6d      	ldr	r2, [pc, #436]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001dd8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ddc:	6013      	str	r3, [r2, #0]
 8001dde:	e01d      	b.n	8001e1c <HAL_RCC_OscConfig+0xd4>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001de8:	d10c      	bne.n	8001e04 <HAL_RCC_OscConfig+0xbc>
 8001dea:	4b68      	ldr	r3, [pc, #416]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a67      	ldr	r2, [pc, #412]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001df0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001df4:	6013      	str	r3, [r2, #0]
 8001df6:	4b65      	ldr	r3, [pc, #404]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a64      	ldr	r2, [pc, #400]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001dfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e00:	6013      	str	r3, [r2, #0]
 8001e02:	e00b      	b.n	8001e1c <HAL_RCC_OscConfig+0xd4>
 8001e04:	4b61      	ldr	r3, [pc, #388]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a60      	ldr	r2, [pc, #384]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001e0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e0e:	6013      	str	r3, [r2, #0]
 8001e10:	4b5e      	ldr	r3, [pc, #376]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a5d      	ldr	r2, [pc, #372]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001e16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d013      	beq.n	8001e4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e24:	f7ff fb78 	bl	8001518 <HAL_GetTick>
 8001e28:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e2a:	e008      	b.n	8001e3e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e2c:	f7ff fb74 	bl	8001518 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b64      	cmp	r3, #100	@ 0x64
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e356      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e3e:	4b53      	ldr	r3, [pc, #332]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d0f0      	beq.n	8001e2c <HAL_RCC_OscConfig+0xe4>
 8001e4a:	e014      	b.n	8001e76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e4c:	f7ff fb64 	bl	8001518 <HAL_GetTick>
 8001e50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e52:	e008      	b.n	8001e66 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e54:	f7ff fb60 	bl	8001518 <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	2b64      	cmp	r3, #100	@ 0x64
 8001e60:	d901      	bls.n	8001e66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e62:	2303      	movs	r3, #3
 8001e64:	e342      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e66:	4b49      	ldr	r3, [pc, #292]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d1f0      	bne.n	8001e54 <HAL_RCC_OscConfig+0x10c>
 8001e72:	e000      	b.n	8001e76 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	f000 808c 	beq.w	8001f9c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e84:	4b41      	ldr	r3, [pc, #260]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001e86:	691b      	ldr	r3, [r3, #16]
 8001e88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001e8c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001e8e:	4b3f      	ldr	r3, [pc, #252]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e92:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001e94:	6a3b      	ldr	r3, [r7, #32]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d007      	beq.n	8001eaa <HAL_RCC_OscConfig+0x162>
 8001e9a:	6a3b      	ldr	r3, [r7, #32]
 8001e9c:	2b18      	cmp	r3, #24
 8001e9e:	d137      	bne.n	8001f10 <HAL_RCC_OscConfig+0x1c8>
 8001ea0:	69fb      	ldr	r3, [r7, #28]
 8001ea2:	f003 0303 	and.w	r3, r3, #3
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d132      	bne.n	8001f10 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001eaa:	4b38      	ldr	r3, [pc, #224]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0304 	and.w	r3, r3, #4
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d005      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x17a>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d101      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e314      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001ec2:	4b32      	ldr	r3, [pc, #200]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f023 0219 	bic.w	r2, r3, #25
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	492f      	ldr	r1, [pc, #188]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed4:	f7ff fb20 	bl	8001518 <HAL_GetTick>
 8001ed8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001eda:	e008      	b.n	8001eee <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001edc:	f7ff fb1c 	bl	8001518 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e2fe      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001eee:	4b27      	ldr	r3, [pc, #156]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0304 	and.w	r3, r3, #4
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d0f0      	beq.n	8001edc <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001efa:	4b24      	ldr	r3, [pc, #144]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	691b      	ldr	r3, [r3, #16]
 8001f06:	061b      	lsls	r3, r3, #24
 8001f08:	4920      	ldr	r1, [pc, #128]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f0e:	e045      	b.n	8001f9c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d026      	beq.n	8001f66 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001f18:	4b1c      	ldr	r3, [pc, #112]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f023 0219 	bic.w	r2, r3, #25
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	4919      	ldr	r1, [pc, #100]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001f26:	4313      	orrs	r3, r2
 8001f28:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f2a:	f7ff faf5 	bl	8001518 <HAL_GetTick>
 8001f2e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f30:	e008      	b.n	8001f44 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f32:	f7ff faf1 	bl	8001518 <HAL_GetTick>
 8001f36:	4602      	mov	r2, r0
 8001f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d901      	bls.n	8001f44 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001f40:	2303      	movs	r3, #3
 8001f42:	e2d3      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f44:	4b11      	ldr	r3, [pc, #68]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 0304 	and.w	r3, r3, #4
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d0f0      	beq.n	8001f32 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f50:	4b0e      	ldr	r3, [pc, #56]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	691b      	ldr	r3, [r3, #16]
 8001f5c:	061b      	lsls	r3, r3, #24
 8001f5e:	490b      	ldr	r1, [pc, #44]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001f60:	4313      	orrs	r3, r2
 8001f62:	604b      	str	r3, [r1, #4]
 8001f64:	e01a      	b.n	8001f9c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f66:	4b09      	ldr	r3, [pc, #36]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a08      	ldr	r2, [pc, #32]	@ (8001f8c <HAL_RCC_OscConfig+0x244>)
 8001f6c:	f023 0301 	bic.w	r3, r3, #1
 8001f70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f72:	f7ff fad1 	bl	8001518 <HAL_GetTick>
 8001f76:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f78:	e00a      	b.n	8001f90 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f7a:	f7ff facd 	bl	8001518 <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d903      	bls.n	8001f90 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e2af      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
 8001f8c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f90:	4b96      	ldr	r3, [pc, #600]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0304 	and.w	r3, r3, #4
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d1ee      	bne.n	8001f7a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0310 	and.w	r3, r3, #16
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d06a      	beq.n	800207e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fa8:	4b90      	ldr	r3, [pc, #576]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8001faa:	691b      	ldr	r3, [r3, #16]
 8001fac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001fb0:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001fb2:	4b8e      	ldr	r3, [pc, #568]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8001fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb6:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	2b08      	cmp	r3, #8
 8001fbc:	d007      	beq.n	8001fce <HAL_RCC_OscConfig+0x286>
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	2b18      	cmp	r3, #24
 8001fc2:	d11b      	bne.n	8001ffc <HAL_RCC_OscConfig+0x2b4>
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	f003 0303 	and.w	r3, r3, #3
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d116      	bne.n	8001ffc <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001fce:	4b87      	ldr	r3, [pc, #540]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d005      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x29e>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	69db      	ldr	r3, [r3, #28]
 8001fde:	2b80      	cmp	r3, #128	@ 0x80
 8001fe0:	d001      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e282      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001fe6:	4b81      	ldr	r3, [pc, #516]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6a1b      	ldr	r3, [r3, #32]
 8001ff2:	061b      	lsls	r3, r3, #24
 8001ff4:	497d      	ldr	r1, [pc, #500]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ffa:	e040      	b.n	800207e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	69db      	ldr	r3, [r3, #28]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d023      	beq.n	800204c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002004:	4b79      	ldr	r3, [pc, #484]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a78      	ldr	r2, [pc, #480]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 800200a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800200e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002010:	f7ff fa82 	bl	8001518 <HAL_GetTick>
 8002014:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002016:	e008      	b.n	800202a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002018:	f7ff fa7e 	bl	8001518 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	2b02      	cmp	r3, #2
 8002024:	d901      	bls.n	800202a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e260      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800202a:	4b70      	ldr	r3, [pc, #448]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002032:	2b00      	cmp	r3, #0
 8002034:	d0f0      	beq.n	8002018 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002036:	4b6d      	ldr	r3, [pc, #436]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6a1b      	ldr	r3, [r3, #32]
 8002042:	061b      	lsls	r3, r3, #24
 8002044:	4969      	ldr	r1, [pc, #420]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8002046:	4313      	orrs	r3, r2
 8002048:	60cb      	str	r3, [r1, #12]
 800204a:	e018      	b.n	800207e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800204c:	4b67      	ldr	r3, [pc, #412]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a66      	ldr	r2, [pc, #408]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8002052:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002056:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002058:	f7ff fa5e 	bl	8001518 <HAL_GetTick>
 800205c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800205e:	e008      	b.n	8002072 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002060:	f7ff fa5a 	bl	8001518 <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	2b02      	cmp	r3, #2
 800206c:	d901      	bls.n	8002072 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e23c      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002072:	4b5e      	ldr	r3, [pc, #376]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800207a:	2b00      	cmp	r3, #0
 800207c:	d1f0      	bne.n	8002060 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0308 	and.w	r3, r3, #8
 8002086:	2b00      	cmp	r3, #0
 8002088:	d036      	beq.n	80020f8 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d019      	beq.n	80020c6 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002092:	4b56      	ldr	r3, [pc, #344]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8002094:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002096:	4a55      	ldr	r2, [pc, #340]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8002098:	f043 0301 	orr.w	r3, r3, #1
 800209c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800209e:	f7ff fa3b 	bl	8001518 <HAL_GetTick>
 80020a2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80020a4:	e008      	b.n	80020b8 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020a6:	f7ff fa37 	bl	8001518 <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e219      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80020b8:	4b4c      	ldr	r3, [pc, #304]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 80020ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020bc:	f003 0302 	and.w	r3, r3, #2
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d0f0      	beq.n	80020a6 <HAL_RCC_OscConfig+0x35e>
 80020c4:	e018      	b.n	80020f8 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020c6:	4b49      	ldr	r3, [pc, #292]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 80020c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020ca:	4a48      	ldr	r2, [pc, #288]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 80020cc:	f023 0301 	bic.w	r3, r3, #1
 80020d0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d2:	f7ff fa21 	bl	8001518 <HAL_GetTick>
 80020d6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80020d8:	e008      	b.n	80020ec <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020da:	f7ff fa1d 	bl	8001518 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d901      	bls.n	80020ec <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	e1ff      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80020ec:	4b3f      	ldr	r3, [pc, #252]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 80020ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020f0:	f003 0302 	and.w	r3, r3, #2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d1f0      	bne.n	80020da <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 0320 	and.w	r3, r3, #32
 8002100:	2b00      	cmp	r3, #0
 8002102:	d036      	beq.n	8002172 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	699b      	ldr	r3, [r3, #24]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d019      	beq.n	8002140 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800210c:	4b37      	ldr	r3, [pc, #220]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a36      	ldr	r2, [pc, #216]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8002112:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002116:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002118:	f7ff f9fe 	bl	8001518 <HAL_GetTick>
 800211c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800211e:	e008      	b.n	8002132 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002120:	f7ff f9fa 	bl	8001518 <HAL_GetTick>
 8002124:	4602      	mov	r2, r0
 8002126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	2b02      	cmp	r3, #2
 800212c:	d901      	bls.n	8002132 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	e1dc      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002132:	4b2e      	ldr	r3, [pc, #184]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800213a:	2b00      	cmp	r3, #0
 800213c:	d0f0      	beq.n	8002120 <HAL_RCC_OscConfig+0x3d8>
 800213e:	e018      	b.n	8002172 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002140:	4b2a      	ldr	r3, [pc, #168]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a29      	ldr	r2, [pc, #164]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8002146:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800214a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800214c:	f7ff f9e4 	bl	8001518 <HAL_GetTick>
 8002150:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002152:	e008      	b.n	8002166 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002154:	f7ff f9e0 	bl	8001518 <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	2b02      	cmp	r3, #2
 8002160:	d901      	bls.n	8002166 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e1c2      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002166:	4b21      	ldr	r3, [pc, #132]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d1f0      	bne.n	8002154 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0304 	and.w	r3, r3, #4
 800217a:	2b00      	cmp	r3, #0
 800217c:	f000 8086 	beq.w	800228c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002180:	4b1b      	ldr	r3, [pc, #108]	@ (80021f0 <HAL_RCC_OscConfig+0x4a8>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a1a      	ldr	r2, [pc, #104]	@ (80021f0 <HAL_RCC_OscConfig+0x4a8>)
 8002186:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800218a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800218c:	f7ff f9c4 	bl	8001518 <HAL_GetTick>
 8002190:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002192:	e008      	b.n	80021a6 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002194:	f7ff f9c0 	bl	8001518 <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	2b64      	cmp	r3, #100	@ 0x64
 80021a0:	d901      	bls.n	80021a6 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e1a2      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80021a6:	4b12      	ldr	r3, [pc, #72]	@ (80021f0 <HAL_RCC_OscConfig+0x4a8>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d0f0      	beq.n	8002194 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d106      	bne.n	80021c8 <HAL_RCC_OscConfig+0x480>
 80021ba:	4b0c      	ldr	r3, [pc, #48]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 80021bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021be:	4a0b      	ldr	r2, [pc, #44]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 80021c0:	f043 0301 	orr.w	r3, r3, #1
 80021c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80021c6:	e032      	b.n	800222e <HAL_RCC_OscConfig+0x4e6>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d111      	bne.n	80021f4 <HAL_RCC_OscConfig+0x4ac>
 80021d0:	4b06      	ldr	r3, [pc, #24]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 80021d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021d4:	4a05      	ldr	r2, [pc, #20]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 80021d6:	f023 0301 	bic.w	r3, r3, #1
 80021da:	6713      	str	r3, [r2, #112]	@ 0x70
 80021dc:	4b03      	ldr	r3, [pc, #12]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 80021de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021e0:	4a02      	ldr	r2, [pc, #8]	@ (80021ec <HAL_RCC_OscConfig+0x4a4>)
 80021e2:	f023 0304 	bic.w	r3, r3, #4
 80021e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80021e8:	e021      	b.n	800222e <HAL_RCC_OscConfig+0x4e6>
 80021ea:	bf00      	nop
 80021ec:	58024400 	.word	0x58024400
 80021f0:	58024800 	.word	0x58024800
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	2b05      	cmp	r3, #5
 80021fa:	d10c      	bne.n	8002216 <HAL_RCC_OscConfig+0x4ce>
 80021fc:	4b83      	ldr	r3, [pc, #524]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 80021fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002200:	4a82      	ldr	r2, [pc, #520]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002202:	f043 0304 	orr.w	r3, r3, #4
 8002206:	6713      	str	r3, [r2, #112]	@ 0x70
 8002208:	4b80      	ldr	r3, [pc, #512]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 800220a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800220c:	4a7f      	ldr	r2, [pc, #508]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 800220e:	f043 0301 	orr.w	r3, r3, #1
 8002212:	6713      	str	r3, [r2, #112]	@ 0x70
 8002214:	e00b      	b.n	800222e <HAL_RCC_OscConfig+0x4e6>
 8002216:	4b7d      	ldr	r3, [pc, #500]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800221a:	4a7c      	ldr	r2, [pc, #496]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 800221c:	f023 0301 	bic.w	r3, r3, #1
 8002220:	6713      	str	r3, [r2, #112]	@ 0x70
 8002222:	4b7a      	ldr	r3, [pc, #488]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002226:	4a79      	ldr	r2, [pc, #484]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002228:	f023 0304 	bic.w	r3, r3, #4
 800222c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d015      	beq.n	8002262 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002236:	f7ff f96f 	bl	8001518 <HAL_GetTick>
 800223a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800223c:	e00a      	b.n	8002254 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800223e:	f7ff f96b 	bl	8001518 <HAL_GetTick>
 8002242:	4602      	mov	r2, r0
 8002244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	f241 3288 	movw	r2, #5000	@ 0x1388
 800224c:	4293      	cmp	r3, r2
 800224e:	d901      	bls.n	8002254 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e14b      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002254:	4b6d      	ldr	r3, [pc, #436]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002256:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002258:	f003 0302 	and.w	r3, r3, #2
 800225c:	2b00      	cmp	r3, #0
 800225e:	d0ee      	beq.n	800223e <HAL_RCC_OscConfig+0x4f6>
 8002260:	e014      	b.n	800228c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002262:	f7ff f959 	bl	8001518 <HAL_GetTick>
 8002266:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002268:	e00a      	b.n	8002280 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800226a:	f7ff f955 	bl	8001518 <HAL_GetTick>
 800226e:	4602      	mov	r2, r0
 8002270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002278:	4293      	cmp	r3, r2
 800227a:	d901      	bls.n	8002280 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800227c:	2303      	movs	r3, #3
 800227e:	e135      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002280:	4b62      	ldr	r3, [pc, #392]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002284:	f003 0302 	and.w	r3, r3, #2
 8002288:	2b00      	cmp	r3, #0
 800228a:	d1ee      	bne.n	800226a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002290:	2b00      	cmp	r3, #0
 8002292:	f000 812a 	beq.w	80024ea <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002296:	4b5d      	ldr	r3, [pc, #372]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002298:	691b      	ldr	r3, [r3, #16]
 800229a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800229e:	2b18      	cmp	r3, #24
 80022a0:	f000 80ba 	beq.w	8002418 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	f040 8095 	bne.w	80023d8 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ae:	4b57      	ldr	r3, [pc, #348]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a56      	ldr	r2, [pc, #344]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 80022b4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ba:	f7ff f92d 	bl	8001518 <HAL_GetTick>
 80022be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022c0:	e008      	b.n	80022d4 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022c2:	f7ff f929 	bl	8001518 <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d901      	bls.n	80022d4 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e10b      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022d4:	4b4d      	ldr	r3, [pc, #308]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d1f0      	bne.n	80022c2 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022e0:	4b4a      	ldr	r3, [pc, #296]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 80022e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80022e4:	4b4a      	ldr	r3, [pc, #296]	@ (8002410 <HAL_RCC_OscConfig+0x6c8>)
 80022e6:	4013      	ands	r3, r2
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80022f0:	0112      	lsls	r2, r2, #4
 80022f2:	430a      	orrs	r2, r1
 80022f4:	4945      	ldr	r1, [pc, #276]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 80022f6:	4313      	orrs	r3, r2
 80022f8:	628b      	str	r3, [r1, #40]	@ 0x28
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fe:	3b01      	subs	r3, #1
 8002300:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002308:	3b01      	subs	r3, #1
 800230a:	025b      	lsls	r3, r3, #9
 800230c:	b29b      	uxth	r3, r3
 800230e:	431a      	orrs	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002314:	3b01      	subs	r3, #1
 8002316:	041b      	lsls	r3, r3, #16
 8002318:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800231c:	431a      	orrs	r2, r3
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002322:	3b01      	subs	r3, #1
 8002324:	061b      	lsls	r3, r3, #24
 8002326:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800232a:	4938      	ldr	r1, [pc, #224]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 800232c:	4313      	orrs	r3, r2
 800232e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002330:	4b36      	ldr	r3, [pc, #216]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002334:	4a35      	ldr	r2, [pc, #212]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002336:	f023 0301 	bic.w	r3, r3, #1
 800233a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800233c:	4b33      	ldr	r3, [pc, #204]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 800233e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002340:	4b34      	ldr	r3, [pc, #208]	@ (8002414 <HAL_RCC_OscConfig+0x6cc>)
 8002342:	4013      	ands	r3, r2
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002348:	00d2      	lsls	r2, r2, #3
 800234a:	4930      	ldr	r1, [pc, #192]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 800234c:	4313      	orrs	r3, r2
 800234e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002350:	4b2e      	ldr	r3, [pc, #184]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002354:	f023 020c 	bic.w	r2, r3, #12
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235c:	492b      	ldr	r1, [pc, #172]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 800235e:	4313      	orrs	r3, r2
 8002360:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002362:	4b2a      	ldr	r3, [pc, #168]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002366:	f023 0202 	bic.w	r2, r3, #2
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800236e:	4927      	ldr	r1, [pc, #156]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002370:	4313      	orrs	r3, r2
 8002372:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002374:	4b25      	ldr	r3, [pc, #148]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002378:	4a24      	ldr	r2, [pc, #144]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 800237a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800237e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002380:	4b22      	ldr	r3, [pc, #136]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002384:	4a21      	ldr	r2, [pc, #132]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002386:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800238a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800238c:	4b1f      	ldr	r3, [pc, #124]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 800238e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002390:	4a1e      	ldr	r2, [pc, #120]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002392:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002396:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002398:	4b1c      	ldr	r3, [pc, #112]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 800239a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800239c:	4a1b      	ldr	r2, [pc, #108]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 800239e:	f043 0301 	orr.w	r3, r3, #1
 80023a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023a4:	4b19      	ldr	r3, [pc, #100]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a18      	ldr	r2, [pc, #96]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 80023aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b0:	f7ff f8b2 	bl	8001518 <HAL_GetTick>
 80023b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80023b6:	e008      	b.n	80023ca <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023b8:	f7ff f8ae 	bl	8001518 <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d901      	bls.n	80023ca <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e090      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80023ca:	4b10      	ldr	r3, [pc, #64]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d0f0      	beq.n	80023b8 <HAL_RCC_OscConfig+0x670>
 80023d6:	e088      	b.n	80024ea <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023d8:	4b0c      	ldr	r3, [pc, #48]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a0b      	ldr	r2, [pc, #44]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 80023de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e4:	f7ff f898 	bl	8001518 <HAL_GetTick>
 80023e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80023ea:	e008      	b.n	80023fe <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ec:	f7ff f894 	bl	8001518 <HAL_GetTick>
 80023f0:	4602      	mov	r2, r0
 80023f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d901      	bls.n	80023fe <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e076      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80023fe:	4b03      	ldr	r3, [pc, #12]	@ (800240c <HAL_RCC_OscConfig+0x6c4>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d1f0      	bne.n	80023ec <HAL_RCC_OscConfig+0x6a4>
 800240a:	e06e      	b.n	80024ea <HAL_RCC_OscConfig+0x7a2>
 800240c:	58024400 	.word	0x58024400
 8002410:	fffffc0c 	.word	0xfffffc0c
 8002414:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002418:	4b36      	ldr	r3, [pc, #216]	@ (80024f4 <HAL_RCC_OscConfig+0x7ac>)
 800241a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800241c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800241e:	4b35      	ldr	r3, [pc, #212]	@ (80024f4 <HAL_RCC_OscConfig+0x7ac>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002422:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002428:	2b01      	cmp	r3, #1
 800242a:	d031      	beq.n	8002490 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	f003 0203 	and.w	r2, r3, #3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002436:	429a      	cmp	r2, r3
 8002438:	d12a      	bne.n	8002490 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	091b      	lsrs	r3, r3, #4
 800243e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002446:	429a      	cmp	r2, r3
 8002448:	d122      	bne.n	8002490 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002454:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002456:	429a      	cmp	r2, r3
 8002458:	d11a      	bne.n	8002490 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	0a5b      	lsrs	r3, r3, #9
 800245e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002466:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002468:	429a      	cmp	r2, r3
 800246a:	d111      	bne.n	8002490 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	0c1b      	lsrs	r3, r3, #16
 8002470:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002478:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800247a:	429a      	cmp	r2, r3
 800247c:	d108      	bne.n	8002490 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	0e1b      	lsrs	r3, r3, #24
 8002482:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800248a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800248c:	429a      	cmp	r2, r3
 800248e:	d001      	beq.n	8002494 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e02b      	b.n	80024ec <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002494:	4b17      	ldr	r3, [pc, #92]	@ (80024f4 <HAL_RCC_OscConfig+0x7ac>)
 8002496:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002498:	08db      	lsrs	r3, r3, #3
 800249a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800249e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024a4:	693a      	ldr	r2, [r7, #16]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d01f      	beq.n	80024ea <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80024aa:	4b12      	ldr	r3, [pc, #72]	@ (80024f4 <HAL_RCC_OscConfig+0x7ac>)
 80024ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ae:	4a11      	ldr	r2, [pc, #68]	@ (80024f4 <HAL_RCC_OscConfig+0x7ac>)
 80024b0:	f023 0301 	bic.w	r3, r3, #1
 80024b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80024b6:	f7ff f82f 	bl	8001518 <HAL_GetTick>
 80024ba:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80024bc:	bf00      	nop
 80024be:	f7ff f82b 	bl	8001518 <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d0f9      	beq.n	80024be <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80024ca:	4b0a      	ldr	r3, [pc, #40]	@ (80024f4 <HAL_RCC_OscConfig+0x7ac>)
 80024cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024ce:	4b0a      	ldr	r3, [pc, #40]	@ (80024f8 <HAL_RCC_OscConfig+0x7b0>)
 80024d0:	4013      	ands	r3, r2
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80024d6:	00d2      	lsls	r2, r2, #3
 80024d8:	4906      	ldr	r1, [pc, #24]	@ (80024f4 <HAL_RCC_OscConfig+0x7ac>)
 80024da:	4313      	orrs	r3, r2
 80024dc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80024de:	4b05      	ldr	r3, [pc, #20]	@ (80024f4 <HAL_RCC_OscConfig+0x7ac>)
 80024e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024e2:	4a04      	ldr	r2, [pc, #16]	@ (80024f4 <HAL_RCC_OscConfig+0x7ac>)
 80024e4:	f043 0301 	orr.w	r3, r3, #1
 80024e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3730      	adds	r7, #48	@ 0x30
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	58024400 	.word	0x58024400
 80024f8:	ffff0007 	.word	0xffff0007

080024fc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d101      	bne.n	8002510 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e19c      	b.n	800284a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002510:	4b8a      	ldr	r3, [pc, #552]	@ (800273c <HAL_RCC_ClockConfig+0x240>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 030f 	and.w	r3, r3, #15
 8002518:	683a      	ldr	r2, [r7, #0]
 800251a:	429a      	cmp	r2, r3
 800251c:	d910      	bls.n	8002540 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800251e:	4b87      	ldr	r3, [pc, #540]	@ (800273c <HAL_RCC_ClockConfig+0x240>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f023 020f 	bic.w	r2, r3, #15
 8002526:	4985      	ldr	r1, [pc, #532]	@ (800273c <HAL_RCC_ClockConfig+0x240>)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	4313      	orrs	r3, r2
 800252c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800252e:	4b83      	ldr	r3, [pc, #524]	@ (800273c <HAL_RCC_ClockConfig+0x240>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 030f 	and.w	r3, r3, #15
 8002536:	683a      	ldr	r2, [r7, #0]
 8002538:	429a      	cmp	r2, r3
 800253a:	d001      	beq.n	8002540 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	e184      	b.n	800284a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0304 	and.w	r3, r3, #4
 8002548:	2b00      	cmp	r3, #0
 800254a:	d010      	beq.n	800256e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	691a      	ldr	r2, [r3, #16]
 8002550:	4b7b      	ldr	r3, [pc, #492]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 8002552:	699b      	ldr	r3, [r3, #24]
 8002554:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002558:	429a      	cmp	r2, r3
 800255a:	d908      	bls.n	800256e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800255c:	4b78      	ldr	r3, [pc, #480]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 800255e:	699b      	ldr	r3, [r3, #24]
 8002560:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	4975      	ldr	r1, [pc, #468]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 800256a:	4313      	orrs	r3, r2
 800256c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0308 	and.w	r3, r3, #8
 8002576:	2b00      	cmp	r3, #0
 8002578:	d010      	beq.n	800259c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	695a      	ldr	r2, [r3, #20]
 800257e:	4b70      	ldr	r3, [pc, #448]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 8002580:	69db      	ldr	r3, [r3, #28]
 8002582:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002586:	429a      	cmp	r2, r3
 8002588:	d908      	bls.n	800259c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800258a:	4b6d      	ldr	r3, [pc, #436]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	695b      	ldr	r3, [r3, #20]
 8002596:	496a      	ldr	r1, [pc, #424]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 8002598:	4313      	orrs	r3, r2
 800259a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0310 	and.w	r3, r3, #16
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d010      	beq.n	80025ca <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	699a      	ldr	r2, [r3, #24]
 80025ac:	4b64      	ldr	r3, [pc, #400]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 80025ae:	69db      	ldr	r3, [r3, #28]
 80025b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d908      	bls.n	80025ca <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80025b8:	4b61      	ldr	r3, [pc, #388]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 80025ba:	69db      	ldr	r3, [r3, #28]
 80025bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	495e      	ldr	r1, [pc, #376]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 80025c6:	4313      	orrs	r3, r2
 80025c8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0320 	and.w	r3, r3, #32
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d010      	beq.n	80025f8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	69da      	ldr	r2, [r3, #28]
 80025da:	4b59      	ldr	r3, [pc, #356]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 80025dc:	6a1b      	ldr	r3, [r3, #32]
 80025de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d908      	bls.n	80025f8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80025e6:	4b56      	ldr	r3, [pc, #344]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 80025e8:	6a1b      	ldr	r3, [r3, #32]
 80025ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	69db      	ldr	r3, [r3, #28]
 80025f2:	4953      	ldr	r1, [pc, #332]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 80025f4:	4313      	orrs	r3, r2
 80025f6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0302 	and.w	r3, r3, #2
 8002600:	2b00      	cmp	r3, #0
 8002602:	d010      	beq.n	8002626 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	68da      	ldr	r2, [r3, #12]
 8002608:	4b4d      	ldr	r3, [pc, #308]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	f003 030f 	and.w	r3, r3, #15
 8002610:	429a      	cmp	r2, r3
 8002612:	d908      	bls.n	8002626 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002614:	4b4a      	ldr	r3, [pc, #296]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	f023 020f 	bic.w	r2, r3, #15
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	4947      	ldr	r1, [pc, #284]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 8002622:	4313      	orrs	r3, r2
 8002624:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	2b00      	cmp	r3, #0
 8002630:	d055      	beq.n	80026de <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002632:	4b43      	ldr	r3, [pc, #268]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 8002634:	699b      	ldr	r3, [r3, #24]
 8002636:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	4940      	ldr	r1, [pc, #256]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 8002640:	4313      	orrs	r3, r2
 8002642:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	2b02      	cmp	r3, #2
 800264a:	d107      	bne.n	800265c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800264c:	4b3c      	ldr	r3, [pc, #240]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d121      	bne.n	800269c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e0f6      	b.n	800284a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	2b03      	cmp	r3, #3
 8002662:	d107      	bne.n	8002674 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002664:	4b36      	ldr	r3, [pc, #216]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800266c:	2b00      	cmp	r3, #0
 800266e:	d115      	bne.n	800269c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e0ea      	b.n	800284a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	2b01      	cmp	r3, #1
 800267a:	d107      	bne.n	800268c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800267c:	4b30      	ldr	r3, [pc, #192]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002684:	2b00      	cmp	r3, #0
 8002686:	d109      	bne.n	800269c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e0de      	b.n	800284a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800268c:	4b2c      	ldr	r3, [pc, #176]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0304 	and.w	r3, r3, #4
 8002694:	2b00      	cmp	r3, #0
 8002696:	d101      	bne.n	800269c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e0d6      	b.n	800284a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800269c:	4b28      	ldr	r3, [pc, #160]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 800269e:	691b      	ldr	r3, [r3, #16]
 80026a0:	f023 0207 	bic.w	r2, r3, #7
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	4925      	ldr	r1, [pc, #148]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 80026aa:	4313      	orrs	r3, r2
 80026ac:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026ae:	f7fe ff33 	bl	8001518 <HAL_GetTick>
 80026b2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026b4:	e00a      	b.n	80026cc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026b6:	f7fe ff2f 	bl	8001518 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d901      	bls.n	80026cc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e0be      	b.n	800284a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026cc:	4b1c      	ldr	r3, [pc, #112]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	00db      	lsls	r3, r3, #3
 80026da:	429a      	cmp	r2, r3
 80026dc:	d1eb      	bne.n	80026b6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d010      	beq.n	800270c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	68da      	ldr	r2, [r3, #12]
 80026ee:	4b14      	ldr	r3, [pc, #80]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 80026f0:	699b      	ldr	r3, [r3, #24]
 80026f2:	f003 030f 	and.w	r3, r3, #15
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d208      	bcs.n	800270c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026fa:	4b11      	ldr	r3, [pc, #68]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 80026fc:	699b      	ldr	r3, [r3, #24]
 80026fe:	f023 020f 	bic.w	r2, r3, #15
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	490e      	ldr	r1, [pc, #56]	@ (8002740 <HAL_RCC_ClockConfig+0x244>)
 8002708:	4313      	orrs	r3, r2
 800270a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800270c:	4b0b      	ldr	r3, [pc, #44]	@ (800273c <HAL_RCC_ClockConfig+0x240>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 030f 	and.w	r3, r3, #15
 8002714:	683a      	ldr	r2, [r7, #0]
 8002716:	429a      	cmp	r2, r3
 8002718:	d214      	bcs.n	8002744 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800271a:	4b08      	ldr	r3, [pc, #32]	@ (800273c <HAL_RCC_ClockConfig+0x240>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f023 020f 	bic.w	r2, r3, #15
 8002722:	4906      	ldr	r1, [pc, #24]	@ (800273c <HAL_RCC_ClockConfig+0x240>)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	4313      	orrs	r3, r2
 8002728:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800272a:	4b04      	ldr	r3, [pc, #16]	@ (800273c <HAL_RCC_ClockConfig+0x240>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 030f 	and.w	r3, r3, #15
 8002732:	683a      	ldr	r2, [r7, #0]
 8002734:	429a      	cmp	r2, r3
 8002736:	d005      	beq.n	8002744 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e086      	b.n	800284a <HAL_RCC_ClockConfig+0x34e>
 800273c:	52002000 	.word	0x52002000
 8002740:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0304 	and.w	r3, r3, #4
 800274c:	2b00      	cmp	r3, #0
 800274e:	d010      	beq.n	8002772 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	691a      	ldr	r2, [r3, #16]
 8002754:	4b3f      	ldr	r3, [pc, #252]	@ (8002854 <HAL_RCC_ClockConfig+0x358>)
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800275c:	429a      	cmp	r2, r3
 800275e:	d208      	bcs.n	8002772 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002760:	4b3c      	ldr	r3, [pc, #240]	@ (8002854 <HAL_RCC_ClockConfig+0x358>)
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	691b      	ldr	r3, [r3, #16]
 800276c:	4939      	ldr	r1, [pc, #228]	@ (8002854 <HAL_RCC_ClockConfig+0x358>)
 800276e:	4313      	orrs	r3, r2
 8002770:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0308 	and.w	r3, r3, #8
 800277a:	2b00      	cmp	r3, #0
 800277c:	d010      	beq.n	80027a0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	695a      	ldr	r2, [r3, #20]
 8002782:	4b34      	ldr	r3, [pc, #208]	@ (8002854 <HAL_RCC_ClockConfig+0x358>)
 8002784:	69db      	ldr	r3, [r3, #28]
 8002786:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800278a:	429a      	cmp	r2, r3
 800278c:	d208      	bcs.n	80027a0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800278e:	4b31      	ldr	r3, [pc, #196]	@ (8002854 <HAL_RCC_ClockConfig+0x358>)
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	695b      	ldr	r3, [r3, #20]
 800279a:	492e      	ldr	r1, [pc, #184]	@ (8002854 <HAL_RCC_ClockConfig+0x358>)
 800279c:	4313      	orrs	r3, r2
 800279e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0310 	and.w	r3, r3, #16
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d010      	beq.n	80027ce <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	699a      	ldr	r2, [r3, #24]
 80027b0:	4b28      	ldr	r3, [pc, #160]	@ (8002854 <HAL_RCC_ClockConfig+0x358>)
 80027b2:	69db      	ldr	r3, [r3, #28]
 80027b4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d208      	bcs.n	80027ce <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80027bc:	4b25      	ldr	r3, [pc, #148]	@ (8002854 <HAL_RCC_ClockConfig+0x358>)
 80027be:	69db      	ldr	r3, [r3, #28]
 80027c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	4922      	ldr	r1, [pc, #136]	@ (8002854 <HAL_RCC_ClockConfig+0x358>)
 80027ca:	4313      	orrs	r3, r2
 80027cc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0320 	and.w	r3, r3, #32
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d010      	beq.n	80027fc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	69da      	ldr	r2, [r3, #28]
 80027de:	4b1d      	ldr	r3, [pc, #116]	@ (8002854 <HAL_RCC_ClockConfig+0x358>)
 80027e0:	6a1b      	ldr	r3, [r3, #32]
 80027e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027e6:	429a      	cmp	r2, r3
 80027e8:	d208      	bcs.n	80027fc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80027ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002854 <HAL_RCC_ClockConfig+0x358>)
 80027ec:	6a1b      	ldr	r3, [r3, #32]
 80027ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	4917      	ldr	r1, [pc, #92]	@ (8002854 <HAL_RCC_ClockConfig+0x358>)
 80027f8:	4313      	orrs	r3, r2
 80027fa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80027fc:	f000 f834 	bl	8002868 <HAL_RCC_GetSysClockFreq>
 8002800:	4602      	mov	r2, r0
 8002802:	4b14      	ldr	r3, [pc, #80]	@ (8002854 <HAL_RCC_ClockConfig+0x358>)
 8002804:	699b      	ldr	r3, [r3, #24]
 8002806:	0a1b      	lsrs	r3, r3, #8
 8002808:	f003 030f 	and.w	r3, r3, #15
 800280c:	4912      	ldr	r1, [pc, #72]	@ (8002858 <HAL_RCC_ClockConfig+0x35c>)
 800280e:	5ccb      	ldrb	r3, [r1, r3]
 8002810:	f003 031f 	and.w	r3, r3, #31
 8002814:	fa22 f303 	lsr.w	r3, r2, r3
 8002818:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800281a:	4b0e      	ldr	r3, [pc, #56]	@ (8002854 <HAL_RCC_ClockConfig+0x358>)
 800281c:	699b      	ldr	r3, [r3, #24]
 800281e:	f003 030f 	and.w	r3, r3, #15
 8002822:	4a0d      	ldr	r2, [pc, #52]	@ (8002858 <HAL_RCC_ClockConfig+0x35c>)
 8002824:	5cd3      	ldrb	r3, [r2, r3]
 8002826:	f003 031f 	and.w	r3, r3, #31
 800282a:	693a      	ldr	r2, [r7, #16]
 800282c:	fa22 f303 	lsr.w	r3, r2, r3
 8002830:	4a0a      	ldr	r2, [pc, #40]	@ (800285c <HAL_RCC_ClockConfig+0x360>)
 8002832:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002834:	4a0a      	ldr	r2, [pc, #40]	@ (8002860 <HAL_RCC_ClockConfig+0x364>)
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800283a:	4b0a      	ldr	r3, [pc, #40]	@ (8002864 <HAL_RCC_ClockConfig+0x368>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4618      	mov	r0, r3
 8002840:	f7fe fe20 	bl	8001484 <HAL_InitTick>
 8002844:	4603      	mov	r3, r0
 8002846:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002848:	7bfb      	ldrb	r3, [r7, #15]
}
 800284a:	4618      	mov	r0, r3
 800284c:	3718      	adds	r7, #24
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	58024400 	.word	0x58024400
 8002858:	08005e74 	.word	0x08005e74
 800285c:	24000004 	.word	0x24000004
 8002860:	24000000 	.word	0x24000000
 8002864:	24000024 	.word	0x24000024

08002868 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002868:	b480      	push	{r7}
 800286a:	b089      	sub	sp, #36	@ 0x24
 800286c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800286e:	4bb3      	ldr	r3, [pc, #716]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002876:	2b18      	cmp	r3, #24
 8002878:	f200 8155 	bhi.w	8002b26 <HAL_RCC_GetSysClockFreq+0x2be>
 800287c:	a201      	add	r2, pc, #4	@ (adr r2, 8002884 <HAL_RCC_GetSysClockFreq+0x1c>)
 800287e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002882:	bf00      	nop
 8002884:	080028e9 	.word	0x080028e9
 8002888:	08002b27 	.word	0x08002b27
 800288c:	08002b27 	.word	0x08002b27
 8002890:	08002b27 	.word	0x08002b27
 8002894:	08002b27 	.word	0x08002b27
 8002898:	08002b27 	.word	0x08002b27
 800289c:	08002b27 	.word	0x08002b27
 80028a0:	08002b27 	.word	0x08002b27
 80028a4:	0800290f 	.word	0x0800290f
 80028a8:	08002b27 	.word	0x08002b27
 80028ac:	08002b27 	.word	0x08002b27
 80028b0:	08002b27 	.word	0x08002b27
 80028b4:	08002b27 	.word	0x08002b27
 80028b8:	08002b27 	.word	0x08002b27
 80028bc:	08002b27 	.word	0x08002b27
 80028c0:	08002b27 	.word	0x08002b27
 80028c4:	08002915 	.word	0x08002915
 80028c8:	08002b27 	.word	0x08002b27
 80028cc:	08002b27 	.word	0x08002b27
 80028d0:	08002b27 	.word	0x08002b27
 80028d4:	08002b27 	.word	0x08002b27
 80028d8:	08002b27 	.word	0x08002b27
 80028dc:	08002b27 	.word	0x08002b27
 80028e0:	08002b27 	.word	0x08002b27
 80028e4:	0800291b 	.word	0x0800291b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80028e8:	4b94      	ldr	r3, [pc, #592]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0320 	and.w	r3, r3, #32
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d009      	beq.n	8002908 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80028f4:	4b91      	ldr	r3, [pc, #580]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	08db      	lsrs	r3, r3, #3
 80028fa:	f003 0303 	and.w	r3, r3, #3
 80028fe:	4a90      	ldr	r2, [pc, #576]	@ (8002b40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002900:	fa22 f303 	lsr.w	r3, r2, r3
 8002904:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002906:	e111      	b.n	8002b2c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002908:	4b8d      	ldr	r3, [pc, #564]	@ (8002b40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800290a:	61bb      	str	r3, [r7, #24]
      break;
 800290c:	e10e      	b.n	8002b2c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800290e:	4b8d      	ldr	r3, [pc, #564]	@ (8002b44 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002910:	61bb      	str	r3, [r7, #24]
      break;
 8002912:	e10b      	b.n	8002b2c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002914:	4b8c      	ldr	r3, [pc, #560]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002916:	61bb      	str	r3, [r7, #24]
      break;
 8002918:	e108      	b.n	8002b2c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800291a:	4b88      	ldr	r3, [pc, #544]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800291c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800291e:	f003 0303 	and.w	r3, r3, #3
 8002922:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002924:	4b85      	ldr	r3, [pc, #532]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002928:	091b      	lsrs	r3, r3, #4
 800292a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800292e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002930:	4b82      	ldr	r3, [pc, #520]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002934:	f003 0301 	and.w	r3, r3, #1
 8002938:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800293a:	4b80      	ldr	r3, [pc, #512]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800293c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800293e:	08db      	lsrs	r3, r3, #3
 8002940:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002944:	68fa      	ldr	r2, [r7, #12]
 8002946:	fb02 f303 	mul.w	r3, r2, r3
 800294a:	ee07 3a90 	vmov	s15, r3
 800294e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002952:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	2b00      	cmp	r3, #0
 800295a:	f000 80e1 	beq.w	8002b20 <HAL_RCC_GetSysClockFreq+0x2b8>
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	2b02      	cmp	r3, #2
 8002962:	f000 8083 	beq.w	8002a6c <HAL_RCC_GetSysClockFreq+0x204>
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	2b02      	cmp	r3, #2
 800296a:	f200 80a1 	bhi.w	8002ab0 <HAL_RCC_GetSysClockFreq+0x248>
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d003      	beq.n	800297c <HAL_RCC_GetSysClockFreq+0x114>
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	2b01      	cmp	r3, #1
 8002978:	d056      	beq.n	8002a28 <HAL_RCC_GetSysClockFreq+0x1c0>
 800297a:	e099      	b.n	8002ab0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800297c:	4b6f      	ldr	r3, [pc, #444]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0320 	and.w	r3, r3, #32
 8002984:	2b00      	cmp	r3, #0
 8002986:	d02d      	beq.n	80029e4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002988:	4b6c      	ldr	r3, [pc, #432]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	08db      	lsrs	r3, r3, #3
 800298e:	f003 0303 	and.w	r3, r3, #3
 8002992:	4a6b      	ldr	r2, [pc, #428]	@ (8002b40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002994:	fa22 f303 	lsr.w	r3, r2, r3
 8002998:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	ee07 3a90 	vmov	s15, r3
 80029a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	ee07 3a90 	vmov	s15, r3
 80029aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029b2:	4b62      	ldr	r3, [pc, #392]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029ba:	ee07 3a90 	vmov	s15, r3
 80029be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80029c6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002b4c <HAL_RCC_GetSysClockFreq+0x2e4>
 80029ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80029ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80029da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029de:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80029e2:	e087      	b.n	8002af4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	ee07 3a90 	vmov	s15, r3
 80029ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029ee:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002b50 <HAL_RCC_GetSysClockFreq+0x2e8>
 80029f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029f6:	4b51      	ldr	r3, [pc, #324]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029fe:	ee07 3a90 	vmov	s15, r3
 8002a02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a06:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a0a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002b4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002a0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a22:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002a26:	e065      	b.n	8002af4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	ee07 3a90 	vmov	s15, r3
 8002a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a32:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002b54 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002a36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a3a:	4b40      	ldr	r3, [pc, #256]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a42:	ee07 3a90 	vmov	s15, r3
 8002a46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a4e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002b4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002a52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a66:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002a6a:	e043      	b.n	8002af4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	ee07 3a90 	vmov	s15, r3
 8002a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a76:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002b58 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002a7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a7e:	4b2f      	ldr	r3, [pc, #188]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a86:	ee07 3a90 	vmov	s15, r3
 8002a8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a92:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002b4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002a96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002aa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002aa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aaa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002aae:	e021      	b.n	8002af4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	ee07 3a90 	vmov	s15, r3
 8002ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002aba:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002b54 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002abe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002aca:	ee07 3a90 	vmov	s15, r3
 8002ace:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ad2:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ad6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002b4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ada:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ade:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ae2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ae6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002af2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002af4:	4b11      	ldr	r3, [pc, #68]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af8:	0a5b      	lsrs	r3, r3, #9
 8002afa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002afe:	3301      	adds	r3, #1
 8002b00:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	ee07 3a90 	vmov	s15, r3
 8002b08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b0c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002b10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b18:	ee17 3a90 	vmov	r3, s15
 8002b1c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002b1e:	e005      	b.n	8002b2c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002b20:	2300      	movs	r3, #0
 8002b22:	61bb      	str	r3, [r7, #24]
      break;
 8002b24:	e002      	b.n	8002b2c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002b26:	4b07      	ldr	r3, [pc, #28]	@ (8002b44 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002b28:	61bb      	str	r3, [r7, #24]
      break;
 8002b2a:	bf00      	nop
  }

  return sysclockfreq;
 8002b2c:	69bb      	ldr	r3, [r7, #24]
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3724      	adds	r7, #36	@ 0x24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	58024400 	.word	0x58024400
 8002b40:	03d09000 	.word	0x03d09000
 8002b44:	003d0900 	.word	0x003d0900
 8002b48:	007a1200 	.word	0x007a1200
 8002b4c:	46000000 	.word	0x46000000
 8002b50:	4c742400 	.word	0x4c742400
 8002b54:	4a742400 	.word	0x4a742400
 8002b58:	4af42400 	.word	0x4af42400

08002b5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002b62:	f7ff fe81 	bl	8002868 <HAL_RCC_GetSysClockFreq>
 8002b66:	4602      	mov	r2, r0
 8002b68:	4b10      	ldr	r3, [pc, #64]	@ (8002bac <HAL_RCC_GetHCLKFreq+0x50>)
 8002b6a:	699b      	ldr	r3, [r3, #24]
 8002b6c:	0a1b      	lsrs	r3, r3, #8
 8002b6e:	f003 030f 	and.w	r3, r3, #15
 8002b72:	490f      	ldr	r1, [pc, #60]	@ (8002bb0 <HAL_RCC_GetHCLKFreq+0x54>)
 8002b74:	5ccb      	ldrb	r3, [r1, r3]
 8002b76:	f003 031f 	and.w	r3, r3, #31
 8002b7a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b7e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002b80:	4b0a      	ldr	r3, [pc, #40]	@ (8002bac <HAL_RCC_GetHCLKFreq+0x50>)
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	f003 030f 	and.w	r3, r3, #15
 8002b88:	4a09      	ldr	r2, [pc, #36]	@ (8002bb0 <HAL_RCC_GetHCLKFreq+0x54>)
 8002b8a:	5cd3      	ldrb	r3, [r2, r3]
 8002b8c:	f003 031f 	and.w	r3, r3, #31
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	fa22 f303 	lsr.w	r3, r2, r3
 8002b96:	4a07      	ldr	r2, [pc, #28]	@ (8002bb4 <HAL_RCC_GetHCLKFreq+0x58>)
 8002b98:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002b9a:	4a07      	ldr	r2, [pc, #28]	@ (8002bb8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002ba0:	4b04      	ldr	r3, [pc, #16]	@ (8002bb4 <HAL_RCC_GetHCLKFreq+0x58>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	58024400 	.word	0x58024400
 8002bb0:	08005e74 	.word	0x08005e74
 8002bb4:	24000004 	.word	0x24000004
 8002bb8:	24000000 	.word	0x24000000

08002bbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002bc0:	f7ff ffcc 	bl	8002b5c <HAL_RCC_GetHCLKFreq>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	4b06      	ldr	r3, [pc, #24]	@ (8002be0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bc8:	69db      	ldr	r3, [r3, #28]
 8002bca:	091b      	lsrs	r3, r3, #4
 8002bcc:	f003 0307 	and.w	r3, r3, #7
 8002bd0:	4904      	ldr	r1, [pc, #16]	@ (8002be4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002bd2:	5ccb      	ldrb	r3, [r1, r3]
 8002bd4:	f003 031f 	and.w	r3, r3, #31
 8002bd8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	58024400 	.word	0x58024400
 8002be4:	08005e74 	.word	0x08005e74

08002be8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002bec:	f7ff ffb6 	bl	8002b5c <HAL_RCC_GetHCLKFreq>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	4b06      	ldr	r3, [pc, #24]	@ (8002c0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	0a1b      	lsrs	r3, r3, #8
 8002bf8:	f003 0307 	and.w	r3, r3, #7
 8002bfc:	4904      	ldr	r1, [pc, #16]	@ (8002c10 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002bfe:	5ccb      	ldrb	r3, [r1, r3]
 8002c00:	f003 031f 	and.w	r3, r3, #31
 8002c04:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	58024400 	.word	0x58024400
 8002c10:	08005e74 	.word	0x08005e74

08002c14 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c18:	b0c6      	sub	sp, #280	@ 0x118
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c20:	2300      	movs	r3, #0
 8002c22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c26:	2300      	movs	r3, #0
 8002c28:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002c2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c34:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002c38:	2500      	movs	r5, #0
 8002c3a:	ea54 0305 	orrs.w	r3, r4, r5
 8002c3e:	d049      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002c40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c46:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002c4a:	d02f      	beq.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002c4c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002c50:	d828      	bhi.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002c52:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c56:	d01a      	beq.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002c58:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c5c:	d822      	bhi.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d003      	beq.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002c62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c66:	d007      	beq.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002c68:	e01c      	b.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c6a:	4bab      	ldr	r3, [pc, #684]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c6e:	4aaa      	ldr	r2, [pc, #680]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002c70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c74:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002c76:	e01a      	b.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002c78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c7c:	3308      	adds	r3, #8
 8002c7e:	2102      	movs	r1, #2
 8002c80:	4618      	mov	r0, r3
 8002c82:	f001 fc25 	bl	80044d0 <RCCEx_PLL2_Config>
 8002c86:	4603      	mov	r3, r0
 8002c88:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002c8c:	e00f      	b.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002c8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c92:	3328      	adds	r3, #40	@ 0x28
 8002c94:	2102      	movs	r1, #2
 8002c96:	4618      	mov	r0, r3
 8002c98:	f001 fccc 	bl	8004634 <RCCEx_PLL3_Config>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002ca2:	e004      	b.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002caa:	e000      	b.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002cac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d10a      	bne.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002cb6:	4b98      	ldr	r3, [pc, #608]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002cb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002cbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002cc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002cc4:	4a94      	ldr	r2, [pc, #592]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002cc6:	430b      	orrs	r3, r1
 8002cc8:	6513      	str	r3, [r2, #80]	@ 0x50
 8002cca:	e003      	b.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ccc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002cd0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002cd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cdc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002ce0:	f04f 0900 	mov.w	r9, #0
 8002ce4:	ea58 0309 	orrs.w	r3, r8, r9
 8002ce8:	d047      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002cea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf0:	2b04      	cmp	r3, #4
 8002cf2:	d82a      	bhi.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8002cfc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cfa:	bf00      	nop
 8002cfc:	08002d11 	.word	0x08002d11
 8002d00:	08002d1f 	.word	0x08002d1f
 8002d04:	08002d35 	.word	0x08002d35
 8002d08:	08002d53 	.word	0x08002d53
 8002d0c:	08002d53 	.word	0x08002d53
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d10:	4b81      	ldr	r3, [pc, #516]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d14:	4a80      	ldr	r2, [pc, #512]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002d16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d1c:	e01a      	b.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002d1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d22:	3308      	adds	r3, #8
 8002d24:	2100      	movs	r1, #0
 8002d26:	4618      	mov	r0, r3
 8002d28:	f001 fbd2 	bl	80044d0 <RCCEx_PLL2_Config>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d32:	e00f      	b.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002d34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d38:	3328      	adds	r3, #40	@ 0x28
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f001 fc79 	bl	8004634 <RCCEx_PLL3_Config>
 8002d42:	4603      	mov	r3, r0
 8002d44:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d48:	e004      	b.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002d50:	e000      	b.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002d52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d10a      	bne.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d5c:	4b6e      	ldr	r3, [pc, #440]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002d5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d60:	f023 0107 	bic.w	r1, r3, #7
 8002d64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d6a:	4a6b      	ldr	r2, [pc, #428]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002d6c:	430b      	orrs	r3, r1
 8002d6e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002d70:	e003      	b.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002d76:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002d7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d82:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8002d86:	f04f 0b00 	mov.w	fp, #0
 8002d8a:	ea5a 030b 	orrs.w	r3, sl, fp
 8002d8e:	d05b      	beq.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002d90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d94:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002d98:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002d9c:	d03b      	beq.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8002d9e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002da2:	d834      	bhi.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002da4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002da8:	d037      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x206>
 8002daa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002dae:	d82e      	bhi.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002db0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002db4:	d033      	beq.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002db6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002dba:	d828      	bhi.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002dbc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002dc0:	d01a      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8002dc2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002dc6:	d822      	bhi.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d003      	beq.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8002dcc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002dd0:	d007      	beq.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8002dd2:	e01c      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002dd4:	4b50      	ldr	r3, [pc, #320]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd8:	4a4f      	ldr	r2, [pc, #316]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002dda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dde:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002de0:	e01e      	b.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002de2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002de6:	3308      	adds	r3, #8
 8002de8:	2100      	movs	r1, #0
 8002dea:	4618      	mov	r0, r3
 8002dec:	f001 fb70 	bl	80044d0 <RCCEx_PLL2_Config>
 8002df0:	4603      	mov	r3, r0
 8002df2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002df6:	e013      	b.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002df8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002dfc:	3328      	adds	r3, #40	@ 0x28
 8002dfe:	2100      	movs	r1, #0
 8002e00:	4618      	mov	r0, r3
 8002e02:	f001 fc17 	bl	8004634 <RCCEx_PLL3_Config>
 8002e06:	4603      	mov	r3, r0
 8002e08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002e0c:	e008      	b.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002e14:	e004      	b.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002e16:	bf00      	nop
 8002e18:	e002      	b.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002e1a:	bf00      	nop
 8002e1c:	e000      	b.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002e1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e20:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d10b      	bne.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002e28:	4b3b      	ldr	r3, [pc, #236]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002e30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e34:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002e38:	4a37      	ldr	r2, [pc, #220]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002e3a:	430b      	orrs	r3, r1
 8002e3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e3e:	e003      	b.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e40:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002e44:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002e48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e50:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002e54:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002e58:	2300      	movs	r3, #0
 8002e5a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002e5e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002e62:	460b      	mov	r3, r1
 8002e64:	4313      	orrs	r3, r2
 8002e66:	d05d      	beq.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002e68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e6c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002e70:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002e74:	d03b      	beq.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002e76:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002e7a:	d834      	bhi.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002e7c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e80:	d037      	beq.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002e82:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e86:	d82e      	bhi.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002e88:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002e8c:	d033      	beq.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8002e8e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002e92:	d828      	bhi.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002e94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e98:	d01a      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8002e9a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e9e:	d822      	bhi.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d003      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x298>
 8002ea4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ea8:	d007      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8002eaa:	e01c      	b.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002eac:	4b1a      	ldr	r3, [pc, #104]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb0:	4a19      	ldr	r2, [pc, #100]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002eb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002eb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002eb8:	e01e      	b.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002eba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ebe:	3308      	adds	r3, #8
 8002ec0:	2100      	movs	r1, #0
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f001 fb04 	bl	80044d0 <RCCEx_PLL2_Config>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002ece:	e013      	b.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002ed0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ed4:	3328      	adds	r3, #40	@ 0x28
 8002ed6:	2100      	movs	r1, #0
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f001 fbab 	bl	8004634 <RCCEx_PLL3_Config>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002ee4:	e008      	b.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002eec:	e004      	b.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002eee:	bf00      	nop
 8002ef0:	e002      	b.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002ef2:	bf00      	nop
 8002ef4:	e000      	b.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002ef6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ef8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d10d      	bne.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002f00:	4b05      	ldr	r3, [pc, #20]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f04:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002f08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f0c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002f10:	4a01      	ldr	r2, [pc, #4]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002f12:	430b      	orrs	r3, r1
 8002f14:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f16:	e005      	b.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002f18:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f20:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002f24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f2c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002f30:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002f34:	2300      	movs	r3, #0
 8002f36:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002f3a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002f3e:	460b      	mov	r3, r1
 8002f40:	4313      	orrs	r3, r2
 8002f42:	d03a      	beq.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8002f44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f4a:	2b30      	cmp	r3, #48	@ 0x30
 8002f4c:	d01f      	beq.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8002f4e:	2b30      	cmp	r3, #48	@ 0x30
 8002f50:	d819      	bhi.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002f52:	2b20      	cmp	r3, #32
 8002f54:	d00c      	beq.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8002f56:	2b20      	cmp	r3, #32
 8002f58:	d815      	bhi.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d019      	beq.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002f5e:	2b10      	cmp	r3, #16
 8002f60:	d111      	bne.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f62:	4baa      	ldr	r3, [pc, #680]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f66:	4aa9      	ldr	r2, [pc, #676]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002f68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002f6e:	e011      	b.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002f70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f74:	3308      	adds	r3, #8
 8002f76:	2102      	movs	r1, #2
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f001 faa9 	bl	80044d0 <RCCEx_PLL2_Config>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002f84:	e006      	b.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002f8c:	e002      	b.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8002f8e:	bf00      	nop
 8002f90:	e000      	b.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8002f92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d10a      	bne.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002f9c:	4b9b      	ldr	r3, [pc, #620]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002f9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fa0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002fa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002faa:	4a98      	ldr	r2, [pc, #608]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002fac:	430b      	orrs	r3, r1
 8002fae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fb0:	e003      	b.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fb2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002fb6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002fba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fc2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002fc6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002fca:	2300      	movs	r3, #0
 8002fcc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002fd0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	d051      	beq.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002fda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fe4:	d035      	beq.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8002fe6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fea:	d82e      	bhi.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002fec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002ff0:	d031      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8002ff2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002ff6:	d828      	bhi.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002ff8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ffc:	d01a      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8002ffe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003002:	d822      	bhi.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003004:	2b00      	cmp	r3, #0
 8003006:	d003      	beq.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8003008:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800300c:	d007      	beq.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800300e:	e01c      	b.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003010:	4b7e      	ldr	r3, [pc, #504]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003014:	4a7d      	ldr	r2, [pc, #500]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003016:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800301a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800301c:	e01c      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800301e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003022:	3308      	adds	r3, #8
 8003024:	2100      	movs	r1, #0
 8003026:	4618      	mov	r0, r3
 8003028:	f001 fa52 	bl	80044d0 <RCCEx_PLL2_Config>
 800302c:	4603      	mov	r3, r0
 800302e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003032:	e011      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003034:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003038:	3328      	adds	r3, #40	@ 0x28
 800303a:	2100      	movs	r1, #0
 800303c:	4618      	mov	r0, r3
 800303e:	f001 faf9 	bl	8004634 <RCCEx_PLL3_Config>
 8003042:	4603      	mov	r3, r0
 8003044:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003048:	e006      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003050:	e002      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8003052:	bf00      	nop
 8003054:	e000      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8003056:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003058:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800305c:	2b00      	cmp	r3, #0
 800305e:	d10a      	bne.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003060:	4b6a      	ldr	r3, [pc, #424]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003062:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003064:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800306c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800306e:	4a67      	ldr	r2, [pc, #412]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003070:	430b      	orrs	r3, r1
 8003072:	6513      	str	r3, [r2, #80]	@ 0x50
 8003074:	e003      	b.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003076:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800307a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800307e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003086:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800308a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800308e:	2300      	movs	r3, #0
 8003090:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003094:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003098:	460b      	mov	r3, r1
 800309a:	4313      	orrs	r3, r2
 800309c:	d053      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800309e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030a8:	d033      	beq.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 80030aa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030ae:	d82c      	bhi.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80030b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80030b4:	d02f      	beq.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x502>
 80030b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80030ba:	d826      	bhi.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80030bc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80030c0:	d02b      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x506>
 80030c2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80030c6:	d820      	bhi.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80030c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80030cc:	d012      	beq.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80030ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80030d2:	d81a      	bhi.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d022      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80030d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030dc:	d115      	bne.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80030de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030e2:	3308      	adds	r3, #8
 80030e4:	2101      	movs	r1, #1
 80030e6:	4618      	mov	r0, r3
 80030e8:	f001 f9f2 	bl	80044d0 <RCCEx_PLL2_Config>
 80030ec:	4603      	mov	r3, r0
 80030ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80030f2:	e015      	b.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80030f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030f8:	3328      	adds	r3, #40	@ 0x28
 80030fa:	2101      	movs	r1, #1
 80030fc:	4618      	mov	r0, r3
 80030fe:	f001 fa99 	bl	8004634 <RCCEx_PLL3_Config>
 8003102:	4603      	mov	r3, r0
 8003104:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003108:	e00a      	b.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003110:	e006      	b.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003112:	bf00      	nop
 8003114:	e004      	b.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003116:	bf00      	nop
 8003118:	e002      	b.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800311a:	bf00      	nop
 800311c:	e000      	b.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800311e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003120:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003124:	2b00      	cmp	r3, #0
 8003126:	d10a      	bne.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003128:	4b38      	ldr	r3, [pc, #224]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800312a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800312c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003130:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003136:	4a35      	ldr	r2, [pc, #212]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003138:	430b      	orrs	r3, r1
 800313a:	6513      	str	r3, [r2, #80]	@ 0x50
 800313c:	e003      	b.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800313e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003142:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003146:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800314a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800314e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003152:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003156:	2300      	movs	r3, #0
 8003158:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800315c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003160:	460b      	mov	r3, r1
 8003162:	4313      	orrs	r3, r2
 8003164:	d058      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003166:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800316a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800316e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003172:	d033      	beq.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8003174:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003178:	d82c      	bhi.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800317a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800317e:	d02f      	beq.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8003180:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003184:	d826      	bhi.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003186:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800318a:	d02b      	beq.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800318c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003190:	d820      	bhi.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003192:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003196:	d012      	beq.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8003198:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800319c:	d81a      	bhi.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d022      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80031a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80031a6:	d115      	bne.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80031a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031ac:	3308      	adds	r3, #8
 80031ae:	2101      	movs	r1, #1
 80031b0:	4618      	mov	r0, r3
 80031b2:	f001 f98d 	bl	80044d0 <RCCEx_PLL2_Config>
 80031b6:	4603      	mov	r3, r0
 80031b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80031bc:	e015      	b.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80031be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031c2:	3328      	adds	r3, #40	@ 0x28
 80031c4:	2101      	movs	r1, #1
 80031c6:	4618      	mov	r0, r3
 80031c8:	f001 fa34 	bl	8004634 <RCCEx_PLL3_Config>
 80031cc:	4603      	mov	r3, r0
 80031ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80031d2:	e00a      	b.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80031da:	e006      	b.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80031dc:	bf00      	nop
 80031de:	e004      	b.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80031e0:	bf00      	nop
 80031e2:	e002      	b.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80031e4:	bf00      	nop
 80031e6:	e000      	b.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80031e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d10e      	bne.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80031f2:	4b06      	ldr	r3, [pc, #24]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80031f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031f6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80031fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031fe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003202:	4a02      	ldr	r2, [pc, #8]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003204:	430b      	orrs	r3, r1
 8003206:	6593      	str	r3, [r2, #88]	@ 0x58
 8003208:	e006      	b.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800320a:	bf00      	nop
 800320c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003210:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003214:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003218:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800321c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003220:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003224:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003228:	2300      	movs	r3, #0
 800322a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800322e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003232:	460b      	mov	r3, r1
 8003234:	4313      	orrs	r3, r2
 8003236:	d037      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003238:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800323c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800323e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003242:	d00e      	beq.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8003244:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003248:	d816      	bhi.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800324a:	2b00      	cmp	r3, #0
 800324c:	d018      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800324e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003252:	d111      	bne.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003254:	4bc4      	ldr	r3, [pc, #784]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003258:	4ac3      	ldr	r2, [pc, #780]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800325a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800325e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003260:	e00f      	b.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003262:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003266:	3308      	adds	r3, #8
 8003268:	2101      	movs	r1, #1
 800326a:	4618      	mov	r0, r3
 800326c:	f001 f930 	bl	80044d0 <RCCEx_PLL2_Config>
 8003270:	4603      	mov	r3, r0
 8003272:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003276:	e004      	b.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800327e:	e000      	b.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8003280:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003282:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003286:	2b00      	cmp	r3, #0
 8003288:	d10a      	bne.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800328a:	4bb7      	ldr	r3, [pc, #732]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800328c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800328e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003292:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003296:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003298:	4ab3      	ldr	r2, [pc, #716]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800329a:	430b      	orrs	r3, r1
 800329c:	6513      	str	r3, [r2, #80]	@ 0x50
 800329e:	e003      	b.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80032a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80032a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80032b4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80032b8:	2300      	movs	r3, #0
 80032ba:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80032be:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80032c2:	460b      	mov	r3, r1
 80032c4:	4313      	orrs	r3, r2
 80032c6:	d039      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80032c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032ce:	2b03      	cmp	r3, #3
 80032d0:	d81c      	bhi.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80032d2:	a201      	add	r2, pc, #4	@ (adr r2, 80032d8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80032d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032d8:	08003315 	.word	0x08003315
 80032dc:	080032e9 	.word	0x080032e9
 80032e0:	080032f7 	.word	0x080032f7
 80032e4:	08003315 	.word	0x08003315
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032e8:	4b9f      	ldr	r3, [pc, #636]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ec:	4a9e      	ldr	r2, [pc, #632]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80032ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80032f4:	e00f      	b.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80032f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032fa:	3308      	adds	r3, #8
 80032fc:	2102      	movs	r1, #2
 80032fe:	4618      	mov	r0, r3
 8003300:	f001 f8e6 	bl	80044d0 <RCCEx_PLL2_Config>
 8003304:	4603      	mov	r3, r0
 8003306:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800330a:	e004      	b.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003312:	e000      	b.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8003314:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003316:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800331a:	2b00      	cmp	r3, #0
 800331c:	d10a      	bne.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800331e:	4b92      	ldr	r3, [pc, #584]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003322:	f023 0103 	bic.w	r1, r3, #3
 8003326:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800332a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800332c:	4a8e      	ldr	r2, [pc, #568]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800332e:	430b      	orrs	r3, r1
 8003330:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003332:	e003      	b.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003334:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003338:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800333c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003344:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003348:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800334c:	2300      	movs	r3, #0
 800334e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003352:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003356:	460b      	mov	r3, r1
 8003358:	4313      	orrs	r3, r2
 800335a:	f000 8099 	beq.w	8003490 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800335e:	4b83      	ldr	r3, [pc, #524]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a82      	ldr	r2, [pc, #520]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003364:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003368:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800336a:	f7fe f8d5 	bl	8001518 <HAL_GetTick>
 800336e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003372:	e00b      	b.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003374:	f7fe f8d0 	bl	8001518 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	2b64      	cmp	r3, #100	@ 0x64
 8003382:	d903      	bls.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800338a:	e005      	b.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800338c:	4b77      	ldr	r3, [pc, #476]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003394:	2b00      	cmp	r3, #0
 8003396:	d0ed      	beq.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8003398:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800339c:	2b00      	cmp	r3, #0
 800339e:	d173      	bne.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80033a0:	4b71      	ldr	r3, [pc, #452]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033a2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80033a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80033ac:	4053      	eors	r3, r2
 80033ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d015      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033b6:	4b6c      	ldr	r3, [pc, #432]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033be:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033c2:	4b69      	ldr	r3, [pc, #420]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c6:	4a68      	ldr	r2, [pc, #416]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033cc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033ce:	4b66      	ldr	r3, [pc, #408]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033d2:	4a65      	ldr	r2, [pc, #404]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033d8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80033da:	4a63      	ldr	r2, [pc, #396]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80033e0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80033e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033e6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80033ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033ee:	d118      	bne.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033f0:	f7fe f892 	bl	8001518 <HAL_GetTick>
 80033f4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80033f8:	e00d      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033fa:	f7fe f88d 	bl	8001518 <HAL_GetTick>
 80033fe:	4602      	mov	r2, r0
 8003400:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003404:	1ad2      	subs	r2, r2, r3
 8003406:	f241 3388 	movw	r3, #5000	@ 0x1388
 800340a:	429a      	cmp	r2, r3
 800340c:	d903      	bls.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800340e:	2303      	movs	r3, #3
 8003410:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8003414:	e005      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003416:	4b54      	ldr	r3, [pc, #336]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003418:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800341a:	f003 0302 	and.w	r3, r3, #2
 800341e:	2b00      	cmp	r3, #0
 8003420:	d0eb      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8003422:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003426:	2b00      	cmp	r3, #0
 8003428:	d129      	bne.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800342a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800342e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003432:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003436:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800343a:	d10e      	bne.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800343c:	4b4a      	ldr	r3, [pc, #296]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003444:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003448:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800344c:	091a      	lsrs	r2, r3, #4
 800344e:	4b48      	ldr	r3, [pc, #288]	@ (8003570 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003450:	4013      	ands	r3, r2
 8003452:	4a45      	ldr	r2, [pc, #276]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003454:	430b      	orrs	r3, r1
 8003456:	6113      	str	r3, [r2, #16]
 8003458:	e005      	b.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800345a:	4b43      	ldr	r3, [pc, #268]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	4a42      	ldr	r2, [pc, #264]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003460:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003464:	6113      	str	r3, [r2, #16]
 8003466:	4b40      	ldr	r3, [pc, #256]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003468:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800346a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800346e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003472:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003476:	4a3c      	ldr	r2, [pc, #240]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003478:	430b      	orrs	r3, r1
 800347a:	6713      	str	r3, [r2, #112]	@ 0x70
 800347c:	e008      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800347e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003482:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8003486:	e003      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003488:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800348c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003490:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003498:	f002 0301 	and.w	r3, r2, #1
 800349c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80034a0:	2300      	movs	r3, #0
 80034a2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80034a6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80034aa:	460b      	mov	r3, r1
 80034ac:	4313      	orrs	r3, r2
 80034ae:	f000 808f 	beq.w	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80034b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034b8:	2b28      	cmp	r3, #40	@ 0x28
 80034ba:	d871      	bhi.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80034bc:	a201      	add	r2, pc, #4	@ (adr r2, 80034c4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80034be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034c2:	bf00      	nop
 80034c4:	080035a9 	.word	0x080035a9
 80034c8:	080035a1 	.word	0x080035a1
 80034cc:	080035a1 	.word	0x080035a1
 80034d0:	080035a1 	.word	0x080035a1
 80034d4:	080035a1 	.word	0x080035a1
 80034d8:	080035a1 	.word	0x080035a1
 80034dc:	080035a1 	.word	0x080035a1
 80034e0:	080035a1 	.word	0x080035a1
 80034e4:	08003575 	.word	0x08003575
 80034e8:	080035a1 	.word	0x080035a1
 80034ec:	080035a1 	.word	0x080035a1
 80034f0:	080035a1 	.word	0x080035a1
 80034f4:	080035a1 	.word	0x080035a1
 80034f8:	080035a1 	.word	0x080035a1
 80034fc:	080035a1 	.word	0x080035a1
 8003500:	080035a1 	.word	0x080035a1
 8003504:	0800358b 	.word	0x0800358b
 8003508:	080035a1 	.word	0x080035a1
 800350c:	080035a1 	.word	0x080035a1
 8003510:	080035a1 	.word	0x080035a1
 8003514:	080035a1 	.word	0x080035a1
 8003518:	080035a1 	.word	0x080035a1
 800351c:	080035a1 	.word	0x080035a1
 8003520:	080035a1 	.word	0x080035a1
 8003524:	080035a9 	.word	0x080035a9
 8003528:	080035a1 	.word	0x080035a1
 800352c:	080035a1 	.word	0x080035a1
 8003530:	080035a1 	.word	0x080035a1
 8003534:	080035a1 	.word	0x080035a1
 8003538:	080035a1 	.word	0x080035a1
 800353c:	080035a1 	.word	0x080035a1
 8003540:	080035a1 	.word	0x080035a1
 8003544:	080035a9 	.word	0x080035a9
 8003548:	080035a1 	.word	0x080035a1
 800354c:	080035a1 	.word	0x080035a1
 8003550:	080035a1 	.word	0x080035a1
 8003554:	080035a1 	.word	0x080035a1
 8003558:	080035a1 	.word	0x080035a1
 800355c:	080035a1 	.word	0x080035a1
 8003560:	080035a1 	.word	0x080035a1
 8003564:	080035a9 	.word	0x080035a9
 8003568:	58024400 	.word	0x58024400
 800356c:	58024800 	.word	0x58024800
 8003570:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003574:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003578:	3308      	adds	r3, #8
 800357a:	2101      	movs	r1, #1
 800357c:	4618      	mov	r0, r3
 800357e:	f000 ffa7 	bl	80044d0 <RCCEx_PLL2_Config>
 8003582:	4603      	mov	r3, r0
 8003584:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003588:	e00f      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800358a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800358e:	3328      	adds	r3, #40	@ 0x28
 8003590:	2101      	movs	r1, #1
 8003592:	4618      	mov	r0, r3
 8003594:	f001 f84e 	bl	8004634 <RCCEx_PLL3_Config>
 8003598:	4603      	mov	r3, r0
 800359a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800359e:	e004      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80035a6:	e000      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80035a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d10a      	bne.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80035b2:	4bbf      	ldr	r3, [pc, #764]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80035b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035b6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80035ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035c0:	4abb      	ldr	r2, [pc, #748]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80035c2:	430b      	orrs	r3, r1
 80035c4:	6553      	str	r3, [r2, #84]	@ 0x54
 80035c6:	e003      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80035cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80035d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d8:	f002 0302 	and.w	r3, r2, #2
 80035dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80035e0:	2300      	movs	r3, #0
 80035e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80035e6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80035ea:	460b      	mov	r3, r1
 80035ec:	4313      	orrs	r3, r2
 80035ee:	d041      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80035f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035f6:	2b05      	cmp	r3, #5
 80035f8:	d824      	bhi.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80035fa:	a201      	add	r2, pc, #4	@ (adr r2, 8003600 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80035fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003600:	0800364d 	.word	0x0800364d
 8003604:	08003619 	.word	0x08003619
 8003608:	0800362f 	.word	0x0800362f
 800360c:	0800364d 	.word	0x0800364d
 8003610:	0800364d 	.word	0x0800364d
 8003614:	0800364d 	.word	0x0800364d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003618:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800361c:	3308      	adds	r3, #8
 800361e:	2101      	movs	r1, #1
 8003620:	4618      	mov	r0, r3
 8003622:	f000 ff55 	bl	80044d0 <RCCEx_PLL2_Config>
 8003626:	4603      	mov	r3, r0
 8003628:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800362c:	e00f      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800362e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003632:	3328      	adds	r3, #40	@ 0x28
 8003634:	2101      	movs	r1, #1
 8003636:	4618      	mov	r0, r3
 8003638:	f000 fffc 	bl	8004634 <RCCEx_PLL3_Config>
 800363c:	4603      	mov	r3, r0
 800363e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003642:	e004      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800364a:	e000      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800364c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800364e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003652:	2b00      	cmp	r3, #0
 8003654:	d10a      	bne.n	800366c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003656:	4b96      	ldr	r3, [pc, #600]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003658:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800365a:	f023 0107 	bic.w	r1, r3, #7
 800365e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003662:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003664:	4a92      	ldr	r2, [pc, #584]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003666:	430b      	orrs	r3, r1
 8003668:	6553      	str	r3, [r2, #84]	@ 0x54
 800366a:	e003      	b.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800366c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003670:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003674:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800367c:	f002 0304 	and.w	r3, r2, #4
 8003680:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003684:	2300      	movs	r3, #0
 8003686:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800368a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800368e:	460b      	mov	r3, r1
 8003690:	4313      	orrs	r3, r2
 8003692:	d044      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003694:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800369c:	2b05      	cmp	r3, #5
 800369e:	d825      	bhi.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80036a0:	a201      	add	r2, pc, #4	@ (adr r2, 80036a8 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80036a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a6:	bf00      	nop
 80036a8:	080036f5 	.word	0x080036f5
 80036ac:	080036c1 	.word	0x080036c1
 80036b0:	080036d7 	.word	0x080036d7
 80036b4:	080036f5 	.word	0x080036f5
 80036b8:	080036f5 	.word	0x080036f5
 80036bc:	080036f5 	.word	0x080036f5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80036c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036c4:	3308      	adds	r3, #8
 80036c6:	2101      	movs	r1, #1
 80036c8:	4618      	mov	r0, r3
 80036ca:	f000 ff01 	bl	80044d0 <RCCEx_PLL2_Config>
 80036ce:	4603      	mov	r3, r0
 80036d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80036d4:	e00f      	b.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80036d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036da:	3328      	adds	r3, #40	@ 0x28
 80036dc:	2101      	movs	r1, #1
 80036de:	4618      	mov	r0, r3
 80036e0:	f000 ffa8 	bl	8004634 <RCCEx_PLL3_Config>
 80036e4:	4603      	mov	r3, r0
 80036e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80036ea:	e004      	b.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80036f2:	e000      	b.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80036f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d10b      	bne.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80036fe:	4b6c      	ldr	r3, [pc, #432]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003702:	f023 0107 	bic.w	r1, r3, #7
 8003706:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800370a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800370e:	4a68      	ldr	r2, [pc, #416]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003710:	430b      	orrs	r3, r1
 8003712:	6593      	str	r3, [r2, #88]	@ 0x58
 8003714:	e003      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003716:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800371a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800371e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003726:	f002 0320 	and.w	r3, r2, #32
 800372a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800372e:	2300      	movs	r3, #0
 8003730:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003734:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003738:	460b      	mov	r3, r1
 800373a:	4313      	orrs	r3, r2
 800373c:	d055      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800373e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003742:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003746:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800374a:	d033      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800374c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003750:	d82c      	bhi.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003752:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003756:	d02f      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8003758:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800375c:	d826      	bhi.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800375e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003762:	d02b      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8003764:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003768:	d820      	bhi.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800376a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800376e:	d012      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8003770:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003774:	d81a      	bhi.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003776:	2b00      	cmp	r3, #0
 8003778:	d022      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800377a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800377e:	d115      	bne.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003780:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003784:	3308      	adds	r3, #8
 8003786:	2100      	movs	r1, #0
 8003788:	4618      	mov	r0, r3
 800378a:	f000 fea1 	bl	80044d0 <RCCEx_PLL2_Config>
 800378e:	4603      	mov	r3, r0
 8003790:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003794:	e015      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003796:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800379a:	3328      	adds	r3, #40	@ 0x28
 800379c:	2102      	movs	r1, #2
 800379e:	4618      	mov	r0, r3
 80037a0:	f000 ff48 	bl	8004634 <RCCEx_PLL3_Config>
 80037a4:	4603      	mov	r3, r0
 80037a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80037aa:	e00a      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80037b2:	e006      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80037b4:	bf00      	nop
 80037b6:	e004      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80037b8:	bf00      	nop
 80037ba:	e002      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80037bc:	bf00      	nop
 80037be:	e000      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80037c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d10b      	bne.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80037ca:	4b39      	ldr	r3, [pc, #228]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80037cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ce:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80037d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037da:	4a35      	ldr	r2, [pc, #212]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80037dc:	430b      	orrs	r3, r1
 80037de:	6553      	str	r3, [r2, #84]	@ 0x54
 80037e0:	e003      	b.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80037e6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80037ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80037f6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80037fa:	2300      	movs	r3, #0
 80037fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003800:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003804:	460b      	mov	r3, r1
 8003806:	4313      	orrs	r3, r2
 8003808:	d058      	beq.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800380a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800380e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003812:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003816:	d033      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8003818:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800381c:	d82c      	bhi.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800381e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003822:	d02f      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8003824:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003828:	d826      	bhi.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800382a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800382e:	d02b      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8003830:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003834:	d820      	bhi.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003836:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800383a:	d012      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800383c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003840:	d81a      	bhi.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003842:	2b00      	cmp	r3, #0
 8003844:	d022      	beq.n	800388c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8003846:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800384a:	d115      	bne.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800384c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003850:	3308      	adds	r3, #8
 8003852:	2100      	movs	r1, #0
 8003854:	4618      	mov	r0, r3
 8003856:	f000 fe3b 	bl	80044d0 <RCCEx_PLL2_Config>
 800385a:	4603      	mov	r3, r0
 800385c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003860:	e015      	b.n	800388e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003862:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003866:	3328      	adds	r3, #40	@ 0x28
 8003868:	2102      	movs	r1, #2
 800386a:	4618      	mov	r0, r3
 800386c:	f000 fee2 	bl	8004634 <RCCEx_PLL3_Config>
 8003870:	4603      	mov	r3, r0
 8003872:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003876:	e00a      	b.n	800388e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800387e:	e006      	b.n	800388e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003880:	bf00      	nop
 8003882:	e004      	b.n	800388e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003884:	bf00      	nop
 8003886:	e002      	b.n	800388e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003888:	bf00      	nop
 800388a:	e000      	b.n	800388e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800388c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800388e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003892:	2b00      	cmp	r3, #0
 8003894:	d10e      	bne.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003896:	4b06      	ldr	r3, [pc, #24]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800389a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800389e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038a6:	4a02      	ldr	r2, [pc, #8]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80038a8:	430b      	orrs	r3, r1
 80038aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80038ac:	e006      	b.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80038ae:	bf00      	nop
 80038b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80038b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80038bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80038c8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80038cc:	2300      	movs	r3, #0
 80038ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80038d2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80038d6:	460b      	mov	r3, r1
 80038d8:	4313      	orrs	r3, r2
 80038da:	d055      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80038dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80038e4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80038e8:	d033      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80038ea:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80038ee:	d82c      	bhi.n	800394a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80038f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038f4:	d02f      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80038f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038fa:	d826      	bhi.n	800394a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80038fc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003900:	d02b      	beq.n	800395a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8003902:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003906:	d820      	bhi.n	800394a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003908:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800390c:	d012      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800390e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003912:	d81a      	bhi.n	800394a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003914:	2b00      	cmp	r3, #0
 8003916:	d022      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8003918:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800391c:	d115      	bne.n	800394a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800391e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003922:	3308      	adds	r3, #8
 8003924:	2100      	movs	r1, #0
 8003926:	4618      	mov	r0, r3
 8003928:	f000 fdd2 	bl	80044d0 <RCCEx_PLL2_Config>
 800392c:	4603      	mov	r3, r0
 800392e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003932:	e015      	b.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003934:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003938:	3328      	adds	r3, #40	@ 0x28
 800393a:	2102      	movs	r1, #2
 800393c:	4618      	mov	r0, r3
 800393e:	f000 fe79 	bl	8004634 <RCCEx_PLL3_Config>
 8003942:	4603      	mov	r3, r0
 8003944:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003948:	e00a      	b.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003950:	e006      	b.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003952:	bf00      	nop
 8003954:	e004      	b.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003956:	bf00      	nop
 8003958:	e002      	b.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800395a:	bf00      	nop
 800395c:	e000      	b.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800395e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003960:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003964:	2b00      	cmp	r3, #0
 8003966:	d10b      	bne.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003968:	4ba0      	ldr	r3, [pc, #640]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800396a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800396c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003970:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003974:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003978:	4a9c      	ldr	r2, [pc, #624]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800397a:	430b      	orrs	r3, r1
 800397c:	6593      	str	r3, [r2, #88]	@ 0x58
 800397e:	e003      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003980:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003984:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8003988:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800398c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003990:	f002 0308 	and.w	r3, r2, #8
 8003994:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003998:	2300      	movs	r3, #0
 800399a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800399e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80039a2:	460b      	mov	r3, r1
 80039a4:	4313      	orrs	r3, r2
 80039a6:	d01e      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80039a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039b4:	d10c      	bne.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80039b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039ba:	3328      	adds	r3, #40	@ 0x28
 80039bc:	2102      	movs	r1, #2
 80039be:	4618      	mov	r0, r3
 80039c0:	f000 fe38 	bl	8004634 <RCCEx_PLL3_Config>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d002      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80039d0:	4b86      	ldr	r3, [pc, #536]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80039d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039d4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80039d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039e0:	4a82      	ldr	r2, [pc, #520]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80039e2:	430b      	orrs	r3, r1
 80039e4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80039e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ee:	f002 0310 	and.w	r3, r2, #16
 80039f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039f6:	2300      	movs	r3, #0
 80039f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80039fc:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003a00:	460b      	mov	r3, r1
 8003a02:	4313      	orrs	r3, r2
 8003a04:	d01e      	beq.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003a06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a12:	d10c      	bne.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003a14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a18:	3328      	adds	r3, #40	@ 0x28
 8003a1a:	2102      	movs	r1, #2
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f000 fe09 	bl	8004634 <RCCEx_PLL3_Config>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d002      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003a2e:	4b6f      	ldr	r3, [pc, #444]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a32:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003a36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a3e:	4a6b      	ldr	r2, [pc, #428]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003a40:	430b      	orrs	r3, r1
 8003a42:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a4c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003a50:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003a52:	2300      	movs	r3, #0
 8003a54:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003a56:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	d03e      	beq.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003a60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a64:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003a68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a6c:	d022      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8003a6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a72:	d81b      	bhi.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d003      	beq.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8003a78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a7c:	d00b      	beq.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8003a7e:	e015      	b.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a84:	3308      	adds	r3, #8
 8003a86:	2100      	movs	r1, #0
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f000 fd21 	bl	80044d0 <RCCEx_PLL2_Config>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003a94:	e00f      	b.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003a96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a9a:	3328      	adds	r3, #40	@ 0x28
 8003a9c:	2102      	movs	r1, #2
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f000 fdc8 	bl	8004634 <RCCEx_PLL3_Config>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003aaa:	e004      	b.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003ab2:	e000      	b.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8003ab4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ab6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d10b      	bne.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003abe:	4b4b      	ldr	r3, [pc, #300]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ac2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003ac6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003aca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003ace:	4a47      	ldr	r2, [pc, #284]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003ad0:	430b      	orrs	r3, r1
 8003ad2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ad4:	e003      	b.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ad6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ada:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ade:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ae6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003aea:	673b      	str	r3, [r7, #112]	@ 0x70
 8003aec:	2300      	movs	r3, #0
 8003aee:	677b      	str	r3, [r7, #116]	@ 0x74
 8003af0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003af4:	460b      	mov	r3, r1
 8003af6:	4313      	orrs	r3, r2
 8003af8:	d03b      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003afa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003afe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b02:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003b06:	d01f      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8003b08:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003b0c:	d818      	bhi.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8003b0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b12:	d003      	beq.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8003b14:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b18:	d007      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8003b1a:	e011      	b.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b1c:	4b33      	ldr	r3, [pc, #204]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b20:	4a32      	ldr	r2, [pc, #200]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003b22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003b28:	e00f      	b.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b2e:	3328      	adds	r3, #40	@ 0x28
 8003b30:	2101      	movs	r1, #1
 8003b32:	4618      	mov	r0, r3
 8003b34:	f000 fd7e 	bl	8004634 <RCCEx_PLL3_Config>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8003b3e:	e004      	b.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003b46:	e000      	b.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8003b48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b4a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d10b      	bne.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b52:	4b26      	ldr	r3, [pc, #152]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b56:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003b5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b62:	4a22      	ldr	r2, [pc, #136]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003b64:	430b      	orrs	r3, r1
 8003b66:	6553      	str	r3, [r2, #84]	@ 0x54
 8003b68:	e003      	b.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b6e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003b72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b7a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003b7e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b80:	2300      	movs	r3, #0
 8003b82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003b84:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003b88:	460b      	mov	r3, r1
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	d034      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003b8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d003      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8003b98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b9c:	d007      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8003b9e:	e011      	b.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ba0:	4b12      	ldr	r3, [pc, #72]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba4:	4a11      	ldr	r2, [pc, #68]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003ba6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003baa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003bac:	e00e      	b.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003bae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bb2:	3308      	adds	r3, #8
 8003bb4:	2102      	movs	r1, #2
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f000 fc8a 	bl	80044d0 <RCCEx_PLL2_Config>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003bc2:	e003      	b.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003bca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bcc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d10d      	bne.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003bd4:	4b05      	ldr	r3, [pc, #20]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003bd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bd8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003bdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003be0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003be2:	4a02      	ldr	r2, [pc, #8]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003be4:	430b      	orrs	r3, r1
 8003be6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003be8:	e006      	b.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8003bea:	bf00      	nop
 8003bec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bf0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003bf4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003bf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c00:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003c04:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c06:	2300      	movs	r3, #0
 8003c08:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c0a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003c0e:	460b      	mov	r3, r1
 8003c10:	4313      	orrs	r3, r2
 8003c12:	d00c      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003c14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c18:	3328      	adds	r3, #40	@ 0x28
 8003c1a:	2102      	movs	r1, #2
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f000 fd09 	bl	8004634 <RCCEx_PLL3_Config>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d002      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003c2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c36:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003c3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c40:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003c44:	460b      	mov	r3, r1
 8003c46:	4313      	orrs	r3, r2
 8003c48:	d036      	beq.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003c4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c50:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c54:	d018      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8003c56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c5a:	d811      	bhi.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003c5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c60:	d014      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8003c62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c66:	d80b      	bhi.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d011      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003c6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c70:	d106      	bne.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c72:	4bb7      	ldr	r3, [pc, #732]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c76:	4ab6      	ldr	r2, [pc, #728]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003c7e:	e008      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003c86:	e004      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003c88:	bf00      	nop
 8003c8a:	e002      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003c8c:	bf00      	nop
 8003c8e:	e000      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003c90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c92:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d10a      	bne.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c9a:	4bad      	ldr	r3, [pc, #692]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003c9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c9e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003ca2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ca6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ca8:	4aa9      	ldr	r2, [pc, #676]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003caa:	430b      	orrs	r3, r1
 8003cac:	6553      	str	r3, [r2, #84]	@ 0x54
 8003cae:	e003      	b.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cb0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003cb4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003cb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003cc4:	653b      	str	r3, [r7, #80]	@ 0x50
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	657b      	str	r3, [r7, #84]	@ 0x54
 8003cca:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003cce:	460b      	mov	r3, r1
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	d009      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003cd4:	4b9e      	ldr	r3, [pc, #632]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003cd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cd8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003cdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ce2:	4a9b      	ldr	r2, [pc, #620]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003ce4:	430b      	orrs	r3, r1
 8003ce6:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ce8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003cf4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003cfa:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003cfe:	460b      	mov	r3, r1
 8003d00:	4313      	orrs	r3, r2
 8003d02:	d009      	beq.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d04:	4b92      	ldr	r3, [pc, #584]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003d06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d08:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003d0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d12:	4a8f      	ldr	r2, [pc, #572]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003d14:	430b      	orrs	r3, r1
 8003d16:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003d18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d20:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003d24:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d26:	2300      	movs	r3, #0
 8003d28:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d2a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003d2e:	460b      	mov	r3, r1
 8003d30:	4313      	orrs	r3, r2
 8003d32:	d00e      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003d34:	4b86      	ldr	r3, [pc, #536]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003d36:	691b      	ldr	r3, [r3, #16]
 8003d38:	4a85      	ldr	r2, [pc, #532]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003d3a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003d3e:	6113      	str	r3, [r2, #16]
 8003d40:	4b83      	ldr	r3, [pc, #524]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003d42:	6919      	ldr	r1, [r3, #16]
 8003d44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d48:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d4c:	4a80      	ldr	r2, [pc, #512]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003d4e:	430b      	orrs	r3, r1
 8003d50:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003d52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d5a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d60:	2300      	movs	r3, #0
 8003d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d64:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003d68:	460b      	mov	r3, r1
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	d009      	beq.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003d6e:	4b78      	ldr	r3, [pc, #480]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d72:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003d76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d7c:	4a74      	ldr	r2, [pc, #464]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003d7e:	430b      	orrs	r3, r1
 8003d80:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003d82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d8a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003d8e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d90:	2300      	movs	r3, #0
 8003d92:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d94:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003d98:	460b      	mov	r3, r1
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	d00a      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003d9e:	4b6c      	ldr	r3, [pc, #432]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003da0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003da2:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003da6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dae:	4a68      	ldr	r2, [pc, #416]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003db0:	430b      	orrs	r3, r1
 8003db2:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003db4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dbc:	2100      	movs	r1, #0
 8003dbe:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003dc0:	f003 0301 	and.w	r3, r3, #1
 8003dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003dc6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003dca:	460b      	mov	r3, r1
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	d011      	beq.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003dd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003dd4:	3308      	adds	r3, #8
 8003dd6:	2100      	movs	r1, #0
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f000 fb79 	bl	80044d0 <RCCEx_PLL2_Config>
 8003dde:	4603      	mov	r3, r0
 8003de0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003de4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d003      	beq.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003df0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003df4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	6239      	str	r1, [r7, #32]
 8003e00:	f003 0302 	and.w	r3, r3, #2
 8003e04:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e06:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003e0a:	460b      	mov	r3, r1
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	d011      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e14:	3308      	adds	r3, #8
 8003e16:	2101      	movs	r1, #1
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f000 fb59 	bl	80044d0 <RCCEx_PLL2_Config>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003e24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d003      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003e34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e3c:	2100      	movs	r1, #0
 8003e3e:	61b9      	str	r1, [r7, #24]
 8003e40:	f003 0304 	and.w	r3, r3, #4
 8003e44:	61fb      	str	r3, [r7, #28]
 8003e46:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003e4a:	460b      	mov	r3, r1
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	d011      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003e50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e54:	3308      	adds	r3, #8
 8003e56:	2102      	movs	r1, #2
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f000 fb39 	bl	80044d0 <RCCEx_PLL2_Config>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003e64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d003      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e6c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e70:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003e74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e7c:	2100      	movs	r1, #0
 8003e7e:	6139      	str	r1, [r7, #16]
 8003e80:	f003 0308 	and.w	r3, r3, #8
 8003e84:	617b      	str	r3, [r7, #20]
 8003e86:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003e8a:	460b      	mov	r3, r1
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	d011      	beq.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003e90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e94:	3328      	adds	r3, #40	@ 0x28
 8003e96:	2100      	movs	r1, #0
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f000 fbcb 	bl	8004634 <RCCEx_PLL3_Config>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8003ea4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d003      	beq.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003eb0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003eb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ebc:	2100      	movs	r1, #0
 8003ebe:	60b9      	str	r1, [r7, #8]
 8003ec0:	f003 0310 	and.w	r3, r3, #16
 8003ec4:	60fb      	str	r3, [r7, #12]
 8003ec6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003eca:	460b      	mov	r3, r1
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	d011      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ed0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ed4:	3328      	adds	r3, #40	@ 0x28
 8003ed6:	2101      	movs	r1, #1
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f000 fbab 	bl	8004634 <RCCEx_PLL3_Config>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003ee4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d003      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ef0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003ef4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003efc:	2100      	movs	r1, #0
 8003efe:	6039      	str	r1, [r7, #0]
 8003f00:	f003 0320 	and.w	r3, r3, #32
 8003f04:	607b      	str	r3, [r7, #4]
 8003f06:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	d011      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f14:	3328      	adds	r3, #40	@ 0x28
 8003f16:	2102      	movs	r1, #2
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f000 fb8b 	bl	8004634 <RCCEx_PLL3_Config>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003f24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d003      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8003f34:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d101      	bne.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	e000      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f4e:	bf00      	nop
 8003f50:	58024400 	.word	0x58024400

08003f54 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003f58:	f7fe fe00 	bl	8002b5c <HAL_RCC_GetHCLKFreq>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	4b06      	ldr	r3, [pc, #24]	@ (8003f78 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003f60:	6a1b      	ldr	r3, [r3, #32]
 8003f62:	091b      	lsrs	r3, r3, #4
 8003f64:	f003 0307 	and.w	r3, r3, #7
 8003f68:	4904      	ldr	r1, [pc, #16]	@ (8003f7c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003f6a:	5ccb      	ldrb	r3, [r1, r3]
 8003f6c:	f003 031f 	and.w	r3, r3, #31
 8003f70:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	58024400 	.word	0x58024400
 8003f7c:	08005e74 	.word	0x08005e74

08003f80 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b089      	sub	sp, #36	@ 0x24
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003f88:	4ba1      	ldr	r3, [pc, #644]	@ (8004210 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f8c:	f003 0303 	and.w	r3, r3, #3
 8003f90:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003f92:	4b9f      	ldr	r3, [pc, #636]	@ (8004210 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f96:	0b1b      	lsrs	r3, r3, #12
 8003f98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f9c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003f9e:	4b9c      	ldr	r3, [pc, #624]	@ (8004210 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa2:	091b      	lsrs	r3, r3, #4
 8003fa4:	f003 0301 	and.w	r3, r3, #1
 8003fa8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003faa:	4b99      	ldr	r3, [pc, #612]	@ (8004210 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fae:	08db      	lsrs	r3, r3, #3
 8003fb0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	fb02 f303 	mul.w	r3, r2, r3
 8003fba:	ee07 3a90 	vmov	s15, r3
 8003fbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fc2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f000 8111 	beq.w	80041f0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	2b02      	cmp	r3, #2
 8003fd2:	f000 8083 	beq.w	80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	f200 80a1 	bhi.w	8004120 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d003      	beq.n	8003fec <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d056      	beq.n	8004098 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003fea:	e099      	b.n	8004120 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003fec:	4b88      	ldr	r3, [pc, #544]	@ (8004210 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0320 	and.w	r3, r3, #32
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d02d      	beq.n	8004054 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ff8:	4b85      	ldr	r3, [pc, #532]	@ (8004210 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	08db      	lsrs	r3, r3, #3
 8003ffe:	f003 0303 	and.w	r3, r3, #3
 8004002:	4a84      	ldr	r2, [pc, #528]	@ (8004214 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004004:	fa22 f303 	lsr.w	r3, r2, r3
 8004008:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	ee07 3a90 	vmov	s15, r3
 8004010:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	ee07 3a90 	vmov	s15, r3
 800401a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800401e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004022:	4b7b      	ldr	r3, [pc, #492]	@ (8004210 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004026:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800402a:	ee07 3a90 	vmov	s15, r3
 800402e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004032:	ed97 6a03 	vldr	s12, [r7, #12]
 8004036:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004218 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800403a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800403e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004042:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004046:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800404a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800404e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004052:	e087      	b.n	8004164 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	ee07 3a90 	vmov	s15, r3
 800405a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800405e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800421c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004062:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004066:	4b6a      	ldr	r3, [pc, #424]	@ (8004210 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004068:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800406a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800406e:	ee07 3a90 	vmov	s15, r3
 8004072:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004076:	ed97 6a03 	vldr	s12, [r7, #12]
 800407a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004218 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800407e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004082:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004086:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800408a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800408e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004092:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004096:	e065      	b.n	8004164 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	ee07 3a90 	vmov	s15, r3
 800409e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040a2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004220 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80040a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040aa:	4b59      	ldr	r3, [pc, #356]	@ (8004210 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040b2:	ee07 3a90 	vmov	s15, r3
 80040b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80040be:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004218 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80040c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80040da:	e043      	b.n	8004164 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	ee07 3a90 	vmov	s15, r3
 80040e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040e6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004224 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80040ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040ee:	4b48      	ldr	r3, [pc, #288]	@ (8004210 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040f6:	ee07 3a90 	vmov	s15, r3
 80040fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8004102:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004218 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004106:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800410a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800410e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004112:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800411a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800411e:	e021      	b.n	8004164 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	ee07 3a90 	vmov	s15, r3
 8004126:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800412a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004220 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800412e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004132:	4b37      	ldr	r3, [pc, #220]	@ (8004210 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004136:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800413a:	ee07 3a90 	vmov	s15, r3
 800413e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004142:	ed97 6a03 	vldr	s12, [r7, #12]
 8004146:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004218 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800414a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800414e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004152:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004156:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800415a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800415e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004162:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004164:	4b2a      	ldr	r3, [pc, #168]	@ (8004210 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004168:	0a5b      	lsrs	r3, r3, #9
 800416a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800416e:	ee07 3a90 	vmov	s15, r3
 8004172:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004176:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800417a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800417e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004182:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004186:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800418a:	ee17 2a90 	vmov	r2, s15
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004192:	4b1f      	ldr	r3, [pc, #124]	@ (8004210 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004196:	0c1b      	lsrs	r3, r3, #16
 8004198:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800419c:	ee07 3a90 	vmov	s15, r3
 80041a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80041a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80041ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80041b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041b8:	ee17 2a90 	vmov	r2, s15
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80041c0:	4b13      	ldr	r3, [pc, #76]	@ (8004210 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041c4:	0e1b      	lsrs	r3, r3, #24
 80041c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041ca:	ee07 3a90 	vmov	s15, r3
 80041ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80041d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80041da:	edd7 6a07 	vldr	s13, [r7, #28]
 80041de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041e6:	ee17 2a90 	vmov	r2, s15
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80041ee:	e008      	b.n	8004202 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2200      	movs	r2, #0
 80041f4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	609a      	str	r2, [r3, #8]
}
 8004202:	bf00      	nop
 8004204:	3724      	adds	r7, #36	@ 0x24
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	58024400 	.word	0x58024400
 8004214:	03d09000 	.word	0x03d09000
 8004218:	46000000 	.word	0x46000000
 800421c:	4c742400 	.word	0x4c742400
 8004220:	4a742400 	.word	0x4a742400
 8004224:	4af42400 	.word	0x4af42400

08004228 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004228:	b480      	push	{r7}
 800422a:	b089      	sub	sp, #36	@ 0x24
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004230:	4ba1      	ldr	r3, [pc, #644]	@ (80044b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004234:	f003 0303 	and.w	r3, r3, #3
 8004238:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800423a:	4b9f      	ldr	r3, [pc, #636]	@ (80044b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800423c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800423e:	0d1b      	lsrs	r3, r3, #20
 8004240:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004244:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004246:	4b9c      	ldr	r3, [pc, #624]	@ (80044b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800424a:	0a1b      	lsrs	r3, r3, #8
 800424c:	f003 0301 	and.w	r3, r3, #1
 8004250:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004252:	4b99      	ldr	r3, [pc, #612]	@ (80044b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004256:	08db      	lsrs	r3, r3, #3
 8004258:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800425c:	693a      	ldr	r2, [r7, #16]
 800425e:	fb02 f303 	mul.w	r3, r2, r3
 8004262:	ee07 3a90 	vmov	s15, r3
 8004266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800426a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	2b00      	cmp	r3, #0
 8004272:	f000 8111 	beq.w	8004498 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	2b02      	cmp	r3, #2
 800427a:	f000 8083 	beq.w	8004384 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	2b02      	cmp	r3, #2
 8004282:	f200 80a1 	bhi.w	80043c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004286:	69bb      	ldr	r3, [r7, #24]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d003      	beq.n	8004294 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800428c:	69bb      	ldr	r3, [r7, #24]
 800428e:	2b01      	cmp	r3, #1
 8004290:	d056      	beq.n	8004340 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004292:	e099      	b.n	80043c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004294:	4b88      	ldr	r3, [pc, #544]	@ (80044b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0320 	and.w	r3, r3, #32
 800429c:	2b00      	cmp	r3, #0
 800429e:	d02d      	beq.n	80042fc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80042a0:	4b85      	ldr	r3, [pc, #532]	@ (80044b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	08db      	lsrs	r3, r3, #3
 80042a6:	f003 0303 	and.w	r3, r3, #3
 80042aa:	4a84      	ldr	r2, [pc, #528]	@ (80044bc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80042ac:	fa22 f303 	lsr.w	r3, r2, r3
 80042b0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	ee07 3a90 	vmov	s15, r3
 80042b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	ee07 3a90 	vmov	s15, r3
 80042c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042ca:	4b7b      	ldr	r3, [pc, #492]	@ (80044b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042d2:	ee07 3a90 	vmov	s15, r3
 80042d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042da:	ed97 6a03 	vldr	s12, [r7, #12]
 80042de:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80044c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80042e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042f6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80042fa:	e087      	b.n	800440c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	ee07 3a90 	vmov	s15, r3
 8004302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004306:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80044c4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800430a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800430e:	4b6a      	ldr	r3, [pc, #424]	@ (80044b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004312:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004316:	ee07 3a90 	vmov	s15, r3
 800431a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800431e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004322:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80044c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004326:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800432a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800432e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004332:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800433a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800433e:	e065      	b.n	800440c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	ee07 3a90 	vmov	s15, r3
 8004346:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800434a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80044c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800434e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004352:	4b59      	ldr	r3, [pc, #356]	@ (80044b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004356:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800435a:	ee07 3a90 	vmov	s15, r3
 800435e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004362:	ed97 6a03 	vldr	s12, [r7, #12]
 8004366:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80044c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800436a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800436e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004372:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004376:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800437a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800437e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004382:	e043      	b.n	800440c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	ee07 3a90 	vmov	s15, r3
 800438a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800438e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80044cc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004392:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004396:	4b48      	ldr	r3, [pc, #288]	@ (80044b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800439a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800439e:	ee07 3a90 	vmov	s15, r3
 80043a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80043aa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80044c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80043ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80043c6:	e021      	b.n	800440c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	ee07 3a90 	vmov	s15, r3
 80043ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043d2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80044c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80043d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043da:	4b37      	ldr	r3, [pc, #220]	@ (80044b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043e2:	ee07 3a90 	vmov	s15, r3
 80043e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80043ee:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80044c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80043f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004402:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004406:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800440a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800440c:	4b2a      	ldr	r3, [pc, #168]	@ (80044b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800440e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004410:	0a5b      	lsrs	r3, r3, #9
 8004412:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004416:	ee07 3a90 	vmov	s15, r3
 800441a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800441e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004422:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004426:	edd7 6a07 	vldr	s13, [r7, #28]
 800442a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800442e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004432:	ee17 2a90 	vmov	r2, s15
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800443a:	4b1f      	ldr	r3, [pc, #124]	@ (80044b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800443c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443e:	0c1b      	lsrs	r3, r3, #16
 8004440:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004444:	ee07 3a90 	vmov	s15, r3
 8004448:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800444c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004450:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004454:	edd7 6a07 	vldr	s13, [r7, #28]
 8004458:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800445c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004460:	ee17 2a90 	vmov	r2, s15
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004468:	4b13      	ldr	r3, [pc, #76]	@ (80044b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800446a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446c:	0e1b      	lsrs	r3, r3, #24
 800446e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004472:	ee07 3a90 	vmov	s15, r3
 8004476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800447a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800447e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004482:	edd7 6a07 	vldr	s13, [r7, #28]
 8004486:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800448a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800448e:	ee17 2a90 	vmov	r2, s15
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004496:	e008      	b.n	80044aa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2200      	movs	r2, #0
 80044a8:	609a      	str	r2, [r3, #8]
}
 80044aa:	bf00      	nop
 80044ac:	3724      	adds	r7, #36	@ 0x24
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	58024400 	.word	0x58024400
 80044bc:	03d09000 	.word	0x03d09000
 80044c0:	46000000 	.word	0x46000000
 80044c4:	4c742400 	.word	0x4c742400
 80044c8:	4a742400 	.word	0x4a742400
 80044cc:	4af42400 	.word	0x4af42400

080044d0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044da:	2300      	movs	r3, #0
 80044dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80044de:	4b53      	ldr	r3, [pc, #332]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 80044e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e2:	f003 0303 	and.w	r3, r3, #3
 80044e6:	2b03      	cmp	r3, #3
 80044e8:	d101      	bne.n	80044ee <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e099      	b.n	8004622 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80044ee:	4b4f      	ldr	r3, [pc, #316]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a4e      	ldr	r2, [pc, #312]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 80044f4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80044f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044fa:	f7fd f80d 	bl	8001518 <HAL_GetTick>
 80044fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004500:	e008      	b.n	8004514 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004502:	f7fd f809 	bl	8001518 <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	2b02      	cmp	r3, #2
 800450e:	d901      	bls.n	8004514 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004510:	2303      	movs	r3, #3
 8004512:	e086      	b.n	8004622 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004514:	4b45      	ldr	r3, [pc, #276]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800451c:	2b00      	cmp	r3, #0
 800451e:	d1f0      	bne.n	8004502 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004520:	4b42      	ldr	r3, [pc, #264]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 8004522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004524:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	031b      	lsls	r3, r3, #12
 800452e:	493f      	ldr	r1, [pc, #252]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 8004530:	4313      	orrs	r3, r2
 8004532:	628b      	str	r3, [r1, #40]	@ 0x28
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	3b01      	subs	r3, #1
 800453a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	3b01      	subs	r3, #1
 8004544:	025b      	lsls	r3, r3, #9
 8004546:	b29b      	uxth	r3, r3
 8004548:	431a      	orrs	r2, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	68db      	ldr	r3, [r3, #12]
 800454e:	3b01      	subs	r3, #1
 8004550:	041b      	lsls	r3, r3, #16
 8004552:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004556:	431a      	orrs	r2, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	691b      	ldr	r3, [r3, #16]
 800455c:	3b01      	subs	r3, #1
 800455e:	061b      	lsls	r3, r3, #24
 8004560:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004564:	4931      	ldr	r1, [pc, #196]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 8004566:	4313      	orrs	r3, r2
 8004568:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800456a:	4b30      	ldr	r3, [pc, #192]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 800456c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800456e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	695b      	ldr	r3, [r3, #20]
 8004576:	492d      	ldr	r1, [pc, #180]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 8004578:	4313      	orrs	r3, r2
 800457a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800457c:	4b2b      	ldr	r3, [pc, #172]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 800457e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004580:	f023 0220 	bic.w	r2, r3, #32
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	699b      	ldr	r3, [r3, #24]
 8004588:	4928      	ldr	r1, [pc, #160]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 800458a:	4313      	orrs	r3, r2
 800458c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800458e:	4b27      	ldr	r3, [pc, #156]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 8004590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004592:	4a26      	ldr	r2, [pc, #152]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 8004594:	f023 0310 	bic.w	r3, r3, #16
 8004598:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800459a:	4b24      	ldr	r3, [pc, #144]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 800459c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800459e:	4b24      	ldr	r3, [pc, #144]	@ (8004630 <RCCEx_PLL2_Config+0x160>)
 80045a0:	4013      	ands	r3, r2
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	69d2      	ldr	r2, [r2, #28]
 80045a6:	00d2      	lsls	r2, r2, #3
 80045a8:	4920      	ldr	r1, [pc, #128]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80045ae:	4b1f      	ldr	r3, [pc, #124]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 80045b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045b2:	4a1e      	ldr	r2, [pc, #120]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 80045b4:	f043 0310 	orr.w	r3, r3, #16
 80045b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d106      	bne.n	80045ce <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80045c0:	4b1a      	ldr	r3, [pc, #104]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 80045c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c4:	4a19      	ldr	r2, [pc, #100]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 80045c6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80045ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80045cc:	e00f      	b.n	80045ee <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d106      	bne.n	80045e2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80045d4:	4b15      	ldr	r3, [pc, #84]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 80045d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d8:	4a14      	ldr	r2, [pc, #80]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 80045da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80045e0:	e005      	b.n	80045ee <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80045e2:	4b12      	ldr	r3, [pc, #72]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 80045e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045e6:	4a11      	ldr	r2, [pc, #68]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 80045e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80045ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80045ee:	4b0f      	ldr	r3, [pc, #60]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a0e      	ldr	r2, [pc, #56]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 80045f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80045f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045fa:	f7fc ff8d 	bl	8001518 <HAL_GetTick>
 80045fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004600:	e008      	b.n	8004614 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004602:	f7fc ff89 	bl	8001518 <HAL_GetTick>
 8004606:	4602      	mov	r2, r0
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	1ad3      	subs	r3, r2, r3
 800460c:	2b02      	cmp	r3, #2
 800460e:	d901      	bls.n	8004614 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004610:	2303      	movs	r3, #3
 8004612:	e006      	b.n	8004622 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004614:	4b05      	ldr	r3, [pc, #20]	@ (800462c <RCCEx_PLL2_Config+0x15c>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800461c:	2b00      	cmp	r3, #0
 800461e:	d0f0      	beq.n	8004602 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004620:	7bfb      	ldrb	r3, [r7, #15]
}
 8004622:	4618      	mov	r0, r3
 8004624:	3710      	adds	r7, #16
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	58024400 	.word	0x58024400
 8004630:	ffff0007 	.word	0xffff0007

08004634 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800463e:	2300      	movs	r3, #0
 8004640:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004642:	4b53      	ldr	r3, [pc, #332]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 8004644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004646:	f003 0303 	and.w	r3, r3, #3
 800464a:	2b03      	cmp	r3, #3
 800464c:	d101      	bne.n	8004652 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e099      	b.n	8004786 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004652:	4b4f      	ldr	r3, [pc, #316]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a4e      	ldr	r2, [pc, #312]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 8004658:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800465c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800465e:	f7fc ff5b 	bl	8001518 <HAL_GetTick>
 8004662:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004664:	e008      	b.n	8004678 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004666:	f7fc ff57 	bl	8001518 <HAL_GetTick>
 800466a:	4602      	mov	r2, r0
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	2b02      	cmp	r3, #2
 8004672:	d901      	bls.n	8004678 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e086      	b.n	8004786 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004678:	4b45      	ldr	r3, [pc, #276]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d1f0      	bne.n	8004666 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004684:	4b42      	ldr	r3, [pc, #264]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 8004686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004688:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	051b      	lsls	r3, r3, #20
 8004692:	493f      	ldr	r1, [pc, #252]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 8004694:	4313      	orrs	r3, r2
 8004696:	628b      	str	r3, [r1, #40]	@ 0x28
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	3b01      	subs	r3, #1
 800469e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	3b01      	subs	r3, #1
 80046a8:	025b      	lsls	r3, r3, #9
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	431a      	orrs	r2, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	3b01      	subs	r3, #1
 80046b4:	041b      	lsls	r3, r3, #16
 80046b6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80046ba:	431a      	orrs	r2, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	691b      	ldr	r3, [r3, #16]
 80046c0:	3b01      	subs	r3, #1
 80046c2:	061b      	lsls	r3, r3, #24
 80046c4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80046c8:	4931      	ldr	r1, [pc, #196]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 80046ca:	4313      	orrs	r3, r2
 80046cc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80046ce:	4b30      	ldr	r3, [pc, #192]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 80046d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	492d      	ldr	r1, [pc, #180]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80046e0:	4b2b      	ldr	r3, [pc, #172]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 80046e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046e4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	699b      	ldr	r3, [r3, #24]
 80046ec:	4928      	ldr	r1, [pc, #160]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 80046ee:	4313      	orrs	r3, r2
 80046f0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80046f2:	4b27      	ldr	r3, [pc, #156]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 80046f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f6:	4a26      	ldr	r2, [pc, #152]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 80046f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80046fe:	4b24      	ldr	r3, [pc, #144]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 8004700:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004702:	4b24      	ldr	r3, [pc, #144]	@ (8004794 <RCCEx_PLL3_Config+0x160>)
 8004704:	4013      	ands	r3, r2
 8004706:	687a      	ldr	r2, [r7, #4]
 8004708:	69d2      	ldr	r2, [r2, #28]
 800470a:	00d2      	lsls	r2, r2, #3
 800470c:	4920      	ldr	r1, [pc, #128]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 800470e:	4313      	orrs	r3, r2
 8004710:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004712:	4b1f      	ldr	r3, [pc, #124]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 8004714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004716:	4a1e      	ldr	r2, [pc, #120]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 8004718:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800471c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d106      	bne.n	8004732 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004724:	4b1a      	ldr	r3, [pc, #104]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 8004726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004728:	4a19      	ldr	r2, [pc, #100]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 800472a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800472e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004730:	e00f      	b.n	8004752 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d106      	bne.n	8004746 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004738:	4b15      	ldr	r3, [pc, #84]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 800473a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473c:	4a14      	ldr	r2, [pc, #80]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 800473e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004742:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004744:	e005      	b.n	8004752 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004746:	4b12      	ldr	r3, [pc, #72]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 8004748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800474a:	4a11      	ldr	r2, [pc, #68]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 800474c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004750:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004752:	4b0f      	ldr	r3, [pc, #60]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a0e      	ldr	r2, [pc, #56]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 8004758:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800475c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800475e:	f7fc fedb 	bl	8001518 <HAL_GetTick>
 8004762:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004764:	e008      	b.n	8004778 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004766:	f7fc fed7 	bl	8001518 <HAL_GetTick>
 800476a:	4602      	mov	r2, r0
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	1ad3      	subs	r3, r2, r3
 8004770:	2b02      	cmp	r3, #2
 8004772:	d901      	bls.n	8004778 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004774:	2303      	movs	r3, #3
 8004776:	e006      	b.n	8004786 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004778:	4b05      	ldr	r3, [pc, #20]	@ (8004790 <RCCEx_PLL3_Config+0x15c>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004780:	2b00      	cmp	r3, #0
 8004782:	d0f0      	beq.n	8004766 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004784:	7bfb      	ldrb	r3, [r7, #15]
}
 8004786:	4618      	mov	r0, r3
 8004788:	3710      	adds	r7, #16
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	58024400 	.word	0x58024400
 8004794:	ffff0007 	.word	0xffff0007

08004798 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d101      	bne.n	80047aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e042      	b.n	8004830 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d106      	bne.n	80047c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2200      	movs	r2, #0
 80047b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f7fc faeb 	bl	8000d98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2224      	movs	r2, #36	@ 0x24
 80047c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f022 0201 	bic.w	r2, r2, #1
 80047d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d002      	beq.n	80047e8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f000 ffea 	bl	80057bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f000 f97b 	bl	8004ae4 <UART_SetConfig>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d101      	bne.n	80047f8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e01b      	b.n	8004830 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	685a      	ldr	r2, [r3, #4]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004806:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	689a      	ldr	r2, [r3, #8]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004816:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f042 0201 	orr.w	r2, r2, #1
 8004826:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f001 f869 	bl	8005900 <UART_CheckIdleState>
 800482e:	4603      	mov	r3, r0
}
 8004830:	4618      	mov	r0, r3
 8004832:	3708      	adds	r7, #8
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b08a      	sub	sp, #40	@ 0x28
 800483c:	af02      	add	r7, sp, #8
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	603b      	str	r3, [r7, #0]
 8004844:	4613      	mov	r3, r2
 8004846:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800484e:	2b20      	cmp	r3, #32
 8004850:	d17b      	bne.n	800494a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d002      	beq.n	800485e <HAL_UART_Transmit+0x26>
 8004858:	88fb      	ldrh	r3, [r7, #6]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d101      	bne.n	8004862 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e074      	b.n	800494c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2221      	movs	r2, #33	@ 0x21
 800486e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004872:	f7fc fe51 	bl	8001518 <HAL_GetTick>
 8004876:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	88fa      	ldrh	r2, [r7, #6]
 800487c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	88fa      	ldrh	r2, [r7, #6]
 8004884:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004890:	d108      	bne.n	80048a4 <HAL_UART_Transmit+0x6c>
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	691b      	ldr	r3, [r3, #16]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d104      	bne.n	80048a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800489a:	2300      	movs	r3, #0
 800489c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	61bb      	str	r3, [r7, #24]
 80048a2:	e003      	b.n	80048ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048a8:	2300      	movs	r3, #0
 80048aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048ac:	e030      	b.n	8004910 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	9300      	str	r3, [sp, #0]
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	2200      	movs	r2, #0
 80048b6:	2180      	movs	r1, #128	@ 0x80
 80048b8:	68f8      	ldr	r0, [r7, #12]
 80048ba:	f001 f8cb 	bl	8005a54 <UART_WaitOnFlagUntilTimeout>
 80048be:	4603      	mov	r3, r0
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d005      	beq.n	80048d0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2220      	movs	r2, #32
 80048c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80048cc:	2303      	movs	r3, #3
 80048ce:	e03d      	b.n	800494c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d10b      	bne.n	80048ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80048d6:	69bb      	ldr	r3, [r7, #24]
 80048d8:	881b      	ldrh	r3, [r3, #0]
 80048da:	461a      	mov	r2, r3
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048e4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	3302      	adds	r3, #2
 80048ea:	61bb      	str	r3, [r7, #24]
 80048ec:	e007      	b.n	80048fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	781a      	ldrb	r2, [r3, #0]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	3301      	adds	r3, #1
 80048fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004904:	b29b      	uxth	r3, r3
 8004906:	3b01      	subs	r3, #1
 8004908:	b29a      	uxth	r2, r3
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004916:	b29b      	uxth	r3, r3
 8004918:	2b00      	cmp	r3, #0
 800491a:	d1c8      	bne.n	80048ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	9300      	str	r3, [sp, #0]
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	2200      	movs	r2, #0
 8004924:	2140      	movs	r1, #64	@ 0x40
 8004926:	68f8      	ldr	r0, [r7, #12]
 8004928:	f001 f894 	bl	8005a54 <UART_WaitOnFlagUntilTimeout>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d005      	beq.n	800493e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2220      	movs	r2, #32
 8004936:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e006      	b.n	800494c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2220      	movs	r2, #32
 8004942:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004946:	2300      	movs	r3, #0
 8004948:	e000      	b.n	800494c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800494a:	2302      	movs	r3, #2
  }
}
 800494c:	4618      	mov	r0, r3
 800494e:	3720      	adds	r7, #32
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}

08004954 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b08a      	sub	sp, #40	@ 0x28
 8004958:	af02      	add	r7, sp, #8
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	603b      	str	r3, [r7, #0]
 8004960:	4613      	mov	r3, r2
 8004962:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800496a:	2b20      	cmp	r3, #32
 800496c:	f040 80b5 	bne.w	8004ada <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d002      	beq.n	800497c <HAL_UART_Receive+0x28>
 8004976:	88fb      	ldrh	r3, [r7, #6]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d101      	bne.n	8004980 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	e0ad      	b.n	8004adc <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2200      	movs	r2, #0
 8004984:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2222      	movs	r2, #34	@ 0x22
 800498c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004996:	f7fc fdbf 	bl	8001518 <HAL_GetTick>
 800499a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	88fa      	ldrh	r2, [r7, #6]
 80049a0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	88fa      	ldrh	r2, [r7, #6]
 80049a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049b4:	d10e      	bne.n	80049d4 <HAL_UART_Receive+0x80>
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	691b      	ldr	r3, [r3, #16]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d105      	bne.n	80049ca <HAL_UART_Receive+0x76>
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80049c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80049c8:	e02d      	b.n	8004a26 <HAL_UART_Receive+0xd2>
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	22ff      	movs	r2, #255	@ 0xff
 80049ce:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80049d2:	e028      	b.n	8004a26 <HAL_UART_Receive+0xd2>
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d10d      	bne.n	80049f8 <HAL_UART_Receive+0xa4>
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	691b      	ldr	r3, [r3, #16]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d104      	bne.n	80049ee <HAL_UART_Receive+0x9a>
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	22ff      	movs	r2, #255	@ 0xff
 80049e8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80049ec:	e01b      	b.n	8004a26 <HAL_UART_Receive+0xd2>
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	227f      	movs	r2, #127	@ 0x7f
 80049f2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80049f6:	e016      	b.n	8004a26 <HAL_UART_Receive+0xd2>
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a00:	d10d      	bne.n	8004a1e <HAL_UART_Receive+0xca>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d104      	bne.n	8004a14 <HAL_UART_Receive+0xc0>
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	227f      	movs	r2, #127	@ 0x7f
 8004a0e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004a12:	e008      	b.n	8004a26 <HAL_UART_Receive+0xd2>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	223f      	movs	r2, #63	@ 0x3f
 8004a18:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004a1c:	e003      	b.n	8004a26 <HAL_UART_Receive+0xd2>
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2200      	movs	r2, #0
 8004a22:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8004a2c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a36:	d108      	bne.n	8004a4a <HAL_UART_Receive+0xf6>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d104      	bne.n	8004a4a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004a40:	2300      	movs	r3, #0
 8004a42:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	61bb      	str	r3, [r7, #24]
 8004a48:	e003      	b.n	8004a52 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004a52:	e036      	b.n	8004ac2 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	2120      	movs	r1, #32
 8004a5e:	68f8      	ldr	r0, [r7, #12]
 8004a60:	f000 fff8 	bl	8005a54 <UART_WaitOnFlagUntilTimeout>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d005      	beq.n	8004a76 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2220      	movs	r2, #32
 8004a6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e032      	b.n	8004adc <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8004a76:	69fb      	ldr	r3, [r7, #28]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d10c      	bne.n	8004a96 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a82:	b29a      	uxth	r2, r3
 8004a84:	8a7b      	ldrh	r3, [r7, #18]
 8004a86:	4013      	ands	r3, r2
 8004a88:	b29a      	uxth	r2, r3
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	3302      	adds	r3, #2
 8004a92:	61bb      	str	r3, [r7, #24]
 8004a94:	e00c      	b.n	8004ab0 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a9c:	b2da      	uxtb	r2, r3
 8004a9e:	8a7b      	ldrh	r3, [r7, #18]
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	b2da      	uxtb	r2, r3
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	3301      	adds	r3, #1
 8004aae:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	3b01      	subs	r3, #1
 8004aba:	b29a      	uxth	r2, r3
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d1c2      	bne.n	8004a54 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2220      	movs	r2, #32
 8004ad2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	e000      	b.n	8004adc <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8004ada:	2302      	movs	r3, #2
  }
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3720      	adds	r7, #32
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ae4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ae8:	b092      	sub	sp, #72	@ 0x48
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004aee:	2300      	movs	r3, #0
 8004af0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	689a      	ldr	r2, [r3, #8]
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	431a      	orrs	r2, r3
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	431a      	orrs	r2, r3
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	69db      	ldr	r3, [r3, #28]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	4bbe      	ldr	r3, [pc, #760]	@ (8004e0c <UART_SetConfig+0x328>)
 8004b14:	4013      	ands	r3, r2
 8004b16:	697a      	ldr	r2, [r7, #20]
 8004b18:	6812      	ldr	r2, [r2, #0]
 8004b1a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004b1c:	430b      	orrs	r3, r1
 8004b1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	68da      	ldr	r2, [r3, #12]
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	430a      	orrs	r2, r1
 8004b34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	699b      	ldr	r3, [r3, #24]
 8004b3a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4ab3      	ldr	r2, [pc, #716]	@ (8004e10 <UART_SetConfig+0x32c>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d004      	beq.n	8004b50 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	6a1b      	ldr	r3, [r3, #32]
 8004b4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	689a      	ldr	r2, [r3, #8]
 8004b56:	4baf      	ldr	r3, [pc, #700]	@ (8004e14 <UART_SetConfig+0x330>)
 8004b58:	4013      	ands	r3, r2
 8004b5a:	697a      	ldr	r2, [r7, #20]
 8004b5c:	6812      	ldr	r2, [r2, #0]
 8004b5e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004b60:	430b      	orrs	r3, r1
 8004b62:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b6a:	f023 010f 	bic.w	r1, r3, #15
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	430a      	orrs	r2, r1
 8004b78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4aa6      	ldr	r2, [pc, #664]	@ (8004e18 <UART_SetConfig+0x334>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d177      	bne.n	8004c74 <UART_SetConfig+0x190>
 8004b84:	4ba5      	ldr	r3, [pc, #660]	@ (8004e1c <UART_SetConfig+0x338>)
 8004b86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b8c:	2b28      	cmp	r3, #40	@ 0x28
 8004b8e:	d86d      	bhi.n	8004c6c <UART_SetConfig+0x188>
 8004b90:	a201      	add	r2, pc, #4	@ (adr r2, 8004b98 <UART_SetConfig+0xb4>)
 8004b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b96:	bf00      	nop
 8004b98:	08004c3d 	.word	0x08004c3d
 8004b9c:	08004c6d 	.word	0x08004c6d
 8004ba0:	08004c6d 	.word	0x08004c6d
 8004ba4:	08004c6d 	.word	0x08004c6d
 8004ba8:	08004c6d 	.word	0x08004c6d
 8004bac:	08004c6d 	.word	0x08004c6d
 8004bb0:	08004c6d 	.word	0x08004c6d
 8004bb4:	08004c6d 	.word	0x08004c6d
 8004bb8:	08004c45 	.word	0x08004c45
 8004bbc:	08004c6d 	.word	0x08004c6d
 8004bc0:	08004c6d 	.word	0x08004c6d
 8004bc4:	08004c6d 	.word	0x08004c6d
 8004bc8:	08004c6d 	.word	0x08004c6d
 8004bcc:	08004c6d 	.word	0x08004c6d
 8004bd0:	08004c6d 	.word	0x08004c6d
 8004bd4:	08004c6d 	.word	0x08004c6d
 8004bd8:	08004c4d 	.word	0x08004c4d
 8004bdc:	08004c6d 	.word	0x08004c6d
 8004be0:	08004c6d 	.word	0x08004c6d
 8004be4:	08004c6d 	.word	0x08004c6d
 8004be8:	08004c6d 	.word	0x08004c6d
 8004bec:	08004c6d 	.word	0x08004c6d
 8004bf0:	08004c6d 	.word	0x08004c6d
 8004bf4:	08004c6d 	.word	0x08004c6d
 8004bf8:	08004c55 	.word	0x08004c55
 8004bfc:	08004c6d 	.word	0x08004c6d
 8004c00:	08004c6d 	.word	0x08004c6d
 8004c04:	08004c6d 	.word	0x08004c6d
 8004c08:	08004c6d 	.word	0x08004c6d
 8004c0c:	08004c6d 	.word	0x08004c6d
 8004c10:	08004c6d 	.word	0x08004c6d
 8004c14:	08004c6d 	.word	0x08004c6d
 8004c18:	08004c5d 	.word	0x08004c5d
 8004c1c:	08004c6d 	.word	0x08004c6d
 8004c20:	08004c6d 	.word	0x08004c6d
 8004c24:	08004c6d 	.word	0x08004c6d
 8004c28:	08004c6d 	.word	0x08004c6d
 8004c2c:	08004c6d 	.word	0x08004c6d
 8004c30:	08004c6d 	.word	0x08004c6d
 8004c34:	08004c6d 	.word	0x08004c6d
 8004c38:	08004c65 	.word	0x08004c65
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c42:	e326      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004c44:	2304      	movs	r3, #4
 8004c46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c4a:	e322      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004c4c:	2308      	movs	r3, #8
 8004c4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c52:	e31e      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004c54:	2310      	movs	r3, #16
 8004c56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c5a:	e31a      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004c5c:	2320      	movs	r3, #32
 8004c5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c62:	e316      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004c64:	2340      	movs	r3, #64	@ 0x40
 8004c66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c6a:	e312      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004c6c:	2380      	movs	r3, #128	@ 0x80
 8004c6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c72:	e30e      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a69      	ldr	r2, [pc, #420]	@ (8004e20 <UART_SetConfig+0x33c>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d130      	bne.n	8004ce0 <UART_SetConfig+0x1fc>
 8004c7e:	4b67      	ldr	r3, [pc, #412]	@ (8004e1c <UART_SetConfig+0x338>)
 8004c80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c82:	f003 0307 	and.w	r3, r3, #7
 8004c86:	2b05      	cmp	r3, #5
 8004c88:	d826      	bhi.n	8004cd8 <UART_SetConfig+0x1f4>
 8004c8a:	a201      	add	r2, pc, #4	@ (adr r2, 8004c90 <UART_SetConfig+0x1ac>)
 8004c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c90:	08004ca9 	.word	0x08004ca9
 8004c94:	08004cb1 	.word	0x08004cb1
 8004c98:	08004cb9 	.word	0x08004cb9
 8004c9c:	08004cc1 	.word	0x08004cc1
 8004ca0:	08004cc9 	.word	0x08004cc9
 8004ca4:	08004cd1 	.word	0x08004cd1
 8004ca8:	2300      	movs	r3, #0
 8004caa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cae:	e2f0      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004cb0:	2304      	movs	r3, #4
 8004cb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cb6:	e2ec      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004cb8:	2308      	movs	r3, #8
 8004cba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cbe:	e2e8      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004cc0:	2310      	movs	r3, #16
 8004cc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cc6:	e2e4      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004cc8:	2320      	movs	r3, #32
 8004cca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cce:	e2e0      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004cd0:	2340      	movs	r3, #64	@ 0x40
 8004cd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cd6:	e2dc      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004cd8:	2380      	movs	r3, #128	@ 0x80
 8004cda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cde:	e2d8      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a4f      	ldr	r2, [pc, #316]	@ (8004e24 <UART_SetConfig+0x340>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d130      	bne.n	8004d4c <UART_SetConfig+0x268>
 8004cea:	4b4c      	ldr	r3, [pc, #304]	@ (8004e1c <UART_SetConfig+0x338>)
 8004cec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cee:	f003 0307 	and.w	r3, r3, #7
 8004cf2:	2b05      	cmp	r3, #5
 8004cf4:	d826      	bhi.n	8004d44 <UART_SetConfig+0x260>
 8004cf6:	a201      	add	r2, pc, #4	@ (adr r2, 8004cfc <UART_SetConfig+0x218>)
 8004cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cfc:	08004d15 	.word	0x08004d15
 8004d00:	08004d1d 	.word	0x08004d1d
 8004d04:	08004d25 	.word	0x08004d25
 8004d08:	08004d2d 	.word	0x08004d2d
 8004d0c:	08004d35 	.word	0x08004d35
 8004d10:	08004d3d 	.word	0x08004d3d
 8004d14:	2300      	movs	r3, #0
 8004d16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d1a:	e2ba      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004d1c:	2304      	movs	r3, #4
 8004d1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d22:	e2b6      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004d24:	2308      	movs	r3, #8
 8004d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d2a:	e2b2      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004d2c:	2310      	movs	r3, #16
 8004d2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d32:	e2ae      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004d34:	2320      	movs	r3, #32
 8004d36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d3a:	e2aa      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004d3c:	2340      	movs	r3, #64	@ 0x40
 8004d3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d42:	e2a6      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004d44:	2380      	movs	r3, #128	@ 0x80
 8004d46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d4a:	e2a2      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a35      	ldr	r2, [pc, #212]	@ (8004e28 <UART_SetConfig+0x344>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d130      	bne.n	8004db8 <UART_SetConfig+0x2d4>
 8004d56:	4b31      	ldr	r3, [pc, #196]	@ (8004e1c <UART_SetConfig+0x338>)
 8004d58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d5a:	f003 0307 	and.w	r3, r3, #7
 8004d5e:	2b05      	cmp	r3, #5
 8004d60:	d826      	bhi.n	8004db0 <UART_SetConfig+0x2cc>
 8004d62:	a201      	add	r2, pc, #4	@ (adr r2, 8004d68 <UART_SetConfig+0x284>)
 8004d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d68:	08004d81 	.word	0x08004d81
 8004d6c:	08004d89 	.word	0x08004d89
 8004d70:	08004d91 	.word	0x08004d91
 8004d74:	08004d99 	.word	0x08004d99
 8004d78:	08004da1 	.word	0x08004da1
 8004d7c:	08004da9 	.word	0x08004da9
 8004d80:	2300      	movs	r3, #0
 8004d82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d86:	e284      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004d88:	2304      	movs	r3, #4
 8004d8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d8e:	e280      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004d90:	2308      	movs	r3, #8
 8004d92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d96:	e27c      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004d98:	2310      	movs	r3, #16
 8004d9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d9e:	e278      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004da0:	2320      	movs	r3, #32
 8004da2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004da6:	e274      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004da8:	2340      	movs	r3, #64	@ 0x40
 8004daa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004dae:	e270      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004db0:	2380      	movs	r3, #128	@ 0x80
 8004db2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004db6:	e26c      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a1b      	ldr	r2, [pc, #108]	@ (8004e2c <UART_SetConfig+0x348>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d142      	bne.n	8004e48 <UART_SetConfig+0x364>
 8004dc2:	4b16      	ldr	r3, [pc, #88]	@ (8004e1c <UART_SetConfig+0x338>)
 8004dc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dc6:	f003 0307 	and.w	r3, r3, #7
 8004dca:	2b05      	cmp	r3, #5
 8004dcc:	d838      	bhi.n	8004e40 <UART_SetConfig+0x35c>
 8004dce:	a201      	add	r2, pc, #4	@ (adr r2, 8004dd4 <UART_SetConfig+0x2f0>)
 8004dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dd4:	08004ded 	.word	0x08004ded
 8004dd8:	08004df5 	.word	0x08004df5
 8004ddc:	08004dfd 	.word	0x08004dfd
 8004de0:	08004e05 	.word	0x08004e05
 8004de4:	08004e31 	.word	0x08004e31
 8004de8:	08004e39 	.word	0x08004e39
 8004dec:	2300      	movs	r3, #0
 8004dee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004df2:	e24e      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004df4:	2304      	movs	r3, #4
 8004df6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004dfa:	e24a      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004dfc:	2308      	movs	r3, #8
 8004dfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e02:	e246      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004e04:	2310      	movs	r3, #16
 8004e06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e0a:	e242      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004e0c:	cfff69f3 	.word	0xcfff69f3
 8004e10:	58000c00 	.word	0x58000c00
 8004e14:	11fff4ff 	.word	0x11fff4ff
 8004e18:	40011000 	.word	0x40011000
 8004e1c:	58024400 	.word	0x58024400
 8004e20:	40004400 	.word	0x40004400
 8004e24:	40004800 	.word	0x40004800
 8004e28:	40004c00 	.word	0x40004c00
 8004e2c:	40005000 	.word	0x40005000
 8004e30:	2320      	movs	r3, #32
 8004e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e36:	e22c      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004e38:	2340      	movs	r3, #64	@ 0x40
 8004e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e3e:	e228      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004e40:	2380      	movs	r3, #128	@ 0x80
 8004e42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e46:	e224      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4ab1      	ldr	r2, [pc, #708]	@ (8005114 <UART_SetConfig+0x630>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d176      	bne.n	8004f40 <UART_SetConfig+0x45c>
 8004e52:	4bb1      	ldr	r3, [pc, #708]	@ (8005118 <UART_SetConfig+0x634>)
 8004e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e56:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e5a:	2b28      	cmp	r3, #40	@ 0x28
 8004e5c:	d86c      	bhi.n	8004f38 <UART_SetConfig+0x454>
 8004e5e:	a201      	add	r2, pc, #4	@ (adr r2, 8004e64 <UART_SetConfig+0x380>)
 8004e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e64:	08004f09 	.word	0x08004f09
 8004e68:	08004f39 	.word	0x08004f39
 8004e6c:	08004f39 	.word	0x08004f39
 8004e70:	08004f39 	.word	0x08004f39
 8004e74:	08004f39 	.word	0x08004f39
 8004e78:	08004f39 	.word	0x08004f39
 8004e7c:	08004f39 	.word	0x08004f39
 8004e80:	08004f39 	.word	0x08004f39
 8004e84:	08004f11 	.word	0x08004f11
 8004e88:	08004f39 	.word	0x08004f39
 8004e8c:	08004f39 	.word	0x08004f39
 8004e90:	08004f39 	.word	0x08004f39
 8004e94:	08004f39 	.word	0x08004f39
 8004e98:	08004f39 	.word	0x08004f39
 8004e9c:	08004f39 	.word	0x08004f39
 8004ea0:	08004f39 	.word	0x08004f39
 8004ea4:	08004f19 	.word	0x08004f19
 8004ea8:	08004f39 	.word	0x08004f39
 8004eac:	08004f39 	.word	0x08004f39
 8004eb0:	08004f39 	.word	0x08004f39
 8004eb4:	08004f39 	.word	0x08004f39
 8004eb8:	08004f39 	.word	0x08004f39
 8004ebc:	08004f39 	.word	0x08004f39
 8004ec0:	08004f39 	.word	0x08004f39
 8004ec4:	08004f21 	.word	0x08004f21
 8004ec8:	08004f39 	.word	0x08004f39
 8004ecc:	08004f39 	.word	0x08004f39
 8004ed0:	08004f39 	.word	0x08004f39
 8004ed4:	08004f39 	.word	0x08004f39
 8004ed8:	08004f39 	.word	0x08004f39
 8004edc:	08004f39 	.word	0x08004f39
 8004ee0:	08004f39 	.word	0x08004f39
 8004ee4:	08004f29 	.word	0x08004f29
 8004ee8:	08004f39 	.word	0x08004f39
 8004eec:	08004f39 	.word	0x08004f39
 8004ef0:	08004f39 	.word	0x08004f39
 8004ef4:	08004f39 	.word	0x08004f39
 8004ef8:	08004f39 	.word	0x08004f39
 8004efc:	08004f39 	.word	0x08004f39
 8004f00:	08004f39 	.word	0x08004f39
 8004f04:	08004f31 	.word	0x08004f31
 8004f08:	2301      	movs	r3, #1
 8004f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f0e:	e1c0      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004f10:	2304      	movs	r3, #4
 8004f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f16:	e1bc      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004f18:	2308      	movs	r3, #8
 8004f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f1e:	e1b8      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004f20:	2310      	movs	r3, #16
 8004f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f26:	e1b4      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004f28:	2320      	movs	r3, #32
 8004f2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f2e:	e1b0      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004f30:	2340      	movs	r3, #64	@ 0x40
 8004f32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f36:	e1ac      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004f38:	2380      	movs	r3, #128	@ 0x80
 8004f3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f3e:	e1a8      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a75      	ldr	r2, [pc, #468]	@ (800511c <UART_SetConfig+0x638>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d130      	bne.n	8004fac <UART_SetConfig+0x4c8>
 8004f4a:	4b73      	ldr	r3, [pc, #460]	@ (8005118 <UART_SetConfig+0x634>)
 8004f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f4e:	f003 0307 	and.w	r3, r3, #7
 8004f52:	2b05      	cmp	r3, #5
 8004f54:	d826      	bhi.n	8004fa4 <UART_SetConfig+0x4c0>
 8004f56:	a201      	add	r2, pc, #4	@ (adr r2, 8004f5c <UART_SetConfig+0x478>)
 8004f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f5c:	08004f75 	.word	0x08004f75
 8004f60:	08004f7d 	.word	0x08004f7d
 8004f64:	08004f85 	.word	0x08004f85
 8004f68:	08004f8d 	.word	0x08004f8d
 8004f6c:	08004f95 	.word	0x08004f95
 8004f70:	08004f9d 	.word	0x08004f9d
 8004f74:	2300      	movs	r3, #0
 8004f76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f7a:	e18a      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004f7c:	2304      	movs	r3, #4
 8004f7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f82:	e186      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004f84:	2308      	movs	r3, #8
 8004f86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f8a:	e182      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004f8c:	2310      	movs	r3, #16
 8004f8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f92:	e17e      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004f94:	2320      	movs	r3, #32
 8004f96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f9a:	e17a      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004f9c:	2340      	movs	r3, #64	@ 0x40
 8004f9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fa2:	e176      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004fa4:	2380      	movs	r3, #128	@ 0x80
 8004fa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004faa:	e172      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a5b      	ldr	r2, [pc, #364]	@ (8005120 <UART_SetConfig+0x63c>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d130      	bne.n	8005018 <UART_SetConfig+0x534>
 8004fb6:	4b58      	ldr	r3, [pc, #352]	@ (8005118 <UART_SetConfig+0x634>)
 8004fb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fba:	f003 0307 	and.w	r3, r3, #7
 8004fbe:	2b05      	cmp	r3, #5
 8004fc0:	d826      	bhi.n	8005010 <UART_SetConfig+0x52c>
 8004fc2:	a201      	add	r2, pc, #4	@ (adr r2, 8004fc8 <UART_SetConfig+0x4e4>)
 8004fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fc8:	08004fe1 	.word	0x08004fe1
 8004fcc:	08004fe9 	.word	0x08004fe9
 8004fd0:	08004ff1 	.word	0x08004ff1
 8004fd4:	08004ff9 	.word	0x08004ff9
 8004fd8:	08005001 	.word	0x08005001
 8004fdc:	08005009 	.word	0x08005009
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fe6:	e154      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004fe8:	2304      	movs	r3, #4
 8004fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fee:	e150      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004ff0:	2308      	movs	r3, #8
 8004ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ff6:	e14c      	b.n	8005292 <UART_SetConfig+0x7ae>
 8004ff8:	2310      	movs	r3, #16
 8004ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ffe:	e148      	b.n	8005292 <UART_SetConfig+0x7ae>
 8005000:	2320      	movs	r3, #32
 8005002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005006:	e144      	b.n	8005292 <UART_SetConfig+0x7ae>
 8005008:	2340      	movs	r3, #64	@ 0x40
 800500a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800500e:	e140      	b.n	8005292 <UART_SetConfig+0x7ae>
 8005010:	2380      	movs	r3, #128	@ 0x80
 8005012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005016:	e13c      	b.n	8005292 <UART_SetConfig+0x7ae>
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a41      	ldr	r2, [pc, #260]	@ (8005124 <UART_SetConfig+0x640>)
 800501e:	4293      	cmp	r3, r2
 8005020:	f040 8082 	bne.w	8005128 <UART_SetConfig+0x644>
 8005024:	4b3c      	ldr	r3, [pc, #240]	@ (8005118 <UART_SetConfig+0x634>)
 8005026:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005028:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800502c:	2b28      	cmp	r3, #40	@ 0x28
 800502e:	d86d      	bhi.n	800510c <UART_SetConfig+0x628>
 8005030:	a201      	add	r2, pc, #4	@ (adr r2, 8005038 <UART_SetConfig+0x554>)
 8005032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005036:	bf00      	nop
 8005038:	080050dd 	.word	0x080050dd
 800503c:	0800510d 	.word	0x0800510d
 8005040:	0800510d 	.word	0x0800510d
 8005044:	0800510d 	.word	0x0800510d
 8005048:	0800510d 	.word	0x0800510d
 800504c:	0800510d 	.word	0x0800510d
 8005050:	0800510d 	.word	0x0800510d
 8005054:	0800510d 	.word	0x0800510d
 8005058:	080050e5 	.word	0x080050e5
 800505c:	0800510d 	.word	0x0800510d
 8005060:	0800510d 	.word	0x0800510d
 8005064:	0800510d 	.word	0x0800510d
 8005068:	0800510d 	.word	0x0800510d
 800506c:	0800510d 	.word	0x0800510d
 8005070:	0800510d 	.word	0x0800510d
 8005074:	0800510d 	.word	0x0800510d
 8005078:	080050ed 	.word	0x080050ed
 800507c:	0800510d 	.word	0x0800510d
 8005080:	0800510d 	.word	0x0800510d
 8005084:	0800510d 	.word	0x0800510d
 8005088:	0800510d 	.word	0x0800510d
 800508c:	0800510d 	.word	0x0800510d
 8005090:	0800510d 	.word	0x0800510d
 8005094:	0800510d 	.word	0x0800510d
 8005098:	080050f5 	.word	0x080050f5
 800509c:	0800510d 	.word	0x0800510d
 80050a0:	0800510d 	.word	0x0800510d
 80050a4:	0800510d 	.word	0x0800510d
 80050a8:	0800510d 	.word	0x0800510d
 80050ac:	0800510d 	.word	0x0800510d
 80050b0:	0800510d 	.word	0x0800510d
 80050b4:	0800510d 	.word	0x0800510d
 80050b8:	080050fd 	.word	0x080050fd
 80050bc:	0800510d 	.word	0x0800510d
 80050c0:	0800510d 	.word	0x0800510d
 80050c4:	0800510d 	.word	0x0800510d
 80050c8:	0800510d 	.word	0x0800510d
 80050cc:	0800510d 	.word	0x0800510d
 80050d0:	0800510d 	.word	0x0800510d
 80050d4:	0800510d 	.word	0x0800510d
 80050d8:	08005105 	.word	0x08005105
 80050dc:	2301      	movs	r3, #1
 80050de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050e2:	e0d6      	b.n	8005292 <UART_SetConfig+0x7ae>
 80050e4:	2304      	movs	r3, #4
 80050e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050ea:	e0d2      	b.n	8005292 <UART_SetConfig+0x7ae>
 80050ec:	2308      	movs	r3, #8
 80050ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050f2:	e0ce      	b.n	8005292 <UART_SetConfig+0x7ae>
 80050f4:	2310      	movs	r3, #16
 80050f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050fa:	e0ca      	b.n	8005292 <UART_SetConfig+0x7ae>
 80050fc:	2320      	movs	r3, #32
 80050fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005102:	e0c6      	b.n	8005292 <UART_SetConfig+0x7ae>
 8005104:	2340      	movs	r3, #64	@ 0x40
 8005106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800510a:	e0c2      	b.n	8005292 <UART_SetConfig+0x7ae>
 800510c:	2380      	movs	r3, #128	@ 0x80
 800510e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005112:	e0be      	b.n	8005292 <UART_SetConfig+0x7ae>
 8005114:	40011400 	.word	0x40011400
 8005118:	58024400 	.word	0x58024400
 800511c:	40007800 	.word	0x40007800
 8005120:	40007c00 	.word	0x40007c00
 8005124:	40011800 	.word	0x40011800
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4aad      	ldr	r2, [pc, #692]	@ (80053e4 <UART_SetConfig+0x900>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d176      	bne.n	8005220 <UART_SetConfig+0x73c>
 8005132:	4bad      	ldr	r3, [pc, #692]	@ (80053e8 <UART_SetConfig+0x904>)
 8005134:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005136:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800513a:	2b28      	cmp	r3, #40	@ 0x28
 800513c:	d86c      	bhi.n	8005218 <UART_SetConfig+0x734>
 800513e:	a201      	add	r2, pc, #4	@ (adr r2, 8005144 <UART_SetConfig+0x660>)
 8005140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005144:	080051e9 	.word	0x080051e9
 8005148:	08005219 	.word	0x08005219
 800514c:	08005219 	.word	0x08005219
 8005150:	08005219 	.word	0x08005219
 8005154:	08005219 	.word	0x08005219
 8005158:	08005219 	.word	0x08005219
 800515c:	08005219 	.word	0x08005219
 8005160:	08005219 	.word	0x08005219
 8005164:	080051f1 	.word	0x080051f1
 8005168:	08005219 	.word	0x08005219
 800516c:	08005219 	.word	0x08005219
 8005170:	08005219 	.word	0x08005219
 8005174:	08005219 	.word	0x08005219
 8005178:	08005219 	.word	0x08005219
 800517c:	08005219 	.word	0x08005219
 8005180:	08005219 	.word	0x08005219
 8005184:	080051f9 	.word	0x080051f9
 8005188:	08005219 	.word	0x08005219
 800518c:	08005219 	.word	0x08005219
 8005190:	08005219 	.word	0x08005219
 8005194:	08005219 	.word	0x08005219
 8005198:	08005219 	.word	0x08005219
 800519c:	08005219 	.word	0x08005219
 80051a0:	08005219 	.word	0x08005219
 80051a4:	08005201 	.word	0x08005201
 80051a8:	08005219 	.word	0x08005219
 80051ac:	08005219 	.word	0x08005219
 80051b0:	08005219 	.word	0x08005219
 80051b4:	08005219 	.word	0x08005219
 80051b8:	08005219 	.word	0x08005219
 80051bc:	08005219 	.word	0x08005219
 80051c0:	08005219 	.word	0x08005219
 80051c4:	08005209 	.word	0x08005209
 80051c8:	08005219 	.word	0x08005219
 80051cc:	08005219 	.word	0x08005219
 80051d0:	08005219 	.word	0x08005219
 80051d4:	08005219 	.word	0x08005219
 80051d8:	08005219 	.word	0x08005219
 80051dc:	08005219 	.word	0x08005219
 80051e0:	08005219 	.word	0x08005219
 80051e4:	08005211 	.word	0x08005211
 80051e8:	2301      	movs	r3, #1
 80051ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051ee:	e050      	b.n	8005292 <UART_SetConfig+0x7ae>
 80051f0:	2304      	movs	r3, #4
 80051f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051f6:	e04c      	b.n	8005292 <UART_SetConfig+0x7ae>
 80051f8:	2308      	movs	r3, #8
 80051fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051fe:	e048      	b.n	8005292 <UART_SetConfig+0x7ae>
 8005200:	2310      	movs	r3, #16
 8005202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005206:	e044      	b.n	8005292 <UART_SetConfig+0x7ae>
 8005208:	2320      	movs	r3, #32
 800520a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800520e:	e040      	b.n	8005292 <UART_SetConfig+0x7ae>
 8005210:	2340      	movs	r3, #64	@ 0x40
 8005212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005216:	e03c      	b.n	8005292 <UART_SetConfig+0x7ae>
 8005218:	2380      	movs	r3, #128	@ 0x80
 800521a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800521e:	e038      	b.n	8005292 <UART_SetConfig+0x7ae>
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a71      	ldr	r2, [pc, #452]	@ (80053ec <UART_SetConfig+0x908>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d130      	bne.n	800528c <UART_SetConfig+0x7a8>
 800522a:	4b6f      	ldr	r3, [pc, #444]	@ (80053e8 <UART_SetConfig+0x904>)
 800522c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800522e:	f003 0307 	and.w	r3, r3, #7
 8005232:	2b05      	cmp	r3, #5
 8005234:	d826      	bhi.n	8005284 <UART_SetConfig+0x7a0>
 8005236:	a201      	add	r2, pc, #4	@ (adr r2, 800523c <UART_SetConfig+0x758>)
 8005238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800523c:	08005255 	.word	0x08005255
 8005240:	0800525d 	.word	0x0800525d
 8005244:	08005265 	.word	0x08005265
 8005248:	0800526d 	.word	0x0800526d
 800524c:	08005275 	.word	0x08005275
 8005250:	0800527d 	.word	0x0800527d
 8005254:	2302      	movs	r3, #2
 8005256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800525a:	e01a      	b.n	8005292 <UART_SetConfig+0x7ae>
 800525c:	2304      	movs	r3, #4
 800525e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005262:	e016      	b.n	8005292 <UART_SetConfig+0x7ae>
 8005264:	2308      	movs	r3, #8
 8005266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800526a:	e012      	b.n	8005292 <UART_SetConfig+0x7ae>
 800526c:	2310      	movs	r3, #16
 800526e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005272:	e00e      	b.n	8005292 <UART_SetConfig+0x7ae>
 8005274:	2320      	movs	r3, #32
 8005276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800527a:	e00a      	b.n	8005292 <UART_SetConfig+0x7ae>
 800527c:	2340      	movs	r3, #64	@ 0x40
 800527e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005282:	e006      	b.n	8005292 <UART_SetConfig+0x7ae>
 8005284:	2380      	movs	r3, #128	@ 0x80
 8005286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800528a:	e002      	b.n	8005292 <UART_SetConfig+0x7ae>
 800528c:	2380      	movs	r3, #128	@ 0x80
 800528e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a55      	ldr	r2, [pc, #340]	@ (80053ec <UART_SetConfig+0x908>)
 8005298:	4293      	cmp	r3, r2
 800529a:	f040 80f8 	bne.w	800548e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800529e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80052a2:	2b20      	cmp	r3, #32
 80052a4:	dc46      	bgt.n	8005334 <UART_SetConfig+0x850>
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	db75      	blt.n	8005396 <UART_SetConfig+0x8b2>
 80052aa:	3b02      	subs	r3, #2
 80052ac:	2b1e      	cmp	r3, #30
 80052ae:	d872      	bhi.n	8005396 <UART_SetConfig+0x8b2>
 80052b0:	a201      	add	r2, pc, #4	@ (adr r2, 80052b8 <UART_SetConfig+0x7d4>)
 80052b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052b6:	bf00      	nop
 80052b8:	0800533b 	.word	0x0800533b
 80052bc:	08005397 	.word	0x08005397
 80052c0:	08005343 	.word	0x08005343
 80052c4:	08005397 	.word	0x08005397
 80052c8:	08005397 	.word	0x08005397
 80052cc:	08005397 	.word	0x08005397
 80052d0:	08005353 	.word	0x08005353
 80052d4:	08005397 	.word	0x08005397
 80052d8:	08005397 	.word	0x08005397
 80052dc:	08005397 	.word	0x08005397
 80052e0:	08005397 	.word	0x08005397
 80052e4:	08005397 	.word	0x08005397
 80052e8:	08005397 	.word	0x08005397
 80052ec:	08005397 	.word	0x08005397
 80052f0:	08005363 	.word	0x08005363
 80052f4:	08005397 	.word	0x08005397
 80052f8:	08005397 	.word	0x08005397
 80052fc:	08005397 	.word	0x08005397
 8005300:	08005397 	.word	0x08005397
 8005304:	08005397 	.word	0x08005397
 8005308:	08005397 	.word	0x08005397
 800530c:	08005397 	.word	0x08005397
 8005310:	08005397 	.word	0x08005397
 8005314:	08005397 	.word	0x08005397
 8005318:	08005397 	.word	0x08005397
 800531c:	08005397 	.word	0x08005397
 8005320:	08005397 	.word	0x08005397
 8005324:	08005397 	.word	0x08005397
 8005328:	08005397 	.word	0x08005397
 800532c:	08005397 	.word	0x08005397
 8005330:	08005389 	.word	0x08005389
 8005334:	2b40      	cmp	r3, #64	@ 0x40
 8005336:	d02a      	beq.n	800538e <UART_SetConfig+0x8aa>
 8005338:	e02d      	b.n	8005396 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800533a:	f7fe fe0b 	bl	8003f54 <HAL_RCCEx_GetD3PCLK1Freq>
 800533e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005340:	e02f      	b.n	80053a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005342:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005346:	4618      	mov	r0, r3
 8005348:	f7fe fe1a 	bl	8003f80 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800534c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800534e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005350:	e027      	b.n	80053a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005352:	f107 0318 	add.w	r3, r7, #24
 8005356:	4618      	mov	r0, r3
 8005358:	f7fe ff66 	bl	8004228 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800535c:	69fb      	ldr	r3, [r7, #28]
 800535e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005360:	e01f      	b.n	80053a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005362:	4b21      	ldr	r3, [pc, #132]	@ (80053e8 <UART_SetConfig+0x904>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 0320 	and.w	r3, r3, #32
 800536a:	2b00      	cmp	r3, #0
 800536c:	d009      	beq.n	8005382 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800536e:	4b1e      	ldr	r3, [pc, #120]	@ (80053e8 <UART_SetConfig+0x904>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	08db      	lsrs	r3, r3, #3
 8005374:	f003 0303 	and.w	r3, r3, #3
 8005378:	4a1d      	ldr	r2, [pc, #116]	@ (80053f0 <UART_SetConfig+0x90c>)
 800537a:	fa22 f303 	lsr.w	r3, r2, r3
 800537e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005380:	e00f      	b.n	80053a2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005382:	4b1b      	ldr	r3, [pc, #108]	@ (80053f0 <UART_SetConfig+0x90c>)
 8005384:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005386:	e00c      	b.n	80053a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005388:	4b1a      	ldr	r3, [pc, #104]	@ (80053f4 <UART_SetConfig+0x910>)
 800538a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800538c:	e009      	b.n	80053a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800538e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005392:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005394:	e005      	b.n	80053a2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005396:	2300      	movs	r3, #0
 8005398:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80053a0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80053a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	f000 81ee 	beq.w	8005786 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ae:	4a12      	ldr	r2, [pc, #72]	@ (80053f8 <UART_SetConfig+0x914>)
 80053b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80053b4:	461a      	mov	r2, r3
 80053b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80053bc:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	685a      	ldr	r2, [r3, #4]
 80053c2:	4613      	mov	r3, r2
 80053c4:	005b      	lsls	r3, r3, #1
 80053c6:	4413      	add	r3, r2
 80053c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053ca:	429a      	cmp	r2, r3
 80053cc:	d305      	bcc.n	80053da <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80053d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d910      	bls.n	80053fc <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80053e0:	e1d1      	b.n	8005786 <UART_SetConfig+0xca2>
 80053e2:	bf00      	nop
 80053e4:	40011c00 	.word	0x40011c00
 80053e8:	58024400 	.word	0x58024400
 80053ec:	58000c00 	.word	0x58000c00
 80053f0:	03d09000 	.word	0x03d09000
 80053f4:	003d0900 	.word	0x003d0900
 80053f8:	08005e90 	.word	0x08005e90
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80053fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053fe:	2200      	movs	r2, #0
 8005400:	60bb      	str	r3, [r7, #8]
 8005402:	60fa      	str	r2, [r7, #12]
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005408:	4ac0      	ldr	r2, [pc, #768]	@ (800570c <UART_SetConfig+0xc28>)
 800540a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800540e:	b29b      	uxth	r3, r3
 8005410:	2200      	movs	r2, #0
 8005412:	603b      	str	r3, [r7, #0]
 8005414:	607a      	str	r2, [r7, #4]
 8005416:	e9d7 2300 	ldrd	r2, r3, [r7]
 800541a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800541e:	f7fa ff75 	bl	800030c <__aeabi_uldivmod>
 8005422:	4602      	mov	r2, r0
 8005424:	460b      	mov	r3, r1
 8005426:	4610      	mov	r0, r2
 8005428:	4619      	mov	r1, r3
 800542a:	f04f 0200 	mov.w	r2, #0
 800542e:	f04f 0300 	mov.w	r3, #0
 8005432:	020b      	lsls	r3, r1, #8
 8005434:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005438:	0202      	lsls	r2, r0, #8
 800543a:	6979      	ldr	r1, [r7, #20]
 800543c:	6849      	ldr	r1, [r1, #4]
 800543e:	0849      	lsrs	r1, r1, #1
 8005440:	2000      	movs	r0, #0
 8005442:	460c      	mov	r4, r1
 8005444:	4605      	mov	r5, r0
 8005446:	eb12 0804 	adds.w	r8, r2, r4
 800544a:	eb43 0905 	adc.w	r9, r3, r5
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	469a      	mov	sl, r3
 8005456:	4693      	mov	fp, r2
 8005458:	4652      	mov	r2, sl
 800545a:	465b      	mov	r3, fp
 800545c:	4640      	mov	r0, r8
 800545e:	4649      	mov	r1, r9
 8005460:	f7fa ff54 	bl	800030c <__aeabi_uldivmod>
 8005464:	4602      	mov	r2, r0
 8005466:	460b      	mov	r3, r1
 8005468:	4613      	mov	r3, r2
 800546a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800546c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800546e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005472:	d308      	bcc.n	8005486 <UART_SetConfig+0x9a2>
 8005474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005476:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800547a:	d204      	bcs.n	8005486 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005482:	60da      	str	r2, [r3, #12]
 8005484:	e17f      	b.n	8005786 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800548c:	e17b      	b.n	8005786 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	69db      	ldr	r3, [r3, #28]
 8005492:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005496:	f040 80bd 	bne.w	8005614 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800549a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800549e:	2b20      	cmp	r3, #32
 80054a0:	dc48      	bgt.n	8005534 <UART_SetConfig+0xa50>
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	db7b      	blt.n	800559e <UART_SetConfig+0xaba>
 80054a6:	2b20      	cmp	r3, #32
 80054a8:	d879      	bhi.n	800559e <UART_SetConfig+0xaba>
 80054aa:	a201      	add	r2, pc, #4	@ (adr r2, 80054b0 <UART_SetConfig+0x9cc>)
 80054ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054b0:	0800553b 	.word	0x0800553b
 80054b4:	08005543 	.word	0x08005543
 80054b8:	0800559f 	.word	0x0800559f
 80054bc:	0800559f 	.word	0x0800559f
 80054c0:	0800554b 	.word	0x0800554b
 80054c4:	0800559f 	.word	0x0800559f
 80054c8:	0800559f 	.word	0x0800559f
 80054cc:	0800559f 	.word	0x0800559f
 80054d0:	0800555b 	.word	0x0800555b
 80054d4:	0800559f 	.word	0x0800559f
 80054d8:	0800559f 	.word	0x0800559f
 80054dc:	0800559f 	.word	0x0800559f
 80054e0:	0800559f 	.word	0x0800559f
 80054e4:	0800559f 	.word	0x0800559f
 80054e8:	0800559f 	.word	0x0800559f
 80054ec:	0800559f 	.word	0x0800559f
 80054f0:	0800556b 	.word	0x0800556b
 80054f4:	0800559f 	.word	0x0800559f
 80054f8:	0800559f 	.word	0x0800559f
 80054fc:	0800559f 	.word	0x0800559f
 8005500:	0800559f 	.word	0x0800559f
 8005504:	0800559f 	.word	0x0800559f
 8005508:	0800559f 	.word	0x0800559f
 800550c:	0800559f 	.word	0x0800559f
 8005510:	0800559f 	.word	0x0800559f
 8005514:	0800559f 	.word	0x0800559f
 8005518:	0800559f 	.word	0x0800559f
 800551c:	0800559f 	.word	0x0800559f
 8005520:	0800559f 	.word	0x0800559f
 8005524:	0800559f 	.word	0x0800559f
 8005528:	0800559f 	.word	0x0800559f
 800552c:	0800559f 	.word	0x0800559f
 8005530:	08005591 	.word	0x08005591
 8005534:	2b40      	cmp	r3, #64	@ 0x40
 8005536:	d02e      	beq.n	8005596 <UART_SetConfig+0xab2>
 8005538:	e031      	b.n	800559e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800553a:	f7fd fb3f 	bl	8002bbc <HAL_RCC_GetPCLK1Freq>
 800553e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005540:	e033      	b.n	80055aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005542:	f7fd fb51 	bl	8002be8 <HAL_RCC_GetPCLK2Freq>
 8005546:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005548:	e02f      	b.n	80055aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800554a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800554e:	4618      	mov	r0, r3
 8005550:	f7fe fd16 	bl	8003f80 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005556:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005558:	e027      	b.n	80055aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800555a:	f107 0318 	add.w	r3, r7, #24
 800555e:	4618      	mov	r0, r3
 8005560:	f7fe fe62 	bl	8004228 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005568:	e01f      	b.n	80055aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800556a:	4b69      	ldr	r3, [pc, #420]	@ (8005710 <UART_SetConfig+0xc2c>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 0320 	and.w	r3, r3, #32
 8005572:	2b00      	cmp	r3, #0
 8005574:	d009      	beq.n	800558a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005576:	4b66      	ldr	r3, [pc, #408]	@ (8005710 <UART_SetConfig+0xc2c>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	08db      	lsrs	r3, r3, #3
 800557c:	f003 0303 	and.w	r3, r3, #3
 8005580:	4a64      	ldr	r2, [pc, #400]	@ (8005714 <UART_SetConfig+0xc30>)
 8005582:	fa22 f303 	lsr.w	r3, r2, r3
 8005586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005588:	e00f      	b.n	80055aa <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800558a:	4b62      	ldr	r3, [pc, #392]	@ (8005714 <UART_SetConfig+0xc30>)
 800558c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800558e:	e00c      	b.n	80055aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005590:	4b61      	ldr	r3, [pc, #388]	@ (8005718 <UART_SetConfig+0xc34>)
 8005592:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005594:	e009      	b.n	80055aa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005596:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800559a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800559c:	e005      	b.n	80055aa <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800559e:	2300      	movs	r3, #0
 80055a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80055a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80055aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	f000 80ea 	beq.w	8005786 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b6:	4a55      	ldr	r2, [pc, #340]	@ (800570c <UART_SetConfig+0xc28>)
 80055b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055bc:	461a      	mov	r2, r3
 80055be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80055c4:	005a      	lsls	r2, r3, #1
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	085b      	lsrs	r3, r3, #1
 80055cc:	441a      	add	r2, r3
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80055d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055da:	2b0f      	cmp	r3, #15
 80055dc:	d916      	bls.n	800560c <UART_SetConfig+0xb28>
 80055de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055e4:	d212      	bcs.n	800560c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80055e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055e8:	b29b      	uxth	r3, r3
 80055ea:	f023 030f 	bic.w	r3, r3, #15
 80055ee:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80055f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055f2:	085b      	lsrs	r3, r3, #1
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	f003 0307 	and.w	r3, r3, #7
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80055fe:	4313      	orrs	r3, r2
 8005600:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005608:	60da      	str	r2, [r3, #12]
 800560a:	e0bc      	b.n	8005786 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005612:	e0b8      	b.n	8005786 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005614:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005618:	2b20      	cmp	r3, #32
 800561a:	dc4b      	bgt.n	80056b4 <UART_SetConfig+0xbd0>
 800561c:	2b00      	cmp	r3, #0
 800561e:	f2c0 8087 	blt.w	8005730 <UART_SetConfig+0xc4c>
 8005622:	2b20      	cmp	r3, #32
 8005624:	f200 8084 	bhi.w	8005730 <UART_SetConfig+0xc4c>
 8005628:	a201      	add	r2, pc, #4	@ (adr r2, 8005630 <UART_SetConfig+0xb4c>)
 800562a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800562e:	bf00      	nop
 8005630:	080056bb 	.word	0x080056bb
 8005634:	080056c3 	.word	0x080056c3
 8005638:	08005731 	.word	0x08005731
 800563c:	08005731 	.word	0x08005731
 8005640:	080056cb 	.word	0x080056cb
 8005644:	08005731 	.word	0x08005731
 8005648:	08005731 	.word	0x08005731
 800564c:	08005731 	.word	0x08005731
 8005650:	080056db 	.word	0x080056db
 8005654:	08005731 	.word	0x08005731
 8005658:	08005731 	.word	0x08005731
 800565c:	08005731 	.word	0x08005731
 8005660:	08005731 	.word	0x08005731
 8005664:	08005731 	.word	0x08005731
 8005668:	08005731 	.word	0x08005731
 800566c:	08005731 	.word	0x08005731
 8005670:	080056eb 	.word	0x080056eb
 8005674:	08005731 	.word	0x08005731
 8005678:	08005731 	.word	0x08005731
 800567c:	08005731 	.word	0x08005731
 8005680:	08005731 	.word	0x08005731
 8005684:	08005731 	.word	0x08005731
 8005688:	08005731 	.word	0x08005731
 800568c:	08005731 	.word	0x08005731
 8005690:	08005731 	.word	0x08005731
 8005694:	08005731 	.word	0x08005731
 8005698:	08005731 	.word	0x08005731
 800569c:	08005731 	.word	0x08005731
 80056a0:	08005731 	.word	0x08005731
 80056a4:	08005731 	.word	0x08005731
 80056a8:	08005731 	.word	0x08005731
 80056ac:	08005731 	.word	0x08005731
 80056b0:	08005723 	.word	0x08005723
 80056b4:	2b40      	cmp	r3, #64	@ 0x40
 80056b6:	d037      	beq.n	8005728 <UART_SetConfig+0xc44>
 80056b8:	e03a      	b.n	8005730 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056ba:	f7fd fa7f 	bl	8002bbc <HAL_RCC_GetPCLK1Freq>
 80056be:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80056c0:	e03c      	b.n	800573c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80056c2:	f7fd fa91 	bl	8002be8 <HAL_RCC_GetPCLK2Freq>
 80056c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80056c8:	e038      	b.n	800573c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80056ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80056ce:	4618      	mov	r0, r3
 80056d0:	f7fe fc56 	bl	8003f80 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80056d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056d8:	e030      	b.n	800573c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80056da:	f107 0318 	add.w	r3, r7, #24
 80056de:	4618      	mov	r0, r3
 80056e0:	f7fe fda2 	bl	8004228 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056e8:	e028      	b.n	800573c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056ea:	4b09      	ldr	r3, [pc, #36]	@ (8005710 <UART_SetConfig+0xc2c>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0320 	and.w	r3, r3, #32
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d012      	beq.n	800571c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80056f6:	4b06      	ldr	r3, [pc, #24]	@ (8005710 <UART_SetConfig+0xc2c>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	08db      	lsrs	r3, r3, #3
 80056fc:	f003 0303 	and.w	r3, r3, #3
 8005700:	4a04      	ldr	r2, [pc, #16]	@ (8005714 <UART_SetConfig+0xc30>)
 8005702:	fa22 f303 	lsr.w	r3, r2, r3
 8005706:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005708:	e018      	b.n	800573c <UART_SetConfig+0xc58>
 800570a:	bf00      	nop
 800570c:	08005e90 	.word	0x08005e90
 8005710:	58024400 	.word	0x58024400
 8005714:	03d09000 	.word	0x03d09000
 8005718:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800571c:	4b24      	ldr	r3, [pc, #144]	@ (80057b0 <UART_SetConfig+0xccc>)
 800571e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005720:	e00c      	b.n	800573c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005722:	4b24      	ldr	r3, [pc, #144]	@ (80057b4 <UART_SetConfig+0xcd0>)
 8005724:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005726:	e009      	b.n	800573c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005728:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800572c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800572e:	e005      	b.n	800573c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8005730:	2300      	movs	r3, #0
 8005732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800573a:	bf00      	nop
    }

    if (pclk != 0U)
 800573c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800573e:	2b00      	cmp	r3, #0
 8005740:	d021      	beq.n	8005786 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005746:	4a1c      	ldr	r2, [pc, #112]	@ (80057b8 <UART_SetConfig+0xcd4>)
 8005748:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800574c:	461a      	mov	r2, r3
 800574e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005750:	fbb3 f2f2 	udiv	r2, r3, r2
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	085b      	lsrs	r3, r3, #1
 800575a:	441a      	add	r2, r3
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	fbb2 f3f3 	udiv	r3, r2, r3
 8005764:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005768:	2b0f      	cmp	r3, #15
 800576a:	d909      	bls.n	8005780 <UART_SetConfig+0xc9c>
 800576c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800576e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005772:	d205      	bcs.n	8005780 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005776:	b29a      	uxth	r2, r3
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	60da      	str	r2, [r3, #12]
 800577e:	e002      	b.n	8005786 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	2201      	movs	r2, #1
 800578a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	2201      	movs	r2, #1
 8005792:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	2200      	movs	r2, #0
 800579a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	2200      	movs	r2, #0
 80057a0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80057a2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3748      	adds	r7, #72	@ 0x48
 80057aa:	46bd      	mov	sp, r7
 80057ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057b0:	03d09000 	.word	0x03d09000
 80057b4:	003d0900 	.word	0x003d0900
 80057b8:	08005e90 	.word	0x08005e90

080057bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80057bc:	b480      	push	{r7}
 80057be:	b083      	sub	sp, #12
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057c8:	f003 0308 	and.w	r3, r3, #8
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d00a      	beq.n	80057e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	430a      	orrs	r2, r1
 80057e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ea:	f003 0301 	and.w	r3, r3, #1
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00a      	beq.n	8005808 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	430a      	orrs	r2, r1
 8005806:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800580c:	f003 0302 	and.w	r3, r3, #2
 8005810:	2b00      	cmp	r3, #0
 8005812:	d00a      	beq.n	800582a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	430a      	orrs	r2, r1
 8005828:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800582e:	f003 0304 	and.w	r3, r3, #4
 8005832:	2b00      	cmp	r3, #0
 8005834:	d00a      	beq.n	800584c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	430a      	orrs	r2, r1
 800584a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005850:	f003 0310 	and.w	r3, r3, #16
 8005854:	2b00      	cmp	r3, #0
 8005856:	d00a      	beq.n	800586e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	430a      	orrs	r2, r1
 800586c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005872:	f003 0320 	and.w	r3, r3, #32
 8005876:	2b00      	cmp	r3, #0
 8005878:	d00a      	beq.n	8005890 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	430a      	orrs	r2, r1
 800588e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005894:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005898:	2b00      	cmp	r3, #0
 800589a:	d01a      	beq.n	80058d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	430a      	orrs	r2, r1
 80058b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058ba:	d10a      	bne.n	80058d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	430a      	orrs	r2, r1
 80058d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d00a      	beq.n	80058f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	430a      	orrs	r2, r1
 80058f2:	605a      	str	r2, [r3, #4]
  }
}
 80058f4:	bf00      	nop
 80058f6:	370c      	adds	r7, #12
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr

08005900 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b098      	sub	sp, #96	@ 0x60
 8005904:	af02      	add	r7, sp, #8
 8005906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2200      	movs	r2, #0
 800590c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005910:	f7fb fe02 	bl	8001518 <HAL_GetTick>
 8005914:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f003 0308 	and.w	r3, r3, #8
 8005920:	2b08      	cmp	r3, #8
 8005922:	d12f      	bne.n	8005984 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005924:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005928:	9300      	str	r3, [sp, #0]
 800592a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800592c:	2200      	movs	r2, #0
 800592e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f000 f88e 	bl	8005a54 <UART_WaitOnFlagUntilTimeout>
 8005938:	4603      	mov	r3, r0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d022      	beq.n	8005984 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005946:	e853 3f00 	ldrex	r3, [r3]
 800594a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800594c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800594e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005952:	653b      	str	r3, [r7, #80]	@ 0x50
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	461a      	mov	r2, r3
 800595a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800595c:	647b      	str	r3, [r7, #68]	@ 0x44
 800595e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005960:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005962:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005964:	e841 2300 	strex	r3, r2, [r1]
 8005968:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800596a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800596c:	2b00      	cmp	r3, #0
 800596e:	d1e6      	bne.n	800593e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2220      	movs	r2, #32
 8005974:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005980:	2303      	movs	r3, #3
 8005982:	e063      	b.n	8005a4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 0304 	and.w	r3, r3, #4
 800598e:	2b04      	cmp	r3, #4
 8005990:	d149      	bne.n	8005a26 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005992:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005996:	9300      	str	r3, [sp, #0]
 8005998:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800599a:	2200      	movs	r2, #0
 800599c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f000 f857 	bl	8005a54 <UART_WaitOnFlagUntilTimeout>
 80059a6:	4603      	mov	r3, r0
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d03c      	beq.n	8005a26 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b4:	e853 3f00 	ldrex	r3, [r3]
 80059b8:	623b      	str	r3, [r7, #32]
   return(result);
 80059ba:	6a3b      	ldr	r3, [r7, #32]
 80059bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	461a      	mov	r2, r3
 80059c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80059cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059d2:	e841 2300 	strex	r3, r2, [r1]
 80059d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80059d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d1e6      	bne.n	80059ac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	3308      	adds	r3, #8
 80059e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	e853 3f00 	ldrex	r3, [r3]
 80059ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f023 0301 	bic.w	r3, r3, #1
 80059f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	3308      	adds	r3, #8
 80059fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059fe:	61fa      	str	r2, [r7, #28]
 8005a00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a02:	69b9      	ldr	r1, [r7, #24]
 8005a04:	69fa      	ldr	r2, [r7, #28]
 8005a06:	e841 2300 	strex	r3, r2, [r1]
 8005a0a:	617b      	str	r3, [r7, #20]
   return(result);
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d1e5      	bne.n	80059de <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2220      	movs	r2, #32
 8005a16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a22:	2303      	movs	r3, #3
 8005a24:	e012      	b.n	8005a4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2220      	movs	r2, #32
 8005a2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2220      	movs	r2, #32
 8005a32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005a4a:	2300      	movs	r3, #0
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3758      	adds	r7, #88	@ 0x58
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b084      	sub	sp, #16
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	60f8      	str	r0, [r7, #12]
 8005a5c:	60b9      	str	r1, [r7, #8]
 8005a5e:	603b      	str	r3, [r7, #0]
 8005a60:	4613      	mov	r3, r2
 8005a62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a64:	e04f      	b.n	8005b06 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a6c:	d04b      	beq.n	8005b06 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a6e:	f7fb fd53 	bl	8001518 <HAL_GetTick>
 8005a72:	4602      	mov	r2, r0
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	69ba      	ldr	r2, [r7, #24]
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d302      	bcc.n	8005a84 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d101      	bne.n	8005a88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a84:	2303      	movs	r3, #3
 8005a86:	e04e      	b.n	8005b26 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f003 0304 	and.w	r3, r3, #4
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d037      	beq.n	8005b06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	2b80      	cmp	r3, #128	@ 0x80
 8005a9a:	d034      	beq.n	8005b06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	2b40      	cmp	r3, #64	@ 0x40
 8005aa0:	d031      	beq.n	8005b06 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	69db      	ldr	r3, [r3, #28]
 8005aa8:	f003 0308 	and.w	r3, r3, #8
 8005aac:	2b08      	cmp	r3, #8
 8005aae:	d110      	bne.n	8005ad2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	2208      	movs	r2, #8
 8005ab6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ab8:	68f8      	ldr	r0, [r7, #12]
 8005aba:	f000 f839 	bl	8005b30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2208      	movs	r2, #8
 8005ac2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e029      	b.n	8005b26 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	69db      	ldr	r3, [r3, #28]
 8005ad8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005adc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ae0:	d111      	bne.n	8005b06 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005aea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005aec:	68f8      	ldr	r0, [r7, #12]
 8005aee:	f000 f81f 	bl	8005b30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2220      	movs	r2, #32
 8005af6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005b02:	2303      	movs	r3, #3
 8005b04:	e00f      	b.n	8005b26 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	69da      	ldr	r2, [r3, #28]
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	4013      	ands	r3, r2
 8005b10:	68ba      	ldr	r2, [r7, #8]
 8005b12:	429a      	cmp	r2, r3
 8005b14:	bf0c      	ite	eq
 8005b16:	2301      	moveq	r3, #1
 8005b18:	2300      	movne	r3, #0
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	79fb      	ldrb	r3, [r7, #7]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d0a0      	beq.n	8005a66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3710      	adds	r7, #16
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}
	...

08005b30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b095      	sub	sp, #84	@ 0x54
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b40:	e853 3f00 	ldrex	r3, [r3]
 8005b44:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	461a      	mov	r2, r3
 8005b54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b56:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b58:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b5e:	e841 2300 	strex	r3, r2, [r1]
 8005b62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d1e6      	bne.n	8005b38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	3308      	adds	r3, #8
 8005b70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b72:	6a3b      	ldr	r3, [r7, #32]
 8005b74:	e853 3f00 	ldrex	r3, [r3]
 8005b78:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b7a:	69fa      	ldr	r2, [r7, #28]
 8005b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8005bf8 <UART_EndRxTransfer+0xc8>)
 8005b7e:	4013      	ands	r3, r2
 8005b80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	3308      	adds	r3, #8
 8005b88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b92:	e841 2300 	strex	r3, r2, [r1]
 8005b96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d1e5      	bne.n	8005b6a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d118      	bne.n	8005bd8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	e853 3f00 	ldrex	r3, [r3]
 8005bb2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	f023 0310 	bic.w	r3, r3, #16
 8005bba:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	461a      	mov	r2, r3
 8005bc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005bc4:	61bb      	str	r3, [r7, #24]
 8005bc6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc8:	6979      	ldr	r1, [r7, #20]
 8005bca:	69ba      	ldr	r2, [r7, #24]
 8005bcc:	e841 2300 	strex	r3, r2, [r1]
 8005bd0:	613b      	str	r3, [r7, #16]
   return(result);
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d1e6      	bne.n	8005ba6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2220      	movs	r2, #32
 8005bdc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005bec:	bf00      	nop
 8005bee:	3754      	adds	r7, #84	@ 0x54
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf6:	4770      	bx	lr
 8005bf8:	effffffe 	.word	0xeffffffe

08005bfc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b085      	sub	sp, #20
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d101      	bne.n	8005c12 <HAL_UARTEx_DisableFifoMode+0x16>
 8005c0e:	2302      	movs	r3, #2
 8005c10:	e027      	b.n	8005c62 <HAL_UARTEx_DisableFifoMode+0x66>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2201      	movs	r2, #1
 8005c16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2224      	movs	r2, #36	@ 0x24
 8005c1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f022 0201 	bic.w	r2, r2, #1
 8005c38:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005c40:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2220      	movs	r2, #32
 8005c54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c60:	2300      	movs	r3, #0
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3714      	adds	r7, #20
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr

08005c6e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c6e:	b580      	push	{r7, lr}
 8005c70:	b084      	sub	sp, #16
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	6078      	str	r0, [r7, #4]
 8005c76:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d101      	bne.n	8005c86 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005c82:	2302      	movs	r3, #2
 8005c84:	e02d      	b.n	8005ce2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2201      	movs	r2, #1
 8005c8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2224      	movs	r2, #36	@ 0x24
 8005c92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f022 0201 	bic.w	r2, r2, #1
 8005cac:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	683a      	ldr	r2, [r7, #0]
 8005cbe:	430a      	orrs	r2, r1
 8005cc0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f000 f850 	bl	8005d68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2220      	movs	r2, #32
 8005cd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ce0:	2300      	movs	r3, #0
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3710      	adds	r7, #16
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}

08005cea <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005cea:	b580      	push	{r7, lr}
 8005cec:	b084      	sub	sp, #16
 8005cee:	af00      	add	r7, sp, #0
 8005cf0:	6078      	str	r0, [r7, #4]
 8005cf2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d101      	bne.n	8005d02 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005cfe:	2302      	movs	r3, #2
 8005d00:	e02d      	b.n	8005d5e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2201      	movs	r2, #1
 8005d06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2224      	movs	r2, #36	@ 0x24
 8005d0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f022 0201 	bic.w	r2, r2, #1
 8005d28:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	683a      	ldr	r2, [r7, #0]
 8005d3a:	430a      	orrs	r2, r1
 8005d3c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 f812 	bl	8005d68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2220      	movs	r2, #32
 8005d50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2200      	movs	r2, #0
 8005d58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3710      	adds	r7, #16
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
	...

08005d68 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b085      	sub	sp, #20
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d108      	bne.n	8005d8a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005d88:	e031      	b.n	8005dee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005d8a:	2310      	movs	r3, #16
 8005d8c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005d8e:	2310      	movs	r3, #16
 8005d90:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	0e5b      	lsrs	r3, r3, #25
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	f003 0307 	and.w	r3, r3, #7
 8005da0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	0f5b      	lsrs	r3, r3, #29
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	f003 0307 	and.w	r3, r3, #7
 8005db0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005db2:	7bbb      	ldrb	r3, [r7, #14]
 8005db4:	7b3a      	ldrb	r2, [r7, #12]
 8005db6:	4911      	ldr	r1, [pc, #68]	@ (8005dfc <UARTEx_SetNbDataToProcess+0x94>)
 8005db8:	5c8a      	ldrb	r2, [r1, r2]
 8005dba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005dbe:	7b3a      	ldrb	r2, [r7, #12]
 8005dc0:	490f      	ldr	r1, [pc, #60]	@ (8005e00 <UARTEx_SetNbDataToProcess+0x98>)
 8005dc2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005dc4:	fb93 f3f2 	sdiv	r3, r3, r2
 8005dc8:	b29a      	uxth	r2, r3
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005dd0:	7bfb      	ldrb	r3, [r7, #15]
 8005dd2:	7b7a      	ldrb	r2, [r7, #13]
 8005dd4:	4909      	ldr	r1, [pc, #36]	@ (8005dfc <UARTEx_SetNbDataToProcess+0x94>)
 8005dd6:	5c8a      	ldrb	r2, [r1, r2]
 8005dd8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005ddc:	7b7a      	ldrb	r2, [r7, #13]
 8005dde:	4908      	ldr	r1, [pc, #32]	@ (8005e00 <UARTEx_SetNbDataToProcess+0x98>)
 8005de0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005de2:	fb93 f3f2 	sdiv	r3, r3, r2
 8005de6:	b29a      	uxth	r2, r3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005dee:	bf00      	nop
 8005df0:	3714      	adds	r7, #20
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr
 8005dfa:	bf00      	nop
 8005dfc:	08005ea8 	.word	0x08005ea8
 8005e00:	08005eb0 	.word	0x08005eb0

08005e04 <memset>:
 8005e04:	4402      	add	r2, r0
 8005e06:	4603      	mov	r3, r0
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d100      	bne.n	8005e0e <memset+0xa>
 8005e0c:	4770      	bx	lr
 8005e0e:	f803 1b01 	strb.w	r1, [r3], #1
 8005e12:	e7f9      	b.n	8005e08 <memset+0x4>

08005e14 <__libc_init_array>:
 8005e14:	b570      	push	{r4, r5, r6, lr}
 8005e16:	4d0d      	ldr	r5, [pc, #52]	@ (8005e4c <__libc_init_array+0x38>)
 8005e18:	4c0d      	ldr	r4, [pc, #52]	@ (8005e50 <__libc_init_array+0x3c>)
 8005e1a:	1b64      	subs	r4, r4, r5
 8005e1c:	10a4      	asrs	r4, r4, #2
 8005e1e:	2600      	movs	r6, #0
 8005e20:	42a6      	cmp	r6, r4
 8005e22:	d109      	bne.n	8005e38 <__libc_init_array+0x24>
 8005e24:	4d0b      	ldr	r5, [pc, #44]	@ (8005e54 <__libc_init_array+0x40>)
 8005e26:	4c0c      	ldr	r4, [pc, #48]	@ (8005e58 <__libc_init_array+0x44>)
 8005e28:	f000 f818 	bl	8005e5c <_init>
 8005e2c:	1b64      	subs	r4, r4, r5
 8005e2e:	10a4      	asrs	r4, r4, #2
 8005e30:	2600      	movs	r6, #0
 8005e32:	42a6      	cmp	r6, r4
 8005e34:	d105      	bne.n	8005e42 <__libc_init_array+0x2e>
 8005e36:	bd70      	pop	{r4, r5, r6, pc}
 8005e38:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e3c:	4798      	blx	r3
 8005e3e:	3601      	adds	r6, #1
 8005e40:	e7ee      	b.n	8005e20 <__libc_init_array+0xc>
 8005e42:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e46:	4798      	blx	r3
 8005e48:	3601      	adds	r6, #1
 8005e4a:	e7f2      	b.n	8005e32 <__libc_init_array+0x1e>
 8005e4c:	08005ec0 	.word	0x08005ec0
 8005e50:	08005ec0 	.word	0x08005ec0
 8005e54:	08005ec0 	.word	0x08005ec0
 8005e58:	08005ec4 	.word	0x08005ec4

08005e5c <_init>:
 8005e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e5e:	bf00      	nop
 8005e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e62:	bc08      	pop	{r3}
 8005e64:	469e      	mov	lr, r3
 8005e66:	4770      	bx	lr

08005e68 <_fini>:
 8005e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e6a:	bf00      	nop
 8005e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e6e:	bc08      	pop	{r3}
 8005e70:	469e      	mov	lr, r3
 8005e72:	4770      	bx	lr
