[[5.01 The von Neumann model of a computer system]]
[[5.02 Central processing unit (CPU) architecture]]
[[5.03 The system bus]]
[[5.04 Factors contributing to system performance]]
[[5.05 I&O ports]]
[[5.06 The fetch–execute (F–E) cycle]]
[[5.07 Register transfer notation]]
[[5.08 Interrupt handling]]

[[Part 1 - Theory fundamentals]]