// Seed: 1723854258
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 ();
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_2 #(
    parameter id_6 = 32'd86,
    parameter id_7 = 32'd14,
    parameter id_8 = 32'd55,
    parameter id_9 = 32'd12
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  logic [7:0] id_5;
  always @(posedge id_2 or posedge 1) id_5 = id_5[1+:1];
  defparam id_6.id_7 = id_3, id_8.id_9 = id_8; module_0(
      id_4, id_4, id_4, id_1
  );
  integer id_10 = id_8;
  wire id_11;
endmodule
