
Arduino_Atmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000020  00800200  00000ff8  0000108c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ff8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000015  00800220  00800220  000010ac  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000010ac  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000238  00000000  00000000  000010dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001876  00000000  00000000  00001314  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000c29  00000000  00000000  00002b8a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000010da  00000000  00000000  000037b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004bc  00000000  00000000  00004890  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000699  00000000  00000000  00004d4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d32  00000000  00000000  000053e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000198  00000000  00000000  00006117  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	2f c3       	rjmp	.+1630   	; 0x6fc <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	99 03       	fmulsu	r17, r17
  e6:	eb 03       	fmulsu	r22, r19
  e8:	eb 03       	fmulsu	r22, r19
  ea:	eb 03       	fmulsu	r22, r19
  ec:	eb 03       	fmulsu	r22, r19
  ee:	eb 03       	fmulsu	r22, r19
  f0:	eb 03       	fmulsu	r22, r19
  f2:	eb 03       	fmulsu	r22, r19
  f4:	99 03       	fmulsu	r17, r17
  f6:	eb 03       	fmulsu	r22, r19
  f8:	eb 03       	fmulsu	r22, r19
  fa:	eb 03       	fmulsu	r22, r19
  fc:	eb 03       	fmulsu	r22, r19
  fe:	eb 03       	fmulsu	r22, r19
 100:	eb 03       	fmulsu	r22, r19
 102:	eb 03       	fmulsu	r22, r19
 104:	9b 03       	fmulsu	r17, r19
 106:	eb 03       	fmulsu	r22, r19
 108:	eb 03       	fmulsu	r22, r19
 10a:	eb 03       	fmulsu	r22, r19
 10c:	eb 03       	fmulsu	r22, r19
 10e:	eb 03       	fmulsu	r22, r19
 110:	eb 03       	fmulsu	r22, r19
 112:	eb 03       	fmulsu	r22, r19
 114:	eb 03       	fmulsu	r22, r19
 116:	eb 03       	fmulsu	r22, r19
 118:	eb 03       	fmulsu	r22, r19
 11a:	eb 03       	fmulsu	r22, r19
 11c:	eb 03       	fmulsu	r22, r19
 11e:	eb 03       	fmulsu	r22, r19
 120:	eb 03       	fmulsu	r22, r19
 122:	eb 03       	fmulsu	r22, r19
 124:	9b 03       	fmulsu	r17, r19
 126:	eb 03       	fmulsu	r22, r19
 128:	eb 03       	fmulsu	r22, r19
 12a:	eb 03       	fmulsu	r22, r19
 12c:	eb 03       	fmulsu	r22, r19
 12e:	eb 03       	fmulsu	r22, r19
 130:	eb 03       	fmulsu	r22, r19
 132:	eb 03       	fmulsu	r22, r19
 134:	eb 03       	fmulsu	r22, r19
 136:	eb 03       	fmulsu	r22, r19
 138:	eb 03       	fmulsu	r22, r19
 13a:	eb 03       	fmulsu	r22, r19
 13c:	eb 03       	fmulsu	r22, r19
 13e:	eb 03       	fmulsu	r22, r19
 140:	eb 03       	fmulsu	r22, r19
 142:	eb 03       	fmulsu	r22, r19
 144:	e7 03       	fmuls	r22, r23
 146:	eb 03       	fmulsu	r22, r19
 148:	eb 03       	fmulsu	r22, r19
 14a:	eb 03       	fmulsu	r22, r19
 14c:	eb 03       	fmulsu	r22, r19
 14e:	eb 03       	fmulsu	r22, r19
 150:	eb 03       	fmulsu	r22, r19
 152:	eb 03       	fmulsu	r22, r19
 154:	c4 03       	fmuls	r20, r20
 156:	eb 03       	fmulsu	r22, r19
 158:	eb 03       	fmulsu	r22, r19
 15a:	eb 03       	fmulsu	r22, r19
 15c:	eb 03       	fmulsu	r22, r19
 15e:	eb 03       	fmulsu	r22, r19
 160:	eb 03       	fmulsu	r22, r19
 162:	eb 03       	fmulsu	r22, r19
 164:	eb 03       	fmulsu	r22, r19
 166:	eb 03       	fmulsu	r22, r19
 168:	eb 03       	fmulsu	r22, r19
 16a:	eb 03       	fmulsu	r22, r19
 16c:	eb 03       	fmulsu	r22, r19
 16e:	eb 03       	fmulsu	r22, r19
 170:	eb 03       	fmulsu	r22, r19
 172:	eb 03       	fmulsu	r22, r19
 174:	b8 03       	fmulsu	r19, r16
 176:	eb 03       	fmulsu	r22, r19
 178:	eb 03       	fmulsu	r22, r19
 17a:	eb 03       	fmulsu	r22, r19
 17c:	eb 03       	fmulsu	r22, r19
 17e:	eb 03       	fmulsu	r22, r19
 180:	eb 03       	fmulsu	r22, r19
 182:	eb 03       	fmulsu	r22, r19
 184:	d6 03       	fmuls	r21, r22

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e8 ef       	ldi	r30, 0xF8	; 248
 19e:	ff e0       	ldi	r31, 0x0F	; 15
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	a0 32       	cpi	r26, 0x20	; 32
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	a0 e2       	ldi	r26, 0x20	; 32
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	a5 33       	cpi	r26, 0x35	; 53
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	02 d0       	rcall	.+4      	; 0x1c6 <main>
 1c2:	18 c7       	rjmp	.+3632   	; 0xff4 <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <main>:




int main(void)
{
 1c6:	cf 93       	push	r28
 1c8:	df 93       	push	r29
 1ca:	cd b7       	in	r28, 0x3d	; 61
 1cc:	de b7       	in	r29, 0x3e	; 62
 1ce:	62 97       	sbiw	r28, 0x12	; 18
 1d0:	0f b6       	in	r0, 0x3f	; 63
 1d2:	f8 94       	cli
 1d4:	de bf       	out	0x3e, r29	; 62
 1d6:	0f be       	out	0x3f, r0	; 63
 1d8:	cd bf       	out	0x3d, r28	; 61
	UART_Init(MYUBRR);		
 1da:	87 e6       	ldi	r24, 0x67	; 103
 1dc:	90 e0       	ldi	r25, 0x00	; 0
 1de:	21 d3       	rcall	.+1602   	; 0x822 <UART_Init>
	printf("Atmega2560 start.\n");
 1e0:	89 e0       	ldi	r24, 0x09	; 9
 1e2:	92 e0       	ldi	r25, 0x02	; 2
 1e4:	92 d5       	rcall	.+2852   	; 0xd0a <puts>
	//ir_init();
	CAN_init();
 1e6:	21 d0       	rcall	.+66     	; 0x22a <CAN_init>
	motor_init();
 1e8:	77 d0       	rcall	.+238    	; 0x2d8 <motor_init>
	solenoid_init();
 1ea:	26 d2       	rcall	.+1100   	; 0x638 <solenoid_init>
	pwm_init();
 1ec:	ad d1       	rcall	.+858    	; 0x548 <pwm_init>
	
	int8_t rcv_data= 0;
	CAN_struct msg;
	
	while(1){
		rcv_CAN_message(&msg);
 1ee:	ce 01       	movw	r24, r28
 1f0:	01 96       	adiw	r24, 0x01	; 1
 1f2:	2d d0       	rcall	.+90     	; 0x24e <rcv_CAN_message>
		rcv_data=msg.data[0];
		//printf("Received ID: %i\n Received data: %i \n",msg.ID,rcv_data);
		if (msg.ID==SOLENOIDE_PUSH_ID){
 1f4:	89 81       	ldd	r24, Y+1	; 0x01
 1f6:	82 30       	cpi	r24, 0x02	; 2
 1f8:	11 f4       	brne	.+4      	; 0x1fe <main+0x38>
			push_solenoid();
 1fa:	29 d2       	rcall	.+1106   	; 0x64e <push_solenoid>
 1fc:	f8 cf       	rjmp	.-16     	; 0x1ee <main+0x28>
			
		}
		else if (msg.ID==JOYSTICK_ID){
 1fe:	81 30       	cpi	r24, 0x01	; 1
 200:	61 f4       	brne	.+24     	; 0x21a <main+0x54>
			int8_t temp_joy= msg.data[0];
 202:	1b 81       	ldd	r17, Y+3	; 0x03
			set_motor_dir(temp_joy);
 204:	81 2f       	mov	r24, r17
 206:	c4 d0       	rcall	.+392    	; 0x390 <set_motor_dir>
			uint8_t regulated_speed=speed_regulator(temp_joy, 0.01);
 208:	4a e0       	ldi	r20, 0x0A	; 10
 20a:	57 ed       	ldi	r21, 0xD7	; 215
 20c:	63 e2       	ldi	r22, 0x23	; 35
 20e:	7c e3       	ldi	r23, 0x3C	; 60
 210:	81 2f       	mov	r24, r17
 212:	f5 d0       	rcall	.+490    	; 0x3fe <speed_regulator>
			send_motor_speed(regulated_speed);
 214:	90 e0       	ldi	r25, 0x00	; 0
 216:	a7 d0       	rcall	.+334    	; 0x366 <send_motor_speed>
 218:	ea cf       	rjmp	.-44     	; 0x1ee <main+0x28>
			
		}
		else if(msg.ID==SLIDER_ID){
 21a:	83 30       	cpi	r24, 0x03	; 3
 21c:	41 f7       	brne	.-48     	; 0x1ee <main+0x28>
			printf("Hey\n");
 21e:	8b e1       	ldi	r24, 0x1B	; 27
 220:	92 e0       	ldi	r25, 0x02	; 2
 222:	73 d5       	rcall	.+2790   	; 0xd0a <puts>
			set_pwm_duty_cycle(msg.data[0]);
 224:	8b 81       	ldd	r24, Y+3	; 0x03
 226:	b7 d1       	rcall	.+878    	; 0x596 <set_pwm_duty_cycle>
 228:	e2 cf       	rjmp	.-60     	; 0x1ee <main+0x28>

0000022a <CAN_init>:
		write_MCP2515(MCP_TXB0_D0+i,(char)msg.data[i]);
	}

	/*REQUEST TO SEND*/
	request_to_send_MCP2515(0x01);// Setting the TXBnCTRL for buffer 0.
}
 22a:	e6 d0       	rcall	.+460    	; 0x3f8 <MCP2515_init>
 22c:	4f ef       	ldi	r20, 0xFF	; 255
 22e:	60 e6       	ldi	r22, 0x60	; 96
 230:	80 e6       	ldi	r24, 0x60	; 96
 232:	c9 d0       	rcall	.+402    	; 0x3c6 <bit_modify_MCP2515>
 234:	40 e0       	ldi	r20, 0x00	; 0
 236:	64 e0       	ldi	r22, 0x04	; 4
 238:	80 e6       	ldi	r24, 0x60	; 96
 23a:	c5 d0       	rcall	.+394    	; 0x3c6 <bit_modify_MCP2515>
 23c:	41 e0       	ldi	r20, 0x01	; 1
 23e:	65 e0       	ldi	r22, 0x05	; 5
 240:	8b e2       	ldi	r24, 0x2B	; 43
 242:	c1 d0       	rcall	.+386    	; 0x3c6 <bit_modify_MCP2515>
 244:	40 e0       	ldi	r20, 0x00	; 0
 246:	60 ef       	ldi	r22, 0xF0	; 240
 248:	8f e0       	ldi	r24, 0x0F	; 15
 24a:	bd c0       	rjmp	.+378    	; 0x3c6 <bit_modify_MCP2515>
 24c:	08 95       	ret

0000024e <rcv_CAN_message>:


void rcv_CAN_message(CAN_struct * msg){
 24e:	ef 92       	push	r14
 250:	ff 92       	push	r15
 252:	0f 93       	push	r16
 254:	1f 93       	push	r17
 256:	cf 93       	push	r28
 258:	df 93       	push	r29
 25a:	7c 01       	movw	r14, r24
	
	msg->data[0] = 0;
 25c:	fc 01       	movw	r30, r24
 25e:	13 82       	std	Z+3, r1	; 0x03
 260:	12 82       	std	Z+2, r1	; 0x02
	msg->ID = 0;
 262:	10 82       	st	Z, r1
	msg->length = 0;
 264:	11 82       	std	Z+1, r1	; 0x01
	
	//memset(&msg, 0, sizeof(CAN_struct));
	while (!(read_MCP2515(MCP_CANINTF) & (1<<RX0IF))) {} //wait for interrupt
 266:	8c e2       	ldi	r24, 0x2C	; 44
 268:	a1 d0       	rcall	.+322    	; 0x3ac <read_MCP2515>
 26a:	80 ff       	sbrs	r24, 0
 26c:	fc cf       	rjmp	.-8      	; 0x266 <rcv_CAN_message+0x18>
	
	msg->ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
 26e:	81 e6       	ldi	r24, 0x61	; 97
 270:	9d d0       	rcall	.+314    	; 0x3ac <read_MCP2515>
 272:	c8 2f       	mov	r28, r24
 274:	82 e6       	ldi	r24, 0x62	; 98
 276:	9a d0       	rcall	.+308    	; 0x3ac <read_MCP2515>
 278:	cc 0f       	add	r28, r28
 27a:	cc 0f       	add	r28, r28
 27c:	cc 0f       	add	r28, r28
 27e:	82 95       	swap	r24
 280:	86 95       	lsr	r24
 282:	87 70       	andi	r24, 0x07	; 7
 284:	c8 2b       	or	r28, r24
 286:	f7 01       	movw	r30, r14
 288:	c0 83       	st	Z, r28
	//printf("Message ID in receive-function%i\n", *msg_ID);
	msg->length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
 28a:	85 e6       	ldi	r24, 0x65	; 101
 28c:	8f d0       	rcall	.+286    	; 0x3ac <read_MCP2515>
 28e:	8f 70       	andi	r24, 0x0F	; 15
 290:	f7 01       	movw	r30, r14
 292:	81 83       	std	Z+1, r24	; 0x01
	
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg->length; i++){
 294:	88 23       	and	r24, r24
 296:	a9 f0       	breq	.+42     	; 0x2c2 <rcv_CAN_message+0x74>
 298:	87 01       	movw	r16, r14
 29a:	0e 5f       	subi	r16, 0xFE	; 254
 29c:	1f 4f       	sbci	r17, 0xFF	; 255
 29e:	c0 e0       	ldi	r28, 0x00	; 0
 2a0:	d0 e0       	ldi	r29, 0x00	; 0
		msg->data[i]= read_MCP2515(MCP_RXB0_D0+i);
 2a2:	8c 2f       	mov	r24, r28
 2a4:	8a 59       	subi	r24, 0x9A	; 154
 2a6:	82 d0       	rcall	.+260    	; 0x3ac <read_MCP2515>
 2a8:	28 2f       	mov	r18, r24
 2aa:	30 e0       	ldi	r19, 0x00	; 0
 2ac:	f8 01       	movw	r30, r16
 2ae:	21 93       	st	Z+, r18
 2b0:	31 93       	st	Z+, r19
 2b2:	8f 01       	movw	r16, r30
	//printf("Message ID in receive-function%i\n", *msg_ID);
	msg->length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
	
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg->length; i++){
 2b4:	21 96       	adiw	r28, 0x01	; 1
 2b6:	f7 01       	movw	r30, r14
 2b8:	21 81       	ldd	r18, Z+1	; 0x01
 2ba:	30 e0       	ldi	r19, 0x00	; 0
 2bc:	c2 17       	cp	r28, r18
 2be:	d3 07       	cpc	r29, r19
 2c0:	84 f3       	brlt	.-32     	; 0x2a2 <rcv_CAN_message+0x54>
		msg->data[i]= read_MCP2515(MCP_RXB0_D0+i);
	}
	
	//MUST clear RXB0IF after reading message
	bit_modify_MCP2515(MCP_CANINTF, (1<<RX0IF), 0x00);
 2c2:	40 e0       	ldi	r20, 0x00	; 0
 2c4:	61 e0       	ldi	r22, 0x01	; 1
 2c6:	8c e2       	ldi	r24, 0x2C	; 44
 2c8:	7e d0       	rcall	.+252    	; 0x3c6 <bit_modify_MCP2515>

	//printf("Message ID,data and length in receive-function %u , %d, %u \n", msg->ID,msg->data[0],msg->length);
		
	//return msg;

}
 2ca:	df 91       	pop	r29
 2cc:	cf 91       	pop	r28
 2ce:	1f 91       	pop	r17
 2d0:	0f 91       	pop	r16
 2d2:	ff 90       	pop	r15
 2d4:	ef 90       	pop	r14
 2d6:	08 95       	ret

000002d8 <motor_init>:
#define TWI_DAC_SLAVE_ADDR 0b01010000

/*motor baud rate is 115200*/

void motor_init(){
	TWI_Master_Initialise();
 2d8:	e5 d1       	rcall	.+970    	; 0x6a4 <TWI_Master_Initialise>
	CAN_init();
 2da:	a7 df       	rcall	.-178    	; 0x22a <CAN_init>
	DDRD |= (1<<SCL) | (1<<SDA);	//Set SCL and SDA as output. 
 2dc:	8a b1       	in	r24, 0x0a	; 10
 2de:	83 60       	ori	r24, 0x03	; 3
 2e0:	8a b9       	out	0x0a, r24	; 10
	DDRK =0x00; //set A as input. Used to read encoder data
 2e2:	10 92 07 01 	sts	0x0107, r1
	TWBR = 12;// Set SCK on TWI to 400kbps
 2e6:	8c e0       	ldi	r24, 0x0C	; 12
 2e8:	80 93 b8 00 	sts	0x00B8, r24
	
	DDRH= 0xFF; //setting all PINH to output.
 2ec:	8f ef       	ldi	r24, 0xFF	; 255
 2ee:	80 93 01 01 	sts	0x0101, r24
	PORTH|=(1<<EN)|(1<<DIR)|(1<<RSTn);
 2f2:	e2 e0       	ldi	r30, 0x02	; 2
 2f4:	f1 e0       	ldi	r31, 0x01	; 1
 2f6:	80 81       	ld	r24, Z
 2f8:	82 65       	ori	r24, 0x52	; 82
 2fa:	80 83       	st	Z, r24
	sei();
 2fc:	78 94       	sei
 2fe:	08 95       	ret

00000300 <read_encoder_input>:
}

int16_t read_encoder_input(){
	/*Read on MJ2*/
	
	PORTH&=~((1<<OEn)|(1<<SEL)); //Output enable to low to enable output of encode, set SEL low to get high byte
 300:	e2 e0       	ldi	r30, 0x02	; 2
 302:	f1 e0       	ldi	r31, 0x01	; 1
 304:	80 81       	ld	r24, Z
 306:	87 7d       	andi	r24, 0xD7	; 215
 308:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 30a:	2f ef       	ldi	r18, 0xFF	; 255
 30c:	39 ef       	ldi	r19, 0xF9	; 249
 30e:	40 e0       	ldi	r20, 0x00	; 0
 310:	21 50       	subi	r18, 0x01	; 1
 312:	30 40       	sbci	r19, 0x00	; 0
 314:	40 40       	sbci	r20, 0x00	; 0
 316:	e1 f7       	brne	.-8      	; 0x310 <read_encoder_input+0x10>
 318:	00 c0       	rjmp	.+0      	; 0x31a <read_encoder_input+0x1a>
 31a:	00 00       	nop
	_delay_ms(20); //delay about 20 ms
	int16_t motor_encoder_data= ((PINK&0xFF) <<8); // read MSB
 31c:	80 91 06 01 	lds	r24, 0x0106
 320:	90 e0       	ldi	r25, 0x00	; 0
 322:	98 2f       	mov	r25, r24
 324:	88 27       	eor	r24, r24
	PORTH|=(1<<SEL);
 326:	20 81       	ld	r18, Z
 328:	28 60       	ori	r18, 0x08	; 8
 32a:	20 83       	st	Z, r18
 32c:	ef ef       	ldi	r30, 0xFF	; 255
 32e:	f9 ef       	ldi	r31, 0xF9	; 249
 330:	20 e0       	ldi	r18, 0x00	; 0
 332:	e1 50       	subi	r30, 0x01	; 1
 334:	f0 40       	sbci	r31, 0x00	; 0
 336:	20 40       	sbci	r18, 0x00	; 0
 338:	e1 f7       	brne	.-8      	; 0x332 <read_encoder_input+0x32>
 33a:	00 c0       	rjmp	.+0      	; 0x33c <read_encoder_input+0x3c>
 33c:	00 00       	nop
	_delay_ms(20); //delay about 20 ms
	
	//printf("Motor encoder data : %i\n",motor_encoder_data);
	motor_encoder_data|= (PINK&0xFF); // read MSB
 33e:	20 91 06 01 	lds	r18, 0x0106
	
	PORTH&=~(1<<RSTn);//Toggle reset to start counting again
 342:	e2 e0       	ldi	r30, 0x02	; 2
 344:	f1 e0       	ldi	r31, 0x01	; 1
 346:	30 81       	ld	r19, Z
 348:	3f 7b       	andi	r19, 0xBF	; 191
 34a:	30 83       	st	Z, r19
 34c:	ef e1       	ldi	r30, 0x1F	; 31
 34e:	fe e4       	ldi	r31, 0x4E	; 78
 350:	31 97       	sbiw	r30, 0x01	; 1
 352:	f1 f7       	brne	.-4      	; 0x350 <read_encoder_input+0x50>
 354:	00 c0       	rjmp	.+0      	; 0x356 <read_encoder_input+0x56>
 356:	00 00       	nop
	_delay_ms(5); //delay about 20 ms
	PORTH|=(1<<RSTn)|(1<<OEn);//disable output from encoder
 358:	e2 e0       	ldi	r30, 0x02	; 2
 35a:	f1 e0       	ldi	r31, 0x01	; 1
 35c:	30 81       	ld	r19, Z
 35e:	30 66       	ori	r19, 0x60	; 96
 360:	30 83       	st	Z, r19

	//if (motor_encoder_data != 0) {printf("Motor encoder data : %i\n", motor_encoder_data);}
		
	return motor_encoder_data;	
}
 362:	82 2b       	or	r24, r18
 364:	08 95       	ret

00000366 <send_motor_speed>:

//int joy_samples[5] = {0,0,0,0,0};

void send_motor_speed(uint8_t speed_data){
 366:	cf 93       	push	r28
 368:	df 93       	push	r29
 36a:	00 d0       	rcall	.+0      	; 0x36c <send_motor_speed+0x6>
 36c:	1f 92       	push	r1
 36e:	cd b7       	in	r28, 0x3d	; 61
 370:	de b7       	in	r29, 0x3e	; 62
		
		//printf("Motor strength %i,\n",motor_strength);
		//printf("Position %i \n", rcv_msg_joy.data[0]);
		/*Send via TWI*/
		/*MAX520 DAC address is 00. Setting Read byte to 0. */
		messageBuf[0]=TWI_DAC_SLAVE_ADDR + 0;		//DAC address + readBit
 372:	90 e5       	ldi	r25, 0x50	; 80
 374:	99 83       	std	Y+1, r25	; 0x01
		messageBuf[1] = 0x00;             // The first byte is used for commands.
 376:	1a 82       	std	Y+2, r1	; 0x02
		//else{
		
			//PORTH&=~(1<<DIR);
		//	motor_strength= abs(motor_strength-255);// to scale 
	//	}
		messageBuf[2] =motor_strength;                         // The second byte is used for the data.
 378:	8b 83       	std	Y+3, r24	; 0x03
		//printf("Motor strength %i,\n",motor_strength);
		TWI_Start_Transceiver_With_Data(messageBuf,3);
 37a:	63 e0       	ldi	r22, 0x03	; 3
 37c:	ce 01       	movw	r24, r28
 37e:	01 96       	adiw	r24, 0x01	; 1
 380:	9b d1       	rcall	.+822    	; 0x6b8 <TWI_Start_Transceiver_With_Data>
	
	//}
}
 382:	0f 90       	pop	r0
 384:	0f 90       	pop	r0
 386:	0f 90       	pop	r0
 388:	0f 90       	pop	r0
 38a:	df 91       	pop	r29
 38c:	cf 91       	pop	r28
 38e:	08 95       	ret

00000390 <set_motor_dir>:
void set_motor_dir(int8_t input_joy){
	if (input_joy>0){
 390:	18 16       	cp	r1, r24
 392:	34 f4       	brge	.+12     	; 0x3a0 <set_motor_dir+0x10>
			PORTH|=(1<< DIR);
 394:	e2 e0       	ldi	r30, 0x02	; 2
 396:	f1 e0       	ldi	r31, 0x01	; 1
 398:	80 81       	ld	r24, Z
 39a:	82 60       	ori	r24, 0x02	; 2
 39c:	80 83       	st	Z, r24
 39e:	08 95       	ret
	}
	else{
		PORTH&=~(1<<DIR);
 3a0:	e2 e0       	ldi	r30, 0x02	; 2
 3a2:	f1 e0       	ldi	r31, 0x01	; 1
 3a4:	80 81       	ld	r24, Z
 3a6:	8d 7f       	andi	r24, 0xFD	; 253
 3a8:	80 83       	st	Z, r24
 3aa:	08 95       	ret

000003ac <read_MCP2515>:
	spi_chipselect_activate();
	/*if (out != repeat){
		return repeat;
	}*/
	return out;
}
 3ac:	cf 93       	push	r28
 3ae:	c8 2f       	mov	r28, r24
 3b0:	77 d1       	rcall	.+750    	; 0x6a0 <spi_chipselect_deactivate>
 3b2:	83 e0       	ldi	r24, 0x03	; 3
 3b4:	67 d1       	rcall	.+718    	; 0x684 <send_master_SPI>
 3b6:	8c 2f       	mov	r24, r28
 3b8:	65 d1       	rcall	.+714    	; 0x684 <send_master_SPI>
 3ba:	69 d1       	rcall	.+722    	; 0x68e <read_master_SPI>
 3bc:	c8 2f       	mov	r28, r24
 3be:	6e d1       	rcall	.+732    	; 0x69c <spi_chipselect_activate>
 3c0:	8c 2f       	mov	r24, r28
 3c2:	cf 91       	pop	r28
 3c4:	08 95       	ret

000003c6 <bit_modify_MCP2515>:

void bit_modify_MCP2515(char address, char mask_byte, char data){
 3c6:	1f 93       	push	r17
 3c8:	cf 93       	push	r28
 3ca:	df 93       	push	r29
 3cc:	18 2f       	mov	r17, r24
 3ce:	d6 2f       	mov	r29, r22
 3d0:	c4 2f       	mov	r28, r20
	spi_chipselect_deactivate();
 3d2:	66 d1       	rcall	.+716    	; 0x6a0 <spi_chipselect_deactivate>
	send_master_SPI(0x05);	//'bit modify' instruction.
 3d4:	85 e0       	ldi	r24, 0x05	; 5
 3d6:	56 d1       	rcall	.+684    	; 0x684 <send_master_SPI>
	send_master_SPI(address);
 3d8:	81 2f       	mov	r24, r17
 3da:	54 d1       	rcall	.+680    	; 0x684 <send_master_SPI>
	send_master_SPI(mask_byte);
 3dc:	8d 2f       	mov	r24, r29
 3de:	52 d1       	rcall	.+676    	; 0x684 <send_master_SPI>
	send_master_SPI(data);
 3e0:	8c 2f       	mov	r24, r28
 3e2:	50 d1       	rcall	.+672    	; 0x684 <send_master_SPI>
	spi_chipselect_activate();
 3e4:	5b d1       	rcall	.+694    	; 0x69c <spi_chipselect_activate>
}
 3e6:	df 91       	pop	r29
 3e8:	cf 91       	pop	r28
 3ea:	1f 91       	pop	r17
 3ec:	08 95       	ret

000003ee <reset_MCP2515>:

void reset_MCP2515(){
	spi_chipselect_deactivate();
 3ee:	58 d1       	rcall	.+688    	; 0x6a0 <spi_chipselect_deactivate>
	send_master_SPI(0xC0);	//'reset' instruction.
 3f0:	80 ec       	ldi	r24, 0xC0	; 192
 3f2:	48 d1       	rcall	.+656    	; 0x684 <send_master_SPI>
	spi_chipselect_activate();
 3f4:	53 c1       	rjmp	.+678    	; 0x69c <spi_chipselect_activate>
 3f6:	08 95       	ret

000003f8 <MCP2515_init>:
#include "MCP2515.h"



void MCP2515_init(){
	SPI_master_init();
 3f8:	3c d1       	rcall	.+632    	; 0x672 <SPI_master_init>
	reset_MCP2515();
 3fa:	f9 cf       	rjmp	.-14     	; 0x3ee <reset_MCP2515>
 3fc:	08 95       	ret

000003fe <speed_regulator>:

void set_encoder_max(int value){
	encoder_max = value;
}

uint8_t speed_regulator(int8_t input_joy, float t){
 3fe:	4f 92       	push	r4
 400:	5f 92       	push	r5
 402:	6f 92       	push	r6
 404:	7f 92       	push	r7
 406:	8f 92       	push	r8
 408:	9f 92       	push	r9
 40a:	af 92       	push	r10
 40c:	bf 92       	push	r11
 40e:	cf 92       	push	r12
 410:	df 92       	push	r13
 412:	ef 92       	push	r14
 414:	ff 92       	push	r15
 416:	1f 93       	push	r17
 418:	cf 93       	push	r28
 41a:	df 93       	push	r29
 41c:	18 2f       	mov	r17, r24
 41e:	2a 01       	movw	r4, r20
 420:	3b 01       	movw	r6, r22
	//printf("input_joy %i\n", input_joy);
	//int K_p = -10000;
	//int K_i = -10000;
	
	
	int16_t motor_pos = abs(read_encoder_input());
 422:	6e df       	rcall	.-292    	; 0x300 <read_encoder_input>
 424:	7c 01       	movw	r14, r24
	float e=0;
	if(abs(input_joy)<10){
 426:	89 e0       	ldi	r24, 0x09	; 9
 428:	81 0f       	add	r24, r17
 42a:	83 31       	cpi	r24, 0x13	; 19
 42c:	08 f4       	brcc	.+2      	; 0x430 <speed_regulator+0x32>
 42e:	79 c0       	rjmp	.+242    	; 0x522 <speed_regulator+0x124>
		return 0;
	}
	
	//printf("motor_pos %i, input_joy %i\n", motor_pos, input_joy);
	
	float joy_value = (100 - abs(input_joy)) * (encoder_max/100);
 430:	c0 91 06 02 	lds	r28, 0x0206
 434:	d0 91 07 02 	lds	r29, 0x0207
 438:	81 2f       	mov	r24, r17
 43a:	99 27       	eor	r25, r25
 43c:	87 fd       	sbrc	r24, 7
 43e:	90 95       	com	r25
 440:	99 23       	and	r25, r25
 442:	1c f4       	brge	.+6      	; 0x44a <speed_regulator+0x4c>
 444:	91 95       	neg	r25
 446:	81 95       	neg	r24
 448:	91 09       	sbc	r25, r1
 44a:	64 e6       	ldi	r22, 0x64	; 100
 44c:	70 e0       	ldi	r23, 0x00	; 0
 44e:	9b 01       	movw	r18, r22
 450:	28 1b       	sub	r18, r24
 452:	39 0b       	sbc	r19, r25
 454:	ce 01       	movw	r24, r28
 456:	dc d3       	rcall	.+1976   	; 0xc10 <__divmodhi4>
 458:	cb 01       	movw	r24, r22
 45a:	28 9f       	mul	r18, r24
 45c:	b0 01       	movw	r22, r0
 45e:	29 9f       	mul	r18, r25
 460:	70 0d       	add	r23, r0
 462:	38 9f       	mul	r19, r24
 464:	70 0d       	add	r23, r0
 466:	11 24       	eor	r1, r1
 468:	88 27       	eor	r24, r24
 46a:	77 fd       	sbrc	r23, 7
 46c:	80 95       	com	r24
 46e:	98 2f       	mov	r25, r24
 470:	e0 d2       	rcall	.+1472   	; 0xa32 <__floatsisf>
 472:	4b 01       	movw	r8, r22
 474:	5c 01       	movw	r10, r24
	//printf("input_joy %i\n", input_joy);
	//int K_p = -10000;
	//int K_i = -10000;
	
	
	int16_t motor_pos = abs(read_encoder_input());
 476:	b7 01       	movw	r22, r14
 478:	ff 20       	and	r15, r15
 47a:	24 f4       	brge	.+8      	; 0x484 <speed_regulator+0x86>
 47c:	66 27       	eor	r22, r22
 47e:	77 27       	eor	r23, r23
 480:	6e 19       	sub	r22, r14
 482:	7f 09       	sbc	r23, r15
	
	//printf("motor_pos %i, input_joy %i\n", motor_pos, input_joy);
	
	float joy_value = (100 - abs(input_joy)) * (encoder_max/100);
	
	e = joy_value - motor_pos; 
 484:	88 27       	eor	r24, r24
 486:	77 fd       	sbrc	r23, 7
 488:	80 95       	com	r24
 48a:	98 2f       	mov	r25, r24
 48c:	d2 d2       	rcall	.+1444   	; 0xa32 <__floatsisf>
 48e:	9b 01       	movw	r18, r22
 490:	ac 01       	movw	r20, r24
 492:	c5 01       	movw	r24, r10
 494:	b4 01       	movw	r22, r8
 496:	d2 d1       	rcall	.+932    	; 0x83c <__subsf3>
 498:	4b 01       	movw	r8, r22
 49a:	5c 01       	movw	r10, r24
	//printf("e: %i\n", e);
	
	float P = e*Kp;
	//printf("P: %d\n", P);
	
	float integrateError = e+previousError;
 49c:	20 91 20 02 	lds	r18, 0x0220
 4a0:	30 91 21 02 	lds	r19, 0x0221
 4a4:	40 91 22 02 	lds	r20, 0x0222
 4a8:	50 91 23 02 	lds	r21, 0x0223
 4ac:	c8 d1       	rcall	.+912    	; 0x83e <__addsf3>
 4ae:	6b 01       	movw	r12, r22
 4b0:	7c 01       	movw	r14, r24
	float I=t*integrateError * Ki;
	//integral += e * t;
	//printf("I: %d\n", integral);
	
	previousError += e;
 4b2:	60 93 20 02 	sts	0x0220, r22
 4b6:	70 93 21 02 	sts	0x0221, r23
 4ba:	80 93 22 02 	sts	0x0222, r24
 4be:	90 93 23 02 	sts	0x0223, r25
	float joy_value = (100 - abs(input_joy)) * (encoder_max/100);
	
	e = joy_value - motor_pos; 
	//printf("e: %i\n", e);
	
	float P = e*Kp;
 4c2:	2c ea       	ldi	r18, 0xAC	; 172
 4c4:	35 ec       	ldi	r19, 0xC5	; 197
 4c6:	47 e2       	ldi	r20, 0x27	; 39
 4c8:	57 eb       	ldi	r21, 0xB7	; 183
 4ca:	c5 01       	movw	r24, r10
 4cc:	b4 01       	movw	r22, r8
 4ce:	3d d3       	rcall	.+1658   	; 0xb4a <__mulsf3>
 4d0:	4b 01       	movw	r8, r22
 4d2:	5c 01       	movw	r10, r24
	//printf("P: %d\n", P);
	
	float integrateError = e+previousError;
	float I=t*integrateError * Ki;
 4d4:	a7 01       	movw	r20, r14
 4d6:	96 01       	movw	r18, r12
 4d8:	c3 01       	movw	r24, r6
 4da:	b2 01       	movw	r22, r4
 4dc:	36 d3       	rcall	.+1644   	; 0xb4a <__mulsf3>
 4de:	2a e0       	ldi	r18, 0x0A	; 10
 4e0:	37 ed       	ldi	r19, 0xD7	; 215
 4e2:	43 ea       	ldi	r20, 0xA3	; 163
 4e4:	5b eb       	ldi	r21, 0xBB	; 187
 4e6:	31 d3       	rcall	.+1634   	; 0xb4a <__mulsf3>
 4e8:	9b 01       	movw	r18, r22
 4ea:	ac 01       	movw	r20, r24
	
	previousError += e;
	
	//printf("motor_pos %i, joy_value %i\n", motor_pos, joy_value);
	//printf("K: %i %i\n", K_p, K_i);
	float u = P + I;
 4ec:	c5 01       	movw	r24, r10
 4ee:	b4 01       	movw	r22, r8
 4f0:	a6 d1       	rcall	.+844    	; 0x83e <__addsf3>
	//printf("u: %d\n", u);
	
	uint8_t out = abs(u) / (encoder_max/255);
 4f2:	bb d3       	rcall	.+1910   	; 0xc6a <abs>
 4f4:	9c 01       	movw	r18, r24
 4f6:	ce 01       	movw	r24, r28
 4f8:	6f ef       	ldi	r22, 0xFF	; 255
 4fa:	70 e0       	ldi	r23, 0x00	; 0
 4fc:	89 d3       	rcall	.+1810   	; 0xc10 <__divmodhi4>
 4fe:	c9 01       	movw	r24, r18
 500:	87 d3       	rcall	.+1806   	; 0xc10 <__divmodhi4>
	//out = abs(out);
	//printf("out %i\n", out);
	if (out > MAX_SPEED){
 502:	65 36       	cpi	r22, 0x65	; 101
 504:	80 f0       	brcs	.+32     	; 0x526 <speed_regulator+0x128>
		out = out/1.2;
 506:	77 27       	eor	r23, r23
 508:	88 27       	eor	r24, r24
 50a:	77 fd       	sbrc	r23, 7
 50c:	80 95       	com	r24
 50e:	98 2f       	mov	r25, r24
 510:	90 d2       	rcall	.+1312   	; 0xa32 <__floatsisf>
 512:	2a e9       	ldi	r18, 0x9A	; 154
 514:	39 e9       	ldi	r19, 0x99	; 153
 516:	49 e9       	ldi	r20, 0x99	; 153
 518:	5f e3       	ldi	r21, 0x3F	; 63
 51a:	f5 d1       	rcall	.+1002   	; 0x906 <__divsf3>
 51c:	5c d2       	rcall	.+1208   	; 0x9d6 <__fixunssfsi>
 51e:	86 2f       	mov	r24, r22
 520:	03 c0       	rjmp	.+6      	; 0x528 <speed_regulator+0x12a>
	
	
	int16_t motor_pos = abs(read_encoder_input());
	float e=0;
	if(abs(input_joy)<10){
		return 0;
 522:	80 e0       	ldi	r24, 0x00	; 0
 524:	01 c0       	rjmp	.+2      	; 0x528 <speed_regulator+0x12a>
	//printf("motor_pos %i, joy_value %i\n", motor_pos, joy_value);
	//printf("K: %i %i\n", K_p, K_i);
	float u = P + I;
	//printf("u: %d\n", u);
	
	uint8_t out = abs(u) / (encoder_max/255);
 526:	86 2f       	mov	r24, r22
	if (out > MAX_SPEED){
		out = out/1.2;
		//out = NICE_SPEED;
	}
	return out;
}
 528:	df 91       	pop	r29
 52a:	cf 91       	pop	r28
 52c:	1f 91       	pop	r17
 52e:	ff 90       	pop	r15
 530:	ef 90       	pop	r14
 532:	df 90       	pop	r13
 534:	cf 90       	pop	r12
 536:	bf 90       	pop	r11
 538:	af 90       	pop	r10
 53a:	9f 90       	pop	r9
 53c:	8f 90       	pop	r8
 53e:	7f 90       	pop	r7
 540:	6f 90       	pop	r6
 542:	5f 90       	pop	r5
 544:	4f 90       	pop	r4
 546:	08 95       	ret

00000548 <pwm_init>:

void pwm_init(){
	/* Set period to 20 ms. */
	//ICR1H = TIMER1_PERIOD & (0xFFFF << 8);
	//ICR1L = TIMER1_PERIOD & (0xFFFF << 0);
	ICR1 = TIMER1_PERIOD;
 548:	81 ee       	ldi	r24, 0xE1	; 225
 54a:	94 e0       	ldi	r25, 0x04	; 4
 54c:	90 93 87 00 	sts	0x0087, r25
 550:	80 93 86 00 	sts	0x0086, r24
	
	/* Initialize duty cycle to 1,5 ms for "neutral" position. */
	//OCR1AH = DUTY_CYCLE_NEUTRAL & (0xFFFF << 8);
	//OCR1AL = DUTY_CYCLE_NEUTRAL & (0xFFFF << 0);
	OCR1A = DUTY_CYCLE_CENTER;
 554:	8e e5       	ldi	r24, 0x5E	; 94
 556:	90 e0       	ldi	r25, 0x00	; 0
 558:	90 93 89 00 	sts	0x0089, r25
 55c:	80 93 88 00 	sts	0x0088, r24
	
	/* Set DDRB OC1A as output. */
	DDRB |= (1<<PB5);
 560:	25 9a       	sbi	0x04, 5	; 4
	
	/* Set Waveform Generation Mode 14 (fast PWM). */
	TCCR1A &= ~(1<<WGM10);
 562:	e0 e8       	ldi	r30, 0x80	; 128
 564:	f0 e0       	ldi	r31, 0x00	; 0
 566:	80 81       	ld	r24, Z
 568:	8e 7f       	andi	r24, 0xFE	; 254
 56a:	80 83       	st	Z, r24
	TCCR1A |= (1<<WGM11);
 56c:	80 81       	ld	r24, Z
 56e:	82 60       	ori	r24, 0x02	; 2
 570:	80 83       	st	Z, r24
	TCCR1B |= ((1<<WGM13) | (1<<WGM12));
 572:	a1 e8       	ldi	r26, 0x81	; 129
 574:	b0 e0       	ldi	r27, 0x00	; 0
 576:	8c 91       	ld	r24, X
 578:	88 61       	ori	r24, 0x18	; 24
 57a:	8c 93       	st	X, r24
	
	/* Compare output mode for fast PWM. */
	TCCR1A &= ~(1<<COM1A0);
 57c:	80 81       	ld	r24, Z
 57e:	8f 7b       	andi	r24, 0xBF	; 191
 580:	80 83       	st	Z, r24
	TCCR1A |= (1<<COM1A1);
 582:	80 81       	ld	r24, Z
 584:	80 68       	ori	r24, 0x80	; 128
 586:	80 83       	st	Z, r24
	
	/* Prescaler 256. */
	TCCR1B &= ~((1<<CS11) | (1<<CS10));
 588:	8c 91       	ld	r24, X
 58a:	8c 7f       	andi	r24, 0xFC	; 252
 58c:	8c 93       	st	X, r24
	TCCR1B |= (1<<CS12);
 58e:	8c 91       	ld	r24, X
 590:	84 60       	ori	r24, 0x04	; 4
 592:	8c 93       	st	X, r24
 594:	08 95       	ret

00000596 <set_pwm_duty_cycle>:



void set_pwm_duty_cycle(uint8_t input_slide_pos){
	//printf("Position %i \n", input_slide_pos);
	if (input_slide_pos >= SLIDE_MAX){
 596:	8f 3f       	cpi	r24, 0xFF	; 255
 598:	39 f4       	brne	.+14     	; 0x5a8 <set_pwm_duty_cycle+0x12>
		OCR1A = DUTY_CYCLE_CENTER - DUTY_MAX;
 59a:	89 e3       	ldi	r24, 0x39	; 57
 59c:	90 e0       	ldi	r25, 0x00	; 0
 59e:	90 93 89 00 	sts	0x0089, r25
 5a2:	80 93 88 00 	sts	0x0088, r24
 5a6:	08 95       	ret
	}
	else if (input_slide_pos <= SLIDE_MIN){
 5a8:	81 11       	cpse	r24, r1
 5aa:	07 c0       	rjmp	.+14     	; 0x5ba <set_pwm_duty_cycle+0x24>
		OCR1A = DUTY_CYCLE_CENTER + DUTY_MAX;
 5ac:	83 e8       	ldi	r24, 0x83	; 131
 5ae:	90 e0       	ldi	r25, 0x00	; 0
 5b0:	90 93 89 00 	sts	0x0089, r25
 5b4:	80 93 88 00 	sts	0x0088, r24
 5b8:	08 95       	ret
	}
	else if (input_slide_pos >= SLIDE_CENTER+SLIDE_NEUTRAL){
 5ba:	83 39       	cpi	r24, 0x93	; 147
 5bc:	d0 f0       	brcs	.+52     	; 0x5f2 <set_pwm_duty_cycle+0x5c>
		int8_t input_slide_pos_int = input_slide_pos -127;
 5be:	61 e8       	ldi	r22, 0x81	; 129
 5c0:	68 0f       	add	r22, r24
		OCR1A = DUTY_CYCLE_CENTER - (input_slide_pos_int / DUTY_CONVERT_FACTOR);
 5c2:	77 27       	eor	r23, r23
 5c4:	67 fd       	sbrc	r22, 7
 5c6:	70 95       	com	r23
 5c8:	87 2f       	mov	r24, r23
 5ca:	97 2f       	mov	r25, r23
 5cc:	32 d2       	rcall	.+1124   	; 0xa32 <__floatsisf>
 5ce:	20 e0       	ldi	r18, 0x00	; 0
 5d0:	30 e0       	ldi	r19, 0x00	; 0
 5d2:	40 e6       	ldi	r20, 0x60	; 96
 5d4:	50 e4       	ldi	r21, 0x40	; 64
 5d6:	97 d1       	rcall	.+814    	; 0x906 <__divsf3>
 5d8:	9b 01       	movw	r18, r22
 5da:	ac 01       	movw	r20, r24
 5dc:	60 e0       	ldi	r22, 0x00	; 0
 5de:	70 e0       	ldi	r23, 0x00	; 0
 5e0:	8c eb       	ldi	r24, 0xBC	; 188
 5e2:	92 e4       	ldi	r25, 0x42	; 66
 5e4:	2b d1       	rcall	.+598    	; 0x83c <__subsf3>
 5e6:	f7 d1       	rcall	.+1006   	; 0x9d6 <__fixunssfsi>
 5e8:	70 93 89 00 	sts	0x0089, r23
 5ec:	60 93 88 00 	sts	0x0088, r22
 5f0:	08 95       	ret
	}
	else if (input_slide_pos <= SLIDE_CENTER-SLIDE_NEUTRAL){
 5f2:	8c 36       	cpi	r24, 0x6C	; 108
 5f4:	d0 f4       	brcc	.+52     	; 0x62a <set_pwm_duty_cycle+0x94>
		int8_t input_slide_pos_int = input_slide_pos -127;
 5f6:	61 e8       	ldi	r22, 0x81	; 129
 5f8:	68 0f       	add	r22, r24
		OCR1A = DUTY_CYCLE_CENTER - (input_slide_pos_int / DUTY_CONVERT_FACTOR);
 5fa:	77 27       	eor	r23, r23
 5fc:	67 fd       	sbrc	r22, 7
 5fe:	70 95       	com	r23
 600:	87 2f       	mov	r24, r23
 602:	97 2f       	mov	r25, r23
 604:	16 d2       	rcall	.+1068   	; 0xa32 <__floatsisf>
 606:	20 e0       	ldi	r18, 0x00	; 0
 608:	30 e0       	ldi	r19, 0x00	; 0
 60a:	40 e6       	ldi	r20, 0x60	; 96
 60c:	50 e4       	ldi	r21, 0x40	; 64
 60e:	7b d1       	rcall	.+758    	; 0x906 <__divsf3>
 610:	9b 01       	movw	r18, r22
 612:	ac 01       	movw	r20, r24
 614:	60 e0       	ldi	r22, 0x00	; 0
 616:	70 e0       	ldi	r23, 0x00	; 0
 618:	8c eb       	ldi	r24, 0xBC	; 188
 61a:	92 e4       	ldi	r25, 0x42	; 66
 61c:	0f d1       	rcall	.+542    	; 0x83c <__subsf3>
 61e:	db d1       	rcall	.+950    	; 0x9d6 <__fixunssfsi>
 620:	70 93 89 00 	sts	0x0089, r23
 624:	60 93 88 00 	sts	0x0088, r22
 628:	08 95       	ret
	}
	else {
		OCR1A = DUTY_CYCLE_CENTER;
 62a:	8e e5       	ldi	r24, 0x5E	; 94
 62c:	90 e0       	ldi	r25, 0x00	; 0
 62e:	90 93 89 00 	sts	0x0089, r25
 632:	80 93 88 00 	sts	0x0088, r24
 636:	08 95       	ret

00000638 <solenoid_init>:
#include <util/delay.h> //for _delay_ms()



void solenoid_init(){
	DDRL |= (1<<PL7);
 638:	ea e0       	ldi	r30, 0x0A	; 10
 63a:	f1 e0       	ldi	r31, 0x01	; 1
 63c:	80 81       	ld	r24, Z
 63e:	80 68       	ori	r24, 0x80	; 128
 640:	80 83       	st	Z, r24
	PORTL |= (1<<PL7);
 642:	eb e0       	ldi	r30, 0x0B	; 11
 644:	f1 e0       	ldi	r31, 0x01	; 1
 646:	80 81       	ld	r24, Z
 648:	80 68       	ori	r24, 0x80	; 128
 64a:	80 83       	st	Z, r24
 64c:	08 95       	ret

0000064e <push_solenoid>:
}

void push_solenoid(){

	PORTL &= ~(1<<PL7);
 64e:	eb e0       	ldi	r30, 0x0B	; 11
 650:	f1 e0       	ldi	r31, 0x01	; 1
 652:	80 81       	ld	r24, Z
 654:	8f 77       	andi	r24, 0x7F	; 127
 656:	80 83       	st	Z, r24
 658:	2f ed       	ldi	r18, 0xDF	; 223
 65a:	82 e2       	ldi	r24, 0x22	; 34
 65c:	92 e0       	ldi	r25, 0x02	; 2
 65e:	21 50       	subi	r18, 0x01	; 1
 660:	80 40       	sbci	r24, 0x00	; 0
 662:	90 40       	sbci	r25, 0x00	; 0
 664:	e1 f7       	brne	.-8      	; 0x65e <push_solenoid+0x10>
 666:	00 c0       	rjmp	.+0      	; 0x668 <push_solenoid+0x1a>
 668:	00 00       	nop
	_delay_ms(DELAY_SOLENOIDE);
	PORTL |= (1<<PL7);
 66a:	80 81       	ld	r24, Z
 66c:	80 68       	ori	r24, 0x80	; 128
 66e:	80 83       	st	Z, r24
 670:	08 95       	ret

00000672 <SPI_master_init>:
#define MISO	3



void SPI_master_init(){
	DDRB |= (1<<MOSI) | (1<<SCK) | (1<<SSn) | (1<<PB0);		//Set MOSI, SCK, SSn output.
 672:	84 b1       	in	r24, 0x04	; 4
 674:	87 68       	ori	r24, 0x87	; 135
 676:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~((1<<MISO));		//Set MISO input.
 678:	23 98       	cbi	0x04, 3	; 4
	PORTB|=(1<<MISO);
 67a:	2b 9a       	sbi	0x05, 3	; 5
	SPCR |= (1<<SPE) | (1<<MSTR)|(1<<SPR1);	//Enable SPI, Master, set clock rate fck/64.
 67c:	8c b5       	in	r24, 0x2c	; 44
 67e:	82 65       	ori	r24, 0x52	; 82
 680:	8c bd       	out	0x2c, r24	; 44
 682:	08 95       	ret

00000684 <send_master_SPI>:
	//PINB &= !(1<<PB4);
}

void send_master_SPI(char data){
	SPDR = data;			//Send data.
 684:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
 686:	0d b4       	in	r0, 0x2d	; 45
 688:	07 fe       	sbrs	r0, 7
 68a:	fd cf       	rjmp	.-6      	; 0x686 <send_master_SPI+0x2>
}
 68c:	08 95       	ret

0000068e <read_master_SPI>:

char read_master_SPI(){
	
	
	send_master_SPI(0xFF);		//Send dummy byte.		
 68e:	8f ef       	ldi	r24, 0xFF	; 255
 690:	f9 df       	rcall	.-14     	; 0x684 <send_master_SPI>
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
 692:	0d b4       	in	r0, 0x2d	; 45
 694:	07 fe       	sbrs	r0, 7
 696:	fd cf       	rjmp	.-6      	; 0x692 <read_master_SPI+0x4>
	return SPDR;
 698:	8e b5       	in	r24, 0x2e	; 46
}
 69a:	08 95       	ret

0000069c <spi_chipselect_activate>:

void spi_chipselect_activate(){
	PORTB |=(1<<SSn);
 69c:	2f 9a       	sbi	0x05, 7	; 5
 69e:	08 95       	ret

000006a0 <spi_chipselect_deactivate>:
}

void spi_chipselect_deactivate(){
	PORTB &=~(1<<SSn);
 6a0:	2f 98       	cbi	0x05, 7	; 5
 6a2:	08 95       	ret

000006a4 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 6a4:	8c e0       	ldi	r24, 0x0C	; 12
 6a6:	80 93 b8 00 	sts	0x00B8, r24
 6aa:	8f ef       	ldi	r24, 0xFF	; 255
 6ac:	80 93 bb 00 	sts	0x00BB, r24
 6b0:	84 e0       	ldi	r24, 0x04	; 4
 6b2:	80 93 bc 00 	sts	0x00BC, r24
 6b6:	08 95       	ret

000006b8 <TWI_Start_Transceiver_With_Data>:
 6b8:	ec eb       	ldi	r30, 0xBC	; 188
 6ba:	f0 e0       	ldi	r31, 0x00	; 0
 6bc:	20 81       	ld	r18, Z
 6be:	20 fd       	sbrc	r18, 0
 6c0:	fd cf       	rjmp	.-6      	; 0x6bc <TWI_Start_Transceiver_With_Data+0x4>
 6c2:	60 93 26 02 	sts	0x0226, r22
 6c6:	fc 01       	movw	r30, r24
 6c8:	20 81       	ld	r18, Z
 6ca:	20 93 27 02 	sts	0x0227, r18
 6ce:	20 fd       	sbrc	r18, 0
 6d0:	0c c0       	rjmp	.+24     	; 0x6ea <TWI_Start_Transceiver_With_Data+0x32>
 6d2:	62 30       	cpi	r22, 0x02	; 2
 6d4:	50 f0       	brcs	.+20     	; 0x6ea <TWI_Start_Transceiver_With_Data+0x32>
 6d6:	dc 01       	movw	r26, r24
 6d8:	11 96       	adiw	r26, 0x01	; 1
 6da:	e8 e2       	ldi	r30, 0x28	; 40
 6dc:	f2 e0       	ldi	r31, 0x02	; 2
 6de:	81 e0       	ldi	r24, 0x01	; 1
 6e0:	9d 91       	ld	r25, X+
 6e2:	91 93       	st	Z+, r25
 6e4:	8f 5f       	subi	r24, 0xFF	; 255
 6e6:	86 13       	cpse	r24, r22
 6e8:	fb cf       	rjmp	.-10     	; 0x6e0 <TWI_Start_Transceiver_With_Data+0x28>
 6ea:	10 92 25 02 	sts	0x0225, r1
 6ee:	88 ef       	ldi	r24, 0xF8	; 248
 6f0:	80 93 08 02 	sts	0x0208, r24
 6f4:	85 ea       	ldi	r24, 0xA5	; 165
 6f6:	80 93 bc 00 	sts	0x00BC, r24
 6fa:	08 95       	ret

000006fc <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect)
{
 6fc:	1f 92       	push	r1
 6fe:	0f 92       	push	r0
 700:	0f b6       	in	r0, 0x3f	; 63
 702:	0f 92       	push	r0
 704:	11 24       	eor	r1, r1
 706:	0b b6       	in	r0, 0x3b	; 59
 708:	0f 92       	push	r0
 70a:	2f 93       	push	r18
 70c:	3f 93       	push	r19
 70e:	8f 93       	push	r24
 710:	9f 93       	push	r25
 712:	af 93       	push	r26
 714:	bf 93       	push	r27
 716:	ef 93       	push	r30
 718:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 71a:	80 91 b9 00 	lds	r24, 0x00B9
 71e:	90 e0       	ldi	r25, 0x00	; 0
 720:	fc 01       	movw	r30, r24
 722:	38 97       	sbiw	r30, 0x08	; 8
 724:	e1 35       	cpi	r30, 0x51	; 81
 726:	f1 05       	cpc	r31, r1
 728:	08 f0       	brcs	.+2      	; 0x72c <__vector_39+0x30>
 72a:	55 c0       	rjmp	.+170    	; 0x7d6 <__vector_39+0xda>
 72c:	ee 58       	subi	r30, 0x8E	; 142
 72e:	ff 4f       	sbci	r31, 0xFF	; 255
 730:	82 c2       	rjmp	.+1284   	; 0xc36 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 732:	10 92 24 02 	sts	0x0224, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 736:	e0 91 24 02 	lds	r30, 0x0224
 73a:	80 91 26 02 	lds	r24, 0x0226
 73e:	e8 17       	cp	r30, r24
 740:	70 f4       	brcc	.+28     	; 0x75e <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 742:	81 e0       	ldi	r24, 0x01	; 1
 744:	8e 0f       	add	r24, r30
 746:	80 93 24 02 	sts	0x0224, r24
 74a:	f0 e0       	ldi	r31, 0x00	; 0
 74c:	e9 5d       	subi	r30, 0xD9	; 217
 74e:	fd 4f       	sbci	r31, 0xFD	; 253
 750:	80 81       	ld	r24, Z
 752:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 756:	85 e8       	ldi	r24, 0x85	; 133
 758:	80 93 bc 00 	sts	0x00BC, r24
 75c:	43 c0       	rjmp	.+134    	; 0x7e4 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 75e:	80 91 25 02 	lds	r24, 0x0225
 762:	81 60       	ori	r24, 0x01	; 1
 764:	80 93 25 02 	sts	0x0225, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 768:	84 e9       	ldi	r24, 0x94	; 148
 76a:	80 93 bc 00 	sts	0x00BC, r24
 76e:	3a c0       	rjmp	.+116    	; 0x7e4 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 770:	e0 91 24 02 	lds	r30, 0x0224
 774:	81 e0       	ldi	r24, 0x01	; 1
 776:	8e 0f       	add	r24, r30
 778:	80 93 24 02 	sts	0x0224, r24
 77c:	80 91 bb 00 	lds	r24, 0x00BB
 780:	f0 e0       	ldi	r31, 0x00	; 0
 782:	e9 5d       	subi	r30, 0xD9	; 217
 784:	fd 4f       	sbci	r31, 0xFD	; 253
 786:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 788:	20 91 24 02 	lds	r18, 0x0224
 78c:	30 e0       	ldi	r19, 0x00	; 0
 78e:	80 91 26 02 	lds	r24, 0x0226
 792:	90 e0       	ldi	r25, 0x00	; 0
 794:	01 97       	sbiw	r24, 0x01	; 1
 796:	28 17       	cp	r18, r24
 798:	39 07       	cpc	r19, r25
 79a:	24 f4       	brge	.+8      	; 0x7a4 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 79c:	85 ec       	ldi	r24, 0xC5	; 197
 79e:	80 93 bc 00 	sts	0x00BC, r24
 7a2:	20 c0       	rjmp	.+64     	; 0x7e4 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 7a4:	85 e8       	ldi	r24, 0x85	; 133
 7a6:	80 93 bc 00 	sts	0x00BC, r24
 7aa:	1c c0       	rjmp	.+56     	; 0x7e4 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 7ac:	80 91 bb 00 	lds	r24, 0x00BB
 7b0:	e0 91 24 02 	lds	r30, 0x0224
 7b4:	f0 e0       	ldi	r31, 0x00	; 0
 7b6:	e9 5d       	subi	r30, 0xD9	; 217
 7b8:	fd 4f       	sbci	r31, 0xFD	; 253
 7ba:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 7bc:	80 91 25 02 	lds	r24, 0x0225
 7c0:	81 60       	ori	r24, 0x01	; 1
 7c2:	80 93 25 02 	sts	0x0225, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 7c6:	84 e9       	ldi	r24, 0x94	; 148
 7c8:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 7cc:	0b c0       	rjmp	.+22     	; 0x7e4 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 7ce:	85 ea       	ldi	r24, 0xA5	; 165
 7d0:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 7d4:	07 c0       	rjmp	.+14     	; 0x7e4 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 7d6:	80 91 b9 00 	lds	r24, 0x00B9
 7da:	80 93 08 02 	sts	0x0208, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 7de:	84 e0       	ldi	r24, 0x04	; 4
 7e0:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 7e4:	ff 91       	pop	r31
 7e6:	ef 91       	pop	r30
 7e8:	bf 91       	pop	r27
 7ea:	af 91       	pop	r26
 7ec:	9f 91       	pop	r25
 7ee:	8f 91       	pop	r24
 7f0:	3f 91       	pop	r19
 7f2:	2f 91       	pop	r18
 7f4:	0f 90       	pop	r0
 7f6:	0b be       	out	0x3b, r0	; 59
 7f8:	0f 90       	pop	r0
 7fa:	0f be       	out	0x3f, r0	; 63
 7fc:	0f 90       	pop	r0
 7fe:	1f 90       	pop	r1
 800:	18 95       	reti

00000802 <UART_Transmit>:
}
	
void UART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer*/
		while( !( UCSR0A & (1<<UDRE0)) )
 802:	e0 ec       	ldi	r30, 0xC0	; 192
 804:	f0 e0       	ldi	r31, 0x00	; 0
 806:	90 81       	ld	r25, Z
 808:	95 ff       	sbrs	r25, 5
 80a:	fd cf       	rjmp	.-6      	; 0x806 <UART_Transmit+0x4>
		;
	/* Put data into buffer, sends the data*/
		UDR0 = data;
 80c:	80 93 c6 00 	sts	0x00C6, r24
 810:	08 95       	ret

00000812 <UART_Receive>:
}

unsigned char UART_Receive(void)
	{
		/* Wait for data to be received*/
		while( !(UCSR0A & (1<<RXC0)) )
 812:	e0 ec       	ldi	r30, 0xC0	; 192
 814:	f0 e0       	ldi	r31, 0x00	; 0
 816:	80 81       	ld	r24, Z
 818:	88 23       	and	r24, r24
 81a:	ec f7       	brge	.-6      	; 0x816 <UART_Receive+0x4>
			;
		/* Get and return received data from buffer*/
		return UDR0;
 81c:	80 91 c6 00 	lds	r24, 0x00C6
 820:	08 95       	ret

00000822 <UART_Init>:
#define UCPHA0 1
#define BAUD 9600

void UART_Init(unsigned int ubrr)
{
	UBRR0H = (unsigned char)(ubrr>>8);
 822:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
 826:	80 93 c4 00 	sts	0x00C4, r24
		
	/* Enable receiver and transmitter. */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
 82a:	88 e1       	ldi	r24, 0x18	; 24
 82c:	80 93 c1 00 	sts	0x00C1, r24
		
	fdevopen(&UART_Transmit, &UART_Receive);
 830:	69 e0       	ldi	r22, 0x09	; 9
 832:	74 e0       	ldi	r23, 0x04	; 4
 834:	81 e0       	ldi	r24, 0x01	; 1
 836:	94 e0       	ldi	r25, 0x04	; 4
 838:	1e c2       	rjmp	.+1084   	; 0xc76 <fdevopen>
 83a:	08 95       	ret

0000083c <__subsf3>:
 83c:	50 58       	subi	r21, 0x80	; 128

0000083e <__addsf3>:
 83e:	bb 27       	eor	r27, r27
 840:	aa 27       	eor	r26, r26
 842:	0e d0       	rcall	.+28     	; 0x860 <__addsf3x>
 844:	48 c1       	rjmp	.+656    	; 0xad6 <__fp_round>
 846:	39 d1       	rcall	.+626    	; 0xaba <__fp_pscA>
 848:	30 f0       	brcs	.+12     	; 0x856 <__addsf3+0x18>
 84a:	3e d1       	rcall	.+636    	; 0xac8 <__fp_pscB>
 84c:	20 f0       	brcs	.+8      	; 0x856 <__addsf3+0x18>
 84e:	31 f4       	brne	.+12     	; 0x85c <__addsf3+0x1e>
 850:	9f 3f       	cpi	r25, 0xFF	; 255
 852:	11 f4       	brne	.+4      	; 0x858 <__addsf3+0x1a>
 854:	1e f4       	brtc	.+6      	; 0x85c <__addsf3+0x1e>
 856:	2e c1       	rjmp	.+604    	; 0xab4 <__fp_nan>
 858:	0e f4       	brtc	.+2      	; 0x85c <__addsf3+0x1e>
 85a:	e0 95       	com	r30
 85c:	e7 fb       	bst	r30, 7
 85e:	24 c1       	rjmp	.+584    	; 0xaa8 <__fp_inf>

00000860 <__addsf3x>:
 860:	e9 2f       	mov	r30, r25
 862:	4a d1       	rcall	.+660    	; 0xaf8 <__fp_split3>
 864:	80 f3       	brcs	.-32     	; 0x846 <__addsf3+0x8>
 866:	ba 17       	cp	r27, r26
 868:	62 07       	cpc	r22, r18
 86a:	73 07       	cpc	r23, r19
 86c:	84 07       	cpc	r24, r20
 86e:	95 07       	cpc	r25, r21
 870:	18 f0       	brcs	.+6      	; 0x878 <__addsf3x+0x18>
 872:	71 f4       	brne	.+28     	; 0x890 <__addsf3x+0x30>
 874:	9e f5       	brtc	.+102    	; 0x8dc <__addsf3x+0x7c>
 876:	62 c1       	rjmp	.+708    	; 0xb3c <__fp_zero>
 878:	0e f4       	brtc	.+2      	; 0x87c <__addsf3x+0x1c>
 87a:	e0 95       	com	r30
 87c:	0b 2e       	mov	r0, r27
 87e:	ba 2f       	mov	r27, r26
 880:	a0 2d       	mov	r26, r0
 882:	0b 01       	movw	r0, r22
 884:	b9 01       	movw	r22, r18
 886:	90 01       	movw	r18, r0
 888:	0c 01       	movw	r0, r24
 88a:	ca 01       	movw	r24, r20
 88c:	a0 01       	movw	r20, r0
 88e:	11 24       	eor	r1, r1
 890:	ff 27       	eor	r31, r31
 892:	59 1b       	sub	r21, r25
 894:	99 f0       	breq	.+38     	; 0x8bc <__addsf3x+0x5c>
 896:	59 3f       	cpi	r21, 0xF9	; 249
 898:	50 f4       	brcc	.+20     	; 0x8ae <__addsf3x+0x4e>
 89a:	50 3e       	cpi	r21, 0xE0	; 224
 89c:	68 f1       	brcs	.+90     	; 0x8f8 <__addsf3x+0x98>
 89e:	1a 16       	cp	r1, r26
 8a0:	f0 40       	sbci	r31, 0x00	; 0
 8a2:	a2 2f       	mov	r26, r18
 8a4:	23 2f       	mov	r18, r19
 8a6:	34 2f       	mov	r19, r20
 8a8:	44 27       	eor	r20, r20
 8aa:	58 5f       	subi	r21, 0xF8	; 248
 8ac:	f3 cf       	rjmp	.-26     	; 0x894 <__addsf3x+0x34>
 8ae:	46 95       	lsr	r20
 8b0:	37 95       	ror	r19
 8b2:	27 95       	ror	r18
 8b4:	a7 95       	ror	r26
 8b6:	f0 40       	sbci	r31, 0x00	; 0
 8b8:	53 95       	inc	r21
 8ba:	c9 f7       	brne	.-14     	; 0x8ae <__addsf3x+0x4e>
 8bc:	7e f4       	brtc	.+30     	; 0x8dc <__addsf3x+0x7c>
 8be:	1f 16       	cp	r1, r31
 8c0:	ba 0b       	sbc	r27, r26
 8c2:	62 0b       	sbc	r22, r18
 8c4:	73 0b       	sbc	r23, r19
 8c6:	84 0b       	sbc	r24, r20
 8c8:	ba f0       	brmi	.+46     	; 0x8f8 <__addsf3x+0x98>
 8ca:	91 50       	subi	r25, 0x01	; 1
 8cc:	a1 f0       	breq	.+40     	; 0x8f6 <__addsf3x+0x96>
 8ce:	ff 0f       	add	r31, r31
 8d0:	bb 1f       	adc	r27, r27
 8d2:	66 1f       	adc	r22, r22
 8d4:	77 1f       	adc	r23, r23
 8d6:	88 1f       	adc	r24, r24
 8d8:	c2 f7       	brpl	.-16     	; 0x8ca <__addsf3x+0x6a>
 8da:	0e c0       	rjmp	.+28     	; 0x8f8 <__addsf3x+0x98>
 8dc:	ba 0f       	add	r27, r26
 8de:	62 1f       	adc	r22, r18
 8e0:	73 1f       	adc	r23, r19
 8e2:	84 1f       	adc	r24, r20
 8e4:	48 f4       	brcc	.+18     	; 0x8f8 <__addsf3x+0x98>
 8e6:	87 95       	ror	r24
 8e8:	77 95       	ror	r23
 8ea:	67 95       	ror	r22
 8ec:	b7 95       	ror	r27
 8ee:	f7 95       	ror	r31
 8f0:	9e 3f       	cpi	r25, 0xFE	; 254
 8f2:	08 f0       	brcs	.+2      	; 0x8f6 <__addsf3x+0x96>
 8f4:	b3 cf       	rjmp	.-154    	; 0x85c <__addsf3+0x1e>
 8f6:	93 95       	inc	r25
 8f8:	88 0f       	add	r24, r24
 8fa:	08 f0       	brcs	.+2      	; 0x8fe <__addsf3x+0x9e>
 8fc:	99 27       	eor	r25, r25
 8fe:	ee 0f       	add	r30, r30
 900:	97 95       	ror	r25
 902:	87 95       	ror	r24
 904:	08 95       	ret

00000906 <__divsf3>:
 906:	0c d0       	rcall	.+24     	; 0x920 <__divsf3x>
 908:	e6 c0       	rjmp	.+460    	; 0xad6 <__fp_round>
 90a:	de d0       	rcall	.+444    	; 0xac8 <__fp_pscB>
 90c:	40 f0       	brcs	.+16     	; 0x91e <__divsf3+0x18>
 90e:	d5 d0       	rcall	.+426    	; 0xaba <__fp_pscA>
 910:	30 f0       	brcs	.+12     	; 0x91e <__divsf3+0x18>
 912:	21 f4       	brne	.+8      	; 0x91c <__divsf3+0x16>
 914:	5f 3f       	cpi	r21, 0xFF	; 255
 916:	19 f0       	breq	.+6      	; 0x91e <__divsf3+0x18>
 918:	c7 c0       	rjmp	.+398    	; 0xaa8 <__fp_inf>
 91a:	51 11       	cpse	r21, r1
 91c:	10 c1       	rjmp	.+544    	; 0xb3e <__fp_szero>
 91e:	ca c0       	rjmp	.+404    	; 0xab4 <__fp_nan>

00000920 <__divsf3x>:
 920:	eb d0       	rcall	.+470    	; 0xaf8 <__fp_split3>
 922:	98 f3       	brcs	.-26     	; 0x90a <__divsf3+0x4>

00000924 <__divsf3_pse>:
 924:	99 23       	and	r25, r25
 926:	c9 f3       	breq	.-14     	; 0x91a <__divsf3+0x14>
 928:	55 23       	and	r21, r21
 92a:	b1 f3       	breq	.-20     	; 0x918 <__divsf3+0x12>
 92c:	95 1b       	sub	r25, r21
 92e:	55 0b       	sbc	r21, r21
 930:	bb 27       	eor	r27, r27
 932:	aa 27       	eor	r26, r26
 934:	62 17       	cp	r22, r18
 936:	73 07       	cpc	r23, r19
 938:	84 07       	cpc	r24, r20
 93a:	38 f0       	brcs	.+14     	; 0x94a <__divsf3_pse+0x26>
 93c:	9f 5f       	subi	r25, 0xFF	; 255
 93e:	5f 4f       	sbci	r21, 0xFF	; 255
 940:	22 0f       	add	r18, r18
 942:	33 1f       	adc	r19, r19
 944:	44 1f       	adc	r20, r20
 946:	aa 1f       	adc	r26, r26
 948:	a9 f3       	breq	.-22     	; 0x934 <__divsf3_pse+0x10>
 94a:	33 d0       	rcall	.+102    	; 0x9b2 <__divsf3_pse+0x8e>
 94c:	0e 2e       	mov	r0, r30
 94e:	3a f0       	brmi	.+14     	; 0x95e <__divsf3_pse+0x3a>
 950:	e0 e8       	ldi	r30, 0x80	; 128
 952:	30 d0       	rcall	.+96     	; 0x9b4 <__divsf3_pse+0x90>
 954:	91 50       	subi	r25, 0x01	; 1
 956:	50 40       	sbci	r21, 0x00	; 0
 958:	e6 95       	lsr	r30
 95a:	00 1c       	adc	r0, r0
 95c:	ca f7       	brpl	.-14     	; 0x950 <__divsf3_pse+0x2c>
 95e:	29 d0       	rcall	.+82     	; 0x9b2 <__divsf3_pse+0x8e>
 960:	fe 2f       	mov	r31, r30
 962:	27 d0       	rcall	.+78     	; 0x9b2 <__divsf3_pse+0x8e>
 964:	66 0f       	add	r22, r22
 966:	77 1f       	adc	r23, r23
 968:	88 1f       	adc	r24, r24
 96a:	bb 1f       	adc	r27, r27
 96c:	26 17       	cp	r18, r22
 96e:	37 07       	cpc	r19, r23
 970:	48 07       	cpc	r20, r24
 972:	ab 07       	cpc	r26, r27
 974:	b0 e8       	ldi	r27, 0x80	; 128
 976:	09 f0       	breq	.+2      	; 0x97a <__divsf3_pse+0x56>
 978:	bb 0b       	sbc	r27, r27
 97a:	80 2d       	mov	r24, r0
 97c:	bf 01       	movw	r22, r30
 97e:	ff 27       	eor	r31, r31
 980:	93 58       	subi	r25, 0x83	; 131
 982:	5f 4f       	sbci	r21, 0xFF	; 255
 984:	2a f0       	brmi	.+10     	; 0x990 <__divsf3_pse+0x6c>
 986:	9e 3f       	cpi	r25, 0xFE	; 254
 988:	51 05       	cpc	r21, r1
 98a:	68 f0       	brcs	.+26     	; 0x9a6 <__divsf3_pse+0x82>
 98c:	8d c0       	rjmp	.+282    	; 0xaa8 <__fp_inf>
 98e:	d7 c0       	rjmp	.+430    	; 0xb3e <__fp_szero>
 990:	5f 3f       	cpi	r21, 0xFF	; 255
 992:	ec f3       	brlt	.-6      	; 0x98e <__divsf3_pse+0x6a>
 994:	98 3e       	cpi	r25, 0xE8	; 232
 996:	dc f3       	brlt	.-10     	; 0x98e <__divsf3_pse+0x6a>
 998:	86 95       	lsr	r24
 99a:	77 95       	ror	r23
 99c:	67 95       	ror	r22
 99e:	b7 95       	ror	r27
 9a0:	f7 95       	ror	r31
 9a2:	9f 5f       	subi	r25, 0xFF	; 255
 9a4:	c9 f7       	brne	.-14     	; 0x998 <__divsf3_pse+0x74>
 9a6:	88 0f       	add	r24, r24
 9a8:	91 1d       	adc	r25, r1
 9aa:	96 95       	lsr	r25
 9ac:	87 95       	ror	r24
 9ae:	97 f9       	bld	r25, 7
 9b0:	08 95       	ret
 9b2:	e1 e0       	ldi	r30, 0x01	; 1
 9b4:	66 0f       	add	r22, r22
 9b6:	77 1f       	adc	r23, r23
 9b8:	88 1f       	adc	r24, r24
 9ba:	bb 1f       	adc	r27, r27
 9bc:	62 17       	cp	r22, r18
 9be:	73 07       	cpc	r23, r19
 9c0:	84 07       	cpc	r24, r20
 9c2:	ba 07       	cpc	r27, r26
 9c4:	20 f0       	brcs	.+8      	; 0x9ce <__divsf3_pse+0xaa>
 9c6:	62 1b       	sub	r22, r18
 9c8:	73 0b       	sbc	r23, r19
 9ca:	84 0b       	sbc	r24, r20
 9cc:	ba 0b       	sbc	r27, r26
 9ce:	ee 1f       	adc	r30, r30
 9d0:	88 f7       	brcc	.-30     	; 0x9b4 <__divsf3_pse+0x90>
 9d2:	e0 95       	com	r30
 9d4:	08 95       	ret

000009d6 <__fixunssfsi>:
 9d6:	98 d0       	rcall	.+304    	; 0xb08 <__fp_splitA>
 9d8:	88 f0       	brcs	.+34     	; 0x9fc <__fixunssfsi+0x26>
 9da:	9f 57       	subi	r25, 0x7F	; 127
 9dc:	90 f0       	brcs	.+36     	; 0xa02 <__fixunssfsi+0x2c>
 9de:	b9 2f       	mov	r27, r25
 9e0:	99 27       	eor	r25, r25
 9e2:	b7 51       	subi	r27, 0x17	; 23
 9e4:	a0 f0       	brcs	.+40     	; 0xa0e <__fixunssfsi+0x38>
 9e6:	d1 f0       	breq	.+52     	; 0xa1c <__fixunssfsi+0x46>
 9e8:	66 0f       	add	r22, r22
 9ea:	77 1f       	adc	r23, r23
 9ec:	88 1f       	adc	r24, r24
 9ee:	99 1f       	adc	r25, r25
 9f0:	1a f0       	brmi	.+6      	; 0x9f8 <__fixunssfsi+0x22>
 9f2:	ba 95       	dec	r27
 9f4:	c9 f7       	brne	.-14     	; 0x9e8 <__fixunssfsi+0x12>
 9f6:	12 c0       	rjmp	.+36     	; 0xa1c <__fixunssfsi+0x46>
 9f8:	b1 30       	cpi	r27, 0x01	; 1
 9fa:	81 f0       	breq	.+32     	; 0xa1c <__fixunssfsi+0x46>
 9fc:	9f d0       	rcall	.+318    	; 0xb3c <__fp_zero>
 9fe:	b1 e0       	ldi	r27, 0x01	; 1
 a00:	08 95       	ret
 a02:	9c c0       	rjmp	.+312    	; 0xb3c <__fp_zero>
 a04:	67 2f       	mov	r22, r23
 a06:	78 2f       	mov	r23, r24
 a08:	88 27       	eor	r24, r24
 a0a:	b8 5f       	subi	r27, 0xF8	; 248
 a0c:	39 f0       	breq	.+14     	; 0xa1c <__fixunssfsi+0x46>
 a0e:	b9 3f       	cpi	r27, 0xF9	; 249
 a10:	cc f3       	brlt	.-14     	; 0xa04 <__fixunssfsi+0x2e>
 a12:	86 95       	lsr	r24
 a14:	77 95       	ror	r23
 a16:	67 95       	ror	r22
 a18:	b3 95       	inc	r27
 a1a:	d9 f7       	brne	.-10     	; 0xa12 <__fixunssfsi+0x3c>
 a1c:	3e f4       	brtc	.+14     	; 0xa2c <__fixunssfsi+0x56>
 a1e:	90 95       	com	r25
 a20:	80 95       	com	r24
 a22:	70 95       	com	r23
 a24:	61 95       	neg	r22
 a26:	7f 4f       	sbci	r23, 0xFF	; 255
 a28:	8f 4f       	sbci	r24, 0xFF	; 255
 a2a:	9f 4f       	sbci	r25, 0xFF	; 255
 a2c:	08 95       	ret

00000a2e <__floatunsisf>:
 a2e:	e8 94       	clt
 a30:	09 c0       	rjmp	.+18     	; 0xa44 <__floatsisf+0x12>

00000a32 <__floatsisf>:
 a32:	97 fb       	bst	r25, 7
 a34:	3e f4       	brtc	.+14     	; 0xa44 <__floatsisf+0x12>
 a36:	90 95       	com	r25
 a38:	80 95       	com	r24
 a3a:	70 95       	com	r23
 a3c:	61 95       	neg	r22
 a3e:	7f 4f       	sbci	r23, 0xFF	; 255
 a40:	8f 4f       	sbci	r24, 0xFF	; 255
 a42:	9f 4f       	sbci	r25, 0xFF	; 255
 a44:	99 23       	and	r25, r25
 a46:	a9 f0       	breq	.+42     	; 0xa72 <__floatsisf+0x40>
 a48:	f9 2f       	mov	r31, r25
 a4a:	96 e9       	ldi	r25, 0x96	; 150
 a4c:	bb 27       	eor	r27, r27
 a4e:	93 95       	inc	r25
 a50:	f6 95       	lsr	r31
 a52:	87 95       	ror	r24
 a54:	77 95       	ror	r23
 a56:	67 95       	ror	r22
 a58:	b7 95       	ror	r27
 a5a:	f1 11       	cpse	r31, r1
 a5c:	f8 cf       	rjmp	.-16     	; 0xa4e <__floatsisf+0x1c>
 a5e:	fa f4       	brpl	.+62     	; 0xa9e <__floatsisf+0x6c>
 a60:	bb 0f       	add	r27, r27
 a62:	11 f4       	brne	.+4      	; 0xa68 <__floatsisf+0x36>
 a64:	60 ff       	sbrs	r22, 0
 a66:	1b c0       	rjmp	.+54     	; 0xa9e <__floatsisf+0x6c>
 a68:	6f 5f       	subi	r22, 0xFF	; 255
 a6a:	7f 4f       	sbci	r23, 0xFF	; 255
 a6c:	8f 4f       	sbci	r24, 0xFF	; 255
 a6e:	9f 4f       	sbci	r25, 0xFF	; 255
 a70:	16 c0       	rjmp	.+44     	; 0xa9e <__floatsisf+0x6c>
 a72:	88 23       	and	r24, r24
 a74:	11 f0       	breq	.+4      	; 0xa7a <__floatsisf+0x48>
 a76:	96 e9       	ldi	r25, 0x96	; 150
 a78:	11 c0       	rjmp	.+34     	; 0xa9c <__floatsisf+0x6a>
 a7a:	77 23       	and	r23, r23
 a7c:	21 f0       	breq	.+8      	; 0xa86 <__floatsisf+0x54>
 a7e:	9e e8       	ldi	r25, 0x8E	; 142
 a80:	87 2f       	mov	r24, r23
 a82:	76 2f       	mov	r23, r22
 a84:	05 c0       	rjmp	.+10     	; 0xa90 <__floatsisf+0x5e>
 a86:	66 23       	and	r22, r22
 a88:	71 f0       	breq	.+28     	; 0xaa6 <__floatsisf+0x74>
 a8a:	96 e8       	ldi	r25, 0x86	; 134
 a8c:	86 2f       	mov	r24, r22
 a8e:	70 e0       	ldi	r23, 0x00	; 0
 a90:	60 e0       	ldi	r22, 0x00	; 0
 a92:	2a f0       	brmi	.+10     	; 0xa9e <__floatsisf+0x6c>
 a94:	9a 95       	dec	r25
 a96:	66 0f       	add	r22, r22
 a98:	77 1f       	adc	r23, r23
 a9a:	88 1f       	adc	r24, r24
 a9c:	da f7       	brpl	.-10     	; 0xa94 <__floatsisf+0x62>
 a9e:	88 0f       	add	r24, r24
 aa0:	96 95       	lsr	r25
 aa2:	87 95       	ror	r24
 aa4:	97 f9       	bld	r25, 7
 aa6:	08 95       	ret

00000aa8 <__fp_inf>:
 aa8:	97 f9       	bld	r25, 7
 aaa:	9f 67       	ori	r25, 0x7F	; 127
 aac:	80 e8       	ldi	r24, 0x80	; 128
 aae:	70 e0       	ldi	r23, 0x00	; 0
 ab0:	60 e0       	ldi	r22, 0x00	; 0
 ab2:	08 95       	ret

00000ab4 <__fp_nan>:
 ab4:	9f ef       	ldi	r25, 0xFF	; 255
 ab6:	80 ec       	ldi	r24, 0xC0	; 192
 ab8:	08 95       	ret

00000aba <__fp_pscA>:
 aba:	00 24       	eor	r0, r0
 abc:	0a 94       	dec	r0
 abe:	16 16       	cp	r1, r22
 ac0:	17 06       	cpc	r1, r23
 ac2:	18 06       	cpc	r1, r24
 ac4:	09 06       	cpc	r0, r25
 ac6:	08 95       	ret

00000ac8 <__fp_pscB>:
 ac8:	00 24       	eor	r0, r0
 aca:	0a 94       	dec	r0
 acc:	12 16       	cp	r1, r18
 ace:	13 06       	cpc	r1, r19
 ad0:	14 06       	cpc	r1, r20
 ad2:	05 06       	cpc	r0, r21
 ad4:	08 95       	ret

00000ad6 <__fp_round>:
 ad6:	09 2e       	mov	r0, r25
 ad8:	03 94       	inc	r0
 ada:	00 0c       	add	r0, r0
 adc:	11 f4       	brne	.+4      	; 0xae2 <__fp_round+0xc>
 ade:	88 23       	and	r24, r24
 ae0:	52 f0       	brmi	.+20     	; 0xaf6 <__fp_round+0x20>
 ae2:	bb 0f       	add	r27, r27
 ae4:	40 f4       	brcc	.+16     	; 0xaf6 <__fp_round+0x20>
 ae6:	bf 2b       	or	r27, r31
 ae8:	11 f4       	brne	.+4      	; 0xaee <__fp_round+0x18>
 aea:	60 ff       	sbrs	r22, 0
 aec:	04 c0       	rjmp	.+8      	; 0xaf6 <__fp_round+0x20>
 aee:	6f 5f       	subi	r22, 0xFF	; 255
 af0:	7f 4f       	sbci	r23, 0xFF	; 255
 af2:	8f 4f       	sbci	r24, 0xFF	; 255
 af4:	9f 4f       	sbci	r25, 0xFF	; 255
 af6:	08 95       	ret

00000af8 <__fp_split3>:
 af8:	57 fd       	sbrc	r21, 7
 afa:	90 58       	subi	r25, 0x80	; 128
 afc:	44 0f       	add	r20, r20
 afe:	55 1f       	adc	r21, r21
 b00:	59 f0       	breq	.+22     	; 0xb18 <__fp_splitA+0x10>
 b02:	5f 3f       	cpi	r21, 0xFF	; 255
 b04:	71 f0       	breq	.+28     	; 0xb22 <__fp_splitA+0x1a>
 b06:	47 95       	ror	r20

00000b08 <__fp_splitA>:
 b08:	88 0f       	add	r24, r24
 b0a:	97 fb       	bst	r25, 7
 b0c:	99 1f       	adc	r25, r25
 b0e:	61 f0       	breq	.+24     	; 0xb28 <__fp_splitA+0x20>
 b10:	9f 3f       	cpi	r25, 0xFF	; 255
 b12:	79 f0       	breq	.+30     	; 0xb32 <__fp_splitA+0x2a>
 b14:	87 95       	ror	r24
 b16:	08 95       	ret
 b18:	12 16       	cp	r1, r18
 b1a:	13 06       	cpc	r1, r19
 b1c:	14 06       	cpc	r1, r20
 b1e:	55 1f       	adc	r21, r21
 b20:	f2 cf       	rjmp	.-28     	; 0xb06 <__fp_split3+0xe>
 b22:	46 95       	lsr	r20
 b24:	f1 df       	rcall	.-30     	; 0xb08 <__fp_splitA>
 b26:	08 c0       	rjmp	.+16     	; 0xb38 <__fp_splitA+0x30>
 b28:	16 16       	cp	r1, r22
 b2a:	17 06       	cpc	r1, r23
 b2c:	18 06       	cpc	r1, r24
 b2e:	99 1f       	adc	r25, r25
 b30:	f1 cf       	rjmp	.-30     	; 0xb14 <__fp_splitA+0xc>
 b32:	86 95       	lsr	r24
 b34:	71 05       	cpc	r23, r1
 b36:	61 05       	cpc	r22, r1
 b38:	08 94       	sec
 b3a:	08 95       	ret

00000b3c <__fp_zero>:
 b3c:	e8 94       	clt

00000b3e <__fp_szero>:
 b3e:	bb 27       	eor	r27, r27
 b40:	66 27       	eor	r22, r22
 b42:	77 27       	eor	r23, r23
 b44:	cb 01       	movw	r24, r22
 b46:	97 f9       	bld	r25, 7
 b48:	08 95       	ret

00000b4a <__mulsf3>:
 b4a:	0b d0       	rcall	.+22     	; 0xb62 <__mulsf3x>
 b4c:	c4 cf       	rjmp	.-120    	; 0xad6 <__fp_round>
 b4e:	b5 df       	rcall	.-150    	; 0xaba <__fp_pscA>
 b50:	28 f0       	brcs	.+10     	; 0xb5c <__mulsf3+0x12>
 b52:	ba df       	rcall	.-140    	; 0xac8 <__fp_pscB>
 b54:	18 f0       	brcs	.+6      	; 0xb5c <__mulsf3+0x12>
 b56:	95 23       	and	r25, r21
 b58:	09 f0       	breq	.+2      	; 0xb5c <__mulsf3+0x12>
 b5a:	a6 cf       	rjmp	.-180    	; 0xaa8 <__fp_inf>
 b5c:	ab cf       	rjmp	.-170    	; 0xab4 <__fp_nan>
 b5e:	11 24       	eor	r1, r1
 b60:	ee cf       	rjmp	.-36     	; 0xb3e <__fp_szero>

00000b62 <__mulsf3x>:
 b62:	ca df       	rcall	.-108    	; 0xaf8 <__fp_split3>
 b64:	a0 f3       	brcs	.-24     	; 0xb4e <__mulsf3+0x4>

00000b66 <__mulsf3_pse>:
 b66:	95 9f       	mul	r25, r21
 b68:	d1 f3       	breq	.-12     	; 0xb5e <__mulsf3+0x14>
 b6a:	95 0f       	add	r25, r21
 b6c:	50 e0       	ldi	r21, 0x00	; 0
 b6e:	55 1f       	adc	r21, r21
 b70:	62 9f       	mul	r22, r18
 b72:	f0 01       	movw	r30, r0
 b74:	72 9f       	mul	r23, r18
 b76:	bb 27       	eor	r27, r27
 b78:	f0 0d       	add	r31, r0
 b7a:	b1 1d       	adc	r27, r1
 b7c:	63 9f       	mul	r22, r19
 b7e:	aa 27       	eor	r26, r26
 b80:	f0 0d       	add	r31, r0
 b82:	b1 1d       	adc	r27, r1
 b84:	aa 1f       	adc	r26, r26
 b86:	64 9f       	mul	r22, r20
 b88:	66 27       	eor	r22, r22
 b8a:	b0 0d       	add	r27, r0
 b8c:	a1 1d       	adc	r26, r1
 b8e:	66 1f       	adc	r22, r22
 b90:	82 9f       	mul	r24, r18
 b92:	22 27       	eor	r18, r18
 b94:	b0 0d       	add	r27, r0
 b96:	a1 1d       	adc	r26, r1
 b98:	62 1f       	adc	r22, r18
 b9a:	73 9f       	mul	r23, r19
 b9c:	b0 0d       	add	r27, r0
 b9e:	a1 1d       	adc	r26, r1
 ba0:	62 1f       	adc	r22, r18
 ba2:	83 9f       	mul	r24, r19
 ba4:	a0 0d       	add	r26, r0
 ba6:	61 1d       	adc	r22, r1
 ba8:	22 1f       	adc	r18, r18
 baa:	74 9f       	mul	r23, r20
 bac:	33 27       	eor	r19, r19
 bae:	a0 0d       	add	r26, r0
 bb0:	61 1d       	adc	r22, r1
 bb2:	23 1f       	adc	r18, r19
 bb4:	84 9f       	mul	r24, r20
 bb6:	60 0d       	add	r22, r0
 bb8:	21 1d       	adc	r18, r1
 bba:	82 2f       	mov	r24, r18
 bbc:	76 2f       	mov	r23, r22
 bbe:	6a 2f       	mov	r22, r26
 bc0:	11 24       	eor	r1, r1
 bc2:	9f 57       	subi	r25, 0x7F	; 127
 bc4:	50 40       	sbci	r21, 0x00	; 0
 bc6:	8a f0       	brmi	.+34     	; 0xbea <__mulsf3_pse+0x84>
 bc8:	e1 f0       	breq	.+56     	; 0xc02 <__mulsf3_pse+0x9c>
 bca:	88 23       	and	r24, r24
 bcc:	4a f0       	brmi	.+18     	; 0xbe0 <__mulsf3_pse+0x7a>
 bce:	ee 0f       	add	r30, r30
 bd0:	ff 1f       	adc	r31, r31
 bd2:	bb 1f       	adc	r27, r27
 bd4:	66 1f       	adc	r22, r22
 bd6:	77 1f       	adc	r23, r23
 bd8:	88 1f       	adc	r24, r24
 bda:	91 50       	subi	r25, 0x01	; 1
 bdc:	50 40       	sbci	r21, 0x00	; 0
 bde:	a9 f7       	brne	.-22     	; 0xbca <__mulsf3_pse+0x64>
 be0:	9e 3f       	cpi	r25, 0xFE	; 254
 be2:	51 05       	cpc	r21, r1
 be4:	70 f0       	brcs	.+28     	; 0xc02 <__mulsf3_pse+0x9c>
 be6:	60 cf       	rjmp	.-320    	; 0xaa8 <__fp_inf>
 be8:	aa cf       	rjmp	.-172    	; 0xb3e <__fp_szero>
 bea:	5f 3f       	cpi	r21, 0xFF	; 255
 bec:	ec f3       	brlt	.-6      	; 0xbe8 <__mulsf3_pse+0x82>
 bee:	98 3e       	cpi	r25, 0xE8	; 232
 bf0:	dc f3       	brlt	.-10     	; 0xbe8 <__mulsf3_pse+0x82>
 bf2:	86 95       	lsr	r24
 bf4:	77 95       	ror	r23
 bf6:	67 95       	ror	r22
 bf8:	b7 95       	ror	r27
 bfa:	f7 95       	ror	r31
 bfc:	e7 95       	ror	r30
 bfe:	9f 5f       	subi	r25, 0xFF	; 255
 c00:	c1 f7       	brne	.-16     	; 0xbf2 <__mulsf3_pse+0x8c>
 c02:	fe 2b       	or	r31, r30
 c04:	88 0f       	add	r24, r24
 c06:	91 1d       	adc	r25, r1
 c08:	96 95       	lsr	r25
 c0a:	87 95       	ror	r24
 c0c:	97 f9       	bld	r25, 7
 c0e:	08 95       	ret

00000c10 <__divmodhi4>:
 c10:	97 fb       	bst	r25, 7
 c12:	07 2e       	mov	r0, r23
 c14:	16 f4       	brtc	.+4      	; 0xc1a <__divmodhi4+0xa>
 c16:	00 94       	com	r0
 c18:	06 d0       	rcall	.+12     	; 0xc26 <__divmodhi4_neg1>
 c1a:	77 fd       	sbrc	r23, 7
 c1c:	08 d0       	rcall	.+16     	; 0xc2e <__divmodhi4_neg2>
 c1e:	11 d0       	rcall	.+34     	; 0xc42 <__udivmodhi4>
 c20:	07 fc       	sbrc	r0, 7
 c22:	05 d0       	rcall	.+10     	; 0xc2e <__divmodhi4_neg2>
 c24:	3e f4       	brtc	.+14     	; 0xc34 <__divmodhi4_exit>

00000c26 <__divmodhi4_neg1>:
 c26:	90 95       	com	r25
 c28:	81 95       	neg	r24
 c2a:	9f 4f       	sbci	r25, 0xFF	; 255
 c2c:	08 95       	ret

00000c2e <__divmodhi4_neg2>:
 c2e:	70 95       	com	r23
 c30:	61 95       	neg	r22
 c32:	7f 4f       	sbci	r23, 0xFF	; 255

00000c34 <__divmodhi4_exit>:
 c34:	08 95       	ret

00000c36 <__tablejump2__>:
 c36:	ee 0f       	add	r30, r30
 c38:	ff 1f       	adc	r31, r31

00000c3a <__tablejump__>:
 c3a:	05 90       	lpm	r0, Z+
 c3c:	f4 91       	lpm	r31, Z
 c3e:	e0 2d       	mov	r30, r0
 c40:	19 94       	eijmp

00000c42 <__udivmodhi4>:
 c42:	aa 1b       	sub	r26, r26
 c44:	bb 1b       	sub	r27, r27
 c46:	51 e1       	ldi	r21, 0x11	; 17
 c48:	07 c0       	rjmp	.+14     	; 0xc58 <__udivmodhi4_ep>

00000c4a <__udivmodhi4_loop>:
 c4a:	aa 1f       	adc	r26, r26
 c4c:	bb 1f       	adc	r27, r27
 c4e:	a6 17       	cp	r26, r22
 c50:	b7 07       	cpc	r27, r23
 c52:	10 f0       	brcs	.+4      	; 0xc58 <__udivmodhi4_ep>
 c54:	a6 1b       	sub	r26, r22
 c56:	b7 0b       	sbc	r27, r23

00000c58 <__udivmodhi4_ep>:
 c58:	88 1f       	adc	r24, r24
 c5a:	99 1f       	adc	r25, r25
 c5c:	5a 95       	dec	r21
 c5e:	a9 f7       	brne	.-22     	; 0xc4a <__udivmodhi4_loop>
 c60:	80 95       	com	r24
 c62:	90 95       	com	r25
 c64:	bc 01       	movw	r22, r24
 c66:	cd 01       	movw	r24, r26
 c68:	08 95       	ret

00000c6a <abs>:
 c6a:	97 ff       	sbrs	r25, 7
 c6c:	03 c0       	rjmp	.+6      	; 0xc74 <abs+0xa>
 c6e:	91 95       	neg	r25
 c70:	81 95       	neg	r24
 c72:	91 09       	sbc	r25, r1
 c74:	08 95       	ret

00000c76 <fdevopen>:
 c76:	0f 93       	push	r16
 c78:	1f 93       	push	r17
 c7a:	cf 93       	push	r28
 c7c:	df 93       	push	r29
 c7e:	ec 01       	movw	r28, r24
 c80:	8b 01       	movw	r16, r22
 c82:	00 97       	sbiw	r24, 0x00	; 0
 c84:	31 f4       	brne	.+12     	; 0xc92 <fdevopen+0x1c>
 c86:	61 15       	cp	r22, r1
 c88:	71 05       	cpc	r23, r1
 c8a:	19 f4       	brne	.+6      	; 0xc92 <fdevopen+0x1c>
 c8c:	80 e0       	ldi	r24, 0x00	; 0
 c8e:	90 e0       	ldi	r25, 0x00	; 0
 c90:	37 c0       	rjmp	.+110    	; 0xd00 <fdevopen+0x8a>
 c92:	6e e0       	ldi	r22, 0x0E	; 14
 c94:	70 e0       	ldi	r23, 0x00	; 0
 c96:	81 e0       	ldi	r24, 0x01	; 1
 c98:	90 e0       	ldi	r25, 0x00	; 0
 c9a:	64 d0       	rcall	.+200    	; 0xd64 <calloc>
 c9c:	fc 01       	movw	r30, r24
 c9e:	00 97       	sbiw	r24, 0x00	; 0
 ca0:	a9 f3       	breq	.-22     	; 0xc8c <fdevopen+0x16>
 ca2:	80 e8       	ldi	r24, 0x80	; 128
 ca4:	83 83       	std	Z+3, r24	; 0x03
 ca6:	01 15       	cp	r16, r1
 ca8:	11 05       	cpc	r17, r1
 caa:	71 f0       	breq	.+28     	; 0xcc8 <fdevopen+0x52>
 cac:	13 87       	std	Z+11, r17	; 0x0b
 cae:	02 87       	std	Z+10, r16	; 0x0a
 cb0:	81 e8       	ldi	r24, 0x81	; 129
 cb2:	83 83       	std	Z+3, r24	; 0x03
 cb4:	80 91 2b 02 	lds	r24, 0x022B
 cb8:	90 91 2c 02 	lds	r25, 0x022C
 cbc:	89 2b       	or	r24, r25
 cbe:	21 f4       	brne	.+8      	; 0xcc8 <fdevopen+0x52>
 cc0:	f0 93 2c 02 	sts	0x022C, r31
 cc4:	e0 93 2b 02 	sts	0x022B, r30
 cc8:	20 97       	sbiw	r28, 0x00	; 0
 cca:	c9 f0       	breq	.+50     	; 0xcfe <fdevopen+0x88>
 ccc:	d1 87       	std	Z+9, r29	; 0x09
 cce:	c0 87       	std	Z+8, r28	; 0x08
 cd0:	83 81       	ldd	r24, Z+3	; 0x03
 cd2:	82 60       	ori	r24, 0x02	; 2
 cd4:	83 83       	std	Z+3, r24	; 0x03
 cd6:	80 91 2d 02 	lds	r24, 0x022D
 cda:	90 91 2e 02 	lds	r25, 0x022E
 cde:	89 2b       	or	r24, r25
 ce0:	71 f4       	brne	.+28     	; 0xcfe <fdevopen+0x88>
 ce2:	f0 93 2e 02 	sts	0x022E, r31
 ce6:	e0 93 2d 02 	sts	0x022D, r30
 cea:	80 91 2f 02 	lds	r24, 0x022F
 cee:	90 91 30 02 	lds	r25, 0x0230
 cf2:	89 2b       	or	r24, r25
 cf4:	21 f4       	brne	.+8      	; 0xcfe <fdevopen+0x88>
 cf6:	f0 93 30 02 	sts	0x0230, r31
 cfa:	e0 93 2f 02 	sts	0x022F, r30
 cfe:	cf 01       	movw	r24, r30
 d00:	df 91       	pop	r29
 d02:	cf 91       	pop	r28
 d04:	1f 91       	pop	r17
 d06:	0f 91       	pop	r16
 d08:	08 95       	ret

00000d0a <puts>:
 d0a:	0f 93       	push	r16
 d0c:	1f 93       	push	r17
 d0e:	cf 93       	push	r28
 d10:	df 93       	push	r29
 d12:	e0 91 2d 02 	lds	r30, 0x022D
 d16:	f0 91 2e 02 	lds	r31, 0x022E
 d1a:	23 81       	ldd	r18, Z+3	; 0x03
 d1c:	21 ff       	sbrs	r18, 1
 d1e:	1b c0       	rjmp	.+54     	; 0xd56 <puts+0x4c>
 d20:	ec 01       	movw	r28, r24
 d22:	00 e0       	ldi	r16, 0x00	; 0
 d24:	10 e0       	ldi	r17, 0x00	; 0
 d26:	89 91       	ld	r24, Y+
 d28:	60 91 2d 02 	lds	r22, 0x022D
 d2c:	70 91 2e 02 	lds	r23, 0x022E
 d30:	db 01       	movw	r26, r22
 d32:	18 96       	adiw	r26, 0x08	; 8
 d34:	ed 91       	ld	r30, X+
 d36:	fc 91       	ld	r31, X
 d38:	19 97       	sbiw	r26, 0x09	; 9
 d3a:	88 23       	and	r24, r24
 d3c:	31 f0       	breq	.+12     	; 0xd4a <puts+0x40>
 d3e:	19 95       	eicall
 d40:	89 2b       	or	r24, r25
 d42:	89 f3       	breq	.-30     	; 0xd26 <puts+0x1c>
 d44:	0f ef       	ldi	r16, 0xFF	; 255
 d46:	1f ef       	ldi	r17, 0xFF	; 255
 d48:	ee cf       	rjmp	.-36     	; 0xd26 <puts+0x1c>
 d4a:	8a e0       	ldi	r24, 0x0A	; 10
 d4c:	19 95       	eicall
 d4e:	89 2b       	or	r24, r25
 d50:	11 f4       	brne	.+4      	; 0xd56 <puts+0x4c>
 d52:	c8 01       	movw	r24, r16
 d54:	02 c0       	rjmp	.+4      	; 0xd5a <puts+0x50>
 d56:	8f ef       	ldi	r24, 0xFF	; 255
 d58:	9f ef       	ldi	r25, 0xFF	; 255
 d5a:	df 91       	pop	r29
 d5c:	cf 91       	pop	r28
 d5e:	1f 91       	pop	r17
 d60:	0f 91       	pop	r16
 d62:	08 95       	ret

00000d64 <calloc>:
 d64:	0f 93       	push	r16
 d66:	1f 93       	push	r17
 d68:	cf 93       	push	r28
 d6a:	df 93       	push	r29
 d6c:	86 9f       	mul	r24, r22
 d6e:	80 01       	movw	r16, r0
 d70:	87 9f       	mul	r24, r23
 d72:	10 0d       	add	r17, r0
 d74:	96 9f       	mul	r25, r22
 d76:	10 0d       	add	r17, r0
 d78:	11 24       	eor	r1, r1
 d7a:	c8 01       	movw	r24, r16
 d7c:	0d d0       	rcall	.+26     	; 0xd98 <malloc>
 d7e:	ec 01       	movw	r28, r24
 d80:	00 97       	sbiw	r24, 0x00	; 0
 d82:	21 f0       	breq	.+8      	; 0xd8c <calloc+0x28>
 d84:	a8 01       	movw	r20, r16
 d86:	60 e0       	ldi	r22, 0x00	; 0
 d88:	70 e0       	ldi	r23, 0x00	; 0
 d8a:	2d d1       	rcall	.+602    	; 0xfe6 <memset>
 d8c:	ce 01       	movw	r24, r28
 d8e:	df 91       	pop	r29
 d90:	cf 91       	pop	r28
 d92:	1f 91       	pop	r17
 d94:	0f 91       	pop	r16
 d96:	08 95       	ret

00000d98 <malloc>:
 d98:	cf 93       	push	r28
 d9a:	df 93       	push	r29
 d9c:	82 30       	cpi	r24, 0x02	; 2
 d9e:	91 05       	cpc	r25, r1
 da0:	10 f4       	brcc	.+4      	; 0xda6 <malloc+0xe>
 da2:	82 e0       	ldi	r24, 0x02	; 2
 da4:	90 e0       	ldi	r25, 0x00	; 0
 da6:	e0 91 33 02 	lds	r30, 0x0233
 daa:	f0 91 34 02 	lds	r31, 0x0234
 dae:	20 e0       	ldi	r18, 0x00	; 0
 db0:	30 e0       	ldi	r19, 0x00	; 0
 db2:	a0 e0       	ldi	r26, 0x00	; 0
 db4:	b0 e0       	ldi	r27, 0x00	; 0
 db6:	30 97       	sbiw	r30, 0x00	; 0
 db8:	39 f1       	breq	.+78     	; 0xe08 <malloc+0x70>
 dba:	40 81       	ld	r20, Z
 dbc:	51 81       	ldd	r21, Z+1	; 0x01
 dbe:	48 17       	cp	r20, r24
 dc0:	59 07       	cpc	r21, r25
 dc2:	b8 f0       	brcs	.+46     	; 0xdf2 <malloc+0x5a>
 dc4:	48 17       	cp	r20, r24
 dc6:	59 07       	cpc	r21, r25
 dc8:	71 f4       	brne	.+28     	; 0xde6 <malloc+0x4e>
 dca:	82 81       	ldd	r24, Z+2	; 0x02
 dcc:	93 81       	ldd	r25, Z+3	; 0x03
 dce:	10 97       	sbiw	r26, 0x00	; 0
 dd0:	29 f0       	breq	.+10     	; 0xddc <malloc+0x44>
 dd2:	13 96       	adiw	r26, 0x03	; 3
 dd4:	9c 93       	st	X, r25
 dd6:	8e 93       	st	-X, r24
 dd8:	12 97       	sbiw	r26, 0x02	; 2
 dda:	2c c0       	rjmp	.+88     	; 0xe34 <malloc+0x9c>
 ddc:	90 93 34 02 	sts	0x0234, r25
 de0:	80 93 33 02 	sts	0x0233, r24
 de4:	27 c0       	rjmp	.+78     	; 0xe34 <malloc+0x9c>
 de6:	21 15       	cp	r18, r1
 de8:	31 05       	cpc	r19, r1
 dea:	31 f0       	breq	.+12     	; 0xdf8 <malloc+0x60>
 dec:	42 17       	cp	r20, r18
 dee:	53 07       	cpc	r21, r19
 df0:	18 f0       	brcs	.+6      	; 0xdf8 <malloc+0x60>
 df2:	a9 01       	movw	r20, r18
 df4:	db 01       	movw	r26, r22
 df6:	01 c0       	rjmp	.+2      	; 0xdfa <malloc+0x62>
 df8:	ef 01       	movw	r28, r30
 dfa:	9a 01       	movw	r18, r20
 dfc:	bd 01       	movw	r22, r26
 dfe:	df 01       	movw	r26, r30
 e00:	02 80       	ldd	r0, Z+2	; 0x02
 e02:	f3 81       	ldd	r31, Z+3	; 0x03
 e04:	e0 2d       	mov	r30, r0
 e06:	d7 cf       	rjmp	.-82     	; 0xdb6 <malloc+0x1e>
 e08:	21 15       	cp	r18, r1
 e0a:	31 05       	cpc	r19, r1
 e0c:	f9 f0       	breq	.+62     	; 0xe4c <malloc+0xb4>
 e0e:	28 1b       	sub	r18, r24
 e10:	39 0b       	sbc	r19, r25
 e12:	24 30       	cpi	r18, 0x04	; 4
 e14:	31 05       	cpc	r19, r1
 e16:	80 f4       	brcc	.+32     	; 0xe38 <malloc+0xa0>
 e18:	8a 81       	ldd	r24, Y+2	; 0x02
 e1a:	9b 81       	ldd	r25, Y+3	; 0x03
 e1c:	61 15       	cp	r22, r1
 e1e:	71 05       	cpc	r23, r1
 e20:	21 f0       	breq	.+8      	; 0xe2a <malloc+0x92>
 e22:	fb 01       	movw	r30, r22
 e24:	93 83       	std	Z+3, r25	; 0x03
 e26:	82 83       	std	Z+2, r24	; 0x02
 e28:	04 c0       	rjmp	.+8      	; 0xe32 <malloc+0x9a>
 e2a:	90 93 34 02 	sts	0x0234, r25
 e2e:	80 93 33 02 	sts	0x0233, r24
 e32:	fe 01       	movw	r30, r28
 e34:	32 96       	adiw	r30, 0x02	; 2
 e36:	44 c0       	rjmp	.+136    	; 0xec0 <malloc+0x128>
 e38:	fe 01       	movw	r30, r28
 e3a:	e2 0f       	add	r30, r18
 e3c:	f3 1f       	adc	r31, r19
 e3e:	81 93       	st	Z+, r24
 e40:	91 93       	st	Z+, r25
 e42:	22 50       	subi	r18, 0x02	; 2
 e44:	31 09       	sbc	r19, r1
 e46:	39 83       	std	Y+1, r19	; 0x01
 e48:	28 83       	st	Y, r18
 e4a:	3a c0       	rjmp	.+116    	; 0xec0 <malloc+0x128>
 e4c:	20 91 31 02 	lds	r18, 0x0231
 e50:	30 91 32 02 	lds	r19, 0x0232
 e54:	23 2b       	or	r18, r19
 e56:	41 f4       	brne	.+16     	; 0xe68 <malloc+0xd0>
 e58:	20 91 02 02 	lds	r18, 0x0202
 e5c:	30 91 03 02 	lds	r19, 0x0203
 e60:	30 93 32 02 	sts	0x0232, r19
 e64:	20 93 31 02 	sts	0x0231, r18
 e68:	20 91 00 02 	lds	r18, 0x0200
 e6c:	30 91 01 02 	lds	r19, 0x0201
 e70:	21 15       	cp	r18, r1
 e72:	31 05       	cpc	r19, r1
 e74:	41 f4       	brne	.+16     	; 0xe86 <malloc+0xee>
 e76:	2d b7       	in	r18, 0x3d	; 61
 e78:	3e b7       	in	r19, 0x3e	; 62
 e7a:	40 91 04 02 	lds	r20, 0x0204
 e7e:	50 91 05 02 	lds	r21, 0x0205
 e82:	24 1b       	sub	r18, r20
 e84:	35 0b       	sbc	r19, r21
 e86:	e0 91 31 02 	lds	r30, 0x0231
 e8a:	f0 91 32 02 	lds	r31, 0x0232
 e8e:	e2 17       	cp	r30, r18
 e90:	f3 07       	cpc	r31, r19
 e92:	a0 f4       	brcc	.+40     	; 0xebc <malloc+0x124>
 e94:	2e 1b       	sub	r18, r30
 e96:	3f 0b       	sbc	r19, r31
 e98:	28 17       	cp	r18, r24
 e9a:	39 07       	cpc	r19, r25
 e9c:	78 f0       	brcs	.+30     	; 0xebc <malloc+0x124>
 e9e:	ac 01       	movw	r20, r24
 ea0:	4e 5f       	subi	r20, 0xFE	; 254
 ea2:	5f 4f       	sbci	r21, 0xFF	; 255
 ea4:	24 17       	cp	r18, r20
 ea6:	35 07       	cpc	r19, r21
 ea8:	48 f0       	brcs	.+18     	; 0xebc <malloc+0x124>
 eaa:	4e 0f       	add	r20, r30
 eac:	5f 1f       	adc	r21, r31
 eae:	50 93 32 02 	sts	0x0232, r21
 eb2:	40 93 31 02 	sts	0x0231, r20
 eb6:	81 93       	st	Z+, r24
 eb8:	91 93       	st	Z+, r25
 eba:	02 c0       	rjmp	.+4      	; 0xec0 <malloc+0x128>
 ebc:	e0 e0       	ldi	r30, 0x00	; 0
 ebe:	f0 e0       	ldi	r31, 0x00	; 0
 ec0:	cf 01       	movw	r24, r30
 ec2:	df 91       	pop	r29
 ec4:	cf 91       	pop	r28
 ec6:	08 95       	ret

00000ec8 <free>:
 ec8:	cf 93       	push	r28
 eca:	df 93       	push	r29
 ecc:	00 97       	sbiw	r24, 0x00	; 0
 ece:	09 f4       	brne	.+2      	; 0xed2 <free+0xa>
 ed0:	87 c0       	rjmp	.+270    	; 0xfe0 <free+0x118>
 ed2:	fc 01       	movw	r30, r24
 ed4:	32 97       	sbiw	r30, 0x02	; 2
 ed6:	13 82       	std	Z+3, r1	; 0x03
 ed8:	12 82       	std	Z+2, r1	; 0x02
 eda:	c0 91 33 02 	lds	r28, 0x0233
 ede:	d0 91 34 02 	lds	r29, 0x0234
 ee2:	20 97       	sbiw	r28, 0x00	; 0
 ee4:	81 f4       	brne	.+32     	; 0xf06 <free+0x3e>
 ee6:	20 81       	ld	r18, Z
 ee8:	31 81       	ldd	r19, Z+1	; 0x01
 eea:	28 0f       	add	r18, r24
 eec:	39 1f       	adc	r19, r25
 eee:	80 91 31 02 	lds	r24, 0x0231
 ef2:	90 91 32 02 	lds	r25, 0x0232
 ef6:	82 17       	cp	r24, r18
 ef8:	93 07       	cpc	r25, r19
 efa:	79 f5       	brne	.+94     	; 0xf5a <free+0x92>
 efc:	f0 93 32 02 	sts	0x0232, r31
 f00:	e0 93 31 02 	sts	0x0231, r30
 f04:	6d c0       	rjmp	.+218    	; 0xfe0 <free+0x118>
 f06:	de 01       	movw	r26, r28
 f08:	20 e0       	ldi	r18, 0x00	; 0
 f0a:	30 e0       	ldi	r19, 0x00	; 0
 f0c:	ae 17       	cp	r26, r30
 f0e:	bf 07       	cpc	r27, r31
 f10:	50 f4       	brcc	.+20     	; 0xf26 <free+0x5e>
 f12:	12 96       	adiw	r26, 0x02	; 2
 f14:	4d 91       	ld	r20, X+
 f16:	5c 91       	ld	r21, X
 f18:	13 97       	sbiw	r26, 0x03	; 3
 f1a:	9d 01       	movw	r18, r26
 f1c:	41 15       	cp	r20, r1
 f1e:	51 05       	cpc	r21, r1
 f20:	09 f1       	breq	.+66     	; 0xf64 <free+0x9c>
 f22:	da 01       	movw	r26, r20
 f24:	f3 cf       	rjmp	.-26     	; 0xf0c <free+0x44>
 f26:	b3 83       	std	Z+3, r27	; 0x03
 f28:	a2 83       	std	Z+2, r26	; 0x02
 f2a:	40 81       	ld	r20, Z
 f2c:	51 81       	ldd	r21, Z+1	; 0x01
 f2e:	84 0f       	add	r24, r20
 f30:	95 1f       	adc	r25, r21
 f32:	8a 17       	cp	r24, r26
 f34:	9b 07       	cpc	r25, r27
 f36:	71 f4       	brne	.+28     	; 0xf54 <free+0x8c>
 f38:	8d 91       	ld	r24, X+
 f3a:	9c 91       	ld	r25, X
 f3c:	11 97       	sbiw	r26, 0x01	; 1
 f3e:	84 0f       	add	r24, r20
 f40:	95 1f       	adc	r25, r21
 f42:	02 96       	adiw	r24, 0x02	; 2
 f44:	91 83       	std	Z+1, r25	; 0x01
 f46:	80 83       	st	Z, r24
 f48:	12 96       	adiw	r26, 0x02	; 2
 f4a:	8d 91       	ld	r24, X+
 f4c:	9c 91       	ld	r25, X
 f4e:	13 97       	sbiw	r26, 0x03	; 3
 f50:	93 83       	std	Z+3, r25	; 0x03
 f52:	82 83       	std	Z+2, r24	; 0x02
 f54:	21 15       	cp	r18, r1
 f56:	31 05       	cpc	r19, r1
 f58:	29 f4       	brne	.+10     	; 0xf64 <free+0x9c>
 f5a:	f0 93 34 02 	sts	0x0234, r31
 f5e:	e0 93 33 02 	sts	0x0233, r30
 f62:	3e c0       	rjmp	.+124    	; 0xfe0 <free+0x118>
 f64:	d9 01       	movw	r26, r18
 f66:	13 96       	adiw	r26, 0x03	; 3
 f68:	fc 93       	st	X, r31
 f6a:	ee 93       	st	-X, r30
 f6c:	12 97       	sbiw	r26, 0x02	; 2
 f6e:	4d 91       	ld	r20, X+
 f70:	5d 91       	ld	r21, X+
 f72:	a4 0f       	add	r26, r20
 f74:	b5 1f       	adc	r27, r21
 f76:	ea 17       	cp	r30, r26
 f78:	fb 07       	cpc	r31, r27
 f7a:	79 f4       	brne	.+30     	; 0xf9a <free+0xd2>
 f7c:	80 81       	ld	r24, Z
 f7e:	91 81       	ldd	r25, Z+1	; 0x01
 f80:	84 0f       	add	r24, r20
 f82:	95 1f       	adc	r25, r21
 f84:	02 96       	adiw	r24, 0x02	; 2
 f86:	d9 01       	movw	r26, r18
 f88:	11 96       	adiw	r26, 0x01	; 1
 f8a:	9c 93       	st	X, r25
 f8c:	8e 93       	st	-X, r24
 f8e:	82 81       	ldd	r24, Z+2	; 0x02
 f90:	93 81       	ldd	r25, Z+3	; 0x03
 f92:	13 96       	adiw	r26, 0x03	; 3
 f94:	9c 93       	st	X, r25
 f96:	8e 93       	st	-X, r24
 f98:	12 97       	sbiw	r26, 0x02	; 2
 f9a:	e0 e0       	ldi	r30, 0x00	; 0
 f9c:	f0 e0       	ldi	r31, 0x00	; 0
 f9e:	8a 81       	ldd	r24, Y+2	; 0x02
 fa0:	9b 81       	ldd	r25, Y+3	; 0x03
 fa2:	00 97       	sbiw	r24, 0x00	; 0
 fa4:	19 f0       	breq	.+6      	; 0xfac <free+0xe4>
 fa6:	fe 01       	movw	r30, r28
 fa8:	ec 01       	movw	r28, r24
 faa:	f9 cf       	rjmp	.-14     	; 0xf9e <free+0xd6>
 fac:	ce 01       	movw	r24, r28
 fae:	02 96       	adiw	r24, 0x02	; 2
 fb0:	28 81       	ld	r18, Y
 fb2:	39 81       	ldd	r19, Y+1	; 0x01
 fb4:	82 0f       	add	r24, r18
 fb6:	93 1f       	adc	r25, r19
 fb8:	20 91 31 02 	lds	r18, 0x0231
 fbc:	30 91 32 02 	lds	r19, 0x0232
 fc0:	28 17       	cp	r18, r24
 fc2:	39 07       	cpc	r19, r25
 fc4:	69 f4       	brne	.+26     	; 0xfe0 <free+0x118>
 fc6:	30 97       	sbiw	r30, 0x00	; 0
 fc8:	29 f4       	brne	.+10     	; 0xfd4 <free+0x10c>
 fca:	10 92 34 02 	sts	0x0234, r1
 fce:	10 92 33 02 	sts	0x0233, r1
 fd2:	02 c0       	rjmp	.+4      	; 0xfd8 <free+0x110>
 fd4:	13 82       	std	Z+3, r1	; 0x03
 fd6:	12 82       	std	Z+2, r1	; 0x02
 fd8:	d0 93 32 02 	sts	0x0232, r29
 fdc:	c0 93 31 02 	sts	0x0231, r28
 fe0:	df 91       	pop	r29
 fe2:	cf 91       	pop	r28
 fe4:	08 95       	ret

00000fe6 <memset>:
 fe6:	dc 01       	movw	r26, r24
 fe8:	01 c0       	rjmp	.+2      	; 0xfec <memset+0x6>
 fea:	6d 93       	st	X+, r22
 fec:	41 50       	subi	r20, 0x01	; 1
 fee:	50 40       	sbci	r21, 0x00	; 0
 ff0:	e0 f7       	brcc	.-8      	; 0xfea <memset+0x4>
 ff2:	08 95       	ret

00000ff4 <_exit>:
 ff4:	f8 94       	cli

00000ff6 <__stop_program>:
 ff6:	ff cf       	rjmp	.-2      	; 0xff6 <__stop_program>
