

================================================================
== Vitis HLS Report for 'ViT_act'
================================================================
* Date:           Wed Jul 31 17:01:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln124_for_each_image   |        ?|        ?|         ?|          -|          -|     1|        no|
        | + _ln131_for_each_layer  |        ?|        ?|         ?|          -|          -|    12|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.08>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln64 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_72" [Deit_cpp/src/ViT.cpp:64]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %inout1"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %inout2"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout3, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_9, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %inout3"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout4, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_40, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %inout4"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %weights"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_images"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_images, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %reload_on_time_weights"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %reload_on_time_weights, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %images, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_50, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %images, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_52, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp1, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_53, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp1, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp2, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_54, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp2, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp3, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_55, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp3, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_hidden, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_56, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_hidden, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_57, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_softmax_info, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_59, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_softmax_info, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patch_embed_weights, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_60, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patch_embed_weights, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patch_embed_bias, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_61, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patch_embed_bias, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pos_embed, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_62, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pos_embed, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_weights, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_63, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_weights, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_bias, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_64, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %attn_bias, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_weights_l1, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_65, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_weights_l1, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_bias_l1, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_66, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_bias_l1, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_weights_l2, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_23, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_weights_l2, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_bias_l2, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_67, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vit_bias_l2, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_weights, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_68, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_weights, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_bias, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_69, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %norm_bias, void @empty_12, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_51, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_49, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%norm_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %norm_bias" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 89 'read' 'norm_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%norm_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %norm_weights" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 90 'read' 'norm_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%vit_bias_l2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vit_bias_l2" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 91 'read' 'vit_bias_l2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%vit_weights_l2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vit_weights_l2" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 92 'read' 'vit_weights_l2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%vit_bias_l1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vit_bias_l1" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 93 'read' 'vit_bias_l1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (1.00ns)   --->   "%vit_weights_l1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vit_weights_l1" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 94 'read' 'vit_weights_l1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 95 [1/1] (1.00ns)   --->   "%attn_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %attn_bias" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 95 'read' 'attn_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 96 [1/1] (1.00ns)   --->   "%attn_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %attn_weights" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 96 'read' 'attn_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 97 [1/1] (1.00ns)   --->   "%pos_embed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pos_embed" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 97 'read' 'pos_embed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 98 [1/1] (1.00ns)   --->   "%patch_embed_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %patch_embed_bias" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 98 'read' 'patch_embed_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 99 [1/1] (1.00ns)   --->   "%patch_embed_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %patch_embed_weights" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 99 'read' 'patch_embed_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%attn_softmax_info_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %attn_softmax_info" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 100 'read' 'attn_softmax_info_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%attn_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %attn" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 101 'read' 'attn_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%tmp_hidden_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tmp_hidden" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 102 'read' 'tmp_hidden_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%tmp3_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tmp3" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 103 'read' 'tmp3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%tmp2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tmp2" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 104 'read' 'tmp2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%tmp1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tmp1" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 105 'read' 'tmp1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 106 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%images_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %images" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 107 'read' 'images_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%reload_on_time_weights_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %reload_on_time_weights" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 108 'read' 'reload_on_time_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%num_images_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_images" [Deit_cpp/src/ViT.cpp:65]   --->   Operation 109 'read' 'num_images_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specresourcelimit_ln114 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_24, void @empty_24, void @function, void @empty_24" [Deit_cpp/src/ViT.cpp:114]   --->   Operation 110 'specresourcelimit' 'specresourcelimit_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specresourcelimit_ln115 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_24, void @empty_24, void @function10, void @empty_24" [Deit_cpp/src/ViT.cpp:115]   --->   Operation 111 'specresourcelimit' 'specresourcelimit_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %reload_on_time_weights_read, void %_ln124_for_each_image, void %if.then" [Deit_cpp/src/ViT.cpp:119]   --->   Operation 112 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [2/2] (1.08ns)   --->   "%call_ln121 = call void @load_one_time_weights, i256 %weights, i64 %patch_embed_bias_read, i64 %patch_embed_weights_read, i128 %patch_embed_bias_r, i2048 %patch_embed_weights_r, i20 %attn_scale_V, i3 %norm_eps_V" [Deit_cpp/src/ViT.cpp:121]   --->   Operation 113 'call' 'call_ln121' <Predicate = (reload_on_time_weights_read)> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.42>
ST_2 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln121 = call void @load_one_time_weights, i256 %weights, i64 %patch_embed_bias_read, i64 %patch_embed_weights_read, i128 %patch_embed_bias_r, i2048 %patch_embed_weights_r, i20 %attn_scale_V, i3 %norm_eps_V" [Deit_cpp/src/ViT.cpp:121]   --->   Operation 114 'call' 'call_ln121' <Predicate = (reload_on_time_weights_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln122 = br void %_ln124_for_each_image" [Deit_cpp/src/ViT.cpp:122]   --->   Operation 115 'br' 'br_ln122' <Predicate = (reload_on_time_weights_read)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 116 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%image = alloca i32 1"   --->   Operation 117 'alloca' 'image' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln124 = store i32 0, i32 %image" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 118 'store' 'store_ln124' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln124 = store i49 0, i49 %phi_mul" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 119 'store' 'store_ln124' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln124 = br void %_ln131_for_each_layer" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 120 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%phi_mul_load = load i49 %phi_mul" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 121 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%image_1 = load i32 %image" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 122 'load' 'image_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.09ns)   --->   "%add_ln124_1 = add i49 %phi_mul_load, i49 99072" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 123 'add' 'add_ln124_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.99ns)   --->   "%icmp_ln124 = icmp_eq  i32 %image_1, i32 %num_images_read" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 124 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (1.01ns)   --->   "%add_ln124 = add i32 %image_1, i32 1" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 125 'add' 'add_ln124' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %_ln131_for_each_layer.split, void %for.end81.loopexit" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 126 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i32.i17, i32 %image_1, i17 0" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 127 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i49 %shl_ln" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 128 'zext' 'zext_ln129' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln129_1 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %image_1, i15 0" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 129 'bitconcatenate' 'shl_ln129_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i47 %shl_ln129_1" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 130 'zext' 'zext_ln129_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.09ns)   --->   "%sub_ln129 = sub i50 %zext_ln129, i50 %zext_ln129_1" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 131 'sub' 'sub_ln129' <Predicate = (!icmp_ln124)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i50 %sub_ln129" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 132 'sext' 'sext_ln129' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.08ns)   --->   "%add_ln129 = add i64 %sext_ln129, i64 %images_read" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 133 'add' 'add_ln129' <Predicate = (!icmp_ln124)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln129_2 = zext i49 %phi_mul_load" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 134 'zext' 'zext_ln129_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.08ns)   --->   "%add_ln129_1 = add i64 %zext_ln129_2, i64 %x_read" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 135 'add' 'add_ln129_1' <Predicate = (!icmp_ln124)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [2/2] (0.00ns)   --->   "%call_ln129 = call void @compute_patch_embed, i256 %inout1, i64 %add_ln129, i256 %inout2, i64 %add_ln129_1, i256 %weights, i64 %pos_embed_read, i128 %patch_embed_bias_r, i2048 %patch_embed_weights_r" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 136 'call' 'call_ln129' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln182 = ret" [Deit_cpp/src/ViT.cpp:182]   --->   Operation 137 'ret' 'ret_ln182' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.42>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1" [Deit_cpp/src/ViT.cpp:126]   --->   Operation 138 'speclooptripcount' 'speclooptripcount_ln126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_74" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 139 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln129 = call void @compute_patch_embed, i256 %inout1, i64 %add_ln129, i256 %inout2, i64 %add_ln129_1, i256 %weights, i64 %pos_embed_read, i128 %patch_embed_bias_r, i2048 %patch_embed_weights_r" [Deit_cpp/src/ViT.cpp:129]   --->   Operation 140 'call' 'call_ln129' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 141 [1/1] (0.42ns)   --->   "%br_ln131 = br void %for.inc" [Deit_cpp/src/ViT.cpp:131]   --->   Operation 141 'br' 'br_ln131' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 3.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%layer = phi i4 %add_ln131, void %for.inc.split, i4 0, void %_ln131_for_each_layer.split" [Deit_cpp/src/ViT.cpp:170]   --->   Operation 142 'phi' 'layer' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.72ns)   --->   "%icmp_ln131 = icmp_eq  i4 %layer, i4 12" [Deit_cpp/src/ViT.cpp:131]   --->   Operation 143 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.79ns)   --->   "%add_ln131 = add i4 %layer, i4 1" [Deit_cpp/src/ViT.cpp:131]   --->   Operation 145 'add' 'add_ln131' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %for.inc.split, void %for.inc79" [Deit_cpp/src/ViT.cpp:131]   --->   Operation 146 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %layer, i10 0" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 147 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i14 %shl_ln2" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 148 'zext' 'zext_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln133_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %layer, i8 0" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 149 'bitconcatenate' 'shl_ln133_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln133_4 = zext i12 %shl_ln133_1" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 150 'zext' 'zext_ln133_4' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.83ns)   --->   "%sub_ln133 = sub i15 %zext_ln133, i15 %zext_ln133_4" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 151 'sub' 'sub_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i15 %sub_ln133" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 152 'sext' 'sext_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (1.08ns)   --->   "%add_ln133 = add i64 %sext_ln133, i64 %norm_weights_read" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 153 'add' 'add_ln133' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (1.08ns)   --->   "%add_ln133_1 = add i64 %sext_ln133, i64 %norm_bias_read" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 154 'add' 'add_ln133_1' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [2/2] (1.08ns)   --->   "%call_ln133 = call void @load_norms, i256 %weights, i64 %add_ln133, i64 %add_ln133_1, i128 %norm1_bias, i128 %norm1_weights" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 155 'call' 'call_ln133' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i4.i18, i4 %layer, i18 0" [Deit_cpp/src/ViT.cpp:137]   --->   Operation 156 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln137_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i4.i15, i4 %layer, i15 0" [Deit_cpp/src/ViT.cpp:137]   --->   Operation 157 'bitconcatenate' 'shl_ln137_s' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i19 %shl_ln137_s" [Deit_cpp/src/ViT.cpp:137]   --->   Operation 158 'zext' 'zext_ln137' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.91ns)   --->   "%add_ln137_31 = add i22 %shl_ln3, i22 %zext_ln137" [Deit_cpp/src/ViT.cpp:137]   --->   Operation 159 'add' 'add_ln137_31' <Predicate = (!icmp_ln131)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln137_61 = zext i22 %add_ln137_31" [Deit_cpp/src/ViT.cpp:137]   --->   Operation 160 'zext' 'zext_ln137_61' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (1.08ns)   --->   "%add_ln137 = add i64 %zext_ln137_61, i64 %attn_weights_read" [Deit_cpp/src/ViT.cpp:137]   --->   Operation 161 'add' 'add_ln137' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i4.i11, i4 %layer, i11 0" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 162 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i15 %shl_ln4" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 163 'zext' 'zext_ln138' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln138_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %layer, i9 0" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 164 'bitconcatenate' 'shl_ln138_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln138_3 = zext i13 %shl_ln138_2" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 165 'zext' 'zext_ln138_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.84ns)   --->   "%sub_ln138 = sub i16 %zext_ln138, i16 %zext_ln138_3" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 166 'sub' 'sub_ln138' <Predicate = (!icmp_ln131)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i16 %sub_ln138" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 167 'sext' 'sext_ln138' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (1.08ns)   --->   "%add_ln138 = add i64 %sext_ln138, i64 %attn_bias_read" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 168 'add' 'add_ln138' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %layer, i32 1, i32 3" [Deit_cpp/src/ViT.cpp:170]   --->   Operation 169 'partselect' 'tmp_s' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i3.i3.i15, i3 %tmp_s, i3 %tmp_s, i15 0" [Deit_cpp/src/ViT.cpp:170]   --->   Operation 170 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i21 %or_ln" [Deit_cpp/src/ViT.cpp:170]   --->   Operation 171 'zext' 'zext_ln170' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (1.08ns)   --->   "%add_ln170 = add i64 %zext_ln170, i64 %vit_weights_l1_read" [Deit_cpp/src/ViT.cpp:170]   --->   Operation 172 'add' 'add_ln170' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %tmp_s, i11 0" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 173 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i14 %shl_ln5" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 174 'zext' 'zext_ln171' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln171_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %tmp_s, i9 0" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 175 'bitconcatenate' 'shl_ln171_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln171_1 = zext i12 %shl_ln171_1" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 176 'zext' 'zext_ln171_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln171_2 = zext i12 %shl_ln171_1" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 177 'zext' 'zext_ln171_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.83ns)   --->   "%sub_ln171 = sub i15 %zext_ln171, i15 %zext_ln171_2" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 178 'sub' 'sub_ln171' <Predicate = (!icmp_ln131)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i15 %sub_ln171" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 179 'sext' 'sext_ln171' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (1.08ns)   --->   "%add_ln171 = add i64 %sext_ln171, i64 %vit_bias_l1_read" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 180 'add' 'add_ln171' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (1.08ns)   --->   "%add_ln174 = add i64 %zext_ln170, i64 %vit_weights_l2_read" [Deit_cpp/src/ViT.cpp:174]   --->   Operation 181 'add' 'add_ln174' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %tmp_s, i7 0" [Deit_cpp/src/ViT.cpp:175]   --->   Operation 182 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i10 %shl_ln6" [Deit_cpp/src/ViT.cpp:175]   --->   Operation 183 'zext' 'zext_ln175' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.80ns)   --->   "%sub_ln175 = sub i13 %zext_ln171_1, i13 %zext_ln175" [Deit_cpp/src/ViT.cpp:175]   --->   Operation 184 'sub' 'sub_ln175' <Predicate = (!icmp_ln131)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln175 = sext i13 %sub_ln175" [Deit_cpp/src/ViT.cpp:175]   --->   Operation 185 'sext' 'sext_ln175' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (1.08ns)   --->   "%add_ln175 = add i64 %sext_ln175, i64 %vit_bias_l2_read" [Deit_cpp/src/ViT.cpp:175]   --->   Operation 186 'add' 'add_ln175' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.42ns)   --->   "%store_ln124 = store i32 %add_ln124, i32 %image" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 187 'store' 'store_ln124' <Predicate = (icmp_ln131)> <Delay = 0.42>
ST_5 : Operation 188 [1/1] (0.42ns)   --->   "%store_ln124 = store i49 %add_ln124_1, i49 %phi_mul" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 188 'store' 'store_ln124' <Predicate = (icmp_ln131)> <Delay = 0.42>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln124 = br void %_ln131_for_each_layer" [Deit_cpp/src/ViT.cpp:124]   --->   Operation 189 'br' 'br_ln124' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln133 = call void @load_norms, i256 %weights, i64 %add_ln133, i64 %add_ln133_1, i128 %norm1_bias, i128 %norm1_weights" [Deit_cpp/src/ViT.cpp:133]   --->   Operation 190 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.32>
ST_7 : Operation 191 [2/2] (0.00ns)   --->   "%call_ln148 = call void @compute_norm, i256 %inout2, i64 %add_ln129_1, i256 %inout1, i64 %tmp1_read, i128 %norm1_weights, i128 %norm1_bias, i3 %norm_eps_V" [Deit_cpp/src/layernorm.cpp:148]   --->   Operation 191 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 192 [2/2] (1.32ns)   --->   "%call_ln137 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln137, i32 192, i32 192" [Deit_cpp/src/ViT.cpp:137]   --->   Operation 192 'call' 'call_ln137' <Predicate = true> <Delay = 1.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 193 [1/2] (0.00ns)   --->   "%call_ln148 = call void @compute_norm, i256 %inout2, i64 %add_ln129_1, i256 %inout1, i64 %tmp1_read, i128 %norm1_weights, i128 %norm1_bias, i3 %norm_eps_V" [Deit_cpp/src/layernorm.cpp:148]   --->   Operation 193 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 194 [1/2] (0.00ns)   --->   "%call_ln137 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln137, i32 192, i32 192" [Deit_cpp/src/ViT.cpp:137]   --->   Operation 194 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.87>
ST_9 : Operation 195 [2/2] (1.87ns)   --->   "%call_ln138 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln138" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 195 'call' 'call_ln138' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln138 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln138" [Deit_cpp/src/ViT.cpp:138]   --->   Operation 196 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 197 [2/2] (7.30ns)   --->   "%call_ln140 = call void @compute_linear, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:140]   --->   Operation 197 'call' 'call_ln140' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 198 [1/1] (1.08ns)   --->   "%add_ln143 = add i64 %add_ln137, i64 73728" [Deit_cpp/src/ViT.cpp:143]   --->   Operation 198 'add' 'add_ln143' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [2/2] (1.32ns)   --->   "%call_ln143 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln143, i32 192, i32 192" [Deit_cpp/src/ViT.cpp:143]   --->   Operation 199 'call' 'call_ln143' <Predicate = true> <Delay = 1.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 200 [1/2] (0.00ns)   --->   "%call_ln140 = call void @compute_linear, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:140]   --->   Operation 200 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 201 [1/2] (0.00ns)   --->   "%call_ln143 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln143, i32 192, i32 192" [Deit_cpp/src/ViT.cpp:143]   --->   Operation 201 'call' 'call_ln143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.95>
ST_13 : Operation 202 [1/1] (1.08ns)   --->   "%add_ln144 = add i64 %add_ln138, i64 384" [Deit_cpp/src/ViT.cpp:144]   --->   Operation 202 'add' 'add_ln144' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [2/2] (1.87ns)   --->   "%call_ln144 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln144" [Deit_cpp/src/ViT.cpp:144]   --->   Operation 203 'call' 'call_ln144' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 204 [1/2] (0.00ns)   --->   "%call_ln144 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln144" [Deit_cpp/src/ViT.cpp:144]   --->   Operation 204 'call' 'call_ln144' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 205 [2/2] (7.30ns)   --->   "%call_ln146 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:146]   --->   Operation 205 'call' 'call_ln146' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 206 [1/1] (1.08ns)   --->   "%add_ln152 = add i64 %add_ln137, i64 147456" [Deit_cpp/src/ViT.cpp:152]   --->   Operation 206 'add' 'add_ln152' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [2/2] (1.32ns)   --->   "%call_ln152 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln152, i32 192, i32 192" [Deit_cpp/src/ViT.cpp:152]   --->   Operation 207 'call' 'call_ln152' <Predicate = true> <Delay = 1.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 208 [1/2] (0.00ns)   --->   "%call_ln146 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:146]   --->   Operation 208 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 209 [1/2] (0.00ns)   --->   "%call_ln152 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln152, i32 192, i32 192" [Deit_cpp/src/ViT.cpp:152]   --->   Operation 209 'call' 'call_ln152' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 210 [2/2] (7.30ns)   --->   "%call_ln149 = call void @compute_q_matmul_k, i256 %inout2, i64 %tmp2_read, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %attn_read, i256 %inout4, i64 %attn_softmax_info_read, i20 %attn_scale_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [Deit_cpp/src/ViT.cpp:149]   --->   Operation 210 'call' 'call_ln149' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 211 [1/1] (1.08ns)   --->   "%add_ln153 = add i64 %add_ln138, i64 768" [Deit_cpp/src/ViT.cpp:153]   --->   Operation 211 'add' 'add_ln153' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [2/2] (1.87ns)   --->   "%call_ln153 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln153" [Deit_cpp/src/ViT.cpp:153]   --->   Operation 212 'call' 'call_ln153' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 213 [1/2] (0.00ns)   --->   "%call_ln149 = call void @compute_q_matmul_k, i256 %inout2, i64 %tmp2_read, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %attn_read, i256 %inout4, i64 %attn_softmax_info_read, i20 %attn_scale_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [Deit_cpp/src/ViT.cpp:149]   --->   Operation 213 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 214 [1/2] (0.00ns)   --->   "%call_ln153 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln153" [Deit_cpp/src/ViT.cpp:153]   --->   Operation 214 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 215 [2/2] (7.30ns)   --->   "%call_ln154 = call void @compute_linear, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:154]   --->   Operation 215 'call' 'call_ln154' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 216 [1/1] (1.08ns)   --->   "%add_ln160 = add i64 %add_ln137, i64 221184" [Deit_cpp/src/ViT.cpp:160]   --->   Operation 216 'add' 'add_ln160' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 217 [2/2] (1.32ns)   --->   "%call_ln160 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln160, i32 192, i32 192" [Deit_cpp/src/ViT.cpp:160]   --->   Operation 217 'call' 'call_ln160' <Predicate = true> <Delay = 1.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 218 [1/2] (0.00ns)   --->   "%call_ln154 = call void @compute_linear, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:154]   --->   Operation 218 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 219 [1/2] (0.00ns)   --->   "%call_ln160 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln160, i32 192, i32 192" [Deit_cpp/src/ViT.cpp:160]   --->   Operation 219 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 220 [2/2] (7.30ns)   --->   "%call_ln157 = call void @compute_attn_matmul_v, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %attn_read, i256 %inout4, i64 %attn_softmax_info_read, i64 %tmp1_read, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [Deit_cpp/src/ViT.cpp:157]   --->   Operation 220 'call' 'call_ln157' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 221 [1/1] (1.08ns)   --->   "%add_ln161 = add i64 %add_ln138, i64 1152" [Deit_cpp/src/ViT.cpp:161]   --->   Operation 221 'add' 'add_ln161' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 222 [2/2] (1.87ns)   --->   "%call_ln161 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln161" [Deit_cpp/src/ViT.cpp:161]   --->   Operation 222 'call' 'call_ln161' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 223 [1/2] (0.00ns)   --->   "%call_ln157 = call void @compute_attn_matmul_v, i256 %inout2, i64 %tmp2_read, i256 %inout1, i64 %attn_read, i256 %inout4, i64 %attn_softmax_info_read, i64 %tmp1_read, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i8 %f_x_lsb_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [Deit_cpp/src/ViT.cpp:157]   --->   Operation 223 'call' 'call_ln157' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln161 = call void @load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln161" [Deit_cpp/src/ViT.cpp:161]   --->   Operation 224 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 225 [2/2] (7.30ns)   --->   "%call_ln162 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:162]   --->   Operation 225 'call' 'call_ln162' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 226 [2/2] (1.32ns)   --->   "%call_ln170 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln170, i32 768, i32 192" [Deit_cpp/src/ViT.cpp:170]   --->   Operation 226 'call' 'call_ln170' <Predicate = true> <Delay = 1.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 227 [1/2] (0.00ns)   --->   "%call_ln162 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 192, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:162]   --->   Operation 227 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 228 [1/2] (0.00ns)   --->   "%call_ln170 = call void @load_linear_weights, i4096 %linear_weights_ping_data, i256 %weights, i64 %add_ln170, i32 768, i32 192" [Deit_cpp/src/ViT.cpp:170]   --->   Operation 228 'call' 'call_ln170' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 2.03>
ST_25 : Operation 229 [2/2] (1.08ns)   --->   "%call_ln164 = call void @compute_add, i256 %inout2, i64 %add_ln129_1, i256 %inout3, i64 %tmp3_read, i64 %add_ln129_1" [Deit_cpp/src/ViT.cpp:164]   --->   Operation 229 'call' 'call_ln164' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 230 [2/2] (2.03ns)   --->   "%call_ln171 = call void @load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln171, i9 256" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 230 'call' 'call_ln171' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 231 [1/2] (0.00ns)   --->   "%call_ln164 = call void @compute_add, i256 %inout2, i64 %add_ln129_1, i256 %inout3, i64 %tmp3_read, i64 %add_ln129_1" [Deit_cpp/src/ViT.cpp:164]   --->   Operation 231 'call' 'call_ln164' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln171 = call void @load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >, i288 %linear_bias_ping_data, i256 %weights, i64 %add_ln171, i9 256" [Deit_cpp/src/ViT.cpp:171]   --->   Operation 232 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 1.32>
ST_27 : Operation 233 [2/2] (0.00ns)   --->   "%call_ln154 = call void @compute_norm, i256 %inout2, i64 %add_ln129_1, i256 %inout1, i64 %tmp1_read, i128 %norm2_weights, i128 %norm2_bias, i3 %norm_eps_V" [Deit_cpp/src/layernorm.cpp:154]   --->   Operation 233 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 234 [2/2] (1.32ns)   --->   "%call_ln174 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln174, i32 192, i32 768" [Deit_cpp/src/ViT.cpp:174]   --->   Operation 234 'call' 'call_ln174' <Predicate = true> <Delay = 1.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 235 [1/2] (0.00ns)   --->   "%call_ln154 = call void @compute_norm, i256 %inout2, i64 %add_ln129_1, i256 %inout1, i64 %tmp1_read, i128 %norm2_weights, i128 %norm2_bias, i3 %norm_eps_V" [Deit_cpp/src/layernorm.cpp:154]   --->   Operation 235 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 236 [1/2] (0.00ns)   --->   "%call_ln174 = call void @load_linear_weights, i4096 %linear_weights_pong_data, i256 %weights, i64 %add_ln174, i32 192, i32 768" [Deit_cpp/src/ViT.cpp:174]   --->   Operation 236 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 237 [2/2] (7.30ns)   --->   "%call_ln172 = call void @compute_linear, i256 %inout4, i64 %tmp_hidden_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 768, i32 192, i1 1, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:172]   --->   Operation 237 'call' 'call_ln172' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 238 [2/2] (2.03ns)   --->   "%call_ln175 = call void @load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln175, i9 192" [Deit_cpp/src/ViT.cpp:175]   --->   Operation 238 'call' 'call_ln175' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 239 [1/2] (0.00ns)   --->   "%call_ln172 = call void @compute_linear, i256 %inout4, i64 %tmp_hidden_read, i256 %inout1, i64 %tmp1_read, i4096 %linear_weights_ping_data, i288 %linear_bias_ping_data, i32 768, i32 192, i1 1, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:172]   --->   Operation 239 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 240 [1/2] (0.00ns)   --->   "%call_ln175 = call void @load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >, i288 %linear_bias_pong_data, i256 %weights, i64 %add_ln175, i9 192" [Deit_cpp/src/ViT.cpp:175]   --->   Operation 240 'call' 'call_ln175' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 241 [2/2] (7.30ns)   --->   "%call_ln176 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout4, i64 %tmp_hidden_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 768, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:176]   --->   Operation 241 'call' 'call_ln176' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 242 [1/2] (0.00ns)   --->   "%call_ln176 = call void @compute_linear, i256 %inout3, i64 %tmp3_read, i256 %inout4, i64 %tmp_hidden_read, i4096 %linear_weights_pong_data, i288 %linear_bias_pong_data, i32 192, i32 768, i1 0, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/ViT.cpp:176]   --->   Operation 242 'call' 'call_ln176' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 1.08>
ST_33 : Operation 243 [2/2] (1.08ns)   --->   "%call_ln179 = call void @compute_add, i256 %inout2, i64 %add_ln129_1, i256 %inout3, i64 %tmp3_read, i64 %add_ln129_1" [Deit_cpp/src/ViT.cpp:179]   --->   Operation 243 'call' 'call_ln179' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_73" [Deit_cpp/src/ViT.cpp:131]   --->   Operation 244 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 245 [1/2] (0.00ns)   --->   "%call_ln179 = call void @compute_add, i256 %inout2, i64 %add_ln129_1, i256 %inout3, i64 %tmp3_read, i64 %add_ln129_1" [Deit_cpp/src/ViT.cpp:179]   --->   Operation 245 'call' 'call_ln179' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.inc" [Deit_cpp/src/ViT.cpp:131]   --->   Operation 246 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.08ns
The critical path consists of the following:
	s_axi read operation ('patch_embed_bias_read', Deit_cpp/src/ViT.cpp:65) on port 'patch_embed_bias' (Deit_cpp/src/ViT.cpp:65) [109]  (1 ns)
	'call' operation ('call_ln121', Deit_cpp/src/ViT.cpp:121) to 'load_one_time_weights' [125]  (1.08 ns)

 <State 2>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('image') [129]  (0 ns)
	'store' operation ('store_ln124', Deit_cpp/src/ViT.cpp:124) of constant 0 on local variable 'image' [130]  (0.427 ns)

 <State 3>: 2.18ns
The critical path consists of the following:
	'load' operation ('image', Deit_cpp/src/ViT.cpp:124) on local variable 'image' [135]  (0 ns)
	'sub' operation ('sub_ln129', Deit_cpp/src/ViT.cpp:129) [147]  (1.1 ns)
	'add' operation ('add_ln129', Deit_cpp/src/ViT.cpp:129) [149]  (1.08 ns)

 <State 4>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('layer', Deit_cpp/src/ViT.cpp:170) with incoming values : ('add_ln131', Deit_cpp/src/ViT.cpp:131) [155]  (0.427 ns)

 <State 5>: 3ns
The critical path consists of the following:
	'phi' operation ('layer', Deit_cpp/src/ViT.cpp:170) with incoming values : ('add_ln131', Deit_cpp/src/ViT.cpp:131) [155]  (0 ns)
	'sub' operation ('sub_ln133', Deit_cpp/src/ViT.cpp:133) [166]  (0.831 ns)
	'add' operation ('add_ln133', Deit_cpp/src/ViT.cpp:133) [168]  (1.08 ns)
	'call' operation ('call_ln133', Deit_cpp/src/ViT.cpp:133) to 'load_norms' [170]  (1.08 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.32ns
The critical path consists of the following:
	'call' operation ('call_ln137', Deit_cpp/src/ViT.cpp:137) to 'load_linear_weights' [178]  (1.32 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 1.87ns
The critical path consists of the following:
	'call' operation ('call_ln138', Deit_cpp/src/ViT.cpp:138) to 'load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >' [186]  (1.87 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln140', Deit_cpp/src/ViT.cpp:140) to 'compute_linear' [187]  (7.3 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 2.96ns
The critical path consists of the following:
	'add' operation ('add_ln144', Deit_cpp/src/ViT.cpp:144) [190]  (1.08 ns)
	'call' operation ('call_ln144', Deit_cpp/src/ViT.cpp:144) to 'load_linear_bias<ap_fixed<16, 7, 5, 3, 0> >' [191]  (1.87 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln146', Deit_cpp/src/ViT.cpp:146) to 'compute_linear' [192]  (7.3 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln149', Deit_cpp/src/ViT.cpp:149) to 'compute_q_matmul_k' [193]  (7.3 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln154', Deit_cpp/src/ViT.cpp:154) to 'compute_linear' [198]  (7.3 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln157', Deit_cpp/src/ViT.cpp:157) to 'compute_attn_matmul_v' [199]  (7.3 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln162', Deit_cpp/src/ViT.cpp:162) to 'compute_linear' [204]  (7.3 ns)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 2.03ns
The critical path consists of the following:
	'call' operation ('call_ln171', Deit_cpp/src/ViT.cpp:171) to 'load_linear_bias<ap_fixed<16, 5, 5, 3, 0> >' [220]  (2.03 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 1.32ns
The critical path consists of the following:
	'call' operation ('call_ln174', Deit_cpp/src/ViT.cpp:174) to 'load_linear_weights' [223]  (1.32 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln172', Deit_cpp/src/ViT.cpp:172) to 'compute_linear' [221]  (7.3 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln176', Deit_cpp/src/ViT.cpp:176) to 'compute_linear' [230]  (7.3 ns)

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 1.08ns
The critical path consists of the following:
	'call' operation ('call_ln179', Deit_cpp/src/ViT.cpp:179) to 'compute_add' [231]  (1.08 ns)

 <State 34>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
