
---------- Begin Simulation Statistics ----------
final_tick                               124132977500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218963                       # Simulator instruction rate (inst/s)
host_mem_usage                                 306112                       # Number of bytes of host memory used
host_op_rate                                   223264                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1288.15                       # Real time elapsed on the host
host_tick_rate                               96365391                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   282056442                       # Number of instructions simulated
sim_ops                                     287597150                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124133                       # Number of seconds simulated
sim_ticks                                124132977500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 138049761                       # number of cc regfile reads
system.cpu.cc_regfile_writes                140812356                       # number of cc regfile writes
system.cpu.committedInsts                   282056442                       # Number of Instructions Simulated
system.cpu.committedOps                     287597150                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.880200                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.880200                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                          135761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1793362                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 81526776                       # Number of branches executed
system.cpu.iew.exec_nop                        635299                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.239936                       # Inst execution rate
system.cpu.iew.exec_refs                     94517933                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   31250408                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2148204                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              60063929                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                703                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             31764329                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           316376398                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              63267525                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4018568                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             307833969                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    405                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2028834                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1725912                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2029869                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            313                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       613532                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1179830                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 314705891                       # num instructions consuming a value
system.cpu.iew.wb_count                     299435214                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.486508                       # average fanout of values written-back
system.cpu.iew.wb_producers                 153106961                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.206107                       # insts written-back per cycle
system.cpu.iew.wb_sent                      300490440                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                418932839                       # number of integer regfile reads
system.cpu.int_regfile_writes               185452706                       # number of integer regfile writes
system.cpu.ipc                               1.136106                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.136106                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                11      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             215376088     69.06%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  893      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    97      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 739      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  83      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  71      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             435885      0.14%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              20      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  21      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                150      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                 10      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  426      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18107      0.01%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                18076      0.01%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   21      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 239      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               2      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             64721638     20.75%     89.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            31279960     10.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpPack                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompressInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLength              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompression            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexMatch             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpCustPerm               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetPred                0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSort            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpInitBigCmp             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpKeyCombine             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpMatch                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLimit               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpBFPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSEPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              311852537                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    72762074                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.233322                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                43695127     60.05%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    619      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    18      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    2      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      6      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               16701313     22.95%     83.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              12364989     16.99%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpPack                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompressInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLength                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompression            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexMatch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpCustPerm                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetPred                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSortInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSort            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpInitBigCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpKeyCombine               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpMatch                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLimit                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpBFPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSEPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              368027357                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          919141221                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    290518504                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         334385639                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  315740396                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 311852537                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 703                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        28143948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1816116                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            261                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     26733803                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     248130195                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.256810                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.163720                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            95002223     38.29%     38.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            41680806     16.80%     55.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            66215692     26.69%     81.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            43195664     17.41%     99.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2025695      0.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               10115      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       248130195                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.256123                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               16587243                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           27272238                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      8916710                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           9499718                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            702643                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           187736                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             60063929                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            31764329                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1303920382                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 435083                       # number of misc regfile writes
system.cpu.numCycles                        248265956                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                   54118                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                  18040                       # number of predicate regfile writes
system.cpu.timesIdled                            1966                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  6726595                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 3070616                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8140162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16770910                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12157530                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       183117                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     24314649                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         183117                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                95151662                       # Number of BP lookups
system.cpu.branchPred.condPredicted          72790867                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1719980                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             89243525                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                89236607                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.992248                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   18440                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 47                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            3472                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1961                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1511                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          482                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        24460636                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             442                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1717403                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    244388131                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.179095                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.845305                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       144366747     59.07%     59.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        23196761      9.49%     68.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        31920101     13.06%     81.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        15248359      6.24%     87.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        13489513      5.52%     93.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         8217636      3.36%     96.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1387557      0.57%     97.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          488531      0.20%     97.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6072926      2.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    244388131                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            282616031                       # Number of instructions committed
system.cpu.commit.opsCommitted              288156739                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    85587545                       # Number of memory references committed
system.cpu.commit.loads                      54643475                       # Number of loads committed
system.cpu.commit.amos                            328                       # Number of atomic instructions committed
system.cpu.commit.membars                         346                       # Number of memory barriers committed
system.cpu.commit.branches                   77194906                       # Number of branches committed
system.cpu.commit.vector                      8903802                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   225475275                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 12228                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    202097025     70.13%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult          873      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           84      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          730      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp           72      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           40      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult       433412      0.15%     70.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc           20      0.00%     70.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           21      0.00%     70.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc          128      0.00%     70.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt           10      0.00%     70.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          425      0.00%     70.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18080      0.01%     70.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp        18072      0.01%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           12      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          180      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     54643475     18.96%     89.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     30944070     10.74%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpPack            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompressInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLength            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompression            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpCustPerm            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetPred            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSort            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpInitBigCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpKeyCombine            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLimit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpBFPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSEPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    288156739                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6072926                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     80004150                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         80004150                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     80005109                       # number of overall hits
system.cpu.dcache.overall_hits::total        80005109                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7485024                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7485024                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7485034                       # number of overall misses
system.cpu.dcache.overall_misses::total       7485034                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 223488254240                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 223488254240                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 223488254240                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 223488254240                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     87489174                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     87489174                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     87490143                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     87490143                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.085554                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.085554                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.085553                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.085553                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29858.054462                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29858.054462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29858.014571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29858.014571                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     34806497                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      6176618                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3287027                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          126959                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.589051                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.650493                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches           3401233                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks     12137489                       # number of writebacks
system.cpu.dcache.writebacks::total          12137489                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1746543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1746543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1746543                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1746543                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5738481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5738481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5738489                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      6400029                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12138518                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 166976104129                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 166976104129                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 166976465129                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 129138062971                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 296114528100                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.065591                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.065591                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.065590                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.138742                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29097.613834                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29097.613834                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29097.636177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 20177.730909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24394.619516                       # average overall mshr miss latency
system.cpu.dcache.replacements               12137489                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     53052325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        53052325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3465831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3465831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 117124782000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 117124782000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     56518156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     56518156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061322                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061322                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33794.141145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33794.141145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       752187                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       752187                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2713644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2713644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  89990601000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  89990601000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33162.272207                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33162.272207                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26951172                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26951172                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3549993                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3549993                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  93245912731                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  93245912731                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     30501165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     30501165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116389                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116389                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26266.506084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26266.506084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       994220                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       994220                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2555773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2555773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  64809603120                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  64809603120                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.083793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.083793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25358.121836                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25358.121836                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          959                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           959                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          969                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          969                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010320                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010320                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       361000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       361000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.008256                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008256                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        45125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        45125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      6400029                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      6400029                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 129138062971                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 129138062971                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 20177.730909                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 20177.730909                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          653                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          653                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data       469200                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total       469200                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data  13117559509                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total  13117559509                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data       469853                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       469853                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.998610                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.998610                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 27957.287956                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 27957.287956                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data          136                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total          136                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data       469064                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total       469064                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data  12175900009                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total  12175900009                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.998321                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.998321                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 25957.865044                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 25957.865044                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data          325                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             325                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            3                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             3                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        99000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        99000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data          328                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          328                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.009146                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.009146                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        33000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        33000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            3                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            3                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        93000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        93000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.009146                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.009146                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        31000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        31000                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pfIssued       186869733                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified    335907708                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit    101744954                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull     25166294                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage      14050448                       # number of prefetches that crossed the page
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.539827                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            92144001                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12138513                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.591045                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   316.893401                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   706.646427                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.309466                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.690084                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          831                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          408                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.811523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.188477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         187119529                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        187119529                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  8682976                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              91601119                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 137953324                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               8166864                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1725912                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             84370965                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2725                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              327015931                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               7288062                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                            18                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1079068                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      335857990                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    95151662                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           89257008                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     245319320                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3456980                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  769                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            11                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles         2537                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 132771074                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2142                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          248130195                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.376801                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.206774                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 86916913     35.03%     35.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 45426722     18.31%     53.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 51160383     20.62%     73.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 64626177     26.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            248130195                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.383265                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.352815                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    132766185                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        132766185                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    132766185                       # number of overall hits
system.cpu.icache.overall_hits::total       132766185                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4874                       # number of overall misses
system.cpu.icache.overall_misses::total          4874                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179250957                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179250957                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179250957                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179250957                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    132771059                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    132771059                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    132771059                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    132771059                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36776.971071                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36776.971071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36776.971071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36776.971071                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        49577                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          141                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               816                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.756127                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    11.750000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3551                       # number of writebacks
system.cpu.icache.writebacks::total              3551                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          810                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          810                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          810                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          810                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4064                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4064                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4064                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4064                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    151572464                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151572464                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    151572464                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151572464                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37296.374016                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37296.374016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37296.374016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37296.374016                       # average overall mshr miss latency
system.cpu.icache.replacements                   3551                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    132766185                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       132766185                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4874                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179250957                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179250957                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    132771059                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    132771059                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36776.971071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36776.971071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          810                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          810                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4064                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4064                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    151572464                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151572464                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37296.374016                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37296.374016                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.461395                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           132770248                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4063                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          32677.885306                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             53500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.461395                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969651                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969651                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           90                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         265546181                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        265546181                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                            18                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1150868                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5420454                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   80                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 313                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 820259                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 4865                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                2714448                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 124132977500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1725912                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 17703065                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                67900198                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          81188                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 136349726                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              24370106                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              319947803                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               3016204                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               5800583                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1723                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 455870                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               16873261                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             288                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           349486565                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   605620937                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                429758023                       # Number of integer rename lookups
system.cpu.rename.vecLookups                  6857665                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups                36103                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             313953040                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 35533525                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    4099                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 180                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  16530384                       # count of insts added to the skid buffer
system.cpu.rob.reads                        550825759                       # The number of ROB reads
system.cpu.rob.writes                       628976919                       # The number of ROB writes
system.cpu.thread_0.numInsts                282056442                       # Number of Instructions committed
system.cpu.thread_0.numOps                  287597150                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1515                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              3137667                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher      4682886                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7822068                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1515                       # number of overall hits
system.l2.overall_hits::.cpu.data             3137667                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher      4682886                       # number of overall hits
system.l2.overall_hits::total                 7822068                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2549                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2129482                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher      1717143                       # number of demand (read+write) misses
system.l2.demand_misses::total                3849174                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2549                       # number of overall misses
system.l2.overall_misses::.cpu.data           2129482                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher      1717143                       # number of overall misses
system.l2.overall_misses::total               3849174                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    137319500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 118361859873                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher  90244505233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     208743684606                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    137319500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 118361859873                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher  90244505233                       # number of overall miss cycles
system.l2.overall_miss_latency::total    208743684606                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4064                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5267149                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher      6400029                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11671242                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4064                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5267149                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher      6400029                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11671242                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.627215                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.404295                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.268302                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.329800                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.627215                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.404295                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.268302                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.329800                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 53871.910553                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 55582.465535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 52555.031953                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54230.773825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 53871.910553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 55582.465535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 52555.031953                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54230.773825                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2399760                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3931847                       # number of writebacks
system.l2.writebacks::total                   3931847                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data             920                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher       172679                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              173599                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data            920                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher       172679                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             173599                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2128562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher      1544464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3675575                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2128562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher      1544464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2583076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6258651                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    122030003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 105570495373                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher  77275217294                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 182967742670                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    122030003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 105570495373                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher  77275217294                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 103979111964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 286946854634                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.627215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.404120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.241321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.314926                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.627215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.404120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.241321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.536245                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 47873.677128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 49597.096713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50033.679836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49779.352256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 47873.677128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 49597.096713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50033.679836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 40253.988641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45848.035724                       # average overall mshr miss latency
system.l2.replacements                        6434032                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8133630                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8133630                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8133630                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8133630                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4007337                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4007337                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4007337                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4007337                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2583076                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2583076                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 103979111964                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 103979111964                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 40253.988641                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 40253.988641                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data              9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  9                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data       203000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       203000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data 22555.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 22555.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       149000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       149000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 16555.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16555.555556                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data           1742590                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu.dcache.prefetcher          162                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1742752                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          810908                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu.dcache.prefetcher          127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              811035                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  44993003081                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.dcache.prefetcher      7374487                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45000377568                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2553498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.dcache.prefetcher          289                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2553787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.317568                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu.dcache.prefetcher     0.439446                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.317581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 55484.719698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.dcache.prefetcher 58066.826772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 55485.124030                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data          103                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu.dcache.prefetcher            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              105                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data       810805                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.dcache.prefetcher          125                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         810930                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  40126133081                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.dcache.prefetcher      6542487                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40132675568                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.317527                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.432526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.317540                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 49489.252140                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52339.896000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49489.691549                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2549                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2549                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    137319500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    137319500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4064                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4064                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.627215                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.627215                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 53871.910553                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 53871.910553                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2549                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2549                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    122030003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    122030003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.627215                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.627215                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 47873.677128                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 47873.677128                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1395077                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher      4682724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6077801                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      1318574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher      1717016                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3035590                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  73368856792                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  90237130746                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 163605987538                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      2713651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher      6399740                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9113391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.485904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.268295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.333091                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 55642.578112                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 52554.624270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 53895.943635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data          817                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher       172677                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       173494                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data      1317757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher      1544339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2862096                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  65444362292                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  77268674807                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 142713037099                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.485603                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.241313                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.314054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 49663.452588                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50033.493169                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 49863.120279                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data         89246                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             89246                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data       382089                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total          382089                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data      1469999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1469999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data       471335                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total        471335                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.810653                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.810653                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data     3.847269                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total     3.847269                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data           53                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           53                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data       382036                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total       382036                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   7599040518                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   7599040518                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.810540                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.810540                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19890.901690                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19890.901690                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                16821569                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            19738604                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              2212174                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               3302                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2309516                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32001.785581                       # Cycle average of tags in use
system.l2.tags.total_refs                    22462499                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14551022                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.543706                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    436000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   31860.979955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   140.805625                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.972320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.004297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976617                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         30707                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1433                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2        21099                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         9114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          711                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          252                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.937103                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.043732                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 208819998                       # Number of tag accesses
system.l2.tags.data_accesses                208819998                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         163136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      136250752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher     99471168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    153602368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          389487424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       163136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        163136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    251638208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       251638208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2128918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher      1554237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2400037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6085741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3931847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3931847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1314204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1097619301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher    801327496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1237401786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3137662786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1314204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1314204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2027166455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2027166455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2027166455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1314204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1097619301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher    801327496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1237401786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5164829241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5274812                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3931847                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2502182                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq            810928                       # Transaction distribution
system.membus.trans_dist::ReadExResp           810928                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        5274813                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        382037                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     18987561                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               18987561                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    641125568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               641125568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8630850                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8630850    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8630850                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         35847239980                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              28.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        30428700000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           9117454                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12065477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4007410                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2502185                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4878183                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              33                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2553787                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2553787                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4064                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9113391                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq       471335                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp       471335                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11678                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     36414566                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              36426244                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       487296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1523500800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1523988096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        11312248                       # Total snoops (count)
system.tol2bus.snoopTraffic                 251640320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         23469343                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007803                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.087987                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23286222     99.22%     99.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 183121      0.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           23469343                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 124132977500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        26142348061                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             21.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6107973                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17736439998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            49667                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
