Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Jan 06 13:55:38 2024
| Host         : DESKTOP-GD656IR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.592        0.000                      0                13951        0.016        0.000                      0                13951        4.020        0.000                       0                  7745  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
CLK                       {0.000 41.666}       83.333          12.000          
  clk_out1_clk_generator  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_generator  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                        16.667        0.000                       0                     1  
  clk_out1_clk_generator        0.592        0.000                      0                13951        0.016        0.000                      0                13951        4.020        0.000                       0                  7741  
  clkfbout_clk_generator                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_generator
  To Clock:  clk_out1_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 3.898ns (42.430%)  route 5.289ns (57.570%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.562    -0.931    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    SLICE_X47Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0_reg[3]/Q
                         net (fo=6, routed)           1.031     0.556    pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0[3]
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.680 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[17]_i_47/O
                         net (fo=1, routed)           0.000     0.680    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[17]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.212 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.212    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.326 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_18__2/CO[3]
                         net (fo=50, routed)          1.451     2.777    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_18__2_n_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.150     2.927 f  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_20__2/O
                         net (fo=3, routed)           0.372     3.298    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_20__2_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.646 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_14__3/O
                         net (fo=2, routed)           0.569     4.215    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_14__3_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.339 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_18__2/O
                         net (fo=1, routed)           0.000     4.339    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_18__2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.883 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_10__3/O[2]
                         net (fo=2, routed)           1.227     6.110    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_10__3_n_5
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.330     6.440 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_2__3/O
                         net (fo=2, routed)           0.640     7.080    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_2__3_n_0
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.327     7.407 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_6__3/O
                         net (fo=1, routed)           0.000     7.407    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_6__3_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.808 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.808    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[11]_i_1__4_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.922    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_1__4_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.256 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     8.256    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[17]
    SLICE_X40Y15         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.441     8.465    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    SLICE_X40Y15         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]/C
                         clock pessimism              0.563     9.028    
                         clock uncertainty           -0.243     8.786    
    SLICE_X40Y15         FDRE (Setup_fdre_C_D)        0.062     8.848    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 5.153ns (57.079%)  route 3.875ns (42.921%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.662    -0.831    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    DSP48_X1Y0           DSP48E1                                      r  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.215     1.384 f  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/P[20]
                         net (fo=63, routed)          1.658     3.041    pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg_n_85
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.153     3.194 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_15__1/O
                         net (fo=2, routed)           0.708     3.902    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_15__1_n_0
    SLICE_X42Y2          LUT4 (Prop_lut4_I3_O)        0.331     4.233 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_19__2/O
                         net (fo=1, routed)           0.000     4.233    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_19__2_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.609 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[6]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     4.609    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[6]_i_10__1_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.726 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     4.726    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_10__1_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.049 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_10__1/O[1]
                         net (fo=4, routed)           1.053     6.102    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_10__1_n_6
    SLICE_X46Y3          LUT3 (Prop_lut3_I1_O)        0.330     6.432 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_15__2/O
                         net (fo=1, routed)           0.457     6.888    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_15__2_n_0
    SLICE_X43Y4          LUT5 (Prop_lut5_I1_O)        0.328     7.216 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_9__3/O
                         net (fo=1, routed)           0.000     7.216    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_9__3_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.748 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.748    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_1__3_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.862    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_1__3_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.196 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[17]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     8.196    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL[16]
    SLICE_X43Y6          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.447     8.471    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X43Y6          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[16]/C
                         clock pessimism              0.563     9.034    
                         clock uncertainty           -0.243     8.792    
    SLICE_X43Y6          FDRE (Setup_fdre_C_D)        0.062     8.854    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[16]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 3.787ns (41.726%)  route 5.289ns (58.274%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.562    -0.931    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    SLICE_X47Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0_reg[3]/Q
                         net (fo=6, routed)           1.031     0.556    pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0[3]
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.680 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[17]_i_47/O
                         net (fo=1, routed)           0.000     0.680    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[17]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.212 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.212    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.326 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_18__2/CO[3]
                         net (fo=50, routed)          1.451     2.777    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_18__2_n_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.150     2.927 f  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_20__2/O
                         net (fo=3, routed)           0.372     3.298    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_20__2_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.646 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_14__3/O
                         net (fo=2, routed)           0.569     4.215    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_14__3_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.339 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_18__2/O
                         net (fo=1, routed)           0.000     4.339    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_18__2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.883 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_10__3/O[2]
                         net (fo=2, routed)           1.227     6.110    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_10__3_n_5
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.330     6.440 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_2__3/O
                         net (fo=2, routed)           0.640     7.080    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_2__3_n_0
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.327     7.407 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_6__3/O
                         net (fo=1, routed)           0.000     7.407    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_6__3_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.808 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.808    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[11]_i_1__4_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.922 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.922    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_1__4_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.145 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     8.145    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[16]
    SLICE_X40Y15         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.441     8.465    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    SLICE_X40Y15         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[16]/C
                         clock pessimism              0.563     9.028    
                         clock uncertainty           -0.243     8.786    
    SLICE_X40Y15         FDRE (Setup_fdre_C_D)        0.062     8.848    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[16]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 3.784ns (41.707%)  route 5.289ns (58.293%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.562    -0.931    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    SLICE_X47Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0_reg[3]/Q
                         net (fo=6, routed)           1.031     0.556    pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0[3]
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.680 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[17]_i_47/O
                         net (fo=1, routed)           0.000     0.680    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[17]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.212 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.212    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.326 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_18__2/CO[3]
                         net (fo=50, routed)          1.451     2.777    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_18__2_n_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.150     2.927 f  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_20__2/O
                         net (fo=3, routed)           0.372     3.298    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_20__2_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.646 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_14__3/O
                         net (fo=2, routed)           0.569     4.215    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_14__3_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.339 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_18__2/O
                         net (fo=1, routed)           0.000     4.339    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_18__2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.883 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_10__3/O[2]
                         net (fo=2, routed)           1.227     6.110    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_10__3_n_5
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.330     6.440 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_2__3/O
                         net (fo=2, routed)           0.640     7.080    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_2__3_n_0
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.327     7.407 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_6__3/O
                         net (fo=1, routed)           0.000     7.407    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_6__3_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.808 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.808    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[11]_i_1__4_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.142 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     8.142    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[13]
    SLICE_X40Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.442     8.466    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    SLICE_X40Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[13]/C
                         clock pessimism              0.563     9.029    
                         clock uncertainty           -0.243     8.787    
    SLICE_X40Y14         FDRE (Setup_fdre_C_D)        0.062     8.849    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[13]
  -------------------------------------------------------------------
                         required time                          8.849    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 3.763ns (41.572%)  route 5.289ns (58.428%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.562    -0.931    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    SLICE_X47Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0_reg[3]/Q
                         net (fo=6, routed)           1.031     0.556    pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0[3]
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.680 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[17]_i_47/O
                         net (fo=1, routed)           0.000     0.680    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[17]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.212 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.212    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.326 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_18__2/CO[3]
                         net (fo=50, routed)          1.451     2.777    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_18__2_n_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.150     2.927 f  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_20__2/O
                         net (fo=3, routed)           0.372     3.298    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_20__2_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.646 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_14__3/O
                         net (fo=2, routed)           0.569     4.215    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_14__3_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.339 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_18__2/O
                         net (fo=1, routed)           0.000     4.339    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_18__2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.883 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_10__3/O[2]
                         net (fo=2, routed)           1.227     6.110    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_10__3_n_5
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.330     6.440 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_2__3/O
                         net (fo=2, routed)           0.640     7.080    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_2__3_n_0
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.327     7.407 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_6__3/O
                         net (fo=1, routed)           0.000     7.407    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_6__3_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.808 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.808    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[11]_i_1__4_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.121 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     8.121    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]
    SLICE_X40Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.442     8.466    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    SLICE_X40Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]/C
                         clock pessimism              0.563     9.029    
                         clock uncertainty           -0.243     8.787    
    SLICE_X40Y14         FDRE (Setup_fdre_C_D)        0.062     8.849    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]
  -------------------------------------------------------------------
                         required time                          8.849    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 5.058ns (56.623%)  route 3.875ns (43.377%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.662    -0.831    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    DSP48_X1Y0           DSP48E1                                      r  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.215     1.384 f  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/P[20]
                         net (fo=63, routed)          1.658     3.041    pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg_n_85
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.153     3.194 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_15__1/O
                         net (fo=2, routed)           0.708     3.902    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_15__1_n_0
    SLICE_X42Y2          LUT4 (Prop_lut4_I3_O)        0.331     4.233 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_19__2/O
                         net (fo=1, routed)           0.000     4.233    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_19__2_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.609 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[6]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     4.609    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[6]_i_10__1_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.726 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     4.726    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_10__1_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.049 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_10__1/O[1]
                         net (fo=4, routed)           1.053     6.102    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_10__1_n_6
    SLICE_X46Y3          LUT3 (Prop_lut3_I1_O)        0.330     6.432 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_15__2/O
                         net (fo=1, routed)           0.457     6.888    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_15__2_n_0
    SLICE_X43Y4          LUT5 (Prop_lut5_I1_O)        0.328     7.216 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_9__3/O
                         net (fo=1, routed)           0.000     7.216    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_9__3_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.748 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.748    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_1__3_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.862    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_1__3_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.101 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[17]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     8.101    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL[17]
    SLICE_X43Y6          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.447     8.471    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X43Y6          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[17]/C
                         clock pessimism              0.563     9.034    
                         clock uncertainty           -0.243     8.792    
    SLICE_X43Y6          FDRE (Setup_fdre_C_D)        0.062     8.854    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 5.042ns (56.545%)  route 3.875ns (43.455%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.662    -0.831    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    DSP48_X1Y0           DSP48E1                                      r  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.215     1.384 f  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/P[20]
                         net (fo=63, routed)          1.658     3.041    pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg_n_85
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.153     3.194 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_15__1/O
                         net (fo=2, routed)           0.708     3.902    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_15__1_n_0
    SLICE_X42Y2          LUT4 (Prop_lut4_I3_O)        0.331     4.233 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_19__2/O
                         net (fo=1, routed)           0.000     4.233    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_19__2_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.609 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[6]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     4.609    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[6]_i_10__1_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.726 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     4.726    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_10__1_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.049 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_10__1/O[1]
                         net (fo=4, routed)           1.053     6.102    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_10__1_n_6
    SLICE_X46Y3          LUT3 (Prop_lut3_I1_O)        0.330     6.432 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_15__2/O
                         net (fo=1, routed)           0.457     6.888    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_15__2_n_0
    SLICE_X43Y4          LUT5 (Prop_lut5_I1_O)        0.328     7.216 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_9__3/O
                         net (fo=1, routed)           0.000     7.216    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_9__3_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.748 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.748    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_1__3_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.862    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_1__3_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.085 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[17]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     8.085    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL[15]
    SLICE_X43Y6          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.447     8.471    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X43Y6          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[15]/C
                         clock pessimism              0.563     9.034    
                         clock uncertainty           -0.243     8.792    
    SLICE_X43Y6          FDRE (Setup_fdre_C_D)        0.062     8.854    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[15]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 5.039ns (56.531%)  route 3.875ns (43.469%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.662    -0.831    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    DSP48_X1Y0           DSP48E1                                      r  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.215     1.384 f  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/P[20]
                         net (fo=63, routed)          1.658     3.041    pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg_n_85
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.153     3.194 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_15__1/O
                         net (fo=2, routed)           0.708     3.902    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_15__1_n_0
    SLICE_X42Y2          LUT4 (Prop_lut4_I3_O)        0.331     4.233 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_19__2/O
                         net (fo=1, routed)           0.000     4.233    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_19__2_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.609 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[6]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     4.609    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[6]_i_10__1_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.726 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     4.726    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_10__1_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.049 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_10__1/O[1]
                         net (fo=4, routed)           1.053     6.102    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_10__1_n_6
    SLICE_X46Y3          LUT3 (Prop_lut3_I1_O)        0.330     6.432 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_15__2/O
                         net (fo=1, routed)           0.457     6.888    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_15__2_n_0
    SLICE_X43Y4          LUT5 (Prop_lut5_I1_O)        0.328     7.216 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_9__3/O
                         net (fo=1, routed)           0.000     7.216    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_9__3_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.748 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.748    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_1__3_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.082 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     8.082    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL[12]
    SLICE_X43Y5          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.447     8.471    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X43Y5          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[12]/C
                         clock pessimism              0.563     9.034    
                         clock uncertainty           -0.243     8.792    
    SLICE_X43Y5          FDRE (Setup_fdre_C_D)        0.062     8.854    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 5.018ns (56.428%)  route 3.875ns (43.572%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.662    -0.831    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    DSP48_X1Y0           DSP48E1                                      r  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.215     1.384 f  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/P[20]
                         net (fo=63, routed)          1.658     3.041    pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg_n_85
    SLICE_X42Y2          LUT3 (Prop_lut3_I0_O)        0.153     3.194 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_15__1/O
                         net (fo=2, routed)           0.708     3.902    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_15__1_n_0
    SLICE_X42Y2          LUT4 (Prop_lut4_I3_O)        0.331     4.233 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_19__2/O
                         net (fo=1, routed)           0.000     4.233    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[6]_i_19__2_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.609 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[6]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     4.609    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[6]_i_10__1_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.726 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     4.726    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_10__1_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.049 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_10__1/O[1]
                         net (fo=4, routed)           1.053     6.102    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_10__1_n_6
    SLICE_X46Y3          LUT3 (Prop_lut3_I1_O)        0.330     6.432 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_15__2/O
                         net (fo=1, routed)           0.457     6.888    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_15__2_n_0
    SLICE_X43Y4          LUT5 (Prop_lut5_I1_O)        0.328     7.216 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_9__3/O
                         net (fo=1, routed)           0.000     7.216    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_9__3_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.748 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.748    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_1__3_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.061 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     8.061    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL[14]
    SLICE_X43Y5          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.447     8.471    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X43Y5          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]/C
                         clock pessimism              0.563     9.034    
                         clock uncertainty           -0.243     8.792    
    SLICE_X43Y5          FDRE (Setup_fdre_C_D)        0.062     8.854    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 3.689ns (41.090%)  route 5.289ns (58.910%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.562    -0.931    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    SLICE_X47Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0_reg[3]/Q
                         net (fo=6, routed)           1.031     0.556    pqn_ctrl_0/PQN_NP1227_class1_0/vin_b0[3]
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.680 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[17]_i_47/O
                         net (fo=1, routed)           0.000     0.680    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[17]_i_47_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.212 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.212    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.326 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_18__2/CO[3]
                         net (fo=50, routed)          1.451     2.777    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[17]_i_18__2_n_0
    SLICE_X54Y5          LUT5 (Prop_lut5_I3_O)        0.150     2.927 f  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_20__2/O
                         net (fo=3, routed)           0.372     3.298    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_20__2_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.348     3.646 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_14__3/O
                         net (fo=2, routed)           0.569     4.215    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_14__3_n_0
    SLICE_X54Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.339 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_18__2/O
                         net (fo=1, routed)           0.000     4.339    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[15]_i_18__2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.883 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_10__3/O[2]
                         net (fo=2, routed)           1.227     6.110    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_10__3_n_5
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.330     6.440 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_2__3/O
                         net (fo=2, routed)           0.640     7.080    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_2__3_n_0
    SLICE_X40Y13         LUT4 (Prop_lut4_I3_O)        0.327     7.407 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_6__3/O
                         net (fo=1, routed)           0.000     7.407    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[11]_i_6__3_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.808 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.808    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[11]_i_1__4_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.047 r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[15]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     8.047    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0[14]
    SLICE_X40Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        1.442     8.466    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    SLICE_X40Y14         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[14]/C
                         clock pessimism              0.563     9.029    
                         clock uncertainty           -0.243     8.787    
    SLICE_X40Y14         FDRE (Setup_fdre_C_D)        0.062     8.849    pqn_ctrl_0/PQN_NP1227_class1_0/nout_b0_reg[14]
  -------------------------------------------------------------------
                         required time                          8.849    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_MBON_0/cos_s_vS_b0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.251ns (63.979%)  route 0.141ns (36.021%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.562    -0.602    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X32Y50         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/cos_s_vS_b0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  pqn_ctrl_0/PQN_MBON_0/cos_s_vS_b0_reg[13]/Q
                         net (fo=2, routed)           0.141    -0.319    pqn_ctrl_0/PQN_MBON_0/cos_s_vS_b0[13]
    SLICE_X31Y49         LUT5 (Prop_lut5_I1_O)        0.045    -0.274 r  pqn_ctrl_0/PQN_MBON_0/sout_b0[15]_i_8__2/O
                         net (fo=1, routed)           0.000    -0.274    pqn_ctrl_0/PQN_MBON_0/sout_b0[15]_i_8__2_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.209 r  pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[15]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    -0.209    pqn_ctrl_0/PQN_MBON_0/sout_b0[13]
    SLICE_X31Y49         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.833    -0.838    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X31Y49         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[13]/C
                         clock pessimism              0.507    -0.331    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.105    -0.226    pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[13]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_MBON_sin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_MBON_0/sin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.979%)  route 0.163ns (56.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.563    -0.601    pqn_ctrl_0/clk_out1
    SLICE_X36Y44         FDRE                                         r  pqn_ctrl_0/PQN_MBON_sin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  pqn_ctrl_0/PQN_MBON_sin_reg[3]/Q
                         net (fo=1, routed)           0.163    -0.310    pqn_ctrl_0/PQN_MBON_0/PQN_MBON_sin_reg[17][3]
    SLICE_X34Y45         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.831    -0.840    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X34Y45         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sin_reg[3]/C
                         clock pessimism              0.502    -0.338    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.010    -0.328    pqn_ctrl_0/PQN_MBON_0/sin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_APL_qin_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_APL_0/qin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.426%)  route 0.217ns (60.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.557    -0.607    pqn_ctrl_0/clk_out1
    SLICE_X36Y17         FDRE                                         r  pqn_ctrl_0/PQN_APL_qin_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  pqn_ctrl_0/PQN_APL_qin_reg[6]/Q
                         net (fo=1, routed)           0.217    -0.249    pqn_ctrl_0/PQN_APL_0/PQN_APL_qin_reg[17][6]
    SLICE_X33Y17         FDRE                                         r  pqn_ctrl_0/PQN_APL_0/qin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.824    -0.847    pqn_ctrl_0/PQN_APL_0/clk_out1
    SLICE_X33Y17         FDRE                                         r  pqn_ctrl_0/PQN_APL_0/qin_reg[6]/C
                         clock pessimism              0.502    -0.345    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.070    -0.275    pqn_ctrl_0/PQN_APL_0/qin_reg[6]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_PN_0/nout_b0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_PN_0/PORT_nout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.569%)  route 0.207ns (59.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.558    -0.606    pqn_ctrl_0/PQN_PN_0/clk_out1
    SLICE_X37Y33         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/nout_b0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  pqn_ctrl_0/PQN_PN_0/nout_b0_reg[15]/Q
                         net (fo=1, routed)           0.207    -0.258    pqn_ctrl_0/PQN_PN_0/nout_b0_reg_n_0_[15]
    SLICE_X35Y36         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/PORT_nout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.826    -0.845    pqn_ctrl_0/PQN_PN_0/clk_out1
    SLICE_X35Y36         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/PORT_nout_reg[15]/C
                         clock pessimism              0.502    -0.343    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.057    -0.286    pqn_ctrl_0/PQN_PN_0/PORT_nout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_MBON_sin_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_MBON_0/sin_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.166%)  route 0.162ns (55.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.562    -0.602    pqn_ctrl_0/clk_out1
    SLICE_X36Y50         FDRE                                         r  pqn_ctrl_0/PQN_MBON_sin_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  pqn_ctrl_0/PQN_MBON_sin_reg[17]/Q
                         net (fo=1, routed)           0.162    -0.312    pqn_ctrl_0/PQN_MBON_0/PQN_MBON_sin_reg[17][17]
    SLICE_X34Y50         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sin_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.829    -0.841    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X34Y50         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sin_reg[17]/C
                         clock pessimism              0.502    -0.339    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)        -0.001    -0.340    pqn_ctrl_0/PQN_MBON_0/sin_reg[17]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_MBON_0/PORT_sout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/MBON1_sc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.608%)  route 0.170ns (53.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.563    -0.601    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X34Y49         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/PORT_sout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  pqn_ctrl_0/PQN_MBON_0/PORT_sout_reg[1]/Q
                         net (fo=2, routed)           0.170    -0.283    pqn_ctrl_0/PQN_MBON_sout[1]
    SLICE_X37Y50         FDRE                                         r  pqn_ctrl_0/MBON1_sc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.830    -0.840    pqn_ctrl_0/clk_out1
    SLICE_X37Y50         FDRE                                         r  pqn_ctrl_0/MBON1_sc_reg[1]/C
                         clock pessimism              0.507    -0.333    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.018    -0.315    pqn_ctrl_0/MBON1_sc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_MBON_sin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_MBON_0/sin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.006%)  route 0.184ns (58.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.562    -0.602    pqn_ctrl_0/clk_out1
    SLICE_X36Y50         FDRE                                         r  pqn_ctrl_0/PQN_MBON_sin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  pqn_ctrl_0/PQN_MBON_sin_reg[1]/Q
                         net (fo=1, routed)           0.184    -0.290    pqn_ctrl_0/PQN_MBON_0/PQN_MBON_sin_reg[17][1]
    SLICE_X35Y50         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.829    -0.841    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X35Y50         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sin_reg[1]/C
                         clock pessimism              0.502    -0.339    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.016    -0.323    pqn_ctrl_0/PQN_MBON_0/sin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_PN_0/nout_b0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_PN_0/PORT_nout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.490%)  route 0.216ns (60.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.558    -0.606    pqn_ctrl_0/PQN_PN_0/clk_out1
    SLICE_X37Y33         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/nout_b0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  pqn_ctrl_0/PQN_PN_0/nout_b0_reg[12]/Q
                         net (fo=1, routed)           0.216    -0.249    pqn_ctrl_0/PQN_PN_0/nout_b0_reg_n_0_[12]
    SLICE_X30Y34         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/PORT_nout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.826    -0.845    pqn_ctrl_0/PQN_PN_0/clk_out1
    SLICE_X30Y34         FDRE                                         r  pqn_ctrl_0/PQN_PN_0/PORT_nout_reg[12]/C
                         clock pessimism              0.502    -0.343    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.059    -0.284    pqn_ctrl_0/PQN_PN_0/PORT_nout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_APL_0/nin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_APL_0/nin_b0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.762%)  route 0.223ns (61.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.559    -0.605    pqn_ctrl_0/PQN_APL_0/clk_out1
    SLICE_X39Y34         FDRE                                         r  pqn_ctrl_0/PQN_APL_0/nin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  pqn_ctrl_0/PQN_APL_0/nin_reg[4]/Q
                         net (fo=3, routed)           0.223    -0.241    pqn_ctrl_0/PQN_APL_0/nin_reg_n_0_[4]
    SLICE_X35Y35         FDRE                                         r  pqn_ctrl_0/PQN_APL_0/nin_b0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.826    -0.845    pqn_ctrl_0/PQN_APL_0/clk_out1
    SLICE_X35Y35         FDRE                                         r  pqn_ctrl_0/PQN_APL_0/nin_b0_reg[4]/C
                         clock pessimism              0.502    -0.343    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.066    -0.277    pqn_ctrl_0/PQN_APL_0/nin_b0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_MBON_sin_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_MBON_0/sin_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.632%)  route 0.169ns (53.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.564    -0.600    pqn_ctrl_0/clk_out1
    SLICE_X38Y49         FDRE                                         r  pqn_ctrl_0/PQN_MBON_sin_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  pqn_ctrl_0/PQN_MBON_sin_reg[15]/Q
                         net (fo=1, routed)           0.169    -0.282    pqn_ctrl_0/PQN_MBON_0/PQN_MBON_sin_reg[17][15]
    SLICE_X35Y49         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sin_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7739, routed)        0.832    -0.839    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X35Y49         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sin_reg[15]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.016    -0.321    pqn_ctrl_0/PQN_MBON_0/sin_reg[15]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6      blk_mem_KC_I_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6      blk_mem_KC_I_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7      blk_mem_KC_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7      blk_mem_KC_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6      blk_mem_KC_sr_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6      blk_mem_KC_sr_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y20     blk_mem_LNPN_I_exci_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y20     blk_mem_LNPN_I_exci_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y21     blk_mem_LNPN_I_inhi_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y21     blk_mem_LNPN_I_inhi_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y29     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y29     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y29     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y29     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y29     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y29     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y38     pqn_ctrl_0/PQN_APL_nin_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y38     pqn_ctrl_0/PQN_APL_nin_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y45     pqn_ctrl_0/PQN_KC_Iin_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y45     pqn_ctrl_0/PQN_KC_Iin_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y29     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y29     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y29     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y29     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y29     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y29     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y35     pqn_ctrl_0/PQN_APL_nin_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y46     pqn_ctrl_0/PQN_KC_Iin_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y46     pqn_ctrl_0/PQN_KC_Iin_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y46     pqn_ctrl_0/PQN_KC_Iin_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_generator_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_generator_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBOUT



