#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 18 10:30:29 2025
# Process ID: 19260
# Current directory: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2164 E:\Study Folder\Engineering\Computer Engineering\Computer Systems\Architectures\Notes\Lab\Codes\RISC-V\Synthesis\Synthesis.xpr
# Log file: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/vivado.log
# Journal file: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Software/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 878.250 ; gain = 143.656
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 18 10:32:03 2025...
-jobs 4
[Fri Apr 18 10:31:27 2025] Launched impl_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/impl_1/runme.log
set_property BITSTREAM.CONFIG.CCLKPIN Pullup [current_design]
WARNING: [Vivado 12-628] No current design set.
ERROR: [Common 17-161] Invalid option value '' specified for 'objects'.
set_property BITSTREAM.CONFIG.CCLKPIN Pullup
ERROR: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info.
set_property BITSTREAM.CONFIG.CONFIGRATE 3 [current_design]
WARNING: [Vivado 12-628] No current design set.
ERROR: [Common 17-161] Invalid option value '' specified for 'objects'.
set_property BITSTREAM.CONFIG.CONFIGRATE 3 [current_design]
WARNING: [Vivado 12-628] No current design set.
ERROR: [Common 17-161] Invalid option value '' specified for 'objects'.
set_property BITSTREAM.CONFIG.CONFIGRATE 3 [current_design]
WARNING: [Vivado 12-628] No current design set.
ERROR: [Common 17-161] Invalid option value '' specified for 'objects'.
set_property BITSTREAM.CONFIG.CONFIGRATE 3 [current_design]
WARNING: [Vivado 12-628] No current design set.
ERROR: [Common 17-161] Invalid option value '' specified for 'objects'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 18 11:03:59 2025] Launched synth_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1/runme.log
[Fri Apr 18 11:03:59 2025] Launched impl_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1804.230 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1804.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1887.156 ; gain = 933.023
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 18 11:12:08 2025] Launched synth_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1/runme.log
[Fri Apr 18 11:12:08 2025] Launched impl_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1907.059 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1907.059 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1907.262 ; gain = 1.430
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 18 11:32:47 2025] Launched synth_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1/runme.log
[Fri Apr 18 11:32:47 2025] Launched impl_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1928.914 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1928.914 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 18 11:40:45 2025] Launched impl_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 18 11:48:00 2025] Launched synth_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1/runme.log
[Fri Apr 18 11:48:00 2025] Launched impl_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 18 11:52:34 2025] Launched synth_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1/runme.log
[Fri Apr 18 11:52:34 2025] Launched impl_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 18 11:56:56 2025] Launched synth_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1/runme.log
[Fri Apr 18 11:56:56 2025] Launched impl_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 18 12:34:37 2025...
