# (C) Copyright 2024 Axelera AI B.V.
# All Rights Reserved
# *** Axelera AI Confidential ***

package:
  name: ddr_west_clock_gen_p
  description: "DDR_WEST clock gen clocks, related IOs, clock groups and design intent information"
  authors:
    - "Andrew Dickson <andrew.dickson@axelera.ai>"

# Guidelines for clocks, related IOs and clock groups
#  1. each clock starts with dash (-)
#  2. clock parameters are defined using pairs of key and possible value (i.e. key: <value>)
#  3. freq - should be in MHz
#  4. dc (duty cycle) - should be in %
#  5. is_gen - should be true if it is generated clock
#  6. if is_gen is true - then div_by, master_clk, master_source must be defined as well
#  7. sync_with - only valid for non-generated clocks. If clock is asynchronous in nature wrt all other clocks, leave this empty.

clocks:
  #- name: fast_clk_div2
  #  is_gen: true
  #  div_by: 2
  #  master_clk: <master_clock name>
  #  master_source: <master_clock source port or hierarchical pin>
  #  source: <name of hierarchical pin or port where clock should be defined>
  #  mode: <func | atspeed | shift>
  - clock_type: master
    name: ddr_west_clk
    freq_mhz: 800
    dc: 50
    source:
      name: "u_ddr_west_clock_gen/u_pll_wrapper/u_tu_pll0519a01_ln05lpe_4007002/FOUT"
      type: pin
  - clock_type: master
    name: ref_clk
    freq_mhz: 50
    dc: 50
    source:
      name: "i_ref_clk"
      type: port
    mode: func
    sync_in:
      - name: "i_syscfg_apb4_*"
        type: port
    sync_out:
      - name: "o_syscfg_apb4_*"
        type: port

resets:
  - name: "*_rst_n"
    type: port

case_analysis:
  #- mode: <func | atspeed | shift>
  #  object:
  #    name: <name or expression>
  #    type: <pin | port| net | expr>
  #  value: <0 | 1>
  - mode: func
    object:
      name: scan_en
      type: port
    value: 0
  - mode: func
    object:
      name: test_mode
      type: port
    value: 0


