

================================================================
== Vivado HLS Report for 'expand_mat'
================================================================
* Date:           Wed Mar 27 17:22:36 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.812|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+------+------+------+------+---------+
        |                                   |                        |   Latency   |   Interval  | Pipeline|
        |              Instance             |         Module         |  min |  max |  min |  max |   Type  |
        +-----------------------------------+------------------------+------+------+------+------+---------+
        |grp_keccak_squeezeblocks_3_fu_226  |keccak_squeezeblocks_3  |  1421|  1421|  1421|  1421|   none  |
        |grp_keccak_absorb_3_fu_234         |keccak_absorb_3         |   663|   663|   663|   663|   none  |
        +-----------------------------------+------------------------+------+------+------+------+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   64|   64|         2|          -|          -|    32|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     5|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     4|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (!tmp_176)
	5  / (tmp_176)
11 --> 
	12  / true
12 --> 
	10  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 13 [1/1] (2.77ns)   --->   "%s = alloca [25 x i64], align 16" [fips202.c:516->sign.c:39]   --->   Operation 13 'alloca' 's' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 14 [1/1] (1.75ns)   --->   "%inbuf = alloca [33 x i8], align 16" [sign.c:23]   --->   Operation 14 'alloca' 'inbuf' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 840> <RAM>
ST_1 : Operation 15 [1/1] (2.77ns)   --->   "%output_assign = alloca [840 x i8], align 16"   --->   Operation 15 'alloca' 'output_assign' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 840> <RAM>
ST_1 : Operation 16 [1/1] (1.35ns)   --->   "br label %1" [sign.c:31]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %i_63, %2 ]"   --->   Operation 17 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.22ns)   --->   "%tmp = icmp eq i6 %i, -32" [sign.c:31]   --->   Operation 18 'icmp' 'tmp' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.60ns)   --->   "%i_63 = add i6 %i, 1" [sign.c:31]   --->   Operation 20 'add' 'i_63' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader2.preheader, label %2" [sign.c:31]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = zext i6 %i to i64" [sign.c:32]   --->   Operation 22 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%rho_addr = getelementptr [112 x i8]* %rho, i64 0, i64 %tmp_s" [sign.c:32]   --->   Operation 23 'getelementptr' 'rho_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.83ns)   --->   "%rho_load = load i8* %rho_addr, align 1" [sign.c:32]   --->   Operation 24 'load' 'rho_load' <Predicate = (!tmp)> <Delay = 1.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 840> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%inbuf_addr = getelementptr inbounds [33 x i8]* %inbuf, i64 0, i64 32" [sign.c:37]   --->   Operation 25 'getelementptr' 'inbuf_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.35ns)   --->   "br label %.preheader2" [sign.c:34]   --->   Operation 26 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 3.58>
ST_3 : Operation 27 [1/2] (1.83ns)   --->   "%rho_load = load i8* %rho_addr, align 1" [sign.c:32]   --->   Operation 27 'load' 'rho_load' <Predicate = true> <Delay = 1.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 840> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%inbuf_addr_1 = getelementptr inbounds [33 x i8]* %inbuf, i64 0, i64 %tmp_s" [sign.c:32]   --->   Operation 28 'getelementptr' 'inbuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.75ns)   --->   "store i8 %rho_load, i8* %inbuf_addr_1, align 1" [sign.c:32]   --->   Operation 29 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 840> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %1" [sign.c:31]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.35>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ 0, %.preheader2.preheader ], [ %i_64, %.preheader2.loopexit ]"   --->   Operation 31 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.00ns)   --->   "%exitcond1 = icmp eq i3 %i_1, -3" [sign.c:34]   --->   Operation 32 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 33 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.34ns)   --->   "%i_64 = add i3 %i_1, 1" [sign.c:34]   --->   Operation 34 'add' 'i_64' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %6, label %.preheader.preheader" [sign.c:34]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_173 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_1, i2 0)" [sign.c:34]   --->   Operation 36 'bitconcatenate' 'tmp_173' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_175_cast = zext i5 %tmp_173 to i6" [sign.c:35]   --->   Operation 37 'zext' 'tmp_175_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.35ns)   --->   "br label %.preheader" [sign.c:35]   --->   Operation 38 'br' <Predicate = (!exitcond1)> <Delay = 1.35>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [sign.c:53]   --->   Operation 39 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.75>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %.preheader.preheader ], [ %j_8, %.preheader.loopexit ]"   --->   Operation 40 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.00ns)   --->   "%exitcond = icmp eq i3 %j, -4" [sign.c:35]   --->   Operation 41 'icmp' 'exitcond' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 42 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.34ns)   --->   "%j_8 = add i3 %j, 1" [sign.c:35]   --->   Operation 43 'add' 'j_8' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader2.loopexit, label %3" [sign.c:35]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_174 = trunc i3 %j to i2" [sign.c:35]   --->   Operation 45 'trunc' 'tmp_174' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_165 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i3(i2 %tmp_174, i1 false, i3 %i_1)" [sign.c:37]   --->   Operation 46 'bitconcatenate' 'tmp_165' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_256_cast = zext i6 %tmp_165 to i8" [sign.c:37]   --->   Operation 47 'zext' 'tmp_256_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.75ns)   --->   "store i8 %tmp_256_cast, i8* %inbuf_addr, align 16" [sign.c:37]   --->   Operation 48 'store' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 840> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_166_cast = zext i3 %j to i6" [sign.c:49]   --->   Operation 49 'zext' 'tmp_166_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.54ns)   --->   "%tmp_175 = add i6 %tmp_175_cast, %tmp_166_cast" [sign.c:49]   --->   Operation 50 'add' 'tmp_175' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 51 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 52 [2/2] (0.00ns)   --->   "call fastcc void @keccak_absorb.3([25 x i64]* %s, [33 x i8]* %inbuf)" [fips202.c:439->fips202.c:518->sign.c:39]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 53 [1/2] (0.00ns)   --->   "call fastcc void @keccak_absorb.3([25 x i64]* %s, [33 x i8]* %inbuf)" [fips202.c:439->fips202.c:518->sign.c:39]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 54 [2/2] (0.00ns)   --->   "call fastcc void @keccak_squeezeblocks.3([840 x i8]* %output_assign, [25 x i64]* %s)" [fips202.c:458->fips202.c:519->sign.c:39]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 1.35>
ST_9 : Operation 55 [1/2] (0.00ns)   --->   "call fastcc void @keccak_squeezeblocks.3([840 x i8]* %output_assign, [25 x i64]* %s)" [fips202.c:458->fips202.c:519->sign.c:39]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_178_cast = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_175, i8 0)" [sign.c:41]   --->   Operation 56 'bitconcatenate' 'tmp_178_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (1.35ns)   --->   "br label %.backedge" [sign.c:41]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.35>

State 10 <SV = 8> <Delay = 2.77>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%pos = phi i32 [ 0, %3 ], [ %pos_4, %.backedge.backedge ]"   --->   Operation 58 'phi' 'pos' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%ctr = phi i9 [ 0, %3 ], [ %ctr_be, %.backedge.backedge ]" [sign.c:49]   --->   Operation 59 'phi' 'ctr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %ctr, i32 8)" [sign.c:41]   --->   Operation 60 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_176, label %.preheader.loopexit, label %4" [sign.c:41]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_168 = zext i32 %pos to i64" [sign.c:42]   --->   Operation 62 'zext' 'tmp_168' <Predicate = (!tmp_176)> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%output_assign_addr = getelementptr inbounds [840 x i8]* %output_assign, i64 0, i64 %tmp_168" [sign.c:42]   --->   Operation 63 'getelementptr' 'output_assign_addr' <Predicate = (!tmp_176)> <Delay = 0.00>
ST_10 : Operation 64 [2/2] (2.77ns)   --->   "%output_assign_load = load i8* %output_assign_addr, align 1" [sign.c:42]   --->   Operation 64 'load' 'output_assign_load' <Predicate = (!tmp_176)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 840> <RAM>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 65 'br' <Predicate = (tmp_176)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 4.95>
ST_11 : Operation 66 [1/1] (2.18ns)   --->   "%pos_2 = add i32 1, %pos" [sign.c:42]   --->   Operation 66 'add' 'pos_2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [1/2] (2.77ns)   --->   "%output_assign_load = load i8* %output_assign_addr, align 1" [sign.c:42]   --->   Operation 67 'load' 'output_assign_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 840> <RAM>
ST_11 : Operation 68 [1/1] (2.18ns)   --->   "%pos_3 = add i32 2, %pos" [sign.c:43]   --->   Operation 68 'add' 'pos_3' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_169 = zext i32 %pos_2 to i64" [sign.c:43]   --->   Operation 69 'zext' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%output_assign_addr_1 = getelementptr inbounds [840 x i8]* %output_assign, i64 0, i64 %tmp_169" [sign.c:43]   --->   Operation 70 'getelementptr' 'output_assign_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [2/2] (2.77ns)   --->   "%output_assign_load_1 = load i8* %output_assign_addr_1, align 1" [sign.c:43]   --->   Operation 71 'load' 'output_assign_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 840> <RAM>
ST_11 : Operation 72 [1/1] (2.18ns)   --->   "%pos_4 = add i32 3, %pos" [sign.c:44]   --->   Operation 72 'add' 'pos_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_170 = zext i32 %pos_3 to i64" [sign.c:44]   --->   Operation 73 'zext' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%output_assign_addr_2 = getelementptr inbounds [840 x i8]* %output_assign, i64 0, i64 %tmp_170" [sign.c:44]   --->   Operation 74 'getelementptr' 'output_assign_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [2/2] (2.77ns)   --->   "%output_assign_load_2 = load i8* %output_assign_addr_2, align 1" [sign.c:44]   --->   Operation 75 'load' 'output_assign_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 840> <RAM>

State 12 <SV = 10> <Delay = 6.15>
ST_12 : Operation 76 [1/2] (2.77ns)   --->   "%output_assign_load_1 = load i8* %output_assign_addr_1, align 1" [sign.c:43]   --->   Operation 76 'load' 'output_assign_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 840> <RAM>
ST_12 : Operation 77 [1/2] (2.77ns)   --->   "%output_assign_load_2 = load i8* %output_assign_addr_2, align 1" [sign.c:44]   --->   Operation 77 'load' 'output_assign_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 840> <RAM>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_177 = trunc i8 %output_assign_load_2 to i7" [sign.c:44]   --->   Operation 78 'trunc' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_34 = call i23 @_ssdm_op_BitConcatenate.i23.i7.i8.i8(i7 %tmp_177, i8 %output_assign_load_1, i8 %output_assign_load)" [sign.c:44]   --->   Operation 79 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (2.03ns)   --->   "%tmp_171 = icmp ult i23 %tmp_34, -8191" [sign.c:48]   --->   Operation 80 'icmp' 'tmp_171' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (1.35ns)   --->   "br i1 %tmp_171, label %5, label %.backedge.backedge" [sign.c:48]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.35>
ST_12 : Operation 82 [1/1] (1.73ns)   --->   "%ctr_6 = add i9 %ctr, 1" [sign.c:49]   --->   Operation 82 'add' 'ctr_6' <Predicate = (tmp_171)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_172_cast = zext i9 %ctr to i14" [sign.c:49]   --->   Operation 83 'zext' 'tmp_172_cast' <Predicate = (tmp_171)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (1.80ns)   --->   "%tmp_178 = add i14 %tmp_178_cast, %tmp_172_cast" [sign.c:49]   --->   Operation 84 'add' 'tmp_178' <Predicate = (tmp_171)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_179_cast = zext i14 %tmp_178 to i64" [sign.c:49]   --->   Operation 85 'zext' 'tmp_179_cast' <Predicate = (tmp_171)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%mat_vec_coeffs_addr = getelementptr [5120 x i23]* %mat_vec_coeffs, i64 0, i64 %tmp_179_cast" [sign.c:49]   --->   Operation 86 'getelementptr' 'mat_vec_coeffs_addr' <Predicate = (tmp_171)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (2.77ns)   --->   "store i23 %tmp_34, i23* %mat_vec_coeffs_addr, align 4" [sign.c:49]   --->   Operation 87 'store' <Predicate = (tmp_171)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 840> <RAM>
ST_12 : Operation 88 [1/1] (1.35ns)   --->   "br label %.backedge.backedge" [sign.c:49]   --->   Operation 88 'br' <Predicate = (tmp_171)> <Delay = 1.35>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%ctr_be = phi i9 [ %ctr_6, %5 ], [ %ctr, %4 ]"   --->   Operation 89 'phi' 'ctr_be' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mat_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rho]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s                    (alloca           ) [ 0011111111111]
inbuf                (alloca           ) [ 0011111111111]
output_assign        (alloca           ) [ 0011111111111]
StgValue_16          (br               ) [ 0111000000000]
i                    (phi              ) [ 0010000000000]
tmp                  (icmp             ) [ 0011000000000]
empty                (speclooptripcount) [ 0000000000000]
i_63                 (add              ) [ 0111000000000]
StgValue_21          (br               ) [ 0000000000000]
tmp_s                (zext             ) [ 0001000000000]
rho_addr             (getelementptr    ) [ 0001000000000]
inbuf_addr           (getelementptr    ) [ 0000111111111]
StgValue_26          (br               ) [ 0011111111111]
rho_load             (load             ) [ 0000000000000]
inbuf_addr_1         (getelementptr    ) [ 0000000000000]
StgValue_29          (store            ) [ 0000000000000]
StgValue_30          (br               ) [ 0111000000000]
i_1                  (phi              ) [ 0000111111111]
exitcond1            (icmp             ) [ 0000111111111]
empty_86             (speclooptripcount) [ 0000000000000]
i_64                 (add              ) [ 0010111111111]
StgValue_35          (br               ) [ 0000000000000]
tmp_173              (bitconcatenate   ) [ 0000000000000]
tmp_175_cast         (zext             ) [ 0000011111111]
StgValue_38          (br               ) [ 0000111111111]
StgValue_39          (ret              ) [ 0000000000000]
j                    (phi              ) [ 0000010000000]
exitcond             (icmp             ) [ 0000111111111]
empty_87             (speclooptripcount) [ 0000000000000]
j_8                  (add              ) [ 0000111111111]
StgValue_44          (br               ) [ 0000000000000]
tmp_174              (trunc            ) [ 0000000000000]
tmp_165              (bitconcatenate   ) [ 0000000000000]
tmp_256_cast         (zext             ) [ 0000000000000]
StgValue_48          (store            ) [ 0000000000000]
tmp_166_cast         (zext             ) [ 0000000000000]
tmp_175              (add              ) [ 0000001111000]
StgValue_51          (br               ) [ 0010111111111]
StgValue_53          (call             ) [ 0000000000000]
StgValue_55          (call             ) [ 0000000000000]
tmp_178_cast         (bitconcatenate   ) [ 0000000000111]
StgValue_57          (br               ) [ 0000111111111]
pos                  (phi              ) [ 0000000000110]
ctr                  (phi              ) [ 0000000000111]
tmp_176              (bitselect        ) [ 0000111111111]
StgValue_61          (br               ) [ 0000000000000]
tmp_168              (zext             ) [ 0000000000000]
output_assign_addr   (getelementptr    ) [ 0000000000010]
StgValue_65          (br               ) [ 0000111111111]
pos_2                (add              ) [ 0000000000000]
output_assign_load   (load             ) [ 0000000000001]
pos_3                (add              ) [ 0000000000000]
tmp_169              (zext             ) [ 0000000000000]
output_assign_addr_1 (getelementptr    ) [ 0000000000001]
pos_4                (add              ) [ 0000111111101]
tmp_170              (zext             ) [ 0000000000000]
output_assign_addr_2 (getelementptr    ) [ 0000000000001]
output_assign_load_1 (load             ) [ 0000000000000]
output_assign_load_2 (load             ) [ 0000000000000]
tmp_177              (trunc            ) [ 0000000000000]
tmp_34               (bitconcatenate   ) [ 0000000000000]
tmp_171              (icmp             ) [ 0000111111111]
StgValue_81          (br               ) [ 0000000000000]
ctr_6                (add              ) [ 0000000000000]
tmp_172_cast         (zext             ) [ 0000000000000]
tmp_178              (add              ) [ 0000000000000]
tmp_179_cast         (zext             ) [ 0000000000000]
mat_vec_coeffs_addr  (getelementptr    ) [ 0000000000000]
StgValue_87          (store            ) [ 0000000000000]
StgValue_88          (br               ) [ 0000000000000]
ctr_be               (phi              ) [ 0000111111111]
StgValue_90          (br               ) [ 0000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mat_vec_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_vec_coeffs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rho">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rho"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb.3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_squeezeblocks.3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i7.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="s_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="inbuf_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inbuf/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_assign_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_assign/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="rho_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="6" slack="0"/>
<pin id="84" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rho_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rho_load/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="inbuf_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="7" slack="0"/>
<pin id="97" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inbuf_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="inbuf_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="1"/>
<pin id="104" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inbuf_addr_1/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_29/3 StgValue_48/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="output_assign_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_assign_addr/10 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
<pin id="141" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_assign_load/10 output_assign_load_1/11 output_assign_load_2/11 "/>
</bind>
</comp>

<comp id="125" class="1004" name="output_assign_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="32" slack="0"/>
<pin id="129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_assign_addr_1/11 "/>
</bind>
</comp>

<comp id="132" class="1004" name="output_assign_addr_2_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_assign_addr_2/11 "/>
</bind>
</comp>

<comp id="143" class="1004" name="mat_vec_coeffs_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="23" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="14" slack="0"/>
<pin id="147" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_vec_coeffs_addr/12 "/>
</bind>
</comp>

<comp id="150" class="1004" name="StgValue_87_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="13" slack="0"/>
<pin id="152" dir="0" index="1" bw="23" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/12 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="1"/>
<pin id="158" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="1"/>
<pin id="169" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_1_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="179" class="1005" name="j_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="1"/>
<pin id="181" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="j_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="190" class="1005" name="pos_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="pos_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos/10 "/>
</bind>
</comp>

<comp id="202" class="1005" name="ctr_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="1"/>
<pin id="204" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ctr (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="ctr_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="9" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctr/10 "/>
</bind>
</comp>

<comp id="214" class="1005" name="ctr_be_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="1"/>
<pin id="216" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ctr_be (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="ctr_be_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="9" slack="2"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctr_be/12 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_keccak_squeezeblocks_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="230" dir="0" index="3" bw="64" slack="0"/>
<pin id="231" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_54/8 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_keccak_absorb_3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_52/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="6" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="i_63_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_63/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_s_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="exitcond1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_64_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_64/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_173_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="0" index="1" bw="3" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_173/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_175_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_175_cast/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="exitcond_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="0" index="1" bw="3" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="j_8_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_8/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_174_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_174/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_165_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="2" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="0" index="3" bw="3" slack="1"/>
<pin id="302" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_165/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_256_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_256_cast/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_166_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_166_cast/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_175_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="1"/>
<pin id="318" dir="0" index="1" bw="3" slack="0"/>
<pin id="319" dir="1" index="2" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_175/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_178_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="14" slack="0"/>
<pin id="323" dir="0" index="1" bw="6" slack="4"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_178_cast/9 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_176_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="9" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_176/10 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_168_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_168/10 "/>
</bind>
</comp>

<comp id="341" class="1004" name="pos_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="1"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_2/11 "/>
</bind>
</comp>

<comp id="347" class="1004" name="pos_3_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="1"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_3/11 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_169_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_169/11 "/>
</bind>
</comp>

<comp id="358" class="1004" name="pos_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="1"/>
<pin id="361" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_4/11 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_170_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_170/11 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_177_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_177/12 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_34_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="23" slack="0"/>
<pin id="375" dir="0" index="1" bw="7" slack="0"/>
<pin id="376" dir="0" index="2" bw="8" slack="0"/>
<pin id="377" dir="0" index="3" bw="8" slack="1"/>
<pin id="378" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/12 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_171_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="23" slack="0"/>
<pin id="385" dir="0" index="1" bw="23" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_171/12 "/>
</bind>
</comp>

<comp id="389" class="1004" name="ctr_6_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="2"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_6/12 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_172_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="2"/>
<pin id="398" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_172_cast/12 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_178_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="14" slack="3"/>
<pin id="402" dir="0" index="1" bw="9" slack="0"/>
<pin id="403" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_178/12 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_179_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="14" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_179_cast/12 "/>
</bind>
</comp>

<comp id="413" class="1005" name="i_63_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_63 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_s_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="1"/>
<pin id="420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="423" class="1005" name="rho_addr_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="1"/>
<pin id="425" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="rho_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="inbuf_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="2"/>
<pin id="430" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="inbuf_addr "/>
</bind>
</comp>

<comp id="436" class="1005" name="i_64_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_64 "/>
</bind>
</comp>

<comp id="441" class="1005" name="tmp_175_cast_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="1"/>
<pin id="443" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_175_cast "/>
</bind>
</comp>

<comp id="449" class="1005" name="j_8_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="0"/>
<pin id="451" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_8 "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_175_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="4"/>
<pin id="456" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="tmp_175 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_178_cast_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="14" slack="3"/>
<pin id="461" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp_178_cast "/>
</bind>
</comp>

<comp id="467" class="1005" name="output_assign_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="1"/>
<pin id="469" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_assign_addr "/>
</bind>
</comp>

<comp id="472" class="1005" name="output_assign_load_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="1"/>
<pin id="474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_assign_load "/>
</bind>
</comp>

<comp id="477" class="1005" name="output_assign_addr_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="1"/>
<pin id="479" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_assign_addr_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="pos_4_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_4 "/>
</bind>
</comp>

<comp id="487" class="1005" name="output_assign_addr_2_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="1"/>
<pin id="489" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_assign_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="87" pin="3"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="125" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="206" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="217"><net_src comp="214" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="224"><net_src comp="202" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="160" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="160" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="160" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="261"><net_src comp="171" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="22" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="171" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="171" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="30" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="183" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="183" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="183" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="38" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="167" pin="1"/><net_sink comp="297" pin=3"/></net>

<net id="310"><net_src comp="297" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="315"><net_src comp="183" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="46" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="206" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="194" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="345"><net_src comp="56" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="190" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="190" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="341" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="362"><net_src comp="60" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="190" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="347" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="372"><net_src comp="119" pin="7"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="62" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="119" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="373" pin="4"/><net_sink comp="150" pin=1"/></net>

<net id="387"><net_src comp="373" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="202" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="66" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="389" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="399"><net_src comp="202" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="400" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="416"><net_src comp="246" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="421"><net_src comp="252" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="426"><net_src comp="80" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="431"><net_src comp="93" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="439"><net_src comp="263" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="444"><net_src comp="277" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="452"><net_src comp="287" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="457"><net_src comp="316" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="462"><net_src comp="321" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="470"><net_src comp="113" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="475"><net_src comp="119" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="373" pin=3"/></net>

<net id="480"><net_src comp="125" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="485"><net_src comp="358" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="490"><net_src comp="132" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="119" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mat_vec_coeffs | {12 }
 - Input state : 
	Port: expand_mat : rho | {2 3 }
	Port: expand_mat : KeccakF_RoundConstan | {8 9 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_63 : 1
		StgValue_21 : 2
		tmp_s : 1
		rho_addr : 2
		rho_load : 3
	State 3
		StgValue_29 : 1
	State 4
		exitcond1 : 1
		i_64 : 1
		StgValue_35 : 2
		tmp_173 : 1
		tmp_175_cast : 2
	State 5
		exitcond : 1
		j_8 : 1
		StgValue_44 : 2
		tmp_174 : 1
		tmp_165 : 2
		tmp_256_cast : 3
		StgValue_48 : 4
		tmp_166_cast : 1
		tmp_175 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp_176 : 1
		StgValue_61 : 2
		tmp_168 : 1
		output_assign_addr : 2
		output_assign_load : 3
	State 11
		tmp_169 : 1
		output_assign_addr_1 : 2
		output_assign_load_1 : 3
		tmp_170 : 1
		output_assign_addr_2 : 2
		output_assign_load_2 : 3
	State 12
		tmp_177 : 1
		tmp_34 : 2
		tmp_171 : 3
		StgValue_81 : 4
		tmp_178 : 1
		tmp_179_cast : 2
		mat_vec_coeffs_addr : 3
		StgValue_87 : 4
		ctr_be : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   call   | grp_keccak_squeezeblocks_3_fu_226 |    0    | 16.9955 |   5066  |  16943  |
|          |     grp_keccak_absorb_3_fu_234    |    1    | 12.7605 |   283   |   399   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |            i_63_fu_246            |    0    |    0    |    0    |    15   |
|          |            i_64_fu_263            |    0    |    0    |    0    |    12   |
|          |             j_8_fu_287            |    0    |    0    |    0    |    12   |
|          |           tmp_175_fu_316          |    0    |    0    |    0    |    15   |
|    add   |            pos_2_fu_341           |    0    |    0    |    0    |    39   |
|          |            pos_3_fu_347           |    0    |    0    |    0    |    39   |
|          |            pos_4_fu_358           |    0    |    0    |    0    |    39   |
|          |            ctr_6_fu_389           |    0    |    0    |    0    |    16   |
|          |           tmp_178_fu_400          |    0    |    0    |    0    |    21   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |             tmp_fu_240            |    0    |    0    |    0    |    11   |
|   icmp   |          exitcond1_fu_257         |    0    |    0    |    0    |    9    |
|          |          exitcond_fu_281          |    0    |    0    |    0    |    9    |
|          |           tmp_171_fu_383          |    0    |    0    |    0    |    18   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |            tmp_s_fu_252           |    0    |    0    |    0    |    0    |
|          |        tmp_175_cast_fu_277        |    0    |    0    |    0    |    0    |
|          |        tmp_256_cast_fu_307        |    0    |    0    |    0    |    0    |
|          |        tmp_166_cast_fu_312        |    0    |    0    |    0    |    0    |
|   zext   |           tmp_168_fu_336          |    0    |    0    |    0    |    0    |
|          |           tmp_169_fu_353          |    0    |    0    |    0    |    0    |
|          |           tmp_170_fu_364          |    0    |    0    |    0    |    0    |
|          |        tmp_172_cast_fu_396        |    0    |    0    |    0    |    0    |
|          |        tmp_179_cast_fu_405        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |           tmp_173_fu_269          |    0    |    0    |    0    |    0    |
|bitconcatenate|           tmp_165_fu_297          |    0    |    0    |    0    |    0    |
|          |        tmp_178_cast_fu_321        |    0    |    0    |    0    |    0    |
|          |           tmp_34_fu_373           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   trunc  |           tmp_174_fu_293          |    0    |    0    |    0    |    0    |
|          |           tmp_177_fu_369          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
| bitselect|           tmp_176_fu_328          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    1    |  29.756 |   5349  |  17597  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|    inbuf    |    0   |   16   |    5   |
|output_assign|    1   |    0   |    0   |
|      s      |    4   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    5   |   16   |    5   |
+-------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       ctr_be_reg_214       |    9   |
|         ctr_reg_202        |    9   |
|         i_1_reg_167        |    3   |
|        i_63_reg_413        |    6   |
|        i_64_reg_436        |    3   |
|          i_reg_156         |    6   |
|     inbuf_addr_reg_428     |    6   |
|         j_8_reg_449        |    3   |
|          j_reg_179         |    3   |
|output_assign_addr_1_reg_477|   10   |
|output_assign_addr_2_reg_487|   10   |
| output_assign_addr_reg_467 |   10   |
| output_assign_load_reg_472 |    8   |
|        pos_4_reg_482       |   32   |
|         pos_reg_190        |   32   |
|      rho_addr_reg_423      |    7   |
|    tmp_175_cast_reg_441    |    6   |
|       tmp_175_reg_454      |    6   |
|    tmp_178_cast_reg_459    |   14   |
|        tmp_s_reg_418       |   64   |
+----------------------------+--------+
|            Total           |   247  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_106 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_106 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_119 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_119 |  p2  |   2  |   0  |    0   ||    9    |
|    i_1_reg_167    |  p0  |   2  |   3  |    6   ||    9    |
|    pos_reg_190    |  p0  |   2  |  32  |   64   ||    9    |
|    ctr_reg_202    |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   170  || 11.0035 ||    84   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   29   |  5349  |  17597 |
|   Memory  |    5   |    -   |   16   |    5   |
|Multiplexer|    -   |   11   |    -   |   84   |
|  Register |    -   |    -   |   247  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   40   |  5612  |  17686 |
+-----------+--------+--------+--------+--------+
