// Seed: 4140202900
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  always disable id_2;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
  wire id_2;
  generate
    initial assume (id_1);
  endgenerate
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  module_3 modCall_1 (
      id_4,
      id_1,
      id_3
  );
  inout wire id_2;
  inout wire id_1;
  logic id_7;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_4, id_5, id_6, id_7, id_8;
  assign id_4 = -1'h0;
endmodule
