Running: D:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/superPOWEROVER9000/superPOWEROVER9000/CPUtest_isim_beh.exe -prj D:/superPOWEROVER9000/superPOWEROVER9000/CPUtest_beh.prj work.CPUtest work.glbl 
ISim O.87xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/superPOWEROVER9000/superPOWEROVER9000/ambaMemorySlave.v" into library work
Analyzing Verilog file "D:/superPOWEROVER9000/superPOWEROVER9000/ambaMemoryMaster.v" into library work
Analyzing Verilog file "D:/superPOWEROVER9000/superPOWEROVER9000/Registers.v" into library work
Analyzing Verilog file "D:/superPOWEROVER9000/superPOWEROVER9000/PC.v" into library work
Analyzing Verilog file "D:/superPOWEROVER9000/superPOWEROVER9000/InstructionRegister.v" into library work
Analyzing Verilog file "D:/superPOWEROVER9000/superPOWEROVER9000/Control.v" into library work
Analyzing Verilog file "D:/superPOWEROVER9000/superPOWEROVER9000/ambatest.v" into library work
Analyzing Verilog file "D:/superPOWEROVER9000/superPOWEROVER9000/ALUControl.v" into library work
Analyzing Verilog file "D:/superPOWEROVER9000/superPOWEROVER9000/ALU.v" into library work
Analyzing Verilog file "D:/superPOWEROVER9000/superPOWEROVER9000/CPU.v" into library work
Analyzing Verilog file "D:/superPOWEROVER9000/superPOWEROVER9000/CPUtest.v" into library work
Analyzing Verilog file "D:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 64844 KB
Fuse CPU Usage: 390 ms
Compiling module Control
Compiling module EnableRegister
Compiling module ambaMemoryMaster
Compiling module ambaMemorySlave
Compiling module ambatest
Compiling module InstructionRegister
Compiling module Registers
Compiling module ALUControl
Compiling module ALU
Compiling module CPU
Compiling module CPUtest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable D:/superPOWEROVER9000/superPOWEROVER9000/CPUtest_isim_beh.exe
Fuse Memory Usage: 70216 KB
Fuse CPU Usage: 530 ms
