viewName "module"
extDirs ".v"
libName ""
langName "Verilog"
libDirs ""
libFiles ""
