\hypertarget{group__SSP__17XX__40XX}{}\section{C\+H\+IP\+: L\+P\+C17xx/40xx S\+SP driver}
\label{group__SSP__17XX__40XX}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structChip__SSP__DATA__SETUP__T}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T}
\item 
struct \hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}
\begin{DoxyCompactList}\small\item\em S\+SP register block structure. \end{DoxyCompactList}\item 
struct \hyperlink{structSPI__Address__t}{S\+P\+I\+\_\+\+Address\+\_\+t}
\item 
struct \hyperlink{structSSP__ConfigFormat}{S\+S\+P\+\_\+\+Config\+Format}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__SSP__17XX__40XX_ga6333b5eaf9d5301431fc0399c0d417d5}{S\+S\+P\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST}~\hyperlink{group__SSP__17XX__40XX_gaee3465bdb33add1970f6ce7f7bc638c4}{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST}
\item 
\#define \hyperlink{group__SSP__17XX__40XX_ga04ad38295445819979f55503eed5c177}{S\+S\+P\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND}~\hyperlink{group__SSP__17XX__40XX_gae4150d0b2513ff70568be15c2170c9ea}{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND}
\item 
\#define \hyperlink{group__SSP__17XX__40XX_gaf64aec37a92ca6c14c23af6fc0052ccb}{S\+S\+P\+\_\+\+C\+P\+O\+L\+\_\+\+HI}~\hyperlink{group__SSP__17XX__40XX_gab4353fed07ef845a3796e154397f7e76}{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+LO}
\item 
\#define \hyperlink{group__SSP__17XX__40XX_ga1e10eccdb2b293607764028aab1b98a9}{S\+S\+P\+\_\+\+C\+P\+O\+L\+\_\+\+LO}~\hyperlink{group__SSP__17XX__40XX_ga36d7ad75edb14d318d710f964384f466}{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+HI}
\item 
\#define \hyperlink{group__SSP__17XX__40XX_gad90cbeb91495d457ae2dd8bda909a2a9}{S\+S\+P\+\_\+\+C\+P\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~((uint32\+\_\+t) (0x\+F\+F))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_ga90be93bebdbdfee011d90ea6e054260a}{S\+S\+P\+\_\+\+C\+R0\+\_\+\+B\+I\+T\+M\+A\+SK}~((uint32\+\_\+t) (0x\+F\+F\+F\+F))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_ga90be93bebdbdfee011d90ea6e054260a}{S\+S\+P\+\_\+\+C\+R0\+\_\+\+B\+I\+T\+M\+A\+SK}~((uint32\+\_\+t) (0x\+F\+F\+F\+F))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_gaee3465bdb33add1970f6ce7f7bc638c4}{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST}~((uint32\+\_\+t) (0))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_gae4150d0b2513ff70568be15c2170c9ea}{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND}~((uint32\+\_\+t) (1 $<$$<$ 7))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_ga36d7ad75edb14d318d710f964384f466}{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+HI}~((uint32\+\_\+t) (1 $<$$<$ 6))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_gab4353fed07ef845a3796e154397f7e76}{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+LO}~((uint32\+\_\+t) (0))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_ga2d75ec18f2de7c9e24f69a3242ceee72}{S\+S\+P\+\_\+\+C\+R0\+\_\+\+D\+SS}(n)                ~((uint32\+\_\+t) ((n) \& 0x\+F))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_ga7ca858fcf0f529a38e1e1bf0a69d4486}{S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+M\+I\+C\+R\+O\+W\+I\+RE}~((uint32\+\_\+t) (2 $<$$<$ 4))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_ga4f0f58a8f4b87af0f18e84b981c31a74}{S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+S\+PI}~((uint32\+\_\+t) (0 $<$$<$ 4))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_ga54c718a1a75a1e5e06417b9f8267ee27}{S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+TI}~((uint32\+\_\+t) (1 $<$$<$ 4))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_gaed4d66acb278ca43b6bc784b6031ee7f}{S\+S\+P\+\_\+\+C\+R0\+\_\+\+S\+CR}(n)        ~((uint32\+\_\+t) ((n \& 0x\+F\+F) $<$$<$ 8))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_gaed4d66acb278ca43b6bc784b6031ee7f}{S\+S\+P\+\_\+\+C\+R0\+\_\+\+S\+CR}(n)        ~((uint32\+\_\+t) ((n \& 0x\+F\+F) $<$$<$ 8))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_gad90a9c1c97a5c4e19e048e9686a4d8fa}{S\+S\+P\+\_\+\+C\+R1\+\_\+\+B\+I\+T\+M\+A\+SK}~((uint32\+\_\+t) (0x0\+F))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_gac0e5bef37b94df5ad96bf270aa802dcd}{S\+S\+P\+\_\+\+C\+R1\+\_\+\+L\+B\+M\+\_\+\+EN}~((uint32\+\_\+t) (1 $<$$<$ 0))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_gaa8e064b00be6db00e597ad2509a633c3}{S\+S\+P\+\_\+\+C\+R1\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+EN}~((uint32\+\_\+t) (0))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_ga483d570ffc25bc917c99b3e8ece75649}{S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+L\+A\+V\+E\+\_\+\+EN}~((uint32\+\_\+t) (1 $<$$<$ 2))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_gaf8cd75ca0bf07a236b992cca4769b4dc}{S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+O\+\_\+\+D\+I\+S\+A\+B\+LE}~((uint32\+\_\+t) (1 $<$$<$ 3))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_gaad500ed8cec6c1734a12a7f55ff6ec26}{S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+S\+P\+\_\+\+EN}~((uint32\+\_\+t) (1 $<$$<$ 1))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_ga48ac9207e05fd0e569f64e290a07f53b}{S\+S\+P\+\_\+\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK}(n)  ~((n) \& 0x\+F\+F\+F\+F)
\item 
\#define \hyperlink{group__SSP__17XX__40XX_ga5ce108586bfd5b77c849aa9969c8973c}{S\+S\+P\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~((uint32\+\_\+t) (0x03))
\item 
\#define \hyperlink{group__SSP__17XX__40XX_ga3c9cbd4f4b8169253d26f4d40cdc414d}{S\+S\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE}~\hyperlink{group__SSP__17XX__40XX_gaa8e064b00be6db00e597ad2509a633c3}{S\+S\+P\+\_\+\+C\+R1\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+EN}
\item 
\#define \hyperlink{group__SSP__17XX__40XX_gac6bc4b92810caa934b2d7116390098c6}{S\+S\+P\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE}~\hyperlink{group__SSP__17XX__40XX_ga483d570ffc25bc917c99b3e8ece75649}{S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+L\+A\+V\+E\+\_\+\+EN}
\item 
\#define \hyperlink{group__SSP__17XX__40XX_ga0fe66130dd87296b6e16cd9fbcf7daf1}{S\+S\+P\+\_\+\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~((uint32\+\_\+t) (0x1\+F))
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \hyperlink{group__SSP__17XX__40XX_ga2f99e08511788c146ae9b35023e4a61c}{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+B\+I\+TS} \hyperlink{group__SSP__17XX__40XX_ga4e348748c4fb42ef94c2cbd968a43648}{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+T}
\item 
typedef enum \hyperlink{group__SSP__17XX__40XX_gab423240914ad746147aeb31f483e9553}{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+F\+O\+R\+M\+AT} \hyperlink{group__SSP__17XX__40XX_ga12dec81e345a9ffbefd6a1fae5759e09}{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E\+\_\+T}
\item 
typedef enum \hyperlink{group__SSP__17XX__40XX_gad3ae555ad43caa2b2a47bc4769d8fe50}{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+AT} \hyperlink{group__SSP__17XX__40XX_ga207687847d9ab8385057ddeca53c2942}{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+T}
\item 
typedef enum \hyperlink{group__SSP__17XX__40XX_ga2a375ed10848e3661b9b015fea1cf39b}{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+M\+O\+DE} \hyperlink{group__SSP__17XX__40XX_gaced971159acfb5b4f06caa5b02f5a680}{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+T}
\item 
typedef struct \hyperlink{structSSP__ConfigFormat}{S\+S\+P\+\_\+\+Config\+Format} \hyperlink{group__SSP__17XX__40XX_ga0c59381b3e253fe86244ec98a53a7d79}{S\+S\+P\+\_\+\+Config\+Format}
\item 
typedef enum \hyperlink{group__SSP__17XX__40XX_gaee679ef8477b8e31bf174e66e2984caf}{\+\_\+\+S\+S\+P\+\_\+\+D\+MA} \hyperlink{group__SSP__17XX__40XX_ga026212e0116f9a1109fd221e6b0ac503}{S\+S\+P\+\_\+\+D\+M\+A\+\_\+T}
\item 
typedef enum \hyperlink{group__SSP__17XX__40XX_ga59cc14c5381f32c16286c45bd6a3ece0}{\+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+AR} \hyperlink{group__SSP__17XX__40XX_gadc98b69a8cb7a5afef8dd81bebbfc66d}{S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+A\+R\+\_\+T}
\item 
typedef enum \hyperlink{group__SSP__17XX__40XX_gab6a0ac593093184dd21c95f53b30f4ef}{\+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+M\+A\+SK} \hyperlink{group__SSP__17XX__40XX_ga84198f10a9a371b8523c09a850399bf4}{S\+S\+P\+\_\+\+I\+N\+T\+M\+A\+S\+K\+\_\+T}
\begin{DoxyCompactList}\small\item\em S\+SP Type of Interrupt Mask. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__SSP__17XX__40XX_gafaff4574b830e5b94dcaf7ca8da399e8}{\+\_\+\+S\+S\+P\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+T\+A\+T\+US} \hyperlink{group__SSP__17XX__40XX_gac0b1a846ede1f57c5fa27d4163acdbe9}{S\+S\+P\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+T}
\begin{DoxyCompactList}\small\item\em S\+SP Type of Mask Interrupt Status. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__SSP__17XX__40XX_ga2042535e55396776c81a7235ed95db35}{\+\_\+\+S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+US} \hyperlink{group__SSP__17XX__40XX_gaf901cb9befcf9302650fed7f1ddba443}{S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+T}
\begin{DoxyCompactList}\small\item\em S\+SP Type of Raw Interrupt Status. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__SSP__17XX__40XX_ga4ec33a0121a2ccab848c7b37907d9e9d}{\+\_\+\+S\+S\+P\+\_\+\+S\+T\+A\+T\+US} \hyperlink{group__SSP__17XX__40XX_gad95eaf4325a2ec8e457b309d21d6987d}{S\+S\+P\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T}
\begin{DoxyCompactList}\small\item\em S\+SP Type of Status. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group__SSP__17XX__40XX_gaee679ef8477b8e31bf174e66e2984caf}{\+\_\+\+S\+S\+P\+\_\+\+D\+MA} \{ \hyperlink{group__SSP__17XX__40XX_ggaee679ef8477b8e31bf174e66e2984cafae51f79e5713056c61aadb8d5ddfc335a}{S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+RX} = (1u), 
\hyperlink{group__SSP__17XX__40XX_ggaee679ef8477b8e31bf174e66e2984cafa5925a5061635b0742605b6bb4b434ce4}{S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+TX} = (1u $<$$<$ 1), 
\hyperlink{group__SSP__17XX__40XX_ggaee679ef8477b8e31bf174e66e2984cafa8e393687f85f713df0927a4c6f45679e}{S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+B\+I\+T\+M\+A\+SK} = ((uint32\+\_\+t)(0x3))
 \}
\item 
enum \hyperlink{group__SSP__17XX__40XX_ga59cc14c5381f32c16286c45bd6a3ece0}{\+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+AR} \{ \hyperlink{group__SSP__17XX__40XX_gga59cc14c5381f32c16286c45bd6a3ece0a3f8b48b9a600a7c3d1615c88abf76981}{S\+S\+P\+\_\+\+R\+O\+R\+IC} = 0x0, 
\hyperlink{group__SSP__17XX__40XX_gga59cc14c5381f32c16286c45bd6a3ece0a5c9358a05d7509ce431770ca872cdce0}{S\+S\+P\+\_\+\+R\+T\+IC} = 0x1, 
\hyperlink{group__SSP__17XX__40XX_gga59cc14c5381f32c16286c45bd6a3ece0acf79b0a911e1c9d4cee5387be0dc45ba}{S\+S\+P\+\_\+\+I\+N\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+B\+I\+T\+M\+A\+SK} = 0x3
 \}
\item 
enum \hyperlink{group__SSP__17XX__40XX_gab6a0ac593093184dd21c95f53b30f4ef}{\+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+M\+A\+SK} \{ \\*
\hyperlink{group__SSP__17XX__40XX_ggab6a0ac593093184dd21c95f53b30f4efa891bf6d7622b4f6f010396f08a51adbf}{S\+S\+P\+\_\+\+R\+O\+R\+IM} = ((uint32\+\_\+t)(1 $<$$<$ 0)), 
\hyperlink{group__SSP__17XX__40XX_ggab6a0ac593093184dd21c95f53b30f4efaabb6398ce8ef5db95fc47fc2bd525f13}{S\+S\+P\+\_\+\+R\+T\+IM} = ((uint32\+\_\+t)(1 $<$$<$ 1)), 
\hyperlink{group__SSP__17XX__40XX_ggab6a0ac593093184dd21c95f53b30f4efa2fff5a42799aae53c7a4bf3e3a900448}{S\+S\+P\+\_\+\+R\+X\+IM} = ((uint32\+\_\+t)(1 $<$$<$ 2)), 
\hyperlink{group__SSP__17XX__40XX_ggab6a0ac593093184dd21c95f53b30f4efa34e61a5c1d77d3763e4f8e1bfacbdcc4}{S\+S\+P\+\_\+\+T\+X\+IM} = ((uint32\+\_\+t)(1 $<$$<$ 3)), 
\\*
\hyperlink{group__SSP__17XX__40XX_ggab6a0ac593093184dd21c95f53b30f4efa46081a07592bbc197435bbb21cc1e201}{S\+S\+P\+\_\+\+I\+N\+T\+\_\+\+M\+A\+S\+K\+\_\+\+B\+I\+T\+M\+A\+SK} = ((uint32\+\_\+t)(0xF))
 \}\begin{DoxyCompactList}\small\item\em S\+SP Type of Interrupt Mask. \end{DoxyCompactList}
\item 
enum \hyperlink{group__SSP__17XX__40XX_gafaff4574b830e5b94dcaf7ca8da399e8}{\+\_\+\+S\+S\+P\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+T\+A\+T\+US} \{ \\*
\hyperlink{group__SSP__17XX__40XX_ggafaff4574b830e5b94dcaf7ca8da399e8a05e1bf0ddb0306501fcb234c6e885082}{S\+S\+P\+\_\+\+R\+O\+R\+M\+IS} = ((uint32\+\_\+t)(1 $<$$<$ 0)), 
\hyperlink{group__SSP__17XX__40XX_ggafaff4574b830e5b94dcaf7ca8da399e8a86603f74ba22232e10e325e2f0242308}{S\+S\+P\+\_\+\+R\+T\+M\+IS} = ((uint32\+\_\+t)(1 $<$$<$ 1)), 
\hyperlink{group__SSP__17XX__40XX_ggafaff4574b830e5b94dcaf7ca8da399e8a07742f0e285a6bf09099e3298fac1184}{S\+S\+P\+\_\+\+R\+X\+M\+IS} = ((uint32\+\_\+t)(1 $<$$<$ 2)), 
\hyperlink{group__SSP__17XX__40XX_ggafaff4574b830e5b94dcaf7ca8da399e8a8ad9ea51c1cde0cd518cdea049710093}{S\+S\+P\+\_\+\+T\+X\+M\+IS} = ((uint32\+\_\+t)(1 $<$$<$ 3)), 
\\*
\hyperlink{group__SSP__17XX__40XX_ggafaff4574b830e5b94dcaf7ca8da399e8a50da00745fc05f4421b4d60f861bd31e}{S\+S\+P\+\_\+\+M\+A\+S\+K\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+I\+T\+M\+A\+SK} = ((uint32\+\_\+t)(0xF))
 \}\begin{DoxyCompactList}\small\item\em S\+SP Type of Mask Interrupt Status. \end{DoxyCompactList}
\item 
enum \hyperlink{group__SSP__17XX__40XX_ga2042535e55396776c81a7235ed95db35}{\+\_\+\+S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+US} \{ \\*
\hyperlink{group__SSP__17XX__40XX_gga2042535e55396776c81a7235ed95db35ad112fd53fe6238566db3b86badca3643}{S\+S\+P\+\_\+\+R\+O\+R\+R\+IS} = ((uint32\+\_\+t)(1 $<$$<$ 0)), 
\hyperlink{group__SSP__17XX__40XX_gga2042535e55396776c81a7235ed95db35acadb0b951bbe2b20da961f4a55b775c2}{S\+S\+P\+\_\+\+R\+T\+R\+IS} = ((uint32\+\_\+t)(1 $<$$<$ 1)), 
\hyperlink{group__SSP__17XX__40XX_gga2042535e55396776c81a7235ed95db35af284137785b0311fdf9ffd06dd91022f}{S\+S\+P\+\_\+\+R\+X\+R\+IS} = ((uint32\+\_\+t)(1 $<$$<$ 2)), 
\hyperlink{group__SSP__17XX__40XX_gga2042535e55396776c81a7235ed95db35a0f19a960fdb1f4e1e41c2d3f391ab2a1}{S\+S\+P\+\_\+\+T\+X\+R\+IS} = ((uint32\+\_\+t)(1 $<$$<$ 3)), 
\\*
\hyperlink{group__SSP__17XX__40XX_gga2042535e55396776c81a7235ed95db35a81d12ba594dec3491731ef65c4af785e}{S\+S\+P\+\_\+\+R\+A\+W\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+I\+T\+M\+A\+SK} = ((uint32\+\_\+t)(0xF))
 \}\begin{DoxyCompactList}\small\item\em S\+SP Type of Raw Interrupt Status. \end{DoxyCompactList}
\item 
enum \hyperlink{group__SSP__17XX__40XX_ga4ec33a0121a2ccab848c7b37907d9e9d}{\+\_\+\+S\+S\+P\+\_\+\+S\+T\+A\+T\+US} \{ \\*
\hyperlink{group__SSP__17XX__40XX_gga4ec33a0121a2ccab848c7b37907d9e9daf2476dad0360373ccb5896f6f4283569}{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+T\+FE} = ((uint32\+\_\+t)(1 $<$$<$ 0)), 
\hyperlink{group__SSP__17XX__40XX_gga4ec33a0121a2ccab848c7b37907d9e9da895067b502eeae3c476190e309abde1a}{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+T\+NF} = ((uint32\+\_\+t)(1 $<$$<$ 1)), 
\hyperlink{group__SSP__17XX__40XX_gga4ec33a0121a2ccab848c7b37907d9e9da82f15e0720cc2b0dc53e90b7546fb96b}{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+R\+NE} = ((uint32\+\_\+t)(1 $<$$<$ 2)), 
\hyperlink{group__SSP__17XX__40XX_gga4ec33a0121a2ccab848c7b37907d9e9dad10671a086364beb55efad01f2c3688f}{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+R\+FF} = ((uint32\+\_\+t)(1 $<$$<$ 3)), 
\\*
\hyperlink{group__SSP__17XX__40XX_gga4ec33a0121a2ccab848c7b37907d9e9da5129659a9c16fdda33b925f07cf8ef52}{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+B\+SY} = ((uint32\+\_\+t)(1 $<$$<$ 4))
 \}\begin{DoxyCompactList}\small\item\em S\+SP Type of Status. \end{DoxyCompactList}
\item 
enum \hyperlink{group__SSP__17XX__40XX_ga2f99e08511788c146ae9b35023e4a61c}{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+B\+I\+TS} \{ \\*
\hyperlink{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61caa03e3d7c54b1b7e0a1159819be0fe2f4}{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+4} = (3u $<$$<$ 0), 
\hyperlink{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61cad68718bef531b459a981f3fe333885af}{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+5} = (4u $<$$<$ 0), 
\hyperlink{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61ca983bf05fec7f08931bf8397460736fad}{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+6} = (5u $<$$<$ 0), 
\hyperlink{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61caf427f7d2bdddeddab9780dde3e7112cd}{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+7} = (6u $<$$<$ 0), 
\\*
\hyperlink{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61cafed74a949c86fb130814553eeeaa28fc}{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+8} = (7u $<$$<$ 0), 
\hyperlink{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61ca86c78df806e6a2c6105e4009c87a9a30}{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+9} = (8u $<$$<$ 0), 
\hyperlink{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61caa5af8a64fabb893ce6cca58a6603b887}{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+10} = (9u $<$$<$ 0), 
\hyperlink{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61ca6eb61ba3d5420049cc5c6b5dc0ce180f}{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+11} = (10u $<$$<$ 0), 
\\*
\hyperlink{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61cac07c29c55be04e5bdf6c450f8fb978f9}{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+12} = (11u $<$$<$ 0), 
\hyperlink{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61cad3b1fe6ae4d631d30f668a62a499ad04}{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+13} = (12u $<$$<$ 0), 
\hyperlink{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61cae1d25567553d78628b76e6d3576708fb}{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+14} = (13u $<$$<$ 0), 
\hyperlink{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61ca0cb36a4e3580bffe6583e05ecc7560aa}{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+15} = (14u $<$$<$ 0), 
\\*
\hyperlink{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61ca3d5cc36200365dc046d283f48711d885}{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+16} = (15u $<$$<$ 0)
 \}
\item 
enum \hyperlink{group__SSP__17XX__40XX_gab423240914ad746147aeb31f483e9553}{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+F\+O\+R\+M\+AT} \{ \\*
\hyperlink{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553aa5340f759c78820f18de9290b9c061c9}{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A0\+\_\+\+C\+P\+O\+L0} = (0 $<$$<$ 6), 
\hyperlink{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553abf7efd605c96ca17f8d3e142583573c7}{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A0\+\_\+\+C\+P\+O\+L1} = (1u $<$$<$ 6), 
\hyperlink{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553ae85026628900cd0603aea8741196e37c}{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A1\+\_\+\+C\+P\+O\+L0} = (2u $<$$<$ 6), 
\hyperlink{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553ab45a1654a40d69da708a2fd3717b3b3f}{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A1\+\_\+\+C\+P\+O\+L1} = (3u $<$$<$ 6), 
\\*
\hyperlink{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553a356a1e930e648bee4fdcf58bbf2be871}{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E0} = S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A0\+\_\+\+C\+P\+O\+L0, 
\hyperlink{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553a9c0ef0c2b54bd1f7cd915c072bb90c4f}{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E1} = S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A1\+\_\+\+C\+P\+O\+L0, 
\hyperlink{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553a0ead0c9201c4f3ed09b8d8395b15e38d}{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E2} = S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A0\+\_\+\+C\+P\+O\+L1, 
\hyperlink{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553a509d039d8fa85d04307fa845b5f96ef0}{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E3} = S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A1\+\_\+\+C\+P\+O\+L1
 \}
\item 
enum \hyperlink{group__SSP__17XX__40XX_gad3ae555ad43caa2b2a47bc4769d8fe50}{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+AT} \{ \hyperlink{group__SSP__17XX__40XX_ggad3ae555ad43caa2b2a47bc4769d8fe50a04830722a3c3c26165b6e86944f80799}{S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+F\+O\+R\+M\+A\+T\+\_\+\+S\+PI} = (0 $<$$<$ 4), 
\hyperlink{group__SSP__17XX__40XX_ggad3ae555ad43caa2b2a47bc4769d8fe50a958fc5c359dea48d02188bebb93f3fd2}{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+\+TI} = (1u $<$$<$ 4), 
\hyperlink{group__SSP__17XX__40XX_ggad3ae555ad43caa2b2a47bc4769d8fe50a44c2cf7ad92d503bb0e32fa644b847d4}{S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+F\+O\+R\+M\+A\+T\+\_\+\+M\+I\+C\+R\+O\+W\+I\+RE} = (2u $<$$<$ 4)
 \}
\item 
enum \hyperlink{group__SSP__17XX__40XX_ga2a375ed10848e3661b9b015fea1cf39b}{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+M\+O\+DE} \{ \hyperlink{group__SSP__17XX__40XX_gga2a375ed10848e3661b9b015fea1cf39ba5395d2342a5a2564d683efe73700d604}{S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+\+M\+A\+S\+T\+ER} = (0 $<$$<$ 2), 
\hyperlink{group__SSP__17XX__40XX_gga2a375ed10848e3661b9b015fea1cf39ba8e80727639bca1e64508d92d65346f3e}{S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+\+S\+L\+A\+VE} = (1u $<$$<$ 2)
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__SSP__17XX__40XX_ga5fe8047a36b3055251cff755d339ca4a}{Chip\+\_\+\+S\+S\+P\+\_\+\+Clear\+Int\+Pending} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{group__SSP__17XX__40XX_gadc98b69a8cb7a5afef8dd81bebbfc66d}{S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+A\+R\+\_\+T} Int\+Clear)
\begin{DoxyCompactList}\small\item\em Clear the corresponding interrupt condition(s) in the S\+SP controller. \end{DoxyCompactList}\item 
void \hyperlink{group__SSP__17XX__40XX_ga48f87506f2fddc1043606eae292b6f16}{Chip\+\_\+\+S\+S\+P\+\_\+\+De\+Init} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Deinitialise the S\+SP. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__SSP__17XX__40XX_ga3033c296868595a01dd74ecccaed6090}{Chip\+\_\+\+S\+S\+P\+\_\+\+Disable} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Disable S\+SP operation. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__SSP__17XX__40XX_gaa733ed4b0773cda022ad87ff41304c40}{Chip\+\_\+\+S\+S\+P\+\_\+\+Disable\+Loop\+Back} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Disable loopback mode. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__SSP__17XX__40XX_gaa8c7ce019dfcc4ab5731615f66c30e19}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+Disable} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Disable D\+MA for S\+SP. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__SSP__17XX__40XX_gae8bf34541c093c052e5f9baf41fcda8b}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+Enable} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Enable D\+MA for S\+SP. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__SSP__17XX__40XX_gaf49b9a4689c9ae39bbd8c1ac20d31073}{Chip\+\_\+\+S\+S\+P\+\_\+\+Enable} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Enable S\+SP operation. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__SSP__17XX__40XX_ga8683ccce6ba5578103efcb791f39cff8}{Chip\+\_\+\+S\+S\+P\+\_\+\+Enable\+Loop\+Back} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Enable loopback mode. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t \hyperlink{group__SSP__17XX__40XX_ga421d39f6094d0f335e5acbc3dd5f0b09}{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Data\+Size} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Get the number of bits transferred in each frame. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__SSP__17XX__40XX_ga207244e33021333a66bb04f2bd2f1102}{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Int\+Status} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Get the masked interrupt status. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} \hyperlink{group__LPC__Types__Public__Types_gab7d263072f745b4f3913fb0afc434c4e}{Int\+Status} \hyperlink{group__SSP__17XX__40XX_ga0cc48f6c5bea491f2965b5b6fd0dcf69}{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Raw\+Int\+Status} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{group__SSP__17XX__40XX_gaf901cb9befcf9302650fed7f1ddba443}{S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+T} Raw\+Int)
\begin{DoxyCompactList}\small\item\em Get the raw interrupt status. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} \hyperlink{group__LPC__Types__Public__Types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group__SSP__17XX__40XX_ga82dd278bcdbd80eaacc43abc211a970f}{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Status} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{group__SSP__17XX__40XX_gad95eaf4325a2ec8e457b309d21d6987d}{S\+S\+P\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T} Stat)
\begin{DoxyCompactList}\small\item\em Get the current status of S\+SP controller. \end{DoxyCompactList}\item 
void \hyperlink{group__SSP__17XX__40XX_ga66e20405561e8d3dacba65cbfe41d556}{Chip\+\_\+\+S\+S\+P\+\_\+\+Init} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Initialize the S\+SP. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__SSP__17XX__40XX_ga20c7c516c84ba924973318bd64c113a3}{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Disable} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Disable interrupt for the S\+SP. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__SSP__17XX__40XX_ga98eb3a788e313aeb5a4feb2516b11e8f}{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Enable} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Enable interrupt for the S\+SP. \end{DoxyCompactList}\item 
void \hyperlink{group__SSP__17XX__40XX_gabf29dfba7478866abe7511d32638e57e}{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Flush\+Data} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Clean all data in RX F\+I\+FO of S\+SP. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Types_ga67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{group__SSP__17XX__40XX_gaf97dd891912b8312a1e0989d7a542b7b}{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames16\+Bits} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{structChip__SSP__DATA__SETUP__T}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\begin{DoxyCompactList}\small\item\em S\+SP Interrupt Read/\+Write with 16-\/bit frame width. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Types_ga67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{group__SSP__17XX__40XX_ga23d901d1757b6d95efc20c4d76721fb3}{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames8\+Bits} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{structChip__SSP__DATA__SETUP__T}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\begin{DoxyCompactList}\small\item\em S\+SP Interrupt Read/\+Write with 8-\/bit frame width. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__SSP__17XX__40XX_ga8332233bb63af754bd9cc369f2a1e2d6}{Chip\+\_\+\+S\+S\+P\+\_\+\+Read\+Frames\+\_\+\+Blocking} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, uint8\+\_\+t $\ast$buffer, uint32\+\_\+t buffer\+\_\+len)
\begin{DoxyCompactList}\small\item\em S\+SP Polling Read in blocking mode. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint16\+\_\+t \hyperlink{group__SSP__17XX__40XX_ga7da053acf90aff24ca59bdf673207aac}{Chip\+\_\+\+S\+S\+P\+\_\+\+Receive\+Frame} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP)
\begin{DoxyCompactList}\small\item\em Get received S\+SP data. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__SSP__17XX__40XX_ga302a381ad4d291164144ad2720399078}{Chip\+\_\+\+S\+S\+P\+\_\+\+R\+W\+Frames\+\_\+\+Blocking} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, \hyperlink{structChip__SSP__DATA__SETUP__T}{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$xf\+\_\+setup)
\begin{DoxyCompactList}\small\item\em S\+SP Polling Read/\+Write in blocking mode. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__SSP__17XX__40XX_gab01849b80cad7f46924a04346560006c}{Chip\+\_\+\+S\+S\+P\+\_\+\+Send\+Frame} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, uint16\+\_\+t tx\+\_\+data)
\begin{DoxyCompactList}\small\item\em Send S\+SP 16-\/bit data. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__SSP__17XX__40XX_ga9b5a23b5030facdb75c3ed06d5e86172}{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+\_\+\+Mode} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, uint32\+\_\+t mode)
\begin{DoxyCompactList}\small\item\em Set the S\+SP working as master or slave mode. \end{DoxyCompactList}\item 
void \hyperlink{group__SSP__17XX__40XX_ga373660d8ad7b28fb71209539b1e72717}{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Bit\+Rate} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, uint32\+\_\+t bit\+Rate)
\begin{DoxyCompactList}\small\item\em Set the clock frequency for S\+SP interface. \end{DoxyCompactList}\item 
void \hyperlink{group__SSP__17XX__40XX_ga49832a18e0618a82afd66caa6f868445}{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Clock\+Rate} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, uint32\+\_\+t clk\+\_\+rate, uint32\+\_\+t prescale)
\begin{DoxyCompactList}\small\item\em Set up output clocks per bit for S\+SP bus. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__SSP__17XX__40XX_ga381ba3a6b470b2c84468b88deed8ac18}{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Format} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, uint32\+\_\+t bits, uint32\+\_\+t frame\+Format, uint32\+\_\+t clock\+Mode)
\begin{DoxyCompactList}\small\item\em Set up the S\+SP frame format. \end{DoxyCompactList}\item 
void \hyperlink{group__SSP__17XX__40XX_ga60e601329b0aa6afe5f355dc6e8f84bd}{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Master} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, bool master)
\begin{DoxyCompactList}\small\item\em Set the S\+SP operating modes, master or slave. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__SSP__17XX__40XX_gae64bd476b75c03d0b952f08ea42a09be}{Chip\+\_\+\+S\+S\+P\+\_\+\+Write\+Frames\+\_\+\+Blocking} (\hyperlink{structLPC__SSP__T}{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$p\+S\+SP, uint8\+\_\+t $\ast$buffer, uint32\+\_\+t buffer\+\_\+len)
\begin{DoxyCompactList}\small\item\em S\+SP Polling Write in blocking mode. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST@{S\+S\+P\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST}}
\index{S\+S\+P\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST@{S\+S\+P\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST}{SSP_CPHA_FIRST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST~{\bf S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST}}\hypertarget{group__SSP__17XX__40XX_ga6333b5eaf9d5301431fc0399c0d417d5}{}\label{group__SSP__17XX__40XX_ga6333b5eaf9d5301431fc0399c0d417d5}
S\+SP configuration parameter defines Clock phase control bit 

Definition at line 480 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND@{S\+S\+P\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND}}
\index{S\+S\+P\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND@{S\+S\+P\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND}{SSP_CPHA_SECOND}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND~{\bf S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND}}\hypertarget{group__SSP__17XX__40XX_ga04ad38295445819979f55503eed5c177}{}\label{group__SSP__17XX__40XX_ga04ad38295445819979f55503eed5c177}


Definition at line 481 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+P\+O\+L\+\_\+\+HI@{S\+S\+P\+\_\+\+C\+P\+O\+L\+\_\+\+HI}}
\index{S\+S\+P\+\_\+\+C\+P\+O\+L\+\_\+\+HI@{S\+S\+P\+\_\+\+C\+P\+O\+L\+\_\+\+HI}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+P\+O\+L\+\_\+\+HI}{SSP_CPOL_HI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+P\+O\+L\+\_\+\+HI~{\bf S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+LO}}\hypertarget{group__SSP__17XX__40XX_gaf64aec37a92ca6c14c23af6fc0052ccb}{}\label{group__SSP__17XX__40XX_gaf64aec37a92ca6c14c23af6fc0052ccb}
Clock polarity control bit 

Definition at line 490 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+P\+O\+L\+\_\+\+LO@{S\+S\+P\+\_\+\+C\+P\+O\+L\+\_\+\+LO}}
\index{S\+S\+P\+\_\+\+C\+P\+O\+L\+\_\+\+LO@{S\+S\+P\+\_\+\+C\+P\+O\+L\+\_\+\+LO}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+P\+O\+L\+\_\+\+LO}{SSP_CPOL_LO}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+P\+O\+L\+\_\+\+LO~{\bf S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+HI}}\hypertarget{group__SSP__17XX__40XX_ga1e10eccdb2b293607764028aab1b98a9}{}\label{group__SSP__17XX__40XX_ga1e10eccdb2b293607764028aab1b98a9}


Definition at line 491 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+P\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+C\+P\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{S\+S\+P\+\_\+\+C\+P\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+C\+P\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+P\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{SSP_CPSR_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+P\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK~((uint32\+\_\+t) (0x\+F\+F))}\hypertarget{group__SSP__17XX__40XX_gad90cbeb91495d457ae2dd8bda909a2a9}{}\label{group__SSP__17XX__40XX_gad90cbeb91495d457ae2dd8bda909a2a9}
S\+SP C\+P\+SR bit mask 

Definition at line 109 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R0\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{S\+S\+P\+\_\+\+C\+R0\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R0\+\_\+\+B\+I\+T\+M\+A\+SK}{SSP_CR0_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R0\+\_\+\+B\+I\+T\+M\+A\+SK~((uint32\+\_\+t) (0x\+F\+F\+F\+F))}\hypertarget{group__SSP__17XX__40XX_ga90be93bebdbdfee011d90ea6e054260a}{}\label{group__SSP__17XX__40XX_ga90be93bebdbdfee011d90ea6e054260a}
S\+SP C\+R0 bit mask 

Definition at line 86 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R0\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{S\+S\+P\+\_\+\+C\+R0\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R0\+\_\+\+B\+I\+T\+M\+A\+SK}{SSP_CR0_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R0\+\_\+\+B\+I\+T\+M\+A\+SK~((uint32\+\_\+t) (0x\+F\+F\+F\+F))}\hypertarget{group__SSP__17XX__40XX_ga90be93bebdbdfee011d90ea6e054260a}{}\label{group__SSP__17XX__40XX_ga90be93bebdbdfee011d90ea6e054260a}
S\+SP C\+R0 bit mask 

Definition at line 86 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST}}
\index{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST}{SSP_CR0_CPHA_FIRST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+F\+I\+R\+ST~((uint32\+\_\+t) (0))}\hypertarget{group__SSP__17XX__40XX_gaee3465bdb33add1970f6ce7f7bc638c4}{}\label{group__SSP__17XX__40XX_gaee3465bdb33add1970f6ce7f7bc638c4}
S\+PI clock out phase bit (used in S\+PI mode only), (1) = captures data on the second clock transition of the frame, (0) = first 

Definition at line 78 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND}}
\index{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND}{SSP_CR0_CPHA_SECOND}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+H\+A\+\_\+\+S\+E\+C\+O\+ND~((uint32\+\_\+t) (1 $<$$<$ 7))}\hypertarget{group__SSP__17XX__40XX_gae4150d0b2513ff70568be15c2170c9ea}{}\label{group__SSP__17XX__40XX_gae4150d0b2513ff70568be15c2170c9ea}


Definition at line 79 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+HI@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+HI}}
\index{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+HI@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+HI}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+HI}{SSP_CR0_CPOL_HI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+HI~((uint32\+\_\+t) (1 $<$$<$ 6))}\hypertarget{group__SSP__17XX__40XX_ga36d7ad75edb14d318d710f964384f466}{}\label{group__SSP__17XX__40XX_ga36d7ad75edb14d318d710f964384f466}


Definition at line 75 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+LO@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+LO}}
\index{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+LO@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+LO}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+LO}{SSP_CR0_CPOL_LO}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R0\+\_\+\+C\+P\+O\+L\+\_\+\+LO~((uint32\+\_\+t) (0))}\hypertarget{group__SSP__17XX__40XX_gab4353fed07ef845a3796e154397f7e76}{}\label{group__SSP__17XX__40XX_gab4353fed07ef845a3796e154397f7e76}
S\+PI clock polarity bit (used in S\+PI mode only), (1) = maintains the bus clock high between frames, (0) = low 

Definition at line 74 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R0\+\_\+\+D\+SS@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+D\+SS}}
\index{S\+S\+P\+\_\+\+C\+R0\+\_\+\+D\+SS@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+D\+SS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R0\+\_\+\+D\+SS}{SSP_CR0_DSS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R0\+\_\+\+D\+SS(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~((uint32\+\_\+t) ((n) \& 0x\+F))}\hypertarget{group__SSP__17XX__40XX_ga2d75ec18f2de7c9e24f69a3242ceee72}{}\label{group__SSP__17XX__40XX_ga2d75ec18f2de7c9e24f69a3242ceee72}
Macro defines for C\+R0 register\+S\+SP data size select, must be 4 bits to 16 bits 

Definition at line 65 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+M\+I\+C\+R\+O\+W\+I\+RE@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+M\+I\+C\+R\+O\+W\+I\+RE}}
\index{S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+M\+I\+C\+R\+O\+W\+I\+RE@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+M\+I\+C\+R\+O\+W\+I\+RE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+M\+I\+C\+R\+O\+W\+I\+RE}{SSP_CR0_FRF_MICROWIRE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+M\+I\+C\+R\+O\+W\+I\+RE~((uint32\+\_\+t) (2 $<$$<$ 4))}\hypertarget{group__SSP__17XX__40XX_ga7ca858fcf0f529a38e1e1bf0a69d4486}{}\label{group__SSP__17XX__40XX_ga7ca858fcf0f529a38e1e1bf0a69d4486}
S\+SP control 0 National Micro-\/wire mode 

Definition at line 71 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+S\+PI@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+S\+PI}}
\index{S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+S\+PI@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+S\+PI}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+S\+PI}{SSP_CR0_FRF_SPI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+S\+PI~((uint32\+\_\+t) (0 $<$$<$ 4))}\hypertarget{group__SSP__17XX__40XX_ga4f0f58a8f4b87af0f18e84b981c31a74}{}\label{group__SSP__17XX__40XX_ga4f0f58a8f4b87af0f18e84b981c31a74}
S\+SP control 0 Motorola S\+PI mode 

Definition at line 67 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+TI@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+TI}}
\index{S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+TI@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+TI}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+TI}{SSP_CR0_FRF_TI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R0\+\_\+\+F\+R\+F\+\_\+\+TI~((uint32\+\_\+t) (1 $<$$<$ 4))}\hypertarget{group__SSP__17XX__40XX_ga54c718a1a75a1e5e06417b9f8267ee27}{}\label{group__SSP__17XX__40XX_ga54c718a1a75a1e5e06417b9f8267ee27}
S\+SP control 0 TI synchronous serial mode 

Definition at line 69 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R0\+\_\+\+S\+CR@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+S\+CR}}
\index{S\+S\+P\+\_\+\+C\+R0\+\_\+\+S\+CR@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+S\+CR}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R0\+\_\+\+S\+CR}{SSP_CR0_SCR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R0\+\_\+\+S\+CR(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~((uint32\+\_\+t) ((n \& 0x\+F\+F) $<$$<$ 8))}\hypertarget{group__SSP__17XX__40XX_gaed4d66acb278ca43b6bc784b6031ee7f}{}\label{group__SSP__17XX__40XX_gaed4d66acb278ca43b6bc784b6031ee7f}
S\+SP serial clock rate value load macro, divider rate is P\+E\+R\+I\+P\+H\+\_\+\+C\+LK / (cpsr $\ast$ (S\+CR + 1)) 

Definition at line 89 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R0\+\_\+\+S\+CR@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+S\+CR}}
\index{S\+S\+P\+\_\+\+C\+R0\+\_\+\+S\+CR@{S\+S\+P\+\_\+\+C\+R0\+\_\+\+S\+CR}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R0\+\_\+\+S\+CR}{SSP_CR0_SCR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R0\+\_\+\+S\+CR(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~((uint32\+\_\+t) ((n \& 0x\+F\+F) $<$$<$ 8))}\hypertarget{group__SSP__17XX__40XX_gaed4d66acb278ca43b6bc784b6031ee7f}{}\label{group__SSP__17XX__40XX_gaed4d66acb278ca43b6bc784b6031ee7f}
S\+SP serial clock rate value load macro, divider rate is P\+E\+R\+I\+P\+H\+\_\+\+C\+LK / (cpsr $\ast$ (S\+CR + 1)) 

Definition at line 89 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R1\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+C\+R1\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{S\+S\+P\+\_\+\+C\+R1\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+C\+R1\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R1\+\_\+\+B\+I\+T\+M\+A\+SK}{SSP_CR1_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R1\+\_\+\+B\+I\+T\+M\+A\+SK~((uint32\+\_\+t) (0x0\+F))}\hypertarget{group__SSP__17XX__40XX_gad90a9c1c97a5c4e19e048e9686a4d8fa}{}\label{group__SSP__17XX__40XX_gad90a9c1c97a5c4e19e048e9686a4d8fa}
S\+SP C\+R1 bit mask 

Definition at line 106 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R1\+\_\+\+L\+B\+M\+\_\+\+EN@{S\+S\+P\+\_\+\+C\+R1\+\_\+\+L\+B\+M\+\_\+\+EN}}
\index{S\+S\+P\+\_\+\+C\+R1\+\_\+\+L\+B\+M\+\_\+\+EN@{S\+S\+P\+\_\+\+C\+R1\+\_\+\+L\+B\+M\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R1\+\_\+\+L\+B\+M\+\_\+\+EN}{SSP_CR1_LBM_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R1\+\_\+\+L\+B\+M\+\_\+\+EN~((uint32\+\_\+t) (1 $<$$<$ 0))}\hypertarget{group__SSP__17XX__40XX_gac0e5bef37b94df5ad96bf270aa802dcd}{}\label{group__SSP__17XX__40XX_gac0e5bef37b94df5ad96bf270aa802dcd}
Macro defines for C\+R1 register\+S\+SP control 1 loopback mode enable bit 

Definition at line 96 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R1\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+EN@{S\+S\+P\+\_\+\+C\+R1\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+EN}}
\index{S\+S\+P\+\_\+\+C\+R1\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+EN@{S\+S\+P\+\_\+\+C\+R1\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R1\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+EN}{SSP_CR1_MASTER_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R1\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+EN~((uint32\+\_\+t) (0))}\hypertarget{group__SSP__17XX__40XX_gaa8e064b00be6db00e597ad2509a633c3}{}\label{group__SSP__17XX__40XX_gaa8e064b00be6db00e597ad2509a633c3}


Definition at line 101 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+L\+A\+V\+E\+\_\+\+EN@{S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+L\+A\+V\+E\+\_\+\+EN}}
\index{S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+L\+A\+V\+E\+\_\+\+EN@{S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+L\+A\+V\+E\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+L\+A\+V\+E\+\_\+\+EN}{SSP_CR1_SLAVE_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+L\+A\+V\+E\+\_\+\+EN~((uint32\+\_\+t) (1 $<$$<$ 2))}\hypertarget{group__SSP__17XX__40XX_ga483d570ffc25bc917c99b3e8ece75649}{}\label{group__SSP__17XX__40XX_ga483d570ffc25bc917c99b3e8ece75649}
S\+SP control 1 slave enable 

Definition at line 100 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+O\+\_\+\+D\+I\+S\+A\+B\+LE@{S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+O\+\_\+\+D\+I\+S\+A\+B\+LE}}
\index{S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+O\+\_\+\+D\+I\+S\+A\+B\+LE@{S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+O\+\_\+\+D\+I\+S\+A\+B\+LE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+O\+\_\+\+D\+I\+S\+A\+B\+LE}{SSP_CR1_SO_DISABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+O\+\_\+\+D\+I\+S\+A\+B\+LE~((uint32\+\_\+t) (1 $<$$<$ 3))}\hypertarget{group__SSP__17XX__40XX_gaf8cd75ca0bf07a236b992cca4769b4dc}{}\label{group__SSP__17XX__40XX_gaf8cd75ca0bf07a236b992cca4769b4dc}
S\+SP control 1 slave out disable bit, disables transmit line in slave mode 

Definition at line 104 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+S\+P\+\_\+\+EN@{S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+S\+P\+\_\+\+EN}}
\index{S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+S\+P\+\_\+\+EN@{S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+S\+P\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+S\+P\+\_\+\+EN}{SSP_CR1_SSP_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+S\+P\+\_\+\+EN~((uint32\+\_\+t) (1 $<$$<$ 1))}\hypertarget{group__SSP__17XX__40XX_gaad500ed8cec6c1734a12a7f55ff6ec26}{}\label{group__SSP__17XX__40XX_gaad500ed8cec6c1734a12a7f55ff6ec26}
S\+SP control 1 enable bit 

Definition at line 98 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{S\+S\+P\+\_\+\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{SSP_DR_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~((n) \& 0x\+F\+F\+F\+F)}\hypertarget{group__SSP__17XX__40XX_ga48ac9207e05fd0e569f64e290a07f53b}{}\label{group__SSP__17XX__40XX_ga48ac9207e05fd0e569f64e290a07f53b}
Macro defines for DR register\+S\+SP data bit mask 

Definition at line 115 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{S\+S\+P\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{SSP_ICR_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK~((uint32\+\_\+t) (0x03))}\hypertarget{group__SSP__17XX__40XX_ga5ce108586bfd5b77c849aa9969c8973c}{}\label{group__SSP__17XX__40XX_ga5ce108586bfd5b77c849aa9969c8973c}
I\+CR bit mask 

Definition at line 125 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE@{S\+S\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE}}
\index{S\+S\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE@{S\+S\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE}{SSP_MASTER_MODE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+DE~{\bf S\+S\+P\+\_\+\+C\+R1\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+EN}}\hypertarget{group__SSP__17XX__40XX_ga3c9cbd4f4b8169253d26f4d40cdc414d}{}\label{group__SSP__17XX__40XX_ga3c9cbd4f4b8169253d26f4d40cdc414d}


Definition at line 495 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE@{S\+S\+P\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE}}
\index{S\+S\+P\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE@{S\+S\+P\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE}{SSP_SLAVE_MODE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+DE~{\bf S\+S\+P\+\_\+\+C\+R1\+\_\+\+S\+L\+A\+V\+E\+\_\+\+EN}}\hypertarget{group__SSP__17XX__40XX_gac6bc4b92810caa934b2d7116390098c6}{}\label{group__SSP__17XX__40XX_gac6bc4b92810caa934b2d7116390098c6}
S\+SP master mode enable 

Definition at line 494 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{S\+S\+P\+\_\+\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{SSP_SR_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+S\+P\+\_\+\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK~((uint32\+\_\+t) (0x1\+F))}\hypertarget{group__SSP__17XX__40XX_ga0fe66130dd87296b6e16cd9fbcf7daf1}{}\label{group__SSP__17XX__40XX_ga0fe66130dd87296b6e16cd9fbcf7daf1}
Macro defines for SR register\+S\+SP SR bit mask 

Definition at line 122 of file ssp\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Typedef Documentation}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+T@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+T}}
\index{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+T@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+T}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+T}{CHIP_SSP_BITS_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+B\+I\+TS}  {\bf C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+T}}\hypertarget{group__SSP__17XX__40XX_ga4e348748c4fb42ef94c2cbd968a43648}{}\label{group__SSP__17XX__40XX_ga4e348748c4fb42ef94c2cbd968a43648}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E\+\_\+T@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E\+\_\+T}}
\index{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E\+\_\+T@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E\+\_\+T}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E\+\_\+T}{CHIP_SSP_CLOCK_MODE_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+F\+O\+R\+M\+AT}  {\bf C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E\+\_\+T}}\hypertarget{group__SSP__17XX__40XX_ga12dec81e345a9ffbefd6a1fae5759e09}{}\label{group__SSP__17XX__40XX_ga12dec81e345a9ffbefd6a1fae5759e09}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+T@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+T}}
\index{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+T@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+T}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+T}{CHIP_SSP_FRAME_FORMAT_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+AT}  {\bf C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+T}}\hypertarget{group__SSP__17XX__40XX_ga207687847d9ab8385057ddeca53c2942}{}\label{group__SSP__17XX__40XX_ga207687847d9ab8385057ddeca53c2942}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+T@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+T}}
\index{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+T@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+T}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+T}{CHIP_SSP_MODE_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+M\+O\+DE}  {\bf C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+T}}\hypertarget{group__SSP__17XX__40XX_gaced971159acfb5b4f06caa5b02f5a680}{}\label{group__SSP__17XX__40XX_gaced971159acfb5b4f06caa5b02f5a680}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+Config\+Format@{S\+S\+P\+\_\+\+Config\+Format}}
\index{S\+S\+P\+\_\+\+Config\+Format@{S\+S\+P\+\_\+\+Config\+Format}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+Config\+Format}{SSP_ConfigFormat}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf S\+S\+P\+\_\+\+Config\+Format}  {\bf S\+S\+P\+\_\+\+Config\+Format}}\hypertarget{group__SSP__17XX__40XX_ga0c59381b3e253fe86244ec98a53a7d79}{}\label{group__SSP__17XX__40XX_ga0c59381b3e253fe86244ec98a53a7d79}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+D\+M\+A\+\_\+T@{S\+S\+P\+\_\+\+D\+M\+A\+\_\+T}}
\index{S\+S\+P\+\_\+\+D\+M\+A\+\_\+T@{S\+S\+P\+\_\+\+D\+M\+A\+\_\+T}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+D\+M\+A\+\_\+T}{SSP_DMA_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+\+S\+S\+P\+\_\+\+D\+MA}  {\bf S\+S\+P\+\_\+\+D\+M\+A\+\_\+T}}\hypertarget{group__SSP__17XX__40XX_ga026212e0116f9a1109fd221e6b0ac503}{}\label{group__SSP__17XX__40XX_ga026212e0116f9a1109fd221e6b0ac503}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+A\+R\+\_\+T@{S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+A\+R\+\_\+T}}
\index{S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+A\+R\+\_\+T@{S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+A\+R\+\_\+T}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+A\+R\+\_\+T}{SSP_INTCLEAR_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+AR}  {\bf S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+A\+R\+\_\+T}}\hypertarget{group__SSP__17XX__40XX_gadc98b69a8cb7a5afef8dd81bebbfc66d}{}\label{group__SSP__17XX__40XX_gadc98b69a8cb7a5afef8dd81bebbfc66d}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+I\+N\+T\+M\+A\+S\+K\+\_\+T@{S\+S\+P\+\_\+\+I\+N\+T\+M\+A\+S\+K\+\_\+T}}
\index{S\+S\+P\+\_\+\+I\+N\+T\+M\+A\+S\+K\+\_\+T@{S\+S\+P\+\_\+\+I\+N\+T\+M\+A\+S\+K\+\_\+T}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+I\+N\+T\+M\+A\+S\+K\+\_\+T}{SSP_INTMASK_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+M\+A\+SK}  {\bf S\+S\+P\+\_\+\+I\+N\+T\+M\+A\+S\+K\+\_\+T}}\hypertarget{group__SSP__17XX__40XX_ga84198f10a9a371b8523c09a850399bf4}{}\label{group__SSP__17XX__40XX_ga84198f10a9a371b8523c09a850399bf4}


S\+SP Type of Interrupt Mask. 

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+T@{S\+S\+P\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+T}}
\index{S\+S\+P\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+T@{S\+S\+P\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+T}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+T}{SSP_MASKINTSTATUS_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+\+S\+S\+P\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+T\+A\+T\+US}  {\bf S\+S\+P\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+T}}\hypertarget{group__SSP__17XX__40XX_gac0b1a846ede1f57c5fa27d4163acdbe9}{}\label{group__SSP__17XX__40XX_gac0b1a846ede1f57c5fa27d4163acdbe9}


S\+SP Type of Mask Interrupt Status. 

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+T@{S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+T}}
\index{S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+T@{S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+T}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+T}{SSP_RAWINTSTATUS_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+\+S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+US}  {\bf S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+T}}\hypertarget{group__SSP__17XX__40XX_gaf901cb9befcf9302650fed7f1ddba443}{}\label{group__SSP__17XX__40XX_gaf901cb9befcf9302650fed7f1ddba443}


S\+SP Type of Raw Interrupt Status. 

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T@{S\+S\+P\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T}}
\index{S\+S\+P\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T@{S\+S\+P\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{S\+S\+P\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T}{SSP_STATUS_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+\+S\+S\+P\+\_\+\+S\+T\+A\+T\+US}  {\bf S\+S\+P\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T}}\hypertarget{group__SSP__17XX__40XX_gad95eaf4325a2ec8e457b309d21d6987d}{}\label{group__SSP__17XX__40XX_gad95eaf4325a2ec8e457b309d21d6987d}


S\+SP Type of Status. 



\subsection{Enumeration Type Documentation}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!\+\_\+\+S\+S\+P\+\_\+\+D\+MA@{\+\_\+\+S\+S\+P\+\_\+\+D\+MA}}
\index{\+\_\+\+S\+S\+P\+\_\+\+D\+MA@{\+\_\+\+S\+S\+P\+\_\+\+D\+MA}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{\+\_\+\+S\+S\+P\+\_\+\+D\+MA}{_SSP_DMA}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+\+S\+S\+P\+\_\+\+D\+MA}}\hypertarget{group__SSP__17XX__40XX_gaee679ef8477b8e31bf174e66e2984caf}{}\label{group__SSP__17XX__40XX_gaee679ef8477b8e31bf174e66e2984caf}
\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+RX@{S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+RX}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+RX@{S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+RX}}\item[{\em 
S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+RX\hypertarget{group__SSP__17XX__40XX_ggaee679ef8477b8e31bf174e66e2984cafae51f79e5713056c61aadb8d5ddfc335a}{}\label{group__SSP__17XX__40XX_ggaee679ef8477b8e31bf174e66e2984cafae51f79e5713056c61aadb8d5ddfc335a}
}]D\+MA RX Enable \index{S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+TX@{S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+TX}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+TX@{S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+TX}}\item[{\em 
S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+TX\hypertarget{group__SSP__17XX__40XX_ggaee679ef8477b8e31bf174e66e2984cafa5925a5061635b0742605b6bb4b434ce4}{}\label{group__SSP__17XX__40XX_ggaee679ef8477b8e31bf174e66e2984cafa5925a5061635b0742605b6bb4b434ce4}
}]D\+MA TX Enable \index{S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+B\+I\+T\+M\+A\+SK}}\item[{\em 
S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+B\+I\+T\+M\+A\+SK\hypertarget{group__SSP__17XX__40XX_ggaee679ef8477b8e31bf174e66e2984cafa8e393687f85f713df0927a4c6f45679e}{}\label{group__SSP__17XX__40XX_ggaee679ef8477b8e31bf174e66e2984cafa8e393687f85f713df0927a4c6f45679e}
}]\end{description}
\end{Desc}


Definition at line 177 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!\+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+AR@{\+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+AR}}
\index{\+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+AR@{\+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+AR}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{\+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+AR}{_SSP_INTCLEAR}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+AR}}\hypertarget{group__SSP__17XX__40XX_ga59cc14c5381f32c16286c45bd6a3ece0}{}\label{group__SSP__17XX__40XX_ga59cc14c5381f32c16286c45bd6a3ece0}
\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+S\+P\+\_\+\+R\+O\+R\+IC@{S\+S\+P\+\_\+\+R\+O\+R\+IC}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+R\+O\+R\+IC@{S\+S\+P\+\_\+\+R\+O\+R\+IC}}\item[{\em 
S\+S\+P\+\_\+\+R\+O\+R\+IC\hypertarget{group__SSP__17XX__40XX_gga59cc14c5381f32c16286c45bd6a3ece0a3f8b48b9a600a7c3d1615c88abf76981}{}\label{group__SSP__17XX__40XX_gga59cc14c5381f32c16286c45bd6a3ece0a3f8b48b9a600a7c3d1615c88abf76981}
}]\index{S\+S\+P\+\_\+\+R\+T\+IC@{S\+S\+P\+\_\+\+R\+T\+IC}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+R\+T\+IC@{S\+S\+P\+\_\+\+R\+T\+IC}}\item[{\em 
S\+S\+P\+\_\+\+R\+T\+IC\hypertarget{group__SSP__17XX__40XX_gga59cc14c5381f32c16286c45bd6a3ece0a5c9358a05d7509ce431770ca872cdce0}{}\label{group__SSP__17XX__40XX_gga59cc14c5381f32c16286c45bd6a3ece0a5c9358a05d7509ce431770ca872cdce0}
}]\index{S\+S\+P\+\_\+\+I\+N\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+I\+N\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+I\+N\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+I\+N\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}\item[{\em 
S\+S\+P\+\_\+\+I\+N\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+B\+I\+T\+M\+A\+SK\hypertarget{group__SSP__17XX__40XX_gga59cc14c5381f32c16286c45bd6a3ece0acf79b0a911e1c9d4cee5387be0dc45ba}{}\label{group__SSP__17XX__40XX_gga59cc14c5381f32c16286c45bd6a3ece0acf79b0a911e1c9d4cee5387be0dc45ba}
}]\end{description}
\end{Desc}


Definition at line 171 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!\+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+M\+A\+SK@{\+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+M\+A\+SK}}
\index{\+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+M\+A\+SK@{\+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{\+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+M\+A\+SK}{_SSP_INTMASK}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+\+S\+S\+P\+\_\+\+I\+N\+T\+M\+A\+SK}}\hypertarget{group__SSP__17XX__40XX_gab6a0ac593093184dd21c95f53b30f4ef}{}\label{group__SSP__17XX__40XX_gab6a0ac593093184dd21c95f53b30f4ef}


S\+SP Type of Interrupt Mask. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+S\+P\+\_\+\+R\+O\+R\+IM@{S\+S\+P\+\_\+\+R\+O\+R\+IM}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+R\+O\+R\+IM@{S\+S\+P\+\_\+\+R\+O\+R\+IM}}\item[{\em 
S\+S\+P\+\_\+\+R\+O\+R\+IM\hypertarget{group__SSP__17XX__40XX_ggab6a0ac593093184dd21c95f53b30f4efa891bf6d7622b4f6f010396f08a51adbf}{}\label{group__SSP__17XX__40XX_ggab6a0ac593093184dd21c95f53b30f4efa891bf6d7622b4f6f010396f08a51adbf}
}]Overun \index{S\+S\+P\+\_\+\+R\+T\+IM@{S\+S\+P\+\_\+\+R\+T\+IM}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+R\+T\+IM@{S\+S\+P\+\_\+\+R\+T\+IM}}\item[{\em 
S\+S\+P\+\_\+\+R\+T\+IM\hypertarget{group__SSP__17XX__40XX_ggab6a0ac593093184dd21c95f53b30f4efaabb6398ce8ef5db95fc47fc2bd525f13}{}\label{group__SSP__17XX__40XX_ggab6a0ac593093184dd21c95f53b30f4efaabb6398ce8ef5db95fc47fc2bd525f13}
}]Time\+Out \index{S\+S\+P\+\_\+\+R\+X\+IM@{S\+S\+P\+\_\+\+R\+X\+IM}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+R\+X\+IM@{S\+S\+P\+\_\+\+R\+X\+IM}}\item[{\em 
S\+S\+P\+\_\+\+R\+X\+IM\hypertarget{group__SSP__17XX__40XX_ggab6a0ac593093184dd21c95f53b30f4efa2fff5a42799aae53c7a4bf3e3a900448}{}\label{group__SSP__17XX__40XX_ggab6a0ac593093184dd21c95f53b30f4efa2fff5a42799aae53c7a4bf3e3a900448}
}]Rx F\+I\+FO is at least half full \index{S\+S\+P\+\_\+\+T\+X\+IM@{S\+S\+P\+\_\+\+T\+X\+IM}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+T\+X\+IM@{S\+S\+P\+\_\+\+T\+X\+IM}}\item[{\em 
S\+S\+P\+\_\+\+T\+X\+IM\hypertarget{group__SSP__17XX__40XX_ggab6a0ac593093184dd21c95f53b30f4efa34e61a5c1d77d3763e4f8e1bfacbdcc4}{}\label{group__SSP__17XX__40XX_ggab6a0ac593093184dd21c95f53b30f4efa34e61a5c1d77d3763e4f8e1bfacbdcc4}
}]Tx F\+I\+FO is at least half empty \index{S\+S\+P\+\_\+\+I\+N\+T\+\_\+\+M\+A\+S\+K\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+I\+N\+T\+\_\+\+M\+A\+S\+K\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+I\+N\+T\+\_\+\+M\+A\+S\+K\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+I\+N\+T\+\_\+\+M\+A\+S\+K\+\_\+\+B\+I\+T\+M\+A\+SK}}\item[{\em 
S\+S\+P\+\_\+\+I\+N\+T\+\_\+\+M\+A\+S\+K\+\_\+\+B\+I\+T\+M\+A\+SK\hypertarget{group__SSP__17XX__40XX_ggab6a0ac593093184dd21c95f53b30f4efa46081a07592bbc197435bbb21cc1e201}{}\label{group__SSP__17XX__40XX_ggab6a0ac593093184dd21c95f53b30f4efa46081a07592bbc197435bbb21cc1e201}
}]\end{description}
\end{Desc}


Definition at line 141 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!\+\_\+\+S\+S\+P\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+T\+A\+T\+US@{\+\_\+\+S\+S\+P\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+T\+A\+T\+US}}
\index{\+\_\+\+S\+S\+P\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+T\+A\+T\+US@{\+\_\+\+S\+S\+P\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+T\+A\+T\+US}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{\+\_\+\+S\+S\+P\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+T\+A\+T\+US}{_SSP_MASKINTSTATUS}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+\+S\+S\+P\+\_\+\+M\+A\+S\+K\+I\+N\+T\+S\+T\+A\+T\+US}}\hypertarget{group__SSP__17XX__40XX_gafaff4574b830e5b94dcaf7ca8da399e8}{}\label{group__SSP__17XX__40XX_gafaff4574b830e5b94dcaf7ca8da399e8}


S\+SP Type of Mask Interrupt Status. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+S\+P\+\_\+\+R\+O\+R\+M\+IS@{S\+S\+P\+\_\+\+R\+O\+R\+M\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+R\+O\+R\+M\+IS@{S\+S\+P\+\_\+\+R\+O\+R\+M\+IS}}\item[{\em 
S\+S\+P\+\_\+\+R\+O\+R\+M\+IS\hypertarget{group__SSP__17XX__40XX_ggafaff4574b830e5b94dcaf7ca8da399e8a05e1bf0ddb0306501fcb234c6e885082}{}\label{group__SSP__17XX__40XX_ggafaff4574b830e5b94dcaf7ca8da399e8a05e1bf0ddb0306501fcb234c6e885082}
}]Overun \index{S\+S\+P\+\_\+\+R\+T\+M\+IS@{S\+S\+P\+\_\+\+R\+T\+M\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+R\+T\+M\+IS@{S\+S\+P\+\_\+\+R\+T\+M\+IS}}\item[{\em 
S\+S\+P\+\_\+\+R\+T\+M\+IS\hypertarget{group__SSP__17XX__40XX_ggafaff4574b830e5b94dcaf7ca8da399e8a86603f74ba22232e10e325e2f0242308}{}\label{group__SSP__17XX__40XX_ggafaff4574b830e5b94dcaf7ca8da399e8a86603f74ba22232e10e325e2f0242308}
}]Time\+Out \index{S\+S\+P\+\_\+\+R\+X\+M\+IS@{S\+S\+P\+\_\+\+R\+X\+M\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+R\+X\+M\+IS@{S\+S\+P\+\_\+\+R\+X\+M\+IS}}\item[{\em 
S\+S\+P\+\_\+\+R\+X\+M\+IS\hypertarget{group__SSP__17XX__40XX_ggafaff4574b830e5b94dcaf7ca8da399e8a07742f0e285a6bf09099e3298fac1184}{}\label{group__SSP__17XX__40XX_ggafaff4574b830e5b94dcaf7ca8da399e8a07742f0e285a6bf09099e3298fac1184}
}]Rx F\+I\+FO is at least half full \index{S\+S\+P\+\_\+\+T\+X\+M\+IS@{S\+S\+P\+\_\+\+T\+X\+M\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+T\+X\+M\+IS@{S\+S\+P\+\_\+\+T\+X\+M\+IS}}\item[{\em 
S\+S\+P\+\_\+\+T\+X\+M\+IS\hypertarget{group__SSP__17XX__40XX_ggafaff4574b830e5b94dcaf7ca8da399e8a8ad9ea51c1cde0cd518cdea049710093}{}\label{group__SSP__17XX__40XX_ggafaff4574b830e5b94dcaf7ca8da399e8a8ad9ea51c1cde0cd518cdea049710093}
}]Tx F\+I\+FO is at least half empty \index{S\+S\+P\+\_\+\+M\+A\+S\+K\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+M\+A\+S\+K\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+M\+A\+S\+K\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+M\+A\+S\+K\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+I\+T\+M\+A\+SK}}\item[{\em 
S\+S\+P\+\_\+\+M\+A\+S\+K\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+I\+T\+M\+A\+SK\hypertarget{group__SSP__17XX__40XX_ggafaff4574b830e5b94dcaf7ca8da399e8a50da00745fc05f4421b4d60f861bd31e}{}\label{group__SSP__17XX__40XX_ggafaff4574b830e5b94dcaf7ca8da399e8a50da00745fc05f4421b4d60f861bd31e}
}]\end{description}
\end{Desc}


Definition at line 152 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!\+\_\+\+S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+US@{\+\_\+\+S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+US}}
\index{\+\_\+\+S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+US@{\+\_\+\+S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+US}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{\+\_\+\+S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+US}{_SSP_RAWINTSTATUS}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+\+S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+US}}\hypertarget{group__SSP__17XX__40XX_ga2042535e55396776c81a7235ed95db35}{}\label{group__SSP__17XX__40XX_ga2042535e55396776c81a7235ed95db35}


S\+SP Type of Raw Interrupt Status. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+S\+P\+\_\+\+R\+O\+R\+R\+IS@{S\+S\+P\+\_\+\+R\+O\+R\+R\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+R\+O\+R\+R\+IS@{S\+S\+P\+\_\+\+R\+O\+R\+R\+IS}}\item[{\em 
S\+S\+P\+\_\+\+R\+O\+R\+R\+IS\hypertarget{group__SSP__17XX__40XX_gga2042535e55396776c81a7235ed95db35ad112fd53fe6238566db3b86badca3643}{}\label{group__SSP__17XX__40XX_gga2042535e55396776c81a7235ed95db35ad112fd53fe6238566db3b86badca3643}
}]Overun \index{S\+S\+P\+\_\+\+R\+T\+R\+IS@{S\+S\+P\+\_\+\+R\+T\+R\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+R\+T\+R\+IS@{S\+S\+P\+\_\+\+R\+T\+R\+IS}}\item[{\em 
S\+S\+P\+\_\+\+R\+T\+R\+IS\hypertarget{group__SSP__17XX__40XX_gga2042535e55396776c81a7235ed95db35acadb0b951bbe2b20da961f4a55b775c2}{}\label{group__SSP__17XX__40XX_gga2042535e55396776c81a7235ed95db35acadb0b951bbe2b20da961f4a55b775c2}
}]Time\+Out \index{S\+S\+P\+\_\+\+R\+X\+R\+IS@{S\+S\+P\+\_\+\+R\+X\+R\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+R\+X\+R\+IS@{S\+S\+P\+\_\+\+R\+X\+R\+IS}}\item[{\em 
S\+S\+P\+\_\+\+R\+X\+R\+IS\hypertarget{group__SSP__17XX__40XX_gga2042535e55396776c81a7235ed95db35af284137785b0311fdf9ffd06dd91022f}{}\label{group__SSP__17XX__40XX_gga2042535e55396776c81a7235ed95db35af284137785b0311fdf9ffd06dd91022f}
}]Rx F\+I\+FO is at least half full \index{S\+S\+P\+\_\+\+T\+X\+R\+IS@{S\+S\+P\+\_\+\+T\+X\+R\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+T\+X\+R\+IS@{S\+S\+P\+\_\+\+T\+X\+R\+IS}}\item[{\em 
S\+S\+P\+\_\+\+T\+X\+R\+IS\hypertarget{group__SSP__17XX__40XX_gga2042535e55396776c81a7235ed95db35a0f19a960fdb1f4e1e41c2d3f391ab2a1}{}\label{group__SSP__17XX__40XX_gga2042535e55396776c81a7235ed95db35a0f19a960fdb1f4e1e41c2d3f391ab2a1}
}]Tx F\+I\+FO is at least half empty \index{S\+S\+P\+\_\+\+R\+A\+W\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+R\+A\+W\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+R\+A\+W\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+I\+T\+M\+A\+SK@{S\+S\+P\+\_\+\+R\+A\+W\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+I\+T\+M\+A\+SK}}\item[{\em 
S\+S\+P\+\_\+\+R\+A\+W\+\_\+\+I\+N\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+I\+T\+M\+A\+SK\hypertarget{group__SSP__17XX__40XX_gga2042535e55396776c81a7235ed95db35a81d12ba594dec3491731ef65c4af785e}{}\label{group__SSP__17XX__40XX_gga2042535e55396776c81a7235ed95db35a81d12ba594dec3491731ef65c4af785e}
}]\end{description}
\end{Desc}


Definition at line 163 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!\+\_\+\+S\+S\+P\+\_\+\+S\+T\+A\+T\+US@{\+\_\+\+S\+S\+P\+\_\+\+S\+T\+A\+T\+US}}
\index{\+\_\+\+S\+S\+P\+\_\+\+S\+T\+A\+T\+US@{\+\_\+\+S\+S\+P\+\_\+\+S\+T\+A\+T\+US}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{\+\_\+\+S\+S\+P\+\_\+\+S\+T\+A\+T\+US}{_SSP_STATUS}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+\+S\+S\+P\+\_\+\+S\+T\+A\+T\+US}}\hypertarget{group__SSP__17XX__40XX_ga4ec33a0121a2ccab848c7b37907d9e9d}{}\label{group__SSP__17XX__40XX_ga4ec33a0121a2ccab848c7b37907d9e9d}


S\+SP Type of Status. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+T\+FE@{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+T\+FE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+T\+FE@{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+T\+FE}}\item[{\em 
S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+T\+FE\hypertarget{group__SSP__17XX__40XX_gga4ec33a0121a2ccab848c7b37907d9e9daf2476dad0360373ccb5896f6f4283569}{}\label{group__SSP__17XX__40XX_gga4ec33a0121a2ccab848c7b37907d9e9daf2476dad0360373ccb5896f6f4283569}
}]TX F\+I\+FO Empty \index{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+T\+NF@{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+T\+NF}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+T\+NF@{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+T\+NF}}\item[{\em 
S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+T\+NF\hypertarget{group__SSP__17XX__40XX_gga4ec33a0121a2ccab848c7b37907d9e9da895067b502eeae3c476190e309abde1a}{}\label{group__SSP__17XX__40XX_gga4ec33a0121a2ccab848c7b37907d9e9da895067b502eeae3c476190e309abde1a}
}]TX F\+I\+FO not full \index{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+R\+NE@{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+R\+NE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+R\+NE@{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+R\+NE}}\item[{\em 
S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+R\+NE\hypertarget{group__SSP__17XX__40XX_gga4ec33a0121a2ccab848c7b37907d9e9da82f15e0720cc2b0dc53e90b7546fb96b}{}\label{group__SSP__17XX__40XX_gga4ec33a0121a2ccab848c7b37907d9e9da82f15e0720cc2b0dc53e90b7546fb96b}
}]RX F\+I\+FO not empty \index{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+R\+FF@{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+R\+FF}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+R\+FF@{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+R\+FF}}\item[{\em 
S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+R\+FF\hypertarget{group__SSP__17XX__40XX_gga4ec33a0121a2ccab848c7b37907d9e9dad10671a086364beb55efad01f2c3688f}{}\label{group__SSP__17XX__40XX_gga4ec33a0121a2ccab848c7b37907d9e9dad10671a086364beb55efad01f2c3688f}
}]RX F\+I\+FO full \index{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+B\+SY@{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+B\+SY}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+B\+SY@{S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+B\+SY}}\item[{\em 
S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+B\+SY\hypertarget{group__SSP__17XX__40XX_gga4ec33a0121a2ccab848c7b37907d9e9da5129659a9c16fdda33b925f07cf8ef52}{}\label{group__SSP__17XX__40XX_gga4ec33a0121a2ccab848c7b37907d9e9da5129659a9c16fdda33b925f07cf8ef52}
}]S\+SP Busy \end{description}
\end{Desc}


Definition at line 130 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+B\+I\+TS@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+B\+I\+TS}}
\index{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+B\+I\+TS@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+B\+I\+TS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+B\+I\+TS}{CHIP_SSP_BITS}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+B\+I\+TS}}\hypertarget{group__SSP__17XX__40XX_ga2f99e08511788c146ae9b35023e4a61c}{}\label{group__SSP__17XX__40XX_ga2f99e08511788c146ae9b35023e4a61c}
\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+4@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+4}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+4@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+4}}\item[{\em 
S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+4\hypertarget{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61caa03e3d7c54b1b7e0a1159819be0fe2f4}{}\label{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61caa03e3d7c54b1b7e0a1159819be0fe2f4}
}]4 bits/frame \index{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+5@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+5}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+5@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+5}}\item[{\em 
S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+5\hypertarget{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61cad68718bef531b459a981f3fe333885af}{}\label{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61cad68718bef531b459a981f3fe333885af}
}]5 bits/frame \index{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+6@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+6}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+6@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+6}}\item[{\em 
S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+6\hypertarget{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61ca983bf05fec7f08931bf8397460736fad}{}\label{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61ca983bf05fec7f08931bf8397460736fad}
}]6 bits/frame \index{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+7@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+7}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+7@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+7}}\item[{\em 
S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+7\hypertarget{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61caf427f7d2bdddeddab9780dde3e7112cd}{}\label{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61caf427f7d2bdddeddab9780dde3e7112cd}
}]7 bits/frame \index{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+8@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+8}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+8@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+8}}\item[{\em 
S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+8\hypertarget{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61cafed74a949c86fb130814553eeeaa28fc}{}\label{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61cafed74a949c86fb130814553eeeaa28fc}
}]8 bits/frame \index{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+9@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+9}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+9@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+9}}\item[{\em 
S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+9\hypertarget{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61ca86c78df806e6a2c6105e4009c87a9a30}{}\label{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61ca86c78df806e6a2c6105e4009c87a9a30}
}]9 bits/frame \index{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+10@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+10}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+10@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+10}}\item[{\em 
S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+10\hypertarget{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61caa5af8a64fabb893ce6cca58a6603b887}{}\label{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61caa5af8a64fabb893ce6cca58a6603b887}
}]10 bits/frame \index{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+11@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+11}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+11@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+11}}\item[{\em 
S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+11\hypertarget{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61ca6eb61ba3d5420049cc5c6b5dc0ce180f}{}\label{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61ca6eb61ba3d5420049cc5c6b5dc0ce180f}
}]11 bits/frame \index{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+12@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+12}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+12@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+12}}\item[{\em 
S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+12\hypertarget{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61cac07c29c55be04e5bdf6c450f8fb978f9}{}\label{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61cac07c29c55be04e5bdf6c450f8fb978f9}
}]12 bits/frame \index{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+13@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+13}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+13@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+13}}\item[{\em 
S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+13\hypertarget{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61cad3b1fe6ae4d631d30f668a62a499ad04}{}\label{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61cad3b1fe6ae4d631d30f668a62a499ad04}
}]13 bits/frame \index{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+14@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+14}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+14@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+14}}\item[{\em 
S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+14\hypertarget{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61cae1d25567553d78628b76e6d3576708fb}{}\label{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61cae1d25567553d78628b76e6d3576708fb}
}]14 bits/frame \index{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+15@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+15}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+15@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+15}}\item[{\em 
S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+15\hypertarget{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61ca0cb36a4e3580bffe6583e05ecc7560aa}{}\label{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61ca0cb36a4e3580bffe6583e05ecc7560aa}
}]15 bits/frame \index{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+16@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+16}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+16@{S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+16}}\item[{\em 
S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+16\hypertarget{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61ca3d5cc36200365dc046d283f48711d885}{}\label{group__SSP__17XX__40XX_gga2f99e08511788c146ae9b35023e4a61ca3d5cc36200365dc046d283f48711d885}
}]16 bits/frame \end{description}
\end{Desc}


Definition at line 209 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+F\+O\+R\+M\+AT@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+F\+O\+R\+M\+AT}}
\index{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+F\+O\+R\+M\+AT@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+F\+O\+R\+M\+AT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+F\+O\+R\+M\+AT}{CHIP_SSP_CLOCK_FORMAT}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+F\+O\+R\+M\+AT}}\hypertarget{group__SSP__17XX__40XX_gab423240914ad746147aeb31f483e9553}{}\label{group__SSP__17XX__40XX_gab423240914ad746147aeb31f483e9553}
\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A0\+\_\+\+C\+P\+O\+L0@{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A0\+\_\+\+C\+P\+O\+L0}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A0\+\_\+\+C\+P\+O\+L0@{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A0\+\_\+\+C\+P\+O\+L0}}\item[{\em 
S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A0\+\_\+\+C\+P\+O\+L0\hypertarget{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553aa5340f759c78820f18de9290b9c061c9}{}\label{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553aa5340f759c78820f18de9290b9c061c9}
}]C\+P\+HA = 0, C\+P\+OL = 0 \index{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A0\+\_\+\+C\+P\+O\+L1@{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A0\+\_\+\+C\+P\+O\+L1}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A0\+\_\+\+C\+P\+O\+L1@{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A0\+\_\+\+C\+P\+O\+L1}}\item[{\em 
S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A0\+\_\+\+C\+P\+O\+L1\hypertarget{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553abf7efd605c96ca17f8d3e142583573c7}{}\label{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553abf7efd605c96ca17f8d3e142583573c7}
}]C\+P\+HA = 0, C\+P\+OL = 1 \index{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A1\+\_\+\+C\+P\+O\+L0@{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A1\+\_\+\+C\+P\+O\+L0}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A1\+\_\+\+C\+P\+O\+L0@{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A1\+\_\+\+C\+P\+O\+L0}}\item[{\em 
S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A1\+\_\+\+C\+P\+O\+L0\hypertarget{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553ae85026628900cd0603aea8741196e37c}{}\label{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553ae85026628900cd0603aea8741196e37c}
}]C\+P\+HA = 1, C\+P\+OL = 0 \index{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A1\+\_\+\+C\+P\+O\+L1@{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A1\+\_\+\+C\+P\+O\+L1}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A1\+\_\+\+C\+P\+O\+L1@{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A1\+\_\+\+C\+P\+O\+L1}}\item[{\em 
S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A1\+\_\+\+C\+P\+O\+L1\hypertarget{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553ab45a1654a40d69da708a2fd3717b3b3f}{}\label{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553ab45a1654a40d69da708a2fd3717b3b3f}
}]C\+P\+HA = 1, C\+P\+OL = 1 \index{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E0@{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E0}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E0@{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E0}}\item[{\em 
S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E0\hypertarget{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553a356a1e930e648bee4fdcf58bbf2be871}{}\label{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553a356a1e930e648bee4fdcf58bbf2be871}
}]alias \index{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E1@{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E1}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E1@{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E1}}\item[{\em 
S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E1\hypertarget{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553a9c0ef0c2b54bd1f7cd915c072bb90c4f}{}\label{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553a9c0ef0c2b54bd1f7cd915c072bb90c4f}
}]alias \index{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E2@{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E2}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E2@{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E2}}\item[{\em 
S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E2\hypertarget{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553a0ead0c9201c4f3ed09b8d8395b15e38d}{}\label{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553a0ead0c9201c4f3ed09b8d8395b15e38d}
}]alias \index{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E3@{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E3}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E3@{S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E3}}\item[{\em 
S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+E3\hypertarget{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553a509d039d8fa85d04307fa845b5f96ef0}{}\label{group__SSP__17XX__40XX_ggab423240914ad746147aeb31f483e9553a509d039d8fa85d04307fa845b5f96ef0}
}]alias \end{description}
\end{Desc}


Definition at line 186 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+AT@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+AT}}
\index{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+AT@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+AT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+AT}{CHIP_SSP_FRAME_FORMAT}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+AT}}\hypertarget{group__SSP__17XX__40XX_gad3ae555ad43caa2b2a47bc4769d8fe50}{}\label{group__SSP__17XX__40XX_gad3ae555ad43caa2b2a47bc4769d8fe50}
\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+F\+O\+R\+M\+A\+T\+\_\+\+S\+PI@{S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+F\+O\+R\+M\+A\+T\+\_\+\+S\+PI}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+F\+O\+R\+M\+A\+T\+\_\+\+S\+PI@{S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+F\+O\+R\+M\+A\+T\+\_\+\+S\+PI}}\item[{\em 
S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+F\+O\+R\+M\+A\+T\+\_\+\+S\+PI\hypertarget{group__SSP__17XX__40XX_ggad3ae555ad43caa2b2a47bc4769d8fe50a04830722a3c3c26165b6e86944f80799}{}\label{group__SSP__17XX__40XX_ggad3ae555ad43caa2b2a47bc4769d8fe50a04830722a3c3c26165b6e86944f80799}
}]Frame format\+: S\+PI \index{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+\+TI@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+\+TI}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+\+TI@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+\+TI}}\item[{\em 
C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+\+TI\hypertarget{group__SSP__17XX__40XX_ggad3ae555ad43caa2b2a47bc4769d8fe50a958fc5c359dea48d02188bebb93f3fd2}{}\label{group__SSP__17XX__40XX_ggad3ae555ad43caa2b2a47bc4769d8fe50a958fc5c359dea48d02188bebb93f3fd2}
}]Frame format\+: TI S\+SI \index{S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+F\+O\+R\+M\+A\+T\+\_\+\+M\+I\+C\+R\+O\+W\+I\+RE@{S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+F\+O\+R\+M\+A\+T\+\_\+\+M\+I\+C\+R\+O\+W\+I\+RE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+F\+O\+R\+M\+A\+T\+\_\+\+M\+I\+C\+R\+O\+W\+I\+RE@{S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+F\+O\+R\+M\+A\+T\+\_\+\+M\+I\+C\+R\+O\+W\+I\+RE}}\item[{\em 
S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+F\+O\+R\+M\+A\+T\+\_\+\+M\+I\+C\+R\+O\+W\+I\+RE\hypertarget{group__SSP__17XX__40XX_ggad3ae555ad43caa2b2a47bc4769d8fe50a44c2cf7ad92d503bb0e32fa644b847d4}{}\label{group__SSP__17XX__40XX_ggad3ae555ad43caa2b2a47bc4769d8fe50a44c2cf7ad92d503bb0e32fa644b847d4}
}]Frame format\+: Microwire \end{description}
\end{Desc}


Definition at line 200 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+M\+O\+DE@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+M\+O\+DE}}
\index{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+M\+O\+DE@{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+M\+O\+DE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+M\+O\+DE}{CHIP_SSP_MODE}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf C\+H\+I\+P\+\_\+\+S\+S\+P\+\_\+\+M\+O\+DE}}\hypertarget{group__SSP__17XX__40XX_ga2a375ed10848e3661b9b015fea1cf39b}{}\label{group__SSP__17XX__40XX_ga2a375ed10848e3661b9b015fea1cf39b}
\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+\+M\+A\+S\+T\+ER@{S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+\+M\+A\+S\+T\+ER}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+\+M\+A\+S\+T\+ER@{S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+\+M\+A\+S\+T\+ER}}\item[{\em 
S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+\+M\+A\+S\+T\+ER\hypertarget{group__SSP__17XX__40XX_gga2a375ed10848e3661b9b015fea1cf39ba5395d2342a5a2564d683efe73700d604}{}\label{group__SSP__17XX__40XX_gga2a375ed10848e3661b9b015fea1cf39ba5395d2342a5a2564d683efe73700d604}
}]Master mode \index{S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+\+S\+L\+A\+VE@{S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+\+S\+L\+A\+VE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+\+S\+L\+A\+VE@{S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+\+S\+L\+A\+VE}}\item[{\em 
S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+\+S\+L\+A\+VE\hypertarget{group__SSP__17XX__40XX_gga2a375ed10848e3661b9b015fea1cf39ba8e80727639bca1e64508d92d65346f3e}{}\label{group__SSP__17XX__40XX_gga2a375ed10848e3661b9b015fea1cf39ba8e80727639bca1e64508d92d65346f3e}
}]Slave mode \end{description}
\end{Desc}


Definition at line 454 of file ssp\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Function Documentation}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Clear\+Int\+Pending@{Chip\+\_\+\+S\+S\+P\+\_\+\+Clear\+Int\+Pending}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Clear\+Int\+Pending@{Chip\+\_\+\+S\+S\+P\+\_\+\+Clear\+Int\+Pending}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Clear\+Int\+Pending(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+A\+R\+\_\+\+T Int\+Clear)}{Chip_SSP_ClearIntPending(LPC_SSP_T *pSSP, SSP_INTCLEAR_T IntClear)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+S\+P\+\_\+\+Clear\+Int\+Pending (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{{\bf S\+S\+P\+\_\+\+I\+N\+T\+C\+L\+E\+A\+R\+\_\+T}}]{Int\+Clear}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga5fe8047a36b3055251cff755d339ca4a}{}\label{group__SSP__17XX__40XX_ga5fe8047a36b3055251cff755d339ca4a}


Clear the corresponding interrupt condition(s) in the S\+SP controller. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
{\em Int\+Clear} & Type of cleared interrupt, should be \+:
\begin{DoxyItemize}
\item S\+S\+P\+\_\+\+R\+O\+R\+IC
\item S\+S\+P\+\_\+\+R\+T\+IC 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Software can clear one or more interrupt condition(s) in the S\+SP controller 
\end{DoxyNote}


Definition at line 341 of file ssp\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 0


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+De\+Init@{Chip\+\_\+\+S\+S\+P\+\_\+\+De\+Init}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+De\+Init@{Chip\+\_\+\+S\+S\+P\+\_\+\+De\+Init}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+De\+Init(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P)}{Chip_SSP_DeInit(LPC_SSP_T *pSSP)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+S\+S\+P\+\_\+\+De\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga48f87506f2fddc1043606eae292b6f16}{}\label{group__SSP__17XX__40XX_ga48f87506f2fddc1043606eae292b6f16}


Deinitialise the S\+SP. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The S\+SP controller is disabled 
\end{DoxyNote}


Definition at line 473 of file ssp\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 1




Here is the caller graph for this function\+:
% FIG 2


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Disable@{Chip\+\_\+\+S\+S\+P\+\_\+\+Disable}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Disable@{Chip\+\_\+\+S\+S\+P\+\_\+\+Disable}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Disable(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P)}{Chip_SSP_Disable(LPC_SSP_T *pSSP)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+S\+P\+\_\+\+Disable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga3033c296868595a01dd74ecccaed6090}{}\label{group__SSP__17XX__40XX_ga3033c296868595a01dd74ecccaed6090}


Disable S\+SP operation. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 249 of file ssp\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 3


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Disable\+Loop\+Back@{Chip\+\_\+\+S\+S\+P\+\_\+\+Disable\+Loop\+Back}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Disable\+Loop\+Back@{Chip\+\_\+\+S\+S\+P\+\_\+\+Disable\+Loop\+Back}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Disable\+Loop\+Back(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P)}{Chip_SSP_DisableLoopBack(LPC_SSP_T *pSSP)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+S\+P\+\_\+\+Disable\+Loop\+Back (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_gaa733ed4b0773cda022ad87ff41304c40}{}\label{group__SSP__17XX__40XX_gaa733ed4b0773cda022ad87ff41304c40}


Disable loopback mode. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Serial input is taken from the serial output (M\+O\+SI or M\+I\+SO) rather than the serial input pin 
\end{DoxyNote}


Definition at line 273 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+Disable@{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+Disable}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+Disable@{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+Disable}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+Disable(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P)}{Chip_SSP_DMA_Disable(LPC_SSP_T *pSSP)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+Disable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_gaa8c7ce019dfcc4ab5731615f66c30e19}{}\label{group__SSP__17XX__40XX_gaa8c7ce019dfcc4ab5731615f66c30e19}


Disable D\+MA for S\+SP. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 446 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+Enable@{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+Enable}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+Enable@{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+Enable}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+Enable(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P)}{Chip_SSP_DMA_Enable(LPC_SSP_T *pSSP)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+S\+P\+\_\+\+D\+M\+A\+\_\+\+Enable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_gae8bf34541c093c052e5f9baf41fcda8b}{}\label{group__SSP__17XX__40XX_gae8bf34541c093c052e5f9baf41fcda8b}


Enable D\+MA for S\+SP. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 436 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Enable@{Chip\+\_\+\+S\+S\+P\+\_\+\+Enable}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Enable@{Chip\+\_\+\+S\+S\+P\+\_\+\+Enable}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Enable(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P)}{Chip_SSP_Enable(LPC_SSP_T *pSSP)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+S\+P\+\_\+\+Enable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_gaf49b9a4689c9ae39bbd8c1ac20d31073}{}\label{group__SSP__17XX__40XX_gaf49b9a4689c9ae39bbd8c1ac20d31073}


Enable S\+SP operation. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 239 of file ssp\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 4


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Enable\+Loop\+Back@{Chip\+\_\+\+S\+S\+P\+\_\+\+Enable\+Loop\+Back}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Enable\+Loop\+Back@{Chip\+\_\+\+S\+S\+P\+\_\+\+Enable\+Loop\+Back}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Enable\+Loop\+Back(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P)}{Chip_SSP_EnableLoopBack(LPC_SSP_T *pSSP)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+S\+P\+\_\+\+Enable\+Loop\+Back (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga8683ccce6ba5578103efcb791f39cff8}{}\label{group__SSP__17XX__40XX_ga8683ccce6ba5578103efcb791f39cff8}


Enable loopback mode. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Serial input is taken from the serial output (M\+O\+SI or M\+I\+SO) rather than the serial input pin 
\end{DoxyNote}


Definition at line 261 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Data\+Size@{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Data\+Size}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Data\+Size@{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Data\+Size}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Data\+Size(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P)}{Chip_SSP_GetDataSize(LPC_SSP_T *pSSP)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint8\+\_\+t Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Data\+Size (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga421d39f6094d0f335e5acbc3dd5f0b09}{}\label{group__SSP__17XX__40XX_ga421d39f6094d0f335e5acbc3dd5f0b09}


Get the number of bits transferred in each frame. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
the number of bits transferred in each frame minus one 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The return value is 0x03 -\/$>$ 0xF corresponding to 4bit -\/$>$ 16bit transfer 
\end{DoxyNote}


Definition at line 327 of file ssp\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 5


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Int\+Status@{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Int\+Status}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Int\+Status@{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Int\+Status}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Int\+Status(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P)}{Chip_SSP_GetIntStatus(LPC_SSP_T *pSSP)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Int\+Status (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga207244e33021333a66bb04f2bd2f1102}{}\label{group__SSP__17XX__40XX_ga207244e33021333a66bb04f2bd2f1102}


Get the masked interrupt status. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
S\+SP Masked Interrupt Status Register value 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The return value contains a 1 for each interrupt condition that is asserted and enabled (masked) 
\end{DoxyNote}


Definition at line 300 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Raw\+Int\+Status@{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Raw\+Int\+Status}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Raw\+Int\+Status@{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Raw\+Int\+Status}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Raw\+Int\+Status(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+\+T Raw\+Int)}{Chip_SSP_GetRawIntStatus(LPC_SSP_T *pSSP, SSP_RAWINTSTATUS_T RawInt)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} {\bf Int\+Status} Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Raw\+Int\+Status (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{{\bf S\+S\+P\+\_\+\+R\+A\+W\+I\+N\+T\+S\+T\+A\+T\+U\+S\+\_\+T}}]{Raw\+Int}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga0cc48f6c5bea491f2965b5b6fd0dcf69}{}\label{group__SSP__17XX__40XX_ga0cc48f6c5bea491f2965b5b6fd0dcf69}


Get the raw interrupt status. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
{\em Raw\+Int} & \+: Interrupt condition to be get status, shoud be \+:
\begin{DoxyItemize}
\item S\+S\+P\+\_\+\+R\+O\+R\+R\+IS
\item S\+S\+P\+\_\+\+R\+T\+R\+IS
\item S\+S\+P\+\_\+\+R\+X\+R\+IS
\item S\+S\+P\+\_\+\+T\+X\+R\+IS 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Raw interrupt status corresponding to interrupt condition , S\+ET or R\+E\+S\+ET 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Get the status of each interrupt condition ,regardless of whether or not the interrupt is enabled 
\end{DoxyNote}


Definition at line 316 of file ssp\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 6


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Status@{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Status}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Status@{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Status}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Status(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, S\+S\+P\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T Stat)}{Chip_SSP_GetStatus(LPC_SSP_T *pSSP, SSP_STATUS_T Stat)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} {\bf Flag\+Status} Chip\+\_\+\+S\+S\+P\+\_\+\+Get\+Status (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{{\bf S\+S\+P\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T}}]{Stat}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga82dd278bcdbd80eaacc43abc211a970f}{}\label{group__SSP__17XX__40XX_ga82dd278bcdbd80eaacc43abc211a970f}


Get the current status of S\+SP controller. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
{\em Stat} & \+: Type of status, should be \+:
\begin{DoxyItemize}
\item S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+T\+FE
\item S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+T\+NF
\item S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+R\+NE
\item S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+R\+FF
\item S\+S\+P\+\_\+\+S\+T\+A\+T\+\_\+\+B\+SY 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
S\+SP controller status, S\+ET or R\+E\+S\+ET 
\end{DoxyReturn}


Definition at line 289 of file ssp\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 7


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Init@{Chip\+\_\+\+S\+S\+P\+\_\+\+Init}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Init@{Chip\+\_\+\+S\+S\+P\+\_\+\+Init}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Init(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P)}{Chip_SSP_Init(LPC_SSP_T *pSSP)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+S\+S\+P\+\_\+\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga66e20405561e8d3dacba65cbfe41d556}{}\label{group__SSP__17XX__40XX_ga66e20405561e8d3dacba65cbfe41d556}


Initialize the S\+SP. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base S\+SP peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 463 of file ssp\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 8




Here is the caller graph for this function\+:
% FIG 9


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Disable@{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Disable}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Disable@{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Disable}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Disable(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P)}{Chip_SSP_Int_Disable(LPC_SSP_T *pSSP)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Disable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga20c7c516c84ba924973318bd64c113a3}{}\label{group__SSP__17XX__40XX_ga20c7c516c84ba924973318bd64c113a3}


Disable interrupt for the S\+SP. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 361 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Enable@{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Enable}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Enable@{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Enable}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Enable(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P)}{Chip_SSP_Int_Enable(LPC_SSP_T *pSSP)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Enable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga98eb3a788e313aeb5a4feb2516b11e8f}{}\label{group__SSP__17XX__40XX_ga98eb3a788e313aeb5a4feb2516b11e8f}


Enable interrupt for the S\+SP. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 351 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Flush\+Data@{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Flush\+Data}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Flush\+Data@{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Flush\+Data}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Flush\+Data(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P)}{Chip_SSP_Int_FlushData(LPC_SSP_T *pSSP)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+Flush\+Data (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_gabf29dfba7478866abe7511d32638e57e}{}\label{group__SSP__17XX__40XX_gabf29dfba7478866abe7511d32638e57e}


Clean all data in RX F\+I\+FO of S\+SP. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base S\+SP peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 345 of file ssp\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 10


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames16\+Bits@{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames16\+Bits}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames16\+Bits@{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames16\+Bits}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames16\+Bits(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+\+T $\ast$xf\+\_\+setup)}{Chip_SSP_Int_RWFrames16Bits(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Status} Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames16\+Bits (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{{\bf Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$}]{xf\+\_\+setup}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_gaf97dd891912b8312a1e0989d7a542b7b}{}\label{group__SSP__17XX__40XX_gaf97dd891912b8312a1e0989d7a542b7b}


S\+SP Interrupt Read/\+Write with 16-\/bit frame width. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base S\+SP peripheral on the chip \\
\hline
{\em xf\+\_\+setup} & \+: Pointer to a S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T structure that contains specified information about transmit/receive data configuration \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
S\+U\+C\+C\+E\+SS or E\+R\+R\+OR 
\end{DoxyReturn}


Definition at line 392 of file ssp\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 11


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames8\+Bits@{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames8\+Bits}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames8\+Bits@{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames8\+Bits}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames8\+Bits(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+\+T $\ast$xf\+\_\+setup)}{Chip_SSP_Int_RWFrames8Bits(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Status} Chip\+\_\+\+S\+S\+P\+\_\+\+Int\+\_\+\+R\+W\+Frames8\+Bits (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{{\bf Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$}]{xf\+\_\+setup}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga23d901d1757b6d95efc20c4d76721fb3}{}\label{group__SSP__17XX__40XX_ga23d901d1757b6d95efc20c4d76721fb3}


S\+SP Interrupt Read/\+Write with 8-\/bit frame width. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base S\+SP peripheral on the chip \\
\hline
{\em xf\+\_\+setup} & \+: Pointer to a S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T structure that contains specified information about transmit/receive data configuration \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
S\+U\+C\+C\+E\+SS or E\+R\+R\+OR 
\end{DoxyReturn}


Definition at line 361 of file ssp\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 12


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Read\+Frames\+\_\+\+Blocking@{Chip\+\_\+\+S\+S\+P\+\_\+\+Read\+Frames\+\_\+\+Blocking}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Read\+Frames\+\_\+\+Blocking@{Chip\+\_\+\+S\+S\+P\+\_\+\+Read\+Frames\+\_\+\+Blocking}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Read\+Frames\+\_\+\+Blocking(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, uint8\+\_\+t $\ast$buffer, uint32\+\_\+t buffer\+\_\+len)}{Chip_SSP_ReadFrames_Blocking(LPC_SSP_T *pSSP, uint8_t *buffer, uint32_t buffer_len)}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Chip\+\_\+\+S\+S\+P\+\_\+\+Read\+Frames\+\_\+\+Blocking (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{uint8\+\_\+t $\ast$}]{buffer, }
\item[{uint32\+\_\+t}]{buffer\+\_\+len}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga8332233bb63af754bd9cc369f2a1e2d6}{}\label{group__SSP__17XX__40XX_ga8332233bb63af754bd9cc369f2a1e2d6}


S\+SP Polling Read in blocking mode. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base S\+SP peripheral on the chip \\
\hline
{\em buffer} & \+: Buffer address \\
\hline
{\em buffer\+\_\+len} & \+: The length of buffer \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Actual data length has been transferred 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function can be used in both master and slave mode. First, a dummy writing operation is generated to clear data buffer. After that, a reading operation will receive the needed data 
\end{DoxyNote}


Definition at line 277 of file ssp\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 13


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Receive\+Frame@{Chip\+\_\+\+S\+S\+P\+\_\+\+Receive\+Frame}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Receive\+Frame@{Chip\+\_\+\+S\+S\+P\+\_\+\+Receive\+Frame}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Receive\+Frame(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P)}{Chip_SSP_ReceiveFrame(LPC_SSP_T *pSSP)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint16\+\_\+t Chip\+\_\+\+S\+S\+P\+\_\+\+Receive\+Frame (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga7da053acf90aff24ca59bdf673207aac}{}\label{group__SSP__17XX__40XX_ga7da053acf90aff24ca59bdf673207aac}


Get received S\+SP data. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
S\+SP 16-\/bit data received 
\end{DoxyReturn}


Definition at line 371 of file ssp\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 14


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+R\+W\+Frames\+\_\+\+Blocking@{Chip\+\_\+\+S\+S\+P\+\_\+\+R\+W\+Frames\+\_\+\+Blocking}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+R\+W\+Frames\+\_\+\+Blocking@{Chip\+\_\+\+S\+S\+P\+\_\+\+R\+W\+Frames\+\_\+\+Blocking}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+R\+W\+Frames\+\_\+\+Blocking(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+\+T $\ast$xf\+\_\+setup)}{Chip_SSP_RWFrames_Blocking(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Chip\+\_\+\+S\+S\+P\+\_\+\+R\+W\+Frames\+\_\+\+Blocking (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{{\bf Chip\+\_\+\+S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$}]{xf\+\_\+setup}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga302a381ad4d291164144ad2720399078}{}\label{group__SSP__17XX__40XX_ga302a381ad4d291164144ad2720399078}


S\+SP Polling Read/\+Write in blocking mode. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base S\+SP peripheral on the chip \\
\hline
{\em xf\+\_\+setup} & \+: Pointer to a S\+S\+P\+\_\+\+D\+A\+T\+A\+\_\+\+S\+E\+T\+U\+P\+\_\+T structure that contains specified information about transmit/receive data configuration \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Actual data length has been transferred 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function can be used in both master and slave mode. It starts with writing phase and after that, a reading phase is generated to read any data available in R\+X\+\_\+\+F\+I\+FO. All needed information is prepared through xf\+\_\+setup param. 
\end{DoxyNote}


Definition at line 156 of file ssp\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 15




Here is the caller graph for this function\+:
% FIG 16


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Send\+Frame@{Chip\+\_\+\+S\+S\+P\+\_\+\+Send\+Frame}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Send\+Frame@{Chip\+\_\+\+S\+S\+P\+\_\+\+Send\+Frame}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Send\+Frame(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, uint16\+\_\+t tx\+\_\+data)}{Chip_SSP_SendFrame(LPC_SSP_T *pSSP, uint16_t tx_data)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+S\+P\+\_\+\+Send\+Frame (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{uint16\+\_\+t}]{tx\+\_\+data}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_gab01849b80cad7f46924a04346560006c}{}\label{group__SSP__17XX__40XX_gab01849b80cad7f46924a04346560006c}


Send S\+SP 16-\/bit data. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
{\em tx\+\_\+data} & \+: S\+SP 16-\/bit data to be transmited \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 382 of file ssp\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 17




Here is the caller graph for this function\+:
% FIG 18


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+\_\+\+Mode@{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+\_\+\+Mode}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+\_\+\+Mode@{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+\_\+\+Mode}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+\_\+\+Mode(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, uint32\+\_\+t mode)}{Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+\_\+\+Mode (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{uint32\+\_\+t}]{mode}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga9b5a23b5030facdb75c3ed06d5e86172}{}\label{group__SSP__17XX__40XX_ga9b5a23b5030facdb75c3ed06d5e86172}


Set the S\+SP working as master or slave mode. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
{\em mode} & \+: Operating mode, should be
\begin{DoxyItemize}
\item S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+\+M\+A\+S\+T\+ER
\item S\+S\+P\+\_\+\+M\+O\+D\+E\+\_\+\+S\+L\+A\+VE 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 426 of file ssp\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 19


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Bit\+Rate@{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Bit\+Rate}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Bit\+Rate@{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Bit\+Rate}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Bit\+Rate(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, uint32\+\_\+t bit\+Rate)}{Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Bit\+Rate (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{uint32\+\_\+t}]{bit\+Rate}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga373660d8ad7b28fb71209539b1e72717}{}\label{group__SSP__17XX__40XX_ga373660d8ad7b28fb71209539b1e72717}


Set the clock frequency for S\+SP interface. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base S\+SP peripheral on the chip \\
\hline
{\em bit\+Rate} & \+: The S\+SP bit rate \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 434 of file ssp\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 20




Here is the caller graph for this function\+:
% FIG 21


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Clock\+Rate@{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Clock\+Rate}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Clock\+Rate@{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Clock\+Rate}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Clock\+Rate(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, uint32\+\_\+t clk\+\_\+rate, uint32\+\_\+t prescale)}{Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Clock\+Rate (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{uint32\+\_\+t}]{clk\+\_\+rate, }
\item[{uint32\+\_\+t}]{prescale}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga49832a18e0618a82afd66caa6f868445}{}\label{group__SSP__17XX__40XX_ga49832a18e0618a82afd66caa6f868445}


Set up output clocks per bit for S\+SP bus. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
{\em clk\+\_\+rate} & fs\+: The number of prescaler-\/output clocks per bit on the bus, minus one \\
\hline
{\em prescale} & \+: The factor by which the Prescaler divides the S\+SP peripheral clock P\+C\+LK \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The bit frequency is P\+C\+LK / (prescale x\mbox{[}clk\+\_\+rate+1\mbox{]}) 
\end{DoxyNote}


Definition at line 147 of file ssp\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 22


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Format@{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Format}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Format@{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Format}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Format(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, uint32\+\_\+t bits, uint32\+\_\+t frame\+Format, uint32\+\_\+t clock\+Mode)}{Chip_SSP_SetFormat(LPC_SSP_T *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Format (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{uint32\+\_\+t}]{bits, }
\item[{uint32\+\_\+t}]{frame\+Format, }
\item[{uint32\+\_\+t}]{clock\+Mode}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga381ba3a6b470b2c84468b88deed8ac18}{}\label{group__SSP__17XX__40XX_ga381ba3a6b470b2c84468b88deed8ac18}


Set up the S\+SP frame format. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base of S\+SP peripheral on the chip \\
\hline
{\em bits} & \+: The number of bits transferred in each frame, should be S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+4 to S\+S\+P\+\_\+\+B\+I\+T\+S\+\_\+16 \\
\hline
{\em frame\+Format} & \+: Frame format, should be \+:
\begin{DoxyItemize}
\item S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+F\+O\+R\+M\+A\+T\+\_\+\+S\+PI
\item S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+\+TI
\item S\+S\+P\+\_\+\+F\+R\+A\+M\+E\+F\+O\+R\+M\+A\+T\+\_\+\+M\+I\+C\+R\+O\+W\+I\+RE 
\end{DoxyItemize}\\
\hline
{\em clock\+Mode} & \+: Select Clock polarity and Clock phase, should be \+:
\begin{DoxyItemize}
\item S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A0\+\_\+\+C\+P\+O\+L0
\item S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A0\+\_\+\+C\+P\+O\+L1
\item S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A1\+\_\+\+C\+P\+O\+L0
\item S\+S\+P\+\_\+\+C\+L\+O\+C\+K\+\_\+\+C\+P\+H\+A1\+\_\+\+C\+P\+O\+L1 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Note\+: The clock\+Format is only used in S\+PI mode 
\end{DoxyNote}


Definition at line 413 of file ssp\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 23


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Master@{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Master}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Master@{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Master}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Master(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, bool master)}{Chip_SSP_SetMaster(LPC_SSP_T *pSSP, bool master)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+S\+S\+P\+\_\+\+Set\+Master (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{bool}]{master}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_ga60e601329b0aa6afe5f355dc6e8f84bd}{}\label{group__SSP__17XX__40XX_ga60e601329b0aa6afe5f355dc6e8f84bd}


Set the S\+SP operating modes, master or slave. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base S\+SP peripheral on the chip \\
\hline
{\em master} & \+: 1 to set master, 0 to set slave \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 423 of file ssp\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 24




Here is the caller graph for this function\+:
% FIG 25


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}!Chip\+\_\+\+S\+S\+P\+\_\+\+Write\+Frames\+\_\+\+Blocking@{Chip\+\_\+\+S\+S\+P\+\_\+\+Write\+Frames\+\_\+\+Blocking}}
\index{Chip\+\_\+\+S\+S\+P\+\_\+\+Write\+Frames\+\_\+\+Blocking@{Chip\+\_\+\+S\+S\+P\+\_\+\+Write\+Frames\+\_\+\+Blocking}!C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx S\+S\+P driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+S\+P\+\_\+\+Write\+Frames\+\_\+\+Blocking(\+L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T $\ast$p\+S\+S\+P, uint8\+\_\+t $\ast$buffer, uint32\+\_\+t buffer\+\_\+len)}{Chip_SSP_WriteFrames_Blocking(LPC_SSP_T *pSSP, uint8_t *buffer, uint32_t buffer_len)}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t Chip\+\_\+\+S\+S\+P\+\_\+\+Write\+Frames\+\_\+\+Blocking (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+S\+S\+P\+\_\+T} $\ast$}]{p\+S\+SP, }
\item[{uint8\+\_\+t $\ast$}]{buffer, }
\item[{uint32\+\_\+t}]{buffer\+\_\+len}
\end{DoxyParamCaption}
)}\hypertarget{group__SSP__17XX__40XX_gae64bd476b75c03d0b952f08ea42a09be}{}\label{group__SSP__17XX__40XX_gae64bd476b75c03d0b952f08ea42a09be}


S\+SP Polling Write in blocking mode. 


\begin{DoxyParams}{Parameters}
{\em p\+S\+SP} & \+: The base S\+SP peripheral on the chip \\
\hline
{\em buffer} & \+: Buffer address \\
\hline
{\em buffer\+\_\+len} & \+: Buffer length \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Actual data length has been transferred 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function can be used in both master and slave mode. First, a writing operation will send the needed data. After that, a dummy reading operation is generated to clear data buffer 
\end{DoxyNote}


Definition at line 209 of file ssp\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 26


