{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576594824854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576594824854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 16:00:24 2019 " "Processing started: Tue Dec 17 16:00:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576594824854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576594824854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_aut_baud -c uart_aut_baud " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_aut_baud -c uart_aut_baud" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576594824855 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576594825546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-arch " "Found design unit 1: uart_rx-arch" {  } { { "uart_rx.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/uart_aut_baud/uart_rx.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576594826308 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/uart_aut_baud/uart_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576594826308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576594826308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_aut_baud.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_aut_baud.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_aut_baud-arch " "Found design unit 1: uart_aut_baud-arch" {  } { { "uart_aut_baud.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/uart_aut_baud/uart_aut_baud.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576594826313 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_aut_baud " "Found entity 1: uart_aut_baud" {  } { { "uart_aut_baud.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/uart_aut_baud/uart_aut_baud.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576594826313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576594826313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/myfpgaprojects/flag_buf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/myfpgaprojects/flag_buf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_buf-arch " "Found design unit 1: flag_buf-arch" {  } { { "../flag_buf.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/flag_buf.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576594826322 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag_buf " "Found entity 1: flag_buf" {  } { { "../flag_buf.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/flag_buf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576594826322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576594826322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_aut_baud " "Elaborating entity \"uart_aut_baud\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576594826370 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clr_flag uart_aut_baud.vhd(19) " "VHDL Signal Declaration warning at uart_aut_baud.vhd(19): used implicit default value for signal \"clr_flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart_aut_baud.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/uart_aut_baud/uart_aut_baud.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1576594826371 "|uart_aut_baud"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "uart_rx uart_rx:uart_rx_unit A:arch " "Elaborating entity \"uart_rx\" using architecture \"A:arch\" for hierarchy \"uart_rx:uart_rx_unit\"" {  } { { "uart_aut_baud.vhd" "uart_rx_unit" { Text "C:/Users/John/Documents/myFpgaProjects/uart_aut_baud/uart_aut_baud.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576594826422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "flag_buf flag_buf:flag_buf_unit A:arch " "Elaborating entity \"flag_buf\" using architecture \"A:arch\" for hierarchy \"flag_buf:flag_buf_unit\"" {  } { { "uart_aut_baud.vhd" "flag_buf_unit" { Text "C:/Users/John/Documents/myFpgaProjects/uart_aut_baud/uart_aut_baud.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576594826485 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576594827646 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576594827646 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "uart_aut_baud.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/uart_aut_baud/uart_aut_baud.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576594827762 "|uart_aut_baud|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1576594827762 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576594827763 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576594827763 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576594827763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576594827763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576594827796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 16:00:27 2019 " "Processing ended: Tue Dec 17 16:00:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576594827796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576594827796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576594827796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576594827796 ""}
