
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Admin/Desktop/ALU/pa.fromNetlist.tcl
# create_project -name ALU -dir "C:/Users/Admin/Desktop/ALU/planAhead_run_2" -part xc3s400pq208-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Admin/Desktop/ALU/ALU.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Admin/Desktop/ALU} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "ALU.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Admin/Desktop/ALU/ALU.ucf' to fileset 'constrs_1'
# add_files [list {ALU.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s400pq208-5
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ALU.ngc ...
WARNING:NetListWriters:298 - No output is written to ALU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus F4/FA/c_temp<5 : 0> on block ALU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus F6/Madd_EAQ_8_4_add0002_Madd_cy<2 : 0>
   on block ALU is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus F6/Madd_EAQ_8_4_add0003_Madd_cy<2 : 0>
   on block ALU is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus F6/Madd_EAQ_8_4_add0004_Madd_cy<3 : 0>
   on block ALU is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file ALU.edif ...
ngc2edif: Total memory usage is 78908 kilobytes

Parsing EDIF File [./planAhead_run_2/ALU.data/cache/ALU_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/ALU.data/cache/ALU_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/pq208/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/pq208/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [C:/Users/Admin/Desktop/ALU/ALU.ucf]
Finished Parsing UCF File [C:/Users/Admin/Desktop/ALU/ALU.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 1c1b3af7
link_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 581.438 ; gain = 91.824
startgroup
set_property package_pin P183 [get_ports {A[7]}]
endgroup
startgroup
set_property package_pin P183 [get_ports {A[7]}]
endgroup
startgroup
set_property package_pin P182 [get_ports {A[6]}]
endgroup
startgroup
set_property package_pin P181 [get_ports {A[5]}]
endgroup
startgroup
set_property package_pin P180 [get_ports {A[4]}]
endgroup
startgroup
set_property package_pin P178 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin P178 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin P176 [get_ports {A[2]}]
endgroup
set_property package_pin "" [get_ports [list  {A[0]}]]
startgroup
set_property package_pin P175 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin P172 [get_ports {A[0]}]
endgroup
startgroup
set_property package_pin P171 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin P169 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin P168 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin P167 [get_ports {B[0]}]
endgroup
set_property package_pin "" [get_ports [list  {S[2]}]]
startgroup
set_property package_pin P166 [get_ports {S[2]}]
endgroup
startgroup
set_property package_pin P165 [get_ports {S[1]}]
endgroup
startgroup
set_property package_pin P162 [get_ports {S[0]}]
endgroup
startgroup
set_property package_pin P161 [get_ports Cin]
endgroup
startgroup
set_property package_pin P184 [get_ports clk]
endgroup
set_property package_pin "" [get_ports [list  C]]
startgroup
set_property package_pin P42 [get_ports {Y[7]}]
endgroup
startgroup
set_property package_pin P43 [get_ports {Y[6]}]
endgroup
startgroup
set_property package_pin P44 [get_ports {Y[5]}]
endgroup
startgroup
set_property package_pin P45 [get_ports {Y[4]}]
endgroup
startgroup
set_property package_pin P46 [get_ports {Y[3]}]
endgroup
startgroup
set_property package_pin P48 [get_ports {Y[2]}]
endgroup
startgroup
set_property package_pin P50 [get_ports {Y[1]}]
endgroup
startgroup
set_property package_pin P51 [get_ports {Y[0]}]
endgroup
startgroup
set_property package_pin P61 [get_ports C]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon May 20 19:01:22 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
