# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../hdl/fifo.v" \
"../../../../../hdl/full_adder.v" \
"../../../../../hdl/half_adder.v" \
"../../../../../hdl/kadai4.v" \
"../../../../../hdl/mult.v" \
"../../../../tb/tb_kadai4.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
