{"sha": "3d537943fbdbaa07fdf31555e7f0d6454e4dc12a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6M2Q1Mzc5NDNmYmRiYWEwN2ZkZjMxNTU1ZTdmMGQ2NDU0ZTRkYzEyYQ==", "commit": {"author": {"name": "Srinath Parvathaneni", "email": "srinath.parvathaneni@arm.com", "date": "2020-04-27T15:50:58Z"}, "committer": {"name": "Srinath Parvathaneni", "email": "srinath.parvathaneni@arm.com", "date": "2020-04-27T15:57:17Z"}, "message": "[GCC][PATCH][ARM]: Change arm constraint name from \"e\" to \"Te\".\n\nThis patches changes the constraint \"e\" to \"Te\".\n\ngcc/ChangeLog:\n\n2020-04-24  Srinath Parvathaneni  <srinath.parvathaneni@arm.com>\n\n\t* config/arm/constraints.md (e): Remove constraint.\n\t(Te): Define constraint.\n\t* config/arm/mve.md (vaddvq_<supf><mode>): Modify constraint in\n\toperand 0 from \"e\" to \"Te\".\n\t(vaddvaq_<supf><mode>): Likewise.\n\t(vaddvq_p_<supf><mode>): Likewise.\n\t(vmladavq_<supf><mode>): Likewise.\n\t(vmladavxq_s<mode>): Likewise.\n\t(vmlsdavq_s<mode>): Likewise.\n\t(vmlsdavxq_s<mode>): Likewise.\n\t(vaddvaq_p_<supf><mode>): Likewise.\n\t(vmladavaq_<supf><mode>): Likewise.\n\t(vmladavq_p_<supf><mode>): Likewise.\n\t(vmladavxq_p_s<mode>): Likewise.\n\t(vmlsdavq_p_s<mode>): Likewise.\n\t(vmlsdavxq_p_s<mode>): Likewise.\n\t(vmlsdavaxq_s<mode>): Likewise.\n\t(vmlsdavaq_s<mode>): Likewise.\n\t(vmladavaxq_s<mode>): Likewise.\n\t(vmladavaq_p_<supf><mode>): Likewise.\n\t(vmladavaxq_p_s<mode>): Likewise.\n\t(vmlsdavaq_p_s<mode>): Likewise.\n\t(vmlsdavaxq_p_s<mode>): Likewise.", "tree": {"sha": "6cbed50f7b1a5d8dfe16fa472282a21a281cbc46", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/6cbed50f7b1a5d8dfe16fa472282a21a281cbc46"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3d537943fbdbaa07fdf31555e7f0d6454e4dc12a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3d537943fbdbaa07fdf31555e7f0d6454e4dc12a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3d537943fbdbaa07fdf31555e7f0d6454e4dc12a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3d537943fbdbaa07fdf31555e7f0d6454e4dc12a/comments", "author": {"login": "sripar01", "id": 115715849, "node_id": "U_kgDOBuWvCQ", "avatar_url": "https://avatars.githubusercontent.com/u/115715849?v=4", "gravatar_id": "", "url": "https://api.github.com/users/sripar01", "html_url": "https://github.com/sripar01", "followers_url": "https://api.github.com/users/sripar01/followers", "following_url": "https://api.github.com/users/sripar01/following{/other_user}", "gists_url": "https://api.github.com/users/sripar01/gists{/gist_id}", "starred_url": "https://api.github.com/users/sripar01/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/sripar01/subscriptions", "organizations_url": "https://api.github.com/users/sripar01/orgs", "repos_url": "https://api.github.com/users/sripar01/repos", "events_url": "https://api.github.com/users/sripar01/events{/privacy}", "received_events_url": "https://api.github.com/users/sripar01/received_events", "type": "User", "site_admin": false}, "committer": {"login": "sripar01", "id": 115715849, "node_id": "U_kgDOBuWvCQ", "avatar_url": "https://avatars.githubusercontent.com/u/115715849?v=4", "gravatar_id": "", "url": "https://api.github.com/users/sripar01", "html_url": "https://github.com/sripar01", "followers_url": "https://api.github.com/users/sripar01/followers", "following_url": "https://api.github.com/users/sripar01/following{/other_user}", "gists_url": "https://api.github.com/users/sripar01/gists{/gist_id}", "starred_url": "https://api.github.com/users/sripar01/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/sripar01/subscriptions", "organizations_url": "https://api.github.com/users/sripar01/orgs", "repos_url": "https://api.github.com/users/sripar01/repos", "events_url": "https://api.github.com/users/sripar01/events{/privacy}", "received_events_url": "https://api.github.com/users/sripar01/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "26d76be7af6db75aaab662f4e93395f4ff8acb38", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/26d76be7af6db75aaab662f4e93395f4ff8acb38", "html_url": "https://github.com/Rust-GCC/gccrs/commit/26d76be7af6db75aaab662f4e93395f4ff8acb38"}], "stats": {"total": 88, "additions": 57, "deletions": 31}, "files": [{"sha": "ecffa447903701e90636042216e36131eb088134", "filename": "gcc/ChangeLog", "status": "modified", "additions": 26, "deletions": 0, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3d537943fbdbaa07fdf31555e7f0d6454e4dc12a/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3d537943fbdbaa07fdf31555e7f0d6454e4dc12a/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=3d537943fbdbaa07fdf31555e7f0d6454e4dc12a", "patch": "@@ -1,3 +1,29 @@\n+2020-04-27  Srinath Parvathaneni  <srinath.parvathaneni@arm.com>\n+\n+\t* config/arm/constraints.md (e): Remove constraint.\n+\t(Te): Define constraint.\n+\t* config/arm/mve.md (vaddvq_<supf><mode>): Modify constraint in\n+\toperand 0 from \"e\" to \"Te\".\n+\t(vaddvaq_<supf><mode>): Likewise.\n+\t(vaddvq_p_<supf><mode>): Likewise.\n+\t(vmladavq_<supf><mode>): Likewise.\n+\t(vmladavxq_s<mode>): Likewise.\n+\t(vmlsdavq_s<mode>): Likewise.\n+\t(vmlsdavxq_s<mode>): Likewise.\n+\t(vaddvaq_p_<supf><mode>): Likewise.\n+\t(vmladavaq_<supf><mode>): Likewise.\n+\t(vmladavq_p_<supf><mode>): Likewise.\n+\t(vmladavxq_p_s<mode>): Likewise.\n+\t(vmlsdavq_p_s<mode>): Likewise.\n+\t(vmlsdavxq_p_s<mode>): Likewise.\n+\t(vmlsdavaxq_s<mode>): Likewise.\n+\t(vmlsdavaq_s<mode>): Likewise.\n+\t(vmladavaxq_s<mode>): Likewise.\n+\t(vmladavaq_p_<supf><mode>): Likewise.\n+\t(vmladavaxq_p_s<mode>): Likewise.\n+\t(vmlsdavaq_p_s<mode>): Likewise.\n+\t(vmlsdavaxq_p_s<mode>): Likewise.\n+\n 2020-04-27  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n \n \t* config/arm/arm.c (output_move_neon): Only get the first operand if"}, {"sha": "fed6c7c84032dd8aba45142b59b980b4a6240d6d", "filename": "gcc/config/arm/constraints.md", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3d537943fbdbaa07fdf31555e7f0d6454e4dc12a/gcc%2Fconfig%2Farm%2Fconstraints.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3d537943fbdbaa07fdf31555e7f0d6454e4dc12a/gcc%2Fconfig%2Farm%2Fconstraints.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fconstraints.md?ref=3d537943fbdbaa07fdf31555e7f0d6454e4dc12a", "patch": "@@ -32,7 +32,7 @@\n \n ;; The following multi-letter normal constraints have been used:\n ;; in ARM/Thumb-2 state: Da, Db, Dc, Dd, Dn, DN, Dm, Dl, DL, Do, Dv, Dy, Di,\n-;;\t\t\t Dt, Dp, Dz, Tu\n+;;\t\t\t Dt, Dp, Dz, Tu, Te\n ;; in Thumb-1 state: Pa, Pb, Pc, Pd, Pe\n ;; in Thumb-2 state: Ha, Pj, PJ, Ps, Pt, Pu, Pv, Pw, Px, Py, Pz, Rd, Rf, Rb, Ra,\n ;;\t\t     Rg, Ri\n@@ -50,8 +50,8 @@\n (define_register_constraint \"Uf\" \"TARGET_HAVE_MVE ? VFPCC_REG : NO_REGS\"\n   \"MVE FPCCR register\")\n \n-(define_register_constraint \"e\" \"TARGET_HAVE_MVE ? EVEN_REG : NO_REGS\"\n-  \"MVE EVEN registers @code{r0}, @code{r2}, @code{r4}, @code{r6}, @code{r8},\n+(define_register_constraint \"Te\" \"TARGET_HAVE_MVE ? EVEN_REG : NO_REGS\"\n+  \"EVEN core registers @code{r0}, @code{r2}, @code{r4}, @code{r6}, @code{r8},\n    @code{r10}, @code{r12}, @code{r14}\")\n \n (define_constraint \"Rd\""}, {"sha": "f43dabbfd4f15b602f0627a9b0ea423064501e51", "filename": "gcc/config/arm/mve.md", "status": "modified", "additions": 28, "deletions": 28, "changes": 56, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3d537943fbdbaa07fdf31555e7f0d6454e4dc12a/gcc%2Fconfig%2Farm%2Fmve.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3d537943fbdbaa07fdf31555e7f0d6454e4dc12a/gcc%2Fconfig%2Farm%2Fmve.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fmve.md?ref=3d537943fbdbaa07fdf31555e7f0d6454e4dc12a", "patch": "@@ -1102,7 +1102,7 @@\n ;;\n (define_insn \"mve_vaddvq_<supf><mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")]\n \t VADDVQ))\n   ]\n@@ -1477,7 +1477,7 @@\n ;;\n (define_insn \"mve_vaddvaq_<supf><mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"0\")\n \t\t    (match_operand:MVE_2 2 \"s_register_operand\" \"w\")]\n \t VADDVAQ))\n@@ -1492,7 +1492,7 @@\n ;;\n (define_insn \"mve_vaddvq_p_<supf><mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t    (match_operand:HI 2 \"vpr_register_operand\" \"Up\")]\n \t VADDVQ_P))\n@@ -2032,7 +2032,7 @@\n ;;\n (define_insn \"mve_vmladavq_<supf><mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t    (match_operand:MVE_2 2 \"s_register_operand\" \"w\")]\n \t VMLADAVQ))\n@@ -2047,7 +2047,7 @@\n ;;\n (define_insn \"mve_vmladavxq_s<mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t    (match_operand:MVE_2 2 \"s_register_operand\" \"w\")]\n \t VMLADAVXQ_S))\n@@ -2062,7 +2062,7 @@\n ;;\n (define_insn \"mve_vmlsdavq_s<mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t    (match_operand:MVE_2 2 \"s_register_operand\" \"w\")]\n \t VMLSDAVQ_S))\n@@ -2077,7 +2077,7 @@\n ;;\n (define_insn \"mve_vmlsdavxq_s<mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t    (match_operand:MVE_2 2 \"s_register_operand\" \"w\")]\n \t VMLSDAVXQ_S))\n@@ -3685,7 +3685,7 @@\n ;;\n (define_insn \"mve_vaddvaq_p_<supf><mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n@@ -4101,7 +4101,7 @@\n ;;\n (define_insn \"mve_vmladavaq_<supf><mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")]\n@@ -4117,7 +4117,7 @@\n ;;\n (define_insn \"mve_vmladavq_p_<supf><mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n@@ -4133,7 +4133,7 @@\n ;;\n (define_insn \"mve_vmladavxq_p_s<mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n@@ -4181,7 +4181,7 @@\n ;;\n (define_insn \"mve_vmlsdavq_p_s<mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n@@ -4197,7 +4197,7 @@\n ;;\n (define_insn \"mve_vmlsdavxq_p_s<mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:MVE_2 1 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:HI 3 \"vpr_register_operand\" \"Up\")]\n@@ -4581,7 +4581,7 @@\n ;;\n (define_insn \"mve_vmlsdavaxq_s<mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"0\")\n \t\t    (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t    (match_operand:MVE_2 3 \"s_register_operand\" \"w\")]\n@@ -4597,7 +4597,7 @@\n ;;\n (define_insn \"mve_vmlsdavaq_s<mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"0\")\n \t\t    (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t    (match_operand:MVE_2 3 \"s_register_operand\" \"w\")]\n@@ -4613,7 +4613,7 @@\n ;;\n (define_insn \"mve_vmladavaxq_s<mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"0\")\n \t\t    (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t    (match_operand:MVE_2 3 \"s_register_operand\" \"w\")]\n@@ -6298,7 +6298,7 @@\n ;;\n (define_insn \"mve_vmladavaq_p_<supf><mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"0\")\n \t\t    (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t    (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n@@ -6808,7 +6808,7 @@\n ;;\n (define_insn \"mve_vmladavaxq_p_s<mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n@@ -6825,7 +6825,7 @@\n ;;\n (define_insn \"mve_vmlsdavaq_p_s<mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n@@ -6842,7 +6842,7 @@\n ;;\n (define_insn \"mve_vmlsdavaxq_p_s<mode>\"\n   [\n-   (set (match_operand:SI 0 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 0 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"0\")\n \t\t       (match_operand:MVE_2 2 \"s_register_operand\" \"w\")\n \t\t       (match_operand:MVE_2 3 \"s_register_operand\" \"w\")\n@@ -9736,7 +9736,7 @@\n        (unspec:MVE_2 [(match_operand:SI 2 \"s_register_operand\" \"1\")\n \t\t      (match_operand:SI 3 \"mve_imm_selective_upto_8\" \"Rg\")]\n \t VIDUPQ))\n-  (set (match_operand:SI 1 \"s_register_operand\" \"=e\")\n+  (set (match_operand:SI 1 \"s_register_operand\" \"=Te\")\n        (plus:SI (match_dup 2)\n \t\t(match_operand:SI 4 \"immediate_operand\" \"i\")))]\n  \"TARGET_HAVE_MVE\"\n@@ -9772,7 +9772,7 @@\n \t\t      (match_operand:SI 4 \"mve_imm_selective_upto_8\" \"Rg\")\n \t\t      (match_operand:HI 5 \"vpr_register_operand\" \"Up\")]\n \tVIDUPQ_M))\n-  (set (match_operand:SI 2 \"s_register_operand\" \"=e\")\n+  (set (match_operand:SI 2 \"s_register_operand\" \"=Te\")\n        (plus:SI (match_dup 3)\n \t\t(match_operand:SI 6 \"immediate_operand\" \"i\")))]\n  \"TARGET_HAVE_MVE\"\n@@ -9804,7 +9804,7 @@\n        (unspec:MVE_2 [(match_operand:SI 2 \"s_register_operand\" \"1\")\n \t\t      (match_operand:SI 3 \"immediate_operand\" \"i\")]\n \tVDDUPQ))\n-  (set (match_operand:SI 1 \"s_register_operand\" \"=e\")\n+  (set (match_operand:SI 1 \"s_register_operand\" \"=Te\")\n        (minus:SI (match_dup 2)\n \t\t (match_operand:SI 4 \"immediate_operand\" \"i\")))]\n  \"TARGET_HAVE_MVE\"\n@@ -9840,7 +9840,7 @@\n \t\t      (match_operand:SI 4 \"mve_imm_selective_upto_8\" \"Rg\")\n \t\t      (match_operand:HI 5 \"vpr_register_operand\" \"Up\")]\n \tVDDUPQ_M))\n-  (set (match_operand:SI 2 \"s_register_operand\" \"=e\")\n+  (set (match_operand:SI 2 \"s_register_operand\" \"=Te\")\n        (minus:SI (match_dup 3)\n \t\t (match_operand:SI 6 \"immediate_operand\" \"i\")))]\n  \"TARGET_HAVE_MVE\"\n@@ -9891,7 +9891,7 @@\n \t\t       (subreg:SI (match_operand:DI 3 \"s_register_operand\" \"r\") 4)\n \t\t       (match_operand:SI 4 \"mve_imm_selective_upto_8\" \"Rg\")]\n \t VDWDUPQ))\n-   (set (match_operand:SI 1 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 1 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_dup 2)\n \t\t    (subreg:SI (match_dup 3) 4)\n \t\t    (match_dup 4)]\n@@ -9951,7 +9951,7 @@\n \t\t       (match_operand:SI 5 \"mve_imm_selective_upto_8\" \"Rg\")\n \t\t       (match_operand:HI 6 \"vpr_register_operand\" \"Up\")]\n \t VDWDUPQ_M))\n-   (set (match_operand:SI 1 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 1 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_dup 2)\n \t\t    (match_dup 3)\n \t\t    (subreg:SI (match_dup 4) 4)\n@@ -10008,7 +10008,7 @@\n \t\t       (subreg:SI (match_operand:DI 3 \"s_register_operand\" \"r\") 4)\n \t\t       (match_operand:SI 4 \"mve_imm_selective_upto_8\" \"Rg\")]\n \t VIWDUPQ))\n-   (set (match_operand:SI 1 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 1 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_dup 2)\n \t\t    (subreg:SI (match_dup 3) 4)\n \t\t    (match_dup 4)]\n@@ -10068,7 +10068,7 @@\n \t\t       (match_operand:SI 5 \"mve_imm_selective_upto_8\" \"Rg\")\n \t\t       (match_operand:HI 6 \"vpr_register_operand\" \"Up\")]\n \t VIWDUPQ_M))\n-   (set (match_operand:SI 1 \"s_register_operand\" \"=e\")\n+   (set (match_operand:SI 1 \"s_register_operand\" \"=Te\")\n \t(unspec:SI [(match_dup 2)\n \t\t    (match_dup 3)\n \t\t    (subreg:SI (match_dup 4) 4)"}]}