
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.74

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: received_in[0] (input port clocked by core_clock)
Endpoint: corrected_code[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.03    0.00    0.00    0.20 ^ received_in[0] (in)
                                         received_in[0] (net)
                  0.00    0.00    0.20 ^ _088_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.03    0.11    0.31 ^ _088_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         corrected_code[0] (net)
                  0.03    0.00    0.31 ^ corrected_code[0] (out)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: received_in[2] (input port clocked by core_clock)
Endpoint: data_out[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     6    0.06    0.00    0.00    0.20 v received_in[2] (in)
                                         received_in[2] (net)
                  0.00    0.00    0.20 v _084_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     7    0.08    0.33    0.47    0.67 ^ _084_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _013_ (net)
                  0.33    0.00    0.67 ^ _097_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.12    0.14    0.18    0.84 ^ _097_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _023_ (net)
                  0.14    0.00    0.84 ^ _121_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.18    0.11    0.96 v _121_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _046_ (net)
                  0.18    0.00    0.96 v _128_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.20    0.14    1.09 ^ _128_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _053_ (net)
                  0.20    0.00    1.09 ^ _129_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.21    0.13    1.23 v _129_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _054_ (net)
                  0.21    0.00    1.23 v _130_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.00    0.06    0.22    1.45 v _130_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         corrected_code[4] (net)
                  0.06    0.00    1.45 v _162_/I (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
     1    0.00    0.15    0.62    2.06 v _162_/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
                                         data_out[1] (net)
                  0.15    0.00    2.06 v data_out[1] (out)
                                  2.06   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  7.74   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: received_in[2] (input port clocked by core_clock)
Endpoint: data_out[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     6    0.06    0.00    0.00    0.20 v received_in[2] (in)
                                         received_in[2] (net)
                  0.00    0.00    0.20 v _084_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     7    0.08    0.33    0.47    0.67 ^ _084_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _013_ (net)
                  0.33    0.00    0.67 ^ _097_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.12    0.14    0.18    0.84 ^ _097_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _023_ (net)
                  0.14    0.00    0.84 ^ _121_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.18    0.11    0.96 v _121_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _046_ (net)
                  0.18    0.00    0.96 v _128_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.20    0.14    1.09 ^ _128_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _053_ (net)
                  0.20    0.00    1.09 ^ _129_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.21    0.13    1.23 v _129_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _054_ (net)
                  0.21    0.00    1.23 v _130_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.00    0.06    0.22    1.45 v _130_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         corrected_code[4] (net)
                  0.06    0.00    1.45 v _162_/I (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
     1    0.00    0.15    0.62    2.06 v _162_/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
                                         data_out[1] (net)
                  0.15    0.00    2.06 v data_out[1] (out)
                                  2.06   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  7.74   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.73e-03   5.14e-04   2.37e-08   2.24e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.73e-03   5.14e-04   2.37e-08   2.24e-03 100.0%
                          77.1%      22.9%       0.0%
