                   SYNTHESIS REPORT
====================Information====================
commit date: Fri_Dec_31_16:45:20_2021_+0800
top_name: ysyx_210703
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
317129.4  317129.4  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
31152  31152  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210703
Date   : Fri Dec 31 16:53:02 2021
****************************************
    
Number of ports:                         8917
Number of nets:                         39394
Number of cells:                        31618
Number of combinational cells:          26216
Number of sequential cells:              4936
Number of macros/black boxes:               0
Number of buf/inv:                       5979
Number of references:                       2
Combinational area:             191007.322615
Buf/Inv area:                    26319.080710
Noncombinational area:          126122.072277
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                317129.394892
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  -----------------------------
ysyx_210703                       317129.3949    100.0     759.8120       0.0000  0.0000  ysyx_210703
core                              316369.5829     99.8       0.0000       0.0000  0.0000  ysyx_210703_SimTop_0
core/arbiter_core_mmu               1956.6840      0.6    1956.6840       0.0000  0.0000  ysyx_210703_CoreArbiter2to1_0
core/arbiter_mmu_io                 2272.7120      0.7    2272.7120       0.0000  0.0000  ysyx_210703_BusArbiter1to2_0
core/clint                         14765.9042      4.7    7356.0560    7409.8483  0.0000  ysyx_210703_Clint_0
core/core                         270743.2078     85.4       0.0000       0.0000  0.0000  ysyx_210703_Core_0
core/core/csr                      36543.5958     11.5   17175.7855   19367.8103  0.0000  ysyx_210703_Csr_0
core/core/decode                    2626.3944      0.8    2626.3944       0.0000  0.0000  ysyx_210703_Decode_0
core/core/execution               118306.0912     37.3    8458.7920   17783.6358  0.0000  ysyx_210703_Execution_0
core/core/execution/alu            27764.7407      8.8   27764.7407       0.0000  0.0000  ysyx_210703_Alu_0
core/core/execution/bju             8573.1000      2.7    8573.1000       0.0000  0.0000  ysyx_210703_Bju_0
core/core/execution/lsu             8535.4457      2.7    6772.4128    1763.0329  0.0000  ysyx_210703_Lsu_0
core/core/execution/mdu            47190.3770     14.9   37174.3063   10016.0707  0.0000  ysyx_210703_Mdu_0
core/core/fetch                     8181.7633      2.6    4731.0064    3450.7569  0.0000  ysyx_210703_InstFetch_0
core/core/rf                      101138.3751     31.9   50444.7926   50693.5825  0.0000  ysyx_210703_RegFile_0
core/core/writeback                 3946.9880      1.2    3946.9880       0.0000  0.0000  ysyx_210703_WriteBack_0
core/mmu                           16222.3227      5.1    6104.0472   10118.2755  0.0000  ysyx_210703_MMU_0
core/rw_axi                        10408.7522      3.3    4889.6928    5519.0594  0.0000  ysyx_210703_AXI4_0
--------------------------------  -----------  -------  -----------  -----------  ------  -----------------------------
Total                                                   191007.3226  126122.0723  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210703
Date   : Fri Dec 31 16:53:00 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: core/core/execution/dispatch_info_need_imm_reg
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/core/execution/writeback_info_data_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/core/execution/dispatch_info_need_imm_reg/CK (LVT_DQHDV2)
                                                        0.0000    0.0000 #   0.0000 r
  core/core/execution/dispatch_info_need_imm_reg/Q (LVT_DQHDV2)
                                                        0.2906    0.3730     0.3730 r
  core/core/execution/alu_io_dispatch_info_bits_need_imm (net)
                                               15                 0.0000     0.3730 r
  core/core/execution/alu/io_dispatch_info_bits_need_imm (ysyx_210703_Alu_0)
                                                                  0.0000     0.3730 r
  core/core/execution/alu/io_dispatch_info_bits_need_imm (net)    0.0000     0.3730 r
  core/core/execution/alu/U7/I (LVT_BUFHDV4)            0.2906    0.0000     0.3730 r
  core/core/execution/alu/U7/Z (LVT_BUFHDV4)            0.4130    0.3157     0.6887 r
  core/core/execution/alu/n19 (net)            46                 0.0000     0.6887 r
  core/core/execution/alu/U530/A2 (LVT_NAND2HDV1)       0.4130    0.0000     0.6887 r
  core/core/execution/alu/U530/ZN (LVT_NAND2HDV1)       0.1160    0.0872     0.7758 f
  core/core/execution/alu/n251 (net)            1                 0.0000     0.7758 f
  core/core/execution/alu/U146/A2 (LVT_AND2HDV4)        0.1160    0.0000     0.7758 f
  core/core/execution/alu/U146/Z (LVT_AND2HDV4)         0.1824    0.2202     0.9960 f
  core/core/execution/alu/n20 (net)            28                 0.0000     0.9960 f
  core/core/execution/alu/U531/I (LVT_INHDV4)           0.1824    0.0000     0.9960 f
  core/core/execution/alu/U531/ZN (LVT_INHDV4)          0.2151    0.1667     1.1627 r
  core/core/execution/alu/n2953 (net)          22                 0.0000     1.1627 r
  core/core/execution/alu/U895/A1 (LVT_NAND2HDV1)       0.2151    0.0000     1.1627 r
  core/core/execution/alu/U895/ZN (LVT_NAND2HDV1)       0.1306    0.0925     1.2552 f
  core/core/execution/alu/n2718 (net)           2                 0.0000     1.2552 f
  core/core/execution/alu/U897/A2 (LVT_OAI21HDV1)       0.1306    0.0000     1.2552 f
  core/core/execution/alu/U897/ZN (LVT_OAI21HDV1)       0.1516    0.1203     1.3755 r
  core/core/execution/alu/n373 (net)            1                 0.0000     1.3755 r
  core/core/execution/alu/U898/B (LVT_AOI21HDV1)        0.1516    0.0000     1.3755 r
  core/core/execution/alu/U898/ZN (LVT_AOI21HDV1)       0.1170    0.0635     1.4390 f
  core/core/execution/alu/n1349 (net)           2                 0.0000     1.4390 f
  core/core/execution/alu/U914/A2 (LVT_OAI21HDV1)       0.1170    0.0000     1.4390 f
  core/core/execution/alu/U914/ZN (LVT_OAI21HDV1)       0.1929    0.1429     1.5818 r
  core/core/execution/alu/n796 (net)            2                 0.0000     1.5818 r
  core/core/execution/alu/U1596/A1 (LVT_AOI21HDV1)      0.1929    0.0000     1.5818 r
  core/core/execution/alu/U1596/ZN (LVT_AOI21HDV1)      0.1203    0.1060     1.6878 f
  core/core/execution/alu/n1386 (net)           2                 0.0000     1.6878 f
  core/core/execution/alu/U2216/A1 (LVT_OAI21HDV1)      0.1203    0.0000     1.6878 f
  core/core/execution/alu/U2216/ZN (LVT_OAI21HDV1)      0.2154    0.1527     1.8405 r
  core/core/execution/alu/n3507 (net)           2                 0.0000     1.8405 r
  core/core/execution/alu/U84/A1 (LVT_AOI21HDV1)        0.2154    0.0000     1.8405 r
  core/core/execution/alu/U84/ZN (LVT_AOI21HDV1)        0.1346    0.1174     1.9579 f
  core/core/execution/alu/n3553 (net)           2                 0.0000     1.9579 f
  core/core/execution/alu/U86/A1 (LVT_OAI21HDV1)        0.1346    0.0000     1.9579 f
  core/core/execution/alu/U86/ZN (LVT_OAI21HDV1)        0.2302    0.1643     2.1222 r
  core/core/execution/alu/n3594 (net)           2                 0.0000     2.1222 r
  core/core/execution/alu/U2234/A1 (LVT_AOI21HDV2)      0.2302    0.0000     2.1222 r
  core/core/execution/alu/U2234/ZN (LVT_AOI21HDV2)      0.1221    0.1067     2.2289 f
  core/core/execution/alu/n3633 (net)           2                 0.0000     2.2289 f
  core/core/execution/alu/U2239/A1 (LVT_OAI21HDV2)      0.1221    0.0000     2.2289 f
  core/core/execution/alu/U2239/ZN (LVT_OAI21HDV2)      0.1753    0.1300     2.3589 r
  core/core/execution/alu/n3640 (net)           2                 0.0000     2.3589 r
  core/core/execution/alu/U90/A1 (LVT_AOI21HDV1)        0.1753    0.0000     2.3589 r
  core/core/execution/alu/U90/ZN (LVT_AOI21HDV1)        0.1263    0.1109     2.4698 f
  core/core/execution/alu/n3679 (net)           2                 0.0000     2.4698 f
  core/core/execution/alu/U94/A1 (LVT_OAI21HDV1)        0.1263    0.0000     2.4698 f
  core/core/execution/alu/U94/ZN (LVT_OAI21HDV1)        0.2308    0.1621     2.6320 r
  core/core/execution/alu/n1650 (net)           2                 0.0000     2.6320 r
  core/core/execution/alu/U2254/A1 (LVT_AOI21HDV2)      0.2308    0.0000     2.6320 r
  core/core/execution/alu/U2254/ZN (LVT_AOI21HDV2)      0.1222    0.1068     2.7388 f
  core/core/execution/alu/n1547 (net)           2                 0.0000     2.7388 f
  core/core/execution/alu/U2259/A1 (LVT_OAI21HDV2)      0.1222    0.0000     2.7388 f
  core/core/execution/alu/U2259/ZN (LVT_OAI21HDV2)      0.1765    0.1300     2.8688 r
  core/core/execution/alu/n1598 (net)           2                 0.0000     2.8688 r
  core/core/execution/alu/U99/A1 (LVT_AOI21HDV1)        0.1765    0.0000     2.8688 r
  core/core/execution/alu/U99/ZN (LVT_AOI21HDV1)        0.1265    0.1112     2.9800 f
  core/core/execution/alu/n1698 (net)           2                 0.0000     2.9800 f
  core/core/execution/alu/U106/A1 (LVT_OAI21HDV1)       0.1265    0.0000     2.9800 f
  core/core/execution/alu/U106/ZN (LVT_OAI21HDV1)       0.2301    0.1622     3.1422 r
  core/core/execution/alu/n1745 (net)           2                 0.0000     3.1422 r
  core/core/execution/alu/U2601/A1 (LVT_AOI21HDV2)      0.2301    0.0000     3.1422 r
  core/core/execution/alu/U2601/ZN (LVT_AOI21HDV2)      0.1221    0.1067     3.2489 f
  core/core/execution/alu/n1815 (net)           2                 0.0000     3.2489 f
  core/core/execution/alu/U2656/A1 (LVT_OAI21HDV2)      0.1221    0.0000     3.2489 f
  core/core/execution/alu/U2656/ZN (LVT_OAI21HDV2)      0.1751    0.1300     3.3789 r
  core/core/execution/alu/n1863 (net)           2                 0.0000     3.3789 r
  core/core/execution/alu/U115/A1 (LVT_AOI21HDV1)       0.1751    0.0000     3.3789 r
  core/core/execution/alu/U115/ZN (LVT_AOI21HDV1)       0.1329    0.1164     3.4954 f
  core/core/execution/alu/n3726 (net)           2                 0.0000     3.4954 f
  core/core/execution/alu/U2704/A1 (LVT_OAI21HDV2)      0.1329    0.0000     3.4954 f
  core/core/execution/alu/U2704/ZN (LVT_OAI21HDV2)      0.1864    0.1384     3.6337 r
  core/core/execution/alu/n1928 (net)           2                 0.0000     3.6337 r
  core/core/execution/alu/U2771/A1 (LVT_AOI21HDV2)      0.1864    0.0000     3.6337 r
  core/core/execution/alu/U2771/ZN (LVT_AOI21HDV2)      0.1132    0.1011     3.7348 f
  core/core/execution/alu/n1973 (net)           2                 0.0000     3.7348 f
  core/core/execution/alu/U2813/A1 (LVT_OAI21HDV2)      0.1132    0.0000     3.7348 f
  core/core/execution/alu/U2813/ZN (LVT_OAI21HDV2)      0.1771    0.1277     3.8625 r
  core/core/execution/alu/n3769 (net)           2                 0.0000     3.8625 r
  core/core/execution/alu/U135/A1 (LVT_AOI21HDV1)       0.1771    0.0000     3.8625 r
  core/core/execution/alu/U135/ZN (LVT_AOI21HDV1)       0.1332    0.1169     3.9794 f
  core/core/execution/alu/n3809 (net)           2                 0.0000     3.9794 f
  core/core/execution/alu/U2825/A1 (LVT_OAI21HDV2)      0.1332    0.0000     3.9794 f
  core/core/execution/alu/U2825/ZN (LVT_OAI21HDV2)      0.1857    0.1384     4.1178 r
  core/core/execution/alu/n2031 (net)           2                 0.0000     4.1178 r
  core/core/execution/alu/U2873/A1 (LVT_AOI21HDV2)      0.1857    0.0000     4.1178 r
  core/core/execution/alu/U2873/ZN (LVT_AOI21HDV2)      0.1130    0.1010     4.2189 f
  core/core/execution/alu/n2089 (net)           2                 0.0000     4.2189 f
  core/core/execution/alu/U2925/A1 (LVT_OAI21HDV2)      0.1130    0.0000     4.2189 f
  core/core/execution/alu/U2925/ZN (LVT_OAI21HDV2)      0.1753    0.1277     4.3465 r
  core/core/execution/alu/n3849 (net)           2                 0.0000     4.3465 r
  core/core/execution/alu/U136/A1 (LVT_AOI21HDV1)       0.1753    0.0000     4.3465 r
  core/core/execution/alu/U136/ZN (LVT_AOI21HDV1)       0.1329    0.1165     4.4630 f
  core/core/execution/alu/n3894 (net)           2                 0.0000     4.4630 f
  core/core/execution/alu/U2937/A1 (LVT_OAI21HDV2)      0.1329    0.0000     4.4630 f
  core/core/execution/alu/U2937/ZN (LVT_OAI21HDV2)      0.1771    0.1328     4.5958 r
  core/core/execution/alu/n2147 (net)           2                 0.0000     4.5958 r
  core/core/execution/alu/U131/A1 (LVT_AOI21HDV1)       0.1771    0.0000     4.5958 r
  core/core/execution/alu/U131/ZN (LVT_AOI21HDV1)       0.1332    0.1169     4.7127 f
  core/core/execution/alu/n2195 (net)           2                 0.0000     4.7127 f
  core/core/execution/alu/U3027/A1 (LVT_OAI21HDV2)      0.1332    0.0000     4.7127 f
  core/core/execution/alu/U3027/ZN (LVT_OAI21HDV2)      0.1865    0.1384     4.8512 r
  core/core/execution/alu/n2294 (net)           2                 0.0000     4.8512 r
  core/core/execution/alu/U3103/A1 (LVT_AOI21HDV2)      0.1865    0.0000     4.8512 r
  core/core/execution/alu/U3103/ZN (LVT_AOI21HDV2)      0.1087    0.0971     4.9483 f
  core/core/execution/alu/n2338 (net)           2                 0.0000     4.9483 f
  core/core/execution/alu/U139/A1 (LVT_OAI21HDV1)       0.1087    0.0000     4.9483 f
  core/core/execution/alu/U139/ZN (LVT_OAI21HDV1)       0.1769    0.1276     5.0759 r
  core/core/execution/alu/n3933 (net)           1                 0.0000     5.0759 r
  core/core/execution/alu/U4129/CI (LVT_AD1HDV1)        0.1769    0.0000     5.0759 r
  core/core/execution/alu/U4129/CO (LVT_AD1HDV1)        0.1275    0.2075     5.2834 r
  core/core/execution/alu/n3971 (net)           1                 0.0000     5.2834 r
  core/core/execution/alu/U4148/CI (LVT_AD1HDV1)        0.1275    0.0000     5.2834 r
  core/core/execution/alu/U4148/CO (LVT_AD1HDV1)        0.1285    0.1975     5.4809 r
  core/core/execution/alu/n4020 (net)           1                 0.0000     5.4809 r
  core/core/execution/alu/U4171/CI (LVT_AD1HDV1)        0.1285    0.0000     5.4809 r
  core/core/execution/alu/U4171/CO (LVT_AD1HDV1)        0.1243    0.1958     5.6767 r
  core/core/execution/alu/n4023 (net)           1                 0.0000     5.6767 r
  core/core/execution/alu/U4172/A1 (LVT_XOR2HDV1)       0.1243    0.0000     5.6767 r
  core/core/execution/alu/U4172/Z (LVT_XOR2HDV1)        0.0770    0.1591     5.8358 f
  core/core/execution/alu/n4069 (net)           1                 0.0000     5.8358 f
  core/core/execution/alu/U4190/A2 (LVT_AOI21HDV1)      0.0770    0.0000     5.8358 f
  core/core/execution/alu/U4190/ZN (LVT_AOI21HDV1)      0.1376    0.1126     5.9484 r
  core/core/execution/alu/n4070 (net)           1                 0.0000     5.9484 r
  core/core/execution/alu/U143/B (LVT_IOA21HDV1)        0.1376    0.0000     5.9484 r
  core/core/execution/alu/U143/ZN (LVT_IOA21HDV1)       0.0743    0.0620     6.0103 f
  core/core/execution/alu/io_wb_info_bits_data[63] (net)
                                                1                 0.0000     6.0103 f
  core/core/execution/alu/io_wb_info_bits_data[63] (ysyx_210703_Alu_0)
                                                                  0.0000     6.0103 f
  core/core/execution/alu_io_wb_info_bits_data[63] (net)          0.0000     6.0103 f
  core/core/execution/U42/B1 (LVT_AOI22HDV1)            0.0743    0.0000     6.0103 f
  core/core/execution/U42/ZN (LVT_AOI22HDV1)            0.1812    0.0937     6.1040 r
  core/core/execution/n11 (net)                 1                 0.0000     6.1040 r
  core/core/execution/U39/A2 (LVT_NAND3HDV1)            0.1812    0.0000     6.1040 r
  core/core/execution/U39/ZN (LVT_NAND3HDV1)            0.0992    0.0899     6.1939 f
  core/core/execution/N624 (net)                1                 0.0000     6.1939 f
  core/core/execution/writeback_info_data_reg_63_/D (LVT_DQHDV1)
                                                        0.0992    0.0000     6.1939 f
  data arrival time                                                          6.1939
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/core/execution/writeback_info_data_reg_63_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1540     6.1960
  data required time                                                         6.1960
  ------------------------------------------------------------------------------------
  data required time                                                         6.1960
  data arrival time                                                         -6.1939
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0021
  Startpoint: core/core/execution/dispatch_info_op1_data_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/core/execution/writeback_info_mem_addr_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/core/execution/dispatch_info_op1_data_reg_0_/CK (LVT_DQHDV2)
                                                        0.0000    0.0000 #   0.0000 r
  core/core/execution/dispatch_info_op1_data_reg_0_/Q (LVT_DQHDV2)
                                                        0.3225    0.3909     0.3909 r
  core/core/execution/alu_io_dispatch_info_bits_op1_data[0] (net)
                                               19                 0.0000     0.3909 r
  core/core/execution/lsu/io_dispatch_info_bits_op1_data[0] (ysyx_210703_Lsu_0)
                                                                  0.0000     0.3909 r
  core/core/execution/lsu/io_dispatch_info_bits_op1_data[0] (net)
                                                                  0.0000     0.3909 r
  core/core/execution/lsu/U114/A1 (LVT_NAND2HDV1)       0.3225    0.0000     0.3909 r
  core/core/execution/lsu/U114/ZN (LVT_NAND2HDV1)       0.1514    0.1231     0.5140 f
  core/core/execution/lsu/n234 (net)            3                 0.0000     0.5140 f
  core/core/execution/lsu/U118/A2 (LVT_OAI21HDV1)       0.1514    0.0000     0.5140 f
  core/core/execution/lsu/U118/ZN (LVT_OAI21HDV1)       0.1971    0.1498     0.6638 r
  core/core/execution/lsu/n21 (net)             2                 0.0000     0.6638 r
  core/core/execution/lsu/U134/A2 (LVT_AOI21HDV1)       0.1971    0.0000     0.6638 r
  core/core/execution/lsu/U134/ZN (LVT_AOI21HDV1)       0.1460    0.1244     0.7882 f
  core/core/execution/lsu/n49 (net)             3                 0.0000     0.7882 f
  core/core/execution/lsu/U168/A1 (LVT_OAI21HDV1)       0.1460    0.0000     0.7882 f
  core/core/execution/lsu/U168/ZN (LVT_OAI21HDV1)       0.1946    0.1466     0.9348 r
  core/core/execution/lsu/n112 (net)            2                 0.0000     0.9348 r
  core/core/execution/lsu/U247/A1 (LVT_AOI21HDV1)       0.1946    0.0000     0.9348 r
  core/core/execution/lsu/U247/ZN (LVT_AOI21HDV1)       0.1718    0.1451     1.0799 f
  core/core/execution/lsu/n210 (net)            4                 0.0000     1.0799 f
  core/core/execution/lsu/U22/A1 (LVT_OAI21HDV1)        0.1718    0.0000     1.0799 f
  core/core/execution/lsu/U22/ZN (LVT_OAI21HDV1)        0.2174    0.1661     1.2460 r
  core/core/execution/lsu/n215 (net)            2                 0.0000     1.2460 r
  core/core/execution/lsu/U32/A1 (LVT_AOI21HDV1)        0.2174    0.0000     1.2460 r
  core/core/execution/lsu/U32/ZN (LVT_AOI21HDV1)        0.1350    0.1176     1.3637 f
  core/core/execution/lsu/n220 (net)            2                 0.0000     1.3637 f
  core/core/execution/lsu/U24/A1 (LVT_OAI21HDV1)        0.1350    0.0000     1.3637 f
  core/core/execution/lsu/U24/ZN (LVT_OAI21HDV1)        0.2160    0.1565     1.5202 r
  core/core/execution/lsu/n225 (net)            2                 0.0000     1.5202 r
  core/core/execution/lsu/U29/A1 (LVT_AOI21HDV1)        0.2160    0.0000     1.5202 r
  core/core/execution/lsu/U29/ZN (LVT_AOI21HDV1)        0.1414    0.1233     1.6435 f
  core/core/execution/lsu/n230 (net)            2                 0.0000     1.6435 f
  core/core/execution/lsu/U23/A1 (LVT_OAI21HDV2)        0.1414    0.0000     1.6435 f
  core/core/execution/lsu/U23/ZN (LVT_OAI21HDV2)        0.1769    0.1350     1.7786 r
  core/core/execution/lsu/n558 (net)            2                 0.0000     1.7786 r
  core/core/execution/lsu/U839/A1 (LVT_AOI21HDV1)       0.1769    0.0000     1.7786 r
  core/core/execution/lsu/U839/ZN (LVT_AOI21HDV1)       0.1551    0.1325     1.9110 f
  core/core/execution/lsu/n694 (net)            3                 0.0000     1.9110 f
  core/core/execution/lsu/U44/A1 (LVT_OAI21HDV2)        0.1551    0.0000     1.9110 f
  core/core/execution/lsu/U44/ZN (LVT_OAI21HDV2)        0.1781    0.1386     2.0496 r
  core/core/execution/lsu/n689 (net)            2                 0.0000     2.0496 r
  core/core/execution/lsu/U847/A1 (LVT_AOI21HDV1)       0.1781    0.0000     2.0496 r
  core/core/execution/lsu/U847/ZN (LVT_AOI21HDV1)       0.1333    0.1172     2.1668 f
  core/core/execution/lsu/n685 (net)            2                 0.0000     2.1668 f
  core/core/execution/lsu/U43/A1 (LVT_OAI21HDV2)        0.1333    0.0000     2.1668 f
  core/core/execution/lsu/U43/ZN (LVT_OAI21HDV2)        0.1761    0.1329     2.2997 r
  core/core/execution/lsu/n680 (net)            2                 0.0000     2.2997 r
  core/core/execution/lsu/U848/A1 (LVT_AOI21HDV1)       0.1761    0.0000     2.2997 r
  core/core/execution/lsu/U848/ZN (LVT_AOI21HDV1)       0.1330    0.1167     2.4164 f
  core/core/execution/lsu/n676 (net)            2                 0.0000     2.4164 f
  core/core/execution/lsu/U40/A1 (LVT_OAI21HDV2)        0.1330    0.0000     2.4164 f
  core/core/execution/lsu/U40/ZN (LVT_OAI21HDV2)        0.1761    0.1329     2.5492 r
  core/core/execution/lsu/n673 (net)            2                 0.0000     2.5492 r
  core/core/execution/lsu/U849/A1 (LVT_AOI21HDV1)       0.1761    0.0000     2.5492 r
  core/core/execution/lsu/U849/ZN (LVT_AOI21HDV1)       0.1264    0.1111     2.6604 f
  core/core/execution/lsu/n669 (net)            2                 0.0000     2.6604 f
  core/core/execution/lsu/U20/A1 (LVT_OAI21HDV1)        0.1264    0.0000     2.6604 f
  core/core/execution/lsu/U20/ZN (LVT_OAI21HDV1)        0.2159    0.1543     2.8146 r
  core/core/execution/lsu/n664 (net)            2                 0.0000     2.8146 r
  core/core/execution/lsu/U850/A1 (LVT_AOI21HDV1)       0.2159    0.0000     2.8146 r
  core/core/execution/lsu/U850/ZN (LVT_AOI21HDV1)       0.1414    0.1233     2.9380 f
  core/core/execution/lsu/n660 (net)            2                 0.0000     2.9380 f
  core/core/execution/lsu/U38/A1 (LVT_OAI21HDV2)        0.1414    0.0000     2.9380 f
  core/core/execution/lsu/U38/ZN (LVT_OAI21HDV2)        0.1769    0.1350     3.0730 r
  core/core/execution/lsu/n655 (net)            2                 0.0000     3.0730 r
  core/core/execution/lsu/U851/A1 (LVT_AOI21HDV1)       0.1769    0.0000     3.0730 r
  core/core/execution/lsu/U851/ZN (LVT_AOI21HDV1)       0.1331    0.1169     3.1899 f
  core/core/execution/lsu/n651 (net)            2                 0.0000     3.1899 f
  core/core/execution/lsu/U37/A1 (LVT_OAI21HDV2)        0.1331    0.0000     3.1899 f
  core/core/execution/lsu/U37/ZN (LVT_OAI21HDV2)        0.1761    0.1329     3.3227 r
  core/core/execution/lsu/n646 (net)            2                 0.0000     3.3227 r
  core/core/execution/lsu/U854/A1 (LVT_AOI21HDV1)       0.1761    0.0000     3.3227 r
  core/core/execution/lsu/U854/ZN (LVT_AOI21HDV1)       0.1330    0.1167     3.4394 f
  core/core/execution/lsu/n642 (net)            2                 0.0000     3.4394 f
  core/core/execution/lsu/U72/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.4394 f
  core/core/execution/lsu/U72/ZN (LVT_OAI21HDV2)        0.1761    0.1329     3.5723 r
  core/core/execution/lsu/n637 (net)            2                 0.0000     3.5723 r
  core/core/execution/lsu/U858/A1 (LVT_AOI21HDV1)       0.1761    0.0000     3.5723 r
  core/core/execution/lsu/U858/ZN (LVT_AOI21HDV1)       0.1264    0.1111     3.6834 f
  core/core/execution/lsu/n633 (net)            2                 0.0000     3.6834 f
  core/core/execution/lsu/U16/A1 (LVT_OAI21HDV1)        0.1264    0.0000     3.6834 f
  core/core/execution/lsu/U16/ZN (LVT_OAI21HDV1)        0.2157    0.1543     3.8377 r
  core/core/execution/lsu/n628 (net)            2                 0.0000     3.8377 r
  core/core/execution/lsu/U862/A1 (LVT_AOI21HDV1)       0.2157    0.0000     3.8377 r
  core/core/execution/lsu/U862/ZN (LVT_AOI21HDV1)       0.1347    0.1174     3.9551 f
  core/core/execution/lsu/n624 (net)            2                 0.0000     3.9551 f
  core/core/execution/lsu/U66/A1 (LVT_OAI21HDV1)        0.1347    0.0000     3.9551 f
  core/core/execution/lsu/U66/ZN (LVT_OAI21HDV1)        0.2159    0.1564     4.1115 r
  core/core/execution/lsu/n619 (net)            2                 0.0000     4.1115 r
  core/core/execution/lsu/U866/A1 (LVT_AOI21HDV1)       0.2159    0.0000     4.1115 r
  core/core/execution/lsu/U866/ZN (LVT_AOI21HDV1)       0.1414    0.1233     4.2348 f
  core/core/execution/lsu/n615 (net)            2                 0.0000     4.2348 f
  core/core/execution/lsu/U36/A1 (LVT_OAI21HDV2)        0.1414    0.0000     4.2348 f
  core/core/execution/lsu/U36/ZN (LVT_OAI21HDV2)        0.1769    0.1350     4.3699 r
  core/core/execution/lsu/n610 (net)            2                 0.0000     4.3699 r
  core/core/execution/lsu/U870/A1 (LVT_AOI21HDV1)       0.1769    0.0000     4.3699 r
  core/core/execution/lsu/U870/ZN (LVT_AOI21HDV1)       0.1331    0.1169     4.4867 f
  core/core/execution/lsu/n606 (net)            2                 0.0000     4.4867 f
  core/core/execution/lsu/U35/A1 (LVT_OAI21HDV2)        0.1331    0.0000     4.4867 f
  core/core/execution/lsu/U35/ZN (LVT_OAI21HDV2)        0.1761    0.1329     4.6196 r
  core/core/execution/lsu/n601 (net)            2                 0.0000     4.6196 r
  core/core/execution/lsu/U874/A1 (LVT_AOI21HDV1)       0.1761    0.0000     4.6196 r
  core/core/execution/lsu/U874/ZN (LVT_AOI21HDV1)       0.1264    0.1111     4.7307 f
  core/core/execution/lsu/n597 (net)            2                 0.0000     4.7307 f
  core/core/execution/lsu/U15/A1 (LVT_OAI21HDV1)        0.1264    0.0000     4.7307 f
  core/core/execution/lsu/U15/ZN (LVT_OAI21HDV1)        0.2157    0.1543     4.8850 r
  core/core/execution/lsu/n592 (net)            2                 0.0000     4.8850 r
  core/core/execution/lsu/U878/A1 (LVT_AOI21HDV1)       0.2157    0.0000     4.8850 r
  core/core/execution/lsu/U878/ZN (LVT_AOI21HDV1)       0.1347    0.1174     5.0024 f
  core/core/execution/lsu/n588 (net)            2                 0.0000     5.0024 f
  core/core/execution/lsu/U57/A1 (LVT_OAI21HDV1)        0.1347    0.0000     5.0024 f
  core/core/execution/lsu/U57/ZN (LVT_OAI21HDV1)        0.1776    0.1344     5.1368 r
  core/core/execution/lsu/n583 (net)            1                 0.0000     5.1368 r
  core/core/execution/lsu/U882/CI (LVT_AD1HDV1)         0.1776    0.0000     5.1368 r
  core/core/execution/lsu/U882/CO (LVT_AD1HDV1)         0.1228    0.2077     5.3445 r
  core/core/execution/lsu/n582 (net)            1                 0.0000     5.3445 r
  core/core/execution/lsu/U881/CI (LVT_AD1HDV1)         0.1228    0.0000     5.3445 r
  core/core/execution/lsu/U881/CO (LVT_AD1HDV1)         0.1223    0.1965     5.5410 r
  core/core/execution/lsu/n581 (net)            1                 0.0000     5.5410 r
  core/core/execution/lsu/U880/CI (LVT_AD1HDV1)         0.1223    0.0000     5.5410 r
  core/core/execution/lsu/U880/CO (LVT_AD1HDV1)         0.1223    0.1964     5.7374 r
  core/core/execution/lsu/n578 (net)            1                 0.0000     5.7374 r
  core/core/execution/lsu/U33/CI (LVT_AD1HDV1)          0.1223    0.0000     5.7374 r
  core/core/execution/lsu/U33/CO (LVT_AD1HDV1)          0.1194    0.1945     5.9319 r
  core/core/execution/lsu/n580 (net)            1                 0.0000     5.9319 r
  core/core/execution/lsu/U100/A1 (LVT_XOR2HDV1)        0.1194    0.0000     5.9319 r
  core/core/execution/lsu/U100/Z (LVT_XOR2HDV1)         0.0694    0.1508     6.0827 f
  core/core/execution/lsu/io_wb_info_bits_mem_addr[63] (net)
                                                1                 0.0000     6.0827 f
  core/core/execution/lsu/io_wb_info_bits_mem_addr[63] (ysyx_210703_Lsu_0)
                                                                  0.0000     6.0827 f
  core/core/execution/lsu_io_wb_info_bits_mem_addr[63] (net)      0.0000     6.0827 f
  core/core/execution/U38/A1 (LVT_AND2HDV1)             0.0694    0.0000     6.0827 f
  core/core/execution/U38/Z (LVT_AND2HDV1)              0.0528    0.1174     6.2001 f
  core/core/execution/N786 (net)                1                 0.0000     6.2001 f
  core/core/execution/writeback_info_mem_addr_reg_63_/D (LVT_DQHDV1)
                                                        0.0528    0.0000     6.2001 f
  data arrival time                                                          6.2001
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/core/execution/writeback_info_mem_addr_reg_63_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1444     6.2056
  data required time                                                         6.2056
  ------------------------------------------------------------------------------------
  data required time                                                         6.2056
  data arrival time                                                         -6.2001
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0055
  Startpoint: core/core/execution/dispatch_info_uop_reg_4_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/core/fetch/pc_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/core/execution/dispatch_info_uop_reg_4_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  core/core/execution/dispatch_info_uop_reg_4_/Q (LVT_DQHDV1)
                                                        0.2153    0.3496     0.3496 f
  core/core/execution/alu_io_dispatch_info_bits_uop[4] (net)
                                               11                 0.0000     0.3496 f
  core/core/execution/bju/io_dispatch_info_bits_uop[4] (ysyx_210703_Bju_0)
                                                                  0.0000     0.3496 f
  core/core/execution/bju/io_dispatch_info_bits_uop[4] (net)      0.0000     0.3496 f
  core/core/execution/bju/U8/A2 (LVT_NOR2HDV1)          0.2153    0.0000     0.3496 f
  core/core/execution/bju/U8/ZN (LVT_NOR2HDV1)          0.1712    0.1330     0.4826 r
  core/core/execution/bju/n367 (net)            2                 0.0000     0.4826 r
  core/core/execution/bju/U14/A1 (LVT_NAND2HDV1)        0.1712    0.0000     0.4826 r
  core/core/execution/bju/U14/ZN (LVT_NAND2HDV1)        0.1260    0.1059     0.5885 f
  core/core/execution/bju/n487 (net)            3                 0.0000     0.5885 f
  core/core/execution/bju/U645/I (LVT_INHDV1)           0.1260    0.0000     0.5885 f
  core/core/execution/bju/U645/ZN (LVT_INHDV1)          0.0623    0.0548     0.6432 r
  core/core/execution/bju/n489 (net)            1                 0.0000     0.6432 r
  core/core/execution/bju/U45/B1 (LVT_INAND3HDV1)       0.0623    0.0000     0.6432 r
  core/core/execution/bju/U45/ZN (LVT_INAND3HDV1)       0.1147    0.0883     0.7315 f
  core/core/execution/bju/n492 (net)            1                 0.0000     0.7315 f
  core/core/execution/bju/U82/A1 (LVT_NAND2HDV2)        0.1147    0.0000     0.7315 f
  core/core/execution/bju/U82/ZN (LVT_NAND2HDV2)        0.3418    0.2116     0.9431 r
  core/core/execution/bju/n731 (net)           26                 0.0000     0.9431 r
  core/core/execution/bju/U3/I (LVT_BUFHDV6)            0.3418    0.0000     0.9431 r
  core/core/execution/bju/U3/Z (LVT_BUFHDV6)            0.1600    0.1840     1.1272 r
  core/core/execution/bju/n1063 (net)          40                 0.0000     1.1272 r
  core/core/execution/bju/U87/A1 (LVT_IOA22HDV1)        0.1600    0.0000     1.1272 r
  core/core/execution/bju/U87/ZN (LVT_IOA22HDV1)        0.2102    0.1622     1.2893 r
  core/core/execution/bju/n779 (net)            2                 0.0000     1.2893 r
  core/core/execution/bju/U939/A1 (LVT_NOR2HDV1)        0.2102    0.0000     1.2893 r
  core/core/execution/bju/U939/ZN (LVT_NOR2HDV1)        0.1113    0.0829     1.3723 f
  core/core/execution/bju/n787 (net)            3                 0.0000     1.3723 f
  core/core/execution/bju/U945/A2 (LVT_NOR2HDV1)        0.1113    0.0000     1.3723 f
  core/core/execution/bju/U945/ZN (LVT_NOR2HDV1)        0.1588    0.1166     1.4889 r
  core/core/execution/bju/n802 (net)            2                 0.0000     1.4889 r
  core/core/execution/bju/U964/A1 (LVT_NAND2HDV1)       0.1588    0.0000     1.4889 r
  core/core/execution/bju/U964/ZN (LVT_NAND2HDV1)       0.0989    0.0839     1.5728 f
  core/core/execution/bju/n812 (net)            2                 0.0000     1.5728 f
  core/core/execution/bju/U965/A2 (LVT_NOR2HDV1)        0.0989    0.0000     1.5728 f
  core/core/execution/bju/U965/ZN (LVT_NOR2HDV1)        0.1570    0.1152     1.6880 r
  core/core/execution/bju/n815 (net)            2                 0.0000     1.6880 r
  core/core/execution/bju/U966/A2 (LVT_NAND2HDV1)       0.1570    0.0000     1.6880 r
  core/core/execution/bju/U966/ZN (LVT_NAND2HDV1)       0.0756    0.0643     1.7523 f
  core/core/execution/bju/n818 (net)            1                 0.0000     1.7523 f
  core/core/execution/bju/U971/A2 (LVT_OAI21HDV1)       0.0756    0.0000     1.7523 f
  core/core/execution/bju/U971/ZN (LVT_OAI21HDV1)       0.1929    0.1359     1.8882 r
  core/core/execution/bju/n849 (net)            2                 0.0000     1.8882 r
  core/core/execution/bju/U1001/A1 (LVT_AOI21HDV1)      0.1929    0.0000     1.8882 r
  core/core/execution/bju/U1001/ZN (LVT_AOI21HDV1)      0.1297    0.1141     2.0023 f
  core/core/execution/bju/n857 (net)            2                 0.0000     2.0023 f
  core/core/execution/bju/U1009/A1 (LVT_OAI21HDV1)      0.1297    0.0000     2.0023 f
  core/core/execution/bju/U1009/ZN (LVT_OAI21HDV1)      0.2298    0.1630     2.1653 r
  core/core/execution/bju/n865 (net)            2                 0.0000     2.1653 r
  core/core/execution/bju/U1017/A1 (LVT_AOI21HDV2)      0.2298    0.0000     2.1653 r
  core/core/execution/bju/U1017/ZN (LVT_AOI21HDV2)      0.1220    0.1067     2.2720 f
  core/core/execution/bju/n873 (net)            2                 0.0000     2.2720 f
  core/core/execution/bju/U86/A1 (LVT_OAI21HDV2)        0.1220    0.0000     2.2720 f
  core/core/execution/bju/U86/ZN (LVT_OAI21HDV2)        0.1848    0.1355     2.4075 r
  core/core/execution/bju/n882 (net)            2                 0.0000     2.4075 r
  core/core/execution/bju/U5/A1 (LVT_AOI21HDV2)         0.1848    0.0000     2.4075 r
  core/core/execution/bju/U5/ZN (LVT_AOI21HDV2)         0.1129    0.1009     2.5084 f
  core/core/execution/bju/n891 (net)            2                 0.0000     2.5084 f
  core/core/execution/bju/U85/A1 (LVT_OAI21HDV2)        0.1129    0.0000     2.5084 f
  core/core/execution/bju/U85/ZN (LVT_OAI21HDV2)        0.1743    0.1276     2.6360 r
  core/core/execution/bju/n899 (net)            2                 0.0000     2.6360 r
  core/core/execution/bju/U1043/A1 (LVT_AOI21HDV1)      0.1743    0.0000     2.6360 r
  core/core/execution/bju/U1043/ZN (LVT_AOI21HDV1)      0.1328    0.1162     2.7523 f
  core/core/execution/bju/n907 (net)            2                 0.0000     2.7523 f
  core/core/execution/bju/U55/A1 (LVT_OAI21HDV2)        0.1328    0.0000     2.7523 f
  core/core/execution/bju/U55/ZN (LVT_OAI21HDV2)        0.1761    0.1328     2.8850 r
  core/core/execution/bju/n915 (net)            2                 0.0000     2.8850 r
  core/core/execution/bju/U1054/A1 (LVT_AOI21HDV1)      0.1761    0.0000     2.8850 r
  core/core/execution/bju/U1054/ZN (LVT_AOI21HDV1)      0.1330    0.1167     3.0017 f
  core/core/execution/bju/n923 (net)            2                 0.0000     3.0017 f
  core/core/execution/bju/U58/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.0017 f
  core/core/execution/bju/U58/ZN (LVT_OAI21HDV2)        0.1761    0.1328     3.1346 r
  core/core/execution/bju/n931 (net)            2                 0.0000     3.1346 r
  core/core/execution/bju/U1065/A1 (LVT_AOI21HDV1)      0.1761    0.0000     3.1346 r
  core/core/execution/bju/U1065/ZN (LVT_AOI21HDV1)      0.1330    0.1167     3.2513 f
  core/core/execution/bju/n939 (net)            2                 0.0000     3.2513 f
  core/core/execution/bju/U51/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.2513 f
  core/core/execution/bju/U51/ZN (LVT_OAI21HDV2)        0.1761    0.1329     3.3841 r
  core/core/execution/bju/n947 (net)            2                 0.0000     3.3841 r
  core/core/execution/bju/U1076/A1 (LVT_AOI21HDV1)      0.1761    0.0000     3.3841 r
  core/core/execution/bju/U1076/ZN (LVT_AOI21HDV1)      0.1330    0.1167     3.5008 f
  core/core/execution/bju/n955 (net)            2                 0.0000     3.5008 f
  core/core/execution/bju/U63/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.5008 f
  core/core/execution/bju/U63/ZN (LVT_OAI21HDV2)        0.1761    0.1329     3.6336 r
  core/core/execution/bju/n963 (net)            2                 0.0000     3.6336 r
  core/core/execution/bju/U1087/A1 (LVT_AOI21HDV1)      0.1761    0.0000     3.6336 r
  core/core/execution/bju/U1087/ZN (LVT_AOI21HDV1)      0.1330    0.1167     3.7503 f
  core/core/execution/bju/n971 (net)            2                 0.0000     3.7503 f
  core/core/execution/bju/U66/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.7503 f
  core/core/execution/bju/U66/ZN (LVT_OAI21HDV2)        0.1761    0.1329     3.8832 r
  core/core/execution/bju/n979 (net)            2                 0.0000     3.8832 r
  core/core/execution/bju/U1099/A1 (LVT_AOI21HDV1)      0.1761    0.0000     3.8832 r
  core/core/execution/bju/U1099/ZN (LVT_AOI21HDV1)      0.1330    0.1167     3.9998 f
  core/core/execution/bju/n988 (net)            2                 0.0000     3.9998 f
  core/core/execution/bju/U69/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.9998 f
  core/core/execution/bju/U69/ZN (LVT_OAI21HDV2)        0.1761    0.1329     4.1327 r
  core/core/execution/bju/n996 (net)            2                 0.0000     4.1327 r
  core/core/execution/bju/U1111/A1 (LVT_AOI21HDV1)      0.1761    0.0000     4.1327 r
  core/core/execution/bju/U1111/ZN (LVT_AOI21HDV1)      0.1330    0.1167     4.2494 f
  core/core/execution/bju/n1004 (net)           2                 0.0000     4.2494 f
  core/core/execution/bju/U72/A1 (LVT_OAI21HDV2)        0.1330    0.0000     4.2494 f
  core/core/execution/bju/U72/ZN (LVT_OAI21HDV2)        0.1761    0.1329     4.3822 r
  core/core/execution/bju/n1012 (net)           2                 0.0000     4.3822 r
  core/core/execution/bju/U1123/A1 (LVT_AOI21HDV1)      0.1761    0.0000     4.3822 r
  core/core/execution/bju/U1123/ZN (LVT_AOI21HDV1)      0.1330    0.1167     4.4989 f
  core/core/execution/bju/n1020 (net)           2                 0.0000     4.4989 f
  core/core/execution/bju/U75/A1 (LVT_OAI21HDV2)        0.1330    0.0000     4.4989 f
  core/core/execution/bju/U75/ZN (LVT_OAI21HDV2)        0.1761    0.1329     4.6318 r
  core/core/execution/bju/n1028 (net)           2                 0.0000     4.6318 r
  core/core/execution/bju/U1135/A1 (LVT_AOI21HDV1)      0.1761    0.0000     4.6318 r
  core/core/execution/bju/U1135/ZN (LVT_AOI21HDV1)      0.1330    0.1167     4.7484 f
  core/core/execution/bju/n1036 (net)           2                 0.0000     4.7484 f
  core/core/execution/bju/U78/A1 (LVT_OAI21HDV2)        0.1330    0.0000     4.7484 f
  core/core/execution/bju/U78/ZN (LVT_OAI21HDV2)        0.1877    0.1395     4.8880 r
  core/core/execution/bju/n1045 (net)           2                 0.0000     4.8880 r
  core/core/execution/bju/U1148/A1 (LVT_AO21HDV4)       0.1877    0.0000     4.8880 r
  core/core/execution/bju/U1148/Z (LVT_AO21HDV4)        0.0458    0.1371     5.0251 r
  core/core/execution/bju/n1048 (net)           1                 0.0000     5.0251 r
  core/core/execution/bju/U1150/CI (LVT_AD1HDV1)        0.0458    0.0000     5.0251 r
  core/core/execution/bju/U1150/CO (LVT_AD1HDV1)        0.1228    0.1794     5.2045 r
  core/core/execution/bju/n1052 (net)           1                 0.0000     5.2045 r
  core/core/execution/bju/U1152/CI (LVT_AD1HDV1)        0.1228    0.0000     5.2045 r
  core/core/execution/bju/U1152/CO (LVT_AD1HDV1)        0.1223    0.1965     5.4010 r
  core/core/execution/bju/n1057 (net)           1                 0.0000     5.4010 r
  core/core/execution/bju/U1154/CI (LVT_AD1HDV1)        0.1223    0.0000     5.4010 r
  core/core/execution/bju/U1154/CO (LVT_AD1HDV1)        0.1223    0.1964     5.5974 r
  core/core/execution/bju/n1061 (net)           1                 0.0000     5.5974 r
  core/core/execution/bju/U1155/CI (LVT_AD1HDV1)        0.1223    0.0000     5.5974 r
  core/core/execution/bju/U1155/CO (LVT_AD1HDV1)        0.1262    0.1989     5.7963 r
  core/core/execution/bju/n1067 (net)           1                 0.0000     5.7963 r
  core/core/execution/bju/U1158/A1 (LVT_XOR2HDV2)       0.1262    0.0000     5.7963 r
  core/core/execution/bju/U1158/Z (LVT_XOR2HDV2)        0.0595    0.1403     5.9366 f
  core/core/execution/bju/n1068 (net)           1                 0.0000     5.9366 f
  core/core/execution/bju/U504/A1 (LVT_INOR2HDV1)       0.0595    0.0000     5.9366 f
  core/core/execution/bju/U504/ZN (LVT_INOR2HDV1)       0.1048    0.1088     6.0454 f
  core/core/execution/bju/io_redirect_info_bits_addr[63] (net)
                                                1                 0.0000     6.0454 f
  core/core/execution/bju/io_redirect_info_bits_addr[63] (ysyx_210703_Bju_0)
                                                                  0.0000     6.0454 f
  core/core/execution/io_redirect_info_bits_addr[63] (net)        0.0000     6.0454 f
  core/core/execution/io_redirect_info_bits_addr[63] (ysyx_210703_Execution_0)
                                                                  0.0000     6.0454 f
  core/core/execution_io_redirect_info_bits_addr[63] (net)        0.0000     6.0454 f
  core/core/fetch/io_bju_redirect_bits_addr[63] (ysyx_210703_InstFetch_0)
                                                                  0.0000     6.0454 f
  core/core/fetch/io_bju_redirect_bits_addr[63] (net)             0.0000     6.0454 f
  core/core/fetch/U560/I (LVT_INHDV2)                   0.1048    0.0000     6.0454 f
  core/core/fetch/U560/ZN (LVT_INHDV2)                  0.0508    0.0445     6.0899 r
  core/core/fetch/n517 (net)                    1                 0.0000     6.0899 r
  core/core/fetch/U563/A2 (LVT_OAI211HDV1)              0.0508    0.0000     6.0899 r
  core/core/fetch/U563/ZN (LVT_OAI211HDV1)              0.1162    0.0949     6.1848 f
  core/core/fetch/n159 (net)                    1                 0.0000     6.1848 f
  core/core/fetch/pc_reg_63_/D (LVT_DQHDV1)             0.1162    0.0000     6.1848 f
  data arrival time                                                          6.1848
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/core/fetch/pc_reg_63_/CK (LVT_DQHDV1)                      0.0000     6.3500 r
  library setup time                                             -0.1576     6.1924
  data required time                                                         6.1924
  ------------------------------------------------------------------------------------
  data required time                                                         6.1924
  data arrival time                                                         -6.1848
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0076
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1378
    Unconnected ports (LINT-28)                                   176
    Feedthrough (LINT-29)                                         782
    Shorted outputs (LINT-31)                                     252
    Constant outputs (LINT-52)                                    168
Cells                                                               6
    Cells do not drive (LINT-1)                                     6
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210703_MMU', cell 'C18495' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Alu', cell 'B_47' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Alu', cell 'B_48' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Bju', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Bju', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Bju', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[63]' is connected directly to output port 'io_decode_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[62]' is connected directly to output port 'io_decode_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[61]' is connected directly to output port 'io_decode_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[60]' is connected directly to output port 'io_decode_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[59]' is connected directly to output port 'io_decode_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[58]' is connected directly to output port 'io_decode_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[57]' is connected directly to output port 'io_decode_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[56]' is connected directly to output port 'io_decode_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[55]' is connected directly to output port 'io_decode_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[54]' is connected directly to output port 'io_decode_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[53]' is connected directly to output port 'io_decode_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[52]' is connected directly to output port 'io_decode_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[51]' is connected directly to output port 'io_decode_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[50]' is connected directly to output port 'io_decode_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[49]' is connected directly to output port 'io_decode_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[48]' is connected directly to output port 'io_decode_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[47]' is connected directly to output port 'io_decode_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[46]' is connected directly to output port 'io_decode_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[45]' is connected directly to output port 'io_decode_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[44]' is connected directly to output port 'io_decode_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[43]' is connected directly to output port 'io_decode_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[42]' is connected directly to output port 'io_decode_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[41]' is connected directly to output port 'io_decode_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[40]' is connected directly to output port 'io_decode_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[39]' is connected directly to output port 'io_decode_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[38]' is connected directly to output port 'io_decode_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[37]' is connected directly to output port 'io_decode_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[36]' is connected directly to output port 'io_decode_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[35]' is connected directly to output port 'io_decode_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[34]' is connected directly to output port 'io_decode_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[33]' is connected directly to output port 'io_decode_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[32]' is connected directly to output port 'io_decode_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[31]' is connected directly to output port 'io_decode_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[30]' is connected directly to output port 'io_decode_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[29]' is connected directly to output port 'io_decode_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[28]' is connected directly to output port 'io_decode_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[27]' is connected directly to output port 'io_decode_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[26]' is connected directly to output port 'io_decode_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[25]' is connected directly to output port 'io_decode_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[24]' is connected directly to output port 'io_decode_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[23]' is connected directly to output port 'io_decode_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[22]' is connected directly to output port 'io_decode_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[21]' is connected directly to output port 'io_decode_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[20]' is connected directly to output port 'io_decode_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[19]' is connected directly to output port 'io_decode_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[18]' is connected directly to output port 'io_decode_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[17]' is connected directly to output port 'io_decode_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[16]' is connected directly to output port 'io_decode_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[15]' is connected directly to output port 'io_decode_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[14]' is connected directly to output port 'io_decode_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[13]' is connected directly to output port 'io_decode_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[12]' is connected directly to output port 'io_decode_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[11]' is connected directly to output port 'io_decode_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[10]' is connected directly to output port 'io_decode_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[9]' is connected directly to output port 'io_decode_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[8]' is connected directly to output port 'io_decode_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[7]' is connected directly to output port 'io_decode_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[6]' is connected directly to output port 'io_decode_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[5]' is connected directly to output port 'io_decode_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[4]' is connected directly to output port 'io_decode_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[3]' is connected directly to output port 'io_decode_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[2]' is connected directly to output port 'io_decode_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[1]' is connected directly to output port 'io_decode_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[0]' is connected directly to output port 'io_decode_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_valid' is connected directly to output port 'io_decode_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[31]' is connected directly to output port 'io_decode_info_bits_csr_idx[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[31]' is connected directly to output port 'io_decode_info_bits_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[30]' is connected directly to output port 'io_decode_info_bits_csr_idx[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[30]' is connected directly to output port 'io_decode_info_bits_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[29]' is connected directly to output port 'io_decode_info_bits_csr_idx[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[29]' is connected directly to output port 'io_decode_info_bits_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[28]' is connected directly to output port 'io_decode_info_bits_csr_idx[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[28]' is connected directly to output port 'io_decode_info_bits_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[27]' is connected directly to output port 'io_decode_info_bits_csr_idx[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[27]' is connected directly to output port 'io_decode_info_bits_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[26]' is connected directly to output port 'io_decode_info_bits_csr_idx[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[26]' is connected directly to output port 'io_decode_info_bits_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[25]' is connected directly to output port 'io_decode_info_bits_csr_idx[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[25]' is connected directly to output port 'io_decode_info_bits_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[24]' is connected directly to output port 'io_decode_info_bits_csr_idx[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[24]' is connected directly to output port 'io_decode_info_bits_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[23]' is connected directly to output port 'io_decode_info_bits_csr_idx[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[23]' is connected directly to output port 'io_decode_info_bits_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[22]' is connected directly to output port 'io_decode_info_bits_csr_idx[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[22]' is connected directly to output port 'io_decode_info_bits_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[21]' is connected directly to output port 'io_decode_info_bits_csr_idx[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[21]' is connected directly to output port 'io_decode_info_bits_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[20]' is connected directly to output port 'io_decode_info_bits_csr_idx[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[20]' is connected directly to output port 'io_decode_info_bits_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[19]' is connected directly to output port 'io_decode_info_bits_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[18]' is connected directly to output port 'io_decode_info_bits_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[17]' is connected directly to output port 'io_decode_info_bits_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[16]' is connected directly to output port 'io_decode_info_bits_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[15]' is connected directly to output port 'io_decode_info_bits_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[14]' is connected directly to output port 'io_decode_info_bits_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[13]' is connected directly to output port 'io_decode_info_bits_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[12]' is connected directly to output port 'io_decode_info_bits_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[11]' is connected directly to output port 'io_decode_info_bits_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[10]' is connected directly to output port 'io_decode_info_bits_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[9]' is connected directly to output port 'io_decode_info_bits_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[8]' is connected directly to output port 'io_decode_info_bits_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[7]' is connected directly to output port 'io_decode_info_bits_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[6]' is connected directly to output port 'io_decode_info_bits_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[5]' is connected directly to output port 'io_decode_info_bits_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[4]' is connected directly to output port 'io_decode_info_bits_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[3]' is connected directly to output port 'io_decode_info_bits_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[2]' is connected directly to output port 'io_decode_info_bits_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[1]' is connected directly to output port 'io_decode_info_bits_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[0]' is connected directly to output port 'io_decode_info_bits_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_decode_info_ready' is connected directly to output port 'io_inst_ready'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[4]' is connected directly to output port 'io_reg_read_rs1_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[3]' is connected directly to output port 'io_reg_read_rs1_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[2]' is connected directly to output port 'io_reg_read_rs1_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[1]' is connected directly to output port 'io_reg_read_rs1_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[0]' is connected directly to output port 'io_reg_read_rs1_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[4]' is connected directly to output port 'io_reg_read_rs2_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[3]' is connected directly to output port 'io_reg_read_rs2_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[2]' is connected directly to output port 'io_reg_read_rs2_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[1]' is connected directly to output port 'io_reg_read_rs2_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[0]' is connected directly to output port 'io_reg_read_rs2_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[11]' is connected directly to output port 'io_csr_read_csr_idx[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[10]' is connected directly to output port 'io_csr_read_csr_idx[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[9]' is connected directly to output port 'io_csr_read_csr_idx[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[8]' is connected directly to output port 'io_csr_read_csr_idx[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[7]' is connected directly to output port 'io_csr_read_csr_idx[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[6]' is connected directly to output port 'io_csr_read_csr_idx[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[5]' is connected directly to output port 'io_csr_read_csr_idx[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[4]' is connected directly to output port 'io_csr_read_csr_idx[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[3]' is connected directly to output port 'io_csr_read_csr_idx[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[2]' is connected directly to output port 'io_csr_read_csr_idx[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[1]' is connected directly to output port 'io_csr_read_csr_idx[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[0]' is connected directly to output port 'io_csr_read_csr_idx[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_valid' is connected directly to output port 'io_except_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[63]' is connected directly to output port 'io_except_info_bits_epc[63]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[62]' is connected directly to output port 'io_except_info_bits_epc[62]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[61]' is connected directly to output port 'io_except_info_bits_epc[61]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[60]' is connected directly to output port 'io_except_info_bits_epc[60]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[59]' is connected directly to output port 'io_except_info_bits_epc[59]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[58]' is connected directly to output port 'io_except_info_bits_epc[58]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[57]' is connected directly to output port 'io_except_info_bits_epc[57]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[56]' is connected directly to output port 'io_except_info_bits_epc[56]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[55]' is connected directly to output port 'io_except_info_bits_epc[55]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[54]' is connected directly to output port 'io_except_info_bits_epc[54]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[53]' is connected directly to output port 'io_except_info_bits_epc[53]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[52]' is connected directly to output port 'io_except_info_bits_epc[52]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[51]' is connected directly to output port 'io_except_info_bits_epc[51]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[50]' is connected directly to output port 'io_except_info_bits_epc[50]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[49]' is connected directly to output port 'io_except_info_bits_epc[49]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[48]' is connected directly to output port 'io_except_info_bits_epc[48]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[47]' is connected directly to output port 'io_except_info_bits_epc[47]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[46]' is connected directly to output port 'io_except_info_bits_epc[46]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[45]' is connected directly to output port 'io_except_info_bits_epc[45]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[44]' is connected directly to output port 'io_except_info_bits_epc[44]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[43]' is connected directly to output port 'io_except_info_bits_epc[43]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[42]' is connected directly to output port 'io_except_info_bits_epc[42]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[41]' is connected directly to output port 'io_except_info_bits_epc[41]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[40]' is connected directly to output port 'io_except_info_bits_epc[40]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[39]' is connected directly to output port 'io_except_info_bits_epc[39]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[38]' is connected directly to output port 'io_except_info_bits_epc[38]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[37]' is connected directly to output port 'io_except_info_bits_epc[37]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[36]' is connected directly to output port 'io_except_info_bits_epc[36]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[35]' is connected directly to output port 'io_except_info_bits_epc[35]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[34]' is connected directly to output port 'io_except_info_bits_epc[34]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[33]' is connected directly to output port 'io_except_info_bits_epc[33]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[32]' is connected directly to output port 'io_except_info_bits_epc[32]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[31]' is connected directly to output port 'io_except_info_bits_epc[31]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[30]' is connected directly to output port 'io_except_info_bits_epc[30]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[29]' is connected directly to output port 'io_except_info_bits_epc[29]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[28]' is connected directly to output port 'io_except_info_bits_epc[28]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[27]' is connected directly to output port 'io_except_info_bits_epc[27]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[26]' is connected directly to output port 'io_except_info_bits_epc[26]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[25]' is connected directly to output port 'io_except_info_bits_epc[25]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[24]' is connected directly to output port 'io_except_info_bits_epc[24]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[23]' is connected directly to output port 'io_except_info_bits_epc[23]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[22]' is connected directly to output port 'io_except_info_bits_epc[22]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[21]' is connected directly to output port 'io_except_info_bits_epc[21]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[20]' is connected directly to output port 'io_except_info_bits_epc[20]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[19]' is connected directly to output port 'io_except_info_bits_epc[19]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[18]' is connected directly to output port 'io_except_info_bits_epc[18]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[17]' is connected directly to output port 'io_except_info_bits_epc[17]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[16]' is connected directly to output port 'io_except_info_bits_epc[16]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[15]' is connected directly to output port 'io_except_info_bits_epc[15]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[14]' is connected directly to output port 'io_except_info_bits_epc[14]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[13]' is connected directly to output port 'io_except_info_bits_epc[13]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[12]' is connected directly to output port 'io_except_info_bits_epc[12]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[11]' is connected directly to output port 'io_except_info_bits_epc[11]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[10]' is connected directly to output port 'io_except_info_bits_epc[10]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[9]' is connected directly to output port 'io_except_info_bits_epc[9]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[8]' is connected directly to output port 'io_except_info_bits_epc[8]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[7]' is connected directly to output port 'io_except_info_bits_epc[7]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[6]' is connected directly to output port 'io_except_info_bits_epc[6]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[5]' is connected directly to output port 'io_except_info_bits_epc[5]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[4]' is connected directly to output port 'io_except_info_bits_epc[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[3]' is connected directly to output port 'io_except_info_bits_epc[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[2]' is connected directly to output port 'io_except_info_bits_epc[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[1]' is connected directly to output port 'io_except_info_bits_epc[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[0]' is connected directly to output port 'io_except_info_bits_epc[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[63]' is connected directly to output port 'io_commit_info_bits_commit_data[63]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[62]' is connected directly to output port 'io_commit_info_bits_commit_data[62]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[61]' is connected directly to output port 'io_commit_info_bits_commit_data[61]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[60]' is connected directly to output port 'io_commit_info_bits_commit_data[60]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[59]' is connected directly to output port 'io_commit_info_bits_commit_data[59]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[58]' is connected directly to output port 'io_commit_info_bits_commit_data[58]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[57]' is connected directly to output port 'io_commit_info_bits_commit_data[57]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[56]' is connected directly to output port 'io_commit_info_bits_commit_data[56]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[55]' is connected directly to output port 'io_commit_info_bits_commit_data[55]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[54]' is connected directly to output port 'io_commit_info_bits_commit_data[54]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[53]' is connected directly to output port 'io_commit_info_bits_commit_data[53]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[52]' is connected directly to output port 'io_commit_info_bits_commit_data[52]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[51]' is connected directly to output port 'io_commit_info_bits_commit_data[51]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[50]' is connected directly to output port 'io_commit_info_bits_commit_data[50]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[49]' is connected directly to output port 'io_commit_info_bits_commit_data[49]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[48]' is connected directly to output port 'io_commit_info_bits_commit_data[48]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[47]' is connected directly to output port 'io_commit_info_bits_commit_data[47]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[46]' is connected directly to output port 'io_commit_info_bits_commit_data[46]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[45]' is connected directly to output port 'io_commit_info_bits_commit_data[45]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[44]' is connected directly to output port 'io_commit_info_bits_commit_data[44]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[43]' is connected directly to output port 'io_commit_info_bits_commit_data[43]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[42]' is connected directly to output port 'io_commit_info_bits_commit_data[42]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[41]' is connected directly to output port 'io_commit_info_bits_commit_data[41]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[40]' is connected directly to output port 'io_commit_info_bits_commit_data[40]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[39]' is connected directly to output port 'io_commit_info_bits_commit_data[39]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[38]' is connected directly to output port 'io_commit_info_bits_commit_data[38]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[37]' is connected directly to output port 'io_commit_info_bits_commit_data[37]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[36]' is connected directly to output port 'io_commit_info_bits_commit_data[36]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[35]' is connected directly to output port 'io_commit_info_bits_commit_data[35]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[34]' is connected directly to output port 'io_commit_info_bits_commit_data[34]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[33]' is connected directly to output port 'io_commit_info_bits_commit_data[33]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[32]' is connected directly to output port 'io_commit_info_bits_commit_data[32]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[31]' is connected directly to output port 'io_commit_info_bits_commit_data[31]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[30]' is connected directly to output port 'io_commit_info_bits_commit_data[30]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[29]' is connected directly to output port 'io_commit_info_bits_commit_data[29]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[28]' is connected directly to output port 'io_commit_info_bits_commit_data[28]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[27]' is connected directly to output port 'io_commit_info_bits_commit_data[27]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[26]' is connected directly to output port 'io_commit_info_bits_commit_data[26]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[25]' is connected directly to output port 'io_commit_info_bits_commit_data[25]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[24]' is connected directly to output port 'io_commit_info_bits_commit_data[24]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[23]' is connected directly to output port 'io_commit_info_bits_commit_data[23]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[22]' is connected directly to output port 'io_commit_info_bits_commit_data[22]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[21]' is connected directly to output port 'io_commit_info_bits_commit_data[21]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[20]' is connected directly to output port 'io_commit_info_bits_commit_data[20]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[19]' is connected directly to output port 'io_commit_info_bits_commit_data[19]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[18]' is connected directly to output port 'io_commit_info_bits_commit_data[18]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[17]' is connected directly to output port 'io_commit_info_bits_commit_data[17]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[16]' is connected directly to output port 'io_commit_info_bits_commit_data[16]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[15]' is connected directly to output port 'io_commit_info_bits_commit_data[15]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[14]' is connected directly to output port 'io_commit_info_bits_commit_data[14]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[13]' is connected directly to output port 'io_commit_info_bits_commit_data[13]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[12]' is connected directly to output port 'io_commit_info_bits_commit_data[12]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[11]' is connected directly to output port 'io_commit_info_bits_commit_data[11]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[10]' is connected directly to output port 'io_commit_info_bits_commit_data[10]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[9]' is connected directly to output port 'io_commit_info_bits_commit_data[9]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[8]' is connected directly to output port 'io_commit_info_bits_commit_data[8]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[7]' is connected directly to output port 'io_commit_info_bits_commit_data[7]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[6]' is connected directly to output port 'io_commit_info_bits_commit_data[6]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[5]' is connected directly to output port 'io_commit_info_bits_commit_data[5]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[4]' is connected directly to output port 'io_commit_info_bits_commit_data[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[3]' is connected directly to output port 'io_commit_info_bits_commit_data[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[2]' is connected directly to output port 'io_commit_info_bits_commit_data[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[1]' is connected directly to output port 'io_commit_info_bits_commit_data[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[0]' is connected directly to output port 'io_commit_info_bits_commit_data[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[4]' is connected directly to output port 'io_commit_info_bits_commit_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[3]' is connected directly to output port 'io_commit_info_bits_commit_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[2]' is connected directly to output port 'io_commit_info_bits_commit_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[1]' is connected directly to output port 'io_commit_info_bits_commit_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[0]' is connected directly to output port 'io_commit_info_bits_commit_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wen' is connected directly to output port 'io_csr_write_info_bits_csr_wen'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[11]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[11]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[10]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[10]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[9]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[9]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[8]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[8]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[7]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[7]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[6]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[6]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[5]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[5]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[4]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[3]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[2]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[1]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[0]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[63]' is connected directly to output port 'io_csr_write_info_bits_csr_data[63]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[62]' is connected directly to output port 'io_csr_write_info_bits_csr_data[62]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[61]' is connected directly to output port 'io_csr_write_info_bits_csr_data[61]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[60]' is connected directly to output port 'io_csr_write_info_bits_csr_data[60]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[59]' is connected directly to output port 'io_csr_write_info_bits_csr_data[59]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[58]' is connected directly to output port 'io_csr_write_info_bits_csr_data[58]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[57]' is connected directly to output port 'io_csr_write_info_bits_csr_data[57]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[56]' is connected directly to output port 'io_csr_write_info_bits_csr_data[56]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[55]' is connected directly to output port 'io_csr_write_info_bits_csr_data[55]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[54]' is connected directly to output port 'io_csr_write_info_bits_csr_data[54]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[53]' is connected directly to output port 'io_csr_write_info_bits_csr_data[53]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[52]' is connected directly to output port 'io_csr_write_info_bits_csr_data[52]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[51]' is connected directly to output port 'io_csr_write_info_bits_csr_data[51]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[50]' is connected directly to output port 'io_csr_write_info_bits_csr_data[50]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[49]' is connected directly to output port 'io_csr_write_info_bits_csr_data[49]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[48]' is connected directly to output port 'io_csr_write_info_bits_csr_data[48]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[47]' is connected directly to output port 'io_csr_write_info_bits_csr_data[47]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[46]' is connected directly to output port 'io_csr_write_info_bits_csr_data[46]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[45]' is connected directly to output port 'io_csr_write_info_bits_csr_data[45]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[44]' is connected directly to output port 'io_csr_write_info_bits_csr_data[44]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[43]' is connected directly to output port 'io_csr_write_info_bits_csr_data[43]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[42]' is connected directly to output port 'io_csr_write_info_bits_csr_data[42]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[41]' is connected directly to output port 'io_csr_write_info_bits_csr_data[41]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[40]' is connected directly to output port 'io_csr_write_info_bits_csr_data[40]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[39]' is connected directly to output port 'io_csr_write_info_bits_csr_data[39]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[38]' is connected directly to output port 'io_csr_write_info_bits_csr_data[38]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[37]' is connected directly to output port 'io_csr_write_info_bits_csr_data[37]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[36]' is connected directly to output port 'io_csr_write_info_bits_csr_data[36]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[35]' is connected directly to output port 'io_csr_write_info_bits_csr_data[35]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[34]' is connected directly to output port 'io_csr_write_info_bits_csr_data[34]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[33]' is connected directly to output port 'io_csr_write_info_bits_csr_data[33]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[32]' is connected directly to output port 'io_csr_write_info_bits_csr_data[32]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[31]' is connected directly to output port 'io_csr_write_info_bits_csr_data[31]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[30]' is connected directly to output port 'io_csr_write_info_bits_csr_data[30]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[29]' is connected directly to output port 'io_csr_write_info_bits_csr_data[29]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[28]' is connected directly to output port 'io_csr_write_info_bits_csr_data[28]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[27]' is connected directly to output port 'io_csr_write_info_bits_csr_data[27]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[26]' is connected directly to output port 'io_csr_write_info_bits_csr_data[26]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[25]' is connected directly to output port 'io_csr_write_info_bits_csr_data[25]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[24]' is connected directly to output port 'io_csr_write_info_bits_csr_data[24]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[23]' is connected directly to output port 'io_csr_write_info_bits_csr_data[23]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[22]' is connected directly to output port 'io_csr_write_info_bits_csr_data[22]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[21]' is connected directly to output port 'io_csr_write_info_bits_csr_data[21]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[20]' is connected directly to output port 'io_csr_write_info_bits_csr_data[20]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[19]' is connected directly to output port 'io_csr_write_info_bits_csr_data[19]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[18]' is connected directly to output port 'io_csr_write_info_bits_csr_data[18]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[17]' is connected directly to output port 'io_csr_write_info_bits_csr_data[17]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[16]' is connected directly to output port 'io_csr_write_info_bits_csr_data[16]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[15]' is connected directly to output port 'io_csr_write_info_bits_csr_data[15]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[14]' is connected directly to output port 'io_csr_write_info_bits_csr_data[14]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[13]' is connected directly to output port 'io_csr_write_info_bits_csr_data[13]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[12]' is connected directly to output port 'io_csr_write_info_bits_csr_data[12]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[11]' is connected directly to output port 'io_csr_write_info_bits_csr_data[11]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[10]' is connected directly to output port 'io_csr_write_info_bits_csr_data[10]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[9]' is connected directly to output port 'io_csr_write_info_bits_csr_data[9]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[8]' is connected directly to output port 'io_csr_write_info_bits_csr_data[8]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[7]' is connected directly to output port 'io_csr_write_info_bits_csr_data[7]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[6]' is connected directly to output port 'io_csr_write_info_bits_csr_data[6]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[5]' is connected directly to output port 'io_csr_write_info_bits_csr_data[5]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[4]' is connected directly to output port 'io_csr_write_info_bits_csr_data[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[3]' is connected directly to output port 'io_csr_write_info_bits_csr_data[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[2]' is connected directly to output port 'io_csr_write_info_bits_csr_data[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[1]' is connected directly to output port 'io_csr_write_info_bits_csr_data[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[0]' is connected directly to output port 'io_csr_write_info_bits_csr_data[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_valid' is connected directly to output port 'io_wb_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[63]' is connected directly to output port 'io_wb_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[62]' is connected directly to output port 'io_wb_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[61]' is connected directly to output port 'io_wb_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[60]' is connected directly to output port 'io_wb_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[59]' is connected directly to output port 'io_wb_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[58]' is connected directly to output port 'io_wb_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[57]' is connected directly to output port 'io_wb_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[56]' is connected directly to output port 'io_wb_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[55]' is connected directly to output port 'io_wb_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[54]' is connected directly to output port 'io_wb_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[53]' is connected directly to output port 'io_wb_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[52]' is connected directly to output port 'io_wb_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[51]' is connected directly to output port 'io_wb_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[50]' is connected directly to output port 'io_wb_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[49]' is connected directly to output port 'io_wb_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[48]' is connected directly to output port 'io_wb_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[47]' is connected directly to output port 'io_wb_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[46]' is connected directly to output port 'io_wb_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[45]' is connected directly to output port 'io_wb_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[44]' is connected directly to output port 'io_wb_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[43]' is connected directly to output port 'io_wb_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[42]' is connected directly to output port 'io_wb_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[41]' is connected directly to output port 'io_wb_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[40]' is connected directly to output port 'io_wb_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[39]' is connected directly to output port 'io_wb_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[38]' is connected directly to output port 'io_wb_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[37]' is connected directly to output port 'io_wb_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[36]' is connected directly to output port 'io_wb_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[35]' is connected directly to output port 'io_wb_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[34]' is connected directly to output port 'io_wb_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[33]' is connected directly to output port 'io_wb_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[32]' is connected directly to output port 'io_wb_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[31]' is connected directly to output port 'io_wb_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[30]' is connected directly to output port 'io_wb_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[29]' is connected directly to output port 'io_wb_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[28]' is connected directly to output port 'io_wb_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[27]' is connected directly to output port 'io_wb_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[26]' is connected directly to output port 'io_wb_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[25]' is connected directly to output port 'io_wb_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[24]' is connected directly to output port 'io_wb_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[23]' is connected directly to output port 'io_wb_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[22]' is connected directly to output port 'io_wb_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[21]' is connected directly to output port 'io_wb_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[20]' is connected directly to output port 'io_wb_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[19]' is connected directly to output port 'io_wb_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[18]' is connected directly to output port 'io_wb_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[17]' is connected directly to output port 'io_wb_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[16]' is connected directly to output port 'io_wb_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[15]' is connected directly to output port 'io_wb_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[14]' is connected directly to output port 'io_wb_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[13]' is connected directly to output port 'io_wb_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[12]' is connected directly to output port 'io_wb_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[11]' is connected directly to output port 'io_wb_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[10]' is connected directly to output port 'io_wb_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[9]' is connected directly to output port 'io_wb_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[8]' is connected directly to output port 'io_wb_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[7]' is connected directly to output port 'io_wb_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[6]' is connected directly to output port 'io_wb_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[5]' is connected directly to output port 'io_wb_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[4]' is connected directly to output port 'io_wb_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[3]' is connected directly to output port 'io_wb_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[2]' is connected directly to output port 'io_wb_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[1]' is connected directly to output port 'io_wb_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[0]' is connected directly to output port 'io_wb_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[31]' is connected directly to output port 'io_wb_info_bits_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[30]' is connected directly to output port 'io_wb_info_bits_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[29]' is connected directly to output port 'io_wb_info_bits_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[28]' is connected directly to output port 'io_wb_info_bits_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[27]' is connected directly to output port 'io_wb_info_bits_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[26]' is connected directly to output port 'io_wb_info_bits_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[25]' is connected directly to output port 'io_wb_info_bits_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[24]' is connected directly to output port 'io_wb_info_bits_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[23]' is connected directly to output port 'io_wb_info_bits_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[22]' is connected directly to output port 'io_wb_info_bits_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[21]' is connected directly to output port 'io_wb_info_bits_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[20]' is connected directly to output port 'io_wb_info_bits_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[19]' is connected directly to output port 'io_wb_info_bits_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[18]' is connected directly to output port 'io_wb_info_bits_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[17]' is connected directly to output port 'io_wb_info_bits_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[16]' is connected directly to output port 'io_wb_info_bits_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[15]' is connected directly to output port 'io_wb_info_bits_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[14]' is connected directly to output port 'io_wb_info_bits_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[13]' is connected directly to output port 'io_wb_info_bits_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[12]' is connected directly to output port 'io_wb_info_bits_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[11]' is connected directly to output port 'io_wb_info_bits_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[10]' is connected directly to output port 'io_wb_info_bits_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[9]' is connected directly to output port 'io_wb_info_bits_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[8]' is connected directly to output port 'io_wb_info_bits_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[7]' is connected directly to output port 'io_wb_info_bits_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[6]' is connected directly to output port 'io_wb_info_bits_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[5]' is connected directly to output port 'io_wb_info_bits_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[4]' is connected directly to output port 'io_wb_info_bits_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[3]' is connected directly to output port 'io_wb_info_bits_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[2]' is connected directly to output port 'io_wb_info_bits_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[1]' is connected directly to output port 'io_wb_info_bits_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[0]' is connected directly to output port 'io_wb_info_bits_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[4]' is connected directly to output port 'io_wb_info_bits_des_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[3]' is connected directly to output port 'io_wb_info_bits_des_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[2]' is connected directly to output port 'io_wb_info_bits_des_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[1]' is connected directly to output port 'io_wb_info_bits_des_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[0]' is connected directly to output port 'io_wb_info_bits_des_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[11]' is connected directly to output port 'io_wb_info_bits_csr_idx[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[10]' is connected directly to output port 'io_wb_info_bits_csr_idx[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[9]' is connected directly to output port 'io_wb_info_bits_csr_idx[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[8]' is connected directly to output port 'io_wb_info_bits_csr_idx[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[7]' is connected directly to output port 'io_wb_info_bits_csr_idx[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[6]' is connected directly to output port 'io_wb_info_bits_csr_idx[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[5]' is connected directly to output port 'io_wb_info_bits_csr_idx[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[4]' is connected directly to output port 'io_wb_info_bits_csr_idx[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[3]' is connected directly to output port 'io_wb_info_bits_csr_idx[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[2]' is connected directly to output port 'io_wb_info_bits_csr_idx[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[1]' is connected directly to output port 'io_wb_info_bits_csr_idx[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[0]' is connected directly to output port 'io_wb_info_bits_csr_idx[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_except_type[3]' is connected directly to output port 'io_wb_info_bits_except_type[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_except_type[2]' is connected directly to output port 'io_wb_info_bits_except_type[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_except_type[1]' is connected directly to output port 'io_wb_info_bits_except_type[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_except_type[0]' is connected directly to output port 'io_wb_info_bits_except_type[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_valid' is connected directly to output port 'io_redirect_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_valid' is connected directly to output port 'io_wb_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[63]' is connected directly to output port 'io_wb_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[62]' is connected directly to output port 'io_wb_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[61]' is connected directly to output port 'io_wb_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[60]' is connected directly to output port 'io_wb_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[59]' is connected directly to output port 'io_wb_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[58]' is connected directly to output port 'io_wb_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[57]' is connected directly to output port 'io_wb_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[56]' is connected directly to output port 'io_wb_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[55]' is connected directly to output port 'io_wb_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[54]' is connected directly to output port 'io_wb_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[53]' is connected directly to output port 'io_wb_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[52]' is connected directly to output port 'io_wb_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[51]' is connected directly to output port 'io_wb_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[50]' is connected directly to output port 'io_wb_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[49]' is connected directly to output port 'io_wb_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[48]' is connected directly to output port 'io_wb_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[47]' is connected directly to output port 'io_wb_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[46]' is connected directly to output port 'io_wb_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[45]' is connected directly to output port 'io_wb_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[44]' is connected directly to output port 'io_wb_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[43]' is connected directly to output port 'io_wb_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[42]' is connected directly to output port 'io_wb_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[41]' is connected directly to output port 'io_wb_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[40]' is connected directly to output port 'io_wb_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[39]' is connected directly to output port 'io_wb_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[38]' is connected directly to output port 'io_wb_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[37]' is connected directly to output port 'io_wb_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[36]' is connected directly to output port 'io_wb_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[35]' is connected directly to output port 'io_wb_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[34]' is connected directly to output port 'io_wb_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[33]' is connected directly to output port 'io_wb_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[32]' is connected directly to output port 'io_wb_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[31]' is connected directly to output port 'io_wb_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[30]' is connected directly to output port 'io_wb_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[29]' is connected directly to output port 'io_wb_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[28]' is connected directly to output port 'io_wb_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[27]' is connected directly to output port 'io_wb_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[26]' is connected directly to output port 'io_wb_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[25]' is connected directly to output port 'io_wb_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[24]' is connected directly to output port 'io_wb_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[23]' is connected directly to output port 'io_wb_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[22]' is connected directly to output port 'io_wb_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[21]' is connected directly to output port 'io_wb_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[20]' is connected directly to output port 'io_wb_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[19]' is connected directly to output port 'io_wb_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[18]' is connected directly to output port 'io_wb_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[17]' is connected directly to output port 'io_wb_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[16]' is connected directly to output port 'io_wb_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[15]' is connected directly to output port 'io_wb_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[14]' is connected directly to output port 'io_wb_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[13]' is connected directly to output port 'io_wb_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[12]' is connected directly to output port 'io_wb_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[11]' is connected directly to output port 'io_wb_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[10]' is connected directly to output port 'io_wb_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[9]' is connected directly to output port 'io_wb_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[8]' is connected directly to output port 'io_wb_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[7]' is connected directly to output port 'io_wb_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[6]' is connected directly to output port 'io_wb_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[5]' is connected directly to output port 'io_wb_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[4]' is connected directly to output port 'io_wb_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[3]' is connected directly to output port 'io_wb_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[2]' is connected directly to output port 'io_wb_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[1]' is connected directly to output port 'io_wb_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[0]' is connected directly to output port 'io_wb_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[31]' is connected directly to output port 'io_wb_info_bits_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[30]' is connected directly to output port 'io_wb_info_bits_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[29]' is connected directly to output port 'io_wb_info_bits_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[28]' is connected directly to output port 'io_wb_info_bits_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[27]' is connected directly to output port 'io_wb_info_bits_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[26]' is connected directly to output port 'io_wb_info_bits_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[25]' is connected directly to output port 'io_wb_info_bits_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[24]' is connected directly to output port 'io_wb_info_bits_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[23]' is connected directly to output port 'io_wb_info_bits_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[22]' is connected directly to output port 'io_wb_info_bits_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[21]' is connected directly to output port 'io_wb_info_bits_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[20]' is connected directly to output port 'io_wb_info_bits_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[19]' is connected directly to output port 'io_wb_info_bits_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[18]' is connected directly to output port 'io_wb_info_bits_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[17]' is connected directly to output port 'io_wb_info_bits_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[16]' is connected directly to output port 'io_wb_info_bits_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[15]' is connected directly to output port 'io_wb_info_bits_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[14]' is connected directly to output port 'io_wb_info_bits_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[13]' is connected directly to output port 'io_wb_info_bits_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[12]' is connected directly to output port 'io_wb_info_bits_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[11]' is connected directly to output port 'io_wb_info_bits_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[10]' is connected directly to output port 'io_wb_info_bits_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[9]' is connected directly to output port 'io_wb_info_bits_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[8]' is connected directly to output port 'io_wb_info_bits_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[7]' is connected directly to output port 'io_wb_info_bits_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[6]' is connected directly to output port 'io_wb_info_bits_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[5]' is connected directly to output port 'io_wb_info_bits_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[4]' is connected directly to output port 'io_wb_info_bits_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[3]' is connected directly to output port 'io_wb_info_bits_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[2]' is connected directly to output port 'io_wb_info_bits_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[1]' is connected directly to output port 'io_wb_info_bits_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[0]' is connected directly to output port 'io_wb_info_bits_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[4]' is connected directly to output port 'io_wb_info_bits_des_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[3]' is connected directly to output port 'io_wb_info_bits_des_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[2]' is connected directly to output port 'io_wb_info_bits_des_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[1]' is connected directly to output port 'io_wb_info_bits_des_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[0]' is connected directly to output port 'io_wb_info_bits_des_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_except_type[3]' is connected directly to output port 'io_wb_info_bits_except_type[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_except_type[2]' is connected directly to output port 'io_wb_info_bits_except_type[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_except_type[1]' is connected directly to output port 'io_wb_info_bits_except_type[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_except_type[0]' is connected directly to output port 'io_wb_info_bits_except_type[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[63]' is connected directly to output port 'io_wb_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[62]' is connected directly to output port 'io_wb_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[61]' is connected directly to output port 'io_wb_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[60]' is connected directly to output port 'io_wb_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[59]' is connected directly to output port 'io_wb_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[58]' is connected directly to output port 'io_wb_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[57]' is connected directly to output port 'io_wb_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[56]' is connected directly to output port 'io_wb_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[55]' is connected directly to output port 'io_wb_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[54]' is connected directly to output port 'io_wb_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[53]' is connected directly to output port 'io_wb_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[52]' is connected directly to output port 'io_wb_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[51]' is connected directly to output port 'io_wb_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[50]' is connected directly to output port 'io_wb_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[49]' is connected directly to output port 'io_wb_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[48]' is connected directly to output port 'io_wb_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[47]' is connected directly to output port 'io_wb_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[46]' is connected directly to output port 'io_wb_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[45]' is connected directly to output port 'io_wb_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[44]' is connected directly to output port 'io_wb_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[43]' is connected directly to output port 'io_wb_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[42]' is connected directly to output port 'io_wb_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[41]' is connected directly to output port 'io_wb_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[40]' is connected directly to output port 'io_wb_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[39]' is connected directly to output port 'io_wb_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[38]' is connected directly to output port 'io_wb_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[37]' is connected directly to output port 'io_wb_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[36]' is connected directly to output port 'io_wb_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[35]' is connected directly to output port 'io_wb_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[34]' is connected directly to output port 'io_wb_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[33]' is connected directly to output port 'io_wb_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[32]' is connected directly to output port 'io_wb_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[31]' is connected directly to output port 'io_wb_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[30]' is connected directly to output port 'io_wb_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[29]' is connected directly to output port 'io_wb_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[28]' is connected directly to output port 'io_wb_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[27]' is connected directly to output port 'io_wb_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[26]' is connected directly to output port 'io_wb_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[25]' is connected directly to output port 'io_wb_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[24]' is connected directly to output port 'io_wb_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[23]' is connected directly to output port 'io_wb_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[22]' is connected directly to output port 'io_wb_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[21]' is connected directly to output port 'io_wb_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[20]' is connected directly to output port 'io_wb_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[19]' is connected directly to output port 'io_wb_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[18]' is connected directly to output port 'io_wb_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[17]' is connected directly to output port 'io_wb_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[16]' is connected directly to output port 'io_wb_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[15]' is connected directly to output port 'io_wb_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[14]' is connected directly to output port 'io_wb_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[13]' is connected directly to output port 'io_wb_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[12]' is connected directly to output port 'io_wb_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[11]' is connected directly to output port 'io_wb_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[10]' is connected directly to output port 'io_wb_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[9]' is connected directly to output port 'io_wb_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[8]' is connected directly to output port 'io_wb_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[7]' is connected directly to output port 'io_wb_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[6]' is connected directly to output port 'io_wb_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[5]' is connected directly to output port 'io_wb_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[4]' is connected directly to output port 'io_wb_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[3]' is connected directly to output port 'io_wb_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[2]' is connected directly to output port 'io_wb_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[1]' is connected directly to output port 'io_wb_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[0]' is connected directly to output port 'io_wb_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[31]' is connected directly to output port 'io_wb_info_bits_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[30]' is connected directly to output port 'io_wb_info_bits_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[29]' is connected directly to output port 'io_wb_info_bits_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[28]' is connected directly to output port 'io_wb_info_bits_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[27]' is connected directly to output port 'io_wb_info_bits_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[26]' is connected directly to output port 'io_wb_info_bits_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[25]' is connected directly to output port 'io_wb_info_bits_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[24]' is connected directly to output port 'io_wb_info_bits_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[23]' is connected directly to output port 'io_wb_info_bits_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[22]' is connected directly to output port 'io_wb_info_bits_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[21]' is connected directly to output port 'io_wb_info_bits_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[20]' is connected directly to output port 'io_wb_info_bits_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[19]' is connected directly to output port 'io_wb_info_bits_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[18]' is connected directly to output port 'io_wb_info_bits_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[17]' is connected directly to output port 'io_wb_info_bits_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[16]' is connected directly to output port 'io_wb_info_bits_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[15]' is connected directly to output port 'io_wb_info_bits_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[14]' is connected directly to output port 'io_wb_info_bits_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[13]' is connected directly to output port 'io_wb_info_bits_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[12]' is connected directly to output port 'io_wb_info_bits_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[11]' is connected directly to output port 'io_wb_info_bits_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[10]' is connected directly to output port 'io_wb_info_bits_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[9]' is connected directly to output port 'io_wb_info_bits_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[8]' is connected directly to output port 'io_wb_info_bits_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[7]' is connected directly to output port 'io_wb_info_bits_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[6]' is connected directly to output port 'io_wb_info_bits_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[5]' is connected directly to output port 'io_wb_info_bits_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[4]' is connected directly to output port 'io_wb_info_bits_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[3]' is connected directly to output port 'io_wb_info_bits_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[2]' is connected directly to output port 'io_wb_info_bits_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[1]' is connected directly to output port 'io_wb_info_bits_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[0]' is connected directly to output port 'io_wb_info_bits_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[4]' is connected directly to output port 'io_wb_info_bits_des_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[3]' is connected directly to output port 'io_wb_info_bits_des_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[2]' is connected directly to output port 'io_wb_info_bits_des_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[1]' is connected directly to output port 'io_wb_info_bits_des_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[0]' is connected directly to output port 'io_wb_info_bits_des_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[7]' is connected directly to output port 'io_axi_rw_req_bits_data_write[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[6]' is connected directly to output port 'io_axi_rw_req_bits_data_write[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[5]' is connected directly to output port 'io_axi_rw_req_bits_data_write[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[4]' is connected directly to output port 'io_axi_rw_req_bits_data_write[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[3]' is connected directly to output port 'io_axi_rw_req_bits_data_write[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[2]' is connected directly to output port 'io_axi_rw_req_bits_data_write[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[1]' is connected directly to output port 'io_axi_rw_req_bits_data_write[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[0]' is connected directly to output port 'io_axi_rw_req_bits_data_write[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[63]' is connected directly to output port 'io_wb_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[62]' is connected directly to output port 'io_wb_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[61]' is connected directly to output port 'io_wb_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[60]' is connected directly to output port 'io_wb_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[59]' is connected directly to output port 'io_wb_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[58]' is connected directly to output port 'io_wb_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[57]' is connected directly to output port 'io_wb_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[56]' is connected directly to output port 'io_wb_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[55]' is connected directly to output port 'io_wb_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[54]' is connected directly to output port 'io_wb_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[53]' is connected directly to output port 'io_wb_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[52]' is connected directly to output port 'io_wb_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[51]' is connected directly to output port 'io_wb_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[50]' is connected directly to output port 'io_wb_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[49]' is connected directly to output port 'io_wb_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[48]' is connected directly to output port 'io_wb_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[47]' is connected directly to output port 'io_wb_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[46]' is connected directly to output port 'io_wb_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[45]' is connected directly to output port 'io_wb_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[44]' is connected directly to output port 'io_wb_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[43]' is connected directly to output port 'io_wb_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[42]' is connected directly to output port 'io_wb_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[41]' is connected directly to output port 'io_wb_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[40]' is connected directly to output port 'io_wb_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[39]' is connected directly to output port 'io_wb_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[38]' is connected directly to output port 'io_wb_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[37]' is connected directly to output port 'io_wb_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[36]' is connected directly to output port 'io_wb_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[35]' is connected directly to output port 'io_wb_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[34]' is connected directly to output port 'io_wb_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[33]' is connected directly to output port 'io_wb_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[32]' is connected directly to output port 'io_wb_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[31]' is connected directly to output port 'io_wb_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[30]' is connected directly to output port 'io_wb_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[29]' is connected directly to output port 'io_wb_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[28]' is connected directly to output port 'io_wb_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[27]' is connected directly to output port 'io_wb_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[26]' is connected directly to output port 'io_wb_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[25]' is connected directly to output port 'io_wb_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[24]' is connected directly to output port 'io_wb_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[23]' is connected directly to output port 'io_wb_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[22]' is connected directly to output port 'io_wb_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[21]' is connected directly to output port 'io_wb_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[20]' is connected directly to output port 'io_wb_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[19]' is connected directly to output port 'io_wb_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[18]' is connected directly to output port 'io_wb_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[17]' is connected directly to output port 'io_wb_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[16]' is connected directly to output port 'io_wb_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[15]' is connected directly to output port 'io_wb_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[14]' is connected directly to output port 'io_wb_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[13]' is connected directly to output port 'io_wb_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[12]' is connected directly to output port 'io_wb_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[11]' is connected directly to output port 'io_wb_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[10]' is connected directly to output port 'io_wb_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[9]' is connected directly to output port 'io_wb_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[8]' is connected directly to output port 'io_wb_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[7]' is connected directly to output port 'io_wb_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[6]' is connected directly to output port 'io_wb_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[5]' is connected directly to output port 'io_wb_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[4]' is connected directly to output port 'io_wb_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[3]' is connected directly to output port 'io_wb_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[2]' is connected directly to output port 'io_wb_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[1]' is connected directly to output port 'io_wb_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[0]' is connected directly to output port 'io_wb_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[31]' is connected directly to output port 'io_wb_info_bits_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[30]' is connected directly to output port 'io_wb_info_bits_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[29]' is connected directly to output port 'io_wb_info_bits_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[28]' is connected directly to output port 'io_wb_info_bits_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[27]' is connected directly to output port 'io_wb_info_bits_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[26]' is connected directly to output port 'io_wb_info_bits_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[25]' is connected directly to output port 'io_wb_info_bits_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[24]' is connected directly to output port 'io_wb_info_bits_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[23]' is connected directly to output port 'io_wb_info_bits_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[22]' is connected directly to output port 'io_wb_info_bits_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[21]' is connected directly to output port 'io_wb_info_bits_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[20]' is connected directly to output port 'io_wb_info_bits_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[19]' is connected directly to output port 'io_wb_info_bits_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[18]' is connected directly to output port 'io_wb_info_bits_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[17]' is connected directly to output port 'io_wb_info_bits_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[16]' is connected directly to output port 'io_wb_info_bits_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[15]' is connected directly to output port 'io_wb_info_bits_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[14]' is connected directly to output port 'io_wb_info_bits_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[13]' is connected directly to output port 'io_wb_info_bits_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[12]' is connected directly to output port 'io_wb_info_bits_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[11]' is connected directly to output port 'io_wb_info_bits_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[10]' is connected directly to output port 'io_wb_info_bits_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[9]' is connected directly to output port 'io_wb_info_bits_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[8]' is connected directly to output port 'io_wb_info_bits_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[7]' is connected directly to output port 'io_wb_info_bits_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[6]' is connected directly to output port 'io_wb_info_bits_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[5]' is connected directly to output port 'io_wb_info_bits_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[4]' is connected directly to output port 'io_wb_info_bits_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[3]' is connected directly to output port 'io_wb_info_bits_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[2]' is connected directly to output port 'io_wb_info_bits_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[1]' is connected directly to output port 'io_wb_info_bits_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[0]' is connected directly to output port 'io_wb_info_bits_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_des_addr[4]' is connected directly to output port 'io_wb_info_bits_des_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_des_addr[3]' is connected directly to output port 'io_wb_info_bits_des_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_des_addr[2]' is connected directly to output port 'io_wb_info_bits_des_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_des_addr[1]' is connected directly to output port 'io_wb_info_bits_des_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_des_addr[0]' is connected directly to output port 'io_wb_info_bits_des_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_except_type[3]' is connected directly to output port 'io_wb_info_bits_except_type[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_except_type[2]' is connected directly to output port 'io_wb_info_bits_except_type[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_except_type[1]' is connected directly to output port 'io_wb_info_bits_except_type[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_except_type[0]' is connected directly to output port 'io_wb_info_bits_except_type[0]'. (LINT-29)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_awready'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arburst[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[4]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[5]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[6]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[7]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awburst[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[4]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[5]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[6]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_arburst[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_wlast'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[3]' is connected directly to output port 'io_axi_ar_bits_id[2]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[3]' is connected directly to output port 'io_axi_ar_bits_id[3]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[3]' is connected directly to output port 'io_axi_aw_bits_id[2]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[1]' is connected directly to output port 'io_axi_ar_bits_id[1]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[0]' is connected directly to output port 'io_axi_ar_bits_id[0]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[31]' is connected directly to output port 'io_axi_ar_bits_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[30]' is connected directly to output port 'io_axi_ar_bits_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[29]' is connected directly to output port 'io_axi_ar_bits_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[28]' is connected directly to output port 'io_axi_ar_bits_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[27]' is connected directly to output port 'io_axi_ar_bits_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[26]' is connected directly to output port 'io_axi_ar_bits_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[25]' is connected directly to output port 'io_axi_ar_bits_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[24]' is connected directly to output port 'io_axi_ar_bits_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[23]' is connected directly to output port 'io_axi_ar_bits_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[22]' is connected directly to output port 'io_axi_ar_bits_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[21]' is connected directly to output port 'io_axi_ar_bits_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[20]' is connected directly to output port 'io_axi_ar_bits_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[19]' is connected directly to output port 'io_axi_ar_bits_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[18]' is connected directly to output port 'io_axi_ar_bits_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[17]' is connected directly to output port 'io_axi_ar_bits_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[16]' is connected directly to output port 'io_axi_ar_bits_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[15]' is connected directly to output port 'io_axi_ar_bits_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[14]' is connected directly to output port 'io_axi_ar_bits_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[13]' is connected directly to output port 'io_axi_ar_bits_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[12]' is connected directly to output port 'io_axi_ar_bits_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[11]' is connected directly to output port 'io_axi_ar_bits_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[10]' is connected directly to output port 'io_axi_ar_bits_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[9]' is connected directly to output port 'io_axi_ar_bits_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[8]' is connected directly to output port 'io_axi_ar_bits_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[7]' is connected directly to output port 'io_axi_ar_bits_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[6]' is connected directly to output port 'io_axi_ar_bits_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[5]' is connected directly to output port 'io_axi_ar_bits_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[4]' is connected directly to output port 'io_axi_ar_bits_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[3]' is connected directly to output port 'io_axi_ar_bits_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[2]' is connected directly to output port 'io_axi_ar_bits_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[1]' is connected directly to output port 'io_axi_ar_bits_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[0]' is connected directly to output port 'io_axi_ar_bits_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_size[2]' is connected directly to output port 'io_axi_ar_bits_size[2]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_size[1]' is connected directly to output port 'io_axi_ar_bits_size[1]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_size[0]' is connected directly to output port 'io_axi_ar_bits_size[0]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[38]' is connected directly to output port 'io_pc[38]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[37]' is connected directly to output port 'io_pc[37]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[36]' is connected directly to output port 'io_pc[36]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[35]' is connected directly to output port 'io_pc[35]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[34]' is connected directly to output port 'io_pc[34]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[33]' is connected directly to output port 'io_pc[33]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[32]' is connected directly to output port 'io_pc[32]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[31]' is connected directly to output port 'io_pc[31]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[30]' is connected directly to output port 'io_pc[30]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[29]' is connected directly to output port 'io_pc[29]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[28]' is connected directly to output port 'io_pc[28]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[27]' is connected directly to output port 'io_pc[27]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[26]' is connected directly to output port 'io_pc[26]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[25]' is connected directly to output port 'io_pc[25]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[24]' is connected directly to output port 'io_pc[24]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[23]' is connected directly to output port 'io_pc[23]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[22]' is connected directly to output port 'io_pc[22]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[21]' is connected directly to output port 'io_pc[21]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[20]' is connected directly to output port 'io_pc[20]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[19]' is connected directly to output port 'io_pc[19]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[18]' is connected directly to output port 'io_pc[18]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[17]' is connected directly to output port 'io_pc[17]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[16]' is connected directly to output port 'io_pc[16]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[15]' is connected directly to output port 'io_pc[15]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[14]' is connected directly to output port 'io_pc[14]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[13]' is connected directly to output port 'io_pc[13]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[12]' is connected directly to output port 'io_pc[12]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[11]' is connected directly to output port 'io_pc[11]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[10]' is connected directly to output port 'io_pc[10]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[9]' is connected directly to output port 'io_pc[9]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[8]' is connected directly to output port 'io_pc[8]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[7]' is connected directly to output port 'io_pc[7]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[6]' is connected directly to output port 'io_pc[6]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[5]' is connected directly to output port 'io_pc[5]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[4]' is connected directly to output port 'io_pc[4]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[3]' is connected directly to output port 'io_pc[3]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[2]' is connected directly to output port 'io_pc[2]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[1]' is connected directly to output port 'io_pc[1]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[0]' is connected directly to output port 'io_pc[0]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[31]' is connected directly to output port 'io_decode_info_bits_csr_idx[11]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[30]' is connected directly to output port 'io_decode_info_bits_csr_idx[10]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[29]' is connected directly to output port 'io_decode_info_bits_csr_idx[9]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[28]' is connected directly to output port 'io_decode_info_bits_csr_idx[8]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[27]' is connected directly to output port 'io_decode_info_bits_csr_idx[7]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[26]' is connected directly to output port 'io_decode_info_bits_csr_idx[6]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[25]' is connected directly to output port 'io_decode_info_bits_csr_idx[5]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[24]' is connected directly to output port 'io_decode_info_bits_csr_idx[4]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[23]' is connected directly to output port 'io_decode_info_bits_csr_idx[3]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[22]' is connected directly to output port 'io_decode_info_bits_csr_idx[2]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[21]' is connected directly to output port 'io_decode_info_bits_csr_idx[1]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[20]' is connected directly to output port 'io_decode_info_bits_csr_idx[0]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[61]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[60]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[59]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[58]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[57]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[56]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[55]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[54]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[53]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[52]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[51]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[50]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[49]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[48]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[47]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[46]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[45]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[44]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[43]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[42]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[41]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[40]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[39]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[38]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[37]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[36]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[35]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[34]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[33]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[32]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[31]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[30]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[29]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[28]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[27]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[26]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[25]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[24]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[23]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[22]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[21]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[20]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[19]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[18]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[17]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[16]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[15]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[14]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[13]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[12]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[11]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[10]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[9]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[8]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[7]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[6]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[5]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[4]'. (LINT-31)
Warning: In design 'ysyx_210703_Bju', output port 'io_wb_info_valid' is connected directly to output port 'io_redirect_info_valid'. (LINT-31)
Warning: In design 'ysyx_210703_Lsu', output port 'io_axi_rw_req_bits_is_write' is connected directly to output port 'is_st_0'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_wlast' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_ar_bits_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_ar_bits_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_CoreArbiter2to1', output port 'io_core_slave_0_req_bits_id[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_Lsu', output port 'io_axi_rw_req_bits_size[2]' is connected directly to 'logic 0'. (LINT-52)
1
