<profile>

<section name = "Vitis HLS Report for 'getTanh'" level="0">
<item name = "Date">Sun Jun 23 03:38:34 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">getTanh</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p-fsvh2104-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.353 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">46011, 46011, 0.230 ms, 0.230 ms, 46012, 46012, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160">getTanh_Pipeline_VITIS_LOOP_27_1, 46004, 46004, 0.230 ms, 0.230 ms, 46004, 46004, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 10, 4168, 6460, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 117, -</column>
<column name="Register">-, -, 361, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, 1, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160">getTanh_Pipeline_VITIS_LOOP_27_1, 0, 10, 4168, 6460, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="atanh_address0">37, 7, 4, 28</column>
<column name="atanh_address1">31, 6, 4, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="atanh_load_10_reg_292">32, 0, 32, 0</column>
<column name="atanh_load_1_reg_207">32, 0, 32, 0</column>
<column name="atanh_load_2_reg_212">32, 0, 32, 0</column>
<column name="atanh_load_3_reg_227">32, 0, 32, 0</column>
<column name="atanh_load_4_reg_232">32, 0, 32, 0</column>
<column name="atanh_load_5_reg_247">32, 0, 32, 0</column>
<column name="atanh_load_6_reg_252">32, 0, 32, 0</column>
<column name="atanh_load_7_reg_267">32, 0, 32, 0</column>
<column name="atanh_load_8_reg_272">32, 0, 32, 0</column>
<column name="atanh_load_9_reg_287">32, 0, 32, 0</column>
<column name="atanh_load_reg_192">32, 0, 32, 0</column>
<column name="grp_getTanh_Pipeline_VITIS_LOOP_27_1_fu_160_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, getTanh, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, getTanh, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, getTanh, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, getTanh, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, getTanh, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, getTanh, return value</column>
<column name="A_address0">out, 10, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_we0">out, 1, ap_memory, A, array</column>
<column name="A_d0">out, 32, ap_memory, A, array</column>
<column name="A_q0">in, 32, ap_memory, A, array</column>
<column name="addr_in_address0">out, 10, ap_memory, addr_in, array</column>
<column name="addr_in_ce0">out, 1, ap_memory, addr_in, array</column>
<column name="addr_in_q0">in, 32, ap_memory, addr_in, array</column>
<column name="addr_out_address0">out, 10, ap_memory, addr_out, array</column>
<column name="addr_out_ce0">out, 1, ap_memory, addr_out, array</column>
<column name="addr_out_q0">in, 32, ap_memory, addr_out, array</column>
<column name="atanh_address0">out, 4, ap_memory, atanh, array</column>
<column name="atanh_ce0">out, 1, ap_memory, atanh, array</column>
<column name="atanh_q0">in, 32, ap_memory, atanh, array</column>
<column name="atanh_address1">out, 4, ap_memory, atanh, array</column>
<column name="atanh_ce1">out, 1, ap_memory, atanh, array</column>
<column name="atanh_q1">in, 32, ap_memory, atanh, array</column>
<column name="sinh_address0">out, 3, ap_memory, sinh, array</column>
<column name="sinh_ce0">out, 1, ap_memory, sinh, array</column>
<column name="sinh_q0">in, 32, ap_memory, sinh, array</column>
<column name="cosh_address0">out, 3, ap_memory, cosh, array</column>
<column name="cosh_ce0">out, 1, ap_memory, cosh, array</column>
<column name="cosh_q0">in, 32, ap_memory, cosh, array</column>
</table>
</item>
</section>
</profile>
