$comment
	File created using the following command:
		vcd file alu_1_bit.msim.vcd -direction
$end
$date
	Sun Jun 05 23:50:08 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu_1_bit_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " ainvert $end
$var wire 1 # b $end
$var wire 1 $ binvert $end
$var wire 1 % CarryIn $end
$var wire 1 & CarryOut $end
$var wire 1 ' operation [1] $end
$var wire 1 ( operation [0] $end
$var wire 1 ) Result $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var wire 1 - devoe $end
$var wire 1 . devclrn $end
$var wire 1 / devpor $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_devclrn $end
$var wire 1 2 ww_devpor $end
$var wire 1 3 ww_a $end
$var wire 1 4 ww_b $end
$var wire 1 5 ww_CarryIn $end
$var wire 1 6 ww_operation [1] $end
$var wire 1 7 ww_operation [0] $end
$var wire 1 8 ww_ainvert $end
$var wire 1 9 ww_binvert $end
$var wire 1 : ww_Result $end
$var wire 1 ; ww_CarryOut $end
$var wire 1 < \a~combout\ $end
$var wire 1 = \b~combout\ $end
$var wire 1 > \u0|outAND~combout\ $end
$var wire 1 ? \CarryIn~combout\ $end
$var wire 1 @ \u3|CarryOut~0_combout\ $end
$var wire 1 A \u0|ALT_INV_outAND~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
1$
0%
0&
1)
0*
1+
x,
1-
1.
1/
10
11
12
03
04
05
18
19
1:
0;
0<
0=
0>
0?
0@
1A
0'
1(
06
17
$end
#15000
1#
14
1=
1>
1@
0A
1;
0:
1&
0)
#30000
0#
1!
04
13
1<
0=
0@
0;
0&
#45000
1#
14
1=
#60000
0#
0!
04
03
0<
0=
0>
1A
1:
1)
#75000
1#
14
1=
1>
1@
0A
1;
0:
1&
0)
#90000
0#
1!
04
13
1<
0=
0@
0;
0&
#105000
1#
14
1=
#120000
0#
0!
0(
04
03
07
0<
0=
0>
1A
1:
1)
#135000
1#
14
1=
1>
1@
0A
1;
0:
1&
0)
#150000
0#
1!
04
13
1<
0=
0@
0;
0&
#165000
1#
14
1=
#180000
0#
0!
04
03
0<
0=
0>
1A
1:
1)
#195000
1#
14
1=
1>
1@
0A
1;
0:
1&
0)
#210000
0#
1!
04
13
1<
0=
0@
0;
0&
#225000
1#
14
1=
#240000
0#
0!
1(
0"
0$
1'
04
03
17
16
08
09
0<
0=
0>
1A
1:
1)
#255000
1#
14
1=
1>
1@
0A
1;
0:
1&
0)
#270000
0#
1!
04
13
1<
0=
0@
0;
0&
#285000
1#
14
1=
#300000
0#
0!
04
03
0<
0=
0>
1A
1:
1)
#315000
1#
14
1=
1>
1@
0A
1;
0:
1&
0)
#330000
0#
1!
04
13
1<
0=
0@
0;
0&
#345000
1#
14
1=
#360000
