###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID eecs2420p06.engin.umich.edu)
#  Generated on:      Fri Mar 24 00:08:11 2023
#  Design:            PE_top
#  Command:           report_timing > ${REPORT_PATH}/final_hold_timing.rpt
###############################################################
Path 1: MET Hold Check with Pin buff_mult_arr0/clk_r_REG82_S1/CK 
Endpoint:   buff_mult_arr0/clk_r_REG82_S1/D (v) checked with  leading edge of 
'clk'
Beginpoint: pe_in_pk_PE_state__1_           (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.110
  Arrival Time                  0.202
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.012
     = Beginpoint Arrival Time            0.112
     +--------------------------------------------------------------------------------------------------+ 
     |           Instance            |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                               |                         |           |       |  Time   |   Time   | 
     |-------------------------------+-------------------------+-----------+-------+---------+----------| 
     |                               | pe_in_pk_PE_state__1_ v |           |       |   0.112 |    0.020 | 
     | buff_mult_arr0/U13            | AN v -> Y v             | NOR2BX1TR | 0.090 |   0.202 |    0.110 | 
     | buff_mult_arr0/clk_r_REG82_S1 | D v                     | DFFQX1TR  | 0.000 |   0.202 |    0.110 | 
     +--------------------------------------------------------------------------------------------------+ 

