$comment
	File created using the following command:
		vcd file ula.msim.vcd -direction
$end
$date
	Fri Jun 22 23:23:32 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ula_vlg_vec_tst $end
$var reg 8 ! a [7:0] $end
$var reg 8 " b [7:0] $end
$var reg 3 # s [2:0] $end
$var wire 1 $ saidaUla [7] $end
$var wire 1 % saidaUla [6] $end
$var wire 1 & saidaUla [5] $end
$var wire 1 ' saidaUla [4] $end
$var wire 1 ( saidaUla [3] $end
$var wire 1 ) saidaUla [2] $end
$var wire 1 * saidaUla [1] $end
$var wire 1 + saidaUla [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 s[2]~input_o $end
$var wire 1 4 b[6]~input_o $end
$var wire 1 5 a[6]~input_o $end
$var wire 1 6 inst|subAmenosB7|ou1~0_combout $end
$var wire 1 7 s[1]~input_o $end
$var wire 1 8 inst28|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0_combout $end
$var wire 1 9 a[7]~input_o $end
$var wire 1 : s[0]~input_o $end
$var wire 1 ; b[7]~input_o $end
$var wire 1 < inst28|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~4_combout $end
$var wire 1 = b[5]~input_o $end
$var wire 1 > b[3]~input_o $end
$var wire 1 ? b[2]~input_o $end
$var wire 1 @ a[0]~input_o $end
$var wire 1 A b[1]~input_o $end
$var wire 1 B a[1]~input_o $end
$var wire 1 C b[0]~input_o $end
$var wire 1 D a[2]~input_o $end
$var wire 1 E inst15|subBmenosA3|ou2~0_combout $end
$var wire 1 F b[4]~input_o $end
$var wire 1 G a[4]~input_o $end
$var wire 1 H a[3]~input_o $end
$var wire 1 I inst15|subBmenosA5|ou2~0_combout $end
$var wire 1 J a[5]~input_o $end
$var wire 1 K inst28|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~5_combout $end
$var wire 1 L inst28|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1_combout $end
$var wire 1 M inst28|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2_combout $end
$var wire 1 N inst28|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~3_combout $end
$var wire 1 O inst14|somador6|ou1~0_combout $end
$var wire 1 P inst14|somador3|ou2~0_combout $end
$var wire 1 Q inst14|somador6|ou2~0_combout $end
$var wire 1 R inst14|somador6|ou2~1_combout $end
$var wire 1 S inst28|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~6_combout $end
$var wire 1 T inst|subAmenosB6|ou1~0_combout $end
$var wire 1 U inst|subAmenosB3|ou2~0_combout $end
$var wire 1 V inst15|subBmenosA6|ou1~0_combout $end
$var wire 1 W inst|subAmenosB6|ou2~0_combout $end
$var wire 1 X inst28|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~7_combout $end
$var wire 1 Y inst28|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~8_combout $end
$var wire 1 Z inst15|subBmenosA6|ou2~0_combout $end
$var wire 1 [ inst|subAmenosB5|ou2~0_combout $end
$var wire 1 \ inst14|somador5|ou2~0_combout $end
$var wire 1 ] inst28|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0_combout $end
$var wire 1 ^ inst28|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1_combout $end
$var wire 1 _ inst28|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0_combout $end
$var wire 1 ` inst28|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1_combout $end
$var wire 1 a inst15|subBmenosA4|ou2~0_combout $end
$var wire 1 b inst28|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0_combout $end
$var wire 1 c inst28|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~1_combout $end
$var wire 1 d inst28|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0_combout $end
$var wire 1 e inst28|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~1_combout $end
$var wire 1 f inst15|subBmenosA2|ou2~0_combout $end
$var wire 1 g inst28|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0_combout $end
$var wire 1 h inst28|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~1_combout $end
$var wire 1 i inst28|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0_combout $end
$var wire 1 j inst28|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1_combout $end
$var wire 1 k inst28|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
b0 #
0+
0*
0)
0(
0'
0&
0%
0$
0,
1-
x.
1/
10
11
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
1I
0J
0K
0L
0M
0N
0O
0P
1Q
0R
0S
0T
0U
0V
1W
1X
0Y
1Z
1[
0\
0]
0^
0_
0`
1a
0b
0c
0d
0e
1f
0g
0h
0i
0j
0k
$end
#500
b1 !
1@
1U
1k
1+
0[
0W
0X
#1000
b0 !
0@
0U
0k
0+
1[
1W
1X
#1500
b1 !
1@
1U
1k
1+
0[
0W
0X
#2000
b0 !
0@
0U
0k
0+
1[
1W
1X
#2500
b1 !
1@
1U
1k
1+
0[
0W
0X
#3000
b0 !
0@
0U
0k
0+
1[
1W
1X
#3500
b1 !
1@
1U
1k
1+
0[
0W
0X
#4000
b0 !
0@
0U
0k
0+
1[
1W
1X
#4500
b1 !
1@
1U
1k
1+
0[
0W
0X
#5000
b0 !
0@
0U
0k
0+
1[
1W
1X
#5500
b1 !
1@
1U
1k
1+
0[
0W
0X
#6000
b0 !
0@
0U
0k
0+
1[
1W
1X
#6500
b1 !
1@
1U
1k
1+
0[
0W
0X
#7000
b0 !
0@
0U
0k
0+
1[
1W
1X
#7500
b1 !
1@
1U
1k
1+
0[
0W
0X
#8000
b0 !
0@
0U
0k
0+
1[
1W
1X
#8500
b1 !
1@
1U
1k
1+
0[
0W
0X
#9000
b0 !
0@
0U
0k
0+
1[
1W
1X
#9500
b1 !
1@
1U
1k
1+
0[
0W
0X
#10000
