use pgl_defs,pgl20h_defs;
structure arch_nl connect_sharedIO of PGL20H
{
  //shared IO site [0,66],[0,67],[0,68],[0,70:76],[0,78:83],[0,84],[0,86:91]

  int sx_ccs = CCS_TILE_X * NUM_GRID_X ;
  int sy_ccs = CCS_TILE_Y * NUM_GRID_Y ;
  
  int sx_dll = 6;
  int sy_dll = (NUM_REGION-1) * ((NUM_TILES_REGION-1)*NUM_GRID_Y+NUM_GRID_WLSR_Y) + (MID_TILE_REGION-1) * NUM_GRID_Y;
  int sx = IOB2_TILE_X * NUM_GRID_X ;
  int sy = IOB2_TILE_Y * NUM_TILE_Y ;

  connect
    (

      <pin DIN[0] of <device CCS_TILE @[sx_ccs,sy_ccs]>>     => <wire CCS_DIN[0] of <device IOB2_TILE @[sx,sy]>>,
      <pin DIN[1] of <device CCS_TILE @[sx_ccs,sy_ccs]>>     => <wire CCS_DIN[1] of <device IOB2_TILE @[sx,sy]>>,
      <pin DIN[2] of <device CCS_TILE @[sx_ccs,sy_ccs]>>     => <wire CCS_DIN[2] of <device IOB2_TILE @[sx,sy]>>,
      <pin DIN[3] of <device CCS_TILE @[sx_ccs,sy_ccs]>>     => <wire CCS_DIN[3] of <device IOB2_TILE @[sx,sy]>>,
      <pin DIN[4] of <device CCS_TILE @[sx_ccs,sy_ccs]>>     => <wire CCS_DIN[4] of <device IOB2_TILE @[sx,sy]>>,
      <pin DIN[5] of <device CCS_TILE @[sx_ccs,sy_ccs]>>     => <wire CCS_DIN[5] of <device IOB2_TILE @[sx,sy]>>,
      <pin DIN[6] of <device CCS_TILE @[sx_ccs,sy_ccs]>>     => <wire CCS_DIN[6] of <device IOB2_TILE @[sx,sy]>>,
      <pin DIN[7] of <device CCS_TILE @[sx_ccs,sy_ccs]>>     => <wire CCS_DIN[7] of <device IOB2_TILE @[sx,sy]>>,
      <pin DIN[8] of <device CCS_TILE @[sx_ccs,sy_ccs]>>     => <wire CCS_DIN[8] of <device IOB2_TILE @[sx,sy]>>,
      <pin DIN[9] of <device CCS_TILE @[sx_ccs,sy_ccs]>>     => <wire CCS_DIN[9] of <device IOB2_TILE @[sx,sy]>>,
      <pin DIN[10] of <device CCS_TILE @[sx_ccs,sy_ccs]>>    => <wire CCS_DIN[10] of <device IOB2_TILE @[sx,sy]>>,
      <pin DIN[11] of <device CCS_TILE @[sx_ccs,sy_ccs]>>    => <wire CCS_DIN[11] of <device IOB2_TILE @[sx,sy]>>,
      <pin DIN[12] of <device CCS_TILE @[sx_ccs,sy_ccs]>>    => <wire CCS_DIN[12] of <device IOB2_TILE @[sx,sy]>>,
      <pin DIN[13] of <device CCS_TILE @[sx_ccs,sy_ccs]>>    => <wire CCS_DIN[13] of <device IOB2_TILE @[sx,sy]>>,
      <pin DIN[14] of <device CCS_TILE @[sx_ccs,sy_ccs]>>    => <wire CCS_DIN[14] of <device IOB2_TILE @[sx,sy]>>,
      <pin DIN[15] of <device CCS_TILE @[sx_ccs,sy_ccs]>>    => <wire CCS_DIN[15] of <device IOB2_TILE @[sx,sy]>>,

      <pin CS_N   of <device CCS_TILE @[sx_ccs,sy_ccs]>>      => <wire CS_N   of <device IOB2_TILE @[sx,sy]>>,
      <pin SCLK   of <device CCS_TILE @[sx_ccs,sy_ccs]>>      => <wire SCLK   of <device IOB2_TILE @[sx,sy]>>,
      <pin INIT_N of <device CCS_TILE @[sx_ccs,sy_ccs]>>      => <wire INIT_N of <device IOB2_TILE @[sx,sy]>>,
      <pin MODE[0] of <device CCS_TILE @[sx_ccs,sy_ccs]>>      => <wire M[0] of <device IOB2_TILE @[sx,sy]>>,
      <pin MODE[1] of <device CCS_TILE @[sx_ccs,sy_ccs]>>      => <wire M[1] of <device IOB2_TILE @[sx,sy]>>,
      <pin RDWR_N of <device CCS_TILE @[sx_ccs,sy_ccs]>>    => <wire RDWR_N of <device IOB2_TILE @[sx,sy]>>
    );




};//end of structure arch_nl connect_sharedIO of PGL20H
