Release 14.3 Drc P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Sun Sep 22 17:20:30 2013

drc -z AC97.ncd AC97.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net link/cs_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
