module testbench(); 

timeunit 10ns; 
timeprecision 1ns; 

	logic [15:0] S;
	logic	Clk, Reset, Run, Continue;
	logic [11:0] LED;
	logic [6:0] HEX0, HEX1, HEX2, HEX3;
	logic CE, UB, LB, OE, WE;
	logic [19:0] ADDR;
	wire [15:0] Data;

	slc3_tb processor(.*); 

	always begin:
	#1 Clk = ~Clk; 
	end

	initial begin: 
		Clk = 0; 
	end

	initial begin:

	Reset = 0 ; 
	Run = 1; 
	Continue = 0; 
	Data = 4'h0; 

	end

endmodule 