INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joshi/VerilogProjects/dual_port_RAM/dual_port_RAM.srcs/sources_1/new/dual_port_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joshi/VerilogProjects/dual_port_RAM/dual_port_RAM.srcs/sim_1/new/dual_port_RAM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_RAM_tb
