# Generated by Yosys 0.55 (git sha1 60f126cd0, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3) 


.model top 

.inputs input_stream_3_dout~55 input_stream_3_dout~54 input_stream_3_dout~50 input_stream_3_dout~51 input_stream_3_dout~52 \
 input_stream_3_dout~53 input_stream_peek_0_dout~1 input_stream_peek_0_dout~0 input_stream_3_empty_n input_stream_3_dout~64 \
 input_stream_3_dout~63 input_stream_peek_0_dout~2 input_stream_peek_0_dout~3 input_stream_peek_0_dout~4 \
 input_stream_peek_0_dout~5 input_stream_peek_0_dout~6 input_stream_peek_0_dout~7 input_stream_peek_0_dout~8 \
 input_stream_peek_0_dout~9 input_stream_peek_0_dout~10 input_stream_peek_0_dout~11 input_stream_3_dout~62 \
 input_stream_3_dout~61 input_stream_3_dout~60 input_stream_3_dout~59 input_stream_3_dout~58 input_stream_3_dout~57 \
 input_stream_3_dout~56 ap_start reset clk output_stream_peek_3~63 output_stream_peek_3~62 output_stream_peek_3~61 \
 output_stream_peek_3~60 output_stream_peek_3~59 output_stream_peek_3~58 output_stream_peek_3~57 output_stream_peek_3~56 \
 output_stream_peek_3~55 output_stream_peek_3~54 output_stream_peek_3~53 output_stream_peek_3~52 output_stream_peek_3~51 \
 output_stream_peek_3~50 output_stream_peek_3~49 output_stream_peek_3~48 output_stream_peek_3~47 output_stream_peek_3~46 \
 output_stream_peek_3~45 output_stream_peek_3~44 output_stream_peek_3~43 output_stream_peek_3~42 output_stream_peek_3~41 \
 output_stream_peek_3~40 output_stream_peek_3~39 output_stream_peek_3~38 output_stream_peek_3~37 output_stream_peek_3~36 \
 output_stream_peek_3~35 output_stream_peek_3~34 output_stream_peek_3~33 output_stream_peek_3~32 output_stream_peek_3~31 \
 output_stream_peek_3~30 output_stream_peek_3~29 output_stream_peek_3~28 output_stream_peek_3~27 output_stream_peek_3~26 \
 output_stream_peek_3~25 output_stream_peek_3~24 input_stream_peek_0_dout~32 input_stream_peek_0_dout~31 \
 input_stream_peek_0_dout~30 input_stream_peek_0_dout~29 input_stream_peek_0_dout~28 input_stream_peek_0_dout~27 \
 input_stream_peek_0_dout~26 input_stream_peek_0_dout~25 input_stream_peek_0_dout~24 input_stream_peek_0_dout~23 \
 input_stream_peek_0_dout~22 input_stream_peek_0_dout~21 input_stream_peek_0_dout~20 input_stream_peek_0_dout~19 \
 input_stream_peek_0_dout~18 stage~4 stage~3 stage~2 stage~1 stage~0 input_stream_0_dout~37 input_stream_0_dout~36 \
 output_stream_peek_3~64 input_stream_peek_3_dout~26 input_stream_peek_3_dout~25 input_stream_peek_3_dout~24 \
 input_stream_peek_3_dout~23 input_stream_peek_3_dout~22 input_stream_peek_3_dout~21 input_stream_peek_3_dout~20 \
 input_stream_peek_3_dout~19 output_stream_peek_1~39 output_stream_peek_1~38 output_stream_peek_1~37 output_stream_peek_1~36 \
 output_stream_peek_1~35 stage~5 stage~6 stage~7 stage~8 stage~9 stage~10 stage~11 stage~12 stage~13 stage~14 stage~15 \
 stage~16 stage~17 stage~18 stage~19 stage~20 stage~21 stage~22 stage~23 stage~24 stage~25 stage~26 stage~27 stage~28 stage~29 \
 stage~30 stage~31 input_stream_0_dout~0 input_stream_0_dout~1 input_stream_0_dout~2 input_stream_0_dout~3 \
 input_stream_0_dout~4 input_stream_0_dout~5 input_stream_0_dout~6 input_stream_0_dout~7 input_stream_0_dout~8 \
 input_stream_0_dout~9 input_stream_0_dout~10 input_stream_0_dout~11 input_stream_0_dout~12 input_stream_0_dout~13 \
 input_stream_0_dout~14 input_stream_0_dout~15 input_stream_0_dout~16 input_stream_0_dout~17 input_stream_0_dout~18 \
 input_stream_0_dout~19 input_stream_0_dout~20 input_stream_0_dout~21 input_stream_0_dout~22 input_stream_0_dout~23 \
 input_stream_0_dout~24 input_stream_0_dout~25 input_stream_0_dout~26 input_stream_0_dout~27 input_stream_0_dout~28 \
 input_stream_0_dout~29 input_stream_0_dout~30 input_stream_0_dout~31 input_stream_0_dout~32 input_stream_0_dout~33 \
 input_stream_0_dout~34 input_stream_0_dout~35 input_stream_peek_0_dout~33 input_stream_peek_0_dout~34 \
 input_stream_peek_0_dout~35 input_stream_peek_0_dout~36 input_stream_peek_0_dout~37 input_stream_peek_0_dout~38 \
 input_stream_peek_0_dout~39 input_stream_peek_0_dout~40 input_stream_peek_0_dout~41 input_stream_peek_0_dout~42 \
 input_stream_peek_0_dout~43 input_stream_peek_0_dout~44 input_stream_peek_0_dout~45 input_stream_peek_0_dout~46 \
 input_stream_peek_0_dout~47 input_stream_peek_0_dout~48 input_stream_peek_0_dout~49 input_stream_peek_0_dout~50 \
 input_stream_peek_0_dout~51 input_stream_peek_0_dout~52 input_stream_peek_0_dout~53 input_stream_peek_0_dout~54 \
 input_stream_peek_0_dout~55 input_stream_peek_0_dout~56 input_stream_peek_0_dout~57 input_stream_peek_0_dout~58 \
 input_stream_peek_0_dout~59 input_stream_peek_0_dout~60 input_stream_peek_0_dout~61 input_stream_peek_0_dout~62 \
 input_stream_peek_0_dout~63 input_stream_peek_0_dout~64 input_stream_peek_0_empty_n input_stream_peek_1_dout~0 \
 input_stream_peek_1_dout~1 input_stream_peek_1_dout~2 input_stream_peek_1_dout~3 input_stream_peek_1_dout~4 \
 input_stream_peek_1_dout~5 input_stream_peek_1_dout~6 input_stream_peek_1_dout~7 input_stream_peek_1_dout~8 \
 input_stream_peek_1_dout~9 input_stream_peek_1_dout~10 input_stream_peek_1_dout~11 input_stream_peek_1_dout~12 \
 input_stream_peek_1_dout~13 input_stream_peek_1_dout~14 input_stream_peek_1_dout~15 input_stream_peek_1_dout~16 \
 input_stream_peek_1_dout~17 input_stream_peek_1_dout~18 input_stream_peek_1_dout~19 input_stream_peek_1_dout~20 \
 input_stream_peek_1_dout~21 input_stream_peek_1_dout~22 input_stream_peek_1_dout~23 input_stream_peek_1_dout~24 \
 input_stream_peek_1_dout~25 input_stream_peek_1_dout~26 input_stream_peek_1_dout~27 input_stream_peek_1_dout~28 \
 input_stream_peek_1_dout~29 input_stream_peek_1_dout~30 input_stream_peek_1_dout~31 input_stream_peek_1_dout~32 \
 input_stream_peek_1_dout~33 input_stream_peek_1_dout~34 input_stream_peek_1_dout~35 input_stream_peek_1_dout~36 \
 input_stream_peek_1_dout~37 input_stream_peek_1_dout~38 input_stream_peek_1_dout~39 input_stream_peek_1_dout~40 \
 input_stream_peek_1_dout~41 input_stream_peek_1_dout~42 input_stream_peek_1_dout~43 input_stream_peek_1_dout~44 \
 input_stream_peek_1_dout~45 input_stream_peek_1_dout~46 input_stream_peek_1_dout~47 input_stream_peek_1_dout~48 \
 input_stream_peek_1_dout~49 input_stream_peek_1_dout~50 input_stream_peek_1_dout~51 input_stream_peek_1_dout~52 \
 input_stream_peek_1_dout~53 input_stream_peek_1_dout~54 input_stream_peek_1_dout~55 input_stream_peek_1_dout~56 \
 input_stream_peek_1_dout~57 input_stream_peek_1_dout~58 input_stream_peek_1_dout~59 input_stream_peek_1_dout~60 \
 input_stream_peek_1_dout~61 input_stream_peek_1_dout~62 input_stream_peek_1_dout~63 input_stream_peek_1_dout~64 \
 input_stream_peek_1_empty_n input_stream_peek_2_dout~0 input_stream_peek_2_dout~1 input_stream_peek_2_dout~2 \
 input_stream_peek_2_dout~3 input_stream_peek_2_dout~4 input_stream_peek_2_dout~5 input_stream_peek_2_dout~6 \
 input_stream_peek_2_dout~7 input_stream_peek_2_dout~8 input_stream_peek_2_dout~9 input_stream_peek_2_dout~10 \
 input_stream_peek_2_dout~11 input_stream_peek_2_dout~12 input_stream_peek_2_dout~13 input_stream_peek_2_dout~14 \
 input_stream_peek_2_dout~15 input_stream_peek_2_dout~16 input_stream_peek_2_dout~17 input_stream_peek_2_dout~18 \
 input_stream_peek_2_dout~19 input_stream_peek_2_dout~20 input_stream_peek_2_dout~21 input_stream_peek_2_dout~22 \
 input_stream_peek_2_dout~23 input_stream_peek_2_dout~24 input_stream_peek_2_dout~25 input_stream_peek_2_dout~26 \
 input_stream_peek_2_dout~27 input_stream_peek_2_dout~28 input_stream_peek_2_dout~29 input_stream_peek_2_dout~30 \
 input_stream_peek_2_dout~31 input_stream_peek_2_dout~32 input_stream_peek_2_dout~33 input_stream_peek_2_dout~34 \
 input_stream_peek_2_dout~35 input_stream_peek_2_dout~36 input_stream_peek_2_dout~37 input_stream_peek_2_dout~38 \
 input_stream_peek_2_dout~39 input_stream_peek_2_dout~40 input_stream_peek_2_dout~41 input_stream_peek_2_dout~42 \
 input_stream_peek_2_dout~43 input_stream_peek_2_dout~44 input_stream_peek_2_dout~45 input_stream_peek_2_dout~46 \
 input_stream_peek_2_dout~47 input_stream_peek_2_dout~48 input_stream_peek_2_dout~49 input_stream_peek_2_dout~50 \
 input_stream_peek_2_dout~51 input_stream_peek_2_dout~52 input_stream_peek_2_dout~53 input_stream_peek_2_dout~54 \
 input_stream_peek_2_dout~55 input_stream_peek_2_dout~56 input_stream_peek_2_dout~57 input_stream_peek_2_dout~58 \
 input_stream_peek_2_dout~59 input_stream_peek_2_dout~60 input_stream_peek_2_dout~61 input_stream_peek_2_dout~62 \
 input_stream_peek_2_dout~63 input_stream_peek_2_dout~64 input_stream_peek_2_empty_n input_stream_peek_3_dout~0 \
 input_stream_peek_3_dout~1 input_stream_peek_3_dout~2 input_stream_peek_3_dout~3 input_stream_peek_3_dout~4 \
 input_stream_peek_3_dout~5 input_stream_peek_3_dout~6 input_stream_peek_3_dout~7 input_stream_peek_3_dout~8 \
 input_stream_peek_3_dout~9 input_stream_peek_3_dout~10 input_stream_peek_3_dout~11 input_stream_peek_3_dout~12 \
 input_stream_peek_3_dout~13 input_stream_peek_3_dout~14 input_stream_peek_3_dout~15 input_stream_peek_3_dout~16 \
 input_stream_peek_3_dout~17 input_stream_peek_3_dout~18 input_stream_peek_3_dout~27 input_stream_peek_3_dout~28 \
 input_stream_peek_3_dout~29 input_stream_peek_3_dout~30 input_stream_peek_3_dout~31 input_stream_peek_3_dout~32 \
 input_stream_peek_3_dout~33 input_stream_peek_3_dout~34 input_stream_peek_3_dout~35 input_stream_peek_3_dout~36 \
 input_stream_peek_3_dout~37 input_stream_peek_3_dout~38 input_stream_peek_3_dout~39 input_stream_peek_3_dout~40 \
 input_stream_peek_3_dout~41 input_stream_peek_3_dout~42 input_stream_peek_3_dout~43 input_stream_peek_3_dout~44 \
 input_stream_peek_3_dout~45 input_stream_peek_3_dout~46 input_stream_peek_3_dout~47 input_stream_peek_3_dout~48 \
 input_stream_peek_3_dout~49 input_stream_peek_3_dout~50 input_stream_peek_3_dout~51 input_stream_peek_3_dout~52 \
 input_stream_peek_3_dout~53 input_stream_peek_3_dout~54 input_stream_peek_3_dout~55 input_stream_peek_3_dout~56 \
 input_stream_peek_3_dout~57 input_stream_peek_3_dout~58 input_stream_peek_3_dout~59 input_stream_peek_3_dout~60 \
 input_stream_peek_3_dout~61 input_stream_peek_3_dout~62 input_stream_peek_3_dout~63 input_stream_peek_3_dout~64 \
 input_stream_peek_3_empty_n output_stream_0_full_n output_stream_1_full_n output_stream_2_full_n output_stream_3_full_n \
 output_stream_peek_0~0 output_stream_peek_0~1 output_stream_peek_0~2 output_stream_peek_0~3 output_stream_peek_0~4 \
 output_stream_peek_0~5 output_stream_peek_0~6 output_stream_peek_0~7 output_stream_peek_0~8 output_stream_peek_0~9 \
 output_stream_peek_0~10 output_stream_peek_0~11 output_stream_peek_0~12 output_stream_peek_0~13 output_stream_peek_0~14 \
 output_stream_peek_0~15 output_stream_peek_0~16 output_stream_peek_0~17 output_stream_peek_0~18 output_stream_peek_0~19 \
 output_stream_peek_0~20 output_stream_peek_0~21 output_stream_peek_0~22 output_stream_peek_0~23 output_stream_peek_0~24 \
 output_stream_peek_0~25 output_stream_peek_0~26 output_stream_peek_0~27 output_stream_peek_0~28 output_stream_peek_0~29 \
 output_stream_peek_0~30 output_stream_peek_0~31 output_stream_peek_0~32 output_stream_peek_0~33 output_stream_peek_0~34 \
 output_stream_peek_0~35 output_stream_peek_0~36 output_stream_peek_0~37 output_stream_peek_0~38 output_stream_peek_0~39 \
 output_stream_peek_0~40 output_stream_peek_0~41 output_stream_peek_0~42 output_stream_peek_0~43 output_stream_peek_0~44 \
 output_stream_peek_0~45 output_stream_peek_0~46 output_stream_peek_0~47 output_stream_peek_0~48 output_stream_peek_0~49 \
 output_stream_peek_0~50 output_stream_peek_0~51 output_stream_peek_0~52 output_stream_peek_0~53 output_stream_peek_0~54 \
 output_stream_peek_0~55 output_stream_peek_0~56 output_stream_peek_0~57 output_stream_peek_0~58 output_stream_peek_0~59 \
 output_stream_peek_0~60 output_stream_peek_0~61 output_stream_peek_0~62 output_stream_peek_0~63 output_stream_peek_0~64 \
 output_stream_peek_1~0 output_stream_peek_1~1 output_stream_peek_1~2 output_stream_peek_1~3 output_stream_peek_1~4 \
 output_stream_peek_1~5 output_stream_peek_1~6 output_stream_peek_1~7 output_stream_peek_1~8 output_stream_peek_1~9 \
 output_stream_peek_1~10 output_stream_peek_1~11 output_stream_peek_1~12 output_stream_peek_1~13 output_stream_peek_1~14 \
 output_stream_peek_1~15 output_stream_peek_1~16 output_stream_peek_1~17 output_stream_peek_1~18 output_stream_peek_1~19 \
 output_stream_peek_1~20 output_stream_peek_1~21 output_stream_peek_1~22 output_stream_peek_1~23 output_stream_peek_1~24 \
 output_stream_peek_1~25 output_stream_peek_1~26 output_stream_peek_1~27 output_stream_peek_1~28 output_stream_peek_1~29 \
 output_stream_peek_1~30 output_stream_peek_1~31 output_stream_peek_1~32 output_stream_peek_1~33 output_stream_peek_1~34 \
 output_stream_peek_1~40 output_stream_peek_1~41 output_stream_peek_1~42 output_stream_peek_1~43 output_stream_peek_1~44 \
 output_stream_peek_1~45 output_stream_peek_1~46 output_stream_peek_1~47 output_stream_peek_1~48 output_stream_peek_1~49 \
 output_stream_peek_1~50 output_stream_peek_1~51 output_stream_peek_1~52 output_stream_peek_1~53 output_stream_peek_1~54 \
 output_stream_peek_1~55 output_stream_peek_1~56 output_stream_peek_1~57 output_stream_peek_1~58 output_stream_peek_1~59 \
 output_stream_peek_1~60 output_stream_peek_1~61 output_stream_peek_1~62 output_stream_peek_1~63 output_stream_peek_1~64 \
 output_stream_peek_2~0 output_stream_peek_2~1 output_stream_peek_2~2 output_stream_peek_2~3 output_stream_peek_2~4 \
 output_stream_peek_2~5 output_stream_peek_2~6 output_stream_peek_2~7 output_stream_peek_2~8 output_stream_peek_2~9 \
 output_stream_peek_2~10 output_stream_peek_2~11 output_stream_peek_2~12 output_stream_peek_2~13 output_stream_peek_2~14 \
 output_stream_peek_2~15 output_stream_peek_2~16 output_stream_peek_2~17 output_stream_peek_2~18 output_stream_peek_2~19 \
 output_stream_peek_2~20 output_stream_peek_2~21 output_stream_peek_2~22 output_stream_peek_2~23 output_stream_peek_2~24 \
 output_stream_peek_2~25 output_stream_peek_2~26 output_stream_peek_2~27 output_stream_peek_2~28 output_stream_peek_2~29 \
 output_stream_peek_2~30 output_stream_peek_2~31 output_stream_peek_2~32 output_stream_peek_2~33 output_stream_peek_2~34 \
 output_stream_peek_2~35 output_stream_peek_2~36 output_stream_peek_2~37 output_stream_peek_2~38 output_stream_peek_2~39 \
 output_stream_peek_2~40 output_stream_peek_2~41 output_stream_peek_2~42 output_stream_peek_2~43 output_stream_peek_2~44 \
 output_stream_peek_2~45 output_stream_peek_2~46 output_stream_peek_2~47 output_stream_peek_2~48 output_stream_peek_2~49 \
 output_stream_peek_2~50 output_stream_peek_2~51 output_stream_peek_2~52 output_stream_peek_2~53 output_stream_peek_2~54 \
 output_stream_peek_2~55 output_stream_peek_2~56 output_stream_peek_2~57 output_stream_peek_2~58 output_stream_peek_2~59 \
 output_stream_peek_2~60 output_stream_peek_2~61 output_stream_peek_2~62 output_stream_peek_2~63 output_stream_peek_2~64 \
 output_stream_peek_3~0 output_stream_peek_3~1 output_stream_peek_3~2 output_stream_peek_3~3 output_stream_peek_3~4 \
 output_stream_peek_3~5 output_stream_peek_3~6 output_stream_peek_3~7 output_stream_peek_3~8 output_stream_peek_3~9 \
 output_stream_peek_3~10 output_stream_peek_3~11 output_stream_peek_3~12 output_stream_peek_3~13 output_stream_peek_3~14 \
 output_stream_peek_3~15 output_stream_peek_3~16 output_stream_peek_3~17 output_stream_peek_3~18 output_stream_peek_3~19 \
 output_stream_peek_3~20 output_stream_peek_3~21 output_stream_peek_3~22 output_stream_peek_3~23 input_stream_0_dout~42 \
 input_stream_0_dout~41 input_stream_0_dout~40 input_stream_0_dout~39 input_stream_0_dout~38 input_stream_1_dout~41 \
 input_stream_1_dout~40 input_stream_0_dout~43 input_stream_0_dout~44 input_stream_0_dout~45 input_stream_0_dout~46 \
 input_stream_0_dout~47 input_stream_0_dout~48 input_stream_0_dout~49 input_stream_0_dout~50 input_stream_0_dout~51 \
 input_stream_0_dout~52 input_stream_0_dout~53 input_stream_0_dout~54 input_stream_0_dout~55 input_stream_0_dout~56 \
 input_stream_0_dout~57 input_stream_0_dout~58 input_stream_0_dout~59 input_stream_0_dout~60 input_stream_0_dout~61 \
 input_stream_0_dout~62 input_stream_0_dout~63 input_stream_0_dout~64 input_stream_0_empty_n input_stream_1_dout~0 \
 input_stream_1_dout~1 input_stream_1_dout~2 input_stream_1_dout~3 input_stream_1_dout~4 input_stream_1_dout~5 \
 input_stream_1_dout~6 input_stream_1_dout~7 input_stream_1_dout~8 input_stream_1_dout~9 input_stream_1_dout~10 \
 input_stream_1_dout~11 input_stream_1_dout~12 input_stream_1_dout~13 input_stream_1_dout~14 input_stream_1_dout~15 \
 input_stream_1_dout~16 input_stream_1_dout~17 input_stream_1_dout~18 input_stream_1_dout~19 input_stream_1_dout~20 \
 input_stream_1_dout~21 input_stream_1_dout~22 input_stream_1_dout~23 input_stream_1_dout~24 input_stream_1_dout~25 \
 input_stream_1_dout~26 input_stream_1_dout~27 input_stream_1_dout~28 input_stream_1_dout~29 input_stream_1_dout~30 \
 input_stream_1_dout~31 input_stream_1_dout~32 input_stream_1_dout~33 input_stream_1_dout~34 input_stream_1_dout~35 \
 input_stream_1_dout~36 input_stream_1_dout~37 input_stream_1_dout~38 input_stream_1_dout~39 input_stream_1_dout~46 \
 input_stream_1_dout~45 input_stream_1_dout~44 input_stream_1_dout~43 input_stream_1_dout~42 input_stream_2_dout~45 \
 input_stream_2_dout~44 input_stream_1_dout~47 input_stream_1_dout~48 input_stream_1_dout~49 input_stream_1_dout~50 \
 input_stream_1_dout~51 input_stream_1_dout~52 input_stream_1_dout~53 input_stream_1_dout~54 input_stream_1_dout~55 \
 input_stream_1_dout~56 input_stream_1_dout~57 input_stream_1_dout~58 input_stream_1_dout~59 input_stream_1_dout~60 \
 input_stream_1_dout~61 input_stream_1_dout~62 input_stream_1_dout~63 input_stream_1_dout~64 input_stream_1_empty_n \
 input_stream_2_dout~0 input_stream_2_dout~1 input_stream_2_dout~2 input_stream_2_dout~3 input_stream_2_dout~4 \
 input_stream_2_dout~5 input_stream_2_dout~6 input_stream_2_dout~7 input_stream_2_dout~8 input_stream_2_dout~9 \
 input_stream_2_dout~10 input_stream_2_dout~11 input_stream_2_dout~12 input_stream_2_dout~13 input_stream_2_dout~14 \
 input_stream_2_dout~15 input_stream_2_dout~16 input_stream_2_dout~17 input_stream_2_dout~18 input_stream_2_dout~19 \
 input_stream_2_dout~20 input_stream_2_dout~21 input_stream_2_dout~22 input_stream_2_dout~23 input_stream_2_dout~24 \
 input_stream_2_dout~25 input_stream_2_dout~26 input_stream_2_dout~27 input_stream_2_dout~28 input_stream_2_dout~29 \
 input_stream_2_dout~30 input_stream_2_dout~31 input_stream_2_dout~32 input_stream_2_dout~33 input_stream_2_dout~34 \
 input_stream_2_dout~35 input_stream_2_dout~36 input_stream_2_dout~37 input_stream_2_dout~38 input_stream_2_dout~39 \
 input_stream_2_dout~40 input_stream_2_dout~41 input_stream_2_dout~42 input_stream_2_dout~43 input_stream_2_dout~50 \
 input_stream_2_dout~49 input_stream_2_dout~48 input_stream_2_dout~47 input_stream_2_dout~46 input_stream_3_dout~49 \
 input_stream_3_dout~48 input_stream_2_dout~51 input_stream_2_dout~52 input_stream_2_dout~53 input_stream_2_dout~54 \
 input_stream_2_dout~55 input_stream_2_dout~56 input_stream_2_dout~57 input_stream_2_dout~58 input_stream_2_dout~59 \
 input_stream_2_dout~60 input_stream_2_dout~61 input_stream_2_dout~62 input_stream_2_dout~63 input_stream_2_dout~64 \
 input_stream_2_empty_n input_stream_3_dout~0 input_stream_3_dout~1 input_stream_3_dout~2 input_stream_3_dout~3 \
 input_stream_3_dout~4 input_stream_3_dout~5 input_stream_3_dout~6 input_stream_3_dout~7 input_stream_3_dout~8 \
 input_stream_3_dout~9 input_stream_3_dout~10 input_stream_3_dout~11 input_stream_3_dout~12 input_stream_3_dout~13 \
 input_stream_3_dout~14 input_stream_3_dout~15 input_stream_3_dout~16 input_stream_3_dout~17 input_stream_3_dout~18 \
 input_stream_3_dout~19 input_stream_3_dout~20 input_stream_3_dout~21 input_stream_3_dout~22 input_stream_3_dout~23 \
 input_stream_3_dout~24 input_stream_3_dout~25 input_stream_3_dout~26 input_stream_3_dout~27 input_stream_3_dout~28 \
 input_stream_3_dout~29 input_stream_3_dout~30 input_stream_3_dout~31 input_stream_3_dout~32 input_stream_3_dout~33 \
 input_stream_3_dout~34 input_stream_3_dout~35 input_stream_3_dout~36 input_stream_3_dout~37 input_stream_3_dout~38 \
 input_stream_3_dout~39 input_stream_3_dout~40 input_stream_3_dout~41 input_stream_3_dout~42 input_stream_3_dout~43 \
 input_stream_3_dout~44 input_stream_3_dout~45 input_stream_3_dout~46 input_stream_3_dout~47 input_stream_peek_0_dout~12 \
 input_stream_peek_0_dout~13 input_stream_peek_0_dout~14 input_stream_peek_0_dout~15 input_stream_peek_0_dout~16 \
 input_stream_peek_0_dout~17 

.outputs output_stream_0_din~47 output_stream_0_din~46 output_stream_0_din~45 output_stream_0_din~44 output_stream_0_din~43 \
 output_stream_0_din~42 output_stream_0_din~41 output_stream_0_din~40 output_stream_0_din~39 output_stream_0_din~38 \
 output_stream_0_din~37 output_stream_0_din~36 output_stream_0_din~35 output_stream_0_din~34 output_stream_0_din~33 \
 output_stream_0_din~32 output_stream_0_din~31 output_stream_0_din~30 output_stream_0_din~29 output_stream_0_din~28 \
 output_stream_0_din~27 output_stream_0_din~17 output_stream_0_din~7 input_stream_peek_1_read output_stream_0_din~18 \
 output_stream_0_din~19 output_stream_0_din~20 output_stream_0_din~21 output_stream_0_din~22 output_stream_0_din~23 \
 output_stream_0_din~24 output_stream_0_din~25 output_stream_0_din~26 output_stream_0_din~8 output_stream_0_din~9 \
 output_stream_0_din~10 output_stream_0_din~11 output_stream_0_din~12 output_stream_0_din~13 output_stream_0_din~14 \
 output_stream_0_din~15 output_stream_0_din~16 input_stream_peek_2_read input_stream_peek_3_read output_stream_0_din~0 \
 output_stream_0_din~1 output_stream_0_din~2 output_stream_0_din~3 output_stream_0_din~4 output_stream_0_din~5 \
 output_stream_0_din~6 ap_done ap_idle ap_ready input_stream_0_read input_stream_1_read input_stream_2_read \
 input_stream_3_read input_stream_peek_0_read output_stream_0_din~64 output_stream_0_din~63 output_stream_0_din~62 \
 output_stream_0_din~61 output_stream_0_din~60 output_stream_0_din~59 output_stream_0_din~58 output_stream_0_din~57 \
 output_stream_0_din~56 output_stream_0_din~55 output_stream_0_din~54 output_stream_0_din~53 output_stream_0_din~52 \
 output_stream_0_din~51 output_stream_0_din~50 output_stream_3_din~58 output_stream_3_din~57 output_stream_3_din~56 \
 output_stream_3_din~55 output_stream_3_din~54 output_stream_3_din~53 output_stream_3_din~52 output_stream_3_din~51 \
 output_stream_0_write output_stream_1_din~0 output_stream_1_din~1 output_stream_1_din~2 output_stream_1_din~3 \
 output_stream_1_din~4 output_stream_1_din~5 output_stream_1_din~6 output_stream_1_din~7 output_stream_1_din~8 \
 output_stream_1_din~9 output_stream_1_din~10 output_stream_1_din~11 output_stream_1_din~12 output_stream_1_din~13 \
 output_stream_1_din~14 output_stream_1_din~15 output_stream_1_din~16 output_stream_1_din~17 output_stream_1_din~18 \
 output_stream_1_din~19 output_stream_1_din~20 output_stream_1_din~21 output_stream_1_din~22 output_stream_1_din~23 \
 output_stream_1_din~24 output_stream_1_din~25 output_stream_1_din~26 output_stream_1_din~27 output_stream_1_din~28 \
 output_stream_1_din~29 output_stream_1_din~30 output_stream_1_din~31 output_stream_1_din~32 output_stream_1_din~33 \
 output_stream_1_din~34 output_stream_1_din~35 output_stream_1_din~36 output_stream_1_din~37 output_stream_1_din~38 \
 output_stream_1_din~39 output_stream_1_din~40 output_stream_1_din~41 output_stream_1_din~42 output_stream_1_din~43 \
 output_stream_1_din~44 output_stream_1_din~45 output_stream_1_din~46 output_stream_1_din~47 output_stream_1_din~48 \
 output_stream_1_din~49 output_stream_1_din~50 output_stream_1_din~51 output_stream_1_din~52 output_stream_1_din~53 \
 output_stream_1_din~54 output_stream_1_din~55 output_stream_1_din~56 output_stream_1_din~57 output_stream_1_din~58 \
 output_stream_1_din~59 output_stream_1_din~60 output_stream_1_din~61 output_stream_1_din~62 output_stream_1_din~63 \
 output_stream_1_din~64 output_stream_1_write output_stream_2_din~0 output_stream_2_din~1 output_stream_2_din~2 \
 output_stream_2_din~3 output_stream_2_din~4 output_stream_2_din~5 output_stream_2_din~6 output_stream_2_din~7 \
 output_stream_2_din~8 output_stream_2_din~9 output_stream_2_din~10 output_stream_2_din~11 output_stream_2_din~12 \
 output_stream_2_din~13 output_stream_2_din~14 output_stream_2_din~15 output_stream_2_din~16 output_stream_2_din~17 \
 output_stream_2_din~18 output_stream_2_din~19 output_stream_2_din~20 output_stream_2_din~21 output_stream_2_din~22 \
 output_stream_2_din~23 output_stream_2_din~24 output_stream_2_din~25 output_stream_2_din~26 output_stream_2_din~27 \
 output_stream_2_din~28 output_stream_2_din~29 output_stream_2_din~30 output_stream_2_din~31 output_stream_2_din~32 \
 output_stream_2_din~33 output_stream_2_din~34 output_stream_2_din~35 output_stream_2_din~36 output_stream_2_din~37 \
 output_stream_2_din~38 output_stream_2_din~39 output_stream_2_din~40 output_stream_2_din~41 output_stream_2_din~42 \
 output_stream_2_din~43 output_stream_2_din~44 output_stream_2_din~45 output_stream_2_din~46 output_stream_2_din~47 \
 output_stream_2_din~48 output_stream_2_din~49 output_stream_2_din~50 output_stream_2_din~51 output_stream_2_din~52 \
 output_stream_2_din~53 output_stream_2_din~54 output_stream_2_din~55 output_stream_2_din~56 output_stream_2_din~57 \
 output_stream_2_din~58 output_stream_2_din~59 output_stream_2_din~60 output_stream_2_din~61 output_stream_2_din~62 \
 output_stream_2_din~63 output_stream_2_din~64 output_stream_2_write output_stream_3_din~0 output_stream_3_din~1 \
 output_stream_3_din~2 output_stream_3_din~3 output_stream_3_din~4 output_stream_3_din~5 output_stream_3_din~6 \
 output_stream_3_din~7 output_stream_3_din~8 output_stream_3_din~9 output_stream_3_din~10 output_stream_3_din~11 \
 output_stream_3_din~12 output_stream_3_din~13 output_stream_3_din~14 output_stream_3_din~15 output_stream_3_din~16 \
 output_stream_3_din~17 output_stream_3_din~18 output_stream_3_din~19 output_stream_3_din~20 output_stream_3_din~21 \
 output_stream_3_din~22 output_stream_3_din~23 output_stream_3_din~24 output_stream_3_din~25 output_stream_3_din~26 \
 output_stream_3_din~27 output_stream_3_din~28 output_stream_3_din~29 output_stream_3_din~30 output_stream_3_din~31 \
 output_stream_3_din~32 output_stream_3_din~33 output_stream_3_din~34 output_stream_3_din~35 output_stream_3_din~36 \
 output_stream_3_din~37 output_stream_3_din~38 output_stream_3_din~39 output_stream_3_din~40 output_stream_3_din~41 \
 output_stream_3_din~42 output_stream_3_din~43 output_stream_3_din~44 output_stream_3_din~45 output_stream_3_din~46 \
 output_stream_3_din~47 output_stream_3_din~48 output_stream_3_din~49 output_stream_3_din~50 output_stream_3_din~59 \
 output_stream_3_din~60 output_stream_3_din~61 output_stream_3_din~62 output_stream_3_din~63 output_stream_3_din~64 \
 output_stream_3_write output_stream_0_din~48 output_stream_0_din~49 

.names gnd 

.names vcc 
1 

.names unconn 

.subckt adder a=$dffe~149^Q~0 b=$dffe~201^Q~0 cin=$add~73^ADD~5-0[0] cout=$add~73^ADD~5-1[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[0] 

.subckt adder a=$dffe~149^Q~1 b=$dffe~201^Q~1 cin=$add~73^ADD~5-1[0] cout=$add~73^ADD~5-2[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[1] 

.subckt adder a=$dffe~149^Q~2 b=$dffe~201^Q~2 cin=$add~73^ADD~5-2[0] cout=$add~73^ADD~5-3[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[2] 

.subckt adder a=$dffe~149^Q~3 b=$dffe~201^Q~3 cin=$add~73^ADD~5-3[0] cout=$add~73^ADD~5-4[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[3] 

.subckt adder a=$dffe~149^Q~4 b=$dffe~201^Q~4 cin=$add~73^ADD~5-4[0] cout=$add~73^ADD~5-5[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[4] 

.subckt adder a=$dffe~149^Q~5 b=$dffe~201^Q~5 cin=$add~73^ADD~5-5[0] cout=$add~73^ADD~5-6[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[5] 

.subckt adder a=$dffe~149^Q~6 b=$dffe~201^Q~6 cin=$add~73^ADD~5-6[0] cout=$add~73^ADD~5-7[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[6] 

.subckt adder a=$dffe~149^Q~7 b=$dffe~201^Q~7 cin=$add~73^ADD~5-7[0] cout=$add~73^ADD~5-8[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[7] 

.subckt adder a=$dffe~149^Q~8 b=$dffe~201^Q~8 cin=$add~73^ADD~5-8[0] cout=$add~73^ADD~5-9[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[8] 

.subckt adder a=$dffe~149^Q~9 b=$dffe~201^Q~9 cin=$add~73^ADD~5-9[0] cout=$add~73^ADD~5-10[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[9] 

.subckt adder a=$dffe~149^Q~10 b=$dffe~201^Q~10 cin=$add~73^ADD~5-10[0] cout=$add~73^ADD~5-11[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[10] 

.subckt adder a=$dffe~149^Q~11 b=$dffe~201^Q~11 cin=$add~73^ADD~5-11[0] cout=$add~73^ADD~5-12[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[11] 

.subckt adder a=$dffe~149^Q~12 b=$dffe~201^Q~12 cin=$add~73^ADD~5-12[0] cout=$add~73^ADD~5-13[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[12] 

.subckt adder a=$dffe~149^Q~13 b=$dffe~201^Q~13 cin=$add~73^ADD~5-13[0] cout=$add~73^ADD~5-14[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[13] 

.subckt adder a=$dffe~149^Q~14 b=$dffe~201^Q~14 cin=$add~73^ADD~5-14[0] cout=$add~73^ADD~5-15[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[14] 

.subckt adder a=$dffe~149^Q~15 b=$dffe~201^Q~15 cin=$add~73^ADD~5-15[0] cout=$add~73^ADD~5-16[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[15] 

.subckt adder a=$dffe~149^Q~16 b=$dffe~201^Q~16 cin=$add~73^ADD~5-16[0] cout=$add~73^ADD~5-17[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[16] 

.subckt adder a=$dffe~149^Q~17 b=$dffe~201^Q~17 cin=$add~73^ADD~5-17[0] cout=$add~73^ADD~5-18[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[17] 

.subckt adder a=$dffe~149^Q~18 b=$dffe~201^Q~18 cin=$add~73^ADD~5-18[0] cout=$add~73^ADD~5-19[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[18] 

.subckt adder a=$dffe~149^Q~19 b=$dffe~201^Q~19 cin=$add~73^ADD~5-19[0] cout=$add~73^ADD~5-20[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[19] 

.subckt adder a=$dffe~149^Q~20 b=$dffe~201^Q~20 cin=$add~73^ADD~5-20[0] cout=$add~73^ADD~5-21[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[20] 

.subckt adder a=$dffe~149^Q~21 b=$dffe~201^Q~21 cin=$add~73^ADD~5-21[0] cout=$add~73^ADD~5-22[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[21] 

.subckt adder a=$dffe~149^Q~22 b=$dffe~201^Q~22 cin=$add~73^ADD~5-22[0] cout=$add~73^ADD~5-23[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[22] 

.subckt adder a=$dffe~149^Q~23 b=$dffe~201^Q~23 cin=$add~73^ADD~5-23[0] cout=$add~73^ADD~5-24[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[23] 

.subckt adder a=$dffe~149^Q~24 b=$dffe~201^Q~24 cin=$add~73^ADD~5-24[0] cout=$add~73^ADD~5-25[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[24] 

.subckt adder a=$dffe~149^Q~25 b=$dffe~201^Q~25 cin=$add~73^ADD~5-25[0] cout=$add~73^ADD~5-26[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[25] 

.subckt adder a=$dffe~149^Q~26 b=$dffe~201^Q~26 cin=$add~73^ADD~5-26[0] cout=$add~73^ADD~5-27[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[26] 

.subckt adder a=$dffe~149^Q~27 b=$dffe~201^Q~27 cin=$add~73^ADD~5-27[0] cout=$add~73^ADD~5-28[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[27] 

.subckt adder a=$dffe~149^Q~28 b=$dffe~201^Q~28 cin=$add~73^ADD~5-28[0] cout=$add~73^ADD~5-29[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[28] 

.subckt adder a=$dffe~149^Q~29 b=$dffe~201^Q~29 cin=$add~73^ADD~5-29[0] cout=$add~73^ADD~5-30[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[29] 

.subckt adder a=$dffe~149^Q~30 b=$dffe~201^Q~30 cin=$add~73^ADD~5-30[0] cout=$add~73^ADD~5-31[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[30] 

.subckt adder a=$dffe~149^Q~31 b=$dffe~201^Q~31 cin=$add~73^ADD~5-31[0] cout=$add~73^ADD~5-32[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[31] 

.subckt adder a=gnd b=gnd cin=$add~73^ADD~5-32[0] cout=$add~73^ADD~5-33~dummy_output~33~0 \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[32] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[31] b=unconn \
 cin=$add~32^ADD~4-31[0] cout=$add~32^ADD~4-32[0] sumout=$add~32^ADD~4-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[30] b=unconn \
 cin=$add~32^ADD~4-30[0] cout=$add~32^ADD~4-31[0] sumout=$add~32^ADD~4-31[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[29] b=vcc \
 cin=$add~32^ADD~4-29[0] cout=$add~32^ADD~4-30[0] sumout=$add~32^ADD~4-30[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[28] b=vcc \
 cin=$add~32^ADD~4-28[0] cout=$add~32^ADD~4-29[0] sumout=$add~32^ADD~4-29[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[27] b=vcc \
 cin=$add~32^ADD~4-27[0] cout=$add~32^ADD~4-28[0] sumout=$add~32^ADD~4-28[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[26] b=vcc \
 cin=$add~32^ADD~4-26[0] cout=$add~32^ADD~4-27[0] sumout=$add~32^ADD~4-27[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[25] b=vcc \
 cin=$add~32^ADD~4-25[0] cout=$add~32^ADD~4-26[0] sumout=$add~32^ADD~4-26[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[24] b=vcc \
 cin=$add~32^ADD~4-24[0] cout=$add~32^ADD~4-25[0] sumout=$add~32^ADD~4-25[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[23] b=vcc \
 cin=$add~32^ADD~4-23[0] cout=$add~32^ADD~4-24[0] sumout=$add~32^ADD~4-24[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[22] b=vcc \
 cin=$add~32^ADD~4-22[0] cout=$add~32^ADD~4-23[0] sumout=$add~32^ADD~4-23[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[21] b=vcc \
 cin=$add~32^ADD~4-21[0] cout=$add~32^ADD~4-22[0] sumout=$add~32^ADD~4-22[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[20] b=vcc \
 cin=$add~32^ADD~4-20[0] cout=$add~32^ADD~4-21[0] sumout=$add~32^ADD~4-21[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[19] b=vcc \
 cin=$add~32^ADD~4-19[0] cout=$add~32^ADD~4-20[0] sumout=$add~32^ADD~4-20[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[18] b=vcc \
 cin=$add~32^ADD~4-18[0] cout=$add~32^ADD~4-19[0] sumout=$add~32^ADD~4-19[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[17] b=vcc \
 cin=$add~32^ADD~4-17[0] cout=$add~32^ADD~4-18[0] sumout=$add~32^ADD~4-18[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[16] b=vcc \
 cin=$add~32^ADD~4-16[0] cout=$add~32^ADD~4-17[0] sumout=$add~32^ADD~4-17[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[15] b=vcc \
 cin=$add~32^ADD~4-15[0] cout=$add~32^ADD~4-16[0] sumout=$add~32^ADD~4-16[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[14] b=vcc \
 cin=$add~32^ADD~4-14[0] cout=$add~32^ADD~4-15[0] sumout=$add~32^ADD~4-15[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[13] b=vcc \
 cin=$add~32^ADD~4-13[0] cout=$add~32^ADD~4-14[0] sumout=$add~32^ADD~4-14[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[12] b=vcc \
 cin=$add~32^ADD~4-12[0] cout=$add~32^ADD~4-13[0] sumout=$add~32^ADD~4-13[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[11] b=vcc \
 cin=$add~32^ADD~4-11[0] cout=$add~32^ADD~4-12[0] sumout=$add~32^ADD~4-12[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[10] b=vcc \
 cin=$add~32^ADD~4-10[0] cout=$add~32^ADD~4-11[0] sumout=$add~32^ADD~4-11[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[9] b=vcc \
 cin=$add~32^ADD~4-9[0] cout=$add~32^ADD~4-10[0] sumout=$add~32^ADD~4-10[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[8] b=vcc \
 cin=$add~32^ADD~4-8[0] cout=$add~32^ADD~4-9[0] sumout=$add~32^ADD~4-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[7] b=vcc \
 cin=$add~32^ADD~4-7[0] cout=$add~32^ADD~4-8[0] sumout=$add~32^ADD~4-8[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[6] b=vcc \
 cin=$add~32^ADD~4-6[0] cout=$add~32^ADD~4-7[0] sumout=$add~32^ADD~4-7[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[5] b=vcc \
 cin=$add~32^ADD~4-5[0] cout=$add~32^ADD~4-6[0] sumout=$add~32^ADD~4-6[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[4] b=vcc \
 cin=$add~32^ADD~4-4[0] cout=$add~32^ADD~4-5[0] sumout=$add~32^ADD~4-5[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[3] b=vcc \
 cin=$add~32^ADD~4-3[0] cout=$add~32^ADD~4-4[0] sumout=$add~32^ADD~4-4[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[2] b=vcc \
 cin=$add~32^ADD~4-2[0] cout=$add~32^ADD~4-3[0] sumout=$add~32^ADD~4-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[1] b=vcc \
 cin=$add~32^ADD~4-1[0] cout=$add~32^ADD~4-2[0] sumout=$add~32^ADD~4-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[0] b=vcc \
 cin=$add~32^ADD~4-0[0] cout=$add~32^ADD~4-1[0] sumout=$add~32^ADD~4-1[1] 

.subckt adder a=$dffe~201^Q~0 b=lNOT~951 cin=$sub~357^MIN~7^MIN~8-0[0] cout=$sub~357^MIN~7^MIN~8-1[0] sumout=$mux~364^Y~0 

.subckt adder a=$dffe~201^Q~1 b=lNOT~952 cin=$sub~357^MIN~7^MIN~8-1[0] cout=$sub~357^MIN~7^MIN~8-2[0] sumout=$mux~364^Y~1 

.subckt adder a=$dffe~201^Q~2 b=lNOT~953 cin=$sub~357^MIN~7^MIN~8-2[0] cout=$sub~357^MIN~7^MIN~8-3[0] sumout=$mux~364^Y~2 

.subckt adder a=$dffe~201^Q~3 b=lNOT~954 cin=$sub~357^MIN~7^MIN~8-3[0] cout=$sub~357^MIN~7^MIN~8-4[0] sumout=$mux~364^Y~3 

.subckt adder a=$dffe~201^Q~4 b=lNOT~955 cin=$sub~357^MIN~7^MIN~8-4[0] cout=$sub~357^MIN~7^MIN~8-5[0] sumout=$mux~364^Y~4 

.subckt adder a=$dffe~201^Q~5 b=lNOT~956 cin=$sub~357^MIN~7^MIN~8-5[0] cout=$sub~357^MIN~7^MIN~8-6[0] sumout=$mux~364^Y~5 

.subckt adder a=$dffe~201^Q~6 b=lNOT~957 cin=$sub~357^MIN~7^MIN~8-6[0] cout=$sub~357^MIN~7^MIN~8-7[0] sumout=$mux~364^Y~6 

.subckt adder a=$dffe~201^Q~7 b=lNOT~958 cin=$sub~357^MIN~7^MIN~8-7[0] cout=$sub~357^MIN~7^MIN~8-8[0] sumout=$mux~364^Y~7 

.subckt adder a=$dffe~201^Q~8 b=lNOT~959 cin=$sub~357^MIN~7^MIN~8-8[0] cout=$sub~357^MIN~7^MIN~8-9[0] sumout=$mux~364^Y~8 

.subckt adder a=$dffe~201^Q~9 b=lNOT~960 cin=$sub~357^MIN~7^MIN~8-9[0] cout=$sub~357^MIN~7^MIN~8-10[0] sumout=$mux~364^Y~9 

.subckt adder a=$dffe~201^Q~10 b=lNOT~961 cin=$sub~357^MIN~7^MIN~8-10[0] cout=$sub~357^MIN~7^MIN~8-11[0] sumout=$mux~364^Y~10 

.subckt adder a=$dffe~201^Q~11 b=lNOT~962 cin=$sub~357^MIN~7^MIN~8-11[0] cout=$sub~357^MIN~7^MIN~8-12[0] sumout=$mux~364^Y~11 

.subckt adder a=$dffe~201^Q~12 b=lNOT~963 cin=$sub~357^MIN~7^MIN~8-12[0] cout=$sub~357^MIN~7^MIN~8-13[0] sumout=$mux~364^Y~12 

.subckt adder a=$dffe~201^Q~13 b=lNOT~964 cin=$sub~357^MIN~7^MIN~8-13[0] cout=$sub~357^MIN~7^MIN~8-14[0] sumout=$mux~364^Y~13 

.subckt adder a=$dffe~201^Q~14 b=lNOT~965 cin=$sub~357^MIN~7^MIN~8-14[0] cout=$sub~357^MIN~7^MIN~8-15[0] sumout=$mux~364^Y~14 

.subckt adder a=$dffe~201^Q~15 b=lNOT~966 cin=$sub~357^MIN~7^MIN~8-15[0] cout=$sub~357^MIN~7^MIN~8-16[0] sumout=$mux~364^Y~15 

.subckt adder a=$dffe~201^Q~16 b=lNOT~967 cin=$sub~357^MIN~7^MIN~8-16[0] cout=$sub~357^MIN~7^MIN~8-17[0] sumout=$mux~364^Y~16 

.subckt adder a=$dffe~201^Q~17 b=lNOT~968 cin=$sub~357^MIN~7^MIN~8-17[0] cout=$sub~357^MIN~7^MIN~8-18[0] sumout=$mux~364^Y~17 

.subckt adder a=$dffe~201^Q~18 b=lNOT~969 cin=$sub~357^MIN~7^MIN~8-18[0] cout=$sub~357^MIN~7^MIN~8-19[0] sumout=$mux~364^Y~18 

.subckt adder a=$dffe~201^Q~19 b=lNOT~970 cin=$sub~357^MIN~7^MIN~8-19[0] cout=$sub~357^MIN~7^MIN~8-20[0] sumout=$mux~364^Y~19 

.subckt adder a=$dffe~201^Q~20 b=lNOT~971 cin=$sub~357^MIN~7^MIN~8-20[0] cout=$sub~357^MIN~7^MIN~8-21[0] sumout=$mux~364^Y~20 

.subckt adder a=$dffe~201^Q~21 b=lNOT~972 cin=$sub~357^MIN~7^MIN~8-21[0] cout=$sub~357^MIN~7^MIN~8-22[0] sumout=$mux~364^Y~21 

.subckt adder a=$dffe~201^Q~22 b=lNOT~973 cin=$sub~357^MIN~7^MIN~8-22[0] cout=$sub~357^MIN~7^MIN~8-23[0] sumout=$mux~364^Y~22 

.subckt adder a=$dffe~201^Q~23 b=lNOT~974 cin=$sub~357^MIN~7^MIN~8-23[0] cout=$sub~357^MIN~7^MIN~8-24[0] sumout=$mux~364^Y~23 

.subckt adder a=$dffe~201^Q~24 b=lNOT~975 cin=$sub~357^MIN~7^MIN~8-24[0] cout=$sub~357^MIN~7^MIN~8-25[0] sumout=$mux~364^Y~24 

.subckt adder a=$dffe~201^Q~25 b=lNOT~976 cin=$sub~357^MIN~7^MIN~8-25[0] cout=$sub~357^MIN~7^MIN~8-26[0] sumout=$mux~364^Y~25 

.subckt adder a=$dffe~201^Q~26 b=lNOT~977 cin=$sub~357^MIN~7^MIN~8-26[0] cout=$sub~357^MIN~7^MIN~8-27[0] sumout=$mux~364^Y~26 

.subckt adder a=$dffe~201^Q~27 b=lNOT~978 cin=$sub~357^MIN~7^MIN~8-27[0] cout=$sub~357^MIN~7^MIN~8-28[0] sumout=$mux~364^Y~27 

.subckt adder a=$dffe~201^Q~28 b=lNOT~979 cin=$sub~357^MIN~7^MIN~8-28[0] cout=$sub~357^MIN~7^MIN~8-29[0] sumout=$mux~364^Y~28 

.subckt adder a=$dffe~201^Q~29 b=lNOT~980 cin=$sub~357^MIN~7^MIN~8-29[0] cout=$sub~357^MIN~7^MIN~8-30[0] sumout=$mux~364^Y~29 

.subckt adder a=$dffe~201^Q~30 b=lNOT~981 cin=$sub~357^MIN~7^MIN~8-30[0] cout=$sub~357^MIN~7^MIN~8-31[0] sumout=$mux~364^Y~30 

.subckt adder a=$dffe~201^Q~31 b=lNOT~982 cin=$sub~357^MIN~7^MIN~8-31[0] cout=$sub~357^MIN~7^MIN~8-32~dummy_output~32~0 \
 sumout=$mux~364^Y~31 

.subckt adder a=$lt~311^Y~0 b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[0] \
 cin=$add~71^ADD~11-0[0] cout=$add~71^ADD~11-1[0] sumout=$add~71^ADD~11-1[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[1] \
 cin=$add~71^ADD~11-1[0] cout=$add~71^ADD~11-2[0] sumout=$add~71^ADD~11-2[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[2] \
 cin=$add~71^ADD~11-2[0] cout=$add~71^ADD~11-3[0] sumout=$add~71^ADD~11-3[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[3] \
 cin=$add~71^ADD~11-3[0] cout=$add~71^ADD~11-4[0] sumout=$add~71^ADD~11-4[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[4] \
 cin=$add~71^ADD~11-4[0] cout=$add~71^ADD~11-5[0] sumout=$add~71^ADD~11-5[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[5] \
 cin=$add~71^ADD~11-5[0] cout=$add~71^ADD~11-6[0] sumout=$add~71^ADD~11-6[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[6] \
 cin=$add~71^ADD~11-6[0] cout=$add~71^ADD~11-7[0] sumout=$add~71^ADD~11-7[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[7] \
 cin=$add~71^ADD~11-7[0] cout=$add~71^ADD~11-8[0] sumout=$add~71^ADD~11-8[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[8] \
 cin=$add~71^ADD~11-8[0] cout=$add~71^ADD~11-9[0] sumout=$add~71^ADD~11-9[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[9] \
 cin=$add~71^ADD~11-9[0] cout=$add~71^ADD~11-10[0] sumout=$add~71^ADD~11-10[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[10] \
 cin=$add~71^ADD~11-10[0] cout=$add~71^ADD~11-11[0] sumout=$add~71^ADD~11-11[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[11] \
 cin=$add~71^ADD~11-11[0] cout=$add~71^ADD~11-12[0] sumout=$add~71^ADD~11-12[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[12] \
 cin=$add~71^ADD~11-12[0] cout=$add~71^ADD~11-13[0] sumout=$add~71^ADD~11-13[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[13] \
 cin=$add~71^ADD~11-13[0] cout=$add~71^ADD~11-14[0] sumout=$add~71^ADD~11-14[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[14] \
 cin=$add~71^ADD~11-14[0] cout=$add~71^ADD~11-15[0] sumout=$add~71^ADD~11-15[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[15] \
 cin=$add~71^ADD~11-15[0] cout=$add~71^ADD~11-16[0] sumout=$add~71^ADD~11-16[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[16] \
 cin=$add~71^ADD~11-16[0] cout=$add~71^ADD~11-17[0] sumout=$add~71^ADD~11-17[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[17] \
 cin=$add~71^ADD~11-17[0] cout=$add~71^ADD~11-18[0] sumout=$add~71^ADD~11-18[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[18] \
 cin=$add~71^ADD~11-18[0] cout=$add~71^ADD~11-19[0] sumout=$add~71^ADD~11-19[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[19] \
 cin=$add~71^ADD~11-19[0] cout=$add~71^ADD~11-20[0] sumout=$add~71^ADD~11-20[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[20] \
 cin=$add~71^ADD~11-20[0] cout=$add~71^ADD~11-21[0] sumout=$add~71^ADD~11-21[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[21] \
 cin=$add~71^ADD~11-21[0] cout=$add~71^ADD~11-22[0] sumout=$add~71^ADD~11-22[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[22] \
 cin=$add~71^ADD~11-22[0] cout=$add~71^ADD~11-23[0] sumout=$add~71^ADD~11-23[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[23] \
 cin=$add~71^ADD~11-23[0] cout=$add~71^ADD~11-24[0] sumout=$add~71^ADD~11-24[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[24] \
 cin=$add~71^ADD~11-24[0] cout=$add~71^ADD~11-25[0] sumout=$add~71^ADD~11-25[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[25] \
 cin=$add~71^ADD~11-25[0] cout=$add~71^ADD~11-26[0] sumout=$add~71^ADD~11-26[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[26] \
 cin=$add~71^ADD~11-26[0] cout=$add~71^ADD~11-27[0] sumout=$add~71^ADD~11-27[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[27] \
 cin=$add~71^ADD~11-27[0] cout=$add~71^ADD~11-28[0] sumout=$add~71^ADD~11-28[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[28] \
 cin=$add~71^ADD~11-28[0] cout=$add~71^ADD~11-29[0] sumout=$add~71^ADD~11-29[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[29] \
 cin=$add~71^ADD~11-29[0] cout=$add~71^ADD~11-30[0] sumout=$add~71^ADD~11-30[1] 

.subckt adder a=$lt~311^Y~0 \
 b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[30] cin=$add~71^ADD~11-30[0] \
 cout=$add~71^ADD~11-31[0] sumout=$add~71^ADD~11-31[1] 

.subckt adder a=$lt~311^Y~0 \
 b=$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[31] cin=$add~71^ADD~11-31[0] \
 cout=$add~71^ADD~11-32[0] sumout=$add~71^ADD~11-32[1] 

.subckt adder a=$add~71^ADD~11-32[1] b=lNOT~950 cin=$sub~359^MIN~10-31[0] cout=$sub~359^MIN~10-32~dummy_output~32~0 \
 sumout=$sub~359^MIN~10-32[1] 

.subckt adder a=$add~71^ADD~11-31[1] b=lNOT~949 cin=$sub~359^MIN~10-30[0] cout=$sub~359^MIN~10-31[0] \
 sumout=$sub~359^MIN~10-31[1] 

.subckt adder a=$add~71^ADD~11-30[1] b=lNOT~948 cin=$sub~359^MIN~10-29[0] cout=$sub~359^MIN~10-30[0] \
 sumout=$sub~359^MIN~10-30[1] 

.subckt adder a=$add~71^ADD~11-29[1] b=lNOT~947 cin=$sub~359^MIN~10-28[0] cout=$sub~359^MIN~10-29[0] \
 sumout=$sub~359^MIN~10-29[1] 

.subckt adder a=$add~71^ADD~11-28[1] b=lNOT~946 cin=$sub~359^MIN~10-27[0] cout=$sub~359^MIN~10-28[0] \
 sumout=$sub~359^MIN~10-28[1] 

.subckt adder a=$add~71^ADD~11-27[1] b=lNOT~945 cin=$sub~359^MIN~10-26[0] cout=$sub~359^MIN~10-27[0] \
 sumout=$sub~359^MIN~10-27[1] 

.subckt adder a=$add~71^ADD~11-26[1] b=lNOT~944 cin=$sub~359^MIN~10-25[0] cout=$sub~359^MIN~10-26[0] \
 sumout=$sub~359^MIN~10-26[1] 

.subckt adder a=$add~71^ADD~11-25[1] b=lNOT~943 cin=$sub~359^MIN~10-24[0] cout=$sub~359^MIN~10-25[0] \
 sumout=$sub~359^MIN~10-25[1] 

.subckt adder a=$add~71^ADD~11-24[1] b=lNOT~942 cin=$sub~359^MIN~10-23[0] cout=$sub~359^MIN~10-24[0] \
 sumout=$sub~359^MIN~10-24[1] 

.subckt adder a=$add~71^ADD~11-23[1] b=lNOT~941 cin=$sub~359^MIN~10-22[0] cout=$sub~359^MIN~10-23[0] \
 sumout=$sub~359^MIN~10-23[1] 

.subckt adder a=$add~71^ADD~11-22[1] b=lNOT~940 cin=$sub~359^MIN~10-21[0] cout=$sub~359^MIN~10-22[0] \
 sumout=$sub~359^MIN~10-22[1] 

.subckt adder a=$add~71^ADD~11-21[1] b=lNOT~939 cin=$sub~359^MIN~10-20[0] cout=$sub~359^MIN~10-21[0] \
 sumout=$sub~359^MIN~10-21[1] 

.subckt adder a=$add~71^ADD~11-20[1] b=lNOT~938 cin=$sub~359^MIN~10-19[0] cout=$sub~359^MIN~10-20[0] \
 sumout=$sub~359^MIN~10-20[1] 

.subckt adder a=$add~71^ADD~11-19[1] b=lNOT~937 cin=$sub~359^MIN~10-18[0] cout=$sub~359^MIN~10-19[0] \
 sumout=$sub~359^MIN~10-19[1] 

.subckt adder a=$add~71^ADD~11-18[1] b=lNOT~936 cin=$sub~359^MIN~10-17[0] cout=$sub~359^MIN~10-18[0] \
 sumout=$sub~359^MIN~10-18[1] 

.subckt adder a=$add~71^ADD~11-17[1] b=lNOT~935 cin=$sub~359^MIN~10-16[0] cout=$sub~359^MIN~10-17[0] \
 sumout=$sub~359^MIN~10-17[1] 

.subckt adder a=$add~71^ADD~11-16[1] b=lNOT~934 cin=$sub~359^MIN~10-15[0] cout=$sub~359^MIN~10-16[0] \
 sumout=$sub~359^MIN~10-16[1] 

.subckt adder a=$add~71^ADD~11-15[1] b=lNOT~933 cin=$sub~359^MIN~10-14[0] cout=$sub~359^MIN~10-15[0] \
 sumout=$sub~359^MIN~10-15[1] 

.subckt adder a=$add~71^ADD~11-14[1] b=lNOT~932 cin=$sub~359^MIN~10-13[0] cout=$sub~359^MIN~10-14[0] \
 sumout=$sub~359^MIN~10-14[1] 

.subckt adder a=$add~71^ADD~11-13[1] b=lNOT~931 cin=$sub~359^MIN~10-12[0] cout=$sub~359^MIN~10-13[0] \
 sumout=$sub~359^MIN~10-13[1] 

.subckt adder a=$add~71^ADD~11-12[1] b=lNOT~930 cin=$sub~359^MIN~10-11[0] cout=$sub~359^MIN~10-12[0] \
 sumout=$sub~359^MIN~10-12[1] 

.subckt adder a=$add~71^ADD~11-11[1] b=lNOT~929 cin=$sub~359^MIN~10-10[0] cout=$sub~359^MIN~10-11[0] \
 sumout=$sub~359^MIN~10-11[1] 

.subckt adder a=$add~71^ADD~11-10[1] b=lNOT~928 cin=$sub~359^MIN~10-9[0] cout=$sub~359^MIN~10-10[0] \
 sumout=$sub~359^MIN~10-10[1] 

.subckt adder a=$add~71^ADD~11-9[1] b=lNOT~927 cin=$sub~359^MIN~10-8[0] cout=$sub~359^MIN~10-9[0] sumout=$sub~359^MIN~10-9[1] 

.subckt adder a=$add~71^ADD~11-8[1] b=lNOT~926 cin=$sub~359^MIN~10-7[0] cout=$sub~359^MIN~10-8[0] sumout=$sub~359^MIN~10-8[1] 

.subckt adder a=$add~71^ADD~11-7[1] b=lNOT~925 cin=$sub~359^MIN~10-6[0] cout=$sub~359^MIN~10-7[0] sumout=$sub~359^MIN~10-7[1] 

.subckt adder a=$add~71^ADD~11-6[1] b=lNOT~924 cin=$sub~359^MIN~10-5[0] cout=$sub~359^MIN~10-6[0] sumout=$sub~359^MIN~10-6[1] 

.subckt adder a=$add~71^ADD~11-5[1] b=lNOT~923 cin=$sub~359^MIN~10-4[0] cout=$sub~359^MIN~10-5[0] sumout=$sub~359^MIN~10-5[1] 

.subckt adder a=$add~71^ADD~11-4[1] b=lNOT~922 cin=$sub~359^MIN~10-3[0] cout=$sub~359^MIN~10-4[0] sumout=$sub~359^MIN~10-4[1] 

.subckt adder a=$add~71^ADD~11-3[1] b=lNOT~921 cin=$sub~359^MIN~10-2[0] cout=$sub~359^MIN~10-3[0] sumout=$sub~359^MIN~10-3[1] 

.subckt adder a=$add~71^ADD~11-2[1] b=lNOT~920 cin=$sub~359^MIN~10-1[0] cout=$sub~359^MIN~10-2[0] sumout=$sub~359^MIN~10-2[1] 

.subckt adder a=$add~71^ADD~11-1[1] b=lNOT~919 cin=$sub~359^MIN~10-0[0] cout=$sub~359^MIN~10-1[0] sumout=$sub~359^MIN~10-1[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[0] b=lNOT~886 \
 cin=$sub~360^MIN~12-0[0] cout=$sub~360^MIN~12-1[0] sumout=$sub~360^MIN~12-1[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[1] b=vcc \
 cin=$sub~360^MIN~12-1[0] cout=$sub~360^MIN~12-2[0] sumout=$sub~360^MIN~12-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[2] b=vcc \
 cin=$sub~360^MIN~12-2[0] cout=$sub~360^MIN~12-3[0] sumout=$sub~360^MIN~12-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[3] b=vcc \
 cin=$sub~360^MIN~12-3[0] cout=$sub~360^MIN~12-4[0] sumout=$sub~360^MIN~12-4[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[4] b=vcc \
 cin=$sub~360^MIN~12-4[0] cout=$sub~360^MIN~12-5[0] sumout=$sub~360^MIN~12-5[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[5] b=vcc \
 cin=$sub~360^MIN~12-5[0] cout=$sub~360^MIN~12-6[0] sumout=$sub~360^MIN~12-6[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[6] b=vcc \
 cin=$sub~360^MIN~12-6[0] cout=$sub~360^MIN~12-7[0] sumout=$sub~360^MIN~12-7[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[7] b=vcc \
 cin=$sub~360^MIN~12-7[0] cout=$sub~360^MIN~12-8[0] sumout=$sub~360^MIN~12-8[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[8] b=vcc \
 cin=$sub~360^MIN~12-8[0] cout=$sub~360^MIN~12-9[0] sumout=$sub~360^MIN~12-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[9] b=vcc \
 cin=$sub~360^MIN~12-9[0] cout=$sub~360^MIN~12-10[0] sumout=$sub~360^MIN~12-10[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[10] b=vcc \
 cin=$sub~360^MIN~12-10[0] cout=$sub~360^MIN~12-11[0] sumout=$sub~360^MIN~12-11[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[11] b=vcc \
 cin=$sub~360^MIN~12-11[0] cout=$sub~360^MIN~12-12[0] sumout=$sub~360^MIN~12-12[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[12] b=vcc \
 cin=$sub~360^MIN~12-12[0] cout=$sub~360^MIN~12-13[0] sumout=$sub~360^MIN~12-13[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[13] b=vcc \
 cin=$sub~360^MIN~12-13[0] cout=$sub~360^MIN~12-14[0] sumout=$sub~360^MIN~12-14[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[14] b=vcc \
 cin=$sub~360^MIN~12-14[0] cout=$sub~360^MIN~12-15[0] sumout=$sub~360^MIN~12-15[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[15] b=vcc \
 cin=$sub~360^MIN~12-15[0] cout=$sub~360^MIN~12-16[0] sumout=$sub~360^MIN~12-16[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[16] b=vcc \
 cin=$sub~360^MIN~12-16[0] cout=$sub~360^MIN~12-17[0] sumout=$sub~360^MIN~12-17[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[17] b=vcc \
 cin=$sub~360^MIN~12-17[0] cout=$sub~360^MIN~12-18[0] sumout=$sub~360^MIN~12-18[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[18] b=vcc \
 cin=$sub~360^MIN~12-18[0] cout=$sub~360^MIN~12-19[0] sumout=$sub~360^MIN~12-19[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[19] b=vcc \
 cin=$sub~360^MIN~12-19[0] cout=$sub~360^MIN~12-20[0] sumout=$sub~360^MIN~12-20[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[20] b=vcc \
 cin=$sub~360^MIN~12-20[0] cout=$sub~360^MIN~12-21[0] sumout=$sub~360^MIN~12-21[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[21] b=vcc \
 cin=$sub~360^MIN~12-21[0] cout=$sub~360^MIN~12-22[0] sumout=$sub~360^MIN~12-22[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[22] b=vcc \
 cin=$sub~360^MIN~12-22[0] cout=$sub~360^MIN~12-23[0] sumout=$sub~360^MIN~12-23[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[23] b=vcc \
 cin=$sub~360^MIN~12-23[0] cout=$sub~360^MIN~12-24[0] sumout=$sub~360^MIN~12-24[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[24] b=vcc \
 cin=$sub~360^MIN~12-24[0] cout=$sub~360^MIN~12-25[0] sumout=$sub~360^MIN~12-25[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[25] b=vcc \
 cin=$sub~360^MIN~12-25[0] cout=$sub~360^MIN~12-26[0] sumout=$sub~360^MIN~12-26[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[26] b=vcc \
 cin=$sub~360^MIN~12-26[0] cout=$sub~360^MIN~12-27[0] sumout=$sub~360^MIN~12-27[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[27] b=vcc \
 cin=$sub~360^MIN~12-27[0] cout=$sub~360^MIN~12-28[0] sumout=$sub~360^MIN~12-28[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[28] b=vcc \
 cin=$sub~360^MIN~12-28[0] cout=$sub~360^MIN~12-29[0] sumout=$sub~360^MIN~12-29[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[29] b=vcc \
 cin=$sub~360^MIN~12-29[0] cout=$sub~360^MIN~12-30[0] sumout=$sub~360^MIN~12-30[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[30] b=lNOT~886 \
 cin=$sub~360^MIN~12-30[0] cout=$sub~360^MIN~12-31[0] sumout=$sub~360^MIN~12-31[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[31] b=lNOT~886 \
 cin=$sub~360^MIN~12-31[0] cout=$sub~360^MIN~12-32[0] sumout=$sub~360^MIN~12-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[32] b=unconn \
 cin=$sub~360^MIN~12-32[0] cout=$sub~360^MIN~12-33~dummy_output~33~0 sumout=$sub~360^MIN~12-33[1] 

.subckt adder a=gnd b=lNOT~854 cin=$sub~358^MIN~15-0[0] cout=$sub~358^MIN~15-1[0] sumout=$sub~358^MIN~15-1[1] 

.subckt adder a=gnd b=lNOT~855 cin=$sub~358^MIN~15-1[0] cout=$sub~358^MIN~15-2[0] sumout=$sub~358^MIN~15-2[1] 

.subckt adder a=gnd b=lNOT~856 cin=$sub~358^MIN~15-2[0] cout=$sub~358^MIN~15-3[0] sumout=$sub~358^MIN~15-3[1] 

.subckt adder a=gnd b=lNOT~857 cin=$sub~358^MIN~15-3[0] cout=$sub~358^MIN~15-4[0] sumout=$sub~358^MIN~15-4[1] 

.subckt adder a=gnd b=lNOT~858 cin=$sub~358^MIN~15-4[0] cout=$sub~358^MIN~15-5[0] sumout=$sub~358^MIN~15-5[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-5[0] cout=$sub~358^MIN~15-6[0] sumout=$sub~358^MIN~15-6[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-6[0] cout=$sub~358^MIN~15-7[0] sumout=$sub~358^MIN~15-7[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-7[0] cout=$sub~358^MIN~15-8[0] sumout=$sub~358^MIN~15-8[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-8[0] cout=$sub~358^MIN~15-9[0] sumout=$sub~358^MIN~15-9[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-9[0] cout=$sub~358^MIN~15-10[0] sumout=$sub~358^MIN~15-10[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-10[0] cout=$sub~358^MIN~15-11[0] sumout=$sub~358^MIN~15-11[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-11[0] cout=$sub~358^MIN~15-12[0] sumout=$sub~358^MIN~15-12[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-12[0] cout=$sub~358^MIN~15-13[0] sumout=$sub~358^MIN~15-13[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-13[0] cout=$sub~358^MIN~15-14[0] sumout=$sub~358^MIN~15-14[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-14[0] cout=$sub~358^MIN~15-15[0] sumout=$sub~358^MIN~15-15[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-15[0] cout=$sub~358^MIN~15-16[0] sumout=$sub~358^MIN~15-16[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-16[0] cout=$sub~358^MIN~15-17[0] sumout=$sub~358^MIN~15-17[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-17[0] cout=$sub~358^MIN~15-18[0] sumout=$sub~358^MIN~15-18[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-18[0] cout=$sub~358^MIN~15-19[0] sumout=$sub~358^MIN~15-19[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-19[0] cout=$sub~358^MIN~15-20[0] sumout=$sub~358^MIN~15-20[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-20[0] cout=$sub~358^MIN~15-21[0] sumout=$sub~358^MIN~15-21[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-21[0] cout=$sub~358^MIN~15-22[0] sumout=$sub~358^MIN~15-22[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-22[0] cout=$sub~358^MIN~15-23[0] sumout=$sub~358^MIN~15-23[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-23[0] cout=$sub~358^MIN~15-24[0] sumout=$sub~358^MIN~15-24[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-24[0] cout=$sub~358^MIN~15-25[0] sumout=$sub~358^MIN~15-25[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-25[0] cout=$sub~358^MIN~15-26[0] sumout=$sub~358^MIN~15-26[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-26[0] cout=$sub~358^MIN~15-27[0] sumout=$sub~358^MIN~15-27[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-27[0] cout=$sub~358^MIN~15-28[0] sumout=$sub~358^MIN~15-28[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-28[0] cout=$sub~358^MIN~15-29[0] sumout=$sub~358^MIN~15-29[1] 

.subckt adder a=gnd b=unconn cin=$sub~358^MIN~15-29[0] cout=$sub~358^MIN~15-30[0] sumout=$sub~358^MIN~15-30[1] 

.subckt adder a=$dffe~154^Q~0 b=unconn cin=$sub~358^MIN~15-30[0] cout=$sub~358^MIN~15-31[0] sumout=$sub~358^MIN~15-31[1] 

.subckt adder a=$dffe~154^Q~1 b=unconn cin=$sub~358^MIN~15-31[0] cout=$sub~358^MIN~15-32~dummy_output~32~0 \
 sumout=$sub~358^MIN~15-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[31] \
 b=$sub~358^MIN~15-32[1] cin=$add~70^ADD~14-31[0] cout=$add~70^ADD~14-32[0] sumout=$add~70^ADD~14-32[1] 

.subckt adder a=gnd b=gnd cin=$add~70^ADD~14-32[0] cout=$add~70^ADD~14-33~dummy_output~33~0 sumout=$add~70^ADD~14-33[1] 

.subckt adder a=$add~70^ADD~14-33[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-32[0] cout=$add~80^ADD~13-33[0] \
 sumout=$add~80^ADD~13-33[1] 

.subckt adder a=$add~70^ADD~14-32[1] b=gnd cin=$add~80^ADD~13-31[0] cout=$add~80^ADD~13-32[0] sumout=$add~80^ADD~13-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[30] \
 b=$sub~358^MIN~15-31[1] cin=$add~70^ADD~14-30[0] cout=$add~70^ADD~14-31[0] sumout=$add~70^ADD~14-31[1] 

.subckt adder a=$add~70^ADD~14-31[1] b=gnd cin=$add~80^ADD~13-30[0] cout=$add~80^ADD~13-31[0] sumout=$add~80^ADD~13-31[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[29] \
 b=$sub~358^MIN~15-30[1] cin=$add~70^ADD~14-29[0] cout=$add~70^ADD~14-30[0] sumout=$add~70^ADD~14-30[1] 

.subckt adder a=$add~70^ADD~14-30[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-29[0] cout=$add~80^ADD~13-30[0] \
 sumout=$add~80^ADD~13-30[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[28] \
 b=$sub~358^MIN~15-29[1] cin=$add~70^ADD~14-28[0] cout=$add~70^ADD~14-29[0] sumout=$add~70^ADD~14-29[1] 

.subckt adder a=$add~70^ADD~14-29[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-28[0] cout=$add~80^ADD~13-29[0] \
 sumout=$add~80^ADD~13-29[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[27] \
 b=$sub~358^MIN~15-28[1] cin=$add~70^ADD~14-27[0] cout=$add~70^ADD~14-28[0] sumout=$add~70^ADD~14-28[1] 

.subckt adder a=$add~70^ADD~14-28[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-27[0] cout=$add~80^ADD~13-28[0] \
 sumout=$add~80^ADD~13-28[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[26] \
 b=$sub~358^MIN~15-27[1] cin=$add~70^ADD~14-26[0] cout=$add~70^ADD~14-27[0] sumout=$add~70^ADD~14-27[1] 

.subckt adder a=$add~70^ADD~14-27[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-26[0] cout=$add~80^ADD~13-27[0] \
 sumout=$add~80^ADD~13-27[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[25] \
 b=$sub~358^MIN~15-26[1] cin=$add~70^ADD~14-25[0] cout=$add~70^ADD~14-26[0] sumout=$add~70^ADD~14-26[1] 

.subckt adder a=$add~70^ADD~14-26[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-25[0] cout=$add~80^ADD~13-26[0] \
 sumout=$add~80^ADD~13-26[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[24] \
 b=$sub~358^MIN~15-25[1] cin=$add~70^ADD~14-24[0] cout=$add~70^ADD~14-25[0] sumout=$add~70^ADD~14-25[1] 

.subckt adder a=$add~70^ADD~14-25[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-24[0] cout=$add~80^ADD~13-25[0] \
 sumout=$add~80^ADD~13-25[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[23] \
 b=$sub~358^MIN~15-24[1] cin=$add~70^ADD~14-23[0] cout=$add~70^ADD~14-24[0] sumout=$add~70^ADD~14-24[1] 

.subckt adder a=$add~70^ADD~14-24[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-23[0] cout=$add~80^ADD~13-24[0] \
 sumout=$add~80^ADD~13-24[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[22] \
 b=$sub~358^MIN~15-23[1] cin=$add~70^ADD~14-22[0] cout=$add~70^ADD~14-23[0] sumout=$add~70^ADD~14-23[1] 

.subckt adder a=$add~70^ADD~14-23[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-22[0] cout=$add~80^ADD~13-23[0] \
 sumout=$add~80^ADD~13-23[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[21] \
 b=$sub~358^MIN~15-22[1] cin=$add~70^ADD~14-21[0] cout=$add~70^ADD~14-22[0] sumout=$add~70^ADD~14-22[1] 

.subckt adder a=$add~70^ADD~14-22[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-21[0] cout=$add~80^ADD~13-22[0] \
 sumout=$add~80^ADD~13-22[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[20] \
 b=$sub~358^MIN~15-21[1] cin=$add~70^ADD~14-20[0] cout=$add~70^ADD~14-21[0] sumout=$add~70^ADD~14-21[1] 

.subckt adder a=$add~70^ADD~14-21[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-20[0] cout=$add~80^ADD~13-21[0] \
 sumout=$add~80^ADD~13-21[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[19] \
 b=$sub~358^MIN~15-20[1] cin=$add~70^ADD~14-19[0] cout=$add~70^ADD~14-20[0] sumout=$add~70^ADD~14-20[1] 

.subckt adder a=$add~70^ADD~14-20[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-19[0] cout=$add~80^ADD~13-20[0] \
 sumout=$add~80^ADD~13-20[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[18] \
 b=$sub~358^MIN~15-19[1] cin=$add~70^ADD~14-18[0] cout=$add~70^ADD~14-19[0] sumout=$add~70^ADD~14-19[1] 

.subckt adder a=$add~70^ADD~14-19[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-18[0] cout=$add~80^ADD~13-19[0] \
 sumout=$add~80^ADD~13-19[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[17] \
 b=$sub~358^MIN~15-18[1] cin=$add~70^ADD~14-17[0] cout=$add~70^ADD~14-18[0] sumout=$add~70^ADD~14-18[1] 

.subckt adder a=$add~70^ADD~14-18[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-17[0] cout=$add~80^ADD~13-18[0] \
 sumout=$add~80^ADD~13-18[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[16] \
 b=$sub~358^MIN~15-17[1] cin=$add~70^ADD~14-16[0] cout=$add~70^ADD~14-17[0] sumout=$add~70^ADD~14-17[1] 

.subckt adder a=$add~70^ADD~14-17[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-16[0] cout=$add~80^ADD~13-17[0] \
 sumout=$add~80^ADD~13-17[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[15] \
 b=$sub~358^MIN~15-16[1] cin=$add~70^ADD~14-15[0] cout=$add~70^ADD~14-16[0] sumout=$add~70^ADD~14-16[1] 

.subckt adder a=$add~70^ADD~14-16[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-15[0] cout=$add~80^ADD~13-16[0] \
 sumout=$add~80^ADD~13-16[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[14] \
 b=$sub~358^MIN~15-15[1] cin=$add~70^ADD~14-14[0] cout=$add~70^ADD~14-15[0] sumout=$add~70^ADD~14-15[1] 

.subckt adder a=$add~70^ADD~14-15[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-14[0] cout=$add~80^ADD~13-15[0] \
 sumout=$add~80^ADD~13-15[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[13] \
 b=$sub~358^MIN~15-14[1] cin=$add~70^ADD~14-13[0] cout=$add~70^ADD~14-14[0] sumout=$add~70^ADD~14-14[1] 

.subckt adder a=$add~70^ADD~14-14[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-13[0] cout=$add~80^ADD~13-14[0] \
 sumout=$add~80^ADD~13-14[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[12] \
 b=$sub~358^MIN~15-13[1] cin=$add~70^ADD~14-12[0] cout=$add~70^ADD~14-13[0] sumout=$add~70^ADD~14-13[1] 

.subckt adder a=$add~70^ADD~14-13[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-12[0] cout=$add~80^ADD~13-13[0] \
 sumout=$add~80^ADD~13-13[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[11] \
 b=$sub~358^MIN~15-12[1] cin=$add~70^ADD~14-11[0] cout=$add~70^ADD~14-12[0] sumout=$add~70^ADD~14-12[1] 

.subckt adder a=$add~70^ADD~14-12[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-11[0] cout=$add~80^ADD~13-12[0] \
 sumout=$add~80^ADD~13-12[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[10] \
 b=$sub~358^MIN~15-11[1] cin=$add~70^ADD~14-10[0] cout=$add~70^ADD~14-11[0] sumout=$add~70^ADD~14-11[1] 

.subckt adder a=$add~70^ADD~14-11[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-10[0] cout=$add~80^ADD~13-11[0] \
 sumout=$add~80^ADD~13-11[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[9] \
 b=$sub~358^MIN~15-10[1] cin=$add~70^ADD~14-9[0] cout=$add~70^ADD~14-10[0] sumout=$add~70^ADD~14-10[1] 

.subckt adder a=$add~70^ADD~14-10[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-9[0] cout=$add~80^ADD~13-10[0] \
 sumout=$add~80^ADD~13-10[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[8] \
 b=$sub~358^MIN~15-9[1] cin=$add~70^ADD~14-8[0] cout=$add~70^ADD~14-9[0] sumout=$add~70^ADD~14-9[1] 

.subckt adder a=$add~70^ADD~14-9[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-8[0] cout=$add~80^ADD~13-9[0] sumout=$add~80^ADD~13-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[7] \
 b=$sub~358^MIN~15-8[1] cin=$add~70^ADD~14-7[0] cout=$add~70^ADD~14-8[0] sumout=$add~70^ADD~14-8[1] 

.subckt adder a=$add~70^ADD~14-8[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-7[0] cout=$add~80^ADD~13-8[0] sumout=$add~80^ADD~13-8[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[6] \
 b=$sub~358^MIN~15-7[1] cin=$add~70^ADD~14-6[0] cout=$add~70^ADD~14-7[0] sumout=$add~70^ADD~14-7[1] 

.subckt adder a=$add~70^ADD~14-7[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-6[0] cout=$add~80^ADD~13-7[0] sumout=$add~80^ADD~13-7[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[5] \
 b=$sub~358^MIN~15-6[1] cin=$add~70^ADD~14-5[0] cout=$add~70^ADD~14-6[0] sumout=$add~70^ADD~14-6[1] 

.subckt adder a=$add~70^ADD~14-6[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-5[0] cout=$add~80^ADD~13-6[0] sumout=$add~80^ADD~13-6[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[4] \
 b=$sub~358^MIN~15-5[1] cin=$add~70^ADD~14-4[0] cout=$add~70^ADD~14-5[0] sumout=$add~70^ADD~14-5[1] 

.subckt adder a=$add~70^ADD~14-5[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-4[0] cout=$add~80^ADD~13-5[0] sumout=$add~80^ADD~13-5[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[3] \
 b=$sub~358^MIN~15-4[1] cin=$add~70^ADD~14-3[0] cout=$add~70^ADD~14-4[0] sumout=$add~70^ADD~14-4[1] 

.subckt adder a=$add~70^ADD~14-4[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-3[0] cout=$add~80^ADD~13-4[0] sumout=$add~80^ADD~13-4[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[2] \
 b=$sub~358^MIN~15-3[1] cin=$add~70^ADD~14-2[0] cout=$add~70^ADD~14-3[0] sumout=$add~70^ADD~14-3[1] 

.subckt adder a=$add~70^ADD~14-3[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-2[0] cout=$add~80^ADD~13-3[0] sumout=$add~80^ADD~13-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[1] \
 b=$sub~358^MIN~15-2[1] cin=$add~70^ADD~14-1[0] cout=$add~70^ADD~14-2[0] sumout=$add~70^ADD~14-2[1] 

.subckt adder a=$add~70^ADD~14-2[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-1[0] cout=$add~80^ADD~13-2[0] sumout=$add~80^ADD~13-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 b=$sub~358^MIN~15-1[1] cin=$add~70^ADD~14-0[0] cout=$add~70^ADD~14-1[0] sumout=$add~70^ADD~14-1[1] 

.subckt adder a=$add~70^ADD~14-1[1] b=$gt~309^Y~0 cin=$add~80^ADD~13-0[0] cout=$add~80^ADD~13-1[0] sumout=$add~80^ADD~13-1[1] 

.subckt adder a=$dffe~158^Q~0 b=$add~75^ADD~21-3[1] cin=$add~69^ADD~17-0[0] cout=$add~69^ADD~17-1[0] \
 sumout=$add~69^ADD~17-1[1] 

.subckt adder a=$dffe~158^Q~1 b=unconn cin=$add~69^ADD~17-1[0] cout=$add~69^ADD~17-2[0] sumout=$add~69^ADD~17-2[1] 

.subckt adder a=$dffe~158^Q~2 b=unconn cin=$add~69^ADD~17-2[0] cout=$add~69^ADD~17-3[0] sumout=$add~69^ADD~17-3[1] 

.subckt adder a=$dffe~158^Q~3 b=unconn cin=$add~69^ADD~17-3[0] cout=$add~69^ADD~17-4[0] sumout=$add~69^ADD~17-4[1] 

.subckt adder a=unconn b=$add~69^ADD~17-4[1] cin=$add~68^ADD~16-3[0] cout=$add~68^ADD~16-4[0] sumout=$add~68^ADD~16-4[1] 

.subckt adder a=gnd b=gnd cin=$add~68^ADD~16-4[0] cout=$add~68^ADD~16-5~dummy_output~5~0 sumout=$add~68^ADD~16-5[1] 

.subckt adder a=$add~67^ADD~19-3[1] b=$add~69^ADD~17-3[1] cin=$add~68^ADD~16-2[0] cout=$add~68^ADD~16-3[0] \
 sumout=$add~68^ADD~16-3[1] 

.subckt adder a=$add~67^ADD~19-2[1] b=$add~69^ADD~17-2[1] cin=$add~68^ADD~16-1[0] cout=$add~68^ADD~16-2[0] \
 sumout=$add~68^ADD~16-2[1] 

.subckt adder a=$add~67^ADD~19-1[1] b=$add~69^ADD~17-1[1] cin=$add~68^ADD~16-0[0] cout=$add~68^ADD~16-1[0] \
 sumout=$add~68^ADD~16-1[1] 

.subckt adder a=$dffe~158^Q~2 b=$dffe~159^Q~0 cin=$add~65^ADD~22-0[0] cout=$add~65^ADD~22-1[0] sumout=$add~65^ADD~22-1[1] 

.subckt adder a=$dffe~158^Q~3 b=$dffe~159^Q~1 cin=$add~65^ADD~22-1[0] cout=$add~65^ADD~22-2[0] sumout=$add~65^ADD~22-2[1] 

.subckt adder a=gnd b=gnd cin=$add~65^ADD~22-2[0] cout=$add~65^ADD~22-3~dummy_output~3~0 sumout=$add~65^ADD~22-3[1] 

.subckt adder a=$add~65^ADD~22-3[1] b=unconn cin=$add~75^ADD~21-2[0] cout=$add~75^ADD~21-3[0] sumout=$add~75^ADD~21-3[1] 

.subckt adder a=$add~75^ADD~21-3[1] b=$add~75^ADD~21-1[1] cin=$add~76^ADD~20-0[0] cout=$add~76^ADD~20-1[0] \
 sumout=$add~76^ADD~20-1[1] 

.subckt adder a=unconn b=$add~75^ADD~21-2[1] cin=$add~76^ADD~20-1[0] cout=$add~76^ADD~20-2[0] sumout=$add~76^ADD~20-2[1] 

.subckt adder a=gnd b=gnd cin=$add~76^ADD~20-2[0] cout=$add~76^ADD~20-3~dummy_output~3~0 sumout=$add~76^ADD~20-3[1] 

.subckt adder a=$add~76^ADD~20-3[1] b=$add~76^ADD~20-1[1] cin=$add~66^ADD~18-0[0] cout=$add~66^ADD~18-1[0] \
 sumout=$add~66^ADD~18-1[1] 

.subckt adder a=unconn b=$add~76^ADD~20-2[1] cin=$add~66^ADD~18-1[0] cout=$add~66^ADD~18-2[0] sumout=$add~66^ADD~18-2[1] 

.subckt adder a=$add~76^ADD~20-3[1] b=$dffe~158^Q~2 cin=$add~67^ADD~19-0[0] cout=$add~67^ADD~19-1[0] \
 sumout=$add~67^ADD~19-1[1] 

.subckt adder a=unconn b=$dffe~158^Q~3 cin=$add~67^ADD~19-1[0] cout=$add~67^ADD~19-2[0] sumout=$add~67^ADD~19-2[1] 

.subckt adder a=gnd b=gnd cin=$add~67^ADD~19-2[0] cout=$add~67^ADD~19-3~dummy_output~3~0 sumout=$add~67^ADD~19-3[1] 

.subckt adder a=$add~65^ADD~22-2[1] b=$dffe~160^Q~1 cin=$add~75^ADD~21-1[0] cout=$add~75^ADD~21-2[0] \
 sumout=$add~75^ADD~21-2[1] 

.subckt adder a=$add~65^ADD~22-1[1] b=$dffe~160^Q~0 cin=$add~75^ADD~21-0[0] cout=$add~75^ADD~21-1[0] \
 sumout=$add~75^ADD~21-1[1] 

.subckt adder a=$dffe~162^Q~0 b=$add~60^ADD~24-1[1] cin=$add~74^ADD~23-0[0] cout=$add~74^ADD~23-1[0] \
 sumout=$add~74^ADD~23-1[1] 

.subckt adder a=$dffe~162^Q~1 b=$add~60^ADD~24-2[1] cin=$add~74^ADD~23-1[0] cout=$add~74^ADD~23-2[0] \
 sumout=$add~74^ADD~23-2[1] 

.subckt adder a=$dffe~162^Q~2 b=$add~60^ADD~24-3[1] cin=$add~74^ADD~23-2[0] cout=$add~74^ADD~23-3[0] \
 sumout=$add~74^ADD~23-3[1] 

.subckt adder a=$dffe~162^Q~3 b=$add~60^ADD~24-4[1] cin=$add~74^ADD~23-3[0] cout=$add~74^ADD~23-4[0] \
 sumout=$add~74^ADD~23-4[1] 

.subckt adder a=$dffe~162^Q~4 b=$add~60^ADD~24-5[1] cin=$add~74^ADD~23-4[0] cout=$add~74^ADD~23-5[0] \
 sumout=$add~74^ADD~23-5[1] 

.subckt adder a=$dffe~162^Q~5 b=$add~60^ADD~24-6[1] cin=$add~74^ADD~23-5[0] cout=$add~74^ADD~23-6[0] \
 sumout=$add~74^ADD~23-6[1] 

.subckt adder a=$dffe~162^Q~6 b=$add~60^ADD~24-7[1] cin=$add~74^ADD~23-6[0] cout=$add~74^ADD~23-7[0] \
 sumout=$add~74^ADD~23-7[1] 

.subckt adder a=$dffe~162^Q~7 b=$add~60^ADD~24-8[1] cin=$add~74^ADD~23-7[0] cout=$add~74^ADD~23-8[0] \
 sumout=$add~74^ADD~23-8[1] 

.subckt adder a=$dffe~162^Q~8 b=$add~60^ADD~24-9[1] cin=$add~74^ADD~23-8[0] cout=$add~74^ADD~23-9[0] \
 sumout=$add~74^ADD~23-9[1] 

.subckt adder a=$dffe~162^Q~9 b=$add~60^ADD~24-10[1] cin=$add~74^ADD~23-9[0] cout=$add~74^ADD~23-10[0] \
 sumout=$add~74^ADD~23-10[1] 

.subckt adder a=$dffe~162^Q~10 b=$add~60^ADD~24-11[1] cin=$add~74^ADD~23-10[0] cout=$add~74^ADD~23-11[0] \
 sumout=$add~74^ADD~23-11[1] 

.subckt adder a=$dffe~162^Q~11 b=$add~60^ADD~24-12[1] cin=$add~74^ADD~23-11[0] cout=$add~74^ADD~23-12[0] \
 sumout=$add~74^ADD~23-12[1] 

.subckt adder a=$dffe~162^Q~12 b=$add~60^ADD~24-13[1] cin=$add~74^ADD~23-12[0] cout=$add~74^ADD~23-13[0] \
 sumout=$add~74^ADD~23-13[1] 

.subckt adder a=$dffe~162^Q~13 b=$add~60^ADD~24-14[1] cin=$add~74^ADD~23-13[0] cout=$add~74^ADD~23-14[0] \
 sumout=$add~74^ADD~23-14[1] 

.subckt adder a=$dffe~162^Q~14 b=$add~60^ADD~24-15[1] cin=$add~74^ADD~23-14[0] cout=$add~74^ADD~23-15[0] \
 sumout=$add~74^ADD~23-15[1] 

.subckt adder a=$dffe~162^Q~15 b=$add~60^ADD~24-16[1] cin=$add~74^ADD~23-15[0] cout=$add~74^ADD~23-16[0] \
 sumout=$add~74^ADD~23-16[1] 

.subckt adder a=$dffe~162^Q~16 b=$add~60^ADD~24-17[1] cin=$add~74^ADD~23-16[0] cout=$add~74^ADD~23-17[0] \
 sumout=$add~74^ADD~23-17[1] 

.subckt adder a=unconn b=$add~60^ADD~24-18[1] cin=$add~74^ADD~23-17[0] cout=$add~74^ADD~23-18[0] sumout=$add~74^ADD~23-18[1] 

.subckt adder a=unconn b=$add~60^ADD~24-19[1] cin=$add~74^ADD~23-18[0] cout=$add~74^ADD~23-19[0] sumout=$add~74^ADD~23-19[1] 

.subckt adder a=unconn b=$add~60^ADD~24-20[1] cin=$add~74^ADD~23-19[0] cout=$add~74^ADD~23-20[0] sumout=$add~74^ADD~23-20[1] 

.subckt adder a=unconn b=$add~60^ADD~24-21[1] cin=$add~74^ADD~23-20[0] cout=$add~74^ADD~23-21[0] sumout=$add~74^ADD~23-21[1] 

.subckt adder a=unconn b=$add~60^ADD~24-22[1] cin=$add~74^ADD~23-21[0] cout=$add~74^ADD~23-22[0] sumout=$add~74^ADD~23-22[1] 

.subckt adder a=unconn b=$add~60^ADD~24-23[1] cin=$add~74^ADD~23-22[0] cout=$add~74^ADD~23-23[0] sumout=$add~74^ADD~23-23[1] 

.subckt adder a=unconn b=$add~60^ADD~24-24[1] cin=$add~74^ADD~23-23[0] cout=$add~74^ADD~23-24[0] sumout=$add~74^ADD~23-24[1] 

.subckt adder a=unconn b=$add~60^ADD~24-25[1] cin=$add~74^ADD~23-24[0] cout=$add~74^ADD~23-25[0] sumout=$add~74^ADD~23-25[1] 

.subckt adder a=unconn b=$add~60^ADD~24-26[1] cin=$add~74^ADD~23-25[0] cout=$add~74^ADD~23-26[0] sumout=$add~74^ADD~23-26[1] 

.subckt adder a=unconn b=$add~60^ADD~24-27[1] cin=$add~74^ADD~23-26[0] cout=$add~74^ADD~23-27[0] sumout=$add~74^ADD~23-27[1] 

.subckt adder a=unconn b=$add~60^ADD~24-28[1] cin=$add~74^ADD~23-27[0] cout=$add~74^ADD~23-28[0] sumout=$add~74^ADD~23-28[1] 

.subckt adder a=unconn b=$add~60^ADD~24-29[1] cin=$add~74^ADD~23-28[0] cout=$add~74^ADD~23-29[0] sumout=$add~74^ADD~23-29[1] 

.subckt adder a=unconn b=$add~60^ADD~24-30[1] cin=$add~74^ADD~23-29[0] cout=$add~74^ADD~23-30[0] sumout=$add~74^ADD~23-30[1] 

.subckt adder a=unconn b=$add~60^ADD~24-31[1] cin=$add~74^ADD~23-30[0] cout=$add~74^ADD~23-31[0] sumout=$add~74^ADD~23-31[1] 

.subckt adder a=unconn b=$add~60^ADD~24-32[1] cin=$add~74^ADD~23-31[0] cout=$add~74^ADD~23-32[0] sumout=$add~74^ADD~23-32[1] 

.subckt adder a=$dffe~163^Q~0 b=$dffe~164^Q~0 cin=$add~60^ADD~24-0[0] cout=$add~60^ADD~24-1[0] sumout=$add~60^ADD~24-1[1] 

.subckt adder a=$dffe~163^Q~1 b=$dffe~164^Q~1 cin=$add~60^ADD~24-1[0] cout=$add~60^ADD~24-2[0] sumout=$add~60^ADD~24-2[1] 

.subckt adder a=$dffe~163^Q~2 b=$dffe~164^Q~2 cin=$add~60^ADD~24-2[0] cout=$add~60^ADD~24-3[0] sumout=$add~60^ADD~24-3[1] 

.subckt adder a=$dffe~163^Q~3 b=$dffe~164^Q~3 cin=$add~60^ADD~24-3[0] cout=$add~60^ADD~24-4[0] sumout=$add~60^ADD~24-4[1] 

.subckt adder a=$dffe~163^Q~4 b=$dffe~164^Q~4 cin=$add~60^ADD~24-4[0] cout=$add~60^ADD~24-5[0] sumout=$add~60^ADD~24-5[1] 

.subckt adder a=$dffe~163^Q~5 b=$dffe~164^Q~5 cin=$add~60^ADD~24-5[0] cout=$add~60^ADD~24-6[0] sumout=$add~60^ADD~24-6[1] 

.subckt adder a=$dffe~163^Q~6 b=$dffe~164^Q~6 cin=$add~60^ADD~24-6[0] cout=$add~60^ADD~24-7[0] sumout=$add~60^ADD~24-7[1] 

.subckt adder a=$dffe~163^Q~7 b=$dffe~164^Q~7 cin=$add~60^ADD~24-7[0] cout=$add~60^ADD~24-8[0] sumout=$add~60^ADD~24-8[1] 

.subckt adder a=$dffe~163^Q~8 b=$dffe~164^Q~8 cin=$add~60^ADD~24-8[0] cout=$add~60^ADD~24-9[0] sumout=$add~60^ADD~24-9[1] 

.subckt adder a=$dffe~163^Q~9 b=$dffe~164^Q~9 cin=$add~60^ADD~24-9[0] cout=$add~60^ADD~24-10[0] sumout=$add~60^ADD~24-10[1] 

.subckt adder a=$dffe~163^Q~10 b=$dffe~164^Q~10 cin=$add~60^ADD~24-10[0] cout=$add~60^ADD~24-11[0] \
 sumout=$add~60^ADD~24-11[1] 

.subckt adder a=$dffe~163^Q~11 b=$dffe~164^Q~11 cin=$add~60^ADD~24-11[0] cout=$add~60^ADD~24-12[0] \
 sumout=$add~60^ADD~24-12[1] 

.subckt adder a=$dffe~163^Q~12 b=$dffe~164^Q~12 cin=$add~60^ADD~24-12[0] cout=$add~60^ADD~24-13[0] \
 sumout=$add~60^ADD~24-13[1] 

.subckt adder a=$dffe~163^Q~13 b=$dffe~164^Q~13 cin=$add~60^ADD~24-13[0] cout=$add~60^ADD~24-14[0] \
 sumout=$add~60^ADD~24-14[1] 

.subckt adder a=$dffe~163^Q~14 b=$dffe~164^Q~14 cin=$add~60^ADD~24-14[0] cout=$add~60^ADD~24-15[0] \
 sumout=$add~60^ADD~24-15[1] 

.subckt adder a=$dffe~163^Q~15 b=$dffe~164^Q~15 cin=$add~60^ADD~24-15[0] cout=$add~60^ADD~24-16[0] \
 sumout=$add~60^ADD~24-16[1] 

.subckt adder a=$dffe~163^Q~16 b=$dffe~164^Q~16 cin=$add~60^ADD~24-16[0] cout=$add~60^ADD~24-17[0] \
 sumout=$add~60^ADD~24-17[1] 

.subckt adder a=$dffe~163^Q~17 b=$dffe~164^Q~17 cin=$add~60^ADD~24-17[0] cout=$add~60^ADD~24-18[0] \
 sumout=$add~60^ADD~24-18[1] 

.subckt adder a=$dffe~163^Q~18 b=$dffe~164^Q~18 cin=$add~60^ADD~24-18[0] cout=$add~60^ADD~24-19[0] \
 sumout=$add~60^ADD~24-19[1] 

.subckt adder a=$dffe~163^Q~19 b=$dffe~164^Q~19 cin=$add~60^ADD~24-19[0] cout=$add~60^ADD~24-20[0] \
 sumout=$add~60^ADD~24-20[1] 

.subckt adder a=$dffe~163^Q~20 b=$dffe~164^Q~20 cin=$add~60^ADD~24-20[0] cout=$add~60^ADD~24-21[0] \
 sumout=$add~60^ADD~24-21[1] 

.subckt adder a=$dffe~163^Q~21 b=$dffe~164^Q~21 cin=$add~60^ADD~24-21[0] cout=$add~60^ADD~24-22[0] \
 sumout=$add~60^ADD~24-22[1] 

.subckt adder a=$dffe~163^Q~22 b=$dffe~164^Q~22 cin=$add~60^ADD~24-22[0] cout=$add~60^ADD~24-23[0] \
 sumout=$add~60^ADD~24-23[1] 

.subckt adder a=$dffe~163^Q~23 b=$dffe~164^Q~23 cin=$add~60^ADD~24-23[0] cout=$add~60^ADD~24-24[0] \
 sumout=$add~60^ADD~24-24[1] 

.subckt adder a=$dffe~163^Q~24 b=$dffe~164^Q~24 cin=$add~60^ADD~24-24[0] cout=$add~60^ADD~24-25[0] \
 sumout=$add~60^ADD~24-25[1] 

.subckt adder a=unconn b=$dffe~164^Q~25 cin=$add~60^ADD~24-25[0] cout=$add~60^ADD~24-26[0] sumout=$add~60^ADD~24-26[1] 

.subckt adder a=unconn b=$dffe~164^Q~26 cin=$add~60^ADD~24-26[0] cout=$add~60^ADD~24-27[0] sumout=$add~60^ADD~24-27[1] 

.subckt adder a=unconn b=$dffe~164^Q~27 cin=$add~60^ADD~24-27[0] cout=$add~60^ADD~24-28[0] sumout=$add~60^ADD~24-28[1] 

.subckt adder a=unconn b=$dffe~164^Q~28 cin=$add~60^ADD~24-28[0] cout=$add~60^ADD~24-29[0] sumout=$add~60^ADD~24-29[1] 

.subckt adder a=unconn b=$dffe~164^Q~29 cin=$add~60^ADD~24-29[0] cout=$add~60^ADD~24-30[0] sumout=$add~60^ADD~24-30[1] 

.subckt adder a=unconn b=$dffe~164^Q~30 cin=$add~60^ADD~24-30[0] cout=$add~60^ADD~24-31[0] sumout=$add~60^ADD~24-31[1] 

.subckt adder a=unconn b=$dffe~164^Q~31 cin=$add~60^ADD~24-31[0] cout=$add~60^ADD~24-32[0] sumout=$add~60^ADD~24-32[1] 

.subckt adder a=$dffe~168^Q~0 b=$dffe~168^Q~2 cin=$add~64^ADD~26-0[0] cout=$add~64^ADD~26-1[0] sumout=$add~64^ADD~26-1[1] 

.subckt adder a=$dffe~168^Q~1 b=$dffe~168^Q~3 cin=$add~64^ADD~26-1[0] cout=$add~64^ADD~26-2[0] sumout=$add~64^ADD~26-2[1] 

.subckt adder a=$dffe~168^Q~2 b=$dffe~168^Q~4 cin=$add~64^ADD~26-2[0] cout=$add~64^ADD~26-3[0] sumout=$add~64^ADD~26-3[1] 

.subckt adder a=$dffe~168^Q~3 b=$dffe~168^Q~5 cin=$add~64^ADD~26-3[0] cout=$add~64^ADD~26-4[0] sumout=$add~64^ADD~26-4[1] 

.subckt adder a=$dffe~168^Q~4 b=$dffe~168^Q~6 cin=$add~64^ADD~26-4[0] cout=$add~64^ADD~26-5[0] sumout=$add~64^ADD~26-5[1] 

.subckt adder a=$dffe~168^Q~5 b=$dffe~168^Q~7 cin=$add~64^ADD~26-5[0] cout=$add~64^ADD~26-6[0] sumout=$add~64^ADD~26-6[1] 

.subckt adder a=$dffe~168^Q~6 b=$dffe~168^Q~8 cin=$add~64^ADD~26-6[0] cout=$add~64^ADD~26-7[0] sumout=$add~64^ADD~26-7[1] 

.subckt adder a=$dffe~168^Q~7 b=$dffe~168^Q~9 cin=$add~64^ADD~26-7[0] cout=$add~64^ADD~26-8[0] sumout=$add~64^ADD~26-8[1] 

.subckt adder a=$dffe~168^Q~8 b=$dffe~168^Q~10 cin=$add~64^ADD~26-8[0] cout=$add~64^ADD~26-9[0] sumout=$add~64^ADD~26-9[1] 

.subckt adder a=$dffe~168^Q~9 b=$dffe~168^Q~11 cin=$add~64^ADD~26-9[0] cout=$add~64^ADD~26-10[0] sumout=$add~64^ADD~26-10[1] 

.subckt adder a=$dffe~168^Q~10 b=$dffe~168^Q~12 cin=$add~64^ADD~26-10[0] cout=$add~64^ADD~26-11[0] \
 sumout=$add~64^ADD~26-11[1] 

.subckt adder a=$dffe~168^Q~11 b=$dffe~168^Q~13 cin=$add~64^ADD~26-11[0] cout=$add~64^ADD~26-12[0] \
 sumout=$add~64^ADD~26-12[1] 

.subckt adder a=$dffe~168^Q~12 b=$dffe~168^Q~14 cin=$add~64^ADD~26-12[0] cout=$add~64^ADD~26-13[0] \
 sumout=$add~64^ADD~26-13[1] 

.subckt adder a=$dffe~168^Q~13 b=$dffe~168^Q~15 cin=$add~64^ADD~26-13[0] cout=$add~64^ADD~26-14[0] \
 sumout=$add~64^ADD~26-14[1] 

.subckt adder a=$dffe~168^Q~14 b=$dffe~168^Q~16 cin=$add~64^ADD~26-14[0] cout=$add~64^ADD~26-15[0] \
 sumout=$add~64^ADD~26-15[1] 

.subckt adder a=$dffe~168^Q~15 b=$dffe~168^Q~17 cin=$add~64^ADD~26-15[0] cout=$add~64^ADD~26-16[0] \
 sumout=$add~64^ADD~26-16[1] 

.subckt adder a=$dffe~168^Q~16 b=$dffe~168^Q~18 cin=$add~64^ADD~26-16[0] cout=$add~64^ADD~26-17[0] \
 sumout=$add~64^ADD~26-17[1] 

.subckt adder a=$dffe~168^Q~17 b=$dffe~168^Q~19 cin=$add~64^ADD~26-17[0] cout=$add~64^ADD~26-18[0] \
 sumout=$add~64^ADD~26-18[1] 

.subckt adder a=$dffe~168^Q~18 b=$dffe~168^Q~20 cin=$add~64^ADD~26-18[0] cout=$add~64^ADD~26-19[0] \
 sumout=$add~64^ADD~26-19[1] 

.subckt adder a=$dffe~168^Q~19 b=$dffe~168^Q~21 cin=$add~64^ADD~26-19[0] cout=$add~64^ADD~26-20[0] \
 sumout=$add~64^ADD~26-20[1] 

.subckt adder a=$dffe~168^Q~20 b=$dffe~168^Q~22 cin=$add~64^ADD~26-20[0] cout=$add~64^ADD~26-21[0] \
 sumout=$add~64^ADD~26-21[1] 

.subckt adder a=$dffe~168^Q~21 b=$dffe~168^Q~23 cin=$add~64^ADD~26-21[0] cout=$add~64^ADD~26-22[0] \
 sumout=$add~64^ADD~26-22[1] 

.subckt adder a=$dffe~168^Q~22 b=$dffe~168^Q~24 cin=$add~64^ADD~26-22[0] cout=$add~64^ADD~26-23[0] \
 sumout=$add~64^ADD~26-23[1] 

.subckt adder a=$dffe~168^Q~23 b=$dffe~168^Q~25 cin=$add~64^ADD~26-23[0] cout=$add~64^ADD~26-24[0] \
 sumout=$add~64^ADD~26-24[1] 

.subckt adder a=$dffe~168^Q~24 b=$dffe~168^Q~26 cin=$add~64^ADD~26-24[0] cout=$add~64^ADD~26-25[0] \
 sumout=$add~64^ADD~26-25[1] 

.subckt adder a=$dffe~168^Q~25 b=$dffe~168^Q~27 cin=$add~64^ADD~26-25[0] cout=$add~64^ADD~26-26[0] \
 sumout=$add~64^ADD~26-26[1] 

.subckt adder a=$dffe~168^Q~26 b=$dffe~168^Q~28 cin=$add~64^ADD~26-26[0] cout=$add~64^ADD~26-27[0] \
 sumout=$add~64^ADD~26-27[1] 

.subckt adder a=$dffe~168^Q~27 b=$dffe~168^Q~29 cin=$add~64^ADD~26-27[0] cout=$add~64^ADD~26-28[0] \
 sumout=$add~64^ADD~26-28[1] 

.subckt adder a=$dffe~168^Q~28 b=$dffe~168^Q~30 cin=$add~64^ADD~26-28[0] cout=$add~64^ADD~26-29[0] \
 sumout=$add~64^ADD~26-29[1] 

.subckt adder a=$dffe~168^Q~29 b=$dffe~168^Q~31 cin=$add~64^ADD~26-29[0] cout=$add~64^ADD~26-30[0] \
 sumout=$add~64^ADD~26-30[1] 

.subckt adder a=$dffe~168^Q~30 b=unconn cin=$add~64^ADD~26-30[0] cout=$add~64^ADD~26-31[0] sumout=$add~64^ADD~26-31[1] 

.subckt adder a=$dffe~168^Q~31 b=unconn cin=$add~64^ADD~26-31[0] cout=$add~64^ADD~26-32[0] sumout=$add~64^ADD~26-32[1] 

.subckt adder a=unconn b=$add~64^ADD~26-32[1] cin=$add~56^ADD~25-31[0] cout=$add~56^ADD~25-32[0] sumout=$add~56^ADD~25-32[1] 

.subckt adder a=unconn b=$add~64^ADD~26-31[1] cin=$add~56^ADD~25-30[0] cout=$add~56^ADD~25-31[0] sumout=$add~56^ADD~25-31[1] 

.subckt adder a=unconn b=$add~64^ADD~26-30[1] cin=$add~56^ADD~25-29[0] cout=$add~56^ADD~25-30[0] sumout=$add~56^ADD~25-30[1] 

.subckt adder a=$add~55^ADD~27-29[1] b=$add~64^ADD~26-29[1] cin=$add~56^ADD~25-28[0] cout=$add~56^ADD~25-29[0] \
 sumout=$add~56^ADD~25-29[1] 

.subckt adder a=$add~55^ADD~27-28[1] b=$add~64^ADD~26-28[1] cin=$add~56^ADD~25-27[0] cout=$add~56^ADD~25-28[0] \
 sumout=$add~56^ADD~25-28[1] 

.subckt adder a=$add~55^ADD~27-27[1] b=$add~64^ADD~26-27[1] cin=$add~56^ADD~25-26[0] cout=$add~56^ADD~25-27[0] \
 sumout=$add~56^ADD~25-27[1] 

.subckt adder a=$add~55^ADD~27-26[1] b=$add~64^ADD~26-26[1] cin=$add~56^ADD~25-25[0] cout=$add~56^ADD~25-26[0] \
 sumout=$add~56^ADD~25-26[1] 

.subckt adder a=$add~55^ADD~27-25[1] b=$add~64^ADD~26-25[1] cin=$add~56^ADD~25-24[0] cout=$add~56^ADD~25-25[0] \
 sumout=$add~56^ADD~25-25[1] 

.subckt adder a=$add~55^ADD~27-24[1] b=$add~64^ADD~26-24[1] cin=$add~56^ADD~25-23[0] cout=$add~56^ADD~25-24[0] \
 sumout=$add~56^ADD~25-24[1] 

.subckt adder a=$add~55^ADD~27-23[1] b=$add~64^ADD~26-23[1] cin=$add~56^ADD~25-22[0] cout=$add~56^ADD~25-23[0] \
 sumout=$add~56^ADD~25-23[1] 

.subckt adder a=$add~55^ADD~27-22[1] b=$add~64^ADD~26-22[1] cin=$add~56^ADD~25-21[0] cout=$add~56^ADD~25-22[0] \
 sumout=$add~56^ADD~25-22[1] 

.subckt adder a=$add~55^ADD~27-21[1] b=$add~64^ADD~26-21[1] cin=$add~56^ADD~25-20[0] cout=$add~56^ADD~25-21[0] \
 sumout=$add~56^ADD~25-21[1] 

.subckt adder a=$add~55^ADD~27-20[1] b=$add~64^ADD~26-20[1] cin=$add~56^ADD~25-19[0] cout=$add~56^ADD~25-20[0] \
 sumout=$add~56^ADD~25-20[1] 

.subckt adder a=$add~55^ADD~27-19[1] b=$add~64^ADD~26-19[1] cin=$add~56^ADD~25-18[0] cout=$add~56^ADD~25-19[0] \
 sumout=$add~56^ADD~25-19[1] 

.subckt adder a=$add~55^ADD~27-18[1] b=$add~64^ADD~26-18[1] cin=$add~56^ADD~25-17[0] cout=$add~56^ADD~25-18[0] \
 sumout=$add~56^ADD~25-18[1] 

.subckt adder a=$add~55^ADD~27-17[1] b=$add~64^ADD~26-17[1] cin=$add~56^ADD~25-16[0] cout=$add~56^ADD~25-17[0] \
 sumout=$add~56^ADD~25-17[1] 

.subckt adder a=$add~55^ADD~27-16[1] b=$add~64^ADD~26-16[1] cin=$add~56^ADD~25-15[0] cout=$add~56^ADD~25-16[0] \
 sumout=$add~56^ADD~25-16[1] 

.subckt adder a=$add~55^ADD~27-15[1] b=$add~64^ADD~26-15[1] cin=$add~56^ADD~25-14[0] cout=$add~56^ADD~25-15[0] \
 sumout=$add~56^ADD~25-15[1] 

.subckt adder a=$add~55^ADD~27-14[1] b=$add~64^ADD~26-14[1] cin=$add~56^ADD~25-13[0] cout=$add~56^ADD~25-14[0] \
 sumout=$add~56^ADD~25-14[1] 

.subckt adder a=$add~55^ADD~27-13[1] b=$add~64^ADD~26-13[1] cin=$add~56^ADD~25-12[0] cout=$add~56^ADD~25-13[0] \
 sumout=$add~56^ADD~25-13[1] 

.subckt adder a=$add~55^ADD~27-12[1] b=$add~64^ADD~26-12[1] cin=$add~56^ADD~25-11[0] cout=$add~56^ADD~25-12[0] \
 sumout=$add~56^ADD~25-12[1] 

.subckt adder a=$add~55^ADD~27-11[1] b=$add~64^ADD~26-11[1] cin=$add~56^ADD~25-10[0] cout=$add~56^ADD~25-11[0] \
 sumout=$add~56^ADD~25-11[1] 

.subckt adder a=$add~55^ADD~27-10[1] b=$add~64^ADD~26-10[1] cin=$add~56^ADD~25-9[0] cout=$add~56^ADD~25-10[0] \
 sumout=$add~56^ADD~25-10[1] 

.subckt adder a=$add~55^ADD~27-9[1] b=$add~64^ADD~26-9[1] cin=$add~56^ADD~25-8[0] cout=$add~56^ADD~25-9[0] \
 sumout=$add~56^ADD~25-9[1] 

.subckt adder a=$add~55^ADD~27-8[1] b=$add~64^ADD~26-8[1] cin=$add~56^ADD~25-7[0] cout=$add~56^ADD~25-8[0] \
 sumout=$add~56^ADD~25-8[1] 

.subckt adder a=$add~55^ADD~27-7[1] b=$add~64^ADD~26-7[1] cin=$add~56^ADD~25-6[0] cout=$add~56^ADD~25-7[0] \
 sumout=$add~56^ADD~25-7[1] 

.subckt adder a=$add~55^ADD~27-6[1] b=$add~64^ADD~26-6[1] cin=$add~56^ADD~25-5[0] cout=$add~56^ADD~25-6[0] \
 sumout=$add~56^ADD~25-6[1] 

.subckt adder a=$add~55^ADD~27-5[1] b=$add~64^ADD~26-5[1] cin=$add~56^ADD~25-4[0] cout=$add~56^ADD~25-5[0] \
 sumout=$add~56^ADD~25-5[1] 

.subckt adder a=$add~55^ADD~27-4[1] b=$add~64^ADD~26-4[1] cin=$add~56^ADD~25-3[0] cout=$add~56^ADD~25-4[0] \
 sumout=$add~56^ADD~25-4[1] 

.subckt adder a=$add~55^ADD~27-3[1] b=$add~64^ADD~26-3[1] cin=$add~56^ADD~25-2[0] cout=$add~56^ADD~25-3[0] \
 sumout=$add~56^ADD~25-3[1] 

.subckt adder a=$add~55^ADD~27-2[1] b=$add~64^ADD~26-2[1] cin=$add~56^ADD~25-1[0] cout=$add~56^ADD~25-2[0] \
 sumout=$add~56^ADD~25-2[1] 

.subckt adder a=$add~55^ADD~27-1[1] b=$add~64^ADD~26-1[1] cin=$add~56^ADD~25-0[0] cout=$add~56^ADD~25-1[0] \
 sumout=$add~56^ADD~25-1[1] 

.subckt adder a=$dffe~168^Q~4 b=$dffe~168^Q~6 cin=$add~55^ADD~27-0[0] cout=$add~55^ADD~27-1[0] sumout=$add~55^ADD~27-1[1] 

.subckt adder a=$dffe~168^Q~5 b=$dffe~168^Q~7 cin=$add~55^ADD~27-1[0] cout=$add~55^ADD~27-2[0] sumout=$add~55^ADD~27-2[1] 

.subckt adder a=$dffe~168^Q~6 b=$dffe~168^Q~8 cin=$add~55^ADD~27-2[0] cout=$add~55^ADD~27-3[0] sumout=$add~55^ADD~27-3[1] 

.subckt adder a=$dffe~168^Q~7 b=$dffe~168^Q~9 cin=$add~55^ADD~27-3[0] cout=$add~55^ADD~27-4[0] sumout=$add~55^ADD~27-4[1] 

.subckt adder a=$dffe~168^Q~8 b=$dffe~168^Q~10 cin=$add~55^ADD~27-4[0] cout=$add~55^ADD~27-5[0] sumout=$add~55^ADD~27-5[1] 

.subckt adder a=$dffe~168^Q~9 b=$dffe~168^Q~11 cin=$add~55^ADD~27-5[0] cout=$add~55^ADD~27-6[0] sumout=$add~55^ADD~27-6[1] 

.subckt adder a=$dffe~168^Q~10 b=$dffe~168^Q~12 cin=$add~55^ADD~27-6[0] cout=$add~55^ADD~27-7[0] sumout=$add~55^ADD~27-7[1] 

.subckt adder a=$dffe~168^Q~11 b=$dffe~168^Q~13 cin=$add~55^ADD~27-7[0] cout=$add~55^ADD~27-8[0] sumout=$add~55^ADD~27-8[1] 

.subckt adder a=$dffe~168^Q~12 b=$dffe~168^Q~14 cin=$add~55^ADD~27-8[0] cout=$add~55^ADD~27-9[0] sumout=$add~55^ADD~27-9[1] 

.subckt adder a=$dffe~168^Q~13 b=$dffe~168^Q~15 cin=$add~55^ADD~27-9[0] cout=$add~55^ADD~27-10[0] sumout=$add~55^ADD~27-10[1] 

.subckt adder a=$dffe~168^Q~14 b=$dffe~168^Q~16 cin=$add~55^ADD~27-10[0] cout=$add~55^ADD~27-11[0] \
 sumout=$add~55^ADD~27-11[1] 

.subckt adder a=$dffe~168^Q~15 b=$dffe~168^Q~17 cin=$add~55^ADD~27-11[0] cout=$add~55^ADD~27-12[0] \
 sumout=$add~55^ADD~27-12[1] 

.subckt adder a=$dffe~168^Q~16 b=$dffe~168^Q~18 cin=$add~55^ADD~27-12[0] cout=$add~55^ADD~27-13[0] \
 sumout=$add~55^ADD~27-13[1] 

.subckt adder a=$dffe~168^Q~17 b=$dffe~168^Q~19 cin=$add~55^ADD~27-13[0] cout=$add~55^ADD~27-14[0] \
 sumout=$add~55^ADD~27-14[1] 

.subckt adder a=$dffe~168^Q~18 b=$dffe~168^Q~20 cin=$add~55^ADD~27-14[0] cout=$add~55^ADD~27-15[0] \
 sumout=$add~55^ADD~27-15[1] 

.subckt adder a=$dffe~168^Q~19 b=$dffe~168^Q~21 cin=$add~55^ADD~27-15[0] cout=$add~55^ADD~27-16[0] \
 sumout=$add~55^ADD~27-16[1] 

.subckt adder a=$dffe~168^Q~20 b=$dffe~168^Q~22 cin=$add~55^ADD~27-16[0] cout=$add~55^ADD~27-17[0] \
 sumout=$add~55^ADD~27-17[1] 

.subckt adder a=$dffe~168^Q~21 b=$dffe~168^Q~23 cin=$add~55^ADD~27-17[0] cout=$add~55^ADD~27-18[0] \
 sumout=$add~55^ADD~27-18[1] 

.subckt adder a=$dffe~168^Q~22 b=$dffe~168^Q~24 cin=$add~55^ADD~27-18[0] cout=$add~55^ADD~27-19[0] \
 sumout=$add~55^ADD~27-19[1] 

.subckt adder a=$dffe~168^Q~23 b=$dffe~168^Q~25 cin=$add~55^ADD~27-19[0] cout=$add~55^ADD~27-20[0] \
 sumout=$add~55^ADD~27-20[1] 

.subckt adder a=$dffe~168^Q~24 b=$dffe~168^Q~26 cin=$add~55^ADD~27-20[0] cout=$add~55^ADD~27-21[0] \
 sumout=$add~55^ADD~27-21[1] 

.subckt adder a=$dffe~168^Q~25 b=$dffe~168^Q~27 cin=$add~55^ADD~27-21[0] cout=$add~55^ADD~27-22[0] \
 sumout=$add~55^ADD~27-22[1] 

.subckt adder a=$dffe~168^Q~26 b=$dffe~168^Q~28 cin=$add~55^ADD~27-22[0] cout=$add~55^ADD~27-23[0] \
 sumout=$add~55^ADD~27-23[1] 

.subckt adder a=$dffe~168^Q~27 b=$dffe~168^Q~29 cin=$add~55^ADD~27-23[0] cout=$add~55^ADD~27-24[0] \
 sumout=$add~55^ADD~27-24[1] 

.subckt adder a=$dffe~168^Q~28 b=$dffe~168^Q~30 cin=$add~55^ADD~27-24[0] cout=$add~55^ADD~27-25[0] \
 sumout=$add~55^ADD~27-25[1] 

.subckt adder a=$dffe~168^Q~29 b=$dffe~168^Q~31 cin=$add~55^ADD~27-25[0] cout=$add~55^ADD~27-26[0] \
 sumout=$add~55^ADD~27-26[1] 

.subckt adder a=$dffe~168^Q~30 b=unconn cin=$add~55^ADD~27-26[0] cout=$add~55^ADD~27-27[0] sumout=$add~55^ADD~27-27[1] 

.subckt adder a=$dffe~168^Q~31 b=unconn cin=$add~55^ADD~27-27[0] cout=$add~55^ADD~27-28[0] sumout=$add~55^ADD~27-28[1] 

.subckt adder a=gnd b=gnd cin=$add~55^ADD~27-28[0] cout=$add~55^ADD~27-29~dummy_output~29~0 sumout=$add~55^ADD~27-29[1] 

.subckt adder a=$dffe~168^Q~8 b=$dffe~168^Q~10 cin=$add~57^ADD~29-0[0] cout=$add~57^ADD~29-1[0] sumout=$add~57^ADD~29-1[1] 

.subckt adder a=$dffe~168^Q~9 b=$dffe~168^Q~11 cin=$add~57^ADD~29-1[0] cout=$add~57^ADD~29-2[0] sumout=$add~57^ADD~29-2[1] 

.subckt adder a=$dffe~168^Q~10 b=$dffe~168^Q~12 cin=$add~57^ADD~29-2[0] cout=$add~57^ADD~29-3[0] sumout=$add~57^ADD~29-3[1] 

.subckt adder a=$dffe~168^Q~11 b=$dffe~168^Q~13 cin=$add~57^ADD~29-3[0] cout=$add~57^ADD~29-4[0] sumout=$add~57^ADD~29-4[1] 

.subckt adder a=$dffe~168^Q~12 b=$dffe~168^Q~14 cin=$add~57^ADD~29-4[0] cout=$add~57^ADD~29-5[0] sumout=$add~57^ADD~29-5[1] 

.subckt adder a=$dffe~168^Q~13 b=$dffe~168^Q~15 cin=$add~57^ADD~29-5[0] cout=$add~57^ADD~29-6[0] sumout=$add~57^ADD~29-6[1] 

.subckt adder a=$dffe~168^Q~14 b=$dffe~168^Q~16 cin=$add~57^ADD~29-6[0] cout=$add~57^ADD~29-7[0] sumout=$add~57^ADD~29-7[1] 

.subckt adder a=$dffe~168^Q~15 b=$dffe~168^Q~17 cin=$add~57^ADD~29-7[0] cout=$add~57^ADD~29-8[0] sumout=$add~57^ADD~29-8[1] 

.subckt adder a=$dffe~168^Q~16 b=$dffe~168^Q~18 cin=$add~57^ADD~29-8[0] cout=$add~57^ADD~29-9[0] sumout=$add~57^ADD~29-9[1] 

.subckt adder a=$dffe~168^Q~17 b=$dffe~168^Q~19 cin=$add~57^ADD~29-9[0] cout=$add~57^ADD~29-10[0] sumout=$add~57^ADD~29-10[1] 

.subckt adder a=$dffe~168^Q~18 b=$dffe~168^Q~20 cin=$add~57^ADD~29-10[0] cout=$add~57^ADD~29-11[0] \
 sumout=$add~57^ADD~29-11[1] 

.subckt adder a=$dffe~168^Q~19 b=$dffe~168^Q~21 cin=$add~57^ADD~29-11[0] cout=$add~57^ADD~29-12[0] \
 sumout=$add~57^ADD~29-12[1] 

.subckt adder a=$dffe~168^Q~20 b=$dffe~168^Q~22 cin=$add~57^ADD~29-12[0] cout=$add~57^ADD~29-13[0] \
 sumout=$add~57^ADD~29-13[1] 

.subckt adder a=$dffe~168^Q~21 b=$dffe~168^Q~23 cin=$add~57^ADD~29-13[0] cout=$add~57^ADD~29-14[0] \
 sumout=$add~57^ADD~29-14[1] 

.subckt adder a=$dffe~168^Q~22 b=$dffe~168^Q~24 cin=$add~57^ADD~29-14[0] cout=$add~57^ADD~29-15[0] \
 sumout=$add~57^ADD~29-15[1] 

.subckt adder a=$dffe~168^Q~23 b=$dffe~168^Q~25 cin=$add~57^ADD~29-15[0] cout=$add~57^ADD~29-16[0] \
 sumout=$add~57^ADD~29-16[1] 

.subckt adder a=$dffe~168^Q~24 b=$dffe~168^Q~26 cin=$add~57^ADD~29-16[0] cout=$add~57^ADD~29-17[0] \
 sumout=$add~57^ADD~29-17[1] 

.subckt adder a=$dffe~168^Q~25 b=$dffe~168^Q~27 cin=$add~57^ADD~29-17[0] cout=$add~57^ADD~29-18[0] \
 sumout=$add~57^ADD~29-18[1] 

.subckt adder a=$dffe~168^Q~26 b=$dffe~168^Q~28 cin=$add~57^ADD~29-18[0] cout=$add~57^ADD~29-19[0] \
 sumout=$add~57^ADD~29-19[1] 

.subckt adder a=$dffe~168^Q~27 b=$dffe~168^Q~29 cin=$add~57^ADD~29-19[0] cout=$add~57^ADD~29-20[0] \
 sumout=$add~57^ADD~29-20[1] 

.subckt adder a=$dffe~168^Q~28 b=$dffe~168^Q~30 cin=$add~57^ADD~29-20[0] cout=$add~57^ADD~29-21[0] \
 sumout=$add~57^ADD~29-21[1] 

.subckt adder a=$dffe~168^Q~29 b=$dffe~168^Q~31 cin=$add~57^ADD~29-21[0] cout=$add~57^ADD~29-22[0] \
 sumout=$add~57^ADD~29-22[1] 

.subckt adder a=$dffe~168^Q~30 b=unconn cin=$add~57^ADD~29-22[0] cout=$add~57^ADD~29-23[0] sumout=$add~57^ADD~29-23[1] 

.subckt adder a=$dffe~168^Q~31 b=unconn cin=$add~57^ADD~29-23[0] cout=$add~57^ADD~29-24[0] sumout=$add~57^ADD~29-24[1] 

.subckt adder a=gnd b=gnd cin=$add~57^ADD~29-24[0] cout=$add~57^ADD~29-25~dummy_output~25~0 sumout=$add~57^ADD~29-25[1] 

.subckt adder a=unconn b=$add~57^ADD~29-25[1] cin=$add~59^ADD~28-24[0] cout=$add~59^ADD~28-25[0] sumout=$add~59^ADD~28-25[1] 

.subckt adder a=unconn b=$add~57^ADD~29-24[1] cin=$add~59^ADD~28-23[0] cout=$add~59^ADD~28-24[0] sumout=$add~59^ADD~28-24[1] 

.subckt adder a=unconn b=$add~57^ADD~29-23[1] cin=$add~59^ADD~28-22[0] cout=$add~59^ADD~28-23[0] sumout=$add~59^ADD~28-23[1] 

.subckt adder a=unconn b=$add~57^ADD~29-22[1] cin=$add~59^ADD~28-21[0] cout=$add~59^ADD~28-22[0] sumout=$add~59^ADD~28-22[1] 

.subckt adder a=$add~58^ADD~30-21[1] b=$add~57^ADD~29-21[1] cin=$add~59^ADD~28-20[0] cout=$add~59^ADD~28-21[0] \
 sumout=$add~59^ADD~28-21[1] 

.subckt adder a=$add~58^ADD~30-20[1] b=$add~57^ADD~29-20[1] cin=$add~59^ADD~28-19[0] cout=$add~59^ADD~28-20[0] \
 sumout=$add~59^ADD~28-20[1] 

.subckt adder a=$add~58^ADD~30-19[1] b=$add~57^ADD~29-19[1] cin=$add~59^ADD~28-18[0] cout=$add~59^ADD~28-19[0] \
 sumout=$add~59^ADD~28-19[1] 

.subckt adder a=$add~58^ADD~30-18[1] b=$add~57^ADD~29-18[1] cin=$add~59^ADD~28-17[0] cout=$add~59^ADD~28-18[0] \
 sumout=$add~59^ADD~28-18[1] 

.subckt adder a=$add~58^ADD~30-17[1] b=$add~57^ADD~29-17[1] cin=$add~59^ADD~28-16[0] cout=$add~59^ADD~28-17[0] \
 sumout=$add~59^ADD~28-17[1] 

.subckt adder a=$add~58^ADD~30-16[1] b=$add~57^ADD~29-16[1] cin=$add~59^ADD~28-15[0] cout=$add~59^ADD~28-16[0] \
 sumout=$add~59^ADD~28-16[1] 

.subckt adder a=$add~58^ADD~30-15[1] b=$add~57^ADD~29-15[1] cin=$add~59^ADD~28-14[0] cout=$add~59^ADD~28-15[0] \
 sumout=$add~59^ADD~28-15[1] 

.subckt adder a=$add~58^ADD~30-14[1] b=$add~57^ADD~29-14[1] cin=$add~59^ADD~28-13[0] cout=$add~59^ADD~28-14[0] \
 sumout=$add~59^ADD~28-14[1] 

.subckt adder a=$add~58^ADD~30-13[1] b=$add~57^ADD~29-13[1] cin=$add~59^ADD~28-12[0] cout=$add~59^ADD~28-13[0] \
 sumout=$add~59^ADD~28-13[1] 

.subckt adder a=$add~58^ADD~30-12[1] b=$add~57^ADD~29-12[1] cin=$add~59^ADD~28-11[0] cout=$add~59^ADD~28-12[0] \
 sumout=$add~59^ADD~28-12[1] 

.subckt adder a=$add~58^ADD~30-11[1] b=$add~57^ADD~29-11[1] cin=$add~59^ADD~28-10[0] cout=$add~59^ADD~28-11[0] \
 sumout=$add~59^ADD~28-11[1] 

.subckt adder a=$add~58^ADD~30-10[1] b=$add~57^ADD~29-10[1] cin=$add~59^ADD~28-9[0] cout=$add~59^ADD~28-10[0] \
 sumout=$add~59^ADD~28-10[1] 

.subckt adder a=$add~58^ADD~30-9[1] b=$add~57^ADD~29-9[1] cin=$add~59^ADD~28-8[0] cout=$add~59^ADD~28-9[0] \
 sumout=$add~59^ADD~28-9[1] 

.subckt adder a=$add~58^ADD~30-8[1] b=$add~57^ADD~29-8[1] cin=$add~59^ADD~28-7[0] cout=$add~59^ADD~28-8[0] \
 sumout=$add~59^ADD~28-8[1] 

.subckt adder a=$add~58^ADD~30-7[1] b=$add~57^ADD~29-7[1] cin=$add~59^ADD~28-6[0] cout=$add~59^ADD~28-7[0] \
 sumout=$add~59^ADD~28-7[1] 

.subckt adder a=$add~58^ADD~30-6[1] b=$add~57^ADD~29-6[1] cin=$add~59^ADD~28-5[0] cout=$add~59^ADD~28-6[0] \
 sumout=$add~59^ADD~28-6[1] 

.subckt adder a=$add~58^ADD~30-5[1] b=$add~57^ADD~29-5[1] cin=$add~59^ADD~28-4[0] cout=$add~59^ADD~28-5[0] \
 sumout=$add~59^ADD~28-5[1] 

.subckt adder a=$add~58^ADD~30-4[1] b=$add~57^ADD~29-4[1] cin=$add~59^ADD~28-3[0] cout=$add~59^ADD~28-4[0] \
 sumout=$add~59^ADD~28-4[1] 

.subckt adder a=$add~58^ADD~30-3[1] b=$add~57^ADD~29-3[1] cin=$add~59^ADD~28-2[0] cout=$add~59^ADD~28-3[0] \
 sumout=$add~59^ADD~28-3[1] 

.subckt adder a=$add~58^ADD~30-2[1] b=$add~57^ADD~29-2[1] cin=$add~59^ADD~28-1[0] cout=$add~59^ADD~28-2[0] \
 sumout=$add~59^ADD~28-2[1] 

.subckt adder a=$add~58^ADD~30-1[1] b=$add~57^ADD~29-1[1] cin=$add~59^ADD~28-0[0] cout=$add~59^ADD~28-1[0] \
 sumout=$add~59^ADD~28-1[1] 

.subckt adder a=$dffe~168^Q~12 b=$dffe~168^Q~14 cin=$add~58^ADD~30-0[0] cout=$add~58^ADD~30-1[0] sumout=$add~58^ADD~30-1[1] 

.subckt adder a=$dffe~168^Q~13 b=$dffe~168^Q~15 cin=$add~58^ADD~30-1[0] cout=$add~58^ADD~30-2[0] sumout=$add~58^ADD~30-2[1] 

.subckt adder a=$dffe~168^Q~14 b=$dffe~168^Q~16 cin=$add~58^ADD~30-2[0] cout=$add~58^ADD~30-3[0] sumout=$add~58^ADD~30-3[1] 

.subckt adder a=$dffe~168^Q~15 b=$dffe~168^Q~17 cin=$add~58^ADD~30-3[0] cout=$add~58^ADD~30-4[0] sumout=$add~58^ADD~30-4[1] 

.subckt adder a=$dffe~168^Q~16 b=$dffe~168^Q~18 cin=$add~58^ADD~30-4[0] cout=$add~58^ADD~30-5[0] sumout=$add~58^ADD~30-5[1] 

.subckt adder a=$dffe~168^Q~17 b=$dffe~168^Q~19 cin=$add~58^ADD~30-5[0] cout=$add~58^ADD~30-6[0] sumout=$add~58^ADD~30-6[1] 

.subckt adder a=$dffe~168^Q~18 b=$dffe~168^Q~20 cin=$add~58^ADD~30-6[0] cout=$add~58^ADD~30-7[0] sumout=$add~58^ADD~30-7[1] 

.subckt adder a=$dffe~168^Q~19 b=$dffe~168^Q~21 cin=$add~58^ADD~30-7[0] cout=$add~58^ADD~30-8[0] sumout=$add~58^ADD~30-8[1] 

.subckt adder a=$dffe~168^Q~20 b=$dffe~168^Q~22 cin=$add~58^ADD~30-8[0] cout=$add~58^ADD~30-9[0] sumout=$add~58^ADD~30-9[1] 

.subckt adder a=$dffe~168^Q~21 b=$dffe~168^Q~23 cin=$add~58^ADD~30-9[0] cout=$add~58^ADD~30-10[0] sumout=$add~58^ADD~30-10[1] 

.subckt adder a=$dffe~168^Q~22 b=$dffe~168^Q~24 cin=$add~58^ADD~30-10[0] cout=$add~58^ADD~30-11[0] \
 sumout=$add~58^ADD~30-11[1] 

.subckt adder a=$dffe~168^Q~23 b=$dffe~168^Q~25 cin=$add~58^ADD~30-11[0] cout=$add~58^ADD~30-12[0] \
 sumout=$add~58^ADD~30-12[1] 

.subckt adder a=$dffe~168^Q~24 b=$dffe~168^Q~26 cin=$add~58^ADD~30-12[0] cout=$add~58^ADD~30-13[0] \
 sumout=$add~58^ADD~30-13[1] 

.subckt adder a=$dffe~168^Q~25 b=$dffe~168^Q~27 cin=$add~58^ADD~30-13[0] cout=$add~58^ADD~30-14[0] \
 sumout=$add~58^ADD~30-14[1] 

.subckt adder a=$dffe~168^Q~26 b=$dffe~168^Q~28 cin=$add~58^ADD~30-14[0] cout=$add~58^ADD~30-15[0] \
 sumout=$add~58^ADD~30-15[1] 

.subckt adder a=$dffe~168^Q~27 b=$dffe~168^Q~29 cin=$add~58^ADD~30-15[0] cout=$add~58^ADD~30-16[0] \
 sumout=$add~58^ADD~30-16[1] 

.subckt adder a=$dffe~168^Q~28 b=$dffe~168^Q~30 cin=$add~58^ADD~30-16[0] cout=$add~58^ADD~30-17[0] \
 sumout=$add~58^ADD~30-17[1] 

.subckt adder a=$dffe~168^Q~29 b=$dffe~168^Q~31 cin=$add~58^ADD~30-17[0] cout=$add~58^ADD~30-18[0] \
 sumout=$add~58^ADD~30-18[1] 

.subckt adder a=$dffe~168^Q~30 b=unconn cin=$add~58^ADD~30-18[0] cout=$add~58^ADD~30-19[0] sumout=$add~58^ADD~30-19[1] 

.subckt adder a=$dffe~168^Q~31 b=unconn cin=$add~58^ADD~30-19[0] cout=$add~58^ADD~30-20[0] sumout=$add~58^ADD~30-20[1] 

.subckt adder a=gnd b=gnd cin=$add~58^ADD~30-20[0] cout=$add~58^ADD~30-21~dummy_output~21~0 sumout=$add~58^ADD~30-21[1] 

.subckt adder a=$dffe~168^Q~16 b=$dffe~168^Q~18 cin=$add~61^ADD~33-0[0] cout=$add~61^ADD~33-1[0] sumout=$add~61^ADD~33-1[1] 

.subckt adder a=$dffe~168^Q~17 b=$dffe~168^Q~19 cin=$add~61^ADD~33-1[0] cout=$add~61^ADD~33-2[0] sumout=$add~61^ADD~33-2[1] 

.subckt adder a=$dffe~168^Q~18 b=$dffe~168^Q~20 cin=$add~61^ADD~33-2[0] cout=$add~61^ADD~33-3[0] sumout=$add~61^ADD~33-3[1] 

.subckt adder a=$dffe~168^Q~19 b=$dffe~168^Q~21 cin=$add~61^ADD~33-3[0] cout=$add~61^ADD~33-4[0] sumout=$add~61^ADD~33-4[1] 

.subckt adder a=$dffe~168^Q~20 b=$dffe~168^Q~22 cin=$add~61^ADD~33-4[0] cout=$add~61^ADD~33-5[0] sumout=$add~61^ADD~33-5[1] 

.subckt adder a=$dffe~168^Q~21 b=$dffe~168^Q~23 cin=$add~61^ADD~33-5[0] cout=$add~61^ADD~33-6[0] sumout=$add~61^ADD~33-6[1] 

.subckt adder a=$dffe~168^Q~22 b=$dffe~168^Q~24 cin=$add~61^ADD~33-6[0] cout=$add~61^ADD~33-7[0] sumout=$add~61^ADD~33-7[1] 

.subckt adder a=$dffe~168^Q~23 b=$dffe~168^Q~25 cin=$add~61^ADD~33-7[0] cout=$add~61^ADD~33-8[0] sumout=$add~61^ADD~33-8[1] 

.subckt adder a=$dffe~168^Q~24 b=$dffe~168^Q~26 cin=$add~61^ADD~33-8[0] cout=$add~61^ADD~33-9[0] sumout=$add~61^ADD~33-9[1] 

.subckt adder a=$dffe~168^Q~25 b=$dffe~168^Q~27 cin=$add~61^ADD~33-9[0] cout=$add~61^ADD~33-10[0] sumout=$add~61^ADD~33-10[1] 

.subckt adder a=$dffe~168^Q~26 b=$dffe~168^Q~28 cin=$add~61^ADD~33-10[0] cout=$add~61^ADD~33-11[0] \
 sumout=$add~61^ADD~33-11[1] 

.subckt adder a=$dffe~168^Q~27 b=$dffe~168^Q~29 cin=$add~61^ADD~33-11[0] cout=$add~61^ADD~33-12[0] \
 sumout=$add~61^ADD~33-12[1] 

.subckt adder a=$dffe~168^Q~28 b=$dffe~168^Q~30 cin=$add~61^ADD~33-12[0] cout=$add~61^ADD~33-13[0] \
 sumout=$add~61^ADD~33-13[1] 

.subckt adder a=$dffe~168^Q~29 b=$dffe~168^Q~31 cin=$add~61^ADD~33-13[0] cout=$add~61^ADD~33-14[0] \
 sumout=$add~61^ADD~33-14[1] 

.subckt adder a=$dffe~168^Q~30 b=unconn cin=$add~61^ADD~33-14[0] cout=$add~61^ADD~33-15[0] sumout=$add~61^ADD~33-15[1] 

.subckt adder a=$dffe~168^Q~31 b=unconn cin=$add~61^ADD~33-15[0] cout=$add~61^ADD~33-16[0] sumout=$add~61^ADD~33-16[1] 

.subckt adder a=gnd b=gnd cin=$add~61^ADD~33-16[0] cout=$add~61^ADD~33-17~dummy_output~17~0 sumout=$add~61^ADD~33-17[1] 

.subckt adder a=unconn b=$add~61^ADD~33-17[1] cin=$add~63^ADD~32-16[0] cout=$add~63^ADD~32-17[0] sumout=$add~63^ADD~32-17[1] 

.subckt adder a=unconn b=$add~63^ADD~32-17[1] cin=$add~54^ADD~31-16[0] cout=$add~54^ADD~31-17[0] sumout=$add~54^ADD~31-17[1] 

.subckt adder a=unconn b=$add~61^ADD~33-16[1] cin=$add~63^ADD~32-15[0] cout=$add~63^ADD~32-16[0] sumout=$add~63^ADD~32-16[1] 

.subckt adder a=unconn b=$add~63^ADD~32-16[1] cin=$add~54^ADD~31-15[0] cout=$add~54^ADD~31-16[0] sumout=$add~54^ADD~31-16[1] 

.subckt adder a=unconn b=$add~61^ADD~33-15[1] cin=$add~63^ADD~32-14[0] cout=$add~63^ADD~32-15[0] sumout=$add~63^ADD~32-15[1] 

.subckt adder a=unconn b=$add~63^ADD~32-15[1] cin=$add~54^ADD~31-14[0] cout=$add~54^ADD~31-15[0] sumout=$add~54^ADD~31-15[1] 

.subckt adder a=unconn b=$add~61^ADD~33-14[1] cin=$add~63^ADD~32-13[0] cout=$add~63^ADD~32-14[0] sumout=$add~63^ADD~32-14[1] 

.subckt adder a=unconn b=$add~63^ADD~32-14[1] cin=$add~54^ADD~31-13[0] cout=$add~54^ADD~31-14[0] sumout=$add~54^ADD~31-14[1] 

.subckt adder a=$add~62^ADD~34-13[1] b=$add~61^ADD~33-13[1] cin=$add~63^ADD~32-12[0] cout=$add~63^ADD~32-13[0] \
 sumout=$add~63^ADD~32-13[1] 

.subckt adder a=unconn b=$add~63^ADD~32-13[1] cin=$add~54^ADD~31-12[0] cout=$add~54^ADD~31-13[0] sumout=$add~54^ADD~31-13[1] 

.subckt adder a=$add~62^ADD~34-12[1] b=$add~61^ADD~33-12[1] cin=$add~63^ADD~32-11[0] cout=$add~63^ADD~32-12[0] \
 sumout=$add~63^ADD~32-12[1] 

.subckt adder a=unconn b=$add~63^ADD~32-12[1] cin=$add~54^ADD~31-11[0] cout=$add~54^ADD~31-12[0] sumout=$add~54^ADD~31-12[1] 

.subckt adder a=$add~62^ADD~34-11[1] b=$add~61^ADD~33-11[1] cin=$add~63^ADD~32-10[0] cout=$add~63^ADD~32-11[0] \
 sumout=$add~63^ADD~32-11[1] 

.subckt adder a=unconn b=$add~63^ADD~32-11[1] cin=$add~54^ADD~31-10[0] cout=$add~54^ADD~31-11[0] sumout=$add~54^ADD~31-11[1] 

.subckt adder a=$add~62^ADD~34-10[1] b=$add~61^ADD~33-10[1] cin=$add~63^ADD~32-9[0] cout=$add~63^ADD~32-10[0] \
 sumout=$add~63^ADD~32-10[1] 

.subckt adder a=unconn b=$add~63^ADD~32-10[1] cin=$add~54^ADD~31-9[0] cout=$add~54^ADD~31-10[0] sumout=$add~54^ADD~31-10[1] 

.subckt adder a=$add~62^ADD~34-9[1] b=$add~61^ADD~33-9[1] cin=$add~63^ADD~32-8[0] cout=$add~63^ADD~32-9[0] \
 sumout=$add~63^ADD~32-9[1] 

.subckt adder a=$add~53^ADD~35-9[1] b=$add~63^ADD~32-9[1] cin=$add~54^ADD~31-8[0] cout=$add~54^ADD~31-9[0] \
 sumout=$add~54^ADD~31-9[1] 

.subckt adder a=$add~62^ADD~34-8[1] b=$add~61^ADD~33-8[1] cin=$add~63^ADD~32-7[0] cout=$add~63^ADD~32-8[0] \
 sumout=$add~63^ADD~32-8[1] 

.subckt adder a=$add~53^ADD~35-8[1] b=$add~63^ADD~32-8[1] cin=$add~54^ADD~31-7[0] cout=$add~54^ADD~31-8[0] \
 sumout=$add~54^ADD~31-8[1] 

.subckt adder a=$add~62^ADD~34-7[1] b=$add~61^ADD~33-7[1] cin=$add~63^ADD~32-6[0] cout=$add~63^ADD~32-7[0] \
 sumout=$add~63^ADD~32-7[1] 

.subckt adder a=$add~53^ADD~35-7[1] b=$add~63^ADD~32-7[1] cin=$add~54^ADD~31-6[0] cout=$add~54^ADD~31-7[0] \
 sumout=$add~54^ADD~31-7[1] 

.subckt adder a=$add~62^ADD~34-6[1] b=$add~61^ADD~33-6[1] cin=$add~63^ADD~32-5[0] cout=$add~63^ADD~32-6[0] \
 sumout=$add~63^ADD~32-6[1] 

.subckt adder a=$add~53^ADD~35-6[1] b=$add~63^ADD~32-6[1] cin=$add~54^ADD~31-5[0] cout=$add~54^ADD~31-6[0] \
 sumout=$add~54^ADD~31-6[1] 

.subckt adder a=$add~62^ADD~34-5[1] b=$add~61^ADD~33-5[1] cin=$add~63^ADD~32-4[0] cout=$add~63^ADD~32-5[0] \
 sumout=$add~63^ADD~32-5[1] 

.subckt adder a=$add~53^ADD~35-5[1] b=$add~63^ADD~32-5[1] cin=$add~54^ADD~31-4[0] cout=$add~54^ADD~31-5[0] \
 sumout=$add~54^ADD~31-5[1] 

.subckt adder a=$add~62^ADD~34-4[1] b=$add~61^ADD~33-4[1] cin=$add~63^ADD~32-3[0] cout=$add~63^ADD~32-4[0] \
 sumout=$add~63^ADD~32-4[1] 

.subckt adder a=$add~53^ADD~35-4[1] b=$add~63^ADD~32-4[1] cin=$add~54^ADD~31-3[0] cout=$add~54^ADD~31-4[0] \
 sumout=$add~54^ADD~31-4[1] 

.subckt adder a=$add~62^ADD~34-3[1] b=$add~61^ADD~33-3[1] cin=$add~63^ADD~32-2[0] cout=$add~63^ADD~32-3[0] \
 sumout=$add~63^ADD~32-3[1] 

.subckt adder a=$add~53^ADD~35-3[1] b=$add~63^ADD~32-3[1] cin=$add~54^ADD~31-2[0] cout=$add~54^ADD~31-3[0] \
 sumout=$add~54^ADD~31-3[1] 

.subckt adder a=$add~62^ADD~34-2[1] b=$add~61^ADD~33-2[1] cin=$add~63^ADD~32-1[0] cout=$add~63^ADD~32-2[0] \
 sumout=$add~63^ADD~32-2[1] 

.subckt adder a=$add~53^ADD~35-2[1] b=$add~63^ADD~32-2[1] cin=$add~54^ADD~31-1[0] cout=$add~54^ADD~31-2[0] \
 sumout=$add~54^ADD~31-2[1] 

.subckt adder a=$add~62^ADD~34-1[1] b=$add~61^ADD~33-1[1] cin=$add~63^ADD~32-0[0] cout=$add~63^ADD~32-1[0] \
 sumout=$add~63^ADD~32-1[1] 

.subckt adder a=$add~53^ADD~35-1[1] b=$add~63^ADD~32-1[1] cin=$add~54^ADD~31-0[0] cout=$add~54^ADD~31-1[0] \
 sumout=$add~54^ADD~31-1[1] 

.subckt adder a=$dffe~168^Q~20 b=$dffe~168^Q~22 cin=$add~62^ADD~34-0[0] cout=$add~62^ADD~34-1[0] sumout=$add~62^ADD~34-1[1] 

.subckt adder a=$dffe~168^Q~21 b=$dffe~168^Q~23 cin=$add~62^ADD~34-1[0] cout=$add~62^ADD~34-2[0] sumout=$add~62^ADD~34-2[1] 

.subckt adder a=$dffe~168^Q~22 b=$dffe~168^Q~24 cin=$add~62^ADD~34-2[0] cout=$add~62^ADD~34-3[0] sumout=$add~62^ADD~34-3[1] 

.subckt adder a=$dffe~168^Q~23 b=$dffe~168^Q~25 cin=$add~62^ADD~34-3[0] cout=$add~62^ADD~34-4[0] sumout=$add~62^ADD~34-4[1] 

.subckt adder a=$dffe~168^Q~24 b=$dffe~168^Q~26 cin=$add~62^ADD~34-4[0] cout=$add~62^ADD~34-5[0] sumout=$add~62^ADD~34-5[1] 

.subckt adder a=$dffe~168^Q~25 b=$dffe~168^Q~27 cin=$add~62^ADD~34-5[0] cout=$add~62^ADD~34-6[0] sumout=$add~62^ADD~34-6[1] 

.subckt adder a=$dffe~168^Q~26 b=$dffe~168^Q~28 cin=$add~62^ADD~34-6[0] cout=$add~62^ADD~34-7[0] sumout=$add~62^ADD~34-7[1] 

.subckt adder a=$dffe~168^Q~27 b=$dffe~168^Q~29 cin=$add~62^ADD~34-7[0] cout=$add~62^ADD~34-8[0] sumout=$add~62^ADD~34-8[1] 

.subckt adder a=$dffe~168^Q~28 b=$dffe~168^Q~30 cin=$add~62^ADD~34-8[0] cout=$add~62^ADD~34-9[0] sumout=$add~62^ADD~34-9[1] 

.subckt adder a=$dffe~168^Q~29 b=$dffe~168^Q~31 cin=$add~62^ADD~34-9[0] cout=$add~62^ADD~34-10[0] sumout=$add~62^ADD~34-10[1] 

.subckt adder a=$dffe~168^Q~30 b=unconn cin=$add~62^ADD~34-10[0] cout=$add~62^ADD~34-11[0] sumout=$add~62^ADD~34-11[1] 

.subckt adder a=$dffe~168^Q~31 b=unconn cin=$add~62^ADD~34-11[0] cout=$add~62^ADD~34-12[0] sumout=$add~62^ADD~34-12[1] 

.subckt adder a=gnd b=gnd cin=$add~62^ADD~34-12[0] cout=$add~62^ADD~34-13~dummy_output~13~0 sumout=$add~62^ADD~34-13[1] 

.subckt adder a=$dffe~168^Q~24 b=$dffe~168^Q~26 cin=$add~51^ADD~36-0[0] cout=$add~51^ADD~36-1[0] sumout=$add~51^ADD~36-1[1] 

.subckt adder a=$dffe~168^Q~25 b=$dffe~168^Q~27 cin=$add~51^ADD~36-1[0] cout=$add~51^ADD~36-2[0] sumout=$add~51^ADD~36-2[1] 

.subckt adder a=$dffe~168^Q~26 b=$dffe~168^Q~28 cin=$add~51^ADD~36-2[0] cout=$add~51^ADD~36-3[0] sumout=$add~51^ADD~36-3[1] 

.subckt adder a=$dffe~168^Q~27 b=$dffe~168^Q~29 cin=$add~51^ADD~36-3[0] cout=$add~51^ADD~36-4[0] sumout=$add~51^ADD~36-4[1] 

.subckt adder a=$dffe~168^Q~28 b=$dffe~168^Q~30 cin=$add~51^ADD~36-4[0] cout=$add~51^ADD~36-5[0] sumout=$add~51^ADD~36-5[1] 

.subckt adder a=$dffe~168^Q~29 b=$dffe~168^Q~31 cin=$add~51^ADD~36-5[0] cout=$add~51^ADD~36-6[0] sumout=$add~51^ADD~36-6[1] 

.subckt adder a=$dffe~168^Q~30 b=unconn cin=$add~51^ADD~36-6[0] cout=$add~51^ADD~36-7[0] sumout=$add~51^ADD~36-7[1] 

.subckt adder a=$dffe~168^Q~31 b=unconn cin=$add~51^ADD~36-7[0] cout=$add~51^ADD~36-8[0] sumout=$add~51^ADD~36-8[1] 

.subckt adder a=gnd b=gnd cin=$add~51^ADD~36-8[0] cout=$add~51^ADD~36-9~dummy_output~9~0 sumout=$add~51^ADD~36-9[1] 

.subckt adder a=unconn b=$add~51^ADD~36-9[1] cin=$add~53^ADD~35-8[0] cout=$add~53^ADD~35-9[0] sumout=$add~53^ADD~35-9[1] 

.subckt adder a=unconn b=$add~51^ADD~36-8[1] cin=$add~53^ADD~35-7[0] cout=$add~53^ADD~35-8[0] sumout=$add~53^ADD~35-8[1] 

.subckt adder a=unconn b=$add~51^ADD~36-7[1] cin=$add~53^ADD~35-6[0] cout=$add~53^ADD~35-7[0] sumout=$add~53^ADD~35-7[1] 

.subckt adder a=unconn b=$add~51^ADD~36-6[1] cin=$add~53^ADD~35-5[0] cout=$add~53^ADD~35-6[0] sumout=$add~53^ADD~35-6[1] 

.subckt adder a=$add~52^ADD~37-5[1] b=$add~51^ADD~36-5[1] cin=$add~53^ADD~35-4[0] cout=$add~53^ADD~35-5[0] \
 sumout=$add~53^ADD~35-5[1] 

.subckt adder a=$add~52^ADD~37-4[1] b=$add~51^ADD~36-4[1] cin=$add~53^ADD~35-3[0] cout=$add~53^ADD~35-4[0] \
 sumout=$add~53^ADD~35-4[1] 

.subckt adder a=$add~52^ADD~37-3[1] b=$add~51^ADD~36-3[1] cin=$add~53^ADD~35-2[0] cout=$add~53^ADD~35-3[0] \
 sumout=$add~53^ADD~35-3[1] 

.subckt adder a=$add~52^ADD~37-2[1] b=$add~51^ADD~36-2[1] cin=$add~53^ADD~35-1[0] cout=$add~53^ADD~35-2[0] \
 sumout=$add~53^ADD~35-2[1] 

.subckt adder a=$add~52^ADD~37-1[1] b=$add~51^ADD~36-1[1] cin=$add~53^ADD~35-0[0] cout=$add~53^ADD~35-1[0] \
 sumout=$add~53^ADD~35-1[1] 

.subckt adder a=$dffe~168^Q~28 b=$dffe~168^Q~30 cin=$add~52^ADD~37-0[0] cout=$add~52^ADD~37-1[0] sumout=$add~52^ADD~37-1[1] 

.subckt adder a=$dffe~168^Q~29 b=$dffe~168^Q~31 cin=$add~52^ADD~37-1[0] cout=$add~52^ADD~37-2[0] sumout=$add~52^ADD~37-2[1] 

.subckt adder a=$dffe~168^Q~30 b=unconn cin=$add~52^ADD~37-2[0] cout=$add~52^ADD~37-3[0] sumout=$add~52^ADD~37-3[1] 

.subckt adder a=$dffe~168^Q~31 b=unconn cin=$add~52^ADD~37-3[0] cout=$add~52^ADD~37-4[0] sumout=$add~52^ADD~37-4[1] 

.subckt adder a=gnd b=gnd cin=$add~52^ADD~37-4[0] cout=$add~52^ADD~37-5~dummy_output~5~0 sumout=$add~52^ADD~37-5[1] 

.subckt adder a=$dffe~168^Q~20 b=$dffe~168^Q~0 cin=$add~35^ADD~43-0[0] cout=$add~35^ADD~43-1[0] sumout=$add~35^ADD~43-1[1] 

.subckt adder a=$dffe~168^Q~21 b=$dffe~168^Q~1 cin=$add~35^ADD~43-1[0] cout=$add~35^ADD~43-2[0] sumout=$add~35^ADD~43-2[1] 

.subckt adder a=gnd b=gnd cin=$add~35^ADD~43-2[0] cout=$add~35^ADD~43-3~dummy_output~3~0 sumout=$add~35^ADD~43-3[1] 

.subckt adder a=$add~35^ADD~43-3[1] b=$add~34^ADD~52-3[1] cin=$add~36^ADD~42-2[0] cout=$add~36^ADD~42-3[0] \
 sumout=$add~36^ADD~42-3[1] 

.subckt adder a=gnd b=gnd cin=$add~36^ADD~42-3[0] cout=$add~36^ADD~42-4~dummy_output~4~0 sumout=$add~36^ADD~42-4[1] 

.subckt adder a=$add~36^ADD~42-4[1] b=$add~49^ADD~53-4[1] cin=$add~37^ADD~39-3[0] cout=$add~37^ADD~39-4[0] \
 sumout=$add~37^ADD~39-4[1] 

.subckt adder a=gnd b=gnd cin=$add~37^ADD~39-4[0] cout=$add~37^ADD~39-5~dummy_output~5~0 sumout=$add~37^ADD~39-5[1] 

.subckt adder a=$add~37^ADD~39-5[1] b=$add~46^ADD~45-5[1] cin=$add~72^ADD~38-4[0] cout=$add~72^ADD~38-5[0] \
 sumout=$add~72^ADD~38-5[1] 

.subckt adder a=gnd b=gnd cin=$add~72^ADD~38-5[0] cout=$add~72^ADD~38-6~dummy_output~6~0 sumout=$add~72^ADD~38-6[1] 

.subckt adder a=$add~37^ADD~39-4[1] b=$add~46^ADD~45-4[1] cin=$add~72^ADD~38-3[0] cout=$add~72^ADD~38-4[0] \
 sumout=$add~72^ADD~38-4[1] 

.subckt adder a=$add~36^ADD~42-4[1] b=$add~49^ADD~53-4[1] cin=$add~40^ADD~41-3[0] cout=$add~40^ADD~41-4[0] \
 sumout=$add~40^ADD~41-4[1] 

.subckt adder a=$add~40^ADD~41-4[1] b=$add~39^ADD~44-4[1] cin=$add~38^ADD~40-3[0] cout=$add~38^ADD~40-4[0] \
 sumout=$add~38^ADD~40-4[1] 

.subckt adder a=$add~36^ADD~42-3[1] b=$add~49^ADD~53-3[1] cin=$add~37^ADD~39-2[0] cout=$add~37^ADD~39-3[0] \
 sumout=$add~37^ADD~39-3[1] 

.subckt adder a=$add~37^ADD~39-3[1] b=$add~46^ADD~45-3[1] cin=$add~72^ADD~38-2[0] cout=$add~72^ADD~38-3[0] \
 sumout=$add~72^ADD~38-3[1] 

.subckt adder a=$add~36^ADD~42-3[1] b=$add~49^ADD~53-3[1] cin=$add~40^ADD~41-2[0] cout=$add~40^ADD~41-3[0] \
 sumout=$add~40^ADD~41-3[1] 

.subckt adder a=$add~40^ADD~41-3[1] b=$add~39^ADD~44-3[1] cin=$add~38^ADD~40-2[0] cout=$add~38^ADD~40-3[0] \
 sumout=$add~38^ADD~40-3[1] 

.subckt adder a=$add~35^ADD~43-2[1] b=$add~34^ADD~52-2[1] cin=$add~36^ADD~42-1[0] cout=$add~36^ADD~42-2[0] \
 sumout=$add~36^ADD~42-2[1] 

.subckt adder a=$add~36^ADD~42-2[1] b=$add~49^ADD~53-2[1] cin=$add~37^ADD~39-1[0] cout=$add~37^ADD~39-2[0] \
 sumout=$add~37^ADD~39-2[1] 

.subckt adder a=$add~37^ADD~39-2[1] b=$add~46^ADD~45-2[1] cin=$add~72^ADD~38-1[0] cout=$add~72^ADD~38-2[0] \
 sumout=$add~72^ADD~38-2[1] 

.subckt adder a=$add~36^ADD~42-2[1] b=$add~49^ADD~53-2[1] cin=$add~40^ADD~41-1[0] cout=$add~40^ADD~41-2[0] \
 sumout=$add~40^ADD~41-2[1] 

.subckt adder a=$add~40^ADD~41-2[1] b=$add~39^ADD~44-2[1] cin=$add~38^ADD~40-1[0] cout=$add~38^ADD~40-2[0] \
 sumout=$add~38^ADD~40-2[1] 

.subckt adder a=$add~35^ADD~43-1[1] b=$add~34^ADD~52-1[1] cin=$add~36^ADD~42-0[0] cout=$add~36^ADD~42-1[0] \
 sumout=$add~36^ADD~42-1[1] 

.subckt adder a=$add~36^ADD~42-1[1] b=$add~49^ADD~53-1[1] cin=$add~37^ADD~39-0[0] cout=$add~37^ADD~39-1[0] \
 sumout=$add~37^ADD~39-1[1] 

.subckt adder a=$add~37^ADD~39-1[1] b=$add~46^ADD~45-1[1] cin=$add~72^ADD~38-0[0] cout=$add~72^ADD~38-1[0] \
 sumout=$add~72^ADD~38-1[1] 

.subckt adder a=$add~36^ADD~42-1[1] b=$add~49^ADD~53-1[1] cin=$add~40^ADD~41-0[0] cout=$add~40^ADD~41-1[0] \
 sumout=$add~40^ADD~41-1[1] 

.subckt adder a=$add~40^ADD~41-1[1] b=$add~39^ADD~44-1[1] cin=$add~38^ADD~40-0[0] cout=$add~38^ADD~40-1[0] \
 sumout=$add~38^ADD~40-1[1] 

.subckt adder a=$dffe~168^Q~4 b=$dffe~168^Q~2 cin=$add~50^ADD~47-0[0] cout=$add~50^ADD~47-1[0] sumout=$add~50^ADD~47-1[1] 

.subckt adder a=$dffe~168^Q~5 b=$dffe~168^Q~3 cin=$add~50^ADD~47-1[0] cout=$add~50^ADD~47-2[0] sumout=$add~50^ADD~47-2[1] 

.subckt adder a=gnd b=gnd cin=$add~50^ADD~47-2[0] cout=$add~50^ADD~47-3~dummy_output~3~0 sumout=$add~50^ADD~47-3[1] 

.subckt adder a=$add~41^ADD~48-3[1] b=$add~50^ADD~47-3[1] cin=$add~42^ADD~46-2[0] cout=$add~42^ADD~46-3[0] \
 sumout=$add~42^ADD~46-3[1] 

.subckt adder a=gnd b=gnd cin=$add~42^ADD~46-3[0] cout=$add~42^ADD~46-4~dummy_output~4~0 sumout=$add~42^ADD~46-4[1] 

.subckt adder a=$add~45^ADD~49-4[1] b=$add~42^ADD~46-4[1] cin=$add~39^ADD~44-3[0] cout=$add~39^ADD~44-4[0] \
 sumout=$add~39^ADD~44-4[1] 

.subckt adder a=$add~45^ADD~49-4[1] b=$add~42^ADD~46-4[1] cin=$add~46^ADD~45-3[0] cout=$add~46^ADD~45-4[0] \
 sumout=$add~46^ADD~45-4[1] 

.subckt adder a=gnd b=gnd cin=$add~46^ADD~45-4[0] cout=$add~46^ADD~45-5~dummy_output~5~0 sumout=$add~46^ADD~45-5[1] 

.subckt adder a=$add~45^ADD~49-3[1] b=$add~42^ADD~46-3[1] cin=$add~39^ADD~44-2[0] cout=$add~39^ADD~44-3[0] \
 sumout=$add~39^ADD~44-3[1] 

.subckt adder a=$add~45^ADD~49-3[1] b=$add~42^ADD~46-3[1] cin=$add~46^ADD~45-2[0] cout=$add~46^ADD~45-3[0] \
 sumout=$add~46^ADD~45-3[1] 

.subckt adder a=$add~41^ADD~48-2[1] b=$add~50^ADD~47-2[1] cin=$add~42^ADD~46-1[0] cout=$add~42^ADD~46-2[0] \
 sumout=$add~42^ADD~46-2[1] 

.subckt adder a=$add~45^ADD~49-2[1] b=$add~42^ADD~46-2[1] cin=$add~39^ADD~44-1[0] cout=$add~39^ADD~44-2[0] \
 sumout=$add~39^ADD~44-2[1] 

.subckt adder a=$add~45^ADD~49-2[1] b=$add~42^ADD~46-2[1] cin=$add~46^ADD~45-1[0] cout=$add~46^ADD~45-2[0] \
 sumout=$add~46^ADD~45-2[1] 

.subckt adder a=$add~41^ADD~48-1[1] b=$add~50^ADD~47-1[1] cin=$add~42^ADD~46-0[0] cout=$add~42^ADD~46-1[0] \
 sumout=$add~42^ADD~46-1[1] 

.subckt adder a=$add~45^ADD~49-1[1] b=$add~42^ADD~46-1[1] cin=$add~39^ADD~44-0[0] cout=$add~39^ADD~44-1[0] \
 sumout=$add~39^ADD~44-1[1] 

.subckt adder a=$add~45^ADD~49-1[1] b=$add~42^ADD~46-1[1] cin=$add~46^ADD~45-0[0] cout=$add~46^ADD~45-1[0] \
 sumout=$add~46^ADD~45-1[1] 

.subckt adder a=$dffe~168^Q~6 b=$dffe~168^Q~8 cin=$add~41^ADD~48-0[0] cout=$add~41^ADD~48-1[0] sumout=$add~41^ADD~48-1[1] 

.subckt adder a=$dffe~168^Q~7 b=$dffe~168^Q~9 cin=$add~41^ADD~48-1[0] cout=$add~41^ADD~48-2[0] sumout=$add~41^ADD~48-2[1] 

.subckt adder a=gnd b=gnd cin=$add~41^ADD~48-2[0] cout=$add~41^ADD~48-3~dummy_output~3~0 sumout=$add~41^ADD~48-3[1] 

.subckt adder a=$dffe~168^Q~10 b=$dffe~168^Q~12 cin=$add~44^ADD~50-0[0] cout=$add~44^ADD~50-1[0] sumout=$add~44^ADD~50-1[1] 

.subckt adder a=$dffe~168^Q~11 b=$dffe~168^Q~13 cin=$add~44^ADD~50-1[0] cout=$add~44^ADD~50-2[0] sumout=$add~44^ADD~50-2[1] 

.subckt adder a=gnd b=gnd cin=$add~44^ADD~50-2[0] cout=$add~44^ADD~50-3~dummy_output~3~0 sumout=$add~44^ADD~50-3[1] 

.subckt adder a=$add~44^ADD~50-3[1] b=$add~43^ADD~51-3[1] cin=$add~45^ADD~49-2[0] cout=$add~45^ADD~49-3[0] \
 sumout=$add~45^ADD~49-3[1] 

.subckt adder a=gnd b=gnd cin=$add~45^ADD~49-3[0] cout=$add~45^ADD~49-4~dummy_output~4~0 sumout=$add~45^ADD~49-4[1] 

.subckt adder a=$add~44^ADD~50-2[1] b=$add~43^ADD~51-2[1] cin=$add~45^ADD~49-1[0] cout=$add~45^ADD~49-2[0] \
 sumout=$add~45^ADD~49-2[1] 

.subckt adder a=$add~44^ADD~50-1[1] b=$add~43^ADD~51-1[1] cin=$add~45^ADD~49-0[0] cout=$add~45^ADD~49-1[0] \
 sumout=$add~45^ADD~49-1[1] 

.subckt adder a=$dffe~168^Q~14 b=$dffe~168^Q~16 cin=$add~43^ADD~51-0[0] cout=$add~43^ADD~51-1[0] sumout=$add~43^ADD~51-1[1] 

.subckt adder a=$dffe~168^Q~15 b=$dffe~168^Q~17 cin=$add~43^ADD~51-1[0] cout=$add~43^ADD~51-2[0] sumout=$add~43^ADD~51-2[1] 

.subckt adder a=gnd b=gnd cin=$add~43^ADD~51-2[0] cout=$add~43^ADD~51-3~dummy_output~3~0 sumout=$add~43^ADD~51-3[1] 

.subckt adder a=$dffe~168^Q~24 b=$dffe~168^Q~18 cin=$add~34^ADD~52-0[0] cout=$add~34^ADD~52-1[0] sumout=$add~34^ADD~52-1[1] 

.subckt adder a=$dffe~168^Q~25 b=$dffe~168^Q~19 cin=$add~34^ADD~52-1[0] cout=$add~34^ADD~52-2[0] sumout=$add~34^ADD~52-2[1] 

.subckt adder a=gnd b=gnd cin=$add~34^ADD~52-2[0] cout=$add~34^ADD~52-3~dummy_output~3~0 sumout=$add~34^ADD~52-3[1] 

.subckt adder a=$dffe~168^Q~30 b=$dffe~168^Q~22 cin=$add~48^ADD~54-0[0] cout=$add~48^ADD~54-1[0] sumout=$add~48^ADD~54-1[1] 

.subckt adder a=$dffe~168^Q~31 b=$dffe~168^Q~23 cin=$add~48^ADD~54-1[0] cout=$add~48^ADD~54-2[0] sumout=$add~48^ADD~54-2[1] 

.subckt adder a=gnd b=gnd cin=$add~48^ADD~54-2[0] cout=$add~48^ADD~54-3~dummy_output~3~0 sumout=$add~48^ADD~54-3[1] 

.subckt adder a=$add~48^ADD~54-3[1] b=$add~47^ADD~55-3[1] cin=$add~49^ADD~53-2[0] cout=$add~49^ADD~53-3[0] \
 sumout=$add~49^ADD~53-3[1] 

.subckt adder a=gnd b=gnd cin=$add~49^ADD~53-3[0] cout=$add~49^ADD~53-4~dummy_output~4~0 sumout=$add~49^ADD~53-4[1] 

.subckt adder a=$add~48^ADD~54-2[1] b=$add~47^ADD~55-2[1] cin=$add~49^ADD~53-1[0] cout=$add~49^ADD~53-2[0] \
 sumout=$add~49^ADD~53-2[1] 

.subckt adder a=$add~48^ADD~54-1[1] b=$add~47^ADD~55-1[1] cin=$add~49^ADD~53-0[0] cout=$add~49^ADD~53-1[0] \
 sumout=$add~49^ADD~53-1[1] 

.subckt adder a=$dffe~168^Q~28 b=$dffe~168^Q~26 cin=$add~47^ADD~55-0[0] cout=$add~47^ADD~55-1[0] sumout=$add~47^ADD~55-1[1] 

.subckt adder a=$dffe~168^Q~29 b=$dffe~168^Q~27 cin=$add~47^ADD~55-1[0] cout=$add~47^ADD~55-2[0] sumout=$add~47^ADD~55-2[1] 

.subckt adder a=gnd b=gnd cin=$add~47^ADD~55-2[0] cout=$add~47^ADD~55-3~dummy_output~3~0 sumout=$add~47^ADD~55-3[1] 

.subckt adder a=$mul~370-add0-1[1] b=$mul~370-0[27] cin=$mul~370-add1-0[0] cout=$mul~370-add1-1[0] sumout=$mul~370-add1-1[1] 

.subckt adder a=$mul~370-add0-2[1] b=$mul~370-0[28] cin=$mul~370-add1-1[0] cout=$mul~370-add1-2[0] sumout=$mul~370-add1-2[1] 

.subckt adder a=$mul~370-add0-3[1] b=$mul~370-0[29] cin=$mul~370-add1-2[0] cout=$mul~370-add1-3[0] sumout=$mul~370-add1-3[1] 

.subckt adder a=$mul~370-add0-4[1] b=$mul~370-0[30] cin=$mul~370-add1-3[0] cout=$mul~370-add1-4[0] sumout=$mul~370-add1-4[1] 

.subckt adder a=$mul~370-add0-5[1] b=$mul~370-0[31] cin=$mul~370-add1-4[0] cout=$mul~370-add1-5[0] sumout=$mul~370-add1-5[1] 

.subckt adder a=$mul~370-add0-6[1] b=$mul~370-0[32] cin=$mul~370-add1-5[0] cout=$mul~370-add1-6[0] sumout=$mul~370-add1-6[1] 

.subckt adder a=$mul~370-add0-7[1] b=$mul~370-0[33] cin=$mul~370-add1-6[0] cout=$mul~370-add1-7[0] sumout=$mul~370-add1-7[1] 

.subckt adder a=$mul~370-add0-8[1] b=$mul~370-0[34] cin=$mul~370-add1-7[0] cout=$mul~370-add1-8[0] sumout=$mul~370-add1-8[1] 

.subckt adder a=$mul~370-add0-9[1] b=$mul~370-0[35] cin=$mul~370-add1-8[0] cout=$mul~370-add1-9[0] sumout=$mul~370-add1-9[1] 

.subckt adder a=$mul~370-add0-10[1] b=$mul~370-0[36] cin=$mul~370-add1-9[0] cout=$mul~370-add1-10[0] \
 sumout=$mul~370-add1-10[1] 

.subckt adder a=$mul~370-add0-11[1] b=$mul~370-0[37] cin=$mul~370-add1-10[0] cout=$mul~370-add1-11[0] \
 sumout=$mul~370-add1-11[1] 

.subckt adder a=$mul~370-add0-12[1] b=$mul~370-0[38] cin=$mul~370-add1-11[0] cout=$mul~370-add1-12[0] \
 sumout=$mul~370-add1-12[1] 

.subckt adder a=$mul~370-add0-13[1] b=$mul~370-0[39] cin=$mul~370-add1-12[0] cout=$mul~370-add1-13[0] \
 sumout=$mul~370-add1-13[1] 

.subckt adder a=$mul~370-add0-14[1] b=$mul~370-0[40] cin=$mul~370-add1-13[0] cout=$mul~370-add1-14[0] \
 sumout=$mul~370-add1-14[1] 

.subckt adder a=$mul~370-add0-15[1] b=$mul~370-0[41] cin=$mul~370-add1-14[0] cout=$mul~370-add1-15[0] \
 sumout=$mul~370-add1-15[1] 

.subckt adder a=$mul~370-add0-16[1] b=$mul~370-0[42] cin=$mul~370-add1-15[0] cout=$mul~370-add1-16[0] \
 sumout=$mul~370-add1-16[1] 

.subckt adder a=$mul~370-add0-17[1] b=$mul~370-0[43] cin=$mul~370-add1-16[0] cout=$mul~370-add1-17[0] \
 sumout=$mul~370-add1-17[1] 

.subckt adder a=$mul~370-add0-18[1] b=$mul~370-0[44] cin=$mul~370-add1-17[0] cout=$mul~370-add1-18[0] \
 sumout=$mul~370-add1-18[1] 

.subckt adder a=$mul~370-add0-19[1] b=$mul~370-0[45] cin=$mul~370-add1-18[0] cout=$mul~370-add1-19[0] \
 sumout=$mul~370-add1-19[1] 

.subckt adder a=$mul~370-add0-20[1] b=$mul~370-0[46] cin=$mul~370-add1-19[0] cout=$mul~370-add1-20[0] \
 sumout=$mul~370-add1-20[1] 

.subckt adder a=$mul~370-add0-21[1] b=$mul~370-0[47] cin=$mul~370-add1-20[0] cout=$mul~370-add1-21[0] \
 sumout=$mul~370-add1-21[1] 

.subckt adder a=$mul~370-add0-22[1] b=$mul~370-0[48] cin=$mul~370-add1-21[0] cout=$mul~370-add1-22[0] \
 sumout=$mul~370-add1-22[1] 

.subckt adder a=$mul~370-add0-23[1] b=$mul~370-0[49] cin=$mul~370-add1-22[0] cout=$mul~370-add1-23[0] \
 sumout=$mul~370-add1-23[1] 

.subckt adder a=$mul~370-add0-24[1] b=$mul~370-0[50] cin=$mul~370-add1-23[0] cout=$mul~370-add1-24[0] \
 sumout=$mul~370-add1-24[1] 

.subckt adder a=$mul~370-add0-25[1] b=$mul~370-0[51] cin=$mul~370-add1-24[0] cout=$mul~370-add1-25[0] \
 sumout=$mul~370-add1-25[1] 

.subckt adder a=$mul~370-add0-26[1] b=$mul~370-0[52] cin=$mul~370-add1-25[0] cout=$mul~370-add1-26[0] \
 sumout=$mul~370-add1-26[1] 

.subckt adder a=$mul~370-add0-27[1] b=$mul~370-0[53] cin=$mul~370-add1-26[0] cout=$mul~370-add1-27[0] \
 sumout=$mul~370-add1-27[1] 

.subckt adder a=$mul~370-add0-28[1] b=$mul~370-3[0] cin=$mul~370-add1-27[0] cout=$mul~370-add1-28[0] \
 sumout=$mul~370-add1-28[1] 

.subckt adder a=$mul~370-add0-29[1] b=$mul~370-3[1] cin=$mul~370-add1-28[0] cout=$mul~370-add1-29[0] \
 sumout=$mul~370-add1-29[1] 

.subckt adder a=$mul~370-add0-30[1] b=$mul~370-3[2] cin=$mul~370-add1-29[0] cout=$mul~370-add1-30[0] \
 sumout=$mul~370-add1-30[1] 

.subckt adder a=$mul~370-add0-31[1] b=$mul~370-3[3] cin=$mul~370-add1-30[0] cout=$mul~370-add1-31[0] \
 sumout=$mul~370-add1-31[1] 

.subckt adder a=$mul~370-add0-32[1] b=$mul~370-3[4] cin=$mul~370-add1-31[0] cout=$mul~370-add1-32[0] \
 sumout=$mul~370-add1-32[1] 

.subckt adder a=$mul~370-add0-33[1] b=$mul~370-3[5] cin=$mul~370-add1-32[0] cout=$mul~370-add1-33[0] \
 sumout=$mul~370-add1-33[1] 

.subckt adder a=unconn b=$mul~370-3[6] cin=$mul~370-add1-33[0] cout=$mul~370-add1-34[0] sumout=$mul~370-add1-34[1] 

.subckt adder a=unconn b=$mul~370-3[7] cin=$mul~370-add1-34[0] cout=$mul~370-add1-35[0] sumout=$mul~370-add1-35[1] 

.subckt adder a=unconn b=$mul~370-3[8] cin=$mul~370-add1-35[0] cout=$mul~370-add1-36[0] sumout=$mul~370-add1-36[1] 

.subckt adder a=unconn b=$mul~370-3[9] cin=$mul~370-add1-36[0] cout=$mul~370-add1-37[0] sumout=$mul~370-add1-37[1] 

.subckt adder a=$mul~370-2[0] b=$mul~370-1[0] cin=$mul~370-add0-0[0] cout=$mul~370-add0-1[0] sumout=$mul~370-add0-1[1] 

.subckt adder a=$mul~370-2[1] b=$mul~370-1[1] cin=$mul~370-add0-1[0] cout=$mul~370-add0-2[0] sumout=$mul~370-add0-2[1] 

.subckt adder a=$mul~370-2[2] b=$mul~370-1[2] cin=$mul~370-add0-2[0] cout=$mul~370-add0-3[0] sumout=$mul~370-add0-3[1] 

.subckt adder a=$mul~370-2[3] b=$mul~370-1[3] cin=$mul~370-add0-3[0] cout=$mul~370-add0-4[0] sumout=$mul~370-add0-4[1] 

.subckt adder a=$mul~370-2[4] b=$mul~370-1[4] cin=$mul~370-add0-4[0] cout=$mul~370-add0-5[0] sumout=$mul~370-add0-5[1] 

.subckt adder a=$mul~370-2[5] b=$mul~370-1[5] cin=$mul~370-add0-5[0] cout=$mul~370-add0-6[0] sumout=$mul~370-add0-6[1] 

.subckt adder a=$mul~370-2[6] b=$mul~370-1[6] cin=$mul~370-add0-6[0] cout=$mul~370-add0-7[0] sumout=$mul~370-add0-7[1] 

.subckt adder a=$mul~370-2[7] b=$mul~370-1[7] cin=$mul~370-add0-7[0] cout=$mul~370-add0-8[0] sumout=$mul~370-add0-8[1] 

.subckt adder a=$mul~370-2[8] b=$mul~370-1[8] cin=$mul~370-add0-8[0] cout=$mul~370-add0-9[0] sumout=$mul~370-add0-9[1] 

.subckt adder a=$mul~370-2[9] b=$mul~370-1[9] cin=$mul~370-add0-9[0] cout=$mul~370-add0-10[0] sumout=$mul~370-add0-10[1] 

.subckt adder a=$mul~370-2[10] b=$mul~370-1[10] cin=$mul~370-add0-10[0] cout=$mul~370-add0-11[0] sumout=$mul~370-add0-11[1] 

.subckt adder a=$mul~370-2[11] b=$mul~370-1[11] cin=$mul~370-add0-11[0] cout=$mul~370-add0-12[0] sumout=$mul~370-add0-12[1] 

.subckt adder a=$mul~370-2[12] b=$mul~370-1[12] cin=$mul~370-add0-12[0] cout=$mul~370-add0-13[0] sumout=$mul~370-add0-13[1] 

.subckt adder a=$mul~370-2[13] b=$mul~370-1[13] cin=$mul~370-add0-13[0] cout=$mul~370-add0-14[0] sumout=$mul~370-add0-14[1] 

.subckt adder a=$mul~370-2[14] b=$mul~370-1[14] cin=$mul~370-add0-14[0] cout=$mul~370-add0-15[0] sumout=$mul~370-add0-15[1] 

.subckt adder a=$mul~370-2[15] b=$mul~370-1[15] cin=$mul~370-add0-15[0] cout=$mul~370-add0-16[0] sumout=$mul~370-add0-16[1] 

.subckt adder a=$mul~370-2[16] b=$mul~370-1[16] cin=$mul~370-add0-16[0] cout=$mul~370-add0-17[0] sumout=$mul~370-add0-17[1] 

.subckt adder a=$mul~370-2[17] b=$mul~370-1[17] cin=$mul~370-add0-17[0] cout=$mul~370-add0-18[0] sumout=$mul~370-add0-18[1] 

.subckt adder a=$mul~370-2[18] b=$mul~370-1[18] cin=$mul~370-add0-18[0] cout=$mul~370-add0-19[0] sumout=$mul~370-add0-19[1] 

.subckt adder a=$mul~370-2[19] b=$mul~370-1[19] cin=$mul~370-add0-19[0] cout=$mul~370-add0-20[0] sumout=$mul~370-add0-20[1] 

.subckt adder a=$mul~370-2[20] b=$mul~370-1[20] cin=$mul~370-add0-20[0] cout=$mul~370-add0-21[0] sumout=$mul~370-add0-21[1] 

.subckt adder a=$mul~370-2[21] b=$mul~370-1[21] cin=$mul~370-add0-21[0] cout=$mul~370-add0-22[0] sumout=$mul~370-add0-22[1] 

.subckt adder a=$mul~370-2[22] b=$mul~370-1[22] cin=$mul~370-add0-22[0] cout=$mul~370-add0-23[0] sumout=$mul~370-add0-23[1] 

.subckt adder a=$mul~370-2[23] b=$mul~370-1[23] cin=$mul~370-add0-23[0] cout=$mul~370-add0-24[0] sumout=$mul~370-add0-24[1] 

.subckt adder a=$mul~370-2[24] b=$mul~370-1[24] cin=$mul~370-add0-24[0] cout=$mul~370-add0-25[0] sumout=$mul~370-add0-25[1] 

.subckt adder a=$mul~370-2[25] b=$mul~370-1[25] cin=$mul~370-add0-25[0] cout=$mul~370-add0-26[0] sumout=$mul~370-add0-26[1] 

.subckt adder a=$mul~370-2[26] b=$mul~370-1[26] cin=$mul~370-add0-26[0] cout=$mul~370-add0-27[0] sumout=$mul~370-add0-27[1] 

.subckt adder a=$mul~370-2[27] b=$mul~370-1[27] cin=$mul~370-add0-27[0] cout=$mul~370-add0-28[0] sumout=$mul~370-add0-28[1] 

.subckt adder a=$mul~370-2[28] b=$mul~370-1[28] cin=$mul~370-add0-28[0] cout=$mul~370-add0-29[0] sumout=$mul~370-add0-29[1] 

.subckt adder a=$mul~370-2[29] b=$mul~370-1[29] cin=$mul~370-add0-29[0] cout=$mul~370-add0-30[0] sumout=$mul~370-add0-30[1] 

.subckt adder a=$mul~370-2[30] b=$mul~370-1[30] cin=$mul~370-add0-30[0] cout=$mul~370-add0-31[0] sumout=$mul~370-add0-31[1] 

.subckt adder a=$mul~370-2[31] b=$mul~370-1[31] cin=$mul~370-add0-31[0] cout=$mul~370-add0-32[0] sumout=$mul~370-add0-32[1] 

.subckt adder a=gnd b=gnd cin=$mul~370-add0-32[0] cout=$mul~370-add0-33[0] sumout=$mul~370-add0-33[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3317.A[0] b=vcc cin=$add~77^ADD~56-0[0] cout=$add~77^ADD~56-1[0] \
 sumout=$add~77^ADD~56-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3317.A[1] b=unconn cin=$add~77^ADD~56-1[0] cout=$add~77^ADD~56-2[0] \
 sumout=$add~77^ADD~56-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3317.A[2] b=unconn cin=$add~77^ADD~56-2[0] cout=$add~77^ADD~56-3[0] \
 sumout=$add~77^ADD~56-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3317.A[3] b=unconn cin=$add~77^ADD~56-3[0] cout=$add~77^ADD~56-4[0] \
 sumout=$add~77^ADD~56-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3317.A[4] b=unconn cin=$add~77^ADD~56-4[0] cout=$add~77^ADD~56-5[0] \
 sumout=$add~77^ADD~56-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3317.A[5] b=unconn cin=$add~77^ADD~56-5[0] cout=$add~77^ADD~56-6[0] \
 sumout=$add~77^ADD~56-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3317.A[6] b=unconn cin=$add~77^ADD~56-6[0] cout=$add~77^ADD~56-7[0] \
 sumout=$add~77^ADD~56-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3325.Y[0] b=$dffe~14^Q~0 cin=$add~78^ADD~58-0[0] \
 cout=$add~78^ADD~58-1[0] sumout=$add~78^ADD~58-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3325.Y[1] b=$dffe~14^Q~1 cin=$add~78^ADD~58-1[0] \
 cout=$add~78^ADD~58-2[0] sumout=$add~78^ADD~58-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3325.Y[2] b=$dffe~14^Q~2 cin=$add~78^ADD~58-2[0] \
 cout=$add~78^ADD~58-3[0] sumout=$add~78^ADD~58-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3325.Y[3] b=$dffe~14^Q~3 cin=$add~78^ADD~58-3[0] \
 cout=$add~78^ADD~58-4[0] sumout=$add~78^ADD~58-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3325.Y[4] b=$dffe~14^Q~4 cin=$add~78^ADD~58-4[0] \
 cout=$add~78^ADD~58-5[0] sumout=$add~78^ADD~58-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3325.Y[5] b=$dffe~14^Q~5 cin=$add~78^ADD~58-5[0] \
 cout=$add~78^ADD~58-6[0] sumout=$add~78^ADD~58-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3325.Y[6] b=$dffe~14^Q~6 cin=$add~78^ADD~58-6[0] \
 cout=$add~78^ADD~58-7[0] sumout=$add~78^ADD~58-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3325.Y[7] b=$dffe~14^Q~7 cin=$add~78^ADD~58-7[0] \
 cout=$add~78^ADD~58-8[0] sumout=$add~78^ADD~58-8[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3325.Y[8] b=$dffe~14^Q~8 cin=$add~78^ADD~58-8[0] \
 cout=$add~78^ADD~58-9[0] sumout=$add~78^ADD~58-9[1] 

.subckt adder a=gnd b=$dffe~14^Q~9 cin=$add~78^ADD~58-9[0] cout=$add~78^ADD~58-10[0] sumout=$add~78^ADD~58-10[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3419.A[0] b=vcc cin=$add~79^ADD~59-0[0] cout=$add~79^ADD~59-1[0] \
 sumout=$add~79^ADD~59-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3419.A[1] b=unconn cin=$add~79^ADD~59-1[0] cout=$add~79^ADD~59-2[0] \
 sumout=$add~79^ADD~59-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3419.A[2] b=unconn cin=$add~79^ADD~59-2[0] cout=$add~79^ADD~59-3[0] \
 sumout=$add~79^ADD~59-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3419.A[3] b=unconn cin=$add~79^ADD~59-3[0] cout=$add~79^ADD~59-4[0] \
 sumout=$add~79^ADD~59-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3419.A[4] b=unconn cin=$add~79^ADD~59-4[0] cout=$add~79^ADD~59-5[0] \
 sumout=$add~79^ADD~59-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3419.A[5] b=unconn cin=$add~79^ADD~59-5[0] cout=$add~79^ADD~59-6[0] \
 sumout=$add~79^ADD~59-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3419.A[6] b=unconn cin=$add~79^ADD~59-6[0] cout=$add~79^ADD~59-7[0] \
 sumout=$add~79^ADD~59-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[0] b=vcc cin=$add~8^ADD~60-0[0] cout=$add~8^ADD~60-1[0] \
 sumout=$add~8^ADD~60-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[1] b=unconn cin=$add~8^ADD~60-1[0] cout=$add~8^ADD~60-2[0] \
 sumout=$add~8^ADD~60-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[2] b=unconn cin=$add~8^ADD~60-2[0] cout=$add~8^ADD~60-3[0] \
 sumout=$add~8^ADD~60-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[3] b=unconn cin=$add~8^ADD~60-3[0] cout=$add~8^ADD~60-4[0] \
 sumout=$add~8^ADD~60-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[4] b=unconn cin=$add~8^ADD~60-4[0] cout=$add~8^ADD~60-5[0] \
 sumout=$add~8^ADD~60-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[5] b=unconn cin=$add~8^ADD~60-5[0] cout=$add~8^ADD~60-6[0] \
 sumout=$add~8^ADD~60-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[6] b=unconn cin=$add~8^ADD~60-6[0] cout=$add~8^ADD~60-7[0] \
 sumout=$add~8^ADD~60-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[7] b=unconn cin=$add~8^ADD~60-7[0] cout=$add~8^ADD~60-8[0] \
 sumout=$add~8^ADD~60-8[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[8] b=unconn cin=$add~8^ADD~60-8[0] cout=$add~8^ADD~60-9[0] \
 sumout=$add~8^ADD~60-9[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[9] b=unconn cin=$add~8^ADD~60-9[0] cout=$add~8^ADD~60-10[0] \
 sumout=$add~8^ADD~60-10[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[10] b=unconn cin=$add~8^ADD~60-10[0] cout=$add~8^ADD~60-11[0] \
 sumout=$add~8^ADD~60-11[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[11] b=unconn cin=$add~8^ADD~60-11[0] cout=$add~8^ADD~60-12[0] \
 sumout=$add~8^ADD~60-12[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[12] b=unconn cin=$add~8^ADD~60-12[0] cout=$add~8^ADD~60-13[0] \
 sumout=$add~8^ADD~60-13[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[13] b=unconn cin=$add~8^ADD~60-13[0] cout=$add~8^ADD~60-14[0] \
 sumout=$add~8^ADD~60-14[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[14] b=unconn cin=$add~8^ADD~60-14[0] cout=$add~8^ADD~60-15[0] \
 sumout=$add~8^ADD~60-15[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[15] b=unconn cin=$add~8^ADD~60-15[0] cout=$add~8^ADD~60-16[0] \
 sumout=$add~8^ADD~60-16[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[16] b=unconn cin=$add~8^ADD~60-16[0] cout=$add~8^ADD~60-17[0] \
 sumout=$add~8^ADD~60-17[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[17] b=unconn cin=$add~8^ADD~60-17[0] cout=$add~8^ADD~60-18[0] \
 sumout=$add~8^ADD~60-18[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[18] b=unconn cin=$add~8^ADD~60-18[0] cout=$add~8^ADD~60-19[0] \
 sumout=$add~8^ADD~60-19[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[19] b=unconn cin=$add~8^ADD~60-19[0] cout=$add~8^ADD~60-20[0] \
 sumout=$add~8^ADD~60-20[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[20] b=unconn cin=$add~8^ADD~60-20[0] cout=$add~8^ADD~60-21[0] \
 sumout=$add~8^ADD~60-21[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[21] b=unconn cin=$add~8^ADD~60-21[0] cout=$add~8^ADD~60-22[0] \
 sumout=$add~8^ADD~60-22[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[22] b=unconn cin=$add~8^ADD~60-22[0] cout=$add~8^ADD~60-23[0] \
 sumout=$add~8^ADD~60-23[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[23] b=unconn cin=$add~8^ADD~60-23[0] cout=$add~8^ADD~60-24[0] \
 sumout=$add~8^ADD~60-24[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[24] b=unconn cin=$add~8^ADD~60-24[0] cout=$add~8^ADD~60-25[0] \
 sumout=$add~8^ADD~60-25[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[25] b=unconn cin=$add~8^ADD~60-25[0] cout=$add~8^ADD~60-26[0] \
 sumout=$add~8^ADD~60-26[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[26] b=unconn cin=$add~8^ADD~60-26[0] cout=$add~8^ADD~60-27[0] \
 sumout=$add~8^ADD~60-27[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[27] b=unconn cin=$add~8^ADD~60-27[0] cout=$add~8^ADD~60-28[0] \
 sumout=$add~8^ADD~60-28[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[28] b=unconn cin=$add~8^ADD~60-28[0] cout=$add~8^ADD~60-29[0] \
 sumout=$add~8^ADD~60-29[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[29] b=unconn cin=$add~8^ADD~60-29[0] cout=$add~8^ADD~60-30[0] \
 sumout=$add~8^ADD~60-30[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[30] b=unconn cin=$add~8^ADD~60-30[0] cout=$add~8^ADD~60-31[0] \
 sumout=$add~8^ADD~60-31[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3320.B[31] b=unconn cin=$add~8^ADD~60-31[0] cout=$add~8^ADD~60-32[0] \
 sumout=$add~8^ADD~60-32[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3466.Y[0] b=vcc cin=$add~9^ADD~61-0[0] cout=$add~9^ADD~61-1[0] \
 sumout=$add~9^ADD~61-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3466.Y[1] b=unconn cin=$add~9^ADD~61-1[0] cout=$add~9^ADD~61-2[0] \
 sumout=$add~9^ADD~61-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3466.Y[2] b=unconn cin=$add~9^ADD~61-2[0] cout=$add~9^ADD~61-3[0] \
 sumout=$add~9^ADD~61-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3466.Y[3] b=unconn cin=$add~9^ADD~61-3[0] cout=$add~9^ADD~61-4[0] \
 sumout=$add~9^ADD~61-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3466.Y[4] b=unconn cin=$add~9^ADD~61-4[0] cout=$add~9^ADD~61-5[0] \
 sumout=$add~9^ADD~61-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$3466.Y[5] b=unconn cin=$add~9^ADD~61-5[0] cout=$add~9^ADD~61-6[0] \
 sumout=$add~9^ADD~61-6[1] 

.subckt adder a=unconn b=lNOT~822 cin=$sub~31^MIN~62-0[0] cout=$sub~31^MIN~62-1[0] sumout=$sub~31^MIN~62-1[1] 

.subckt adder a=unconn b=lNOT~823 cin=$sub~31^MIN~62-1[0] cout=$sub~31^MIN~62-2[0] sumout=$sub~31^MIN~62-2[1] 

.subckt adder a=unconn b=lNOT~824 cin=$sub~31^MIN~62-2[0] cout=$sub~31^MIN~62-3[0] sumout=$sub~31^MIN~62-3[1] 

.subckt adder a=unconn b=lNOT~825 cin=$sub~31^MIN~62-3[0] cout=$sub~31^MIN~62-4[0] sumout=$sub~31^MIN~62-4[1] 

.subckt adder a=unconn b=lNOT~826 cin=$sub~31^MIN~62-4[0] cout=$sub~31^MIN~62-5[0] sumout=$sub~31^MIN~62-5[1] 

.subckt adder a=unconn b=lNOT~827 cin=$sub~31^MIN~62-5[0] cout=$sub~31^MIN~62-6[0] sumout=$sub~31^MIN~62-6[1] 

.subckt adder a=unconn b=lNOT~828 cin=$sub~31^MIN~62-6[0] cout=$sub~31^MIN~62-7[0] sumout=$sub~31^MIN~62-7[1] 

.subckt adder a=unconn b=lNOT~829 cin=$sub~31^MIN~62-7[0] cout=$sub~31^MIN~62-8[0] sumout=$sub~31^MIN~62-8[1] 

.subckt adder a=unconn b=lNOT~830 cin=$sub~31^MIN~62-8[0] cout=$sub~31^MIN~62-9[0] sumout=$sub~31^MIN~62-9[1] 

.subckt adder a=unconn b=lNOT~831 cin=$sub~31^MIN~62-9[0] cout=$sub~31^MIN~62-10[0] sumout=$sub~31^MIN~62-10[1] 

.subckt adder a=unconn b=lNOT~832 cin=$sub~31^MIN~62-10[0] cout=$sub~31^MIN~62-11[0] sumout=$sub~31^MIN~62-11[1] 

.subckt adder a=unconn b=lNOT~833 cin=$sub~31^MIN~62-11[0] cout=$sub~31^MIN~62-12[0] sumout=$sub~31^MIN~62-12[1] 

.subckt adder a=unconn b=lNOT~834 cin=$sub~31^MIN~62-12[0] cout=$sub~31^MIN~62-13[0] sumout=$sub~31^MIN~62-13[1] 

.subckt adder a=unconn b=lNOT~835 cin=$sub~31^MIN~62-13[0] cout=$sub~31^MIN~62-14[0] sumout=$sub~31^MIN~62-14[1] 

.subckt adder a=unconn b=lNOT~836 cin=$sub~31^MIN~62-14[0] cout=$sub~31^MIN~62-15[0] sumout=$sub~31^MIN~62-15[1] 

.subckt adder a=unconn b=lNOT~837 cin=$sub~31^MIN~62-15[0] cout=$sub~31^MIN~62-16[0] sumout=$sub~31^MIN~62-16[1] 

.subckt adder a=unconn b=lNOT~838 cin=$sub~31^MIN~62-16[0] cout=$sub~31^MIN~62-17[0] sumout=$sub~31^MIN~62-17[1] 

.subckt adder a=unconn b=lNOT~839 cin=$sub~31^MIN~62-17[0] cout=$sub~31^MIN~62-18[0] sumout=$sub~31^MIN~62-18[1] 

.subckt adder a=unconn b=lNOT~840 cin=$sub~31^MIN~62-18[0] cout=$sub~31^MIN~62-19[0] sumout=$sub~31^MIN~62-19[1] 

.subckt adder a=unconn b=lNOT~841 cin=$sub~31^MIN~62-19[0] cout=$sub~31^MIN~62-20[0] sumout=$sub~31^MIN~62-20[1] 

.subckt adder a=unconn b=lNOT~842 cin=$sub~31^MIN~62-20[0] cout=$sub~31^MIN~62-21[0] sumout=$sub~31^MIN~62-21[1] 

.subckt adder a=unconn b=lNOT~843 cin=$sub~31^MIN~62-21[0] cout=$sub~31^MIN~62-22[0] sumout=$sub~31^MIN~62-22[1] 

.subckt adder a=unconn b=lNOT~844 cin=$sub~31^MIN~62-22[0] cout=$sub~31^MIN~62-23[0] sumout=$sub~31^MIN~62-23[1] 

.subckt adder a=unconn b=lNOT~845 cin=$sub~31^MIN~62-23[0] cout=$sub~31^MIN~62-24[0] sumout=$sub~31^MIN~62-24[1] 

.subckt adder a=unconn b=lNOT~846 cin=$sub~31^MIN~62-24[0] cout=$sub~31^MIN~62-25[0] sumout=$sub~31^MIN~62-25[1] 

.subckt adder a=unconn b=lNOT~847 cin=$sub~31^MIN~62-25[0] cout=$sub~31^MIN~62-26[0] sumout=$sub~31^MIN~62-26[1] 

.subckt adder a=unconn b=lNOT~848 cin=$sub~31^MIN~62-26[0] cout=$sub~31^MIN~62-27[0] sumout=$sub~31^MIN~62-27[1] 

.subckt adder a=unconn b=lNOT~849 cin=$sub~31^MIN~62-27[0] cout=$sub~31^MIN~62-28[0] sumout=$sub~31^MIN~62-28[1] 

.subckt adder a=unconn b=lNOT~850 cin=$sub~31^MIN~62-28[0] cout=$sub~31^MIN~62-29[0] sumout=$sub~31^MIN~62-29[1] 

.subckt adder a=unconn b=lNOT~851 cin=$sub~31^MIN~62-29[0] cout=$sub~31^MIN~62-30[0] sumout=$sub~31^MIN~62-30[1] 

.subckt adder a=unconn b=lNOT~852 cin=$sub~31^MIN~62-30[0] cout=$sub~31^MIN~62-31[0] sumout=$sub~31^MIN~62-31[1] 

.subckt adder a=unconn b=lNOT~853 cin=$sub~31^MIN~62-31[0] cout=$sub~31^MIN~62-32~dummy_output~32~0 \
 sumout=$sub~31^MIN~62-32[1] 

.subckt adder a=$dffe~514^Q~0 b=$dffe~566^Q~0 cin=$add~438^ADD~68-0[0] cout=$add~438^ADD~68-1[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[0] 

.subckt adder a=$dffe~514^Q~1 b=$dffe~566^Q~1 cin=$add~438^ADD~68-1[0] cout=$add~438^ADD~68-2[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[1] 

.subckt adder a=$dffe~514^Q~2 b=$dffe~566^Q~2 cin=$add~438^ADD~68-2[0] cout=$add~438^ADD~68-3[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[2] 

.subckt adder a=$dffe~514^Q~3 b=$dffe~566^Q~3 cin=$add~438^ADD~68-3[0] cout=$add~438^ADD~68-4[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[3] 

.subckt adder a=$dffe~514^Q~4 b=$dffe~566^Q~4 cin=$add~438^ADD~68-4[0] cout=$add~438^ADD~68-5[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[4] 

.subckt adder a=$dffe~514^Q~5 b=$dffe~566^Q~5 cin=$add~438^ADD~68-5[0] cout=$add~438^ADD~68-6[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[5] 

.subckt adder a=$dffe~514^Q~6 b=$dffe~566^Q~6 cin=$add~438^ADD~68-6[0] cout=$add~438^ADD~68-7[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[6] 

.subckt adder a=$dffe~514^Q~7 b=$dffe~566^Q~7 cin=$add~438^ADD~68-7[0] cout=$add~438^ADD~68-8[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[7] 

.subckt adder a=$dffe~514^Q~8 b=$dffe~566^Q~8 cin=$add~438^ADD~68-8[0] cout=$add~438^ADD~68-9[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[8] 

.subckt adder a=$dffe~514^Q~9 b=$dffe~566^Q~9 cin=$add~438^ADD~68-9[0] cout=$add~438^ADD~68-10[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[9] 

.subckt adder a=$dffe~514^Q~10 b=$dffe~566^Q~10 cin=$add~438^ADD~68-10[0] cout=$add~438^ADD~68-11[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[10] 

.subckt adder a=$dffe~514^Q~11 b=$dffe~566^Q~11 cin=$add~438^ADD~68-11[0] cout=$add~438^ADD~68-12[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[11] 

.subckt adder a=$dffe~514^Q~12 b=$dffe~566^Q~12 cin=$add~438^ADD~68-12[0] cout=$add~438^ADD~68-13[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[12] 

.subckt adder a=$dffe~514^Q~13 b=$dffe~566^Q~13 cin=$add~438^ADD~68-13[0] cout=$add~438^ADD~68-14[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[13] 

.subckt adder a=$dffe~514^Q~14 b=$dffe~566^Q~14 cin=$add~438^ADD~68-14[0] cout=$add~438^ADD~68-15[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[14] 

.subckt adder a=$dffe~514^Q~15 b=$dffe~566^Q~15 cin=$add~438^ADD~68-15[0] cout=$add~438^ADD~68-16[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[15] 

.subckt adder a=$dffe~514^Q~16 b=$dffe~566^Q~16 cin=$add~438^ADD~68-16[0] cout=$add~438^ADD~68-17[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[16] 

.subckt adder a=$dffe~514^Q~17 b=$dffe~566^Q~17 cin=$add~438^ADD~68-17[0] cout=$add~438^ADD~68-18[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[17] 

.subckt adder a=$dffe~514^Q~18 b=$dffe~566^Q~18 cin=$add~438^ADD~68-18[0] cout=$add~438^ADD~68-19[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[18] 

.subckt adder a=$dffe~514^Q~19 b=$dffe~566^Q~19 cin=$add~438^ADD~68-19[0] cout=$add~438^ADD~68-20[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[19] 

.subckt adder a=$dffe~514^Q~20 b=$dffe~566^Q~20 cin=$add~438^ADD~68-20[0] cout=$add~438^ADD~68-21[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[20] 

.subckt adder a=$dffe~514^Q~21 b=$dffe~566^Q~21 cin=$add~438^ADD~68-21[0] cout=$add~438^ADD~68-22[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[21] 

.subckt adder a=$dffe~514^Q~22 b=$dffe~566^Q~22 cin=$add~438^ADD~68-22[0] cout=$add~438^ADD~68-23[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[22] 

.subckt adder a=$dffe~514^Q~23 b=$dffe~566^Q~23 cin=$add~438^ADD~68-23[0] cout=$add~438^ADD~68-24[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[23] 

.subckt adder a=$dffe~514^Q~24 b=$dffe~566^Q~24 cin=$add~438^ADD~68-24[0] cout=$add~438^ADD~68-25[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[24] 

.subckt adder a=$dffe~514^Q~25 b=$dffe~566^Q~25 cin=$add~438^ADD~68-25[0] cout=$add~438^ADD~68-26[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[25] 

.subckt adder a=$dffe~514^Q~26 b=$dffe~566^Q~26 cin=$add~438^ADD~68-26[0] cout=$add~438^ADD~68-27[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[26] 

.subckt adder a=$dffe~514^Q~27 b=$dffe~566^Q~27 cin=$add~438^ADD~68-27[0] cout=$add~438^ADD~68-28[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[27] 

.subckt adder a=$dffe~514^Q~28 b=$dffe~566^Q~28 cin=$add~438^ADD~68-28[0] cout=$add~438^ADD~68-29[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[28] 

.subckt adder a=$dffe~514^Q~29 b=$dffe~566^Q~29 cin=$add~438^ADD~68-29[0] cout=$add~438^ADD~68-30[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[29] 

.subckt adder a=$dffe~514^Q~30 b=$dffe~566^Q~30 cin=$add~438^ADD~68-30[0] cout=$add~438^ADD~68-31[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[30] 

.subckt adder a=$dffe~514^Q~31 b=$dffe~566^Q~31 cin=$add~438^ADD~68-31[0] cout=$add~438^ADD~68-32[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[31] 

.subckt adder a=gnd b=gnd cin=$add~438^ADD~68-32[0] cout=$add~438^ADD~68-33~dummy_output~33~0 \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[32] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[31] b=unconn \
 cin=$add~397^ADD~67-31[0] cout=$add~397^ADD~67-32[0] sumout=$add~397^ADD~67-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[30] b=unconn \
 cin=$add~397^ADD~67-30[0] cout=$add~397^ADD~67-31[0] sumout=$add~397^ADD~67-31[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[29] b=vcc \
 cin=$add~397^ADD~67-29[0] cout=$add~397^ADD~67-30[0] sumout=$add~397^ADD~67-30[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[28] b=vcc \
 cin=$add~397^ADD~67-28[0] cout=$add~397^ADD~67-29[0] sumout=$add~397^ADD~67-29[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[27] b=vcc \
 cin=$add~397^ADD~67-27[0] cout=$add~397^ADD~67-28[0] sumout=$add~397^ADD~67-28[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[26] b=vcc \
 cin=$add~397^ADD~67-26[0] cout=$add~397^ADD~67-27[0] sumout=$add~397^ADD~67-27[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[25] b=vcc \
 cin=$add~397^ADD~67-25[0] cout=$add~397^ADD~67-26[0] sumout=$add~397^ADD~67-26[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[24] b=vcc \
 cin=$add~397^ADD~67-24[0] cout=$add~397^ADD~67-25[0] sumout=$add~397^ADD~67-25[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[23] b=vcc \
 cin=$add~397^ADD~67-23[0] cout=$add~397^ADD~67-24[0] sumout=$add~397^ADD~67-24[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[22] b=vcc \
 cin=$add~397^ADD~67-22[0] cout=$add~397^ADD~67-23[0] sumout=$add~397^ADD~67-23[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[21] b=vcc \
 cin=$add~397^ADD~67-21[0] cout=$add~397^ADD~67-22[0] sumout=$add~397^ADD~67-22[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[20] b=vcc \
 cin=$add~397^ADD~67-20[0] cout=$add~397^ADD~67-21[0] sumout=$add~397^ADD~67-21[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[19] b=vcc \
 cin=$add~397^ADD~67-19[0] cout=$add~397^ADD~67-20[0] sumout=$add~397^ADD~67-20[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[18] b=vcc \
 cin=$add~397^ADD~67-18[0] cout=$add~397^ADD~67-19[0] sumout=$add~397^ADD~67-19[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[17] b=vcc \
 cin=$add~397^ADD~67-17[0] cout=$add~397^ADD~67-18[0] sumout=$add~397^ADD~67-18[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[16] b=vcc \
 cin=$add~397^ADD~67-16[0] cout=$add~397^ADD~67-17[0] sumout=$add~397^ADD~67-17[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[15] b=vcc \
 cin=$add~397^ADD~67-15[0] cout=$add~397^ADD~67-16[0] sumout=$add~397^ADD~67-16[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[14] b=vcc \
 cin=$add~397^ADD~67-14[0] cout=$add~397^ADD~67-15[0] sumout=$add~397^ADD~67-15[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[13] b=vcc \
 cin=$add~397^ADD~67-13[0] cout=$add~397^ADD~67-14[0] sumout=$add~397^ADD~67-14[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[12] b=vcc \
 cin=$add~397^ADD~67-12[0] cout=$add~397^ADD~67-13[0] sumout=$add~397^ADD~67-13[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[11] b=vcc \
 cin=$add~397^ADD~67-11[0] cout=$add~397^ADD~67-12[0] sumout=$add~397^ADD~67-12[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[10] b=vcc \
 cin=$add~397^ADD~67-10[0] cout=$add~397^ADD~67-11[0] sumout=$add~397^ADD~67-11[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[9] b=vcc \
 cin=$add~397^ADD~67-9[0] cout=$add~397^ADD~67-10[0] sumout=$add~397^ADD~67-10[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[8] b=vcc \
 cin=$add~397^ADD~67-8[0] cout=$add~397^ADD~67-9[0] sumout=$add~397^ADD~67-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[7] b=vcc \
 cin=$add~397^ADD~67-7[0] cout=$add~397^ADD~67-8[0] sumout=$add~397^ADD~67-8[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[6] b=vcc \
 cin=$add~397^ADD~67-6[0] cout=$add~397^ADD~67-7[0] sumout=$add~397^ADD~67-7[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[5] b=vcc \
 cin=$add~397^ADD~67-5[0] cout=$add~397^ADD~67-6[0] sumout=$add~397^ADD~67-6[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[4] b=vcc \
 cin=$add~397^ADD~67-4[0] cout=$add~397^ADD~67-5[0] sumout=$add~397^ADD~67-5[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[3] b=vcc \
 cin=$add~397^ADD~67-3[0] cout=$add~397^ADD~67-4[0] sumout=$add~397^ADD~67-4[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[2] b=vcc \
 cin=$add~397^ADD~67-2[0] cout=$add~397^ADD~67-3[0] sumout=$add~397^ADD~67-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[1] b=vcc \
 cin=$add~397^ADD~67-1[0] cout=$add~397^ADD~67-2[0] sumout=$add~397^ADD~67-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[0] b=vcc \
 cin=$add~397^ADD~67-0[0] cout=$add~397^ADD~67-1[0] sumout=$add~397^ADD~67-1[1] 

.subckt adder a=$dffe~566^Q~0 b=lNOT~790 cin=$sub~722^MIN~70^MIN~71-0[0] cout=$sub~722^MIN~70^MIN~71-1[0] sumout=$mux~729^Y~0 

.subckt adder a=$dffe~566^Q~1 b=lNOT~791 cin=$sub~722^MIN~70^MIN~71-1[0] cout=$sub~722^MIN~70^MIN~71-2[0] sumout=$mux~729^Y~1 

.subckt adder a=$dffe~566^Q~2 b=lNOT~792 cin=$sub~722^MIN~70^MIN~71-2[0] cout=$sub~722^MIN~70^MIN~71-3[0] sumout=$mux~729^Y~2 

.subckt adder a=$dffe~566^Q~3 b=lNOT~793 cin=$sub~722^MIN~70^MIN~71-3[0] cout=$sub~722^MIN~70^MIN~71-4[0] sumout=$mux~729^Y~3 

.subckt adder a=$dffe~566^Q~4 b=lNOT~794 cin=$sub~722^MIN~70^MIN~71-4[0] cout=$sub~722^MIN~70^MIN~71-5[0] sumout=$mux~729^Y~4 

.subckt adder a=$dffe~566^Q~5 b=lNOT~795 cin=$sub~722^MIN~70^MIN~71-5[0] cout=$sub~722^MIN~70^MIN~71-6[0] sumout=$mux~729^Y~5 

.subckt adder a=$dffe~566^Q~6 b=lNOT~796 cin=$sub~722^MIN~70^MIN~71-6[0] cout=$sub~722^MIN~70^MIN~71-7[0] sumout=$mux~729^Y~6 

.subckt adder a=$dffe~566^Q~7 b=lNOT~797 cin=$sub~722^MIN~70^MIN~71-7[0] cout=$sub~722^MIN~70^MIN~71-8[0] sumout=$mux~729^Y~7 

.subckt adder a=$dffe~566^Q~8 b=lNOT~798 cin=$sub~722^MIN~70^MIN~71-8[0] cout=$sub~722^MIN~70^MIN~71-9[0] sumout=$mux~729^Y~8 

.subckt adder a=$dffe~566^Q~9 b=lNOT~799 cin=$sub~722^MIN~70^MIN~71-9[0] cout=$sub~722^MIN~70^MIN~71-10[0] \
 sumout=$mux~729^Y~9 

.subckt adder a=$dffe~566^Q~10 b=lNOT~800 cin=$sub~722^MIN~70^MIN~71-10[0] cout=$sub~722^MIN~70^MIN~71-11[0] \
 sumout=$mux~729^Y~10 

.subckt adder a=$dffe~566^Q~11 b=lNOT~801 cin=$sub~722^MIN~70^MIN~71-11[0] cout=$sub~722^MIN~70^MIN~71-12[0] \
 sumout=$mux~729^Y~11 

.subckt adder a=$dffe~566^Q~12 b=lNOT~802 cin=$sub~722^MIN~70^MIN~71-12[0] cout=$sub~722^MIN~70^MIN~71-13[0] \
 sumout=$mux~729^Y~12 

.subckt adder a=$dffe~566^Q~13 b=lNOT~803 cin=$sub~722^MIN~70^MIN~71-13[0] cout=$sub~722^MIN~70^MIN~71-14[0] \
 sumout=$mux~729^Y~13 

.subckt adder a=$dffe~566^Q~14 b=lNOT~804 cin=$sub~722^MIN~70^MIN~71-14[0] cout=$sub~722^MIN~70^MIN~71-15[0] \
 sumout=$mux~729^Y~14 

.subckt adder a=$dffe~566^Q~15 b=lNOT~805 cin=$sub~722^MIN~70^MIN~71-15[0] cout=$sub~722^MIN~70^MIN~71-16[0] \
 sumout=$mux~729^Y~15 

.subckt adder a=$dffe~566^Q~16 b=lNOT~806 cin=$sub~722^MIN~70^MIN~71-16[0] cout=$sub~722^MIN~70^MIN~71-17[0] \
 sumout=$mux~729^Y~16 

.subckt adder a=$dffe~566^Q~17 b=lNOT~807 cin=$sub~722^MIN~70^MIN~71-17[0] cout=$sub~722^MIN~70^MIN~71-18[0] \
 sumout=$mux~729^Y~17 

.subckt adder a=$dffe~566^Q~18 b=lNOT~808 cin=$sub~722^MIN~70^MIN~71-18[0] cout=$sub~722^MIN~70^MIN~71-19[0] \
 sumout=$mux~729^Y~18 

.subckt adder a=$dffe~566^Q~19 b=lNOT~809 cin=$sub~722^MIN~70^MIN~71-19[0] cout=$sub~722^MIN~70^MIN~71-20[0] \
 sumout=$mux~729^Y~19 

.subckt adder a=$dffe~566^Q~20 b=lNOT~810 cin=$sub~722^MIN~70^MIN~71-20[0] cout=$sub~722^MIN~70^MIN~71-21[0] \
 sumout=$mux~729^Y~20 

.subckt adder a=$dffe~566^Q~21 b=lNOT~811 cin=$sub~722^MIN~70^MIN~71-21[0] cout=$sub~722^MIN~70^MIN~71-22[0] \
 sumout=$mux~729^Y~21 

.subckt adder a=$dffe~566^Q~22 b=lNOT~812 cin=$sub~722^MIN~70^MIN~71-22[0] cout=$sub~722^MIN~70^MIN~71-23[0] \
 sumout=$mux~729^Y~22 

.subckt adder a=$dffe~566^Q~23 b=lNOT~813 cin=$sub~722^MIN~70^MIN~71-23[0] cout=$sub~722^MIN~70^MIN~71-24[0] \
 sumout=$mux~729^Y~23 

.subckt adder a=$dffe~566^Q~24 b=lNOT~814 cin=$sub~722^MIN~70^MIN~71-24[0] cout=$sub~722^MIN~70^MIN~71-25[0] \
 sumout=$mux~729^Y~24 

.subckt adder a=$dffe~566^Q~25 b=lNOT~815 cin=$sub~722^MIN~70^MIN~71-25[0] cout=$sub~722^MIN~70^MIN~71-26[0] \
 sumout=$mux~729^Y~25 

.subckt adder a=$dffe~566^Q~26 b=lNOT~816 cin=$sub~722^MIN~70^MIN~71-26[0] cout=$sub~722^MIN~70^MIN~71-27[0] \
 sumout=$mux~729^Y~26 

.subckt adder a=$dffe~566^Q~27 b=lNOT~817 cin=$sub~722^MIN~70^MIN~71-27[0] cout=$sub~722^MIN~70^MIN~71-28[0] \
 sumout=$mux~729^Y~27 

.subckt adder a=$dffe~566^Q~28 b=lNOT~818 cin=$sub~722^MIN~70^MIN~71-28[0] cout=$sub~722^MIN~70^MIN~71-29[0] \
 sumout=$mux~729^Y~28 

.subckt adder a=$dffe~566^Q~29 b=lNOT~819 cin=$sub~722^MIN~70^MIN~71-29[0] cout=$sub~722^MIN~70^MIN~71-30[0] \
 sumout=$mux~729^Y~29 

.subckt adder a=$dffe~566^Q~30 b=lNOT~820 cin=$sub~722^MIN~70^MIN~71-30[0] cout=$sub~722^MIN~70^MIN~71-31[0] \
 sumout=$mux~729^Y~30 

.subckt adder a=$dffe~566^Q~31 b=lNOT~821 cin=$sub~722^MIN~70^MIN~71-31[0] cout=$sub~722^MIN~70^MIN~71-32~dummy_output~32~0 \
 sumout=$mux~729^Y~31 

.subckt adder a=$lt~676^Y~0 b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[0] \
 cin=$add~436^ADD~74-0[0] cout=$add~436^ADD~74-1[0] sumout=$add~436^ADD~74-1[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[1] \
 cin=$add~436^ADD~74-1[0] cout=$add~436^ADD~74-2[0] sumout=$add~436^ADD~74-2[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[2] \
 cin=$add~436^ADD~74-2[0] cout=$add~436^ADD~74-3[0] sumout=$add~436^ADD~74-3[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[3] \
 cin=$add~436^ADD~74-3[0] cout=$add~436^ADD~74-4[0] sumout=$add~436^ADD~74-4[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[4] \
 cin=$add~436^ADD~74-4[0] cout=$add~436^ADD~74-5[0] sumout=$add~436^ADD~74-5[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[5] \
 cin=$add~436^ADD~74-5[0] cout=$add~436^ADD~74-6[0] sumout=$add~436^ADD~74-6[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[6] \
 cin=$add~436^ADD~74-6[0] cout=$add~436^ADD~74-7[0] sumout=$add~436^ADD~74-7[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[7] \
 cin=$add~436^ADD~74-7[0] cout=$add~436^ADD~74-8[0] sumout=$add~436^ADD~74-8[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[8] \
 cin=$add~436^ADD~74-8[0] cout=$add~436^ADD~74-9[0] sumout=$add~436^ADD~74-9[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[9] \
 cin=$add~436^ADD~74-9[0] cout=$add~436^ADD~74-10[0] sumout=$add~436^ADD~74-10[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[10] \
 cin=$add~436^ADD~74-10[0] cout=$add~436^ADD~74-11[0] sumout=$add~436^ADD~74-11[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[11] \
 cin=$add~436^ADD~74-11[0] cout=$add~436^ADD~74-12[0] sumout=$add~436^ADD~74-12[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[12] \
 cin=$add~436^ADD~74-12[0] cout=$add~436^ADD~74-13[0] sumout=$add~436^ADD~74-13[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[13] \
 cin=$add~436^ADD~74-13[0] cout=$add~436^ADD~74-14[0] sumout=$add~436^ADD~74-14[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[14] \
 cin=$add~436^ADD~74-14[0] cout=$add~436^ADD~74-15[0] sumout=$add~436^ADD~74-15[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[15] \
 cin=$add~436^ADD~74-15[0] cout=$add~436^ADD~74-16[0] sumout=$add~436^ADD~74-16[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[16] \
 cin=$add~436^ADD~74-16[0] cout=$add~436^ADD~74-17[0] sumout=$add~436^ADD~74-17[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[17] \
 cin=$add~436^ADD~74-17[0] cout=$add~436^ADD~74-18[0] sumout=$add~436^ADD~74-18[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[18] \
 cin=$add~436^ADD~74-18[0] cout=$add~436^ADD~74-19[0] sumout=$add~436^ADD~74-19[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[19] \
 cin=$add~436^ADD~74-19[0] cout=$add~436^ADD~74-20[0] sumout=$add~436^ADD~74-20[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[20] \
 cin=$add~436^ADD~74-20[0] cout=$add~436^ADD~74-21[0] sumout=$add~436^ADD~74-21[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[21] \
 cin=$add~436^ADD~74-21[0] cout=$add~436^ADD~74-22[0] sumout=$add~436^ADD~74-22[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[22] \
 cin=$add~436^ADD~74-22[0] cout=$add~436^ADD~74-23[0] sumout=$add~436^ADD~74-23[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[23] \
 cin=$add~436^ADD~74-23[0] cout=$add~436^ADD~74-24[0] sumout=$add~436^ADD~74-24[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[24] \
 cin=$add~436^ADD~74-24[0] cout=$add~436^ADD~74-25[0] sumout=$add~436^ADD~74-25[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[25] \
 cin=$add~436^ADD~74-25[0] cout=$add~436^ADD~74-26[0] sumout=$add~436^ADD~74-26[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[26] \
 cin=$add~436^ADD~74-26[0] cout=$add~436^ADD~74-27[0] sumout=$add~436^ADD~74-27[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[27] \
 cin=$add~436^ADD~74-27[0] cout=$add~436^ADD~74-28[0] sumout=$add~436^ADD~74-28[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[28] \
 cin=$add~436^ADD~74-28[0] cout=$add~436^ADD~74-29[0] sumout=$add~436^ADD~74-29[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[29] \
 cin=$add~436^ADD~74-29[0] cout=$add~436^ADD~74-30[0] sumout=$add~436^ADD~74-30[1] 

.subckt adder a=$lt~676^Y~0 \
 b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[30] cin=$add~436^ADD~74-30[0] \
 cout=$add~436^ADD~74-31[0] sumout=$add~436^ADD~74-31[1] 

.subckt adder a=$lt~676^Y~0 \
 b=$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[31] cin=$add~436^ADD~74-31[0] \
 cout=$add~436^ADD~74-32[0] sumout=$add~436^ADD~74-32[1] 

.subckt adder a=$add~436^ADD~74-32[1] b=lNOT~789 cin=$sub~724^MIN~73-31[0] cout=$sub~724^MIN~73-32~dummy_output~32~0 \
 sumout=$sub~724^MIN~73-32[1] 

.subckt adder a=$add~436^ADD~74-31[1] b=lNOT~788 cin=$sub~724^MIN~73-30[0] cout=$sub~724^MIN~73-31[0] \
 sumout=$sub~724^MIN~73-31[1] 

.subckt adder a=$add~436^ADD~74-30[1] b=lNOT~787 cin=$sub~724^MIN~73-29[0] cout=$sub~724^MIN~73-30[0] \
 sumout=$sub~724^MIN~73-30[1] 

.subckt adder a=$add~436^ADD~74-29[1] b=lNOT~786 cin=$sub~724^MIN~73-28[0] cout=$sub~724^MIN~73-29[0] \
 sumout=$sub~724^MIN~73-29[1] 

.subckt adder a=$add~436^ADD~74-28[1] b=lNOT~785 cin=$sub~724^MIN~73-27[0] cout=$sub~724^MIN~73-28[0] \
 sumout=$sub~724^MIN~73-28[1] 

.subckt adder a=$add~436^ADD~74-27[1] b=lNOT~784 cin=$sub~724^MIN~73-26[0] cout=$sub~724^MIN~73-27[0] \
 sumout=$sub~724^MIN~73-27[1] 

.subckt adder a=$add~436^ADD~74-26[1] b=lNOT~783 cin=$sub~724^MIN~73-25[0] cout=$sub~724^MIN~73-26[0] \
 sumout=$sub~724^MIN~73-26[1] 

.subckt adder a=$add~436^ADD~74-25[1] b=lNOT~782 cin=$sub~724^MIN~73-24[0] cout=$sub~724^MIN~73-25[0] \
 sumout=$sub~724^MIN~73-25[1] 

.subckt adder a=$add~436^ADD~74-24[1] b=lNOT~781 cin=$sub~724^MIN~73-23[0] cout=$sub~724^MIN~73-24[0] \
 sumout=$sub~724^MIN~73-24[1] 

.subckt adder a=$add~436^ADD~74-23[1] b=lNOT~780 cin=$sub~724^MIN~73-22[0] cout=$sub~724^MIN~73-23[0] \
 sumout=$sub~724^MIN~73-23[1] 

.subckt adder a=$add~436^ADD~74-22[1] b=lNOT~779 cin=$sub~724^MIN~73-21[0] cout=$sub~724^MIN~73-22[0] \
 sumout=$sub~724^MIN~73-22[1] 

.subckt adder a=$add~436^ADD~74-21[1] b=lNOT~778 cin=$sub~724^MIN~73-20[0] cout=$sub~724^MIN~73-21[0] \
 sumout=$sub~724^MIN~73-21[1] 

.subckt adder a=$add~436^ADD~74-20[1] b=lNOT~777 cin=$sub~724^MIN~73-19[0] cout=$sub~724^MIN~73-20[0] \
 sumout=$sub~724^MIN~73-20[1] 

.subckt adder a=$add~436^ADD~74-19[1] b=lNOT~776 cin=$sub~724^MIN~73-18[0] cout=$sub~724^MIN~73-19[0] \
 sumout=$sub~724^MIN~73-19[1] 

.subckt adder a=$add~436^ADD~74-18[1] b=lNOT~775 cin=$sub~724^MIN~73-17[0] cout=$sub~724^MIN~73-18[0] \
 sumout=$sub~724^MIN~73-18[1] 

.subckt adder a=$add~436^ADD~74-17[1] b=lNOT~774 cin=$sub~724^MIN~73-16[0] cout=$sub~724^MIN~73-17[0] \
 sumout=$sub~724^MIN~73-17[1] 

.subckt adder a=$add~436^ADD~74-16[1] b=lNOT~773 cin=$sub~724^MIN~73-15[0] cout=$sub~724^MIN~73-16[0] \
 sumout=$sub~724^MIN~73-16[1] 

.subckt adder a=$add~436^ADD~74-15[1] b=lNOT~772 cin=$sub~724^MIN~73-14[0] cout=$sub~724^MIN~73-15[0] \
 sumout=$sub~724^MIN~73-15[1] 

.subckt adder a=$add~436^ADD~74-14[1] b=lNOT~771 cin=$sub~724^MIN~73-13[0] cout=$sub~724^MIN~73-14[0] \
 sumout=$sub~724^MIN~73-14[1] 

.subckt adder a=$add~436^ADD~74-13[1] b=lNOT~770 cin=$sub~724^MIN~73-12[0] cout=$sub~724^MIN~73-13[0] \
 sumout=$sub~724^MIN~73-13[1] 

.subckt adder a=$add~436^ADD~74-12[1] b=lNOT~769 cin=$sub~724^MIN~73-11[0] cout=$sub~724^MIN~73-12[0] \
 sumout=$sub~724^MIN~73-12[1] 

.subckt adder a=$add~436^ADD~74-11[1] b=lNOT~768 cin=$sub~724^MIN~73-10[0] cout=$sub~724^MIN~73-11[0] \
 sumout=$sub~724^MIN~73-11[1] 

.subckt adder a=$add~436^ADD~74-10[1] b=lNOT~767 cin=$sub~724^MIN~73-9[0] cout=$sub~724^MIN~73-10[0] \
 sumout=$sub~724^MIN~73-10[1] 

.subckt adder a=$add~436^ADD~74-9[1] b=lNOT~766 cin=$sub~724^MIN~73-8[0] cout=$sub~724^MIN~73-9[0] \
 sumout=$sub~724^MIN~73-9[1] 

.subckt adder a=$add~436^ADD~74-8[1] b=lNOT~765 cin=$sub~724^MIN~73-7[0] cout=$sub~724^MIN~73-8[0] \
 sumout=$sub~724^MIN~73-8[1] 

.subckt adder a=$add~436^ADD~74-7[1] b=lNOT~764 cin=$sub~724^MIN~73-6[0] cout=$sub~724^MIN~73-7[0] \
 sumout=$sub~724^MIN~73-7[1] 

.subckt adder a=$add~436^ADD~74-6[1] b=lNOT~763 cin=$sub~724^MIN~73-5[0] cout=$sub~724^MIN~73-6[0] \
 sumout=$sub~724^MIN~73-6[1] 

.subckt adder a=$add~436^ADD~74-5[1] b=lNOT~762 cin=$sub~724^MIN~73-4[0] cout=$sub~724^MIN~73-5[0] \
 sumout=$sub~724^MIN~73-5[1] 

.subckt adder a=$add~436^ADD~74-4[1] b=lNOT~761 cin=$sub~724^MIN~73-3[0] cout=$sub~724^MIN~73-4[0] \
 sumout=$sub~724^MIN~73-4[1] 

.subckt adder a=$add~436^ADD~74-3[1] b=lNOT~760 cin=$sub~724^MIN~73-2[0] cout=$sub~724^MIN~73-3[0] \
 sumout=$sub~724^MIN~73-3[1] 

.subckt adder a=$add~436^ADD~74-2[1] b=lNOT~759 cin=$sub~724^MIN~73-1[0] cout=$sub~724^MIN~73-2[0] \
 sumout=$sub~724^MIN~73-2[1] 

.subckt adder a=$add~436^ADD~74-1[1] b=lNOT~758 cin=$sub~724^MIN~73-0[0] cout=$sub~724^MIN~73-1[0] \
 sumout=$sub~724^MIN~73-1[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[0] b=lNOT~725 \
 cin=$sub~725^MIN~75-0[0] cout=$sub~725^MIN~75-1[0] sumout=$sub~725^MIN~75-1[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[1] b=vcc \
 cin=$sub~725^MIN~75-1[0] cout=$sub~725^MIN~75-2[0] sumout=$sub~725^MIN~75-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[2] b=vcc \
 cin=$sub~725^MIN~75-2[0] cout=$sub~725^MIN~75-3[0] sumout=$sub~725^MIN~75-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[3] b=vcc \
 cin=$sub~725^MIN~75-3[0] cout=$sub~725^MIN~75-4[0] sumout=$sub~725^MIN~75-4[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[4] b=vcc \
 cin=$sub~725^MIN~75-4[0] cout=$sub~725^MIN~75-5[0] sumout=$sub~725^MIN~75-5[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[5] b=vcc \
 cin=$sub~725^MIN~75-5[0] cout=$sub~725^MIN~75-6[0] sumout=$sub~725^MIN~75-6[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[6] b=vcc \
 cin=$sub~725^MIN~75-6[0] cout=$sub~725^MIN~75-7[0] sumout=$sub~725^MIN~75-7[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[7] b=vcc \
 cin=$sub~725^MIN~75-7[0] cout=$sub~725^MIN~75-8[0] sumout=$sub~725^MIN~75-8[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[8] b=vcc \
 cin=$sub~725^MIN~75-8[0] cout=$sub~725^MIN~75-9[0] sumout=$sub~725^MIN~75-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[9] b=vcc \
 cin=$sub~725^MIN~75-9[0] cout=$sub~725^MIN~75-10[0] sumout=$sub~725^MIN~75-10[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[10] b=vcc \
 cin=$sub~725^MIN~75-10[0] cout=$sub~725^MIN~75-11[0] sumout=$sub~725^MIN~75-11[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[11] b=vcc \
 cin=$sub~725^MIN~75-11[0] cout=$sub~725^MIN~75-12[0] sumout=$sub~725^MIN~75-12[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[12] b=vcc \
 cin=$sub~725^MIN~75-12[0] cout=$sub~725^MIN~75-13[0] sumout=$sub~725^MIN~75-13[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[13] b=vcc \
 cin=$sub~725^MIN~75-13[0] cout=$sub~725^MIN~75-14[0] sumout=$sub~725^MIN~75-14[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[14] b=vcc \
 cin=$sub~725^MIN~75-14[0] cout=$sub~725^MIN~75-15[0] sumout=$sub~725^MIN~75-15[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[15] b=vcc \
 cin=$sub~725^MIN~75-15[0] cout=$sub~725^MIN~75-16[0] sumout=$sub~725^MIN~75-16[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[16] b=vcc \
 cin=$sub~725^MIN~75-16[0] cout=$sub~725^MIN~75-17[0] sumout=$sub~725^MIN~75-17[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[17] b=vcc \
 cin=$sub~725^MIN~75-17[0] cout=$sub~725^MIN~75-18[0] sumout=$sub~725^MIN~75-18[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[18] b=vcc \
 cin=$sub~725^MIN~75-18[0] cout=$sub~725^MIN~75-19[0] sumout=$sub~725^MIN~75-19[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[19] b=vcc \
 cin=$sub~725^MIN~75-19[0] cout=$sub~725^MIN~75-20[0] sumout=$sub~725^MIN~75-20[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[20] b=vcc \
 cin=$sub~725^MIN~75-20[0] cout=$sub~725^MIN~75-21[0] sumout=$sub~725^MIN~75-21[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[21] b=vcc \
 cin=$sub~725^MIN~75-21[0] cout=$sub~725^MIN~75-22[0] sumout=$sub~725^MIN~75-22[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[22] b=vcc \
 cin=$sub~725^MIN~75-22[0] cout=$sub~725^MIN~75-23[0] sumout=$sub~725^MIN~75-23[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[23] b=vcc \
 cin=$sub~725^MIN~75-23[0] cout=$sub~725^MIN~75-24[0] sumout=$sub~725^MIN~75-24[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[24] b=vcc \
 cin=$sub~725^MIN~75-24[0] cout=$sub~725^MIN~75-25[0] sumout=$sub~725^MIN~75-25[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[25] b=vcc \
 cin=$sub~725^MIN~75-25[0] cout=$sub~725^MIN~75-26[0] sumout=$sub~725^MIN~75-26[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[26] b=vcc \
 cin=$sub~725^MIN~75-26[0] cout=$sub~725^MIN~75-27[0] sumout=$sub~725^MIN~75-27[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[27] b=vcc \
 cin=$sub~725^MIN~75-27[0] cout=$sub~725^MIN~75-28[0] sumout=$sub~725^MIN~75-28[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[28] b=vcc \
 cin=$sub~725^MIN~75-28[0] cout=$sub~725^MIN~75-29[0] sumout=$sub~725^MIN~75-29[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[29] b=vcc \
 cin=$sub~725^MIN~75-29[0] cout=$sub~725^MIN~75-30[0] sumout=$sub~725^MIN~75-30[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[30] b=lNOT~725 \
 cin=$sub~725^MIN~75-30[0] cout=$sub~725^MIN~75-31[0] sumout=$sub~725^MIN~75-31[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[31] b=lNOT~725 \
 cin=$sub~725^MIN~75-31[0] cout=$sub~725^MIN~75-32[0] sumout=$sub~725^MIN~75-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[32] b=unconn \
 cin=$sub~725^MIN~75-32[0] cout=$sub~725^MIN~75-33~dummy_output~33~0 sumout=$sub~725^MIN~75-33[1] 

.subckt adder a=gnd b=lNOT~693 cin=$sub~723^MIN~78-0[0] cout=$sub~723^MIN~78-1[0] sumout=$sub~723^MIN~78-1[1] 

.subckt adder a=gnd b=lNOT~694 cin=$sub~723^MIN~78-1[0] cout=$sub~723^MIN~78-2[0] sumout=$sub~723^MIN~78-2[1] 

.subckt adder a=gnd b=lNOT~695 cin=$sub~723^MIN~78-2[0] cout=$sub~723^MIN~78-3[0] sumout=$sub~723^MIN~78-3[1] 

.subckt adder a=gnd b=lNOT~696 cin=$sub~723^MIN~78-3[0] cout=$sub~723^MIN~78-4[0] sumout=$sub~723^MIN~78-4[1] 

.subckt adder a=gnd b=lNOT~697 cin=$sub~723^MIN~78-4[0] cout=$sub~723^MIN~78-5[0] sumout=$sub~723^MIN~78-5[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-5[0] cout=$sub~723^MIN~78-6[0] sumout=$sub~723^MIN~78-6[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-6[0] cout=$sub~723^MIN~78-7[0] sumout=$sub~723^MIN~78-7[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-7[0] cout=$sub~723^MIN~78-8[0] sumout=$sub~723^MIN~78-8[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-8[0] cout=$sub~723^MIN~78-9[0] sumout=$sub~723^MIN~78-9[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-9[0] cout=$sub~723^MIN~78-10[0] sumout=$sub~723^MIN~78-10[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-10[0] cout=$sub~723^MIN~78-11[0] sumout=$sub~723^MIN~78-11[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-11[0] cout=$sub~723^MIN~78-12[0] sumout=$sub~723^MIN~78-12[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-12[0] cout=$sub~723^MIN~78-13[0] sumout=$sub~723^MIN~78-13[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-13[0] cout=$sub~723^MIN~78-14[0] sumout=$sub~723^MIN~78-14[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-14[0] cout=$sub~723^MIN~78-15[0] sumout=$sub~723^MIN~78-15[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-15[0] cout=$sub~723^MIN~78-16[0] sumout=$sub~723^MIN~78-16[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-16[0] cout=$sub~723^MIN~78-17[0] sumout=$sub~723^MIN~78-17[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-17[0] cout=$sub~723^MIN~78-18[0] sumout=$sub~723^MIN~78-18[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-18[0] cout=$sub~723^MIN~78-19[0] sumout=$sub~723^MIN~78-19[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-19[0] cout=$sub~723^MIN~78-20[0] sumout=$sub~723^MIN~78-20[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-20[0] cout=$sub~723^MIN~78-21[0] sumout=$sub~723^MIN~78-21[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-21[0] cout=$sub~723^MIN~78-22[0] sumout=$sub~723^MIN~78-22[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-22[0] cout=$sub~723^MIN~78-23[0] sumout=$sub~723^MIN~78-23[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-23[0] cout=$sub~723^MIN~78-24[0] sumout=$sub~723^MIN~78-24[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-24[0] cout=$sub~723^MIN~78-25[0] sumout=$sub~723^MIN~78-25[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-25[0] cout=$sub~723^MIN~78-26[0] sumout=$sub~723^MIN~78-26[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-26[0] cout=$sub~723^MIN~78-27[0] sumout=$sub~723^MIN~78-27[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-27[0] cout=$sub~723^MIN~78-28[0] sumout=$sub~723^MIN~78-28[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-28[0] cout=$sub~723^MIN~78-29[0] sumout=$sub~723^MIN~78-29[1] 

.subckt adder a=gnd b=unconn cin=$sub~723^MIN~78-29[0] cout=$sub~723^MIN~78-30[0] sumout=$sub~723^MIN~78-30[1] 

.subckt adder a=$dffe~519^Q~0 b=unconn cin=$sub~723^MIN~78-30[0] cout=$sub~723^MIN~78-31[0] sumout=$sub~723^MIN~78-31[1] 

.subckt adder a=$dffe~519^Q~1 b=unconn cin=$sub~723^MIN~78-31[0] cout=$sub~723^MIN~78-32~dummy_output~32~0 \
 sumout=$sub~723^MIN~78-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[31] \
 b=$sub~723^MIN~78-32[1] cin=$add~435^ADD~77-31[0] cout=$add~435^ADD~77-32[0] sumout=$add~435^ADD~77-32[1] 

.subckt adder a=gnd b=gnd cin=$add~435^ADD~77-32[0] cout=$add~435^ADD~77-33~dummy_output~33~0 sumout=$add~435^ADD~77-33[1] 

.subckt adder a=$add~435^ADD~77-33[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-32[0] cout=$add~445^ADD~76-33[0] \
 sumout=$add~445^ADD~76-33[1] 

.subckt adder a=$add~435^ADD~77-32[1] b=gnd cin=$add~445^ADD~76-31[0] cout=$add~445^ADD~76-32[0] sumout=$add~445^ADD~76-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[30] \
 b=$sub~723^MIN~78-31[1] cin=$add~435^ADD~77-30[0] cout=$add~435^ADD~77-31[0] sumout=$add~435^ADD~77-31[1] 

.subckt adder a=$add~435^ADD~77-31[1] b=gnd cin=$add~445^ADD~76-30[0] cout=$add~445^ADD~76-31[0] sumout=$add~445^ADD~76-31[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[29] \
 b=$sub~723^MIN~78-30[1] cin=$add~435^ADD~77-29[0] cout=$add~435^ADD~77-30[0] sumout=$add~435^ADD~77-30[1] 

.subckt adder a=$add~435^ADD~77-30[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-29[0] cout=$add~445^ADD~76-30[0] \
 sumout=$add~445^ADD~76-30[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[28] \
 b=$sub~723^MIN~78-29[1] cin=$add~435^ADD~77-28[0] cout=$add~435^ADD~77-29[0] sumout=$add~435^ADD~77-29[1] 

.subckt adder a=$add~435^ADD~77-29[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-28[0] cout=$add~445^ADD~76-29[0] \
 sumout=$add~445^ADD~76-29[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[27] \
 b=$sub~723^MIN~78-28[1] cin=$add~435^ADD~77-27[0] cout=$add~435^ADD~77-28[0] sumout=$add~435^ADD~77-28[1] 

.subckt adder a=$add~435^ADD~77-28[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-27[0] cout=$add~445^ADD~76-28[0] \
 sumout=$add~445^ADD~76-28[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[26] \
 b=$sub~723^MIN~78-27[1] cin=$add~435^ADD~77-26[0] cout=$add~435^ADD~77-27[0] sumout=$add~435^ADD~77-27[1] 

.subckt adder a=$add~435^ADD~77-27[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-26[0] cout=$add~445^ADD~76-27[0] \
 sumout=$add~445^ADD~76-27[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[25] \
 b=$sub~723^MIN~78-26[1] cin=$add~435^ADD~77-25[0] cout=$add~435^ADD~77-26[0] sumout=$add~435^ADD~77-26[1] 

.subckt adder a=$add~435^ADD~77-26[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-25[0] cout=$add~445^ADD~76-26[0] \
 sumout=$add~445^ADD~76-26[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[24] \
 b=$sub~723^MIN~78-25[1] cin=$add~435^ADD~77-24[0] cout=$add~435^ADD~77-25[0] sumout=$add~435^ADD~77-25[1] 

.subckt adder a=$add~435^ADD~77-25[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-24[0] cout=$add~445^ADD~76-25[0] \
 sumout=$add~445^ADD~76-25[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[23] \
 b=$sub~723^MIN~78-24[1] cin=$add~435^ADD~77-23[0] cout=$add~435^ADD~77-24[0] sumout=$add~435^ADD~77-24[1] 

.subckt adder a=$add~435^ADD~77-24[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-23[0] cout=$add~445^ADD~76-24[0] \
 sumout=$add~445^ADD~76-24[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[22] \
 b=$sub~723^MIN~78-23[1] cin=$add~435^ADD~77-22[0] cout=$add~435^ADD~77-23[0] sumout=$add~435^ADD~77-23[1] 

.subckt adder a=$add~435^ADD~77-23[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-22[0] cout=$add~445^ADD~76-23[0] \
 sumout=$add~445^ADD~76-23[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[21] \
 b=$sub~723^MIN~78-22[1] cin=$add~435^ADD~77-21[0] cout=$add~435^ADD~77-22[0] sumout=$add~435^ADD~77-22[1] 

.subckt adder a=$add~435^ADD~77-22[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-21[0] cout=$add~445^ADD~76-22[0] \
 sumout=$add~445^ADD~76-22[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[20] \
 b=$sub~723^MIN~78-21[1] cin=$add~435^ADD~77-20[0] cout=$add~435^ADD~77-21[0] sumout=$add~435^ADD~77-21[1] 

.subckt adder a=$add~435^ADD~77-21[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-20[0] cout=$add~445^ADD~76-21[0] \
 sumout=$add~445^ADD~76-21[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[19] \
 b=$sub~723^MIN~78-20[1] cin=$add~435^ADD~77-19[0] cout=$add~435^ADD~77-20[0] sumout=$add~435^ADD~77-20[1] 

.subckt adder a=$add~435^ADD~77-20[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-19[0] cout=$add~445^ADD~76-20[0] \
 sumout=$add~445^ADD~76-20[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[18] \
 b=$sub~723^MIN~78-19[1] cin=$add~435^ADD~77-18[0] cout=$add~435^ADD~77-19[0] sumout=$add~435^ADD~77-19[1] 

.subckt adder a=$add~435^ADD~77-19[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-18[0] cout=$add~445^ADD~76-19[0] \
 sumout=$add~445^ADD~76-19[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[17] \
 b=$sub~723^MIN~78-18[1] cin=$add~435^ADD~77-17[0] cout=$add~435^ADD~77-18[0] sumout=$add~435^ADD~77-18[1] 

.subckt adder a=$add~435^ADD~77-18[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-17[0] cout=$add~445^ADD~76-18[0] \
 sumout=$add~445^ADD~76-18[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[16] \
 b=$sub~723^MIN~78-17[1] cin=$add~435^ADD~77-16[0] cout=$add~435^ADD~77-17[0] sumout=$add~435^ADD~77-17[1] 

.subckt adder a=$add~435^ADD~77-17[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-16[0] cout=$add~445^ADD~76-17[0] \
 sumout=$add~445^ADD~76-17[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[15] \
 b=$sub~723^MIN~78-16[1] cin=$add~435^ADD~77-15[0] cout=$add~435^ADD~77-16[0] sumout=$add~435^ADD~77-16[1] 

.subckt adder a=$add~435^ADD~77-16[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-15[0] cout=$add~445^ADD~76-16[0] \
 sumout=$add~445^ADD~76-16[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[14] \
 b=$sub~723^MIN~78-15[1] cin=$add~435^ADD~77-14[0] cout=$add~435^ADD~77-15[0] sumout=$add~435^ADD~77-15[1] 

.subckt adder a=$add~435^ADD~77-15[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-14[0] cout=$add~445^ADD~76-15[0] \
 sumout=$add~445^ADD~76-15[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[13] \
 b=$sub~723^MIN~78-14[1] cin=$add~435^ADD~77-13[0] cout=$add~435^ADD~77-14[0] sumout=$add~435^ADD~77-14[1] 

.subckt adder a=$add~435^ADD~77-14[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-13[0] cout=$add~445^ADD~76-14[0] \
 sumout=$add~445^ADD~76-14[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[12] \
 b=$sub~723^MIN~78-13[1] cin=$add~435^ADD~77-12[0] cout=$add~435^ADD~77-13[0] sumout=$add~435^ADD~77-13[1] 

.subckt adder a=$add~435^ADD~77-13[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-12[0] cout=$add~445^ADD~76-13[0] \
 sumout=$add~445^ADD~76-13[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[11] \
 b=$sub~723^MIN~78-12[1] cin=$add~435^ADD~77-11[0] cout=$add~435^ADD~77-12[0] sumout=$add~435^ADD~77-12[1] 

.subckt adder a=$add~435^ADD~77-12[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-11[0] cout=$add~445^ADD~76-12[0] \
 sumout=$add~445^ADD~76-12[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[10] \
 b=$sub~723^MIN~78-11[1] cin=$add~435^ADD~77-10[0] cout=$add~435^ADD~77-11[0] sumout=$add~435^ADD~77-11[1] 

.subckt adder a=$add~435^ADD~77-11[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-10[0] cout=$add~445^ADD~76-11[0] \
 sumout=$add~445^ADD~76-11[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[9] \
 b=$sub~723^MIN~78-10[1] cin=$add~435^ADD~77-9[0] cout=$add~435^ADD~77-10[0] sumout=$add~435^ADD~77-10[1] 

.subckt adder a=$add~435^ADD~77-10[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-9[0] cout=$add~445^ADD~76-10[0] \
 sumout=$add~445^ADD~76-10[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[8] \
 b=$sub~723^MIN~78-9[1] cin=$add~435^ADD~77-8[0] cout=$add~435^ADD~77-9[0] sumout=$add~435^ADD~77-9[1] 

.subckt adder a=$add~435^ADD~77-9[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-8[0] cout=$add~445^ADD~76-9[0] \
 sumout=$add~445^ADD~76-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[7] \
 b=$sub~723^MIN~78-8[1] cin=$add~435^ADD~77-7[0] cout=$add~435^ADD~77-8[0] sumout=$add~435^ADD~77-8[1] 

.subckt adder a=$add~435^ADD~77-8[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-7[0] cout=$add~445^ADD~76-8[0] \
 sumout=$add~445^ADD~76-8[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[6] \
 b=$sub~723^MIN~78-7[1] cin=$add~435^ADD~77-6[0] cout=$add~435^ADD~77-7[0] sumout=$add~435^ADD~77-7[1] 

.subckt adder a=$add~435^ADD~77-7[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-6[0] cout=$add~445^ADD~76-7[0] \
 sumout=$add~445^ADD~76-7[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[5] \
 b=$sub~723^MIN~78-6[1] cin=$add~435^ADD~77-5[0] cout=$add~435^ADD~77-6[0] sumout=$add~435^ADD~77-6[1] 

.subckt adder a=$add~435^ADD~77-6[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-5[0] cout=$add~445^ADD~76-6[0] \
 sumout=$add~445^ADD~76-6[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[4] \
 b=$sub~723^MIN~78-5[1] cin=$add~435^ADD~77-4[0] cout=$add~435^ADD~77-5[0] sumout=$add~435^ADD~77-5[1] 

.subckt adder a=$add~435^ADD~77-5[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-4[0] cout=$add~445^ADD~76-5[0] \
 sumout=$add~445^ADD~76-5[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[3] \
 b=$sub~723^MIN~78-4[1] cin=$add~435^ADD~77-3[0] cout=$add~435^ADD~77-4[0] sumout=$add~435^ADD~77-4[1] 

.subckt adder a=$add~435^ADD~77-4[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-3[0] cout=$add~445^ADD~76-4[0] \
 sumout=$add~445^ADD~76-4[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[2] \
 b=$sub~723^MIN~78-3[1] cin=$add~435^ADD~77-2[0] cout=$add~435^ADD~77-3[0] sumout=$add~435^ADD~77-3[1] 

.subckt adder a=$add~435^ADD~77-3[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-2[0] cout=$add~445^ADD~76-3[0] \
 sumout=$add~445^ADD~76-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[1] \
 b=$sub~723^MIN~78-2[1] cin=$add~435^ADD~77-1[0] cout=$add~435^ADD~77-2[0] sumout=$add~435^ADD~77-2[1] 

.subckt adder a=$add~435^ADD~77-2[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-1[0] cout=$add~445^ADD~76-2[0] \
 sumout=$add~445^ADD~76-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 b=$sub~723^MIN~78-1[1] cin=$add~435^ADD~77-0[0] cout=$add~435^ADD~77-1[0] sumout=$add~435^ADD~77-1[1] 

.subckt adder a=$add~435^ADD~77-1[1] b=$gt~674^Y~0 cin=$add~445^ADD~76-0[0] cout=$add~445^ADD~76-1[0] \
 sumout=$add~445^ADD~76-1[1] 

.subckt adder a=$dffe~523^Q~0 b=$add~440^ADD~84-3[1] cin=$add~434^ADD~80-0[0] cout=$add~434^ADD~80-1[0] \
 sumout=$add~434^ADD~80-1[1] 

.subckt adder a=$dffe~523^Q~1 b=unconn cin=$add~434^ADD~80-1[0] cout=$add~434^ADD~80-2[0] sumout=$add~434^ADD~80-2[1] 

.subckt adder a=$dffe~523^Q~2 b=unconn cin=$add~434^ADD~80-2[0] cout=$add~434^ADD~80-3[0] sumout=$add~434^ADD~80-3[1] 

.subckt adder a=$dffe~523^Q~3 b=unconn cin=$add~434^ADD~80-3[0] cout=$add~434^ADD~80-4[0] sumout=$add~434^ADD~80-4[1] 

.subckt adder a=unconn b=$add~434^ADD~80-4[1] cin=$add~433^ADD~79-3[0] cout=$add~433^ADD~79-4[0] sumout=$add~433^ADD~79-4[1] 

.subckt adder a=gnd b=gnd cin=$add~433^ADD~79-4[0] cout=$add~433^ADD~79-5~dummy_output~5~0 sumout=$add~433^ADD~79-5[1] 

.subckt adder a=$add~432^ADD~82-3[1] b=$add~434^ADD~80-3[1] cin=$add~433^ADD~79-2[0] cout=$add~433^ADD~79-3[0] \
 sumout=$add~433^ADD~79-3[1] 

.subckt adder a=$add~432^ADD~82-2[1] b=$add~434^ADD~80-2[1] cin=$add~433^ADD~79-1[0] cout=$add~433^ADD~79-2[0] \
 sumout=$add~433^ADD~79-2[1] 

.subckt adder a=$add~432^ADD~82-1[1] b=$add~434^ADD~80-1[1] cin=$add~433^ADD~79-0[0] cout=$add~433^ADD~79-1[0] \
 sumout=$add~433^ADD~79-1[1] 

.subckt adder a=$dffe~523^Q~2 b=$dffe~524^Q~0 cin=$add~430^ADD~85-0[0] cout=$add~430^ADD~85-1[0] sumout=$add~430^ADD~85-1[1] 

.subckt adder a=$dffe~523^Q~3 b=$dffe~524^Q~1 cin=$add~430^ADD~85-1[0] cout=$add~430^ADD~85-2[0] sumout=$add~430^ADD~85-2[1] 

.subckt adder a=gnd b=gnd cin=$add~430^ADD~85-2[0] cout=$add~430^ADD~85-3~dummy_output~3~0 sumout=$add~430^ADD~85-3[1] 

.subckt adder a=$add~430^ADD~85-3[1] b=unconn cin=$add~440^ADD~84-2[0] cout=$add~440^ADD~84-3[0] sumout=$add~440^ADD~84-3[1] 

.subckt adder a=$add~440^ADD~84-3[1] b=$add~440^ADD~84-1[1] cin=$add~441^ADD~83-0[0] cout=$add~441^ADD~83-1[0] \
 sumout=$add~441^ADD~83-1[1] 

.subckt adder a=unconn b=$add~440^ADD~84-2[1] cin=$add~441^ADD~83-1[0] cout=$add~441^ADD~83-2[0] sumout=$add~441^ADD~83-2[1] 

.subckt adder a=gnd b=gnd cin=$add~441^ADD~83-2[0] cout=$add~441^ADD~83-3~dummy_output~3~0 sumout=$add~441^ADD~83-3[1] 

.subckt adder a=$add~441^ADD~83-3[1] b=$add~441^ADD~83-1[1] cin=$add~431^ADD~81-0[0] cout=$add~431^ADD~81-1[0] \
 sumout=$add~431^ADD~81-1[1] 

.subckt adder a=unconn b=$add~441^ADD~83-2[1] cin=$add~431^ADD~81-1[0] cout=$add~431^ADD~81-2[0] sumout=$add~431^ADD~81-2[1] 

.subckt adder a=$add~441^ADD~83-3[1] b=$dffe~523^Q~2 cin=$add~432^ADD~82-0[0] cout=$add~432^ADD~82-1[0] \
 sumout=$add~432^ADD~82-1[1] 

.subckt adder a=unconn b=$dffe~523^Q~3 cin=$add~432^ADD~82-1[0] cout=$add~432^ADD~82-2[0] sumout=$add~432^ADD~82-2[1] 

.subckt adder a=gnd b=gnd cin=$add~432^ADD~82-2[0] cout=$add~432^ADD~82-3~dummy_output~3~0 sumout=$add~432^ADD~82-3[1] 

.subckt adder a=$add~430^ADD~85-2[1] b=$dffe~525^Q~1 cin=$add~440^ADD~84-1[0] cout=$add~440^ADD~84-2[0] \
 sumout=$add~440^ADD~84-2[1] 

.subckt adder a=$add~430^ADD~85-1[1] b=$dffe~525^Q~0 cin=$add~440^ADD~84-0[0] cout=$add~440^ADD~84-1[0] \
 sumout=$add~440^ADD~84-1[1] 

.subckt adder a=$dffe~527^Q~0 b=$add~425^ADD~87-1[1] cin=$add~439^ADD~86-0[0] cout=$add~439^ADD~86-1[0] \
 sumout=$add~439^ADD~86-1[1] 

.subckt adder a=$dffe~527^Q~1 b=$add~425^ADD~87-2[1] cin=$add~439^ADD~86-1[0] cout=$add~439^ADD~86-2[0] \
 sumout=$add~439^ADD~86-2[1] 

.subckt adder a=$dffe~527^Q~2 b=$add~425^ADD~87-3[1] cin=$add~439^ADD~86-2[0] cout=$add~439^ADD~86-3[0] \
 sumout=$add~439^ADD~86-3[1] 

.subckt adder a=$dffe~527^Q~3 b=$add~425^ADD~87-4[1] cin=$add~439^ADD~86-3[0] cout=$add~439^ADD~86-4[0] \
 sumout=$add~439^ADD~86-4[1] 

.subckt adder a=$dffe~527^Q~4 b=$add~425^ADD~87-5[1] cin=$add~439^ADD~86-4[0] cout=$add~439^ADD~86-5[0] \
 sumout=$add~439^ADD~86-5[1] 

.subckt adder a=$dffe~527^Q~5 b=$add~425^ADD~87-6[1] cin=$add~439^ADD~86-5[0] cout=$add~439^ADD~86-6[0] \
 sumout=$add~439^ADD~86-6[1] 

.subckt adder a=$dffe~527^Q~6 b=$add~425^ADD~87-7[1] cin=$add~439^ADD~86-6[0] cout=$add~439^ADD~86-7[0] \
 sumout=$add~439^ADD~86-7[1] 

.subckt adder a=$dffe~527^Q~7 b=$add~425^ADD~87-8[1] cin=$add~439^ADD~86-7[0] cout=$add~439^ADD~86-8[0] \
 sumout=$add~439^ADD~86-8[1] 

.subckt adder a=$dffe~527^Q~8 b=$add~425^ADD~87-9[1] cin=$add~439^ADD~86-8[0] cout=$add~439^ADD~86-9[0] \
 sumout=$add~439^ADD~86-9[1] 

.subckt adder a=$dffe~527^Q~9 b=$add~425^ADD~87-10[1] cin=$add~439^ADD~86-9[0] cout=$add~439^ADD~86-10[0] \
 sumout=$add~439^ADD~86-10[1] 

.subckt adder a=$dffe~527^Q~10 b=$add~425^ADD~87-11[1] cin=$add~439^ADD~86-10[0] cout=$add~439^ADD~86-11[0] \
 sumout=$add~439^ADD~86-11[1] 

.subckt adder a=$dffe~527^Q~11 b=$add~425^ADD~87-12[1] cin=$add~439^ADD~86-11[0] cout=$add~439^ADD~86-12[0] \
 sumout=$add~439^ADD~86-12[1] 

.subckt adder a=$dffe~527^Q~12 b=$add~425^ADD~87-13[1] cin=$add~439^ADD~86-12[0] cout=$add~439^ADD~86-13[0] \
 sumout=$add~439^ADD~86-13[1] 

.subckt adder a=$dffe~527^Q~13 b=$add~425^ADD~87-14[1] cin=$add~439^ADD~86-13[0] cout=$add~439^ADD~86-14[0] \
 sumout=$add~439^ADD~86-14[1] 

.subckt adder a=$dffe~527^Q~14 b=$add~425^ADD~87-15[1] cin=$add~439^ADD~86-14[0] cout=$add~439^ADD~86-15[0] \
 sumout=$add~439^ADD~86-15[1] 

.subckt adder a=$dffe~527^Q~15 b=$add~425^ADD~87-16[1] cin=$add~439^ADD~86-15[0] cout=$add~439^ADD~86-16[0] \
 sumout=$add~439^ADD~86-16[1] 

.subckt adder a=$dffe~527^Q~16 b=$add~425^ADD~87-17[1] cin=$add~439^ADD~86-16[0] cout=$add~439^ADD~86-17[0] \
 sumout=$add~439^ADD~86-17[1] 

.subckt adder a=unconn b=$add~425^ADD~87-18[1] cin=$add~439^ADD~86-17[0] cout=$add~439^ADD~86-18[0] \
 sumout=$add~439^ADD~86-18[1] 

.subckt adder a=unconn b=$add~425^ADD~87-19[1] cin=$add~439^ADD~86-18[0] cout=$add~439^ADD~86-19[0] \
 sumout=$add~439^ADD~86-19[1] 

.subckt adder a=unconn b=$add~425^ADD~87-20[1] cin=$add~439^ADD~86-19[0] cout=$add~439^ADD~86-20[0] \
 sumout=$add~439^ADD~86-20[1] 

.subckt adder a=unconn b=$add~425^ADD~87-21[1] cin=$add~439^ADD~86-20[0] cout=$add~439^ADD~86-21[0] \
 sumout=$add~439^ADD~86-21[1] 

.subckt adder a=unconn b=$add~425^ADD~87-22[1] cin=$add~439^ADD~86-21[0] cout=$add~439^ADD~86-22[0] \
 sumout=$add~439^ADD~86-22[1] 

.subckt adder a=unconn b=$add~425^ADD~87-23[1] cin=$add~439^ADD~86-22[0] cout=$add~439^ADD~86-23[0] \
 sumout=$add~439^ADD~86-23[1] 

.subckt adder a=unconn b=$add~425^ADD~87-24[1] cin=$add~439^ADD~86-23[0] cout=$add~439^ADD~86-24[0] \
 sumout=$add~439^ADD~86-24[1] 

.subckt adder a=unconn b=$add~425^ADD~87-25[1] cin=$add~439^ADD~86-24[0] cout=$add~439^ADD~86-25[0] \
 sumout=$add~439^ADD~86-25[1] 

.subckt adder a=unconn b=$add~425^ADD~87-26[1] cin=$add~439^ADD~86-25[0] cout=$add~439^ADD~86-26[0] \
 sumout=$add~439^ADD~86-26[1] 

.subckt adder a=unconn b=$add~425^ADD~87-27[1] cin=$add~439^ADD~86-26[0] cout=$add~439^ADD~86-27[0] \
 sumout=$add~439^ADD~86-27[1] 

.subckt adder a=unconn b=$add~425^ADD~87-28[1] cin=$add~439^ADD~86-27[0] cout=$add~439^ADD~86-28[0] \
 sumout=$add~439^ADD~86-28[1] 

.subckt adder a=unconn b=$add~425^ADD~87-29[1] cin=$add~439^ADD~86-28[0] cout=$add~439^ADD~86-29[0] \
 sumout=$add~439^ADD~86-29[1] 

.subckt adder a=unconn b=$add~425^ADD~87-30[1] cin=$add~439^ADD~86-29[0] cout=$add~439^ADD~86-30[0] \
 sumout=$add~439^ADD~86-30[1] 

.subckt adder a=unconn b=$add~425^ADD~87-31[1] cin=$add~439^ADD~86-30[0] cout=$add~439^ADD~86-31[0] \
 sumout=$add~439^ADD~86-31[1] 

.subckt adder a=unconn b=$add~425^ADD~87-32[1] cin=$add~439^ADD~86-31[0] cout=$add~439^ADD~86-32[0] \
 sumout=$add~439^ADD~86-32[1] 

.subckt adder a=$dffe~528^Q~0 b=$dffe~529^Q~0 cin=$add~425^ADD~87-0[0] cout=$add~425^ADD~87-1[0] sumout=$add~425^ADD~87-1[1] 

.subckt adder a=$dffe~528^Q~1 b=$dffe~529^Q~1 cin=$add~425^ADD~87-1[0] cout=$add~425^ADD~87-2[0] sumout=$add~425^ADD~87-2[1] 

.subckt adder a=$dffe~528^Q~2 b=$dffe~529^Q~2 cin=$add~425^ADD~87-2[0] cout=$add~425^ADD~87-3[0] sumout=$add~425^ADD~87-3[1] 

.subckt adder a=$dffe~528^Q~3 b=$dffe~529^Q~3 cin=$add~425^ADD~87-3[0] cout=$add~425^ADD~87-4[0] sumout=$add~425^ADD~87-4[1] 

.subckt adder a=$dffe~528^Q~4 b=$dffe~529^Q~4 cin=$add~425^ADD~87-4[0] cout=$add~425^ADD~87-5[0] sumout=$add~425^ADD~87-5[1] 

.subckt adder a=$dffe~528^Q~5 b=$dffe~529^Q~5 cin=$add~425^ADD~87-5[0] cout=$add~425^ADD~87-6[0] sumout=$add~425^ADD~87-6[1] 

.subckt adder a=$dffe~528^Q~6 b=$dffe~529^Q~6 cin=$add~425^ADD~87-6[0] cout=$add~425^ADD~87-7[0] sumout=$add~425^ADD~87-7[1] 

.subckt adder a=$dffe~528^Q~7 b=$dffe~529^Q~7 cin=$add~425^ADD~87-7[0] cout=$add~425^ADD~87-8[0] sumout=$add~425^ADD~87-8[1] 

.subckt adder a=$dffe~528^Q~8 b=$dffe~529^Q~8 cin=$add~425^ADD~87-8[0] cout=$add~425^ADD~87-9[0] sumout=$add~425^ADD~87-9[1] 

.subckt adder a=$dffe~528^Q~9 b=$dffe~529^Q~9 cin=$add~425^ADD~87-9[0] cout=$add~425^ADD~87-10[0] \
 sumout=$add~425^ADD~87-10[1] 

.subckt adder a=$dffe~528^Q~10 b=$dffe~529^Q~10 cin=$add~425^ADD~87-10[0] cout=$add~425^ADD~87-11[0] \
 sumout=$add~425^ADD~87-11[1] 

.subckt adder a=$dffe~528^Q~11 b=$dffe~529^Q~11 cin=$add~425^ADD~87-11[0] cout=$add~425^ADD~87-12[0] \
 sumout=$add~425^ADD~87-12[1] 

.subckt adder a=$dffe~528^Q~12 b=$dffe~529^Q~12 cin=$add~425^ADD~87-12[0] cout=$add~425^ADD~87-13[0] \
 sumout=$add~425^ADD~87-13[1] 

.subckt adder a=$dffe~528^Q~13 b=$dffe~529^Q~13 cin=$add~425^ADD~87-13[0] cout=$add~425^ADD~87-14[0] \
 sumout=$add~425^ADD~87-14[1] 

.subckt adder a=$dffe~528^Q~14 b=$dffe~529^Q~14 cin=$add~425^ADD~87-14[0] cout=$add~425^ADD~87-15[0] \
 sumout=$add~425^ADD~87-15[1] 

.subckt adder a=$dffe~528^Q~15 b=$dffe~529^Q~15 cin=$add~425^ADD~87-15[0] cout=$add~425^ADD~87-16[0] \
 sumout=$add~425^ADD~87-16[1] 

.subckt adder a=$dffe~528^Q~16 b=$dffe~529^Q~16 cin=$add~425^ADD~87-16[0] cout=$add~425^ADD~87-17[0] \
 sumout=$add~425^ADD~87-17[1] 

.subckt adder a=$dffe~528^Q~17 b=$dffe~529^Q~17 cin=$add~425^ADD~87-17[0] cout=$add~425^ADD~87-18[0] \
 sumout=$add~425^ADD~87-18[1] 

.subckt adder a=$dffe~528^Q~18 b=$dffe~529^Q~18 cin=$add~425^ADD~87-18[0] cout=$add~425^ADD~87-19[0] \
 sumout=$add~425^ADD~87-19[1] 

.subckt adder a=$dffe~528^Q~19 b=$dffe~529^Q~19 cin=$add~425^ADD~87-19[0] cout=$add~425^ADD~87-20[0] \
 sumout=$add~425^ADD~87-20[1] 

.subckt adder a=$dffe~528^Q~20 b=$dffe~529^Q~20 cin=$add~425^ADD~87-20[0] cout=$add~425^ADD~87-21[0] \
 sumout=$add~425^ADD~87-21[1] 

.subckt adder a=$dffe~528^Q~21 b=$dffe~529^Q~21 cin=$add~425^ADD~87-21[0] cout=$add~425^ADD~87-22[0] \
 sumout=$add~425^ADD~87-22[1] 

.subckt adder a=$dffe~528^Q~22 b=$dffe~529^Q~22 cin=$add~425^ADD~87-22[0] cout=$add~425^ADD~87-23[0] \
 sumout=$add~425^ADD~87-23[1] 

.subckt adder a=$dffe~528^Q~23 b=$dffe~529^Q~23 cin=$add~425^ADD~87-23[0] cout=$add~425^ADD~87-24[0] \
 sumout=$add~425^ADD~87-24[1] 

.subckt adder a=$dffe~528^Q~24 b=$dffe~529^Q~24 cin=$add~425^ADD~87-24[0] cout=$add~425^ADD~87-25[0] \
 sumout=$add~425^ADD~87-25[1] 

.subckt adder a=unconn b=$dffe~529^Q~25 cin=$add~425^ADD~87-25[0] cout=$add~425^ADD~87-26[0] sumout=$add~425^ADD~87-26[1] 

.subckt adder a=unconn b=$dffe~529^Q~26 cin=$add~425^ADD~87-26[0] cout=$add~425^ADD~87-27[0] sumout=$add~425^ADD~87-27[1] 

.subckt adder a=unconn b=$dffe~529^Q~27 cin=$add~425^ADD~87-27[0] cout=$add~425^ADD~87-28[0] sumout=$add~425^ADD~87-28[1] 

.subckt adder a=unconn b=$dffe~529^Q~28 cin=$add~425^ADD~87-28[0] cout=$add~425^ADD~87-29[0] sumout=$add~425^ADD~87-29[1] 

.subckt adder a=unconn b=$dffe~529^Q~29 cin=$add~425^ADD~87-29[0] cout=$add~425^ADD~87-30[0] sumout=$add~425^ADD~87-30[1] 

.subckt adder a=unconn b=$dffe~529^Q~30 cin=$add~425^ADD~87-30[0] cout=$add~425^ADD~87-31[0] sumout=$add~425^ADD~87-31[1] 

.subckt adder a=unconn b=$dffe~529^Q~31 cin=$add~425^ADD~87-31[0] cout=$add~425^ADD~87-32[0] sumout=$add~425^ADD~87-32[1] 

.subckt adder a=$dffe~533^Q~0 b=$dffe~533^Q~2 cin=$add~429^ADD~89-0[0] cout=$add~429^ADD~89-1[0] sumout=$add~429^ADD~89-1[1] 

.subckt adder a=$dffe~533^Q~1 b=$dffe~533^Q~3 cin=$add~429^ADD~89-1[0] cout=$add~429^ADD~89-2[0] sumout=$add~429^ADD~89-2[1] 

.subckt adder a=$dffe~533^Q~2 b=$dffe~533^Q~4 cin=$add~429^ADD~89-2[0] cout=$add~429^ADD~89-3[0] sumout=$add~429^ADD~89-3[1] 

.subckt adder a=$dffe~533^Q~3 b=$dffe~533^Q~5 cin=$add~429^ADD~89-3[0] cout=$add~429^ADD~89-4[0] sumout=$add~429^ADD~89-4[1] 

.subckt adder a=$dffe~533^Q~4 b=$dffe~533^Q~6 cin=$add~429^ADD~89-4[0] cout=$add~429^ADD~89-5[0] sumout=$add~429^ADD~89-5[1] 

.subckt adder a=$dffe~533^Q~5 b=$dffe~533^Q~7 cin=$add~429^ADD~89-5[0] cout=$add~429^ADD~89-6[0] sumout=$add~429^ADD~89-6[1] 

.subckt adder a=$dffe~533^Q~6 b=$dffe~533^Q~8 cin=$add~429^ADD~89-6[0] cout=$add~429^ADD~89-7[0] sumout=$add~429^ADD~89-7[1] 

.subckt adder a=$dffe~533^Q~7 b=$dffe~533^Q~9 cin=$add~429^ADD~89-7[0] cout=$add~429^ADD~89-8[0] sumout=$add~429^ADD~89-8[1] 

.subckt adder a=$dffe~533^Q~8 b=$dffe~533^Q~10 cin=$add~429^ADD~89-8[0] cout=$add~429^ADD~89-9[0] sumout=$add~429^ADD~89-9[1] 

.subckt adder a=$dffe~533^Q~9 b=$dffe~533^Q~11 cin=$add~429^ADD~89-9[0] cout=$add~429^ADD~89-10[0] \
 sumout=$add~429^ADD~89-10[1] 

.subckt adder a=$dffe~533^Q~10 b=$dffe~533^Q~12 cin=$add~429^ADD~89-10[0] cout=$add~429^ADD~89-11[0] \
 sumout=$add~429^ADD~89-11[1] 

.subckt adder a=$dffe~533^Q~11 b=$dffe~533^Q~13 cin=$add~429^ADD~89-11[0] cout=$add~429^ADD~89-12[0] \
 sumout=$add~429^ADD~89-12[1] 

.subckt adder a=$dffe~533^Q~12 b=$dffe~533^Q~14 cin=$add~429^ADD~89-12[0] cout=$add~429^ADD~89-13[0] \
 sumout=$add~429^ADD~89-13[1] 

.subckt adder a=$dffe~533^Q~13 b=$dffe~533^Q~15 cin=$add~429^ADD~89-13[0] cout=$add~429^ADD~89-14[0] \
 sumout=$add~429^ADD~89-14[1] 

.subckt adder a=$dffe~533^Q~14 b=$dffe~533^Q~16 cin=$add~429^ADD~89-14[0] cout=$add~429^ADD~89-15[0] \
 sumout=$add~429^ADD~89-15[1] 

.subckt adder a=$dffe~533^Q~15 b=$dffe~533^Q~17 cin=$add~429^ADD~89-15[0] cout=$add~429^ADD~89-16[0] \
 sumout=$add~429^ADD~89-16[1] 

.subckt adder a=$dffe~533^Q~16 b=$dffe~533^Q~18 cin=$add~429^ADD~89-16[0] cout=$add~429^ADD~89-17[0] \
 sumout=$add~429^ADD~89-17[1] 

.subckt adder a=$dffe~533^Q~17 b=$dffe~533^Q~19 cin=$add~429^ADD~89-17[0] cout=$add~429^ADD~89-18[0] \
 sumout=$add~429^ADD~89-18[1] 

.subckt adder a=$dffe~533^Q~18 b=$dffe~533^Q~20 cin=$add~429^ADD~89-18[0] cout=$add~429^ADD~89-19[0] \
 sumout=$add~429^ADD~89-19[1] 

.subckt adder a=$dffe~533^Q~19 b=$dffe~533^Q~21 cin=$add~429^ADD~89-19[0] cout=$add~429^ADD~89-20[0] \
 sumout=$add~429^ADD~89-20[1] 

.subckt adder a=$dffe~533^Q~20 b=$dffe~533^Q~22 cin=$add~429^ADD~89-20[0] cout=$add~429^ADD~89-21[0] \
 sumout=$add~429^ADD~89-21[1] 

.subckt adder a=$dffe~533^Q~21 b=$dffe~533^Q~23 cin=$add~429^ADD~89-21[0] cout=$add~429^ADD~89-22[0] \
 sumout=$add~429^ADD~89-22[1] 

.subckt adder a=$dffe~533^Q~22 b=$dffe~533^Q~24 cin=$add~429^ADD~89-22[0] cout=$add~429^ADD~89-23[0] \
 sumout=$add~429^ADD~89-23[1] 

.subckt adder a=$dffe~533^Q~23 b=$dffe~533^Q~25 cin=$add~429^ADD~89-23[0] cout=$add~429^ADD~89-24[0] \
 sumout=$add~429^ADD~89-24[1] 

.subckt adder a=$dffe~533^Q~24 b=$dffe~533^Q~26 cin=$add~429^ADD~89-24[0] cout=$add~429^ADD~89-25[0] \
 sumout=$add~429^ADD~89-25[1] 

.subckt adder a=$dffe~533^Q~25 b=$dffe~533^Q~27 cin=$add~429^ADD~89-25[0] cout=$add~429^ADD~89-26[0] \
 sumout=$add~429^ADD~89-26[1] 

.subckt adder a=$dffe~533^Q~26 b=$dffe~533^Q~28 cin=$add~429^ADD~89-26[0] cout=$add~429^ADD~89-27[0] \
 sumout=$add~429^ADD~89-27[1] 

.subckt adder a=$dffe~533^Q~27 b=$dffe~533^Q~29 cin=$add~429^ADD~89-27[0] cout=$add~429^ADD~89-28[0] \
 sumout=$add~429^ADD~89-28[1] 

.subckt adder a=$dffe~533^Q~28 b=$dffe~533^Q~30 cin=$add~429^ADD~89-28[0] cout=$add~429^ADD~89-29[0] \
 sumout=$add~429^ADD~89-29[1] 

.subckt adder a=$dffe~533^Q~29 b=$dffe~533^Q~31 cin=$add~429^ADD~89-29[0] cout=$add~429^ADD~89-30[0] \
 sumout=$add~429^ADD~89-30[1] 

.subckt adder a=$dffe~533^Q~30 b=unconn cin=$add~429^ADD~89-30[0] cout=$add~429^ADD~89-31[0] sumout=$add~429^ADD~89-31[1] 

.subckt adder a=$dffe~533^Q~31 b=unconn cin=$add~429^ADD~89-31[0] cout=$add~429^ADD~89-32[0] sumout=$add~429^ADD~89-32[1] 

.subckt adder a=unconn b=$add~429^ADD~89-32[1] cin=$add~421^ADD~88-31[0] cout=$add~421^ADD~88-32[0] \
 sumout=$add~421^ADD~88-32[1] 

.subckt adder a=unconn b=$add~429^ADD~89-31[1] cin=$add~421^ADD~88-30[0] cout=$add~421^ADD~88-31[0] \
 sumout=$add~421^ADD~88-31[1] 

.subckt adder a=unconn b=$add~429^ADD~89-30[1] cin=$add~421^ADD~88-29[0] cout=$add~421^ADD~88-30[0] \
 sumout=$add~421^ADD~88-30[1] 

.subckt adder a=$add~420^ADD~90-29[1] b=$add~429^ADD~89-29[1] cin=$add~421^ADD~88-28[0] cout=$add~421^ADD~88-29[0] \
 sumout=$add~421^ADD~88-29[1] 

.subckt adder a=$add~420^ADD~90-28[1] b=$add~429^ADD~89-28[1] cin=$add~421^ADD~88-27[0] cout=$add~421^ADD~88-28[0] \
 sumout=$add~421^ADD~88-28[1] 

.subckt adder a=$add~420^ADD~90-27[1] b=$add~429^ADD~89-27[1] cin=$add~421^ADD~88-26[0] cout=$add~421^ADD~88-27[0] \
 sumout=$add~421^ADD~88-27[1] 

.subckt adder a=$add~420^ADD~90-26[1] b=$add~429^ADD~89-26[1] cin=$add~421^ADD~88-25[0] cout=$add~421^ADD~88-26[0] \
 sumout=$add~421^ADD~88-26[1] 

.subckt adder a=$add~420^ADD~90-25[1] b=$add~429^ADD~89-25[1] cin=$add~421^ADD~88-24[0] cout=$add~421^ADD~88-25[0] \
 sumout=$add~421^ADD~88-25[1] 

.subckt adder a=$add~420^ADD~90-24[1] b=$add~429^ADD~89-24[1] cin=$add~421^ADD~88-23[0] cout=$add~421^ADD~88-24[0] \
 sumout=$add~421^ADD~88-24[1] 

.subckt adder a=$add~420^ADD~90-23[1] b=$add~429^ADD~89-23[1] cin=$add~421^ADD~88-22[0] cout=$add~421^ADD~88-23[0] \
 sumout=$add~421^ADD~88-23[1] 

.subckt adder a=$add~420^ADD~90-22[1] b=$add~429^ADD~89-22[1] cin=$add~421^ADD~88-21[0] cout=$add~421^ADD~88-22[0] \
 sumout=$add~421^ADD~88-22[1] 

.subckt adder a=$add~420^ADD~90-21[1] b=$add~429^ADD~89-21[1] cin=$add~421^ADD~88-20[0] cout=$add~421^ADD~88-21[0] \
 sumout=$add~421^ADD~88-21[1] 

.subckt adder a=$add~420^ADD~90-20[1] b=$add~429^ADD~89-20[1] cin=$add~421^ADD~88-19[0] cout=$add~421^ADD~88-20[0] \
 sumout=$add~421^ADD~88-20[1] 

.subckt adder a=$add~420^ADD~90-19[1] b=$add~429^ADD~89-19[1] cin=$add~421^ADD~88-18[0] cout=$add~421^ADD~88-19[0] \
 sumout=$add~421^ADD~88-19[1] 

.subckt adder a=$add~420^ADD~90-18[1] b=$add~429^ADD~89-18[1] cin=$add~421^ADD~88-17[0] cout=$add~421^ADD~88-18[0] \
 sumout=$add~421^ADD~88-18[1] 

.subckt adder a=$add~420^ADD~90-17[1] b=$add~429^ADD~89-17[1] cin=$add~421^ADD~88-16[0] cout=$add~421^ADD~88-17[0] \
 sumout=$add~421^ADD~88-17[1] 

.subckt adder a=$add~420^ADD~90-16[1] b=$add~429^ADD~89-16[1] cin=$add~421^ADD~88-15[0] cout=$add~421^ADD~88-16[0] \
 sumout=$add~421^ADD~88-16[1] 

.subckt adder a=$add~420^ADD~90-15[1] b=$add~429^ADD~89-15[1] cin=$add~421^ADD~88-14[0] cout=$add~421^ADD~88-15[0] \
 sumout=$add~421^ADD~88-15[1] 

.subckt adder a=$add~420^ADD~90-14[1] b=$add~429^ADD~89-14[1] cin=$add~421^ADD~88-13[0] cout=$add~421^ADD~88-14[0] \
 sumout=$add~421^ADD~88-14[1] 

.subckt adder a=$add~420^ADD~90-13[1] b=$add~429^ADD~89-13[1] cin=$add~421^ADD~88-12[0] cout=$add~421^ADD~88-13[0] \
 sumout=$add~421^ADD~88-13[1] 

.subckt adder a=$add~420^ADD~90-12[1] b=$add~429^ADD~89-12[1] cin=$add~421^ADD~88-11[0] cout=$add~421^ADD~88-12[0] \
 sumout=$add~421^ADD~88-12[1] 

.subckt adder a=$add~420^ADD~90-11[1] b=$add~429^ADD~89-11[1] cin=$add~421^ADD~88-10[0] cout=$add~421^ADD~88-11[0] \
 sumout=$add~421^ADD~88-11[1] 

.subckt adder a=$add~420^ADD~90-10[1] b=$add~429^ADD~89-10[1] cin=$add~421^ADD~88-9[0] cout=$add~421^ADD~88-10[0] \
 sumout=$add~421^ADD~88-10[1] 

.subckt adder a=$add~420^ADD~90-9[1] b=$add~429^ADD~89-9[1] cin=$add~421^ADD~88-8[0] cout=$add~421^ADD~88-9[0] \
 sumout=$add~421^ADD~88-9[1] 

.subckt adder a=$add~420^ADD~90-8[1] b=$add~429^ADD~89-8[1] cin=$add~421^ADD~88-7[0] cout=$add~421^ADD~88-8[0] \
 sumout=$add~421^ADD~88-8[1] 

.subckt adder a=$add~420^ADD~90-7[1] b=$add~429^ADD~89-7[1] cin=$add~421^ADD~88-6[0] cout=$add~421^ADD~88-7[0] \
 sumout=$add~421^ADD~88-7[1] 

.subckt adder a=$add~420^ADD~90-6[1] b=$add~429^ADD~89-6[1] cin=$add~421^ADD~88-5[0] cout=$add~421^ADD~88-6[0] \
 sumout=$add~421^ADD~88-6[1] 

.subckt adder a=$add~420^ADD~90-5[1] b=$add~429^ADD~89-5[1] cin=$add~421^ADD~88-4[0] cout=$add~421^ADD~88-5[0] \
 sumout=$add~421^ADD~88-5[1] 

.subckt adder a=$add~420^ADD~90-4[1] b=$add~429^ADD~89-4[1] cin=$add~421^ADD~88-3[0] cout=$add~421^ADD~88-4[0] \
 sumout=$add~421^ADD~88-4[1] 

.subckt adder a=$add~420^ADD~90-3[1] b=$add~429^ADD~89-3[1] cin=$add~421^ADD~88-2[0] cout=$add~421^ADD~88-3[0] \
 sumout=$add~421^ADD~88-3[1] 

.subckt adder a=$add~420^ADD~90-2[1] b=$add~429^ADD~89-2[1] cin=$add~421^ADD~88-1[0] cout=$add~421^ADD~88-2[0] \
 sumout=$add~421^ADD~88-2[1] 

.subckt adder a=$add~420^ADD~90-1[1] b=$add~429^ADD~89-1[1] cin=$add~421^ADD~88-0[0] cout=$add~421^ADD~88-1[0] \
 sumout=$add~421^ADD~88-1[1] 

.subckt adder a=$dffe~533^Q~4 b=$dffe~533^Q~6 cin=$add~420^ADD~90-0[0] cout=$add~420^ADD~90-1[0] sumout=$add~420^ADD~90-1[1] 

.subckt adder a=$dffe~533^Q~5 b=$dffe~533^Q~7 cin=$add~420^ADD~90-1[0] cout=$add~420^ADD~90-2[0] sumout=$add~420^ADD~90-2[1] 

.subckt adder a=$dffe~533^Q~6 b=$dffe~533^Q~8 cin=$add~420^ADD~90-2[0] cout=$add~420^ADD~90-3[0] sumout=$add~420^ADD~90-3[1] 

.subckt adder a=$dffe~533^Q~7 b=$dffe~533^Q~9 cin=$add~420^ADD~90-3[0] cout=$add~420^ADD~90-4[0] sumout=$add~420^ADD~90-4[1] 

.subckt adder a=$dffe~533^Q~8 b=$dffe~533^Q~10 cin=$add~420^ADD~90-4[0] cout=$add~420^ADD~90-5[0] sumout=$add~420^ADD~90-5[1] 

.subckt adder a=$dffe~533^Q~9 b=$dffe~533^Q~11 cin=$add~420^ADD~90-5[0] cout=$add~420^ADD~90-6[0] sumout=$add~420^ADD~90-6[1] 

.subckt adder a=$dffe~533^Q~10 b=$dffe~533^Q~12 cin=$add~420^ADD~90-6[0] cout=$add~420^ADD~90-7[0] \
 sumout=$add~420^ADD~90-7[1] 

.subckt adder a=$dffe~533^Q~11 b=$dffe~533^Q~13 cin=$add~420^ADD~90-7[0] cout=$add~420^ADD~90-8[0] \
 sumout=$add~420^ADD~90-8[1] 

.subckt adder a=$dffe~533^Q~12 b=$dffe~533^Q~14 cin=$add~420^ADD~90-8[0] cout=$add~420^ADD~90-9[0] \
 sumout=$add~420^ADD~90-9[1] 

.subckt adder a=$dffe~533^Q~13 b=$dffe~533^Q~15 cin=$add~420^ADD~90-9[0] cout=$add~420^ADD~90-10[0] \
 sumout=$add~420^ADD~90-10[1] 

.subckt adder a=$dffe~533^Q~14 b=$dffe~533^Q~16 cin=$add~420^ADD~90-10[0] cout=$add~420^ADD~90-11[0] \
 sumout=$add~420^ADD~90-11[1] 

.subckt adder a=$dffe~533^Q~15 b=$dffe~533^Q~17 cin=$add~420^ADD~90-11[0] cout=$add~420^ADD~90-12[0] \
 sumout=$add~420^ADD~90-12[1] 

.subckt adder a=$dffe~533^Q~16 b=$dffe~533^Q~18 cin=$add~420^ADD~90-12[0] cout=$add~420^ADD~90-13[0] \
 sumout=$add~420^ADD~90-13[1] 

.subckt adder a=$dffe~533^Q~17 b=$dffe~533^Q~19 cin=$add~420^ADD~90-13[0] cout=$add~420^ADD~90-14[0] \
 sumout=$add~420^ADD~90-14[1] 

.subckt adder a=$dffe~533^Q~18 b=$dffe~533^Q~20 cin=$add~420^ADD~90-14[0] cout=$add~420^ADD~90-15[0] \
 sumout=$add~420^ADD~90-15[1] 

.subckt adder a=$dffe~533^Q~19 b=$dffe~533^Q~21 cin=$add~420^ADD~90-15[0] cout=$add~420^ADD~90-16[0] \
 sumout=$add~420^ADD~90-16[1] 

.subckt adder a=$dffe~533^Q~20 b=$dffe~533^Q~22 cin=$add~420^ADD~90-16[0] cout=$add~420^ADD~90-17[0] \
 sumout=$add~420^ADD~90-17[1] 

.subckt adder a=$dffe~533^Q~21 b=$dffe~533^Q~23 cin=$add~420^ADD~90-17[0] cout=$add~420^ADD~90-18[0] \
 sumout=$add~420^ADD~90-18[1] 

.subckt adder a=$dffe~533^Q~22 b=$dffe~533^Q~24 cin=$add~420^ADD~90-18[0] cout=$add~420^ADD~90-19[0] \
 sumout=$add~420^ADD~90-19[1] 

.subckt adder a=$dffe~533^Q~23 b=$dffe~533^Q~25 cin=$add~420^ADD~90-19[0] cout=$add~420^ADD~90-20[0] \
 sumout=$add~420^ADD~90-20[1] 

.subckt adder a=$dffe~533^Q~24 b=$dffe~533^Q~26 cin=$add~420^ADD~90-20[0] cout=$add~420^ADD~90-21[0] \
 sumout=$add~420^ADD~90-21[1] 

.subckt adder a=$dffe~533^Q~25 b=$dffe~533^Q~27 cin=$add~420^ADD~90-21[0] cout=$add~420^ADD~90-22[0] \
 sumout=$add~420^ADD~90-22[1] 

.subckt adder a=$dffe~533^Q~26 b=$dffe~533^Q~28 cin=$add~420^ADD~90-22[0] cout=$add~420^ADD~90-23[0] \
 sumout=$add~420^ADD~90-23[1] 

.subckt adder a=$dffe~533^Q~27 b=$dffe~533^Q~29 cin=$add~420^ADD~90-23[0] cout=$add~420^ADD~90-24[0] \
 sumout=$add~420^ADD~90-24[1] 

.subckt adder a=$dffe~533^Q~28 b=$dffe~533^Q~30 cin=$add~420^ADD~90-24[0] cout=$add~420^ADD~90-25[0] \
 sumout=$add~420^ADD~90-25[1] 

.subckt adder a=$dffe~533^Q~29 b=$dffe~533^Q~31 cin=$add~420^ADD~90-25[0] cout=$add~420^ADD~90-26[0] \
 sumout=$add~420^ADD~90-26[1] 

.subckt adder a=$dffe~533^Q~30 b=unconn cin=$add~420^ADD~90-26[0] cout=$add~420^ADD~90-27[0] sumout=$add~420^ADD~90-27[1] 

.subckt adder a=$dffe~533^Q~31 b=unconn cin=$add~420^ADD~90-27[0] cout=$add~420^ADD~90-28[0] sumout=$add~420^ADD~90-28[1] 

.subckt adder a=gnd b=gnd cin=$add~420^ADD~90-28[0] cout=$add~420^ADD~90-29~dummy_output~29~0 sumout=$add~420^ADD~90-29[1] 

.subckt adder a=$dffe~533^Q~8 b=$dffe~533^Q~10 cin=$add~422^ADD~92-0[0] cout=$add~422^ADD~92-1[0] sumout=$add~422^ADD~92-1[1] 

.subckt adder a=$dffe~533^Q~9 b=$dffe~533^Q~11 cin=$add~422^ADD~92-1[0] cout=$add~422^ADD~92-2[0] sumout=$add~422^ADD~92-2[1] 

.subckt adder a=$dffe~533^Q~10 b=$dffe~533^Q~12 cin=$add~422^ADD~92-2[0] cout=$add~422^ADD~92-3[0] \
 sumout=$add~422^ADD~92-3[1] 

.subckt adder a=$dffe~533^Q~11 b=$dffe~533^Q~13 cin=$add~422^ADD~92-3[0] cout=$add~422^ADD~92-4[0] \
 sumout=$add~422^ADD~92-4[1] 

.subckt adder a=$dffe~533^Q~12 b=$dffe~533^Q~14 cin=$add~422^ADD~92-4[0] cout=$add~422^ADD~92-5[0] \
 sumout=$add~422^ADD~92-5[1] 

.subckt adder a=$dffe~533^Q~13 b=$dffe~533^Q~15 cin=$add~422^ADD~92-5[0] cout=$add~422^ADD~92-6[0] \
 sumout=$add~422^ADD~92-6[1] 

.subckt adder a=$dffe~533^Q~14 b=$dffe~533^Q~16 cin=$add~422^ADD~92-6[0] cout=$add~422^ADD~92-7[0] \
 sumout=$add~422^ADD~92-7[1] 

.subckt adder a=$dffe~533^Q~15 b=$dffe~533^Q~17 cin=$add~422^ADD~92-7[0] cout=$add~422^ADD~92-8[0] \
 sumout=$add~422^ADD~92-8[1] 

.subckt adder a=$dffe~533^Q~16 b=$dffe~533^Q~18 cin=$add~422^ADD~92-8[0] cout=$add~422^ADD~92-9[0] \
 sumout=$add~422^ADD~92-9[1] 

.subckt adder a=$dffe~533^Q~17 b=$dffe~533^Q~19 cin=$add~422^ADD~92-9[0] cout=$add~422^ADD~92-10[0] \
 sumout=$add~422^ADD~92-10[1] 

.subckt adder a=$dffe~533^Q~18 b=$dffe~533^Q~20 cin=$add~422^ADD~92-10[0] cout=$add~422^ADD~92-11[0] \
 sumout=$add~422^ADD~92-11[1] 

.subckt adder a=$dffe~533^Q~19 b=$dffe~533^Q~21 cin=$add~422^ADD~92-11[0] cout=$add~422^ADD~92-12[0] \
 sumout=$add~422^ADD~92-12[1] 

.subckt adder a=$dffe~533^Q~20 b=$dffe~533^Q~22 cin=$add~422^ADD~92-12[0] cout=$add~422^ADD~92-13[0] \
 sumout=$add~422^ADD~92-13[1] 

.subckt adder a=$dffe~533^Q~21 b=$dffe~533^Q~23 cin=$add~422^ADD~92-13[0] cout=$add~422^ADD~92-14[0] \
 sumout=$add~422^ADD~92-14[1] 

.subckt adder a=$dffe~533^Q~22 b=$dffe~533^Q~24 cin=$add~422^ADD~92-14[0] cout=$add~422^ADD~92-15[0] \
 sumout=$add~422^ADD~92-15[1] 

.subckt adder a=$dffe~533^Q~23 b=$dffe~533^Q~25 cin=$add~422^ADD~92-15[0] cout=$add~422^ADD~92-16[0] \
 sumout=$add~422^ADD~92-16[1] 

.subckt adder a=$dffe~533^Q~24 b=$dffe~533^Q~26 cin=$add~422^ADD~92-16[0] cout=$add~422^ADD~92-17[0] \
 sumout=$add~422^ADD~92-17[1] 

.subckt adder a=$dffe~533^Q~25 b=$dffe~533^Q~27 cin=$add~422^ADD~92-17[0] cout=$add~422^ADD~92-18[0] \
 sumout=$add~422^ADD~92-18[1] 

.subckt adder a=$dffe~533^Q~26 b=$dffe~533^Q~28 cin=$add~422^ADD~92-18[0] cout=$add~422^ADD~92-19[0] \
 sumout=$add~422^ADD~92-19[1] 

.subckt adder a=$dffe~533^Q~27 b=$dffe~533^Q~29 cin=$add~422^ADD~92-19[0] cout=$add~422^ADD~92-20[0] \
 sumout=$add~422^ADD~92-20[1] 

.subckt adder a=$dffe~533^Q~28 b=$dffe~533^Q~30 cin=$add~422^ADD~92-20[0] cout=$add~422^ADD~92-21[0] \
 sumout=$add~422^ADD~92-21[1] 

.subckt adder a=$dffe~533^Q~29 b=$dffe~533^Q~31 cin=$add~422^ADD~92-21[0] cout=$add~422^ADD~92-22[0] \
 sumout=$add~422^ADD~92-22[1] 

.subckt adder a=$dffe~533^Q~30 b=unconn cin=$add~422^ADD~92-22[0] cout=$add~422^ADD~92-23[0] sumout=$add~422^ADD~92-23[1] 

.subckt adder a=$dffe~533^Q~31 b=unconn cin=$add~422^ADD~92-23[0] cout=$add~422^ADD~92-24[0] sumout=$add~422^ADD~92-24[1] 

.subckt adder a=gnd b=gnd cin=$add~422^ADD~92-24[0] cout=$add~422^ADD~92-25~dummy_output~25~0 sumout=$add~422^ADD~92-25[1] 

.subckt adder a=unconn b=$add~422^ADD~92-25[1] cin=$add~424^ADD~91-24[0] cout=$add~424^ADD~91-25[0] \
 sumout=$add~424^ADD~91-25[1] 

.subckt adder a=unconn b=$add~422^ADD~92-24[1] cin=$add~424^ADD~91-23[0] cout=$add~424^ADD~91-24[0] \
 sumout=$add~424^ADD~91-24[1] 

.subckt adder a=unconn b=$add~422^ADD~92-23[1] cin=$add~424^ADD~91-22[0] cout=$add~424^ADD~91-23[0] \
 sumout=$add~424^ADD~91-23[1] 

.subckt adder a=unconn b=$add~422^ADD~92-22[1] cin=$add~424^ADD~91-21[0] cout=$add~424^ADD~91-22[0] \
 sumout=$add~424^ADD~91-22[1] 

.subckt adder a=$add~423^ADD~93-21[1] b=$add~422^ADD~92-21[1] cin=$add~424^ADD~91-20[0] cout=$add~424^ADD~91-21[0] \
 sumout=$add~424^ADD~91-21[1] 

.subckt adder a=$add~423^ADD~93-20[1] b=$add~422^ADD~92-20[1] cin=$add~424^ADD~91-19[0] cout=$add~424^ADD~91-20[0] \
 sumout=$add~424^ADD~91-20[1] 

.subckt adder a=$add~423^ADD~93-19[1] b=$add~422^ADD~92-19[1] cin=$add~424^ADD~91-18[0] cout=$add~424^ADD~91-19[0] \
 sumout=$add~424^ADD~91-19[1] 

.subckt adder a=$add~423^ADD~93-18[1] b=$add~422^ADD~92-18[1] cin=$add~424^ADD~91-17[0] cout=$add~424^ADD~91-18[0] \
 sumout=$add~424^ADD~91-18[1] 

.subckt adder a=$add~423^ADD~93-17[1] b=$add~422^ADD~92-17[1] cin=$add~424^ADD~91-16[0] cout=$add~424^ADD~91-17[0] \
 sumout=$add~424^ADD~91-17[1] 

.subckt adder a=$add~423^ADD~93-16[1] b=$add~422^ADD~92-16[1] cin=$add~424^ADD~91-15[0] cout=$add~424^ADD~91-16[0] \
 sumout=$add~424^ADD~91-16[1] 

.subckt adder a=$add~423^ADD~93-15[1] b=$add~422^ADD~92-15[1] cin=$add~424^ADD~91-14[0] cout=$add~424^ADD~91-15[0] \
 sumout=$add~424^ADD~91-15[1] 

.subckt adder a=$add~423^ADD~93-14[1] b=$add~422^ADD~92-14[1] cin=$add~424^ADD~91-13[0] cout=$add~424^ADD~91-14[0] \
 sumout=$add~424^ADD~91-14[1] 

.subckt adder a=$add~423^ADD~93-13[1] b=$add~422^ADD~92-13[1] cin=$add~424^ADD~91-12[0] cout=$add~424^ADD~91-13[0] \
 sumout=$add~424^ADD~91-13[1] 

.subckt adder a=$add~423^ADD~93-12[1] b=$add~422^ADD~92-12[1] cin=$add~424^ADD~91-11[0] cout=$add~424^ADD~91-12[0] \
 sumout=$add~424^ADD~91-12[1] 

.subckt adder a=$add~423^ADD~93-11[1] b=$add~422^ADD~92-11[1] cin=$add~424^ADD~91-10[0] cout=$add~424^ADD~91-11[0] \
 sumout=$add~424^ADD~91-11[1] 

.subckt adder a=$add~423^ADD~93-10[1] b=$add~422^ADD~92-10[1] cin=$add~424^ADD~91-9[0] cout=$add~424^ADD~91-10[0] \
 sumout=$add~424^ADD~91-10[1] 

.subckt adder a=$add~423^ADD~93-9[1] b=$add~422^ADD~92-9[1] cin=$add~424^ADD~91-8[0] cout=$add~424^ADD~91-9[0] \
 sumout=$add~424^ADD~91-9[1] 

.subckt adder a=$add~423^ADD~93-8[1] b=$add~422^ADD~92-8[1] cin=$add~424^ADD~91-7[0] cout=$add~424^ADD~91-8[0] \
 sumout=$add~424^ADD~91-8[1] 

.subckt adder a=$add~423^ADD~93-7[1] b=$add~422^ADD~92-7[1] cin=$add~424^ADD~91-6[0] cout=$add~424^ADD~91-7[0] \
 sumout=$add~424^ADD~91-7[1] 

.subckt adder a=$add~423^ADD~93-6[1] b=$add~422^ADD~92-6[1] cin=$add~424^ADD~91-5[0] cout=$add~424^ADD~91-6[0] \
 sumout=$add~424^ADD~91-6[1] 

.subckt adder a=$add~423^ADD~93-5[1] b=$add~422^ADD~92-5[1] cin=$add~424^ADD~91-4[0] cout=$add~424^ADD~91-5[0] \
 sumout=$add~424^ADD~91-5[1] 

.subckt adder a=$add~423^ADD~93-4[1] b=$add~422^ADD~92-4[1] cin=$add~424^ADD~91-3[0] cout=$add~424^ADD~91-4[0] \
 sumout=$add~424^ADD~91-4[1] 

.subckt adder a=$add~423^ADD~93-3[1] b=$add~422^ADD~92-3[1] cin=$add~424^ADD~91-2[0] cout=$add~424^ADD~91-3[0] \
 sumout=$add~424^ADD~91-3[1] 

.subckt adder a=$add~423^ADD~93-2[1] b=$add~422^ADD~92-2[1] cin=$add~424^ADD~91-1[0] cout=$add~424^ADD~91-2[0] \
 sumout=$add~424^ADD~91-2[1] 

.subckt adder a=$add~423^ADD~93-1[1] b=$add~422^ADD~92-1[1] cin=$add~424^ADD~91-0[0] cout=$add~424^ADD~91-1[0] \
 sumout=$add~424^ADD~91-1[1] 

.subckt adder a=$dffe~533^Q~12 b=$dffe~533^Q~14 cin=$add~423^ADD~93-0[0] cout=$add~423^ADD~93-1[0] \
 sumout=$add~423^ADD~93-1[1] 

.subckt adder a=$dffe~533^Q~13 b=$dffe~533^Q~15 cin=$add~423^ADD~93-1[0] cout=$add~423^ADD~93-2[0] \
 sumout=$add~423^ADD~93-2[1] 

.subckt adder a=$dffe~533^Q~14 b=$dffe~533^Q~16 cin=$add~423^ADD~93-2[0] cout=$add~423^ADD~93-3[0] \
 sumout=$add~423^ADD~93-3[1] 

.subckt adder a=$dffe~533^Q~15 b=$dffe~533^Q~17 cin=$add~423^ADD~93-3[0] cout=$add~423^ADD~93-4[0] \
 sumout=$add~423^ADD~93-4[1] 

.subckt adder a=$dffe~533^Q~16 b=$dffe~533^Q~18 cin=$add~423^ADD~93-4[0] cout=$add~423^ADD~93-5[0] \
 sumout=$add~423^ADD~93-5[1] 

.subckt adder a=$dffe~533^Q~17 b=$dffe~533^Q~19 cin=$add~423^ADD~93-5[0] cout=$add~423^ADD~93-6[0] \
 sumout=$add~423^ADD~93-6[1] 

.subckt adder a=$dffe~533^Q~18 b=$dffe~533^Q~20 cin=$add~423^ADD~93-6[0] cout=$add~423^ADD~93-7[0] \
 sumout=$add~423^ADD~93-7[1] 

.subckt adder a=$dffe~533^Q~19 b=$dffe~533^Q~21 cin=$add~423^ADD~93-7[0] cout=$add~423^ADD~93-8[0] \
 sumout=$add~423^ADD~93-8[1] 

.subckt adder a=$dffe~533^Q~20 b=$dffe~533^Q~22 cin=$add~423^ADD~93-8[0] cout=$add~423^ADD~93-9[0] \
 sumout=$add~423^ADD~93-9[1] 

.subckt adder a=$dffe~533^Q~21 b=$dffe~533^Q~23 cin=$add~423^ADD~93-9[0] cout=$add~423^ADD~93-10[0] \
 sumout=$add~423^ADD~93-10[1] 

.subckt adder a=$dffe~533^Q~22 b=$dffe~533^Q~24 cin=$add~423^ADD~93-10[0] cout=$add~423^ADD~93-11[0] \
 sumout=$add~423^ADD~93-11[1] 

.subckt adder a=$dffe~533^Q~23 b=$dffe~533^Q~25 cin=$add~423^ADD~93-11[0] cout=$add~423^ADD~93-12[0] \
 sumout=$add~423^ADD~93-12[1] 

.subckt adder a=$dffe~533^Q~24 b=$dffe~533^Q~26 cin=$add~423^ADD~93-12[0] cout=$add~423^ADD~93-13[0] \
 sumout=$add~423^ADD~93-13[1] 

.subckt adder a=$dffe~533^Q~25 b=$dffe~533^Q~27 cin=$add~423^ADD~93-13[0] cout=$add~423^ADD~93-14[0] \
 sumout=$add~423^ADD~93-14[1] 

.subckt adder a=$dffe~533^Q~26 b=$dffe~533^Q~28 cin=$add~423^ADD~93-14[0] cout=$add~423^ADD~93-15[0] \
 sumout=$add~423^ADD~93-15[1] 

.subckt adder a=$dffe~533^Q~27 b=$dffe~533^Q~29 cin=$add~423^ADD~93-15[0] cout=$add~423^ADD~93-16[0] \
 sumout=$add~423^ADD~93-16[1] 

.subckt adder a=$dffe~533^Q~28 b=$dffe~533^Q~30 cin=$add~423^ADD~93-16[0] cout=$add~423^ADD~93-17[0] \
 sumout=$add~423^ADD~93-17[1] 

.subckt adder a=$dffe~533^Q~29 b=$dffe~533^Q~31 cin=$add~423^ADD~93-17[0] cout=$add~423^ADD~93-18[0] \
 sumout=$add~423^ADD~93-18[1] 

.subckt adder a=$dffe~533^Q~30 b=unconn cin=$add~423^ADD~93-18[0] cout=$add~423^ADD~93-19[0] sumout=$add~423^ADD~93-19[1] 

.subckt adder a=$dffe~533^Q~31 b=unconn cin=$add~423^ADD~93-19[0] cout=$add~423^ADD~93-20[0] sumout=$add~423^ADD~93-20[1] 

.subckt adder a=gnd b=gnd cin=$add~423^ADD~93-20[0] cout=$add~423^ADD~93-21~dummy_output~21~0 sumout=$add~423^ADD~93-21[1] 

.subckt adder a=$dffe~533^Q~16 b=$dffe~533^Q~18 cin=$add~426^ADD~96-0[0] cout=$add~426^ADD~96-1[0] \
 sumout=$add~426^ADD~96-1[1] 

.subckt adder a=$dffe~533^Q~17 b=$dffe~533^Q~19 cin=$add~426^ADD~96-1[0] cout=$add~426^ADD~96-2[0] \
 sumout=$add~426^ADD~96-2[1] 

.subckt adder a=$dffe~533^Q~18 b=$dffe~533^Q~20 cin=$add~426^ADD~96-2[0] cout=$add~426^ADD~96-3[0] \
 sumout=$add~426^ADD~96-3[1] 

.subckt adder a=$dffe~533^Q~19 b=$dffe~533^Q~21 cin=$add~426^ADD~96-3[0] cout=$add~426^ADD~96-4[0] \
 sumout=$add~426^ADD~96-4[1] 

.subckt adder a=$dffe~533^Q~20 b=$dffe~533^Q~22 cin=$add~426^ADD~96-4[0] cout=$add~426^ADD~96-5[0] \
 sumout=$add~426^ADD~96-5[1] 

.subckt adder a=$dffe~533^Q~21 b=$dffe~533^Q~23 cin=$add~426^ADD~96-5[0] cout=$add~426^ADD~96-6[0] \
 sumout=$add~426^ADD~96-6[1] 

.subckt adder a=$dffe~533^Q~22 b=$dffe~533^Q~24 cin=$add~426^ADD~96-6[0] cout=$add~426^ADD~96-7[0] \
 sumout=$add~426^ADD~96-7[1] 

.subckt adder a=$dffe~533^Q~23 b=$dffe~533^Q~25 cin=$add~426^ADD~96-7[0] cout=$add~426^ADD~96-8[0] \
 sumout=$add~426^ADD~96-8[1] 

.subckt adder a=$dffe~533^Q~24 b=$dffe~533^Q~26 cin=$add~426^ADD~96-8[0] cout=$add~426^ADD~96-9[0] \
 sumout=$add~426^ADD~96-9[1] 

.subckt adder a=$dffe~533^Q~25 b=$dffe~533^Q~27 cin=$add~426^ADD~96-9[0] cout=$add~426^ADD~96-10[0] \
 sumout=$add~426^ADD~96-10[1] 

.subckt adder a=$dffe~533^Q~26 b=$dffe~533^Q~28 cin=$add~426^ADD~96-10[0] cout=$add~426^ADD~96-11[0] \
 sumout=$add~426^ADD~96-11[1] 

.subckt adder a=$dffe~533^Q~27 b=$dffe~533^Q~29 cin=$add~426^ADD~96-11[0] cout=$add~426^ADD~96-12[0] \
 sumout=$add~426^ADD~96-12[1] 

.subckt adder a=$dffe~533^Q~28 b=$dffe~533^Q~30 cin=$add~426^ADD~96-12[0] cout=$add~426^ADD~96-13[0] \
 sumout=$add~426^ADD~96-13[1] 

.subckt adder a=$dffe~533^Q~29 b=$dffe~533^Q~31 cin=$add~426^ADD~96-13[0] cout=$add~426^ADD~96-14[0] \
 sumout=$add~426^ADD~96-14[1] 

.subckt adder a=$dffe~533^Q~30 b=unconn cin=$add~426^ADD~96-14[0] cout=$add~426^ADD~96-15[0] sumout=$add~426^ADD~96-15[1] 

.subckt adder a=$dffe~533^Q~31 b=unconn cin=$add~426^ADD~96-15[0] cout=$add~426^ADD~96-16[0] sumout=$add~426^ADD~96-16[1] 

.subckt adder a=gnd b=gnd cin=$add~426^ADD~96-16[0] cout=$add~426^ADD~96-17~dummy_output~17~0 sumout=$add~426^ADD~96-17[1] 

.subckt adder a=unconn b=$add~426^ADD~96-17[1] cin=$add~428^ADD~95-16[0] cout=$add~428^ADD~95-17[0] \
 sumout=$add~428^ADD~95-17[1] 

.subckt adder a=unconn b=$add~428^ADD~95-17[1] cin=$add~419^ADD~94-16[0] cout=$add~419^ADD~94-17[0] \
 sumout=$add~419^ADD~94-17[1] 

.subckt adder a=unconn b=$add~426^ADD~96-16[1] cin=$add~428^ADD~95-15[0] cout=$add~428^ADD~95-16[0] \
 sumout=$add~428^ADD~95-16[1] 

.subckt adder a=unconn b=$add~428^ADD~95-16[1] cin=$add~419^ADD~94-15[0] cout=$add~419^ADD~94-16[0] \
 sumout=$add~419^ADD~94-16[1] 

.subckt adder a=unconn b=$add~426^ADD~96-15[1] cin=$add~428^ADD~95-14[0] cout=$add~428^ADD~95-15[0] \
 sumout=$add~428^ADD~95-15[1] 

.subckt adder a=unconn b=$add~428^ADD~95-15[1] cin=$add~419^ADD~94-14[0] cout=$add~419^ADD~94-15[0] \
 sumout=$add~419^ADD~94-15[1] 

.subckt adder a=unconn b=$add~426^ADD~96-14[1] cin=$add~428^ADD~95-13[0] cout=$add~428^ADD~95-14[0] \
 sumout=$add~428^ADD~95-14[1] 

.subckt adder a=unconn b=$add~428^ADD~95-14[1] cin=$add~419^ADD~94-13[0] cout=$add~419^ADD~94-14[0] \
 sumout=$add~419^ADD~94-14[1] 

.subckt adder a=$add~427^ADD~97-13[1] b=$add~426^ADD~96-13[1] cin=$add~428^ADD~95-12[0] cout=$add~428^ADD~95-13[0] \
 sumout=$add~428^ADD~95-13[1] 

.subckt adder a=unconn b=$add~428^ADD~95-13[1] cin=$add~419^ADD~94-12[0] cout=$add~419^ADD~94-13[0] \
 sumout=$add~419^ADD~94-13[1] 

.subckt adder a=$add~427^ADD~97-12[1] b=$add~426^ADD~96-12[1] cin=$add~428^ADD~95-11[0] cout=$add~428^ADD~95-12[0] \
 sumout=$add~428^ADD~95-12[1] 

.subckt adder a=unconn b=$add~428^ADD~95-12[1] cin=$add~419^ADD~94-11[0] cout=$add~419^ADD~94-12[0] \
 sumout=$add~419^ADD~94-12[1] 

.subckt adder a=$add~427^ADD~97-11[1] b=$add~426^ADD~96-11[1] cin=$add~428^ADD~95-10[0] cout=$add~428^ADD~95-11[0] \
 sumout=$add~428^ADD~95-11[1] 

.subckt adder a=unconn b=$add~428^ADD~95-11[1] cin=$add~419^ADD~94-10[0] cout=$add~419^ADD~94-11[0] \
 sumout=$add~419^ADD~94-11[1] 

.subckt adder a=$add~427^ADD~97-10[1] b=$add~426^ADD~96-10[1] cin=$add~428^ADD~95-9[0] cout=$add~428^ADD~95-10[0] \
 sumout=$add~428^ADD~95-10[1] 

.subckt adder a=unconn b=$add~428^ADD~95-10[1] cin=$add~419^ADD~94-9[0] cout=$add~419^ADD~94-10[0] \
 sumout=$add~419^ADD~94-10[1] 

.subckt adder a=$add~427^ADD~97-9[1] b=$add~426^ADD~96-9[1] cin=$add~428^ADD~95-8[0] cout=$add~428^ADD~95-9[0] \
 sumout=$add~428^ADD~95-9[1] 

.subckt adder a=$add~418^ADD~98-9[1] b=$add~428^ADD~95-9[1] cin=$add~419^ADD~94-8[0] cout=$add~419^ADD~94-9[0] \
 sumout=$add~419^ADD~94-9[1] 

.subckt adder a=$add~427^ADD~97-8[1] b=$add~426^ADD~96-8[1] cin=$add~428^ADD~95-7[0] cout=$add~428^ADD~95-8[0] \
 sumout=$add~428^ADD~95-8[1] 

.subckt adder a=$add~418^ADD~98-8[1] b=$add~428^ADD~95-8[1] cin=$add~419^ADD~94-7[0] cout=$add~419^ADD~94-8[0] \
 sumout=$add~419^ADD~94-8[1] 

.subckt adder a=$add~427^ADD~97-7[1] b=$add~426^ADD~96-7[1] cin=$add~428^ADD~95-6[0] cout=$add~428^ADD~95-7[0] \
 sumout=$add~428^ADD~95-7[1] 

.subckt adder a=$add~418^ADD~98-7[1] b=$add~428^ADD~95-7[1] cin=$add~419^ADD~94-6[0] cout=$add~419^ADD~94-7[0] \
 sumout=$add~419^ADD~94-7[1] 

.subckt adder a=$add~427^ADD~97-6[1] b=$add~426^ADD~96-6[1] cin=$add~428^ADD~95-5[0] cout=$add~428^ADD~95-6[0] \
 sumout=$add~428^ADD~95-6[1] 

.subckt adder a=$add~418^ADD~98-6[1] b=$add~428^ADD~95-6[1] cin=$add~419^ADD~94-5[0] cout=$add~419^ADD~94-6[0] \
 sumout=$add~419^ADD~94-6[1] 

.subckt adder a=$add~427^ADD~97-5[1] b=$add~426^ADD~96-5[1] cin=$add~428^ADD~95-4[0] cout=$add~428^ADD~95-5[0] \
 sumout=$add~428^ADD~95-5[1] 

.subckt adder a=$add~418^ADD~98-5[1] b=$add~428^ADD~95-5[1] cin=$add~419^ADD~94-4[0] cout=$add~419^ADD~94-5[0] \
 sumout=$add~419^ADD~94-5[1] 

.subckt adder a=$add~427^ADD~97-4[1] b=$add~426^ADD~96-4[1] cin=$add~428^ADD~95-3[0] cout=$add~428^ADD~95-4[0] \
 sumout=$add~428^ADD~95-4[1] 

.subckt adder a=$add~418^ADD~98-4[1] b=$add~428^ADD~95-4[1] cin=$add~419^ADD~94-3[0] cout=$add~419^ADD~94-4[0] \
 sumout=$add~419^ADD~94-4[1] 

.subckt adder a=$add~427^ADD~97-3[1] b=$add~426^ADD~96-3[1] cin=$add~428^ADD~95-2[0] cout=$add~428^ADD~95-3[0] \
 sumout=$add~428^ADD~95-3[1] 

.subckt adder a=$add~418^ADD~98-3[1] b=$add~428^ADD~95-3[1] cin=$add~419^ADD~94-2[0] cout=$add~419^ADD~94-3[0] \
 sumout=$add~419^ADD~94-3[1] 

.subckt adder a=$add~427^ADD~97-2[1] b=$add~426^ADD~96-2[1] cin=$add~428^ADD~95-1[0] cout=$add~428^ADD~95-2[0] \
 sumout=$add~428^ADD~95-2[1] 

.subckt adder a=$add~418^ADD~98-2[1] b=$add~428^ADD~95-2[1] cin=$add~419^ADD~94-1[0] cout=$add~419^ADD~94-2[0] \
 sumout=$add~419^ADD~94-2[1] 

.subckt adder a=$add~427^ADD~97-1[1] b=$add~426^ADD~96-1[1] cin=$add~428^ADD~95-0[0] cout=$add~428^ADD~95-1[0] \
 sumout=$add~428^ADD~95-1[1] 

.subckt adder a=$add~418^ADD~98-1[1] b=$add~428^ADD~95-1[1] cin=$add~419^ADD~94-0[0] cout=$add~419^ADD~94-1[0] \
 sumout=$add~419^ADD~94-1[1] 

.subckt adder a=$dffe~533^Q~20 b=$dffe~533^Q~22 cin=$add~427^ADD~97-0[0] cout=$add~427^ADD~97-1[0] \
 sumout=$add~427^ADD~97-1[1] 

.subckt adder a=$dffe~533^Q~21 b=$dffe~533^Q~23 cin=$add~427^ADD~97-1[0] cout=$add~427^ADD~97-2[0] \
 sumout=$add~427^ADD~97-2[1] 

.subckt adder a=$dffe~533^Q~22 b=$dffe~533^Q~24 cin=$add~427^ADD~97-2[0] cout=$add~427^ADD~97-3[0] \
 sumout=$add~427^ADD~97-3[1] 

.subckt adder a=$dffe~533^Q~23 b=$dffe~533^Q~25 cin=$add~427^ADD~97-3[0] cout=$add~427^ADD~97-4[0] \
 sumout=$add~427^ADD~97-4[1] 

.subckt adder a=$dffe~533^Q~24 b=$dffe~533^Q~26 cin=$add~427^ADD~97-4[0] cout=$add~427^ADD~97-5[0] \
 sumout=$add~427^ADD~97-5[1] 

.subckt adder a=$dffe~533^Q~25 b=$dffe~533^Q~27 cin=$add~427^ADD~97-5[0] cout=$add~427^ADD~97-6[0] \
 sumout=$add~427^ADD~97-6[1] 

.subckt adder a=$dffe~533^Q~26 b=$dffe~533^Q~28 cin=$add~427^ADD~97-6[0] cout=$add~427^ADD~97-7[0] \
 sumout=$add~427^ADD~97-7[1] 

.subckt adder a=$dffe~533^Q~27 b=$dffe~533^Q~29 cin=$add~427^ADD~97-7[0] cout=$add~427^ADD~97-8[0] \
 sumout=$add~427^ADD~97-8[1] 

.subckt adder a=$dffe~533^Q~28 b=$dffe~533^Q~30 cin=$add~427^ADD~97-8[0] cout=$add~427^ADD~97-9[0] \
 sumout=$add~427^ADD~97-9[1] 

.subckt adder a=$dffe~533^Q~29 b=$dffe~533^Q~31 cin=$add~427^ADD~97-9[0] cout=$add~427^ADD~97-10[0] \
 sumout=$add~427^ADD~97-10[1] 

.subckt adder a=$dffe~533^Q~30 b=unconn cin=$add~427^ADD~97-10[0] cout=$add~427^ADD~97-11[0] sumout=$add~427^ADD~97-11[1] 

.subckt adder a=$dffe~533^Q~31 b=unconn cin=$add~427^ADD~97-11[0] cout=$add~427^ADD~97-12[0] sumout=$add~427^ADD~97-12[1] 

.subckt adder a=gnd b=gnd cin=$add~427^ADD~97-12[0] cout=$add~427^ADD~97-13~dummy_output~13~0 sumout=$add~427^ADD~97-13[1] 

.subckt adder a=$dffe~533^Q~24 b=$dffe~533^Q~26 cin=$add~416^ADD~99-0[0] cout=$add~416^ADD~99-1[0] \
 sumout=$add~416^ADD~99-1[1] 

.subckt adder a=$dffe~533^Q~25 b=$dffe~533^Q~27 cin=$add~416^ADD~99-1[0] cout=$add~416^ADD~99-2[0] \
 sumout=$add~416^ADD~99-2[1] 

.subckt adder a=$dffe~533^Q~26 b=$dffe~533^Q~28 cin=$add~416^ADD~99-2[0] cout=$add~416^ADD~99-3[0] \
 sumout=$add~416^ADD~99-3[1] 

.subckt adder a=$dffe~533^Q~27 b=$dffe~533^Q~29 cin=$add~416^ADD~99-3[0] cout=$add~416^ADD~99-4[0] \
 sumout=$add~416^ADD~99-4[1] 

.subckt adder a=$dffe~533^Q~28 b=$dffe~533^Q~30 cin=$add~416^ADD~99-4[0] cout=$add~416^ADD~99-5[0] \
 sumout=$add~416^ADD~99-5[1] 

.subckt adder a=$dffe~533^Q~29 b=$dffe~533^Q~31 cin=$add~416^ADD~99-5[0] cout=$add~416^ADD~99-6[0] \
 sumout=$add~416^ADD~99-6[1] 

.subckt adder a=$dffe~533^Q~30 b=unconn cin=$add~416^ADD~99-6[0] cout=$add~416^ADD~99-7[0] sumout=$add~416^ADD~99-7[1] 

.subckt adder a=$dffe~533^Q~31 b=unconn cin=$add~416^ADD~99-7[0] cout=$add~416^ADD~99-8[0] sumout=$add~416^ADD~99-8[1] 

.subckt adder a=gnd b=gnd cin=$add~416^ADD~99-8[0] cout=$add~416^ADD~99-9~dummy_output~9~0 sumout=$add~416^ADD~99-9[1] 

.subckt adder a=unconn b=$add~416^ADD~99-9[1] cin=$add~418^ADD~98-8[0] cout=$add~418^ADD~98-9[0] sumout=$add~418^ADD~98-9[1] 

.subckt adder a=unconn b=$add~416^ADD~99-8[1] cin=$add~418^ADD~98-7[0] cout=$add~418^ADD~98-8[0] sumout=$add~418^ADD~98-8[1] 

.subckt adder a=unconn b=$add~416^ADD~99-7[1] cin=$add~418^ADD~98-6[0] cout=$add~418^ADD~98-7[0] sumout=$add~418^ADD~98-7[1] 

.subckt adder a=unconn b=$add~416^ADD~99-6[1] cin=$add~418^ADD~98-5[0] cout=$add~418^ADD~98-6[0] sumout=$add~418^ADD~98-6[1] 

.subckt adder a=$add~417^ADD~100-5[1] b=$add~416^ADD~99-5[1] cin=$add~418^ADD~98-4[0] cout=$add~418^ADD~98-5[0] \
 sumout=$add~418^ADD~98-5[1] 

.subckt adder a=$add~417^ADD~100-4[1] b=$add~416^ADD~99-4[1] cin=$add~418^ADD~98-3[0] cout=$add~418^ADD~98-4[0] \
 sumout=$add~418^ADD~98-4[1] 

.subckt adder a=$add~417^ADD~100-3[1] b=$add~416^ADD~99-3[1] cin=$add~418^ADD~98-2[0] cout=$add~418^ADD~98-3[0] \
 sumout=$add~418^ADD~98-3[1] 

.subckt adder a=$add~417^ADD~100-2[1] b=$add~416^ADD~99-2[1] cin=$add~418^ADD~98-1[0] cout=$add~418^ADD~98-2[0] \
 sumout=$add~418^ADD~98-2[1] 

.subckt adder a=$add~417^ADD~100-1[1] b=$add~416^ADD~99-1[1] cin=$add~418^ADD~98-0[0] cout=$add~418^ADD~98-1[0] \
 sumout=$add~418^ADD~98-1[1] 

.subckt adder a=$dffe~533^Q~28 b=$dffe~533^Q~30 cin=$add~417^ADD~100-0[0] cout=$add~417^ADD~100-1[0] \
 sumout=$add~417^ADD~100-1[1] 

.subckt adder a=$dffe~533^Q~29 b=$dffe~533^Q~31 cin=$add~417^ADD~100-1[0] cout=$add~417^ADD~100-2[0] \
 sumout=$add~417^ADD~100-2[1] 

.subckt adder a=$dffe~533^Q~30 b=unconn cin=$add~417^ADD~100-2[0] cout=$add~417^ADD~100-3[0] sumout=$add~417^ADD~100-3[1] 

.subckt adder a=$dffe~533^Q~31 b=unconn cin=$add~417^ADD~100-3[0] cout=$add~417^ADD~100-4[0] sumout=$add~417^ADD~100-4[1] 

.subckt adder a=gnd b=gnd cin=$add~417^ADD~100-4[0] cout=$add~417^ADD~100-5~dummy_output~5~0 sumout=$add~417^ADD~100-5[1] 

.subckt adder a=$dffe~533^Q~20 b=$dffe~533^Q~0 cin=$add~400^ADD~106-0[0] cout=$add~400^ADD~106-1[0] \
 sumout=$add~400^ADD~106-1[1] 

.subckt adder a=$dffe~533^Q~21 b=$dffe~533^Q~1 cin=$add~400^ADD~106-1[0] cout=$add~400^ADD~106-2[0] \
 sumout=$add~400^ADD~106-2[1] 

.subckt adder a=gnd b=gnd cin=$add~400^ADD~106-2[0] cout=$add~400^ADD~106-3~dummy_output~3~0 sumout=$add~400^ADD~106-3[1] 

.subckt adder a=$add~400^ADD~106-3[1] b=$add~399^ADD~115-3[1] cin=$add~401^ADD~105-2[0] cout=$add~401^ADD~105-3[0] \
 sumout=$add~401^ADD~105-3[1] 

.subckt adder a=gnd b=gnd cin=$add~401^ADD~105-3[0] cout=$add~401^ADD~105-4~dummy_output~4~0 sumout=$add~401^ADD~105-4[1] 

.subckt adder a=$add~401^ADD~105-4[1] b=$add~414^ADD~116-4[1] cin=$add~402^ADD~102-3[0] cout=$add~402^ADD~102-4[0] \
 sumout=$add~402^ADD~102-4[1] 

.subckt adder a=gnd b=gnd cin=$add~402^ADD~102-4[0] cout=$add~402^ADD~102-5~dummy_output~5~0 sumout=$add~402^ADD~102-5[1] 

.subckt adder a=$add~402^ADD~102-5[1] b=$add~411^ADD~108-5[1] cin=$add~437^ADD~101-4[0] cout=$add~437^ADD~101-5[0] \
 sumout=$add~437^ADD~101-5[1] 

.subckt adder a=gnd b=gnd cin=$add~437^ADD~101-5[0] cout=$add~437^ADD~101-6~dummy_output~6~0 sumout=$add~437^ADD~101-6[1] 

.subckt adder a=$add~402^ADD~102-4[1] b=$add~411^ADD~108-4[1] cin=$add~437^ADD~101-3[0] cout=$add~437^ADD~101-4[0] \
 sumout=$add~437^ADD~101-4[1] 

.subckt adder a=$add~401^ADD~105-4[1] b=$add~414^ADD~116-4[1] cin=$add~405^ADD~104-3[0] cout=$add~405^ADD~104-4[0] \
 sumout=$add~405^ADD~104-4[1] 

.subckt adder a=$add~405^ADD~104-4[1] b=$add~404^ADD~107-4[1] cin=$add~403^ADD~103-3[0] cout=$add~403^ADD~103-4[0] \
 sumout=$add~403^ADD~103-4[1] 

.subckt adder a=$add~401^ADD~105-3[1] b=$add~414^ADD~116-3[1] cin=$add~402^ADD~102-2[0] cout=$add~402^ADD~102-3[0] \
 sumout=$add~402^ADD~102-3[1] 

.subckt adder a=$add~402^ADD~102-3[1] b=$add~411^ADD~108-3[1] cin=$add~437^ADD~101-2[0] cout=$add~437^ADD~101-3[0] \
 sumout=$add~437^ADD~101-3[1] 

.subckt adder a=$add~401^ADD~105-3[1] b=$add~414^ADD~116-3[1] cin=$add~405^ADD~104-2[0] cout=$add~405^ADD~104-3[0] \
 sumout=$add~405^ADD~104-3[1] 

.subckt adder a=$add~405^ADD~104-3[1] b=$add~404^ADD~107-3[1] cin=$add~403^ADD~103-2[0] cout=$add~403^ADD~103-3[0] \
 sumout=$add~403^ADD~103-3[1] 

.subckt adder a=$add~400^ADD~106-2[1] b=$add~399^ADD~115-2[1] cin=$add~401^ADD~105-1[0] cout=$add~401^ADD~105-2[0] \
 sumout=$add~401^ADD~105-2[1] 

.subckt adder a=$add~401^ADD~105-2[1] b=$add~414^ADD~116-2[1] cin=$add~402^ADD~102-1[0] cout=$add~402^ADD~102-2[0] \
 sumout=$add~402^ADD~102-2[1] 

.subckt adder a=$add~402^ADD~102-2[1] b=$add~411^ADD~108-2[1] cin=$add~437^ADD~101-1[0] cout=$add~437^ADD~101-2[0] \
 sumout=$add~437^ADD~101-2[1] 

.subckt adder a=$add~401^ADD~105-2[1] b=$add~414^ADD~116-2[1] cin=$add~405^ADD~104-1[0] cout=$add~405^ADD~104-2[0] \
 sumout=$add~405^ADD~104-2[1] 

.subckt adder a=$add~405^ADD~104-2[1] b=$add~404^ADD~107-2[1] cin=$add~403^ADD~103-1[0] cout=$add~403^ADD~103-2[0] \
 sumout=$add~403^ADD~103-2[1] 

.subckt adder a=$add~400^ADD~106-1[1] b=$add~399^ADD~115-1[1] cin=$add~401^ADD~105-0[0] cout=$add~401^ADD~105-1[0] \
 sumout=$add~401^ADD~105-1[1] 

.subckt adder a=$add~401^ADD~105-1[1] b=$add~414^ADD~116-1[1] cin=$add~402^ADD~102-0[0] cout=$add~402^ADD~102-1[0] \
 sumout=$add~402^ADD~102-1[1] 

.subckt adder a=$add~402^ADD~102-1[1] b=$add~411^ADD~108-1[1] cin=$add~437^ADD~101-0[0] cout=$add~437^ADD~101-1[0] \
 sumout=$add~437^ADD~101-1[1] 

.subckt adder a=$add~401^ADD~105-1[1] b=$add~414^ADD~116-1[1] cin=$add~405^ADD~104-0[0] cout=$add~405^ADD~104-1[0] \
 sumout=$add~405^ADD~104-1[1] 

.subckt adder a=$add~405^ADD~104-1[1] b=$add~404^ADD~107-1[1] cin=$add~403^ADD~103-0[0] cout=$add~403^ADD~103-1[0] \
 sumout=$add~403^ADD~103-1[1] 

.subckt adder a=$dffe~533^Q~4 b=$dffe~533^Q~2 cin=$add~415^ADD~110-0[0] cout=$add~415^ADD~110-1[0] \
 sumout=$add~415^ADD~110-1[1] 

.subckt adder a=$dffe~533^Q~5 b=$dffe~533^Q~3 cin=$add~415^ADD~110-1[0] cout=$add~415^ADD~110-2[0] \
 sumout=$add~415^ADD~110-2[1] 

.subckt adder a=gnd b=gnd cin=$add~415^ADD~110-2[0] cout=$add~415^ADD~110-3~dummy_output~3~0 sumout=$add~415^ADD~110-3[1] 

.subckt adder a=$add~406^ADD~111-3[1] b=$add~415^ADD~110-3[1] cin=$add~407^ADD~109-2[0] cout=$add~407^ADD~109-3[0] \
 sumout=$add~407^ADD~109-3[1] 

.subckt adder a=gnd b=gnd cin=$add~407^ADD~109-3[0] cout=$add~407^ADD~109-4~dummy_output~4~0 sumout=$add~407^ADD~109-4[1] 

.subckt adder a=$add~410^ADD~112-4[1] b=$add~407^ADD~109-4[1] cin=$add~404^ADD~107-3[0] cout=$add~404^ADD~107-4[0] \
 sumout=$add~404^ADD~107-4[1] 

.subckt adder a=$add~410^ADD~112-4[1] b=$add~407^ADD~109-4[1] cin=$add~411^ADD~108-3[0] cout=$add~411^ADD~108-4[0] \
 sumout=$add~411^ADD~108-4[1] 

.subckt adder a=gnd b=gnd cin=$add~411^ADD~108-4[0] cout=$add~411^ADD~108-5~dummy_output~5~0 sumout=$add~411^ADD~108-5[1] 

.subckt adder a=$add~410^ADD~112-3[1] b=$add~407^ADD~109-3[1] cin=$add~404^ADD~107-2[0] cout=$add~404^ADD~107-3[0] \
 sumout=$add~404^ADD~107-3[1] 

.subckt adder a=$add~410^ADD~112-3[1] b=$add~407^ADD~109-3[1] cin=$add~411^ADD~108-2[0] cout=$add~411^ADD~108-3[0] \
 sumout=$add~411^ADD~108-3[1] 

.subckt adder a=$add~406^ADD~111-2[1] b=$add~415^ADD~110-2[1] cin=$add~407^ADD~109-1[0] cout=$add~407^ADD~109-2[0] \
 sumout=$add~407^ADD~109-2[1] 

.subckt adder a=$add~410^ADD~112-2[1] b=$add~407^ADD~109-2[1] cin=$add~404^ADD~107-1[0] cout=$add~404^ADD~107-2[0] \
 sumout=$add~404^ADD~107-2[1] 

.subckt adder a=$add~410^ADD~112-2[1] b=$add~407^ADD~109-2[1] cin=$add~411^ADD~108-1[0] cout=$add~411^ADD~108-2[0] \
 sumout=$add~411^ADD~108-2[1] 

.subckt adder a=$add~406^ADD~111-1[1] b=$add~415^ADD~110-1[1] cin=$add~407^ADD~109-0[0] cout=$add~407^ADD~109-1[0] \
 sumout=$add~407^ADD~109-1[1] 

.subckt adder a=$add~410^ADD~112-1[1] b=$add~407^ADD~109-1[1] cin=$add~404^ADD~107-0[0] cout=$add~404^ADD~107-1[0] \
 sumout=$add~404^ADD~107-1[1] 

.subckt adder a=$add~410^ADD~112-1[1] b=$add~407^ADD~109-1[1] cin=$add~411^ADD~108-0[0] cout=$add~411^ADD~108-1[0] \
 sumout=$add~411^ADD~108-1[1] 

.subckt adder a=$dffe~533^Q~6 b=$dffe~533^Q~8 cin=$add~406^ADD~111-0[0] cout=$add~406^ADD~111-1[0] \
 sumout=$add~406^ADD~111-1[1] 

.subckt adder a=$dffe~533^Q~7 b=$dffe~533^Q~9 cin=$add~406^ADD~111-1[0] cout=$add~406^ADD~111-2[0] \
 sumout=$add~406^ADD~111-2[1] 

.subckt adder a=gnd b=gnd cin=$add~406^ADD~111-2[0] cout=$add~406^ADD~111-3~dummy_output~3~0 sumout=$add~406^ADD~111-3[1] 

.subckt adder a=$dffe~533^Q~10 b=$dffe~533^Q~12 cin=$add~409^ADD~113-0[0] cout=$add~409^ADD~113-1[0] \
 sumout=$add~409^ADD~113-1[1] 

.subckt adder a=$dffe~533^Q~11 b=$dffe~533^Q~13 cin=$add~409^ADD~113-1[0] cout=$add~409^ADD~113-2[0] \
 sumout=$add~409^ADD~113-2[1] 

.subckt adder a=gnd b=gnd cin=$add~409^ADD~113-2[0] cout=$add~409^ADD~113-3~dummy_output~3~0 sumout=$add~409^ADD~113-3[1] 

.subckt adder a=$add~409^ADD~113-3[1] b=$add~408^ADD~114-3[1] cin=$add~410^ADD~112-2[0] cout=$add~410^ADD~112-3[0] \
 sumout=$add~410^ADD~112-3[1] 

.subckt adder a=gnd b=gnd cin=$add~410^ADD~112-3[0] cout=$add~410^ADD~112-4~dummy_output~4~0 sumout=$add~410^ADD~112-4[1] 

.subckt adder a=$add~409^ADD~113-2[1] b=$add~408^ADD~114-2[1] cin=$add~410^ADD~112-1[0] cout=$add~410^ADD~112-2[0] \
 sumout=$add~410^ADD~112-2[1] 

.subckt adder a=$add~409^ADD~113-1[1] b=$add~408^ADD~114-1[1] cin=$add~410^ADD~112-0[0] cout=$add~410^ADD~112-1[0] \
 sumout=$add~410^ADD~112-1[1] 

.subckt adder a=$dffe~533^Q~14 b=$dffe~533^Q~16 cin=$add~408^ADD~114-0[0] cout=$add~408^ADD~114-1[0] \
 sumout=$add~408^ADD~114-1[1] 

.subckt adder a=$dffe~533^Q~15 b=$dffe~533^Q~17 cin=$add~408^ADD~114-1[0] cout=$add~408^ADD~114-2[0] \
 sumout=$add~408^ADD~114-2[1] 

.subckt adder a=gnd b=gnd cin=$add~408^ADD~114-2[0] cout=$add~408^ADD~114-3~dummy_output~3~0 sumout=$add~408^ADD~114-3[1] 

.subckt adder a=$dffe~533^Q~24 b=$dffe~533^Q~18 cin=$add~399^ADD~115-0[0] cout=$add~399^ADD~115-1[0] \
 sumout=$add~399^ADD~115-1[1] 

.subckt adder a=$dffe~533^Q~25 b=$dffe~533^Q~19 cin=$add~399^ADD~115-1[0] cout=$add~399^ADD~115-2[0] \
 sumout=$add~399^ADD~115-2[1] 

.subckt adder a=gnd b=gnd cin=$add~399^ADD~115-2[0] cout=$add~399^ADD~115-3~dummy_output~3~0 sumout=$add~399^ADD~115-3[1] 

.subckt adder a=$dffe~533^Q~30 b=$dffe~533^Q~22 cin=$add~413^ADD~117-0[0] cout=$add~413^ADD~117-1[0] \
 sumout=$add~413^ADD~117-1[1] 

.subckt adder a=$dffe~533^Q~31 b=$dffe~533^Q~23 cin=$add~413^ADD~117-1[0] cout=$add~413^ADD~117-2[0] \
 sumout=$add~413^ADD~117-2[1] 

.subckt adder a=gnd b=gnd cin=$add~413^ADD~117-2[0] cout=$add~413^ADD~117-3~dummy_output~3~0 sumout=$add~413^ADD~117-3[1] 

.subckt adder a=$add~413^ADD~117-3[1] b=$add~412^ADD~118-3[1] cin=$add~414^ADD~116-2[0] cout=$add~414^ADD~116-3[0] \
 sumout=$add~414^ADD~116-3[1] 

.subckt adder a=gnd b=gnd cin=$add~414^ADD~116-3[0] cout=$add~414^ADD~116-4~dummy_output~4~0 sumout=$add~414^ADD~116-4[1] 

.subckt adder a=$add~413^ADD~117-2[1] b=$add~412^ADD~118-2[1] cin=$add~414^ADD~116-1[0] cout=$add~414^ADD~116-2[0] \
 sumout=$add~414^ADD~116-2[1] 

.subckt adder a=$add~413^ADD~117-1[1] b=$add~412^ADD~118-1[1] cin=$add~414^ADD~116-0[0] cout=$add~414^ADD~116-1[0] \
 sumout=$add~414^ADD~116-1[1] 

.subckt adder a=$dffe~533^Q~28 b=$dffe~533^Q~26 cin=$add~412^ADD~118-0[0] cout=$add~412^ADD~118-1[0] \
 sumout=$add~412^ADD~118-1[1] 

.subckt adder a=$dffe~533^Q~29 b=$dffe~533^Q~27 cin=$add~412^ADD~118-1[0] cout=$add~412^ADD~118-2[0] \
 sumout=$add~412^ADD~118-2[1] 

.subckt adder a=gnd b=gnd cin=$add~412^ADD~118-2[0] cout=$add~412^ADD~118-3~dummy_output~3~0 sumout=$add~412^ADD~118-3[1] 

.subckt adder a=$mul~735-add0-1[1] b=$mul~735-0[27] cin=$mul~735-add1-0[0] cout=$mul~735-add1-1[0] sumout=$mul~735-add1-1[1] 

.subckt adder a=$mul~735-add0-2[1] b=$mul~735-0[28] cin=$mul~735-add1-1[0] cout=$mul~735-add1-2[0] sumout=$mul~735-add1-2[1] 

.subckt adder a=$mul~735-add0-3[1] b=$mul~735-0[29] cin=$mul~735-add1-2[0] cout=$mul~735-add1-3[0] sumout=$mul~735-add1-3[1] 

.subckt adder a=$mul~735-add0-4[1] b=$mul~735-0[30] cin=$mul~735-add1-3[0] cout=$mul~735-add1-4[0] sumout=$mul~735-add1-4[1] 

.subckt adder a=$mul~735-add0-5[1] b=$mul~735-0[31] cin=$mul~735-add1-4[0] cout=$mul~735-add1-5[0] sumout=$mul~735-add1-5[1] 

.subckt adder a=$mul~735-add0-6[1] b=$mul~735-0[32] cin=$mul~735-add1-5[0] cout=$mul~735-add1-6[0] sumout=$mul~735-add1-6[1] 

.subckt adder a=$mul~735-add0-7[1] b=$mul~735-0[33] cin=$mul~735-add1-6[0] cout=$mul~735-add1-7[0] sumout=$mul~735-add1-7[1] 

.subckt adder a=$mul~735-add0-8[1] b=$mul~735-0[34] cin=$mul~735-add1-7[0] cout=$mul~735-add1-8[0] sumout=$mul~735-add1-8[1] 

.subckt adder a=$mul~735-add0-9[1] b=$mul~735-0[35] cin=$mul~735-add1-8[0] cout=$mul~735-add1-9[0] sumout=$mul~735-add1-9[1] 

.subckt adder a=$mul~735-add0-10[1] b=$mul~735-0[36] cin=$mul~735-add1-9[0] cout=$mul~735-add1-10[0] \
 sumout=$mul~735-add1-10[1] 

.subckt adder a=$mul~735-add0-11[1] b=$mul~735-0[37] cin=$mul~735-add1-10[0] cout=$mul~735-add1-11[0] \
 sumout=$mul~735-add1-11[1] 

.subckt adder a=$mul~735-add0-12[1] b=$mul~735-0[38] cin=$mul~735-add1-11[0] cout=$mul~735-add1-12[0] \
 sumout=$mul~735-add1-12[1] 

.subckt adder a=$mul~735-add0-13[1] b=$mul~735-0[39] cin=$mul~735-add1-12[0] cout=$mul~735-add1-13[0] \
 sumout=$mul~735-add1-13[1] 

.subckt adder a=$mul~735-add0-14[1] b=$mul~735-0[40] cin=$mul~735-add1-13[0] cout=$mul~735-add1-14[0] \
 sumout=$mul~735-add1-14[1] 

.subckt adder a=$mul~735-add0-15[1] b=$mul~735-0[41] cin=$mul~735-add1-14[0] cout=$mul~735-add1-15[0] \
 sumout=$mul~735-add1-15[1] 

.subckt adder a=$mul~735-add0-16[1] b=$mul~735-0[42] cin=$mul~735-add1-15[0] cout=$mul~735-add1-16[0] \
 sumout=$mul~735-add1-16[1] 

.subckt adder a=$mul~735-add0-17[1] b=$mul~735-0[43] cin=$mul~735-add1-16[0] cout=$mul~735-add1-17[0] \
 sumout=$mul~735-add1-17[1] 

.subckt adder a=$mul~735-add0-18[1] b=$mul~735-0[44] cin=$mul~735-add1-17[0] cout=$mul~735-add1-18[0] \
 sumout=$mul~735-add1-18[1] 

.subckt adder a=$mul~735-add0-19[1] b=$mul~735-0[45] cin=$mul~735-add1-18[0] cout=$mul~735-add1-19[0] \
 sumout=$mul~735-add1-19[1] 

.subckt adder a=$mul~735-add0-20[1] b=$mul~735-0[46] cin=$mul~735-add1-19[0] cout=$mul~735-add1-20[0] \
 sumout=$mul~735-add1-20[1] 

.subckt adder a=$mul~735-add0-21[1] b=$mul~735-0[47] cin=$mul~735-add1-20[0] cout=$mul~735-add1-21[0] \
 sumout=$mul~735-add1-21[1] 

.subckt adder a=$mul~735-add0-22[1] b=$mul~735-0[48] cin=$mul~735-add1-21[0] cout=$mul~735-add1-22[0] \
 sumout=$mul~735-add1-22[1] 

.subckt adder a=$mul~735-add0-23[1] b=$mul~735-0[49] cin=$mul~735-add1-22[0] cout=$mul~735-add1-23[0] \
 sumout=$mul~735-add1-23[1] 

.subckt adder a=$mul~735-add0-24[1] b=$mul~735-0[50] cin=$mul~735-add1-23[0] cout=$mul~735-add1-24[0] \
 sumout=$mul~735-add1-24[1] 

.subckt adder a=$mul~735-add0-25[1] b=$mul~735-0[51] cin=$mul~735-add1-24[0] cout=$mul~735-add1-25[0] \
 sumout=$mul~735-add1-25[1] 

.subckt adder a=$mul~735-add0-26[1] b=$mul~735-0[52] cin=$mul~735-add1-25[0] cout=$mul~735-add1-26[0] \
 sumout=$mul~735-add1-26[1] 

.subckt adder a=$mul~735-add0-27[1] b=$mul~735-0[53] cin=$mul~735-add1-26[0] cout=$mul~735-add1-27[0] \
 sumout=$mul~735-add1-27[1] 

.subckt adder a=$mul~735-add0-28[1] b=$mul~735-3[0] cin=$mul~735-add1-27[0] cout=$mul~735-add1-28[0] \
 sumout=$mul~735-add1-28[1] 

.subckt adder a=$mul~735-add0-29[1] b=$mul~735-3[1] cin=$mul~735-add1-28[0] cout=$mul~735-add1-29[0] \
 sumout=$mul~735-add1-29[1] 

.subckt adder a=$mul~735-add0-30[1] b=$mul~735-3[2] cin=$mul~735-add1-29[0] cout=$mul~735-add1-30[0] \
 sumout=$mul~735-add1-30[1] 

.subckt adder a=$mul~735-add0-31[1] b=$mul~735-3[3] cin=$mul~735-add1-30[0] cout=$mul~735-add1-31[0] \
 sumout=$mul~735-add1-31[1] 

.subckt adder a=$mul~735-add0-32[1] b=$mul~735-3[4] cin=$mul~735-add1-31[0] cout=$mul~735-add1-32[0] \
 sumout=$mul~735-add1-32[1] 

.subckt adder a=$mul~735-add0-33[1] b=$mul~735-3[5] cin=$mul~735-add1-32[0] cout=$mul~735-add1-33[0] \
 sumout=$mul~735-add1-33[1] 

.subckt adder a=unconn b=$mul~735-3[6] cin=$mul~735-add1-33[0] cout=$mul~735-add1-34[0] sumout=$mul~735-add1-34[1] 

.subckt adder a=unconn b=$mul~735-3[7] cin=$mul~735-add1-34[0] cout=$mul~735-add1-35[0] sumout=$mul~735-add1-35[1] 

.subckt adder a=unconn b=$mul~735-3[8] cin=$mul~735-add1-35[0] cout=$mul~735-add1-36[0] sumout=$mul~735-add1-36[1] 

.subckt adder a=unconn b=$mul~735-3[9] cin=$mul~735-add1-36[0] cout=$mul~735-add1-37[0] sumout=$mul~735-add1-37[1] 

.subckt adder a=$mul~735-2[0] b=$mul~735-1[0] cin=$mul~735-add0-0[0] cout=$mul~735-add0-1[0] sumout=$mul~735-add0-1[1] 

.subckt adder a=$mul~735-2[1] b=$mul~735-1[1] cin=$mul~735-add0-1[0] cout=$mul~735-add0-2[0] sumout=$mul~735-add0-2[1] 

.subckt adder a=$mul~735-2[2] b=$mul~735-1[2] cin=$mul~735-add0-2[0] cout=$mul~735-add0-3[0] sumout=$mul~735-add0-3[1] 

.subckt adder a=$mul~735-2[3] b=$mul~735-1[3] cin=$mul~735-add0-3[0] cout=$mul~735-add0-4[0] sumout=$mul~735-add0-4[1] 

.subckt adder a=$mul~735-2[4] b=$mul~735-1[4] cin=$mul~735-add0-4[0] cout=$mul~735-add0-5[0] sumout=$mul~735-add0-5[1] 

.subckt adder a=$mul~735-2[5] b=$mul~735-1[5] cin=$mul~735-add0-5[0] cout=$mul~735-add0-6[0] sumout=$mul~735-add0-6[1] 

.subckt adder a=$mul~735-2[6] b=$mul~735-1[6] cin=$mul~735-add0-6[0] cout=$mul~735-add0-7[0] sumout=$mul~735-add0-7[1] 

.subckt adder a=$mul~735-2[7] b=$mul~735-1[7] cin=$mul~735-add0-7[0] cout=$mul~735-add0-8[0] sumout=$mul~735-add0-8[1] 

.subckt adder a=$mul~735-2[8] b=$mul~735-1[8] cin=$mul~735-add0-8[0] cout=$mul~735-add0-9[0] sumout=$mul~735-add0-9[1] 

.subckt adder a=$mul~735-2[9] b=$mul~735-1[9] cin=$mul~735-add0-9[0] cout=$mul~735-add0-10[0] sumout=$mul~735-add0-10[1] 

.subckt adder a=$mul~735-2[10] b=$mul~735-1[10] cin=$mul~735-add0-10[0] cout=$mul~735-add0-11[0] sumout=$mul~735-add0-11[1] 

.subckt adder a=$mul~735-2[11] b=$mul~735-1[11] cin=$mul~735-add0-11[0] cout=$mul~735-add0-12[0] sumout=$mul~735-add0-12[1] 

.subckt adder a=$mul~735-2[12] b=$mul~735-1[12] cin=$mul~735-add0-12[0] cout=$mul~735-add0-13[0] sumout=$mul~735-add0-13[1] 

.subckt adder a=$mul~735-2[13] b=$mul~735-1[13] cin=$mul~735-add0-13[0] cout=$mul~735-add0-14[0] sumout=$mul~735-add0-14[1] 

.subckt adder a=$mul~735-2[14] b=$mul~735-1[14] cin=$mul~735-add0-14[0] cout=$mul~735-add0-15[0] sumout=$mul~735-add0-15[1] 

.subckt adder a=$mul~735-2[15] b=$mul~735-1[15] cin=$mul~735-add0-15[0] cout=$mul~735-add0-16[0] sumout=$mul~735-add0-16[1] 

.subckt adder a=$mul~735-2[16] b=$mul~735-1[16] cin=$mul~735-add0-16[0] cout=$mul~735-add0-17[0] sumout=$mul~735-add0-17[1] 

.subckt adder a=$mul~735-2[17] b=$mul~735-1[17] cin=$mul~735-add0-17[0] cout=$mul~735-add0-18[0] sumout=$mul~735-add0-18[1] 

.subckt adder a=$mul~735-2[18] b=$mul~735-1[18] cin=$mul~735-add0-18[0] cout=$mul~735-add0-19[0] sumout=$mul~735-add0-19[1] 

.subckt adder a=$mul~735-2[19] b=$mul~735-1[19] cin=$mul~735-add0-19[0] cout=$mul~735-add0-20[0] sumout=$mul~735-add0-20[1] 

.subckt adder a=$mul~735-2[20] b=$mul~735-1[20] cin=$mul~735-add0-20[0] cout=$mul~735-add0-21[0] sumout=$mul~735-add0-21[1] 

.subckt adder a=$mul~735-2[21] b=$mul~735-1[21] cin=$mul~735-add0-21[0] cout=$mul~735-add0-22[0] sumout=$mul~735-add0-22[1] 

.subckt adder a=$mul~735-2[22] b=$mul~735-1[22] cin=$mul~735-add0-22[0] cout=$mul~735-add0-23[0] sumout=$mul~735-add0-23[1] 

.subckt adder a=$mul~735-2[23] b=$mul~735-1[23] cin=$mul~735-add0-23[0] cout=$mul~735-add0-24[0] sumout=$mul~735-add0-24[1] 

.subckt adder a=$mul~735-2[24] b=$mul~735-1[24] cin=$mul~735-add0-24[0] cout=$mul~735-add0-25[0] sumout=$mul~735-add0-25[1] 

.subckt adder a=$mul~735-2[25] b=$mul~735-1[25] cin=$mul~735-add0-25[0] cout=$mul~735-add0-26[0] sumout=$mul~735-add0-26[1] 

.subckt adder a=$mul~735-2[26] b=$mul~735-1[26] cin=$mul~735-add0-26[0] cout=$mul~735-add0-27[0] sumout=$mul~735-add0-27[1] 

.subckt adder a=$mul~735-2[27] b=$mul~735-1[27] cin=$mul~735-add0-27[0] cout=$mul~735-add0-28[0] sumout=$mul~735-add0-28[1] 

.subckt adder a=$mul~735-2[28] b=$mul~735-1[28] cin=$mul~735-add0-28[0] cout=$mul~735-add0-29[0] sumout=$mul~735-add0-29[1] 

.subckt adder a=$mul~735-2[29] b=$mul~735-1[29] cin=$mul~735-add0-29[0] cout=$mul~735-add0-30[0] sumout=$mul~735-add0-30[1] 

.subckt adder a=$mul~735-2[30] b=$mul~735-1[30] cin=$mul~735-add0-30[0] cout=$mul~735-add0-31[0] sumout=$mul~735-add0-31[1] 

.subckt adder a=$mul~735-2[31] b=$mul~735-1[31] cin=$mul~735-add0-31[0] cout=$mul~735-add0-32[0] sumout=$mul~735-add0-32[1] 

.subckt adder a=gnd b=gnd cin=$mul~735-add0-32[0] cout=$mul~735-add0-33[0] sumout=$mul~735-add0-33[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4784.A[0] b=vcc cin=$add~442^ADD~119-0[0] cout=$add~442^ADD~119-1[0] \
 sumout=$add~442^ADD~119-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4784.A[1] b=unconn cin=$add~442^ADD~119-1[0] \
 cout=$add~442^ADD~119-2[0] sumout=$add~442^ADD~119-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4784.A[2] b=unconn cin=$add~442^ADD~119-2[0] \
 cout=$add~442^ADD~119-3[0] sumout=$add~442^ADD~119-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4784.A[3] b=unconn cin=$add~442^ADD~119-3[0] \
 cout=$add~442^ADD~119-4[0] sumout=$add~442^ADD~119-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4784.A[4] b=unconn cin=$add~442^ADD~119-4[0] \
 cout=$add~442^ADD~119-5[0] sumout=$add~442^ADD~119-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4784.A[5] b=unconn cin=$add~442^ADD~119-5[0] \
 cout=$add~442^ADD~119-6[0] sumout=$add~442^ADD~119-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4784.A[6] b=unconn cin=$add~442^ADD~119-6[0] \
 cout=$add~442^ADD~119-7[0] sumout=$add~442^ADD~119-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4792.Y[0] b=$dffe~379^Q~0 cin=$add~443^ADD~121-0[0] \
 cout=$add~443^ADD~121-1[0] sumout=$add~443^ADD~121-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4792.Y[1] b=$dffe~379^Q~1 cin=$add~443^ADD~121-1[0] \
 cout=$add~443^ADD~121-2[0] sumout=$add~443^ADD~121-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4792.Y[2] b=$dffe~379^Q~2 cin=$add~443^ADD~121-2[0] \
 cout=$add~443^ADD~121-3[0] sumout=$add~443^ADD~121-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4792.Y[3] b=$dffe~379^Q~3 cin=$add~443^ADD~121-3[0] \
 cout=$add~443^ADD~121-4[0] sumout=$add~443^ADD~121-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4792.Y[4] b=$dffe~379^Q~4 cin=$add~443^ADD~121-4[0] \
 cout=$add~443^ADD~121-5[0] sumout=$add~443^ADD~121-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4792.Y[5] b=$dffe~379^Q~5 cin=$add~443^ADD~121-5[0] \
 cout=$add~443^ADD~121-6[0] sumout=$add~443^ADD~121-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4792.Y[6] b=$dffe~379^Q~6 cin=$add~443^ADD~121-6[0] \
 cout=$add~443^ADD~121-7[0] sumout=$add~443^ADD~121-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4792.Y[7] b=$dffe~379^Q~7 cin=$add~443^ADD~121-7[0] \
 cout=$add~443^ADD~121-8[0] sumout=$add~443^ADD~121-8[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4792.Y[8] b=$dffe~379^Q~8 cin=$add~443^ADD~121-8[0] \
 cout=$add~443^ADD~121-9[0] sumout=$add~443^ADD~121-9[1] 

.subckt adder a=gnd b=$dffe~379^Q~9 cin=$add~443^ADD~121-9[0] cout=$add~443^ADD~121-10[0] sumout=$add~443^ADD~121-10[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4886.A[0] b=vcc cin=$add~444^ADD~122-0[0] cout=$add~444^ADD~122-1[0] \
 sumout=$add~444^ADD~122-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4886.A[1] b=unconn cin=$add~444^ADD~122-1[0] \
 cout=$add~444^ADD~122-2[0] sumout=$add~444^ADD~122-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4886.A[2] b=unconn cin=$add~444^ADD~122-2[0] \
 cout=$add~444^ADD~122-3[0] sumout=$add~444^ADD~122-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4886.A[3] b=unconn cin=$add~444^ADD~122-3[0] \
 cout=$add~444^ADD~122-4[0] sumout=$add~444^ADD~122-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4886.A[4] b=unconn cin=$add~444^ADD~122-4[0] \
 cout=$add~444^ADD~122-5[0] sumout=$add~444^ADD~122-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4886.A[5] b=unconn cin=$add~444^ADD~122-5[0] \
 cout=$add~444^ADD~122-6[0] sumout=$add~444^ADD~122-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4886.A[6] b=unconn cin=$add~444^ADD~122-6[0] \
 cout=$add~444^ADD~122-7[0] sumout=$add~444^ADD~122-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[0] b=vcc cin=$add~373^ADD~123-0[0] cout=$add~373^ADD~123-1[0] \
 sumout=$add~373^ADD~123-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[1] b=unconn cin=$add~373^ADD~123-1[0] \
 cout=$add~373^ADD~123-2[0] sumout=$add~373^ADD~123-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[2] b=unconn cin=$add~373^ADD~123-2[0] \
 cout=$add~373^ADD~123-3[0] sumout=$add~373^ADD~123-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[3] b=unconn cin=$add~373^ADD~123-3[0] \
 cout=$add~373^ADD~123-4[0] sumout=$add~373^ADD~123-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[4] b=unconn cin=$add~373^ADD~123-4[0] \
 cout=$add~373^ADD~123-5[0] sumout=$add~373^ADD~123-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[5] b=unconn cin=$add~373^ADD~123-5[0] \
 cout=$add~373^ADD~123-6[0] sumout=$add~373^ADD~123-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[6] b=unconn cin=$add~373^ADD~123-6[0] \
 cout=$add~373^ADD~123-7[0] sumout=$add~373^ADD~123-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[7] b=unconn cin=$add~373^ADD~123-7[0] \
 cout=$add~373^ADD~123-8[0] sumout=$add~373^ADD~123-8[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[8] b=unconn cin=$add~373^ADD~123-8[0] \
 cout=$add~373^ADD~123-9[0] sumout=$add~373^ADD~123-9[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[9] b=unconn cin=$add~373^ADD~123-9[0] \
 cout=$add~373^ADD~123-10[0] sumout=$add~373^ADD~123-10[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[10] b=unconn cin=$add~373^ADD~123-10[0] \
 cout=$add~373^ADD~123-11[0] sumout=$add~373^ADD~123-11[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[11] b=unconn cin=$add~373^ADD~123-11[0] \
 cout=$add~373^ADD~123-12[0] sumout=$add~373^ADD~123-12[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[12] b=unconn cin=$add~373^ADD~123-12[0] \
 cout=$add~373^ADD~123-13[0] sumout=$add~373^ADD~123-13[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[13] b=unconn cin=$add~373^ADD~123-13[0] \
 cout=$add~373^ADD~123-14[0] sumout=$add~373^ADD~123-14[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[14] b=unconn cin=$add~373^ADD~123-14[0] \
 cout=$add~373^ADD~123-15[0] sumout=$add~373^ADD~123-15[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[15] b=unconn cin=$add~373^ADD~123-15[0] \
 cout=$add~373^ADD~123-16[0] sumout=$add~373^ADD~123-16[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[16] b=unconn cin=$add~373^ADD~123-16[0] \
 cout=$add~373^ADD~123-17[0] sumout=$add~373^ADD~123-17[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[17] b=unconn cin=$add~373^ADD~123-17[0] \
 cout=$add~373^ADD~123-18[0] sumout=$add~373^ADD~123-18[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[18] b=unconn cin=$add~373^ADD~123-18[0] \
 cout=$add~373^ADD~123-19[0] sumout=$add~373^ADD~123-19[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[19] b=unconn cin=$add~373^ADD~123-19[0] \
 cout=$add~373^ADD~123-20[0] sumout=$add~373^ADD~123-20[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[20] b=unconn cin=$add~373^ADD~123-20[0] \
 cout=$add~373^ADD~123-21[0] sumout=$add~373^ADD~123-21[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[21] b=unconn cin=$add~373^ADD~123-21[0] \
 cout=$add~373^ADD~123-22[0] sumout=$add~373^ADD~123-22[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[22] b=unconn cin=$add~373^ADD~123-22[0] \
 cout=$add~373^ADD~123-23[0] sumout=$add~373^ADD~123-23[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[23] b=unconn cin=$add~373^ADD~123-23[0] \
 cout=$add~373^ADD~123-24[0] sumout=$add~373^ADD~123-24[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[24] b=unconn cin=$add~373^ADD~123-24[0] \
 cout=$add~373^ADD~123-25[0] sumout=$add~373^ADD~123-25[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[25] b=unconn cin=$add~373^ADD~123-25[0] \
 cout=$add~373^ADD~123-26[0] sumout=$add~373^ADD~123-26[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[26] b=unconn cin=$add~373^ADD~123-26[0] \
 cout=$add~373^ADD~123-27[0] sumout=$add~373^ADD~123-27[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[27] b=unconn cin=$add~373^ADD~123-27[0] \
 cout=$add~373^ADD~123-28[0] sumout=$add~373^ADD~123-28[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[28] b=unconn cin=$add~373^ADD~123-28[0] \
 cout=$add~373^ADD~123-29[0] sumout=$add~373^ADD~123-29[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[29] b=unconn cin=$add~373^ADD~123-29[0] \
 cout=$add~373^ADD~123-30[0] sumout=$add~373^ADD~123-30[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[30] b=unconn cin=$add~373^ADD~123-30[0] \
 cout=$add~373^ADD~123-31[0] sumout=$add~373^ADD~123-31[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4787.B[31] b=unconn cin=$add~373^ADD~123-31[0] \
 cout=$add~373^ADD~123-32[0] sumout=$add~373^ADD~123-32[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4933.Y[0] b=vcc cin=$add~374^ADD~124-0[0] cout=$add~374^ADD~124-1[0] \
 sumout=$add~374^ADD~124-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4933.Y[1] b=unconn cin=$add~374^ADD~124-1[0] \
 cout=$add~374^ADD~124-2[0] sumout=$add~374^ADD~124-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4933.Y[2] b=unconn cin=$add~374^ADD~124-2[0] \
 cout=$add~374^ADD~124-3[0] sumout=$add~374^ADD~124-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4933.Y[3] b=unconn cin=$add~374^ADD~124-3[0] \
 cout=$add~374^ADD~124-4[0] sumout=$add~374^ADD~124-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4933.Y[4] b=unconn cin=$add~374^ADD~124-4[0] \
 cout=$add~374^ADD~124-5[0] sumout=$add~374^ADD~124-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$4933.Y[5] b=unconn cin=$add~374^ADD~124-5[0] \
 cout=$add~374^ADD~124-6[0] sumout=$add~374^ADD~124-6[1] 

.subckt adder a=unconn b=lNOT~661 cin=$sub~396^MIN~125-0[0] cout=$sub~396^MIN~125-1[0] sumout=$sub~396^MIN~125-1[1] 

.subckt adder a=unconn b=lNOT~662 cin=$sub~396^MIN~125-1[0] cout=$sub~396^MIN~125-2[0] sumout=$sub~396^MIN~125-2[1] 

.subckt adder a=unconn b=lNOT~663 cin=$sub~396^MIN~125-2[0] cout=$sub~396^MIN~125-3[0] sumout=$sub~396^MIN~125-3[1] 

.subckt adder a=unconn b=lNOT~664 cin=$sub~396^MIN~125-3[0] cout=$sub~396^MIN~125-4[0] sumout=$sub~396^MIN~125-4[1] 

.subckt adder a=unconn b=lNOT~665 cin=$sub~396^MIN~125-4[0] cout=$sub~396^MIN~125-5[0] sumout=$sub~396^MIN~125-5[1] 

.subckt adder a=unconn b=lNOT~666 cin=$sub~396^MIN~125-5[0] cout=$sub~396^MIN~125-6[0] sumout=$sub~396^MIN~125-6[1] 

.subckt adder a=unconn b=lNOT~667 cin=$sub~396^MIN~125-6[0] cout=$sub~396^MIN~125-7[0] sumout=$sub~396^MIN~125-7[1] 

.subckt adder a=unconn b=lNOT~668 cin=$sub~396^MIN~125-7[0] cout=$sub~396^MIN~125-8[0] sumout=$sub~396^MIN~125-8[1] 

.subckt adder a=unconn b=lNOT~669 cin=$sub~396^MIN~125-8[0] cout=$sub~396^MIN~125-9[0] sumout=$sub~396^MIN~125-9[1] 

.subckt adder a=unconn b=lNOT~670 cin=$sub~396^MIN~125-9[0] cout=$sub~396^MIN~125-10[0] sumout=$sub~396^MIN~125-10[1] 

.subckt adder a=unconn b=lNOT~671 cin=$sub~396^MIN~125-10[0] cout=$sub~396^MIN~125-11[0] sumout=$sub~396^MIN~125-11[1] 

.subckt adder a=unconn b=lNOT~672 cin=$sub~396^MIN~125-11[0] cout=$sub~396^MIN~125-12[0] sumout=$sub~396^MIN~125-12[1] 

.subckt adder a=unconn b=lNOT~673 cin=$sub~396^MIN~125-12[0] cout=$sub~396^MIN~125-13[0] sumout=$sub~396^MIN~125-13[1] 

.subckt adder a=unconn b=lNOT~674 cin=$sub~396^MIN~125-13[0] cout=$sub~396^MIN~125-14[0] sumout=$sub~396^MIN~125-14[1] 

.subckt adder a=unconn b=lNOT~675 cin=$sub~396^MIN~125-14[0] cout=$sub~396^MIN~125-15[0] sumout=$sub~396^MIN~125-15[1] 

.subckt adder a=unconn b=lNOT~676 cin=$sub~396^MIN~125-15[0] cout=$sub~396^MIN~125-16[0] sumout=$sub~396^MIN~125-16[1] 

.subckt adder a=unconn b=lNOT~677 cin=$sub~396^MIN~125-16[0] cout=$sub~396^MIN~125-17[0] sumout=$sub~396^MIN~125-17[1] 

.subckt adder a=unconn b=lNOT~678 cin=$sub~396^MIN~125-17[0] cout=$sub~396^MIN~125-18[0] sumout=$sub~396^MIN~125-18[1] 

.subckt adder a=unconn b=lNOT~679 cin=$sub~396^MIN~125-18[0] cout=$sub~396^MIN~125-19[0] sumout=$sub~396^MIN~125-19[1] 

.subckt adder a=unconn b=lNOT~680 cin=$sub~396^MIN~125-19[0] cout=$sub~396^MIN~125-20[0] sumout=$sub~396^MIN~125-20[1] 

.subckt adder a=unconn b=lNOT~681 cin=$sub~396^MIN~125-20[0] cout=$sub~396^MIN~125-21[0] sumout=$sub~396^MIN~125-21[1] 

.subckt adder a=unconn b=lNOT~682 cin=$sub~396^MIN~125-21[0] cout=$sub~396^MIN~125-22[0] sumout=$sub~396^MIN~125-22[1] 

.subckt adder a=unconn b=lNOT~683 cin=$sub~396^MIN~125-22[0] cout=$sub~396^MIN~125-23[0] sumout=$sub~396^MIN~125-23[1] 

.subckt adder a=unconn b=lNOT~684 cin=$sub~396^MIN~125-23[0] cout=$sub~396^MIN~125-24[0] sumout=$sub~396^MIN~125-24[1] 

.subckt adder a=unconn b=lNOT~685 cin=$sub~396^MIN~125-24[0] cout=$sub~396^MIN~125-25[0] sumout=$sub~396^MIN~125-25[1] 

.subckt adder a=unconn b=lNOT~686 cin=$sub~396^MIN~125-25[0] cout=$sub~396^MIN~125-26[0] sumout=$sub~396^MIN~125-26[1] 

.subckt adder a=unconn b=lNOT~687 cin=$sub~396^MIN~125-26[0] cout=$sub~396^MIN~125-27[0] sumout=$sub~396^MIN~125-27[1] 

.subckt adder a=unconn b=lNOT~688 cin=$sub~396^MIN~125-27[0] cout=$sub~396^MIN~125-28[0] sumout=$sub~396^MIN~125-28[1] 

.subckt adder a=unconn b=lNOT~689 cin=$sub~396^MIN~125-28[0] cout=$sub~396^MIN~125-29[0] sumout=$sub~396^MIN~125-29[1] 

.subckt adder a=unconn b=lNOT~690 cin=$sub~396^MIN~125-29[0] cout=$sub~396^MIN~125-30[0] sumout=$sub~396^MIN~125-30[1] 

.subckt adder a=unconn b=lNOT~691 cin=$sub~396^MIN~125-30[0] cout=$sub~396^MIN~125-31[0] sumout=$sub~396^MIN~125-31[1] 

.subckt adder a=unconn b=lNOT~692 cin=$sub~396^MIN~125-31[0] cout=$sub~396^MIN~125-32~dummy_output~32~0 \
 sumout=$sub~396^MIN~125-32[1] 

.subckt adder a=$dffe~879^Q~0 b=$dffe~931^Q~0 cin=$add~803^ADD~131-0[0] cout=$add~803^ADD~131-1[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[0] 

.subckt adder a=$dffe~879^Q~1 b=$dffe~931^Q~1 cin=$add~803^ADD~131-1[0] cout=$add~803^ADD~131-2[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[1] 

.subckt adder a=$dffe~879^Q~2 b=$dffe~931^Q~2 cin=$add~803^ADD~131-2[0] cout=$add~803^ADD~131-3[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[2] 

.subckt adder a=$dffe~879^Q~3 b=$dffe~931^Q~3 cin=$add~803^ADD~131-3[0] cout=$add~803^ADD~131-4[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[3] 

.subckt adder a=$dffe~879^Q~4 b=$dffe~931^Q~4 cin=$add~803^ADD~131-4[0] cout=$add~803^ADD~131-5[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[4] 

.subckt adder a=$dffe~879^Q~5 b=$dffe~931^Q~5 cin=$add~803^ADD~131-5[0] cout=$add~803^ADD~131-6[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[5] 

.subckt adder a=$dffe~879^Q~6 b=$dffe~931^Q~6 cin=$add~803^ADD~131-6[0] cout=$add~803^ADD~131-7[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[6] 

.subckt adder a=$dffe~879^Q~7 b=$dffe~931^Q~7 cin=$add~803^ADD~131-7[0] cout=$add~803^ADD~131-8[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[7] 

.subckt adder a=$dffe~879^Q~8 b=$dffe~931^Q~8 cin=$add~803^ADD~131-8[0] cout=$add~803^ADD~131-9[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[8] 

.subckt adder a=$dffe~879^Q~9 b=$dffe~931^Q~9 cin=$add~803^ADD~131-9[0] cout=$add~803^ADD~131-10[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[9] 

.subckt adder a=$dffe~879^Q~10 b=$dffe~931^Q~10 cin=$add~803^ADD~131-10[0] cout=$add~803^ADD~131-11[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[10] 

.subckt adder a=$dffe~879^Q~11 b=$dffe~931^Q~11 cin=$add~803^ADD~131-11[0] cout=$add~803^ADD~131-12[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[11] 

.subckt adder a=$dffe~879^Q~12 b=$dffe~931^Q~12 cin=$add~803^ADD~131-12[0] cout=$add~803^ADD~131-13[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[12] 

.subckt adder a=$dffe~879^Q~13 b=$dffe~931^Q~13 cin=$add~803^ADD~131-13[0] cout=$add~803^ADD~131-14[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[13] 

.subckt adder a=$dffe~879^Q~14 b=$dffe~931^Q~14 cin=$add~803^ADD~131-14[0] cout=$add~803^ADD~131-15[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[14] 

.subckt adder a=$dffe~879^Q~15 b=$dffe~931^Q~15 cin=$add~803^ADD~131-15[0] cout=$add~803^ADD~131-16[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[15] 

.subckt adder a=$dffe~879^Q~16 b=$dffe~931^Q~16 cin=$add~803^ADD~131-16[0] cout=$add~803^ADD~131-17[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[16] 

.subckt adder a=$dffe~879^Q~17 b=$dffe~931^Q~17 cin=$add~803^ADD~131-17[0] cout=$add~803^ADD~131-18[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[17] 

.subckt adder a=$dffe~879^Q~18 b=$dffe~931^Q~18 cin=$add~803^ADD~131-18[0] cout=$add~803^ADD~131-19[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[18] 

.subckt adder a=$dffe~879^Q~19 b=$dffe~931^Q~19 cin=$add~803^ADD~131-19[0] cout=$add~803^ADD~131-20[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[19] 

.subckt adder a=$dffe~879^Q~20 b=$dffe~931^Q~20 cin=$add~803^ADD~131-20[0] cout=$add~803^ADD~131-21[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[20] 

.subckt adder a=$dffe~879^Q~21 b=$dffe~931^Q~21 cin=$add~803^ADD~131-21[0] cout=$add~803^ADD~131-22[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[21] 

.subckt adder a=$dffe~879^Q~22 b=$dffe~931^Q~22 cin=$add~803^ADD~131-22[0] cout=$add~803^ADD~131-23[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[22] 

.subckt adder a=$dffe~879^Q~23 b=$dffe~931^Q~23 cin=$add~803^ADD~131-23[0] cout=$add~803^ADD~131-24[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[23] 

.subckt adder a=$dffe~879^Q~24 b=$dffe~931^Q~24 cin=$add~803^ADD~131-24[0] cout=$add~803^ADD~131-25[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[24] 

.subckt adder a=$dffe~879^Q~25 b=$dffe~931^Q~25 cin=$add~803^ADD~131-25[0] cout=$add~803^ADD~131-26[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[25] 

.subckt adder a=$dffe~879^Q~26 b=$dffe~931^Q~26 cin=$add~803^ADD~131-26[0] cout=$add~803^ADD~131-27[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[26] 

.subckt adder a=$dffe~879^Q~27 b=$dffe~931^Q~27 cin=$add~803^ADD~131-27[0] cout=$add~803^ADD~131-28[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[27] 

.subckt adder a=$dffe~879^Q~28 b=$dffe~931^Q~28 cin=$add~803^ADD~131-28[0] cout=$add~803^ADD~131-29[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[28] 

.subckt adder a=$dffe~879^Q~29 b=$dffe~931^Q~29 cin=$add~803^ADD~131-29[0] cout=$add~803^ADD~131-30[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[29] 

.subckt adder a=$dffe~879^Q~30 b=$dffe~931^Q~30 cin=$add~803^ADD~131-30[0] cout=$add~803^ADD~131-31[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[30] 

.subckt adder a=$dffe~879^Q~31 b=$dffe~931^Q~31 cin=$add~803^ADD~131-31[0] cout=$add~803^ADD~131-32[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[31] 

.subckt adder a=gnd b=gnd cin=$add~803^ADD~131-32[0] cout=$add~803^ADD~131-33~dummy_output~33~0 \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[32] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[31] b=unconn \
 cin=$add~762^ADD~130-31[0] cout=$add~762^ADD~130-32[0] sumout=$add~762^ADD~130-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[30] b=unconn \
 cin=$add~762^ADD~130-30[0] cout=$add~762^ADD~130-31[0] sumout=$add~762^ADD~130-31[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[29] b=vcc \
 cin=$add~762^ADD~130-29[0] cout=$add~762^ADD~130-30[0] sumout=$add~762^ADD~130-30[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[28] b=vcc \
 cin=$add~762^ADD~130-28[0] cout=$add~762^ADD~130-29[0] sumout=$add~762^ADD~130-29[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[27] b=vcc \
 cin=$add~762^ADD~130-27[0] cout=$add~762^ADD~130-28[0] sumout=$add~762^ADD~130-28[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[26] b=vcc \
 cin=$add~762^ADD~130-26[0] cout=$add~762^ADD~130-27[0] sumout=$add~762^ADD~130-27[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[25] b=vcc \
 cin=$add~762^ADD~130-25[0] cout=$add~762^ADD~130-26[0] sumout=$add~762^ADD~130-26[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[24] b=vcc \
 cin=$add~762^ADD~130-24[0] cout=$add~762^ADD~130-25[0] sumout=$add~762^ADD~130-25[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[23] b=vcc \
 cin=$add~762^ADD~130-23[0] cout=$add~762^ADD~130-24[0] sumout=$add~762^ADD~130-24[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[22] b=vcc \
 cin=$add~762^ADD~130-22[0] cout=$add~762^ADD~130-23[0] sumout=$add~762^ADD~130-23[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[21] b=vcc \
 cin=$add~762^ADD~130-21[0] cout=$add~762^ADD~130-22[0] sumout=$add~762^ADD~130-22[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[20] b=vcc \
 cin=$add~762^ADD~130-20[0] cout=$add~762^ADD~130-21[0] sumout=$add~762^ADD~130-21[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[19] b=vcc \
 cin=$add~762^ADD~130-19[0] cout=$add~762^ADD~130-20[0] sumout=$add~762^ADD~130-20[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[18] b=vcc \
 cin=$add~762^ADD~130-18[0] cout=$add~762^ADD~130-19[0] sumout=$add~762^ADD~130-19[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[17] b=vcc \
 cin=$add~762^ADD~130-17[0] cout=$add~762^ADD~130-18[0] sumout=$add~762^ADD~130-18[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[16] b=vcc \
 cin=$add~762^ADD~130-16[0] cout=$add~762^ADD~130-17[0] sumout=$add~762^ADD~130-17[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[15] b=vcc \
 cin=$add~762^ADD~130-15[0] cout=$add~762^ADD~130-16[0] sumout=$add~762^ADD~130-16[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[14] b=vcc \
 cin=$add~762^ADD~130-14[0] cout=$add~762^ADD~130-15[0] sumout=$add~762^ADD~130-15[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[13] b=vcc \
 cin=$add~762^ADD~130-13[0] cout=$add~762^ADD~130-14[0] sumout=$add~762^ADD~130-14[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[12] b=vcc \
 cin=$add~762^ADD~130-12[0] cout=$add~762^ADD~130-13[0] sumout=$add~762^ADD~130-13[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[11] b=vcc \
 cin=$add~762^ADD~130-11[0] cout=$add~762^ADD~130-12[0] sumout=$add~762^ADD~130-12[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[10] b=vcc \
 cin=$add~762^ADD~130-10[0] cout=$add~762^ADD~130-11[0] sumout=$add~762^ADD~130-11[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[9] b=vcc \
 cin=$add~762^ADD~130-9[0] cout=$add~762^ADD~130-10[0] sumout=$add~762^ADD~130-10[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[8] b=vcc \
 cin=$add~762^ADD~130-8[0] cout=$add~762^ADD~130-9[0] sumout=$add~762^ADD~130-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[7] b=vcc \
 cin=$add~762^ADD~130-7[0] cout=$add~762^ADD~130-8[0] sumout=$add~762^ADD~130-8[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[6] b=vcc \
 cin=$add~762^ADD~130-6[0] cout=$add~762^ADD~130-7[0] sumout=$add~762^ADD~130-7[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[5] b=vcc \
 cin=$add~762^ADD~130-5[0] cout=$add~762^ADD~130-6[0] sumout=$add~762^ADD~130-6[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[4] b=vcc \
 cin=$add~762^ADD~130-4[0] cout=$add~762^ADD~130-5[0] sumout=$add~762^ADD~130-5[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[3] b=vcc \
 cin=$add~762^ADD~130-3[0] cout=$add~762^ADD~130-4[0] sumout=$add~762^ADD~130-4[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[2] b=vcc \
 cin=$add~762^ADD~130-2[0] cout=$add~762^ADD~130-3[0] sumout=$add~762^ADD~130-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[1] b=vcc \
 cin=$add~762^ADD~130-1[0] cout=$add~762^ADD~130-2[0] sumout=$add~762^ADD~130-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[0] b=vcc \
 cin=$add~762^ADD~130-0[0] cout=$add~762^ADD~130-1[0] sumout=$add~762^ADD~130-1[1] 

.subckt adder a=$dffe~931^Q~0 b=lNOT~629 cin=$sub~1087^MIN~133^MIN~134-0[0] cout=$sub~1087^MIN~133^MIN~134-1[0] \
 sumout=$mux~1094^Y~0 

.subckt adder a=$dffe~931^Q~1 b=lNOT~630 cin=$sub~1087^MIN~133^MIN~134-1[0] cout=$sub~1087^MIN~133^MIN~134-2[0] \
 sumout=$mux~1094^Y~1 

.subckt adder a=$dffe~931^Q~2 b=lNOT~631 cin=$sub~1087^MIN~133^MIN~134-2[0] cout=$sub~1087^MIN~133^MIN~134-3[0] \
 sumout=$mux~1094^Y~2 

.subckt adder a=$dffe~931^Q~3 b=lNOT~632 cin=$sub~1087^MIN~133^MIN~134-3[0] cout=$sub~1087^MIN~133^MIN~134-4[0] \
 sumout=$mux~1094^Y~3 

.subckt adder a=$dffe~931^Q~4 b=lNOT~633 cin=$sub~1087^MIN~133^MIN~134-4[0] cout=$sub~1087^MIN~133^MIN~134-5[0] \
 sumout=$mux~1094^Y~4 

.subckt adder a=$dffe~931^Q~5 b=lNOT~634 cin=$sub~1087^MIN~133^MIN~134-5[0] cout=$sub~1087^MIN~133^MIN~134-6[0] \
 sumout=$mux~1094^Y~5 

.subckt adder a=$dffe~931^Q~6 b=lNOT~635 cin=$sub~1087^MIN~133^MIN~134-6[0] cout=$sub~1087^MIN~133^MIN~134-7[0] \
 sumout=$mux~1094^Y~6 

.subckt adder a=$dffe~931^Q~7 b=lNOT~636 cin=$sub~1087^MIN~133^MIN~134-7[0] cout=$sub~1087^MIN~133^MIN~134-8[0] \
 sumout=$mux~1094^Y~7 

.subckt adder a=$dffe~931^Q~8 b=lNOT~637 cin=$sub~1087^MIN~133^MIN~134-8[0] cout=$sub~1087^MIN~133^MIN~134-9[0] \
 sumout=$mux~1094^Y~8 

.subckt adder a=$dffe~931^Q~9 b=lNOT~638 cin=$sub~1087^MIN~133^MIN~134-9[0] cout=$sub~1087^MIN~133^MIN~134-10[0] \
 sumout=$mux~1094^Y~9 

.subckt adder a=$dffe~931^Q~10 b=lNOT~639 cin=$sub~1087^MIN~133^MIN~134-10[0] cout=$sub~1087^MIN~133^MIN~134-11[0] \
 sumout=$mux~1094^Y~10 

.subckt adder a=$dffe~931^Q~11 b=lNOT~640 cin=$sub~1087^MIN~133^MIN~134-11[0] cout=$sub~1087^MIN~133^MIN~134-12[0] \
 sumout=$mux~1094^Y~11 

.subckt adder a=$dffe~931^Q~12 b=lNOT~641 cin=$sub~1087^MIN~133^MIN~134-12[0] cout=$sub~1087^MIN~133^MIN~134-13[0] \
 sumout=$mux~1094^Y~12 

.subckt adder a=$dffe~931^Q~13 b=lNOT~642 cin=$sub~1087^MIN~133^MIN~134-13[0] cout=$sub~1087^MIN~133^MIN~134-14[0] \
 sumout=$mux~1094^Y~13 

.subckt adder a=$dffe~931^Q~14 b=lNOT~643 cin=$sub~1087^MIN~133^MIN~134-14[0] cout=$sub~1087^MIN~133^MIN~134-15[0] \
 sumout=$mux~1094^Y~14 

.subckt adder a=$dffe~931^Q~15 b=lNOT~644 cin=$sub~1087^MIN~133^MIN~134-15[0] cout=$sub~1087^MIN~133^MIN~134-16[0] \
 sumout=$mux~1094^Y~15 

.subckt adder a=$dffe~931^Q~16 b=lNOT~645 cin=$sub~1087^MIN~133^MIN~134-16[0] cout=$sub~1087^MIN~133^MIN~134-17[0] \
 sumout=$mux~1094^Y~16 

.subckt adder a=$dffe~931^Q~17 b=lNOT~646 cin=$sub~1087^MIN~133^MIN~134-17[0] cout=$sub~1087^MIN~133^MIN~134-18[0] \
 sumout=$mux~1094^Y~17 

.subckt adder a=$dffe~931^Q~18 b=lNOT~647 cin=$sub~1087^MIN~133^MIN~134-18[0] cout=$sub~1087^MIN~133^MIN~134-19[0] \
 sumout=$mux~1094^Y~18 

.subckt adder a=$dffe~931^Q~19 b=lNOT~648 cin=$sub~1087^MIN~133^MIN~134-19[0] cout=$sub~1087^MIN~133^MIN~134-20[0] \
 sumout=$mux~1094^Y~19 

.subckt adder a=$dffe~931^Q~20 b=lNOT~649 cin=$sub~1087^MIN~133^MIN~134-20[0] cout=$sub~1087^MIN~133^MIN~134-21[0] \
 sumout=$mux~1094^Y~20 

.subckt adder a=$dffe~931^Q~21 b=lNOT~650 cin=$sub~1087^MIN~133^MIN~134-21[0] cout=$sub~1087^MIN~133^MIN~134-22[0] \
 sumout=$mux~1094^Y~21 

.subckt adder a=$dffe~931^Q~22 b=lNOT~651 cin=$sub~1087^MIN~133^MIN~134-22[0] cout=$sub~1087^MIN~133^MIN~134-23[0] \
 sumout=$mux~1094^Y~22 

.subckt adder a=$dffe~931^Q~23 b=lNOT~652 cin=$sub~1087^MIN~133^MIN~134-23[0] cout=$sub~1087^MIN~133^MIN~134-24[0] \
 sumout=$mux~1094^Y~23 

.subckt adder a=$dffe~931^Q~24 b=lNOT~653 cin=$sub~1087^MIN~133^MIN~134-24[0] cout=$sub~1087^MIN~133^MIN~134-25[0] \
 sumout=$mux~1094^Y~24 

.subckt adder a=$dffe~931^Q~25 b=lNOT~654 cin=$sub~1087^MIN~133^MIN~134-25[0] cout=$sub~1087^MIN~133^MIN~134-26[0] \
 sumout=$mux~1094^Y~25 

.subckt adder a=$dffe~931^Q~26 b=lNOT~655 cin=$sub~1087^MIN~133^MIN~134-26[0] cout=$sub~1087^MIN~133^MIN~134-27[0] \
 sumout=$mux~1094^Y~26 

.subckt adder a=$dffe~931^Q~27 b=lNOT~656 cin=$sub~1087^MIN~133^MIN~134-27[0] cout=$sub~1087^MIN~133^MIN~134-28[0] \
 sumout=$mux~1094^Y~27 

.subckt adder a=$dffe~931^Q~28 b=lNOT~657 cin=$sub~1087^MIN~133^MIN~134-28[0] cout=$sub~1087^MIN~133^MIN~134-29[0] \
 sumout=$mux~1094^Y~28 

.subckt adder a=$dffe~931^Q~29 b=lNOT~658 cin=$sub~1087^MIN~133^MIN~134-29[0] cout=$sub~1087^MIN~133^MIN~134-30[0] \
 sumout=$mux~1094^Y~29 

.subckt adder a=$dffe~931^Q~30 b=lNOT~659 cin=$sub~1087^MIN~133^MIN~134-30[0] cout=$sub~1087^MIN~133^MIN~134-31[0] \
 sumout=$mux~1094^Y~30 

.subckt adder a=$dffe~931^Q~31 b=lNOT~660 cin=$sub~1087^MIN~133^MIN~134-31[0] \
 cout=$sub~1087^MIN~133^MIN~134-32~dummy_output~32~0 sumout=$mux~1094^Y~31 

.subckt adder a=$lt~1041^Y~0 \
 b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[0] cin=$add~801^ADD~137-0[0] \
 cout=$add~801^ADD~137-1[0] sumout=$add~801^ADD~137-1[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[1] \
 cin=$add~801^ADD~137-1[0] cout=$add~801^ADD~137-2[0] sumout=$add~801^ADD~137-2[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[2] \
 cin=$add~801^ADD~137-2[0] cout=$add~801^ADD~137-3[0] sumout=$add~801^ADD~137-3[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[3] \
 cin=$add~801^ADD~137-3[0] cout=$add~801^ADD~137-4[0] sumout=$add~801^ADD~137-4[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[4] \
 cin=$add~801^ADD~137-4[0] cout=$add~801^ADD~137-5[0] sumout=$add~801^ADD~137-5[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[5] \
 cin=$add~801^ADD~137-5[0] cout=$add~801^ADD~137-6[0] sumout=$add~801^ADD~137-6[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[6] \
 cin=$add~801^ADD~137-6[0] cout=$add~801^ADD~137-7[0] sumout=$add~801^ADD~137-7[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[7] \
 cin=$add~801^ADD~137-7[0] cout=$add~801^ADD~137-8[0] sumout=$add~801^ADD~137-8[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[8] \
 cin=$add~801^ADD~137-8[0] cout=$add~801^ADD~137-9[0] sumout=$add~801^ADD~137-9[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[9] \
 cin=$add~801^ADD~137-9[0] cout=$add~801^ADD~137-10[0] sumout=$add~801^ADD~137-10[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[10] \
 cin=$add~801^ADD~137-10[0] cout=$add~801^ADD~137-11[0] sumout=$add~801^ADD~137-11[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[11] \
 cin=$add~801^ADD~137-11[0] cout=$add~801^ADD~137-12[0] sumout=$add~801^ADD~137-12[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[12] \
 cin=$add~801^ADD~137-12[0] cout=$add~801^ADD~137-13[0] sumout=$add~801^ADD~137-13[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[13] \
 cin=$add~801^ADD~137-13[0] cout=$add~801^ADD~137-14[0] sumout=$add~801^ADD~137-14[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[14] \
 cin=$add~801^ADD~137-14[0] cout=$add~801^ADD~137-15[0] sumout=$add~801^ADD~137-15[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[15] \
 cin=$add~801^ADD~137-15[0] cout=$add~801^ADD~137-16[0] sumout=$add~801^ADD~137-16[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[16] \
 cin=$add~801^ADD~137-16[0] cout=$add~801^ADD~137-17[0] sumout=$add~801^ADD~137-17[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[17] \
 cin=$add~801^ADD~137-17[0] cout=$add~801^ADD~137-18[0] sumout=$add~801^ADD~137-18[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[18] \
 cin=$add~801^ADD~137-18[0] cout=$add~801^ADD~137-19[0] sumout=$add~801^ADD~137-19[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[19] \
 cin=$add~801^ADD~137-19[0] cout=$add~801^ADD~137-20[0] sumout=$add~801^ADD~137-20[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[20] \
 cin=$add~801^ADD~137-20[0] cout=$add~801^ADD~137-21[0] sumout=$add~801^ADD~137-21[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[21] \
 cin=$add~801^ADD~137-21[0] cout=$add~801^ADD~137-22[0] sumout=$add~801^ADD~137-22[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[22] \
 cin=$add~801^ADD~137-22[0] cout=$add~801^ADD~137-23[0] sumout=$add~801^ADD~137-23[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[23] \
 cin=$add~801^ADD~137-23[0] cout=$add~801^ADD~137-24[0] sumout=$add~801^ADD~137-24[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[24] \
 cin=$add~801^ADD~137-24[0] cout=$add~801^ADD~137-25[0] sumout=$add~801^ADD~137-25[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[25] \
 cin=$add~801^ADD~137-25[0] cout=$add~801^ADD~137-26[0] sumout=$add~801^ADD~137-26[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[26] \
 cin=$add~801^ADD~137-26[0] cout=$add~801^ADD~137-27[0] sumout=$add~801^ADD~137-27[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[27] \
 cin=$add~801^ADD~137-27[0] cout=$add~801^ADD~137-28[0] sumout=$add~801^ADD~137-28[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[28] \
 cin=$add~801^ADD~137-28[0] cout=$add~801^ADD~137-29[0] sumout=$add~801^ADD~137-29[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[29] \
 cin=$add~801^ADD~137-29[0] cout=$add~801^ADD~137-30[0] sumout=$add~801^ADD~137-30[1] 

.subckt adder a=$lt~1041^Y~0 \
 b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[30] cin=$add~801^ADD~137-30[0] \
 cout=$add~801^ADD~137-31[0] sumout=$add~801^ADD~137-31[1] 

.subckt adder a=$lt~1041^Y~0 \
 b=$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[31] cin=$add~801^ADD~137-31[0] \
 cout=$add~801^ADD~137-32[0] sumout=$add~801^ADD~137-32[1] 

.subckt adder a=$add~801^ADD~137-32[1] b=lNOT~628 cin=$sub~1089^MIN~136-31[0] cout=$sub~1089^MIN~136-32~dummy_output~32~0 \
 sumout=$sub~1089^MIN~136-32[1] 

.subckt adder a=$add~801^ADD~137-31[1] b=lNOT~627 cin=$sub~1089^MIN~136-30[0] cout=$sub~1089^MIN~136-31[0] \
 sumout=$sub~1089^MIN~136-31[1] 

.subckt adder a=$add~801^ADD~137-30[1] b=lNOT~626 cin=$sub~1089^MIN~136-29[0] cout=$sub~1089^MIN~136-30[0] \
 sumout=$sub~1089^MIN~136-30[1] 

.subckt adder a=$add~801^ADD~137-29[1] b=lNOT~625 cin=$sub~1089^MIN~136-28[0] cout=$sub~1089^MIN~136-29[0] \
 sumout=$sub~1089^MIN~136-29[1] 

.subckt adder a=$add~801^ADD~137-28[1] b=lNOT~624 cin=$sub~1089^MIN~136-27[0] cout=$sub~1089^MIN~136-28[0] \
 sumout=$sub~1089^MIN~136-28[1] 

.subckt adder a=$add~801^ADD~137-27[1] b=lNOT~623 cin=$sub~1089^MIN~136-26[0] cout=$sub~1089^MIN~136-27[0] \
 sumout=$sub~1089^MIN~136-27[1] 

.subckt adder a=$add~801^ADD~137-26[1] b=lNOT~622 cin=$sub~1089^MIN~136-25[0] cout=$sub~1089^MIN~136-26[0] \
 sumout=$sub~1089^MIN~136-26[1] 

.subckt adder a=$add~801^ADD~137-25[1] b=lNOT~621 cin=$sub~1089^MIN~136-24[0] cout=$sub~1089^MIN~136-25[0] \
 sumout=$sub~1089^MIN~136-25[1] 

.subckt adder a=$add~801^ADD~137-24[1] b=lNOT~620 cin=$sub~1089^MIN~136-23[0] cout=$sub~1089^MIN~136-24[0] \
 sumout=$sub~1089^MIN~136-24[1] 

.subckt adder a=$add~801^ADD~137-23[1] b=lNOT~619 cin=$sub~1089^MIN~136-22[0] cout=$sub~1089^MIN~136-23[0] \
 sumout=$sub~1089^MIN~136-23[1] 

.subckt adder a=$add~801^ADD~137-22[1] b=lNOT~618 cin=$sub~1089^MIN~136-21[0] cout=$sub~1089^MIN~136-22[0] \
 sumout=$sub~1089^MIN~136-22[1] 

.subckt adder a=$add~801^ADD~137-21[1] b=lNOT~617 cin=$sub~1089^MIN~136-20[0] cout=$sub~1089^MIN~136-21[0] \
 sumout=$sub~1089^MIN~136-21[1] 

.subckt adder a=$add~801^ADD~137-20[1] b=lNOT~616 cin=$sub~1089^MIN~136-19[0] cout=$sub~1089^MIN~136-20[0] \
 sumout=$sub~1089^MIN~136-20[1] 

.subckt adder a=$add~801^ADD~137-19[1] b=lNOT~615 cin=$sub~1089^MIN~136-18[0] cout=$sub~1089^MIN~136-19[0] \
 sumout=$sub~1089^MIN~136-19[1] 

.subckt adder a=$add~801^ADD~137-18[1] b=lNOT~614 cin=$sub~1089^MIN~136-17[0] cout=$sub~1089^MIN~136-18[0] \
 sumout=$sub~1089^MIN~136-18[1] 

.subckt adder a=$add~801^ADD~137-17[1] b=lNOT~613 cin=$sub~1089^MIN~136-16[0] cout=$sub~1089^MIN~136-17[0] \
 sumout=$sub~1089^MIN~136-17[1] 

.subckt adder a=$add~801^ADD~137-16[1] b=lNOT~612 cin=$sub~1089^MIN~136-15[0] cout=$sub~1089^MIN~136-16[0] \
 sumout=$sub~1089^MIN~136-16[1] 

.subckt adder a=$add~801^ADD~137-15[1] b=lNOT~611 cin=$sub~1089^MIN~136-14[0] cout=$sub~1089^MIN~136-15[0] \
 sumout=$sub~1089^MIN~136-15[1] 

.subckt adder a=$add~801^ADD~137-14[1] b=lNOT~610 cin=$sub~1089^MIN~136-13[0] cout=$sub~1089^MIN~136-14[0] \
 sumout=$sub~1089^MIN~136-14[1] 

.subckt adder a=$add~801^ADD~137-13[1] b=lNOT~609 cin=$sub~1089^MIN~136-12[0] cout=$sub~1089^MIN~136-13[0] \
 sumout=$sub~1089^MIN~136-13[1] 

.subckt adder a=$add~801^ADD~137-12[1] b=lNOT~608 cin=$sub~1089^MIN~136-11[0] cout=$sub~1089^MIN~136-12[0] \
 sumout=$sub~1089^MIN~136-12[1] 

.subckt adder a=$add~801^ADD~137-11[1] b=lNOT~607 cin=$sub~1089^MIN~136-10[0] cout=$sub~1089^MIN~136-11[0] \
 sumout=$sub~1089^MIN~136-11[1] 

.subckt adder a=$add~801^ADD~137-10[1] b=lNOT~606 cin=$sub~1089^MIN~136-9[0] cout=$sub~1089^MIN~136-10[0] \
 sumout=$sub~1089^MIN~136-10[1] 

.subckt adder a=$add~801^ADD~137-9[1] b=lNOT~605 cin=$sub~1089^MIN~136-8[0] cout=$sub~1089^MIN~136-9[0] \
 sumout=$sub~1089^MIN~136-9[1] 

.subckt adder a=$add~801^ADD~137-8[1] b=lNOT~604 cin=$sub~1089^MIN~136-7[0] cout=$sub~1089^MIN~136-8[0] \
 sumout=$sub~1089^MIN~136-8[1] 

.subckt adder a=$add~801^ADD~137-7[1] b=lNOT~603 cin=$sub~1089^MIN~136-6[0] cout=$sub~1089^MIN~136-7[0] \
 sumout=$sub~1089^MIN~136-7[1] 

.subckt adder a=$add~801^ADD~137-6[1] b=lNOT~602 cin=$sub~1089^MIN~136-5[0] cout=$sub~1089^MIN~136-6[0] \
 sumout=$sub~1089^MIN~136-6[1] 

.subckt adder a=$add~801^ADD~137-5[1] b=lNOT~601 cin=$sub~1089^MIN~136-4[0] cout=$sub~1089^MIN~136-5[0] \
 sumout=$sub~1089^MIN~136-5[1] 

.subckt adder a=$add~801^ADD~137-4[1] b=lNOT~600 cin=$sub~1089^MIN~136-3[0] cout=$sub~1089^MIN~136-4[0] \
 sumout=$sub~1089^MIN~136-4[1] 

.subckt adder a=$add~801^ADD~137-3[1] b=lNOT~599 cin=$sub~1089^MIN~136-2[0] cout=$sub~1089^MIN~136-3[0] \
 sumout=$sub~1089^MIN~136-3[1] 

.subckt adder a=$add~801^ADD~137-2[1] b=lNOT~598 cin=$sub~1089^MIN~136-1[0] cout=$sub~1089^MIN~136-2[0] \
 sumout=$sub~1089^MIN~136-2[1] 

.subckt adder a=$add~801^ADD~137-1[1] b=lNOT~597 cin=$sub~1089^MIN~136-0[0] cout=$sub~1089^MIN~136-1[0] \
 sumout=$sub~1089^MIN~136-1[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[0] b=lNOT~564 \
 cin=$sub~1090^MIN~138-0[0] cout=$sub~1090^MIN~138-1[0] sumout=$sub~1090^MIN~138-1[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[1] b=vcc \
 cin=$sub~1090^MIN~138-1[0] cout=$sub~1090^MIN~138-2[0] sumout=$sub~1090^MIN~138-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[2] b=vcc \
 cin=$sub~1090^MIN~138-2[0] cout=$sub~1090^MIN~138-3[0] sumout=$sub~1090^MIN~138-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[3] b=vcc \
 cin=$sub~1090^MIN~138-3[0] cout=$sub~1090^MIN~138-4[0] sumout=$sub~1090^MIN~138-4[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[4] b=vcc \
 cin=$sub~1090^MIN~138-4[0] cout=$sub~1090^MIN~138-5[0] sumout=$sub~1090^MIN~138-5[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[5] b=vcc \
 cin=$sub~1090^MIN~138-5[0] cout=$sub~1090^MIN~138-6[0] sumout=$sub~1090^MIN~138-6[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[6] b=vcc \
 cin=$sub~1090^MIN~138-6[0] cout=$sub~1090^MIN~138-7[0] sumout=$sub~1090^MIN~138-7[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[7] b=vcc \
 cin=$sub~1090^MIN~138-7[0] cout=$sub~1090^MIN~138-8[0] sumout=$sub~1090^MIN~138-8[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[8] b=vcc \
 cin=$sub~1090^MIN~138-8[0] cout=$sub~1090^MIN~138-9[0] sumout=$sub~1090^MIN~138-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[9] b=vcc \
 cin=$sub~1090^MIN~138-9[0] cout=$sub~1090^MIN~138-10[0] sumout=$sub~1090^MIN~138-10[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[10] b=vcc \
 cin=$sub~1090^MIN~138-10[0] cout=$sub~1090^MIN~138-11[0] sumout=$sub~1090^MIN~138-11[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[11] b=vcc \
 cin=$sub~1090^MIN~138-11[0] cout=$sub~1090^MIN~138-12[0] sumout=$sub~1090^MIN~138-12[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[12] b=vcc \
 cin=$sub~1090^MIN~138-12[0] cout=$sub~1090^MIN~138-13[0] sumout=$sub~1090^MIN~138-13[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[13] b=vcc \
 cin=$sub~1090^MIN~138-13[0] cout=$sub~1090^MIN~138-14[0] sumout=$sub~1090^MIN~138-14[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[14] b=vcc \
 cin=$sub~1090^MIN~138-14[0] cout=$sub~1090^MIN~138-15[0] sumout=$sub~1090^MIN~138-15[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[15] b=vcc \
 cin=$sub~1090^MIN~138-15[0] cout=$sub~1090^MIN~138-16[0] sumout=$sub~1090^MIN~138-16[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[16] b=vcc \
 cin=$sub~1090^MIN~138-16[0] cout=$sub~1090^MIN~138-17[0] sumout=$sub~1090^MIN~138-17[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[17] b=vcc \
 cin=$sub~1090^MIN~138-17[0] cout=$sub~1090^MIN~138-18[0] sumout=$sub~1090^MIN~138-18[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[18] b=vcc \
 cin=$sub~1090^MIN~138-18[0] cout=$sub~1090^MIN~138-19[0] sumout=$sub~1090^MIN~138-19[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[19] b=vcc \
 cin=$sub~1090^MIN~138-19[0] cout=$sub~1090^MIN~138-20[0] sumout=$sub~1090^MIN~138-20[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[20] b=vcc \
 cin=$sub~1090^MIN~138-20[0] cout=$sub~1090^MIN~138-21[0] sumout=$sub~1090^MIN~138-21[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[21] b=vcc \
 cin=$sub~1090^MIN~138-21[0] cout=$sub~1090^MIN~138-22[0] sumout=$sub~1090^MIN~138-22[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[22] b=vcc \
 cin=$sub~1090^MIN~138-22[0] cout=$sub~1090^MIN~138-23[0] sumout=$sub~1090^MIN~138-23[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[23] b=vcc \
 cin=$sub~1090^MIN~138-23[0] cout=$sub~1090^MIN~138-24[0] sumout=$sub~1090^MIN~138-24[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[24] b=vcc \
 cin=$sub~1090^MIN~138-24[0] cout=$sub~1090^MIN~138-25[0] sumout=$sub~1090^MIN~138-25[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[25] b=vcc \
 cin=$sub~1090^MIN~138-25[0] cout=$sub~1090^MIN~138-26[0] sumout=$sub~1090^MIN~138-26[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[26] b=vcc \
 cin=$sub~1090^MIN~138-26[0] cout=$sub~1090^MIN~138-27[0] sumout=$sub~1090^MIN~138-27[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[27] b=vcc \
 cin=$sub~1090^MIN~138-27[0] cout=$sub~1090^MIN~138-28[0] sumout=$sub~1090^MIN~138-28[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[28] b=vcc \
 cin=$sub~1090^MIN~138-28[0] cout=$sub~1090^MIN~138-29[0] sumout=$sub~1090^MIN~138-29[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[29] b=vcc \
 cin=$sub~1090^MIN~138-29[0] cout=$sub~1090^MIN~138-30[0] sumout=$sub~1090^MIN~138-30[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[30] b=lNOT~564 \
 cin=$sub~1090^MIN~138-30[0] cout=$sub~1090^MIN~138-31[0] sumout=$sub~1090^MIN~138-31[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[31] b=lNOT~564 \
 cin=$sub~1090^MIN~138-31[0] cout=$sub~1090^MIN~138-32[0] sumout=$sub~1090^MIN~138-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[32] b=unconn \
 cin=$sub~1090^MIN~138-32[0] cout=$sub~1090^MIN~138-33~dummy_output~33~0 sumout=$sub~1090^MIN~138-33[1] 

.subckt adder a=gnd b=lNOT~532 cin=$sub~1088^MIN~141-0[0] cout=$sub~1088^MIN~141-1[0] sumout=$sub~1088^MIN~141-1[1] 

.subckt adder a=gnd b=lNOT~533 cin=$sub~1088^MIN~141-1[0] cout=$sub~1088^MIN~141-2[0] sumout=$sub~1088^MIN~141-2[1] 

.subckt adder a=gnd b=lNOT~534 cin=$sub~1088^MIN~141-2[0] cout=$sub~1088^MIN~141-3[0] sumout=$sub~1088^MIN~141-3[1] 

.subckt adder a=gnd b=lNOT~535 cin=$sub~1088^MIN~141-3[0] cout=$sub~1088^MIN~141-4[0] sumout=$sub~1088^MIN~141-4[1] 

.subckt adder a=gnd b=lNOT~536 cin=$sub~1088^MIN~141-4[0] cout=$sub~1088^MIN~141-5[0] sumout=$sub~1088^MIN~141-5[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-5[0] cout=$sub~1088^MIN~141-6[0] sumout=$sub~1088^MIN~141-6[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-6[0] cout=$sub~1088^MIN~141-7[0] sumout=$sub~1088^MIN~141-7[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-7[0] cout=$sub~1088^MIN~141-8[0] sumout=$sub~1088^MIN~141-8[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-8[0] cout=$sub~1088^MIN~141-9[0] sumout=$sub~1088^MIN~141-9[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-9[0] cout=$sub~1088^MIN~141-10[0] sumout=$sub~1088^MIN~141-10[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-10[0] cout=$sub~1088^MIN~141-11[0] sumout=$sub~1088^MIN~141-11[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-11[0] cout=$sub~1088^MIN~141-12[0] sumout=$sub~1088^MIN~141-12[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-12[0] cout=$sub~1088^MIN~141-13[0] sumout=$sub~1088^MIN~141-13[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-13[0] cout=$sub~1088^MIN~141-14[0] sumout=$sub~1088^MIN~141-14[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-14[0] cout=$sub~1088^MIN~141-15[0] sumout=$sub~1088^MIN~141-15[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-15[0] cout=$sub~1088^MIN~141-16[0] sumout=$sub~1088^MIN~141-16[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-16[0] cout=$sub~1088^MIN~141-17[0] sumout=$sub~1088^MIN~141-17[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-17[0] cout=$sub~1088^MIN~141-18[0] sumout=$sub~1088^MIN~141-18[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-18[0] cout=$sub~1088^MIN~141-19[0] sumout=$sub~1088^MIN~141-19[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-19[0] cout=$sub~1088^MIN~141-20[0] sumout=$sub~1088^MIN~141-20[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-20[0] cout=$sub~1088^MIN~141-21[0] sumout=$sub~1088^MIN~141-21[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-21[0] cout=$sub~1088^MIN~141-22[0] sumout=$sub~1088^MIN~141-22[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-22[0] cout=$sub~1088^MIN~141-23[0] sumout=$sub~1088^MIN~141-23[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-23[0] cout=$sub~1088^MIN~141-24[0] sumout=$sub~1088^MIN~141-24[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-24[0] cout=$sub~1088^MIN~141-25[0] sumout=$sub~1088^MIN~141-25[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-25[0] cout=$sub~1088^MIN~141-26[0] sumout=$sub~1088^MIN~141-26[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-26[0] cout=$sub~1088^MIN~141-27[0] sumout=$sub~1088^MIN~141-27[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-27[0] cout=$sub~1088^MIN~141-28[0] sumout=$sub~1088^MIN~141-28[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-28[0] cout=$sub~1088^MIN~141-29[0] sumout=$sub~1088^MIN~141-29[1] 

.subckt adder a=gnd b=unconn cin=$sub~1088^MIN~141-29[0] cout=$sub~1088^MIN~141-30[0] sumout=$sub~1088^MIN~141-30[1] 

.subckt adder a=$dffe~884^Q~0 b=unconn cin=$sub~1088^MIN~141-30[0] cout=$sub~1088^MIN~141-31[0] \
 sumout=$sub~1088^MIN~141-31[1] 

.subckt adder a=$dffe~884^Q~1 b=unconn cin=$sub~1088^MIN~141-31[0] cout=$sub~1088^MIN~141-32~dummy_output~32~0 \
 sumout=$sub~1088^MIN~141-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[31] \
 b=$sub~1088^MIN~141-32[1] cin=$add~800^ADD~140-31[0] cout=$add~800^ADD~140-32[0] sumout=$add~800^ADD~140-32[1] 

.subckt adder a=gnd b=gnd cin=$add~800^ADD~140-32[0] cout=$add~800^ADD~140-33~dummy_output~33~0 sumout=$add~800^ADD~140-33[1] 

.subckt adder a=$add~800^ADD~140-33[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-32[0] cout=$add~810^ADD~139-33[0] \
 sumout=$add~810^ADD~139-33[1] 

.subckt adder a=$add~800^ADD~140-32[1] b=gnd cin=$add~810^ADD~139-31[0] cout=$add~810^ADD~139-32[0] \
 sumout=$add~810^ADD~139-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[30] \
 b=$sub~1088^MIN~141-31[1] cin=$add~800^ADD~140-30[0] cout=$add~800^ADD~140-31[0] sumout=$add~800^ADD~140-31[1] 

.subckt adder a=$add~800^ADD~140-31[1] b=gnd cin=$add~810^ADD~139-30[0] cout=$add~810^ADD~139-31[0] \
 sumout=$add~810^ADD~139-31[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[29] \
 b=$sub~1088^MIN~141-30[1] cin=$add~800^ADD~140-29[0] cout=$add~800^ADD~140-30[0] sumout=$add~800^ADD~140-30[1] 

.subckt adder a=$add~800^ADD~140-30[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-29[0] cout=$add~810^ADD~139-30[0] \
 sumout=$add~810^ADD~139-30[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[28] \
 b=$sub~1088^MIN~141-29[1] cin=$add~800^ADD~140-28[0] cout=$add~800^ADD~140-29[0] sumout=$add~800^ADD~140-29[1] 

.subckt adder a=$add~800^ADD~140-29[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-28[0] cout=$add~810^ADD~139-29[0] \
 sumout=$add~810^ADD~139-29[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[27] \
 b=$sub~1088^MIN~141-28[1] cin=$add~800^ADD~140-27[0] cout=$add~800^ADD~140-28[0] sumout=$add~800^ADD~140-28[1] 

.subckt adder a=$add~800^ADD~140-28[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-27[0] cout=$add~810^ADD~139-28[0] \
 sumout=$add~810^ADD~139-28[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[26] \
 b=$sub~1088^MIN~141-27[1] cin=$add~800^ADD~140-26[0] cout=$add~800^ADD~140-27[0] sumout=$add~800^ADD~140-27[1] 

.subckt adder a=$add~800^ADD~140-27[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-26[0] cout=$add~810^ADD~139-27[0] \
 sumout=$add~810^ADD~139-27[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[25] \
 b=$sub~1088^MIN~141-26[1] cin=$add~800^ADD~140-25[0] cout=$add~800^ADD~140-26[0] sumout=$add~800^ADD~140-26[1] 

.subckt adder a=$add~800^ADD~140-26[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-25[0] cout=$add~810^ADD~139-26[0] \
 sumout=$add~810^ADD~139-26[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[24] \
 b=$sub~1088^MIN~141-25[1] cin=$add~800^ADD~140-24[0] cout=$add~800^ADD~140-25[0] sumout=$add~800^ADD~140-25[1] 

.subckt adder a=$add~800^ADD~140-25[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-24[0] cout=$add~810^ADD~139-25[0] \
 sumout=$add~810^ADD~139-25[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[23] \
 b=$sub~1088^MIN~141-24[1] cin=$add~800^ADD~140-23[0] cout=$add~800^ADD~140-24[0] sumout=$add~800^ADD~140-24[1] 

.subckt adder a=$add~800^ADD~140-24[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-23[0] cout=$add~810^ADD~139-24[0] \
 sumout=$add~810^ADD~139-24[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[22] \
 b=$sub~1088^MIN~141-23[1] cin=$add~800^ADD~140-22[0] cout=$add~800^ADD~140-23[0] sumout=$add~800^ADD~140-23[1] 

.subckt adder a=$add~800^ADD~140-23[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-22[0] cout=$add~810^ADD~139-23[0] \
 sumout=$add~810^ADD~139-23[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[21] \
 b=$sub~1088^MIN~141-22[1] cin=$add~800^ADD~140-21[0] cout=$add~800^ADD~140-22[0] sumout=$add~800^ADD~140-22[1] 

.subckt adder a=$add~800^ADD~140-22[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-21[0] cout=$add~810^ADD~139-22[0] \
 sumout=$add~810^ADD~139-22[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[20] \
 b=$sub~1088^MIN~141-21[1] cin=$add~800^ADD~140-20[0] cout=$add~800^ADD~140-21[0] sumout=$add~800^ADD~140-21[1] 

.subckt adder a=$add~800^ADD~140-21[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-20[0] cout=$add~810^ADD~139-21[0] \
 sumout=$add~810^ADD~139-21[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[19] \
 b=$sub~1088^MIN~141-20[1] cin=$add~800^ADD~140-19[0] cout=$add~800^ADD~140-20[0] sumout=$add~800^ADD~140-20[1] 

.subckt adder a=$add~800^ADD~140-20[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-19[0] cout=$add~810^ADD~139-20[0] \
 sumout=$add~810^ADD~139-20[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[18] \
 b=$sub~1088^MIN~141-19[1] cin=$add~800^ADD~140-18[0] cout=$add~800^ADD~140-19[0] sumout=$add~800^ADD~140-19[1] 

.subckt adder a=$add~800^ADD~140-19[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-18[0] cout=$add~810^ADD~139-19[0] \
 sumout=$add~810^ADD~139-19[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[17] \
 b=$sub~1088^MIN~141-18[1] cin=$add~800^ADD~140-17[0] cout=$add~800^ADD~140-18[0] sumout=$add~800^ADD~140-18[1] 

.subckt adder a=$add~800^ADD~140-18[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-17[0] cout=$add~810^ADD~139-18[0] \
 sumout=$add~810^ADD~139-18[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[16] \
 b=$sub~1088^MIN~141-17[1] cin=$add~800^ADD~140-16[0] cout=$add~800^ADD~140-17[0] sumout=$add~800^ADD~140-17[1] 

.subckt adder a=$add~800^ADD~140-17[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-16[0] cout=$add~810^ADD~139-17[0] \
 sumout=$add~810^ADD~139-17[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[15] \
 b=$sub~1088^MIN~141-16[1] cin=$add~800^ADD~140-15[0] cout=$add~800^ADD~140-16[0] sumout=$add~800^ADD~140-16[1] 

.subckt adder a=$add~800^ADD~140-16[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-15[0] cout=$add~810^ADD~139-16[0] \
 sumout=$add~810^ADD~139-16[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[14] \
 b=$sub~1088^MIN~141-15[1] cin=$add~800^ADD~140-14[0] cout=$add~800^ADD~140-15[0] sumout=$add~800^ADD~140-15[1] 

.subckt adder a=$add~800^ADD~140-15[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-14[0] cout=$add~810^ADD~139-15[0] \
 sumout=$add~810^ADD~139-15[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[13] \
 b=$sub~1088^MIN~141-14[1] cin=$add~800^ADD~140-13[0] cout=$add~800^ADD~140-14[0] sumout=$add~800^ADD~140-14[1] 

.subckt adder a=$add~800^ADD~140-14[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-13[0] cout=$add~810^ADD~139-14[0] \
 sumout=$add~810^ADD~139-14[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[12] \
 b=$sub~1088^MIN~141-13[1] cin=$add~800^ADD~140-12[0] cout=$add~800^ADD~140-13[0] sumout=$add~800^ADD~140-13[1] 

.subckt adder a=$add~800^ADD~140-13[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-12[0] cout=$add~810^ADD~139-13[0] \
 sumout=$add~810^ADD~139-13[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[11] \
 b=$sub~1088^MIN~141-12[1] cin=$add~800^ADD~140-11[0] cout=$add~800^ADD~140-12[0] sumout=$add~800^ADD~140-12[1] 

.subckt adder a=$add~800^ADD~140-12[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-11[0] cout=$add~810^ADD~139-12[0] \
 sumout=$add~810^ADD~139-12[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[10] \
 b=$sub~1088^MIN~141-11[1] cin=$add~800^ADD~140-10[0] cout=$add~800^ADD~140-11[0] sumout=$add~800^ADD~140-11[1] 

.subckt adder a=$add~800^ADD~140-11[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-10[0] cout=$add~810^ADD~139-11[0] \
 sumout=$add~810^ADD~139-11[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[9] \
 b=$sub~1088^MIN~141-10[1] cin=$add~800^ADD~140-9[0] cout=$add~800^ADD~140-10[0] sumout=$add~800^ADD~140-10[1] 

.subckt adder a=$add~800^ADD~140-10[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-9[0] cout=$add~810^ADD~139-10[0] \
 sumout=$add~810^ADD~139-10[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[8] \
 b=$sub~1088^MIN~141-9[1] cin=$add~800^ADD~140-8[0] cout=$add~800^ADD~140-9[0] sumout=$add~800^ADD~140-9[1] 

.subckt adder a=$add~800^ADD~140-9[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-8[0] cout=$add~810^ADD~139-9[0] \
 sumout=$add~810^ADD~139-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[7] \
 b=$sub~1088^MIN~141-8[1] cin=$add~800^ADD~140-7[0] cout=$add~800^ADD~140-8[0] sumout=$add~800^ADD~140-8[1] 

.subckt adder a=$add~800^ADD~140-8[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-7[0] cout=$add~810^ADD~139-8[0] \
 sumout=$add~810^ADD~139-8[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[6] \
 b=$sub~1088^MIN~141-7[1] cin=$add~800^ADD~140-6[0] cout=$add~800^ADD~140-7[0] sumout=$add~800^ADD~140-7[1] 

.subckt adder a=$add~800^ADD~140-7[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-6[0] cout=$add~810^ADD~139-7[0] \
 sumout=$add~810^ADD~139-7[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[5] \
 b=$sub~1088^MIN~141-6[1] cin=$add~800^ADD~140-5[0] cout=$add~800^ADD~140-6[0] sumout=$add~800^ADD~140-6[1] 

.subckt adder a=$add~800^ADD~140-6[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-5[0] cout=$add~810^ADD~139-6[0] \
 sumout=$add~810^ADD~139-6[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[4] \
 b=$sub~1088^MIN~141-5[1] cin=$add~800^ADD~140-4[0] cout=$add~800^ADD~140-5[0] sumout=$add~800^ADD~140-5[1] 

.subckt adder a=$add~800^ADD~140-5[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-4[0] cout=$add~810^ADD~139-5[0] \
 sumout=$add~810^ADD~139-5[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[3] \
 b=$sub~1088^MIN~141-4[1] cin=$add~800^ADD~140-3[0] cout=$add~800^ADD~140-4[0] sumout=$add~800^ADD~140-4[1] 

.subckt adder a=$add~800^ADD~140-4[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-3[0] cout=$add~810^ADD~139-4[0] \
 sumout=$add~810^ADD~139-4[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[2] \
 b=$sub~1088^MIN~141-3[1] cin=$add~800^ADD~140-2[0] cout=$add~800^ADD~140-3[0] sumout=$add~800^ADD~140-3[1] 

.subckt adder a=$add~800^ADD~140-3[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-2[0] cout=$add~810^ADD~139-3[0] \
 sumout=$add~810^ADD~139-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[1] \
 b=$sub~1088^MIN~141-2[1] cin=$add~800^ADD~140-1[0] cout=$add~800^ADD~140-2[0] sumout=$add~800^ADD~140-2[1] 

.subckt adder a=$add~800^ADD~140-2[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-1[0] cout=$add~810^ADD~139-2[0] \
 sumout=$add~810^ADD~139-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 b=$sub~1088^MIN~141-1[1] cin=$add~800^ADD~140-0[0] cout=$add~800^ADD~140-1[0] sumout=$add~800^ADD~140-1[1] 

.subckt adder a=$add~800^ADD~140-1[1] b=$gt~1039^Y~0 cin=$add~810^ADD~139-0[0] cout=$add~810^ADD~139-1[0] \
 sumout=$add~810^ADD~139-1[1] 

.subckt adder a=$dffe~888^Q~0 b=$add~805^ADD~147-3[1] cin=$add~799^ADD~143-0[0] cout=$add~799^ADD~143-1[0] \
 sumout=$add~799^ADD~143-1[1] 

.subckt adder a=$dffe~888^Q~1 b=unconn cin=$add~799^ADD~143-1[0] cout=$add~799^ADD~143-2[0] sumout=$add~799^ADD~143-2[1] 

.subckt adder a=$dffe~888^Q~2 b=unconn cin=$add~799^ADD~143-2[0] cout=$add~799^ADD~143-3[0] sumout=$add~799^ADD~143-3[1] 

.subckt adder a=$dffe~888^Q~3 b=unconn cin=$add~799^ADD~143-3[0] cout=$add~799^ADD~143-4[0] sumout=$add~799^ADD~143-4[1] 

.subckt adder a=unconn b=$add~799^ADD~143-4[1] cin=$add~798^ADD~142-3[0] cout=$add~798^ADD~142-4[0] \
 sumout=$add~798^ADD~142-4[1] 

.subckt adder a=gnd b=gnd cin=$add~798^ADD~142-4[0] cout=$add~798^ADD~142-5~dummy_output~5~0 sumout=$add~798^ADD~142-5[1] 

.subckt adder a=$add~797^ADD~145-3[1] b=$add~799^ADD~143-3[1] cin=$add~798^ADD~142-2[0] cout=$add~798^ADD~142-3[0] \
 sumout=$add~798^ADD~142-3[1] 

.subckt adder a=$add~797^ADD~145-2[1] b=$add~799^ADD~143-2[1] cin=$add~798^ADD~142-1[0] cout=$add~798^ADD~142-2[0] \
 sumout=$add~798^ADD~142-2[1] 

.subckt adder a=$add~797^ADD~145-1[1] b=$add~799^ADD~143-1[1] cin=$add~798^ADD~142-0[0] cout=$add~798^ADD~142-1[0] \
 sumout=$add~798^ADD~142-1[1] 

.subckt adder a=$dffe~888^Q~2 b=$dffe~889^Q~0 cin=$add~795^ADD~148-0[0] cout=$add~795^ADD~148-1[0] \
 sumout=$add~795^ADD~148-1[1] 

.subckt adder a=$dffe~888^Q~3 b=$dffe~889^Q~1 cin=$add~795^ADD~148-1[0] cout=$add~795^ADD~148-2[0] \
 sumout=$add~795^ADD~148-2[1] 

.subckt adder a=gnd b=gnd cin=$add~795^ADD~148-2[0] cout=$add~795^ADD~148-3~dummy_output~3~0 sumout=$add~795^ADD~148-3[1] 

.subckt adder a=$add~795^ADD~148-3[1] b=unconn cin=$add~805^ADD~147-2[0] cout=$add~805^ADD~147-3[0] \
 sumout=$add~805^ADD~147-3[1] 

.subckt adder a=$add~805^ADD~147-3[1] b=$add~805^ADD~147-1[1] cin=$add~806^ADD~146-0[0] cout=$add~806^ADD~146-1[0] \
 sumout=$add~806^ADD~146-1[1] 

.subckt adder a=unconn b=$add~805^ADD~147-2[1] cin=$add~806^ADD~146-1[0] cout=$add~806^ADD~146-2[0] \
 sumout=$add~806^ADD~146-2[1] 

.subckt adder a=gnd b=gnd cin=$add~806^ADD~146-2[0] cout=$add~806^ADD~146-3~dummy_output~3~0 sumout=$add~806^ADD~146-3[1] 

.subckt adder a=$add~806^ADD~146-3[1] b=$add~806^ADD~146-1[1] cin=$add~796^ADD~144-0[0] cout=$add~796^ADD~144-1[0] \
 sumout=$add~796^ADD~144-1[1] 

.subckt adder a=unconn b=$add~806^ADD~146-2[1] cin=$add~796^ADD~144-1[0] cout=$add~796^ADD~144-2[0] \
 sumout=$add~796^ADD~144-2[1] 

.subckt adder a=$add~806^ADD~146-3[1] b=$dffe~888^Q~2 cin=$add~797^ADD~145-0[0] cout=$add~797^ADD~145-1[0] \
 sumout=$add~797^ADD~145-1[1] 

.subckt adder a=unconn b=$dffe~888^Q~3 cin=$add~797^ADD~145-1[0] cout=$add~797^ADD~145-2[0] sumout=$add~797^ADD~145-2[1] 

.subckt adder a=gnd b=gnd cin=$add~797^ADD~145-2[0] cout=$add~797^ADD~145-3~dummy_output~3~0 sumout=$add~797^ADD~145-3[1] 

.subckt adder a=$add~795^ADD~148-2[1] b=$dffe~890^Q~1 cin=$add~805^ADD~147-1[0] cout=$add~805^ADD~147-2[0] \
 sumout=$add~805^ADD~147-2[1] 

.subckt adder a=$add~795^ADD~148-1[1] b=$dffe~890^Q~0 cin=$add~805^ADD~147-0[0] cout=$add~805^ADD~147-1[0] \
 sumout=$add~805^ADD~147-1[1] 

.subckt adder a=$dffe~892^Q~0 b=$add~790^ADD~150-1[1] cin=$add~804^ADD~149-0[0] cout=$add~804^ADD~149-1[0] \
 sumout=$add~804^ADD~149-1[1] 

.subckt adder a=$dffe~892^Q~1 b=$add~790^ADD~150-2[1] cin=$add~804^ADD~149-1[0] cout=$add~804^ADD~149-2[0] \
 sumout=$add~804^ADD~149-2[1] 

.subckt adder a=$dffe~892^Q~2 b=$add~790^ADD~150-3[1] cin=$add~804^ADD~149-2[0] cout=$add~804^ADD~149-3[0] \
 sumout=$add~804^ADD~149-3[1] 

.subckt adder a=$dffe~892^Q~3 b=$add~790^ADD~150-4[1] cin=$add~804^ADD~149-3[0] cout=$add~804^ADD~149-4[0] \
 sumout=$add~804^ADD~149-4[1] 

.subckt adder a=$dffe~892^Q~4 b=$add~790^ADD~150-5[1] cin=$add~804^ADD~149-4[0] cout=$add~804^ADD~149-5[0] \
 sumout=$add~804^ADD~149-5[1] 

.subckt adder a=$dffe~892^Q~5 b=$add~790^ADD~150-6[1] cin=$add~804^ADD~149-5[0] cout=$add~804^ADD~149-6[0] \
 sumout=$add~804^ADD~149-6[1] 

.subckt adder a=$dffe~892^Q~6 b=$add~790^ADD~150-7[1] cin=$add~804^ADD~149-6[0] cout=$add~804^ADD~149-7[0] \
 sumout=$add~804^ADD~149-7[1] 

.subckt adder a=$dffe~892^Q~7 b=$add~790^ADD~150-8[1] cin=$add~804^ADD~149-7[0] cout=$add~804^ADD~149-8[0] \
 sumout=$add~804^ADD~149-8[1] 

.subckt adder a=$dffe~892^Q~8 b=$add~790^ADD~150-9[1] cin=$add~804^ADD~149-8[0] cout=$add~804^ADD~149-9[0] \
 sumout=$add~804^ADD~149-9[1] 

.subckt adder a=$dffe~892^Q~9 b=$add~790^ADD~150-10[1] cin=$add~804^ADD~149-9[0] cout=$add~804^ADD~149-10[0] \
 sumout=$add~804^ADD~149-10[1] 

.subckt adder a=$dffe~892^Q~10 b=$add~790^ADD~150-11[1] cin=$add~804^ADD~149-10[0] cout=$add~804^ADD~149-11[0] \
 sumout=$add~804^ADD~149-11[1] 

.subckt adder a=$dffe~892^Q~11 b=$add~790^ADD~150-12[1] cin=$add~804^ADD~149-11[0] cout=$add~804^ADD~149-12[0] \
 sumout=$add~804^ADD~149-12[1] 

.subckt adder a=$dffe~892^Q~12 b=$add~790^ADD~150-13[1] cin=$add~804^ADD~149-12[0] cout=$add~804^ADD~149-13[0] \
 sumout=$add~804^ADD~149-13[1] 

.subckt adder a=$dffe~892^Q~13 b=$add~790^ADD~150-14[1] cin=$add~804^ADD~149-13[0] cout=$add~804^ADD~149-14[0] \
 sumout=$add~804^ADD~149-14[1] 

.subckt adder a=$dffe~892^Q~14 b=$add~790^ADD~150-15[1] cin=$add~804^ADD~149-14[0] cout=$add~804^ADD~149-15[0] \
 sumout=$add~804^ADD~149-15[1] 

.subckt adder a=$dffe~892^Q~15 b=$add~790^ADD~150-16[1] cin=$add~804^ADD~149-15[0] cout=$add~804^ADD~149-16[0] \
 sumout=$add~804^ADD~149-16[1] 

.subckt adder a=$dffe~892^Q~16 b=$add~790^ADD~150-17[1] cin=$add~804^ADD~149-16[0] cout=$add~804^ADD~149-17[0] \
 sumout=$add~804^ADD~149-17[1] 

.subckt adder a=unconn b=$add~790^ADD~150-18[1] cin=$add~804^ADD~149-17[0] cout=$add~804^ADD~149-18[0] \
 sumout=$add~804^ADD~149-18[1] 

.subckt adder a=unconn b=$add~790^ADD~150-19[1] cin=$add~804^ADD~149-18[0] cout=$add~804^ADD~149-19[0] \
 sumout=$add~804^ADD~149-19[1] 

.subckt adder a=unconn b=$add~790^ADD~150-20[1] cin=$add~804^ADD~149-19[0] cout=$add~804^ADD~149-20[0] \
 sumout=$add~804^ADD~149-20[1] 

.subckt adder a=unconn b=$add~790^ADD~150-21[1] cin=$add~804^ADD~149-20[0] cout=$add~804^ADD~149-21[0] \
 sumout=$add~804^ADD~149-21[1] 

.subckt adder a=unconn b=$add~790^ADD~150-22[1] cin=$add~804^ADD~149-21[0] cout=$add~804^ADD~149-22[0] \
 sumout=$add~804^ADD~149-22[1] 

.subckt adder a=unconn b=$add~790^ADD~150-23[1] cin=$add~804^ADD~149-22[0] cout=$add~804^ADD~149-23[0] \
 sumout=$add~804^ADD~149-23[1] 

.subckt adder a=unconn b=$add~790^ADD~150-24[1] cin=$add~804^ADD~149-23[0] cout=$add~804^ADD~149-24[0] \
 sumout=$add~804^ADD~149-24[1] 

.subckt adder a=unconn b=$add~790^ADD~150-25[1] cin=$add~804^ADD~149-24[0] cout=$add~804^ADD~149-25[0] \
 sumout=$add~804^ADD~149-25[1] 

.subckt adder a=unconn b=$add~790^ADD~150-26[1] cin=$add~804^ADD~149-25[0] cout=$add~804^ADD~149-26[0] \
 sumout=$add~804^ADD~149-26[1] 

.subckt adder a=unconn b=$add~790^ADD~150-27[1] cin=$add~804^ADD~149-26[0] cout=$add~804^ADD~149-27[0] \
 sumout=$add~804^ADD~149-27[1] 

.subckt adder a=unconn b=$add~790^ADD~150-28[1] cin=$add~804^ADD~149-27[0] cout=$add~804^ADD~149-28[0] \
 sumout=$add~804^ADD~149-28[1] 

.subckt adder a=unconn b=$add~790^ADD~150-29[1] cin=$add~804^ADD~149-28[0] cout=$add~804^ADD~149-29[0] \
 sumout=$add~804^ADD~149-29[1] 

.subckt adder a=unconn b=$add~790^ADD~150-30[1] cin=$add~804^ADD~149-29[0] cout=$add~804^ADD~149-30[0] \
 sumout=$add~804^ADD~149-30[1] 

.subckt adder a=unconn b=$add~790^ADD~150-31[1] cin=$add~804^ADD~149-30[0] cout=$add~804^ADD~149-31[0] \
 sumout=$add~804^ADD~149-31[1] 

.subckt adder a=unconn b=$add~790^ADD~150-32[1] cin=$add~804^ADD~149-31[0] cout=$add~804^ADD~149-32[0] \
 sumout=$add~804^ADD~149-32[1] 

.subckt adder a=$dffe~893^Q~0 b=$dffe~894^Q~0 cin=$add~790^ADD~150-0[0] cout=$add~790^ADD~150-1[0] \
 sumout=$add~790^ADD~150-1[1] 

.subckt adder a=$dffe~893^Q~1 b=$dffe~894^Q~1 cin=$add~790^ADD~150-1[0] cout=$add~790^ADD~150-2[0] \
 sumout=$add~790^ADD~150-2[1] 

.subckt adder a=$dffe~893^Q~2 b=$dffe~894^Q~2 cin=$add~790^ADD~150-2[0] cout=$add~790^ADD~150-3[0] \
 sumout=$add~790^ADD~150-3[1] 

.subckt adder a=$dffe~893^Q~3 b=$dffe~894^Q~3 cin=$add~790^ADD~150-3[0] cout=$add~790^ADD~150-4[0] \
 sumout=$add~790^ADD~150-4[1] 

.subckt adder a=$dffe~893^Q~4 b=$dffe~894^Q~4 cin=$add~790^ADD~150-4[0] cout=$add~790^ADD~150-5[0] \
 sumout=$add~790^ADD~150-5[1] 

.subckt adder a=$dffe~893^Q~5 b=$dffe~894^Q~5 cin=$add~790^ADD~150-5[0] cout=$add~790^ADD~150-6[0] \
 sumout=$add~790^ADD~150-6[1] 

.subckt adder a=$dffe~893^Q~6 b=$dffe~894^Q~6 cin=$add~790^ADD~150-6[0] cout=$add~790^ADD~150-7[0] \
 sumout=$add~790^ADD~150-7[1] 

.subckt adder a=$dffe~893^Q~7 b=$dffe~894^Q~7 cin=$add~790^ADD~150-7[0] cout=$add~790^ADD~150-8[0] \
 sumout=$add~790^ADD~150-8[1] 

.subckt adder a=$dffe~893^Q~8 b=$dffe~894^Q~8 cin=$add~790^ADD~150-8[0] cout=$add~790^ADD~150-9[0] \
 sumout=$add~790^ADD~150-9[1] 

.subckt adder a=$dffe~893^Q~9 b=$dffe~894^Q~9 cin=$add~790^ADD~150-9[0] cout=$add~790^ADD~150-10[0] \
 sumout=$add~790^ADD~150-10[1] 

.subckt adder a=$dffe~893^Q~10 b=$dffe~894^Q~10 cin=$add~790^ADD~150-10[0] cout=$add~790^ADD~150-11[0] \
 sumout=$add~790^ADD~150-11[1] 

.subckt adder a=$dffe~893^Q~11 b=$dffe~894^Q~11 cin=$add~790^ADD~150-11[0] cout=$add~790^ADD~150-12[0] \
 sumout=$add~790^ADD~150-12[1] 

.subckt adder a=$dffe~893^Q~12 b=$dffe~894^Q~12 cin=$add~790^ADD~150-12[0] cout=$add~790^ADD~150-13[0] \
 sumout=$add~790^ADD~150-13[1] 

.subckt adder a=$dffe~893^Q~13 b=$dffe~894^Q~13 cin=$add~790^ADD~150-13[0] cout=$add~790^ADD~150-14[0] \
 sumout=$add~790^ADD~150-14[1] 

.subckt adder a=$dffe~893^Q~14 b=$dffe~894^Q~14 cin=$add~790^ADD~150-14[0] cout=$add~790^ADD~150-15[0] \
 sumout=$add~790^ADD~150-15[1] 

.subckt adder a=$dffe~893^Q~15 b=$dffe~894^Q~15 cin=$add~790^ADD~150-15[0] cout=$add~790^ADD~150-16[0] \
 sumout=$add~790^ADD~150-16[1] 

.subckt adder a=$dffe~893^Q~16 b=$dffe~894^Q~16 cin=$add~790^ADD~150-16[0] cout=$add~790^ADD~150-17[0] \
 sumout=$add~790^ADD~150-17[1] 

.subckt adder a=$dffe~893^Q~17 b=$dffe~894^Q~17 cin=$add~790^ADD~150-17[0] cout=$add~790^ADD~150-18[0] \
 sumout=$add~790^ADD~150-18[1] 

.subckt adder a=$dffe~893^Q~18 b=$dffe~894^Q~18 cin=$add~790^ADD~150-18[0] cout=$add~790^ADD~150-19[0] \
 sumout=$add~790^ADD~150-19[1] 

.subckt adder a=$dffe~893^Q~19 b=$dffe~894^Q~19 cin=$add~790^ADD~150-19[0] cout=$add~790^ADD~150-20[0] \
 sumout=$add~790^ADD~150-20[1] 

.subckt adder a=$dffe~893^Q~20 b=$dffe~894^Q~20 cin=$add~790^ADD~150-20[0] cout=$add~790^ADD~150-21[0] \
 sumout=$add~790^ADD~150-21[1] 

.subckt adder a=$dffe~893^Q~21 b=$dffe~894^Q~21 cin=$add~790^ADD~150-21[0] cout=$add~790^ADD~150-22[0] \
 sumout=$add~790^ADD~150-22[1] 

.subckt adder a=$dffe~893^Q~22 b=$dffe~894^Q~22 cin=$add~790^ADD~150-22[0] cout=$add~790^ADD~150-23[0] \
 sumout=$add~790^ADD~150-23[1] 

.subckt adder a=$dffe~893^Q~23 b=$dffe~894^Q~23 cin=$add~790^ADD~150-23[0] cout=$add~790^ADD~150-24[0] \
 sumout=$add~790^ADD~150-24[1] 

.subckt adder a=$dffe~893^Q~24 b=$dffe~894^Q~24 cin=$add~790^ADD~150-24[0] cout=$add~790^ADD~150-25[0] \
 sumout=$add~790^ADD~150-25[1] 

.subckt adder a=unconn b=$dffe~894^Q~25 cin=$add~790^ADD~150-25[0] cout=$add~790^ADD~150-26[0] sumout=$add~790^ADD~150-26[1] 

.subckt adder a=unconn b=$dffe~894^Q~26 cin=$add~790^ADD~150-26[0] cout=$add~790^ADD~150-27[0] sumout=$add~790^ADD~150-27[1] 

.subckt adder a=unconn b=$dffe~894^Q~27 cin=$add~790^ADD~150-27[0] cout=$add~790^ADD~150-28[0] sumout=$add~790^ADD~150-28[1] 

.subckt adder a=unconn b=$dffe~894^Q~28 cin=$add~790^ADD~150-28[0] cout=$add~790^ADD~150-29[0] sumout=$add~790^ADD~150-29[1] 

.subckt adder a=unconn b=$dffe~894^Q~29 cin=$add~790^ADD~150-29[0] cout=$add~790^ADD~150-30[0] sumout=$add~790^ADD~150-30[1] 

.subckt adder a=unconn b=$dffe~894^Q~30 cin=$add~790^ADD~150-30[0] cout=$add~790^ADD~150-31[0] sumout=$add~790^ADD~150-31[1] 

.subckt adder a=unconn b=$dffe~894^Q~31 cin=$add~790^ADD~150-31[0] cout=$add~790^ADD~150-32[0] sumout=$add~790^ADD~150-32[1] 

.subckt adder a=$dffe~898^Q~0 b=$dffe~898^Q~2 cin=$add~794^ADD~152-0[0] cout=$add~794^ADD~152-1[0] \
 sumout=$add~794^ADD~152-1[1] 

.subckt adder a=$dffe~898^Q~1 b=$dffe~898^Q~3 cin=$add~794^ADD~152-1[0] cout=$add~794^ADD~152-2[0] \
 sumout=$add~794^ADD~152-2[1] 

.subckt adder a=$dffe~898^Q~2 b=$dffe~898^Q~4 cin=$add~794^ADD~152-2[0] cout=$add~794^ADD~152-3[0] \
 sumout=$add~794^ADD~152-3[1] 

.subckt adder a=$dffe~898^Q~3 b=$dffe~898^Q~5 cin=$add~794^ADD~152-3[0] cout=$add~794^ADD~152-4[0] \
 sumout=$add~794^ADD~152-4[1] 

.subckt adder a=$dffe~898^Q~4 b=$dffe~898^Q~6 cin=$add~794^ADD~152-4[0] cout=$add~794^ADD~152-5[0] \
 sumout=$add~794^ADD~152-5[1] 

.subckt adder a=$dffe~898^Q~5 b=$dffe~898^Q~7 cin=$add~794^ADD~152-5[0] cout=$add~794^ADD~152-6[0] \
 sumout=$add~794^ADD~152-6[1] 

.subckt adder a=$dffe~898^Q~6 b=$dffe~898^Q~8 cin=$add~794^ADD~152-6[0] cout=$add~794^ADD~152-7[0] \
 sumout=$add~794^ADD~152-7[1] 

.subckt adder a=$dffe~898^Q~7 b=$dffe~898^Q~9 cin=$add~794^ADD~152-7[0] cout=$add~794^ADD~152-8[0] \
 sumout=$add~794^ADD~152-8[1] 

.subckt adder a=$dffe~898^Q~8 b=$dffe~898^Q~10 cin=$add~794^ADD~152-8[0] cout=$add~794^ADD~152-9[0] \
 sumout=$add~794^ADD~152-9[1] 

.subckt adder a=$dffe~898^Q~9 b=$dffe~898^Q~11 cin=$add~794^ADD~152-9[0] cout=$add~794^ADD~152-10[0] \
 sumout=$add~794^ADD~152-10[1] 

.subckt adder a=$dffe~898^Q~10 b=$dffe~898^Q~12 cin=$add~794^ADD~152-10[0] cout=$add~794^ADD~152-11[0] \
 sumout=$add~794^ADD~152-11[1] 

.subckt adder a=$dffe~898^Q~11 b=$dffe~898^Q~13 cin=$add~794^ADD~152-11[0] cout=$add~794^ADD~152-12[0] \
 sumout=$add~794^ADD~152-12[1] 

.subckt adder a=$dffe~898^Q~12 b=$dffe~898^Q~14 cin=$add~794^ADD~152-12[0] cout=$add~794^ADD~152-13[0] \
 sumout=$add~794^ADD~152-13[1] 

.subckt adder a=$dffe~898^Q~13 b=$dffe~898^Q~15 cin=$add~794^ADD~152-13[0] cout=$add~794^ADD~152-14[0] \
 sumout=$add~794^ADD~152-14[1] 

.subckt adder a=$dffe~898^Q~14 b=$dffe~898^Q~16 cin=$add~794^ADD~152-14[0] cout=$add~794^ADD~152-15[0] \
 sumout=$add~794^ADD~152-15[1] 

.subckt adder a=$dffe~898^Q~15 b=$dffe~898^Q~17 cin=$add~794^ADD~152-15[0] cout=$add~794^ADD~152-16[0] \
 sumout=$add~794^ADD~152-16[1] 

.subckt adder a=$dffe~898^Q~16 b=$dffe~898^Q~18 cin=$add~794^ADD~152-16[0] cout=$add~794^ADD~152-17[0] \
 sumout=$add~794^ADD~152-17[1] 

.subckt adder a=$dffe~898^Q~17 b=$dffe~898^Q~19 cin=$add~794^ADD~152-17[0] cout=$add~794^ADD~152-18[0] \
 sumout=$add~794^ADD~152-18[1] 

.subckt adder a=$dffe~898^Q~18 b=$dffe~898^Q~20 cin=$add~794^ADD~152-18[0] cout=$add~794^ADD~152-19[0] \
 sumout=$add~794^ADD~152-19[1] 

.subckt adder a=$dffe~898^Q~19 b=$dffe~898^Q~21 cin=$add~794^ADD~152-19[0] cout=$add~794^ADD~152-20[0] \
 sumout=$add~794^ADD~152-20[1] 

.subckt adder a=$dffe~898^Q~20 b=$dffe~898^Q~22 cin=$add~794^ADD~152-20[0] cout=$add~794^ADD~152-21[0] \
 sumout=$add~794^ADD~152-21[1] 

.subckt adder a=$dffe~898^Q~21 b=$dffe~898^Q~23 cin=$add~794^ADD~152-21[0] cout=$add~794^ADD~152-22[0] \
 sumout=$add~794^ADD~152-22[1] 

.subckt adder a=$dffe~898^Q~22 b=$dffe~898^Q~24 cin=$add~794^ADD~152-22[0] cout=$add~794^ADD~152-23[0] \
 sumout=$add~794^ADD~152-23[1] 

.subckt adder a=$dffe~898^Q~23 b=$dffe~898^Q~25 cin=$add~794^ADD~152-23[0] cout=$add~794^ADD~152-24[0] \
 sumout=$add~794^ADD~152-24[1] 

.subckt adder a=$dffe~898^Q~24 b=$dffe~898^Q~26 cin=$add~794^ADD~152-24[0] cout=$add~794^ADD~152-25[0] \
 sumout=$add~794^ADD~152-25[1] 

.subckt adder a=$dffe~898^Q~25 b=$dffe~898^Q~27 cin=$add~794^ADD~152-25[0] cout=$add~794^ADD~152-26[0] \
 sumout=$add~794^ADD~152-26[1] 

.subckt adder a=$dffe~898^Q~26 b=$dffe~898^Q~28 cin=$add~794^ADD~152-26[0] cout=$add~794^ADD~152-27[0] \
 sumout=$add~794^ADD~152-27[1] 

.subckt adder a=$dffe~898^Q~27 b=$dffe~898^Q~29 cin=$add~794^ADD~152-27[0] cout=$add~794^ADD~152-28[0] \
 sumout=$add~794^ADD~152-28[1] 

.subckt adder a=$dffe~898^Q~28 b=$dffe~898^Q~30 cin=$add~794^ADD~152-28[0] cout=$add~794^ADD~152-29[0] \
 sumout=$add~794^ADD~152-29[1] 

.subckt adder a=$dffe~898^Q~29 b=$dffe~898^Q~31 cin=$add~794^ADD~152-29[0] cout=$add~794^ADD~152-30[0] \
 sumout=$add~794^ADD~152-30[1] 

.subckt adder a=$dffe~898^Q~30 b=unconn cin=$add~794^ADD~152-30[0] cout=$add~794^ADD~152-31[0] sumout=$add~794^ADD~152-31[1] 

.subckt adder a=$dffe~898^Q~31 b=unconn cin=$add~794^ADD~152-31[0] cout=$add~794^ADD~152-32[0] sumout=$add~794^ADD~152-32[1] 

.subckt adder a=unconn b=$add~794^ADD~152-32[1] cin=$add~786^ADD~151-31[0] cout=$add~786^ADD~151-32[0] \
 sumout=$add~786^ADD~151-32[1] 

.subckt adder a=unconn b=$add~794^ADD~152-31[1] cin=$add~786^ADD~151-30[0] cout=$add~786^ADD~151-31[0] \
 sumout=$add~786^ADD~151-31[1] 

.subckt adder a=unconn b=$add~794^ADD~152-30[1] cin=$add~786^ADD~151-29[0] cout=$add~786^ADD~151-30[0] \
 sumout=$add~786^ADD~151-30[1] 

.subckt adder a=$add~785^ADD~153-29[1] b=$add~794^ADD~152-29[1] cin=$add~786^ADD~151-28[0] cout=$add~786^ADD~151-29[0] \
 sumout=$add~786^ADD~151-29[1] 

.subckt adder a=$add~785^ADD~153-28[1] b=$add~794^ADD~152-28[1] cin=$add~786^ADD~151-27[0] cout=$add~786^ADD~151-28[0] \
 sumout=$add~786^ADD~151-28[1] 

.subckt adder a=$add~785^ADD~153-27[1] b=$add~794^ADD~152-27[1] cin=$add~786^ADD~151-26[0] cout=$add~786^ADD~151-27[0] \
 sumout=$add~786^ADD~151-27[1] 

.subckt adder a=$add~785^ADD~153-26[1] b=$add~794^ADD~152-26[1] cin=$add~786^ADD~151-25[0] cout=$add~786^ADD~151-26[0] \
 sumout=$add~786^ADD~151-26[1] 

.subckt adder a=$add~785^ADD~153-25[1] b=$add~794^ADD~152-25[1] cin=$add~786^ADD~151-24[0] cout=$add~786^ADD~151-25[0] \
 sumout=$add~786^ADD~151-25[1] 

.subckt adder a=$add~785^ADD~153-24[1] b=$add~794^ADD~152-24[1] cin=$add~786^ADD~151-23[0] cout=$add~786^ADD~151-24[0] \
 sumout=$add~786^ADD~151-24[1] 

.subckt adder a=$add~785^ADD~153-23[1] b=$add~794^ADD~152-23[1] cin=$add~786^ADD~151-22[0] cout=$add~786^ADD~151-23[0] \
 sumout=$add~786^ADD~151-23[1] 

.subckt adder a=$add~785^ADD~153-22[1] b=$add~794^ADD~152-22[1] cin=$add~786^ADD~151-21[0] cout=$add~786^ADD~151-22[0] \
 sumout=$add~786^ADD~151-22[1] 

.subckt adder a=$add~785^ADD~153-21[1] b=$add~794^ADD~152-21[1] cin=$add~786^ADD~151-20[0] cout=$add~786^ADD~151-21[0] \
 sumout=$add~786^ADD~151-21[1] 

.subckt adder a=$add~785^ADD~153-20[1] b=$add~794^ADD~152-20[1] cin=$add~786^ADD~151-19[0] cout=$add~786^ADD~151-20[0] \
 sumout=$add~786^ADD~151-20[1] 

.subckt adder a=$add~785^ADD~153-19[1] b=$add~794^ADD~152-19[1] cin=$add~786^ADD~151-18[0] cout=$add~786^ADD~151-19[0] \
 sumout=$add~786^ADD~151-19[1] 

.subckt adder a=$add~785^ADD~153-18[1] b=$add~794^ADD~152-18[1] cin=$add~786^ADD~151-17[0] cout=$add~786^ADD~151-18[0] \
 sumout=$add~786^ADD~151-18[1] 

.subckt adder a=$add~785^ADD~153-17[1] b=$add~794^ADD~152-17[1] cin=$add~786^ADD~151-16[0] cout=$add~786^ADD~151-17[0] \
 sumout=$add~786^ADD~151-17[1] 

.subckt adder a=$add~785^ADD~153-16[1] b=$add~794^ADD~152-16[1] cin=$add~786^ADD~151-15[0] cout=$add~786^ADD~151-16[0] \
 sumout=$add~786^ADD~151-16[1] 

.subckt adder a=$add~785^ADD~153-15[1] b=$add~794^ADD~152-15[1] cin=$add~786^ADD~151-14[0] cout=$add~786^ADD~151-15[0] \
 sumout=$add~786^ADD~151-15[1] 

.subckt adder a=$add~785^ADD~153-14[1] b=$add~794^ADD~152-14[1] cin=$add~786^ADD~151-13[0] cout=$add~786^ADD~151-14[0] \
 sumout=$add~786^ADD~151-14[1] 

.subckt adder a=$add~785^ADD~153-13[1] b=$add~794^ADD~152-13[1] cin=$add~786^ADD~151-12[0] cout=$add~786^ADD~151-13[0] \
 sumout=$add~786^ADD~151-13[1] 

.subckt adder a=$add~785^ADD~153-12[1] b=$add~794^ADD~152-12[1] cin=$add~786^ADD~151-11[0] cout=$add~786^ADD~151-12[0] \
 sumout=$add~786^ADD~151-12[1] 

.subckt adder a=$add~785^ADD~153-11[1] b=$add~794^ADD~152-11[1] cin=$add~786^ADD~151-10[0] cout=$add~786^ADD~151-11[0] \
 sumout=$add~786^ADD~151-11[1] 

.subckt adder a=$add~785^ADD~153-10[1] b=$add~794^ADD~152-10[1] cin=$add~786^ADD~151-9[0] cout=$add~786^ADD~151-10[0] \
 sumout=$add~786^ADD~151-10[1] 

.subckt adder a=$add~785^ADD~153-9[1] b=$add~794^ADD~152-9[1] cin=$add~786^ADD~151-8[0] cout=$add~786^ADD~151-9[0] \
 sumout=$add~786^ADD~151-9[1] 

.subckt adder a=$add~785^ADD~153-8[1] b=$add~794^ADD~152-8[1] cin=$add~786^ADD~151-7[0] cout=$add~786^ADD~151-8[0] \
 sumout=$add~786^ADD~151-8[1] 

.subckt adder a=$add~785^ADD~153-7[1] b=$add~794^ADD~152-7[1] cin=$add~786^ADD~151-6[0] cout=$add~786^ADD~151-7[0] \
 sumout=$add~786^ADD~151-7[1] 

.subckt adder a=$add~785^ADD~153-6[1] b=$add~794^ADD~152-6[1] cin=$add~786^ADD~151-5[0] cout=$add~786^ADD~151-6[0] \
 sumout=$add~786^ADD~151-6[1] 

.subckt adder a=$add~785^ADD~153-5[1] b=$add~794^ADD~152-5[1] cin=$add~786^ADD~151-4[0] cout=$add~786^ADD~151-5[0] \
 sumout=$add~786^ADD~151-5[1] 

.subckt adder a=$add~785^ADD~153-4[1] b=$add~794^ADD~152-4[1] cin=$add~786^ADD~151-3[0] cout=$add~786^ADD~151-4[0] \
 sumout=$add~786^ADD~151-4[1] 

.subckt adder a=$add~785^ADD~153-3[1] b=$add~794^ADD~152-3[1] cin=$add~786^ADD~151-2[0] cout=$add~786^ADD~151-3[0] \
 sumout=$add~786^ADD~151-3[1] 

.subckt adder a=$add~785^ADD~153-2[1] b=$add~794^ADD~152-2[1] cin=$add~786^ADD~151-1[0] cout=$add~786^ADD~151-2[0] \
 sumout=$add~786^ADD~151-2[1] 

.subckt adder a=$add~785^ADD~153-1[1] b=$add~794^ADD~152-1[1] cin=$add~786^ADD~151-0[0] cout=$add~786^ADD~151-1[0] \
 sumout=$add~786^ADD~151-1[1] 

.subckt adder a=$dffe~898^Q~4 b=$dffe~898^Q~6 cin=$add~785^ADD~153-0[0] cout=$add~785^ADD~153-1[0] \
 sumout=$add~785^ADD~153-1[1] 

.subckt adder a=$dffe~898^Q~5 b=$dffe~898^Q~7 cin=$add~785^ADD~153-1[0] cout=$add~785^ADD~153-2[0] \
 sumout=$add~785^ADD~153-2[1] 

.subckt adder a=$dffe~898^Q~6 b=$dffe~898^Q~8 cin=$add~785^ADD~153-2[0] cout=$add~785^ADD~153-3[0] \
 sumout=$add~785^ADD~153-3[1] 

.subckt adder a=$dffe~898^Q~7 b=$dffe~898^Q~9 cin=$add~785^ADD~153-3[0] cout=$add~785^ADD~153-4[0] \
 sumout=$add~785^ADD~153-4[1] 

.subckt adder a=$dffe~898^Q~8 b=$dffe~898^Q~10 cin=$add~785^ADD~153-4[0] cout=$add~785^ADD~153-5[0] \
 sumout=$add~785^ADD~153-5[1] 

.subckt adder a=$dffe~898^Q~9 b=$dffe~898^Q~11 cin=$add~785^ADD~153-5[0] cout=$add~785^ADD~153-6[0] \
 sumout=$add~785^ADD~153-6[1] 

.subckt adder a=$dffe~898^Q~10 b=$dffe~898^Q~12 cin=$add~785^ADD~153-6[0] cout=$add~785^ADD~153-7[0] \
 sumout=$add~785^ADD~153-7[1] 

.subckt adder a=$dffe~898^Q~11 b=$dffe~898^Q~13 cin=$add~785^ADD~153-7[0] cout=$add~785^ADD~153-8[0] \
 sumout=$add~785^ADD~153-8[1] 

.subckt adder a=$dffe~898^Q~12 b=$dffe~898^Q~14 cin=$add~785^ADD~153-8[0] cout=$add~785^ADD~153-9[0] \
 sumout=$add~785^ADD~153-9[1] 

.subckt adder a=$dffe~898^Q~13 b=$dffe~898^Q~15 cin=$add~785^ADD~153-9[0] cout=$add~785^ADD~153-10[0] \
 sumout=$add~785^ADD~153-10[1] 

.subckt adder a=$dffe~898^Q~14 b=$dffe~898^Q~16 cin=$add~785^ADD~153-10[0] cout=$add~785^ADD~153-11[0] \
 sumout=$add~785^ADD~153-11[1] 

.subckt adder a=$dffe~898^Q~15 b=$dffe~898^Q~17 cin=$add~785^ADD~153-11[0] cout=$add~785^ADD~153-12[0] \
 sumout=$add~785^ADD~153-12[1] 

.subckt adder a=$dffe~898^Q~16 b=$dffe~898^Q~18 cin=$add~785^ADD~153-12[0] cout=$add~785^ADD~153-13[0] \
 sumout=$add~785^ADD~153-13[1] 

.subckt adder a=$dffe~898^Q~17 b=$dffe~898^Q~19 cin=$add~785^ADD~153-13[0] cout=$add~785^ADD~153-14[0] \
 sumout=$add~785^ADD~153-14[1] 

.subckt adder a=$dffe~898^Q~18 b=$dffe~898^Q~20 cin=$add~785^ADD~153-14[0] cout=$add~785^ADD~153-15[0] \
 sumout=$add~785^ADD~153-15[1] 

.subckt adder a=$dffe~898^Q~19 b=$dffe~898^Q~21 cin=$add~785^ADD~153-15[0] cout=$add~785^ADD~153-16[0] \
 sumout=$add~785^ADD~153-16[1] 

.subckt adder a=$dffe~898^Q~20 b=$dffe~898^Q~22 cin=$add~785^ADD~153-16[0] cout=$add~785^ADD~153-17[0] \
 sumout=$add~785^ADD~153-17[1] 

.subckt adder a=$dffe~898^Q~21 b=$dffe~898^Q~23 cin=$add~785^ADD~153-17[0] cout=$add~785^ADD~153-18[0] \
 sumout=$add~785^ADD~153-18[1] 

.subckt adder a=$dffe~898^Q~22 b=$dffe~898^Q~24 cin=$add~785^ADD~153-18[0] cout=$add~785^ADD~153-19[0] \
 sumout=$add~785^ADD~153-19[1] 

.subckt adder a=$dffe~898^Q~23 b=$dffe~898^Q~25 cin=$add~785^ADD~153-19[0] cout=$add~785^ADD~153-20[0] \
 sumout=$add~785^ADD~153-20[1] 

.subckt adder a=$dffe~898^Q~24 b=$dffe~898^Q~26 cin=$add~785^ADD~153-20[0] cout=$add~785^ADD~153-21[0] \
 sumout=$add~785^ADD~153-21[1] 

.subckt adder a=$dffe~898^Q~25 b=$dffe~898^Q~27 cin=$add~785^ADD~153-21[0] cout=$add~785^ADD~153-22[0] \
 sumout=$add~785^ADD~153-22[1] 

.subckt adder a=$dffe~898^Q~26 b=$dffe~898^Q~28 cin=$add~785^ADD~153-22[0] cout=$add~785^ADD~153-23[0] \
 sumout=$add~785^ADD~153-23[1] 

.subckt adder a=$dffe~898^Q~27 b=$dffe~898^Q~29 cin=$add~785^ADD~153-23[0] cout=$add~785^ADD~153-24[0] \
 sumout=$add~785^ADD~153-24[1] 

.subckt adder a=$dffe~898^Q~28 b=$dffe~898^Q~30 cin=$add~785^ADD~153-24[0] cout=$add~785^ADD~153-25[0] \
 sumout=$add~785^ADD~153-25[1] 

.subckt adder a=$dffe~898^Q~29 b=$dffe~898^Q~31 cin=$add~785^ADD~153-25[0] cout=$add~785^ADD~153-26[0] \
 sumout=$add~785^ADD~153-26[1] 

.subckt adder a=$dffe~898^Q~30 b=unconn cin=$add~785^ADD~153-26[0] cout=$add~785^ADD~153-27[0] sumout=$add~785^ADD~153-27[1] 

.subckt adder a=$dffe~898^Q~31 b=unconn cin=$add~785^ADD~153-27[0] cout=$add~785^ADD~153-28[0] sumout=$add~785^ADD~153-28[1] 

.subckt adder a=gnd b=gnd cin=$add~785^ADD~153-28[0] cout=$add~785^ADD~153-29~dummy_output~29~0 sumout=$add~785^ADD~153-29[1] 

.subckt adder a=$dffe~898^Q~8 b=$dffe~898^Q~10 cin=$add~787^ADD~155-0[0] cout=$add~787^ADD~155-1[0] \
 sumout=$add~787^ADD~155-1[1] 

.subckt adder a=$dffe~898^Q~9 b=$dffe~898^Q~11 cin=$add~787^ADD~155-1[0] cout=$add~787^ADD~155-2[0] \
 sumout=$add~787^ADD~155-2[1] 

.subckt adder a=$dffe~898^Q~10 b=$dffe~898^Q~12 cin=$add~787^ADD~155-2[0] cout=$add~787^ADD~155-3[0] \
 sumout=$add~787^ADD~155-3[1] 

.subckt adder a=$dffe~898^Q~11 b=$dffe~898^Q~13 cin=$add~787^ADD~155-3[0] cout=$add~787^ADD~155-4[0] \
 sumout=$add~787^ADD~155-4[1] 

.subckt adder a=$dffe~898^Q~12 b=$dffe~898^Q~14 cin=$add~787^ADD~155-4[0] cout=$add~787^ADD~155-5[0] \
 sumout=$add~787^ADD~155-5[1] 

.subckt adder a=$dffe~898^Q~13 b=$dffe~898^Q~15 cin=$add~787^ADD~155-5[0] cout=$add~787^ADD~155-6[0] \
 sumout=$add~787^ADD~155-6[1] 

.subckt adder a=$dffe~898^Q~14 b=$dffe~898^Q~16 cin=$add~787^ADD~155-6[0] cout=$add~787^ADD~155-7[0] \
 sumout=$add~787^ADD~155-7[1] 

.subckt adder a=$dffe~898^Q~15 b=$dffe~898^Q~17 cin=$add~787^ADD~155-7[0] cout=$add~787^ADD~155-8[0] \
 sumout=$add~787^ADD~155-8[1] 

.subckt adder a=$dffe~898^Q~16 b=$dffe~898^Q~18 cin=$add~787^ADD~155-8[0] cout=$add~787^ADD~155-9[0] \
 sumout=$add~787^ADD~155-9[1] 

.subckt adder a=$dffe~898^Q~17 b=$dffe~898^Q~19 cin=$add~787^ADD~155-9[0] cout=$add~787^ADD~155-10[0] \
 sumout=$add~787^ADD~155-10[1] 

.subckt adder a=$dffe~898^Q~18 b=$dffe~898^Q~20 cin=$add~787^ADD~155-10[0] cout=$add~787^ADD~155-11[0] \
 sumout=$add~787^ADD~155-11[1] 

.subckt adder a=$dffe~898^Q~19 b=$dffe~898^Q~21 cin=$add~787^ADD~155-11[0] cout=$add~787^ADD~155-12[0] \
 sumout=$add~787^ADD~155-12[1] 

.subckt adder a=$dffe~898^Q~20 b=$dffe~898^Q~22 cin=$add~787^ADD~155-12[0] cout=$add~787^ADD~155-13[0] \
 sumout=$add~787^ADD~155-13[1] 

.subckt adder a=$dffe~898^Q~21 b=$dffe~898^Q~23 cin=$add~787^ADD~155-13[0] cout=$add~787^ADD~155-14[0] \
 sumout=$add~787^ADD~155-14[1] 

.subckt adder a=$dffe~898^Q~22 b=$dffe~898^Q~24 cin=$add~787^ADD~155-14[0] cout=$add~787^ADD~155-15[0] \
 sumout=$add~787^ADD~155-15[1] 

.subckt adder a=$dffe~898^Q~23 b=$dffe~898^Q~25 cin=$add~787^ADD~155-15[0] cout=$add~787^ADD~155-16[0] \
 sumout=$add~787^ADD~155-16[1] 

.subckt adder a=$dffe~898^Q~24 b=$dffe~898^Q~26 cin=$add~787^ADD~155-16[0] cout=$add~787^ADD~155-17[0] \
 sumout=$add~787^ADD~155-17[1] 

.subckt adder a=$dffe~898^Q~25 b=$dffe~898^Q~27 cin=$add~787^ADD~155-17[0] cout=$add~787^ADD~155-18[0] \
 sumout=$add~787^ADD~155-18[1] 

.subckt adder a=$dffe~898^Q~26 b=$dffe~898^Q~28 cin=$add~787^ADD~155-18[0] cout=$add~787^ADD~155-19[0] \
 sumout=$add~787^ADD~155-19[1] 

.subckt adder a=$dffe~898^Q~27 b=$dffe~898^Q~29 cin=$add~787^ADD~155-19[0] cout=$add~787^ADD~155-20[0] \
 sumout=$add~787^ADD~155-20[1] 

.subckt adder a=$dffe~898^Q~28 b=$dffe~898^Q~30 cin=$add~787^ADD~155-20[0] cout=$add~787^ADD~155-21[0] \
 sumout=$add~787^ADD~155-21[1] 

.subckt adder a=$dffe~898^Q~29 b=$dffe~898^Q~31 cin=$add~787^ADD~155-21[0] cout=$add~787^ADD~155-22[0] \
 sumout=$add~787^ADD~155-22[1] 

.subckt adder a=$dffe~898^Q~30 b=unconn cin=$add~787^ADD~155-22[0] cout=$add~787^ADD~155-23[0] sumout=$add~787^ADD~155-23[1] 

.subckt adder a=$dffe~898^Q~31 b=unconn cin=$add~787^ADD~155-23[0] cout=$add~787^ADD~155-24[0] sumout=$add~787^ADD~155-24[1] 

.subckt adder a=gnd b=gnd cin=$add~787^ADD~155-24[0] cout=$add~787^ADD~155-25~dummy_output~25~0 sumout=$add~787^ADD~155-25[1] 

.subckt adder a=unconn b=$add~787^ADD~155-25[1] cin=$add~789^ADD~154-24[0] cout=$add~789^ADD~154-25[0] \
 sumout=$add~789^ADD~154-25[1] 

.subckt adder a=unconn b=$add~787^ADD~155-24[1] cin=$add~789^ADD~154-23[0] cout=$add~789^ADD~154-24[0] \
 sumout=$add~789^ADD~154-24[1] 

.subckt adder a=unconn b=$add~787^ADD~155-23[1] cin=$add~789^ADD~154-22[0] cout=$add~789^ADD~154-23[0] \
 sumout=$add~789^ADD~154-23[1] 

.subckt adder a=unconn b=$add~787^ADD~155-22[1] cin=$add~789^ADD~154-21[0] cout=$add~789^ADD~154-22[0] \
 sumout=$add~789^ADD~154-22[1] 

.subckt adder a=$add~788^ADD~156-21[1] b=$add~787^ADD~155-21[1] cin=$add~789^ADD~154-20[0] cout=$add~789^ADD~154-21[0] \
 sumout=$add~789^ADD~154-21[1] 

.subckt adder a=$add~788^ADD~156-20[1] b=$add~787^ADD~155-20[1] cin=$add~789^ADD~154-19[0] cout=$add~789^ADD~154-20[0] \
 sumout=$add~789^ADD~154-20[1] 

.subckt adder a=$add~788^ADD~156-19[1] b=$add~787^ADD~155-19[1] cin=$add~789^ADD~154-18[0] cout=$add~789^ADD~154-19[0] \
 sumout=$add~789^ADD~154-19[1] 

.subckt adder a=$add~788^ADD~156-18[1] b=$add~787^ADD~155-18[1] cin=$add~789^ADD~154-17[0] cout=$add~789^ADD~154-18[0] \
 sumout=$add~789^ADD~154-18[1] 

.subckt adder a=$add~788^ADD~156-17[1] b=$add~787^ADD~155-17[1] cin=$add~789^ADD~154-16[0] cout=$add~789^ADD~154-17[0] \
 sumout=$add~789^ADD~154-17[1] 

.subckt adder a=$add~788^ADD~156-16[1] b=$add~787^ADD~155-16[1] cin=$add~789^ADD~154-15[0] cout=$add~789^ADD~154-16[0] \
 sumout=$add~789^ADD~154-16[1] 

.subckt adder a=$add~788^ADD~156-15[1] b=$add~787^ADD~155-15[1] cin=$add~789^ADD~154-14[0] cout=$add~789^ADD~154-15[0] \
 sumout=$add~789^ADD~154-15[1] 

.subckt adder a=$add~788^ADD~156-14[1] b=$add~787^ADD~155-14[1] cin=$add~789^ADD~154-13[0] cout=$add~789^ADD~154-14[0] \
 sumout=$add~789^ADD~154-14[1] 

.subckt adder a=$add~788^ADD~156-13[1] b=$add~787^ADD~155-13[1] cin=$add~789^ADD~154-12[0] cout=$add~789^ADD~154-13[0] \
 sumout=$add~789^ADD~154-13[1] 

.subckt adder a=$add~788^ADD~156-12[1] b=$add~787^ADD~155-12[1] cin=$add~789^ADD~154-11[0] cout=$add~789^ADD~154-12[0] \
 sumout=$add~789^ADD~154-12[1] 

.subckt adder a=$add~788^ADD~156-11[1] b=$add~787^ADD~155-11[1] cin=$add~789^ADD~154-10[0] cout=$add~789^ADD~154-11[0] \
 sumout=$add~789^ADD~154-11[1] 

.subckt adder a=$add~788^ADD~156-10[1] b=$add~787^ADD~155-10[1] cin=$add~789^ADD~154-9[0] cout=$add~789^ADD~154-10[0] \
 sumout=$add~789^ADD~154-10[1] 

.subckt adder a=$add~788^ADD~156-9[1] b=$add~787^ADD~155-9[1] cin=$add~789^ADD~154-8[0] cout=$add~789^ADD~154-9[0] \
 sumout=$add~789^ADD~154-9[1] 

.subckt adder a=$add~788^ADD~156-8[1] b=$add~787^ADD~155-8[1] cin=$add~789^ADD~154-7[0] cout=$add~789^ADD~154-8[0] \
 sumout=$add~789^ADD~154-8[1] 

.subckt adder a=$add~788^ADD~156-7[1] b=$add~787^ADD~155-7[1] cin=$add~789^ADD~154-6[0] cout=$add~789^ADD~154-7[0] \
 sumout=$add~789^ADD~154-7[1] 

.subckt adder a=$add~788^ADD~156-6[1] b=$add~787^ADD~155-6[1] cin=$add~789^ADD~154-5[0] cout=$add~789^ADD~154-6[0] \
 sumout=$add~789^ADD~154-6[1] 

.subckt adder a=$add~788^ADD~156-5[1] b=$add~787^ADD~155-5[1] cin=$add~789^ADD~154-4[0] cout=$add~789^ADD~154-5[0] \
 sumout=$add~789^ADD~154-5[1] 

.subckt adder a=$add~788^ADD~156-4[1] b=$add~787^ADD~155-4[1] cin=$add~789^ADD~154-3[0] cout=$add~789^ADD~154-4[0] \
 sumout=$add~789^ADD~154-4[1] 

.subckt adder a=$add~788^ADD~156-3[1] b=$add~787^ADD~155-3[1] cin=$add~789^ADD~154-2[0] cout=$add~789^ADD~154-3[0] \
 sumout=$add~789^ADD~154-3[1] 

.subckt adder a=$add~788^ADD~156-2[1] b=$add~787^ADD~155-2[1] cin=$add~789^ADD~154-1[0] cout=$add~789^ADD~154-2[0] \
 sumout=$add~789^ADD~154-2[1] 

.subckt adder a=$add~788^ADD~156-1[1] b=$add~787^ADD~155-1[1] cin=$add~789^ADD~154-0[0] cout=$add~789^ADD~154-1[0] \
 sumout=$add~789^ADD~154-1[1] 

.subckt adder a=$dffe~898^Q~12 b=$dffe~898^Q~14 cin=$add~788^ADD~156-0[0] cout=$add~788^ADD~156-1[0] \
 sumout=$add~788^ADD~156-1[1] 

.subckt adder a=$dffe~898^Q~13 b=$dffe~898^Q~15 cin=$add~788^ADD~156-1[0] cout=$add~788^ADD~156-2[0] \
 sumout=$add~788^ADD~156-2[1] 

.subckt adder a=$dffe~898^Q~14 b=$dffe~898^Q~16 cin=$add~788^ADD~156-2[0] cout=$add~788^ADD~156-3[0] \
 sumout=$add~788^ADD~156-3[1] 

.subckt adder a=$dffe~898^Q~15 b=$dffe~898^Q~17 cin=$add~788^ADD~156-3[0] cout=$add~788^ADD~156-4[0] \
 sumout=$add~788^ADD~156-4[1] 

.subckt adder a=$dffe~898^Q~16 b=$dffe~898^Q~18 cin=$add~788^ADD~156-4[0] cout=$add~788^ADD~156-5[0] \
 sumout=$add~788^ADD~156-5[1] 

.subckt adder a=$dffe~898^Q~17 b=$dffe~898^Q~19 cin=$add~788^ADD~156-5[0] cout=$add~788^ADD~156-6[0] \
 sumout=$add~788^ADD~156-6[1] 

.subckt adder a=$dffe~898^Q~18 b=$dffe~898^Q~20 cin=$add~788^ADD~156-6[0] cout=$add~788^ADD~156-7[0] \
 sumout=$add~788^ADD~156-7[1] 

.subckt adder a=$dffe~898^Q~19 b=$dffe~898^Q~21 cin=$add~788^ADD~156-7[0] cout=$add~788^ADD~156-8[0] \
 sumout=$add~788^ADD~156-8[1] 

.subckt adder a=$dffe~898^Q~20 b=$dffe~898^Q~22 cin=$add~788^ADD~156-8[0] cout=$add~788^ADD~156-9[0] \
 sumout=$add~788^ADD~156-9[1] 

.subckt adder a=$dffe~898^Q~21 b=$dffe~898^Q~23 cin=$add~788^ADD~156-9[0] cout=$add~788^ADD~156-10[0] \
 sumout=$add~788^ADD~156-10[1] 

.subckt adder a=$dffe~898^Q~22 b=$dffe~898^Q~24 cin=$add~788^ADD~156-10[0] cout=$add~788^ADD~156-11[0] \
 sumout=$add~788^ADD~156-11[1] 

.subckt adder a=$dffe~898^Q~23 b=$dffe~898^Q~25 cin=$add~788^ADD~156-11[0] cout=$add~788^ADD~156-12[0] \
 sumout=$add~788^ADD~156-12[1] 

.subckt adder a=$dffe~898^Q~24 b=$dffe~898^Q~26 cin=$add~788^ADD~156-12[0] cout=$add~788^ADD~156-13[0] \
 sumout=$add~788^ADD~156-13[1] 

.subckt adder a=$dffe~898^Q~25 b=$dffe~898^Q~27 cin=$add~788^ADD~156-13[0] cout=$add~788^ADD~156-14[0] \
 sumout=$add~788^ADD~156-14[1] 

.subckt adder a=$dffe~898^Q~26 b=$dffe~898^Q~28 cin=$add~788^ADD~156-14[0] cout=$add~788^ADD~156-15[0] \
 sumout=$add~788^ADD~156-15[1] 

.subckt adder a=$dffe~898^Q~27 b=$dffe~898^Q~29 cin=$add~788^ADD~156-15[0] cout=$add~788^ADD~156-16[0] \
 sumout=$add~788^ADD~156-16[1] 

.subckt adder a=$dffe~898^Q~28 b=$dffe~898^Q~30 cin=$add~788^ADD~156-16[0] cout=$add~788^ADD~156-17[0] \
 sumout=$add~788^ADD~156-17[1] 

.subckt adder a=$dffe~898^Q~29 b=$dffe~898^Q~31 cin=$add~788^ADD~156-17[0] cout=$add~788^ADD~156-18[0] \
 sumout=$add~788^ADD~156-18[1] 

.subckt adder a=$dffe~898^Q~30 b=unconn cin=$add~788^ADD~156-18[0] cout=$add~788^ADD~156-19[0] sumout=$add~788^ADD~156-19[1] 

.subckt adder a=$dffe~898^Q~31 b=unconn cin=$add~788^ADD~156-19[0] cout=$add~788^ADD~156-20[0] sumout=$add~788^ADD~156-20[1] 

.subckt adder a=gnd b=gnd cin=$add~788^ADD~156-20[0] cout=$add~788^ADD~156-21~dummy_output~21~0 sumout=$add~788^ADD~156-21[1] 

.subckt adder a=$dffe~898^Q~16 b=$dffe~898^Q~18 cin=$add~791^ADD~159-0[0] cout=$add~791^ADD~159-1[0] \
 sumout=$add~791^ADD~159-1[1] 

.subckt adder a=$dffe~898^Q~17 b=$dffe~898^Q~19 cin=$add~791^ADD~159-1[0] cout=$add~791^ADD~159-2[0] \
 sumout=$add~791^ADD~159-2[1] 

.subckt adder a=$dffe~898^Q~18 b=$dffe~898^Q~20 cin=$add~791^ADD~159-2[0] cout=$add~791^ADD~159-3[0] \
 sumout=$add~791^ADD~159-3[1] 

.subckt adder a=$dffe~898^Q~19 b=$dffe~898^Q~21 cin=$add~791^ADD~159-3[0] cout=$add~791^ADD~159-4[0] \
 sumout=$add~791^ADD~159-4[1] 

.subckt adder a=$dffe~898^Q~20 b=$dffe~898^Q~22 cin=$add~791^ADD~159-4[0] cout=$add~791^ADD~159-5[0] \
 sumout=$add~791^ADD~159-5[1] 

.subckt adder a=$dffe~898^Q~21 b=$dffe~898^Q~23 cin=$add~791^ADD~159-5[0] cout=$add~791^ADD~159-6[0] \
 sumout=$add~791^ADD~159-6[1] 

.subckt adder a=$dffe~898^Q~22 b=$dffe~898^Q~24 cin=$add~791^ADD~159-6[0] cout=$add~791^ADD~159-7[0] \
 sumout=$add~791^ADD~159-7[1] 

.subckt adder a=$dffe~898^Q~23 b=$dffe~898^Q~25 cin=$add~791^ADD~159-7[0] cout=$add~791^ADD~159-8[0] \
 sumout=$add~791^ADD~159-8[1] 

.subckt adder a=$dffe~898^Q~24 b=$dffe~898^Q~26 cin=$add~791^ADD~159-8[0] cout=$add~791^ADD~159-9[0] \
 sumout=$add~791^ADD~159-9[1] 

.subckt adder a=$dffe~898^Q~25 b=$dffe~898^Q~27 cin=$add~791^ADD~159-9[0] cout=$add~791^ADD~159-10[0] \
 sumout=$add~791^ADD~159-10[1] 

.subckt adder a=$dffe~898^Q~26 b=$dffe~898^Q~28 cin=$add~791^ADD~159-10[0] cout=$add~791^ADD~159-11[0] \
 sumout=$add~791^ADD~159-11[1] 

.subckt adder a=$dffe~898^Q~27 b=$dffe~898^Q~29 cin=$add~791^ADD~159-11[0] cout=$add~791^ADD~159-12[0] \
 sumout=$add~791^ADD~159-12[1] 

.subckt adder a=$dffe~898^Q~28 b=$dffe~898^Q~30 cin=$add~791^ADD~159-12[0] cout=$add~791^ADD~159-13[0] \
 sumout=$add~791^ADD~159-13[1] 

.subckt adder a=$dffe~898^Q~29 b=$dffe~898^Q~31 cin=$add~791^ADD~159-13[0] cout=$add~791^ADD~159-14[0] \
 sumout=$add~791^ADD~159-14[1] 

.subckt adder a=$dffe~898^Q~30 b=unconn cin=$add~791^ADD~159-14[0] cout=$add~791^ADD~159-15[0] sumout=$add~791^ADD~159-15[1] 

.subckt adder a=$dffe~898^Q~31 b=unconn cin=$add~791^ADD~159-15[0] cout=$add~791^ADD~159-16[0] sumout=$add~791^ADD~159-16[1] 

.subckt adder a=gnd b=gnd cin=$add~791^ADD~159-16[0] cout=$add~791^ADD~159-17~dummy_output~17~0 sumout=$add~791^ADD~159-17[1] 

.subckt adder a=unconn b=$add~791^ADD~159-17[1] cin=$add~793^ADD~158-16[0] cout=$add~793^ADD~158-17[0] \
 sumout=$add~793^ADD~158-17[1] 

.subckt adder a=unconn b=$add~793^ADD~158-17[1] cin=$add~784^ADD~157-16[0] cout=$add~784^ADD~157-17[0] \
 sumout=$add~784^ADD~157-17[1] 

.subckt adder a=unconn b=$add~791^ADD~159-16[1] cin=$add~793^ADD~158-15[0] cout=$add~793^ADD~158-16[0] \
 sumout=$add~793^ADD~158-16[1] 

.subckt adder a=unconn b=$add~793^ADD~158-16[1] cin=$add~784^ADD~157-15[0] cout=$add~784^ADD~157-16[0] \
 sumout=$add~784^ADD~157-16[1] 

.subckt adder a=unconn b=$add~791^ADD~159-15[1] cin=$add~793^ADD~158-14[0] cout=$add~793^ADD~158-15[0] \
 sumout=$add~793^ADD~158-15[1] 

.subckt adder a=unconn b=$add~793^ADD~158-15[1] cin=$add~784^ADD~157-14[0] cout=$add~784^ADD~157-15[0] \
 sumout=$add~784^ADD~157-15[1] 

.subckt adder a=unconn b=$add~791^ADD~159-14[1] cin=$add~793^ADD~158-13[0] cout=$add~793^ADD~158-14[0] \
 sumout=$add~793^ADD~158-14[1] 

.subckt adder a=unconn b=$add~793^ADD~158-14[1] cin=$add~784^ADD~157-13[0] cout=$add~784^ADD~157-14[0] \
 sumout=$add~784^ADD~157-14[1] 

.subckt adder a=$add~792^ADD~160-13[1] b=$add~791^ADD~159-13[1] cin=$add~793^ADD~158-12[0] cout=$add~793^ADD~158-13[0] \
 sumout=$add~793^ADD~158-13[1] 

.subckt adder a=unconn b=$add~793^ADD~158-13[1] cin=$add~784^ADD~157-12[0] cout=$add~784^ADD~157-13[0] \
 sumout=$add~784^ADD~157-13[1] 

.subckt adder a=$add~792^ADD~160-12[1] b=$add~791^ADD~159-12[1] cin=$add~793^ADD~158-11[0] cout=$add~793^ADD~158-12[0] \
 sumout=$add~793^ADD~158-12[1] 

.subckt adder a=unconn b=$add~793^ADD~158-12[1] cin=$add~784^ADD~157-11[0] cout=$add~784^ADD~157-12[0] \
 sumout=$add~784^ADD~157-12[1] 

.subckt adder a=$add~792^ADD~160-11[1] b=$add~791^ADD~159-11[1] cin=$add~793^ADD~158-10[0] cout=$add~793^ADD~158-11[0] \
 sumout=$add~793^ADD~158-11[1] 

.subckt adder a=unconn b=$add~793^ADD~158-11[1] cin=$add~784^ADD~157-10[0] cout=$add~784^ADD~157-11[0] \
 sumout=$add~784^ADD~157-11[1] 

.subckt adder a=$add~792^ADD~160-10[1] b=$add~791^ADD~159-10[1] cin=$add~793^ADD~158-9[0] cout=$add~793^ADD~158-10[0] \
 sumout=$add~793^ADD~158-10[1] 

.subckt adder a=unconn b=$add~793^ADD~158-10[1] cin=$add~784^ADD~157-9[0] cout=$add~784^ADD~157-10[0] \
 sumout=$add~784^ADD~157-10[1] 

.subckt adder a=$add~792^ADD~160-9[1] b=$add~791^ADD~159-9[1] cin=$add~793^ADD~158-8[0] cout=$add~793^ADD~158-9[0] \
 sumout=$add~793^ADD~158-9[1] 

.subckt adder a=$add~783^ADD~161-9[1] b=$add~793^ADD~158-9[1] cin=$add~784^ADD~157-8[0] cout=$add~784^ADD~157-9[0] \
 sumout=$add~784^ADD~157-9[1] 

.subckt adder a=$add~792^ADD~160-8[1] b=$add~791^ADD~159-8[1] cin=$add~793^ADD~158-7[0] cout=$add~793^ADD~158-8[0] \
 sumout=$add~793^ADD~158-8[1] 

.subckt adder a=$add~783^ADD~161-8[1] b=$add~793^ADD~158-8[1] cin=$add~784^ADD~157-7[0] cout=$add~784^ADD~157-8[0] \
 sumout=$add~784^ADD~157-8[1] 

.subckt adder a=$add~792^ADD~160-7[1] b=$add~791^ADD~159-7[1] cin=$add~793^ADD~158-6[0] cout=$add~793^ADD~158-7[0] \
 sumout=$add~793^ADD~158-7[1] 

.subckt adder a=$add~783^ADD~161-7[1] b=$add~793^ADD~158-7[1] cin=$add~784^ADD~157-6[0] cout=$add~784^ADD~157-7[0] \
 sumout=$add~784^ADD~157-7[1] 

.subckt adder a=$add~792^ADD~160-6[1] b=$add~791^ADD~159-6[1] cin=$add~793^ADD~158-5[0] cout=$add~793^ADD~158-6[0] \
 sumout=$add~793^ADD~158-6[1] 

.subckt adder a=$add~783^ADD~161-6[1] b=$add~793^ADD~158-6[1] cin=$add~784^ADD~157-5[0] cout=$add~784^ADD~157-6[0] \
 sumout=$add~784^ADD~157-6[1] 

.subckt adder a=$add~792^ADD~160-5[1] b=$add~791^ADD~159-5[1] cin=$add~793^ADD~158-4[0] cout=$add~793^ADD~158-5[0] \
 sumout=$add~793^ADD~158-5[1] 

.subckt adder a=$add~783^ADD~161-5[1] b=$add~793^ADD~158-5[1] cin=$add~784^ADD~157-4[0] cout=$add~784^ADD~157-5[0] \
 sumout=$add~784^ADD~157-5[1] 

.subckt adder a=$add~792^ADD~160-4[1] b=$add~791^ADD~159-4[1] cin=$add~793^ADD~158-3[0] cout=$add~793^ADD~158-4[0] \
 sumout=$add~793^ADD~158-4[1] 

.subckt adder a=$add~783^ADD~161-4[1] b=$add~793^ADD~158-4[1] cin=$add~784^ADD~157-3[0] cout=$add~784^ADD~157-4[0] \
 sumout=$add~784^ADD~157-4[1] 

.subckt adder a=$add~792^ADD~160-3[1] b=$add~791^ADD~159-3[1] cin=$add~793^ADD~158-2[0] cout=$add~793^ADD~158-3[0] \
 sumout=$add~793^ADD~158-3[1] 

.subckt adder a=$add~783^ADD~161-3[1] b=$add~793^ADD~158-3[1] cin=$add~784^ADD~157-2[0] cout=$add~784^ADD~157-3[0] \
 sumout=$add~784^ADD~157-3[1] 

.subckt adder a=$add~792^ADD~160-2[1] b=$add~791^ADD~159-2[1] cin=$add~793^ADD~158-1[0] cout=$add~793^ADD~158-2[0] \
 sumout=$add~793^ADD~158-2[1] 

.subckt adder a=$add~783^ADD~161-2[1] b=$add~793^ADD~158-2[1] cin=$add~784^ADD~157-1[0] cout=$add~784^ADD~157-2[0] \
 sumout=$add~784^ADD~157-2[1] 

.subckt adder a=$add~792^ADD~160-1[1] b=$add~791^ADD~159-1[1] cin=$add~793^ADD~158-0[0] cout=$add~793^ADD~158-1[0] \
 sumout=$add~793^ADD~158-1[1] 

.subckt adder a=$add~783^ADD~161-1[1] b=$add~793^ADD~158-1[1] cin=$add~784^ADD~157-0[0] cout=$add~784^ADD~157-1[0] \
 sumout=$add~784^ADD~157-1[1] 

.subckt adder a=$dffe~898^Q~20 b=$dffe~898^Q~22 cin=$add~792^ADD~160-0[0] cout=$add~792^ADD~160-1[0] \
 sumout=$add~792^ADD~160-1[1] 

.subckt adder a=$dffe~898^Q~21 b=$dffe~898^Q~23 cin=$add~792^ADD~160-1[0] cout=$add~792^ADD~160-2[0] \
 sumout=$add~792^ADD~160-2[1] 

.subckt adder a=$dffe~898^Q~22 b=$dffe~898^Q~24 cin=$add~792^ADD~160-2[0] cout=$add~792^ADD~160-3[0] \
 sumout=$add~792^ADD~160-3[1] 

.subckt adder a=$dffe~898^Q~23 b=$dffe~898^Q~25 cin=$add~792^ADD~160-3[0] cout=$add~792^ADD~160-4[0] \
 sumout=$add~792^ADD~160-4[1] 

.subckt adder a=$dffe~898^Q~24 b=$dffe~898^Q~26 cin=$add~792^ADD~160-4[0] cout=$add~792^ADD~160-5[0] \
 sumout=$add~792^ADD~160-5[1] 

.subckt adder a=$dffe~898^Q~25 b=$dffe~898^Q~27 cin=$add~792^ADD~160-5[0] cout=$add~792^ADD~160-6[0] \
 sumout=$add~792^ADD~160-6[1] 

.subckt adder a=$dffe~898^Q~26 b=$dffe~898^Q~28 cin=$add~792^ADD~160-6[0] cout=$add~792^ADD~160-7[0] \
 sumout=$add~792^ADD~160-7[1] 

.subckt adder a=$dffe~898^Q~27 b=$dffe~898^Q~29 cin=$add~792^ADD~160-7[0] cout=$add~792^ADD~160-8[0] \
 sumout=$add~792^ADD~160-8[1] 

.subckt adder a=$dffe~898^Q~28 b=$dffe~898^Q~30 cin=$add~792^ADD~160-8[0] cout=$add~792^ADD~160-9[0] \
 sumout=$add~792^ADD~160-9[1] 

.subckt adder a=$dffe~898^Q~29 b=$dffe~898^Q~31 cin=$add~792^ADD~160-9[0] cout=$add~792^ADD~160-10[0] \
 sumout=$add~792^ADD~160-10[1] 

.subckt adder a=$dffe~898^Q~30 b=unconn cin=$add~792^ADD~160-10[0] cout=$add~792^ADD~160-11[0] sumout=$add~792^ADD~160-11[1] 

.subckt adder a=$dffe~898^Q~31 b=unconn cin=$add~792^ADD~160-11[0] cout=$add~792^ADD~160-12[0] sumout=$add~792^ADD~160-12[1] 

.subckt adder a=gnd b=gnd cin=$add~792^ADD~160-12[0] cout=$add~792^ADD~160-13~dummy_output~13~0 sumout=$add~792^ADD~160-13[1] 

.subckt adder a=$dffe~898^Q~24 b=$dffe~898^Q~26 cin=$add~781^ADD~162-0[0] cout=$add~781^ADD~162-1[0] \
 sumout=$add~781^ADD~162-1[1] 

.subckt adder a=$dffe~898^Q~25 b=$dffe~898^Q~27 cin=$add~781^ADD~162-1[0] cout=$add~781^ADD~162-2[0] \
 sumout=$add~781^ADD~162-2[1] 

.subckt adder a=$dffe~898^Q~26 b=$dffe~898^Q~28 cin=$add~781^ADD~162-2[0] cout=$add~781^ADD~162-3[0] \
 sumout=$add~781^ADD~162-3[1] 

.subckt adder a=$dffe~898^Q~27 b=$dffe~898^Q~29 cin=$add~781^ADD~162-3[0] cout=$add~781^ADD~162-4[0] \
 sumout=$add~781^ADD~162-4[1] 

.subckt adder a=$dffe~898^Q~28 b=$dffe~898^Q~30 cin=$add~781^ADD~162-4[0] cout=$add~781^ADD~162-5[0] \
 sumout=$add~781^ADD~162-5[1] 

.subckt adder a=$dffe~898^Q~29 b=$dffe~898^Q~31 cin=$add~781^ADD~162-5[0] cout=$add~781^ADD~162-6[0] \
 sumout=$add~781^ADD~162-6[1] 

.subckt adder a=$dffe~898^Q~30 b=unconn cin=$add~781^ADD~162-6[0] cout=$add~781^ADD~162-7[0] sumout=$add~781^ADD~162-7[1] 

.subckt adder a=$dffe~898^Q~31 b=unconn cin=$add~781^ADD~162-7[0] cout=$add~781^ADD~162-8[0] sumout=$add~781^ADD~162-8[1] 

.subckt adder a=gnd b=gnd cin=$add~781^ADD~162-8[0] cout=$add~781^ADD~162-9~dummy_output~9~0 sumout=$add~781^ADD~162-9[1] 

.subckt adder a=unconn b=$add~781^ADD~162-9[1] cin=$add~783^ADD~161-8[0] cout=$add~783^ADD~161-9[0] \
 sumout=$add~783^ADD~161-9[1] 

.subckt adder a=unconn b=$add~781^ADD~162-8[1] cin=$add~783^ADD~161-7[0] cout=$add~783^ADD~161-8[0] \
 sumout=$add~783^ADD~161-8[1] 

.subckt adder a=unconn b=$add~781^ADD~162-7[1] cin=$add~783^ADD~161-6[0] cout=$add~783^ADD~161-7[0] \
 sumout=$add~783^ADD~161-7[1] 

.subckt adder a=unconn b=$add~781^ADD~162-6[1] cin=$add~783^ADD~161-5[0] cout=$add~783^ADD~161-6[0] \
 sumout=$add~783^ADD~161-6[1] 

.subckt adder a=$add~782^ADD~163-5[1] b=$add~781^ADD~162-5[1] cin=$add~783^ADD~161-4[0] cout=$add~783^ADD~161-5[0] \
 sumout=$add~783^ADD~161-5[1] 

.subckt adder a=$add~782^ADD~163-4[1] b=$add~781^ADD~162-4[1] cin=$add~783^ADD~161-3[0] cout=$add~783^ADD~161-4[0] \
 sumout=$add~783^ADD~161-4[1] 

.subckt adder a=$add~782^ADD~163-3[1] b=$add~781^ADD~162-3[1] cin=$add~783^ADD~161-2[0] cout=$add~783^ADD~161-3[0] \
 sumout=$add~783^ADD~161-3[1] 

.subckt adder a=$add~782^ADD~163-2[1] b=$add~781^ADD~162-2[1] cin=$add~783^ADD~161-1[0] cout=$add~783^ADD~161-2[0] \
 sumout=$add~783^ADD~161-2[1] 

.subckt adder a=$add~782^ADD~163-1[1] b=$add~781^ADD~162-1[1] cin=$add~783^ADD~161-0[0] cout=$add~783^ADD~161-1[0] \
 sumout=$add~783^ADD~161-1[1] 

.subckt adder a=$dffe~898^Q~28 b=$dffe~898^Q~30 cin=$add~782^ADD~163-0[0] cout=$add~782^ADD~163-1[0] \
 sumout=$add~782^ADD~163-1[1] 

.subckt adder a=$dffe~898^Q~29 b=$dffe~898^Q~31 cin=$add~782^ADD~163-1[0] cout=$add~782^ADD~163-2[0] \
 sumout=$add~782^ADD~163-2[1] 

.subckt adder a=$dffe~898^Q~30 b=unconn cin=$add~782^ADD~163-2[0] cout=$add~782^ADD~163-3[0] sumout=$add~782^ADD~163-3[1] 

.subckt adder a=$dffe~898^Q~31 b=unconn cin=$add~782^ADD~163-3[0] cout=$add~782^ADD~163-4[0] sumout=$add~782^ADD~163-4[1] 

.subckt adder a=gnd b=gnd cin=$add~782^ADD~163-4[0] cout=$add~782^ADD~163-5~dummy_output~5~0 sumout=$add~782^ADD~163-5[1] 

.subckt adder a=$dffe~898^Q~20 b=$dffe~898^Q~0 cin=$add~765^ADD~169-0[0] cout=$add~765^ADD~169-1[0] \
 sumout=$add~765^ADD~169-1[1] 

.subckt adder a=$dffe~898^Q~21 b=$dffe~898^Q~1 cin=$add~765^ADD~169-1[0] cout=$add~765^ADD~169-2[0] \
 sumout=$add~765^ADD~169-2[1] 

.subckt adder a=gnd b=gnd cin=$add~765^ADD~169-2[0] cout=$add~765^ADD~169-3~dummy_output~3~0 sumout=$add~765^ADD~169-3[1] 

.subckt adder a=$add~765^ADD~169-3[1] b=$add~764^ADD~178-3[1] cin=$add~766^ADD~168-2[0] cout=$add~766^ADD~168-3[0] \
 sumout=$add~766^ADD~168-3[1] 

.subckt adder a=gnd b=gnd cin=$add~766^ADD~168-3[0] cout=$add~766^ADD~168-4~dummy_output~4~0 sumout=$add~766^ADD~168-4[1] 

.subckt adder a=$add~766^ADD~168-4[1] b=$add~779^ADD~179-4[1] cin=$add~767^ADD~165-3[0] cout=$add~767^ADD~165-4[0] \
 sumout=$add~767^ADD~165-4[1] 

.subckt adder a=gnd b=gnd cin=$add~767^ADD~165-4[0] cout=$add~767^ADD~165-5~dummy_output~5~0 sumout=$add~767^ADD~165-5[1] 

.subckt adder a=$add~767^ADD~165-5[1] b=$add~776^ADD~171-5[1] cin=$add~802^ADD~164-4[0] cout=$add~802^ADD~164-5[0] \
 sumout=$add~802^ADD~164-5[1] 

.subckt adder a=gnd b=gnd cin=$add~802^ADD~164-5[0] cout=$add~802^ADD~164-6~dummy_output~6~0 sumout=$add~802^ADD~164-6[1] 

.subckt adder a=$add~767^ADD~165-4[1] b=$add~776^ADD~171-4[1] cin=$add~802^ADD~164-3[0] cout=$add~802^ADD~164-4[0] \
 sumout=$add~802^ADD~164-4[1] 

.subckt adder a=$add~766^ADD~168-4[1] b=$add~779^ADD~179-4[1] cin=$add~770^ADD~167-3[0] cout=$add~770^ADD~167-4[0] \
 sumout=$add~770^ADD~167-4[1] 

.subckt adder a=$add~770^ADD~167-4[1] b=$add~769^ADD~170-4[1] cin=$add~768^ADD~166-3[0] cout=$add~768^ADD~166-4[0] \
 sumout=$add~768^ADD~166-4[1] 

.subckt adder a=$add~766^ADD~168-3[1] b=$add~779^ADD~179-3[1] cin=$add~767^ADD~165-2[0] cout=$add~767^ADD~165-3[0] \
 sumout=$add~767^ADD~165-3[1] 

.subckt adder a=$add~767^ADD~165-3[1] b=$add~776^ADD~171-3[1] cin=$add~802^ADD~164-2[0] cout=$add~802^ADD~164-3[0] \
 sumout=$add~802^ADD~164-3[1] 

.subckt adder a=$add~766^ADD~168-3[1] b=$add~779^ADD~179-3[1] cin=$add~770^ADD~167-2[0] cout=$add~770^ADD~167-3[0] \
 sumout=$add~770^ADD~167-3[1] 

.subckt adder a=$add~770^ADD~167-3[1] b=$add~769^ADD~170-3[1] cin=$add~768^ADD~166-2[0] cout=$add~768^ADD~166-3[0] \
 sumout=$add~768^ADD~166-3[1] 

.subckt adder a=$add~765^ADD~169-2[1] b=$add~764^ADD~178-2[1] cin=$add~766^ADD~168-1[0] cout=$add~766^ADD~168-2[0] \
 sumout=$add~766^ADD~168-2[1] 

.subckt adder a=$add~766^ADD~168-2[1] b=$add~779^ADD~179-2[1] cin=$add~767^ADD~165-1[0] cout=$add~767^ADD~165-2[0] \
 sumout=$add~767^ADD~165-2[1] 

.subckt adder a=$add~767^ADD~165-2[1] b=$add~776^ADD~171-2[1] cin=$add~802^ADD~164-1[0] cout=$add~802^ADD~164-2[0] \
 sumout=$add~802^ADD~164-2[1] 

.subckt adder a=$add~766^ADD~168-2[1] b=$add~779^ADD~179-2[1] cin=$add~770^ADD~167-1[0] cout=$add~770^ADD~167-2[0] \
 sumout=$add~770^ADD~167-2[1] 

.subckt adder a=$add~770^ADD~167-2[1] b=$add~769^ADD~170-2[1] cin=$add~768^ADD~166-1[0] cout=$add~768^ADD~166-2[0] \
 sumout=$add~768^ADD~166-2[1] 

.subckt adder a=$add~765^ADD~169-1[1] b=$add~764^ADD~178-1[1] cin=$add~766^ADD~168-0[0] cout=$add~766^ADD~168-1[0] \
 sumout=$add~766^ADD~168-1[1] 

.subckt adder a=$add~766^ADD~168-1[1] b=$add~779^ADD~179-1[1] cin=$add~767^ADD~165-0[0] cout=$add~767^ADD~165-1[0] \
 sumout=$add~767^ADD~165-1[1] 

.subckt adder a=$add~767^ADD~165-1[1] b=$add~776^ADD~171-1[1] cin=$add~802^ADD~164-0[0] cout=$add~802^ADD~164-1[0] \
 sumout=$add~802^ADD~164-1[1] 

.subckt adder a=$add~766^ADD~168-1[1] b=$add~779^ADD~179-1[1] cin=$add~770^ADD~167-0[0] cout=$add~770^ADD~167-1[0] \
 sumout=$add~770^ADD~167-1[1] 

.subckt adder a=$add~770^ADD~167-1[1] b=$add~769^ADD~170-1[1] cin=$add~768^ADD~166-0[0] cout=$add~768^ADD~166-1[0] \
 sumout=$add~768^ADD~166-1[1] 

.subckt adder a=$dffe~898^Q~4 b=$dffe~898^Q~2 cin=$add~780^ADD~173-0[0] cout=$add~780^ADD~173-1[0] \
 sumout=$add~780^ADD~173-1[1] 

.subckt adder a=$dffe~898^Q~5 b=$dffe~898^Q~3 cin=$add~780^ADD~173-1[0] cout=$add~780^ADD~173-2[0] \
 sumout=$add~780^ADD~173-2[1] 

.subckt adder a=gnd b=gnd cin=$add~780^ADD~173-2[0] cout=$add~780^ADD~173-3~dummy_output~3~0 sumout=$add~780^ADD~173-3[1] 

.subckt adder a=$add~771^ADD~174-3[1] b=$add~780^ADD~173-3[1] cin=$add~772^ADD~172-2[0] cout=$add~772^ADD~172-3[0] \
 sumout=$add~772^ADD~172-3[1] 

.subckt adder a=gnd b=gnd cin=$add~772^ADD~172-3[0] cout=$add~772^ADD~172-4~dummy_output~4~0 sumout=$add~772^ADD~172-4[1] 

.subckt adder a=$add~775^ADD~175-4[1] b=$add~772^ADD~172-4[1] cin=$add~769^ADD~170-3[0] cout=$add~769^ADD~170-4[0] \
 sumout=$add~769^ADD~170-4[1] 

.subckt adder a=$add~775^ADD~175-4[1] b=$add~772^ADD~172-4[1] cin=$add~776^ADD~171-3[0] cout=$add~776^ADD~171-4[0] \
 sumout=$add~776^ADD~171-4[1] 

.subckt adder a=gnd b=gnd cin=$add~776^ADD~171-4[0] cout=$add~776^ADD~171-5~dummy_output~5~0 sumout=$add~776^ADD~171-5[1] 

.subckt adder a=$add~775^ADD~175-3[1] b=$add~772^ADD~172-3[1] cin=$add~769^ADD~170-2[0] cout=$add~769^ADD~170-3[0] \
 sumout=$add~769^ADD~170-3[1] 

.subckt adder a=$add~775^ADD~175-3[1] b=$add~772^ADD~172-3[1] cin=$add~776^ADD~171-2[0] cout=$add~776^ADD~171-3[0] \
 sumout=$add~776^ADD~171-3[1] 

.subckt adder a=$add~771^ADD~174-2[1] b=$add~780^ADD~173-2[1] cin=$add~772^ADD~172-1[0] cout=$add~772^ADD~172-2[0] \
 sumout=$add~772^ADD~172-2[1] 

.subckt adder a=$add~775^ADD~175-2[1] b=$add~772^ADD~172-2[1] cin=$add~769^ADD~170-1[0] cout=$add~769^ADD~170-2[0] \
 sumout=$add~769^ADD~170-2[1] 

.subckt adder a=$add~775^ADD~175-2[1] b=$add~772^ADD~172-2[1] cin=$add~776^ADD~171-1[0] cout=$add~776^ADD~171-2[0] \
 sumout=$add~776^ADD~171-2[1] 

.subckt adder a=$add~771^ADD~174-1[1] b=$add~780^ADD~173-1[1] cin=$add~772^ADD~172-0[0] cout=$add~772^ADD~172-1[0] \
 sumout=$add~772^ADD~172-1[1] 

.subckt adder a=$add~775^ADD~175-1[1] b=$add~772^ADD~172-1[1] cin=$add~769^ADD~170-0[0] cout=$add~769^ADD~170-1[0] \
 sumout=$add~769^ADD~170-1[1] 

.subckt adder a=$add~775^ADD~175-1[1] b=$add~772^ADD~172-1[1] cin=$add~776^ADD~171-0[0] cout=$add~776^ADD~171-1[0] \
 sumout=$add~776^ADD~171-1[1] 

.subckt adder a=$dffe~898^Q~6 b=$dffe~898^Q~8 cin=$add~771^ADD~174-0[0] cout=$add~771^ADD~174-1[0] \
 sumout=$add~771^ADD~174-1[1] 

.subckt adder a=$dffe~898^Q~7 b=$dffe~898^Q~9 cin=$add~771^ADD~174-1[0] cout=$add~771^ADD~174-2[0] \
 sumout=$add~771^ADD~174-2[1] 

.subckt adder a=gnd b=gnd cin=$add~771^ADD~174-2[0] cout=$add~771^ADD~174-3~dummy_output~3~0 sumout=$add~771^ADD~174-3[1] 

.subckt adder a=$dffe~898^Q~10 b=$dffe~898^Q~12 cin=$add~774^ADD~176-0[0] cout=$add~774^ADD~176-1[0] \
 sumout=$add~774^ADD~176-1[1] 

.subckt adder a=$dffe~898^Q~11 b=$dffe~898^Q~13 cin=$add~774^ADD~176-1[0] cout=$add~774^ADD~176-2[0] \
 sumout=$add~774^ADD~176-2[1] 

.subckt adder a=gnd b=gnd cin=$add~774^ADD~176-2[0] cout=$add~774^ADD~176-3~dummy_output~3~0 sumout=$add~774^ADD~176-3[1] 

.subckt adder a=$add~774^ADD~176-3[1] b=$add~773^ADD~177-3[1] cin=$add~775^ADD~175-2[0] cout=$add~775^ADD~175-3[0] \
 sumout=$add~775^ADD~175-3[1] 

.subckt adder a=gnd b=gnd cin=$add~775^ADD~175-3[0] cout=$add~775^ADD~175-4~dummy_output~4~0 sumout=$add~775^ADD~175-4[1] 

.subckt adder a=$add~774^ADD~176-2[1] b=$add~773^ADD~177-2[1] cin=$add~775^ADD~175-1[0] cout=$add~775^ADD~175-2[0] \
 sumout=$add~775^ADD~175-2[1] 

.subckt adder a=$add~774^ADD~176-1[1] b=$add~773^ADD~177-1[1] cin=$add~775^ADD~175-0[0] cout=$add~775^ADD~175-1[0] \
 sumout=$add~775^ADD~175-1[1] 

.subckt adder a=$dffe~898^Q~14 b=$dffe~898^Q~16 cin=$add~773^ADD~177-0[0] cout=$add~773^ADD~177-1[0] \
 sumout=$add~773^ADD~177-1[1] 

.subckt adder a=$dffe~898^Q~15 b=$dffe~898^Q~17 cin=$add~773^ADD~177-1[0] cout=$add~773^ADD~177-2[0] \
 sumout=$add~773^ADD~177-2[1] 

.subckt adder a=gnd b=gnd cin=$add~773^ADD~177-2[0] cout=$add~773^ADD~177-3~dummy_output~3~0 sumout=$add~773^ADD~177-3[1] 

.subckt adder a=$dffe~898^Q~24 b=$dffe~898^Q~18 cin=$add~764^ADD~178-0[0] cout=$add~764^ADD~178-1[0] \
 sumout=$add~764^ADD~178-1[1] 

.subckt adder a=$dffe~898^Q~25 b=$dffe~898^Q~19 cin=$add~764^ADD~178-1[0] cout=$add~764^ADD~178-2[0] \
 sumout=$add~764^ADD~178-2[1] 

.subckt adder a=gnd b=gnd cin=$add~764^ADD~178-2[0] cout=$add~764^ADD~178-3~dummy_output~3~0 sumout=$add~764^ADD~178-3[1] 

.subckt adder a=$dffe~898^Q~30 b=$dffe~898^Q~22 cin=$add~778^ADD~180-0[0] cout=$add~778^ADD~180-1[0] \
 sumout=$add~778^ADD~180-1[1] 

.subckt adder a=$dffe~898^Q~31 b=$dffe~898^Q~23 cin=$add~778^ADD~180-1[0] cout=$add~778^ADD~180-2[0] \
 sumout=$add~778^ADD~180-2[1] 

.subckt adder a=gnd b=gnd cin=$add~778^ADD~180-2[0] cout=$add~778^ADD~180-3~dummy_output~3~0 sumout=$add~778^ADD~180-3[1] 

.subckt adder a=$add~778^ADD~180-3[1] b=$add~777^ADD~181-3[1] cin=$add~779^ADD~179-2[0] cout=$add~779^ADD~179-3[0] \
 sumout=$add~779^ADD~179-3[1] 

.subckt adder a=gnd b=gnd cin=$add~779^ADD~179-3[0] cout=$add~779^ADD~179-4~dummy_output~4~0 sumout=$add~779^ADD~179-4[1] 

.subckt adder a=$add~778^ADD~180-2[1] b=$add~777^ADD~181-2[1] cin=$add~779^ADD~179-1[0] cout=$add~779^ADD~179-2[0] \
 sumout=$add~779^ADD~179-2[1] 

.subckt adder a=$add~778^ADD~180-1[1] b=$add~777^ADD~181-1[1] cin=$add~779^ADD~179-0[0] cout=$add~779^ADD~179-1[0] \
 sumout=$add~779^ADD~179-1[1] 

.subckt adder a=$dffe~898^Q~28 b=$dffe~898^Q~26 cin=$add~777^ADD~181-0[0] cout=$add~777^ADD~181-1[0] \
 sumout=$add~777^ADD~181-1[1] 

.subckt adder a=$dffe~898^Q~29 b=$dffe~898^Q~27 cin=$add~777^ADD~181-1[0] cout=$add~777^ADD~181-2[0] \
 sumout=$add~777^ADD~181-2[1] 

.subckt adder a=gnd b=gnd cin=$add~777^ADD~181-2[0] cout=$add~777^ADD~181-3~dummy_output~3~0 sumout=$add~777^ADD~181-3[1] 

.subckt adder a=$mul~1100-add0-1[1] b=$mul~1100-0[27] cin=$mul~1100-add1-0[0] cout=$mul~1100-add1-1[0] \
 sumout=$mul~1100-add1-1[1] 

.subckt adder a=$mul~1100-add0-2[1] b=$mul~1100-0[28] cin=$mul~1100-add1-1[0] cout=$mul~1100-add1-2[0] \
 sumout=$mul~1100-add1-2[1] 

.subckt adder a=$mul~1100-add0-3[1] b=$mul~1100-0[29] cin=$mul~1100-add1-2[0] cout=$mul~1100-add1-3[0] \
 sumout=$mul~1100-add1-3[1] 

.subckt adder a=$mul~1100-add0-4[1] b=$mul~1100-0[30] cin=$mul~1100-add1-3[0] cout=$mul~1100-add1-4[0] \
 sumout=$mul~1100-add1-4[1] 

.subckt adder a=$mul~1100-add0-5[1] b=$mul~1100-0[31] cin=$mul~1100-add1-4[0] cout=$mul~1100-add1-5[0] \
 sumout=$mul~1100-add1-5[1] 

.subckt adder a=$mul~1100-add0-6[1] b=$mul~1100-0[32] cin=$mul~1100-add1-5[0] cout=$mul~1100-add1-6[0] \
 sumout=$mul~1100-add1-6[1] 

.subckt adder a=$mul~1100-add0-7[1] b=$mul~1100-0[33] cin=$mul~1100-add1-6[0] cout=$mul~1100-add1-7[0] \
 sumout=$mul~1100-add1-7[1] 

.subckt adder a=$mul~1100-add0-8[1] b=$mul~1100-0[34] cin=$mul~1100-add1-7[0] cout=$mul~1100-add1-8[0] \
 sumout=$mul~1100-add1-8[1] 

.subckt adder a=$mul~1100-add0-9[1] b=$mul~1100-0[35] cin=$mul~1100-add1-8[0] cout=$mul~1100-add1-9[0] \
 sumout=$mul~1100-add1-9[1] 

.subckt adder a=$mul~1100-add0-10[1] b=$mul~1100-0[36] cin=$mul~1100-add1-9[0] cout=$mul~1100-add1-10[0] \
 sumout=$mul~1100-add1-10[1] 

.subckt adder a=$mul~1100-add0-11[1] b=$mul~1100-0[37] cin=$mul~1100-add1-10[0] cout=$mul~1100-add1-11[0] \
 sumout=$mul~1100-add1-11[1] 

.subckt adder a=$mul~1100-add0-12[1] b=$mul~1100-0[38] cin=$mul~1100-add1-11[0] cout=$mul~1100-add1-12[0] \
 sumout=$mul~1100-add1-12[1] 

.subckt adder a=$mul~1100-add0-13[1] b=$mul~1100-0[39] cin=$mul~1100-add1-12[0] cout=$mul~1100-add1-13[0] \
 sumout=$mul~1100-add1-13[1] 

.subckt adder a=$mul~1100-add0-14[1] b=$mul~1100-0[40] cin=$mul~1100-add1-13[0] cout=$mul~1100-add1-14[0] \
 sumout=$mul~1100-add1-14[1] 

.subckt adder a=$mul~1100-add0-15[1] b=$mul~1100-0[41] cin=$mul~1100-add1-14[0] cout=$mul~1100-add1-15[0] \
 sumout=$mul~1100-add1-15[1] 

.subckt adder a=$mul~1100-add0-16[1] b=$mul~1100-0[42] cin=$mul~1100-add1-15[0] cout=$mul~1100-add1-16[0] \
 sumout=$mul~1100-add1-16[1] 

.subckt adder a=$mul~1100-add0-17[1] b=$mul~1100-0[43] cin=$mul~1100-add1-16[0] cout=$mul~1100-add1-17[0] \
 sumout=$mul~1100-add1-17[1] 

.subckt adder a=$mul~1100-add0-18[1] b=$mul~1100-0[44] cin=$mul~1100-add1-17[0] cout=$mul~1100-add1-18[0] \
 sumout=$mul~1100-add1-18[1] 

.subckt adder a=$mul~1100-add0-19[1] b=$mul~1100-0[45] cin=$mul~1100-add1-18[0] cout=$mul~1100-add1-19[0] \
 sumout=$mul~1100-add1-19[1] 

.subckt adder a=$mul~1100-add0-20[1] b=$mul~1100-0[46] cin=$mul~1100-add1-19[0] cout=$mul~1100-add1-20[0] \
 sumout=$mul~1100-add1-20[1] 

.subckt adder a=$mul~1100-add0-21[1] b=$mul~1100-0[47] cin=$mul~1100-add1-20[0] cout=$mul~1100-add1-21[0] \
 sumout=$mul~1100-add1-21[1] 

.subckt adder a=$mul~1100-add0-22[1] b=$mul~1100-0[48] cin=$mul~1100-add1-21[0] cout=$mul~1100-add1-22[0] \
 sumout=$mul~1100-add1-22[1] 

.subckt adder a=$mul~1100-add0-23[1] b=$mul~1100-0[49] cin=$mul~1100-add1-22[0] cout=$mul~1100-add1-23[0] \
 sumout=$mul~1100-add1-23[1] 

.subckt adder a=$mul~1100-add0-24[1] b=$mul~1100-0[50] cin=$mul~1100-add1-23[0] cout=$mul~1100-add1-24[0] \
 sumout=$mul~1100-add1-24[1] 

.subckt adder a=$mul~1100-add0-25[1] b=$mul~1100-0[51] cin=$mul~1100-add1-24[0] cout=$mul~1100-add1-25[0] \
 sumout=$mul~1100-add1-25[1] 

.subckt adder a=$mul~1100-add0-26[1] b=$mul~1100-0[52] cin=$mul~1100-add1-25[0] cout=$mul~1100-add1-26[0] \
 sumout=$mul~1100-add1-26[1] 

.subckt adder a=$mul~1100-add0-27[1] b=$mul~1100-0[53] cin=$mul~1100-add1-26[0] cout=$mul~1100-add1-27[0] \
 sumout=$mul~1100-add1-27[1] 

.subckt adder a=$mul~1100-add0-28[1] b=$mul~1100-3[0] cin=$mul~1100-add1-27[0] cout=$mul~1100-add1-28[0] \
 sumout=$mul~1100-add1-28[1] 

.subckt adder a=$mul~1100-add0-29[1] b=$mul~1100-3[1] cin=$mul~1100-add1-28[0] cout=$mul~1100-add1-29[0] \
 sumout=$mul~1100-add1-29[1] 

.subckt adder a=$mul~1100-add0-30[1] b=$mul~1100-3[2] cin=$mul~1100-add1-29[0] cout=$mul~1100-add1-30[0] \
 sumout=$mul~1100-add1-30[1] 

.subckt adder a=$mul~1100-add0-31[1] b=$mul~1100-3[3] cin=$mul~1100-add1-30[0] cout=$mul~1100-add1-31[0] \
 sumout=$mul~1100-add1-31[1] 

.subckt adder a=$mul~1100-add0-32[1] b=$mul~1100-3[4] cin=$mul~1100-add1-31[0] cout=$mul~1100-add1-32[0] \
 sumout=$mul~1100-add1-32[1] 

.subckt adder a=$mul~1100-add0-33[1] b=$mul~1100-3[5] cin=$mul~1100-add1-32[0] cout=$mul~1100-add1-33[0] \
 sumout=$mul~1100-add1-33[1] 

.subckt adder a=unconn b=$mul~1100-3[6] cin=$mul~1100-add1-33[0] cout=$mul~1100-add1-34[0] sumout=$mul~1100-add1-34[1] 

.subckt adder a=unconn b=$mul~1100-3[7] cin=$mul~1100-add1-34[0] cout=$mul~1100-add1-35[0] sumout=$mul~1100-add1-35[1] 

.subckt adder a=unconn b=$mul~1100-3[8] cin=$mul~1100-add1-35[0] cout=$mul~1100-add1-36[0] sumout=$mul~1100-add1-36[1] 

.subckt adder a=unconn b=$mul~1100-3[9] cin=$mul~1100-add1-36[0] cout=$mul~1100-add1-37[0] sumout=$mul~1100-add1-37[1] 

.subckt adder a=$mul~1100-2[0] b=$mul~1100-1[0] cin=$mul~1100-add0-0[0] cout=$mul~1100-add0-1[0] sumout=$mul~1100-add0-1[1] 

.subckt adder a=$mul~1100-2[1] b=$mul~1100-1[1] cin=$mul~1100-add0-1[0] cout=$mul~1100-add0-2[0] sumout=$mul~1100-add0-2[1] 

.subckt adder a=$mul~1100-2[2] b=$mul~1100-1[2] cin=$mul~1100-add0-2[0] cout=$mul~1100-add0-3[0] sumout=$mul~1100-add0-3[1] 

.subckt adder a=$mul~1100-2[3] b=$mul~1100-1[3] cin=$mul~1100-add0-3[0] cout=$mul~1100-add0-4[0] sumout=$mul~1100-add0-4[1] 

.subckt adder a=$mul~1100-2[4] b=$mul~1100-1[4] cin=$mul~1100-add0-4[0] cout=$mul~1100-add0-5[0] sumout=$mul~1100-add0-5[1] 

.subckt adder a=$mul~1100-2[5] b=$mul~1100-1[5] cin=$mul~1100-add0-5[0] cout=$mul~1100-add0-6[0] sumout=$mul~1100-add0-6[1] 

.subckt adder a=$mul~1100-2[6] b=$mul~1100-1[6] cin=$mul~1100-add0-6[0] cout=$mul~1100-add0-7[0] sumout=$mul~1100-add0-7[1] 

.subckt adder a=$mul~1100-2[7] b=$mul~1100-1[7] cin=$mul~1100-add0-7[0] cout=$mul~1100-add0-8[0] sumout=$mul~1100-add0-8[1] 

.subckt adder a=$mul~1100-2[8] b=$mul~1100-1[8] cin=$mul~1100-add0-8[0] cout=$mul~1100-add0-9[0] sumout=$mul~1100-add0-9[1] 

.subckt adder a=$mul~1100-2[9] b=$mul~1100-1[9] cin=$mul~1100-add0-9[0] cout=$mul~1100-add0-10[0] sumout=$mul~1100-add0-10[1] 

.subckt adder a=$mul~1100-2[10] b=$mul~1100-1[10] cin=$mul~1100-add0-10[0] cout=$mul~1100-add0-11[0] \
 sumout=$mul~1100-add0-11[1] 

.subckt adder a=$mul~1100-2[11] b=$mul~1100-1[11] cin=$mul~1100-add0-11[0] cout=$mul~1100-add0-12[0] \
 sumout=$mul~1100-add0-12[1] 

.subckt adder a=$mul~1100-2[12] b=$mul~1100-1[12] cin=$mul~1100-add0-12[0] cout=$mul~1100-add0-13[0] \
 sumout=$mul~1100-add0-13[1] 

.subckt adder a=$mul~1100-2[13] b=$mul~1100-1[13] cin=$mul~1100-add0-13[0] cout=$mul~1100-add0-14[0] \
 sumout=$mul~1100-add0-14[1] 

.subckt adder a=$mul~1100-2[14] b=$mul~1100-1[14] cin=$mul~1100-add0-14[0] cout=$mul~1100-add0-15[0] \
 sumout=$mul~1100-add0-15[1] 

.subckt adder a=$mul~1100-2[15] b=$mul~1100-1[15] cin=$mul~1100-add0-15[0] cout=$mul~1100-add0-16[0] \
 sumout=$mul~1100-add0-16[1] 

.subckt adder a=$mul~1100-2[16] b=$mul~1100-1[16] cin=$mul~1100-add0-16[0] cout=$mul~1100-add0-17[0] \
 sumout=$mul~1100-add0-17[1] 

.subckt adder a=$mul~1100-2[17] b=$mul~1100-1[17] cin=$mul~1100-add0-17[0] cout=$mul~1100-add0-18[0] \
 sumout=$mul~1100-add0-18[1] 

.subckt adder a=$mul~1100-2[18] b=$mul~1100-1[18] cin=$mul~1100-add0-18[0] cout=$mul~1100-add0-19[0] \
 sumout=$mul~1100-add0-19[1] 

.subckt adder a=$mul~1100-2[19] b=$mul~1100-1[19] cin=$mul~1100-add0-19[0] cout=$mul~1100-add0-20[0] \
 sumout=$mul~1100-add0-20[1] 

.subckt adder a=$mul~1100-2[20] b=$mul~1100-1[20] cin=$mul~1100-add0-20[0] cout=$mul~1100-add0-21[0] \
 sumout=$mul~1100-add0-21[1] 

.subckt adder a=$mul~1100-2[21] b=$mul~1100-1[21] cin=$mul~1100-add0-21[0] cout=$mul~1100-add0-22[0] \
 sumout=$mul~1100-add0-22[1] 

.subckt adder a=$mul~1100-2[22] b=$mul~1100-1[22] cin=$mul~1100-add0-22[0] cout=$mul~1100-add0-23[0] \
 sumout=$mul~1100-add0-23[1] 

.subckt adder a=$mul~1100-2[23] b=$mul~1100-1[23] cin=$mul~1100-add0-23[0] cout=$mul~1100-add0-24[0] \
 sumout=$mul~1100-add0-24[1] 

.subckt adder a=$mul~1100-2[24] b=$mul~1100-1[24] cin=$mul~1100-add0-24[0] cout=$mul~1100-add0-25[0] \
 sumout=$mul~1100-add0-25[1] 

.subckt adder a=$mul~1100-2[25] b=$mul~1100-1[25] cin=$mul~1100-add0-25[0] cout=$mul~1100-add0-26[0] \
 sumout=$mul~1100-add0-26[1] 

.subckt adder a=$mul~1100-2[26] b=$mul~1100-1[26] cin=$mul~1100-add0-26[0] cout=$mul~1100-add0-27[0] \
 sumout=$mul~1100-add0-27[1] 

.subckt adder a=$mul~1100-2[27] b=$mul~1100-1[27] cin=$mul~1100-add0-27[0] cout=$mul~1100-add0-28[0] \
 sumout=$mul~1100-add0-28[1] 

.subckt adder a=$mul~1100-2[28] b=$mul~1100-1[28] cin=$mul~1100-add0-28[0] cout=$mul~1100-add0-29[0] \
 sumout=$mul~1100-add0-29[1] 

.subckt adder a=$mul~1100-2[29] b=$mul~1100-1[29] cin=$mul~1100-add0-29[0] cout=$mul~1100-add0-30[0] \
 sumout=$mul~1100-add0-30[1] 

.subckt adder a=$mul~1100-2[30] b=$mul~1100-1[30] cin=$mul~1100-add0-30[0] cout=$mul~1100-add0-31[0] \
 sumout=$mul~1100-add0-31[1] 

.subckt adder a=$mul~1100-2[31] b=$mul~1100-1[31] cin=$mul~1100-add0-31[0] cout=$mul~1100-add0-32[0] \
 sumout=$mul~1100-add0-32[1] 

.subckt adder a=gnd b=gnd cin=$mul~1100-add0-32[0] cout=$mul~1100-add0-33[0] sumout=$mul~1100-add0-33[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6251.A[0] b=vcc cin=$add~807^ADD~182-0[0] cout=$add~807^ADD~182-1[0] \
 sumout=$add~807^ADD~182-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6251.A[1] b=unconn cin=$add~807^ADD~182-1[0] \
 cout=$add~807^ADD~182-2[0] sumout=$add~807^ADD~182-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6251.A[2] b=unconn cin=$add~807^ADD~182-2[0] \
 cout=$add~807^ADD~182-3[0] sumout=$add~807^ADD~182-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6251.A[3] b=unconn cin=$add~807^ADD~182-3[0] \
 cout=$add~807^ADD~182-4[0] sumout=$add~807^ADD~182-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6251.A[4] b=unconn cin=$add~807^ADD~182-4[0] \
 cout=$add~807^ADD~182-5[0] sumout=$add~807^ADD~182-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6251.A[5] b=unconn cin=$add~807^ADD~182-5[0] \
 cout=$add~807^ADD~182-6[0] sumout=$add~807^ADD~182-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6251.A[6] b=unconn cin=$add~807^ADD~182-6[0] \
 cout=$add~807^ADD~182-7[0] sumout=$add~807^ADD~182-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6259.Y[0] b=$dffe~744^Q~0 cin=$add~808^ADD~184-0[0] \
 cout=$add~808^ADD~184-1[0] sumout=$add~808^ADD~184-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6259.Y[1] b=$dffe~744^Q~1 cin=$add~808^ADD~184-1[0] \
 cout=$add~808^ADD~184-2[0] sumout=$add~808^ADD~184-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6259.Y[2] b=$dffe~744^Q~2 cin=$add~808^ADD~184-2[0] \
 cout=$add~808^ADD~184-3[0] sumout=$add~808^ADD~184-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6259.Y[3] b=$dffe~744^Q~3 cin=$add~808^ADD~184-3[0] \
 cout=$add~808^ADD~184-4[0] sumout=$add~808^ADD~184-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6259.Y[4] b=$dffe~744^Q~4 cin=$add~808^ADD~184-4[0] \
 cout=$add~808^ADD~184-5[0] sumout=$add~808^ADD~184-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6259.Y[5] b=$dffe~744^Q~5 cin=$add~808^ADD~184-5[0] \
 cout=$add~808^ADD~184-6[0] sumout=$add~808^ADD~184-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6259.Y[6] b=$dffe~744^Q~6 cin=$add~808^ADD~184-6[0] \
 cout=$add~808^ADD~184-7[0] sumout=$add~808^ADD~184-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6259.Y[7] b=$dffe~744^Q~7 cin=$add~808^ADD~184-7[0] \
 cout=$add~808^ADD~184-8[0] sumout=$add~808^ADD~184-8[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6259.Y[8] b=$dffe~744^Q~8 cin=$add~808^ADD~184-8[0] \
 cout=$add~808^ADD~184-9[0] sumout=$add~808^ADD~184-9[1] 

.subckt adder a=gnd b=$dffe~744^Q~9 cin=$add~808^ADD~184-9[0] cout=$add~808^ADD~184-10[0] sumout=$add~808^ADD~184-10[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6353.A[0] b=vcc cin=$add~809^ADD~185-0[0] cout=$add~809^ADD~185-1[0] \
 sumout=$add~809^ADD~185-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6353.A[1] b=unconn cin=$add~809^ADD~185-1[0] \
 cout=$add~809^ADD~185-2[0] sumout=$add~809^ADD~185-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6353.A[2] b=unconn cin=$add~809^ADD~185-2[0] \
 cout=$add~809^ADD~185-3[0] sumout=$add~809^ADD~185-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6353.A[3] b=unconn cin=$add~809^ADD~185-3[0] \
 cout=$add~809^ADD~185-4[0] sumout=$add~809^ADD~185-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6353.A[4] b=unconn cin=$add~809^ADD~185-4[0] \
 cout=$add~809^ADD~185-5[0] sumout=$add~809^ADD~185-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6353.A[5] b=unconn cin=$add~809^ADD~185-5[0] \
 cout=$add~809^ADD~185-6[0] sumout=$add~809^ADD~185-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6353.A[6] b=unconn cin=$add~809^ADD~185-6[0] \
 cout=$add~809^ADD~185-7[0] sumout=$add~809^ADD~185-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[0] b=vcc cin=$add~738^ADD~186-0[0] cout=$add~738^ADD~186-1[0] \
 sumout=$add~738^ADD~186-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[1] b=unconn cin=$add~738^ADD~186-1[0] \
 cout=$add~738^ADD~186-2[0] sumout=$add~738^ADD~186-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[2] b=unconn cin=$add~738^ADD~186-2[0] \
 cout=$add~738^ADD~186-3[0] sumout=$add~738^ADD~186-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[3] b=unconn cin=$add~738^ADD~186-3[0] \
 cout=$add~738^ADD~186-4[0] sumout=$add~738^ADD~186-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[4] b=unconn cin=$add~738^ADD~186-4[0] \
 cout=$add~738^ADD~186-5[0] sumout=$add~738^ADD~186-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[5] b=unconn cin=$add~738^ADD~186-5[0] \
 cout=$add~738^ADD~186-6[0] sumout=$add~738^ADD~186-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[6] b=unconn cin=$add~738^ADD~186-6[0] \
 cout=$add~738^ADD~186-7[0] sumout=$add~738^ADD~186-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[7] b=unconn cin=$add~738^ADD~186-7[0] \
 cout=$add~738^ADD~186-8[0] sumout=$add~738^ADD~186-8[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[8] b=unconn cin=$add~738^ADD~186-8[0] \
 cout=$add~738^ADD~186-9[0] sumout=$add~738^ADD~186-9[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[9] b=unconn cin=$add~738^ADD~186-9[0] \
 cout=$add~738^ADD~186-10[0] sumout=$add~738^ADD~186-10[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[10] b=unconn cin=$add~738^ADD~186-10[0] \
 cout=$add~738^ADD~186-11[0] sumout=$add~738^ADD~186-11[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[11] b=unconn cin=$add~738^ADD~186-11[0] \
 cout=$add~738^ADD~186-12[0] sumout=$add~738^ADD~186-12[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[12] b=unconn cin=$add~738^ADD~186-12[0] \
 cout=$add~738^ADD~186-13[0] sumout=$add~738^ADD~186-13[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[13] b=unconn cin=$add~738^ADD~186-13[0] \
 cout=$add~738^ADD~186-14[0] sumout=$add~738^ADD~186-14[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[14] b=unconn cin=$add~738^ADD~186-14[0] \
 cout=$add~738^ADD~186-15[0] sumout=$add~738^ADD~186-15[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[15] b=unconn cin=$add~738^ADD~186-15[0] \
 cout=$add~738^ADD~186-16[0] sumout=$add~738^ADD~186-16[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[16] b=unconn cin=$add~738^ADD~186-16[0] \
 cout=$add~738^ADD~186-17[0] sumout=$add~738^ADD~186-17[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[17] b=unconn cin=$add~738^ADD~186-17[0] \
 cout=$add~738^ADD~186-18[0] sumout=$add~738^ADD~186-18[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[18] b=unconn cin=$add~738^ADD~186-18[0] \
 cout=$add~738^ADD~186-19[0] sumout=$add~738^ADD~186-19[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[19] b=unconn cin=$add~738^ADD~186-19[0] \
 cout=$add~738^ADD~186-20[0] sumout=$add~738^ADD~186-20[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[20] b=unconn cin=$add~738^ADD~186-20[0] \
 cout=$add~738^ADD~186-21[0] sumout=$add~738^ADD~186-21[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[21] b=unconn cin=$add~738^ADD~186-21[0] \
 cout=$add~738^ADD~186-22[0] sumout=$add~738^ADD~186-22[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[22] b=unconn cin=$add~738^ADD~186-22[0] \
 cout=$add~738^ADD~186-23[0] sumout=$add~738^ADD~186-23[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[23] b=unconn cin=$add~738^ADD~186-23[0] \
 cout=$add~738^ADD~186-24[0] sumout=$add~738^ADD~186-24[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[24] b=unconn cin=$add~738^ADD~186-24[0] \
 cout=$add~738^ADD~186-25[0] sumout=$add~738^ADD~186-25[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[25] b=unconn cin=$add~738^ADD~186-25[0] \
 cout=$add~738^ADD~186-26[0] sumout=$add~738^ADD~186-26[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[26] b=unconn cin=$add~738^ADD~186-26[0] \
 cout=$add~738^ADD~186-27[0] sumout=$add~738^ADD~186-27[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[27] b=unconn cin=$add~738^ADD~186-27[0] \
 cout=$add~738^ADD~186-28[0] sumout=$add~738^ADD~186-28[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[28] b=unconn cin=$add~738^ADD~186-28[0] \
 cout=$add~738^ADD~186-29[0] sumout=$add~738^ADD~186-29[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[29] b=unconn cin=$add~738^ADD~186-29[0] \
 cout=$add~738^ADD~186-30[0] sumout=$add~738^ADD~186-30[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[30] b=unconn cin=$add~738^ADD~186-30[0] \
 cout=$add~738^ADD~186-31[0] sumout=$add~738^ADD~186-31[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6254.B[31] b=unconn cin=$add~738^ADD~186-31[0] \
 cout=$add~738^ADD~186-32[0] sumout=$add~738^ADD~186-32[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6400.Y[0] b=vcc cin=$add~739^ADD~187-0[0] cout=$add~739^ADD~187-1[0] \
 sumout=$add~739^ADD~187-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6400.Y[1] b=unconn cin=$add~739^ADD~187-1[0] \
 cout=$add~739^ADD~187-2[0] sumout=$add~739^ADD~187-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6400.Y[2] b=unconn cin=$add~739^ADD~187-2[0] \
 cout=$add~739^ADD~187-3[0] sumout=$add~739^ADD~187-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6400.Y[3] b=unconn cin=$add~739^ADD~187-3[0] \
 cout=$add~739^ADD~187-4[0] sumout=$add~739^ADD~187-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6400.Y[4] b=unconn cin=$add~739^ADD~187-4[0] \
 cout=$add~739^ADD~187-5[0] sumout=$add~739^ADD~187-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6400.Y[5] b=unconn cin=$add~739^ADD~187-5[0] \
 cout=$add~739^ADD~187-6[0] sumout=$add~739^ADD~187-6[1] 

.subckt adder a=unconn b=lNOT~500 cin=$sub~761^MIN~188-0[0] cout=$sub~761^MIN~188-1[0] sumout=$sub~761^MIN~188-1[1] 

.subckt adder a=unconn b=lNOT~501 cin=$sub~761^MIN~188-1[0] cout=$sub~761^MIN~188-2[0] sumout=$sub~761^MIN~188-2[1] 

.subckt adder a=unconn b=lNOT~502 cin=$sub~761^MIN~188-2[0] cout=$sub~761^MIN~188-3[0] sumout=$sub~761^MIN~188-3[1] 

.subckt adder a=unconn b=lNOT~503 cin=$sub~761^MIN~188-3[0] cout=$sub~761^MIN~188-4[0] sumout=$sub~761^MIN~188-4[1] 

.subckt adder a=unconn b=lNOT~504 cin=$sub~761^MIN~188-4[0] cout=$sub~761^MIN~188-5[0] sumout=$sub~761^MIN~188-5[1] 

.subckt adder a=unconn b=lNOT~505 cin=$sub~761^MIN~188-5[0] cout=$sub~761^MIN~188-6[0] sumout=$sub~761^MIN~188-6[1] 

.subckt adder a=unconn b=lNOT~506 cin=$sub~761^MIN~188-6[0] cout=$sub~761^MIN~188-7[0] sumout=$sub~761^MIN~188-7[1] 

.subckt adder a=unconn b=lNOT~507 cin=$sub~761^MIN~188-7[0] cout=$sub~761^MIN~188-8[0] sumout=$sub~761^MIN~188-8[1] 

.subckt adder a=unconn b=lNOT~508 cin=$sub~761^MIN~188-8[0] cout=$sub~761^MIN~188-9[0] sumout=$sub~761^MIN~188-9[1] 

.subckt adder a=unconn b=lNOT~509 cin=$sub~761^MIN~188-9[0] cout=$sub~761^MIN~188-10[0] sumout=$sub~761^MIN~188-10[1] 

.subckt adder a=unconn b=lNOT~510 cin=$sub~761^MIN~188-10[0] cout=$sub~761^MIN~188-11[0] sumout=$sub~761^MIN~188-11[1] 

.subckt adder a=unconn b=lNOT~511 cin=$sub~761^MIN~188-11[0] cout=$sub~761^MIN~188-12[0] sumout=$sub~761^MIN~188-12[1] 

.subckt adder a=unconn b=lNOT~512 cin=$sub~761^MIN~188-12[0] cout=$sub~761^MIN~188-13[0] sumout=$sub~761^MIN~188-13[1] 

.subckt adder a=unconn b=lNOT~513 cin=$sub~761^MIN~188-13[0] cout=$sub~761^MIN~188-14[0] sumout=$sub~761^MIN~188-14[1] 

.subckt adder a=unconn b=lNOT~514 cin=$sub~761^MIN~188-14[0] cout=$sub~761^MIN~188-15[0] sumout=$sub~761^MIN~188-15[1] 

.subckt adder a=unconn b=lNOT~515 cin=$sub~761^MIN~188-15[0] cout=$sub~761^MIN~188-16[0] sumout=$sub~761^MIN~188-16[1] 

.subckt adder a=unconn b=lNOT~516 cin=$sub~761^MIN~188-16[0] cout=$sub~761^MIN~188-17[0] sumout=$sub~761^MIN~188-17[1] 

.subckt adder a=unconn b=lNOT~517 cin=$sub~761^MIN~188-17[0] cout=$sub~761^MIN~188-18[0] sumout=$sub~761^MIN~188-18[1] 

.subckt adder a=unconn b=lNOT~518 cin=$sub~761^MIN~188-18[0] cout=$sub~761^MIN~188-19[0] sumout=$sub~761^MIN~188-19[1] 

.subckt adder a=unconn b=lNOT~519 cin=$sub~761^MIN~188-19[0] cout=$sub~761^MIN~188-20[0] sumout=$sub~761^MIN~188-20[1] 

.subckt adder a=unconn b=lNOT~520 cin=$sub~761^MIN~188-20[0] cout=$sub~761^MIN~188-21[0] sumout=$sub~761^MIN~188-21[1] 

.subckt adder a=unconn b=lNOT~521 cin=$sub~761^MIN~188-21[0] cout=$sub~761^MIN~188-22[0] sumout=$sub~761^MIN~188-22[1] 

.subckt adder a=unconn b=lNOT~522 cin=$sub~761^MIN~188-22[0] cout=$sub~761^MIN~188-23[0] sumout=$sub~761^MIN~188-23[1] 

.subckt adder a=unconn b=lNOT~523 cin=$sub~761^MIN~188-23[0] cout=$sub~761^MIN~188-24[0] sumout=$sub~761^MIN~188-24[1] 

.subckt adder a=unconn b=lNOT~524 cin=$sub~761^MIN~188-24[0] cout=$sub~761^MIN~188-25[0] sumout=$sub~761^MIN~188-25[1] 

.subckt adder a=unconn b=lNOT~525 cin=$sub~761^MIN~188-25[0] cout=$sub~761^MIN~188-26[0] sumout=$sub~761^MIN~188-26[1] 

.subckt adder a=unconn b=lNOT~526 cin=$sub~761^MIN~188-26[0] cout=$sub~761^MIN~188-27[0] sumout=$sub~761^MIN~188-27[1] 

.subckt adder a=unconn b=lNOT~527 cin=$sub~761^MIN~188-27[0] cout=$sub~761^MIN~188-28[0] sumout=$sub~761^MIN~188-28[1] 

.subckt adder a=unconn b=lNOT~528 cin=$sub~761^MIN~188-28[0] cout=$sub~761^MIN~188-29[0] sumout=$sub~761^MIN~188-29[1] 

.subckt adder a=unconn b=lNOT~529 cin=$sub~761^MIN~188-29[0] cout=$sub~761^MIN~188-30[0] sumout=$sub~761^MIN~188-30[1] 

.subckt adder a=unconn b=lNOT~530 cin=$sub~761^MIN~188-30[0] cout=$sub~761^MIN~188-31[0] sumout=$sub~761^MIN~188-31[1] 

.subckt adder a=unconn b=lNOT~531 cin=$sub~761^MIN~188-31[0] cout=$sub~761^MIN~188-32~dummy_output~32~0 \
 sumout=$sub~761^MIN~188-32[1] 

.subckt adder a=stage~1 b=gnd cin=$add~1105^ADD~252-1[0] cout=$add~1105^ADD~252-2[0] sumout=$add~1105^ADD~252-2[1] 

.subckt adder a=stage~2 b=gnd cin=$add~1105^ADD~252-2[0] cout=$add~1105^ADD~252-3[0] sumout=$add~1105^ADD~252-3[1] 

.subckt adder a=stage~3 b=vcc cin=$add~1105^ADD~252-3[0] cout=$add~1105^ADD~252-4[0] sumout=$add~1105^ADD~252-4[1] 

.subckt adder a=stage~4 b=unconn cin=$add~1105^ADD~252-4[0] cout=$add~1105^ADD~252-5[0] sumout=$add~1105^ADD~252-5[1] 

.subckt adder a=stage~5 b=unconn cin=$add~1105^ADD~252-5[0] cout=$add~1105^ADD~252-6[0] sumout=$add~1105^ADD~252-6[1] 

.subckt adder a=stage~6 b=unconn cin=$add~1105^ADD~252-6[0] cout=$add~1105^ADD~252-7[0] sumout=$add~1105^ADD~252-7[1] 

.subckt adder a=$dffe~1248^Q~0 b=$dffe~1300^Q~0 cin=$add~1172^ADD~194-0[0] cout=$add~1172^ADD~194-1[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0] 

.subckt adder a=$dffe~1248^Q~1 b=$dffe~1300^Q~1 cin=$add~1172^ADD~194-1[0] cout=$add~1172^ADD~194-2[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1] 

.subckt adder a=$dffe~1248^Q~2 b=$dffe~1300^Q~2 cin=$add~1172^ADD~194-2[0] cout=$add~1172^ADD~194-3[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2] 

.subckt adder a=$dffe~1248^Q~3 b=$dffe~1300^Q~3 cin=$add~1172^ADD~194-3[0] cout=$add~1172^ADD~194-4[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3] 

.subckt adder a=$dffe~1248^Q~4 b=$dffe~1300^Q~4 cin=$add~1172^ADD~194-4[0] cout=$add~1172^ADD~194-5[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4] 

.subckt adder a=$dffe~1248^Q~5 b=$dffe~1300^Q~5 cin=$add~1172^ADD~194-5[0] cout=$add~1172^ADD~194-6[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5] 

.subckt adder a=$dffe~1248^Q~6 b=$dffe~1300^Q~6 cin=$add~1172^ADD~194-6[0] cout=$add~1172^ADD~194-7[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6] 

.subckt adder a=$dffe~1248^Q~7 b=$dffe~1300^Q~7 cin=$add~1172^ADD~194-7[0] cout=$add~1172^ADD~194-8[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7] 

.subckt adder a=$dffe~1248^Q~8 b=$dffe~1300^Q~8 cin=$add~1172^ADD~194-8[0] cout=$add~1172^ADD~194-9[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8] 

.subckt adder a=$dffe~1248^Q~9 b=$dffe~1300^Q~9 cin=$add~1172^ADD~194-9[0] cout=$add~1172^ADD~194-10[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9] 

.subckt adder a=$dffe~1248^Q~10 b=$dffe~1300^Q~10 cin=$add~1172^ADD~194-10[0] cout=$add~1172^ADD~194-11[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10] 

.subckt adder a=$dffe~1248^Q~11 b=$dffe~1300^Q~11 cin=$add~1172^ADD~194-11[0] cout=$add~1172^ADD~194-12[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11] 

.subckt adder a=$dffe~1248^Q~12 b=$dffe~1300^Q~12 cin=$add~1172^ADD~194-12[0] cout=$add~1172^ADD~194-13[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12] 

.subckt adder a=$dffe~1248^Q~13 b=$dffe~1300^Q~13 cin=$add~1172^ADD~194-13[0] cout=$add~1172^ADD~194-14[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13] 

.subckt adder a=$dffe~1248^Q~14 b=$dffe~1300^Q~14 cin=$add~1172^ADD~194-14[0] cout=$add~1172^ADD~194-15[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14] 

.subckt adder a=$dffe~1248^Q~15 b=$dffe~1300^Q~15 cin=$add~1172^ADD~194-15[0] cout=$add~1172^ADD~194-16[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15] 

.subckt adder a=$dffe~1248^Q~16 b=$dffe~1300^Q~16 cin=$add~1172^ADD~194-16[0] cout=$add~1172^ADD~194-17[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16] 

.subckt adder a=$dffe~1248^Q~17 b=$dffe~1300^Q~17 cin=$add~1172^ADD~194-17[0] cout=$add~1172^ADD~194-18[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17] 

.subckt adder a=$dffe~1248^Q~18 b=$dffe~1300^Q~18 cin=$add~1172^ADD~194-18[0] cout=$add~1172^ADD~194-19[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18] 

.subckt adder a=$dffe~1248^Q~19 b=$dffe~1300^Q~19 cin=$add~1172^ADD~194-19[0] cout=$add~1172^ADD~194-20[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19] 

.subckt adder a=$dffe~1248^Q~20 b=$dffe~1300^Q~20 cin=$add~1172^ADD~194-20[0] cout=$add~1172^ADD~194-21[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20] 

.subckt adder a=$dffe~1248^Q~21 b=$dffe~1300^Q~21 cin=$add~1172^ADD~194-21[0] cout=$add~1172^ADD~194-22[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21] 

.subckt adder a=$dffe~1248^Q~22 b=$dffe~1300^Q~22 cin=$add~1172^ADD~194-22[0] cout=$add~1172^ADD~194-23[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22] 

.subckt adder a=$dffe~1248^Q~23 b=$dffe~1300^Q~23 cin=$add~1172^ADD~194-23[0] cout=$add~1172^ADD~194-24[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23] 

.subckt adder a=$dffe~1248^Q~24 b=$dffe~1300^Q~24 cin=$add~1172^ADD~194-24[0] cout=$add~1172^ADD~194-25[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24] 

.subckt adder a=$dffe~1248^Q~25 b=$dffe~1300^Q~25 cin=$add~1172^ADD~194-25[0] cout=$add~1172^ADD~194-26[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25] 

.subckt adder a=$dffe~1248^Q~26 b=$dffe~1300^Q~26 cin=$add~1172^ADD~194-26[0] cout=$add~1172^ADD~194-27[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26] 

.subckt adder a=$dffe~1248^Q~27 b=$dffe~1300^Q~27 cin=$add~1172^ADD~194-27[0] cout=$add~1172^ADD~194-28[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27] 

.subckt adder a=$dffe~1248^Q~28 b=$dffe~1300^Q~28 cin=$add~1172^ADD~194-28[0] cout=$add~1172^ADD~194-29[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28] 

.subckt adder a=$dffe~1248^Q~29 b=$dffe~1300^Q~29 cin=$add~1172^ADD~194-29[0] cout=$add~1172^ADD~194-30[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29] 

.subckt adder a=$dffe~1248^Q~30 b=$dffe~1300^Q~30 cin=$add~1172^ADD~194-30[0] cout=$add~1172^ADD~194-31[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[30] 

.subckt adder a=$dffe~1248^Q~31 b=$dffe~1300^Q~31 cin=$add~1172^ADD~194-31[0] cout=$add~1172^ADD~194-32[0] \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[31] 

.subckt adder a=gnd b=gnd cin=$add~1172^ADD~194-32[0] cout=$add~1172^ADD~194-33~dummy_output~33~0 \
 sumout=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[32] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[31] b=unconn \
 cin=$add~1131^ADD~193-31[0] cout=$add~1131^ADD~193-32[0] sumout=$add~1131^ADD~193-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[30] b=unconn \
 cin=$add~1131^ADD~193-30[0] cout=$add~1131^ADD~193-31[0] sumout=$add~1131^ADD~193-31[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29] b=vcc \
 cin=$add~1131^ADD~193-29[0] cout=$add~1131^ADD~193-30[0] sumout=$add~1131^ADD~193-30[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28] b=vcc \
 cin=$add~1131^ADD~193-28[0] cout=$add~1131^ADD~193-29[0] sumout=$add~1131^ADD~193-29[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27] b=vcc \
 cin=$add~1131^ADD~193-27[0] cout=$add~1131^ADD~193-28[0] sumout=$add~1131^ADD~193-28[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26] b=vcc \
 cin=$add~1131^ADD~193-26[0] cout=$add~1131^ADD~193-27[0] sumout=$add~1131^ADD~193-27[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25] b=vcc \
 cin=$add~1131^ADD~193-25[0] cout=$add~1131^ADD~193-26[0] sumout=$add~1131^ADD~193-26[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24] b=vcc \
 cin=$add~1131^ADD~193-24[0] cout=$add~1131^ADD~193-25[0] sumout=$add~1131^ADD~193-25[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23] b=vcc \
 cin=$add~1131^ADD~193-23[0] cout=$add~1131^ADD~193-24[0] sumout=$add~1131^ADD~193-24[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22] b=vcc \
 cin=$add~1131^ADD~193-22[0] cout=$add~1131^ADD~193-23[0] sumout=$add~1131^ADD~193-23[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21] b=vcc \
 cin=$add~1131^ADD~193-21[0] cout=$add~1131^ADD~193-22[0] sumout=$add~1131^ADD~193-22[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20] b=vcc \
 cin=$add~1131^ADD~193-20[0] cout=$add~1131^ADD~193-21[0] sumout=$add~1131^ADD~193-21[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19] b=vcc \
 cin=$add~1131^ADD~193-19[0] cout=$add~1131^ADD~193-20[0] sumout=$add~1131^ADD~193-20[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18] b=vcc \
 cin=$add~1131^ADD~193-18[0] cout=$add~1131^ADD~193-19[0] sumout=$add~1131^ADD~193-19[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17] b=vcc \
 cin=$add~1131^ADD~193-17[0] cout=$add~1131^ADD~193-18[0] sumout=$add~1131^ADD~193-18[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16] b=vcc \
 cin=$add~1131^ADD~193-16[0] cout=$add~1131^ADD~193-17[0] sumout=$add~1131^ADD~193-17[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15] b=vcc \
 cin=$add~1131^ADD~193-15[0] cout=$add~1131^ADD~193-16[0] sumout=$add~1131^ADD~193-16[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14] b=vcc \
 cin=$add~1131^ADD~193-14[0] cout=$add~1131^ADD~193-15[0] sumout=$add~1131^ADD~193-15[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13] b=vcc \
 cin=$add~1131^ADD~193-13[0] cout=$add~1131^ADD~193-14[0] sumout=$add~1131^ADD~193-14[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12] b=vcc \
 cin=$add~1131^ADD~193-12[0] cout=$add~1131^ADD~193-13[0] sumout=$add~1131^ADD~193-13[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11] b=vcc \
 cin=$add~1131^ADD~193-11[0] cout=$add~1131^ADD~193-12[0] sumout=$add~1131^ADD~193-12[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10] b=vcc \
 cin=$add~1131^ADD~193-10[0] cout=$add~1131^ADD~193-11[0] sumout=$add~1131^ADD~193-11[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9] b=vcc \
 cin=$add~1131^ADD~193-9[0] cout=$add~1131^ADD~193-10[0] sumout=$add~1131^ADD~193-10[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8] b=vcc \
 cin=$add~1131^ADD~193-8[0] cout=$add~1131^ADD~193-9[0] sumout=$add~1131^ADD~193-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7] b=vcc \
 cin=$add~1131^ADD~193-7[0] cout=$add~1131^ADD~193-8[0] sumout=$add~1131^ADD~193-8[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6] b=vcc \
 cin=$add~1131^ADD~193-6[0] cout=$add~1131^ADD~193-7[0] sumout=$add~1131^ADD~193-7[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5] b=vcc \
 cin=$add~1131^ADD~193-5[0] cout=$add~1131^ADD~193-6[0] sumout=$add~1131^ADD~193-6[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4] b=vcc \
 cin=$add~1131^ADD~193-4[0] cout=$add~1131^ADD~193-5[0] sumout=$add~1131^ADD~193-5[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3] b=vcc \
 cin=$add~1131^ADD~193-3[0] cout=$add~1131^ADD~193-4[0] sumout=$add~1131^ADD~193-4[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2] b=vcc \
 cin=$add~1131^ADD~193-2[0] cout=$add~1131^ADD~193-3[0] sumout=$add~1131^ADD~193-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1] b=vcc \
 cin=$add~1131^ADD~193-1[0] cout=$add~1131^ADD~193-2[0] sumout=$add~1131^ADD~193-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0] b=vcc \
 cin=$add~1131^ADD~193-0[0] cout=$add~1131^ADD~193-1[0] sumout=$add~1131^ADD~193-1[1] 

.subckt adder a=$dffe~1300^Q~0 b=lNOT~468 cin=$sub~1456^MIN~196^MIN~197-0[0] cout=$sub~1456^MIN~196^MIN~197-1[0] \
 sumout=$mux~1463^Y~0 

.subckt adder a=$dffe~1300^Q~1 b=lNOT~469 cin=$sub~1456^MIN~196^MIN~197-1[0] cout=$sub~1456^MIN~196^MIN~197-2[0] \
 sumout=$mux~1463^Y~1 

.subckt adder a=$dffe~1300^Q~2 b=lNOT~470 cin=$sub~1456^MIN~196^MIN~197-2[0] cout=$sub~1456^MIN~196^MIN~197-3[0] \
 sumout=$mux~1463^Y~2 

.subckt adder a=$dffe~1300^Q~3 b=lNOT~471 cin=$sub~1456^MIN~196^MIN~197-3[0] cout=$sub~1456^MIN~196^MIN~197-4[0] \
 sumout=$mux~1463^Y~3 

.subckt adder a=$dffe~1300^Q~4 b=lNOT~472 cin=$sub~1456^MIN~196^MIN~197-4[0] cout=$sub~1456^MIN~196^MIN~197-5[0] \
 sumout=$mux~1463^Y~4 

.subckt adder a=$dffe~1300^Q~5 b=lNOT~473 cin=$sub~1456^MIN~196^MIN~197-5[0] cout=$sub~1456^MIN~196^MIN~197-6[0] \
 sumout=$mux~1463^Y~5 

.subckt adder a=$dffe~1300^Q~6 b=lNOT~474 cin=$sub~1456^MIN~196^MIN~197-6[0] cout=$sub~1456^MIN~196^MIN~197-7[0] \
 sumout=$mux~1463^Y~6 

.subckt adder a=$dffe~1300^Q~7 b=lNOT~475 cin=$sub~1456^MIN~196^MIN~197-7[0] cout=$sub~1456^MIN~196^MIN~197-8[0] \
 sumout=$mux~1463^Y~7 

.subckt adder a=$dffe~1300^Q~8 b=lNOT~476 cin=$sub~1456^MIN~196^MIN~197-8[0] cout=$sub~1456^MIN~196^MIN~197-9[0] \
 sumout=$mux~1463^Y~8 

.subckt adder a=$dffe~1300^Q~9 b=lNOT~477 cin=$sub~1456^MIN~196^MIN~197-9[0] cout=$sub~1456^MIN~196^MIN~197-10[0] \
 sumout=$mux~1463^Y~9 

.subckt adder a=$dffe~1300^Q~10 b=lNOT~478 cin=$sub~1456^MIN~196^MIN~197-10[0] cout=$sub~1456^MIN~196^MIN~197-11[0] \
 sumout=$mux~1463^Y~10 

.subckt adder a=$dffe~1300^Q~11 b=lNOT~479 cin=$sub~1456^MIN~196^MIN~197-11[0] cout=$sub~1456^MIN~196^MIN~197-12[0] \
 sumout=$mux~1463^Y~11 

.subckt adder a=$dffe~1300^Q~12 b=lNOT~480 cin=$sub~1456^MIN~196^MIN~197-12[0] cout=$sub~1456^MIN~196^MIN~197-13[0] \
 sumout=$mux~1463^Y~12 

.subckt adder a=$dffe~1300^Q~13 b=lNOT~481 cin=$sub~1456^MIN~196^MIN~197-13[0] cout=$sub~1456^MIN~196^MIN~197-14[0] \
 sumout=$mux~1463^Y~13 

.subckt adder a=$dffe~1300^Q~14 b=lNOT~482 cin=$sub~1456^MIN~196^MIN~197-14[0] cout=$sub~1456^MIN~196^MIN~197-15[0] \
 sumout=$mux~1463^Y~14 

.subckt adder a=$dffe~1300^Q~15 b=lNOT~483 cin=$sub~1456^MIN~196^MIN~197-15[0] cout=$sub~1456^MIN~196^MIN~197-16[0] \
 sumout=$mux~1463^Y~15 

.subckt adder a=$dffe~1300^Q~16 b=lNOT~484 cin=$sub~1456^MIN~196^MIN~197-16[0] cout=$sub~1456^MIN~196^MIN~197-17[0] \
 sumout=$mux~1463^Y~16 

.subckt adder a=$dffe~1300^Q~17 b=lNOT~485 cin=$sub~1456^MIN~196^MIN~197-17[0] cout=$sub~1456^MIN~196^MIN~197-18[0] \
 sumout=$mux~1463^Y~17 

.subckt adder a=$dffe~1300^Q~18 b=lNOT~486 cin=$sub~1456^MIN~196^MIN~197-18[0] cout=$sub~1456^MIN~196^MIN~197-19[0] \
 sumout=$mux~1463^Y~18 

.subckt adder a=$dffe~1300^Q~19 b=lNOT~487 cin=$sub~1456^MIN~196^MIN~197-19[0] cout=$sub~1456^MIN~196^MIN~197-20[0] \
 sumout=$mux~1463^Y~19 

.subckt adder a=$dffe~1300^Q~20 b=lNOT~488 cin=$sub~1456^MIN~196^MIN~197-20[0] cout=$sub~1456^MIN~196^MIN~197-21[0] \
 sumout=$mux~1463^Y~20 

.subckt adder a=$dffe~1300^Q~21 b=lNOT~489 cin=$sub~1456^MIN~196^MIN~197-21[0] cout=$sub~1456^MIN~196^MIN~197-22[0] \
 sumout=$mux~1463^Y~21 

.subckt adder a=$dffe~1300^Q~22 b=lNOT~490 cin=$sub~1456^MIN~196^MIN~197-22[0] cout=$sub~1456^MIN~196^MIN~197-23[0] \
 sumout=$mux~1463^Y~22 

.subckt adder a=$dffe~1300^Q~23 b=lNOT~491 cin=$sub~1456^MIN~196^MIN~197-23[0] cout=$sub~1456^MIN~196^MIN~197-24[0] \
 sumout=$mux~1463^Y~23 

.subckt adder a=$dffe~1300^Q~24 b=lNOT~492 cin=$sub~1456^MIN~196^MIN~197-24[0] cout=$sub~1456^MIN~196^MIN~197-25[0] \
 sumout=$mux~1463^Y~24 

.subckt adder a=$dffe~1300^Q~25 b=lNOT~493 cin=$sub~1456^MIN~196^MIN~197-25[0] cout=$sub~1456^MIN~196^MIN~197-26[0] \
 sumout=$mux~1463^Y~25 

.subckt adder a=$dffe~1300^Q~26 b=lNOT~494 cin=$sub~1456^MIN~196^MIN~197-26[0] cout=$sub~1456^MIN~196^MIN~197-27[0] \
 sumout=$mux~1463^Y~26 

.subckt adder a=$dffe~1300^Q~27 b=lNOT~495 cin=$sub~1456^MIN~196^MIN~197-27[0] cout=$sub~1456^MIN~196^MIN~197-28[0] \
 sumout=$mux~1463^Y~27 

.subckt adder a=$dffe~1300^Q~28 b=lNOT~496 cin=$sub~1456^MIN~196^MIN~197-28[0] cout=$sub~1456^MIN~196^MIN~197-29[0] \
 sumout=$mux~1463^Y~28 

.subckt adder a=$dffe~1300^Q~29 b=lNOT~497 cin=$sub~1456^MIN~196^MIN~197-29[0] cout=$sub~1456^MIN~196^MIN~197-30[0] \
 sumout=$mux~1463^Y~29 

.subckt adder a=$dffe~1300^Q~30 b=lNOT~498 cin=$sub~1456^MIN~196^MIN~197-30[0] cout=$sub~1456^MIN~196^MIN~197-31[0] \
 sumout=$mux~1463^Y~30 

.subckt adder a=$dffe~1300^Q~31 b=lNOT~499 cin=$sub~1456^MIN~196^MIN~197-31[0] \
 cout=$sub~1456^MIN~196^MIN~197-32~dummy_output~32~0 sumout=$mux~1463^Y~31 

.subckt adder a=$lt~1410^Y~0 \
 b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[0] cin=$add~1170^ADD~200-0[0] \
 cout=$add~1170^ADD~200-1[0] sumout=$add~1170^ADD~200-1[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[1] \
 cin=$add~1170^ADD~200-1[0] cout=$add~1170^ADD~200-2[0] sumout=$add~1170^ADD~200-2[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[2] \
 cin=$add~1170^ADD~200-2[0] cout=$add~1170^ADD~200-3[0] sumout=$add~1170^ADD~200-3[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[3] \
 cin=$add~1170^ADD~200-3[0] cout=$add~1170^ADD~200-4[0] sumout=$add~1170^ADD~200-4[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[4] \
 cin=$add~1170^ADD~200-4[0] cout=$add~1170^ADD~200-5[0] sumout=$add~1170^ADD~200-5[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[5] \
 cin=$add~1170^ADD~200-5[0] cout=$add~1170^ADD~200-6[0] sumout=$add~1170^ADD~200-6[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[6] \
 cin=$add~1170^ADD~200-6[0] cout=$add~1170^ADD~200-7[0] sumout=$add~1170^ADD~200-7[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[7] \
 cin=$add~1170^ADD~200-7[0] cout=$add~1170^ADD~200-8[0] sumout=$add~1170^ADD~200-8[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[8] \
 cin=$add~1170^ADD~200-8[0] cout=$add~1170^ADD~200-9[0] sumout=$add~1170^ADD~200-9[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[9] \
 cin=$add~1170^ADD~200-9[0] cout=$add~1170^ADD~200-10[0] sumout=$add~1170^ADD~200-10[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[10] \
 cin=$add~1170^ADD~200-10[0] cout=$add~1170^ADD~200-11[0] sumout=$add~1170^ADD~200-11[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[11] \
 cin=$add~1170^ADD~200-11[0] cout=$add~1170^ADD~200-12[0] sumout=$add~1170^ADD~200-12[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[12] \
 cin=$add~1170^ADD~200-12[0] cout=$add~1170^ADD~200-13[0] sumout=$add~1170^ADD~200-13[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[13] \
 cin=$add~1170^ADD~200-13[0] cout=$add~1170^ADD~200-14[0] sumout=$add~1170^ADD~200-14[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[14] \
 cin=$add~1170^ADD~200-14[0] cout=$add~1170^ADD~200-15[0] sumout=$add~1170^ADD~200-15[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[15] \
 cin=$add~1170^ADD~200-15[0] cout=$add~1170^ADD~200-16[0] sumout=$add~1170^ADD~200-16[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[16] \
 cin=$add~1170^ADD~200-16[0] cout=$add~1170^ADD~200-17[0] sumout=$add~1170^ADD~200-17[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[17] \
 cin=$add~1170^ADD~200-17[0] cout=$add~1170^ADD~200-18[0] sumout=$add~1170^ADD~200-18[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[18] \
 cin=$add~1170^ADD~200-18[0] cout=$add~1170^ADD~200-19[0] sumout=$add~1170^ADD~200-19[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[19] \
 cin=$add~1170^ADD~200-19[0] cout=$add~1170^ADD~200-20[0] sumout=$add~1170^ADD~200-20[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[20] \
 cin=$add~1170^ADD~200-20[0] cout=$add~1170^ADD~200-21[0] sumout=$add~1170^ADD~200-21[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[21] \
 cin=$add~1170^ADD~200-21[0] cout=$add~1170^ADD~200-22[0] sumout=$add~1170^ADD~200-22[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[22] \
 cin=$add~1170^ADD~200-22[0] cout=$add~1170^ADD~200-23[0] sumout=$add~1170^ADD~200-23[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[23] \
 cin=$add~1170^ADD~200-23[0] cout=$add~1170^ADD~200-24[0] sumout=$add~1170^ADD~200-24[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[24] \
 cin=$add~1170^ADD~200-24[0] cout=$add~1170^ADD~200-25[0] sumout=$add~1170^ADD~200-25[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[25] \
 cin=$add~1170^ADD~200-25[0] cout=$add~1170^ADD~200-26[0] sumout=$add~1170^ADD~200-26[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[26] \
 cin=$add~1170^ADD~200-26[0] cout=$add~1170^ADD~200-27[0] sumout=$add~1170^ADD~200-27[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[27] \
 cin=$add~1170^ADD~200-27[0] cout=$add~1170^ADD~200-28[0] sumout=$add~1170^ADD~200-28[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[28] \
 cin=$add~1170^ADD~200-28[0] cout=$add~1170^ADD~200-29[0] sumout=$add~1170^ADD~200-29[1] 

.subckt adder a=gnd b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[29] \
 cin=$add~1170^ADD~200-29[0] cout=$add~1170^ADD~200-30[0] sumout=$add~1170^ADD~200-30[1] 

.subckt adder a=$lt~1410^Y~0 \
 b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[30] \
 cin=$add~1170^ADD~200-30[0] cout=$add~1170^ADD~200-31[0] sumout=$add~1170^ADD~200-31[1] 

.subckt adder a=$lt~1410^Y~0 \
 b=$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[31] \
 cin=$add~1170^ADD~200-31[0] cout=$add~1170^ADD~200-32[0] sumout=$add~1170^ADD~200-32[1] 

.subckt adder a=$add~1170^ADD~200-32[1] b=lNOT~467 cin=$sub~1458^MIN~199-31[0] cout=$sub~1458^MIN~199-32~dummy_output~32~0 \
 sumout=$sub~1458^MIN~199-32[1] 

.subckt adder a=$add~1170^ADD~200-31[1] b=lNOT~466 cin=$sub~1458^MIN~199-30[0] cout=$sub~1458^MIN~199-31[0] \
 sumout=$sub~1458^MIN~199-31[1] 

.subckt adder a=$add~1170^ADD~200-30[1] b=lNOT~465 cin=$sub~1458^MIN~199-29[0] cout=$sub~1458^MIN~199-30[0] \
 sumout=$sub~1458^MIN~199-30[1] 

.subckt adder a=$add~1170^ADD~200-29[1] b=lNOT~464 cin=$sub~1458^MIN~199-28[0] cout=$sub~1458^MIN~199-29[0] \
 sumout=$sub~1458^MIN~199-29[1] 

.subckt adder a=$add~1170^ADD~200-28[1] b=lNOT~463 cin=$sub~1458^MIN~199-27[0] cout=$sub~1458^MIN~199-28[0] \
 sumout=$sub~1458^MIN~199-28[1] 

.subckt adder a=$add~1170^ADD~200-27[1] b=lNOT~462 cin=$sub~1458^MIN~199-26[0] cout=$sub~1458^MIN~199-27[0] \
 sumout=$sub~1458^MIN~199-27[1] 

.subckt adder a=$add~1170^ADD~200-26[1] b=lNOT~461 cin=$sub~1458^MIN~199-25[0] cout=$sub~1458^MIN~199-26[0] \
 sumout=$sub~1458^MIN~199-26[1] 

.subckt adder a=$add~1170^ADD~200-25[1] b=lNOT~460 cin=$sub~1458^MIN~199-24[0] cout=$sub~1458^MIN~199-25[0] \
 sumout=$sub~1458^MIN~199-25[1] 

.subckt adder a=$add~1170^ADD~200-24[1] b=lNOT~459 cin=$sub~1458^MIN~199-23[0] cout=$sub~1458^MIN~199-24[0] \
 sumout=$sub~1458^MIN~199-24[1] 

.subckt adder a=$add~1170^ADD~200-23[1] b=lNOT~458 cin=$sub~1458^MIN~199-22[0] cout=$sub~1458^MIN~199-23[0] \
 sumout=$sub~1458^MIN~199-23[1] 

.subckt adder a=$add~1170^ADD~200-22[1] b=lNOT~457 cin=$sub~1458^MIN~199-21[0] cout=$sub~1458^MIN~199-22[0] \
 sumout=$sub~1458^MIN~199-22[1] 

.subckt adder a=$add~1170^ADD~200-21[1] b=lNOT~456 cin=$sub~1458^MIN~199-20[0] cout=$sub~1458^MIN~199-21[0] \
 sumout=$sub~1458^MIN~199-21[1] 

.subckt adder a=$add~1170^ADD~200-20[1] b=lNOT~455 cin=$sub~1458^MIN~199-19[0] cout=$sub~1458^MIN~199-20[0] \
 sumout=$sub~1458^MIN~199-20[1] 

.subckt adder a=$add~1170^ADD~200-19[1] b=lNOT~454 cin=$sub~1458^MIN~199-18[0] cout=$sub~1458^MIN~199-19[0] \
 sumout=$sub~1458^MIN~199-19[1] 

.subckt adder a=$add~1170^ADD~200-18[1] b=lNOT~453 cin=$sub~1458^MIN~199-17[0] cout=$sub~1458^MIN~199-18[0] \
 sumout=$sub~1458^MIN~199-18[1] 

.subckt adder a=$add~1170^ADD~200-17[1] b=lNOT~452 cin=$sub~1458^MIN~199-16[0] cout=$sub~1458^MIN~199-17[0] \
 sumout=$sub~1458^MIN~199-17[1] 

.subckt adder a=$add~1170^ADD~200-16[1] b=lNOT~451 cin=$sub~1458^MIN~199-15[0] cout=$sub~1458^MIN~199-16[0] \
 sumout=$sub~1458^MIN~199-16[1] 

.subckt adder a=$add~1170^ADD~200-15[1] b=lNOT~450 cin=$sub~1458^MIN~199-14[0] cout=$sub~1458^MIN~199-15[0] \
 sumout=$sub~1458^MIN~199-15[1] 

.subckt adder a=$add~1170^ADD~200-14[1] b=lNOT~449 cin=$sub~1458^MIN~199-13[0] cout=$sub~1458^MIN~199-14[0] \
 sumout=$sub~1458^MIN~199-14[1] 

.subckt adder a=$add~1170^ADD~200-13[1] b=lNOT~448 cin=$sub~1458^MIN~199-12[0] cout=$sub~1458^MIN~199-13[0] \
 sumout=$sub~1458^MIN~199-13[1] 

.subckt adder a=$add~1170^ADD~200-12[1] b=lNOT~447 cin=$sub~1458^MIN~199-11[0] cout=$sub~1458^MIN~199-12[0] \
 sumout=$sub~1458^MIN~199-12[1] 

.subckt adder a=$add~1170^ADD~200-11[1] b=lNOT~446 cin=$sub~1458^MIN~199-10[0] cout=$sub~1458^MIN~199-11[0] \
 sumout=$sub~1458^MIN~199-11[1] 

.subckt adder a=$add~1170^ADD~200-10[1] b=lNOT~445 cin=$sub~1458^MIN~199-9[0] cout=$sub~1458^MIN~199-10[0] \
 sumout=$sub~1458^MIN~199-10[1] 

.subckt adder a=$add~1170^ADD~200-9[1] b=lNOT~444 cin=$sub~1458^MIN~199-8[0] cout=$sub~1458^MIN~199-9[0] \
 sumout=$sub~1458^MIN~199-9[1] 

.subckt adder a=$add~1170^ADD~200-8[1] b=lNOT~443 cin=$sub~1458^MIN~199-7[0] cout=$sub~1458^MIN~199-8[0] \
 sumout=$sub~1458^MIN~199-8[1] 

.subckt adder a=$add~1170^ADD~200-7[1] b=lNOT~442 cin=$sub~1458^MIN~199-6[0] cout=$sub~1458^MIN~199-7[0] \
 sumout=$sub~1458^MIN~199-7[1] 

.subckt adder a=$add~1170^ADD~200-6[1] b=lNOT~441 cin=$sub~1458^MIN~199-5[0] cout=$sub~1458^MIN~199-6[0] \
 sumout=$sub~1458^MIN~199-6[1] 

.subckt adder a=$add~1170^ADD~200-5[1] b=lNOT~440 cin=$sub~1458^MIN~199-4[0] cout=$sub~1458^MIN~199-5[0] \
 sumout=$sub~1458^MIN~199-5[1] 

.subckt adder a=$add~1170^ADD~200-4[1] b=lNOT~439 cin=$sub~1458^MIN~199-3[0] cout=$sub~1458^MIN~199-4[0] \
 sumout=$sub~1458^MIN~199-4[1] 

.subckt adder a=$add~1170^ADD~200-3[1] b=lNOT~438 cin=$sub~1458^MIN~199-2[0] cout=$sub~1458^MIN~199-3[0] \
 sumout=$sub~1458^MIN~199-3[1] 

.subckt adder a=$add~1170^ADD~200-2[1] b=lNOT~437 cin=$sub~1458^MIN~199-1[0] cout=$sub~1458^MIN~199-2[0] \
 sumout=$sub~1458^MIN~199-2[1] 

.subckt adder a=$add~1170^ADD~200-1[1] b=lNOT~436 cin=$sub~1458^MIN~199-0[0] cout=$sub~1458^MIN~199-1[0] \
 sumout=$sub~1458^MIN~199-1[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[0] b=lNOT~403 \
 cin=$sub~1459^MIN~201-0[0] cout=$sub~1459^MIN~201-1[0] sumout=$sub~1459^MIN~201-1[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[1] b=vcc \
 cin=$sub~1459^MIN~201-1[0] cout=$sub~1459^MIN~201-2[0] sumout=$sub~1459^MIN~201-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[2] b=vcc \
 cin=$sub~1459^MIN~201-2[0] cout=$sub~1459^MIN~201-3[0] sumout=$sub~1459^MIN~201-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[3] b=vcc \
 cin=$sub~1459^MIN~201-3[0] cout=$sub~1459^MIN~201-4[0] sumout=$sub~1459^MIN~201-4[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[4] b=vcc \
 cin=$sub~1459^MIN~201-4[0] cout=$sub~1459^MIN~201-5[0] sumout=$sub~1459^MIN~201-5[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[5] b=vcc \
 cin=$sub~1459^MIN~201-5[0] cout=$sub~1459^MIN~201-6[0] sumout=$sub~1459^MIN~201-6[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[6] b=vcc \
 cin=$sub~1459^MIN~201-6[0] cout=$sub~1459^MIN~201-7[0] sumout=$sub~1459^MIN~201-7[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[7] b=vcc \
 cin=$sub~1459^MIN~201-7[0] cout=$sub~1459^MIN~201-8[0] sumout=$sub~1459^MIN~201-8[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[8] b=vcc \
 cin=$sub~1459^MIN~201-8[0] cout=$sub~1459^MIN~201-9[0] sumout=$sub~1459^MIN~201-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[9] b=vcc \
 cin=$sub~1459^MIN~201-9[0] cout=$sub~1459^MIN~201-10[0] sumout=$sub~1459^MIN~201-10[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[10] b=vcc \
 cin=$sub~1459^MIN~201-10[0] cout=$sub~1459^MIN~201-11[0] sumout=$sub~1459^MIN~201-11[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[11] b=vcc \
 cin=$sub~1459^MIN~201-11[0] cout=$sub~1459^MIN~201-12[0] sumout=$sub~1459^MIN~201-12[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[12] b=vcc \
 cin=$sub~1459^MIN~201-12[0] cout=$sub~1459^MIN~201-13[0] sumout=$sub~1459^MIN~201-13[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[13] b=vcc \
 cin=$sub~1459^MIN~201-13[0] cout=$sub~1459^MIN~201-14[0] sumout=$sub~1459^MIN~201-14[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[14] b=vcc \
 cin=$sub~1459^MIN~201-14[0] cout=$sub~1459^MIN~201-15[0] sumout=$sub~1459^MIN~201-15[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[15] b=vcc \
 cin=$sub~1459^MIN~201-15[0] cout=$sub~1459^MIN~201-16[0] sumout=$sub~1459^MIN~201-16[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[16] b=vcc \
 cin=$sub~1459^MIN~201-16[0] cout=$sub~1459^MIN~201-17[0] sumout=$sub~1459^MIN~201-17[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[17] b=vcc \
 cin=$sub~1459^MIN~201-17[0] cout=$sub~1459^MIN~201-18[0] sumout=$sub~1459^MIN~201-18[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[18] b=vcc \
 cin=$sub~1459^MIN~201-18[0] cout=$sub~1459^MIN~201-19[0] sumout=$sub~1459^MIN~201-19[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[19] b=vcc \
 cin=$sub~1459^MIN~201-19[0] cout=$sub~1459^MIN~201-20[0] sumout=$sub~1459^MIN~201-20[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[20] b=vcc \
 cin=$sub~1459^MIN~201-20[0] cout=$sub~1459^MIN~201-21[0] sumout=$sub~1459^MIN~201-21[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[21] b=vcc \
 cin=$sub~1459^MIN~201-21[0] cout=$sub~1459^MIN~201-22[0] sumout=$sub~1459^MIN~201-22[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[22] b=vcc \
 cin=$sub~1459^MIN~201-22[0] cout=$sub~1459^MIN~201-23[0] sumout=$sub~1459^MIN~201-23[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[23] b=vcc \
 cin=$sub~1459^MIN~201-23[0] cout=$sub~1459^MIN~201-24[0] sumout=$sub~1459^MIN~201-24[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[24] b=vcc \
 cin=$sub~1459^MIN~201-24[0] cout=$sub~1459^MIN~201-25[0] sumout=$sub~1459^MIN~201-25[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[25] b=vcc \
 cin=$sub~1459^MIN~201-25[0] cout=$sub~1459^MIN~201-26[0] sumout=$sub~1459^MIN~201-26[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[26] b=vcc \
 cin=$sub~1459^MIN~201-26[0] cout=$sub~1459^MIN~201-27[0] sumout=$sub~1459^MIN~201-27[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[27] b=vcc \
 cin=$sub~1459^MIN~201-27[0] cout=$sub~1459^MIN~201-28[0] sumout=$sub~1459^MIN~201-28[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[28] b=vcc \
 cin=$sub~1459^MIN~201-28[0] cout=$sub~1459^MIN~201-29[0] sumout=$sub~1459^MIN~201-29[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[29] b=vcc \
 cin=$sub~1459^MIN~201-29[0] cout=$sub~1459^MIN~201-30[0] sumout=$sub~1459^MIN~201-30[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[30] b=lNOT~403 \
 cin=$sub~1459^MIN~201-30[0] cout=$sub~1459^MIN~201-31[0] sumout=$sub~1459^MIN~201-31[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[31] b=lNOT~403 \
 cin=$sub~1459^MIN~201-31[0] cout=$sub~1459^MIN~201-32[0] sumout=$sub~1459^MIN~201-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[32] b=unconn \
 cin=$sub~1459^MIN~201-32[0] cout=$sub~1459^MIN~201-33~dummy_output~33~0 sumout=$sub~1459^MIN~201-33[1] 

.subckt adder a=gnd b=lNOT~371 cin=$sub~1457^MIN~204-0[0] cout=$sub~1457^MIN~204-1[0] sumout=$sub~1457^MIN~204-1[1] 

.subckt adder a=gnd b=lNOT~372 cin=$sub~1457^MIN~204-1[0] cout=$sub~1457^MIN~204-2[0] sumout=$sub~1457^MIN~204-2[1] 

.subckt adder a=gnd b=lNOT~373 cin=$sub~1457^MIN~204-2[0] cout=$sub~1457^MIN~204-3[0] sumout=$sub~1457^MIN~204-3[1] 

.subckt adder a=gnd b=lNOT~374 cin=$sub~1457^MIN~204-3[0] cout=$sub~1457^MIN~204-4[0] sumout=$sub~1457^MIN~204-4[1] 

.subckt adder a=gnd b=lNOT~375 cin=$sub~1457^MIN~204-4[0] cout=$sub~1457^MIN~204-5[0] sumout=$sub~1457^MIN~204-5[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-5[0] cout=$sub~1457^MIN~204-6[0] sumout=$sub~1457^MIN~204-6[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-6[0] cout=$sub~1457^MIN~204-7[0] sumout=$sub~1457^MIN~204-7[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-7[0] cout=$sub~1457^MIN~204-8[0] sumout=$sub~1457^MIN~204-8[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-8[0] cout=$sub~1457^MIN~204-9[0] sumout=$sub~1457^MIN~204-9[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-9[0] cout=$sub~1457^MIN~204-10[0] sumout=$sub~1457^MIN~204-10[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-10[0] cout=$sub~1457^MIN~204-11[0] sumout=$sub~1457^MIN~204-11[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-11[0] cout=$sub~1457^MIN~204-12[0] sumout=$sub~1457^MIN~204-12[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-12[0] cout=$sub~1457^MIN~204-13[0] sumout=$sub~1457^MIN~204-13[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-13[0] cout=$sub~1457^MIN~204-14[0] sumout=$sub~1457^MIN~204-14[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-14[0] cout=$sub~1457^MIN~204-15[0] sumout=$sub~1457^MIN~204-15[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-15[0] cout=$sub~1457^MIN~204-16[0] sumout=$sub~1457^MIN~204-16[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-16[0] cout=$sub~1457^MIN~204-17[0] sumout=$sub~1457^MIN~204-17[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-17[0] cout=$sub~1457^MIN~204-18[0] sumout=$sub~1457^MIN~204-18[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-18[0] cout=$sub~1457^MIN~204-19[0] sumout=$sub~1457^MIN~204-19[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-19[0] cout=$sub~1457^MIN~204-20[0] sumout=$sub~1457^MIN~204-20[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-20[0] cout=$sub~1457^MIN~204-21[0] sumout=$sub~1457^MIN~204-21[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-21[0] cout=$sub~1457^MIN~204-22[0] sumout=$sub~1457^MIN~204-22[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-22[0] cout=$sub~1457^MIN~204-23[0] sumout=$sub~1457^MIN~204-23[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-23[0] cout=$sub~1457^MIN~204-24[0] sumout=$sub~1457^MIN~204-24[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-24[0] cout=$sub~1457^MIN~204-25[0] sumout=$sub~1457^MIN~204-25[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-25[0] cout=$sub~1457^MIN~204-26[0] sumout=$sub~1457^MIN~204-26[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-26[0] cout=$sub~1457^MIN~204-27[0] sumout=$sub~1457^MIN~204-27[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-27[0] cout=$sub~1457^MIN~204-28[0] sumout=$sub~1457^MIN~204-28[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-28[0] cout=$sub~1457^MIN~204-29[0] sumout=$sub~1457^MIN~204-29[1] 

.subckt adder a=gnd b=unconn cin=$sub~1457^MIN~204-29[0] cout=$sub~1457^MIN~204-30[0] sumout=$sub~1457^MIN~204-30[1] 

.subckt adder a=$dffe~1253^Q~0 b=unconn cin=$sub~1457^MIN~204-30[0] cout=$sub~1457^MIN~204-31[0] \
 sumout=$sub~1457^MIN~204-31[1] 

.subckt adder a=$dffe~1253^Q~1 b=unconn cin=$sub~1457^MIN~204-31[0] cout=$sub~1457^MIN~204-32~dummy_output~32~0 \
 sumout=$sub~1457^MIN~204-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[31] \
 b=$sub~1457^MIN~204-32[1] cin=$add~1169^ADD~203-31[0] cout=$add~1169^ADD~203-32[0] sumout=$add~1169^ADD~203-32[1] 

.subckt adder a=gnd b=gnd cin=$add~1169^ADD~203-32[0] cout=$add~1169^ADD~203-33~dummy_output~33~0 \
 sumout=$add~1169^ADD~203-33[1] 

.subckt adder a=$add~1169^ADD~203-33[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-32[0] cout=$add~1179^ADD~202-33[0] \
 sumout=$add~1179^ADD~202-33[1] 

.subckt adder a=$add~1169^ADD~203-32[1] b=gnd cin=$add~1179^ADD~202-31[0] cout=$add~1179^ADD~202-32[0] \
 sumout=$add~1179^ADD~202-32[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[30] \
 b=$sub~1457^MIN~204-31[1] cin=$add~1169^ADD~203-30[0] cout=$add~1169^ADD~203-31[0] sumout=$add~1169^ADD~203-31[1] 

.subckt adder a=$add~1169^ADD~203-31[1] b=gnd cin=$add~1179^ADD~202-30[0] cout=$add~1179^ADD~202-31[0] \
 sumout=$add~1179^ADD~202-31[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[29] \
 b=$sub~1457^MIN~204-30[1] cin=$add~1169^ADD~203-29[0] cout=$add~1169^ADD~203-30[0] sumout=$add~1169^ADD~203-30[1] 

.subckt adder a=$add~1169^ADD~203-30[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-29[0] cout=$add~1179^ADD~202-30[0] \
 sumout=$add~1179^ADD~202-30[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[28] \
 b=$sub~1457^MIN~204-29[1] cin=$add~1169^ADD~203-28[0] cout=$add~1169^ADD~203-29[0] sumout=$add~1169^ADD~203-29[1] 

.subckt adder a=$add~1169^ADD~203-29[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-28[0] cout=$add~1179^ADD~202-29[0] \
 sumout=$add~1179^ADD~202-29[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[27] \
 b=$sub~1457^MIN~204-28[1] cin=$add~1169^ADD~203-27[0] cout=$add~1169^ADD~203-28[0] sumout=$add~1169^ADD~203-28[1] 

.subckt adder a=$add~1169^ADD~203-28[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-27[0] cout=$add~1179^ADD~202-28[0] \
 sumout=$add~1179^ADD~202-28[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[26] \
 b=$sub~1457^MIN~204-27[1] cin=$add~1169^ADD~203-26[0] cout=$add~1169^ADD~203-27[0] sumout=$add~1169^ADD~203-27[1] 

.subckt adder a=$add~1169^ADD~203-27[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-26[0] cout=$add~1179^ADD~202-27[0] \
 sumout=$add~1179^ADD~202-27[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[25] \
 b=$sub~1457^MIN~204-26[1] cin=$add~1169^ADD~203-25[0] cout=$add~1169^ADD~203-26[0] sumout=$add~1169^ADD~203-26[1] 

.subckt adder a=$add~1169^ADD~203-26[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-25[0] cout=$add~1179^ADD~202-26[0] \
 sumout=$add~1179^ADD~202-26[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[24] \
 b=$sub~1457^MIN~204-25[1] cin=$add~1169^ADD~203-24[0] cout=$add~1169^ADD~203-25[0] sumout=$add~1169^ADD~203-25[1] 

.subckt adder a=$add~1169^ADD~203-25[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-24[0] cout=$add~1179^ADD~202-25[0] \
 sumout=$add~1179^ADD~202-25[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[23] \
 b=$sub~1457^MIN~204-24[1] cin=$add~1169^ADD~203-23[0] cout=$add~1169^ADD~203-24[0] sumout=$add~1169^ADD~203-24[1] 

.subckt adder a=$add~1169^ADD~203-24[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-23[0] cout=$add~1179^ADD~202-24[0] \
 sumout=$add~1179^ADD~202-24[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[22] \
 b=$sub~1457^MIN~204-23[1] cin=$add~1169^ADD~203-22[0] cout=$add~1169^ADD~203-23[0] sumout=$add~1169^ADD~203-23[1] 

.subckt adder a=$add~1169^ADD~203-23[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-22[0] cout=$add~1179^ADD~202-23[0] \
 sumout=$add~1179^ADD~202-23[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[21] \
 b=$sub~1457^MIN~204-22[1] cin=$add~1169^ADD~203-21[0] cout=$add~1169^ADD~203-22[0] sumout=$add~1169^ADD~203-22[1] 

.subckt adder a=$add~1169^ADD~203-22[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-21[0] cout=$add~1179^ADD~202-22[0] \
 sumout=$add~1179^ADD~202-22[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[20] \
 b=$sub~1457^MIN~204-21[1] cin=$add~1169^ADD~203-20[0] cout=$add~1169^ADD~203-21[0] sumout=$add~1169^ADD~203-21[1] 

.subckt adder a=$add~1169^ADD~203-21[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-20[0] cout=$add~1179^ADD~202-21[0] \
 sumout=$add~1179^ADD~202-21[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[19] \
 b=$sub~1457^MIN~204-20[1] cin=$add~1169^ADD~203-19[0] cout=$add~1169^ADD~203-20[0] sumout=$add~1169^ADD~203-20[1] 

.subckt adder a=$add~1169^ADD~203-20[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-19[0] cout=$add~1179^ADD~202-20[0] \
 sumout=$add~1179^ADD~202-20[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[18] \
 b=$sub~1457^MIN~204-19[1] cin=$add~1169^ADD~203-18[0] cout=$add~1169^ADD~203-19[0] sumout=$add~1169^ADD~203-19[1] 

.subckt adder a=$add~1169^ADD~203-19[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-18[0] cout=$add~1179^ADD~202-19[0] \
 sumout=$add~1179^ADD~202-19[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[17] \
 b=$sub~1457^MIN~204-18[1] cin=$add~1169^ADD~203-17[0] cout=$add~1169^ADD~203-18[0] sumout=$add~1169^ADD~203-18[1] 

.subckt adder a=$add~1169^ADD~203-18[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-17[0] cout=$add~1179^ADD~202-18[0] \
 sumout=$add~1179^ADD~202-18[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[16] \
 b=$sub~1457^MIN~204-17[1] cin=$add~1169^ADD~203-16[0] cout=$add~1169^ADD~203-17[0] sumout=$add~1169^ADD~203-17[1] 

.subckt adder a=$add~1169^ADD~203-17[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-16[0] cout=$add~1179^ADD~202-17[0] \
 sumout=$add~1179^ADD~202-17[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[15] \
 b=$sub~1457^MIN~204-16[1] cin=$add~1169^ADD~203-15[0] cout=$add~1169^ADD~203-16[0] sumout=$add~1169^ADD~203-16[1] 

.subckt adder a=$add~1169^ADD~203-16[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-15[0] cout=$add~1179^ADD~202-16[0] \
 sumout=$add~1179^ADD~202-16[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[14] \
 b=$sub~1457^MIN~204-15[1] cin=$add~1169^ADD~203-14[0] cout=$add~1169^ADD~203-15[0] sumout=$add~1169^ADD~203-15[1] 

.subckt adder a=$add~1169^ADD~203-15[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-14[0] cout=$add~1179^ADD~202-15[0] \
 sumout=$add~1179^ADD~202-15[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[13] \
 b=$sub~1457^MIN~204-14[1] cin=$add~1169^ADD~203-13[0] cout=$add~1169^ADD~203-14[0] sumout=$add~1169^ADD~203-14[1] 

.subckt adder a=$add~1169^ADD~203-14[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-13[0] cout=$add~1179^ADD~202-14[0] \
 sumout=$add~1179^ADD~202-14[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[12] \
 b=$sub~1457^MIN~204-13[1] cin=$add~1169^ADD~203-12[0] cout=$add~1169^ADD~203-13[0] sumout=$add~1169^ADD~203-13[1] 

.subckt adder a=$add~1169^ADD~203-13[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-12[0] cout=$add~1179^ADD~202-13[0] \
 sumout=$add~1179^ADD~202-13[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[11] \
 b=$sub~1457^MIN~204-12[1] cin=$add~1169^ADD~203-11[0] cout=$add~1169^ADD~203-12[0] sumout=$add~1169^ADD~203-12[1] 

.subckt adder a=$add~1169^ADD~203-12[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-11[0] cout=$add~1179^ADD~202-12[0] \
 sumout=$add~1179^ADD~202-12[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[10] \
 b=$sub~1457^MIN~204-11[1] cin=$add~1169^ADD~203-10[0] cout=$add~1169^ADD~203-11[0] sumout=$add~1169^ADD~203-11[1] 

.subckt adder a=$add~1169^ADD~203-11[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-10[0] cout=$add~1179^ADD~202-11[0] \
 sumout=$add~1179^ADD~202-11[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[9] \
 b=$sub~1457^MIN~204-10[1] cin=$add~1169^ADD~203-9[0] cout=$add~1169^ADD~203-10[0] sumout=$add~1169^ADD~203-10[1] 

.subckt adder a=$add~1169^ADD~203-10[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-9[0] cout=$add~1179^ADD~202-10[0] \
 sumout=$add~1179^ADD~202-10[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[8] \
 b=$sub~1457^MIN~204-9[1] cin=$add~1169^ADD~203-8[0] cout=$add~1169^ADD~203-9[0] sumout=$add~1169^ADD~203-9[1] 

.subckt adder a=$add~1169^ADD~203-9[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-8[0] cout=$add~1179^ADD~202-9[0] \
 sumout=$add~1179^ADD~202-9[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[7] \
 b=$sub~1457^MIN~204-8[1] cin=$add~1169^ADD~203-7[0] cout=$add~1169^ADD~203-8[0] sumout=$add~1169^ADD~203-8[1] 

.subckt adder a=$add~1169^ADD~203-8[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-7[0] cout=$add~1179^ADD~202-8[0] \
 sumout=$add~1179^ADD~202-8[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[6] \
 b=$sub~1457^MIN~204-7[1] cin=$add~1169^ADD~203-6[0] cout=$add~1169^ADD~203-7[0] sumout=$add~1169^ADD~203-7[1] 

.subckt adder a=$add~1169^ADD~203-7[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-6[0] cout=$add~1179^ADD~202-7[0] \
 sumout=$add~1179^ADD~202-7[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[5] \
 b=$sub~1457^MIN~204-6[1] cin=$add~1169^ADD~203-5[0] cout=$add~1169^ADD~203-6[0] sumout=$add~1169^ADD~203-6[1] 

.subckt adder a=$add~1169^ADD~203-6[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-5[0] cout=$add~1179^ADD~202-6[0] \
 sumout=$add~1179^ADD~202-6[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[4] \
 b=$sub~1457^MIN~204-5[1] cin=$add~1169^ADD~203-4[0] cout=$add~1169^ADD~203-5[0] sumout=$add~1169^ADD~203-5[1] 

.subckt adder a=$add~1169^ADD~203-5[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-4[0] cout=$add~1179^ADD~202-5[0] \
 sumout=$add~1179^ADD~202-5[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[3] \
 b=$sub~1457^MIN~204-4[1] cin=$add~1169^ADD~203-3[0] cout=$add~1169^ADD~203-4[0] sumout=$add~1169^ADD~203-4[1] 

.subckt adder a=$add~1169^ADD~203-4[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-3[0] cout=$add~1179^ADD~202-4[0] \
 sumout=$add~1179^ADD~202-4[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[2] \
 b=$sub~1457^MIN~204-3[1] cin=$add~1169^ADD~203-2[0] cout=$add~1169^ADD~203-3[0] sumout=$add~1169^ADD~203-3[1] 

.subckt adder a=$add~1169^ADD~203-3[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-2[0] cout=$add~1179^ADD~202-3[0] \
 sumout=$add~1179^ADD~202-3[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[1] \
 b=$sub~1457^MIN~204-2[1] cin=$add~1169^ADD~203-1[0] cout=$add~1169^ADD~203-2[0] sumout=$add~1169^ADD~203-2[1] 

.subckt adder a=$add~1169^ADD~203-2[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-1[0] cout=$add~1179^ADD~202-2[0] \
 sumout=$add~1179^ADD~202-2[1] 

.subckt adder a=$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 b=$sub~1457^MIN~204-1[1] cin=$add~1169^ADD~203-0[0] cout=$add~1169^ADD~203-1[0] sumout=$add~1169^ADD~203-1[1] 

.subckt adder a=$add~1169^ADD~203-1[1] b=$gt~1408^Y~0 cin=$add~1179^ADD~202-0[0] cout=$add~1179^ADD~202-1[0] \
 sumout=$add~1179^ADD~202-1[1] 

.subckt adder a=$dffe~1257^Q~0 b=$add~1174^ADD~210-3[1] cin=$add~1168^ADD~206-0[0] cout=$add~1168^ADD~206-1[0] \
 sumout=$add~1168^ADD~206-1[1] 

.subckt adder a=$dffe~1257^Q~1 b=unconn cin=$add~1168^ADD~206-1[0] cout=$add~1168^ADD~206-2[0] sumout=$add~1168^ADD~206-2[1] 

.subckt adder a=$dffe~1257^Q~2 b=unconn cin=$add~1168^ADD~206-2[0] cout=$add~1168^ADD~206-3[0] sumout=$add~1168^ADD~206-3[1] 

.subckt adder a=$dffe~1257^Q~3 b=unconn cin=$add~1168^ADD~206-3[0] cout=$add~1168^ADD~206-4[0] sumout=$add~1168^ADD~206-4[1] 

.subckt adder a=unconn b=$add~1168^ADD~206-4[1] cin=$add~1167^ADD~205-3[0] cout=$add~1167^ADD~205-4[0] \
 sumout=$add~1167^ADD~205-4[1] 

.subckt adder a=gnd b=gnd cin=$add~1167^ADD~205-4[0] cout=$add~1167^ADD~205-5~dummy_output~5~0 sumout=$add~1167^ADD~205-5[1] 

.subckt adder a=$add~1166^ADD~208-3[1] b=$add~1168^ADD~206-3[1] cin=$add~1167^ADD~205-2[0] cout=$add~1167^ADD~205-3[0] \
 sumout=$add~1167^ADD~205-3[1] 

.subckt adder a=$add~1166^ADD~208-2[1] b=$add~1168^ADD~206-2[1] cin=$add~1167^ADD~205-1[0] cout=$add~1167^ADD~205-2[0] \
 sumout=$add~1167^ADD~205-2[1] 

.subckt adder a=$add~1166^ADD~208-1[1] b=$add~1168^ADD~206-1[1] cin=$add~1167^ADD~205-0[0] cout=$add~1167^ADD~205-1[0] \
 sumout=$add~1167^ADD~205-1[1] 

.subckt adder a=$dffe~1257^Q~2 b=$dffe~1258^Q~0 cin=$add~1164^ADD~211-0[0] cout=$add~1164^ADD~211-1[0] \
 sumout=$add~1164^ADD~211-1[1] 

.subckt adder a=$dffe~1257^Q~3 b=$dffe~1258^Q~1 cin=$add~1164^ADD~211-1[0] cout=$add~1164^ADD~211-2[0] \
 sumout=$add~1164^ADD~211-2[1] 

.subckt adder a=gnd b=gnd cin=$add~1164^ADD~211-2[0] cout=$add~1164^ADD~211-3~dummy_output~3~0 sumout=$add~1164^ADD~211-3[1] 

.subckt adder a=$add~1164^ADD~211-3[1] b=unconn cin=$add~1174^ADD~210-2[0] cout=$add~1174^ADD~210-3[0] \
 sumout=$add~1174^ADD~210-3[1] 

.subckt adder a=$add~1174^ADD~210-3[1] b=$add~1174^ADD~210-1[1] cin=$add~1175^ADD~209-0[0] cout=$add~1175^ADD~209-1[0] \
 sumout=$add~1175^ADD~209-1[1] 

.subckt adder a=unconn b=$add~1174^ADD~210-2[1] cin=$add~1175^ADD~209-1[0] cout=$add~1175^ADD~209-2[0] \
 sumout=$add~1175^ADD~209-2[1] 

.subckt adder a=gnd b=gnd cin=$add~1175^ADD~209-2[0] cout=$add~1175^ADD~209-3~dummy_output~3~0 sumout=$add~1175^ADD~209-3[1] 

.subckt adder a=$add~1175^ADD~209-3[1] b=$add~1175^ADD~209-1[1] cin=$add~1165^ADD~207-0[0] cout=$add~1165^ADD~207-1[0] \
 sumout=$add~1165^ADD~207-1[1] 

.subckt adder a=unconn b=$add~1175^ADD~209-2[1] cin=$add~1165^ADD~207-1[0] cout=$add~1165^ADD~207-2[0] \
 sumout=$add~1165^ADD~207-2[1] 

.subckt adder a=$add~1175^ADD~209-3[1] b=$dffe~1257^Q~2 cin=$add~1166^ADD~208-0[0] cout=$add~1166^ADD~208-1[0] \
 sumout=$add~1166^ADD~208-1[1] 

.subckt adder a=unconn b=$dffe~1257^Q~3 cin=$add~1166^ADD~208-1[0] cout=$add~1166^ADD~208-2[0] sumout=$add~1166^ADD~208-2[1] 

.subckt adder a=gnd b=gnd cin=$add~1166^ADD~208-2[0] cout=$add~1166^ADD~208-3~dummy_output~3~0 sumout=$add~1166^ADD~208-3[1] 

.subckt adder a=$add~1164^ADD~211-2[1] b=$dffe~1259^Q~1 cin=$add~1174^ADD~210-1[0] cout=$add~1174^ADD~210-2[0] \
 sumout=$add~1174^ADD~210-2[1] 

.subckt adder a=$add~1164^ADD~211-1[1] b=$dffe~1259^Q~0 cin=$add~1174^ADD~210-0[0] cout=$add~1174^ADD~210-1[0] \
 sumout=$add~1174^ADD~210-1[1] 

.subckt adder a=$dffe~1261^Q~0 b=$add~1159^ADD~213-1[1] cin=$add~1173^ADD~212-0[0] cout=$add~1173^ADD~212-1[0] \
 sumout=$add~1173^ADD~212-1[1] 

.subckt adder a=$dffe~1261^Q~1 b=$add~1159^ADD~213-2[1] cin=$add~1173^ADD~212-1[0] cout=$add~1173^ADD~212-2[0] \
 sumout=$add~1173^ADD~212-2[1] 

.subckt adder a=$dffe~1261^Q~2 b=$add~1159^ADD~213-3[1] cin=$add~1173^ADD~212-2[0] cout=$add~1173^ADD~212-3[0] \
 sumout=$add~1173^ADD~212-3[1] 

.subckt adder a=$dffe~1261^Q~3 b=$add~1159^ADD~213-4[1] cin=$add~1173^ADD~212-3[0] cout=$add~1173^ADD~212-4[0] \
 sumout=$add~1173^ADD~212-4[1] 

.subckt adder a=$dffe~1261^Q~4 b=$add~1159^ADD~213-5[1] cin=$add~1173^ADD~212-4[0] cout=$add~1173^ADD~212-5[0] \
 sumout=$add~1173^ADD~212-5[1] 

.subckt adder a=$dffe~1261^Q~5 b=$add~1159^ADD~213-6[1] cin=$add~1173^ADD~212-5[0] cout=$add~1173^ADD~212-6[0] \
 sumout=$add~1173^ADD~212-6[1] 

.subckt adder a=$dffe~1261^Q~6 b=$add~1159^ADD~213-7[1] cin=$add~1173^ADD~212-6[0] cout=$add~1173^ADD~212-7[0] \
 sumout=$add~1173^ADD~212-7[1] 

.subckt adder a=$dffe~1261^Q~7 b=$add~1159^ADD~213-8[1] cin=$add~1173^ADD~212-7[0] cout=$add~1173^ADD~212-8[0] \
 sumout=$add~1173^ADD~212-8[1] 

.subckt adder a=$dffe~1261^Q~8 b=$add~1159^ADD~213-9[1] cin=$add~1173^ADD~212-8[0] cout=$add~1173^ADD~212-9[0] \
 sumout=$add~1173^ADD~212-9[1] 

.subckt adder a=$dffe~1261^Q~9 b=$add~1159^ADD~213-10[1] cin=$add~1173^ADD~212-9[0] cout=$add~1173^ADD~212-10[0] \
 sumout=$add~1173^ADD~212-10[1] 

.subckt adder a=$dffe~1261^Q~10 b=$add~1159^ADD~213-11[1] cin=$add~1173^ADD~212-10[0] cout=$add~1173^ADD~212-11[0] \
 sumout=$add~1173^ADD~212-11[1] 

.subckt adder a=$dffe~1261^Q~11 b=$add~1159^ADD~213-12[1] cin=$add~1173^ADD~212-11[0] cout=$add~1173^ADD~212-12[0] \
 sumout=$add~1173^ADD~212-12[1] 

.subckt adder a=$dffe~1261^Q~12 b=$add~1159^ADD~213-13[1] cin=$add~1173^ADD~212-12[0] cout=$add~1173^ADD~212-13[0] \
 sumout=$add~1173^ADD~212-13[1] 

.subckt adder a=$dffe~1261^Q~13 b=$add~1159^ADD~213-14[1] cin=$add~1173^ADD~212-13[0] cout=$add~1173^ADD~212-14[0] \
 sumout=$add~1173^ADD~212-14[1] 

.subckt adder a=$dffe~1261^Q~14 b=$add~1159^ADD~213-15[1] cin=$add~1173^ADD~212-14[0] cout=$add~1173^ADD~212-15[0] \
 sumout=$add~1173^ADD~212-15[1] 

.subckt adder a=$dffe~1261^Q~15 b=$add~1159^ADD~213-16[1] cin=$add~1173^ADD~212-15[0] cout=$add~1173^ADD~212-16[0] \
 sumout=$add~1173^ADD~212-16[1] 

.subckt adder a=$dffe~1261^Q~16 b=$add~1159^ADD~213-17[1] cin=$add~1173^ADD~212-16[0] cout=$add~1173^ADD~212-17[0] \
 sumout=$add~1173^ADD~212-17[1] 

.subckt adder a=unconn b=$add~1159^ADD~213-18[1] cin=$add~1173^ADD~212-17[0] cout=$add~1173^ADD~212-18[0] \
 sumout=$add~1173^ADD~212-18[1] 

.subckt adder a=unconn b=$add~1159^ADD~213-19[1] cin=$add~1173^ADD~212-18[0] cout=$add~1173^ADD~212-19[0] \
 sumout=$add~1173^ADD~212-19[1] 

.subckt adder a=unconn b=$add~1159^ADD~213-20[1] cin=$add~1173^ADD~212-19[0] cout=$add~1173^ADD~212-20[0] \
 sumout=$add~1173^ADD~212-20[1] 

.subckt adder a=unconn b=$add~1159^ADD~213-21[1] cin=$add~1173^ADD~212-20[0] cout=$add~1173^ADD~212-21[0] \
 sumout=$add~1173^ADD~212-21[1] 

.subckt adder a=unconn b=$add~1159^ADD~213-22[1] cin=$add~1173^ADD~212-21[0] cout=$add~1173^ADD~212-22[0] \
 sumout=$add~1173^ADD~212-22[1] 

.subckt adder a=unconn b=$add~1159^ADD~213-23[1] cin=$add~1173^ADD~212-22[0] cout=$add~1173^ADD~212-23[0] \
 sumout=$add~1173^ADD~212-23[1] 

.subckt adder a=unconn b=$add~1159^ADD~213-24[1] cin=$add~1173^ADD~212-23[0] cout=$add~1173^ADD~212-24[0] \
 sumout=$add~1173^ADD~212-24[1] 

.subckt adder a=unconn b=$add~1159^ADD~213-25[1] cin=$add~1173^ADD~212-24[0] cout=$add~1173^ADD~212-25[0] \
 sumout=$add~1173^ADD~212-25[1] 

.subckt adder a=unconn b=$add~1159^ADD~213-26[1] cin=$add~1173^ADD~212-25[0] cout=$add~1173^ADD~212-26[0] \
 sumout=$add~1173^ADD~212-26[1] 

.subckt adder a=unconn b=$add~1159^ADD~213-27[1] cin=$add~1173^ADD~212-26[0] cout=$add~1173^ADD~212-27[0] \
 sumout=$add~1173^ADD~212-27[1] 

.subckt adder a=unconn b=$add~1159^ADD~213-28[1] cin=$add~1173^ADD~212-27[0] cout=$add~1173^ADD~212-28[0] \
 sumout=$add~1173^ADD~212-28[1] 

.subckt adder a=unconn b=$add~1159^ADD~213-29[1] cin=$add~1173^ADD~212-28[0] cout=$add~1173^ADD~212-29[0] \
 sumout=$add~1173^ADD~212-29[1] 

.subckt adder a=unconn b=$add~1159^ADD~213-30[1] cin=$add~1173^ADD~212-29[0] cout=$add~1173^ADD~212-30[0] \
 sumout=$add~1173^ADD~212-30[1] 

.subckt adder a=unconn b=$add~1159^ADD~213-31[1] cin=$add~1173^ADD~212-30[0] cout=$add~1173^ADD~212-31[0] \
 sumout=$add~1173^ADD~212-31[1] 

.subckt adder a=unconn b=$add~1159^ADD~213-32[1] cin=$add~1173^ADD~212-31[0] cout=$add~1173^ADD~212-32[0] \
 sumout=$add~1173^ADD~212-32[1] 

.subckt adder a=$dffe~1262^Q~0 b=$dffe~1263^Q~0 cin=$add~1159^ADD~213-0[0] cout=$add~1159^ADD~213-1[0] \
 sumout=$add~1159^ADD~213-1[1] 

.subckt adder a=$dffe~1262^Q~1 b=$dffe~1263^Q~1 cin=$add~1159^ADD~213-1[0] cout=$add~1159^ADD~213-2[0] \
 sumout=$add~1159^ADD~213-2[1] 

.subckt adder a=$dffe~1262^Q~2 b=$dffe~1263^Q~2 cin=$add~1159^ADD~213-2[0] cout=$add~1159^ADD~213-3[0] \
 sumout=$add~1159^ADD~213-3[1] 

.subckt adder a=$dffe~1262^Q~3 b=$dffe~1263^Q~3 cin=$add~1159^ADD~213-3[0] cout=$add~1159^ADD~213-4[0] \
 sumout=$add~1159^ADD~213-4[1] 

.subckt adder a=$dffe~1262^Q~4 b=$dffe~1263^Q~4 cin=$add~1159^ADD~213-4[0] cout=$add~1159^ADD~213-5[0] \
 sumout=$add~1159^ADD~213-5[1] 

.subckt adder a=$dffe~1262^Q~5 b=$dffe~1263^Q~5 cin=$add~1159^ADD~213-5[0] cout=$add~1159^ADD~213-6[0] \
 sumout=$add~1159^ADD~213-6[1] 

.subckt adder a=$dffe~1262^Q~6 b=$dffe~1263^Q~6 cin=$add~1159^ADD~213-6[0] cout=$add~1159^ADD~213-7[0] \
 sumout=$add~1159^ADD~213-7[1] 

.subckt adder a=$dffe~1262^Q~7 b=$dffe~1263^Q~7 cin=$add~1159^ADD~213-7[0] cout=$add~1159^ADD~213-8[0] \
 sumout=$add~1159^ADD~213-8[1] 

.subckt adder a=$dffe~1262^Q~8 b=$dffe~1263^Q~8 cin=$add~1159^ADD~213-8[0] cout=$add~1159^ADD~213-9[0] \
 sumout=$add~1159^ADD~213-9[1] 

.subckt adder a=$dffe~1262^Q~9 b=$dffe~1263^Q~9 cin=$add~1159^ADD~213-9[0] cout=$add~1159^ADD~213-10[0] \
 sumout=$add~1159^ADD~213-10[1] 

.subckt adder a=$dffe~1262^Q~10 b=$dffe~1263^Q~10 cin=$add~1159^ADD~213-10[0] cout=$add~1159^ADD~213-11[0] \
 sumout=$add~1159^ADD~213-11[1] 

.subckt adder a=$dffe~1262^Q~11 b=$dffe~1263^Q~11 cin=$add~1159^ADD~213-11[0] cout=$add~1159^ADD~213-12[0] \
 sumout=$add~1159^ADD~213-12[1] 

.subckt adder a=$dffe~1262^Q~12 b=$dffe~1263^Q~12 cin=$add~1159^ADD~213-12[0] cout=$add~1159^ADD~213-13[0] \
 sumout=$add~1159^ADD~213-13[1] 

.subckt adder a=$dffe~1262^Q~13 b=$dffe~1263^Q~13 cin=$add~1159^ADD~213-13[0] cout=$add~1159^ADD~213-14[0] \
 sumout=$add~1159^ADD~213-14[1] 

.subckt adder a=$dffe~1262^Q~14 b=$dffe~1263^Q~14 cin=$add~1159^ADD~213-14[0] cout=$add~1159^ADD~213-15[0] \
 sumout=$add~1159^ADD~213-15[1] 

.subckt adder a=$dffe~1262^Q~15 b=$dffe~1263^Q~15 cin=$add~1159^ADD~213-15[0] cout=$add~1159^ADD~213-16[0] \
 sumout=$add~1159^ADD~213-16[1] 

.subckt adder a=$dffe~1262^Q~16 b=$dffe~1263^Q~16 cin=$add~1159^ADD~213-16[0] cout=$add~1159^ADD~213-17[0] \
 sumout=$add~1159^ADD~213-17[1] 

.subckt adder a=$dffe~1262^Q~17 b=$dffe~1263^Q~17 cin=$add~1159^ADD~213-17[0] cout=$add~1159^ADD~213-18[0] \
 sumout=$add~1159^ADD~213-18[1] 

.subckt adder a=$dffe~1262^Q~18 b=$dffe~1263^Q~18 cin=$add~1159^ADD~213-18[0] cout=$add~1159^ADD~213-19[0] \
 sumout=$add~1159^ADD~213-19[1] 

.subckt adder a=$dffe~1262^Q~19 b=$dffe~1263^Q~19 cin=$add~1159^ADD~213-19[0] cout=$add~1159^ADD~213-20[0] \
 sumout=$add~1159^ADD~213-20[1] 

.subckt adder a=$dffe~1262^Q~20 b=$dffe~1263^Q~20 cin=$add~1159^ADD~213-20[0] cout=$add~1159^ADD~213-21[0] \
 sumout=$add~1159^ADD~213-21[1] 

.subckt adder a=$dffe~1262^Q~21 b=$dffe~1263^Q~21 cin=$add~1159^ADD~213-21[0] cout=$add~1159^ADD~213-22[0] \
 sumout=$add~1159^ADD~213-22[1] 

.subckt adder a=$dffe~1262^Q~22 b=$dffe~1263^Q~22 cin=$add~1159^ADD~213-22[0] cout=$add~1159^ADD~213-23[0] \
 sumout=$add~1159^ADD~213-23[1] 

.subckt adder a=$dffe~1262^Q~23 b=$dffe~1263^Q~23 cin=$add~1159^ADD~213-23[0] cout=$add~1159^ADD~213-24[0] \
 sumout=$add~1159^ADD~213-24[1] 

.subckt adder a=$dffe~1262^Q~24 b=$dffe~1263^Q~24 cin=$add~1159^ADD~213-24[0] cout=$add~1159^ADD~213-25[0] \
 sumout=$add~1159^ADD~213-25[1] 

.subckt adder a=unconn b=$dffe~1263^Q~25 cin=$add~1159^ADD~213-25[0] cout=$add~1159^ADD~213-26[0] \
 sumout=$add~1159^ADD~213-26[1] 

.subckt adder a=unconn b=$dffe~1263^Q~26 cin=$add~1159^ADD~213-26[0] cout=$add~1159^ADD~213-27[0] \
 sumout=$add~1159^ADD~213-27[1] 

.subckt adder a=unconn b=$dffe~1263^Q~27 cin=$add~1159^ADD~213-27[0] cout=$add~1159^ADD~213-28[0] \
 sumout=$add~1159^ADD~213-28[1] 

.subckt adder a=unconn b=$dffe~1263^Q~28 cin=$add~1159^ADD~213-28[0] cout=$add~1159^ADD~213-29[0] \
 sumout=$add~1159^ADD~213-29[1] 

.subckt adder a=unconn b=$dffe~1263^Q~29 cin=$add~1159^ADD~213-29[0] cout=$add~1159^ADD~213-30[0] \
 sumout=$add~1159^ADD~213-30[1] 

.subckt adder a=unconn b=$dffe~1263^Q~30 cin=$add~1159^ADD~213-30[0] cout=$add~1159^ADD~213-31[0] \
 sumout=$add~1159^ADD~213-31[1] 

.subckt adder a=unconn b=$dffe~1263^Q~31 cin=$add~1159^ADD~213-31[0] cout=$add~1159^ADD~213-32[0] \
 sumout=$add~1159^ADD~213-32[1] 

.subckt adder a=$dffe~1267^Q~0 b=$dffe~1267^Q~2 cin=$add~1163^ADD~215-0[0] cout=$add~1163^ADD~215-1[0] \
 sumout=$add~1163^ADD~215-1[1] 

.subckt adder a=$dffe~1267^Q~1 b=$dffe~1267^Q~3 cin=$add~1163^ADD~215-1[0] cout=$add~1163^ADD~215-2[0] \
 sumout=$add~1163^ADD~215-2[1] 

.subckt adder a=$dffe~1267^Q~2 b=$dffe~1267^Q~4 cin=$add~1163^ADD~215-2[0] cout=$add~1163^ADD~215-3[0] \
 sumout=$add~1163^ADD~215-3[1] 

.subckt adder a=$dffe~1267^Q~3 b=$dffe~1267^Q~5 cin=$add~1163^ADD~215-3[0] cout=$add~1163^ADD~215-4[0] \
 sumout=$add~1163^ADD~215-4[1] 

.subckt adder a=$dffe~1267^Q~4 b=$dffe~1267^Q~6 cin=$add~1163^ADD~215-4[0] cout=$add~1163^ADD~215-5[0] \
 sumout=$add~1163^ADD~215-5[1] 

.subckt adder a=$dffe~1267^Q~5 b=$dffe~1267^Q~7 cin=$add~1163^ADD~215-5[0] cout=$add~1163^ADD~215-6[0] \
 sumout=$add~1163^ADD~215-6[1] 

.subckt adder a=$dffe~1267^Q~6 b=$dffe~1267^Q~8 cin=$add~1163^ADD~215-6[0] cout=$add~1163^ADD~215-7[0] \
 sumout=$add~1163^ADD~215-7[1] 

.subckt adder a=$dffe~1267^Q~7 b=$dffe~1267^Q~9 cin=$add~1163^ADD~215-7[0] cout=$add~1163^ADD~215-8[0] \
 sumout=$add~1163^ADD~215-8[1] 

.subckt adder a=$dffe~1267^Q~8 b=$dffe~1267^Q~10 cin=$add~1163^ADD~215-8[0] cout=$add~1163^ADD~215-9[0] \
 sumout=$add~1163^ADD~215-9[1] 

.subckt adder a=$dffe~1267^Q~9 b=$dffe~1267^Q~11 cin=$add~1163^ADD~215-9[0] cout=$add~1163^ADD~215-10[0] \
 sumout=$add~1163^ADD~215-10[1] 

.subckt adder a=$dffe~1267^Q~10 b=$dffe~1267^Q~12 cin=$add~1163^ADD~215-10[0] cout=$add~1163^ADD~215-11[0] \
 sumout=$add~1163^ADD~215-11[1] 

.subckt adder a=$dffe~1267^Q~11 b=$dffe~1267^Q~13 cin=$add~1163^ADD~215-11[0] cout=$add~1163^ADD~215-12[0] \
 sumout=$add~1163^ADD~215-12[1] 

.subckt adder a=$dffe~1267^Q~12 b=$dffe~1267^Q~14 cin=$add~1163^ADD~215-12[0] cout=$add~1163^ADD~215-13[0] \
 sumout=$add~1163^ADD~215-13[1] 

.subckt adder a=$dffe~1267^Q~13 b=$dffe~1267^Q~15 cin=$add~1163^ADD~215-13[0] cout=$add~1163^ADD~215-14[0] \
 sumout=$add~1163^ADD~215-14[1] 

.subckt adder a=$dffe~1267^Q~14 b=$dffe~1267^Q~16 cin=$add~1163^ADD~215-14[0] cout=$add~1163^ADD~215-15[0] \
 sumout=$add~1163^ADD~215-15[1] 

.subckt adder a=$dffe~1267^Q~15 b=$dffe~1267^Q~17 cin=$add~1163^ADD~215-15[0] cout=$add~1163^ADD~215-16[0] \
 sumout=$add~1163^ADD~215-16[1] 

.subckt adder a=$dffe~1267^Q~16 b=$dffe~1267^Q~18 cin=$add~1163^ADD~215-16[0] cout=$add~1163^ADD~215-17[0] \
 sumout=$add~1163^ADD~215-17[1] 

.subckt adder a=$dffe~1267^Q~17 b=$dffe~1267^Q~19 cin=$add~1163^ADD~215-17[0] cout=$add~1163^ADD~215-18[0] \
 sumout=$add~1163^ADD~215-18[1] 

.subckt adder a=$dffe~1267^Q~18 b=$dffe~1267^Q~20 cin=$add~1163^ADD~215-18[0] cout=$add~1163^ADD~215-19[0] \
 sumout=$add~1163^ADD~215-19[1] 

.subckt adder a=$dffe~1267^Q~19 b=$dffe~1267^Q~21 cin=$add~1163^ADD~215-19[0] cout=$add~1163^ADD~215-20[0] \
 sumout=$add~1163^ADD~215-20[1] 

.subckt adder a=$dffe~1267^Q~20 b=$dffe~1267^Q~22 cin=$add~1163^ADD~215-20[0] cout=$add~1163^ADD~215-21[0] \
 sumout=$add~1163^ADD~215-21[1] 

.subckt adder a=$dffe~1267^Q~21 b=$dffe~1267^Q~23 cin=$add~1163^ADD~215-21[0] cout=$add~1163^ADD~215-22[0] \
 sumout=$add~1163^ADD~215-22[1] 

.subckt adder a=$dffe~1267^Q~22 b=$dffe~1267^Q~24 cin=$add~1163^ADD~215-22[0] cout=$add~1163^ADD~215-23[0] \
 sumout=$add~1163^ADD~215-23[1] 

.subckt adder a=$dffe~1267^Q~23 b=$dffe~1267^Q~25 cin=$add~1163^ADD~215-23[0] cout=$add~1163^ADD~215-24[0] \
 sumout=$add~1163^ADD~215-24[1] 

.subckt adder a=$dffe~1267^Q~24 b=$dffe~1267^Q~26 cin=$add~1163^ADD~215-24[0] cout=$add~1163^ADD~215-25[0] \
 sumout=$add~1163^ADD~215-25[1] 

.subckt adder a=$dffe~1267^Q~25 b=$dffe~1267^Q~27 cin=$add~1163^ADD~215-25[0] cout=$add~1163^ADD~215-26[0] \
 sumout=$add~1163^ADD~215-26[1] 

.subckt adder a=$dffe~1267^Q~26 b=$dffe~1267^Q~28 cin=$add~1163^ADD~215-26[0] cout=$add~1163^ADD~215-27[0] \
 sumout=$add~1163^ADD~215-27[1] 

.subckt adder a=$dffe~1267^Q~27 b=$dffe~1267^Q~29 cin=$add~1163^ADD~215-27[0] cout=$add~1163^ADD~215-28[0] \
 sumout=$add~1163^ADD~215-28[1] 

.subckt adder a=$dffe~1267^Q~28 b=$dffe~1267^Q~30 cin=$add~1163^ADD~215-28[0] cout=$add~1163^ADD~215-29[0] \
 sumout=$add~1163^ADD~215-29[1] 

.subckt adder a=$dffe~1267^Q~29 b=$dffe~1267^Q~31 cin=$add~1163^ADD~215-29[0] cout=$add~1163^ADD~215-30[0] \
 sumout=$add~1163^ADD~215-30[1] 

.subckt adder a=$dffe~1267^Q~30 b=unconn cin=$add~1163^ADD~215-30[0] cout=$add~1163^ADD~215-31[0] \
 sumout=$add~1163^ADD~215-31[1] 

.subckt adder a=$dffe~1267^Q~31 b=unconn cin=$add~1163^ADD~215-31[0] cout=$add~1163^ADD~215-32[0] \
 sumout=$add~1163^ADD~215-32[1] 

.subckt adder a=unconn b=$add~1163^ADD~215-32[1] cin=$add~1155^ADD~214-31[0] cout=$add~1155^ADD~214-32[0] \
 sumout=$add~1155^ADD~214-32[1] 

.subckt adder a=unconn b=$add~1163^ADD~215-31[1] cin=$add~1155^ADD~214-30[0] cout=$add~1155^ADD~214-31[0] \
 sumout=$add~1155^ADD~214-31[1] 

.subckt adder a=unconn b=$add~1163^ADD~215-30[1] cin=$add~1155^ADD~214-29[0] cout=$add~1155^ADD~214-30[0] \
 sumout=$add~1155^ADD~214-30[1] 

.subckt adder a=$add~1154^ADD~216-29[1] b=$add~1163^ADD~215-29[1] cin=$add~1155^ADD~214-28[0] cout=$add~1155^ADD~214-29[0] \
 sumout=$add~1155^ADD~214-29[1] 

.subckt adder a=$add~1154^ADD~216-28[1] b=$add~1163^ADD~215-28[1] cin=$add~1155^ADD~214-27[0] cout=$add~1155^ADD~214-28[0] \
 sumout=$add~1155^ADD~214-28[1] 

.subckt adder a=$add~1154^ADD~216-27[1] b=$add~1163^ADD~215-27[1] cin=$add~1155^ADD~214-26[0] cout=$add~1155^ADD~214-27[0] \
 sumout=$add~1155^ADD~214-27[1] 

.subckt adder a=$add~1154^ADD~216-26[1] b=$add~1163^ADD~215-26[1] cin=$add~1155^ADD~214-25[0] cout=$add~1155^ADD~214-26[0] \
 sumout=$add~1155^ADD~214-26[1] 

.subckt adder a=$add~1154^ADD~216-25[1] b=$add~1163^ADD~215-25[1] cin=$add~1155^ADD~214-24[0] cout=$add~1155^ADD~214-25[0] \
 sumout=$add~1155^ADD~214-25[1] 

.subckt adder a=$add~1154^ADD~216-24[1] b=$add~1163^ADD~215-24[1] cin=$add~1155^ADD~214-23[0] cout=$add~1155^ADD~214-24[0] \
 sumout=$add~1155^ADD~214-24[1] 

.subckt adder a=$add~1154^ADD~216-23[1] b=$add~1163^ADD~215-23[1] cin=$add~1155^ADD~214-22[0] cout=$add~1155^ADD~214-23[0] \
 sumout=$add~1155^ADD~214-23[1] 

.subckt adder a=$add~1154^ADD~216-22[1] b=$add~1163^ADD~215-22[1] cin=$add~1155^ADD~214-21[0] cout=$add~1155^ADD~214-22[0] \
 sumout=$add~1155^ADD~214-22[1] 

.subckt adder a=$add~1154^ADD~216-21[1] b=$add~1163^ADD~215-21[1] cin=$add~1155^ADD~214-20[0] cout=$add~1155^ADD~214-21[0] \
 sumout=$add~1155^ADD~214-21[1] 

.subckt adder a=$add~1154^ADD~216-20[1] b=$add~1163^ADD~215-20[1] cin=$add~1155^ADD~214-19[0] cout=$add~1155^ADD~214-20[0] \
 sumout=$add~1155^ADD~214-20[1] 

.subckt adder a=$add~1154^ADD~216-19[1] b=$add~1163^ADD~215-19[1] cin=$add~1155^ADD~214-18[0] cout=$add~1155^ADD~214-19[0] \
 sumout=$add~1155^ADD~214-19[1] 

.subckt adder a=$add~1154^ADD~216-18[1] b=$add~1163^ADD~215-18[1] cin=$add~1155^ADD~214-17[0] cout=$add~1155^ADD~214-18[0] \
 sumout=$add~1155^ADD~214-18[1] 

.subckt adder a=$add~1154^ADD~216-17[1] b=$add~1163^ADD~215-17[1] cin=$add~1155^ADD~214-16[0] cout=$add~1155^ADD~214-17[0] \
 sumout=$add~1155^ADD~214-17[1] 

.subckt adder a=$add~1154^ADD~216-16[1] b=$add~1163^ADD~215-16[1] cin=$add~1155^ADD~214-15[0] cout=$add~1155^ADD~214-16[0] \
 sumout=$add~1155^ADD~214-16[1] 

.subckt adder a=$add~1154^ADD~216-15[1] b=$add~1163^ADD~215-15[1] cin=$add~1155^ADD~214-14[0] cout=$add~1155^ADD~214-15[0] \
 sumout=$add~1155^ADD~214-15[1] 

.subckt adder a=$add~1154^ADD~216-14[1] b=$add~1163^ADD~215-14[1] cin=$add~1155^ADD~214-13[0] cout=$add~1155^ADD~214-14[0] \
 sumout=$add~1155^ADD~214-14[1] 

.subckt adder a=$add~1154^ADD~216-13[1] b=$add~1163^ADD~215-13[1] cin=$add~1155^ADD~214-12[0] cout=$add~1155^ADD~214-13[0] \
 sumout=$add~1155^ADD~214-13[1] 

.subckt adder a=$add~1154^ADD~216-12[1] b=$add~1163^ADD~215-12[1] cin=$add~1155^ADD~214-11[0] cout=$add~1155^ADD~214-12[0] \
 sumout=$add~1155^ADD~214-12[1] 

.subckt adder a=$add~1154^ADD~216-11[1] b=$add~1163^ADD~215-11[1] cin=$add~1155^ADD~214-10[0] cout=$add~1155^ADD~214-11[0] \
 sumout=$add~1155^ADD~214-11[1] 

.subckt adder a=$add~1154^ADD~216-10[1] b=$add~1163^ADD~215-10[1] cin=$add~1155^ADD~214-9[0] cout=$add~1155^ADD~214-10[0] \
 sumout=$add~1155^ADD~214-10[1] 

.subckt adder a=$add~1154^ADD~216-9[1] b=$add~1163^ADD~215-9[1] cin=$add~1155^ADD~214-8[0] cout=$add~1155^ADD~214-9[0] \
 sumout=$add~1155^ADD~214-9[1] 

.subckt adder a=$add~1154^ADD~216-8[1] b=$add~1163^ADD~215-8[1] cin=$add~1155^ADD~214-7[0] cout=$add~1155^ADD~214-8[0] \
 sumout=$add~1155^ADD~214-8[1] 

.subckt adder a=$add~1154^ADD~216-7[1] b=$add~1163^ADD~215-7[1] cin=$add~1155^ADD~214-6[0] cout=$add~1155^ADD~214-7[0] \
 sumout=$add~1155^ADD~214-7[1] 

.subckt adder a=$add~1154^ADD~216-6[1] b=$add~1163^ADD~215-6[1] cin=$add~1155^ADD~214-5[0] cout=$add~1155^ADD~214-6[0] \
 sumout=$add~1155^ADD~214-6[1] 

.subckt adder a=$add~1154^ADD~216-5[1] b=$add~1163^ADD~215-5[1] cin=$add~1155^ADD~214-4[0] cout=$add~1155^ADD~214-5[0] \
 sumout=$add~1155^ADD~214-5[1] 

.subckt adder a=$add~1154^ADD~216-4[1] b=$add~1163^ADD~215-4[1] cin=$add~1155^ADD~214-3[0] cout=$add~1155^ADD~214-4[0] \
 sumout=$add~1155^ADD~214-4[1] 

.subckt adder a=$add~1154^ADD~216-3[1] b=$add~1163^ADD~215-3[1] cin=$add~1155^ADD~214-2[0] cout=$add~1155^ADD~214-3[0] \
 sumout=$add~1155^ADD~214-3[1] 

.subckt adder a=$add~1154^ADD~216-2[1] b=$add~1163^ADD~215-2[1] cin=$add~1155^ADD~214-1[0] cout=$add~1155^ADD~214-2[0] \
 sumout=$add~1155^ADD~214-2[1] 

.subckt adder a=$add~1154^ADD~216-1[1] b=$add~1163^ADD~215-1[1] cin=$add~1155^ADD~214-0[0] cout=$add~1155^ADD~214-1[0] \
 sumout=$add~1155^ADD~214-1[1] 

.subckt adder a=$dffe~1267^Q~4 b=$dffe~1267^Q~6 cin=$add~1154^ADD~216-0[0] cout=$add~1154^ADD~216-1[0] \
 sumout=$add~1154^ADD~216-1[1] 

.subckt adder a=$dffe~1267^Q~5 b=$dffe~1267^Q~7 cin=$add~1154^ADD~216-1[0] cout=$add~1154^ADD~216-2[0] \
 sumout=$add~1154^ADD~216-2[1] 

.subckt adder a=$dffe~1267^Q~6 b=$dffe~1267^Q~8 cin=$add~1154^ADD~216-2[0] cout=$add~1154^ADD~216-3[0] \
 sumout=$add~1154^ADD~216-3[1] 

.subckt adder a=$dffe~1267^Q~7 b=$dffe~1267^Q~9 cin=$add~1154^ADD~216-3[0] cout=$add~1154^ADD~216-4[0] \
 sumout=$add~1154^ADD~216-4[1] 

.subckt adder a=$dffe~1267^Q~8 b=$dffe~1267^Q~10 cin=$add~1154^ADD~216-4[0] cout=$add~1154^ADD~216-5[0] \
 sumout=$add~1154^ADD~216-5[1] 

.subckt adder a=$dffe~1267^Q~9 b=$dffe~1267^Q~11 cin=$add~1154^ADD~216-5[0] cout=$add~1154^ADD~216-6[0] \
 sumout=$add~1154^ADD~216-6[1] 

.subckt adder a=$dffe~1267^Q~10 b=$dffe~1267^Q~12 cin=$add~1154^ADD~216-6[0] cout=$add~1154^ADD~216-7[0] \
 sumout=$add~1154^ADD~216-7[1] 

.subckt adder a=$dffe~1267^Q~11 b=$dffe~1267^Q~13 cin=$add~1154^ADD~216-7[0] cout=$add~1154^ADD~216-8[0] \
 sumout=$add~1154^ADD~216-8[1] 

.subckt adder a=$dffe~1267^Q~12 b=$dffe~1267^Q~14 cin=$add~1154^ADD~216-8[0] cout=$add~1154^ADD~216-9[0] \
 sumout=$add~1154^ADD~216-9[1] 

.subckt adder a=$dffe~1267^Q~13 b=$dffe~1267^Q~15 cin=$add~1154^ADD~216-9[0] cout=$add~1154^ADD~216-10[0] \
 sumout=$add~1154^ADD~216-10[1] 

.subckt adder a=$dffe~1267^Q~14 b=$dffe~1267^Q~16 cin=$add~1154^ADD~216-10[0] cout=$add~1154^ADD~216-11[0] \
 sumout=$add~1154^ADD~216-11[1] 

.subckt adder a=$dffe~1267^Q~15 b=$dffe~1267^Q~17 cin=$add~1154^ADD~216-11[0] cout=$add~1154^ADD~216-12[0] \
 sumout=$add~1154^ADD~216-12[1] 

.subckt adder a=$dffe~1267^Q~16 b=$dffe~1267^Q~18 cin=$add~1154^ADD~216-12[0] cout=$add~1154^ADD~216-13[0] \
 sumout=$add~1154^ADD~216-13[1] 

.subckt adder a=$dffe~1267^Q~17 b=$dffe~1267^Q~19 cin=$add~1154^ADD~216-13[0] cout=$add~1154^ADD~216-14[0] \
 sumout=$add~1154^ADD~216-14[1] 

.subckt adder a=$dffe~1267^Q~18 b=$dffe~1267^Q~20 cin=$add~1154^ADD~216-14[0] cout=$add~1154^ADD~216-15[0] \
 sumout=$add~1154^ADD~216-15[1] 

.subckt adder a=$dffe~1267^Q~19 b=$dffe~1267^Q~21 cin=$add~1154^ADD~216-15[0] cout=$add~1154^ADD~216-16[0] \
 sumout=$add~1154^ADD~216-16[1] 

.subckt adder a=$dffe~1267^Q~20 b=$dffe~1267^Q~22 cin=$add~1154^ADD~216-16[0] cout=$add~1154^ADD~216-17[0] \
 sumout=$add~1154^ADD~216-17[1] 

.subckt adder a=$dffe~1267^Q~21 b=$dffe~1267^Q~23 cin=$add~1154^ADD~216-17[0] cout=$add~1154^ADD~216-18[0] \
 sumout=$add~1154^ADD~216-18[1] 

.subckt adder a=$dffe~1267^Q~22 b=$dffe~1267^Q~24 cin=$add~1154^ADD~216-18[0] cout=$add~1154^ADD~216-19[0] \
 sumout=$add~1154^ADD~216-19[1] 

.subckt adder a=$dffe~1267^Q~23 b=$dffe~1267^Q~25 cin=$add~1154^ADD~216-19[0] cout=$add~1154^ADD~216-20[0] \
 sumout=$add~1154^ADD~216-20[1] 

.subckt adder a=$dffe~1267^Q~24 b=$dffe~1267^Q~26 cin=$add~1154^ADD~216-20[0] cout=$add~1154^ADD~216-21[0] \
 sumout=$add~1154^ADD~216-21[1] 

.subckt adder a=$dffe~1267^Q~25 b=$dffe~1267^Q~27 cin=$add~1154^ADD~216-21[0] cout=$add~1154^ADD~216-22[0] \
 sumout=$add~1154^ADD~216-22[1] 

.subckt adder a=$dffe~1267^Q~26 b=$dffe~1267^Q~28 cin=$add~1154^ADD~216-22[0] cout=$add~1154^ADD~216-23[0] \
 sumout=$add~1154^ADD~216-23[1] 

.subckt adder a=$dffe~1267^Q~27 b=$dffe~1267^Q~29 cin=$add~1154^ADD~216-23[0] cout=$add~1154^ADD~216-24[0] \
 sumout=$add~1154^ADD~216-24[1] 

.subckt adder a=$dffe~1267^Q~28 b=$dffe~1267^Q~30 cin=$add~1154^ADD~216-24[0] cout=$add~1154^ADD~216-25[0] \
 sumout=$add~1154^ADD~216-25[1] 

.subckt adder a=$dffe~1267^Q~29 b=$dffe~1267^Q~31 cin=$add~1154^ADD~216-25[0] cout=$add~1154^ADD~216-26[0] \
 sumout=$add~1154^ADD~216-26[1] 

.subckt adder a=$dffe~1267^Q~30 b=unconn cin=$add~1154^ADD~216-26[0] cout=$add~1154^ADD~216-27[0] \
 sumout=$add~1154^ADD~216-27[1] 

.subckt adder a=$dffe~1267^Q~31 b=unconn cin=$add~1154^ADD~216-27[0] cout=$add~1154^ADD~216-28[0] \
 sumout=$add~1154^ADD~216-28[1] 

.subckt adder a=gnd b=gnd cin=$add~1154^ADD~216-28[0] cout=$add~1154^ADD~216-29~dummy_output~29~0 \
 sumout=$add~1154^ADD~216-29[1] 

.subckt adder a=$dffe~1267^Q~8 b=$dffe~1267^Q~10 cin=$add~1156^ADD~218-0[0] cout=$add~1156^ADD~218-1[0] \
 sumout=$add~1156^ADD~218-1[1] 

.subckt adder a=$dffe~1267^Q~9 b=$dffe~1267^Q~11 cin=$add~1156^ADD~218-1[0] cout=$add~1156^ADD~218-2[0] \
 sumout=$add~1156^ADD~218-2[1] 

.subckt adder a=$dffe~1267^Q~10 b=$dffe~1267^Q~12 cin=$add~1156^ADD~218-2[0] cout=$add~1156^ADD~218-3[0] \
 sumout=$add~1156^ADD~218-3[1] 

.subckt adder a=$dffe~1267^Q~11 b=$dffe~1267^Q~13 cin=$add~1156^ADD~218-3[0] cout=$add~1156^ADD~218-4[0] \
 sumout=$add~1156^ADD~218-4[1] 

.subckt adder a=$dffe~1267^Q~12 b=$dffe~1267^Q~14 cin=$add~1156^ADD~218-4[0] cout=$add~1156^ADD~218-5[0] \
 sumout=$add~1156^ADD~218-5[1] 

.subckt adder a=$dffe~1267^Q~13 b=$dffe~1267^Q~15 cin=$add~1156^ADD~218-5[0] cout=$add~1156^ADD~218-6[0] \
 sumout=$add~1156^ADD~218-6[1] 

.subckt adder a=$dffe~1267^Q~14 b=$dffe~1267^Q~16 cin=$add~1156^ADD~218-6[0] cout=$add~1156^ADD~218-7[0] \
 sumout=$add~1156^ADD~218-7[1] 

.subckt adder a=$dffe~1267^Q~15 b=$dffe~1267^Q~17 cin=$add~1156^ADD~218-7[0] cout=$add~1156^ADD~218-8[0] \
 sumout=$add~1156^ADD~218-8[1] 

.subckt adder a=$dffe~1267^Q~16 b=$dffe~1267^Q~18 cin=$add~1156^ADD~218-8[0] cout=$add~1156^ADD~218-9[0] \
 sumout=$add~1156^ADD~218-9[1] 

.subckt adder a=$dffe~1267^Q~17 b=$dffe~1267^Q~19 cin=$add~1156^ADD~218-9[0] cout=$add~1156^ADD~218-10[0] \
 sumout=$add~1156^ADD~218-10[1] 

.subckt adder a=$dffe~1267^Q~18 b=$dffe~1267^Q~20 cin=$add~1156^ADD~218-10[0] cout=$add~1156^ADD~218-11[0] \
 sumout=$add~1156^ADD~218-11[1] 

.subckt adder a=$dffe~1267^Q~19 b=$dffe~1267^Q~21 cin=$add~1156^ADD~218-11[0] cout=$add~1156^ADD~218-12[0] \
 sumout=$add~1156^ADD~218-12[1] 

.subckt adder a=$dffe~1267^Q~20 b=$dffe~1267^Q~22 cin=$add~1156^ADD~218-12[0] cout=$add~1156^ADD~218-13[0] \
 sumout=$add~1156^ADD~218-13[1] 

.subckt adder a=$dffe~1267^Q~21 b=$dffe~1267^Q~23 cin=$add~1156^ADD~218-13[0] cout=$add~1156^ADD~218-14[0] \
 sumout=$add~1156^ADD~218-14[1] 

.subckt adder a=$dffe~1267^Q~22 b=$dffe~1267^Q~24 cin=$add~1156^ADD~218-14[0] cout=$add~1156^ADD~218-15[0] \
 sumout=$add~1156^ADD~218-15[1] 

.subckt adder a=$dffe~1267^Q~23 b=$dffe~1267^Q~25 cin=$add~1156^ADD~218-15[0] cout=$add~1156^ADD~218-16[0] \
 sumout=$add~1156^ADD~218-16[1] 

.subckt adder a=$dffe~1267^Q~24 b=$dffe~1267^Q~26 cin=$add~1156^ADD~218-16[0] cout=$add~1156^ADD~218-17[0] \
 sumout=$add~1156^ADD~218-17[1] 

.subckt adder a=$dffe~1267^Q~25 b=$dffe~1267^Q~27 cin=$add~1156^ADD~218-17[0] cout=$add~1156^ADD~218-18[0] \
 sumout=$add~1156^ADD~218-18[1] 

.subckt adder a=$dffe~1267^Q~26 b=$dffe~1267^Q~28 cin=$add~1156^ADD~218-18[0] cout=$add~1156^ADD~218-19[0] \
 sumout=$add~1156^ADD~218-19[1] 

.subckt adder a=$dffe~1267^Q~27 b=$dffe~1267^Q~29 cin=$add~1156^ADD~218-19[0] cout=$add~1156^ADD~218-20[0] \
 sumout=$add~1156^ADD~218-20[1] 

.subckt adder a=$dffe~1267^Q~28 b=$dffe~1267^Q~30 cin=$add~1156^ADD~218-20[0] cout=$add~1156^ADD~218-21[0] \
 sumout=$add~1156^ADD~218-21[1] 

.subckt adder a=$dffe~1267^Q~29 b=$dffe~1267^Q~31 cin=$add~1156^ADD~218-21[0] cout=$add~1156^ADD~218-22[0] \
 sumout=$add~1156^ADD~218-22[1] 

.subckt adder a=$dffe~1267^Q~30 b=unconn cin=$add~1156^ADD~218-22[0] cout=$add~1156^ADD~218-23[0] \
 sumout=$add~1156^ADD~218-23[1] 

.subckt adder a=$dffe~1267^Q~31 b=unconn cin=$add~1156^ADD~218-23[0] cout=$add~1156^ADD~218-24[0] \
 sumout=$add~1156^ADD~218-24[1] 

.subckt adder a=gnd b=gnd cin=$add~1156^ADD~218-24[0] cout=$add~1156^ADD~218-25~dummy_output~25~0 \
 sumout=$add~1156^ADD~218-25[1] 

.subckt adder a=unconn b=$add~1156^ADD~218-25[1] cin=$add~1158^ADD~217-24[0] cout=$add~1158^ADD~217-25[0] \
 sumout=$add~1158^ADD~217-25[1] 

.subckt adder a=unconn b=$add~1156^ADD~218-24[1] cin=$add~1158^ADD~217-23[0] cout=$add~1158^ADD~217-24[0] \
 sumout=$add~1158^ADD~217-24[1] 

.subckt adder a=unconn b=$add~1156^ADD~218-23[1] cin=$add~1158^ADD~217-22[0] cout=$add~1158^ADD~217-23[0] \
 sumout=$add~1158^ADD~217-23[1] 

.subckt adder a=unconn b=$add~1156^ADD~218-22[1] cin=$add~1158^ADD~217-21[0] cout=$add~1158^ADD~217-22[0] \
 sumout=$add~1158^ADD~217-22[1] 

.subckt adder a=$add~1157^ADD~219-21[1] b=$add~1156^ADD~218-21[1] cin=$add~1158^ADD~217-20[0] cout=$add~1158^ADD~217-21[0] \
 sumout=$add~1158^ADD~217-21[1] 

.subckt adder a=$add~1157^ADD~219-20[1] b=$add~1156^ADD~218-20[1] cin=$add~1158^ADD~217-19[0] cout=$add~1158^ADD~217-20[0] \
 sumout=$add~1158^ADD~217-20[1] 

.subckt adder a=$add~1157^ADD~219-19[1] b=$add~1156^ADD~218-19[1] cin=$add~1158^ADD~217-18[0] cout=$add~1158^ADD~217-19[0] \
 sumout=$add~1158^ADD~217-19[1] 

.subckt adder a=$add~1157^ADD~219-18[1] b=$add~1156^ADD~218-18[1] cin=$add~1158^ADD~217-17[0] cout=$add~1158^ADD~217-18[0] \
 sumout=$add~1158^ADD~217-18[1] 

.subckt adder a=$add~1157^ADD~219-17[1] b=$add~1156^ADD~218-17[1] cin=$add~1158^ADD~217-16[0] cout=$add~1158^ADD~217-17[0] \
 sumout=$add~1158^ADD~217-17[1] 

.subckt adder a=$add~1157^ADD~219-16[1] b=$add~1156^ADD~218-16[1] cin=$add~1158^ADD~217-15[0] cout=$add~1158^ADD~217-16[0] \
 sumout=$add~1158^ADD~217-16[1] 

.subckt adder a=$add~1157^ADD~219-15[1] b=$add~1156^ADD~218-15[1] cin=$add~1158^ADD~217-14[0] cout=$add~1158^ADD~217-15[0] \
 sumout=$add~1158^ADD~217-15[1] 

.subckt adder a=$add~1157^ADD~219-14[1] b=$add~1156^ADD~218-14[1] cin=$add~1158^ADD~217-13[0] cout=$add~1158^ADD~217-14[0] \
 sumout=$add~1158^ADD~217-14[1] 

.subckt adder a=$add~1157^ADD~219-13[1] b=$add~1156^ADD~218-13[1] cin=$add~1158^ADD~217-12[0] cout=$add~1158^ADD~217-13[0] \
 sumout=$add~1158^ADD~217-13[1] 

.subckt adder a=$add~1157^ADD~219-12[1] b=$add~1156^ADD~218-12[1] cin=$add~1158^ADD~217-11[0] cout=$add~1158^ADD~217-12[0] \
 sumout=$add~1158^ADD~217-12[1] 

.subckt adder a=$add~1157^ADD~219-11[1] b=$add~1156^ADD~218-11[1] cin=$add~1158^ADD~217-10[0] cout=$add~1158^ADD~217-11[0] \
 sumout=$add~1158^ADD~217-11[1] 

.subckt adder a=$add~1157^ADD~219-10[1] b=$add~1156^ADD~218-10[1] cin=$add~1158^ADD~217-9[0] cout=$add~1158^ADD~217-10[0] \
 sumout=$add~1158^ADD~217-10[1] 

.subckt adder a=$add~1157^ADD~219-9[1] b=$add~1156^ADD~218-9[1] cin=$add~1158^ADD~217-8[0] cout=$add~1158^ADD~217-9[0] \
 sumout=$add~1158^ADD~217-9[1] 

.subckt adder a=$add~1157^ADD~219-8[1] b=$add~1156^ADD~218-8[1] cin=$add~1158^ADD~217-7[0] cout=$add~1158^ADD~217-8[0] \
 sumout=$add~1158^ADD~217-8[1] 

.subckt adder a=$add~1157^ADD~219-7[1] b=$add~1156^ADD~218-7[1] cin=$add~1158^ADD~217-6[0] cout=$add~1158^ADD~217-7[0] \
 sumout=$add~1158^ADD~217-7[1] 

.subckt adder a=$add~1157^ADD~219-6[1] b=$add~1156^ADD~218-6[1] cin=$add~1158^ADD~217-5[0] cout=$add~1158^ADD~217-6[0] \
 sumout=$add~1158^ADD~217-6[1] 

.subckt adder a=$add~1157^ADD~219-5[1] b=$add~1156^ADD~218-5[1] cin=$add~1158^ADD~217-4[0] cout=$add~1158^ADD~217-5[0] \
 sumout=$add~1158^ADD~217-5[1] 

.subckt adder a=$add~1157^ADD~219-4[1] b=$add~1156^ADD~218-4[1] cin=$add~1158^ADD~217-3[0] cout=$add~1158^ADD~217-4[0] \
 sumout=$add~1158^ADD~217-4[1] 

.subckt adder a=$add~1157^ADD~219-3[1] b=$add~1156^ADD~218-3[1] cin=$add~1158^ADD~217-2[0] cout=$add~1158^ADD~217-3[0] \
 sumout=$add~1158^ADD~217-3[1] 

.subckt adder a=$add~1157^ADD~219-2[1] b=$add~1156^ADD~218-2[1] cin=$add~1158^ADD~217-1[0] cout=$add~1158^ADD~217-2[0] \
 sumout=$add~1158^ADD~217-2[1] 

.subckt adder a=$add~1157^ADD~219-1[1] b=$add~1156^ADD~218-1[1] cin=$add~1158^ADD~217-0[0] cout=$add~1158^ADD~217-1[0] \
 sumout=$add~1158^ADD~217-1[1] 

.subckt adder a=$dffe~1267^Q~12 b=$dffe~1267^Q~14 cin=$add~1157^ADD~219-0[0] cout=$add~1157^ADD~219-1[0] \
 sumout=$add~1157^ADD~219-1[1] 

.subckt adder a=$dffe~1267^Q~13 b=$dffe~1267^Q~15 cin=$add~1157^ADD~219-1[0] cout=$add~1157^ADD~219-2[0] \
 sumout=$add~1157^ADD~219-2[1] 

.subckt adder a=$dffe~1267^Q~14 b=$dffe~1267^Q~16 cin=$add~1157^ADD~219-2[0] cout=$add~1157^ADD~219-3[0] \
 sumout=$add~1157^ADD~219-3[1] 

.subckt adder a=$dffe~1267^Q~15 b=$dffe~1267^Q~17 cin=$add~1157^ADD~219-3[0] cout=$add~1157^ADD~219-4[0] \
 sumout=$add~1157^ADD~219-4[1] 

.subckt adder a=$dffe~1267^Q~16 b=$dffe~1267^Q~18 cin=$add~1157^ADD~219-4[0] cout=$add~1157^ADD~219-5[0] \
 sumout=$add~1157^ADD~219-5[1] 

.subckt adder a=$dffe~1267^Q~17 b=$dffe~1267^Q~19 cin=$add~1157^ADD~219-5[0] cout=$add~1157^ADD~219-6[0] \
 sumout=$add~1157^ADD~219-6[1] 

.subckt adder a=$dffe~1267^Q~18 b=$dffe~1267^Q~20 cin=$add~1157^ADD~219-6[0] cout=$add~1157^ADD~219-7[0] \
 sumout=$add~1157^ADD~219-7[1] 

.subckt adder a=$dffe~1267^Q~19 b=$dffe~1267^Q~21 cin=$add~1157^ADD~219-7[0] cout=$add~1157^ADD~219-8[0] \
 sumout=$add~1157^ADD~219-8[1] 

.subckt adder a=$dffe~1267^Q~20 b=$dffe~1267^Q~22 cin=$add~1157^ADD~219-8[0] cout=$add~1157^ADD~219-9[0] \
 sumout=$add~1157^ADD~219-9[1] 

.subckt adder a=$dffe~1267^Q~21 b=$dffe~1267^Q~23 cin=$add~1157^ADD~219-9[0] cout=$add~1157^ADD~219-10[0] \
 sumout=$add~1157^ADD~219-10[1] 

.subckt adder a=$dffe~1267^Q~22 b=$dffe~1267^Q~24 cin=$add~1157^ADD~219-10[0] cout=$add~1157^ADD~219-11[0] \
 sumout=$add~1157^ADD~219-11[1] 

.subckt adder a=$dffe~1267^Q~23 b=$dffe~1267^Q~25 cin=$add~1157^ADD~219-11[0] cout=$add~1157^ADD~219-12[0] \
 sumout=$add~1157^ADD~219-12[1] 

.subckt adder a=$dffe~1267^Q~24 b=$dffe~1267^Q~26 cin=$add~1157^ADD~219-12[0] cout=$add~1157^ADD~219-13[0] \
 sumout=$add~1157^ADD~219-13[1] 

.subckt adder a=$dffe~1267^Q~25 b=$dffe~1267^Q~27 cin=$add~1157^ADD~219-13[0] cout=$add~1157^ADD~219-14[0] \
 sumout=$add~1157^ADD~219-14[1] 

.subckt adder a=$dffe~1267^Q~26 b=$dffe~1267^Q~28 cin=$add~1157^ADD~219-14[0] cout=$add~1157^ADD~219-15[0] \
 sumout=$add~1157^ADD~219-15[1] 

.subckt adder a=$dffe~1267^Q~27 b=$dffe~1267^Q~29 cin=$add~1157^ADD~219-15[0] cout=$add~1157^ADD~219-16[0] \
 sumout=$add~1157^ADD~219-16[1] 

.subckt adder a=$dffe~1267^Q~28 b=$dffe~1267^Q~30 cin=$add~1157^ADD~219-16[0] cout=$add~1157^ADD~219-17[0] \
 sumout=$add~1157^ADD~219-17[1] 

.subckt adder a=$dffe~1267^Q~29 b=$dffe~1267^Q~31 cin=$add~1157^ADD~219-17[0] cout=$add~1157^ADD~219-18[0] \
 sumout=$add~1157^ADD~219-18[1] 

.subckt adder a=$dffe~1267^Q~30 b=unconn cin=$add~1157^ADD~219-18[0] cout=$add~1157^ADD~219-19[0] \
 sumout=$add~1157^ADD~219-19[1] 

.subckt adder a=$dffe~1267^Q~31 b=unconn cin=$add~1157^ADD~219-19[0] cout=$add~1157^ADD~219-20[0] \
 sumout=$add~1157^ADD~219-20[1] 

.subckt adder a=gnd b=gnd cin=$add~1157^ADD~219-20[0] cout=$add~1157^ADD~219-21~dummy_output~21~0 \
 sumout=$add~1157^ADD~219-21[1] 

.subckt adder a=$dffe~1267^Q~16 b=$dffe~1267^Q~18 cin=$add~1160^ADD~222-0[0] cout=$add~1160^ADD~222-1[0] \
 sumout=$add~1160^ADD~222-1[1] 

.subckt adder a=$dffe~1267^Q~17 b=$dffe~1267^Q~19 cin=$add~1160^ADD~222-1[0] cout=$add~1160^ADD~222-2[0] \
 sumout=$add~1160^ADD~222-2[1] 

.subckt adder a=$dffe~1267^Q~18 b=$dffe~1267^Q~20 cin=$add~1160^ADD~222-2[0] cout=$add~1160^ADD~222-3[0] \
 sumout=$add~1160^ADD~222-3[1] 

.subckt adder a=$dffe~1267^Q~19 b=$dffe~1267^Q~21 cin=$add~1160^ADD~222-3[0] cout=$add~1160^ADD~222-4[0] \
 sumout=$add~1160^ADD~222-4[1] 

.subckt adder a=$dffe~1267^Q~20 b=$dffe~1267^Q~22 cin=$add~1160^ADD~222-4[0] cout=$add~1160^ADD~222-5[0] \
 sumout=$add~1160^ADD~222-5[1] 

.subckt adder a=$dffe~1267^Q~21 b=$dffe~1267^Q~23 cin=$add~1160^ADD~222-5[0] cout=$add~1160^ADD~222-6[0] \
 sumout=$add~1160^ADD~222-6[1] 

.subckt adder a=$dffe~1267^Q~22 b=$dffe~1267^Q~24 cin=$add~1160^ADD~222-6[0] cout=$add~1160^ADD~222-7[0] \
 sumout=$add~1160^ADD~222-7[1] 

.subckt adder a=$dffe~1267^Q~23 b=$dffe~1267^Q~25 cin=$add~1160^ADD~222-7[0] cout=$add~1160^ADD~222-8[0] \
 sumout=$add~1160^ADD~222-8[1] 

.subckt adder a=$dffe~1267^Q~24 b=$dffe~1267^Q~26 cin=$add~1160^ADD~222-8[0] cout=$add~1160^ADD~222-9[0] \
 sumout=$add~1160^ADD~222-9[1] 

.subckt adder a=$dffe~1267^Q~25 b=$dffe~1267^Q~27 cin=$add~1160^ADD~222-9[0] cout=$add~1160^ADD~222-10[0] \
 sumout=$add~1160^ADD~222-10[1] 

.subckt adder a=$dffe~1267^Q~26 b=$dffe~1267^Q~28 cin=$add~1160^ADD~222-10[0] cout=$add~1160^ADD~222-11[0] \
 sumout=$add~1160^ADD~222-11[1] 

.subckt adder a=$dffe~1267^Q~27 b=$dffe~1267^Q~29 cin=$add~1160^ADD~222-11[0] cout=$add~1160^ADD~222-12[0] \
 sumout=$add~1160^ADD~222-12[1] 

.subckt adder a=$dffe~1267^Q~28 b=$dffe~1267^Q~30 cin=$add~1160^ADD~222-12[0] cout=$add~1160^ADD~222-13[0] \
 sumout=$add~1160^ADD~222-13[1] 

.subckt adder a=$dffe~1267^Q~29 b=$dffe~1267^Q~31 cin=$add~1160^ADD~222-13[0] cout=$add~1160^ADD~222-14[0] \
 sumout=$add~1160^ADD~222-14[1] 

.subckt adder a=$dffe~1267^Q~30 b=unconn cin=$add~1160^ADD~222-14[0] cout=$add~1160^ADD~222-15[0] \
 sumout=$add~1160^ADD~222-15[1] 

.subckt adder a=$dffe~1267^Q~31 b=unconn cin=$add~1160^ADD~222-15[0] cout=$add~1160^ADD~222-16[0] \
 sumout=$add~1160^ADD~222-16[1] 

.subckt adder a=gnd b=gnd cin=$add~1160^ADD~222-16[0] cout=$add~1160^ADD~222-17~dummy_output~17~0 \
 sumout=$add~1160^ADD~222-17[1] 

.subckt adder a=unconn b=$add~1160^ADD~222-17[1] cin=$add~1162^ADD~221-16[0] cout=$add~1162^ADD~221-17[0] \
 sumout=$add~1162^ADD~221-17[1] 

.subckt adder a=unconn b=$add~1162^ADD~221-17[1] cin=$add~1153^ADD~220-16[0] cout=$add~1153^ADD~220-17[0] \
 sumout=$add~1153^ADD~220-17[1] 

.subckt adder a=unconn b=$add~1160^ADD~222-16[1] cin=$add~1162^ADD~221-15[0] cout=$add~1162^ADD~221-16[0] \
 sumout=$add~1162^ADD~221-16[1] 

.subckt adder a=unconn b=$add~1162^ADD~221-16[1] cin=$add~1153^ADD~220-15[0] cout=$add~1153^ADD~220-16[0] \
 sumout=$add~1153^ADD~220-16[1] 

.subckt adder a=unconn b=$add~1160^ADD~222-15[1] cin=$add~1162^ADD~221-14[0] cout=$add~1162^ADD~221-15[0] \
 sumout=$add~1162^ADD~221-15[1] 

.subckt adder a=unconn b=$add~1162^ADD~221-15[1] cin=$add~1153^ADD~220-14[0] cout=$add~1153^ADD~220-15[0] \
 sumout=$add~1153^ADD~220-15[1] 

.subckt adder a=unconn b=$add~1160^ADD~222-14[1] cin=$add~1162^ADD~221-13[0] cout=$add~1162^ADD~221-14[0] \
 sumout=$add~1162^ADD~221-14[1] 

.subckt adder a=unconn b=$add~1162^ADD~221-14[1] cin=$add~1153^ADD~220-13[0] cout=$add~1153^ADD~220-14[0] \
 sumout=$add~1153^ADD~220-14[1] 

.subckt adder a=$add~1161^ADD~223-13[1] b=$add~1160^ADD~222-13[1] cin=$add~1162^ADD~221-12[0] cout=$add~1162^ADD~221-13[0] \
 sumout=$add~1162^ADD~221-13[1] 

.subckt adder a=unconn b=$add~1162^ADD~221-13[1] cin=$add~1153^ADD~220-12[0] cout=$add~1153^ADD~220-13[0] \
 sumout=$add~1153^ADD~220-13[1] 

.subckt adder a=$add~1161^ADD~223-12[1] b=$add~1160^ADD~222-12[1] cin=$add~1162^ADD~221-11[0] cout=$add~1162^ADD~221-12[0] \
 sumout=$add~1162^ADD~221-12[1] 

.subckt adder a=unconn b=$add~1162^ADD~221-12[1] cin=$add~1153^ADD~220-11[0] cout=$add~1153^ADD~220-12[0] \
 sumout=$add~1153^ADD~220-12[1] 

.subckt adder a=$add~1161^ADD~223-11[1] b=$add~1160^ADD~222-11[1] cin=$add~1162^ADD~221-10[0] cout=$add~1162^ADD~221-11[0] \
 sumout=$add~1162^ADD~221-11[1] 

.subckt adder a=unconn b=$add~1162^ADD~221-11[1] cin=$add~1153^ADD~220-10[0] cout=$add~1153^ADD~220-11[0] \
 sumout=$add~1153^ADD~220-11[1] 

.subckt adder a=$add~1161^ADD~223-10[1] b=$add~1160^ADD~222-10[1] cin=$add~1162^ADD~221-9[0] cout=$add~1162^ADD~221-10[0] \
 sumout=$add~1162^ADD~221-10[1] 

.subckt adder a=unconn b=$add~1162^ADD~221-10[1] cin=$add~1153^ADD~220-9[0] cout=$add~1153^ADD~220-10[0] \
 sumout=$add~1153^ADD~220-10[1] 

.subckt adder a=$add~1161^ADD~223-9[1] b=$add~1160^ADD~222-9[1] cin=$add~1162^ADD~221-8[0] cout=$add~1162^ADD~221-9[0] \
 sumout=$add~1162^ADD~221-9[1] 

.subckt adder a=$add~1152^ADD~224-9[1] b=$add~1162^ADD~221-9[1] cin=$add~1153^ADD~220-8[0] cout=$add~1153^ADD~220-9[0] \
 sumout=$add~1153^ADD~220-9[1] 

.subckt adder a=$add~1161^ADD~223-8[1] b=$add~1160^ADD~222-8[1] cin=$add~1162^ADD~221-7[0] cout=$add~1162^ADD~221-8[0] \
 sumout=$add~1162^ADD~221-8[1] 

.subckt adder a=$add~1152^ADD~224-8[1] b=$add~1162^ADD~221-8[1] cin=$add~1153^ADD~220-7[0] cout=$add~1153^ADD~220-8[0] \
 sumout=$add~1153^ADD~220-8[1] 

.subckt adder a=$add~1161^ADD~223-7[1] b=$add~1160^ADD~222-7[1] cin=$add~1162^ADD~221-6[0] cout=$add~1162^ADD~221-7[0] \
 sumout=$add~1162^ADD~221-7[1] 

.subckt adder a=$add~1152^ADD~224-7[1] b=$add~1162^ADD~221-7[1] cin=$add~1153^ADD~220-6[0] cout=$add~1153^ADD~220-7[0] \
 sumout=$add~1153^ADD~220-7[1] 

.subckt adder a=$add~1161^ADD~223-6[1] b=$add~1160^ADD~222-6[1] cin=$add~1162^ADD~221-5[0] cout=$add~1162^ADD~221-6[0] \
 sumout=$add~1162^ADD~221-6[1] 

.subckt adder a=$add~1152^ADD~224-6[1] b=$add~1162^ADD~221-6[1] cin=$add~1153^ADD~220-5[0] cout=$add~1153^ADD~220-6[0] \
 sumout=$add~1153^ADD~220-6[1] 

.subckt adder a=$add~1161^ADD~223-5[1] b=$add~1160^ADD~222-5[1] cin=$add~1162^ADD~221-4[0] cout=$add~1162^ADD~221-5[0] \
 sumout=$add~1162^ADD~221-5[1] 

.subckt adder a=$add~1152^ADD~224-5[1] b=$add~1162^ADD~221-5[1] cin=$add~1153^ADD~220-4[0] cout=$add~1153^ADD~220-5[0] \
 sumout=$add~1153^ADD~220-5[1] 

.subckt adder a=$add~1161^ADD~223-4[1] b=$add~1160^ADD~222-4[1] cin=$add~1162^ADD~221-3[0] cout=$add~1162^ADD~221-4[0] \
 sumout=$add~1162^ADD~221-4[1] 

.subckt adder a=$add~1152^ADD~224-4[1] b=$add~1162^ADD~221-4[1] cin=$add~1153^ADD~220-3[0] cout=$add~1153^ADD~220-4[0] \
 sumout=$add~1153^ADD~220-4[1] 

.subckt adder a=$add~1161^ADD~223-3[1] b=$add~1160^ADD~222-3[1] cin=$add~1162^ADD~221-2[0] cout=$add~1162^ADD~221-3[0] \
 sumout=$add~1162^ADD~221-3[1] 

.subckt adder a=$add~1152^ADD~224-3[1] b=$add~1162^ADD~221-3[1] cin=$add~1153^ADD~220-2[0] cout=$add~1153^ADD~220-3[0] \
 sumout=$add~1153^ADD~220-3[1] 

.subckt adder a=$add~1161^ADD~223-2[1] b=$add~1160^ADD~222-2[1] cin=$add~1162^ADD~221-1[0] cout=$add~1162^ADD~221-2[0] \
 sumout=$add~1162^ADD~221-2[1] 

.subckt adder a=$add~1152^ADD~224-2[1] b=$add~1162^ADD~221-2[1] cin=$add~1153^ADD~220-1[0] cout=$add~1153^ADD~220-2[0] \
 sumout=$add~1153^ADD~220-2[1] 

.subckt adder a=$add~1161^ADD~223-1[1] b=$add~1160^ADD~222-1[1] cin=$add~1162^ADD~221-0[0] cout=$add~1162^ADD~221-1[0] \
 sumout=$add~1162^ADD~221-1[1] 

.subckt adder a=$add~1152^ADD~224-1[1] b=$add~1162^ADD~221-1[1] cin=$add~1153^ADD~220-0[0] cout=$add~1153^ADD~220-1[0] \
 sumout=$add~1153^ADD~220-1[1] 

.subckt adder a=$dffe~1267^Q~20 b=$dffe~1267^Q~22 cin=$add~1161^ADD~223-0[0] cout=$add~1161^ADD~223-1[0] \
 sumout=$add~1161^ADD~223-1[1] 

.subckt adder a=$dffe~1267^Q~21 b=$dffe~1267^Q~23 cin=$add~1161^ADD~223-1[0] cout=$add~1161^ADD~223-2[0] \
 sumout=$add~1161^ADD~223-2[1] 

.subckt adder a=$dffe~1267^Q~22 b=$dffe~1267^Q~24 cin=$add~1161^ADD~223-2[0] cout=$add~1161^ADD~223-3[0] \
 sumout=$add~1161^ADD~223-3[1] 

.subckt adder a=$dffe~1267^Q~23 b=$dffe~1267^Q~25 cin=$add~1161^ADD~223-3[0] cout=$add~1161^ADD~223-4[0] \
 sumout=$add~1161^ADD~223-4[1] 

.subckt adder a=$dffe~1267^Q~24 b=$dffe~1267^Q~26 cin=$add~1161^ADD~223-4[0] cout=$add~1161^ADD~223-5[0] \
 sumout=$add~1161^ADD~223-5[1] 

.subckt adder a=$dffe~1267^Q~25 b=$dffe~1267^Q~27 cin=$add~1161^ADD~223-5[0] cout=$add~1161^ADD~223-6[0] \
 sumout=$add~1161^ADD~223-6[1] 

.subckt adder a=$dffe~1267^Q~26 b=$dffe~1267^Q~28 cin=$add~1161^ADD~223-6[0] cout=$add~1161^ADD~223-7[0] \
 sumout=$add~1161^ADD~223-7[1] 

.subckt adder a=$dffe~1267^Q~27 b=$dffe~1267^Q~29 cin=$add~1161^ADD~223-7[0] cout=$add~1161^ADD~223-8[0] \
 sumout=$add~1161^ADD~223-8[1] 

.subckt adder a=$dffe~1267^Q~28 b=$dffe~1267^Q~30 cin=$add~1161^ADD~223-8[0] cout=$add~1161^ADD~223-9[0] \
 sumout=$add~1161^ADD~223-9[1] 

.subckt adder a=$dffe~1267^Q~29 b=$dffe~1267^Q~31 cin=$add~1161^ADD~223-9[0] cout=$add~1161^ADD~223-10[0] \
 sumout=$add~1161^ADD~223-10[1] 

.subckt adder a=$dffe~1267^Q~30 b=unconn cin=$add~1161^ADD~223-10[0] cout=$add~1161^ADD~223-11[0] \
 sumout=$add~1161^ADD~223-11[1] 

.subckt adder a=$dffe~1267^Q~31 b=unconn cin=$add~1161^ADD~223-11[0] cout=$add~1161^ADD~223-12[0] \
 sumout=$add~1161^ADD~223-12[1] 

.subckt adder a=gnd b=gnd cin=$add~1161^ADD~223-12[0] cout=$add~1161^ADD~223-13~dummy_output~13~0 \
 sumout=$add~1161^ADD~223-13[1] 

.subckt adder a=$dffe~1267^Q~24 b=$dffe~1267^Q~26 cin=$add~1150^ADD~225-0[0] cout=$add~1150^ADD~225-1[0] \
 sumout=$add~1150^ADD~225-1[1] 

.subckt adder a=$dffe~1267^Q~25 b=$dffe~1267^Q~27 cin=$add~1150^ADD~225-1[0] cout=$add~1150^ADD~225-2[0] \
 sumout=$add~1150^ADD~225-2[1] 

.subckt adder a=$dffe~1267^Q~26 b=$dffe~1267^Q~28 cin=$add~1150^ADD~225-2[0] cout=$add~1150^ADD~225-3[0] \
 sumout=$add~1150^ADD~225-3[1] 

.subckt adder a=$dffe~1267^Q~27 b=$dffe~1267^Q~29 cin=$add~1150^ADD~225-3[0] cout=$add~1150^ADD~225-4[0] \
 sumout=$add~1150^ADD~225-4[1] 

.subckt adder a=$dffe~1267^Q~28 b=$dffe~1267^Q~30 cin=$add~1150^ADD~225-4[0] cout=$add~1150^ADD~225-5[0] \
 sumout=$add~1150^ADD~225-5[1] 

.subckt adder a=$dffe~1267^Q~29 b=$dffe~1267^Q~31 cin=$add~1150^ADD~225-5[0] cout=$add~1150^ADD~225-6[0] \
 sumout=$add~1150^ADD~225-6[1] 

.subckt adder a=$dffe~1267^Q~30 b=unconn cin=$add~1150^ADD~225-6[0] cout=$add~1150^ADD~225-7[0] sumout=$add~1150^ADD~225-7[1] 

.subckt adder a=$dffe~1267^Q~31 b=unconn cin=$add~1150^ADD~225-7[0] cout=$add~1150^ADD~225-8[0] sumout=$add~1150^ADD~225-8[1] 

.subckt adder a=gnd b=gnd cin=$add~1150^ADD~225-8[0] cout=$add~1150^ADD~225-9~dummy_output~9~0 sumout=$add~1150^ADD~225-9[1] 

.subckt adder a=unconn b=$add~1150^ADD~225-9[1] cin=$add~1152^ADD~224-8[0] cout=$add~1152^ADD~224-9[0] \
 sumout=$add~1152^ADD~224-9[1] 

.subckt adder a=unconn b=$add~1150^ADD~225-8[1] cin=$add~1152^ADD~224-7[0] cout=$add~1152^ADD~224-8[0] \
 sumout=$add~1152^ADD~224-8[1] 

.subckt adder a=unconn b=$add~1150^ADD~225-7[1] cin=$add~1152^ADD~224-6[0] cout=$add~1152^ADD~224-7[0] \
 sumout=$add~1152^ADD~224-7[1] 

.subckt adder a=unconn b=$add~1150^ADD~225-6[1] cin=$add~1152^ADD~224-5[0] cout=$add~1152^ADD~224-6[0] \
 sumout=$add~1152^ADD~224-6[1] 

.subckt adder a=$add~1151^ADD~226-5[1] b=$add~1150^ADD~225-5[1] cin=$add~1152^ADD~224-4[0] cout=$add~1152^ADD~224-5[0] \
 sumout=$add~1152^ADD~224-5[1] 

.subckt adder a=$add~1151^ADD~226-4[1] b=$add~1150^ADD~225-4[1] cin=$add~1152^ADD~224-3[0] cout=$add~1152^ADD~224-4[0] \
 sumout=$add~1152^ADD~224-4[1] 

.subckt adder a=$add~1151^ADD~226-3[1] b=$add~1150^ADD~225-3[1] cin=$add~1152^ADD~224-2[0] cout=$add~1152^ADD~224-3[0] \
 sumout=$add~1152^ADD~224-3[1] 

.subckt adder a=$add~1151^ADD~226-2[1] b=$add~1150^ADD~225-2[1] cin=$add~1152^ADD~224-1[0] cout=$add~1152^ADD~224-2[0] \
 sumout=$add~1152^ADD~224-2[1] 

.subckt adder a=$add~1151^ADD~226-1[1] b=$add~1150^ADD~225-1[1] cin=$add~1152^ADD~224-0[0] cout=$add~1152^ADD~224-1[0] \
 sumout=$add~1152^ADD~224-1[1] 

.subckt adder a=$dffe~1267^Q~28 b=$dffe~1267^Q~30 cin=$add~1151^ADD~226-0[0] cout=$add~1151^ADD~226-1[0] \
 sumout=$add~1151^ADD~226-1[1] 

.subckt adder a=$dffe~1267^Q~29 b=$dffe~1267^Q~31 cin=$add~1151^ADD~226-1[0] cout=$add~1151^ADD~226-2[0] \
 sumout=$add~1151^ADD~226-2[1] 

.subckt adder a=$dffe~1267^Q~30 b=unconn cin=$add~1151^ADD~226-2[0] cout=$add~1151^ADD~226-3[0] sumout=$add~1151^ADD~226-3[1] 

.subckt adder a=$dffe~1267^Q~31 b=unconn cin=$add~1151^ADD~226-3[0] cout=$add~1151^ADD~226-4[0] sumout=$add~1151^ADD~226-4[1] 

.subckt adder a=gnd b=gnd cin=$add~1151^ADD~226-4[0] cout=$add~1151^ADD~226-5~dummy_output~5~0 sumout=$add~1151^ADD~226-5[1] 

.subckt adder a=$dffe~1267^Q~20 b=$dffe~1267^Q~0 cin=$add~1134^ADD~232-0[0] cout=$add~1134^ADD~232-1[0] \
 sumout=$add~1134^ADD~232-1[1] 

.subckt adder a=$dffe~1267^Q~21 b=$dffe~1267^Q~1 cin=$add~1134^ADD~232-1[0] cout=$add~1134^ADD~232-2[0] \
 sumout=$add~1134^ADD~232-2[1] 

.subckt adder a=gnd b=gnd cin=$add~1134^ADD~232-2[0] cout=$add~1134^ADD~232-3~dummy_output~3~0 sumout=$add~1134^ADD~232-3[1] 

.subckt adder a=$add~1134^ADD~232-3[1] b=$add~1133^ADD~241-3[1] cin=$add~1135^ADD~231-2[0] cout=$add~1135^ADD~231-3[0] \
 sumout=$add~1135^ADD~231-3[1] 

.subckt adder a=gnd b=gnd cin=$add~1135^ADD~231-3[0] cout=$add~1135^ADD~231-4~dummy_output~4~0 sumout=$add~1135^ADD~231-4[1] 

.subckt adder a=$add~1135^ADD~231-4[1] b=$add~1148^ADD~242-4[1] cin=$add~1136^ADD~228-3[0] cout=$add~1136^ADD~228-4[0] \
 sumout=$add~1136^ADD~228-4[1] 

.subckt adder a=gnd b=gnd cin=$add~1136^ADD~228-4[0] cout=$add~1136^ADD~228-5~dummy_output~5~0 sumout=$add~1136^ADD~228-5[1] 

.subckt adder a=$add~1136^ADD~228-5[1] b=$add~1145^ADD~234-5[1] cin=$add~1171^ADD~227-4[0] cout=$add~1171^ADD~227-5[0] \
 sumout=$add~1171^ADD~227-5[1] 

.subckt adder a=gnd b=gnd cin=$add~1171^ADD~227-5[0] cout=$add~1171^ADD~227-6~dummy_output~6~0 sumout=$add~1171^ADD~227-6[1] 

.subckt adder a=$add~1136^ADD~228-4[1] b=$add~1145^ADD~234-4[1] cin=$add~1171^ADD~227-3[0] cout=$add~1171^ADD~227-4[0] \
 sumout=$add~1171^ADD~227-4[1] 

.subckt adder a=$add~1135^ADD~231-4[1] b=$add~1148^ADD~242-4[1] cin=$add~1139^ADD~230-3[0] cout=$add~1139^ADD~230-4[0] \
 sumout=$add~1139^ADD~230-4[1] 

.subckt adder a=$add~1139^ADD~230-4[1] b=$add~1138^ADD~233-4[1] cin=$add~1137^ADD~229-3[0] cout=$add~1137^ADD~229-4[0] \
 sumout=$add~1137^ADD~229-4[1] 

.subckt adder a=$add~1135^ADD~231-3[1] b=$add~1148^ADD~242-3[1] cin=$add~1136^ADD~228-2[0] cout=$add~1136^ADD~228-3[0] \
 sumout=$add~1136^ADD~228-3[1] 

.subckt adder a=$add~1136^ADD~228-3[1] b=$add~1145^ADD~234-3[1] cin=$add~1171^ADD~227-2[0] cout=$add~1171^ADD~227-3[0] \
 sumout=$add~1171^ADD~227-3[1] 

.subckt adder a=$add~1135^ADD~231-3[1] b=$add~1148^ADD~242-3[1] cin=$add~1139^ADD~230-2[0] cout=$add~1139^ADD~230-3[0] \
 sumout=$add~1139^ADD~230-3[1] 

.subckt adder a=$add~1139^ADD~230-3[1] b=$add~1138^ADD~233-3[1] cin=$add~1137^ADD~229-2[0] cout=$add~1137^ADD~229-3[0] \
 sumout=$add~1137^ADD~229-3[1] 

.subckt adder a=$add~1134^ADD~232-2[1] b=$add~1133^ADD~241-2[1] cin=$add~1135^ADD~231-1[0] cout=$add~1135^ADD~231-2[0] \
 sumout=$add~1135^ADD~231-2[1] 

.subckt adder a=$add~1135^ADD~231-2[1] b=$add~1148^ADD~242-2[1] cin=$add~1136^ADD~228-1[0] cout=$add~1136^ADD~228-2[0] \
 sumout=$add~1136^ADD~228-2[1] 

.subckt adder a=$add~1136^ADD~228-2[1] b=$add~1145^ADD~234-2[1] cin=$add~1171^ADD~227-1[0] cout=$add~1171^ADD~227-2[0] \
 sumout=$add~1171^ADD~227-2[1] 

.subckt adder a=$add~1135^ADD~231-2[1] b=$add~1148^ADD~242-2[1] cin=$add~1139^ADD~230-1[0] cout=$add~1139^ADD~230-2[0] \
 sumout=$add~1139^ADD~230-2[1] 

.subckt adder a=$add~1139^ADD~230-2[1] b=$add~1138^ADD~233-2[1] cin=$add~1137^ADD~229-1[0] cout=$add~1137^ADD~229-2[0] \
 sumout=$add~1137^ADD~229-2[1] 

.subckt adder a=$add~1134^ADD~232-1[1] b=$add~1133^ADD~241-1[1] cin=$add~1135^ADD~231-0[0] cout=$add~1135^ADD~231-1[0] \
 sumout=$add~1135^ADD~231-1[1] 

.subckt adder a=$add~1135^ADD~231-1[1] b=$add~1148^ADD~242-1[1] cin=$add~1136^ADD~228-0[0] cout=$add~1136^ADD~228-1[0] \
 sumout=$add~1136^ADD~228-1[1] 

.subckt adder a=$add~1136^ADD~228-1[1] b=$add~1145^ADD~234-1[1] cin=$add~1171^ADD~227-0[0] cout=$add~1171^ADD~227-1[0] \
 sumout=$add~1171^ADD~227-1[1] 

.subckt adder a=$add~1135^ADD~231-1[1] b=$add~1148^ADD~242-1[1] cin=$add~1139^ADD~230-0[0] cout=$add~1139^ADD~230-1[0] \
 sumout=$add~1139^ADD~230-1[1] 

.subckt adder a=$add~1139^ADD~230-1[1] b=$add~1138^ADD~233-1[1] cin=$add~1137^ADD~229-0[0] cout=$add~1137^ADD~229-1[0] \
 sumout=$add~1137^ADD~229-1[1] 

.subckt adder a=$dffe~1267^Q~4 b=$dffe~1267^Q~2 cin=$add~1149^ADD~236-0[0] cout=$add~1149^ADD~236-1[0] \
 sumout=$add~1149^ADD~236-1[1] 

.subckt adder a=$dffe~1267^Q~5 b=$dffe~1267^Q~3 cin=$add~1149^ADD~236-1[0] cout=$add~1149^ADD~236-2[0] \
 sumout=$add~1149^ADD~236-2[1] 

.subckt adder a=gnd b=gnd cin=$add~1149^ADD~236-2[0] cout=$add~1149^ADD~236-3~dummy_output~3~0 sumout=$add~1149^ADD~236-3[1] 

.subckt adder a=$add~1140^ADD~237-3[1] b=$add~1149^ADD~236-3[1] cin=$add~1141^ADD~235-2[0] cout=$add~1141^ADD~235-3[0] \
 sumout=$add~1141^ADD~235-3[1] 

.subckt adder a=gnd b=gnd cin=$add~1141^ADD~235-3[0] cout=$add~1141^ADD~235-4~dummy_output~4~0 sumout=$add~1141^ADD~235-4[1] 

.subckt adder a=$add~1144^ADD~238-4[1] b=$add~1141^ADD~235-4[1] cin=$add~1138^ADD~233-3[0] cout=$add~1138^ADD~233-4[0] \
 sumout=$add~1138^ADD~233-4[1] 

.subckt adder a=$add~1144^ADD~238-4[1] b=$add~1141^ADD~235-4[1] cin=$add~1145^ADD~234-3[0] cout=$add~1145^ADD~234-4[0] \
 sumout=$add~1145^ADD~234-4[1] 

.subckt adder a=gnd b=gnd cin=$add~1145^ADD~234-4[0] cout=$add~1145^ADD~234-5~dummy_output~5~0 sumout=$add~1145^ADD~234-5[1] 

.subckt adder a=$add~1144^ADD~238-3[1] b=$add~1141^ADD~235-3[1] cin=$add~1138^ADD~233-2[0] cout=$add~1138^ADD~233-3[0] \
 sumout=$add~1138^ADD~233-3[1] 

.subckt adder a=$add~1144^ADD~238-3[1] b=$add~1141^ADD~235-3[1] cin=$add~1145^ADD~234-2[0] cout=$add~1145^ADD~234-3[0] \
 sumout=$add~1145^ADD~234-3[1] 

.subckt adder a=$add~1140^ADD~237-2[1] b=$add~1149^ADD~236-2[1] cin=$add~1141^ADD~235-1[0] cout=$add~1141^ADD~235-2[0] \
 sumout=$add~1141^ADD~235-2[1] 

.subckt adder a=$add~1144^ADD~238-2[1] b=$add~1141^ADD~235-2[1] cin=$add~1138^ADD~233-1[0] cout=$add~1138^ADD~233-2[0] \
 sumout=$add~1138^ADD~233-2[1] 

.subckt adder a=$add~1144^ADD~238-2[1] b=$add~1141^ADD~235-2[1] cin=$add~1145^ADD~234-1[0] cout=$add~1145^ADD~234-2[0] \
 sumout=$add~1145^ADD~234-2[1] 

.subckt adder a=$add~1140^ADD~237-1[1] b=$add~1149^ADD~236-1[1] cin=$add~1141^ADD~235-0[0] cout=$add~1141^ADD~235-1[0] \
 sumout=$add~1141^ADD~235-1[1] 

.subckt adder a=$add~1144^ADD~238-1[1] b=$add~1141^ADD~235-1[1] cin=$add~1138^ADD~233-0[0] cout=$add~1138^ADD~233-1[0] \
 sumout=$add~1138^ADD~233-1[1] 

.subckt adder a=$add~1144^ADD~238-1[1] b=$add~1141^ADD~235-1[1] cin=$add~1145^ADD~234-0[0] cout=$add~1145^ADD~234-1[0] \
 sumout=$add~1145^ADD~234-1[1] 

.subckt adder a=$dffe~1267^Q~6 b=$dffe~1267^Q~8 cin=$add~1140^ADD~237-0[0] cout=$add~1140^ADD~237-1[0] \
 sumout=$add~1140^ADD~237-1[1] 

.subckt adder a=$dffe~1267^Q~7 b=$dffe~1267^Q~9 cin=$add~1140^ADD~237-1[0] cout=$add~1140^ADD~237-2[0] \
 sumout=$add~1140^ADD~237-2[1] 

.subckt adder a=gnd b=gnd cin=$add~1140^ADD~237-2[0] cout=$add~1140^ADD~237-3~dummy_output~3~0 sumout=$add~1140^ADD~237-3[1] 

.subckt adder a=$dffe~1267^Q~10 b=$dffe~1267^Q~12 cin=$add~1143^ADD~239-0[0] cout=$add~1143^ADD~239-1[0] \
 sumout=$add~1143^ADD~239-1[1] 

.subckt adder a=$dffe~1267^Q~11 b=$dffe~1267^Q~13 cin=$add~1143^ADD~239-1[0] cout=$add~1143^ADD~239-2[0] \
 sumout=$add~1143^ADD~239-2[1] 

.subckt adder a=gnd b=gnd cin=$add~1143^ADD~239-2[0] cout=$add~1143^ADD~239-3~dummy_output~3~0 sumout=$add~1143^ADD~239-3[1] 

.subckt adder a=$add~1143^ADD~239-3[1] b=$add~1142^ADD~240-3[1] cin=$add~1144^ADD~238-2[0] cout=$add~1144^ADD~238-3[0] \
 sumout=$add~1144^ADD~238-3[1] 

.subckt adder a=gnd b=gnd cin=$add~1144^ADD~238-3[0] cout=$add~1144^ADD~238-4~dummy_output~4~0 sumout=$add~1144^ADD~238-4[1] 

.subckt adder a=$add~1143^ADD~239-2[1] b=$add~1142^ADD~240-2[1] cin=$add~1144^ADD~238-1[0] cout=$add~1144^ADD~238-2[0] \
 sumout=$add~1144^ADD~238-2[1] 

.subckt adder a=$add~1143^ADD~239-1[1] b=$add~1142^ADD~240-1[1] cin=$add~1144^ADD~238-0[0] cout=$add~1144^ADD~238-1[0] \
 sumout=$add~1144^ADD~238-1[1] 

.subckt adder a=$dffe~1267^Q~14 b=$dffe~1267^Q~16 cin=$add~1142^ADD~240-0[0] cout=$add~1142^ADD~240-1[0] \
 sumout=$add~1142^ADD~240-1[1] 

.subckt adder a=$dffe~1267^Q~15 b=$dffe~1267^Q~17 cin=$add~1142^ADD~240-1[0] cout=$add~1142^ADD~240-2[0] \
 sumout=$add~1142^ADD~240-2[1] 

.subckt adder a=gnd b=gnd cin=$add~1142^ADD~240-2[0] cout=$add~1142^ADD~240-3~dummy_output~3~0 sumout=$add~1142^ADD~240-3[1] 

.subckt adder a=$dffe~1267^Q~24 b=$dffe~1267^Q~18 cin=$add~1133^ADD~241-0[0] cout=$add~1133^ADD~241-1[0] \
 sumout=$add~1133^ADD~241-1[1] 

.subckt adder a=$dffe~1267^Q~25 b=$dffe~1267^Q~19 cin=$add~1133^ADD~241-1[0] cout=$add~1133^ADD~241-2[0] \
 sumout=$add~1133^ADD~241-2[1] 

.subckt adder a=gnd b=gnd cin=$add~1133^ADD~241-2[0] cout=$add~1133^ADD~241-3~dummy_output~3~0 sumout=$add~1133^ADD~241-3[1] 

.subckt adder a=$dffe~1267^Q~30 b=$dffe~1267^Q~22 cin=$add~1147^ADD~243-0[0] cout=$add~1147^ADD~243-1[0] \
 sumout=$add~1147^ADD~243-1[1] 

.subckt adder a=$dffe~1267^Q~31 b=$dffe~1267^Q~23 cin=$add~1147^ADD~243-1[0] cout=$add~1147^ADD~243-2[0] \
 sumout=$add~1147^ADD~243-2[1] 

.subckt adder a=gnd b=gnd cin=$add~1147^ADD~243-2[0] cout=$add~1147^ADD~243-3~dummy_output~3~0 sumout=$add~1147^ADD~243-3[1] 

.subckt adder a=$add~1147^ADD~243-3[1] b=$add~1146^ADD~244-3[1] cin=$add~1148^ADD~242-2[0] cout=$add~1148^ADD~242-3[0] \
 sumout=$add~1148^ADD~242-3[1] 

.subckt adder a=gnd b=gnd cin=$add~1148^ADD~242-3[0] cout=$add~1148^ADD~242-4~dummy_output~4~0 sumout=$add~1148^ADD~242-4[1] 

.subckt adder a=$add~1147^ADD~243-2[1] b=$add~1146^ADD~244-2[1] cin=$add~1148^ADD~242-1[0] cout=$add~1148^ADD~242-2[0] \
 sumout=$add~1148^ADD~242-2[1] 

.subckt adder a=$add~1147^ADD~243-1[1] b=$add~1146^ADD~244-1[1] cin=$add~1148^ADD~242-0[0] cout=$add~1148^ADD~242-1[0] \
 sumout=$add~1148^ADD~242-1[1] 

.subckt adder a=$dffe~1267^Q~28 b=$dffe~1267^Q~26 cin=$add~1146^ADD~244-0[0] cout=$add~1146^ADD~244-1[0] \
 sumout=$add~1146^ADD~244-1[1] 

.subckt adder a=$dffe~1267^Q~29 b=$dffe~1267^Q~27 cin=$add~1146^ADD~244-1[0] cout=$add~1146^ADD~244-2[0] \
 sumout=$add~1146^ADD~244-2[1] 

.subckt adder a=gnd b=gnd cin=$add~1146^ADD~244-2[0] cout=$add~1146^ADD~244-3~dummy_output~3~0 sumout=$add~1146^ADD~244-3[1] 

.subckt adder a=$mul~1469-add0-1[1] b=$mul~1469-0[27] cin=$mul~1469-add1-0[0] cout=$mul~1469-add1-1[0] \
 sumout=$mul~1469-add1-1[1] 

.subckt adder a=$mul~1469-add0-2[1] b=$mul~1469-0[28] cin=$mul~1469-add1-1[0] cout=$mul~1469-add1-2[0] \
 sumout=$mul~1469-add1-2[1] 

.subckt adder a=$mul~1469-add0-3[1] b=$mul~1469-0[29] cin=$mul~1469-add1-2[0] cout=$mul~1469-add1-3[0] \
 sumout=$mul~1469-add1-3[1] 

.subckt adder a=$mul~1469-add0-4[1] b=$mul~1469-0[30] cin=$mul~1469-add1-3[0] cout=$mul~1469-add1-4[0] \
 sumout=$mul~1469-add1-4[1] 

.subckt adder a=$mul~1469-add0-5[1] b=$mul~1469-0[31] cin=$mul~1469-add1-4[0] cout=$mul~1469-add1-5[0] \
 sumout=$mul~1469-add1-5[1] 

.subckt adder a=$mul~1469-add0-6[1] b=$mul~1469-0[32] cin=$mul~1469-add1-5[0] cout=$mul~1469-add1-6[0] \
 sumout=$mul~1469-add1-6[1] 

.subckt adder a=$mul~1469-add0-7[1] b=$mul~1469-0[33] cin=$mul~1469-add1-6[0] cout=$mul~1469-add1-7[0] \
 sumout=$mul~1469-add1-7[1] 

.subckt adder a=$mul~1469-add0-8[1] b=$mul~1469-0[34] cin=$mul~1469-add1-7[0] cout=$mul~1469-add1-8[0] \
 sumout=$mul~1469-add1-8[1] 

.subckt adder a=$mul~1469-add0-9[1] b=$mul~1469-0[35] cin=$mul~1469-add1-8[0] cout=$mul~1469-add1-9[0] \
 sumout=$mul~1469-add1-9[1] 

.subckt adder a=$mul~1469-add0-10[1] b=$mul~1469-0[36] cin=$mul~1469-add1-9[0] cout=$mul~1469-add1-10[0] \
 sumout=$mul~1469-add1-10[1] 

.subckt adder a=$mul~1469-add0-11[1] b=$mul~1469-0[37] cin=$mul~1469-add1-10[0] cout=$mul~1469-add1-11[0] \
 sumout=$mul~1469-add1-11[1] 

.subckt adder a=$mul~1469-add0-12[1] b=$mul~1469-0[38] cin=$mul~1469-add1-11[0] cout=$mul~1469-add1-12[0] \
 sumout=$mul~1469-add1-12[1] 

.subckt adder a=$mul~1469-add0-13[1] b=$mul~1469-0[39] cin=$mul~1469-add1-12[0] cout=$mul~1469-add1-13[0] \
 sumout=$mul~1469-add1-13[1] 

.subckt adder a=$mul~1469-add0-14[1] b=$mul~1469-0[40] cin=$mul~1469-add1-13[0] cout=$mul~1469-add1-14[0] \
 sumout=$mul~1469-add1-14[1] 

.subckt adder a=$mul~1469-add0-15[1] b=$mul~1469-0[41] cin=$mul~1469-add1-14[0] cout=$mul~1469-add1-15[0] \
 sumout=$mul~1469-add1-15[1] 

.subckt adder a=$mul~1469-add0-16[1] b=$mul~1469-0[42] cin=$mul~1469-add1-15[0] cout=$mul~1469-add1-16[0] \
 sumout=$mul~1469-add1-16[1] 

.subckt adder a=$mul~1469-add0-17[1] b=$mul~1469-0[43] cin=$mul~1469-add1-16[0] cout=$mul~1469-add1-17[0] \
 sumout=$mul~1469-add1-17[1] 

.subckt adder a=$mul~1469-add0-18[1] b=$mul~1469-0[44] cin=$mul~1469-add1-17[0] cout=$mul~1469-add1-18[0] \
 sumout=$mul~1469-add1-18[1] 

.subckt adder a=$mul~1469-add0-19[1] b=$mul~1469-0[45] cin=$mul~1469-add1-18[0] cout=$mul~1469-add1-19[0] \
 sumout=$mul~1469-add1-19[1] 

.subckt adder a=$mul~1469-add0-20[1] b=$mul~1469-0[46] cin=$mul~1469-add1-19[0] cout=$mul~1469-add1-20[0] \
 sumout=$mul~1469-add1-20[1] 

.subckt adder a=$mul~1469-add0-21[1] b=$mul~1469-0[47] cin=$mul~1469-add1-20[0] cout=$mul~1469-add1-21[0] \
 sumout=$mul~1469-add1-21[1] 

.subckt adder a=$mul~1469-add0-22[1] b=$mul~1469-0[48] cin=$mul~1469-add1-21[0] cout=$mul~1469-add1-22[0] \
 sumout=$mul~1469-add1-22[1] 

.subckt adder a=$mul~1469-add0-23[1] b=$mul~1469-0[49] cin=$mul~1469-add1-22[0] cout=$mul~1469-add1-23[0] \
 sumout=$mul~1469-add1-23[1] 

.subckt adder a=$mul~1469-add0-24[1] b=$mul~1469-0[50] cin=$mul~1469-add1-23[0] cout=$mul~1469-add1-24[0] \
 sumout=$mul~1469-add1-24[1] 

.subckt adder a=$mul~1469-add0-25[1] b=$mul~1469-0[51] cin=$mul~1469-add1-24[0] cout=$mul~1469-add1-25[0] \
 sumout=$mul~1469-add1-25[1] 

.subckt adder a=$mul~1469-add0-26[1] b=$mul~1469-0[52] cin=$mul~1469-add1-25[0] cout=$mul~1469-add1-26[0] \
 sumout=$mul~1469-add1-26[1] 

.subckt adder a=$mul~1469-add0-27[1] b=$mul~1469-0[53] cin=$mul~1469-add1-26[0] cout=$mul~1469-add1-27[0] \
 sumout=$mul~1469-add1-27[1] 

.subckt adder a=$mul~1469-add0-28[1] b=$mul~1469-3[0] cin=$mul~1469-add1-27[0] cout=$mul~1469-add1-28[0] \
 sumout=$mul~1469-add1-28[1] 

.subckt adder a=$mul~1469-add0-29[1] b=$mul~1469-3[1] cin=$mul~1469-add1-28[0] cout=$mul~1469-add1-29[0] \
 sumout=$mul~1469-add1-29[1] 

.subckt adder a=$mul~1469-add0-30[1] b=$mul~1469-3[2] cin=$mul~1469-add1-29[0] cout=$mul~1469-add1-30[0] \
 sumout=$mul~1469-add1-30[1] 

.subckt adder a=$mul~1469-add0-31[1] b=$mul~1469-3[3] cin=$mul~1469-add1-30[0] cout=$mul~1469-add1-31[0] \
 sumout=$mul~1469-add1-31[1] 

.subckt adder a=$mul~1469-add0-32[1] b=$mul~1469-3[4] cin=$mul~1469-add1-31[0] cout=$mul~1469-add1-32[0] \
 sumout=$mul~1469-add1-32[1] 

.subckt adder a=$mul~1469-add0-33[1] b=$mul~1469-3[5] cin=$mul~1469-add1-32[0] cout=$mul~1469-add1-33[0] \
 sumout=$mul~1469-add1-33[1] 

.subckt adder a=unconn b=$mul~1469-3[6] cin=$mul~1469-add1-33[0] cout=$mul~1469-add1-34[0] sumout=$mul~1469-add1-34[1] 

.subckt adder a=unconn b=$mul~1469-3[7] cin=$mul~1469-add1-34[0] cout=$mul~1469-add1-35[0] sumout=$mul~1469-add1-35[1] 

.subckt adder a=unconn b=$mul~1469-3[8] cin=$mul~1469-add1-35[0] cout=$mul~1469-add1-36[0] sumout=$mul~1469-add1-36[1] 

.subckt adder a=unconn b=$mul~1469-3[9] cin=$mul~1469-add1-36[0] cout=$mul~1469-add1-37[0] sumout=$mul~1469-add1-37[1] 

.subckt adder a=$mul~1469-2[0] b=$mul~1469-1[0] cin=$mul~1469-add0-0[0] cout=$mul~1469-add0-1[0] sumout=$mul~1469-add0-1[1] 

.subckt adder a=$mul~1469-2[1] b=$mul~1469-1[1] cin=$mul~1469-add0-1[0] cout=$mul~1469-add0-2[0] sumout=$mul~1469-add0-2[1] 

.subckt adder a=$mul~1469-2[2] b=$mul~1469-1[2] cin=$mul~1469-add0-2[0] cout=$mul~1469-add0-3[0] sumout=$mul~1469-add0-3[1] 

.subckt adder a=$mul~1469-2[3] b=$mul~1469-1[3] cin=$mul~1469-add0-3[0] cout=$mul~1469-add0-4[0] sumout=$mul~1469-add0-4[1] 

.subckt adder a=$mul~1469-2[4] b=$mul~1469-1[4] cin=$mul~1469-add0-4[0] cout=$mul~1469-add0-5[0] sumout=$mul~1469-add0-5[1] 

.subckt adder a=$mul~1469-2[5] b=$mul~1469-1[5] cin=$mul~1469-add0-5[0] cout=$mul~1469-add0-6[0] sumout=$mul~1469-add0-6[1] 

.subckt adder a=$mul~1469-2[6] b=$mul~1469-1[6] cin=$mul~1469-add0-6[0] cout=$mul~1469-add0-7[0] sumout=$mul~1469-add0-7[1] 

.subckt adder a=$mul~1469-2[7] b=$mul~1469-1[7] cin=$mul~1469-add0-7[0] cout=$mul~1469-add0-8[0] sumout=$mul~1469-add0-8[1] 

.subckt adder a=$mul~1469-2[8] b=$mul~1469-1[8] cin=$mul~1469-add0-8[0] cout=$mul~1469-add0-9[0] sumout=$mul~1469-add0-9[1] 

.subckt adder a=$mul~1469-2[9] b=$mul~1469-1[9] cin=$mul~1469-add0-9[0] cout=$mul~1469-add0-10[0] sumout=$mul~1469-add0-10[1] 

.subckt adder a=$mul~1469-2[10] b=$mul~1469-1[10] cin=$mul~1469-add0-10[0] cout=$mul~1469-add0-11[0] \
 sumout=$mul~1469-add0-11[1] 

.subckt adder a=$mul~1469-2[11] b=$mul~1469-1[11] cin=$mul~1469-add0-11[0] cout=$mul~1469-add0-12[0] \
 sumout=$mul~1469-add0-12[1] 

.subckt adder a=$mul~1469-2[12] b=$mul~1469-1[12] cin=$mul~1469-add0-12[0] cout=$mul~1469-add0-13[0] \
 sumout=$mul~1469-add0-13[1] 

.subckt adder a=$mul~1469-2[13] b=$mul~1469-1[13] cin=$mul~1469-add0-13[0] cout=$mul~1469-add0-14[0] \
 sumout=$mul~1469-add0-14[1] 

.subckt adder a=$mul~1469-2[14] b=$mul~1469-1[14] cin=$mul~1469-add0-14[0] cout=$mul~1469-add0-15[0] \
 sumout=$mul~1469-add0-15[1] 

.subckt adder a=$mul~1469-2[15] b=$mul~1469-1[15] cin=$mul~1469-add0-15[0] cout=$mul~1469-add0-16[0] \
 sumout=$mul~1469-add0-16[1] 

.subckt adder a=$mul~1469-2[16] b=$mul~1469-1[16] cin=$mul~1469-add0-16[0] cout=$mul~1469-add0-17[0] \
 sumout=$mul~1469-add0-17[1] 

.subckt adder a=$mul~1469-2[17] b=$mul~1469-1[17] cin=$mul~1469-add0-17[0] cout=$mul~1469-add0-18[0] \
 sumout=$mul~1469-add0-18[1] 

.subckt adder a=$mul~1469-2[18] b=$mul~1469-1[18] cin=$mul~1469-add0-18[0] cout=$mul~1469-add0-19[0] \
 sumout=$mul~1469-add0-19[1] 

.subckt adder a=$mul~1469-2[19] b=$mul~1469-1[19] cin=$mul~1469-add0-19[0] cout=$mul~1469-add0-20[0] \
 sumout=$mul~1469-add0-20[1] 

.subckt adder a=$mul~1469-2[20] b=$mul~1469-1[20] cin=$mul~1469-add0-20[0] cout=$mul~1469-add0-21[0] \
 sumout=$mul~1469-add0-21[1] 

.subckt adder a=$mul~1469-2[21] b=$mul~1469-1[21] cin=$mul~1469-add0-21[0] cout=$mul~1469-add0-22[0] \
 sumout=$mul~1469-add0-22[1] 

.subckt adder a=$mul~1469-2[22] b=$mul~1469-1[22] cin=$mul~1469-add0-22[0] cout=$mul~1469-add0-23[0] \
 sumout=$mul~1469-add0-23[1] 

.subckt adder a=$mul~1469-2[23] b=$mul~1469-1[23] cin=$mul~1469-add0-23[0] cout=$mul~1469-add0-24[0] \
 sumout=$mul~1469-add0-24[1] 

.subckt adder a=$mul~1469-2[24] b=$mul~1469-1[24] cin=$mul~1469-add0-24[0] cout=$mul~1469-add0-25[0] \
 sumout=$mul~1469-add0-25[1] 

.subckt adder a=$mul~1469-2[25] b=$mul~1469-1[25] cin=$mul~1469-add0-25[0] cout=$mul~1469-add0-26[0] \
 sumout=$mul~1469-add0-26[1] 

.subckt adder a=$mul~1469-2[26] b=$mul~1469-1[26] cin=$mul~1469-add0-26[0] cout=$mul~1469-add0-27[0] \
 sumout=$mul~1469-add0-27[1] 

.subckt adder a=$mul~1469-2[27] b=$mul~1469-1[27] cin=$mul~1469-add0-27[0] cout=$mul~1469-add0-28[0] \
 sumout=$mul~1469-add0-28[1] 

.subckt adder a=$mul~1469-2[28] b=$mul~1469-1[28] cin=$mul~1469-add0-28[0] cout=$mul~1469-add0-29[0] \
 sumout=$mul~1469-add0-29[1] 

.subckt adder a=$mul~1469-2[29] b=$mul~1469-1[29] cin=$mul~1469-add0-29[0] cout=$mul~1469-add0-30[0] \
 sumout=$mul~1469-add0-30[1] 

.subckt adder a=$mul~1469-2[30] b=$mul~1469-1[30] cin=$mul~1469-add0-30[0] cout=$mul~1469-add0-31[0] \
 sumout=$mul~1469-add0-31[1] 

.subckt adder a=$mul~1469-2[31] b=$mul~1469-1[31] cin=$mul~1469-add0-31[0] cout=$mul~1469-add0-32[0] \
 sumout=$mul~1469-add0-32[1] 

.subckt adder a=gnd b=gnd cin=$mul~1469-add0-32[0] cout=$mul~1469-add0-33[0] sumout=$mul~1469-add0-33[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6524.A[0] b=vcc cin=$add~1176^ADD~245-0[0] \
 cout=$add~1176^ADD~245-1[0] sumout=$add~1176^ADD~245-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6524.A[1] b=unconn cin=$add~1176^ADD~245-1[0] \
 cout=$add~1176^ADD~245-2[0] sumout=$add~1176^ADD~245-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6524.A[2] b=unconn cin=$add~1176^ADD~245-2[0] \
 cout=$add~1176^ADD~245-3[0] sumout=$add~1176^ADD~245-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6524.A[3] b=unconn cin=$add~1176^ADD~245-3[0] \
 cout=$add~1176^ADD~245-4[0] sumout=$add~1176^ADD~245-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6524.A[4] b=unconn cin=$add~1176^ADD~245-4[0] \
 cout=$add~1176^ADD~245-5[0] sumout=$add~1176^ADD~245-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6524.A[5] b=unconn cin=$add~1176^ADD~245-5[0] \
 cout=$add~1176^ADD~245-6[0] sumout=$add~1176^ADD~245-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6524.A[6] b=unconn cin=$add~1176^ADD~245-6[0] \
 cout=$add~1176^ADD~245-7[0] sumout=$add~1176^ADD~245-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7766.Y[0] b=$dffe~1110^Q~0 cin=$add~1177^ADD~247-0[0] \
 cout=$add~1177^ADD~247-1[0] sumout=$add~1177^ADD~247-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7766.Y[1] b=$dffe~1110^Q~1 cin=$add~1177^ADD~247-1[0] \
 cout=$add~1177^ADD~247-2[0] sumout=$add~1177^ADD~247-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7766.Y[2] b=$dffe~1110^Q~2 cin=$add~1177^ADD~247-2[0] \
 cout=$add~1177^ADD~247-3[0] sumout=$add~1177^ADD~247-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7766.Y[3] b=$dffe~1110^Q~3 cin=$add~1177^ADD~247-3[0] \
 cout=$add~1177^ADD~247-4[0] sumout=$add~1177^ADD~247-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7766.Y[4] b=$dffe~1110^Q~4 cin=$add~1177^ADD~247-4[0] \
 cout=$add~1177^ADD~247-5[0] sumout=$add~1177^ADD~247-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7766.Y[5] b=$dffe~1110^Q~5 cin=$add~1177^ADD~247-5[0] \
 cout=$add~1177^ADD~247-6[0] sumout=$add~1177^ADD~247-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7766.Y[6] b=$dffe~1110^Q~6 cin=$add~1177^ADD~247-6[0] \
 cout=$add~1177^ADD~247-7[0] sumout=$add~1177^ADD~247-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7766.Y[7] b=$dffe~1110^Q~7 cin=$add~1177^ADD~247-7[0] \
 cout=$add~1177^ADD~247-8[0] sumout=$add~1177^ADD~247-8[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7766.Y[8] b=$dffe~1110^Q~8 cin=$add~1177^ADD~247-8[0] \
 cout=$add~1177^ADD~247-9[0] sumout=$add~1177^ADD~247-9[1] 

.subckt adder a=gnd b=$dffe~1110^Q~9 cin=$add~1177^ADD~247-9[0] cout=$add~1177^ADD~247-10[0] sumout=$add~1177^ADD~247-10[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6671.A[0] b=vcc cin=$add~1178^ADD~248-0[0] \
 cout=$add~1178^ADD~248-1[0] sumout=$add~1178^ADD~248-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6671.A[1] b=unconn cin=$add~1178^ADD~248-1[0] \
 cout=$add~1178^ADD~248-2[0] sumout=$add~1178^ADD~248-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6671.A[2] b=unconn cin=$add~1178^ADD~248-2[0] \
 cout=$add~1178^ADD~248-3[0] sumout=$add~1178^ADD~248-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6671.A[3] b=unconn cin=$add~1178^ADD~248-3[0] \
 cout=$add~1178^ADD~248-4[0] sumout=$add~1178^ADD~248-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6671.A[4] b=unconn cin=$add~1178^ADD~248-4[0] \
 cout=$add~1178^ADD~248-5[0] sumout=$add~1178^ADD~248-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6671.A[5] b=unconn cin=$add~1178^ADD~248-5[0] \
 cout=$add~1178^ADD~248-6[0] sumout=$add~1178^ADD~248-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6671.A[6] b=unconn cin=$add~1178^ADD~248-6[0] \
 cout=$add~1178^ADD~248-7[0] sumout=$add~1178^ADD~248-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[0] b=vcc cin=$add~1103^ADD~249-0[0] \
 cout=$add~1103^ADD~249-1[0] sumout=$add~1103^ADD~249-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[1] b=unconn cin=$add~1103^ADD~249-1[0] \
 cout=$add~1103^ADD~249-2[0] sumout=$add~1103^ADD~249-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[2] b=unconn cin=$add~1103^ADD~249-2[0] \
 cout=$add~1103^ADD~249-3[0] sumout=$add~1103^ADD~249-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[3] b=unconn cin=$add~1103^ADD~249-3[0] \
 cout=$add~1103^ADD~249-4[0] sumout=$add~1103^ADD~249-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[4] b=unconn cin=$add~1103^ADD~249-4[0] \
 cout=$add~1103^ADD~249-5[0] sumout=$add~1103^ADD~249-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[5] b=unconn cin=$add~1103^ADD~249-5[0] \
 cout=$add~1103^ADD~249-6[0] sumout=$add~1103^ADD~249-6[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[6] b=unconn cin=$add~1103^ADD~249-6[0] \
 cout=$add~1103^ADD~249-7[0] sumout=$add~1103^ADD~249-7[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[7] b=unconn cin=$add~1103^ADD~249-7[0] \
 cout=$add~1103^ADD~249-8[0] sumout=$add~1103^ADD~249-8[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[8] b=unconn cin=$add~1103^ADD~249-8[0] \
 cout=$add~1103^ADD~249-9[0] sumout=$add~1103^ADD~249-9[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[9] b=unconn cin=$add~1103^ADD~249-9[0] \
 cout=$add~1103^ADD~249-10[0] sumout=$add~1103^ADD~249-10[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[10] b=unconn cin=$add~1103^ADD~249-10[0] \
 cout=$add~1103^ADD~249-11[0] sumout=$add~1103^ADD~249-11[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[11] b=unconn cin=$add~1103^ADD~249-11[0] \
 cout=$add~1103^ADD~249-12[0] sumout=$add~1103^ADD~249-12[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[12] b=unconn cin=$add~1103^ADD~249-12[0] \
 cout=$add~1103^ADD~249-13[0] sumout=$add~1103^ADD~249-13[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[13] b=unconn cin=$add~1103^ADD~249-13[0] \
 cout=$add~1103^ADD~249-14[0] sumout=$add~1103^ADD~249-14[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[14] b=unconn cin=$add~1103^ADD~249-14[0] \
 cout=$add~1103^ADD~249-15[0] sumout=$add~1103^ADD~249-15[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[15] b=unconn cin=$add~1103^ADD~249-15[0] \
 cout=$add~1103^ADD~249-16[0] sumout=$add~1103^ADD~249-16[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[16] b=unconn cin=$add~1103^ADD~249-16[0] \
 cout=$add~1103^ADD~249-17[0] sumout=$add~1103^ADD~249-17[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[17] b=unconn cin=$add~1103^ADD~249-17[0] \
 cout=$add~1103^ADD~249-18[0] sumout=$add~1103^ADD~249-18[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[18] b=unconn cin=$add~1103^ADD~249-18[0] \
 cout=$add~1103^ADD~249-19[0] sumout=$add~1103^ADD~249-19[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[19] b=unconn cin=$add~1103^ADD~249-19[0] \
 cout=$add~1103^ADD~249-20[0] sumout=$add~1103^ADD~249-20[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[20] b=unconn cin=$add~1103^ADD~249-20[0] \
 cout=$add~1103^ADD~249-21[0] sumout=$add~1103^ADD~249-21[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[21] b=unconn cin=$add~1103^ADD~249-21[0] \
 cout=$add~1103^ADD~249-22[0] sumout=$add~1103^ADD~249-22[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[22] b=unconn cin=$add~1103^ADD~249-22[0] \
 cout=$add~1103^ADD~249-23[0] sumout=$add~1103^ADD~249-23[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[23] b=unconn cin=$add~1103^ADD~249-23[0] \
 cout=$add~1103^ADD~249-24[0] sumout=$add~1103^ADD~249-24[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[24] b=unconn cin=$add~1103^ADD~249-24[0] \
 cout=$add~1103^ADD~249-25[0] sumout=$add~1103^ADD~249-25[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[25] b=unconn cin=$add~1103^ADD~249-25[0] \
 cout=$add~1103^ADD~249-26[0] sumout=$add~1103^ADD~249-26[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[26] b=unconn cin=$add~1103^ADD~249-26[0] \
 cout=$add~1103^ADD~249-27[0] sumout=$add~1103^ADD~249-27[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[27] b=unconn cin=$add~1103^ADD~249-27[0] \
 cout=$add~1103^ADD~249-28[0] sumout=$add~1103^ADD~249-28[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[28] b=unconn cin=$add~1103^ADD~249-28[0] \
 cout=$add~1103^ADD~249-29[0] sumout=$add~1103^ADD~249-29[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[29] b=unconn cin=$add~1103^ADD~249-29[0] \
 cout=$add~1103^ADD~249-30[0] sumout=$add~1103^ADD~249-30[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[30] b=unconn cin=$add~1103^ADD~249-30[0] \
 cout=$add~1103^ADD~249-31[0] sumout=$add~1103^ADD~249-31[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$6526.B[31] b=unconn cin=$add~1103^ADD~249-31[0] \
 cout=$add~1103^ADD~249-32[0] sumout=$add~1103^ADD~249-32[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7899.Y[0] b=vcc cin=$add~1104^ADD~250-0[0] \
 cout=$add~1104^ADD~250-1[0] sumout=$add~1104^ADD~250-1[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7899.Y[1] b=unconn cin=$add~1104^ADD~250-1[0] \
 cout=$add~1104^ADD~250-2[0] sumout=$add~1104^ADD~250-2[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7899.Y[2] b=unconn cin=$add~1104^ADD~250-2[0] \
 cout=$add~1104^ADD~250-3[0] sumout=$add~1104^ADD~250-3[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7899.Y[3] b=unconn cin=$add~1104^ADD~250-3[0] \
 cout=$add~1104^ADD~250-4[0] sumout=$add~1104^ADD~250-4[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7899.Y[4] b=unconn cin=$add~1104^ADD~250-4[0] \
 cout=$add~1104^ADD~250-5[0] sumout=$add~1104^ADD~250-5[1] 

.subckt adder a=$auto$hard_block.cc:122:cell_hard_block$7899.Y[5] b=unconn cin=$add~1104^ADD~250-5[0] \
 cout=$add~1104^ADD~250-6[0] sumout=$add~1104^ADD~250-6[1] 

.subckt adder a=unconn b=lNOT~339 cin=$sub~1130^MIN~251-0[0] cout=$sub~1130^MIN~251-1[0] sumout=$sub~1130^MIN~251-1[1] 

.subckt adder a=unconn b=lNOT~340 cin=$sub~1130^MIN~251-1[0] cout=$sub~1130^MIN~251-2[0] sumout=$sub~1130^MIN~251-2[1] 

.subckt adder a=unconn b=lNOT~341 cin=$sub~1130^MIN~251-2[0] cout=$sub~1130^MIN~251-3[0] sumout=$sub~1130^MIN~251-3[1] 

.subckt adder a=unconn b=lNOT~342 cin=$sub~1130^MIN~251-3[0] cout=$sub~1130^MIN~251-4[0] sumout=$sub~1130^MIN~251-4[1] 

.subckt adder a=unconn b=lNOT~343 cin=$sub~1130^MIN~251-4[0] cout=$sub~1130^MIN~251-5[0] sumout=$sub~1130^MIN~251-5[1] 

.subckt adder a=unconn b=lNOT~344 cin=$sub~1130^MIN~251-5[0] cout=$sub~1130^MIN~251-6[0] sumout=$sub~1130^MIN~251-6[1] 

.subckt adder a=unconn b=lNOT~345 cin=$sub~1130^MIN~251-6[0] cout=$sub~1130^MIN~251-7[0] sumout=$sub~1130^MIN~251-7[1] 

.subckt adder a=unconn b=lNOT~346 cin=$sub~1130^MIN~251-7[0] cout=$sub~1130^MIN~251-8[0] sumout=$sub~1130^MIN~251-8[1] 

.subckt adder a=unconn b=lNOT~347 cin=$sub~1130^MIN~251-8[0] cout=$sub~1130^MIN~251-9[0] sumout=$sub~1130^MIN~251-9[1] 

.subckt adder a=unconn b=lNOT~348 cin=$sub~1130^MIN~251-9[0] cout=$sub~1130^MIN~251-10[0] sumout=$sub~1130^MIN~251-10[1] 

.subckt adder a=unconn b=lNOT~349 cin=$sub~1130^MIN~251-10[0] cout=$sub~1130^MIN~251-11[0] sumout=$sub~1130^MIN~251-11[1] 

.subckt adder a=unconn b=lNOT~350 cin=$sub~1130^MIN~251-11[0] cout=$sub~1130^MIN~251-12[0] sumout=$sub~1130^MIN~251-12[1] 

.subckt adder a=unconn b=lNOT~351 cin=$sub~1130^MIN~251-12[0] cout=$sub~1130^MIN~251-13[0] sumout=$sub~1130^MIN~251-13[1] 

.subckt adder a=unconn b=lNOT~352 cin=$sub~1130^MIN~251-13[0] cout=$sub~1130^MIN~251-14[0] sumout=$sub~1130^MIN~251-14[1] 

.subckt adder a=unconn b=lNOT~353 cin=$sub~1130^MIN~251-14[0] cout=$sub~1130^MIN~251-15[0] sumout=$sub~1130^MIN~251-15[1] 

.subckt adder a=unconn b=lNOT~354 cin=$sub~1130^MIN~251-15[0] cout=$sub~1130^MIN~251-16[0] sumout=$sub~1130^MIN~251-16[1] 

.subckt adder a=unconn b=lNOT~355 cin=$sub~1130^MIN~251-16[0] cout=$sub~1130^MIN~251-17[0] sumout=$sub~1130^MIN~251-17[1] 

.subckt adder a=unconn b=lNOT~356 cin=$sub~1130^MIN~251-17[0] cout=$sub~1130^MIN~251-18[0] sumout=$sub~1130^MIN~251-18[1] 

.subckt adder a=unconn b=lNOT~357 cin=$sub~1130^MIN~251-18[0] cout=$sub~1130^MIN~251-19[0] sumout=$sub~1130^MIN~251-19[1] 

.subckt adder a=unconn b=lNOT~358 cin=$sub~1130^MIN~251-19[0] cout=$sub~1130^MIN~251-20[0] sumout=$sub~1130^MIN~251-20[1] 

.subckt adder a=unconn b=lNOT~359 cin=$sub~1130^MIN~251-20[0] cout=$sub~1130^MIN~251-21[0] sumout=$sub~1130^MIN~251-21[1] 

.subckt adder a=unconn b=lNOT~360 cin=$sub~1130^MIN~251-21[0] cout=$sub~1130^MIN~251-22[0] sumout=$sub~1130^MIN~251-22[1] 

.subckt adder a=unconn b=lNOT~361 cin=$sub~1130^MIN~251-22[0] cout=$sub~1130^MIN~251-23[0] sumout=$sub~1130^MIN~251-23[1] 

.subckt adder a=unconn b=lNOT~362 cin=$sub~1130^MIN~251-23[0] cout=$sub~1130^MIN~251-24[0] sumout=$sub~1130^MIN~251-24[1] 

.subckt adder a=unconn b=lNOT~363 cin=$sub~1130^MIN~251-24[0] cout=$sub~1130^MIN~251-25[0] sumout=$sub~1130^MIN~251-25[1] 

.subckt adder a=unconn b=lNOT~364 cin=$sub~1130^MIN~251-25[0] cout=$sub~1130^MIN~251-26[0] sumout=$sub~1130^MIN~251-26[1] 

.subckt adder a=unconn b=lNOT~365 cin=$sub~1130^MIN~251-26[0] cout=$sub~1130^MIN~251-27[0] sumout=$sub~1130^MIN~251-27[1] 

.subckt adder a=unconn b=lNOT~366 cin=$sub~1130^MIN~251-27[0] cout=$sub~1130^MIN~251-28[0] sumout=$sub~1130^MIN~251-28[1] 

.subckt adder a=unconn b=lNOT~367 cin=$sub~1130^MIN~251-28[0] cout=$sub~1130^MIN~251-29[0] sumout=$sub~1130^MIN~251-29[1] 

.subckt adder a=unconn b=lNOT~368 cin=$sub~1130^MIN~251-29[0] cout=$sub~1130^MIN~251-30[0] sumout=$sub~1130^MIN~251-30[1] 

.subckt adder a=unconn b=lNOT~369 cin=$sub~1130^MIN~251-30[0] cout=$sub~1130^MIN~251-31[0] sumout=$sub~1130^MIN~251-31[1] 

.subckt adder a=unconn b=lNOT~370 cin=$sub~1130^MIN~251-31[0] cout=$sub~1130^MIN~251-32~dummy_output~32~0 \
 sumout=$sub~1130^MIN~251-32[1] 

.subckt adder a=gnd b=lNOT~275 cin=$sub~1128^MIN~253-0[0] cout=$sub~1128^MIN~253-1[0] sumout=$sub~1128^MIN~253-1[1] 

.subckt adder a=vcc b=lNOT~276 cin=$sub~1128^MIN~253-1[0] cout=$sub~1128^MIN~253-2[0] sumout=$sub~1128^MIN~253-2[1] 

.subckt adder a=vcc b=lNOT~277 cin=$sub~1128^MIN~253-2[0] cout=$sub~1128^MIN~253-3[0] sumout=$sub~1128^MIN~253-3[1] 

.subckt adder a=unconn b=lNOT~278 cin=$sub~1128^MIN~253-3[0] cout=$sub~1128^MIN~253-4[0] sumout=$sub~1128^MIN~253-4[1] 

.subckt adder a=unconn b=lNOT~279 cin=$sub~1128^MIN~253-4[0] cout=$sub~1128^MIN~253-5[0] sumout=$sub~1128^MIN~253-5[1] 

.subckt adder a=unconn b=lNOT~280 cin=$sub~1128^MIN~253-5[0] cout=$sub~1128^MIN~253-6[0] sumout=$sub~1128^MIN~253-6[1] 

.subckt adder a=unconn b=lNOT~281 cin=$sub~1128^MIN~253-6[0] cout=$sub~1128^MIN~253-7[0] sumout=$sub~1128^MIN~253-7[1] 

.subckt adder a=unconn b=lNOT~282 cin=$sub~1128^MIN~253-7[0] cout=$sub~1128^MIN~253-8[0] sumout=$sub~1128^MIN~253-8[1] 

.subckt adder a=unconn b=lNOT~283 cin=$sub~1128^MIN~253-8[0] cout=$sub~1128^MIN~253-9[0] sumout=$sub~1128^MIN~253-9[1] 

.subckt adder a=unconn b=lNOT~284 cin=$sub~1128^MIN~253-9[0] cout=$sub~1128^MIN~253-10[0] sumout=$sub~1128^MIN~253-10[1] 

.subckt adder a=unconn b=lNOT~285 cin=$sub~1128^MIN~253-10[0] cout=$sub~1128^MIN~253-11[0] sumout=$sub~1128^MIN~253-11[1] 

.subckt adder a=unconn b=lNOT~286 cin=$sub~1128^MIN~253-11[0] cout=$sub~1128^MIN~253-12[0] sumout=$sub~1128^MIN~253-12[1] 

.subckt adder a=unconn b=lNOT~287 cin=$sub~1128^MIN~253-12[0] cout=$sub~1128^MIN~253-13[0] sumout=$sub~1128^MIN~253-13[1] 

.subckt adder a=unconn b=lNOT~288 cin=$sub~1128^MIN~253-13[0] cout=$sub~1128^MIN~253-14[0] sumout=$sub~1128^MIN~253-14[1] 

.subckt adder a=unconn b=lNOT~289 cin=$sub~1128^MIN~253-14[0] cout=$sub~1128^MIN~253-15[0] sumout=$sub~1128^MIN~253-15[1] 

.subckt adder a=unconn b=lNOT~290 cin=$sub~1128^MIN~253-15[0] cout=$sub~1128^MIN~253-16[0] sumout=$sub~1128^MIN~253-16[1] 

.subckt adder a=unconn b=lNOT~291 cin=$sub~1128^MIN~253-16[0] cout=$sub~1128^MIN~253-17[0] sumout=$sub~1128^MIN~253-17[1] 

.subckt adder a=unconn b=lNOT~292 cin=$sub~1128^MIN~253-17[0] cout=$sub~1128^MIN~253-18[0] sumout=$sub~1128^MIN~253-18[1] 

.subckt adder a=unconn b=lNOT~293 cin=$sub~1128^MIN~253-18[0] cout=$sub~1128^MIN~253-19[0] sumout=$sub~1128^MIN~253-19[1] 

.subckt adder a=unconn b=lNOT~294 cin=$sub~1128^MIN~253-19[0] cout=$sub~1128^MIN~253-20[0] sumout=$sub~1128^MIN~253-20[1] 

.subckt adder a=unconn b=lNOT~295 cin=$sub~1128^MIN~253-20[0] cout=$sub~1128^MIN~253-21[0] sumout=$sub~1128^MIN~253-21[1] 

.subckt adder a=unconn b=lNOT~296 cin=$sub~1128^MIN~253-21[0] cout=$sub~1128^MIN~253-22[0] sumout=$sub~1128^MIN~253-22[1] 

.subckt adder a=unconn b=lNOT~297 cin=$sub~1128^MIN~253-22[0] cout=$sub~1128^MIN~253-23[0] sumout=$sub~1128^MIN~253-23[1] 

.subckt adder a=unconn b=lNOT~298 cin=$sub~1128^MIN~253-23[0] cout=$sub~1128^MIN~253-24[0] sumout=$sub~1128^MIN~253-24[1] 

.subckt adder a=unconn b=lNOT~299 cin=$sub~1128^MIN~253-24[0] cout=$sub~1128^MIN~253-25[0] sumout=$sub~1128^MIN~253-25[1] 

.subckt adder a=unconn b=lNOT~300 cin=$sub~1128^MIN~253-25[0] cout=$sub~1128^MIN~253-26[0] sumout=$sub~1128^MIN~253-26[1] 

.subckt adder a=unconn b=lNOT~301 cin=$sub~1128^MIN~253-26[0] cout=$sub~1128^MIN~253-27[0] sumout=$sub~1128^MIN~253-27[1] 

.subckt adder a=unconn b=lNOT~302 cin=$sub~1128^MIN~253-27[0] cout=$sub~1128^MIN~253-28[0] sumout=$sub~1128^MIN~253-28[1] 

.subckt adder a=unconn b=lNOT~303 cin=$sub~1128^MIN~253-28[0] cout=$sub~1128^MIN~253-29[0] sumout=$sub~1128^MIN~253-29[1] 

.subckt adder a=unconn b=lNOT~304 cin=$sub~1128^MIN~253-29[0] cout=$sub~1128^MIN~253-30[0] sumout=$sub~1128^MIN~253-30[1] 

.subckt adder a=unconn b=lNOT~305 cin=$sub~1128^MIN~253-30[0] cout=$sub~1128^MIN~253-31[0] sumout=$sub~1128^MIN~253-31[1] 

.subckt adder a=unconn b=lNOT~306 cin=$sub~1128^MIN~253-31[0] cout=$sub~1128^MIN~253-32~dummy_output~32~0 \
 sumout=$sub~1128^MIN~253-32[1] 

.subckt adder a=gnd b=lNOT~276 cin=$sub~1129^MIN~254-1[0] cout=$sub~1129^MIN~254-2[0] sumout=$sub~1129^MIN~254-2[1] 

.subckt adder a=gnd b=lNOT~277 cin=$sub~1129^MIN~254-2[0] cout=$sub~1129^MIN~254-3[0] sumout=$sub~1129^MIN~254-3[1] 

.subckt adder a=vcc b=lNOT~278 cin=$sub~1129^MIN~254-3[0] cout=$sub~1129^MIN~254-4[0] sumout=$sub~1129^MIN~254-4[1] 

.subckt adder a=unconn b=lNOT~279 cin=$sub~1129^MIN~254-4[0] cout=$sub~1129^MIN~254-5[0] sumout=$sub~1129^MIN~254-5[1] 

.subckt adder a=unconn b=lNOT~280 cin=$sub~1129^MIN~254-5[0] cout=$sub~1129^MIN~254-6[0] sumout=$sub~1129^MIN~254-6[1] 

.subckt adder a=unconn b=lNOT~281 cin=$sub~1129^MIN~254-6[0] cout=$sub~1129^MIN~254-7[0] sumout=$sub~1129^MIN~254-7[1] 

.subckt adder a=unconn b=lNOT~282 cin=$sub~1129^MIN~254-7[0] cout=$sub~1129^MIN~254-8[0] sumout=$sub~1129^MIN~254-8[1] 

.subckt adder a=unconn b=lNOT~283 cin=$sub~1129^MIN~254-8[0] cout=$sub~1129^MIN~254-9[0] sumout=$sub~1129^MIN~254-9[1] 

.subckt adder a=unconn b=lNOT~284 cin=$sub~1129^MIN~254-9[0] cout=$sub~1129^MIN~254-10[0] sumout=$sub~1129^MIN~254-10[1] 

.subckt adder a=unconn b=lNOT~285 cin=$sub~1129^MIN~254-10[0] cout=$sub~1129^MIN~254-11[0] sumout=$sub~1129^MIN~254-11[1] 

.subckt adder a=unconn b=lNOT~286 cin=$sub~1129^MIN~254-11[0] cout=$sub~1129^MIN~254-12[0] sumout=$sub~1129^MIN~254-12[1] 

.subckt adder a=unconn b=lNOT~287 cin=$sub~1129^MIN~254-12[0] cout=$sub~1129^MIN~254-13[0] sumout=$sub~1129^MIN~254-13[1] 

.subckt adder a=unconn b=lNOT~288 cin=$sub~1129^MIN~254-13[0] cout=$sub~1129^MIN~254-14[0] sumout=$sub~1129^MIN~254-14[1] 

.subckt adder a=unconn b=lNOT~289 cin=$sub~1129^MIN~254-14[0] cout=$sub~1129^MIN~254-15[0] sumout=$sub~1129^MIN~254-15[1] 

.subckt adder a=unconn b=lNOT~290 cin=$sub~1129^MIN~254-15[0] cout=$sub~1129^MIN~254-16[0] sumout=$sub~1129^MIN~254-16[1] 

.subckt adder a=unconn b=lNOT~291 cin=$sub~1129^MIN~254-16[0] cout=$sub~1129^MIN~254-17[0] sumout=$sub~1129^MIN~254-17[1] 

.subckt adder a=unconn b=lNOT~292 cin=$sub~1129^MIN~254-17[0] cout=$sub~1129^MIN~254-18[0] sumout=$sub~1129^MIN~254-18[1] 

.subckt adder a=unconn b=lNOT~293 cin=$sub~1129^MIN~254-18[0] cout=$sub~1129^MIN~254-19[0] sumout=$sub~1129^MIN~254-19[1] 

.subckt adder a=unconn b=lNOT~294 cin=$sub~1129^MIN~254-19[0] cout=$sub~1129^MIN~254-20[0] sumout=$sub~1129^MIN~254-20[1] 

.subckt adder a=unconn b=lNOT~295 cin=$sub~1129^MIN~254-20[0] cout=$sub~1129^MIN~254-21[0] sumout=$sub~1129^MIN~254-21[1] 

.subckt adder a=unconn b=lNOT~296 cin=$sub~1129^MIN~254-21[0] cout=$sub~1129^MIN~254-22[0] sumout=$sub~1129^MIN~254-22[1] 

.subckt adder a=unconn b=lNOT~297 cin=$sub~1129^MIN~254-22[0] cout=$sub~1129^MIN~254-23[0] sumout=$sub~1129^MIN~254-23[1] 

.subckt adder a=unconn b=lNOT~298 cin=$sub~1129^MIN~254-23[0] cout=$sub~1129^MIN~254-24[0] sumout=$sub~1129^MIN~254-24[1] 

.subckt adder a=unconn b=lNOT~299 cin=$sub~1129^MIN~254-24[0] cout=$sub~1129^MIN~254-25[0] sumout=$sub~1129^MIN~254-25[1] 

.subckt adder a=unconn b=lNOT~300 cin=$sub~1129^MIN~254-25[0] cout=$sub~1129^MIN~254-26[0] sumout=$sub~1129^MIN~254-26[1] 

.subckt adder a=unconn b=lNOT~301 cin=$sub~1129^MIN~254-26[0] cout=$sub~1129^MIN~254-27[0] sumout=$sub~1129^MIN~254-27[1] 

.subckt adder a=unconn b=lNOT~302 cin=$sub~1129^MIN~254-27[0] cout=$sub~1129^MIN~254-28[0] sumout=$sub~1129^MIN~254-28[1] 

.subckt adder a=unconn b=lNOT~303 cin=$sub~1129^MIN~254-28[0] cout=$sub~1129^MIN~254-29[0] sumout=$sub~1129^MIN~254-29[1] 

.subckt adder a=unconn b=lNOT~304 cin=$sub~1129^MIN~254-29[0] cout=$sub~1129^MIN~254-30[0] sumout=$sub~1129^MIN~254-30[1] 

.subckt adder a=unconn b=lNOT~305 cin=$sub~1129^MIN~254-30[0] cout=$sub~1129^MIN~254-31[0] sumout=$sub~1129^MIN~254-31[1] 

.subckt adder a=unconn b=lNOT~306 cin=$sub~1129^MIN~254-31[0] cout=$sub~1129^MIN~254-32~dummy_output~32~0 \
 sumout=$sub~1129^MIN~254-32[1] 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~32^ADD~4-0[0] sumout=$add~32^ADD~4-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~73^ADD~5-0[0] sumout=$add~73^ADD~5-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~71^ADD~11-0[0] sumout=$add~71^ADD~11-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~80^ADD~13-0[0] sumout=$add~80^ADD~13-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~70^ADD~14-0[0] sumout=$add~70^ADD~14-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~68^ADD~16-0[0] sumout=$add~68^ADD~16-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~69^ADD~17-0[0] sumout=$add~69^ADD~17-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~66^ADD~18-0[0] sumout=$add~66^ADD~18-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~67^ADD~19-0[0] sumout=$add~67^ADD~19-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~76^ADD~20-0[0] sumout=$add~76^ADD~20-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~75^ADD~21-0[0] sumout=$add~75^ADD~21-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~65^ADD~22-0[0] sumout=$add~65^ADD~22-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~74^ADD~23-0[0] sumout=$add~74^ADD~23-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~60^ADD~24-0[0] sumout=$add~60^ADD~24-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~56^ADD~25-0[0] sumout=$add~56^ADD~25-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~64^ADD~26-0[0] sumout=$add~64^ADD~26-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~55^ADD~27-0[0] sumout=$add~55^ADD~27-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~59^ADD~28-0[0] sumout=$add~59^ADD~28-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~57^ADD~29-0[0] sumout=$add~57^ADD~29-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~58^ADD~30-0[0] sumout=$add~58^ADD~30-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~54^ADD~31-0[0] sumout=$add~54^ADD~31-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~63^ADD~32-0[0] sumout=$add~63^ADD~32-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~61^ADD~33-0[0] sumout=$add~61^ADD~33-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~62^ADD~34-0[0] sumout=$add~62^ADD~34-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~53^ADD~35-0[0] sumout=$add~53^ADD~35-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~51^ADD~36-0[0] sumout=$add~51^ADD~36-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~52^ADD~37-0[0] sumout=$add~52^ADD~37-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~72^ADD~38-0[0] sumout=$add~72^ADD~38-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~37^ADD~39-0[0] sumout=$add~37^ADD~39-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~38^ADD~40-0[0] sumout=$add~38^ADD~40-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~40^ADD~41-0[0] sumout=$add~40^ADD~41-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~36^ADD~42-0[0] sumout=$add~36^ADD~42-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~35^ADD~43-0[0] sumout=$add~35^ADD~43-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~39^ADD~44-0[0] sumout=$add~39^ADD~44-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~46^ADD~45-0[0] sumout=$add~46^ADD~45-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~42^ADD~46-0[0] sumout=$add~42^ADD~46-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~50^ADD~47-0[0] sumout=$add~50^ADD~47-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~41^ADD~48-0[0] sumout=$add~41^ADD~48-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~45^ADD~49-0[0] sumout=$add~45^ADD~49-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~44^ADD~50-0[0] sumout=$add~44^ADD~50-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~43^ADD~51-0[0] sumout=$add~43^ADD~51-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~34^ADD~52-0[0] sumout=$add~34^ADD~52-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~49^ADD~53-0[0] sumout=$add~49^ADD~53-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~48^ADD~54-0[0] sumout=$add~48^ADD~54-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~47^ADD~55-0[0] sumout=$add~47^ADD~55-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~77^ADD~56-0[0] sumout=$add~77^ADD~56-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~78^ADD~58-0[0] sumout=$add~78^ADD~58-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~79^ADD~59-0[0] sumout=$add~79^ADD~59-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~8^ADD~60-0[0] sumout=$add~8^ADD~60-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~9^ADD~61-0[0] sumout=$add~9^ADD~61-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~397^ADD~67-0[0] sumout=$add~397^ADD~67-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~438^ADD~68-0[0] sumout=$add~438^ADD~68-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~436^ADD~74-0[0] sumout=$add~436^ADD~74-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~445^ADD~76-0[0] sumout=$add~445^ADD~76-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~435^ADD~77-0[0] sumout=$add~435^ADD~77-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~433^ADD~79-0[0] sumout=$add~433^ADD~79-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~434^ADD~80-0[0] sumout=$add~434^ADD~80-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~431^ADD~81-0[0] sumout=$add~431^ADD~81-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~432^ADD~82-0[0] sumout=$add~432^ADD~82-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~441^ADD~83-0[0] sumout=$add~441^ADD~83-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~440^ADD~84-0[0] sumout=$add~440^ADD~84-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~430^ADD~85-0[0] sumout=$add~430^ADD~85-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~439^ADD~86-0[0] sumout=$add~439^ADD~86-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~425^ADD~87-0[0] sumout=$add~425^ADD~87-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~421^ADD~88-0[0] sumout=$add~421^ADD~88-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~429^ADD~89-0[0] sumout=$add~429^ADD~89-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~420^ADD~90-0[0] sumout=$add~420^ADD~90-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~424^ADD~91-0[0] sumout=$add~424^ADD~91-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~422^ADD~92-0[0] sumout=$add~422^ADD~92-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~423^ADD~93-0[0] sumout=$add~423^ADD~93-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~419^ADD~94-0[0] sumout=$add~419^ADD~94-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~428^ADD~95-0[0] sumout=$add~428^ADD~95-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~426^ADD~96-0[0] sumout=$add~426^ADD~96-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~427^ADD~97-0[0] sumout=$add~427^ADD~97-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~418^ADD~98-0[0] sumout=$add~418^ADD~98-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~416^ADD~99-0[0] sumout=$add~416^ADD~99-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~417^ADD~100-0[0] sumout=$add~417^ADD~100-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~437^ADD~101-0[0] sumout=$add~437^ADD~101-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~402^ADD~102-0[0] sumout=$add~402^ADD~102-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~403^ADD~103-0[0] sumout=$add~403^ADD~103-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~405^ADD~104-0[0] sumout=$add~405^ADD~104-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~401^ADD~105-0[0] sumout=$add~401^ADD~105-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~400^ADD~106-0[0] sumout=$add~400^ADD~106-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~404^ADD~107-0[0] sumout=$add~404^ADD~107-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~411^ADD~108-0[0] sumout=$add~411^ADD~108-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~407^ADD~109-0[0] sumout=$add~407^ADD~109-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~415^ADD~110-0[0] sumout=$add~415^ADD~110-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~406^ADD~111-0[0] sumout=$add~406^ADD~111-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~410^ADD~112-0[0] sumout=$add~410^ADD~112-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~409^ADD~113-0[0] sumout=$add~409^ADD~113-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~408^ADD~114-0[0] sumout=$add~408^ADD~114-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~399^ADD~115-0[0] sumout=$add~399^ADD~115-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~414^ADD~116-0[0] sumout=$add~414^ADD~116-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~413^ADD~117-0[0] sumout=$add~413^ADD~117-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~412^ADD~118-0[0] sumout=$add~412^ADD~118-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~442^ADD~119-0[0] sumout=$add~442^ADD~119-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~443^ADD~121-0[0] sumout=$add~443^ADD~121-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~444^ADD~122-0[0] sumout=$add~444^ADD~122-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~373^ADD~123-0[0] sumout=$add~373^ADD~123-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~374^ADD~124-0[0] sumout=$add~374^ADD~124-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~762^ADD~130-0[0] sumout=$add~762^ADD~130-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~803^ADD~131-0[0] sumout=$add~803^ADD~131-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~801^ADD~137-0[0] sumout=$add~801^ADD~137-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~810^ADD~139-0[0] sumout=$add~810^ADD~139-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~800^ADD~140-0[0] sumout=$add~800^ADD~140-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~798^ADD~142-0[0] sumout=$add~798^ADD~142-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~799^ADD~143-0[0] sumout=$add~799^ADD~143-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~796^ADD~144-0[0] sumout=$add~796^ADD~144-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~797^ADD~145-0[0] sumout=$add~797^ADD~145-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~806^ADD~146-0[0] sumout=$add~806^ADD~146-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~805^ADD~147-0[0] sumout=$add~805^ADD~147-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~795^ADD~148-0[0] sumout=$add~795^ADD~148-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~804^ADD~149-0[0] sumout=$add~804^ADD~149-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~790^ADD~150-0[0] sumout=$add~790^ADD~150-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~786^ADD~151-0[0] sumout=$add~786^ADD~151-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~794^ADD~152-0[0] sumout=$add~794^ADD~152-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~785^ADD~153-0[0] sumout=$add~785^ADD~153-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~789^ADD~154-0[0] sumout=$add~789^ADD~154-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~787^ADD~155-0[0] sumout=$add~787^ADD~155-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~788^ADD~156-0[0] sumout=$add~788^ADD~156-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~784^ADD~157-0[0] sumout=$add~784^ADD~157-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~793^ADD~158-0[0] sumout=$add~793^ADD~158-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~791^ADD~159-0[0] sumout=$add~791^ADD~159-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~792^ADD~160-0[0] sumout=$add~792^ADD~160-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~783^ADD~161-0[0] sumout=$add~783^ADD~161-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~781^ADD~162-0[0] sumout=$add~781^ADD~162-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~782^ADD~163-0[0] sumout=$add~782^ADD~163-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~802^ADD~164-0[0] sumout=$add~802^ADD~164-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~767^ADD~165-0[0] sumout=$add~767^ADD~165-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~768^ADD~166-0[0] sumout=$add~768^ADD~166-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~770^ADD~167-0[0] sumout=$add~770^ADD~167-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~766^ADD~168-0[0] sumout=$add~766^ADD~168-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~765^ADD~169-0[0] sumout=$add~765^ADD~169-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~769^ADD~170-0[0] sumout=$add~769^ADD~170-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~776^ADD~171-0[0] sumout=$add~776^ADD~171-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~772^ADD~172-0[0] sumout=$add~772^ADD~172-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~780^ADD~173-0[0] sumout=$add~780^ADD~173-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~771^ADD~174-0[0] sumout=$add~771^ADD~174-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~775^ADD~175-0[0] sumout=$add~775^ADD~175-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~774^ADD~176-0[0] sumout=$add~774^ADD~176-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~773^ADD~177-0[0] sumout=$add~773^ADD~177-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~764^ADD~178-0[0] sumout=$add~764^ADD~178-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~779^ADD~179-0[0] sumout=$add~779^ADD~179-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~778^ADD~180-0[0] sumout=$add~778^ADD~180-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~777^ADD~181-0[0] sumout=$add~777^ADD~181-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~807^ADD~182-0[0] sumout=$add~807^ADD~182-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~808^ADD~184-0[0] sumout=$add~808^ADD~184-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~809^ADD~185-0[0] sumout=$add~809^ADD~185-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~738^ADD~186-0[0] sumout=$add~738^ADD~186-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~739^ADD~187-0[0] sumout=$add~739^ADD~187-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1131^ADD~193-0[0] sumout=$add~1131^ADD~193-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1172^ADD~194-0[0] sumout=$add~1172^ADD~194-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1170^ADD~200-0[0] sumout=$add~1170^ADD~200-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1179^ADD~202-0[0] sumout=$add~1179^ADD~202-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1169^ADD~203-0[0] sumout=$add~1169^ADD~203-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1167^ADD~205-0[0] sumout=$add~1167^ADD~205-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1168^ADD~206-0[0] sumout=$add~1168^ADD~206-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1165^ADD~207-0[0] sumout=$add~1165^ADD~207-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1166^ADD~208-0[0] sumout=$add~1166^ADD~208-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1175^ADD~209-0[0] sumout=$add~1175^ADD~209-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1174^ADD~210-0[0] sumout=$add~1174^ADD~210-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1164^ADD~211-0[0] sumout=$add~1164^ADD~211-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1173^ADD~212-0[0] sumout=$add~1173^ADD~212-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1159^ADD~213-0[0] sumout=$add~1159^ADD~213-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1155^ADD~214-0[0] sumout=$add~1155^ADD~214-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1163^ADD~215-0[0] sumout=$add~1163^ADD~215-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1154^ADD~216-0[0] sumout=$add~1154^ADD~216-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1158^ADD~217-0[0] sumout=$add~1158^ADD~217-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1156^ADD~218-0[0] sumout=$add~1156^ADD~218-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1157^ADD~219-0[0] sumout=$add~1157^ADD~219-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1153^ADD~220-0[0] sumout=$add~1153^ADD~220-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1162^ADD~221-0[0] sumout=$add~1162^ADD~221-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1160^ADD~222-0[0] sumout=$add~1160^ADD~222-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1161^ADD~223-0[0] sumout=$add~1161^ADD~223-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1152^ADD~224-0[0] sumout=$add~1152^ADD~224-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1150^ADD~225-0[0] sumout=$add~1150^ADD~225-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1151^ADD~226-0[0] sumout=$add~1151^ADD~226-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1171^ADD~227-0[0] sumout=$add~1171^ADD~227-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1136^ADD~228-0[0] sumout=$add~1136^ADD~228-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1137^ADD~229-0[0] sumout=$add~1137^ADD~229-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1139^ADD~230-0[0] sumout=$add~1139^ADD~230-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1135^ADD~231-0[0] sumout=$add~1135^ADD~231-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1134^ADD~232-0[0] sumout=$add~1134^ADD~232-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1138^ADD~233-0[0] sumout=$add~1138^ADD~233-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1145^ADD~234-0[0] sumout=$add~1145^ADD~234-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1141^ADD~235-0[0] sumout=$add~1141^ADD~235-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1149^ADD~236-0[0] sumout=$add~1149^ADD~236-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1140^ADD~237-0[0] sumout=$add~1140^ADD~237-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1144^ADD~238-0[0] sumout=$add~1144^ADD~238-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1143^ADD~239-0[0] sumout=$add~1143^ADD~239-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1142^ADD~240-0[0] sumout=$add~1142^ADD~240-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1133^ADD~241-0[0] sumout=$add~1133^ADD~241-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1148^ADD~242-0[0] sumout=$add~1148^ADD~242-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1147^ADD~243-0[0] sumout=$add~1147^ADD~243-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1146^ADD~244-0[0] sumout=$add~1146^ADD~244-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1176^ADD~245-0[0] sumout=$add~1176^ADD~245-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1177^ADD~247-0[0] sumout=$add~1177^ADD~247-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1178^ADD~248-0[0] sumout=$add~1178^ADD~248-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1103^ADD~249-0[0] sumout=$add~1103^ADD~249-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1104^ADD~250-0[0] sumout=$add~1104^ADD~250-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=gnd cout=$add~1105^ADD~252-0[0] sumout=$add~1105^ADD~252-0~dummy_output~0~1 

.subckt adder a=stage~0 b=vcc cin=$add~1105^ADD~252-0[0] cout=$add~1105^ADD~252-1[0] sumout=$add~1105^ADD~252-1[1] 

.subckt adder a=vcc b=gnd cin=unconn cout=$mul~370-add1-0[0] sumout=$mul~370-add1-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=unconn cout=$mul~370-add0-0[0] sumout=$mul~370-add0-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=unconn cout=$mul~735-add1-0[0] sumout=$mul~735-add1-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=unconn cout=$mul~735-add0-0[0] sumout=$mul~735-add0-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=unconn cout=$mul~1100-add1-0[0] sumout=$mul~1100-add1-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=unconn cout=$mul~1100-add0-0[0] sumout=$mul~1100-add0-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=unconn cout=$mul~1469-add1-0[0] sumout=$mul~1469-add1-0~dummy_output~0~1 

.subckt adder a=vcc b=gnd cin=unconn cout=$mul~1469-add0-0[0] sumout=$mul~1469-add0-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1129^MIN~254-0[0] sumout=$sub~1129^MIN~254-0~dummy_output~0~1 

.subckt adder a=vcc b=lNOT~275 cin=$sub~1129^MIN~254-0[0] cout=$sub~1129^MIN~254-1[0] sumout=$sub~1129^MIN~254-1[1] 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1128^MIN~253-0[0] sumout=$sub~1128^MIN~253-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1130^MIN~251-0[0] sumout=$sub~1130^MIN~251-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1457^MIN~204-0[0] sumout=$sub~1457^MIN~204-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1459^MIN~201-0[0] sumout=$sub~1459^MIN~201-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1458^MIN~199-0[0] sumout=$sub~1458^MIN~199-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1456^MIN~196^MIN~197-0[0] sumout=$sub~1456^MIN~196^MIN~197-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~761^MIN~188-0[0] sumout=$sub~761^MIN~188-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1088^MIN~141-0[0] sumout=$sub~1088^MIN~141-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1090^MIN~138-0[0] sumout=$sub~1090^MIN~138-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1089^MIN~136-0[0] sumout=$sub~1089^MIN~136-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~1087^MIN~133^MIN~134-0[0] sumout=$sub~1087^MIN~133^MIN~134-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~396^MIN~125-0[0] sumout=$sub~396^MIN~125-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~723^MIN~78-0[0] sumout=$sub~723^MIN~78-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~725^MIN~75-0[0] sumout=$sub~725^MIN~75-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~724^MIN~73-0[0] sumout=$sub~724^MIN~73-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~722^MIN~70^MIN~71-0[0] sumout=$sub~722^MIN~70^MIN~71-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~31^MIN~62-0[0] sumout=$sub~31^MIN~62-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~358^MIN~15-0[0] sumout=$sub~358^MIN~15-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~360^MIN~12-0[0] sumout=$sub~360^MIN~12-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~359^MIN~10-0[0] sumout=$sub~359^MIN~10-0~dummy_output~0~1 

.subckt adder a=gnd b=vcc cin=unconn cout=$sub~357^MIN~7^MIN~8-0[0] sumout=$sub~357^MIN~7^MIN~8-0~dummy_output~0~1 

.latch $auto$rtlil.cc:3203:MuxGate$27999 $dffe~139^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28001 $dffe~139^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28003 $dffe~139^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28005 $dffe~139^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28007 $dffe~139^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28009 $dffe~139^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28011 $dffe~138^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28013 $dffe~138^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28015 $dffe~138^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28017 $dffe~138^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28019 $dffe~138^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28021 $dffe~138^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28023 $dffe~134^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28025 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28027 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28029 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28031 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28033 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28035 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28037 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28039 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28041 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28043 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28045 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28047 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28049 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28051 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28053 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28055 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28057 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28059 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28061 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28063 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28065 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28067 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28069 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28071 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28073 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28075 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28077 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28079 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28081 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28083 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28085 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28087 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28089 $dffe~529^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28091 $dffe~529^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28093 $dffe~529^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28095 $dffe~529^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28097 $dffe~529^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28099 $dffe~529^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28101 $dffe~529^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28103 $dffe~529^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28105 $dffe~529^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28107 $dffe~529^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28109 $dffe~529^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28111 $dffe~529^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28113 $dffe~529^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28115 $dffe~529^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28117 $dffe~529^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28119 $dffe~529^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28121 $dffe~529^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28123 $dffe~529^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28125 $dffe~529^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28127 $dffe~529^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28129 $dffe~529^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28131 $dffe~529^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28133 $dffe~529^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28135 $dffe~529^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28137 $dffe~529^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28139 $dffe~529^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28141 $dffe~529^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28143 $dffe~529^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28145 $dffe~529^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28147 $dffe~529^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28149 $dffe~529^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28151 $dffe~529^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28153 $dffe~519^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28155 $dffe~519^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28157 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28159 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[32] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28161 $dffe~18^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28163 $auto$hard_block.cc:122:cell_hard_block$3324.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28165 $auto$hard_block.cc:122:cell_hard_block$3324.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28167 $auto$hard_block.cc:122:cell_hard_block$3324.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28169 $auto$hard_block.cc:122:cell_hard_block$3324.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28171 $auto$hard_block.cc:122:cell_hard_block$3324.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28173 $auto$hard_block.cc:122:cell_hard_block$3324.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28175 $auto$hard_block.cc:122:cell_hard_block$3324.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28179 $auto$hard_block.cc:122:cell_hard_block$3317.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28183 $auto$hard_block.cc:122:cell_hard_block$3317.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28187 $auto$hard_block.cc:122:cell_hard_block$3317.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28191 $auto$hard_block.cc:122:cell_hard_block$3317.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28195 $auto$hard_block.cc:122:cell_hard_block$3317.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28199 $auto$hard_block.cc:122:cell_hard_block$3317.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28203 $auto$hard_block.cc:122:cell_hard_block$3317.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28207 $sdffe~277^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28211 $sdffe~288^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28215 $sdffe~285^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28219 $sdffe~284^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28223 $sdffe~283^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28227 $sdffe~282^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28231 $sdffe~281^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28235 $sdffe~280^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28239 $sdffe~279^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28243 $sdffe~286^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28247 $sdffe~287^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28251 $sdffe~278^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28253 $dffe~260^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28255 $dffe~260^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28257 $dffe~260^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28259 $dffe~260^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28261 $dffe~260^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28263 $dffe~260^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28265 $dffe~259^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28267 $dffe~259^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28269 $dffe~259^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28271 $dffe~259^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28273 $dffe~259^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28275 $dffe~259^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28277 $dffe~258^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28279 $dffe~258^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28281 $dffe~258^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28283 $dffe~258^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28285 $dffe~258^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28287 $dffe~258^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28289 $dffe~257^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28291 $dffe~257^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28293 $dffe~257^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28295 $dffe~257^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28297 $dffe~257^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28299 $dffe~257^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28301 $dffe~256^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28303 $dffe~256^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28305 $dffe~256^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28307 $dffe~256^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28309 $dffe~256^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28311 $dffe~256^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28313 $dffe~255^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28315 $dffe~255^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28317 $dffe~255^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28319 $dffe~255^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28321 $dffe~255^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28323 $dffe~255^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28325 $dffe~254^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28327 $dffe~254^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28329 $dffe~254^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28331 $dffe~254^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28333 $dffe~254^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28335 $dffe~254^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28337 $dffe~253^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28339 $dffe~253^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28341 $dffe~253^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28343 $dffe~253^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28345 $dffe~253^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28347 $dffe~253^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28349 $dffe~252^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28351 $dffe~252^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28353 $dffe~252^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28355 $dffe~252^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28357 $dffe~252^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28359 $dffe~252^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28361 $dffe~251^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28363 $dffe~250^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28365 $dffe~249^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28367 $dffe~248^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28369 $dffe~247^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28371 $dffe~246^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28373 $dffe~245^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28375 $dffe~244^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28377 $dffe~243^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28379 $dffe~242^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28381 $dffe~242^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28383 $dffe~242^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28385 $dffe~242^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28387 $dffe~242^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28389 $dffe~242^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28391 $dffe~241^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28393 $dffe~241^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28395 $dffe~241^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28397 $dffe~241^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28399 $dffe~241^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28401 $dffe~241^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28403 $dffe~240^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28405 $dffe~240^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28407 $dffe~240^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28409 $dffe~240^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28411 $dffe~240^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28413 $dffe~240^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28415 $dffe~239^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28417 $dffe~239^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28419 $dffe~239^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28421 $dffe~239^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28423 $dffe~239^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28425 $dffe~239^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28427 $dffe~238^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28429 $dffe~238^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28431 $dffe~238^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28433 $dffe~238^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28435 $dffe~238^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28437 $dffe~238^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28439 $dffe~237^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28441 $dffe~237^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28443 $dffe~237^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28445 $dffe~237^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28447 $dffe~237^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28449 $dffe~237^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28451 $dffe~236^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28453 $dffe~236^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28455 $dffe~236^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28457 $dffe~236^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28459 $dffe~236^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28461 $dffe~236^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28463 $dffe~235^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28465 $dffe~235^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28467 $dffe~235^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28469 $dffe~235^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28471 $dffe~235^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28473 $dffe~235^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28475 $dffe~226^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28477 $dffe~225^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28479 $dffe~224^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28481 $dffe~223^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28483 $dffe~222^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28485 $dffe~221^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28487 $dffe~220^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28489 $dffe~219^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28491 $dffe~218^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28493 $dffe~217^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28495 $dffe~216^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28497 $dffe~215^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28499 $dffe~214^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28501 $dffe~213^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28503 $dffe~212^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28505 $dffe~211^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28507 $dffe~210^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28509 $dffe~209^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28511 $dffe~208^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28513 $dffe~208^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28515 $dffe~208^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28517 $dffe~208^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28519 $dffe~208^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28521 $dffe~208^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28523 $dffe~208^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28525 $dffe~208^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28527 $dffe~208^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28529 $dffe~208^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28531 $dffe~208^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28533 $dffe~208^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28535 $dffe~208^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28537 $dffe~208^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28539 $dffe~208^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28541 $dffe~208^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28543 $dffe~208^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28545 $dffe~208^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28547 $dffe~208^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28549 $dffe~208^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28551 $dffe~208^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28553 $dffe~208^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28555 $dffe~208^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28557 $dffe~208^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28559 $dffe~208^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28561 $dffe~208^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28563 $dffe~208^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28565 $dffe~208^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28567 $dffe~208^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28569 $dffe~208^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28571 $dffe~208^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28573 $dffe~208^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28575 $dffe~207^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28577 $dffe~207^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28579 $dffe~207^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28581 $dffe~207^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28583 $dffe~207^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28585 $dffe~207^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28587 $dffe~207^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28589 $dffe~207^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28591 $dffe~207^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28593 $dffe~207^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28595 $dffe~207^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28597 $dffe~207^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28599 $dffe~207^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28601 $dffe~207^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28603 $dffe~207^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28605 $dffe~207^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28607 $dffe~207^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28609 $dffe~207^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28611 $dffe~207^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28613 $dffe~207^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28615 $dffe~207^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28617 $dffe~207^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28619 $dffe~207^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28621 $dffe~207^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28623 $dffe~207^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28625 $dffe~207^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28627 $dffe~207^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28629 $dffe~207^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28631 $dffe~207^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28633 $dffe~207^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28635 $dffe~207^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28637 $dffe~207^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28639 $dffe~206^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28641 $dffe~206^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28643 $dffe~206^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28645 $dffe~206^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28647 $dffe~206^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28649 $dffe~206^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28651 $dffe~206^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28653 $dffe~206^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28655 $dffe~206^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28657 $dffe~206^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28659 $dffe~206^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28661 $dffe~206^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28663 $dffe~206^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28665 $dffe~206^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28667 $dffe~206^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28669 $dffe~206^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28671 $dffe~206^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28673 $dffe~206^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28675 $dffe~206^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28677 $dffe~206^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28679 $dffe~206^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28681 $dffe~206^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28683 $dffe~206^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28685 $dffe~206^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28687 $dffe~206^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28689 $dffe~206^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28691 $dffe~206^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28693 $dffe~206^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28695 $dffe~206^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28697 $dffe~206^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28699 $dffe~206^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28701 $dffe~206^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28703 $dffe~205^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28705 $dffe~205^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28707 $dffe~205^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28709 $dffe~205^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28711 $dffe~205^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28713 $dffe~205^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28715 $dffe~205^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28717 $dffe~205^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28719 $dffe~205^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28721 $dffe~205^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28723 $dffe~205^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28725 $dffe~205^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28727 $dffe~205^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28729 $dffe~205^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28731 $dffe~205^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28733 $dffe~205^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28735 $dffe~205^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28737 $dffe~205^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28739 $dffe~205^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28741 $dffe~205^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28743 $dffe~205^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28745 $dffe~205^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28747 $dffe~205^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28749 $dffe~205^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28751 $dffe~205^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28753 $dffe~205^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28755 $dffe~205^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28757 $dffe~205^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28759 $dffe~205^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28761 $dffe~205^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28763 $dffe~205^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28765 $dffe~205^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28767 $dffe~204^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28769 $dffe~204^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28771 $dffe~204^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28773 $dffe~204^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28775 $dffe~204^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28777 $dffe~204^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28779 $dffe~204^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28781 $dffe~204^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28783 $dffe~204^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28785 $dffe~204^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28787 $dffe~204^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28789 $dffe~204^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28791 $dffe~204^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28793 $dffe~204^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28795 $dffe~204^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28797 $dffe~204^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28799 $dffe~204^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28801 $dffe~204^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28803 $dffe~204^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28805 $dffe~204^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28807 $dffe~204^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28809 $dffe~204^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28811 $dffe~204^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28813 $dffe~204^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28815 $dffe~204^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28817 $dffe~204^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28819 $dffe~204^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28821 $dffe~204^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28823 $dffe~204^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28825 $dffe~204^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28827 $dffe~204^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28829 $dffe~204^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28831 $dffe~203^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28833 $dffe~203^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28835 $dffe~203^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28837 $dffe~203^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28839 $dffe~203^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28841 $dffe~203^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28843 $dffe~203^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28845 $dffe~203^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28847 $dffe~203^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28849 $dffe~203^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28851 $dffe~203^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28853 $dffe~203^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28855 $dffe~203^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28857 $dffe~203^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28859 $dffe~203^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28861 $dffe~203^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28863 $dffe~203^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28865 $dffe~203^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28867 $dffe~203^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28869 $dffe~203^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28871 $dffe~203^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28873 $dffe~203^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28875 $dffe~203^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28877 $dffe~203^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28879 $dffe~203^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28881 $dffe~203^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28883 $dffe~203^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28885 $dffe~203^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28887 $dffe~203^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28889 $dffe~203^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28891 $dffe~203^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28893 $dffe~203^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28895 $dffe~202^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28897 $dffe~202^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28899 $dffe~202^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28901 $dffe~202^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28903 $dffe~202^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28905 $dffe~202^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28907 $dffe~202^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28909 $dffe~202^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28911 $dffe~202^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28913 $dffe~202^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28915 $dffe~202^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28917 $dffe~202^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28919 $dffe~202^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28921 $dffe~202^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28923 $dffe~202^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28925 $dffe~202^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28927 $dffe~202^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28929 $dffe~202^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28931 $dffe~202^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28933 $dffe~202^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28935 $dffe~202^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28937 $dffe~202^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28939 $dffe~202^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28941 $dffe~202^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28943 $dffe~202^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28945 $dffe~202^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28947 $dffe~202^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28949 $dffe~202^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28951 $dffe~202^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28953 $dffe~202^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28955 $dffe~202^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28957 $dffe~202^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28959 $dffe~201^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28961 $dffe~201^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28963 $dffe~201^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28965 $dffe~201^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28967 $dffe~201^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28969 $dffe~201^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28971 $dffe~201^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28973 $dffe~201^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28975 $dffe~201^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28977 $dffe~201^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28979 $dffe~201^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28981 $dffe~201^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28983 $dffe~201^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28985 $dffe~201^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28987 $dffe~201^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28989 $dffe~201^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28991 $dffe~201^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28993 $dffe~201^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28995 $dffe~201^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28997 $dffe~201^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$28999 $dffe~201^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29001 $dffe~201^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29003 $dffe~201^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29005 $dffe~201^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29007 $dffe~201^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29009 $dffe~201^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29011 $dffe~201^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29013 $dffe~201^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29015 $dffe~201^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29017 $dffe~201^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29019 $dffe~201^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29021 $dffe~201^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29023 $dffe~200^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29025 $dffe~200^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29027 $dffe~200^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29029 $dffe~200^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29031 $dffe~200^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29033 $dffe~200^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29035 $dffe~200^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29037 $dffe~200^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29039 $dffe~200^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29041 $dffe~200^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29043 $dffe~200^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29045 $dffe~200^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29047 $dffe~200^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29049 $dffe~200^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29051 $dffe~200^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29053 $dffe~200^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29055 $dffe~200^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29057 $dffe~200^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29059 $dffe~200^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29061 $dffe~200^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29063 $dffe~200^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29065 $dffe~200^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29067 $dffe~200^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29069 $dffe~200^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29071 $dffe~200^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29073 $dffe~200^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29075 $dffe~200^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29077 $dffe~200^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29079 $dffe~200^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29081 $dffe~200^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29083 $dffe~200^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29085 $dffe~200^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29087 $dffe~514^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29089 $dffe~514^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29091 $dffe~514^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29093 $dffe~514^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29095 $dffe~514^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29097 $dffe~514^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29099 $dffe~514^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29101 $dffe~514^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29103 $dffe~514^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29105 $dffe~514^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29107 $dffe~514^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29109 $dffe~514^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29111 $dffe~514^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29113 $dffe~514^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29115 $dffe~514^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29117 $dffe~514^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29119 $dffe~514^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29121 $dffe~514^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29123 $dffe~514^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29125 $dffe~514^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29127 $dffe~514^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29129 $dffe~514^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29131 $dffe~514^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29133 $dffe~514^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29135 $dffe~514^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29137 $dffe~514^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29139 $dffe~514^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29141 $dffe~514^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29143 $dffe~514^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29145 $dffe~514^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29147 $dffe~514^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29149 $dffe~514^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29151 $dffe~513^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29153 $dffe~513^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29155 $dffe~513^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29157 $dffe~513^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29159 $dffe~513^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29161 $dffe~513^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29163 $dffe~513^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29165 $dffe~513^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29167 $dffe~513^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29169 $dffe~513^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29171 $dffe~513^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29173 $dffe~513^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29175 $dffe~513^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29177 $dffe~513^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29179 $dffe~513^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29181 $dffe~513^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29183 $dffe~513^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29185 $dffe~513^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29187 $dffe~513^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29189 $dffe~513^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29191 $dffe~513^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29193 $dffe~513^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29195 $dffe~513^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29197 $dffe~513^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29199 $dffe~513^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29201 $dffe~513^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29203 $dffe~513^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29205 $dffe~513^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29207 $dffe~513^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29209 $dffe~513^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29211 $dffe~513^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29213 $dffe~513^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29215 $dffe~512^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29217 $dffe~512^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29219 $dffe~512^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29221 $dffe~512^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29223 $dffe~512^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29225 $dffe~512^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29227 $dffe~512^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29229 $dffe~512^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29231 $dffe~512^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29233 $dffe~512^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29235 $dffe~512^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29237 $dffe~512^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29239 $dffe~512^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29241 $dffe~512^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29243 $dffe~512^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29245 $dffe~512^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29247 $dffe~512^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29249 $dffe~512^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29251 $dffe~512^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29253 $dffe~512^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29255 $dffe~512^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29257 $dffe~512^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29259 $dffe~512^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29261 $dffe~512^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29263 $dffe~512^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29265 $dffe~512^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29267 $dffe~512^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29269 $dffe~512^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29271 $dffe~512^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29273 $dffe~512^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29275 $dffe~512^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29277 $dffe~512^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29279 $dffe~635^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29281 $dffe~592^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29283 $dffe~593^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29285 $dffe~594^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29287 $dffe~595^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29289 $dffe~596^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29291 $dffe~597^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29293 $dffe~598^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29295 $dffe~599^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29297 $dffe~502^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29299 $dffe~511^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29303 $sdffe~636^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29307 $sdffe~636^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29311 $sdffe~636^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29315 $sdffe~636^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29319 $sdffe~636^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29323 $sdffe~636^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29327 $sdffe~636^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29331 $sdffce~657^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29335 $sdffe~638^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29337 $dffe~369^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29339 $dffe~369^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29341 $dffe~369^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29343 $dffe~369^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29345 $dffe~369^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29347 $dffe~369^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29349 $dffe~369^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29351 $dffe~369^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29353 $dffe~369^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29355 $dffe~369^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29357 $dffe~369^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29359 $dffe~369^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29361 $dffe~369^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29363 $dffe~369^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29365 $dffe~369^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29367 $dffe~369^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29369 $dffe~369^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29371 $dffe~369^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29373 $dffe~369^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29375 $dffe~369^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29377 $dffe~369^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29379 $dffe~369^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29381 $dffe~369^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29383 $dffe~369^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29385 $dffe~369^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29387 $dffe~369^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29389 $dffe~369^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29391 $dffe~369^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29393 $dffe~369^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29395 $dffe~369^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29397 $dffe~369^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29399 $dffe~369^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29401 $dffe~369^Q~32 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29403 $dffe~369^Q~33 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29405 $dffe~369^Q~34 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29407 $dffe~369^Q~35 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29409 $dffe~369^Q~36 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29411 $dffe~369^Q~37 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29413 $dffe~369^Q~38 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29415 $dffe~369^Q~39 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29417 $dffe~369^Q~40 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29419 $dffe~369^Q~41 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29421 $dffe~369^Q~42 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29423 $dffe~369^Q~43 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29425 $dffe~369^Q~44 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29427 $dffe~369^Q~45 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29429 $dffe~369^Q~46 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29431 $dffe~369^Q~47 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29433 $dffe~369^Q~48 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29435 $dffe~369^Q~49 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29437 $dffe~369^Q~50 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29439 $dffe~369^Q~51 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29441 $dffe~369^Q~52 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29443 $dffe~369^Q~53 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29445 $dffe~369^Q~54 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29447 $dffe~369^Q~55 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29449 $dffe~369^Q~56 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29451 $dffe~369^Q~57 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29453 $dffe~369^Q~58 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29455 $dffe~369^Q~59 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29457 $dffe~369^Q~60 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29459 $dffe~369^Q~61 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29461 $dffe~369^Q~62 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29463 $dffe~369^Q~63 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29465 $dffe~199^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29467 $dffe~199^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29469 $dffe~199^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29471 $dffe~199^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29473 $dffe~199^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29475 $dffe~199^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29477 $dffe~199^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29479 $dffe~199^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29481 $dffe~199^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29483 $dffe~199^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29485 $dffe~199^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29487 $dffe~199^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29489 $dffe~199^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29491 $dffe~199^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29493 $dffe~199^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29495 $dffe~199^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29497 $dffe~199^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29499 $dffe~199^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29501 $dffe~199^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29503 $dffe~199^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29505 $dffe~199^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29507 $dffe~199^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29509 $dffe~199^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29511 $dffe~199^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29513 $dffe~199^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29515 $dffe~199^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29517 $dffe~199^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29519 $dffe~199^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29521 $dffe~199^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29523 $dffe~199^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29525 $dffe~199^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29527 $dffe~199^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29529 $dffe~626^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29531 $dffe~627^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29533 $dffe~628^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29535 $dffe~629^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29537 $dffe~630^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29539 $dffe~631^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29541 $dffe~632^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29543 $dffe~633^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29545 $dffe~634^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29547 $dffe~509^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29549 $dffe~510^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29551 $auto$hard_block.cc:122:cell_hard_block$4787.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29553 $auto$simplemap.cc:248:simplemap_eqne$14162[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29555 $auto$simplemap.cc:248:simplemap_eqne$14162[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29557 $auto$simplemap.cc:248:simplemap_eqne$14175[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29559 $auto$simplemap.cc:248:simplemap_eqne$11576[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29561 $sdff~290^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29565 $sdffe~289^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29569 $sdffe~21^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29571 $auto$hard_block.cc:122:cell_hard_block$3318.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29573 $auto$hard_block.cc:122:cell_hard_block$3318.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29575 $auto$hard_block.cc:122:cell_hard_block$3318.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29577 $auto$hard_block.cc:122:cell_hard_block$3318.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29579 $auto$hard_block.cc:122:cell_hard_block$3318.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29581 $auto$hard_block.cc:122:cell_hard_block$3318.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29583 $auto$hard_block.cc:122:cell_hard_block$3318.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29585 $auto$hard_block.cc:122:cell_hard_block$3325.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29587 $auto$hard_block.cc:122:cell_hard_block$3325.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29589 $auto$hard_block.cc:122:cell_hard_block$3325.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29591 $auto$hard_block.cc:122:cell_hard_block$3325.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29593 $auto$hard_block.cc:122:cell_hard_block$3325.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29595 $auto$hard_block.cc:122:cell_hard_block$3325.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29597 $auto$hard_block.cc:122:cell_hard_block$3325.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29599 $auto$hard_block.cc:122:cell_hard_block$3325.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29601 $auto$hard_block.cc:122:cell_hard_block$3325.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29603 $auto$hard_block.cc:122:cell_hard_block$3325.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29605 $auto$hard_block.cc:122:cell_hard_block$3325.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29607 $auto$hard_block.cc:122:cell_hard_block$3325.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29609 $auto$hard_block.cc:122:cell_hard_block$3325.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29611 $auto$hard_block.cc:122:cell_hard_block$3325.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29613 $auto$hard_block.cc:122:cell_hard_block$3325.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29615 $auto$hard_block.cc:122:cell_hard_block$3325.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29617 $auto$hard_block.cc:122:cell_hard_block$3325.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29619 $auto$hard_block.cc:122:cell_hard_block$3325.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29621 $auto$hard_block.cc:122:cell_hard_block$3325.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29623 $auto$hard_block.cc:122:cell_hard_block$3325.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29625 $auto$hard_block.cc:122:cell_hard_block$3325.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29627 $auto$hard_block.cc:122:cell_hard_block$3325.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29629 $auto$hard_block.cc:122:cell_hard_block$3325.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29631 $auto$hard_block.cc:122:cell_hard_block$3325.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29633 $auto$hard_block.cc:122:cell_hard_block$3325.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29635 $auto$hard_block.cc:122:cell_hard_block$3325.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29637 $auto$hard_block.cc:122:cell_hard_block$3325.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29639 $auto$hard_block.cc:122:cell_hard_block$3325.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29641 $auto$hard_block.cc:122:cell_hard_block$3325.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29643 $auto$hard_block.cc:122:cell_hard_block$3325.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29645 $auto$hard_block.cc:122:cell_hard_block$3325.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29647 $auto$hard_block.cc:122:cell_hard_block$3325.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29649 $dffe~14^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29651 $dffe~14^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29653 $dffe~14^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29655 $dffe~14^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29657 $dffe~14^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29659 $dffe~14^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29661 $dffe~14^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29663 $dffe~14^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29665 $dffe~14^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29667 $dffe~14^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29669 $auto$hard_block.cc:122:cell_hard_block$3317.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29671 $auto$hard_block.cc:122:cell_hard_block$3317.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29673 $auto$hard_block.cc:122:cell_hard_block$3317.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29675 $auto$hard_block.cc:122:cell_hard_block$3317.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29677 $auto$hard_block.cc:122:cell_hard_block$3317.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29679 $auto$hard_block.cc:122:cell_hard_block$3317.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29681 $auto$hard_block.cc:122:cell_hard_block$3317.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29683 $auto$hard_block.cc:122:cell_hard_block$3317.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29685 $auto$hard_block.cc:122:cell_hard_block$3317.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29687 $auto$hard_block.cc:122:cell_hard_block$3317.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29689 $auto$hard_block.cc:122:cell_hard_block$3317.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29691 $auto$hard_block.cc:122:cell_hard_block$3317.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29693 $auto$hard_block.cc:122:cell_hard_block$3317.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29695 $auto$hard_block.cc:122:cell_hard_block$3317.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29697 $auto$hard_block.cc:122:cell_hard_block$3317.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29699 $auto$hard_block.cc:122:cell_hard_block$3317.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29701 $auto$hard_block.cc:122:cell_hard_block$3317.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29703 $auto$hard_block.cc:122:cell_hard_block$3317.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29705 $auto$hard_block.cc:122:cell_hard_block$3317.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29707 $auto$hard_block.cc:122:cell_hard_block$3317.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29709 $auto$hard_block.cc:122:cell_hard_block$3317.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29711 $auto$hard_block.cc:122:cell_hard_block$3317.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29713 $auto$hard_block.cc:122:cell_hard_block$3317.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29715 $auto$hard_block.cc:122:cell_hard_block$3317.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29717 $auto$hard_block.cc:122:cell_hard_block$3317.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29719 $auto$hard_block.cc:122:cell_hard_block$3317.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29721 $auto$hard_block.cc:122:cell_hard_block$3317.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29723 $auto$hard_block.cc:122:cell_hard_block$3317.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29725 $auto$hard_block.cc:122:cell_hard_block$3317.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29727 $auto$hard_block.cc:122:cell_hard_block$3317.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29729 $auto$hard_block.cc:122:cell_hard_block$3317.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29731 $auto$hard_block.cc:122:cell_hard_block$3317.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29733 $dffe~20^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29735 $dffe~20^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29737 $dffe~20^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29739 $dffe~20^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29741 $dffe~20^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29743 $dffe~20^Q~5 re clk 0 

.latch $reduce_or~4^Y~0 ap_idle re clk 0 

.latch $and~2^Y~0 ap_done re clk 0 

.latch $and~3^Y~0 $dff~5^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29745 $auto$simplemap.cc:248:simplemap_eqne$11671[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29747 $auto$simplemap.cc:248:simplemap_eqne$11684[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29749 $auto$simplemap.cc:248:simplemap_eqne$11671[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29751 $auto$hard_block.cc:122:cell_hard_block$3320.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29753 $dffe~145^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29755 $dffe~144^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29757 $dffe~269^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29759 $dffe~268^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29761 $dffe~267^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29763 $dffe~266^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29765 $dffe~265^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29767 $dffe~264^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29769 $dffe~263^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29771 $dffe~262^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29773 $dffe~261^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29777 $sdffe~273^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29781 $sdffce~292^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29785 $sdffe~271^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29789 $sdffe~271^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29793 $sdffe~271^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29797 $sdffe~271^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29801 $sdffe~271^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29805 $sdffe~271^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29809 $sdffe~271^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29811 $dffe~146^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29813 $dffe~137^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29815 $dffe~234^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29817 $dffe~233^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29819 $dffe~232^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29821 $dffe~231^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29823 $dffe~230^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29825 $dffe~229^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29827 $dffe~228^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29829 $dffe~227^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29831 $dffe~270^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29833 $dffe~147^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29835 $dffe~147^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29837 $dffe~147^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29839 $dffe~147^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29841 $dffe~147^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29843 $dffe~147^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29845 $dffe~147^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29847 $dffe~147^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29849 $dffe~147^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29851 $dffe~147^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29853 $dffe~147^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29855 $dffe~147^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29857 $dffe~147^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29859 $dffe~147^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29861 $dffe~147^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29863 $dffe~147^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29865 $dffe~147^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29867 $dffe~147^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29869 $dffe~147^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29871 $dffe~147^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29873 $dffe~147^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29875 $dffe~147^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29877 $dffe~147^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29879 $dffe~147^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29881 $dffe~147^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29883 $dffe~147^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29885 $dffe~147^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29887 $dffe~147^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29889 $dffe~147^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29891 $dffe~147^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29893 $dffe~147^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29895 $dffe~147^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29897 $dffe~148^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29899 $dffe~148^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29901 $dffe~148^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29903 $dffe~148^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29905 $dffe~148^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29907 $dffe~148^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29909 $dffe~148^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29911 $dffe~148^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29913 $dffe~148^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29915 $dffe~148^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29917 $dffe~148^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29919 $dffe~148^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29921 $dffe~148^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29923 $dffe~148^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29925 $dffe~148^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29927 $dffe~148^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29929 $dffe~148^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29931 $dffe~148^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29933 $dffe~148^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29935 $dffe~148^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29937 $dffe~148^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29939 $dffe~148^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29941 $dffe~148^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29943 $dffe~148^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29945 $dffe~148^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29947 $dffe~148^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29949 $dffe~148^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29951 $dffe~148^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29953 $dffe~148^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29955 $dffe~148^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29957 $dffe~148^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29959 $dffe~148^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29961 $dffe~149^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29963 $dffe~149^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29965 $dffe~149^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29967 $dffe~149^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29969 $dffe~149^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29971 $dffe~149^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29973 $dffe~149^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29975 $dffe~149^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29977 $dffe~149^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29979 $dffe~149^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29981 $dffe~149^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29983 $dffe~149^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29985 $dffe~149^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29987 $dffe~149^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29989 $dffe~149^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29991 $dffe~149^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29993 $dffe~149^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29995 $dffe~149^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29997 $dffe~149^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$29999 $dffe~149^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30001 $dffe~149^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30003 $dffe~149^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30005 $dffe~149^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30007 $dffe~149^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30009 $dffe~149^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30011 $dffe~149^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30013 $dffe~149^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30015 $dffe~149^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30017 $dffe~149^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30019 $dffe~149^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30021 $dffe~149^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30023 $dffe~149^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30025 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30027 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30029 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30031 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30033 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30035 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30037 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30039 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30041 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30043 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30045 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30047 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30049 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30051 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30053 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30055 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30057 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30059 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30061 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30063 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30065 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30067 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30069 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30071 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30073 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30075 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30077 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30079 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30081 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30083 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30085 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30087 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30089 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30091 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30093 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30095 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30097 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30099 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30101 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30103 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30105 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30107 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30109 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30111 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30113 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30115 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30117 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30119 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30121 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30123 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30125 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30127 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30129 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30131 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30133 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30135 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30137 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30139 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30141 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30143 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30145 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30147 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30149 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30151 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[32] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30153 $dffe~153^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30155 $dffe~153^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30157 $dffe~153^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30159 $dffe~153^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30161 $dffe~153^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30163 $dffe~154^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30165 $dffe~154^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30167 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30169 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30171 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30173 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30175 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30177 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30179 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30181 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30183 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30185 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30187 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30189 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30191 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30193 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30195 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30197 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30199 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30201 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30203 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30205 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30207 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30209 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30211 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30213 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30215 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30217 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30219 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30221 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30223 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30225 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30227 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30229 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30231 $dffe~156^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30233 $dffe~156^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30235 $dffe~156^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30237 $dffe~156^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30239 $dffe~156^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30241 $dffe~156^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30243 $dffe~156^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30245 $dffe~156^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30247 $dffe~156^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30249 $dffe~156^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30251 $dffe~156^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30253 $dffe~156^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30255 $dffe~156^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30257 $dffe~156^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30259 $dffe~156^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30261 $dffe~156^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30263 $dffe~156^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30265 $dffe~156^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30267 $dffe~156^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30269 $dffe~156^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30271 $dffe~156^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30273 $dffe~156^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30275 $dffe~156^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30277 $dffe~156^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30279 $dffe~156^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30281 $dffe~156^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30283 $dffe~156^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30285 $dffe~156^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30287 $dffe~156^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30289 $dffe~156^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30291 $dffe~156^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30293 $dffe~156^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30295 $dffe~157^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30297 $dffe~157^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30299 $dffe~157^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30301 $dffe~157^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30303 $dffe~157^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30305 $dffe~157^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30307 $dffe~157^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30309 $dffe~157^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30311 $dffe~157^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30313 $dffe~157^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30315 $dffe~157^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30317 $dffe~157^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30319 $dffe~157^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30321 $dffe~157^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30323 $dffe~157^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30325 $dffe~157^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30327 $dffe~157^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30329 $dffe~157^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30331 $dffe~157^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30333 $dffe~157^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30335 $dffe~157^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30337 $dffe~157^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30339 $dffe~157^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30341 $dffe~157^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30343 $dffe~157^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30345 $dffe~157^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30347 $dffe~157^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30349 $dffe~157^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30351 $dffe~157^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30353 $dffe~157^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30355 $dffe~157^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30357 $dffe~157^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30359 $dffe~158^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30361 $dffe~158^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30363 $dffe~158^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30365 $dffe~159^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30367 $dffe~159^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30369 $dffe~162^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30371 $dffe~162^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30373 $dffe~162^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30375 $dffe~162^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30377 $dffe~162^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30379 $dffe~162^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30381 $dffe~162^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30383 $dffe~162^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30385 $dffe~162^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30387 $dffe~162^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30389 $dffe~162^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30391 $dffe~162^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30393 $dffe~162^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30395 $dffe~162^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30397 $dffe~162^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30399 $dffe~162^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30401 $dffe~162^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30403 $dffe~158^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30405 $dffe~160^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30407 $dffe~160^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30409 $dffe~163^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30411 $dffe~163^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30413 $dffe~163^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30415 $dffe~163^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30417 $dffe~163^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30419 $dffe~163^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30421 $dffe~163^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30423 $dffe~163^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30425 $dffe~163^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30427 $dffe~163^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30429 $dffe~163^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30431 $dffe~163^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30433 $dffe~163^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30435 $dffe~163^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30437 $dffe~163^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30439 $dffe~163^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30441 $dffe~163^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30443 $dffe~163^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30445 $dffe~163^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30447 $dffe~163^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30449 $dffe~163^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30451 $dffe~163^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30453 $dffe~163^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30455 $dffe~163^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30457 $dffe~163^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30459 $dffe~164^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30461 $dffe~164^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30463 $dffe~164^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30465 $dffe~164^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30467 $dffe~164^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30469 $dffe~164^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30471 $dffe~164^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30473 $dffe~164^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30475 $dffe~164^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30477 $dffe~164^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30479 $dffe~164^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30481 $dffe~164^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30483 $dffe~164^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30485 $dffe~164^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30487 $dffe~164^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30489 $dffe~164^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30491 $dffe~164^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30493 $dffe~164^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30495 $dffe~164^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30497 $dffe~164^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30499 $dffe~164^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30501 $dffe~164^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30503 $dffe~164^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30505 $dffe~164^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30507 $dffe~164^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30509 $dffe~164^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30511 $dffe~164^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30513 $dffe~164^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30515 $dffe~164^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30517 $dffe~164^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30519 $dffe~164^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30521 $dffe~164^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30523 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30525 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30527 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30529 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30531 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30533 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30535 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30537 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30539 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30541 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30543 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30545 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30547 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30549 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30551 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30553 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30555 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30557 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30559 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30561 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30563 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30565 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30567 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30569 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30571 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30573 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30575 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30577 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30579 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30581 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30583 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30585 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30587 $dffe~166^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30589 $dffe~166^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30591 $dffe~166^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30593 $dffe~166^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30595 $dffe~166^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30597 $dffe~166^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30599 $dffe~166^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30601 $dffe~166^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30603 $dffe~166^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30605 $dffe~166^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30607 $dffe~166^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30609 $dffe~166^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30611 $dffe~166^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30613 $dffe~166^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30615 $dffe~166^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30617 $dffe~166^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30619 $dffe~166^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30621 $dffe~166^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30623 $dffe~166^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30625 $dffe~166^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30627 $dffe~166^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30629 $dffe~166^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30631 $dffe~166^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30633 $dffe~166^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30635 $dffe~166^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30637 $dffe~166^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30639 $dffe~166^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30641 $dffe~166^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30643 $dffe~166^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30645 $dffe~166^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30647 $dffe~166^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30649 $dffe~166^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30651 $dffe~167^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30653 $dffe~167^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30655 $dffe~167^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30657 $dffe~167^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30659 $dffe~167^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30661 $dffe~167^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30663 $dffe~167^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30665 $dffe~167^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30667 $dffe~167^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30669 $dffe~167^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30671 $dffe~167^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30673 $dffe~167^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30675 $dffe~167^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30677 $dffe~167^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30679 $dffe~167^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30681 $dffe~167^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30683 $dffe~167^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30685 $dffe~167^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30687 $dffe~167^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30689 $dffe~167^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30691 $dffe~167^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30693 $dffe~167^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30695 $dffe~167^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30697 $dffe~167^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30699 $dffe~167^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30701 $dffe~167^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30703 $dffe~167^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30705 $dffe~167^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30707 $dffe~167^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30709 $dffe~167^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30711 $dffe~167^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30713 $dffe~167^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30715 $dffe~168^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30717 $dffe~168^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30719 $dffe~168^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30721 $dffe~168^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30723 $dffe~168^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30725 $dffe~168^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30727 $dffe~168^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30729 $dffe~168^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30731 $dffe~168^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30733 $dffe~168^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30735 $dffe~168^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30737 $dffe~168^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30739 $dffe~168^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30741 $dffe~168^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30743 $dffe~168^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30745 $dffe~168^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30747 $dffe~168^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30749 $dffe~168^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30751 $dffe~168^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30753 $dffe~168^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30755 $dffe~168^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30757 $dffe~168^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30759 $dffe~168^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30761 $dffe~168^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30763 $dffe~168^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30765 $dffe~168^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30767 $dffe~168^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30769 $dffe~168^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30771 $dffe~168^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30773 $dffe~168^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30775 $dffe~168^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30777 $dffe~168^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30779 $dffe~533^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30781 $dffe~533^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30783 $dffe~533^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30785 $dffe~533^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30787 $dffe~533^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30789 $dffe~533^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30791 $dffe~533^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30793 $dffe~533^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30795 $dffe~533^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30797 $dffe~533^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30799 $dffe~533^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30801 $dffe~533^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30803 $dffe~533^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30805 $dffe~533^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30807 $dffe~533^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30809 $dffe~533^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30811 $dffe~533^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30813 $dffe~533^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30815 $dffe~533^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30817 $dffe~533^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30819 $dffe~533^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30821 $dffe~533^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30823 $dffe~533^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30825 $dffe~533^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30827 $dffe~533^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30829 $dffe~533^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30831 $dffe~533^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30833 $dffe~533^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30835 $dffe~564^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30837 $dffe~564^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30839 $dffe~564^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30841 $dffe~564^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30843 $dffe~564^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30845 $dffe~564^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30847 $dffe~564^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30849 $dffe~564^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30851 $dffe~564^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30853 $dffe~564^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30855 $dffe~564^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30857 $dffe~564^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30859 $dffe~564^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30861 $dffe~564^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30863 $dffe~564^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30865 $dffe~564^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30867 $dffe~564^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30869 $dffe~564^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30871 $dffe~564^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30873 $dffe~564^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30875 $dffe~564^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30877 $dffe~564^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30879 $dffe~564^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30881 $dffe~564^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30883 $dffe~564^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30885 $dffe~564^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30887 $dffe~564^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30889 $dffe~564^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30891 $dffe~564^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30893 $dffe~564^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30895 $dffe~564^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30897 $dffe~564^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30899 $dffe~734^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30901 $dffe~734^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30903 $dffe~734^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30905 $dffe~734^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30907 $dffe~734^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30909 $dffe~734^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30911 $dffe~734^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30913 $dffe~734^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30915 $dffe~734^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30917 $dffe~734^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30919 $dffe~734^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30921 $dffe~734^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30923 $dffe~734^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30925 $dffe~734^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30927 $dffe~734^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30929 $dffe~734^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30931 $dffe~734^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30933 $dffe~734^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30935 $dffe~734^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30937 $dffe~734^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30939 $dffe~734^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30941 $dffe~734^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30943 $dffe~734^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30945 $dffe~734^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30947 $dffe~734^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30949 $dffe~734^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30951 $dffe~734^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30953 $dffe~734^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30955 $dffe~734^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30957 $dffe~734^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30959 $dffe~734^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30961 $dffe~734^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30963 $dffe~734^Q~32 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30965 $dffe~734^Q~33 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30967 $dffe~734^Q~34 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30969 $dffe~734^Q~35 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30971 $dffe~734^Q~36 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30973 $dffe~734^Q~37 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30975 $dffe~734^Q~38 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30977 $dffe~734^Q~39 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30979 $dffe~734^Q~40 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30981 $dffe~734^Q~41 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30983 $dffe~734^Q~42 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30985 $dffe~734^Q~43 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30987 $dffe~734^Q~44 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30989 $dffe~734^Q~45 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30991 $dffe~734^Q~46 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30993 $dffe~734^Q~47 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30995 $dffe~734^Q~48 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30997 $dffe~734^Q~49 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$30999 $dffe~734^Q~50 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31001 $dffe~734^Q~51 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31003 $dffe~734^Q~52 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31005 $dffe~734^Q~53 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31007 $dffe~734^Q~54 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31009 $dffe~734^Q~55 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31011 $dffe~734^Q~56 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31013 $dffe~734^Q~57 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31015 $dffe~734^Q~58 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31017 $dffe~734^Q~59 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31019 $dffe~734^Q~60 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31021 $dffe~734^Q~61 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31023 $dffe~734^Q~62 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31025 $dffe~734^Q~63 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31027 $dffe~565^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31029 $dffe~565^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31031 $dffe~565^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31033 $dffe~565^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31035 $dffe~565^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31037 $dffe~565^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31039 $dffe~565^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31041 $dffe~565^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31043 $dffe~565^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31045 $dffe~565^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31047 $dffe~565^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31049 $dffe~565^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31051 $dffe~565^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31053 $dffe~565^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31055 $dffe~565^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31057 $dffe~565^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31059 $dffe~565^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31061 $dffe~565^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31063 $dffe~565^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31065 $dffe~565^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31067 $dffe~565^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31069 $dffe~565^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31071 $dffe~565^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31073 $dffe~565^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31075 $dffe~565^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31077 $dffe~565^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31079 $dffe~565^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31081 $dffe~565^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31083 $dffe~565^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31085 $dffe~565^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31087 $dffe~565^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31089 $dffe~565^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31091 $dffe~566^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31093 $dffe~566^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31095 $dffe~566^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31097 $dffe~566^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31099 $dffe~566^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31101 $dffe~566^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31103 $dffe~566^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31105 $dffe~566^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31107 $dffe~566^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31109 $dffe~566^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31111 $dffe~566^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31113 $dffe~566^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31115 $dffe~566^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31117 $dffe~566^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31119 $dffe~566^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31121 $dffe~566^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31123 $dffe~566^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31125 $dffe~566^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31127 $dffe~566^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31129 $dffe~566^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31131 $dffe~566^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31133 $dffe~566^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31135 $dffe~566^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31137 $dffe~566^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31139 $dffe~566^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31141 $dffe~566^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31143 $dffe~566^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31145 $dffe~566^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31147 $dffe~566^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31149 $dffe~566^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31151 $dffe~566^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31153 $dffe~566^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31155 $dffe~567^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31157 $dffe~567^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31159 $dffe~567^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31161 $dffe~567^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31163 $dffe~567^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31165 $dffe~567^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31167 $dffe~567^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31169 $dffe~567^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31171 $dffe~567^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31173 $dffe~567^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31175 $dffe~567^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31177 $dffe~567^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31179 $dffe~567^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31181 $dffe~567^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31183 $dffe~567^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31185 $dffe~567^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31187 $dffe~567^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31189 $dffe~567^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31191 $dffe~567^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31193 $dffe~567^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31195 $dffe~567^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31197 $dffe~567^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31199 $dffe~567^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31201 $dffe~567^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31203 $dffe~567^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31205 $dffe~567^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31207 $dffe~567^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31209 $dffe~567^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31211 $dffe~567^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31213 $dffe~567^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31215 $dffe~567^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31217 $dffe~567^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31219 $dffe~568^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31221 $dffe~568^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31223 $dffe~568^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31225 $dffe~568^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31227 $dffe~568^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31229 $dffe~568^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31231 $dffe~568^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31233 $dffe~568^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31235 $dffe~568^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31237 $dffe~568^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31239 $dffe~568^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31241 $dffe~568^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31243 $dffe~568^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31245 $dffe~568^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31247 $dffe~568^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31249 $dffe~568^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31251 $dffe~568^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31253 $dffe~568^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31255 $dffe~568^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31257 $dffe~568^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31259 $dffe~568^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31261 $dffe~568^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31263 $dffe~568^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31265 $dffe~568^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31267 $dffe~568^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31269 $dffe~568^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31271 $dffe~568^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31273 $dffe~568^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31275 $dffe~568^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31277 $dffe~568^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31279 $dffe~568^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31281 $dffe~568^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31283 $dffe~569^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31285 $dffe~569^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31287 $dffe~569^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31289 $dffe~569^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31291 $dffe~569^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31293 $dffe~569^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31295 $dffe~569^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31297 $dffe~569^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31299 $dffe~569^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31301 $dffe~569^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31303 $dffe~569^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31305 $dffe~569^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31307 $dffe~569^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31309 $dffe~569^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31311 $dffe~569^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31313 $dffe~569^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31315 $dffe~569^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31317 $dffe~569^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31319 $dffe~569^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31321 $dffe~569^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31323 $dffe~569^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31325 $dffe~569^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31327 $dffe~569^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31329 $dffe~569^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31331 $dffe~569^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31333 $dffe~569^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31335 $dffe~569^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31337 $dffe~569^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31339 $dffe~569^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31341 $dffe~569^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31343 $dffe~569^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31345 $dffe~569^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31347 $dffe~570^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31349 $dffe~570^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31351 $dffe~570^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31353 $dffe~570^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31355 $dffe~570^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31357 $dffe~570^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31359 $dffe~570^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31361 $dffe~570^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31363 $dffe~570^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31365 $dffe~570^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31367 $dffe~570^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31369 $dffe~570^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31371 $dffe~570^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31373 $dffe~570^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31375 $dffe~570^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31377 $dffe~570^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31379 $dffe~570^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31381 $dffe~570^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31383 $dffe~570^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31385 $dffe~570^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31387 $dffe~570^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31389 $dffe~570^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31391 $dffe~570^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31393 $dffe~570^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31395 $dffe~570^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31397 $dffe~570^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31399 $dffe~570^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31401 $dffe~570^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31403 $dffe~570^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31405 $dffe~570^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31407 $dffe~570^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31409 $dffe~570^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31411 $dffe~571^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31413 $dffe~571^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31415 $dffe~571^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31417 $dffe~571^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31419 $dffe~571^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31421 $dffe~571^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31423 $dffe~571^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31425 $dffe~571^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31427 $dffe~571^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31429 $dffe~571^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31431 $dffe~571^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31433 $dffe~571^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31435 $dffe~571^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31437 $dffe~571^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31439 $dffe~571^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31441 $dffe~571^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31443 $dffe~571^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31445 $dffe~571^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31447 $dffe~571^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31449 $dffe~571^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31451 $dffe~571^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31453 $dffe~571^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31455 $dffe~571^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31457 $dffe~571^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31459 $dffe~571^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31461 $dffe~571^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31463 $dffe~571^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31465 $dffe~571^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31467 $dffe~571^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31469 $dffe~571^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31471 $dffe~571^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31473 $dffe~571^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31475 $dffe~572^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31477 $dffe~572^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31479 $dffe~572^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31481 $dffe~572^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31483 $dffe~572^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31485 $dffe~572^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31487 $dffe~572^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31489 $dffe~572^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31491 $dffe~572^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31493 $dffe~572^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31495 $dffe~572^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31497 $dffe~572^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31499 $dffe~572^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31501 $dffe~572^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31503 $dffe~572^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31505 $dffe~572^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31507 $dffe~572^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31509 $dffe~572^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31511 $dffe~572^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31513 $dffe~572^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31515 $dffe~572^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31517 $dffe~572^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31519 $dffe~572^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31521 $dffe~572^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31523 $dffe~572^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31525 $dffe~572^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31527 $dffe~572^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31529 $dffe~572^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31531 $dffe~572^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31533 $dffe~572^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31535 $dffe~572^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31537 $dffe~572^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31539 $dffe~573^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31541 $dffe~573^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31543 $dffe~573^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31545 $dffe~573^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31547 $dffe~573^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31549 $dffe~573^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31551 $dffe~573^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31553 $dffe~573^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31555 $dffe~573^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31557 $dffe~573^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31559 $dffe~573^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31561 $dffe~573^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31563 $dffe~573^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31565 $dffe~573^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31567 $dffe~573^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31569 $dffe~573^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31571 $dffe~573^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31573 $dffe~573^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31575 $dffe~573^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31577 $dffe~573^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31579 $dffe~573^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31581 $dffe~573^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31583 $dffe~573^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31585 $dffe~573^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31587 $dffe~573^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31589 $dffe~573^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31591 $dffe~573^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31593 $dffe~573^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31595 $dffe~573^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31597 $dffe~573^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31599 $dffe~573^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31601 $dffe~573^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31603 $dffe~574^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31605 $dffe~575^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31607 $dffe~576^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31609 $dffe~577^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31611 $dffe~578^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31613 $dffe~579^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31615 $dffe~580^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31617 $dffe~581^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31619 $dffe~582^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31621 $dffe~583^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31623 $dffe~584^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31625 $dffe~585^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31627 $dffe~586^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31629 $dffe~587^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31631 $dffe~588^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31633 $dffe~589^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31635 $dffe~590^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31637 $dffe~591^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31639 $dffe~600^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31641 $dffe~600^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31643 $dffe~600^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31645 $dffe~600^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31647 $dffe~600^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31649 $dffe~600^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31651 $dffe~601^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31653 $dffe~601^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31655 $dffe~601^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31657 $dffe~601^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31659 $dffe~601^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31661 $dffe~601^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31663 $dffe~602^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31665 $dffe~602^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31667 $dffe~602^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31669 $dffe~602^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31671 $dffe~602^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31673 $dffe~602^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31675 $dffe~603^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31677 $dffe~603^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31679 $dffe~603^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31681 $dffe~603^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31683 $dffe~603^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31685 $dffe~603^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31687 $dffe~604^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31689 $dffe~604^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31691 $dffe~604^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31693 $dffe~604^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31695 $dffe~604^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31697 $dffe~604^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31699 $dffe~605^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31701 $dffe~605^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31703 $dffe~605^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31705 $dffe~605^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31707 $dffe~605^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31709 $dffe~605^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31711 $dffe~606^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31713 $dffe~606^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31715 $dffe~606^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31717 $dffe~606^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31719 $dffe~606^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31721 $dffe~606^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31723 $dffe~607^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31725 $dffe~607^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31727 $dffe~607^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31729 $dffe~607^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31731 $dffe~607^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31733 $dffe~607^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31735 $dffe~608^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31737 $dffe~609^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31739 $dffe~610^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31741 $dffe~611^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31743 $dffe~612^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31745 $dffe~613^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31747 $dffe~614^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31749 $dffe~615^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31751 $dffe~616^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31753 $dffe~617^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31755 $dffe~617^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31757 $dffe~617^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31759 $dffe~617^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31761 $dffe~617^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31763 $dffe~617^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31765 $dffe~618^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31767 $dffe~618^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31769 $dffe~618^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31771 $dffe~618^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31773 $dffe~618^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31775 $dffe~618^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31777 $dffe~619^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31779 $dffe~619^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31781 $dffe~619^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31783 $dffe~619^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31785 $dffe~619^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31787 $dffe~619^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31789 $dffe~620^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31791 $dffe~620^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31793 $dffe~620^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31795 $dffe~620^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31797 $dffe~620^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31799 $dffe~620^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31801 $dffe~621^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31803 $dffe~621^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31805 $dffe~621^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31807 $dffe~621^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31809 $dffe~621^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31811 $dffe~621^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31813 $dffe~622^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31815 $dffe~622^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31817 $dffe~622^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31819 $dffe~622^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31821 $dffe~622^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31823 $dffe~622^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31825 $dffe~623^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31827 $dffe~623^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31829 $dffe~623^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31831 $dffe~623^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31833 $dffe~623^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31835 $dffe~623^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31837 $dffe~624^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31839 $dffe~624^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31841 $dffe~624^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31843 $dffe~624^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31845 $dffe~624^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31847 $dffe~624^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31849 $dffe~625^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31851 $dffe~625^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31853 $dffe~625^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31855 $dffe~625^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31857 $dffe~625^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31859 $dffe~625^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31863 $sdffe~643^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31867 $sdffe~652^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31871 $sdffe~651^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31875 $sdffe~644^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31879 $sdffe~645^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31883 $sdffe~646^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31887 $sdffe~647^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31891 $sdffe~648^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31895 $sdffe~649^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31899 $sdffe~650^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31903 $sdffe~653^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31907 $sdffe~642^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31911 $auto$hard_block.cc:122:cell_hard_block$4784.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31915 $auto$hard_block.cc:122:cell_hard_block$4784.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31919 $auto$hard_block.cc:122:cell_hard_block$4784.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31923 $auto$hard_block.cc:122:cell_hard_block$4784.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31927 $auto$hard_block.cc:122:cell_hard_block$4784.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31931 $auto$hard_block.cc:122:cell_hard_block$4784.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31935 $auto$hard_block.cc:122:cell_hard_block$4784.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31937 $dffe~508^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31939 $dffe~508^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31941 $dffe~508^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31943 $dffe~508^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31945 $dffe~508^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31947 $dffe~508^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31949 $dffe~507^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31951 $dffe~507^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31953 $dffe~507^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31955 $dffe~507^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31957 $dffe~507^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31959 $dffe~507^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31961 $dffe~493^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31963 $dffe~493^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31965 $dffe~493^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31967 $dffe~493^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31969 $dffe~493^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31971 $dffe~493^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31973 $dffe~493^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31975 $dffe~493^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31977 $dffe~493^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31979 $dffe~493^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31981 $dffe~501^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31983 $dffe~500^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31987 $sdffe~640^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31991 $sdffe~640^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31995 $sdffe~640^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$31999 $sdffe~640^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32003 $sdffe~640^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32007 $sdffe~640^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32011 $sdffe~640^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32015 $sdffce~656^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32019 $sdffce~639^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32021 $dffe~494^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32023 $dffe~494^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32025 $dffe~494^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32027 $dffe~494^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32029 $dffe~494^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32031 $dffe~494^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32033 $dffe~494^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32035 $dffe~494^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32037 $dffe~494^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32039 $dffe~494^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32041 $dffe~494^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32043 $dffe~494^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32045 $dffe~494^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32047 $dffe~494^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32049 $dffe~494^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32051 $dffe~494^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32053 $dffe~494^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32055 $dffe~494^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32057 $dffe~494^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32059 $dffe~494^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32061 $dffe~494^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32063 $dffe~494^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32065 $dffe~494^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32067 $dffe~494^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32069 $dffe~494^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32071 $dffe~494^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32073 $dffe~494^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32075 $dffe~494^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32077 $dffe~494^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32079 $dffe~494^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32081 $dffe~494^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32083 $dffe~494^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32085 $dffe~495^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32087 $dffe~495^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32089 $dffe~495^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32091 $dffe~495^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32093 $dffe~495^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32095 $dffe~495^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32097 $dffe~495^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32099 $dffe~495^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32101 $dffe~495^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32103 $dffe~495^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32105 $dffe~495^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32107 $dffe~495^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32109 $dffe~495^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32111 $dffe~495^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32113 $dffe~495^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32115 $dffe~495^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32117 $dffe~495^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32119 $dffe~495^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32121 $dffe~495^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32123 $dffe~495^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32125 $dffe~495^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32127 $dffe~495^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32129 $dffe~495^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32131 $dffe~495^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32133 $dffe~495^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32135 $dffe~495^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32137 $dffe~495^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32139 $dffe~495^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32141 $dffe~495^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32143 $dffe~495^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32145 $dffe~495^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32147 $dffe~495^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32149 $dffe~496^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32151 $dffe~496^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32153 $dffe~496^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32155 $dffe~496^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32157 $dffe~496^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32159 $dffe~496^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32161 $dffe~496^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32163 $dffe~496^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32165 $dffe~496^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32167 $dffe~496^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32169 $dffe~496^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32171 $dffe~496^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32173 $dffe~496^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32175 $dffe~496^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32177 $dffe~496^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32179 $dffe~496^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32181 $dffe~496^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32183 $dffe~496^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32185 $dffe~496^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32187 $dffe~496^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32189 $dffe~496^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32191 $dffe~496^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32193 $dffe~496^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32195 $dffe~496^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32197 $dffe~496^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32199 $dffe~496^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32201 $dffe~496^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32203 $dffe~496^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32205 $dffe~496^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32207 $dffe~496^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32209 $dffe~496^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32211 $dffe~496^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32213 $dffe~497^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32215 $dffe~497^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32217 $dffe~497^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32219 $dffe~497^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32221 $dffe~497^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32223 $dffe~497^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32225 $dffe~497^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32227 $dffe~497^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32229 $dffe~497^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32231 $dffe~497^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32233 $dffe~497^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32235 $dffe~497^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32237 $dffe~497^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32239 $dffe~497^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32241 $dffe~497^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32243 $dffe~497^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32245 $dffe~497^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32247 $dffe~497^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32249 $dffe~497^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32251 $dffe~497^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32253 $dffe~497^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32255 $dffe~497^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32257 $dffe~497^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32259 $dffe~497^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32261 $dffe~497^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32263 $dffe~497^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32265 $dffe~497^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32267 $dffe~497^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32269 $dffe~497^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32271 $dffe~497^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32273 $dffe~497^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32275 $dffe~497^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32277 $dffe~498^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32279 $dffe~499^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32281 $dffe~503^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32283 $dffe~503^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32285 $dffe~503^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32287 $dffe~503^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32289 $dffe~503^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32291 $dffe~503^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32293 $dffe~504^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32295 $dffe~504^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32297 $dffe~504^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32299 $dffe~504^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32301 $dffe~504^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32303 $dffe~504^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32305 $dffe~505^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32307 $dffe~506^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32311 $auto$hard_block.cc:122:cell_hard_block$4886.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32315 $auto$hard_block.cc:122:cell_hard_block$4886.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32319 $auto$hard_block.cc:122:cell_hard_block$4886.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32323 $auto$hard_block.cc:122:cell_hard_block$4886.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32327 $auto$hard_block.cc:122:cell_hard_block$4886.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32331 $auto$hard_block.cc:122:cell_hard_block$4886.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32335 $auto$hard_block.cc:122:cell_hard_block$4886.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32337 $auto$hard_block.cc:122:cell_hard_block$4787.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32339 $auto$hard_block.cc:122:cell_hard_block$4787.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32341 $auto$hard_block.cc:122:cell_hard_block$4787.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32343 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32345 $auto$hard_block.cc:122:cell_hard_block$4787.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32347 $auto$hard_block.cc:122:cell_hard_block$4787.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32349 $auto$hard_block.cc:122:cell_hard_block$4787.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32351 $auto$hard_block.cc:122:cell_hard_block$4787.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32353 $auto$hard_block.cc:122:cell_hard_block$4787.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32355 $auto$hard_block.cc:122:cell_hard_block$4787.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32357 $auto$hard_block.cc:122:cell_hard_block$4787.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32359 $auto$hard_block.cc:122:cell_hard_block$4787.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32361 $auto$hard_block.cc:122:cell_hard_block$4787.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32363 $auto$hard_block.cc:122:cell_hard_block$4787.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32365 $auto$hard_block.cc:122:cell_hard_block$4787.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32367 $auto$hard_block.cc:122:cell_hard_block$4787.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32369 $auto$hard_block.cc:122:cell_hard_block$4787.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32371 $auto$hard_block.cc:122:cell_hard_block$4787.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32373 $auto$hard_block.cc:122:cell_hard_block$4787.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32375 $auto$hard_block.cc:122:cell_hard_block$4787.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32377 $auto$hard_block.cc:122:cell_hard_block$4787.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32379 $auto$hard_block.cc:122:cell_hard_block$4787.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32381 $auto$hard_block.cc:122:cell_hard_block$4787.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32383 $auto$hard_block.cc:122:cell_hard_block$4787.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32385 $auto$hard_block.cc:122:cell_hard_block$4787.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32387 $auto$hard_block.cc:122:cell_hard_block$4787.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32389 $auto$hard_block.cc:122:cell_hard_block$4787.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32391 $auto$hard_block.cc:122:cell_hard_block$4787.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32393 $auto$hard_block.cc:122:cell_hard_block$4787.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32395 $auto$hard_block.cc:122:cell_hard_block$4787.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32397 $auto$hard_block.cc:122:cell_hard_block$4787.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32399 $dffe~383^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32401 $auto$hard_block.cc:122:cell_hard_block$4791.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32403 $auto$hard_block.cc:122:cell_hard_block$4791.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32405 $auto$hard_block.cc:122:cell_hard_block$4791.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32407 $auto$hard_block.cc:122:cell_hard_block$4791.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32409 $auto$hard_block.cc:122:cell_hard_block$4791.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32411 $auto$hard_block.cc:122:cell_hard_block$4791.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32413 $auto$hard_block.cc:122:cell_hard_block$4791.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32415 $dffe~385^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32417 $dffe~385^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32419 $dffe~385^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32421 $dffe~385^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32423 $dffe~385^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32425 $dffe~385^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32427 $auto$hard_block.cc:122:cell_hard_block$4784.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32429 $auto$hard_block.cc:122:cell_hard_block$4784.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32431 $auto$hard_block.cc:122:cell_hard_block$4784.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32433 $auto$hard_block.cc:122:cell_hard_block$4784.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32435 $auto$hard_block.cc:122:cell_hard_block$4784.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32437 $auto$hard_block.cc:122:cell_hard_block$4784.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32439 $auto$hard_block.cc:122:cell_hard_block$4784.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32441 $auto$hard_block.cc:122:cell_hard_block$4784.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32443 $auto$hard_block.cc:122:cell_hard_block$4784.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32445 $auto$hard_block.cc:122:cell_hard_block$4784.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32447 $auto$hard_block.cc:122:cell_hard_block$4784.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32449 $auto$hard_block.cc:122:cell_hard_block$4784.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32451 $auto$hard_block.cc:122:cell_hard_block$4784.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32453 $auto$hard_block.cc:122:cell_hard_block$4784.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32455 $auto$hard_block.cc:122:cell_hard_block$4784.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32457 $auto$hard_block.cc:122:cell_hard_block$4784.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32459 $auto$hard_block.cc:122:cell_hard_block$4784.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32461 $auto$hard_block.cc:122:cell_hard_block$4784.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32463 $auto$hard_block.cc:122:cell_hard_block$4784.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32465 $auto$hard_block.cc:122:cell_hard_block$4784.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32467 $auto$hard_block.cc:122:cell_hard_block$4784.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32469 $auto$hard_block.cc:122:cell_hard_block$4784.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32471 $auto$hard_block.cc:122:cell_hard_block$4784.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32473 $auto$hard_block.cc:122:cell_hard_block$4784.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32475 $auto$hard_block.cc:122:cell_hard_block$4784.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32477 $auto$hard_block.cc:122:cell_hard_block$4784.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32479 $auto$hard_block.cc:122:cell_hard_block$4784.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32481 $auto$hard_block.cc:122:cell_hard_block$4784.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32483 $auto$hard_block.cc:122:cell_hard_block$4784.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32485 $auto$hard_block.cc:122:cell_hard_block$4784.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32487 $auto$hard_block.cc:122:cell_hard_block$4784.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32489 $auto$hard_block.cc:122:cell_hard_block$4784.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32491 $dffe~379^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32493 $dffe~379^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32495 $dffe~379^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32497 $dffe~379^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32499 $dffe~379^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32501 $dffe~379^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32503 $dffe~379^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32505 $dffe~379^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32507 $dffe~379^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32509 $dffe~379^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32511 $auto$hard_block.cc:122:cell_hard_block$4792.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32513 $auto$hard_block.cc:122:cell_hard_block$4792.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32515 $auto$hard_block.cc:122:cell_hard_block$4792.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32517 $auto$hard_block.cc:122:cell_hard_block$4792.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32519 $auto$hard_block.cc:122:cell_hard_block$4792.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32521 $auto$hard_block.cc:122:cell_hard_block$4792.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32523 $auto$hard_block.cc:122:cell_hard_block$4792.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32525 $auto$hard_block.cc:122:cell_hard_block$4792.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32527 $auto$hard_block.cc:122:cell_hard_block$4792.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32529 $auto$hard_block.cc:122:cell_hard_block$4792.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32531 $auto$hard_block.cc:122:cell_hard_block$4792.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32533 $auto$hard_block.cc:122:cell_hard_block$4792.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32535 $auto$hard_block.cc:122:cell_hard_block$4792.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32537 $auto$hard_block.cc:122:cell_hard_block$4792.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32539 $auto$hard_block.cc:122:cell_hard_block$4792.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32541 $auto$hard_block.cc:122:cell_hard_block$4792.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32543 $auto$hard_block.cc:122:cell_hard_block$4792.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32545 $auto$hard_block.cc:122:cell_hard_block$4792.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32547 $auto$hard_block.cc:122:cell_hard_block$4792.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32549 $auto$hard_block.cc:122:cell_hard_block$4792.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32551 $auto$hard_block.cc:122:cell_hard_block$4792.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32553 $auto$hard_block.cc:122:cell_hard_block$4792.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32555 $auto$hard_block.cc:122:cell_hard_block$4792.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32557 $auto$hard_block.cc:122:cell_hard_block$4792.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32559 $auto$hard_block.cc:122:cell_hard_block$4792.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32561 $auto$hard_block.cc:122:cell_hard_block$4792.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32563 $auto$hard_block.cc:122:cell_hard_block$4792.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32565 $auto$hard_block.cc:122:cell_hard_block$4792.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32567 $auto$hard_block.cc:122:cell_hard_block$4792.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32569 $auto$hard_block.cc:122:cell_hard_block$4792.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32571 $auto$hard_block.cc:122:cell_hard_block$4792.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32573 $auto$hard_block.cc:122:cell_hard_block$4792.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32575 $auto$hard_block.cc:122:cell_hard_block$4785.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32577 $auto$hard_block.cc:122:cell_hard_block$4785.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32579 $auto$hard_block.cc:122:cell_hard_block$4785.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32581 $auto$hard_block.cc:122:cell_hard_block$4785.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32583 $auto$hard_block.cc:122:cell_hard_block$4785.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32585 $auto$hard_block.cc:122:cell_hard_block$4785.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32587 $auto$hard_block.cc:122:cell_hard_block$4785.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32591 $sdffe~386^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32595 $sdffe~654^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32597 $auto$simplemap.cc:248:simplemap_eqne$14273[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32599 $sdff~655^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32601 $auto$simplemap.cc:248:simplemap_eqne$16369[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32603 $auto$simplemap.cc:248:simplemap_eqne$16369[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32605 $auto$simplemap.cc:248:simplemap_eqne$16382[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32607 $auto$hard_block.cc:122:cell_hard_block$6254.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32609 $dffe~875^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32611 $dffe~874^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32613 $dffe~999^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32615 $dffe~998^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32617 $dffe~997^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32619 $dffe~996^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32621 $dffe~995^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32623 $dffe~994^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32625 $dffe~993^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32627 $dffe~992^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32629 $dffe~991^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32633 $sdffe~1003^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32637 $sdffce~1022^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32641 $sdffe~1001^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32645 $sdffe~1001^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32649 $sdffe~1001^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32653 $sdffe~1001^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32657 $sdffe~1001^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32661 $sdffe~1001^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32665 $sdffe~1001^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32667 $dffe~876^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32669 $dffe~867^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32671 $dffe~964^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32673 $dffe~963^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32675 $dffe~962^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32677 $dffe~961^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32679 $dffe~960^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32681 $dffe~959^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32683 $dffe~958^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32685 $dffe~957^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32687 $dffe~1000^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32689 $dffe~877^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32691 $dffe~877^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32693 $dffe~877^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32695 $dffe~877^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32697 $dffe~877^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32699 $dffe~877^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32701 $dffe~877^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32703 $dffe~877^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32705 $dffe~877^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32707 $dffe~877^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32709 $dffe~877^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32711 $dffe~877^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32713 $dffe~877^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32715 $dffe~877^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32717 $dffe~877^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32719 $dffe~877^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32721 $dffe~877^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32723 $dffe~877^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32725 $dffe~877^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32727 $dffe~877^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32729 $dffe~877^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32731 $dffe~877^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32733 $dffe~877^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32735 $dffe~877^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32737 $dffe~877^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32739 $dffe~877^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32741 $dffe~877^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32743 $dffe~877^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32745 $dffe~877^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32747 $dffe~877^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32749 $dffe~877^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32751 $dffe~877^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32753 $dffe~878^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32755 $dffe~878^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32757 $dffe~878^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32759 $dffe~878^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32761 $dffe~878^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32763 $dffe~878^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32765 $dffe~878^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32767 $dffe~878^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32769 $dffe~878^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32771 $dffe~878^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32773 $dffe~878^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32775 $dffe~878^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32777 $dffe~878^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32779 $dffe~878^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32781 $dffe~878^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32783 $dffe~878^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32785 $dffe~878^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32787 $dffe~878^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32789 $dffe~878^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32791 $dffe~878^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32793 $dffe~878^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32795 $dffe~878^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32797 $dffe~878^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32799 $dffe~878^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32801 $dffe~878^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32803 $dffe~878^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32805 $dffe~878^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32807 $dffe~878^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32809 $dffe~878^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32811 $dffe~878^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32813 $dffe~878^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32815 $dffe~878^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32817 $dffe~879^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32819 $dffe~879^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32821 $dffe~879^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32823 $dffe~879^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32825 $dffe~879^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32827 $dffe~879^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32829 $dffe~879^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32831 $dffe~879^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32833 $dffe~879^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32835 $dffe~879^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32837 $dffe~879^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32839 $dffe~879^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32841 $dffe~879^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32843 $dffe~879^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32845 $dffe~879^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32847 $dffe~879^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32849 $dffe~879^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32851 $dffe~879^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32853 $dffe~879^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32855 $dffe~879^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32857 $dffe~879^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32859 $dffe~879^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32861 $dffe~879^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32863 $dffe~879^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32865 $dffe~879^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32867 $dffe~879^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32869 $dffe~879^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32871 $dffe~879^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32873 $dffe~879^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32875 $dffe~879^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32877 $dffe~879^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32879 $dffe~879^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32881 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32883 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32885 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32887 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32889 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32891 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32893 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32895 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32897 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32899 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32901 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32903 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32905 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32907 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32909 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32911 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32913 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32915 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32917 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32919 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32921 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32923 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32925 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32927 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32929 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32931 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32933 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32935 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32937 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32939 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32941 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32943 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32945 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[32] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32947 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32949 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32951 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32953 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32955 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32957 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32959 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32961 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32963 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32965 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32967 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32969 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32971 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32973 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32975 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32977 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32979 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32981 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32983 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32985 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32987 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32989 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32991 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32993 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32995 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32997 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$32999 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33001 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33003 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33005 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33007 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33009 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33011 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[32] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33013 $dffe~883^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33015 $dffe~883^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33017 $dffe~883^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33019 $dffe~883^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33021 $dffe~883^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33023 $dffe~884^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33025 $dffe~884^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33027 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33029 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33031 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33033 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33035 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33037 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33039 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33041 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33043 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33045 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33047 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33049 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33051 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33053 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33055 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33057 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33059 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33061 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33063 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33065 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33067 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33069 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33071 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33073 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33075 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33077 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33079 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33081 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33083 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33085 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33087 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33089 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33091 $dffe~886^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33093 $dffe~886^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33095 $dffe~886^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33097 $dffe~886^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33099 $dffe~886^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33101 $dffe~886^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33103 $dffe~886^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33105 $dffe~886^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33107 $dffe~886^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33109 $dffe~886^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33111 $dffe~886^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33113 $dffe~886^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33115 $dffe~886^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33117 $dffe~886^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33119 $dffe~886^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33121 $dffe~886^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33123 $dffe~886^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33125 $dffe~886^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33127 $dffe~886^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33129 $dffe~886^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33131 $dffe~886^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33133 $dffe~886^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33135 $dffe~886^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33137 $dffe~886^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33139 $dffe~886^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33141 $dffe~886^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33143 $dffe~886^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33145 $dffe~886^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33147 $dffe~886^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33149 $dffe~886^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33151 $dffe~886^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33153 $dffe~886^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33155 $dffe~887^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33157 $dffe~887^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33159 $dffe~887^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33161 $dffe~887^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33163 $dffe~887^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33165 $dffe~887^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33167 $dffe~887^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33169 $dffe~887^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33171 $dffe~887^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33173 $dffe~887^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33175 $dffe~887^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33177 $dffe~887^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33179 $dffe~887^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33181 $dffe~887^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33183 $dffe~887^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33185 $dffe~887^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33187 $dffe~887^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33189 $dffe~887^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33191 $dffe~887^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33193 $dffe~887^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33195 $dffe~887^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33197 $dffe~887^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33199 $dffe~887^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33201 $dffe~887^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33203 $dffe~887^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33205 $dffe~887^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33207 $dffe~887^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33209 $dffe~887^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33211 $dffe~887^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33213 $dffe~887^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33215 $dffe~887^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33217 $dffe~887^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33219 $dffe~888^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33221 $dffe~888^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33223 $dffe~888^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33225 $dffe~889^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33227 $dffe~889^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33229 $dffe~890^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33231 $dffe~890^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33233 $dffe~888^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33235 $dffe~892^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33237 $dffe~892^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33239 $dffe~892^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33241 $dffe~892^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33243 $dffe~892^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33245 $dffe~892^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33247 $dffe~892^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33249 $dffe~892^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33251 $dffe~892^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33253 $dffe~892^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33255 $dffe~892^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33257 $dffe~892^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33259 $dffe~892^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33261 $dffe~892^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33263 $dffe~892^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33265 $dffe~892^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33267 $dffe~892^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33269 $dffe~893^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33271 $dffe~893^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33273 $dffe~893^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33275 $dffe~893^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33277 $dffe~893^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33279 $dffe~893^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33281 $dffe~893^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33283 $dffe~893^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33285 $dffe~893^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33287 $dffe~893^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33289 $dffe~893^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33291 $dffe~893^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33293 $dffe~893^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33295 $dffe~893^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33297 $dffe~893^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33299 $dffe~893^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33301 $dffe~893^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33303 $dffe~893^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33305 $dffe~893^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33307 $dffe~893^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33309 $dffe~893^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33311 $dffe~893^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33313 $dffe~893^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33315 $dffe~893^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33317 $dffe~893^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33319 $dffe~894^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33321 $dffe~894^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33323 $dffe~894^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33325 $dffe~894^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33327 $dffe~894^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33329 $dffe~894^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33331 $dffe~894^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33333 $dffe~894^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33335 $dffe~894^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33337 $dffe~894^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33339 $dffe~894^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33341 $dffe~894^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33343 $dffe~894^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33345 $dffe~894^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33347 $dffe~894^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33349 $dffe~894^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33351 $dffe~894^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33353 $dffe~894^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33355 $dffe~894^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33357 $dffe~894^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33359 $dffe~894^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33361 $dffe~894^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33363 $dffe~894^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33365 $dffe~894^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33367 $dffe~894^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33369 $dffe~894^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33371 $dffe~894^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33373 $dffe~894^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33375 $dffe~894^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33377 $dffe~894^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33379 $dffe~894^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33381 $dffe~894^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33383 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33385 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33387 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33389 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33391 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33393 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33395 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33397 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33399 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33401 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33403 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33405 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33407 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33409 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33411 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33413 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33415 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33417 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33419 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33421 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33423 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33425 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33427 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33429 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33431 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33433 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33435 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33437 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33439 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33441 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33443 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33445 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33447 $dffe~896^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33449 $dffe~896^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33451 $dffe~896^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33453 $dffe~896^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33455 $dffe~896^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33457 $dffe~896^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33459 $dffe~896^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33461 $dffe~896^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33463 $dffe~896^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33465 $dffe~896^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33467 $dffe~896^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33469 $dffe~896^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33471 $dffe~896^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33473 $dffe~896^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33475 $dffe~896^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33477 $dffe~896^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33479 $dffe~896^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33481 $dffe~896^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33483 $dffe~896^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33485 $dffe~896^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33487 $dffe~896^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33489 $dffe~896^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33491 $dffe~896^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33493 $dffe~896^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33495 $dffe~896^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33497 $dffe~896^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33499 $dffe~896^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33501 $dffe~896^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33503 $dffe~896^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33505 $dffe~896^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33507 $dffe~896^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33509 $dffe~896^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33511 $dffe~897^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33513 $dffe~897^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33515 $dffe~897^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33517 $dffe~897^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33519 $dffe~897^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33521 $dffe~897^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33523 $dffe~897^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33525 $dffe~897^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33527 $dffe~897^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33529 $dffe~897^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33531 $dffe~897^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33533 $dffe~897^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33535 $dffe~897^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33537 $dffe~897^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33539 $dffe~897^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33541 $dffe~897^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33543 $dffe~897^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33545 $dffe~897^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33547 $dffe~897^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33549 $dffe~897^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33551 $dffe~897^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33553 $dffe~897^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33555 $dffe~897^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33557 $dffe~897^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33559 $dffe~897^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33561 $dffe~897^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33563 $dffe~897^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33565 $dffe~897^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33567 $dffe~897^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33569 $dffe~897^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33571 $dffe~897^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33573 $dffe~897^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33575 $dffe~898^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33577 $dffe~898^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33579 $dffe~898^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33581 $dffe~898^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33583 $dffe~898^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33585 $dffe~898^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33587 $dffe~898^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33589 $dffe~898^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33591 $dffe~898^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33593 $dffe~898^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33595 $dffe~898^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33597 $dffe~898^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33599 $dffe~898^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33601 $dffe~898^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33603 $dffe~898^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33605 $dffe~898^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33607 $dffe~898^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33609 $dffe~898^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33611 $dffe~898^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33613 $dffe~898^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33615 $dffe~898^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33617 $dffe~898^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33619 $dffe~898^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33621 $dffe~898^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33623 $dffe~898^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33625 $dffe~898^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33627 $dffe~898^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33629 $dffe~898^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33631 $dffe~898^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33633 $dffe~898^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33635 $dffe~898^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33637 $dffe~898^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33639 $dffe~929^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33641 $dffe~929^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33643 $dffe~929^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33645 $dffe~929^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33647 $dffe~929^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33649 $dffe~929^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33651 $dffe~929^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33653 $dffe~929^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33655 $dffe~929^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33657 $dffe~929^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33659 $dffe~929^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33661 $dffe~929^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33663 $dffe~929^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33665 $dffe~929^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33667 $dffe~929^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33669 $dffe~929^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33671 $dffe~929^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33673 $dffe~929^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33675 $dffe~929^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33677 $dffe~929^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33679 $dffe~929^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33681 $dffe~929^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33683 $dffe~929^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33685 $dffe~929^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33687 $dffe~929^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33689 $dffe~929^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33691 $dffe~929^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33693 $dffe~929^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33695 $dffe~929^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33697 $dffe~929^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33699 $dffe~929^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33701 $dffe~929^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33703 $dffe~1099^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33705 $dffe~1099^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33707 $dffe~1099^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33709 $dffe~1099^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33711 $dffe~1099^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33713 $dffe~1099^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33715 $dffe~1099^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33717 $dffe~1099^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33719 $dffe~1099^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33721 $dffe~1099^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33723 $dffe~1099^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33725 $dffe~1099^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33727 $dffe~1099^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33729 $dffe~1099^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33731 $dffe~1099^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33733 $dffe~1099^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33735 $dffe~1099^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33737 $dffe~1099^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33739 $dffe~1099^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33741 $dffe~1099^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33743 $dffe~1099^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33745 $dffe~1099^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33747 $dffe~1099^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33749 $dffe~1099^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33751 $dffe~1099^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33753 $dffe~1099^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33755 $dffe~1099^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33757 $dffe~1099^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33759 $dffe~1099^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33761 $dffe~1099^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33763 $dffe~1099^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33765 $dffe~1099^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33767 $dffe~1099^Q~32 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33769 $dffe~1099^Q~33 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33771 $dffe~1099^Q~34 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33773 $dffe~1099^Q~35 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33775 $dffe~1099^Q~36 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33777 $dffe~1099^Q~37 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33779 $dffe~1099^Q~38 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33781 $dffe~1099^Q~39 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33783 $dffe~1099^Q~40 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33785 $dffe~1099^Q~41 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33787 $dffe~1099^Q~42 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33789 $dffe~1099^Q~43 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33791 $dffe~1099^Q~44 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33793 $dffe~1099^Q~45 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33795 $dffe~1099^Q~46 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33797 $dffe~1099^Q~47 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33799 $dffe~1099^Q~48 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33801 $dffe~1099^Q~49 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33803 $dffe~1099^Q~50 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33805 $dffe~1099^Q~51 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33807 $dffe~1099^Q~52 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33809 $dffe~1099^Q~53 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33811 $dffe~1099^Q~54 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33813 $dffe~1099^Q~55 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33815 $dffe~1099^Q~56 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33817 $dffe~1099^Q~57 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33819 $dffe~1099^Q~58 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33821 $dffe~1099^Q~59 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33823 $dffe~1099^Q~60 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33825 $dffe~1099^Q~61 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33827 $dffe~1099^Q~62 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33829 $dffe~1099^Q~63 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33831 $dffe~930^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33833 $dffe~930^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33835 $dffe~930^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33837 $dffe~930^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33839 $dffe~930^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33841 $dffe~930^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33843 $dffe~930^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33845 $dffe~930^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33847 $dffe~930^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33849 $dffe~930^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33851 $dffe~930^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33853 $dffe~930^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33855 $dffe~930^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33857 $dffe~930^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33859 $dffe~930^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33861 $dffe~930^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33863 $dffe~930^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33865 $dffe~930^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33867 $dffe~930^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33869 $dffe~930^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33871 $dffe~930^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33873 $dffe~930^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33875 $dffe~930^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33877 $dffe~930^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33879 $dffe~930^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33881 $dffe~930^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33883 $dffe~930^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33885 $dffe~930^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33887 $dffe~930^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33889 $dffe~930^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33891 $dffe~930^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33893 $dffe~930^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33895 $dffe~931^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33897 $dffe~931^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33899 $dffe~931^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33901 $dffe~931^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33903 $dffe~931^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33905 $dffe~931^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33907 $dffe~931^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33909 $dffe~931^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33911 $dffe~931^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33913 $dffe~931^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33915 $dffe~931^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33917 $dffe~931^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33919 $dffe~931^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33921 $dffe~931^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33923 $dffe~931^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33925 $dffe~931^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33927 $dffe~931^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33929 $dffe~931^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33931 $dffe~931^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33933 $dffe~931^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33935 $dffe~931^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33937 $dffe~931^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33939 $dffe~931^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33941 $dffe~931^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33943 $dffe~931^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33945 $dffe~931^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33947 $dffe~931^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33949 $dffe~931^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33951 $dffe~931^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33953 $dffe~931^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33955 $dffe~931^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33957 $dffe~931^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33959 $dffe~932^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33961 $dffe~932^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33963 $dffe~932^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33965 $dffe~932^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33967 $dffe~932^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33969 $dffe~932^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33971 $dffe~932^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33973 $dffe~932^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33975 $dffe~932^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33977 $dffe~932^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33979 $dffe~932^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33981 $dffe~932^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33983 $dffe~932^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33985 $dffe~932^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33987 $dffe~932^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33989 $dffe~932^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33991 $dffe~932^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33993 $dffe~932^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33995 $dffe~932^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33997 $dffe~932^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$33999 $dffe~932^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34001 $dffe~932^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34003 $dffe~932^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34005 $dffe~932^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34007 $dffe~932^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34009 $dffe~932^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34011 $dffe~932^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34013 $dffe~932^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34015 $dffe~932^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34017 $dffe~932^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34019 $dffe~932^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34021 $dffe~932^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34023 $dffe~933^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34025 $dffe~933^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34027 $dffe~933^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34029 $dffe~933^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34031 $dffe~933^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34033 $dffe~933^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34035 $dffe~933^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34037 $dffe~933^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34039 $dffe~933^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34041 $dffe~933^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34043 $dffe~933^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34045 $dffe~933^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34047 $dffe~933^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34049 $dffe~933^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34051 $dffe~933^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34053 $dffe~933^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34055 $dffe~933^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34057 $dffe~933^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34059 $dffe~933^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34061 $dffe~933^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34063 $dffe~933^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34065 $dffe~933^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34067 $dffe~933^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34069 $dffe~933^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34071 $dffe~933^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34073 $dffe~933^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34075 $dffe~933^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34077 $dffe~933^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34079 $dffe~933^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34081 $dffe~933^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34083 $dffe~933^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34085 $dffe~933^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34087 $dffe~934^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34089 $dffe~934^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34091 $dffe~934^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34093 $dffe~934^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34095 $dffe~934^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34097 $dffe~934^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34099 $dffe~934^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34101 $dffe~934^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34103 $dffe~934^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34105 $dffe~934^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34107 $dffe~934^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34109 $dffe~934^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34111 $dffe~934^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34113 $dffe~934^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34115 $dffe~934^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34117 $dffe~934^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34119 $dffe~934^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34121 $dffe~934^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34123 $dffe~934^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34125 $dffe~934^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34127 $dffe~934^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34129 $dffe~934^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34131 $dffe~934^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34133 $dffe~934^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34135 $dffe~934^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34137 $dffe~934^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34139 $dffe~934^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34141 $dffe~934^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34143 $dffe~934^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34145 $dffe~934^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34147 $dffe~934^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34149 $dffe~934^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34151 $dffe~935^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34153 $dffe~935^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34155 $dffe~935^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34157 $dffe~935^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34159 $dffe~935^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34161 $dffe~935^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34163 $dffe~935^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34165 $dffe~935^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34167 $dffe~935^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34169 $dffe~935^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34171 $dffe~935^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34173 $dffe~935^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34175 $dffe~935^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34177 $dffe~935^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34179 $dffe~935^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34181 $dffe~935^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34183 $dffe~935^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34185 $dffe~935^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34187 $dffe~935^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34189 $dffe~935^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34191 $dffe~935^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34193 $dffe~935^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34195 $dffe~935^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34197 $dffe~935^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34199 $dffe~935^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34201 $dffe~935^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34203 $dffe~935^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34205 $dffe~935^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34207 $dffe~935^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34209 $dffe~935^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34211 $dffe~935^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34213 $dffe~935^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34215 $dffe~936^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34217 $dffe~936^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34219 $dffe~936^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34221 $dffe~936^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34223 $dffe~936^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34225 $dffe~936^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34227 $dffe~936^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34229 $dffe~936^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34231 $dffe~936^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34233 $dffe~936^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34235 $dffe~936^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34237 $dffe~936^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34239 $dffe~936^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34241 $dffe~936^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34243 $dffe~936^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34245 $dffe~936^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34247 $dffe~936^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34249 $dffe~936^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34251 $dffe~936^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34253 $dffe~936^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34255 $dffe~936^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34257 $dffe~936^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34259 $dffe~936^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34261 $dffe~936^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34263 $dffe~936^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34265 $dffe~936^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34267 $dffe~936^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34269 $dffe~936^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34271 $dffe~936^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34273 $dffe~936^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34275 $dffe~936^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34277 $dffe~936^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34279 $dffe~937^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34281 $dffe~937^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34283 $dffe~937^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34285 $dffe~937^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34287 $dffe~937^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34289 $dffe~937^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34291 $dffe~937^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34293 $dffe~937^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34295 $dffe~937^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34297 $dffe~937^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34299 $dffe~937^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34301 $dffe~937^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34303 $dffe~937^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34305 $dffe~937^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34307 $dffe~937^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34309 $dffe~937^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34311 $dffe~937^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34313 $dffe~937^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34315 $dffe~937^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34317 $dffe~937^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34319 $dffe~937^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34321 $dffe~937^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34323 $dffe~937^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34325 $dffe~937^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34327 $dffe~937^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34329 $dffe~937^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34331 $dffe~937^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34333 $dffe~937^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34335 $dffe~937^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34337 $dffe~937^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34339 $dffe~937^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34341 $dffe~937^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34343 $dffe~938^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34345 $dffe~938^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34347 $dffe~938^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34349 $dffe~938^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34351 $dffe~938^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34353 $dffe~938^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34355 $dffe~938^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34357 $dffe~938^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34359 $dffe~938^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34361 $dffe~938^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34363 $dffe~938^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34365 $dffe~938^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34367 $dffe~938^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34369 $dffe~938^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34371 $dffe~938^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34373 $dffe~938^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34375 $dffe~938^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34377 $dffe~938^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34379 $dffe~938^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34381 $dffe~938^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34383 $dffe~938^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34385 $dffe~938^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34387 $dffe~938^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34389 $dffe~938^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34391 $dffe~938^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34393 $dffe~938^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34395 $dffe~938^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34397 $dffe~938^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34399 $dffe~938^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34401 $dffe~938^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34403 $dffe~938^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34405 $dffe~938^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34407 $dffe~939^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34409 $dffe~940^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34411 $dffe~941^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34413 $dffe~942^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34415 $dffe~943^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34417 $dffe~944^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34419 $dffe~945^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34421 $dffe~946^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34423 $dffe~947^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34425 $dffe~948^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34427 $dffe~949^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34429 $dffe~950^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34431 $dffe~951^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34433 $dffe~952^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34435 $dffe~953^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34437 $dffe~954^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34439 $dffe~955^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34441 $dffe~956^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34443 $dffe~965^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34445 $dffe~965^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34447 $dffe~965^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34449 $dffe~965^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34451 $dffe~965^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34453 $dffe~965^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34455 $dffe~966^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34457 $dffe~966^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34459 $dffe~966^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34461 $dffe~966^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34463 $dffe~966^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34465 $dffe~966^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34467 $dffe~967^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34469 $dffe~967^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34471 $dffe~967^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34473 $dffe~967^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34475 $dffe~967^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34477 $dffe~967^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34479 $dffe~968^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34481 $dffe~968^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34483 $dffe~968^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34485 $dffe~968^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34487 $dffe~968^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34489 $dffe~968^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34491 $dffe~969^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34493 $dffe~969^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34495 $dffe~969^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34497 $dffe~969^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34499 $dffe~969^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34501 $dffe~969^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34503 $dffe~970^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34505 $dffe~970^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34507 $dffe~970^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34509 $dffe~970^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34511 $dffe~970^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34513 $dffe~970^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34515 $dffe~971^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34517 $dffe~971^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34519 $dffe~971^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34521 $dffe~971^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34523 $dffe~971^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34525 $dffe~971^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34527 $dffe~972^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34529 $dffe~972^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34531 $dffe~972^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34533 $dffe~972^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34535 $dffe~972^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34537 $dffe~972^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34539 $dffe~973^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34541 $dffe~974^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34543 $dffe~975^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34545 $dffe~976^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34547 $dffe~977^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34549 $dffe~978^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34551 $dffe~979^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34553 $dffe~980^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34555 $dffe~981^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34557 $dffe~982^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34559 $dffe~982^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34561 $dffe~982^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34563 $dffe~982^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34565 $dffe~982^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34567 $dffe~982^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34569 $dffe~983^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34571 $dffe~983^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34573 $dffe~983^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34575 $dffe~983^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34577 $dffe~983^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34579 $dffe~983^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34581 $dffe~984^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34583 $dffe~984^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34585 $dffe~984^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34587 $dffe~984^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34589 $dffe~984^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34591 $dffe~984^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34593 $dffe~985^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34595 $dffe~985^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34597 $dffe~985^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34599 $dffe~985^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34601 $dffe~985^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34603 $dffe~985^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34605 $dffe~986^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34607 $dffe~986^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34609 $dffe~986^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34611 $dffe~986^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34613 $dffe~986^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34615 $dffe~986^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34617 $dffe~987^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34619 $dffe~987^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34621 $dffe~987^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34623 $dffe~987^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34625 $dffe~987^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34627 $dffe~987^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34629 $dffe~988^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34631 $dffe~988^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34633 $dffe~988^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34635 $dffe~988^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34637 $dffe~988^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34639 $dffe~988^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34641 $dffe~989^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34643 $dffe~989^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34645 $dffe~989^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34647 $dffe~989^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34649 $dffe~989^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34651 $dffe~989^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34653 $dffe~990^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34655 $dffe~990^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34657 $dffe~990^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34659 $dffe~990^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34661 $dffe~990^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34663 $dffe~990^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34667 $sdffe~1008^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34671 $sdffe~1017^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34675 $sdffe~1016^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34679 $sdffe~1009^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34683 $sdffe~1010^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34687 $sdffe~1011^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34691 $sdffe~1012^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34695 $sdffe~1013^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34699 $sdffe~1014^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34703 $sdffe~1015^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34707 $sdffe~1018^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34711 $sdffe~1007^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34715 $auto$hard_block.cc:122:cell_hard_block$6251.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34719 $auto$hard_block.cc:122:cell_hard_block$6251.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34723 $auto$hard_block.cc:122:cell_hard_block$6251.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34727 $auto$hard_block.cc:122:cell_hard_block$6251.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34731 $auto$hard_block.cc:122:cell_hard_block$6251.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34735 $auto$hard_block.cc:122:cell_hard_block$6251.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34739 $auto$hard_block.cc:122:cell_hard_block$6251.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34741 $dffe~873^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34743 $dffe~873^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34745 $dffe~873^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34747 $dffe~873^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34749 $dffe~873^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34751 $dffe~873^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34753 $dffe~872^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34755 $dffe~872^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34757 $dffe~872^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34759 $dffe~872^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34761 $dffe~872^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34763 $dffe~872^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34765 $dffe~858^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34767 $dffe~858^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34769 $dffe~858^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34771 $dffe~858^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34773 $dffe~858^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34775 $dffe~858^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34777 $dffe~858^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34779 $dffe~858^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34781 $dffe~858^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34783 $dffe~858^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34785 $dffe~866^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34787 $dffe~865^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34791 $sdffe~1005^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34795 $sdffe~1005^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34799 $sdffe~1005^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34803 $sdffe~1005^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34807 $sdffe~1005^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34811 $sdffe~1005^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34815 $sdffe~1005^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34819 $sdffce~1021^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34823 $sdffce~1004^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34825 $dffe~859^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34827 $dffe~859^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34829 $dffe~859^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34831 $dffe~859^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34833 $dffe~859^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34835 $dffe~859^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34837 $dffe~859^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34839 $dffe~859^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34841 $dffe~859^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34843 $dffe~859^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34845 $dffe~859^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34847 $dffe~859^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34849 $dffe~859^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34851 $dffe~859^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34853 $dffe~859^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34855 $dffe~859^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34857 $dffe~859^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34859 $dffe~859^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34861 $dffe~859^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34863 $dffe~859^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34865 $dffe~859^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34867 $dffe~859^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34869 $dffe~859^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34871 $dffe~859^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34873 $dffe~859^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34875 $dffe~859^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34877 $dffe~859^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34879 $dffe~859^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34881 $dffe~859^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34883 $dffe~859^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34885 $dffe~859^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34887 $dffe~859^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34889 $dffe~860^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34891 $dffe~860^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34893 $dffe~860^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34895 $dffe~860^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34897 $dffe~860^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34899 $dffe~860^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34901 $dffe~860^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34903 $dffe~860^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34905 $dffe~860^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34907 $dffe~860^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34909 $dffe~860^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34911 $dffe~860^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34913 $dffe~860^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34915 $dffe~860^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34917 $dffe~860^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34919 $dffe~860^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34921 $dffe~860^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34923 $dffe~860^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34925 $dffe~860^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34927 $dffe~860^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34929 $dffe~860^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34931 $dffe~860^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34933 $dffe~860^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34935 $dffe~860^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34937 $dffe~860^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34939 $dffe~860^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34941 $dffe~860^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34943 $dffe~860^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34945 $dffe~860^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34947 $dffe~860^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34949 $dffe~860^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34951 $dffe~860^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34953 $dffe~861^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34955 $dffe~861^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34957 $dffe~861^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34959 $dffe~861^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34961 $dffe~861^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34963 $dffe~861^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34965 $dffe~861^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34967 $dffe~861^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34969 $dffe~861^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34971 $dffe~861^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34973 $dffe~861^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34975 $dffe~861^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34977 $dffe~861^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34979 $dffe~861^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34981 $dffe~861^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34983 $dffe~861^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34985 $dffe~861^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34987 $dffe~861^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34989 $dffe~861^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34991 $dffe~861^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34993 $dffe~861^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34995 $dffe~861^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34997 $dffe~861^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$34999 $dffe~861^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35001 $dffe~861^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35003 $dffe~861^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35005 $dffe~861^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35007 $dffe~861^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35009 $dffe~861^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35011 $dffe~861^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35013 $dffe~861^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35015 $dffe~861^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35017 $dffe~862^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35019 $dffe~862^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35021 $dffe~862^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35023 $dffe~862^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35025 $dffe~862^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35027 $dffe~862^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35029 $dffe~862^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35031 $dffe~862^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35033 $dffe~862^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35035 $dffe~862^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35037 $dffe~862^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35039 $dffe~862^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35041 $dffe~862^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35043 $dffe~862^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35045 $dffe~862^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35047 $dffe~862^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35049 $dffe~862^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35051 $dffe~862^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35053 $dffe~862^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35055 $dffe~862^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35057 $dffe~862^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35059 $dffe~862^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35061 $dffe~862^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35063 $dffe~862^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35065 $dffe~862^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35067 $dffe~862^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35069 $dffe~862^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35071 $dffe~862^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35073 $dffe~862^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35075 $dffe~862^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35077 $dffe~862^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35079 $dffe~862^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35081 $dffe~863^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35083 $dffe~864^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35085 $dffe~868^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35087 $dffe~868^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35089 $dffe~868^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35091 $dffe~868^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35093 $dffe~868^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35095 $dffe~868^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35097 $dffe~869^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35099 $dffe~869^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35101 $dffe~869^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35103 $dffe~869^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35105 $dffe~869^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35107 $dffe~869^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35109 $dffe~870^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35111 $dffe~871^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35115 $auto$hard_block.cc:122:cell_hard_block$6353.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35119 $auto$hard_block.cc:122:cell_hard_block$6353.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35123 $auto$hard_block.cc:122:cell_hard_block$6353.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35127 $auto$hard_block.cc:122:cell_hard_block$6353.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35131 $auto$hard_block.cc:122:cell_hard_block$6353.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35135 $auto$hard_block.cc:122:cell_hard_block$6353.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35139 $auto$hard_block.cc:122:cell_hard_block$6353.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35141 $auto$hard_block.cc:122:cell_hard_block$6254.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35143 $auto$hard_block.cc:122:cell_hard_block$6254.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35145 $auto$hard_block.cc:122:cell_hard_block$6254.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35147 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35149 $auto$hard_block.cc:122:cell_hard_block$6254.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35151 $auto$hard_block.cc:122:cell_hard_block$6254.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35153 $auto$hard_block.cc:122:cell_hard_block$6254.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35155 $auto$hard_block.cc:122:cell_hard_block$6254.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35157 $auto$hard_block.cc:122:cell_hard_block$6254.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35159 $auto$hard_block.cc:122:cell_hard_block$6254.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35161 $auto$hard_block.cc:122:cell_hard_block$6254.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35163 $auto$hard_block.cc:122:cell_hard_block$6254.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35165 $auto$hard_block.cc:122:cell_hard_block$6254.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35167 $auto$hard_block.cc:122:cell_hard_block$6254.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35169 $auto$hard_block.cc:122:cell_hard_block$6254.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35171 $auto$hard_block.cc:122:cell_hard_block$6254.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35173 $auto$hard_block.cc:122:cell_hard_block$6254.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35175 $auto$hard_block.cc:122:cell_hard_block$6254.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35177 $auto$hard_block.cc:122:cell_hard_block$6254.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35179 $auto$hard_block.cc:122:cell_hard_block$6254.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35181 $auto$hard_block.cc:122:cell_hard_block$6254.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35183 $auto$hard_block.cc:122:cell_hard_block$6254.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35185 $auto$hard_block.cc:122:cell_hard_block$6254.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35187 $auto$hard_block.cc:122:cell_hard_block$6254.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35189 $auto$hard_block.cc:122:cell_hard_block$6254.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35191 $auto$hard_block.cc:122:cell_hard_block$6254.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35193 $auto$hard_block.cc:122:cell_hard_block$6254.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35195 $auto$hard_block.cc:122:cell_hard_block$6254.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35197 $auto$hard_block.cc:122:cell_hard_block$6254.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35199 $auto$hard_block.cc:122:cell_hard_block$6254.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35201 $auto$hard_block.cc:122:cell_hard_block$6254.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35203 $dffe~748^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35205 $auto$hard_block.cc:122:cell_hard_block$6258.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35207 $auto$hard_block.cc:122:cell_hard_block$6258.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35209 $auto$hard_block.cc:122:cell_hard_block$6258.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35211 $auto$hard_block.cc:122:cell_hard_block$6258.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35213 $auto$hard_block.cc:122:cell_hard_block$6258.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35215 $auto$hard_block.cc:122:cell_hard_block$6258.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35217 $auto$hard_block.cc:122:cell_hard_block$6258.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35219 $dffe~750^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35221 $dffe~750^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35223 $dffe~750^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35225 $dffe~750^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35227 $dffe~750^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35229 $dffe~750^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35231 $auto$hard_block.cc:122:cell_hard_block$6251.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35233 $auto$hard_block.cc:122:cell_hard_block$6251.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35235 $auto$hard_block.cc:122:cell_hard_block$6251.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35237 $auto$hard_block.cc:122:cell_hard_block$6251.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35239 $auto$hard_block.cc:122:cell_hard_block$6251.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35241 $auto$hard_block.cc:122:cell_hard_block$6251.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35243 $auto$hard_block.cc:122:cell_hard_block$6251.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35245 $auto$hard_block.cc:122:cell_hard_block$6251.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35247 $auto$hard_block.cc:122:cell_hard_block$6251.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35249 $auto$hard_block.cc:122:cell_hard_block$6251.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35251 $auto$hard_block.cc:122:cell_hard_block$6251.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35253 $auto$hard_block.cc:122:cell_hard_block$6251.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35255 $auto$hard_block.cc:122:cell_hard_block$6251.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35257 $auto$hard_block.cc:122:cell_hard_block$6251.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35259 $auto$hard_block.cc:122:cell_hard_block$6251.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35261 $auto$hard_block.cc:122:cell_hard_block$6251.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35263 $auto$hard_block.cc:122:cell_hard_block$6251.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35265 $auto$hard_block.cc:122:cell_hard_block$6251.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35267 $auto$hard_block.cc:122:cell_hard_block$6251.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35269 $auto$hard_block.cc:122:cell_hard_block$6251.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35271 $auto$hard_block.cc:122:cell_hard_block$6251.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35273 $auto$hard_block.cc:122:cell_hard_block$6251.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35275 $auto$hard_block.cc:122:cell_hard_block$6251.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35277 $auto$hard_block.cc:122:cell_hard_block$6251.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35279 $auto$hard_block.cc:122:cell_hard_block$6251.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35281 $auto$hard_block.cc:122:cell_hard_block$6251.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35283 $auto$hard_block.cc:122:cell_hard_block$6251.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35285 $auto$hard_block.cc:122:cell_hard_block$6251.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35287 $auto$hard_block.cc:122:cell_hard_block$6251.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35289 $auto$hard_block.cc:122:cell_hard_block$6251.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35291 $auto$hard_block.cc:122:cell_hard_block$6251.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35293 $auto$hard_block.cc:122:cell_hard_block$6251.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35295 $dffe~744^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35297 $dffe~744^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35299 $dffe~744^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35301 $dffe~744^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35303 $dffe~744^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35305 $dffe~744^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35307 $dffe~744^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35309 $dffe~744^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35311 $dffe~744^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35313 $dffe~744^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35315 $auto$hard_block.cc:122:cell_hard_block$6259.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35317 $auto$hard_block.cc:122:cell_hard_block$6259.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35319 $auto$hard_block.cc:122:cell_hard_block$6259.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35321 $auto$hard_block.cc:122:cell_hard_block$6259.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35323 $auto$hard_block.cc:122:cell_hard_block$6259.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35325 $auto$hard_block.cc:122:cell_hard_block$6259.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35327 $auto$hard_block.cc:122:cell_hard_block$6259.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35329 $auto$hard_block.cc:122:cell_hard_block$6259.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35331 $auto$hard_block.cc:122:cell_hard_block$6259.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35333 $auto$hard_block.cc:122:cell_hard_block$6259.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35335 $auto$hard_block.cc:122:cell_hard_block$6259.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35337 $auto$hard_block.cc:122:cell_hard_block$6259.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35339 $auto$hard_block.cc:122:cell_hard_block$6259.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35341 $auto$hard_block.cc:122:cell_hard_block$6259.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35343 $auto$hard_block.cc:122:cell_hard_block$6259.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35345 $auto$hard_block.cc:122:cell_hard_block$6259.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35347 $auto$hard_block.cc:122:cell_hard_block$6259.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35349 $auto$hard_block.cc:122:cell_hard_block$6259.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35351 $auto$hard_block.cc:122:cell_hard_block$6259.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35353 $auto$hard_block.cc:122:cell_hard_block$6259.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35355 $auto$hard_block.cc:122:cell_hard_block$6259.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35357 $auto$hard_block.cc:122:cell_hard_block$6259.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35359 $auto$hard_block.cc:122:cell_hard_block$6259.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35361 $auto$hard_block.cc:122:cell_hard_block$6259.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35363 $auto$hard_block.cc:122:cell_hard_block$6259.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35365 $auto$hard_block.cc:122:cell_hard_block$6259.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35367 $auto$hard_block.cc:122:cell_hard_block$6259.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35369 $auto$hard_block.cc:122:cell_hard_block$6259.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35371 $auto$hard_block.cc:122:cell_hard_block$6259.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35373 $auto$hard_block.cc:122:cell_hard_block$6259.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35375 $auto$hard_block.cc:122:cell_hard_block$6259.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35377 $auto$hard_block.cc:122:cell_hard_block$6259.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35379 $auto$hard_block.cc:122:cell_hard_block$6252.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35381 $auto$hard_block.cc:122:cell_hard_block$6252.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35383 $auto$hard_block.cc:122:cell_hard_block$6252.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35385 $auto$hard_block.cc:122:cell_hard_block$6252.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35387 $auto$hard_block.cc:122:cell_hard_block$6252.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35389 $auto$hard_block.cc:122:cell_hard_block$6252.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35391 $auto$hard_block.cc:122:cell_hard_block$6252.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35395 $sdffe~751^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35399 $sdffe~1019^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35401 $auto$simplemap.cc:248:simplemap_eqne$16480[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35403 $sdff~1020^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35405 $auto$hard_block.cc:122:cell_hard_block$6524.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35407 $auto$hard_block.cc:122:cell_hard_block$6524.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35409 $auto$hard_block.cc:122:cell_hard_block$6524.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35411 $auto$hard_block.cc:122:cell_hard_block$6524.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35413 $auto$hard_block.cc:122:cell_hard_block$6524.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35415 $auto$hard_block.cc:122:cell_hard_block$6524.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35417 $auto$hard_block.cc:122:cell_hard_block$6524.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35419 $dffe~1242^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35421 $dffe~1242^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35423 $dffe~1242^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35425 $dffe~1242^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35427 $dffe~1242^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35429 $dffe~1242^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35431 $dffe~1241^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35433 $dffe~1241^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35435 $dffe~1241^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35437 $dffe~1241^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35439 $dffe~1241^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35441 $dffe~1241^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35443 $dffe~1359^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35445 $dffe~1359^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35447 $dffe~1359^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35449 $dffe~1359^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35451 $dffe~1359^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35453 $dffe~1359^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35455 $dffe~1358^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35457 $dffe~1358^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35459 $dffe~1358^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35461 $dffe~1358^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35463 $dffe~1358^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35465 $dffe~1358^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35467 $dffe~1357^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35469 $dffe~1357^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35471 $dffe~1357^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35473 $dffe~1357^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35475 $dffe~1357^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35477 $dffe~1357^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35479 $dffe~1356^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35481 $dffe~1356^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35483 $dffe~1356^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35485 $dffe~1356^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35487 $dffe~1356^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35489 $dffe~1356^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35491 $dffe~1355^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35493 $dffe~1355^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35495 $dffe~1355^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35497 $dffe~1355^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35499 $dffe~1355^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35501 $dffe~1355^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35503 $dffe~1354^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35505 $dffe~1354^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35507 $dffe~1354^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35509 $dffe~1354^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35511 $dffe~1354^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35513 $dffe~1354^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35515 $dffe~1353^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35517 $dffe~1353^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35519 $dffe~1353^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35521 $dffe~1353^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35523 $dffe~1353^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35525 $dffe~1353^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35527 $dffe~1352^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35529 $dffe~1352^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35531 $dffe~1352^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35533 $dffe~1352^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35535 $dffe~1352^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35537 $dffe~1352^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35539 $dffe~1351^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35541 $dffe~1351^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35543 $dffe~1351^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35545 $dffe~1351^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35547 $dffe~1351^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35549 $dffe~1351^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35551 $dffe~1238^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35553 $dffe~1238^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35555 $dffe~1238^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35557 $dffe~1238^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35559 $dffe~1238^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35561 $dffe~1238^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35563 $dffe~1237^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35565 $dffe~1237^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35567 $dffe~1237^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35569 $dffe~1237^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35571 $dffe~1237^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35573 $dffe~1237^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35575 $dffe~1341^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35577 $dffe~1341^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35579 $dffe~1341^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35581 $dffe~1341^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35583 $dffe~1341^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35585 $dffe~1341^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35587 $dffe~1340^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35589 $dffe~1340^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35591 $dffe~1340^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35593 $dffe~1340^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35595 $dffe~1340^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35597 $dffe~1340^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35599 $dffe~1339^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35601 $dffe~1339^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35603 $dffe~1339^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35605 $dffe~1339^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35607 $dffe~1339^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35609 $dffe~1339^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35611 $dffe~1338^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35613 $dffe~1338^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35615 $dffe~1338^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35617 $dffe~1338^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35619 $dffe~1338^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35621 $dffe~1338^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35623 $dffe~1337^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35625 $dffe~1337^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35627 $dffe~1337^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35629 $dffe~1337^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35631 $dffe~1337^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35633 $dffe~1337^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35635 $dffe~1336^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35637 $dffe~1336^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35639 $dffe~1336^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35641 $dffe~1336^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35643 $dffe~1336^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35645 $dffe~1336^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35647 $dffe~1335^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35649 $dffe~1335^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35651 $dffe~1335^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35653 $dffe~1335^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35655 $dffe~1335^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35657 $dffe~1335^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35659 $dffe~1334^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35661 $dffe~1334^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35663 $dffe~1334^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35665 $dffe~1334^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35667 $dffe~1334^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35669 $dffe~1334^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35671 $auto$simplemap.cc:248:simplemap_eqne$18608[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35673 $auto$simplemap.cc:248:simplemap_eqne$18608[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35675 $auto$simplemap.cc:248:simplemap_eqne$18621[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35677 $auto$hard_block.cc:122:cell_hard_block$6526.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35679 $dffe~1244^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35681 $dffe~1243^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35683 $dffe~1368^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35685 $dffe~1367^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35687 $dffe~1366^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35689 $dffe~1365^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35691 $dffe~1364^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35693 $dffe~1363^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35695 $dffe~1362^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35697 $dffe~1361^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35699 $dffe~1360^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35703 $sdffe~1372^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35707 $sdffce~1391^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35711 $sdffe~1370^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35715 $sdffe~1370^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35719 $sdffe~1370^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35723 $sdffe~1370^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35727 $sdffe~1370^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35731 $sdffe~1370^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35735 $sdffe~1370^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35737 $dffe~1245^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35739 $dffe~1236^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35741 $dffe~1333^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35743 $dffe~1332^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35745 $dffe~1331^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35747 $dffe~1330^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35749 $dffe~1329^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35751 $dffe~1328^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35753 $dffe~1327^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35755 $dffe~1326^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35757 $dffe~1369^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35759 $dffe~1246^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35761 $dffe~1246^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35763 $dffe~1246^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35765 $dffe~1246^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35767 $dffe~1246^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35769 $dffe~1246^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35771 $dffe~1246^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35773 $dffe~1246^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35775 $dffe~1246^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35777 $dffe~1246^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35779 $dffe~1246^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35781 $dffe~1246^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35783 $dffe~1246^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35785 $dffe~1246^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35787 $dffe~1246^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35789 $dffe~1246^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35791 $dffe~1246^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35793 $dffe~1246^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35795 $dffe~1246^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35797 $dffe~1246^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35799 $dffe~1246^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35801 $dffe~1246^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35803 $dffe~1246^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35805 $dffe~1246^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35807 $dffe~1246^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35809 $dffe~1246^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35811 $dffe~1246^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35813 $dffe~1246^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35815 $dffe~1246^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35817 $dffe~1246^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35819 $dffe~1246^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35821 $dffe~1246^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35823 $dffe~1247^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35825 $dffe~1247^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35827 $dffe~1247^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35829 $dffe~1247^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35831 $dffe~1247^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35833 $dffe~1247^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35835 $dffe~1247^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35837 $dffe~1247^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35839 $dffe~1247^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35841 $dffe~1247^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35843 $dffe~1247^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35845 $dffe~1247^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35847 $dffe~1247^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35849 $dffe~1247^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35851 $dffe~1247^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35853 $dffe~1247^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35855 $dffe~1247^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35857 $dffe~1247^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35859 $dffe~1247^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35861 $dffe~1247^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35863 $dffe~1247^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35865 $dffe~1247^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35867 $dffe~1247^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35869 $dffe~1247^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35871 $dffe~1247^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35873 $dffe~1247^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35875 $dffe~1247^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35877 $dffe~1247^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35879 $dffe~1247^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35881 $dffe~1247^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35883 $dffe~1247^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35885 $dffe~1247^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35887 $dffe~1248^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35889 $dffe~1248^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35891 $dffe~1248^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35893 $dffe~1248^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35895 $dffe~1248^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35897 $dffe~1248^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35899 $dffe~1248^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35901 $dffe~1248^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35903 $dffe~1248^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35905 $dffe~1248^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35907 $dffe~1248^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35909 $dffe~1248^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35911 $dffe~1248^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35913 $dffe~1248^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35915 $dffe~1248^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35917 $dffe~1248^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35919 $dffe~1248^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35921 $dffe~1248^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35923 $dffe~1248^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35925 $dffe~1248^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35927 $dffe~1248^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35929 $dffe~1248^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35931 $dffe~1248^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35933 $dffe~1248^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35935 $dffe~1248^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35937 $dffe~1248^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35939 $dffe~1248^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35941 $dffe~1248^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35943 $dffe~1248^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35945 $dffe~1248^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35947 $dffe~1248^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35949 $dffe~1248^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35951 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35953 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35955 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35957 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35959 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35961 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35963 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35965 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35967 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35969 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35971 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35973 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35975 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35977 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35979 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35981 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35983 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35985 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35987 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35989 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35991 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35993 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35995 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35997 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$35999 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36001 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36003 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36005 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36007 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36009 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36011 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36013 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36015 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[32] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36017 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36019 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36021 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36023 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36025 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36027 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36029 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36031 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36033 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36035 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36037 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36039 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36041 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36043 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36045 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36047 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36049 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36051 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36053 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36055 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36057 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36059 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36061 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36063 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36065 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36067 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36069 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36071 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36073 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36075 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36077 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36079 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36081 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[32] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36083 $dffe~1252^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36085 $dffe~1252^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36087 $dffe~1252^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36089 $dffe~1252^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36091 $dffe~1252^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36093 $dffe~1253^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36095 $dffe~1253^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36097 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36099 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36101 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36103 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36105 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36107 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36109 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36111 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36113 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36115 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36117 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36119 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36121 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36123 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36125 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36127 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36129 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36131 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36133 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36135 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36137 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36139 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36141 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36143 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36145 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36147 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36149 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36151 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36153 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36155 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36157 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36159 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36161 $dffe~1255^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36163 $dffe~1255^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36165 $dffe~1255^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36167 $dffe~1255^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36169 $dffe~1255^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36171 $dffe~1255^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36173 $dffe~1255^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36175 $dffe~1255^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36177 $dffe~1255^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36179 $dffe~1255^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36181 $dffe~1255^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36183 $dffe~1255^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36185 $dffe~1255^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36187 $dffe~1255^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36189 $dffe~1255^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36191 $dffe~1255^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36193 $dffe~1255^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36195 $dffe~1255^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36197 $dffe~1255^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36199 $dffe~1255^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36201 $dffe~1255^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36203 $dffe~1255^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36205 $dffe~1255^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36207 $dffe~1255^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36209 $dffe~1255^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36211 $dffe~1255^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36213 $dffe~1255^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36215 $dffe~1255^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36217 $dffe~1255^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36219 $dffe~1255^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36221 $dffe~1255^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36223 $dffe~1255^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36225 $dffe~1256^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36227 $dffe~1256^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36229 $dffe~1256^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36231 $dffe~1256^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36233 $dffe~1256^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36235 $dffe~1256^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36237 $dffe~1256^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36239 $dffe~1256^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36241 $dffe~1256^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36243 $dffe~1256^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36245 $dffe~1256^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36247 $dffe~1256^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36249 $dffe~1256^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36251 $dffe~1256^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36253 $dffe~1256^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36255 $dffe~1256^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36257 $dffe~1256^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36259 $dffe~1256^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36261 $dffe~1256^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36263 $dffe~1256^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36265 $dffe~1256^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36267 $dffe~1256^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36269 $dffe~1256^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36271 $dffe~1256^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36273 $dffe~1256^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36275 $dffe~1256^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36277 $dffe~1256^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36279 $dffe~1256^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36281 $dffe~1256^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36283 $dffe~1256^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36285 $dffe~1256^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36287 $dffe~1256^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36289 $dffe~1257^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36291 $dffe~1257^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36293 $dffe~1257^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36295 $dffe~1258^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36297 $dffe~1258^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36299 $dffe~1259^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36301 $dffe~1259^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36303 $dffe~1257^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36305 $dffe~1261^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36307 $dffe~1261^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36309 $dffe~1261^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36311 $dffe~1261^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36313 $dffe~1261^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36315 $dffe~1261^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36317 $dffe~1261^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36319 $dffe~1261^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36321 $dffe~1261^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36323 $dffe~1261^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36325 $dffe~1261^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36327 $dffe~1261^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36329 $dffe~1261^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36331 $dffe~1261^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36333 $dffe~1261^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36335 $dffe~1261^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36337 $dffe~1261^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36339 $dffe~1262^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36341 $dffe~1262^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36343 $dffe~1262^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36345 $dffe~1262^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36347 $dffe~1262^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36349 $dffe~1262^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36351 $dffe~1262^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36353 $dffe~1262^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36355 $dffe~1262^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36357 $dffe~1262^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36359 $dffe~1262^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36361 $dffe~1262^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36363 $dffe~1262^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36365 $dffe~1262^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36367 $dffe~1262^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36369 $dffe~1262^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36371 $dffe~1262^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36373 $dffe~1262^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36375 $dffe~1262^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36377 $dffe~1262^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36379 $dffe~1262^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36381 $dffe~1262^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36383 $dffe~1262^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36385 $dffe~1262^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36387 $dffe~1262^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36389 $dffe~1263^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36391 $dffe~1263^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36393 $dffe~1263^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36395 $dffe~1263^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36397 $dffe~1263^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36399 $dffe~1263^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36401 $dffe~1263^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36403 $dffe~1263^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36405 $dffe~1263^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36407 $dffe~1263^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36409 $dffe~1263^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36411 $dffe~1263^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36413 $dffe~1263^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36415 $dffe~1263^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36417 $dffe~1263^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36419 $dffe~1263^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36421 $dffe~1263^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36423 $dffe~1263^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36425 $dffe~1263^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36427 $dffe~1263^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36429 $dffe~1263^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36431 $dffe~1263^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36433 $dffe~1263^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36435 $dffe~1263^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36437 $dffe~1263^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36439 $dffe~1263^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36441 $dffe~1263^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36443 $dffe~1263^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36445 $dffe~1263^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36447 $dffe~1263^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36449 $dffe~1263^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36451 $dffe~1263^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36453 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36455 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36457 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36459 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36461 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36463 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36465 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36467 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36469 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36471 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36473 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36475 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36477 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36479 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36481 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36483 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36485 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36487 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36489 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36491 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36493 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36495 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36497 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36499 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36501 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36503 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36505 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36507 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36509 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36511 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36513 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36515 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36517 $dffe~1265^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36519 $dffe~1265^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36521 $dffe~1265^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36523 $dffe~1265^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36525 $dffe~1265^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36527 $dffe~1265^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36529 $dffe~1265^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36531 $dffe~1265^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36533 $dffe~1265^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36535 $dffe~1265^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36537 $dffe~1265^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36539 $dffe~1265^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36541 $dffe~1265^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36543 $dffe~1265^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36545 $dffe~1265^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36547 $dffe~1265^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36549 $dffe~1265^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36551 $dffe~1265^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36553 $dffe~1265^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36555 $dffe~1265^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36557 $dffe~1265^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36559 $dffe~1265^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36561 $dffe~1265^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36563 $dffe~1265^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36565 $dffe~1265^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36567 $dffe~1265^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36569 $dffe~1265^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36571 $dffe~1265^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36573 $dffe~1265^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36575 $dffe~1265^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36577 $dffe~1265^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36579 $dffe~1265^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36581 $dffe~1266^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36583 $dffe~1266^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36585 $dffe~1266^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36587 $dffe~1266^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36589 $dffe~1266^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36591 $dffe~1266^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36593 $dffe~1266^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36595 $dffe~1266^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36597 $dffe~1266^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36599 $dffe~1266^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36601 $dffe~1266^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36603 $dffe~1266^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36605 $dffe~1266^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36607 $dffe~1266^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36609 $dffe~1266^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36611 $dffe~1266^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36613 $dffe~1266^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36615 $dffe~1266^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36617 $dffe~1266^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36619 $dffe~1266^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36621 $dffe~1266^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36623 $dffe~1266^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36625 $dffe~1266^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36627 $dffe~1266^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36629 $dffe~1266^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36631 $dffe~1266^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36633 $dffe~1266^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36635 $dffe~1266^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36637 $dffe~1266^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36639 $dffe~1266^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36641 $dffe~1266^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36643 $dffe~1266^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36645 $dffe~1267^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36647 $dffe~1267^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36649 $dffe~1267^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36651 $dffe~1267^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36653 $dffe~1267^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36655 $dffe~1267^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36657 $dffe~1267^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36659 $dffe~1267^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36661 $dffe~1267^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36663 $dffe~1267^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36665 $dffe~1267^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36667 $dffe~1267^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36669 $dffe~1267^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36671 $dffe~1267^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36673 $dffe~1267^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36675 $dffe~1267^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36677 $dffe~1267^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36679 $dffe~1267^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36681 $dffe~1267^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36683 $dffe~1267^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36685 $dffe~1267^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36687 $dffe~1267^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36689 $dffe~1267^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36691 $dffe~1267^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36693 $dffe~1267^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36695 $dffe~1267^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36697 $dffe~1267^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36699 $dffe~1267^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36701 $dffe~1267^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36703 $dffe~1267^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36705 $dffe~1267^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36707 $dffe~1267^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36709 $dffe~1298^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36711 $dffe~1298^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36713 $dffe~1298^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36715 $dffe~1298^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36717 $dffe~1298^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36719 $dffe~1298^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36721 $dffe~1298^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36723 $dffe~1298^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36725 $dffe~1298^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36727 $dffe~1298^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36729 $dffe~1298^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36731 $dffe~1298^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36733 $dffe~1298^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36735 $dffe~1298^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36737 $dffe~1298^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36739 $dffe~1298^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36741 $dffe~1298^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36743 $dffe~1298^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36745 $dffe~1298^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36747 $dffe~1298^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36749 $dffe~1298^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36751 $dffe~1298^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36753 $dffe~1298^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36755 $dffe~1298^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36757 $dffe~1298^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36759 $dffe~1298^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36761 $dffe~1298^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36763 $dffe~1298^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36765 $dffe~1298^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36767 $dffe~1298^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36769 $dffe~1298^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36771 $dffe~1298^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36773 $dffe~1468^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36775 $dffe~1468^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36777 $dffe~1468^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36779 $dffe~1468^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36781 $dffe~1468^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36783 $dffe~1468^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36785 $dffe~1468^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36787 $dffe~1468^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36789 $dffe~1468^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36791 $dffe~1468^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36793 $dffe~1468^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36795 $dffe~1468^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36797 $dffe~1468^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36799 $dffe~1468^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36801 $dffe~1468^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36803 $dffe~1468^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36805 $dffe~1468^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36807 $dffe~1468^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36809 $dffe~1468^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36811 $dffe~1468^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36813 $dffe~1468^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36815 $dffe~1468^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36817 $dffe~1468^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36819 $dffe~1468^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36821 $dffe~1468^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36823 $dffe~1468^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36825 $dffe~1468^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36827 $dffe~1468^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36829 $dffe~1468^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36831 $dffe~1468^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36833 $dffe~1468^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36835 $dffe~1468^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36837 $dffe~1468^Q~32 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36839 $dffe~1468^Q~33 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36841 $dffe~1468^Q~34 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36843 $dffe~1468^Q~35 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36845 $dffe~1468^Q~36 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36847 $dffe~1468^Q~37 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36849 $dffe~1468^Q~38 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36851 $dffe~1468^Q~39 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36853 $dffe~1468^Q~40 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36855 $dffe~1468^Q~41 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36857 $dffe~1468^Q~42 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36859 $dffe~1468^Q~43 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36861 $dffe~1468^Q~44 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36863 $dffe~1468^Q~45 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36865 $dffe~1468^Q~46 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36867 $dffe~1468^Q~47 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36869 $dffe~1468^Q~48 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36871 $dffe~1468^Q~49 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36873 $dffe~1468^Q~50 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36875 $dffe~1468^Q~51 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36877 $dffe~1468^Q~52 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36879 $dffe~1468^Q~53 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36881 $dffe~1468^Q~54 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36883 $dffe~1468^Q~55 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36885 $dffe~1468^Q~56 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36887 $dffe~1468^Q~57 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36889 $dffe~1468^Q~58 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36891 $dffe~1468^Q~59 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36893 $dffe~1468^Q~60 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36895 $dffe~1468^Q~61 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36897 $dffe~1468^Q~62 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36899 $dffe~1468^Q~63 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36901 $dffe~1299^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36903 $dffe~1299^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36905 $dffe~1299^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36907 $dffe~1299^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36909 $dffe~1299^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36911 $dffe~1299^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36913 $dffe~1299^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36915 $dffe~1299^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36917 $dffe~1299^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36919 $dffe~1299^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36921 $dffe~1299^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36923 $dffe~1299^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36925 $dffe~1299^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36927 $dffe~1299^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36929 $dffe~1299^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36931 $dffe~1299^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36933 $dffe~1299^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36935 $dffe~1299^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36937 $dffe~1299^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36939 $dffe~1299^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36941 $dffe~1299^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36943 $dffe~1299^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36945 $dffe~1299^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36947 $dffe~1299^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36949 $dffe~1299^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36951 $dffe~1299^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36953 $dffe~1299^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36955 $dffe~1299^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36957 $dffe~1299^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36959 $dffe~1299^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36961 $dffe~1299^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36963 $dffe~1299^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36965 $dffe~1300^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36967 $dffe~1300^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36969 $dffe~1300^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36971 $dffe~1300^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36973 $dffe~1300^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36975 $dffe~1300^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36977 $dffe~1300^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36979 $dffe~1300^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36981 $dffe~1300^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36983 $dffe~1300^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36985 $dffe~1300^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36987 $dffe~1300^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36989 $dffe~1300^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36991 $dffe~1300^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36993 $dffe~1300^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36995 $dffe~1300^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36997 $dffe~1300^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$36999 $dffe~1300^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37001 $dffe~1300^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37003 $dffe~1300^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37005 $dffe~1300^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37007 $dffe~1300^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37009 $dffe~1300^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37011 $dffe~1300^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37013 $dffe~1300^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37015 $dffe~1300^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37017 $dffe~1300^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37019 $dffe~1300^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37021 $dffe~1300^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37023 $dffe~1300^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37025 $dffe~1300^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37027 $dffe~1300^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37029 $dffe~1301^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37031 $dffe~1301^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37033 $dffe~1301^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37035 $dffe~1301^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37037 $dffe~1301^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37039 $dffe~1301^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37041 $dffe~1301^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37043 $dffe~1301^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37045 $dffe~1301^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37047 $dffe~1301^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37049 $dffe~1301^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37051 $dffe~1301^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37053 $dffe~1301^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37055 $dffe~1301^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37057 $dffe~1301^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37059 $dffe~1301^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37061 $dffe~1301^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37063 $dffe~1301^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37065 $dffe~1301^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37067 $dffe~1301^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37069 $dffe~1301^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37071 $dffe~1301^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37073 $dffe~1301^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37075 $dffe~1301^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37077 $dffe~1301^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37079 $dffe~1301^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37081 $dffe~1301^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37083 $dffe~1301^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37085 $dffe~1301^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37087 $dffe~1301^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37089 $dffe~1301^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37091 $dffe~1301^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37093 $dffe~1302^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37095 $dffe~1302^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37097 $dffe~1302^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37099 $dffe~1302^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37101 $dffe~1302^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37103 $dffe~1302^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37105 $dffe~1302^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37107 $dffe~1302^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37109 $dffe~1302^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37111 $dffe~1302^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37113 $dffe~1302^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37115 $dffe~1302^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37117 $dffe~1302^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37119 $dffe~1302^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37121 $dffe~1302^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37123 $dffe~1302^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37125 $dffe~1302^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37127 $dffe~1302^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37129 $dffe~1302^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37131 $dffe~1302^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37133 $dffe~1302^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37135 $dffe~1302^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37137 $dffe~1302^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37139 $dffe~1302^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37141 $dffe~1302^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37143 $dffe~1302^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37145 $dffe~1302^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37147 $dffe~1302^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37149 $dffe~1302^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37151 $dffe~1302^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37153 $dffe~1302^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37155 $dffe~1302^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37157 $dffe~1303^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37159 $dffe~1303^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37161 $dffe~1303^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37163 $dffe~1303^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37165 $dffe~1303^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37167 $dffe~1303^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37169 $dffe~1303^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37171 $dffe~1303^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37173 $dffe~1303^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37175 $dffe~1303^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37177 $dffe~1303^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37179 $dffe~1303^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37181 $dffe~1303^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37183 $dffe~1303^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37185 $dffe~1303^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37187 $dffe~1303^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37189 $dffe~1303^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37191 $dffe~1303^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37193 $dffe~1303^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37195 $dffe~1303^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37197 $dffe~1303^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37199 $dffe~1303^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37201 $dffe~1303^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37203 $dffe~1303^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37205 $dffe~1303^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37207 $dffe~1303^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37209 $dffe~1303^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37211 $dffe~1303^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37213 $dffe~1303^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37215 $dffe~1303^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37217 $dffe~1303^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37219 $dffe~1303^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37221 $dffe~1304^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37223 $dffe~1304^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37225 $dffe~1304^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37227 $dffe~1304^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37229 $dffe~1304^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37231 $dffe~1304^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37233 $dffe~1304^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37235 $dffe~1304^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37237 $dffe~1304^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37239 $dffe~1304^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37241 $dffe~1304^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37243 $dffe~1304^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37245 $dffe~1304^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37247 $dffe~1304^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37249 $dffe~1304^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37251 $dffe~1304^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37253 $dffe~1304^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37255 $dffe~1304^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37257 $dffe~1304^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37259 $dffe~1304^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37261 $dffe~1304^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37263 $dffe~1304^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37265 $dffe~1304^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37267 $dffe~1304^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37269 $dffe~1304^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37271 $dffe~1304^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37273 $dffe~1304^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37275 $dffe~1304^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37277 $dffe~1304^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37279 $dffe~1304^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37281 $dffe~1304^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37283 $dffe~1304^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37285 $dffe~1305^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37287 $dffe~1305^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37289 $dffe~1305^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37291 $dffe~1305^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37293 $dffe~1305^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37295 $dffe~1305^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37297 $dffe~1305^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37299 $dffe~1305^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37301 $dffe~1305^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37303 $dffe~1305^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37305 $dffe~1305^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37307 $dffe~1305^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37309 $dffe~1305^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37311 $dffe~1305^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37313 $dffe~1305^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37315 $dffe~1305^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37317 $dffe~1305^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37319 $dffe~1305^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37321 $dffe~1305^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37323 $dffe~1305^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37325 $dffe~1305^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37327 $dffe~1305^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37329 $dffe~1305^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37331 $dffe~1305^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37333 $dffe~1305^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37335 $dffe~1305^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37337 $dffe~1305^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37339 $dffe~1305^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37341 $dffe~1305^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37343 $dffe~1305^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37345 $dffe~1305^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37347 $dffe~1305^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37349 $dffe~1306^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37351 $dffe~1306^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37353 $dffe~1306^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37355 $dffe~1306^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37357 $dffe~1306^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37359 $dffe~1306^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37361 $dffe~1306^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37363 $dffe~1306^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37365 $dffe~1306^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37367 $dffe~1306^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37369 $dffe~1306^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37371 $dffe~1306^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37373 $dffe~1306^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37375 $dffe~1306^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37377 $dffe~1306^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37379 $dffe~1306^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37381 $dffe~1306^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37383 $dffe~1306^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37385 $dffe~1306^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37387 $dffe~1306^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37389 $dffe~1306^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37391 $dffe~1306^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37393 $dffe~1306^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37395 $dffe~1306^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37397 $dffe~1306^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37399 $dffe~1306^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37401 $dffe~1306^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37403 $dffe~1306^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37405 $dffe~1306^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37407 $dffe~1306^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37409 $dffe~1306^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37411 $dffe~1306^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37413 $dffe~1307^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37415 $dffe~1307^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37417 $dffe~1307^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37419 $dffe~1307^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37421 $dffe~1307^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37423 $dffe~1307^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37425 $dffe~1307^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37427 $dffe~1307^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37429 $dffe~1307^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37431 $dffe~1307^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37433 $dffe~1307^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37435 $dffe~1307^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37437 $dffe~1307^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37439 $dffe~1307^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37441 $dffe~1307^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37443 $dffe~1307^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37445 $dffe~1307^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37447 $dffe~1307^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37449 $dffe~1307^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37451 $dffe~1307^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37453 $dffe~1307^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37455 $dffe~1307^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37457 $dffe~1307^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37459 $dffe~1307^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37461 $dffe~1307^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37463 $dffe~1307^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37465 $dffe~1307^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37467 $dffe~1307^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37469 $dffe~1307^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37471 $dffe~1307^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37473 $dffe~1307^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37475 $dffe~1307^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37477 $dffe~1308^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37479 $dffe~1309^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37481 $dffe~1310^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37483 $dffe~1311^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37485 $dffe~1312^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37487 $dffe~1313^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37489 $dffe~1314^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37491 $dffe~1315^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37493 $dffe~1316^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37495 $dffe~1317^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37497 $dffe~1318^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37499 $dffe~1319^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37501 $dffe~1320^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37503 $dffe~1321^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37505 $dffe~1322^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37507 $dffe~1323^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37509 $dffe~1324^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37511 $dffe~1325^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37513 $dffe~1342^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37515 $dffe~1343^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37517 $dffe~1344^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37519 $dffe~1345^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37521 $dffe~1346^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37523 $dffe~1347^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37525 $dffe~1348^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37527 $dffe~1349^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37529 $dffe~1350^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37533 $sdffe~1377^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37537 $sdffe~1386^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37541 $sdffe~1385^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37545 $sdffe~1378^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37549 $sdffe~1379^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37553 $sdffe~1380^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37557 $sdffe~1381^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37561 $sdffe~1382^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37565 $sdffe~1383^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37569 $sdffe~1384^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37573 $sdffe~1387^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37577 $sdffe~1376^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37581 $auto$hard_block.cc:122:cell_hard_block$6524.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37585 $auto$hard_block.cc:122:cell_hard_block$6524.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37589 $auto$hard_block.cc:122:cell_hard_block$6524.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37593 $auto$hard_block.cc:122:cell_hard_block$6524.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37597 $auto$hard_block.cc:122:cell_hard_block$6524.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37601 $auto$hard_block.cc:122:cell_hard_block$6524.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37605 $auto$hard_block.cc:122:cell_hard_block$6524.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37607 $dffe~1227^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37609 $dffe~1227^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37611 $dffe~1227^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37613 $dffe~1227^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37615 $dffe~1227^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37617 $dffe~1227^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37619 $dffe~1227^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37621 $dffe~1227^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37623 $dffe~1227^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37625 $dffe~1227^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37627 $dffe~1235^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37629 $dffe~1234^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37633 $sdffe~1374^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37637 $sdffe~1374^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37641 $sdffe~1374^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37645 $sdffe~1374^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37649 $sdffe~1374^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37653 $sdffe~1374^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37657 $sdffe~1374^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37661 $sdffce~1390^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37665 $sdffce~1373^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37667 $dffe~1228^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37669 $dffe~1228^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37671 $dffe~1228^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37673 $dffe~1228^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37675 $dffe~1228^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37677 $dffe~1228^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37679 $dffe~1228^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37681 $dffe~1228^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37683 $dffe~1228^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37685 $dffe~1228^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37687 $dffe~1228^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37689 $dffe~1228^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37691 $dffe~1228^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37693 $dffe~1228^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37695 $dffe~1228^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37697 $dffe~1228^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37699 $dffe~1228^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37701 $dffe~1228^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37703 $dffe~1228^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37705 $dffe~1228^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37707 $dffe~1228^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37709 $dffe~1228^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37711 $dffe~1228^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37713 $dffe~1228^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37715 $dffe~1228^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37717 $dffe~1228^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37719 $dffe~1228^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37721 $dffe~1228^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37723 $dffe~1228^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37725 $dffe~1228^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37727 $dffe~1228^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37729 $dffe~1228^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37731 $dffe~1229^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37733 $dffe~1229^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37735 $dffe~1229^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37737 $dffe~1229^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37739 $dffe~1229^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37741 $dffe~1229^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37743 $dffe~1229^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37745 $dffe~1229^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37747 $dffe~1229^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37749 $dffe~1229^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37751 $dffe~1229^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37753 $dffe~1229^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37755 $dffe~1229^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37757 $dffe~1229^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37759 $dffe~1229^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37761 $dffe~1229^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37763 $dffe~1229^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37765 $dffe~1229^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37767 $dffe~1229^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37769 $dffe~1229^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37771 $dffe~1229^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37773 $dffe~1229^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37775 $dffe~1229^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37777 $dffe~1229^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37779 $dffe~1229^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37781 $dffe~1229^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37783 $dffe~1229^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37785 $dffe~1229^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37787 $dffe~1229^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37789 $dffe~1229^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37791 $dffe~1229^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37793 $dffe~1229^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37795 $dffe~1230^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37797 $dffe~1230^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37799 $dffe~1230^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37801 $dffe~1230^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37803 $dffe~1230^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37805 $dffe~1230^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37807 $dffe~1230^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37809 $dffe~1230^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37811 $dffe~1230^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37813 $dffe~1230^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37815 $dffe~1230^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37817 $dffe~1230^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37819 $dffe~1230^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37821 $dffe~1230^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37823 $dffe~1230^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37825 $dffe~1230^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37827 $dffe~1230^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37829 $dffe~1230^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37831 $dffe~1230^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37833 $dffe~1230^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37835 $dffe~1230^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37837 $dffe~1230^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37839 $dffe~1230^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37841 $dffe~1230^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37843 $dffe~1230^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37845 $dffe~1230^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37847 $dffe~1230^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37849 $dffe~1230^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37851 $dffe~1230^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37853 $dffe~1230^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37855 $dffe~1230^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37857 $dffe~1230^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37859 $dffe~1231^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37861 $dffe~1231^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37863 $dffe~1231^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37865 $dffe~1231^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37867 $dffe~1231^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37869 $dffe~1231^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37871 $dffe~1231^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37873 $dffe~1231^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37875 $dffe~1231^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37877 $dffe~1231^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37879 $dffe~1231^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37881 $dffe~1231^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37883 $dffe~1231^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37885 $dffe~1231^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37887 $dffe~1231^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37889 $dffe~1231^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37891 $dffe~1231^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37893 $dffe~1231^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37895 $dffe~1231^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37897 $dffe~1231^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37899 $dffe~1231^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37901 $dffe~1231^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37903 $dffe~1231^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37905 $dffe~1231^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37907 $dffe~1231^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37909 $dffe~1231^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37911 $dffe~1231^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37913 $dffe~1231^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37915 $dffe~1231^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37917 $dffe~1231^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37919 $dffe~1231^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37921 $dffe~1231^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37923 $dffe~1232^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37925 $dffe~1233^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37927 $dffe~1239^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37929 $dffe~1240^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37933 $auto$hard_block.cc:122:cell_hard_block$6671.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37937 $auto$hard_block.cc:122:cell_hard_block$6671.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37941 $auto$hard_block.cc:122:cell_hard_block$6671.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37945 $auto$hard_block.cc:122:cell_hard_block$6671.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37949 $auto$hard_block.cc:122:cell_hard_block$6671.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37953 $auto$hard_block.cc:122:cell_hard_block$6671.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37957 $auto$hard_block.cc:122:cell_hard_block$6671.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37959 $auto$hard_block.cc:122:cell_hard_block$6526.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37961 $auto$hard_block.cc:122:cell_hard_block$6526.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37963 $auto$hard_block.cc:122:cell_hard_block$6526.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37965 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37967 $auto$hard_block.cc:122:cell_hard_block$6526.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37969 $auto$hard_block.cc:122:cell_hard_block$6526.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37971 $auto$hard_block.cc:122:cell_hard_block$6526.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37973 $auto$hard_block.cc:122:cell_hard_block$6526.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37975 $auto$hard_block.cc:122:cell_hard_block$6526.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37977 $auto$hard_block.cc:122:cell_hard_block$6526.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37979 $auto$hard_block.cc:122:cell_hard_block$6526.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37981 $auto$hard_block.cc:122:cell_hard_block$6526.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37983 $auto$hard_block.cc:122:cell_hard_block$6526.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37985 $auto$hard_block.cc:122:cell_hard_block$6526.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37987 $auto$hard_block.cc:122:cell_hard_block$6526.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37989 $auto$hard_block.cc:122:cell_hard_block$6526.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37991 $auto$hard_block.cc:122:cell_hard_block$6526.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37993 $auto$hard_block.cc:122:cell_hard_block$6526.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37995 $auto$hard_block.cc:122:cell_hard_block$6526.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37997 $auto$hard_block.cc:122:cell_hard_block$6526.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$37999 $auto$hard_block.cc:122:cell_hard_block$6526.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38001 $auto$hard_block.cc:122:cell_hard_block$6526.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38003 $auto$hard_block.cc:122:cell_hard_block$6526.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38005 $auto$hard_block.cc:122:cell_hard_block$6526.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38007 $auto$hard_block.cc:122:cell_hard_block$6526.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38009 $auto$hard_block.cc:122:cell_hard_block$6526.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38011 $auto$hard_block.cc:122:cell_hard_block$6526.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38013 $auto$hard_block.cc:122:cell_hard_block$6526.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38015 $auto$hard_block.cc:122:cell_hard_block$6526.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38017 $auto$hard_block.cc:122:cell_hard_block$6526.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38019 $auto$hard_block.cc:122:cell_hard_block$6526.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38021 $dffe~1114^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38023 $auto$hard_block.cc:122:cell_hard_block$7765.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38025 $auto$hard_block.cc:122:cell_hard_block$7765.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38027 $auto$hard_block.cc:122:cell_hard_block$7765.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38029 $auto$hard_block.cc:122:cell_hard_block$7765.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38031 $auto$hard_block.cc:122:cell_hard_block$7765.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38033 $auto$hard_block.cc:122:cell_hard_block$7765.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38035 $auto$hard_block.cc:122:cell_hard_block$7765.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38037 $dffe~1116^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38039 $dffe~1116^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38041 $dffe~1116^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38043 $dffe~1116^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38045 $dffe~1116^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38047 $dffe~1116^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38049 $auto$hard_block.cc:122:cell_hard_block$6670.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38051 $auto$hard_block.cc:122:cell_hard_block$6670.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38053 $auto$hard_block.cc:122:cell_hard_block$6670.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38055 $auto$hard_block.cc:122:cell_hard_block$6670.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38057 $auto$hard_block.cc:122:cell_hard_block$6670.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38059 $auto$hard_block.cc:122:cell_hard_block$6670.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38061 $auto$hard_block.cc:122:cell_hard_block$6670.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38063 $auto$hard_block.cc:122:cell_hard_block$6670.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38065 $auto$hard_block.cc:122:cell_hard_block$6670.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38067 $auto$hard_block.cc:122:cell_hard_block$6670.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38069 $auto$hard_block.cc:122:cell_hard_block$6670.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38071 $auto$hard_block.cc:122:cell_hard_block$6670.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38073 $auto$hard_block.cc:122:cell_hard_block$6670.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38075 $auto$hard_block.cc:122:cell_hard_block$6670.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38077 $auto$hard_block.cc:122:cell_hard_block$6670.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38079 $auto$hard_block.cc:122:cell_hard_block$6670.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38081 $auto$hard_block.cc:122:cell_hard_block$6670.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38083 $auto$hard_block.cc:122:cell_hard_block$6670.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38085 $auto$hard_block.cc:122:cell_hard_block$6670.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38087 $auto$hard_block.cc:122:cell_hard_block$6670.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38089 $auto$hard_block.cc:122:cell_hard_block$6670.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38091 $auto$hard_block.cc:122:cell_hard_block$6670.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38093 $auto$hard_block.cc:122:cell_hard_block$6670.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38095 $auto$hard_block.cc:122:cell_hard_block$6670.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38097 $auto$hard_block.cc:122:cell_hard_block$6670.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38099 $auto$hard_block.cc:122:cell_hard_block$6670.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38101 $auto$hard_block.cc:122:cell_hard_block$6670.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38103 $auto$hard_block.cc:122:cell_hard_block$6670.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38105 $auto$hard_block.cc:122:cell_hard_block$6670.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38107 $auto$hard_block.cc:122:cell_hard_block$6670.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38109 $auto$hard_block.cc:122:cell_hard_block$6670.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38111 $auto$hard_block.cc:122:cell_hard_block$6670.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38113 $dffe~1110^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38115 $dffe~1110^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38117 $dffe~1110^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38119 $dffe~1110^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38121 $dffe~1110^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38123 $dffe~1110^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38125 $dffe~1110^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38127 $dffe~1110^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38129 $dffe~1110^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38131 $dffe~1110^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38133 $auto$hard_block.cc:122:cell_hard_block$7766.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38135 $auto$hard_block.cc:122:cell_hard_block$7766.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38137 $auto$hard_block.cc:122:cell_hard_block$7766.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38139 $auto$hard_block.cc:122:cell_hard_block$7766.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38141 $auto$hard_block.cc:122:cell_hard_block$7766.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38143 $auto$hard_block.cc:122:cell_hard_block$7766.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38145 $auto$hard_block.cc:122:cell_hard_block$7766.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38147 $auto$hard_block.cc:122:cell_hard_block$7766.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38149 $auto$hard_block.cc:122:cell_hard_block$7766.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38151 $auto$hard_block.cc:122:cell_hard_block$7766.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38153 $auto$hard_block.cc:122:cell_hard_block$7766.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38155 $auto$hard_block.cc:122:cell_hard_block$7766.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38157 $auto$hard_block.cc:122:cell_hard_block$7766.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38159 $auto$hard_block.cc:122:cell_hard_block$7766.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38161 $auto$hard_block.cc:122:cell_hard_block$7766.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38163 $auto$hard_block.cc:122:cell_hard_block$7766.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38165 $auto$hard_block.cc:122:cell_hard_block$7766.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38167 $auto$hard_block.cc:122:cell_hard_block$7766.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38169 $auto$hard_block.cc:122:cell_hard_block$7766.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38171 $auto$hard_block.cc:122:cell_hard_block$7766.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38173 $auto$hard_block.cc:122:cell_hard_block$7766.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38175 $auto$hard_block.cc:122:cell_hard_block$7766.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38177 $auto$hard_block.cc:122:cell_hard_block$7766.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38179 $auto$hard_block.cc:122:cell_hard_block$7766.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38181 $auto$hard_block.cc:122:cell_hard_block$7766.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38183 $auto$hard_block.cc:122:cell_hard_block$7766.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38185 $auto$hard_block.cc:122:cell_hard_block$7766.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38187 $auto$hard_block.cc:122:cell_hard_block$7766.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38189 $auto$hard_block.cc:122:cell_hard_block$7766.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38191 $auto$hard_block.cc:122:cell_hard_block$7766.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38193 $auto$hard_block.cc:122:cell_hard_block$7766.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38195 $auto$hard_block.cc:122:cell_hard_block$7766.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38199 $sdffe~1117^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38203 $sdffe~1388^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38205 $auto$simplemap.cc:248:simplemap_eqne$18687[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38207 $sdff~1389^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38211 $sdffe~0^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38213 $dffe~521^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38215 $dffe~521^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38217 $dffe~521^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38219 $dffe~521^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38221 $dffe~521^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38223 $dffe~521^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38225 $dffe~521^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38227 $dffe~521^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38229 $dffe~521^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38231 $dffe~521^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38233 $dffe~521^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38235 $dffe~521^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38237 $dffe~521^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38239 $dffe~521^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38241 $dffe~521^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38243 $dffe~521^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38245 $dffe~521^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38247 $dffe~521^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38249 $dffe~521^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38251 $dffe~521^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38253 $dffe~521^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38255 $dffe~521^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38257 $dffe~521^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38259 $dffe~521^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38261 $dffe~521^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38263 $dffe~521^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38265 $dffe~521^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38267 $dffe~521^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38269 $dffe~521^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38271 $dffe~521^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38273 $dffe~521^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38275 $dffe~521^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38277 $dffe~522^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38279 $dffe~522^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38281 $dffe~522^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38283 $dffe~522^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38285 $dffe~522^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38287 $dffe~522^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38289 $dffe~522^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38291 $dffe~522^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38293 $dffe~522^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38295 $dffe~522^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38297 $dffe~522^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38299 $dffe~522^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38301 $dffe~522^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38303 $dffe~522^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38305 $dffe~522^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38307 $dffe~522^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38309 $dffe~522^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38311 $dffe~522^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38313 $dffe~522^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38315 $dffe~522^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38317 $dffe~522^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38319 $dffe~522^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38321 $dffe~522^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38323 $dffe~522^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38325 $dffe~522^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38327 $dffe~522^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38329 $dffe~522^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38331 $dffe~522^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38333 $dffe~522^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38335 $dffe~522^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38337 $dffe~522^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38339 $dffe~522^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38341 $dffe~523^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38343 $dffe~523^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38345 $dffe~523^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38347 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38349 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38351 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38353 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38355 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38357 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38359 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38361 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38363 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38365 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38367 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38369 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38371 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38373 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38375 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38377 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38379 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38381 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38383 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38385 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38387 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38389 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38391 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38393 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38395 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38397 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38399 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38401 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38403 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38405 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38407 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38409 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38411 $dffe~524^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38413 $dffe~524^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38415 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38417 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[32] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38419 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38421 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38423 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38425 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38427 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38429 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38431 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38433 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38435 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38437 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38439 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38441 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38443 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38445 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38447 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38449 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38451 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38453 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38455 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38457 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38459 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38461 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38463 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38465 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38467 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38469 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38471 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38473 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38475 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38477 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38479 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38481 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[31] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38483 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[32] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38485 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38487 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38489 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38491 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38493 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38495 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38497 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38499 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38501 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38503 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38505 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38507 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38509 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38511 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38513 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38515 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38517 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38519 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38521 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38523 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38525 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38527 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38529 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38531 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38533 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38535 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38537 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38539 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38541 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38543 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38545 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[30] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38547 $dffe~528^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38549 $dffe~528^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38551 $dffe~528^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38553 $dffe~528^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38555 $dffe~528^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38557 $dffe~528^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38559 $dffe~528^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38561 $dffe~528^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38563 $dffe~528^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38565 $dffe~528^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38567 $dffe~528^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38569 $dffe~528^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38571 $dffe~528^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38573 $dffe~528^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38575 $dffe~528^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38577 $dffe~528^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38579 $dffe~528^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38581 $dffe~528^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38583 $dffe~528^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38585 $dffe~528^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38587 $dffe~528^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38589 $dffe~528^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38591 $dffe~528^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38593 $dffe~528^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38595 $dffe~528^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38597 $dffe~129^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38599 $dffe~129^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38601 $dffe~129^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38603 $dffe~129^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38605 $dffe~129^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38607 $dffe~129^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38609 $dffe~129^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38611 $dffe~129^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38613 $dffe~129^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38615 $dffe~129^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38617 $dffe~129^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38619 $dffe~129^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38621 $dffe~129^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38623 $dffe~129^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38625 $dffe~129^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38627 $dffe~129^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38629 $dffe~129^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38631 $dffe~129^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38633 $dffe~129^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38635 $dffe~129^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38637 $dffe~129^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38639 $dffe~129^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38641 $dffe~129^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38643 $dffe~129^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38645 $dffe~129^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38647 $dffe~129^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38649 $dffe~129^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38651 $dffe~129^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38653 $dffe~129^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38655 $dffe~129^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38657 $dffe~129^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38659 $dffe~129^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38663 $sdffce~274^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38665 $dffe~533^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38667 $dffe~533^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38671 $sdffce~291^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38675 $sdffe~275^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38679 $sdffe~275^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38683 $sdffe~275^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38687 $sdffe~275^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38691 $sdffe~275^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38695 $sdffe~275^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38699 $sdffe~275^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38701 $dffe~523^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38703 $dffe~142^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38705 $dffe~142^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38707 $dffe~142^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38709 $dffe~142^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38711 $dffe~142^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38713 $dffe~142^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38715 $dffe~135^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38717 $dffe~525^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38719 $dffe~525^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38721 $dffe~527^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38723 $dffe~527^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38725 $dffe~527^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38727 $dffe~527^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38729 $dffe~527^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38731 $dffe~527^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38733 $dffe~527^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38735 $dffe~527^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38737 $dffe~527^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38739 $dffe~527^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38741 $dffe~527^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38743 $dffe~527^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38745 $dffe~527^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38747 $dffe~527^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38749 $dffe~527^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38751 $dffe~527^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38753 $dffe~527^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38755 $dffe~136^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38757 $dffe~143^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38759 $dffe~143^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38761 $dffe~143^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38763 $dffe~143^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38765 $dffe~143^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38767 $dffe~143^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38769 $dffe~133^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38771 $dffe~132^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38773 $dffe~132^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38775 $dffe~132^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38777 $dffe~132^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38779 $dffe~132^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38781 $dffe~132^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38783 $dffe~132^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38785 $dffe~132^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38787 $dffe~132^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38789 $dffe~132^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38791 $dffe~132^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38793 $dffe~132^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38795 $dffe~132^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38797 $dffe~132^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38799 $dffe~132^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38801 $dffe~132^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38803 $dffe~132^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38805 $dffe~132^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38807 $dffe~132^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38809 $dffe~132^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38811 $dffe~132^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38813 $dffe~132^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38815 $dffe~132^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38817 $dffe~132^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38819 $dffe~132^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38821 $dffe~132^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38823 $dffe~132^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38825 $dffe~132^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38827 $dffe~132^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38829 $dffe~132^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38831 $dffe~132^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38833 $dffe~132^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38835 $dffe~532^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38837 $dffe~532^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38839 $dffe~532^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38841 $dffe~532^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38843 $dffe~532^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38845 $dffe~532^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38847 $dffe~532^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38849 $dffe~532^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38851 $dffe~532^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38853 $dffe~532^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38855 $dffe~532^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38857 $dffe~532^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38859 $dffe~532^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38861 $dffe~532^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38863 $dffe~532^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38865 $dffe~532^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38867 $dffe~532^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38869 $dffe~532^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38871 $dffe~532^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38873 $dffe~532^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38875 $dffe~532^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38877 $dffe~532^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38879 $dffe~532^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38881 $dffe~532^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38883 $dffe~532^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38885 $dffe~532^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38887 $dffe~532^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38889 $dffe~532^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38891 $dffe~532^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38893 $dffe~532^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38895 $dffe~532^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38897 $dffe~532^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38899 $dffe~128^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38901 $dffe~128^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38903 $dffe~128^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38905 $dffe~128^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38907 $dffe~128^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38909 $dffe~128^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38911 $dffe~128^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38913 $dffe~128^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38915 $dffe~128^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38917 $dffe~128^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38919 $dffe~131^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38921 $dffe~131^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38923 $dffe~131^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38925 $dffe~131^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38927 $dffe~131^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38929 $dffe~131^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38931 $dffe~131^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38933 $dffe~131^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38935 $dffe~131^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38937 $dffe~131^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38939 $dffe~131^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38941 $dffe~131^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38943 $dffe~131^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38945 $dffe~131^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38947 $dffe~131^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38949 $dffe~131^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38951 $dffe~131^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38953 $dffe~131^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38955 $dffe~131^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38957 $dffe~131^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38959 $dffe~131^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38961 $dffe~131^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38963 $dffe~131^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38965 $dffe~131^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38967 $dffe~131^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38969 $dffe~131^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38971 $dffe~131^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38973 $dffe~131^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38975 $dffe~131^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38977 $dffe~131^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38979 $dffe~131^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38981 $dffe~131^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38983 $dffe~130^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38985 $dffe~130^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38987 $dffe~130^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38989 $dffe~130^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38991 $dffe~130^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38993 $dffe~130^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38995 $dffe~130^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38997 $dffe~130^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$38999 $dffe~130^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39001 $dffe~130^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39003 $dffe~130^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39005 $dffe~130^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39007 $dffe~130^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39009 $dffe~130^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39011 $dffe~130^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39013 $dffe~130^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39015 $dffe~130^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39017 $dffe~130^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39019 $dffe~130^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39021 $dffe~130^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39023 $dffe~130^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39025 $dffe~130^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39027 $dffe~130^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39029 $dffe~130^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39031 $dffe~130^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39033 $dffe~130^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39035 $dffe~130^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39037 $dffe~130^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39039 $dffe~130^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39041 $dffe~130^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39043 $dffe~130^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39045 $dffe~130^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39047 $dffe~533^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39049 $dffe~533^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39053 $auto$hard_block.cc:122:cell_hard_block$3419.A[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39057 $auto$hard_block.cc:122:cell_hard_block$3419.A[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39061 $auto$hard_block.cc:122:cell_hard_block$3419.A[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39065 $auto$hard_block.cc:122:cell_hard_block$3419.A[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39069 $auto$hard_block.cc:122:cell_hard_block$3419.A[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39073 $auto$hard_block.cc:122:cell_hard_block$3419.A[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39077 $auto$hard_block.cc:122:cell_hard_block$3419.A[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39079 $dffe~141^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39081 $dffe~140^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39083 $dffe~518^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39085 $dffe~518^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39087 $dffe~518^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39089 $dffe~518^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39091 $dffe~518^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39093 $dffe~531^Q~0 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39095 $dffe~531^Q~1 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39097 $dffe~531^Q~2 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39099 $dffe~531^Q~3 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39101 $dffe~531^Q~4 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39103 $dffe~531^Q~5 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39105 $dffe~531^Q~6 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39107 $dffe~531^Q~7 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39109 $dffe~531^Q~8 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39111 $dffe~531^Q~9 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39113 $dffe~531^Q~10 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39115 $dffe~531^Q~11 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39117 $dffe~531^Q~12 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39119 $dffe~531^Q~13 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39121 $dffe~531^Q~14 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39123 $dffe~531^Q~15 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39125 $dffe~531^Q~16 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39127 $dffe~531^Q~17 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39129 $dffe~531^Q~18 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39131 $dffe~531^Q~19 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39133 $dffe~531^Q~20 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39135 $dffe~531^Q~21 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39137 $dffe~531^Q~22 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39139 $dffe~531^Q~23 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39141 $dffe~531^Q~24 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39143 $dffe~531^Q~25 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39145 $dffe~531^Q~26 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39147 $dffe~531^Q~27 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39149 $dffe~531^Q~28 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39151 $dffe~531^Q~29 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39153 $dffe~531^Q~30 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39155 $dffe~531^Q~31 re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39157 $auto$hard_block.cc:122:cell_hard_block$3320.B[0] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39159 $auto$hard_block.cc:122:cell_hard_block$3320.B[1] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39161 $auto$hard_block.cc:122:cell_hard_block$3320.B[2] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39163 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39165 $auto$hard_block.cc:122:cell_hard_block$3320.B[4] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39167 $auto$hard_block.cc:122:cell_hard_block$3320.B[5] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39169 $auto$hard_block.cc:122:cell_hard_block$3320.B[6] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39171 $auto$hard_block.cc:122:cell_hard_block$3320.B[7] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39173 $auto$hard_block.cc:122:cell_hard_block$3320.B[8] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39175 $auto$hard_block.cc:122:cell_hard_block$3320.B[9] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39177 $auto$hard_block.cc:122:cell_hard_block$3320.B[10] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39179 $auto$hard_block.cc:122:cell_hard_block$3320.B[11] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39181 $auto$hard_block.cc:122:cell_hard_block$3320.B[12] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39183 $auto$hard_block.cc:122:cell_hard_block$3320.B[13] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39185 $auto$hard_block.cc:122:cell_hard_block$3320.B[14] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39187 $auto$hard_block.cc:122:cell_hard_block$3320.B[15] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39189 $auto$hard_block.cc:122:cell_hard_block$3320.B[16] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39191 $auto$hard_block.cc:122:cell_hard_block$3320.B[17] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39193 $auto$hard_block.cc:122:cell_hard_block$3320.B[18] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39195 $auto$hard_block.cc:122:cell_hard_block$3320.B[19] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39197 $auto$hard_block.cc:122:cell_hard_block$3320.B[20] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39199 $auto$hard_block.cc:122:cell_hard_block$3320.B[21] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39201 $auto$hard_block.cc:122:cell_hard_block$3320.B[22] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39203 $auto$hard_block.cc:122:cell_hard_block$3320.B[23] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39205 $auto$hard_block.cc:122:cell_hard_block$3320.B[24] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39207 $auto$hard_block.cc:122:cell_hard_block$3320.B[25] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39209 $auto$hard_block.cc:122:cell_hard_block$3320.B[26] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39211 $auto$hard_block.cc:122:cell_hard_block$3320.B[27] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39213 $auto$hard_block.cc:122:cell_hard_block$3320.B[28] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39215 $auto$hard_block.cc:122:cell_hard_block$3320.B[29] re clk 0 

.latch $auto$rtlil.cc:3203:MuxGate$39217 $auto$hard_block.cc:122:cell_hard_block$3320.B[30] re clk 0 

.names $dffe~139^Q~0 $or~321^Y~0 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$27999 
1-0 1 
-11 1 

.names $dffe~139^Q~1 $or~321^Y~1 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$28001 
1-0 1 
-11 1 

.names $dffe~139^Q~2 $or~321^Y~2 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$28003 
1-0 1 
-11 1 

.names $dffe~139^Q~3 $or~321^Y~3 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$28005 
1-0 1 
-11 1 

.names $dffe~139^Q~4 $or~321^Y~4 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$28007 
1-0 1 
-11 1 

.names $dffe~139^Q~5 $or~321^Y~5 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$28009 
1-0 1 
-11 1 

.names $dffe~138^Q~0 $dffe~139^Q~0 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$28011 
1-0 1 
-11 1 

.names $dffe~138^Q~1 $dffe~139^Q~1 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$28013 
1-0 1 
-11 1 

.names $dffe~138^Q~2 $dffe~139^Q~2 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$28015 
1-0 1 
-11 1 

.names $dffe~138^Q~3 $dffe~139^Q~3 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$28017 
1-0 1 
-11 1 

.names $dffe~138^Q~4 $dffe~139^Q~4 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$28019 
1-0 1 
-11 1 

.names $dffe~138^Q~5 $dffe~139^Q~5 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$28021 
1-0 1 
-11 1 

.names $dffe~134^Q~0 input_stream_0_empty_n $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$28023 
1-0 1 
-11 1 

.names $dffe~18^Q~0 $add~8^ADD~60-32[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$28161 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3324.B[0] $add~8^ADD~60-1[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$28163 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3324.B[1] $add~8^ADD~60-2[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$28165 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3324.B[2] $add~8^ADD~60-3[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$28167 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3324.B[3] $add~8^ADD~60-4[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$28169 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3324.B[4] $add~8^ADD~60-5[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$28171 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3324.B[5] $add~8^ADD~60-6[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$28173 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3324.B[6] $add~8^ADD~60-7[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$28175 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[0] $add~77^ADD~56-1[1] $and~126^Y~0 $auto$rtlil.cc:3203:MuxGate$28177 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[1] $add~77^ADD~56-2[1] $and~126^Y~0 $auto$rtlil.cc:3203:MuxGate$28181 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[2] $add~77^ADD~56-3[1] $and~126^Y~0 $auto$rtlil.cc:3203:MuxGate$28185 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[3] $add~77^ADD~56-4[1] $and~126^Y~0 $auto$rtlil.cc:3203:MuxGate$28189 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[4] $add~77^ADD~56-5[1] $and~126^Y~0 $auto$rtlil.cc:3203:MuxGate$28193 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[5] $add~77^ADD~56-6[1] $and~126^Y~0 $auto$rtlil.cc:3203:MuxGate$28197 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[6] $add~77^ADD~56-7[1] $and~126^Y~0 $auto$rtlil.cc:3203:MuxGate$28201 
1-0 1 
-11 1 

.names $sdffe~277^Q~0 $mux~333^Y~0 $reduce_bool~295^Y~0 $auto$rtlil.cc:3203:MuxGate$28205 
1-0 1 
-11 1 

.names $sdffe~288^Q~0 $mux~341^Y~0 $ne~296^Y~0 $auto$rtlil.cc:3203:MuxGate$28209 
1-0 1 
-11 1 

.names $sdffe~285^Q~0 $mux~325^Y~0 $ne~296^Y~0 $auto$rtlil.cc:3203:MuxGate$28213 
1-0 1 
-11 1 

.names $sdffe~284^Q~0 $mux~326^Y~0 $ne~296^Y~0 $auto$rtlil.cc:3203:MuxGate$28217 
1-0 1 
-11 1 

.names $sdffe~283^Q~0 $mux~327^Y~0 $ne~296^Y~0 $auto$rtlil.cc:3203:MuxGate$28221 
1-0 1 
-11 1 

.names $sdffe~282^Q~0 $mux~328^Y~0 $ne~296^Y~0 $auto$rtlil.cc:3203:MuxGate$28225 
1-0 1 
-11 1 

.names $sdffe~281^Q~0 $mux~329^Y~0 $ne~296^Y~0 $auto$rtlil.cc:3203:MuxGate$28229 
1-0 1 
-11 1 

.names $sdffe~280^Q~0 $mux~330^Y~0 $ne~296^Y~0 $auto$rtlil.cc:3203:MuxGate$28233 
1-0 1 
-11 1 

.names $sdffe~279^Q~0 $mux~331^Y~0 $ne~296^Y~0 $auto$rtlil.cc:3203:MuxGate$28237 
1-0 1 
-11 1 

.names $sdffe~286^Q~0 $mux~324^Y~0 $ne~296^Y~0 $auto$rtlil.cc:3203:MuxGate$28241 
1-0 1 
-11 1 

.names $sdffe~287^Q~0 $mux~323^Y~0 $ne~296^Y~0 $auto$rtlil.cc:3203:MuxGate$28245 
1-0 1 
-11 1 

.names $sdffe~278^Q~0 $mux~332^Y~0 $ne~296^Y~0 $auto$rtlil.cc:3203:MuxGate$28249 
1-0 1 
-11 1 

.names $dffe~502^Q~0 $dffe~511^Q~0 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$29297 
1-0 1 
-11 1 

.names $dffe~511^Q~0 $eq~668^Y~0 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$29299 
1-0 1 
-11 1 

.names $sdffe~636^Q~0 $and~447^Y~0 $and~474^Y~0 $auto$rtlil.cc:3203:MuxGate$29301 
1-0 1 
-11 1 

.names $sdffe~636^Q~1 $and~447^Y~1 $and~474^Y~0 $auto$rtlil.cc:3203:MuxGate$29305 
1-0 1 
-11 1 

.names $sdffe~636^Q~2 $and~447^Y~2 $and~474^Y~0 $auto$rtlil.cc:3203:MuxGate$29309 
1-0 1 
-11 1 

.names $sdffe~636^Q~3 $and~447^Y~3 $and~474^Y~0 $auto$rtlil.cc:3203:MuxGate$29313 
1-0 1 
-11 1 

.names $sdffe~636^Q~4 $and~447^Y~4 $and~474^Y~0 $auto$rtlil.cc:3203:MuxGate$29317 
1-0 1 
-11 1 

.names $sdffe~636^Q~5 $and~447^Y~5 $and~474^Y~0 $auto$rtlil.cc:3203:MuxGate$29321 
1-0 1 
-11 1 

.names $sdffe~636^Q~6 $and~447^Y~6 $and~474^Y~0 $auto$rtlil.cc:3203:MuxGate$29325 
1-0 1 
-11 1 

.names $sdffce~657^Q~0 $auto$rtlil.cc:3203:MuxGate$29329 $reduce_bool~658^Y~0 $auto$rtlil.cc:3203:MuxGate$29331 
1-0 1 
-11 1 

.names $sdffe~638^Q~0 $mux~726^Y~0 $reduce_bool~659^Y~0 $auto$rtlil.cc:3203:MuxGate$29333 
1-0 1 
-11 1 

.names $dffe~369^Q~0 $mul~370-0[0] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29337 
1-0 1 
-11 1 

.names $dffe~369^Q~1 $mul~370-0[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29339 
1-0 1 
-11 1 

.names $dffe~369^Q~2 $mul~370-0[2] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29341 
1-0 1 
-11 1 

.names $dffe~369^Q~3 $mul~370-0[3] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29343 
1-0 1 
-11 1 

.names $dffe~369^Q~4 $mul~370-0[4] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29345 
1-0 1 
-11 1 

.names $dffe~369^Q~5 $mul~370-0[5] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29347 
1-0 1 
-11 1 

.names $dffe~369^Q~6 $mul~370-0[6] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29349 
1-0 1 
-11 1 

.names $dffe~369^Q~7 $mul~370-0[7] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29351 
1-0 1 
-11 1 

.names $dffe~369^Q~8 $mul~370-0[8] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29353 
1-0 1 
-11 1 

.names $dffe~369^Q~9 $mul~370-0[9] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29355 
1-0 1 
-11 1 

.names $dffe~369^Q~10 $mul~370-0[10] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29357 
1-0 1 
-11 1 

.names $dffe~369^Q~11 $mul~370-0[11] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29359 
1-0 1 
-11 1 

.names $dffe~369^Q~12 $mul~370-0[12] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29361 
1-0 1 
-11 1 

.names $dffe~369^Q~13 $mul~370-0[13] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29363 
1-0 1 
-11 1 

.names $dffe~369^Q~14 $mul~370-0[14] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29365 
1-0 1 
-11 1 

.names $dffe~369^Q~15 $mul~370-0[15] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29367 
1-0 1 
-11 1 

.names $dffe~369^Q~16 $mul~370-0[16] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29369 
1-0 1 
-11 1 

.names $dffe~369^Q~17 $mul~370-0[17] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29371 
1-0 1 
-11 1 

.names $dffe~369^Q~18 $mul~370-0[18] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29373 
1-0 1 
-11 1 

.names $dffe~369^Q~19 $mul~370-0[19] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29375 
1-0 1 
-11 1 

.names $dffe~369^Q~20 $mul~370-0[20] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29377 
1-0 1 
-11 1 

.names $dffe~369^Q~21 $mul~370-0[21] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29379 
1-0 1 
-11 1 

.names $dffe~369^Q~22 $mul~370-0[22] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29381 
1-0 1 
-11 1 

.names $dffe~369^Q~23 $mul~370-0[23] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29383 
1-0 1 
-11 1 

.names $dffe~369^Q~24 $mul~370-0[24] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29385 
1-0 1 
-11 1 

.names $dffe~369^Q~25 $mul~370-0[25] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29387 
1-0 1 
-11 1 

.names $dffe~369^Q~26 $mul~370-0[26] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29389 
1-0 1 
-11 1 

.names $dffe~369^Q~27 $mul~370-add1-1[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29391 
1-0 1 
-11 1 

.names $dffe~369^Q~28 $mul~370-add1-2[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29393 
1-0 1 
-11 1 

.names $dffe~369^Q~29 $mul~370-add1-3[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29395 
1-0 1 
-11 1 

.names $dffe~369^Q~30 $mul~370-add1-4[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29397 
1-0 1 
-11 1 

.names $dffe~369^Q~31 $mul~370-add1-5[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29399 
1-0 1 
-11 1 

.names $dffe~369^Q~32 $mul~370-add1-6[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29401 
1-0 1 
-11 1 

.names $dffe~369^Q~33 $mul~370-add1-7[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29403 
1-0 1 
-11 1 

.names $dffe~369^Q~34 $mul~370-add1-8[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29405 
1-0 1 
-11 1 

.names $dffe~369^Q~35 $mul~370-add1-9[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29407 
1-0 1 
-11 1 

.names $dffe~369^Q~36 $mul~370-add1-10[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29409 
1-0 1 
-11 1 

.names $dffe~369^Q~37 $mul~370-add1-11[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29411 
1-0 1 
-11 1 

.names $dffe~369^Q~38 $mul~370-add1-12[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29413 
1-0 1 
-11 1 

.names $dffe~369^Q~39 $mul~370-add1-13[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29415 
1-0 1 
-11 1 

.names $dffe~369^Q~40 $mul~370-add1-14[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29417 
1-0 1 
-11 1 

.names $dffe~369^Q~41 $mul~370-add1-15[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29419 
1-0 1 
-11 1 

.names $dffe~369^Q~42 $mul~370-add1-16[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29421 
1-0 1 
-11 1 

.names $dffe~369^Q~43 $mul~370-add1-17[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29423 
1-0 1 
-11 1 

.names $dffe~369^Q~44 $mul~370-add1-18[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29425 
1-0 1 
-11 1 

.names $dffe~369^Q~45 $mul~370-add1-19[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29427 
1-0 1 
-11 1 

.names $dffe~369^Q~46 $mul~370-add1-20[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29429 
1-0 1 
-11 1 

.names $dffe~369^Q~47 $mul~370-add1-21[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29431 
1-0 1 
-11 1 

.names $dffe~369^Q~48 $mul~370-add1-22[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29433 
1-0 1 
-11 1 

.names $dffe~369^Q~49 $mul~370-add1-23[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29435 
1-0 1 
-11 1 

.names $dffe~369^Q~50 $mul~370-add1-24[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29437 
1-0 1 
-11 1 

.names $dffe~369^Q~51 $mul~370-add1-25[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29439 
1-0 1 
-11 1 

.names $dffe~369^Q~52 $mul~370-add1-26[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29441 
1-0 1 
-11 1 

.names $dffe~369^Q~53 $mul~370-add1-27[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29443 
1-0 1 
-11 1 

.names $dffe~369^Q~54 $mul~370-add1-28[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29445 
1-0 1 
-11 1 

.names $dffe~369^Q~55 $mul~370-add1-29[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29447 
1-0 1 
-11 1 

.names $dffe~369^Q~56 $mul~370-add1-30[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29449 
1-0 1 
-11 1 

.names $dffe~369^Q~57 $mul~370-add1-31[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29451 
1-0 1 
-11 1 

.names $dffe~369^Q~58 $mul~370-add1-32[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29453 
1-0 1 
-11 1 

.names $dffe~369^Q~59 $mul~370-add1-33[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29455 
1-0 1 
-11 1 

.names $dffe~369^Q~60 $mul~370-add1-34[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29457 
1-0 1 
-11 1 

.names $dffe~369^Q~61 $mul~370-add1-35[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29459 
1-0 1 
-11 1 

.names $dffe~369^Q~62 $mul~370-add1-36[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29461 
1-0 1 
-11 1 

.names $dffe~369^Q~63 $mul~370-add1-37[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29463 
1-0 1 
-11 1 

.names $dffe~509^Q~0 $dffe~510^Q~0 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$29547 
1-0 1 
-11 1 

.names $dffe~510^Q~0 $mux~726^Y~0 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$29549 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[31] $sub~1128^MIN~253-32[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$29551 
1-0 1 
-11 1 

.names $sdffe~289^Q~0 vcc $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$29563 
1-0 1 
-11 1 

.names $sdffe~21^Q~0 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29567 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3318.B[0] $add~1105^ADD~252-1[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29571 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3318.B[1] $add~1105^ADD~252-2[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29573 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3318.B[2] $add~1105^ADD~252-3[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29575 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3318.B[3] $add~1105^ADD~252-4[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29577 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3318.B[4] $add~1105^ADD~252-5[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29579 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3318.B[5] $add~1105^ADD~252-6[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29581 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3318.B[6] $add~1105^ADD~252-7[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29583 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[0] $sub~1129^MIN~254-1[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29585 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[1] $sub~1129^MIN~254-2[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29587 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[2] $sub~1129^MIN~254-3[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29589 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[3] $sub~1129^MIN~254-4[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29591 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[4] $sub~1129^MIN~254-5[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29593 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[5] $sub~1129^MIN~254-6[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29595 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[6] $sub~1129^MIN~254-7[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29597 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[7] $sub~1129^MIN~254-8[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29599 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[8] $sub~1129^MIN~254-9[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29601 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[9] $sub~1129^MIN~254-10[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29603 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[10] $sub~1129^MIN~254-11[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29605 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[11] $sub~1129^MIN~254-12[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29607 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[12] $sub~1129^MIN~254-13[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29609 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[13] $sub~1129^MIN~254-14[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29611 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[14] $sub~1129^MIN~254-15[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29613 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[15] $sub~1129^MIN~254-16[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29615 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[16] $sub~1129^MIN~254-17[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29617 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[17] $sub~1129^MIN~254-18[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29619 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[18] $sub~1129^MIN~254-19[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29621 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[19] $sub~1129^MIN~254-20[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29623 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[20] $sub~1129^MIN~254-21[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29625 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[21] $sub~1129^MIN~254-22[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29627 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[22] $sub~1129^MIN~254-23[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29629 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[23] $sub~1129^MIN~254-24[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29631 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[24] $sub~1129^MIN~254-25[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29633 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[25] $sub~1129^MIN~254-26[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29635 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[26] $sub~1129^MIN~254-27[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29637 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[27] $sub~1129^MIN~254-28[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29639 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[28] $sub~1129^MIN~254-29[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29641 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[29] $sub~1129^MIN~254-30[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29643 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[30] $sub~1129^MIN~254-31[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29645 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[31] $sub~1129^MIN~254-32[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29647 
1-0 1 
-11 1 

.names $dffe~14^Q~0 $auto$hard_block.cc:122:cell_hard_block$8292.Y[0] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29649 
1-0 1 
-11 1 

.names $dffe~14^Q~1 $auto$hard_block.cc:122:cell_hard_block$8292.Y[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29651 
1-0 1 
-11 1 

.names $dffe~14^Q~2 $auto$hard_block.cc:122:cell_hard_block$8292.Y[2] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29653 
1-0 1 
-11 1 

.names $dffe~14^Q~3 $auto$hard_block.cc:122:cell_hard_block$8292.Y[3] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29655 
1-0 1 
-11 1 

.names $dffe~14^Q~4 $auto$hard_block.cc:122:cell_hard_block$8292.Y[4] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29657 
1-0 1 
-11 1 

.names $dffe~14^Q~5 $auto$hard_block.cc:122:cell_hard_block$8292.Y[5] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29659 
1-0 1 
-11 1 

.names $dffe~14^Q~6 $auto$hard_block.cc:122:cell_hard_block$8292.Y[6] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29661 
1-0 1 
-11 1 

.names $dffe~14^Q~7 $auto$hard_block.cc:122:cell_hard_block$8292.Y[7] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29663 
1-0 1 
-11 1 

.names $dffe~14^Q~8 $auto$hard_block.cc:122:cell_hard_block$8292.Y[8] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29665 
1-0 1 
-11 1 

.names $dffe~14^Q~9 $auto$hard_block.cc:122:cell_hard_block$8292.Y[9] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29667 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[0] $sub~31^MIN~62-1[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29669 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[1] $sub~31^MIN~62-2[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29671 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[2] $sub~31^MIN~62-3[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29673 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[3] $sub~31^MIN~62-4[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29675 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[4] $sub~31^MIN~62-5[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29677 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[5] $sub~31^MIN~62-6[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29679 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[6] $sub~31^MIN~62-7[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29681 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[7] $sub~31^MIN~62-8[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29683 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[8] $sub~31^MIN~62-9[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29685 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[9] $sub~31^MIN~62-10[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29687 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[10] $sub~31^MIN~62-11[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29689 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[11] $sub~31^MIN~62-12[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29691 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[12] $sub~31^MIN~62-13[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29693 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[13] $sub~31^MIN~62-14[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29695 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[14] $sub~31^MIN~62-15[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29697 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[15] $sub~31^MIN~62-16[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29699 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[16] $sub~31^MIN~62-17[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29701 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[17] $sub~31^MIN~62-18[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29703 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[18] $sub~31^MIN~62-19[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29705 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[19] $sub~31^MIN~62-20[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29707 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[20] $sub~31^MIN~62-21[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29709 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[21] $sub~31^MIN~62-22[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29711 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[22] $sub~31^MIN~62-23[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29713 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[23] $sub~31^MIN~62-24[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29715 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[24] $sub~31^MIN~62-25[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29717 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[25] $sub~31^MIN~62-26[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29719 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[26] $sub~31^MIN~62-27[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29721 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[27] $sub~31^MIN~62-28[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29723 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[28] $sub~31^MIN~62-29[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29725 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[29] $sub~31^MIN~62-30[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29727 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[30] $sub~31^MIN~62-31[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29729 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[31] $sub~31^MIN~62-32[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$rtlil.cc:3203:MuxGate$29731 
1-0 1 
-11 1 

.names $dffe~20^Q~0 $add~9^ADD~61-1[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29733 
1-0 1 
-11 1 

.names $dffe~20^Q~1 $add~9^ADD~61-2[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29735 
1-0 1 
-11 1 

.names $dffe~20^Q~2 $add~9^ADD~61-3[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29737 
1-0 1 
-11 1 

.names $dffe~20^Q~3 $add~9^ADD~61-4[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29739 
1-0 1 
-11 1 

.names $dffe~20^Q~4 $add~9^ADD~61-5[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29741 
1-0 1 
-11 1 

.names $dffe~20^Q~5 $add~9^ADD~61-6[1] $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3203:MuxGate$29743 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[31] $sub~1128^MIN~253-32[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$29751 
1-0 1 
-11 1 

.names $dffe~145^Q~0 $mux~361^Y~0 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29753 
1-0 1 
-11 1 

.names $dffe~144^Q~0 $dffe~145^Q~0 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29755 
1-0 1 
-11 1 

.names $sdffe~273^Q~0 $mux~361^Y~0 $reduce_bool~294^Y~0 $auto$rtlil.cc:3203:MuxGate$29775 
1-0 1 
-11 1 

.names $sdffce~292^Q~0 $auto$rtlil.cc:3203:MuxGate$29779 $reduce_bool~293^Y~0 $auto$rtlil.cc:3203:MuxGate$29781 
1-0 1 
-11 1 

.names $sdffe~271^Q~0 $and~82^Y~0 $and~109^Y~0 $auto$rtlil.cc:3203:MuxGate$29783 
1-0 1 
-11 1 

.names $sdffe~271^Q~1 $and~82^Y~1 $and~109^Y~0 $auto$rtlil.cc:3203:MuxGate$29787 
1-0 1 
-11 1 

.names $sdffe~271^Q~2 $and~82^Y~2 $and~109^Y~0 $auto$rtlil.cc:3203:MuxGate$29791 
1-0 1 
-11 1 

.names $sdffe~271^Q~3 $and~82^Y~3 $and~109^Y~0 $auto$rtlil.cc:3203:MuxGate$29795 
1-0 1 
-11 1 

.names $sdffe~271^Q~4 $and~82^Y~4 $and~109^Y~0 $auto$rtlil.cc:3203:MuxGate$29799 
1-0 1 
-11 1 

.names $sdffe~271^Q~5 $and~82^Y~5 $and~109^Y~0 $auto$rtlil.cc:3203:MuxGate$29803 
1-0 1 
-11 1 

.names $sdffe~271^Q~6 $and~82^Y~6 $and~109^Y~0 $auto$rtlil.cc:3203:MuxGate$29807 
1-0 1 
-11 1 

.names $dffe~146^Q~0 $eq~303^Y~0 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29811 
1-0 1 
-11 1 

.names $dffe~137^Q~0 $dffe~146^Q~0 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$29813 
1-0 1 
-11 1 

.names $dffe~734^Q~0 $mul~735-0[0] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30899 
1-0 1 
-11 1 

.names $dffe~734^Q~1 $mul~735-0[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30901 
1-0 1 
-11 1 

.names $dffe~734^Q~2 $mul~735-0[2] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30903 
1-0 1 
-11 1 

.names $dffe~734^Q~3 $mul~735-0[3] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30905 
1-0 1 
-11 1 

.names $dffe~734^Q~4 $mul~735-0[4] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30907 
1-0 1 
-11 1 

.names $dffe~734^Q~5 $mul~735-0[5] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30909 
1-0 1 
-11 1 

.names $dffe~734^Q~6 $mul~735-0[6] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30911 
1-0 1 
-11 1 

.names $dffe~734^Q~7 $mul~735-0[7] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30913 
1-0 1 
-11 1 

.names $dffe~734^Q~8 $mul~735-0[8] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30915 
1-0 1 
-11 1 

.names $dffe~734^Q~9 $mul~735-0[9] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30917 
1-0 1 
-11 1 

.names $dffe~734^Q~10 $mul~735-0[10] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30919 
1-0 1 
-11 1 

.names $dffe~734^Q~11 $mul~735-0[11] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30921 
1-0 1 
-11 1 

.names $dffe~734^Q~12 $mul~735-0[12] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30923 
1-0 1 
-11 1 

.names $dffe~734^Q~13 $mul~735-0[13] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30925 
1-0 1 
-11 1 

.names $dffe~734^Q~14 $mul~735-0[14] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30927 
1-0 1 
-11 1 

.names $dffe~734^Q~15 $mul~735-0[15] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30929 
1-0 1 
-11 1 

.names $dffe~734^Q~16 $mul~735-0[16] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30931 
1-0 1 
-11 1 

.names $dffe~734^Q~17 $mul~735-0[17] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30933 
1-0 1 
-11 1 

.names $dffe~734^Q~18 $mul~735-0[18] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30935 
1-0 1 
-11 1 

.names $dffe~734^Q~19 $mul~735-0[19] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30937 
1-0 1 
-11 1 

.names $dffe~734^Q~20 $mul~735-0[20] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30939 
1-0 1 
-11 1 

.names $dffe~734^Q~21 $mul~735-0[21] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30941 
1-0 1 
-11 1 

.names $dffe~734^Q~22 $mul~735-0[22] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30943 
1-0 1 
-11 1 

.names $dffe~734^Q~23 $mul~735-0[23] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30945 
1-0 1 
-11 1 

.names $dffe~734^Q~24 $mul~735-0[24] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30947 
1-0 1 
-11 1 

.names $dffe~734^Q~25 $mul~735-0[25] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30949 
1-0 1 
-11 1 

.names $dffe~734^Q~26 $mul~735-0[26] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30951 
1-0 1 
-11 1 

.names $dffe~734^Q~27 $mul~735-add1-1[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30953 
1-0 1 
-11 1 

.names $dffe~734^Q~28 $mul~735-add1-2[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30955 
1-0 1 
-11 1 

.names $dffe~734^Q~29 $mul~735-add1-3[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30957 
1-0 1 
-11 1 

.names $dffe~734^Q~30 $mul~735-add1-4[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30959 
1-0 1 
-11 1 

.names $dffe~734^Q~31 $mul~735-add1-5[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30961 
1-0 1 
-11 1 

.names $dffe~734^Q~32 $mul~735-add1-6[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30963 
1-0 1 
-11 1 

.names $dffe~734^Q~33 $mul~735-add1-7[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30965 
1-0 1 
-11 1 

.names $dffe~734^Q~34 $mul~735-add1-8[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30967 
1-0 1 
-11 1 

.names $dffe~734^Q~35 $mul~735-add1-9[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30969 
1-0 1 
-11 1 

.names $dffe~734^Q~36 $mul~735-add1-10[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30971 
1-0 1 
-11 1 

.names $dffe~734^Q~37 $mul~735-add1-11[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30973 
1-0 1 
-11 1 

.names $dffe~734^Q~38 $mul~735-add1-12[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30975 
1-0 1 
-11 1 

.names $dffe~734^Q~39 $mul~735-add1-13[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30977 
1-0 1 
-11 1 

.names $dffe~734^Q~40 $mul~735-add1-14[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30979 
1-0 1 
-11 1 

.names $dffe~734^Q~41 $mul~735-add1-15[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30981 
1-0 1 
-11 1 

.names $dffe~734^Q~42 $mul~735-add1-16[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30983 
1-0 1 
-11 1 

.names $dffe~734^Q~43 $mul~735-add1-17[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30985 
1-0 1 
-11 1 

.names $dffe~734^Q~44 $mul~735-add1-18[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30987 
1-0 1 
-11 1 

.names $dffe~734^Q~45 $mul~735-add1-19[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30989 
1-0 1 
-11 1 

.names $dffe~734^Q~46 $mul~735-add1-20[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30991 
1-0 1 
-11 1 

.names $dffe~734^Q~47 $mul~735-add1-21[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30993 
1-0 1 
-11 1 

.names $dffe~734^Q~48 $mul~735-add1-22[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30995 
1-0 1 
-11 1 

.names $dffe~734^Q~49 $mul~735-add1-23[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30997 
1-0 1 
-11 1 

.names $dffe~734^Q~50 $mul~735-add1-24[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$30999 
1-0 1 
-11 1 

.names $dffe~734^Q~51 $mul~735-add1-25[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31001 
1-0 1 
-11 1 

.names $dffe~734^Q~52 $mul~735-add1-26[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31003 
1-0 1 
-11 1 

.names $dffe~734^Q~53 $mul~735-add1-27[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31005 
1-0 1 
-11 1 

.names $dffe~734^Q~54 $mul~735-add1-28[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31007 
1-0 1 
-11 1 

.names $dffe~734^Q~55 $mul~735-add1-29[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31009 
1-0 1 
-11 1 

.names $dffe~734^Q~56 $mul~735-add1-30[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31011 
1-0 1 
-11 1 

.names $dffe~734^Q~57 $mul~735-add1-31[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31013 
1-0 1 
-11 1 

.names $dffe~734^Q~58 $mul~735-add1-32[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31015 
1-0 1 
-11 1 

.names $dffe~734^Q~59 $mul~735-add1-33[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31017 
1-0 1 
-11 1 

.names $dffe~734^Q~60 $mul~735-add1-34[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31019 
1-0 1 
-11 1 

.names $dffe~734^Q~61 $mul~735-add1-35[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31021 
1-0 1 
-11 1 

.names $dffe~734^Q~62 $mul~735-add1-36[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31023 
1-0 1 
-11 1 

.names $dffe~734^Q~63 $mul~735-add1-37[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31025 
1-0 1 
-11 1 

.names $sdffe~643^Q~0 $mux~697^Y~0 $ne~661^Y~0 $auto$rtlil.cc:3203:MuxGate$31861 
1-0 1 
-11 1 

.names $sdffe~652^Q~0 $mux~688^Y~0 $ne~661^Y~0 $auto$rtlil.cc:3203:MuxGate$31865 
1-0 1 
-11 1 

.names $sdffe~651^Q~0 $mux~689^Y~0 $ne~661^Y~0 $auto$rtlil.cc:3203:MuxGate$31869 
1-0 1 
-11 1 

.names $sdffe~644^Q~0 $mux~696^Y~0 $ne~661^Y~0 $auto$rtlil.cc:3203:MuxGate$31873 
1-0 1 
-11 1 

.names $sdffe~645^Q~0 $mux~695^Y~0 $ne~661^Y~0 $auto$rtlil.cc:3203:MuxGate$31877 
1-0 1 
-11 1 

.names $sdffe~646^Q~0 $mux~694^Y~0 $ne~661^Y~0 $auto$rtlil.cc:3203:MuxGate$31881 
1-0 1 
-11 1 

.names $sdffe~647^Q~0 $mux~693^Y~0 $ne~661^Y~0 $auto$rtlil.cc:3203:MuxGate$31885 
1-0 1 
-11 1 

.names $sdffe~648^Q~0 $mux~692^Y~0 $ne~661^Y~0 $auto$rtlil.cc:3203:MuxGate$31889 
1-0 1 
-11 1 

.names $sdffe~649^Q~0 $mux~691^Y~0 $ne~661^Y~0 $auto$rtlil.cc:3203:MuxGate$31893 
1-0 1 
-11 1 

.names $sdffe~650^Q~0 $mux~690^Y~0 $ne~661^Y~0 $auto$rtlil.cc:3203:MuxGate$31897 
1-0 1 
-11 1 

.names $sdffe~653^Q~0 $mux~706^Y~0 $ne~661^Y~0 $auto$rtlil.cc:3203:MuxGate$31901 
1-0 1 
-11 1 

.names $sdffe~642^Q~0 $mux~698^Y~0 $reduce_bool~660^Y~0 $auto$rtlil.cc:3203:MuxGate$31905 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[0] $add~442^ADD~119-1[1] $and~491^Y~0 $auto$rtlil.cc:3203:MuxGate$31909 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[1] $add~442^ADD~119-2[1] $and~491^Y~0 $auto$rtlil.cc:3203:MuxGate$31913 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[2] $add~442^ADD~119-3[1] $and~491^Y~0 $auto$rtlil.cc:3203:MuxGate$31917 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[3] $add~442^ADD~119-4[1] $and~491^Y~0 $auto$rtlil.cc:3203:MuxGate$31921 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[4] $add~442^ADD~119-5[1] $and~491^Y~0 $auto$rtlil.cc:3203:MuxGate$31925 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[5] $add~442^ADD~119-6[1] $and~491^Y~0 $auto$rtlil.cc:3203:MuxGate$31929 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[6] $add~442^ADD~119-7[1] $and~491^Y~0 $auto$rtlil.cc:3203:MuxGate$31933 
1-0 1 
-11 1 

.names $dffe~508^Q~0 $or~685^Y~0 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31937 
1-0 1 
-11 1 

.names $dffe~508^Q~1 $or~685^Y~1 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31939 
1-0 1 
-11 1 

.names $dffe~508^Q~2 $or~685^Y~2 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31941 
1-0 1 
-11 1 

.names $dffe~508^Q~3 $or~685^Y~3 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31943 
1-0 1 
-11 1 

.names $dffe~508^Q~4 $or~685^Y~4 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31945 
1-0 1 
-11 1 

.names $dffe~508^Q~5 $or~685^Y~5 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31947 
1-0 1 
-11 1 

.names $dffe~507^Q~0 $dffe~508^Q~0 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31949 
1-0 1 
-11 1 

.names $dffe~507^Q~1 $dffe~508^Q~1 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31951 
1-0 1 
-11 1 

.names $dffe~507^Q~2 $dffe~508^Q~2 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31953 
1-0 1 
-11 1 

.names $dffe~507^Q~3 $dffe~508^Q~3 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31955 
1-0 1 
-11 1 

.names $dffe~507^Q~4 $dffe~508^Q~4 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31957 
1-0 1 
-11 1 

.names $dffe~507^Q~5 $dffe~508^Q~5 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31959 
1-0 1 
-11 1 

.names $dffe~493^Q~0 $add~443^ADD~121-1[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31961 
1-0 1 
-11 1 

.names $dffe~493^Q~1 $add~443^ADD~121-2[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31963 
1-0 1 
-11 1 

.names $dffe~493^Q~2 $add~443^ADD~121-3[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31965 
1-0 1 
-11 1 

.names $dffe~493^Q~3 $add~443^ADD~121-4[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31967 
1-0 1 
-11 1 

.names $dffe~493^Q~4 $add~443^ADD~121-5[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31969 
1-0 1 
-11 1 

.names $dffe~493^Q~5 $add~443^ADD~121-6[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31971 
1-0 1 
-11 1 

.names $dffe~493^Q~6 $add~443^ADD~121-7[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31973 
1-0 1 
-11 1 

.names $dffe~493^Q~7 $add~443^ADD~121-8[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31975 
1-0 1 
-11 1 

.names $dffe~493^Q~8 $add~443^ADD~121-9[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31977 
1-0 1 
-11 1 

.names $dffe~493^Q~9 $add~443^ADD~121-10[1] $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31979 
1-0 1 
-11 1 

.names $dffe~501^Q~0 $or~683^Y~0 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31981 
1-0 1 
-11 1 

.names $dffe~500^Q~0 $dffe~501^Q~0 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$31983 
1-0 1 
-11 1 

.names $sdffe~640^Q~0 $and~446^Y~0 $and~483^Y~0 $auto$rtlil.cc:3203:MuxGate$31985 
1-0 1 
-11 1 

.names $sdffe~640^Q~1 $and~446^Y~1 $and~483^Y~0 $auto$rtlil.cc:3203:MuxGate$31989 
1-0 1 
-11 1 

.names $sdffe~640^Q~2 $and~446^Y~2 $and~483^Y~0 $auto$rtlil.cc:3203:MuxGate$31993 
1-0 1 
-11 1 

.names $sdffe~640^Q~3 $and~446^Y~3 $and~483^Y~0 $auto$rtlil.cc:3203:MuxGate$31997 
1-0 1 
-11 1 

.names $sdffe~640^Q~4 $and~446^Y~4 $and~483^Y~0 $auto$rtlil.cc:3203:MuxGate$32001 
1-0 1 
-11 1 

.names $sdffe~640^Q~5 $and~446^Y~5 $and~483^Y~0 $auto$rtlil.cc:3203:MuxGate$32005 
1-0 1 
-11 1 

.names $sdffe~640^Q~6 $and~446^Y~6 $and~483^Y~0 $auto$rtlil.cc:3203:MuxGate$32009 
1-0 1 
-11 1 

.names $sdffce~656^Q~0 $auto$rtlil.cc:3203:MuxGate$32013 $reduce_bool~658^Y~0 $auto$rtlil.cc:3203:MuxGate$32015 
1-0 1 
-11 1 

.names $sdffce~639^Q~0 $auto$rtlil.cc:3203:MuxGate$32017 $and~468^Y~0 $auto$rtlil.cc:3203:MuxGate$32019 
1-0 1 
-11 1 

.names $dffe~494^Q~0 $dffe~495^Q~0 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32021 
1-0 1 
-11 1 

.names $dffe~494^Q~1 $dffe~495^Q~1 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32023 
1-0 1 
-11 1 

.names $dffe~494^Q~2 $dffe~495^Q~2 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32025 
1-0 1 
-11 1 

.names $dffe~494^Q~3 $dffe~495^Q~3 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32027 
1-0 1 
-11 1 

.names $dffe~494^Q~4 $dffe~495^Q~4 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32029 
1-0 1 
-11 1 

.names $dffe~494^Q~5 $dffe~495^Q~5 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32031 
1-0 1 
-11 1 

.names $dffe~494^Q~6 $dffe~495^Q~6 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32033 
1-0 1 
-11 1 

.names $dffe~494^Q~7 $dffe~495^Q~7 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32035 
1-0 1 
-11 1 

.names $dffe~494^Q~8 $dffe~495^Q~8 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32037 
1-0 1 
-11 1 

.names $dffe~494^Q~9 $dffe~495^Q~9 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32039 
1-0 1 
-11 1 

.names $dffe~494^Q~10 $dffe~495^Q~10 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32041 
1-0 1 
-11 1 

.names $dffe~494^Q~11 $dffe~495^Q~11 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32043 
1-0 1 
-11 1 

.names $dffe~494^Q~12 $dffe~495^Q~12 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32045 
1-0 1 
-11 1 

.names $dffe~494^Q~13 $dffe~495^Q~13 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32047 
1-0 1 
-11 1 

.names $dffe~494^Q~14 $dffe~495^Q~14 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32049 
1-0 1 
-11 1 

.names $dffe~494^Q~15 $dffe~495^Q~15 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32051 
1-0 1 
-11 1 

.names $dffe~494^Q~16 $dffe~495^Q~16 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32053 
1-0 1 
-11 1 

.names $dffe~494^Q~17 $dffe~495^Q~17 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32055 
1-0 1 
-11 1 

.names $dffe~494^Q~18 $dffe~495^Q~18 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32057 
1-0 1 
-11 1 

.names $dffe~494^Q~19 $dffe~495^Q~19 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32059 
1-0 1 
-11 1 

.names $dffe~494^Q~20 $dffe~495^Q~20 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32061 
1-0 1 
-11 1 

.names $dffe~494^Q~21 $dffe~495^Q~21 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32063 
1-0 1 
-11 1 

.names $dffe~494^Q~22 $dffe~495^Q~22 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32065 
1-0 1 
-11 1 

.names $dffe~494^Q~23 $dffe~495^Q~23 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32067 
1-0 1 
-11 1 

.names $dffe~494^Q~24 $dffe~495^Q~24 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32069 
1-0 1 
-11 1 

.names $dffe~494^Q~25 $dffe~495^Q~25 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32071 
1-0 1 
-11 1 

.names $dffe~494^Q~26 $dffe~495^Q~26 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32073 
1-0 1 
-11 1 

.names $dffe~494^Q~27 $dffe~495^Q~27 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32075 
1-0 1 
-11 1 

.names $dffe~494^Q~28 $dffe~495^Q~28 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32077 
1-0 1 
-11 1 

.names $dffe~494^Q~29 $dffe~495^Q~29 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32079 
1-0 1 
-11 1 

.names $dffe~494^Q~30 $dffe~495^Q~30 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32081 
1-0 1 
-11 1 

.names $dffe~494^Q~31 $dffe~495^Q~31 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32083 
1-0 1 
-11 1 

.names $dffe~495^Q~0 input_stream_1_dout~32 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32085 
1-0 1 
-11 1 

.names $dffe~495^Q~1 input_stream_1_dout~33 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32087 
1-0 1 
-11 1 

.names $dffe~495^Q~2 input_stream_1_dout~34 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32089 
1-0 1 
-11 1 

.names $dffe~495^Q~3 input_stream_1_dout~35 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32091 
1-0 1 
-11 1 

.names $dffe~495^Q~4 input_stream_1_dout~36 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32093 
1-0 1 
-11 1 

.names $dffe~495^Q~5 input_stream_1_dout~37 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32095 
1-0 1 
-11 1 

.names $dffe~495^Q~6 input_stream_1_dout~38 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32097 
1-0 1 
-11 1 

.names $dffe~495^Q~7 input_stream_1_dout~39 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32099 
1-0 1 
-11 1 

.names $dffe~495^Q~8 input_stream_1_dout~40 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32101 
1-0 1 
-11 1 

.names $dffe~495^Q~9 input_stream_1_dout~41 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32103 
1-0 1 
-11 1 

.names $dffe~495^Q~10 input_stream_1_dout~42 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32105 
1-0 1 
-11 1 

.names $dffe~495^Q~11 input_stream_1_dout~43 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32107 
1-0 1 
-11 1 

.names $dffe~495^Q~12 input_stream_1_dout~44 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32109 
1-0 1 
-11 1 

.names $dffe~495^Q~13 input_stream_1_dout~45 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32111 
1-0 1 
-11 1 

.names $dffe~495^Q~14 input_stream_1_dout~46 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32113 
1-0 1 
-11 1 

.names $dffe~495^Q~15 input_stream_1_dout~47 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32115 
1-0 1 
-11 1 

.names $dffe~495^Q~16 input_stream_1_dout~48 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32117 
1-0 1 
-11 1 

.names $dffe~495^Q~17 input_stream_1_dout~49 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32119 
1-0 1 
-11 1 

.names $dffe~495^Q~18 input_stream_1_dout~50 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32121 
1-0 1 
-11 1 

.names $dffe~495^Q~19 input_stream_1_dout~51 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32123 
1-0 1 
-11 1 

.names $dffe~495^Q~20 input_stream_1_dout~52 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32125 
1-0 1 
-11 1 

.names $dffe~495^Q~21 input_stream_1_dout~53 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32127 
1-0 1 
-11 1 

.names $dffe~495^Q~22 input_stream_1_dout~54 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32129 
1-0 1 
-11 1 

.names $dffe~495^Q~23 input_stream_1_dout~55 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32131 
1-0 1 
-11 1 

.names $dffe~495^Q~24 input_stream_1_dout~56 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32133 
1-0 1 
-11 1 

.names $dffe~495^Q~25 input_stream_1_dout~57 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32135 
1-0 1 
-11 1 

.names $dffe~495^Q~26 input_stream_1_dout~58 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32137 
1-0 1 
-11 1 

.names $dffe~495^Q~27 input_stream_1_dout~59 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32139 
1-0 1 
-11 1 

.names $dffe~495^Q~28 input_stream_1_dout~60 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32141 
1-0 1 
-11 1 

.names $dffe~495^Q~29 input_stream_1_dout~61 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32143 
1-0 1 
-11 1 

.names $dffe~495^Q~30 input_stream_1_dout~62 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32145 
1-0 1 
-11 1 

.names $dffe~495^Q~31 input_stream_1_dout~63 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32147 
1-0 1 
-11 1 

.names $dffe~496^Q~0 $dffe~497^Q~0 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32149 
1-0 1 
-11 1 

.names $dffe~496^Q~1 $dffe~497^Q~1 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32151 
1-0 1 
-11 1 

.names $dffe~496^Q~2 $dffe~497^Q~2 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32153 
1-0 1 
-11 1 

.names $dffe~496^Q~3 $dffe~497^Q~3 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32155 
1-0 1 
-11 1 

.names $dffe~496^Q~4 $dffe~497^Q~4 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32157 
1-0 1 
-11 1 

.names $dffe~496^Q~5 $dffe~497^Q~5 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32159 
1-0 1 
-11 1 

.names $dffe~496^Q~6 $dffe~497^Q~6 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32161 
1-0 1 
-11 1 

.names $dffe~496^Q~7 $dffe~497^Q~7 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32163 
1-0 1 
-11 1 

.names $dffe~496^Q~8 $dffe~497^Q~8 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32165 
1-0 1 
-11 1 

.names $dffe~496^Q~9 $dffe~497^Q~9 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32167 
1-0 1 
-11 1 

.names $dffe~496^Q~10 $dffe~497^Q~10 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32169 
1-0 1 
-11 1 

.names $dffe~496^Q~11 $dffe~497^Q~11 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32171 
1-0 1 
-11 1 

.names $dffe~496^Q~12 $dffe~497^Q~12 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32173 
1-0 1 
-11 1 

.names $dffe~496^Q~13 $dffe~497^Q~13 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32175 
1-0 1 
-11 1 

.names $dffe~496^Q~14 $dffe~497^Q~14 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32177 
1-0 1 
-11 1 

.names $dffe~496^Q~15 $dffe~497^Q~15 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32179 
1-0 1 
-11 1 

.names $dffe~496^Q~16 $dffe~497^Q~16 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32181 
1-0 1 
-11 1 

.names $dffe~496^Q~17 $dffe~497^Q~17 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32183 
1-0 1 
-11 1 

.names $dffe~496^Q~18 $dffe~497^Q~18 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32185 
1-0 1 
-11 1 

.names $dffe~496^Q~19 $dffe~497^Q~19 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32187 
1-0 1 
-11 1 

.names $dffe~496^Q~20 $dffe~497^Q~20 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32189 
1-0 1 
-11 1 

.names $dffe~496^Q~21 $dffe~497^Q~21 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32191 
1-0 1 
-11 1 

.names $dffe~496^Q~22 $dffe~497^Q~22 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32193 
1-0 1 
-11 1 

.names $dffe~496^Q~23 $dffe~497^Q~23 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32195 
1-0 1 
-11 1 

.names $dffe~496^Q~24 $dffe~497^Q~24 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32197 
1-0 1 
-11 1 

.names $dffe~496^Q~25 $dffe~497^Q~25 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32199 
1-0 1 
-11 1 

.names $dffe~496^Q~26 $dffe~497^Q~26 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32201 
1-0 1 
-11 1 

.names $dffe~496^Q~27 $dffe~497^Q~27 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32203 
1-0 1 
-11 1 

.names $dffe~496^Q~28 $dffe~497^Q~28 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32205 
1-0 1 
-11 1 

.names $dffe~496^Q~29 $dffe~497^Q~29 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32207 
1-0 1 
-11 1 

.names $dffe~496^Q~30 $dffe~497^Q~30 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32209 
1-0 1 
-11 1 

.names $dffe~496^Q~31 $dffe~497^Q~31 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32211 
1-0 1 
-11 1 

.names $dffe~497^Q~0 input_stream_1_dout~0 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32213 
1-0 1 
-11 1 

.names $dffe~497^Q~1 input_stream_1_dout~1 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32215 
1-0 1 
-11 1 

.names $dffe~497^Q~2 input_stream_1_dout~2 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32217 
1-0 1 
-11 1 

.names $dffe~497^Q~3 input_stream_1_dout~3 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32219 
1-0 1 
-11 1 

.names $dffe~497^Q~4 input_stream_1_dout~4 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32221 
1-0 1 
-11 1 

.names $dffe~497^Q~5 input_stream_1_dout~5 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32223 
1-0 1 
-11 1 

.names $dffe~497^Q~6 input_stream_1_dout~6 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32225 
1-0 1 
-11 1 

.names $dffe~497^Q~7 input_stream_1_dout~7 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32227 
1-0 1 
-11 1 

.names $dffe~497^Q~8 input_stream_1_dout~8 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32229 
1-0 1 
-11 1 

.names $dffe~497^Q~9 input_stream_1_dout~9 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32231 
1-0 1 
-11 1 

.names $dffe~497^Q~10 input_stream_1_dout~10 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32233 
1-0 1 
-11 1 

.names $dffe~497^Q~11 input_stream_1_dout~11 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32235 
1-0 1 
-11 1 

.names $dffe~497^Q~12 input_stream_1_dout~12 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32237 
1-0 1 
-11 1 

.names $dffe~497^Q~13 input_stream_1_dout~13 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32239 
1-0 1 
-11 1 

.names $dffe~497^Q~14 input_stream_1_dout~14 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32241 
1-0 1 
-11 1 

.names $dffe~497^Q~15 input_stream_1_dout~15 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32243 
1-0 1 
-11 1 

.names $dffe~497^Q~16 input_stream_1_dout~16 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32245 
1-0 1 
-11 1 

.names $dffe~497^Q~17 input_stream_1_dout~17 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32247 
1-0 1 
-11 1 

.names $dffe~497^Q~18 input_stream_1_dout~18 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32249 
1-0 1 
-11 1 

.names $dffe~497^Q~19 input_stream_1_dout~19 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32251 
1-0 1 
-11 1 

.names $dffe~497^Q~20 input_stream_1_dout~20 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32253 
1-0 1 
-11 1 

.names $dffe~497^Q~21 input_stream_1_dout~21 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32255 
1-0 1 
-11 1 

.names $dffe~497^Q~22 input_stream_1_dout~22 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32257 
1-0 1 
-11 1 

.names $dffe~497^Q~23 input_stream_1_dout~23 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32259 
1-0 1 
-11 1 

.names $dffe~497^Q~24 input_stream_1_dout~24 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32261 
1-0 1 
-11 1 

.names $dffe~497^Q~25 input_stream_1_dout~25 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32263 
1-0 1 
-11 1 

.names $dffe~497^Q~26 input_stream_1_dout~26 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32265 
1-0 1 
-11 1 

.names $dffe~497^Q~27 input_stream_1_dout~27 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32267 
1-0 1 
-11 1 

.names $dffe~497^Q~28 input_stream_1_dout~28 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32269 
1-0 1 
-11 1 

.names $dffe~497^Q~29 input_stream_1_dout~29 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32271 
1-0 1 
-11 1 

.names $dffe~497^Q~30 input_stream_1_dout~30 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32273 
1-0 1 
-11 1 

.names $dffe~497^Q~31 input_stream_1_dout~31 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32275 
1-0 1 
-11 1 

.names $dffe~498^Q~0 $dffe~499^Q~0 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32277 
1-0 1 
-11 1 

.names $dffe~499^Q~0 input_stream_1_empty_n $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32279 
1-0 1 
-11 1 

.names $dffe~503^Q~0 $dffe~504^Q~0 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32281 
1-0 1 
-11 1 

.names $dffe~503^Q~1 $dffe~504^Q~1 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32283 
1-0 1 
-11 1 

.names $dffe~503^Q~2 $dffe~504^Q~2 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32285 
1-0 1 
-11 1 

.names $dffe~503^Q~3 $dffe~504^Q~3 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32287 
1-0 1 
-11 1 

.names $dffe~503^Q~4 $dffe~504^Q~4 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32289 
1-0 1 
-11 1 

.names $dffe~503^Q~5 $dffe~504^Q~5 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32291 
1-0 1 
-11 1 

.names $dffe~504^Q~0 $or~686^Y~0 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32293 
1-0 1 
-11 1 

.names $dffe~504^Q~1 $or~686^Y~1 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32295 
1-0 1 
-11 1 

.names $dffe~504^Q~2 $or~686^Y~2 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32297 
1-0 1 
-11 1 

.names $dffe~504^Q~3 $or~686^Y~3 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32299 
1-0 1 
-11 1 

.names $dffe~504^Q~4 $or~686^Y~4 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32301 
1-0 1 
-11 1 

.names $dffe~504^Q~5 $or~686^Y~5 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32303 
1-0 1 
-11 1 

.names $dffe~505^Q~0 $dffe~506^Q~0 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32305 
1-0 1 
-11 1 

.names $dffe~506^Q~0 $mux~732^Y~0 $and~467^Y~0 $auto$rtlil.cc:3203:MuxGate$32307 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[0] $add~444^ADD~122-1[1] $and~480^Y~0 $auto$rtlil.cc:3203:MuxGate$32309 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[1] $add~444^ADD~122-2[1] $and~480^Y~0 $auto$rtlil.cc:3203:MuxGate$32313 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[2] $add~444^ADD~122-3[1] $and~480^Y~0 $auto$rtlil.cc:3203:MuxGate$32317 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[3] $add~444^ADD~122-4[1] $and~480^Y~0 $auto$rtlil.cc:3203:MuxGate$32321 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[4] $add~444^ADD~122-5[1] $and~480^Y~0 $auto$rtlil.cc:3203:MuxGate$32325 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[5] $add~444^ADD~122-6[1] $and~480^Y~0 $auto$rtlil.cc:3203:MuxGate$32329 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[6] $add~444^ADD~122-7[1] $and~480^Y~0 $auto$rtlil.cc:3203:MuxGate$32333 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[0] $sub~1128^MIN~253-1[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32337 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[1] $sub~1128^MIN~253-2[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32339 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[2] $sub~1128^MIN~253-3[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32341 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $sub~1128^MIN~253-4[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32343 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[4] $sub~1128^MIN~253-5[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32345 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[5] $sub~1128^MIN~253-6[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32347 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[6] $sub~1128^MIN~253-7[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32349 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[7] $sub~1128^MIN~253-8[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32351 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[8] $sub~1128^MIN~253-9[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32353 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[9] $sub~1128^MIN~253-10[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32355 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[10] $sub~1128^MIN~253-11[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32357 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[11] $sub~1128^MIN~253-12[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32359 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[12] $sub~1128^MIN~253-13[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32361 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[13] $sub~1128^MIN~253-14[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32363 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[14] $sub~1128^MIN~253-15[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32365 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[15] $sub~1128^MIN~253-16[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32367 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[16] $sub~1128^MIN~253-17[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32369 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[17] $sub~1128^MIN~253-18[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32371 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[18] $sub~1128^MIN~253-19[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32373 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[19] $sub~1128^MIN~253-20[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32375 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[20] $sub~1128^MIN~253-21[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32377 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[21] $sub~1128^MIN~253-22[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32379 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[22] $sub~1128^MIN~253-23[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32381 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[23] $sub~1128^MIN~253-24[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32383 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[24] $sub~1128^MIN~253-25[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32385 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[25] $sub~1128^MIN~253-26[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32387 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[26] $sub~1128^MIN~253-27[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32389 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[27] $sub~1128^MIN~253-28[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32391 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[28] $sub~1128^MIN~253-29[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32393 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[29] $sub~1128^MIN~253-30[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32395 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[30] $sub~1128^MIN~253-31[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3203:MuxGate$32397 
1-0 1 
-11 1 

.names $dffe~383^Q~0 $add~373^ADD~123-32[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32399 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4791.B[0] $add~373^ADD~123-1[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32401 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4791.B[1] $add~373^ADD~123-2[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32403 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4791.B[2] $add~373^ADD~123-3[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32405 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4791.B[3] $add~373^ADD~123-4[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32407 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4791.B[4] $add~373^ADD~123-5[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32409 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4791.B[5] $add~373^ADD~123-6[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32411 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4791.B[6] $add~373^ADD~123-7[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32413 
1-0 1 
-11 1 

.names $dffe~385^Q~0 $add~374^ADD~124-1[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32415 
1-0 1 
-11 1 

.names $dffe~385^Q~1 $add~374^ADD~124-2[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32417 
1-0 1 
-11 1 

.names $dffe~385^Q~2 $add~374^ADD~124-3[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32419 
1-0 1 
-11 1 

.names $dffe~385^Q~3 $add~374^ADD~124-4[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32421 
1-0 1 
-11 1 

.names $dffe~385^Q~4 $add~374^ADD~124-5[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32423 
1-0 1 
-11 1 

.names $dffe~385^Q~5 $add~374^ADD~124-6[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32425 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[0] $sub~396^MIN~125-1[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32427 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[1] $sub~396^MIN~125-2[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32429 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[2] $sub~396^MIN~125-3[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32431 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[3] $sub~396^MIN~125-4[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32433 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[4] $sub~396^MIN~125-5[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32435 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[5] $sub~396^MIN~125-6[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32437 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[6] $sub~396^MIN~125-7[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32439 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[7] $sub~396^MIN~125-8[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32441 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[8] $sub~396^MIN~125-9[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32443 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[9] $sub~396^MIN~125-10[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32445 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[10] $sub~396^MIN~125-11[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32447 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[11] $sub~396^MIN~125-12[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32449 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[12] $sub~396^MIN~125-13[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32451 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[13] $sub~396^MIN~125-14[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32453 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[14] $sub~396^MIN~125-15[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32455 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[15] $sub~396^MIN~125-16[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32457 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[16] $sub~396^MIN~125-17[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32459 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[17] $sub~396^MIN~125-18[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32461 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[18] $sub~396^MIN~125-19[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32463 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[19] $sub~396^MIN~125-20[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32465 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[20] $sub~396^MIN~125-21[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32467 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[21] $sub~396^MIN~125-22[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32469 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[22] $sub~396^MIN~125-23[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32471 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[23] $sub~396^MIN~125-24[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32473 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[24] $sub~396^MIN~125-25[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32475 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[25] $sub~396^MIN~125-26[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32477 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[26] $sub~396^MIN~125-27[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32479 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[27] $sub~396^MIN~125-28[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32481 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[28] $sub~396^MIN~125-29[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32483 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[29] $sub~396^MIN~125-30[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32485 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[30] $sub~396^MIN~125-31[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32487 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[31] $sub~396^MIN~125-32[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32489 
1-0 1 
-11 1 

.names $dffe~379^Q~0 $auto$hard_block.cc:122:cell_hard_block$8292.Y[0] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32491 
1-0 1 
-11 1 

.names $dffe~379^Q~1 $auto$hard_block.cc:122:cell_hard_block$8292.Y[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32493 
1-0 1 
-11 1 

.names $dffe~379^Q~2 $auto$hard_block.cc:122:cell_hard_block$8292.Y[2] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32495 
1-0 1 
-11 1 

.names $dffe~379^Q~3 $auto$hard_block.cc:122:cell_hard_block$8292.Y[3] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32497 
1-0 1 
-11 1 

.names $dffe~379^Q~4 $auto$hard_block.cc:122:cell_hard_block$8292.Y[4] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32499 
1-0 1 
-11 1 

.names $dffe~379^Q~5 $auto$hard_block.cc:122:cell_hard_block$8292.Y[5] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32501 
1-0 1 
-11 1 

.names $dffe~379^Q~6 $auto$hard_block.cc:122:cell_hard_block$8292.Y[6] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32503 
1-0 1 
-11 1 

.names $dffe~379^Q~7 $auto$hard_block.cc:122:cell_hard_block$8292.Y[7] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32505 
1-0 1 
-11 1 

.names $dffe~379^Q~8 $auto$hard_block.cc:122:cell_hard_block$8292.Y[8] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32507 
1-0 1 
-11 1 

.names $dffe~379^Q~9 $auto$hard_block.cc:122:cell_hard_block$8292.Y[9] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32509 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[0] $sub~1129^MIN~254-1[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32511 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[1] $sub~1129^MIN~254-2[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32513 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[2] $sub~1129^MIN~254-3[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32515 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[3] $sub~1129^MIN~254-4[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32517 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[4] $sub~1129^MIN~254-5[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32519 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[5] $sub~1129^MIN~254-6[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32521 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[6] $sub~1129^MIN~254-7[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32523 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[7] $sub~1129^MIN~254-8[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32525 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[8] $sub~1129^MIN~254-9[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32527 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[9] $sub~1129^MIN~254-10[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32529 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[10] $sub~1129^MIN~254-11[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32531 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[11] $sub~1129^MIN~254-12[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32533 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[12] $sub~1129^MIN~254-13[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32535 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[13] $sub~1129^MIN~254-14[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32537 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[14] $sub~1129^MIN~254-15[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32539 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[15] $sub~1129^MIN~254-16[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32541 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[16] $sub~1129^MIN~254-17[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32543 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[17] $sub~1129^MIN~254-18[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32545 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[18] $sub~1129^MIN~254-19[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32547 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[19] $sub~1129^MIN~254-20[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32549 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[20] $sub~1129^MIN~254-21[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32551 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[21] $sub~1129^MIN~254-22[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32553 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[22] $sub~1129^MIN~254-23[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32555 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[23] $sub~1129^MIN~254-24[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32557 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[24] $sub~1129^MIN~254-25[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32559 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[25] $sub~1129^MIN~254-26[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32561 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[26] $sub~1129^MIN~254-27[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32563 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[27] $sub~1129^MIN~254-28[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32565 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[28] $sub~1129^MIN~254-29[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32567 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[29] $sub~1129^MIN~254-30[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32569 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[30] $sub~1129^MIN~254-31[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32571 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[31] $sub~1129^MIN~254-32[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32573 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4785.B[0] $add~1105^ADD~252-1[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32575 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4785.B[1] $add~1105^ADD~252-2[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32577 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4785.B[2] $add~1105^ADD~252-3[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32579 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4785.B[3] $add~1105^ADD~252-4[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32581 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4785.B[4] $add~1105^ADD~252-5[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32583 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4785.B[5] $add~1105^ADD~252-6[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32585 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4785.B[6] $add~1105^ADD~252-7[1] \
 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3203:MuxGate$32587 
1-0 1 
-11 1 

.names $sdffe~386^Q~0 $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$rtlil.cc:3203:MuxGate$32589 
1-0 1 
-11 1 

.names $sdffe~654^Q~0 vcc $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$32593 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[31] $sub~1128^MIN~253-32[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$32607 
1-0 1 
-11 1 

.names $dffe~875^Q~0 $mux~1091^Y~0 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$32609 
1-0 1 
-11 1 

.names $dffe~874^Q~0 $dffe~875^Q~0 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$32611 
1-0 1 
-11 1 

.names $sdffe~1003^Q~0 $mux~1091^Y~0 $reduce_bool~1024^Y~0 $auto$rtlil.cc:3203:MuxGate$32631 
1-0 1 
-11 1 

.names $sdffce~1022^Q~0 $auto$rtlil.cc:3203:MuxGate$32635 $reduce_bool~1023^Y~0 $auto$rtlil.cc:3203:MuxGate$32637 
1-0 1 
-11 1 

.names $sdffe~1001^Q~0 $and~812^Y~0 $and~839^Y~0 $auto$rtlil.cc:3203:MuxGate$32639 
1-0 1 
-11 1 

.names $sdffe~1001^Q~1 $and~812^Y~1 $and~839^Y~0 $auto$rtlil.cc:3203:MuxGate$32643 
1-0 1 
-11 1 

.names $sdffe~1001^Q~2 $and~812^Y~2 $and~839^Y~0 $auto$rtlil.cc:3203:MuxGate$32647 
1-0 1 
-11 1 

.names $sdffe~1001^Q~3 $and~812^Y~3 $and~839^Y~0 $auto$rtlil.cc:3203:MuxGate$32651 
1-0 1 
-11 1 

.names $sdffe~1001^Q~4 $and~812^Y~4 $and~839^Y~0 $auto$rtlil.cc:3203:MuxGate$32655 
1-0 1 
-11 1 

.names $sdffe~1001^Q~5 $and~812^Y~5 $and~839^Y~0 $auto$rtlil.cc:3203:MuxGate$32659 
1-0 1 
-11 1 

.names $sdffe~1001^Q~6 $and~812^Y~6 $and~839^Y~0 $auto$rtlil.cc:3203:MuxGate$32663 
1-0 1 
-11 1 

.names $dffe~876^Q~0 $eq~1033^Y~0 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$32667 
1-0 1 
-11 1 

.names $dffe~867^Q~0 $dffe~876^Q~0 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$32669 
1-0 1 
-11 1 

.names $dffe~1099^Q~0 $mul~1100-0[0] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33703 
1-0 1 
-11 1 

.names $dffe~1099^Q~1 $mul~1100-0[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33705 
1-0 1 
-11 1 

.names $dffe~1099^Q~2 $mul~1100-0[2] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33707 
1-0 1 
-11 1 

.names $dffe~1099^Q~3 $mul~1100-0[3] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33709 
1-0 1 
-11 1 

.names $dffe~1099^Q~4 $mul~1100-0[4] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33711 
1-0 1 
-11 1 

.names $dffe~1099^Q~5 $mul~1100-0[5] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33713 
1-0 1 
-11 1 

.names $dffe~1099^Q~6 $mul~1100-0[6] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33715 
1-0 1 
-11 1 

.names $dffe~1099^Q~7 $mul~1100-0[7] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33717 
1-0 1 
-11 1 

.names $dffe~1099^Q~8 $mul~1100-0[8] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33719 
1-0 1 
-11 1 

.names $dffe~1099^Q~9 $mul~1100-0[9] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33721 
1-0 1 
-11 1 

.names $dffe~1099^Q~10 $mul~1100-0[10] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33723 
1-0 1 
-11 1 

.names $dffe~1099^Q~11 $mul~1100-0[11] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33725 
1-0 1 
-11 1 

.names $dffe~1099^Q~12 $mul~1100-0[12] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33727 
1-0 1 
-11 1 

.names $dffe~1099^Q~13 $mul~1100-0[13] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33729 
1-0 1 
-11 1 

.names $dffe~1099^Q~14 $mul~1100-0[14] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33731 
1-0 1 
-11 1 

.names $dffe~1099^Q~15 $mul~1100-0[15] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33733 
1-0 1 
-11 1 

.names $dffe~1099^Q~16 $mul~1100-0[16] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33735 
1-0 1 
-11 1 

.names $dffe~1099^Q~17 $mul~1100-0[17] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33737 
1-0 1 
-11 1 

.names $dffe~1099^Q~18 $mul~1100-0[18] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33739 
1-0 1 
-11 1 

.names $dffe~1099^Q~19 $mul~1100-0[19] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33741 
1-0 1 
-11 1 

.names $dffe~1099^Q~20 $mul~1100-0[20] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33743 
1-0 1 
-11 1 

.names $dffe~1099^Q~21 $mul~1100-0[21] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33745 
1-0 1 
-11 1 

.names $dffe~1099^Q~22 $mul~1100-0[22] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33747 
1-0 1 
-11 1 

.names $dffe~1099^Q~23 $mul~1100-0[23] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33749 
1-0 1 
-11 1 

.names $dffe~1099^Q~24 $mul~1100-0[24] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33751 
1-0 1 
-11 1 

.names $dffe~1099^Q~25 $mul~1100-0[25] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33753 
1-0 1 
-11 1 

.names $dffe~1099^Q~26 $mul~1100-0[26] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33755 
1-0 1 
-11 1 

.names $dffe~1099^Q~27 $mul~1100-add1-1[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33757 
1-0 1 
-11 1 

.names $dffe~1099^Q~28 $mul~1100-add1-2[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33759 
1-0 1 
-11 1 

.names $dffe~1099^Q~29 $mul~1100-add1-3[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33761 
1-0 1 
-11 1 

.names $dffe~1099^Q~30 $mul~1100-add1-4[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33763 
1-0 1 
-11 1 

.names $dffe~1099^Q~31 $mul~1100-add1-5[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33765 
1-0 1 
-11 1 

.names $dffe~1099^Q~32 $mul~1100-add1-6[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33767 
1-0 1 
-11 1 

.names $dffe~1099^Q~33 $mul~1100-add1-7[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33769 
1-0 1 
-11 1 

.names $dffe~1099^Q~34 $mul~1100-add1-8[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33771 
1-0 1 
-11 1 

.names $dffe~1099^Q~35 $mul~1100-add1-9[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33773 
1-0 1 
-11 1 

.names $dffe~1099^Q~36 $mul~1100-add1-10[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33775 
1-0 1 
-11 1 

.names $dffe~1099^Q~37 $mul~1100-add1-11[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33777 
1-0 1 
-11 1 

.names $dffe~1099^Q~38 $mul~1100-add1-12[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33779 
1-0 1 
-11 1 

.names $dffe~1099^Q~39 $mul~1100-add1-13[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33781 
1-0 1 
-11 1 

.names $dffe~1099^Q~40 $mul~1100-add1-14[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33783 
1-0 1 
-11 1 

.names $dffe~1099^Q~41 $mul~1100-add1-15[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33785 
1-0 1 
-11 1 

.names $dffe~1099^Q~42 $mul~1100-add1-16[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33787 
1-0 1 
-11 1 

.names $dffe~1099^Q~43 $mul~1100-add1-17[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33789 
1-0 1 
-11 1 

.names $dffe~1099^Q~44 $mul~1100-add1-18[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33791 
1-0 1 
-11 1 

.names $dffe~1099^Q~45 $mul~1100-add1-19[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33793 
1-0 1 
-11 1 

.names $dffe~1099^Q~46 $mul~1100-add1-20[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33795 
1-0 1 
-11 1 

.names $dffe~1099^Q~47 $mul~1100-add1-21[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33797 
1-0 1 
-11 1 

.names $dffe~1099^Q~48 $mul~1100-add1-22[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33799 
1-0 1 
-11 1 

.names $dffe~1099^Q~49 $mul~1100-add1-23[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33801 
1-0 1 
-11 1 

.names $dffe~1099^Q~50 $mul~1100-add1-24[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33803 
1-0 1 
-11 1 

.names $dffe~1099^Q~51 $mul~1100-add1-25[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33805 
1-0 1 
-11 1 

.names $dffe~1099^Q~52 $mul~1100-add1-26[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33807 
1-0 1 
-11 1 

.names $dffe~1099^Q~53 $mul~1100-add1-27[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33809 
1-0 1 
-11 1 

.names $dffe~1099^Q~54 $mul~1100-add1-28[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33811 
1-0 1 
-11 1 

.names $dffe~1099^Q~55 $mul~1100-add1-29[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33813 
1-0 1 
-11 1 

.names $dffe~1099^Q~56 $mul~1100-add1-30[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33815 
1-0 1 
-11 1 

.names $dffe~1099^Q~57 $mul~1100-add1-31[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33817 
1-0 1 
-11 1 

.names $dffe~1099^Q~58 $mul~1100-add1-32[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33819 
1-0 1 
-11 1 

.names $dffe~1099^Q~59 $mul~1100-add1-33[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33821 
1-0 1 
-11 1 

.names $dffe~1099^Q~60 $mul~1100-add1-34[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33823 
1-0 1 
-11 1 

.names $dffe~1099^Q~61 $mul~1100-add1-35[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33825 
1-0 1 
-11 1 

.names $dffe~1099^Q~62 $mul~1100-add1-36[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33827 
1-0 1 
-11 1 

.names $dffe~1099^Q~63 $mul~1100-add1-37[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$33829 
1-0 1 
-11 1 

.names $sdffe~1008^Q~0 $mux~1062^Y~0 $ne~1026^Y~0 $auto$rtlil.cc:3203:MuxGate$34665 
1-0 1 
-11 1 

.names $sdffe~1017^Q~0 $mux~1053^Y~0 $ne~1026^Y~0 $auto$rtlil.cc:3203:MuxGate$34669 
1-0 1 
-11 1 

.names $sdffe~1016^Q~0 $mux~1054^Y~0 $ne~1026^Y~0 $auto$rtlil.cc:3203:MuxGate$34673 
1-0 1 
-11 1 

.names $sdffe~1009^Q~0 $mux~1061^Y~0 $ne~1026^Y~0 $auto$rtlil.cc:3203:MuxGate$34677 
1-0 1 
-11 1 

.names $sdffe~1010^Q~0 $mux~1060^Y~0 $ne~1026^Y~0 $auto$rtlil.cc:3203:MuxGate$34681 
1-0 1 
-11 1 

.names $sdffe~1011^Q~0 $mux~1059^Y~0 $ne~1026^Y~0 $auto$rtlil.cc:3203:MuxGate$34685 
1-0 1 
-11 1 

.names $sdffe~1012^Q~0 $mux~1058^Y~0 $ne~1026^Y~0 $auto$rtlil.cc:3203:MuxGate$34689 
1-0 1 
-11 1 

.names $sdffe~1013^Q~0 $mux~1057^Y~0 $ne~1026^Y~0 $auto$rtlil.cc:3203:MuxGate$34693 
1-0 1 
-11 1 

.names $sdffe~1014^Q~0 $mux~1056^Y~0 $ne~1026^Y~0 $auto$rtlil.cc:3203:MuxGate$34697 
1-0 1 
-11 1 

.names $sdffe~1015^Q~0 $mux~1055^Y~0 $ne~1026^Y~0 $auto$rtlil.cc:3203:MuxGate$34701 
1-0 1 
-11 1 

.names $sdffe~1018^Q~0 $mux~1071^Y~0 $ne~1026^Y~0 $auto$rtlil.cc:3203:MuxGate$34705 
1-0 1 
-11 1 

.names $sdffe~1007^Q~0 $mux~1063^Y~0 $reduce_bool~1025^Y~0 $auto$rtlil.cc:3203:MuxGate$34709 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[0] $add~807^ADD~182-1[1] $and~856^Y~0 $auto$rtlil.cc:3203:MuxGate$34713 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[1] $add~807^ADD~182-2[1] $and~856^Y~0 $auto$rtlil.cc:3203:MuxGate$34717 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[2] $add~807^ADD~182-3[1] $and~856^Y~0 $auto$rtlil.cc:3203:MuxGate$34721 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[3] $add~807^ADD~182-4[1] $and~856^Y~0 $auto$rtlil.cc:3203:MuxGate$34725 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[4] $add~807^ADD~182-5[1] $and~856^Y~0 $auto$rtlil.cc:3203:MuxGate$34729 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[5] $add~807^ADD~182-6[1] $and~856^Y~0 $auto$rtlil.cc:3203:MuxGate$34733 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[6] $add~807^ADD~182-7[1] $and~856^Y~0 $auto$rtlil.cc:3203:MuxGate$34737 
1-0 1 
-11 1 

.names $dffe~873^Q~0 $or~1050^Y~0 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34741 
1-0 1 
-11 1 

.names $dffe~873^Q~1 $or~1050^Y~1 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34743 
1-0 1 
-11 1 

.names $dffe~873^Q~2 $or~1050^Y~2 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34745 
1-0 1 
-11 1 

.names $dffe~873^Q~3 $or~1050^Y~3 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34747 
1-0 1 
-11 1 

.names $dffe~873^Q~4 $or~1050^Y~4 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34749 
1-0 1 
-11 1 

.names $dffe~873^Q~5 $or~1050^Y~5 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34751 
1-0 1 
-11 1 

.names $dffe~872^Q~0 $dffe~873^Q~0 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34753 
1-0 1 
-11 1 

.names $dffe~872^Q~1 $dffe~873^Q~1 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34755 
1-0 1 
-11 1 

.names $dffe~872^Q~2 $dffe~873^Q~2 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34757 
1-0 1 
-11 1 

.names $dffe~872^Q~3 $dffe~873^Q~3 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34759 
1-0 1 
-11 1 

.names $dffe~872^Q~4 $dffe~873^Q~4 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34761 
1-0 1 
-11 1 

.names $dffe~872^Q~5 $dffe~873^Q~5 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34763 
1-0 1 
-11 1 

.names $dffe~858^Q~0 $add~808^ADD~184-1[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34765 
1-0 1 
-11 1 

.names $dffe~858^Q~1 $add~808^ADD~184-2[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34767 
1-0 1 
-11 1 

.names $dffe~858^Q~2 $add~808^ADD~184-3[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34769 
1-0 1 
-11 1 

.names $dffe~858^Q~3 $add~808^ADD~184-4[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34771 
1-0 1 
-11 1 

.names $dffe~858^Q~4 $add~808^ADD~184-5[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34773 
1-0 1 
-11 1 

.names $dffe~858^Q~5 $add~808^ADD~184-6[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34775 
1-0 1 
-11 1 

.names $dffe~858^Q~6 $add~808^ADD~184-7[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34777 
1-0 1 
-11 1 

.names $dffe~858^Q~7 $add~808^ADD~184-8[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34779 
1-0 1 
-11 1 

.names $dffe~858^Q~8 $add~808^ADD~184-9[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34781 
1-0 1 
-11 1 

.names $dffe~858^Q~9 $add~808^ADD~184-10[1] $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34783 
1-0 1 
-11 1 

.names $dffe~866^Q~0 $or~1048^Y~0 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34785 
1-0 1 
-11 1 

.names $dffe~865^Q~0 $dffe~866^Q~0 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34787 
1-0 1 
-11 1 

.names $sdffe~1005^Q~0 $and~811^Y~0 $and~848^Y~0 $auto$rtlil.cc:3203:MuxGate$34789 
1-0 1 
-11 1 

.names $sdffe~1005^Q~1 $and~811^Y~1 $and~848^Y~0 $auto$rtlil.cc:3203:MuxGate$34793 
1-0 1 
-11 1 

.names $sdffe~1005^Q~2 $and~811^Y~2 $and~848^Y~0 $auto$rtlil.cc:3203:MuxGate$34797 
1-0 1 
-11 1 

.names $sdffe~1005^Q~3 $and~811^Y~3 $and~848^Y~0 $auto$rtlil.cc:3203:MuxGate$34801 
1-0 1 
-11 1 

.names $sdffe~1005^Q~4 $and~811^Y~4 $and~848^Y~0 $auto$rtlil.cc:3203:MuxGate$34805 
1-0 1 
-11 1 

.names $sdffe~1005^Q~5 $and~811^Y~5 $and~848^Y~0 $auto$rtlil.cc:3203:MuxGate$34809 
1-0 1 
-11 1 

.names $sdffe~1005^Q~6 $and~811^Y~6 $and~848^Y~0 $auto$rtlil.cc:3203:MuxGate$34813 
1-0 1 
-11 1 

.names $sdffce~1021^Q~0 $auto$rtlil.cc:3203:MuxGate$34817 $reduce_bool~1023^Y~0 $auto$rtlil.cc:3203:MuxGate$34819 
1-0 1 
-11 1 

.names $sdffce~1004^Q~0 $auto$rtlil.cc:3203:MuxGate$34821 $and~833^Y~0 $auto$rtlil.cc:3203:MuxGate$34823 
1-0 1 
-11 1 

.names $dffe~859^Q~0 $dffe~860^Q~0 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34825 
1-0 1 
-11 1 

.names $dffe~859^Q~1 $dffe~860^Q~1 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34827 
1-0 1 
-11 1 

.names $dffe~859^Q~2 $dffe~860^Q~2 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34829 
1-0 1 
-11 1 

.names $dffe~859^Q~3 $dffe~860^Q~3 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34831 
1-0 1 
-11 1 

.names $dffe~859^Q~4 $dffe~860^Q~4 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34833 
1-0 1 
-11 1 

.names $dffe~859^Q~5 $dffe~860^Q~5 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34835 
1-0 1 
-11 1 

.names $dffe~859^Q~6 $dffe~860^Q~6 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34837 
1-0 1 
-11 1 

.names $dffe~859^Q~7 $dffe~860^Q~7 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34839 
1-0 1 
-11 1 

.names $dffe~859^Q~8 $dffe~860^Q~8 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34841 
1-0 1 
-11 1 

.names $dffe~859^Q~9 $dffe~860^Q~9 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34843 
1-0 1 
-11 1 

.names $dffe~859^Q~10 $dffe~860^Q~10 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34845 
1-0 1 
-11 1 

.names $dffe~859^Q~11 $dffe~860^Q~11 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34847 
1-0 1 
-11 1 

.names $dffe~859^Q~12 $dffe~860^Q~12 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34849 
1-0 1 
-11 1 

.names $dffe~859^Q~13 $dffe~860^Q~13 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34851 
1-0 1 
-11 1 

.names $dffe~859^Q~14 $dffe~860^Q~14 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34853 
1-0 1 
-11 1 

.names $dffe~859^Q~15 $dffe~860^Q~15 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34855 
1-0 1 
-11 1 

.names $dffe~859^Q~16 $dffe~860^Q~16 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34857 
1-0 1 
-11 1 

.names $dffe~859^Q~17 $dffe~860^Q~17 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34859 
1-0 1 
-11 1 

.names $dffe~859^Q~18 $dffe~860^Q~18 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34861 
1-0 1 
-11 1 

.names $dffe~859^Q~19 $dffe~860^Q~19 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34863 
1-0 1 
-11 1 

.names $dffe~859^Q~20 $dffe~860^Q~20 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34865 
1-0 1 
-11 1 

.names $dffe~859^Q~21 $dffe~860^Q~21 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34867 
1-0 1 
-11 1 

.names $dffe~859^Q~22 $dffe~860^Q~22 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34869 
1-0 1 
-11 1 

.names $dffe~859^Q~23 $dffe~860^Q~23 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34871 
1-0 1 
-11 1 

.names $dffe~859^Q~24 $dffe~860^Q~24 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34873 
1-0 1 
-11 1 

.names $dffe~859^Q~25 $dffe~860^Q~25 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34875 
1-0 1 
-11 1 

.names $dffe~859^Q~26 $dffe~860^Q~26 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34877 
1-0 1 
-11 1 

.names $dffe~859^Q~27 $dffe~860^Q~27 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34879 
1-0 1 
-11 1 

.names $dffe~859^Q~28 $dffe~860^Q~28 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34881 
1-0 1 
-11 1 

.names $dffe~859^Q~29 $dffe~860^Q~29 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34883 
1-0 1 
-11 1 

.names $dffe~859^Q~30 $dffe~860^Q~30 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34885 
1-0 1 
-11 1 

.names $dffe~859^Q~31 $dffe~860^Q~31 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34887 
1-0 1 
-11 1 

.names $dffe~860^Q~0 input_stream_2_dout~32 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34889 
1-0 1 
-11 1 

.names $dffe~860^Q~1 input_stream_2_dout~33 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34891 
1-0 1 
-11 1 

.names $dffe~860^Q~2 input_stream_2_dout~34 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34893 
1-0 1 
-11 1 

.names $dffe~860^Q~3 input_stream_2_dout~35 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34895 
1-0 1 
-11 1 

.names $dffe~860^Q~4 input_stream_2_dout~36 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34897 
1-0 1 
-11 1 

.names $dffe~860^Q~5 input_stream_2_dout~37 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34899 
1-0 1 
-11 1 

.names $dffe~860^Q~6 input_stream_2_dout~38 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34901 
1-0 1 
-11 1 

.names $dffe~860^Q~7 input_stream_2_dout~39 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34903 
1-0 1 
-11 1 

.names $dffe~860^Q~8 input_stream_2_dout~40 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34905 
1-0 1 
-11 1 

.names $dffe~860^Q~9 input_stream_2_dout~41 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34907 
1-0 1 
-11 1 

.names $dffe~860^Q~10 input_stream_2_dout~42 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34909 
1-0 1 
-11 1 

.names $dffe~860^Q~11 input_stream_2_dout~43 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34911 
1-0 1 
-11 1 

.names $dffe~860^Q~12 input_stream_2_dout~44 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34913 
1-0 1 
-11 1 

.names $dffe~860^Q~13 input_stream_2_dout~45 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34915 
1-0 1 
-11 1 

.names $dffe~860^Q~14 input_stream_2_dout~46 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34917 
1-0 1 
-11 1 

.names $dffe~860^Q~15 input_stream_2_dout~47 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34919 
1-0 1 
-11 1 

.names $dffe~860^Q~16 input_stream_2_dout~48 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34921 
1-0 1 
-11 1 

.names $dffe~860^Q~17 input_stream_2_dout~49 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34923 
1-0 1 
-11 1 

.names $dffe~860^Q~18 input_stream_2_dout~50 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34925 
1-0 1 
-11 1 

.names $dffe~860^Q~19 input_stream_2_dout~51 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34927 
1-0 1 
-11 1 

.names $dffe~860^Q~20 input_stream_2_dout~52 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34929 
1-0 1 
-11 1 

.names $dffe~860^Q~21 input_stream_2_dout~53 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34931 
1-0 1 
-11 1 

.names $dffe~860^Q~22 input_stream_2_dout~54 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34933 
1-0 1 
-11 1 

.names $dffe~860^Q~23 input_stream_2_dout~55 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34935 
1-0 1 
-11 1 

.names $dffe~860^Q~24 input_stream_2_dout~56 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34937 
1-0 1 
-11 1 

.names $dffe~860^Q~25 input_stream_2_dout~57 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34939 
1-0 1 
-11 1 

.names $dffe~860^Q~26 input_stream_2_dout~58 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34941 
1-0 1 
-11 1 

.names $dffe~860^Q~27 input_stream_2_dout~59 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34943 
1-0 1 
-11 1 

.names $dffe~860^Q~28 input_stream_2_dout~60 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34945 
1-0 1 
-11 1 

.names $dffe~860^Q~29 input_stream_2_dout~61 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34947 
1-0 1 
-11 1 

.names $dffe~860^Q~30 input_stream_2_dout~62 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34949 
1-0 1 
-11 1 

.names $dffe~860^Q~31 input_stream_2_dout~63 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34951 
1-0 1 
-11 1 

.names $dffe~861^Q~0 $dffe~862^Q~0 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34953 
1-0 1 
-11 1 

.names $dffe~861^Q~1 $dffe~862^Q~1 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34955 
1-0 1 
-11 1 

.names $dffe~861^Q~2 $dffe~862^Q~2 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34957 
1-0 1 
-11 1 

.names $dffe~861^Q~3 $dffe~862^Q~3 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34959 
1-0 1 
-11 1 

.names $dffe~861^Q~4 $dffe~862^Q~4 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34961 
1-0 1 
-11 1 

.names $dffe~861^Q~5 $dffe~862^Q~5 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34963 
1-0 1 
-11 1 

.names $dffe~861^Q~6 $dffe~862^Q~6 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34965 
1-0 1 
-11 1 

.names $dffe~861^Q~7 $dffe~862^Q~7 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34967 
1-0 1 
-11 1 

.names $dffe~861^Q~8 $dffe~862^Q~8 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34969 
1-0 1 
-11 1 

.names $dffe~861^Q~9 $dffe~862^Q~9 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34971 
1-0 1 
-11 1 

.names $dffe~861^Q~10 $dffe~862^Q~10 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34973 
1-0 1 
-11 1 

.names $dffe~861^Q~11 $dffe~862^Q~11 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34975 
1-0 1 
-11 1 

.names $dffe~861^Q~12 $dffe~862^Q~12 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34977 
1-0 1 
-11 1 

.names $dffe~861^Q~13 $dffe~862^Q~13 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34979 
1-0 1 
-11 1 

.names $dffe~861^Q~14 $dffe~862^Q~14 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34981 
1-0 1 
-11 1 

.names $dffe~861^Q~15 $dffe~862^Q~15 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34983 
1-0 1 
-11 1 

.names $dffe~861^Q~16 $dffe~862^Q~16 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34985 
1-0 1 
-11 1 

.names $dffe~861^Q~17 $dffe~862^Q~17 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34987 
1-0 1 
-11 1 

.names $dffe~861^Q~18 $dffe~862^Q~18 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34989 
1-0 1 
-11 1 

.names $dffe~861^Q~19 $dffe~862^Q~19 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34991 
1-0 1 
-11 1 

.names $dffe~861^Q~20 $dffe~862^Q~20 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34993 
1-0 1 
-11 1 

.names $dffe~861^Q~21 $dffe~862^Q~21 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34995 
1-0 1 
-11 1 

.names $dffe~861^Q~22 $dffe~862^Q~22 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34997 
1-0 1 
-11 1 

.names $dffe~861^Q~23 $dffe~862^Q~23 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$34999 
1-0 1 
-11 1 

.names $dffe~861^Q~24 $dffe~862^Q~24 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35001 
1-0 1 
-11 1 

.names $dffe~861^Q~25 $dffe~862^Q~25 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35003 
1-0 1 
-11 1 

.names $dffe~861^Q~26 $dffe~862^Q~26 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35005 
1-0 1 
-11 1 

.names $dffe~861^Q~27 $dffe~862^Q~27 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35007 
1-0 1 
-11 1 

.names $dffe~861^Q~28 $dffe~862^Q~28 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35009 
1-0 1 
-11 1 

.names $dffe~861^Q~29 $dffe~862^Q~29 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35011 
1-0 1 
-11 1 

.names $dffe~861^Q~30 $dffe~862^Q~30 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35013 
1-0 1 
-11 1 

.names $dffe~861^Q~31 $dffe~862^Q~31 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35015 
1-0 1 
-11 1 

.names $dffe~862^Q~0 input_stream_2_dout~0 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35017 
1-0 1 
-11 1 

.names $dffe~862^Q~1 input_stream_2_dout~1 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35019 
1-0 1 
-11 1 

.names $dffe~862^Q~2 input_stream_2_dout~2 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35021 
1-0 1 
-11 1 

.names $dffe~862^Q~3 input_stream_2_dout~3 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35023 
1-0 1 
-11 1 

.names $dffe~862^Q~4 input_stream_2_dout~4 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35025 
1-0 1 
-11 1 

.names $dffe~862^Q~5 input_stream_2_dout~5 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35027 
1-0 1 
-11 1 

.names $dffe~862^Q~6 input_stream_2_dout~6 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35029 
1-0 1 
-11 1 

.names $dffe~862^Q~7 input_stream_2_dout~7 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35031 
1-0 1 
-11 1 

.names $dffe~862^Q~8 input_stream_2_dout~8 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35033 
1-0 1 
-11 1 

.names $dffe~862^Q~9 input_stream_2_dout~9 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35035 
1-0 1 
-11 1 

.names $dffe~862^Q~10 input_stream_2_dout~10 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35037 
1-0 1 
-11 1 

.names $dffe~862^Q~11 input_stream_2_dout~11 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35039 
1-0 1 
-11 1 

.names $dffe~862^Q~12 input_stream_2_dout~12 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35041 
1-0 1 
-11 1 

.names $dffe~862^Q~13 input_stream_2_dout~13 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35043 
1-0 1 
-11 1 

.names $dffe~862^Q~14 input_stream_2_dout~14 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35045 
1-0 1 
-11 1 

.names $dffe~862^Q~15 input_stream_2_dout~15 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35047 
1-0 1 
-11 1 

.names $dffe~862^Q~16 input_stream_2_dout~16 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35049 
1-0 1 
-11 1 

.names $dffe~862^Q~17 input_stream_2_dout~17 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35051 
1-0 1 
-11 1 

.names $dffe~862^Q~18 input_stream_2_dout~18 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35053 
1-0 1 
-11 1 

.names $dffe~862^Q~19 input_stream_2_dout~19 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35055 
1-0 1 
-11 1 

.names $dffe~862^Q~20 input_stream_2_dout~20 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35057 
1-0 1 
-11 1 

.names $dffe~862^Q~21 input_stream_2_dout~21 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35059 
1-0 1 
-11 1 

.names $dffe~862^Q~22 input_stream_2_dout~22 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35061 
1-0 1 
-11 1 

.names $dffe~862^Q~23 input_stream_2_dout~23 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35063 
1-0 1 
-11 1 

.names $dffe~862^Q~24 input_stream_2_dout~24 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35065 
1-0 1 
-11 1 

.names $dffe~862^Q~25 input_stream_2_dout~25 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35067 
1-0 1 
-11 1 

.names $dffe~862^Q~26 input_stream_2_dout~26 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35069 
1-0 1 
-11 1 

.names $dffe~862^Q~27 input_stream_2_dout~27 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35071 
1-0 1 
-11 1 

.names $dffe~862^Q~28 input_stream_2_dout~28 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35073 
1-0 1 
-11 1 

.names $dffe~862^Q~29 input_stream_2_dout~29 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35075 
1-0 1 
-11 1 

.names $dffe~862^Q~30 input_stream_2_dout~30 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35077 
1-0 1 
-11 1 

.names $dffe~862^Q~31 input_stream_2_dout~31 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35079 
1-0 1 
-11 1 

.names $dffe~863^Q~0 $dffe~864^Q~0 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35081 
1-0 1 
-11 1 

.names $dffe~864^Q~0 input_stream_2_empty_n $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35083 
1-0 1 
-11 1 

.names $dffe~868^Q~0 $dffe~869^Q~0 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35085 
1-0 1 
-11 1 

.names $dffe~868^Q~1 $dffe~869^Q~1 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35087 
1-0 1 
-11 1 

.names $dffe~868^Q~2 $dffe~869^Q~2 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35089 
1-0 1 
-11 1 

.names $dffe~868^Q~3 $dffe~869^Q~3 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35091 
1-0 1 
-11 1 

.names $dffe~868^Q~4 $dffe~869^Q~4 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35093 
1-0 1 
-11 1 

.names $dffe~868^Q~5 $dffe~869^Q~5 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35095 
1-0 1 
-11 1 

.names $dffe~869^Q~0 $or~1051^Y~0 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35097 
1-0 1 
-11 1 

.names $dffe~869^Q~1 $or~1051^Y~1 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35099 
1-0 1 
-11 1 

.names $dffe~869^Q~2 $or~1051^Y~2 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35101 
1-0 1 
-11 1 

.names $dffe~869^Q~3 $or~1051^Y~3 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35103 
1-0 1 
-11 1 

.names $dffe~869^Q~4 $or~1051^Y~4 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35105 
1-0 1 
-11 1 

.names $dffe~869^Q~5 $or~1051^Y~5 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35107 
1-0 1 
-11 1 

.names $dffe~870^Q~0 $dffe~871^Q~0 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35109 
1-0 1 
-11 1 

.names $dffe~871^Q~0 $mux~1097^Y~0 $and~832^Y~0 $auto$rtlil.cc:3203:MuxGate$35111 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[0] $add~809^ADD~185-1[1] $and~845^Y~0 $auto$rtlil.cc:3203:MuxGate$35113 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[1] $add~809^ADD~185-2[1] $and~845^Y~0 $auto$rtlil.cc:3203:MuxGate$35117 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[2] $add~809^ADD~185-3[1] $and~845^Y~0 $auto$rtlil.cc:3203:MuxGate$35121 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[3] $add~809^ADD~185-4[1] $and~845^Y~0 $auto$rtlil.cc:3203:MuxGate$35125 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[4] $add~809^ADD~185-5[1] $and~845^Y~0 $auto$rtlil.cc:3203:MuxGate$35129 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[5] $add~809^ADD~185-6[1] $and~845^Y~0 $auto$rtlil.cc:3203:MuxGate$35133 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[6] $add~809^ADD~185-7[1] $and~845^Y~0 $auto$rtlil.cc:3203:MuxGate$35137 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[0] $sub~1128^MIN~253-1[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35141 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[1] $sub~1128^MIN~253-2[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35143 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[2] $sub~1128^MIN~253-3[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35145 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $sub~1128^MIN~253-4[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35147 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[4] $sub~1128^MIN~253-5[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35149 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[5] $sub~1128^MIN~253-6[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35151 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[6] $sub~1128^MIN~253-7[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35153 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[7] $sub~1128^MIN~253-8[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35155 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[8] $sub~1128^MIN~253-9[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35157 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[9] $sub~1128^MIN~253-10[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35159 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[10] $sub~1128^MIN~253-11[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35161 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[11] $sub~1128^MIN~253-12[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35163 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[12] $sub~1128^MIN~253-13[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35165 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[13] $sub~1128^MIN~253-14[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35167 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[14] $sub~1128^MIN~253-15[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35169 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[15] $sub~1128^MIN~253-16[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35171 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[16] $sub~1128^MIN~253-17[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35173 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[17] $sub~1128^MIN~253-18[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35175 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[18] $sub~1128^MIN~253-19[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35177 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[19] $sub~1128^MIN~253-20[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35179 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[20] $sub~1128^MIN~253-21[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35181 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[21] $sub~1128^MIN~253-22[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35183 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[22] $sub~1128^MIN~253-23[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35185 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[23] $sub~1128^MIN~253-24[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35187 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[24] $sub~1128^MIN~253-25[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35189 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[25] $sub~1128^MIN~253-26[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35191 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[26] $sub~1128^MIN~253-27[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35193 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[27] $sub~1128^MIN~253-28[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35195 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[28] $sub~1128^MIN~253-29[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35197 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[29] $sub~1128^MIN~253-30[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35199 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[30] $sub~1128^MIN~253-31[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3203:MuxGate$35201 
1-0 1 
-11 1 

.names $dffe~748^Q~0 $add~738^ADD~186-32[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35203 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6258.B[0] $add~738^ADD~186-1[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35205 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6258.B[1] $add~738^ADD~186-2[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35207 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6258.B[2] $add~738^ADD~186-3[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35209 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6258.B[3] $add~738^ADD~186-4[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35211 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6258.B[4] $add~738^ADD~186-5[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35213 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6258.B[5] $add~738^ADD~186-6[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35215 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6258.B[6] $add~738^ADD~186-7[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35217 
1-0 1 
-11 1 

.names $dffe~750^Q~0 $add~739^ADD~187-1[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35219 
1-0 1 
-11 1 

.names $dffe~750^Q~1 $add~739^ADD~187-2[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35221 
1-0 1 
-11 1 

.names $dffe~750^Q~2 $add~739^ADD~187-3[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35223 
1-0 1 
-11 1 

.names $dffe~750^Q~3 $add~739^ADD~187-4[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35225 
1-0 1 
-11 1 

.names $dffe~750^Q~4 $add~739^ADD~187-5[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35227 
1-0 1 
-11 1 

.names $dffe~750^Q~5 $add~739^ADD~187-6[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35229 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[0] $sub~761^MIN~188-1[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35231 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[1] $sub~761^MIN~188-2[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35233 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[2] $sub~761^MIN~188-3[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35235 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[3] $sub~761^MIN~188-4[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35237 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[4] $sub~761^MIN~188-5[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35239 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[5] $sub~761^MIN~188-6[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35241 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[6] $sub~761^MIN~188-7[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35243 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[7] $sub~761^MIN~188-8[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35245 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[8] $sub~761^MIN~188-9[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35247 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[9] $sub~761^MIN~188-10[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35249 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[10] $sub~761^MIN~188-11[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35251 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[11] $sub~761^MIN~188-12[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35253 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[12] $sub~761^MIN~188-13[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35255 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[13] $sub~761^MIN~188-14[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35257 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[14] $sub~761^MIN~188-15[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35259 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[15] $sub~761^MIN~188-16[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35261 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[16] $sub~761^MIN~188-17[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35263 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[17] $sub~761^MIN~188-18[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35265 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[18] $sub~761^MIN~188-19[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35267 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[19] $sub~761^MIN~188-20[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35269 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[20] $sub~761^MIN~188-21[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35271 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[21] $sub~761^MIN~188-22[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35273 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[22] $sub~761^MIN~188-23[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35275 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[23] $sub~761^MIN~188-24[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35277 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[24] $sub~761^MIN~188-25[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35279 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[25] $sub~761^MIN~188-26[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35281 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[26] $sub~761^MIN~188-27[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35283 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[27] $sub~761^MIN~188-28[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35285 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[28] $sub~761^MIN~188-29[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35287 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[29] $sub~761^MIN~188-30[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35289 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[30] $sub~761^MIN~188-31[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35291 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[31] $sub~761^MIN~188-32[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35293 
1-0 1 
-11 1 

.names $dffe~744^Q~0 $auto$hard_block.cc:122:cell_hard_block$8292.Y[0] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35295 
1-0 1 
-11 1 

.names $dffe~744^Q~1 $auto$hard_block.cc:122:cell_hard_block$8292.Y[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35297 
1-0 1 
-11 1 

.names $dffe~744^Q~2 $auto$hard_block.cc:122:cell_hard_block$8292.Y[2] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35299 
1-0 1 
-11 1 

.names $dffe~744^Q~3 $auto$hard_block.cc:122:cell_hard_block$8292.Y[3] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35301 
1-0 1 
-11 1 

.names $dffe~744^Q~4 $auto$hard_block.cc:122:cell_hard_block$8292.Y[4] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35303 
1-0 1 
-11 1 

.names $dffe~744^Q~5 $auto$hard_block.cc:122:cell_hard_block$8292.Y[5] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35305 
1-0 1 
-11 1 

.names $dffe~744^Q~6 $auto$hard_block.cc:122:cell_hard_block$8292.Y[6] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35307 
1-0 1 
-11 1 

.names $dffe~744^Q~7 $auto$hard_block.cc:122:cell_hard_block$8292.Y[7] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35309 
1-0 1 
-11 1 

.names $dffe~744^Q~8 $auto$hard_block.cc:122:cell_hard_block$8292.Y[8] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35311 
1-0 1 
-11 1 

.names $dffe~744^Q~9 $auto$hard_block.cc:122:cell_hard_block$8292.Y[9] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35313 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[0] $sub~1129^MIN~254-1[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35315 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[1] $sub~1129^MIN~254-2[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35317 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[2] $sub~1129^MIN~254-3[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35319 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[3] $sub~1129^MIN~254-4[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35321 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[4] $sub~1129^MIN~254-5[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35323 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[5] $sub~1129^MIN~254-6[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35325 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[6] $sub~1129^MIN~254-7[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35327 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[7] $sub~1129^MIN~254-8[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35329 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[8] $sub~1129^MIN~254-9[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35331 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[9] $sub~1129^MIN~254-10[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35333 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[10] $sub~1129^MIN~254-11[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35335 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[11] $sub~1129^MIN~254-12[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35337 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[12] $sub~1129^MIN~254-13[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35339 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[13] $sub~1129^MIN~254-14[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35341 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[14] $sub~1129^MIN~254-15[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35343 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[15] $sub~1129^MIN~254-16[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35345 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[16] $sub~1129^MIN~254-17[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35347 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[17] $sub~1129^MIN~254-18[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35349 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[18] $sub~1129^MIN~254-19[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35351 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[19] $sub~1129^MIN~254-20[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35353 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[20] $sub~1129^MIN~254-21[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35355 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[21] $sub~1129^MIN~254-22[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35357 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[22] $sub~1129^MIN~254-23[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35359 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[23] $sub~1129^MIN~254-24[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35361 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[24] $sub~1129^MIN~254-25[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35363 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[25] $sub~1129^MIN~254-26[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35365 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[26] $sub~1129^MIN~254-27[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35367 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[27] $sub~1129^MIN~254-28[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35369 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[28] $sub~1129^MIN~254-29[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35371 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[29] $sub~1129^MIN~254-30[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35373 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[30] $sub~1129^MIN~254-31[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35375 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[31] $sub~1129^MIN~254-32[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35377 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6252.B[0] $add~1105^ADD~252-1[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35379 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6252.B[1] $add~1105^ADD~252-2[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35381 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6252.B[2] $add~1105^ADD~252-3[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35383 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6252.B[3] $add~1105^ADD~252-4[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35385 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6252.B[4] $add~1105^ADD~252-5[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35387 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6252.B[5] $add~1105^ADD~252-6[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35389 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6252.B[6] $add~1105^ADD~252-7[1] \
 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3203:MuxGate$35391 
1-0 1 
-11 1 

.names $sdffe~751^Q~0 $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$rtlil.cc:3203:MuxGate$35393 
1-0 1 
-11 1 

.names $sdffe~1019^Q~0 vcc $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$35397 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.B[0] $add~1105^ADD~252-1[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$35405 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.B[1] $add~1105^ADD~252-2[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$35407 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.B[2] $add~1105^ADD~252-3[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$35409 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.B[3] $add~1105^ADD~252-4[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$35411 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.B[4] $add~1105^ADD~252-5[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$35413 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.B[5] $add~1105^ADD~252-6[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$35415 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.B[6] $add~1105^ADD~252-7[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$35417 
1-0 1 
-11 1 

.names $dffe~1242^Q~0 $or~1419^Y~0 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35419 
1-0 1 
-11 1 

.names $dffe~1242^Q~1 $or~1419^Y~1 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35421 
1-0 1 
-11 1 

.names $dffe~1242^Q~2 $or~1419^Y~2 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35423 
1-0 1 
-11 1 

.names $dffe~1242^Q~3 $or~1419^Y~3 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35425 
1-0 1 
-11 1 

.names $dffe~1242^Q~4 $or~1419^Y~4 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35427 
1-0 1 
-11 1 

.names $dffe~1242^Q~5 $or~1419^Y~5 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35429 
1-0 1 
-11 1 

.names $dffe~1241^Q~0 $dffe~1242^Q~0 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35431 
1-0 1 
-11 1 

.names $dffe~1241^Q~1 $dffe~1242^Q~1 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35433 
1-0 1 
-11 1 

.names $dffe~1241^Q~2 $dffe~1242^Q~2 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35435 
1-0 1 
-11 1 

.names $dffe~1241^Q~3 $dffe~1242^Q~3 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35437 
1-0 1 
-11 1 

.names $dffe~1241^Q~4 $dffe~1242^Q~4 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35439 
1-0 1 
-11 1 

.names $dffe~1241^Q~5 $dffe~1242^Q~5 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35441 
1-0 1 
-11 1 

.names $dffe~1238^Q~0 $or~1420^Y~0 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35551 
1-0 1 
-11 1 

.names $dffe~1238^Q~1 $or~1420^Y~1 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35553 
1-0 1 
-11 1 

.names $dffe~1238^Q~2 $or~1420^Y~2 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35555 
1-0 1 
-11 1 

.names $dffe~1238^Q~3 $or~1420^Y~3 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35557 
1-0 1 
-11 1 

.names $dffe~1238^Q~4 $or~1420^Y~4 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35559 
1-0 1 
-11 1 

.names $dffe~1238^Q~5 $or~1420^Y~5 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35561 
1-0 1 
-11 1 

.names $dffe~1237^Q~0 $dffe~1238^Q~0 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35563 
1-0 1 
-11 1 

.names $dffe~1237^Q~1 $dffe~1238^Q~1 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35565 
1-0 1 
-11 1 

.names $dffe~1237^Q~2 $dffe~1238^Q~2 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35567 
1-0 1 
-11 1 

.names $dffe~1237^Q~3 $dffe~1238^Q~3 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35569 
1-0 1 
-11 1 

.names $dffe~1237^Q~4 $dffe~1238^Q~4 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35571 
1-0 1 
-11 1 

.names $dffe~1237^Q~5 $dffe~1238^Q~5 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35573 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[31] $sub~1128^MIN~253-32[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$35677 
1-0 1 
-11 1 

.names $dffe~1244^Q~0 $mux~1460^Y~0 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35679 
1-0 1 
-11 1 

.names $dffe~1243^Q~0 $dffe~1244^Q~0 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35681 
1-0 1 
-11 1 

.names $sdffe~1372^Q~0 $mux~1460^Y~0 $reduce_bool~1393^Y~0 $auto$rtlil.cc:3203:MuxGate$35701 
1-0 1 
-11 1 

.names $sdffce~1391^Q~0 $auto$rtlil.cc:3203:MuxGate$35705 $reduce_bool~1392^Y~0 $auto$rtlil.cc:3203:MuxGate$35707 
1-0 1 
-11 1 

.names $sdffe~1370^Q~0 $and~1181^Y~0 $and~1208^Y~0 $auto$rtlil.cc:3203:MuxGate$35709 
1-0 1 
-11 1 

.names $sdffe~1370^Q~1 $and~1181^Y~1 $and~1208^Y~0 $auto$rtlil.cc:3203:MuxGate$35713 
1-0 1 
-11 1 

.names $sdffe~1370^Q~2 $and~1181^Y~2 $and~1208^Y~0 $auto$rtlil.cc:3203:MuxGate$35717 
1-0 1 
-11 1 

.names $sdffe~1370^Q~3 $and~1181^Y~3 $and~1208^Y~0 $auto$rtlil.cc:3203:MuxGate$35721 
1-0 1 
-11 1 

.names $sdffe~1370^Q~4 $and~1181^Y~4 $and~1208^Y~0 $auto$rtlil.cc:3203:MuxGate$35725 
1-0 1 
-11 1 

.names $sdffe~1370^Q~5 $and~1181^Y~5 $and~1208^Y~0 $auto$rtlil.cc:3203:MuxGate$35729 
1-0 1 
-11 1 

.names $sdffe~1370^Q~6 $and~1181^Y~6 $and~1208^Y~0 $auto$rtlil.cc:3203:MuxGate$35733 
1-0 1 
-11 1 

.names $dffe~1245^Q~0 $eq~1402^Y~0 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35737 
1-0 1 
-11 1 

.names $dffe~1236^Q~0 $dffe~1245^Q~0 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$35739 
1-0 1 
-11 1 

.names $dffe~1468^Q~0 $mul~1469-0[0] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36773 
1-0 1 
-11 1 

.names $dffe~1468^Q~1 $mul~1469-0[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36775 
1-0 1 
-11 1 

.names $dffe~1468^Q~2 $mul~1469-0[2] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36777 
1-0 1 
-11 1 

.names $dffe~1468^Q~3 $mul~1469-0[3] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36779 
1-0 1 
-11 1 

.names $dffe~1468^Q~4 $mul~1469-0[4] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36781 
1-0 1 
-11 1 

.names $dffe~1468^Q~5 $mul~1469-0[5] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36783 
1-0 1 
-11 1 

.names $dffe~1468^Q~6 $mul~1469-0[6] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36785 
1-0 1 
-11 1 

.names $dffe~1468^Q~7 $mul~1469-0[7] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36787 
1-0 1 
-11 1 

.names $dffe~1468^Q~8 $mul~1469-0[8] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36789 
1-0 1 
-11 1 

.names $dffe~1468^Q~9 $mul~1469-0[9] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36791 
1-0 1 
-11 1 

.names $dffe~1468^Q~10 $mul~1469-0[10] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36793 
1-0 1 
-11 1 

.names $dffe~1468^Q~11 $mul~1469-0[11] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36795 
1-0 1 
-11 1 

.names $dffe~1468^Q~12 $mul~1469-0[12] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36797 
1-0 1 
-11 1 

.names $dffe~1468^Q~13 $mul~1469-0[13] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36799 
1-0 1 
-11 1 

.names $dffe~1468^Q~14 $mul~1469-0[14] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36801 
1-0 1 
-11 1 

.names $dffe~1468^Q~15 $mul~1469-0[15] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36803 
1-0 1 
-11 1 

.names $dffe~1468^Q~16 $mul~1469-0[16] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36805 
1-0 1 
-11 1 

.names $dffe~1468^Q~17 $mul~1469-0[17] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36807 
1-0 1 
-11 1 

.names $dffe~1468^Q~18 $mul~1469-0[18] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36809 
1-0 1 
-11 1 

.names $dffe~1468^Q~19 $mul~1469-0[19] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36811 
1-0 1 
-11 1 

.names $dffe~1468^Q~20 $mul~1469-0[20] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36813 
1-0 1 
-11 1 

.names $dffe~1468^Q~21 $mul~1469-0[21] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36815 
1-0 1 
-11 1 

.names $dffe~1468^Q~22 $mul~1469-0[22] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36817 
1-0 1 
-11 1 

.names $dffe~1468^Q~23 $mul~1469-0[23] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36819 
1-0 1 
-11 1 

.names $dffe~1468^Q~24 $mul~1469-0[24] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36821 
1-0 1 
-11 1 

.names $dffe~1468^Q~25 $mul~1469-0[25] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36823 
1-0 1 
-11 1 

.names $dffe~1468^Q~26 $mul~1469-0[26] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36825 
1-0 1 
-11 1 

.names $dffe~1468^Q~27 $mul~1469-add1-1[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36827 
1-0 1 
-11 1 

.names $dffe~1468^Q~28 $mul~1469-add1-2[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36829 
1-0 1 
-11 1 

.names $dffe~1468^Q~29 $mul~1469-add1-3[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36831 
1-0 1 
-11 1 

.names $dffe~1468^Q~30 $mul~1469-add1-4[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36833 
1-0 1 
-11 1 

.names $dffe~1468^Q~31 $mul~1469-add1-5[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36835 
1-0 1 
-11 1 

.names $dffe~1468^Q~32 $mul~1469-add1-6[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36837 
1-0 1 
-11 1 

.names $dffe~1468^Q~33 $mul~1469-add1-7[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36839 
1-0 1 
-11 1 

.names $dffe~1468^Q~34 $mul~1469-add1-8[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36841 
1-0 1 
-11 1 

.names $dffe~1468^Q~35 $mul~1469-add1-9[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36843 
1-0 1 
-11 1 

.names $dffe~1468^Q~36 $mul~1469-add1-10[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36845 
1-0 1 
-11 1 

.names $dffe~1468^Q~37 $mul~1469-add1-11[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36847 
1-0 1 
-11 1 

.names $dffe~1468^Q~38 $mul~1469-add1-12[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36849 
1-0 1 
-11 1 

.names $dffe~1468^Q~39 $mul~1469-add1-13[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36851 
1-0 1 
-11 1 

.names $dffe~1468^Q~40 $mul~1469-add1-14[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36853 
1-0 1 
-11 1 

.names $dffe~1468^Q~41 $mul~1469-add1-15[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36855 
1-0 1 
-11 1 

.names $dffe~1468^Q~42 $mul~1469-add1-16[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36857 
1-0 1 
-11 1 

.names $dffe~1468^Q~43 $mul~1469-add1-17[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36859 
1-0 1 
-11 1 

.names $dffe~1468^Q~44 $mul~1469-add1-18[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36861 
1-0 1 
-11 1 

.names $dffe~1468^Q~45 $mul~1469-add1-19[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36863 
1-0 1 
-11 1 

.names $dffe~1468^Q~46 $mul~1469-add1-20[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36865 
1-0 1 
-11 1 

.names $dffe~1468^Q~47 $mul~1469-add1-21[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36867 
1-0 1 
-11 1 

.names $dffe~1468^Q~48 $mul~1469-add1-22[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36869 
1-0 1 
-11 1 

.names $dffe~1468^Q~49 $mul~1469-add1-23[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36871 
1-0 1 
-11 1 

.names $dffe~1468^Q~50 $mul~1469-add1-24[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36873 
1-0 1 
-11 1 

.names $dffe~1468^Q~51 $mul~1469-add1-25[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36875 
1-0 1 
-11 1 

.names $dffe~1468^Q~52 $mul~1469-add1-26[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36877 
1-0 1 
-11 1 

.names $dffe~1468^Q~53 $mul~1469-add1-27[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36879 
1-0 1 
-11 1 

.names $dffe~1468^Q~54 $mul~1469-add1-28[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36881 
1-0 1 
-11 1 

.names $dffe~1468^Q~55 $mul~1469-add1-29[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36883 
1-0 1 
-11 1 

.names $dffe~1468^Q~56 $mul~1469-add1-30[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36885 
1-0 1 
-11 1 

.names $dffe~1468^Q~57 $mul~1469-add1-31[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36887 
1-0 1 
-11 1 

.names $dffe~1468^Q~58 $mul~1469-add1-32[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36889 
1-0 1 
-11 1 

.names $dffe~1468^Q~59 $mul~1469-add1-33[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36891 
1-0 1 
-11 1 

.names $dffe~1468^Q~60 $mul~1469-add1-34[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36893 
1-0 1 
-11 1 

.names $dffe~1468^Q~61 $mul~1469-add1-35[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36895 
1-0 1 
-11 1 

.names $dffe~1468^Q~62 $mul~1469-add1-36[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36897 
1-0 1 
-11 1 

.names $dffe~1468^Q~63 $mul~1469-add1-37[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$36899 
1-0 1 
-11 1 

.names $sdffe~1377^Q~0 $mux~1431^Y~0 $ne~1395^Y~0 $auto$rtlil.cc:3203:MuxGate$37531 
1-0 1 
-11 1 

.names $sdffe~1386^Q~0 $mux~1422^Y~0 $ne~1395^Y~0 $auto$rtlil.cc:3203:MuxGate$37535 
1-0 1 
-11 1 

.names $sdffe~1385^Q~0 $mux~1423^Y~0 $ne~1395^Y~0 $auto$rtlil.cc:3203:MuxGate$37539 
1-0 1 
-11 1 

.names $sdffe~1378^Q~0 $mux~1430^Y~0 $ne~1395^Y~0 $auto$rtlil.cc:3203:MuxGate$37543 
1-0 1 
-11 1 

.names $sdffe~1379^Q~0 $mux~1429^Y~0 $ne~1395^Y~0 $auto$rtlil.cc:3203:MuxGate$37547 
1-0 1 
-11 1 

.names $sdffe~1380^Q~0 $mux~1428^Y~0 $ne~1395^Y~0 $auto$rtlil.cc:3203:MuxGate$37551 
1-0 1 
-11 1 

.names $sdffe~1381^Q~0 $mux~1427^Y~0 $ne~1395^Y~0 $auto$rtlil.cc:3203:MuxGate$37555 
1-0 1 
-11 1 

.names $sdffe~1382^Q~0 $mux~1426^Y~0 $ne~1395^Y~0 $auto$rtlil.cc:3203:MuxGate$37559 
1-0 1 
-11 1 

.names $sdffe~1383^Q~0 $mux~1425^Y~0 $ne~1395^Y~0 $auto$rtlil.cc:3203:MuxGate$37563 
1-0 1 
-11 1 

.names $sdffe~1384^Q~0 $mux~1424^Y~0 $ne~1395^Y~0 $auto$rtlil.cc:3203:MuxGate$37567 
1-0 1 
-11 1 

.names $sdffe~1387^Q~0 $mux~1440^Y~0 $ne~1395^Y~0 $auto$rtlil.cc:3203:MuxGate$37571 
1-0 1 
-11 1 

.names $sdffe~1376^Q~0 $mux~1432^Y~0 $reduce_bool~1394^Y~0 $auto$rtlil.cc:3203:MuxGate$37575 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[0] $add~1176^ADD~245-1[1] $and~1225^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$37579 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[1] $add~1176^ADD~245-2[1] $and~1225^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$37583 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[2] $add~1176^ADD~245-3[1] $and~1225^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$37587 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[3] $add~1176^ADD~245-4[1] $and~1225^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$37591 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[4] $add~1176^ADD~245-5[1] $and~1225^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$37595 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[5] $add~1176^ADD~245-6[1] $and~1225^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$37599 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[6] $add~1176^ADD~245-7[1] $and~1225^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$37603 
1-0 1 
-11 1 

.names $dffe~1227^Q~0 $add~1177^ADD~247-1[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37607 
1-0 1 
-11 1 

.names $dffe~1227^Q~1 $add~1177^ADD~247-2[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37609 
1-0 1 
-11 1 

.names $dffe~1227^Q~2 $add~1177^ADD~247-3[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37611 
1-0 1 
-11 1 

.names $dffe~1227^Q~3 $add~1177^ADD~247-4[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37613 
1-0 1 
-11 1 

.names $dffe~1227^Q~4 $add~1177^ADD~247-5[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37615 
1-0 1 
-11 1 

.names $dffe~1227^Q~5 $add~1177^ADD~247-6[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37617 
1-0 1 
-11 1 

.names $dffe~1227^Q~6 $add~1177^ADD~247-7[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37619 
1-0 1 
-11 1 

.names $dffe~1227^Q~7 $add~1177^ADD~247-8[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37621 
1-0 1 
-11 1 

.names $dffe~1227^Q~8 $add~1177^ADD~247-9[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37623 
1-0 1 
-11 1 

.names $dffe~1227^Q~9 $add~1177^ADD~247-10[1] $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37625 
1-0 1 
-11 1 

.names $dffe~1235^Q~0 $or~1417^Y~0 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37627 
1-0 1 
-11 1 

.names $dffe~1234^Q~0 $dffe~1235^Q~0 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37629 
1-0 1 
-11 1 

.names $sdffe~1374^Q~0 $and~1180^Y~0 $and~1217^Y~0 $auto$rtlil.cc:3203:MuxGate$37631 
1-0 1 
-11 1 

.names $sdffe~1374^Q~1 $and~1180^Y~1 $and~1217^Y~0 $auto$rtlil.cc:3203:MuxGate$37635 
1-0 1 
-11 1 

.names $sdffe~1374^Q~2 $and~1180^Y~2 $and~1217^Y~0 $auto$rtlil.cc:3203:MuxGate$37639 
1-0 1 
-11 1 

.names $sdffe~1374^Q~3 $and~1180^Y~3 $and~1217^Y~0 $auto$rtlil.cc:3203:MuxGate$37643 
1-0 1 
-11 1 

.names $sdffe~1374^Q~4 $and~1180^Y~4 $and~1217^Y~0 $auto$rtlil.cc:3203:MuxGate$37647 
1-0 1 
-11 1 

.names $sdffe~1374^Q~5 $and~1180^Y~5 $and~1217^Y~0 $auto$rtlil.cc:3203:MuxGate$37651 
1-0 1 
-11 1 

.names $sdffe~1374^Q~6 $and~1180^Y~6 $and~1217^Y~0 $auto$rtlil.cc:3203:MuxGate$37655 
1-0 1 
-11 1 

.names $sdffce~1390^Q~0 $auto$rtlil.cc:3203:MuxGate$37659 $reduce_bool~1392^Y~0 $auto$rtlil.cc:3203:MuxGate$37661 
1-0 1 
-11 1 

.names $sdffce~1373^Q~0 $auto$rtlil.cc:3203:MuxGate$37663 $and~1202^Y~0 $auto$rtlil.cc:3203:MuxGate$37665 
1-0 1 
-11 1 

.names $dffe~1228^Q~0 $dffe~1229^Q~0 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37667 
1-0 1 
-11 1 

.names $dffe~1228^Q~1 $dffe~1229^Q~1 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37669 
1-0 1 
-11 1 

.names $dffe~1228^Q~2 $dffe~1229^Q~2 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37671 
1-0 1 
-11 1 

.names $dffe~1228^Q~3 $dffe~1229^Q~3 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37673 
1-0 1 
-11 1 

.names $dffe~1228^Q~4 $dffe~1229^Q~4 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37675 
1-0 1 
-11 1 

.names $dffe~1228^Q~5 $dffe~1229^Q~5 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37677 
1-0 1 
-11 1 

.names $dffe~1228^Q~6 $dffe~1229^Q~6 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37679 
1-0 1 
-11 1 

.names $dffe~1228^Q~7 $dffe~1229^Q~7 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37681 
1-0 1 
-11 1 

.names $dffe~1228^Q~8 $dffe~1229^Q~8 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37683 
1-0 1 
-11 1 

.names $dffe~1228^Q~9 $dffe~1229^Q~9 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37685 
1-0 1 
-11 1 

.names $dffe~1228^Q~10 $dffe~1229^Q~10 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37687 
1-0 1 
-11 1 

.names $dffe~1228^Q~11 $dffe~1229^Q~11 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37689 
1-0 1 
-11 1 

.names $dffe~1228^Q~12 $dffe~1229^Q~12 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37691 
1-0 1 
-11 1 

.names $dffe~1228^Q~13 $dffe~1229^Q~13 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37693 
1-0 1 
-11 1 

.names $dffe~1228^Q~14 $dffe~1229^Q~14 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37695 
1-0 1 
-11 1 

.names $dffe~1228^Q~15 $dffe~1229^Q~15 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37697 
1-0 1 
-11 1 

.names $dffe~1228^Q~16 $dffe~1229^Q~16 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37699 
1-0 1 
-11 1 

.names $dffe~1228^Q~17 $dffe~1229^Q~17 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37701 
1-0 1 
-11 1 

.names $dffe~1228^Q~18 $dffe~1229^Q~18 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37703 
1-0 1 
-11 1 

.names $dffe~1228^Q~19 $dffe~1229^Q~19 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37705 
1-0 1 
-11 1 

.names $dffe~1228^Q~20 $dffe~1229^Q~20 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37707 
1-0 1 
-11 1 

.names $dffe~1228^Q~21 $dffe~1229^Q~21 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37709 
1-0 1 
-11 1 

.names $dffe~1228^Q~22 $dffe~1229^Q~22 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37711 
1-0 1 
-11 1 

.names $dffe~1228^Q~23 $dffe~1229^Q~23 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37713 
1-0 1 
-11 1 

.names $dffe~1228^Q~24 $dffe~1229^Q~24 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37715 
1-0 1 
-11 1 

.names $dffe~1228^Q~25 $dffe~1229^Q~25 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37717 
1-0 1 
-11 1 

.names $dffe~1228^Q~26 $dffe~1229^Q~26 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37719 
1-0 1 
-11 1 

.names $dffe~1228^Q~27 $dffe~1229^Q~27 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37721 
1-0 1 
-11 1 

.names $dffe~1228^Q~28 $dffe~1229^Q~28 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37723 
1-0 1 
-11 1 

.names $dffe~1228^Q~29 $dffe~1229^Q~29 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37725 
1-0 1 
-11 1 

.names $dffe~1228^Q~30 $dffe~1229^Q~30 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37727 
1-0 1 
-11 1 

.names $dffe~1228^Q~31 $dffe~1229^Q~31 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37729 
1-0 1 
-11 1 

.names $dffe~1229^Q~0 input_stream_3_dout~32 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37731 
1-0 1 
-11 1 

.names $dffe~1229^Q~1 input_stream_3_dout~33 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37733 
1-0 1 
-11 1 

.names $dffe~1229^Q~2 input_stream_3_dout~34 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37735 
1-0 1 
-11 1 

.names $dffe~1229^Q~3 input_stream_3_dout~35 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37737 
1-0 1 
-11 1 

.names $dffe~1229^Q~4 input_stream_3_dout~36 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37739 
1-0 1 
-11 1 

.names $dffe~1229^Q~5 input_stream_3_dout~37 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37741 
1-0 1 
-11 1 

.names $dffe~1229^Q~6 input_stream_3_dout~38 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37743 
1-0 1 
-11 1 

.names $dffe~1229^Q~7 input_stream_3_dout~39 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37745 
1-0 1 
-11 1 

.names $dffe~1229^Q~8 input_stream_3_dout~40 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37747 
1-0 1 
-11 1 

.names $dffe~1229^Q~9 input_stream_3_dout~41 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37749 
1-0 1 
-11 1 

.names $dffe~1229^Q~10 input_stream_3_dout~42 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37751 
1-0 1 
-11 1 

.names $dffe~1229^Q~11 input_stream_3_dout~43 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37753 
1-0 1 
-11 1 

.names $dffe~1229^Q~12 input_stream_3_dout~44 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37755 
1-0 1 
-11 1 

.names $dffe~1229^Q~13 input_stream_3_dout~45 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37757 
1-0 1 
-11 1 

.names $dffe~1229^Q~14 input_stream_3_dout~46 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37759 
1-0 1 
-11 1 

.names $dffe~1229^Q~15 input_stream_3_dout~47 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37761 
1-0 1 
-11 1 

.names $dffe~1229^Q~16 input_stream_3_dout~48 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37763 
1-0 1 
-11 1 

.names $dffe~1229^Q~17 input_stream_3_dout~49 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37765 
1-0 1 
-11 1 

.names $dffe~1229^Q~18 input_stream_3_dout~50 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37767 
1-0 1 
-11 1 

.names $dffe~1229^Q~19 input_stream_3_dout~51 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37769 
1-0 1 
-11 1 

.names $dffe~1229^Q~20 input_stream_3_dout~52 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37771 
1-0 1 
-11 1 

.names $dffe~1229^Q~21 input_stream_3_dout~53 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37773 
1-0 1 
-11 1 

.names $dffe~1229^Q~22 input_stream_3_dout~54 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37775 
1-0 1 
-11 1 

.names $dffe~1229^Q~23 input_stream_3_dout~55 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37777 
1-0 1 
-11 1 

.names $dffe~1229^Q~24 input_stream_3_dout~56 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37779 
1-0 1 
-11 1 

.names $dffe~1229^Q~25 input_stream_3_dout~57 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37781 
1-0 1 
-11 1 

.names $dffe~1229^Q~26 input_stream_3_dout~58 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37783 
1-0 1 
-11 1 

.names $dffe~1229^Q~27 input_stream_3_dout~59 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37785 
1-0 1 
-11 1 

.names $dffe~1229^Q~28 input_stream_3_dout~60 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37787 
1-0 1 
-11 1 

.names $dffe~1229^Q~29 input_stream_3_dout~61 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37789 
1-0 1 
-11 1 

.names $dffe~1229^Q~30 input_stream_3_dout~62 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37791 
1-0 1 
-11 1 

.names $dffe~1229^Q~31 input_stream_3_dout~63 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37793 
1-0 1 
-11 1 

.names $dffe~1230^Q~0 $dffe~1231^Q~0 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37795 
1-0 1 
-11 1 

.names $dffe~1230^Q~1 $dffe~1231^Q~1 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37797 
1-0 1 
-11 1 

.names $dffe~1230^Q~2 $dffe~1231^Q~2 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37799 
1-0 1 
-11 1 

.names $dffe~1230^Q~3 $dffe~1231^Q~3 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37801 
1-0 1 
-11 1 

.names $dffe~1230^Q~4 $dffe~1231^Q~4 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37803 
1-0 1 
-11 1 

.names $dffe~1230^Q~5 $dffe~1231^Q~5 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37805 
1-0 1 
-11 1 

.names $dffe~1230^Q~6 $dffe~1231^Q~6 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37807 
1-0 1 
-11 1 

.names $dffe~1230^Q~7 $dffe~1231^Q~7 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37809 
1-0 1 
-11 1 

.names $dffe~1230^Q~8 $dffe~1231^Q~8 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37811 
1-0 1 
-11 1 

.names $dffe~1230^Q~9 $dffe~1231^Q~9 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37813 
1-0 1 
-11 1 

.names $dffe~1230^Q~10 $dffe~1231^Q~10 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37815 
1-0 1 
-11 1 

.names $dffe~1230^Q~11 $dffe~1231^Q~11 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37817 
1-0 1 
-11 1 

.names $dffe~1230^Q~12 $dffe~1231^Q~12 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37819 
1-0 1 
-11 1 

.names $dffe~1230^Q~13 $dffe~1231^Q~13 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37821 
1-0 1 
-11 1 

.names $dffe~1230^Q~14 $dffe~1231^Q~14 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37823 
1-0 1 
-11 1 

.names $dffe~1230^Q~15 $dffe~1231^Q~15 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37825 
1-0 1 
-11 1 

.names $dffe~1230^Q~16 $dffe~1231^Q~16 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37827 
1-0 1 
-11 1 

.names $dffe~1230^Q~17 $dffe~1231^Q~17 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37829 
1-0 1 
-11 1 

.names $dffe~1230^Q~18 $dffe~1231^Q~18 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37831 
1-0 1 
-11 1 

.names $dffe~1230^Q~19 $dffe~1231^Q~19 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37833 
1-0 1 
-11 1 

.names $dffe~1230^Q~20 $dffe~1231^Q~20 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37835 
1-0 1 
-11 1 

.names $dffe~1230^Q~21 $dffe~1231^Q~21 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37837 
1-0 1 
-11 1 

.names $dffe~1230^Q~22 $dffe~1231^Q~22 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37839 
1-0 1 
-11 1 

.names $dffe~1230^Q~23 $dffe~1231^Q~23 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37841 
1-0 1 
-11 1 

.names $dffe~1230^Q~24 $dffe~1231^Q~24 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37843 
1-0 1 
-11 1 

.names $dffe~1230^Q~25 $dffe~1231^Q~25 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37845 
1-0 1 
-11 1 

.names $dffe~1230^Q~26 $dffe~1231^Q~26 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37847 
1-0 1 
-11 1 

.names $dffe~1230^Q~27 $dffe~1231^Q~27 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37849 
1-0 1 
-11 1 

.names $dffe~1230^Q~28 $dffe~1231^Q~28 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37851 
1-0 1 
-11 1 

.names $dffe~1230^Q~29 $dffe~1231^Q~29 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37853 
1-0 1 
-11 1 

.names $dffe~1230^Q~30 $dffe~1231^Q~30 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37855 
1-0 1 
-11 1 

.names $dffe~1230^Q~31 $dffe~1231^Q~31 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37857 
1-0 1 
-11 1 

.names $dffe~1231^Q~0 input_stream_3_dout~0 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37859 
1-0 1 
-11 1 

.names $dffe~1231^Q~1 input_stream_3_dout~1 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37861 
1-0 1 
-11 1 

.names $dffe~1231^Q~2 input_stream_3_dout~2 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37863 
1-0 1 
-11 1 

.names $dffe~1231^Q~3 input_stream_3_dout~3 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37865 
1-0 1 
-11 1 

.names $dffe~1231^Q~4 input_stream_3_dout~4 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37867 
1-0 1 
-11 1 

.names $dffe~1231^Q~5 input_stream_3_dout~5 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37869 
1-0 1 
-11 1 

.names $dffe~1231^Q~6 input_stream_3_dout~6 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37871 
1-0 1 
-11 1 

.names $dffe~1231^Q~7 input_stream_3_dout~7 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37873 
1-0 1 
-11 1 

.names $dffe~1231^Q~8 input_stream_3_dout~8 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37875 
1-0 1 
-11 1 

.names $dffe~1231^Q~9 input_stream_3_dout~9 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37877 
1-0 1 
-11 1 

.names $dffe~1231^Q~10 input_stream_3_dout~10 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37879 
1-0 1 
-11 1 

.names $dffe~1231^Q~11 input_stream_3_dout~11 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37881 
1-0 1 
-11 1 

.names $dffe~1231^Q~12 input_stream_3_dout~12 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37883 
1-0 1 
-11 1 

.names $dffe~1231^Q~13 input_stream_3_dout~13 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37885 
1-0 1 
-11 1 

.names $dffe~1231^Q~14 input_stream_3_dout~14 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37887 
1-0 1 
-11 1 

.names $dffe~1231^Q~15 input_stream_3_dout~15 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37889 
1-0 1 
-11 1 

.names $dffe~1231^Q~16 input_stream_3_dout~16 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37891 
1-0 1 
-11 1 

.names $dffe~1231^Q~17 input_stream_3_dout~17 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37893 
1-0 1 
-11 1 

.names $dffe~1231^Q~18 input_stream_3_dout~18 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37895 
1-0 1 
-11 1 

.names $dffe~1231^Q~19 input_stream_3_dout~19 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37897 
1-0 1 
-11 1 

.names $dffe~1231^Q~20 input_stream_3_dout~20 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37899 
1-0 1 
-11 1 

.names $dffe~1231^Q~21 input_stream_3_dout~21 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37901 
1-0 1 
-11 1 

.names $dffe~1231^Q~22 input_stream_3_dout~22 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37903 
1-0 1 
-11 1 

.names $dffe~1231^Q~23 input_stream_3_dout~23 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37905 
1-0 1 
-11 1 

.names $dffe~1231^Q~24 input_stream_3_dout~24 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37907 
1-0 1 
-11 1 

.names $dffe~1231^Q~25 input_stream_3_dout~25 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37909 
1-0 1 
-11 1 

.names $dffe~1231^Q~26 input_stream_3_dout~26 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37911 
1-0 1 
-11 1 

.names $dffe~1231^Q~27 input_stream_3_dout~27 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37913 
1-0 1 
-11 1 

.names $dffe~1231^Q~28 input_stream_3_dout~28 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37915 
1-0 1 
-11 1 

.names $dffe~1231^Q~29 input_stream_3_dout~29 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37917 
1-0 1 
-11 1 

.names $dffe~1231^Q~30 input_stream_3_dout~30 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37919 
1-0 1 
-11 1 

.names $dffe~1231^Q~31 input_stream_3_dout~31 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37921 
1-0 1 
-11 1 

.names $dffe~1232^Q~0 $dffe~1233^Q~0 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37923 
1-0 1 
-11 1 

.names $dffe~1233^Q~0 input_stream_3_empty_n $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37925 
1-0 1 
-11 1 

.names $dffe~1239^Q~0 $dffe~1240^Q~0 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37927 
1-0 1 
-11 1 

.names $dffe~1240^Q~0 $mux~1466^Y~0 $and~1201^Y~0 $auto$rtlil.cc:3203:MuxGate$37929 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[0] $add~1178^ADD~248-1[1] $and~1214^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$37931 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[1] $add~1178^ADD~248-2[1] $and~1214^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$37935 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[2] $add~1178^ADD~248-3[1] $and~1214^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$37939 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[3] $add~1178^ADD~248-4[1] $and~1214^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$37943 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[4] $add~1178^ADD~248-5[1] $and~1214^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$37947 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[5] $add~1178^ADD~248-6[1] $and~1214^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$37951 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[6] $add~1178^ADD~248-7[1] $and~1214^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$37955 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[0] $sub~1128^MIN~253-1[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37959 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[1] $sub~1128^MIN~253-2[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37961 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[2] $sub~1128^MIN~253-3[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37963 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $sub~1128^MIN~253-4[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37965 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[4] $sub~1128^MIN~253-5[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37967 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[5] $sub~1128^MIN~253-6[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37969 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[6] $sub~1128^MIN~253-7[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37971 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[7] $sub~1128^MIN~253-8[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37973 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[8] $sub~1128^MIN~253-9[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37975 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[9] $sub~1128^MIN~253-10[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37977 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[10] $sub~1128^MIN~253-11[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37979 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[11] $sub~1128^MIN~253-12[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37981 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[12] $sub~1128^MIN~253-13[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37983 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[13] $sub~1128^MIN~253-14[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37985 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[14] $sub~1128^MIN~253-15[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37987 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[15] $sub~1128^MIN~253-16[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37989 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[16] $sub~1128^MIN~253-17[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37991 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[17] $sub~1128^MIN~253-18[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37993 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[18] $sub~1128^MIN~253-19[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37995 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[19] $sub~1128^MIN~253-20[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37997 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[20] $sub~1128^MIN~253-21[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$37999 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[21] $sub~1128^MIN~253-22[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$38001 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[22] $sub~1128^MIN~253-23[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$38003 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[23] $sub~1128^MIN~253-24[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$38005 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[24] $sub~1128^MIN~253-25[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$38007 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[25] $sub~1128^MIN~253-26[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$38009 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[26] $sub~1128^MIN~253-27[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$38011 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[27] $sub~1128^MIN~253-28[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$38013 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[28] $sub~1128^MIN~253-29[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$38015 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[29] $sub~1128^MIN~253-30[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$38017 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[30] $sub~1128^MIN~253-31[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3203:MuxGate$38019 
1-0 1 
-11 1 

.names $dffe~1114^Q~0 $add~1103^ADD~249-32[1] $auto$simplemap.cc:248:simplemap_eqne$18608[1] \
 $auto$rtlil.cc:3203:MuxGate$38021 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7765.B[0] $add~1103^ADD~249-1[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38023 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7765.B[1] $add~1103^ADD~249-2[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38025 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7765.B[2] $add~1103^ADD~249-3[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38027 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7765.B[3] $add~1103^ADD~249-4[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38029 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7765.B[4] $add~1103^ADD~249-5[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38031 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7765.B[5] $add~1103^ADD~249-6[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38033 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7765.B[6] $add~1103^ADD~249-7[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38035 
1-0 1 
-11 1 

.names $dffe~1116^Q~0 $add~1104^ADD~250-1[1] $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38037 
1-0 1 
-11 1 

.names $dffe~1116^Q~1 $add~1104^ADD~250-2[1] $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38039 
1-0 1 
-11 1 

.names $dffe~1116^Q~2 $add~1104^ADD~250-3[1] $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38041 
1-0 1 
-11 1 

.names $dffe~1116^Q~3 $add~1104^ADD~250-4[1] $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38043 
1-0 1 
-11 1 

.names $dffe~1116^Q~4 $add~1104^ADD~250-5[1] $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38045 
1-0 1 
-11 1 

.names $dffe~1116^Q~5 $add~1104^ADD~250-6[1] $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38047 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[0] $sub~1130^MIN~251-1[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38049 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[1] $sub~1130^MIN~251-2[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38051 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[2] $sub~1130^MIN~251-3[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38053 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[3] $sub~1130^MIN~251-4[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38055 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[4] $sub~1130^MIN~251-5[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38057 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[5] $sub~1130^MIN~251-6[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38059 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[6] $sub~1130^MIN~251-7[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38061 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[7] $sub~1130^MIN~251-8[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38063 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[8] $sub~1130^MIN~251-9[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38065 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[9] $sub~1130^MIN~251-10[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38067 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[10] $sub~1130^MIN~251-11[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38069 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[11] $sub~1130^MIN~251-12[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38071 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[12] $sub~1130^MIN~251-13[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38073 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[13] $sub~1130^MIN~251-14[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38075 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[14] $sub~1130^MIN~251-15[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38077 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[15] $sub~1130^MIN~251-16[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38079 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[16] $sub~1130^MIN~251-17[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38081 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[17] $sub~1130^MIN~251-18[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38083 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[18] $sub~1130^MIN~251-19[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38085 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[19] $sub~1130^MIN~251-20[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38087 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[20] $sub~1130^MIN~251-21[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38089 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[21] $sub~1130^MIN~251-22[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38091 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[22] $sub~1130^MIN~251-23[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38093 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[23] $sub~1130^MIN~251-24[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38095 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[24] $sub~1130^MIN~251-25[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38097 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[25] $sub~1130^MIN~251-26[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38099 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[26] $sub~1130^MIN~251-27[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38101 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[27] $sub~1130^MIN~251-28[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38103 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[28] $sub~1130^MIN~251-29[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38105 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[29] $sub~1130^MIN~251-30[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38107 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[30] $sub~1130^MIN~251-31[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38109 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[31] $sub~1130^MIN~251-32[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38111 
1-0 1 
-11 1 

.names $dffe~1110^Q~0 $auto$hard_block.cc:122:cell_hard_block$8292.Y[0] $auto$simplemap.cc:248:simplemap_eqne$18608[1] \
 $auto$rtlil.cc:3203:MuxGate$38113 
1-0 1 
-11 1 

.names $dffe~1110^Q~1 $auto$hard_block.cc:122:cell_hard_block$8292.Y[1] $auto$simplemap.cc:248:simplemap_eqne$18608[1] \
 $auto$rtlil.cc:3203:MuxGate$38115 
1-0 1 
-11 1 

.names $dffe~1110^Q~2 $auto$hard_block.cc:122:cell_hard_block$8292.Y[2] $auto$simplemap.cc:248:simplemap_eqne$18608[1] \
 $auto$rtlil.cc:3203:MuxGate$38117 
1-0 1 
-11 1 

.names $dffe~1110^Q~3 $auto$hard_block.cc:122:cell_hard_block$8292.Y[3] $auto$simplemap.cc:248:simplemap_eqne$18608[1] \
 $auto$rtlil.cc:3203:MuxGate$38119 
1-0 1 
-11 1 

.names $dffe~1110^Q~4 $auto$hard_block.cc:122:cell_hard_block$8292.Y[4] $auto$simplemap.cc:248:simplemap_eqne$18608[1] \
 $auto$rtlil.cc:3203:MuxGate$38121 
1-0 1 
-11 1 

.names $dffe~1110^Q~5 $auto$hard_block.cc:122:cell_hard_block$8292.Y[5] $auto$simplemap.cc:248:simplemap_eqne$18608[1] \
 $auto$rtlil.cc:3203:MuxGate$38123 
1-0 1 
-11 1 

.names $dffe~1110^Q~6 $auto$hard_block.cc:122:cell_hard_block$8292.Y[6] $auto$simplemap.cc:248:simplemap_eqne$18608[1] \
 $auto$rtlil.cc:3203:MuxGate$38125 
1-0 1 
-11 1 

.names $dffe~1110^Q~7 $auto$hard_block.cc:122:cell_hard_block$8292.Y[7] $auto$simplemap.cc:248:simplemap_eqne$18608[1] \
 $auto$rtlil.cc:3203:MuxGate$38127 
1-0 1 
-11 1 

.names $dffe~1110^Q~8 $auto$hard_block.cc:122:cell_hard_block$8292.Y[8] $auto$simplemap.cc:248:simplemap_eqne$18608[1] \
 $auto$rtlil.cc:3203:MuxGate$38129 
1-0 1 
-11 1 

.names $dffe~1110^Q~9 $auto$hard_block.cc:122:cell_hard_block$8292.Y[9] $auto$simplemap.cc:248:simplemap_eqne$18608[1] \
 $auto$rtlil.cc:3203:MuxGate$38131 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[0] $sub~1129^MIN~254-1[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38133 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[1] $sub~1129^MIN~254-2[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38135 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[2] $sub~1129^MIN~254-3[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38137 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[3] $sub~1129^MIN~254-4[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38139 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[4] $sub~1129^MIN~254-5[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38141 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[5] $sub~1129^MIN~254-6[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38143 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[6] $sub~1129^MIN~254-7[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38145 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[7] $sub~1129^MIN~254-8[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38147 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[8] $sub~1129^MIN~254-9[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38149 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[9] $sub~1129^MIN~254-10[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38151 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[10] $sub~1129^MIN~254-11[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38153 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[11] $sub~1129^MIN~254-12[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38155 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[12] $sub~1129^MIN~254-13[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38157 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[13] $sub~1129^MIN~254-14[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38159 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[14] $sub~1129^MIN~254-15[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38161 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[15] $sub~1129^MIN~254-16[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38163 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[16] $sub~1129^MIN~254-17[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38165 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[17] $sub~1129^MIN~254-18[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38167 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[18] $sub~1129^MIN~254-19[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38169 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[19] $sub~1129^MIN~254-20[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38171 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[20] $sub~1129^MIN~254-21[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38173 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[21] $sub~1129^MIN~254-22[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38175 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[22] $sub~1129^MIN~254-23[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38177 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[23] $sub~1129^MIN~254-24[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38179 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[24] $sub~1129^MIN~254-25[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38181 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[25] $sub~1129^MIN~254-26[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38183 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[26] $sub~1129^MIN~254-27[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38185 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[27] $sub~1129^MIN~254-28[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38187 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[28] $sub~1129^MIN~254-29[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38189 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[29] $sub~1129^MIN~254-30[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38191 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[30] $sub~1129^MIN~254-31[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38193 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[31] $sub~1129^MIN~254-32[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3203:MuxGate$38195 
1-0 1 
-11 1 

.names $sdffe~1117^Q~0 $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$simplemap.cc:248:simplemap_eqne$18608[1] \
 $auto$rtlil.cc:3203:MuxGate$38197 
1-0 1 
-11 1 

.names $sdffe~1388^Q~0 vcc $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$38201 
1-0 1 
-11 1 

.names $sdffe~0^Q~0 vcc ap_start $auto$rtlil.cc:3203:MuxGate$38209 
1-0 1 
-11 1 

.names $dffe~129^Q~0 $dffe~130^Q~0 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38597 
1-0 1 
-11 1 

.names $dffe~129^Q~1 $dffe~130^Q~1 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38599 
1-0 1 
-11 1 

.names $dffe~129^Q~2 $dffe~130^Q~2 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38601 
1-0 1 
-11 1 

.names $dffe~129^Q~3 $dffe~130^Q~3 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38603 
1-0 1 
-11 1 

.names $dffe~129^Q~4 $dffe~130^Q~4 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38605 
1-0 1 
-11 1 

.names $dffe~129^Q~5 $dffe~130^Q~5 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38607 
1-0 1 
-11 1 

.names $dffe~129^Q~6 $dffe~130^Q~6 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38609 
1-0 1 
-11 1 

.names $dffe~129^Q~7 $dffe~130^Q~7 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38611 
1-0 1 
-11 1 

.names $dffe~129^Q~8 $dffe~130^Q~8 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38613 
1-0 1 
-11 1 

.names $dffe~129^Q~9 $dffe~130^Q~9 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38615 
1-0 1 
-11 1 

.names $dffe~129^Q~10 $dffe~130^Q~10 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38617 
1-0 1 
-11 1 

.names $dffe~129^Q~11 $dffe~130^Q~11 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38619 
1-0 1 
-11 1 

.names $dffe~129^Q~12 $dffe~130^Q~12 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38621 
1-0 1 
-11 1 

.names $dffe~129^Q~13 $dffe~130^Q~13 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38623 
1-0 1 
-11 1 

.names $dffe~129^Q~14 $dffe~130^Q~14 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38625 
1-0 1 
-11 1 

.names $dffe~129^Q~15 $dffe~130^Q~15 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38627 
1-0 1 
-11 1 

.names $dffe~129^Q~16 $dffe~130^Q~16 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38629 
1-0 1 
-11 1 

.names $dffe~129^Q~17 $dffe~130^Q~17 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38631 
1-0 1 
-11 1 

.names $dffe~129^Q~18 $dffe~130^Q~18 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38633 
1-0 1 
-11 1 

.names $dffe~129^Q~19 $dffe~130^Q~19 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38635 
1-0 1 
-11 1 

.names $dffe~129^Q~20 $dffe~130^Q~20 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38637 
1-0 1 
-11 1 

.names $dffe~129^Q~21 $dffe~130^Q~21 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38639 
1-0 1 
-11 1 

.names $dffe~129^Q~22 $dffe~130^Q~22 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38641 
1-0 1 
-11 1 

.names $dffe~129^Q~23 $dffe~130^Q~23 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38643 
1-0 1 
-11 1 

.names $dffe~129^Q~24 $dffe~130^Q~24 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38645 
1-0 1 
-11 1 

.names $dffe~129^Q~25 $dffe~130^Q~25 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38647 
1-0 1 
-11 1 

.names $dffe~129^Q~26 $dffe~130^Q~26 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38649 
1-0 1 
-11 1 

.names $dffe~129^Q~27 $dffe~130^Q~27 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38651 
1-0 1 
-11 1 

.names $dffe~129^Q~28 $dffe~130^Q~28 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38653 
1-0 1 
-11 1 

.names $dffe~129^Q~29 $dffe~130^Q~29 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38655 
1-0 1 
-11 1 

.names $dffe~129^Q~30 $dffe~130^Q~30 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38657 
1-0 1 
-11 1 

.names $dffe~129^Q~31 $dffe~130^Q~31 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38659 
1-0 1 
-11 1 

.names $sdffce~274^Q~0 $auto$rtlil.cc:3203:MuxGate$38661 $and~103^Y~0 $auto$rtlil.cc:3203:MuxGate$38663 
1-0 1 
-11 1 

.names $sdffce~291^Q~0 $auto$rtlil.cc:3203:MuxGate$38669 $reduce_bool~293^Y~0 $auto$rtlil.cc:3203:MuxGate$38671 
1-0 1 
-11 1 

.names $sdffe~275^Q~0 $and~81^Y~0 $and~118^Y~0 $auto$rtlil.cc:3203:MuxGate$38673 
1-0 1 
-11 1 

.names $sdffe~275^Q~1 $and~81^Y~1 $and~118^Y~0 $auto$rtlil.cc:3203:MuxGate$38677 
1-0 1 
-11 1 

.names $sdffe~275^Q~2 $and~81^Y~2 $and~118^Y~0 $auto$rtlil.cc:3203:MuxGate$38681 
1-0 1 
-11 1 

.names $sdffe~275^Q~3 $and~81^Y~3 $and~118^Y~0 $auto$rtlil.cc:3203:MuxGate$38685 
1-0 1 
-11 1 

.names $sdffe~275^Q~4 $and~81^Y~4 $and~118^Y~0 $auto$rtlil.cc:3203:MuxGate$38689 
1-0 1 
-11 1 

.names $sdffe~275^Q~5 $and~81^Y~5 $and~118^Y~0 $auto$rtlil.cc:3203:MuxGate$38693 
1-0 1 
-11 1 

.names $sdffe~275^Q~6 $and~81^Y~6 $and~118^Y~0 $auto$rtlil.cc:3203:MuxGate$38697 
1-0 1 
-11 1 

.names $dffe~142^Q~0 $dffe~143^Q~0 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38703 
1-0 1 
-11 1 

.names $dffe~142^Q~1 $dffe~143^Q~1 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38705 
1-0 1 
-11 1 

.names $dffe~142^Q~2 $dffe~143^Q~2 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38707 
1-0 1 
-11 1 

.names $dffe~142^Q~3 $dffe~143^Q~3 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38709 
1-0 1 
-11 1 

.names $dffe~142^Q~4 $dffe~143^Q~4 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38711 
1-0 1 
-11 1 

.names $dffe~142^Q~5 $dffe~143^Q~5 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38713 
1-0 1 
-11 1 

.names $dffe~135^Q~0 $dffe~136^Q~0 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38715 
1-0 1 
-11 1 

.names $dffe~136^Q~0 $or~318^Y~0 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38755 
1-0 1 
-11 1 

.names $dffe~143^Q~0 $or~320^Y~0 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38757 
1-0 1 
-11 1 

.names $dffe~143^Q~1 $or~320^Y~1 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38759 
1-0 1 
-11 1 

.names $dffe~143^Q~2 $or~320^Y~2 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38761 
1-0 1 
-11 1 

.names $dffe~143^Q~3 $or~320^Y~3 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38763 
1-0 1 
-11 1 

.names $dffe~143^Q~4 $or~320^Y~4 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38765 
1-0 1 
-11 1 

.names $dffe~143^Q~5 $or~320^Y~5 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38767 
1-0 1 
-11 1 

.names $dffe~133^Q~0 $dffe~134^Q~0 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38769 
1-0 1 
-11 1 

.names $dffe~132^Q~0 input_stream_0_dout~0 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38771 
1-0 1 
-11 1 

.names $dffe~132^Q~1 input_stream_0_dout~1 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38773 
1-0 1 
-11 1 

.names $dffe~132^Q~2 input_stream_0_dout~2 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38775 
1-0 1 
-11 1 

.names $dffe~132^Q~3 input_stream_0_dout~3 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38777 
1-0 1 
-11 1 

.names $dffe~132^Q~4 input_stream_0_dout~4 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38779 
1-0 1 
-11 1 

.names $dffe~132^Q~5 input_stream_0_dout~5 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38781 
1-0 1 
-11 1 

.names $dffe~132^Q~6 input_stream_0_dout~6 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38783 
1-0 1 
-11 1 

.names $dffe~132^Q~7 input_stream_0_dout~7 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38785 
1-0 1 
-11 1 

.names $dffe~132^Q~8 input_stream_0_dout~8 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38787 
1-0 1 
-11 1 

.names $dffe~132^Q~9 input_stream_0_dout~9 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38789 
1-0 1 
-11 1 

.names $dffe~132^Q~10 input_stream_0_dout~10 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38791 
1-0 1 
-11 1 

.names $dffe~132^Q~11 input_stream_0_dout~11 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38793 
1-0 1 
-11 1 

.names $dffe~132^Q~12 input_stream_0_dout~12 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38795 
1-0 1 
-11 1 

.names $dffe~132^Q~13 input_stream_0_dout~13 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38797 
1-0 1 
-11 1 

.names $dffe~132^Q~14 input_stream_0_dout~14 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38799 
1-0 1 
-11 1 

.names $dffe~132^Q~15 input_stream_0_dout~15 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38801 
1-0 1 
-11 1 

.names $dffe~132^Q~16 input_stream_0_dout~16 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38803 
1-0 1 
-11 1 

.names $dffe~132^Q~17 input_stream_0_dout~17 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38805 
1-0 1 
-11 1 

.names $dffe~132^Q~18 input_stream_0_dout~18 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38807 
1-0 1 
-11 1 

.names $dffe~132^Q~19 input_stream_0_dout~19 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38809 
1-0 1 
-11 1 

.names $dffe~132^Q~20 input_stream_0_dout~20 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38811 
1-0 1 
-11 1 

.names $dffe~132^Q~21 input_stream_0_dout~21 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38813 
1-0 1 
-11 1 

.names $dffe~132^Q~22 input_stream_0_dout~22 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38815 
1-0 1 
-11 1 

.names $dffe~132^Q~23 input_stream_0_dout~23 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38817 
1-0 1 
-11 1 

.names $dffe~132^Q~24 input_stream_0_dout~24 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38819 
1-0 1 
-11 1 

.names $dffe~132^Q~25 input_stream_0_dout~25 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38821 
1-0 1 
-11 1 

.names $dffe~132^Q~26 input_stream_0_dout~26 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38823 
1-0 1 
-11 1 

.names $dffe~132^Q~27 input_stream_0_dout~27 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38825 
1-0 1 
-11 1 

.names $dffe~132^Q~28 input_stream_0_dout~28 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38827 
1-0 1 
-11 1 

.names $dffe~132^Q~29 input_stream_0_dout~29 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38829 
1-0 1 
-11 1 

.names $dffe~132^Q~30 input_stream_0_dout~30 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38831 
1-0 1 
-11 1 

.names $dffe~132^Q~31 input_stream_0_dout~31 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38833 
1-0 1 
-11 1 

.names $dffe~128^Q~0 $add~78^ADD~58-1[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38899 
1-0 1 
-11 1 

.names $dffe~128^Q~1 $add~78^ADD~58-2[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38901 
1-0 1 
-11 1 

.names $dffe~128^Q~2 $add~78^ADD~58-3[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38903 
1-0 1 
-11 1 

.names $dffe~128^Q~3 $add~78^ADD~58-4[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38905 
1-0 1 
-11 1 

.names $dffe~128^Q~4 $add~78^ADD~58-5[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38907 
1-0 1 
-11 1 

.names $dffe~128^Q~5 $add~78^ADD~58-6[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38909 
1-0 1 
-11 1 

.names $dffe~128^Q~6 $add~78^ADD~58-7[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38911 
1-0 1 
-11 1 

.names $dffe~128^Q~7 $add~78^ADD~58-8[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38913 
1-0 1 
-11 1 

.names $dffe~128^Q~8 $add~78^ADD~58-9[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38915 
1-0 1 
-11 1 

.names $dffe~128^Q~9 $add~78^ADD~58-10[1] $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38917 
1-0 1 
-11 1 

.names $dffe~131^Q~0 $dffe~132^Q~0 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38919 
1-0 1 
-11 1 

.names $dffe~131^Q~1 $dffe~132^Q~1 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38921 
1-0 1 
-11 1 

.names $dffe~131^Q~2 $dffe~132^Q~2 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38923 
1-0 1 
-11 1 

.names $dffe~131^Q~3 $dffe~132^Q~3 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38925 
1-0 1 
-11 1 

.names $dffe~131^Q~4 $dffe~132^Q~4 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38927 
1-0 1 
-11 1 

.names $dffe~131^Q~5 $dffe~132^Q~5 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38929 
1-0 1 
-11 1 

.names $dffe~131^Q~6 $dffe~132^Q~6 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38931 
1-0 1 
-11 1 

.names $dffe~131^Q~7 $dffe~132^Q~7 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38933 
1-0 1 
-11 1 

.names $dffe~131^Q~8 $dffe~132^Q~8 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38935 
1-0 1 
-11 1 

.names $dffe~131^Q~9 $dffe~132^Q~9 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38937 
1-0 1 
-11 1 

.names $dffe~131^Q~10 $dffe~132^Q~10 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38939 
1-0 1 
-11 1 

.names $dffe~131^Q~11 $dffe~132^Q~11 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38941 
1-0 1 
-11 1 

.names $dffe~131^Q~12 $dffe~132^Q~12 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38943 
1-0 1 
-11 1 

.names $dffe~131^Q~13 $dffe~132^Q~13 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38945 
1-0 1 
-11 1 

.names $dffe~131^Q~14 $dffe~132^Q~14 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38947 
1-0 1 
-11 1 

.names $dffe~131^Q~15 $dffe~132^Q~15 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38949 
1-0 1 
-11 1 

.names $dffe~131^Q~16 $dffe~132^Q~16 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38951 
1-0 1 
-11 1 

.names $dffe~131^Q~17 $dffe~132^Q~17 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38953 
1-0 1 
-11 1 

.names $dffe~131^Q~18 $dffe~132^Q~18 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38955 
1-0 1 
-11 1 

.names $dffe~131^Q~19 $dffe~132^Q~19 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38957 
1-0 1 
-11 1 

.names $dffe~131^Q~20 $dffe~132^Q~20 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38959 
1-0 1 
-11 1 

.names $dffe~131^Q~21 $dffe~132^Q~21 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38961 
1-0 1 
-11 1 

.names $dffe~131^Q~22 $dffe~132^Q~22 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38963 
1-0 1 
-11 1 

.names $dffe~131^Q~23 $dffe~132^Q~23 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38965 
1-0 1 
-11 1 

.names $dffe~131^Q~24 $dffe~132^Q~24 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38967 
1-0 1 
-11 1 

.names $dffe~131^Q~25 $dffe~132^Q~25 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38969 
1-0 1 
-11 1 

.names $dffe~131^Q~26 $dffe~132^Q~26 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38971 
1-0 1 
-11 1 

.names $dffe~131^Q~27 $dffe~132^Q~27 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38973 
1-0 1 
-11 1 

.names $dffe~131^Q~28 $dffe~132^Q~28 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38975 
1-0 1 
-11 1 

.names $dffe~131^Q~29 $dffe~132^Q~29 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38977 
1-0 1 
-11 1 

.names $dffe~131^Q~30 $dffe~132^Q~30 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38979 
1-0 1 
-11 1 

.names $dffe~131^Q~31 $dffe~132^Q~31 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38981 
1-0 1 
-11 1 

.names $dffe~130^Q~0 input_stream_0_dout~32 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38983 
1-0 1 
-11 1 

.names $dffe~130^Q~1 input_stream_0_dout~33 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38985 
1-0 1 
-11 1 

.names $dffe~130^Q~2 input_stream_0_dout~34 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38987 
1-0 1 
-11 1 

.names $dffe~130^Q~3 input_stream_0_dout~35 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38989 
1-0 1 
-11 1 

.names $dffe~130^Q~4 input_stream_0_dout~36 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38991 
1-0 1 
-11 1 

.names $dffe~130^Q~5 input_stream_0_dout~37 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38993 
1-0 1 
-11 1 

.names $dffe~130^Q~6 input_stream_0_dout~38 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38995 
1-0 1 
-11 1 

.names $dffe~130^Q~7 input_stream_0_dout~39 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38997 
1-0 1 
-11 1 

.names $dffe~130^Q~8 input_stream_0_dout~40 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$38999 
1-0 1 
-11 1 

.names $dffe~130^Q~9 input_stream_0_dout~41 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39001 
1-0 1 
-11 1 

.names $dffe~130^Q~10 input_stream_0_dout~42 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39003 
1-0 1 
-11 1 

.names $dffe~130^Q~11 input_stream_0_dout~43 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39005 
1-0 1 
-11 1 

.names $dffe~130^Q~12 input_stream_0_dout~44 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39007 
1-0 1 
-11 1 

.names $dffe~130^Q~13 input_stream_0_dout~45 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39009 
1-0 1 
-11 1 

.names $dffe~130^Q~14 input_stream_0_dout~46 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39011 
1-0 1 
-11 1 

.names $dffe~130^Q~15 input_stream_0_dout~47 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39013 
1-0 1 
-11 1 

.names $dffe~130^Q~16 input_stream_0_dout~48 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39015 
1-0 1 
-11 1 

.names $dffe~130^Q~17 input_stream_0_dout~49 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39017 
1-0 1 
-11 1 

.names $dffe~130^Q~18 input_stream_0_dout~50 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39019 
1-0 1 
-11 1 

.names $dffe~130^Q~19 input_stream_0_dout~51 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39021 
1-0 1 
-11 1 

.names $dffe~130^Q~20 input_stream_0_dout~52 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39023 
1-0 1 
-11 1 

.names $dffe~130^Q~21 input_stream_0_dout~53 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39025 
1-0 1 
-11 1 

.names $dffe~130^Q~22 input_stream_0_dout~54 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39027 
1-0 1 
-11 1 

.names $dffe~130^Q~23 input_stream_0_dout~55 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39029 
1-0 1 
-11 1 

.names $dffe~130^Q~24 input_stream_0_dout~56 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39031 
1-0 1 
-11 1 

.names $dffe~130^Q~25 input_stream_0_dout~57 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39033 
1-0 1 
-11 1 

.names $dffe~130^Q~26 input_stream_0_dout~58 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39035 
1-0 1 
-11 1 

.names $dffe~130^Q~27 input_stream_0_dout~59 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39037 
1-0 1 
-11 1 

.names $dffe~130^Q~28 input_stream_0_dout~60 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39039 
1-0 1 
-11 1 

.names $dffe~130^Q~29 input_stream_0_dout~61 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39041 
1-0 1 
-11 1 

.names $dffe~130^Q~30 input_stream_0_dout~62 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39043 
1-0 1 
-11 1 

.names $dffe~130^Q~31 input_stream_0_dout~63 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39045 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[0] $add~79^ADD~59-1[1] $and~115^Y~0 $auto$rtlil.cc:3203:MuxGate$39051 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[1] $add~79^ADD~59-2[1] $and~115^Y~0 $auto$rtlil.cc:3203:MuxGate$39055 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[2] $add~79^ADD~59-3[1] $and~115^Y~0 $auto$rtlil.cc:3203:MuxGate$39059 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[3] $add~79^ADD~59-4[1] $and~115^Y~0 $auto$rtlil.cc:3203:MuxGate$39063 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[4] $add~79^ADD~59-5[1] $and~115^Y~0 $auto$rtlil.cc:3203:MuxGate$39067 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[5] $add~79^ADD~59-6[1] $and~115^Y~0 $auto$rtlil.cc:3203:MuxGate$39071 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[6] $add~79^ADD~59-7[1] $and~115^Y~0 $auto$rtlil.cc:3203:MuxGate$39075 
1-0 1 
-11 1 

.names $dffe~141^Q~0 $mux~367^Y~0 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39079 
1-0 1 
-11 1 

.names $dffe~140^Q~0 $dffe~141^Q~0 $and~102^Y~0 $auto$rtlil.cc:3203:MuxGate$39081 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[0] $sub~1128^MIN~253-1[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39157 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[1] $sub~1128^MIN~253-2[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39159 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[2] $sub~1128^MIN~253-3[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39161 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $sub~1128^MIN~253-4[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39163 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[4] $sub~1128^MIN~253-5[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39165 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[5] $sub~1128^MIN~253-6[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39167 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[6] $sub~1128^MIN~253-7[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39169 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[7] $sub~1128^MIN~253-8[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39171 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[8] $sub~1128^MIN~253-9[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39173 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[9] $sub~1128^MIN~253-10[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39175 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[10] $sub~1128^MIN~253-11[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39177 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[11] $sub~1128^MIN~253-12[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39179 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[12] $sub~1128^MIN~253-13[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39181 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[13] $sub~1128^MIN~253-14[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39183 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[14] $sub~1128^MIN~253-15[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39185 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[15] $sub~1128^MIN~253-16[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39187 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[16] $sub~1128^MIN~253-17[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39189 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[17] $sub~1128^MIN~253-18[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39191 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[18] $sub~1128^MIN~253-19[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39193 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[19] $sub~1128^MIN~253-20[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39195 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[20] $sub~1128^MIN~253-21[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39197 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[21] $sub~1128^MIN~253-22[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39199 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[22] $sub~1128^MIN~253-23[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39201 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[23] $sub~1128^MIN~253-24[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39203 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[24] $sub~1128^MIN~253-25[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39205 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[25] $sub~1128^MIN~253-26[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39207 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[26] $sub~1128^MIN~253-27[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39209 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[27] $sub~1128^MIN~253-28[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39211 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[28] $sub~1128^MIN~253-29[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39213 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[29] $sub~1128^MIN~253-30[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39215 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[30] $sub~1128^MIN~253-31[1] \
 $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3203:MuxGate$39217 
1-0 1 
-11 1 

.names $dffe~531^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28025 
1-0 1 
-11 1 

.names $dffe~531^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[1] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28027 
1-0 1 
-11 1 

.names $dffe~531^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[2] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28029 
1-0 1 
-11 1 

.names $dffe~531^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[3] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28031 
1-0 1 
-11 1 

.names $dffe~531^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[4] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28033 
1-0 1 
-11 1 

.names $dffe~531^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[5] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28035 
1-0 1 
-11 1 

.names $dffe~531^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[6] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28037 
1-0 1 
-11 1 

.names $dffe~531^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[7] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28039 
1-0 1 
-11 1 

.names $dffe~531^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[8] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28041 
1-0 1 
-11 1 

.names $dffe~531^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[9] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28043 
1-0 1 
-11 1 

.names $dffe~531^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[10] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28045 
1-0 1 
-11 1 

.names $dffe~531^Q~11 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[11] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28047 
1-0 1 
-11 1 

.names $dffe~531^Q~12 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[12] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28049 
1-0 1 
-11 1 

.names $dffe~531^Q~13 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[13] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28051 
1-0 1 
-11 1 

.names $dffe~531^Q~14 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[14] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28053 
1-0 1 
-11 1 

.names $dffe~531^Q~15 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[15] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28055 
1-0 1 
-11 1 

.names $dffe~531^Q~16 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[16] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28057 
1-0 1 
-11 1 

.names $dffe~531^Q~17 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[17] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28059 
1-0 1 
-11 1 

.names $dffe~531^Q~18 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[18] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28061 
1-0 1 
-11 1 

.names $dffe~531^Q~19 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[19] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28063 
1-0 1 
-11 1 

.names $dffe~531^Q~20 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[20] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28065 
1-0 1 
-11 1 

.names $dffe~531^Q~21 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[21] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28067 
1-0 1 
-11 1 

.names $dffe~531^Q~22 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[22] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28069 
1-0 1 
-11 1 

.names $dffe~531^Q~23 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[23] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28071 
1-0 1 
-11 1 

.names $dffe~531^Q~24 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[24] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28073 
1-0 1 
-11 1 

.names $dffe~531^Q~25 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[25] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28075 
1-0 1 
-11 1 

.names $dffe~531^Q~26 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[26] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28077 
1-0 1 
-11 1 

.names $dffe~531^Q~27 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[27] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28079 
1-0 1 
-11 1 

.names $dffe~531^Q~28 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[28] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28081 
1-0 1 
-11 1 

.names $dffe~531^Q~29 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[29] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28083 
1-0 1 
-11 1 

.names $dffe~531^Q~30 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[30] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28085 
1-0 1 
-11 1 

.names $dffe~531^Q~31 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[31] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28087 
1-0 1 
-11 1 

.names $add~421^ADD~88-1[1] $dffe~529^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28089 
1-0 1 
-11 1 

.names $add~421^ADD~88-2[1] $dffe~529^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28091 
1-0 1 
-11 1 

.names $add~421^ADD~88-3[1] $dffe~529^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28093 
1-0 1 
-11 1 

.names $add~421^ADD~88-4[1] $dffe~529^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28095 
1-0 1 
-11 1 

.names $add~421^ADD~88-5[1] $dffe~529^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28097 
1-0 1 
-11 1 

.names $add~421^ADD~88-6[1] $dffe~529^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28099 
1-0 1 
-11 1 

.names $add~421^ADD~88-7[1] $dffe~529^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28101 
1-0 1 
-11 1 

.names $add~421^ADD~88-8[1] $dffe~529^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28103 
1-0 1 
-11 1 

.names $add~421^ADD~88-9[1] $dffe~529^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28105 
1-0 1 
-11 1 

.names $add~421^ADD~88-10[1] $dffe~529^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28107 
1-0 1 
-11 1 

.names $add~421^ADD~88-11[1] $dffe~529^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28109 
1-0 1 
-11 1 

.names $add~421^ADD~88-12[1] $dffe~529^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28111 
1-0 1 
-11 1 

.names $add~421^ADD~88-13[1] $dffe~529^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28113 
1-0 1 
-11 1 

.names $add~421^ADD~88-14[1] $dffe~529^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28115 
1-0 1 
-11 1 

.names $add~421^ADD~88-15[1] $dffe~529^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28117 
1-0 1 
-11 1 

.names $add~421^ADD~88-16[1] $dffe~529^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28119 
1-0 1 
-11 1 

.names $add~421^ADD~88-17[1] $dffe~529^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28121 
1-0 1 
-11 1 

.names $add~421^ADD~88-18[1] $dffe~529^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28123 
1-0 1 
-11 1 

.names $add~421^ADD~88-19[1] $dffe~529^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28125 
1-0 1 
-11 1 

.names $add~421^ADD~88-20[1] $dffe~529^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28127 
1-0 1 
-11 1 

.names $add~421^ADD~88-21[1] $dffe~529^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28129 
1-0 1 
-11 1 

.names $add~421^ADD~88-22[1] $dffe~529^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28131 
1-0 1 
-11 1 

.names $add~421^ADD~88-23[1] $dffe~529^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28133 
1-0 1 
-11 1 

.names $add~421^ADD~88-24[1] $dffe~529^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28135 
1-0 1 
-11 1 

.names $add~421^ADD~88-25[1] $dffe~529^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28137 
1-0 1 
-11 1 

.names $add~421^ADD~88-26[1] $dffe~529^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28139 
1-0 1 
-11 1 

.names $add~421^ADD~88-27[1] $dffe~529^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28141 
1-0 1 
-11 1 

.names $add~421^ADD~88-28[1] $dffe~529^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28143 
1-0 1 
-11 1 

.names $add~421^ADD~88-29[1] $dffe~529^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28145 
1-0 1 
-11 1 

.names $add~421^ADD~88-30[1] $dffe~529^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28147 
1-0 1 
-11 1 

.names $add~421^ADD~88-31[1] $dffe~529^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28149 
1-0 1 
-11 1 

.names $add~421^ADD~88-32[1] $dffe~529^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28151 
1-0 1 
-11 1 

.names $add~431^ADD~81-1[1] $dffe~519^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28153 
1-0 1 
-11 1 

.names $add~431^ADD~81-2[1] $dffe~519^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$28155 
1-0 1 
-11 1 

.names $sub~360^MIN~12-32[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[31] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28157 
1-0 1 
-11 1 

.names $sub~360^MIN~12-33[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[32] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28159 
1-0 1 
-11 1 

.names $dffe~142^Q~0 $dffe~260^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28253 
1-0 1 
-11 1 

.names $dffe~142^Q~1 $dffe~260^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28255 
1-0 1 
-11 1 

.names $dffe~142^Q~2 $dffe~260^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28257 
1-0 1 
-11 1 

.names $dffe~142^Q~3 $dffe~260^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28259 
1-0 1 
-11 1 

.names $dffe~142^Q~4 $dffe~260^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28261 
1-0 1 
-11 1 

.names $dffe~142^Q~5 $dffe~260^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28263 
1-0 1 
-11 1 

.names $dffe~260^Q~0 $dffe~259^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28265 
1-0 1 
-11 1 

.names $dffe~260^Q~1 $dffe~259^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28267 
1-0 1 
-11 1 

.names $dffe~260^Q~2 $dffe~259^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28269 
1-0 1 
-11 1 

.names $dffe~260^Q~3 $dffe~259^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28271 
1-0 1 
-11 1 

.names $dffe~260^Q~4 $dffe~259^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28273 
1-0 1 
-11 1 

.names $dffe~260^Q~5 $dffe~259^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28275 
1-0 1 
-11 1 

.names $dffe~259^Q~0 $dffe~258^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28277 
1-0 1 
-11 1 

.names $dffe~259^Q~1 $dffe~258^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28279 
1-0 1 
-11 1 

.names $dffe~259^Q~2 $dffe~258^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28281 
1-0 1 
-11 1 

.names $dffe~259^Q~3 $dffe~258^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28283 
1-0 1 
-11 1 

.names $dffe~259^Q~4 $dffe~258^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28285 
1-0 1 
-11 1 

.names $dffe~259^Q~5 $dffe~258^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28287 
1-0 1 
-11 1 

.names $dffe~258^Q~0 $dffe~257^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28289 
1-0 1 
-11 1 

.names $dffe~258^Q~1 $dffe~257^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28291 
1-0 1 
-11 1 

.names $dffe~258^Q~2 $dffe~257^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28293 
1-0 1 
-11 1 

.names $dffe~258^Q~3 $dffe~257^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28295 
1-0 1 
-11 1 

.names $dffe~258^Q~4 $dffe~257^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28297 
1-0 1 
-11 1 

.names $dffe~258^Q~5 $dffe~257^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28299 
1-0 1 
-11 1 

.names $dffe~257^Q~0 $dffe~256^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28301 
1-0 1 
-11 1 

.names $dffe~257^Q~1 $dffe~256^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28303 
1-0 1 
-11 1 

.names $dffe~257^Q~2 $dffe~256^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28305 
1-0 1 
-11 1 

.names $dffe~257^Q~3 $dffe~256^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28307 
1-0 1 
-11 1 

.names $dffe~257^Q~4 $dffe~256^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28309 
1-0 1 
-11 1 

.names $dffe~257^Q~5 $dffe~256^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28311 
1-0 1 
-11 1 

.names $dffe~256^Q~0 $dffe~255^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28313 
1-0 1 
-11 1 

.names $dffe~256^Q~1 $dffe~255^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28315 
1-0 1 
-11 1 

.names $dffe~256^Q~2 $dffe~255^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28317 
1-0 1 
-11 1 

.names $dffe~256^Q~3 $dffe~255^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28319 
1-0 1 
-11 1 

.names $dffe~256^Q~4 $dffe~255^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28321 
1-0 1 
-11 1 

.names $dffe~256^Q~5 $dffe~255^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28323 
1-0 1 
-11 1 

.names $dffe~255^Q~0 $dffe~254^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28325 
1-0 1 
-11 1 

.names $dffe~255^Q~1 $dffe~254^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28327 
1-0 1 
-11 1 

.names $dffe~255^Q~2 $dffe~254^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28329 
1-0 1 
-11 1 

.names $dffe~255^Q~3 $dffe~254^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28331 
1-0 1 
-11 1 

.names $dffe~255^Q~4 $dffe~254^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28333 
1-0 1 
-11 1 

.names $dffe~255^Q~5 $dffe~254^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28335 
1-0 1 
-11 1 

.names $dffe~254^Q~0 $dffe~253^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28337 
1-0 1 
-11 1 

.names $dffe~254^Q~1 $dffe~253^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28339 
1-0 1 
-11 1 

.names $dffe~254^Q~2 $dffe~253^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28341 
1-0 1 
-11 1 

.names $dffe~254^Q~3 $dffe~253^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28343 
1-0 1 
-11 1 

.names $dffe~254^Q~4 $dffe~253^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28345 
1-0 1 
-11 1 

.names $dffe~254^Q~5 $dffe~253^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28347 
1-0 1 
-11 1 

.names $dffe~253^Q~0 $dffe~252^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28349 
1-0 1 
-11 1 

.names $dffe~253^Q~1 $dffe~252^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28351 
1-0 1 
-11 1 

.names $dffe~253^Q~2 $dffe~252^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28353 
1-0 1 
-11 1 

.names $dffe~253^Q~3 $dffe~252^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28355 
1-0 1 
-11 1 

.names $dffe~253^Q~4 $dffe~252^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28357 
1-0 1 
-11 1 

.names $dffe~253^Q~5 $dffe~252^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28359 
1-0 1 
-11 1 

.names $dffe~140^Q~0 $dffe~251^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28361 
1-0 1 
-11 1 

.names $dffe~251^Q~0 $dffe~250^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28363 
1-0 1 
-11 1 

.names $dffe~250^Q~0 $dffe~249^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28365 
1-0 1 
-11 1 

.names $dffe~249^Q~0 $dffe~248^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28367 
1-0 1 
-11 1 

.names $dffe~248^Q~0 $dffe~247^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28369 
1-0 1 
-11 1 

.names $dffe~247^Q~0 $dffe~246^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28371 
1-0 1 
-11 1 

.names $dffe~246^Q~0 $dffe~245^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28373 
1-0 1 
-11 1 

.names $dffe~245^Q~0 $dffe~244^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28375 
1-0 1 
-11 1 

.names $dffe~244^Q~0 $dffe~243^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28377 
1-0 1 
-11 1 

.names $dffe~138^Q~0 $dffe~242^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28379 
1-0 1 
-11 1 

.names $dffe~138^Q~1 $dffe~242^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28381 
1-0 1 
-11 1 

.names $dffe~138^Q~2 $dffe~242^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28383 
1-0 1 
-11 1 

.names $dffe~138^Q~3 $dffe~242^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28385 
1-0 1 
-11 1 

.names $dffe~138^Q~4 $dffe~242^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28387 
1-0 1 
-11 1 

.names $dffe~138^Q~5 $dffe~242^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28389 
1-0 1 
-11 1 

.names $dffe~242^Q~0 $dffe~241^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28391 
1-0 1 
-11 1 

.names $dffe~242^Q~1 $dffe~241^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28393 
1-0 1 
-11 1 

.names $dffe~242^Q~2 $dffe~241^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28395 
1-0 1 
-11 1 

.names $dffe~242^Q~3 $dffe~241^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28397 
1-0 1 
-11 1 

.names $dffe~242^Q~4 $dffe~241^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28399 
1-0 1 
-11 1 

.names $dffe~242^Q~5 $dffe~241^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28401 
1-0 1 
-11 1 

.names $dffe~241^Q~0 $dffe~240^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28403 
1-0 1 
-11 1 

.names $dffe~241^Q~1 $dffe~240^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28405 
1-0 1 
-11 1 

.names $dffe~241^Q~2 $dffe~240^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28407 
1-0 1 
-11 1 

.names $dffe~241^Q~3 $dffe~240^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28409 
1-0 1 
-11 1 

.names $dffe~241^Q~4 $dffe~240^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28411 
1-0 1 
-11 1 

.names $dffe~241^Q~5 $dffe~240^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28413 
1-0 1 
-11 1 

.names $dffe~240^Q~0 $dffe~239^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28415 
1-0 1 
-11 1 

.names $dffe~240^Q~1 $dffe~239^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28417 
1-0 1 
-11 1 

.names $dffe~240^Q~2 $dffe~239^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28419 
1-0 1 
-11 1 

.names $dffe~240^Q~3 $dffe~239^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28421 
1-0 1 
-11 1 

.names $dffe~240^Q~4 $dffe~239^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28423 
1-0 1 
-11 1 

.names $dffe~240^Q~5 $dffe~239^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28425 
1-0 1 
-11 1 

.names $dffe~239^Q~0 $dffe~238^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28427 
1-0 1 
-11 1 

.names $dffe~239^Q~1 $dffe~238^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28429 
1-0 1 
-11 1 

.names $dffe~239^Q~2 $dffe~238^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28431 
1-0 1 
-11 1 

.names $dffe~239^Q~3 $dffe~238^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28433 
1-0 1 
-11 1 

.names $dffe~239^Q~4 $dffe~238^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28435 
1-0 1 
-11 1 

.names $dffe~239^Q~5 $dffe~238^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28437 
1-0 1 
-11 1 

.names $dffe~238^Q~0 $dffe~237^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28439 
1-0 1 
-11 1 

.names $dffe~238^Q~1 $dffe~237^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28441 
1-0 1 
-11 1 

.names $dffe~238^Q~2 $dffe~237^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28443 
1-0 1 
-11 1 

.names $dffe~238^Q~3 $dffe~237^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28445 
1-0 1 
-11 1 

.names $dffe~238^Q~4 $dffe~237^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28447 
1-0 1 
-11 1 

.names $dffe~238^Q~5 $dffe~237^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28449 
1-0 1 
-11 1 

.names $dffe~237^Q~0 $dffe~236^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28451 
1-0 1 
-11 1 

.names $dffe~237^Q~1 $dffe~236^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28453 
1-0 1 
-11 1 

.names $dffe~237^Q~2 $dffe~236^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28455 
1-0 1 
-11 1 

.names $dffe~237^Q~3 $dffe~236^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28457 
1-0 1 
-11 1 

.names $dffe~237^Q~4 $dffe~236^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28459 
1-0 1 
-11 1 

.names $dffe~237^Q~5 $dffe~236^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28461 
1-0 1 
-11 1 

.names $dffe~236^Q~0 $dffe~235^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28463 
1-0 1 
-11 1 

.names $dffe~236^Q~1 $dffe~235^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28465 
1-0 1 
-11 1 

.names $dffe~236^Q~2 $dffe~235^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28467 
1-0 1 
-11 1 

.names $dffe~236^Q~3 $dffe~235^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28469 
1-0 1 
-11 1 

.names $dffe~236^Q~4 $dffe~235^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28471 
1-0 1 
-11 1 

.names $dffe~236^Q~5 $dffe~235^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28473 
1-0 1 
-11 1 

.names $dffe~135^Q~0 $dffe~226^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28475 
1-0 1 
-11 1 

.names $dffe~226^Q~0 $dffe~225^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28477 
1-0 1 
-11 1 

.names $dffe~225^Q~0 $dffe~224^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28479 
1-0 1 
-11 1 

.names $dffe~224^Q~0 $dffe~223^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28481 
1-0 1 
-11 1 

.names $dffe~223^Q~0 $dffe~222^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28483 
1-0 1 
-11 1 

.names $dffe~222^Q~0 $dffe~221^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28485 
1-0 1 
-11 1 

.names $dffe~221^Q~0 $dffe~220^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28487 
1-0 1 
-11 1 

.names $dffe~220^Q~0 $dffe~219^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28489 
1-0 1 
-11 1 

.names $dffe~219^Q~0 $dffe~218^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28491 
1-0 1 
-11 1 

.names $dffe~133^Q~0 $dffe~217^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28493 
1-0 1 
-11 1 

.names $dffe~217^Q~0 $dffe~216^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28495 
1-0 1 
-11 1 

.names $dffe~216^Q~0 $dffe~215^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28497 
1-0 1 
-11 1 

.names $dffe~215^Q~0 $dffe~214^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28499 
1-0 1 
-11 1 

.names $dffe~214^Q~0 $dffe~213^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28501 
1-0 1 
-11 1 

.names $dffe~213^Q~0 $dffe~212^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28503 
1-0 1 
-11 1 

.names $dffe~212^Q~0 $dffe~211^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28505 
1-0 1 
-11 1 

.names $dffe~211^Q~0 $dffe~210^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28507 
1-0 1 
-11 1 

.names $dffe~210^Q~0 $dffe~209^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28509 
1-0 1 
-11 1 

.names $dffe~131^Q~0 $dffe~208^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28511 
1-0 1 
-11 1 

.names $dffe~131^Q~1 $dffe~208^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28513 
1-0 1 
-11 1 

.names $dffe~131^Q~2 $dffe~208^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28515 
1-0 1 
-11 1 

.names $dffe~131^Q~3 $dffe~208^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28517 
1-0 1 
-11 1 

.names $dffe~131^Q~4 $dffe~208^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28519 
1-0 1 
-11 1 

.names $dffe~131^Q~5 $dffe~208^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28521 
1-0 1 
-11 1 

.names $dffe~131^Q~6 $dffe~208^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28523 
1-0 1 
-11 1 

.names $dffe~131^Q~7 $dffe~208^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28525 
1-0 1 
-11 1 

.names $dffe~131^Q~8 $dffe~208^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28527 
1-0 1 
-11 1 

.names $dffe~131^Q~9 $dffe~208^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28529 
1-0 1 
-11 1 

.names $dffe~131^Q~10 $dffe~208^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28531 
1-0 1 
-11 1 

.names $dffe~131^Q~11 $dffe~208^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28533 
1-0 1 
-11 1 

.names $dffe~131^Q~12 $dffe~208^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28535 
1-0 1 
-11 1 

.names $dffe~131^Q~13 $dffe~208^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28537 
1-0 1 
-11 1 

.names $dffe~131^Q~14 $dffe~208^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28539 
1-0 1 
-11 1 

.names $dffe~131^Q~15 $dffe~208^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28541 
1-0 1 
-11 1 

.names $dffe~131^Q~16 $dffe~208^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28543 
1-0 1 
-11 1 

.names $dffe~131^Q~17 $dffe~208^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28545 
1-0 1 
-11 1 

.names $dffe~131^Q~18 $dffe~208^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28547 
1-0 1 
-11 1 

.names $dffe~131^Q~19 $dffe~208^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28549 
1-0 1 
-11 1 

.names $dffe~131^Q~20 $dffe~208^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28551 
1-0 1 
-11 1 

.names $dffe~131^Q~21 $dffe~208^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28553 
1-0 1 
-11 1 

.names $dffe~131^Q~22 $dffe~208^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28555 
1-0 1 
-11 1 

.names $dffe~131^Q~23 $dffe~208^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28557 
1-0 1 
-11 1 

.names $dffe~131^Q~24 $dffe~208^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28559 
1-0 1 
-11 1 

.names $dffe~131^Q~25 $dffe~208^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28561 
1-0 1 
-11 1 

.names $dffe~131^Q~26 $dffe~208^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28563 
1-0 1 
-11 1 

.names $dffe~131^Q~27 $dffe~208^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28565 
1-0 1 
-11 1 

.names $dffe~131^Q~28 $dffe~208^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28567 
1-0 1 
-11 1 

.names $dffe~131^Q~29 $dffe~208^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28569 
1-0 1 
-11 1 

.names $dffe~131^Q~30 $dffe~208^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28571 
1-0 1 
-11 1 

.names $dffe~131^Q~31 $dffe~208^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28573 
1-0 1 
-11 1 

.names $dffe~208^Q~0 $dffe~207^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28575 
1-0 1 
-11 1 

.names $dffe~208^Q~1 $dffe~207^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28577 
1-0 1 
-11 1 

.names $dffe~208^Q~2 $dffe~207^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28579 
1-0 1 
-11 1 

.names $dffe~208^Q~3 $dffe~207^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28581 
1-0 1 
-11 1 

.names $dffe~208^Q~4 $dffe~207^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28583 
1-0 1 
-11 1 

.names $dffe~208^Q~5 $dffe~207^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28585 
1-0 1 
-11 1 

.names $dffe~208^Q~6 $dffe~207^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28587 
1-0 1 
-11 1 

.names $dffe~208^Q~7 $dffe~207^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28589 
1-0 1 
-11 1 

.names $dffe~208^Q~8 $dffe~207^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28591 
1-0 1 
-11 1 

.names $dffe~208^Q~9 $dffe~207^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28593 
1-0 1 
-11 1 

.names $dffe~208^Q~10 $dffe~207^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28595 
1-0 1 
-11 1 

.names $dffe~208^Q~11 $dffe~207^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28597 
1-0 1 
-11 1 

.names $dffe~208^Q~12 $dffe~207^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28599 
1-0 1 
-11 1 

.names $dffe~208^Q~13 $dffe~207^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28601 
1-0 1 
-11 1 

.names $dffe~208^Q~14 $dffe~207^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28603 
1-0 1 
-11 1 

.names $dffe~208^Q~15 $dffe~207^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28605 
1-0 1 
-11 1 

.names $dffe~208^Q~16 $dffe~207^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28607 
1-0 1 
-11 1 

.names $dffe~208^Q~17 $dffe~207^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28609 
1-0 1 
-11 1 

.names $dffe~208^Q~18 $dffe~207^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28611 
1-0 1 
-11 1 

.names $dffe~208^Q~19 $dffe~207^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28613 
1-0 1 
-11 1 

.names $dffe~208^Q~20 $dffe~207^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28615 
1-0 1 
-11 1 

.names $dffe~208^Q~21 $dffe~207^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28617 
1-0 1 
-11 1 

.names $dffe~208^Q~22 $dffe~207^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28619 
1-0 1 
-11 1 

.names $dffe~208^Q~23 $dffe~207^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28621 
1-0 1 
-11 1 

.names $dffe~208^Q~24 $dffe~207^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28623 
1-0 1 
-11 1 

.names $dffe~208^Q~25 $dffe~207^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28625 
1-0 1 
-11 1 

.names $dffe~208^Q~26 $dffe~207^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28627 
1-0 1 
-11 1 

.names $dffe~208^Q~27 $dffe~207^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28629 
1-0 1 
-11 1 

.names $dffe~208^Q~28 $dffe~207^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28631 
1-0 1 
-11 1 

.names $dffe~208^Q~29 $dffe~207^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28633 
1-0 1 
-11 1 

.names $dffe~208^Q~30 $dffe~207^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28635 
1-0 1 
-11 1 

.names $dffe~208^Q~31 $dffe~207^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28637 
1-0 1 
-11 1 

.names $dffe~207^Q~0 $dffe~206^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28639 
1-0 1 
-11 1 

.names $dffe~207^Q~1 $dffe~206^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28641 
1-0 1 
-11 1 

.names $dffe~207^Q~2 $dffe~206^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28643 
1-0 1 
-11 1 

.names $dffe~207^Q~3 $dffe~206^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28645 
1-0 1 
-11 1 

.names $dffe~207^Q~4 $dffe~206^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28647 
1-0 1 
-11 1 

.names $dffe~207^Q~5 $dffe~206^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28649 
1-0 1 
-11 1 

.names $dffe~207^Q~6 $dffe~206^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28651 
1-0 1 
-11 1 

.names $dffe~207^Q~7 $dffe~206^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28653 
1-0 1 
-11 1 

.names $dffe~207^Q~8 $dffe~206^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28655 
1-0 1 
-11 1 

.names $dffe~207^Q~9 $dffe~206^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28657 
1-0 1 
-11 1 

.names $dffe~207^Q~10 $dffe~206^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28659 
1-0 1 
-11 1 

.names $dffe~207^Q~11 $dffe~206^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28661 
1-0 1 
-11 1 

.names $dffe~207^Q~12 $dffe~206^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28663 
1-0 1 
-11 1 

.names $dffe~207^Q~13 $dffe~206^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28665 
1-0 1 
-11 1 

.names $dffe~207^Q~14 $dffe~206^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28667 
1-0 1 
-11 1 

.names $dffe~207^Q~15 $dffe~206^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28669 
1-0 1 
-11 1 

.names $dffe~207^Q~16 $dffe~206^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28671 
1-0 1 
-11 1 

.names $dffe~207^Q~17 $dffe~206^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28673 
1-0 1 
-11 1 

.names $dffe~207^Q~18 $dffe~206^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28675 
1-0 1 
-11 1 

.names $dffe~207^Q~19 $dffe~206^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28677 
1-0 1 
-11 1 

.names $dffe~207^Q~20 $dffe~206^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28679 
1-0 1 
-11 1 

.names $dffe~207^Q~21 $dffe~206^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28681 
1-0 1 
-11 1 

.names $dffe~207^Q~22 $dffe~206^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28683 
1-0 1 
-11 1 

.names $dffe~207^Q~23 $dffe~206^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28685 
1-0 1 
-11 1 

.names $dffe~207^Q~24 $dffe~206^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28687 
1-0 1 
-11 1 

.names $dffe~207^Q~25 $dffe~206^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28689 
1-0 1 
-11 1 

.names $dffe~207^Q~26 $dffe~206^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28691 
1-0 1 
-11 1 

.names $dffe~207^Q~27 $dffe~206^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28693 
1-0 1 
-11 1 

.names $dffe~207^Q~28 $dffe~206^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28695 
1-0 1 
-11 1 

.names $dffe~207^Q~29 $dffe~206^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28697 
1-0 1 
-11 1 

.names $dffe~207^Q~30 $dffe~206^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28699 
1-0 1 
-11 1 

.names $dffe~207^Q~31 $dffe~206^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28701 
1-0 1 
-11 1 

.names $dffe~206^Q~0 $dffe~205^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28703 
1-0 1 
-11 1 

.names $dffe~206^Q~1 $dffe~205^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28705 
1-0 1 
-11 1 

.names $dffe~206^Q~2 $dffe~205^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28707 
1-0 1 
-11 1 

.names $dffe~206^Q~3 $dffe~205^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28709 
1-0 1 
-11 1 

.names $dffe~206^Q~4 $dffe~205^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28711 
1-0 1 
-11 1 

.names $dffe~206^Q~5 $dffe~205^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28713 
1-0 1 
-11 1 

.names $dffe~206^Q~6 $dffe~205^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28715 
1-0 1 
-11 1 

.names $dffe~206^Q~7 $dffe~205^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28717 
1-0 1 
-11 1 

.names $dffe~206^Q~8 $dffe~205^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28719 
1-0 1 
-11 1 

.names $dffe~206^Q~9 $dffe~205^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28721 
1-0 1 
-11 1 

.names $dffe~206^Q~10 $dffe~205^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28723 
1-0 1 
-11 1 

.names $dffe~206^Q~11 $dffe~205^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28725 
1-0 1 
-11 1 

.names $dffe~206^Q~12 $dffe~205^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28727 
1-0 1 
-11 1 

.names $dffe~206^Q~13 $dffe~205^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28729 
1-0 1 
-11 1 

.names $dffe~206^Q~14 $dffe~205^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28731 
1-0 1 
-11 1 

.names $dffe~206^Q~15 $dffe~205^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28733 
1-0 1 
-11 1 

.names $dffe~206^Q~16 $dffe~205^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28735 
1-0 1 
-11 1 

.names $dffe~206^Q~17 $dffe~205^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28737 
1-0 1 
-11 1 

.names $dffe~206^Q~18 $dffe~205^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28739 
1-0 1 
-11 1 

.names $dffe~206^Q~19 $dffe~205^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28741 
1-0 1 
-11 1 

.names $dffe~206^Q~20 $dffe~205^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28743 
1-0 1 
-11 1 

.names $dffe~206^Q~21 $dffe~205^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28745 
1-0 1 
-11 1 

.names $dffe~206^Q~22 $dffe~205^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28747 
1-0 1 
-11 1 

.names $dffe~206^Q~23 $dffe~205^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28749 
1-0 1 
-11 1 

.names $dffe~206^Q~24 $dffe~205^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28751 
1-0 1 
-11 1 

.names $dffe~206^Q~25 $dffe~205^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28753 
1-0 1 
-11 1 

.names $dffe~206^Q~26 $dffe~205^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28755 
1-0 1 
-11 1 

.names $dffe~206^Q~27 $dffe~205^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28757 
1-0 1 
-11 1 

.names $dffe~206^Q~28 $dffe~205^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28759 
1-0 1 
-11 1 

.names $dffe~206^Q~29 $dffe~205^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28761 
1-0 1 
-11 1 

.names $dffe~206^Q~30 $dffe~205^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28763 
1-0 1 
-11 1 

.names $dffe~206^Q~31 $dffe~205^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28765 
1-0 1 
-11 1 

.names $dffe~205^Q~0 $dffe~204^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28767 
1-0 1 
-11 1 

.names $dffe~205^Q~1 $dffe~204^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28769 
1-0 1 
-11 1 

.names $dffe~205^Q~2 $dffe~204^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28771 
1-0 1 
-11 1 

.names $dffe~205^Q~3 $dffe~204^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28773 
1-0 1 
-11 1 

.names $dffe~205^Q~4 $dffe~204^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28775 
1-0 1 
-11 1 

.names $dffe~205^Q~5 $dffe~204^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28777 
1-0 1 
-11 1 

.names $dffe~205^Q~6 $dffe~204^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28779 
1-0 1 
-11 1 

.names $dffe~205^Q~7 $dffe~204^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28781 
1-0 1 
-11 1 

.names $dffe~205^Q~8 $dffe~204^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28783 
1-0 1 
-11 1 

.names $dffe~205^Q~9 $dffe~204^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28785 
1-0 1 
-11 1 

.names $dffe~205^Q~10 $dffe~204^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28787 
1-0 1 
-11 1 

.names $dffe~205^Q~11 $dffe~204^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28789 
1-0 1 
-11 1 

.names $dffe~205^Q~12 $dffe~204^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28791 
1-0 1 
-11 1 

.names $dffe~205^Q~13 $dffe~204^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28793 
1-0 1 
-11 1 

.names $dffe~205^Q~14 $dffe~204^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28795 
1-0 1 
-11 1 

.names $dffe~205^Q~15 $dffe~204^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28797 
1-0 1 
-11 1 

.names $dffe~205^Q~16 $dffe~204^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28799 
1-0 1 
-11 1 

.names $dffe~205^Q~17 $dffe~204^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28801 
1-0 1 
-11 1 

.names $dffe~205^Q~18 $dffe~204^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28803 
1-0 1 
-11 1 

.names $dffe~205^Q~19 $dffe~204^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28805 
1-0 1 
-11 1 

.names $dffe~205^Q~20 $dffe~204^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28807 
1-0 1 
-11 1 

.names $dffe~205^Q~21 $dffe~204^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28809 
1-0 1 
-11 1 

.names $dffe~205^Q~22 $dffe~204^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28811 
1-0 1 
-11 1 

.names $dffe~205^Q~23 $dffe~204^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28813 
1-0 1 
-11 1 

.names $dffe~205^Q~24 $dffe~204^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28815 
1-0 1 
-11 1 

.names $dffe~205^Q~25 $dffe~204^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28817 
1-0 1 
-11 1 

.names $dffe~205^Q~26 $dffe~204^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28819 
1-0 1 
-11 1 

.names $dffe~205^Q~27 $dffe~204^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28821 
1-0 1 
-11 1 

.names $dffe~205^Q~28 $dffe~204^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28823 
1-0 1 
-11 1 

.names $dffe~205^Q~29 $dffe~204^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28825 
1-0 1 
-11 1 

.names $dffe~205^Q~30 $dffe~204^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28827 
1-0 1 
-11 1 

.names $dffe~205^Q~31 $dffe~204^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28829 
1-0 1 
-11 1 

.names $dffe~204^Q~0 $dffe~203^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28831 
1-0 1 
-11 1 

.names $dffe~204^Q~1 $dffe~203^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28833 
1-0 1 
-11 1 

.names $dffe~204^Q~2 $dffe~203^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28835 
1-0 1 
-11 1 

.names $dffe~204^Q~3 $dffe~203^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28837 
1-0 1 
-11 1 

.names $dffe~204^Q~4 $dffe~203^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28839 
1-0 1 
-11 1 

.names $dffe~204^Q~5 $dffe~203^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28841 
1-0 1 
-11 1 

.names $dffe~204^Q~6 $dffe~203^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28843 
1-0 1 
-11 1 

.names $dffe~204^Q~7 $dffe~203^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28845 
1-0 1 
-11 1 

.names $dffe~204^Q~8 $dffe~203^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28847 
1-0 1 
-11 1 

.names $dffe~204^Q~9 $dffe~203^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28849 
1-0 1 
-11 1 

.names $dffe~204^Q~10 $dffe~203^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28851 
1-0 1 
-11 1 

.names $dffe~204^Q~11 $dffe~203^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28853 
1-0 1 
-11 1 

.names $dffe~204^Q~12 $dffe~203^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28855 
1-0 1 
-11 1 

.names $dffe~204^Q~13 $dffe~203^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28857 
1-0 1 
-11 1 

.names $dffe~204^Q~14 $dffe~203^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28859 
1-0 1 
-11 1 

.names $dffe~204^Q~15 $dffe~203^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28861 
1-0 1 
-11 1 

.names $dffe~204^Q~16 $dffe~203^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28863 
1-0 1 
-11 1 

.names $dffe~204^Q~17 $dffe~203^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28865 
1-0 1 
-11 1 

.names $dffe~204^Q~18 $dffe~203^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28867 
1-0 1 
-11 1 

.names $dffe~204^Q~19 $dffe~203^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28869 
1-0 1 
-11 1 

.names $dffe~204^Q~20 $dffe~203^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28871 
1-0 1 
-11 1 

.names $dffe~204^Q~21 $dffe~203^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28873 
1-0 1 
-11 1 

.names $dffe~204^Q~22 $dffe~203^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28875 
1-0 1 
-11 1 

.names $dffe~204^Q~23 $dffe~203^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28877 
1-0 1 
-11 1 

.names $dffe~204^Q~24 $dffe~203^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28879 
1-0 1 
-11 1 

.names $dffe~204^Q~25 $dffe~203^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28881 
1-0 1 
-11 1 

.names $dffe~204^Q~26 $dffe~203^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28883 
1-0 1 
-11 1 

.names $dffe~204^Q~27 $dffe~203^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28885 
1-0 1 
-11 1 

.names $dffe~204^Q~28 $dffe~203^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28887 
1-0 1 
-11 1 

.names $dffe~204^Q~29 $dffe~203^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28889 
1-0 1 
-11 1 

.names $dffe~204^Q~30 $dffe~203^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28891 
1-0 1 
-11 1 

.names $dffe~204^Q~31 $dffe~203^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28893 
1-0 1 
-11 1 

.names $dffe~203^Q~0 $dffe~202^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28895 
1-0 1 
-11 1 

.names $dffe~203^Q~1 $dffe~202^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28897 
1-0 1 
-11 1 

.names $dffe~203^Q~2 $dffe~202^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28899 
1-0 1 
-11 1 

.names $dffe~203^Q~3 $dffe~202^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28901 
1-0 1 
-11 1 

.names $dffe~203^Q~4 $dffe~202^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28903 
1-0 1 
-11 1 

.names $dffe~203^Q~5 $dffe~202^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28905 
1-0 1 
-11 1 

.names $dffe~203^Q~6 $dffe~202^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28907 
1-0 1 
-11 1 

.names $dffe~203^Q~7 $dffe~202^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28909 
1-0 1 
-11 1 

.names $dffe~203^Q~8 $dffe~202^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28911 
1-0 1 
-11 1 

.names $dffe~203^Q~9 $dffe~202^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28913 
1-0 1 
-11 1 

.names $dffe~203^Q~10 $dffe~202^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28915 
1-0 1 
-11 1 

.names $dffe~203^Q~11 $dffe~202^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28917 
1-0 1 
-11 1 

.names $dffe~203^Q~12 $dffe~202^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28919 
1-0 1 
-11 1 

.names $dffe~203^Q~13 $dffe~202^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28921 
1-0 1 
-11 1 

.names $dffe~203^Q~14 $dffe~202^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28923 
1-0 1 
-11 1 

.names $dffe~203^Q~15 $dffe~202^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28925 
1-0 1 
-11 1 

.names $dffe~203^Q~16 $dffe~202^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28927 
1-0 1 
-11 1 

.names $dffe~203^Q~17 $dffe~202^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28929 
1-0 1 
-11 1 

.names $dffe~203^Q~18 $dffe~202^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28931 
1-0 1 
-11 1 

.names $dffe~203^Q~19 $dffe~202^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28933 
1-0 1 
-11 1 

.names $dffe~203^Q~20 $dffe~202^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28935 
1-0 1 
-11 1 

.names $dffe~203^Q~21 $dffe~202^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28937 
1-0 1 
-11 1 

.names $dffe~203^Q~22 $dffe~202^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28939 
1-0 1 
-11 1 

.names $dffe~203^Q~23 $dffe~202^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28941 
1-0 1 
-11 1 

.names $dffe~203^Q~24 $dffe~202^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28943 
1-0 1 
-11 1 

.names $dffe~203^Q~25 $dffe~202^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28945 
1-0 1 
-11 1 

.names $dffe~203^Q~26 $dffe~202^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28947 
1-0 1 
-11 1 

.names $dffe~203^Q~27 $dffe~202^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28949 
1-0 1 
-11 1 

.names $dffe~203^Q~28 $dffe~202^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28951 
1-0 1 
-11 1 

.names $dffe~203^Q~29 $dffe~202^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28953 
1-0 1 
-11 1 

.names $dffe~203^Q~30 $dffe~202^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28955 
1-0 1 
-11 1 

.names $dffe~203^Q~31 $dffe~202^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28957 
1-0 1 
-11 1 

.names $dffe~202^Q~0 $dffe~201^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28959 
1-0 1 
-11 1 

.names $dffe~202^Q~1 $dffe~201^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28961 
1-0 1 
-11 1 

.names $dffe~202^Q~2 $dffe~201^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28963 
1-0 1 
-11 1 

.names $dffe~202^Q~3 $dffe~201^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28965 
1-0 1 
-11 1 

.names $dffe~202^Q~4 $dffe~201^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28967 
1-0 1 
-11 1 

.names $dffe~202^Q~5 $dffe~201^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28969 
1-0 1 
-11 1 

.names $dffe~202^Q~6 $dffe~201^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28971 
1-0 1 
-11 1 

.names $dffe~202^Q~7 $dffe~201^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28973 
1-0 1 
-11 1 

.names $dffe~202^Q~8 $dffe~201^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28975 
1-0 1 
-11 1 

.names $dffe~202^Q~9 $dffe~201^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28977 
1-0 1 
-11 1 

.names $dffe~202^Q~10 $dffe~201^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28979 
1-0 1 
-11 1 

.names $dffe~202^Q~11 $dffe~201^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28981 
1-0 1 
-11 1 

.names $dffe~202^Q~12 $dffe~201^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28983 
1-0 1 
-11 1 

.names $dffe~202^Q~13 $dffe~201^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28985 
1-0 1 
-11 1 

.names $dffe~202^Q~14 $dffe~201^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28987 
1-0 1 
-11 1 

.names $dffe~202^Q~15 $dffe~201^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28989 
1-0 1 
-11 1 

.names $dffe~202^Q~16 $dffe~201^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28991 
1-0 1 
-11 1 

.names $dffe~202^Q~17 $dffe~201^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28993 
1-0 1 
-11 1 

.names $dffe~202^Q~18 $dffe~201^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28995 
1-0 1 
-11 1 

.names $dffe~202^Q~19 $dffe~201^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28997 
1-0 1 
-11 1 

.names $dffe~202^Q~20 $dffe~201^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$28999 
1-0 1 
-11 1 

.names $dffe~202^Q~21 $dffe~201^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29001 
1-0 1 
-11 1 

.names $dffe~202^Q~22 $dffe~201^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29003 
1-0 1 
-11 1 

.names $dffe~202^Q~23 $dffe~201^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29005 
1-0 1 
-11 1 

.names $dffe~202^Q~24 $dffe~201^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29007 
1-0 1 
-11 1 

.names $dffe~202^Q~25 $dffe~201^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29009 
1-0 1 
-11 1 

.names $dffe~202^Q~26 $dffe~201^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29011 
1-0 1 
-11 1 

.names $dffe~202^Q~27 $dffe~201^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29013 
1-0 1 
-11 1 

.names $dffe~202^Q~28 $dffe~201^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29015 
1-0 1 
-11 1 

.names $dffe~202^Q~29 $dffe~201^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29017 
1-0 1 
-11 1 

.names $dffe~202^Q~30 $dffe~201^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29019 
1-0 1 
-11 1 

.names $dffe~202^Q~31 $dffe~201^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29021 
1-0 1 
-11 1 

.names $dffe~129^Q~0 $dffe~200^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29023 
1-0 1 
-11 1 

.names $dffe~129^Q~1 $dffe~200^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29025 
1-0 1 
-11 1 

.names $dffe~129^Q~2 $dffe~200^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29027 
1-0 1 
-11 1 

.names $dffe~129^Q~3 $dffe~200^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29029 
1-0 1 
-11 1 

.names $dffe~129^Q~4 $dffe~200^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29031 
1-0 1 
-11 1 

.names $dffe~129^Q~5 $dffe~200^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29033 
1-0 1 
-11 1 

.names $dffe~129^Q~6 $dffe~200^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29035 
1-0 1 
-11 1 

.names $dffe~129^Q~7 $dffe~200^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29037 
1-0 1 
-11 1 

.names $dffe~129^Q~8 $dffe~200^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29039 
1-0 1 
-11 1 

.names $dffe~129^Q~9 $dffe~200^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29041 
1-0 1 
-11 1 

.names $dffe~129^Q~10 $dffe~200^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29043 
1-0 1 
-11 1 

.names $dffe~129^Q~11 $dffe~200^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29045 
1-0 1 
-11 1 

.names $dffe~129^Q~12 $dffe~200^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29047 
1-0 1 
-11 1 

.names $dffe~129^Q~13 $dffe~200^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29049 
1-0 1 
-11 1 

.names $dffe~129^Q~14 $dffe~200^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29051 
1-0 1 
-11 1 

.names $dffe~129^Q~15 $dffe~200^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29053 
1-0 1 
-11 1 

.names $dffe~129^Q~16 $dffe~200^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29055 
1-0 1 
-11 1 

.names $dffe~129^Q~17 $dffe~200^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29057 
1-0 1 
-11 1 

.names $dffe~129^Q~18 $dffe~200^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29059 
1-0 1 
-11 1 

.names $dffe~129^Q~19 $dffe~200^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29061 
1-0 1 
-11 1 

.names $dffe~129^Q~20 $dffe~200^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29063 
1-0 1 
-11 1 

.names $dffe~129^Q~21 $dffe~200^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29065 
1-0 1 
-11 1 

.names $dffe~129^Q~22 $dffe~200^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29067 
1-0 1 
-11 1 

.names $dffe~129^Q~23 $dffe~200^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29069 
1-0 1 
-11 1 

.names $dffe~129^Q~24 $dffe~200^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29071 
1-0 1 
-11 1 

.names $dffe~129^Q~25 $dffe~200^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29073 
1-0 1 
-11 1 

.names $dffe~129^Q~26 $dffe~200^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29075 
1-0 1 
-11 1 

.names $dffe~129^Q~27 $dffe~200^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29077 
1-0 1 
-11 1 

.names $dffe~129^Q~28 $dffe~200^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29079 
1-0 1 
-11 1 

.names $dffe~129^Q~29 $dffe~200^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29081 
1-0 1 
-11 1 

.names $dffe~129^Q~30 $dffe~200^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29083 
1-0 1 
-11 1 

.names $dffe~129^Q~31 $dffe~200^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29085 
1-0 1 
-11 1 

.names $sub~724^MIN~73-1[1] $dffe~514^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29087 
1-0 1 
-11 1 

.names $sub~724^MIN~73-2[1] $dffe~514^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29089 
1-0 1 
-11 1 

.names $sub~724^MIN~73-3[1] $dffe~514^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29091 
1-0 1 
-11 1 

.names $sub~724^MIN~73-4[1] $dffe~514^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29093 
1-0 1 
-11 1 

.names $sub~724^MIN~73-5[1] $dffe~514^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29095 
1-0 1 
-11 1 

.names $sub~724^MIN~73-6[1] $dffe~514^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29097 
1-0 1 
-11 1 

.names $sub~724^MIN~73-7[1] $dffe~514^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29099 
1-0 1 
-11 1 

.names $sub~724^MIN~73-8[1] $dffe~514^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29101 
1-0 1 
-11 1 

.names $sub~724^MIN~73-9[1] $dffe~514^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29103 
1-0 1 
-11 1 

.names $sub~724^MIN~73-10[1] $dffe~514^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29105 
1-0 1 
-11 1 

.names $sub~724^MIN~73-11[1] $dffe~514^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29107 
1-0 1 
-11 1 

.names $sub~724^MIN~73-12[1] $dffe~514^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29109 
1-0 1 
-11 1 

.names $sub~724^MIN~73-13[1] $dffe~514^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29111 
1-0 1 
-11 1 

.names $sub~724^MIN~73-14[1] $dffe~514^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29113 
1-0 1 
-11 1 

.names $sub~724^MIN~73-15[1] $dffe~514^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29115 
1-0 1 
-11 1 

.names $sub~724^MIN~73-16[1] $dffe~514^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29117 
1-0 1 
-11 1 

.names $sub~724^MIN~73-17[1] $dffe~514^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29119 
1-0 1 
-11 1 

.names $sub~724^MIN~73-18[1] $dffe~514^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29121 
1-0 1 
-11 1 

.names $sub~724^MIN~73-19[1] $dffe~514^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29123 
1-0 1 
-11 1 

.names $sub~724^MIN~73-20[1] $dffe~514^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29125 
1-0 1 
-11 1 

.names $sub~724^MIN~73-21[1] $dffe~514^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29127 
1-0 1 
-11 1 

.names $sub~724^MIN~73-22[1] $dffe~514^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29129 
1-0 1 
-11 1 

.names $sub~724^MIN~73-23[1] $dffe~514^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29131 
1-0 1 
-11 1 

.names $sub~724^MIN~73-24[1] $dffe~514^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29133 
1-0 1 
-11 1 

.names $sub~724^MIN~73-25[1] $dffe~514^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29135 
1-0 1 
-11 1 

.names $sub~724^MIN~73-26[1] $dffe~514^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29137 
1-0 1 
-11 1 

.names $sub~724^MIN~73-27[1] $dffe~514^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29139 
1-0 1 
-11 1 

.names $sub~724^MIN~73-28[1] $dffe~514^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29141 
1-0 1 
-11 1 

.names $sub~724^MIN~73-29[1] $dffe~514^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29143 
1-0 1 
-11 1 

.names $sub~724^MIN~73-30[1] $dffe~514^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29145 
1-0 1 
-11 1 

.names $sub~724^MIN~73-31[1] $dffe~514^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29147 
1-0 1 
-11 1 

.names $sub~724^MIN~73-32[1] $dffe~514^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29149 
1-0 1 
-11 1 

.names $mux~728^Y~0 $dffe~513^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29151 
1-0 1 
-11 1 

.names $mux~728^Y~1 $dffe~513^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29153 
1-0 1 
-11 1 

.names $mux~728^Y~2 $dffe~513^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29155 
1-0 1 
-11 1 

.names $mux~728^Y~3 $dffe~513^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29157 
1-0 1 
-11 1 

.names $mux~728^Y~4 $dffe~513^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29159 
1-0 1 
-11 1 

.names $mux~728^Y~5 $dffe~513^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29161 
1-0 1 
-11 1 

.names $mux~728^Y~6 $dffe~513^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29163 
1-0 1 
-11 1 

.names $mux~728^Y~7 $dffe~513^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29165 
1-0 1 
-11 1 

.names $mux~728^Y~8 $dffe~513^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29167 
1-0 1 
-11 1 

.names $mux~728^Y~9 $dffe~513^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29169 
1-0 1 
-11 1 

.names $mux~728^Y~10 $dffe~513^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29171 
1-0 1 
-11 1 

.names $mux~728^Y~11 $dffe~513^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29173 
1-0 1 
-11 1 

.names $mux~728^Y~12 $dffe~513^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29175 
1-0 1 
-11 1 

.names $mux~728^Y~13 $dffe~513^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29177 
1-0 1 
-11 1 

.names $mux~728^Y~14 $dffe~513^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29179 
1-0 1 
-11 1 

.names $mux~728^Y~15 $dffe~513^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29181 
1-0 1 
-11 1 

.names $mux~728^Y~16 $dffe~513^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29183 
1-0 1 
-11 1 

.names $mux~728^Y~17 $dffe~513^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29185 
1-0 1 
-11 1 

.names $mux~728^Y~18 $dffe~513^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29187 
1-0 1 
-11 1 

.names $mux~728^Y~19 $dffe~513^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29189 
1-0 1 
-11 1 

.names $mux~728^Y~20 $dffe~513^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29191 
1-0 1 
-11 1 

.names $mux~728^Y~21 $dffe~513^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29193 
1-0 1 
-11 1 

.names $mux~728^Y~22 $dffe~513^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29195 
1-0 1 
-11 1 

.names $mux~728^Y~23 $dffe~513^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29197 
1-0 1 
-11 1 

.names $mux~728^Y~24 $dffe~513^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29199 
1-0 1 
-11 1 

.names $mux~728^Y~25 $dffe~513^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29201 
1-0 1 
-11 1 

.names $mux~728^Y~26 $dffe~513^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29203 
1-0 1 
-11 1 

.names $mux~728^Y~27 $dffe~513^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29205 
1-0 1 
-11 1 

.names $mux~728^Y~28 $dffe~513^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29207 
1-0 1 
-11 1 

.names $mux~728^Y~29 $dffe~513^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29209 
1-0 1 
-11 1 

.names $mux~728^Y~30 $dffe~513^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29211 
1-0 1 
-11 1 

.names $mux~728^Y~31 $dffe~513^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29213 
1-0 1 
-11 1 

.names $mux~729^Y~0 $dffe~512^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29215 
1-0 1 
-11 1 

.names $mux~729^Y~1 $dffe~512^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29217 
1-0 1 
-11 1 

.names $mux~729^Y~2 $dffe~512^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29219 
1-0 1 
-11 1 

.names $mux~729^Y~3 $dffe~512^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29221 
1-0 1 
-11 1 

.names $mux~729^Y~4 $dffe~512^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29223 
1-0 1 
-11 1 

.names $mux~729^Y~5 $dffe~512^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29225 
1-0 1 
-11 1 

.names $mux~729^Y~6 $dffe~512^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29227 
1-0 1 
-11 1 

.names $mux~729^Y~7 $dffe~512^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29229 
1-0 1 
-11 1 

.names $mux~729^Y~8 $dffe~512^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29231 
1-0 1 
-11 1 

.names $mux~729^Y~9 $dffe~512^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29233 
1-0 1 
-11 1 

.names $mux~729^Y~10 $dffe~512^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29235 
1-0 1 
-11 1 

.names $mux~729^Y~11 $dffe~512^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29237 
1-0 1 
-11 1 

.names $mux~729^Y~12 $dffe~512^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29239 
1-0 1 
-11 1 

.names $mux~729^Y~13 $dffe~512^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29241 
1-0 1 
-11 1 

.names $mux~729^Y~14 $dffe~512^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29243 
1-0 1 
-11 1 

.names $mux~729^Y~15 $dffe~512^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29245 
1-0 1 
-11 1 

.names $mux~729^Y~16 $dffe~512^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29247 
1-0 1 
-11 1 

.names $mux~729^Y~17 $dffe~512^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29249 
1-0 1 
-11 1 

.names $mux~729^Y~18 $dffe~512^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29251 
1-0 1 
-11 1 

.names $mux~729^Y~19 $dffe~512^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29253 
1-0 1 
-11 1 

.names $mux~729^Y~20 $dffe~512^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29255 
1-0 1 
-11 1 

.names $mux~729^Y~21 $dffe~512^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29257 
1-0 1 
-11 1 

.names $mux~729^Y~22 $dffe~512^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29259 
1-0 1 
-11 1 

.names $mux~729^Y~23 $dffe~512^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29261 
1-0 1 
-11 1 

.names $mux~729^Y~24 $dffe~512^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29263 
1-0 1 
-11 1 

.names $mux~729^Y~25 $dffe~512^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29265 
1-0 1 
-11 1 

.names $mux~729^Y~26 $dffe~512^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29267 
1-0 1 
-11 1 

.names $mux~729^Y~27 $dffe~512^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29269 
1-0 1 
-11 1 

.names $mux~729^Y~28 $dffe~512^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29271 
1-0 1 
-11 1 

.names $mux~729^Y~29 $dffe~512^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29273 
1-0 1 
-11 1 

.names $mux~729^Y~30 $dffe~512^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29275 
1-0 1 
-11 1 

.names $mux~729^Y~31 $dffe~512^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29277 
1-0 1 
-11 1 

.names $dffe~592^Q~0 $dffe~635^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29279 
1-0 1 
-11 1 

.names $dffe~593^Q~0 $dffe~592^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29281 
1-0 1 
-11 1 

.names $dffe~594^Q~0 $dffe~593^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29283 
1-0 1 
-11 1 

.names $dffe~595^Q~0 $dffe~594^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29285 
1-0 1 
-11 1 

.names $dffe~596^Q~0 $dffe~595^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29287 
1-0 1 
-11 1 

.names $dffe~597^Q~0 $dffe~596^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29289 
1-0 1 
-11 1 

.names $dffe~598^Q~0 $dffe~597^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29291 
1-0 1 
-11 1 

.names $dffe~599^Q~0 $dffe~598^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29293 
1-0 1 
-11 1 

.names $dffe~502^Q~0 $dffe~599^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29295 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-0^out~0 $dffe~199^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29465 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-1^out~0 $dffe~199^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29467 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-2^out~0 $dffe~199^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29469 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-3^out~0 $dffe~199^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29471 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-4^out~0 $dffe~199^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29473 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-5^out~0 $dffe~199^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29475 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-6^out~0 $dffe~199^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29477 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-7^out~0 $dffe~199^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29479 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-8^out~0 $dffe~199^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29481 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-9^out~0 $dffe~199^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29483 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-10^out~0 $dffe~199^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29485 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-11^out~0 $dffe~199^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29487 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-12^out~0 $dffe~199^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29489 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-13^out~0 $dffe~199^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29491 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-14^out~0 $dffe~199^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29493 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-15^out~0 $dffe~199^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29495 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-16^out~0 $dffe~199^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29497 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-17^out~0 $dffe~199^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29499 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-18^out~0 $dffe~199^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29501 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-19^out~0 $dffe~199^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29503 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-20^out~0 $dffe~199^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29505 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-21^out~0 $dffe~199^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29507 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-22^out~0 $dffe~199^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29509 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-23^out~0 $dffe~199^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29511 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-24^out~0 $dffe~199^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29513 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-25^out~0 $dffe~199^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29515 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-26^out~0 $dffe~199^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29517 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-27^out~0 $dffe~199^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29519 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-28^out~0 $dffe~199^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29521 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-29^out~0 $dffe~199^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29523 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-30^out~0 $dffe~199^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29525 
1-0 1 
-11 1 

.names single_port_ram^MEM~274-31^out~0 $dffe~199^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29527 
1-0 1 
-11 1 

.names $dffe~627^Q~0 $dffe~626^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29529 
1-0 1 
-11 1 

.names $dffe~628^Q~0 $dffe~627^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29531 
1-0 1 
-11 1 

.names $dffe~629^Q~0 $dffe~628^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29533 
1-0 1 
-11 1 

.names $dffe~630^Q~0 $dffe~629^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29535 
1-0 1 
-11 1 

.names $dffe~631^Q~0 $dffe~630^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29537 
1-0 1 
-11 1 

.names $dffe~632^Q~0 $dffe~631^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29539 
1-0 1 
-11 1 

.names $dffe~633^Q~0 $dffe~632^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29541 
1-0 1 
-11 1 

.names $dffe~634^Q~0 $dffe~633^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29543 
1-0 1 
-11 1 

.names $dffe~509^Q~0 $dffe~634^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$29545 
1-0 1 
-11 1 

.names $dffe~144^Q~0 $dffe~269^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29757 
1-0 1 
-11 1 

.names $dffe~269^Q~0 $dffe~268^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29759 
1-0 1 
-11 1 

.names $dffe~268^Q~0 $dffe~267^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29761 
1-0 1 
-11 1 

.names $dffe~267^Q~0 $dffe~266^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29763 
1-0 1 
-11 1 

.names $dffe~266^Q~0 $dffe~265^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29765 
1-0 1 
-11 1 

.names $dffe~265^Q~0 $dffe~264^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29767 
1-0 1 
-11 1 

.names $dffe~264^Q~0 $dffe~263^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29769 
1-0 1 
-11 1 

.names $dffe~263^Q~0 $dffe~262^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29771 
1-0 1 
-11 1 

.names $dffe~262^Q~0 $dffe~261^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29773 
1-0 1 
-11 1 

.names $dffe~137^Q~0 $dffe~234^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29815 
1-0 1 
-11 1 

.names $dffe~234^Q~0 $dffe~233^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29817 
1-0 1 
-11 1 

.names $dffe~233^Q~0 $dffe~232^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29819 
1-0 1 
-11 1 

.names $dffe~232^Q~0 $dffe~231^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29821 
1-0 1 
-11 1 

.names $dffe~231^Q~0 $dffe~230^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29823 
1-0 1 
-11 1 

.names $dffe~230^Q~0 $dffe~229^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29825 
1-0 1 
-11 1 

.names $dffe~229^Q~0 $dffe~228^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29827 
1-0 1 
-11 1 

.names $dffe~228^Q~0 $dffe~227^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29829 
1-0 1 
-11 1 

.names $dffe~227^Q~0 $dffe~270^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29831 
1-0 1 
-11 1 

.names $mux~364^Y~0 $dffe~147^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29833 
1-0 1 
-11 1 

.names $mux~364^Y~1 $dffe~147^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29835 
1-0 1 
-11 1 

.names $mux~364^Y~2 $dffe~147^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29837 
1-0 1 
-11 1 

.names $mux~364^Y~3 $dffe~147^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29839 
1-0 1 
-11 1 

.names $mux~364^Y~4 $dffe~147^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29841 
1-0 1 
-11 1 

.names $mux~364^Y~5 $dffe~147^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29843 
1-0 1 
-11 1 

.names $mux~364^Y~6 $dffe~147^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29845 
1-0 1 
-11 1 

.names $mux~364^Y~7 $dffe~147^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29847 
1-0 1 
-11 1 

.names $mux~364^Y~8 $dffe~147^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29849 
1-0 1 
-11 1 

.names $mux~364^Y~9 $dffe~147^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29851 
1-0 1 
-11 1 

.names $mux~364^Y~10 $dffe~147^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29853 
1-0 1 
-11 1 

.names $mux~364^Y~11 $dffe~147^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29855 
1-0 1 
-11 1 

.names $mux~364^Y~12 $dffe~147^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29857 
1-0 1 
-11 1 

.names $mux~364^Y~13 $dffe~147^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29859 
1-0 1 
-11 1 

.names $mux~364^Y~14 $dffe~147^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29861 
1-0 1 
-11 1 

.names $mux~364^Y~15 $dffe~147^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29863 
1-0 1 
-11 1 

.names $mux~364^Y~16 $dffe~147^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29865 
1-0 1 
-11 1 

.names $mux~364^Y~17 $dffe~147^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29867 
1-0 1 
-11 1 

.names $mux~364^Y~18 $dffe~147^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29869 
1-0 1 
-11 1 

.names $mux~364^Y~19 $dffe~147^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29871 
1-0 1 
-11 1 

.names $mux~364^Y~20 $dffe~147^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29873 
1-0 1 
-11 1 

.names $mux~364^Y~21 $dffe~147^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29875 
1-0 1 
-11 1 

.names $mux~364^Y~22 $dffe~147^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29877 
1-0 1 
-11 1 

.names $mux~364^Y~23 $dffe~147^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29879 
1-0 1 
-11 1 

.names $mux~364^Y~24 $dffe~147^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29881 
1-0 1 
-11 1 

.names $mux~364^Y~25 $dffe~147^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29883 
1-0 1 
-11 1 

.names $mux~364^Y~26 $dffe~147^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29885 
1-0 1 
-11 1 

.names $mux~364^Y~27 $dffe~147^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29887 
1-0 1 
-11 1 

.names $mux~364^Y~28 $dffe~147^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29889 
1-0 1 
-11 1 

.names $mux~364^Y~29 $dffe~147^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29891 
1-0 1 
-11 1 

.names $mux~364^Y~30 $dffe~147^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29893 
1-0 1 
-11 1 

.names $mux~364^Y~31 $dffe~147^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29895 
1-0 1 
-11 1 

.names $mux~363^Y~0 $dffe~148^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29897 
1-0 1 
-11 1 

.names $mux~363^Y~1 $dffe~148^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29899 
1-0 1 
-11 1 

.names $mux~363^Y~2 $dffe~148^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29901 
1-0 1 
-11 1 

.names $mux~363^Y~3 $dffe~148^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29903 
1-0 1 
-11 1 

.names $mux~363^Y~4 $dffe~148^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29905 
1-0 1 
-11 1 

.names $mux~363^Y~5 $dffe~148^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29907 
1-0 1 
-11 1 

.names $mux~363^Y~6 $dffe~148^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29909 
1-0 1 
-11 1 

.names $mux~363^Y~7 $dffe~148^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29911 
1-0 1 
-11 1 

.names $mux~363^Y~8 $dffe~148^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29913 
1-0 1 
-11 1 

.names $mux~363^Y~9 $dffe~148^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29915 
1-0 1 
-11 1 

.names $mux~363^Y~10 $dffe~148^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29917 
1-0 1 
-11 1 

.names $mux~363^Y~11 $dffe~148^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29919 
1-0 1 
-11 1 

.names $mux~363^Y~12 $dffe~148^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29921 
1-0 1 
-11 1 

.names $mux~363^Y~13 $dffe~148^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29923 
1-0 1 
-11 1 

.names $mux~363^Y~14 $dffe~148^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29925 
1-0 1 
-11 1 

.names $mux~363^Y~15 $dffe~148^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29927 
1-0 1 
-11 1 

.names $mux~363^Y~16 $dffe~148^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29929 
1-0 1 
-11 1 

.names $mux~363^Y~17 $dffe~148^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29931 
1-0 1 
-11 1 

.names $mux~363^Y~18 $dffe~148^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29933 
1-0 1 
-11 1 

.names $mux~363^Y~19 $dffe~148^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29935 
1-0 1 
-11 1 

.names $mux~363^Y~20 $dffe~148^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29937 
1-0 1 
-11 1 

.names $mux~363^Y~21 $dffe~148^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29939 
1-0 1 
-11 1 

.names $mux~363^Y~22 $dffe~148^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29941 
1-0 1 
-11 1 

.names $mux~363^Y~23 $dffe~148^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29943 
1-0 1 
-11 1 

.names $mux~363^Y~24 $dffe~148^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29945 
1-0 1 
-11 1 

.names $mux~363^Y~25 $dffe~148^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29947 
1-0 1 
-11 1 

.names $mux~363^Y~26 $dffe~148^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29949 
1-0 1 
-11 1 

.names $mux~363^Y~27 $dffe~148^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29951 
1-0 1 
-11 1 

.names $mux~363^Y~28 $dffe~148^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29953 
1-0 1 
-11 1 

.names $mux~363^Y~29 $dffe~148^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29955 
1-0 1 
-11 1 

.names $mux~363^Y~30 $dffe~148^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29957 
1-0 1 
-11 1 

.names $mux~363^Y~31 $dffe~148^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29959 
1-0 1 
-11 1 

.names $sub~359^MIN~10-1[1] $dffe~149^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29961 
1-0 1 
-11 1 

.names $sub~359^MIN~10-2[1] $dffe~149^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29963 
1-0 1 
-11 1 

.names $sub~359^MIN~10-3[1] $dffe~149^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29965 
1-0 1 
-11 1 

.names $sub~359^MIN~10-4[1] $dffe~149^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29967 
1-0 1 
-11 1 

.names $sub~359^MIN~10-5[1] $dffe~149^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29969 
1-0 1 
-11 1 

.names $sub~359^MIN~10-6[1] $dffe~149^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29971 
1-0 1 
-11 1 

.names $sub~359^MIN~10-7[1] $dffe~149^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29973 
1-0 1 
-11 1 

.names $sub~359^MIN~10-8[1] $dffe~149^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29975 
1-0 1 
-11 1 

.names $sub~359^MIN~10-9[1] $dffe~149^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29977 
1-0 1 
-11 1 

.names $sub~359^MIN~10-10[1] $dffe~149^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29979 
1-0 1 
-11 1 

.names $sub~359^MIN~10-11[1] $dffe~149^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29981 
1-0 1 
-11 1 

.names $sub~359^MIN~10-12[1] $dffe~149^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29983 
1-0 1 
-11 1 

.names $sub~359^MIN~10-13[1] $dffe~149^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29985 
1-0 1 
-11 1 

.names $sub~359^MIN~10-14[1] $dffe~149^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29987 
1-0 1 
-11 1 

.names $sub~359^MIN~10-15[1] $dffe~149^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29989 
1-0 1 
-11 1 

.names $sub~359^MIN~10-16[1] $dffe~149^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29991 
1-0 1 
-11 1 

.names $sub~359^MIN~10-17[1] $dffe~149^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29993 
1-0 1 
-11 1 

.names $sub~359^MIN~10-18[1] $dffe~149^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29995 
1-0 1 
-11 1 

.names $sub~359^MIN~10-19[1] $dffe~149^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29997 
1-0 1 
-11 1 

.names $sub~359^MIN~10-20[1] $dffe~149^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$29999 
1-0 1 
-11 1 

.names $sub~359^MIN~10-21[1] $dffe~149^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30001 
1-0 1 
-11 1 

.names $sub~359^MIN~10-22[1] $dffe~149^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30003 
1-0 1 
-11 1 

.names $sub~359^MIN~10-23[1] $dffe~149^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30005 
1-0 1 
-11 1 

.names $sub~359^MIN~10-24[1] $dffe~149^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30007 
1-0 1 
-11 1 

.names $sub~359^MIN~10-25[1] $dffe~149^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30009 
1-0 1 
-11 1 

.names $sub~359^MIN~10-26[1] $dffe~149^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30011 
1-0 1 
-11 1 

.names $sub~359^MIN~10-27[1] $dffe~149^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30013 
1-0 1 
-11 1 

.names $sub~359^MIN~10-28[1] $dffe~149^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30015 
1-0 1 
-11 1 

.names $sub~359^MIN~10-29[1] $dffe~149^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30017 
1-0 1 
-11 1 

.names $sub~359^MIN~10-30[1] $dffe~149^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30019 
1-0 1 
-11 1 

.names $sub~359^MIN~10-31[1] $dffe~149^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30021 
1-0 1 
-11 1 

.names $sub~359^MIN~10-32[1] $dffe~149^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30023 
1-0 1 
-11 1 

.names $sub~360^MIN~12-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[0] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30025 
1-0 1 
-11 1 

.names $sub~360^MIN~12-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[1] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30027 
1-0 1 
-11 1 

.names $sub~360^MIN~12-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[2] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30029 
1-0 1 
-11 1 

.names $sub~360^MIN~12-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[3] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30031 
1-0 1 
-11 1 

.names $sub~360^MIN~12-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[4] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30033 
1-0 1 
-11 1 

.names $sub~360^MIN~12-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[5] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30035 
1-0 1 
-11 1 

.names $sub~360^MIN~12-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[6] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30037 
1-0 1 
-11 1 

.names $sub~360^MIN~12-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[7] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30039 
1-0 1 
-11 1 

.names $sub~360^MIN~12-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[8] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30041 
1-0 1 
-11 1 

.names $sub~360^MIN~12-10[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[9] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30043 
1-0 1 
-11 1 

.names $sub~360^MIN~12-11[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[10] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30045 
1-0 1 
-11 1 

.names $sub~360^MIN~12-12[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[11] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30047 
1-0 1 
-11 1 

.names $sub~360^MIN~12-13[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[12] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30049 
1-0 1 
-11 1 

.names $sub~360^MIN~12-14[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[13] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30051 
1-0 1 
-11 1 

.names $sub~360^MIN~12-15[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[14] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30053 
1-0 1 
-11 1 

.names $sub~360^MIN~12-16[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[15] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30055 
1-0 1 
-11 1 

.names $sub~360^MIN~12-17[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[16] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30057 
1-0 1 
-11 1 

.names $sub~360^MIN~12-18[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[17] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30059 
1-0 1 
-11 1 

.names $sub~360^MIN~12-19[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[18] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30061 
1-0 1 
-11 1 

.names $sub~360^MIN~12-20[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[19] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30063 
1-0 1 
-11 1 

.names $sub~360^MIN~12-21[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[20] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30065 
1-0 1 
-11 1 

.names $sub~360^MIN~12-22[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[21] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30067 
1-0 1 
-11 1 

.names $sub~360^MIN~12-23[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[22] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30069 
1-0 1 
-11 1 

.names $sub~360^MIN~12-24[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[23] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30071 
1-0 1 
-11 1 

.names $sub~360^MIN~12-25[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[24] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30073 
1-0 1 
-11 1 

.names $sub~360^MIN~12-26[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[25] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30075 
1-0 1 
-11 1 

.names $sub~360^MIN~12-27[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[26] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30077 
1-0 1 
-11 1 

.names $sub~360^MIN~12-28[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[27] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30079 
1-0 1 
-11 1 

.names $sub~360^MIN~12-29[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[28] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30081 
1-0 1 
-11 1 

.names $sub~360^MIN~12-30[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[29] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30083 
1-0 1 
-11 1 

.names $sub~360^MIN~12-31[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[30] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30085 
1-0 1 
-11 1 

.names $add~80^ADD~13-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30087 
1-0 1 
-11 1 

.names $add~80^ADD~13-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30089 
1-0 1 
-11 1 

.names $add~80^ADD~13-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30091 
1-0 1 
-11 1 

.names $add~80^ADD~13-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30093 
1-0 1 
-11 1 

.names $add~80^ADD~13-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30095 
1-0 1 
-11 1 

.names $add~80^ADD~13-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30097 
1-0 1 
-11 1 

.names $add~80^ADD~13-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30099 
1-0 1 
-11 1 

.names $add~80^ADD~13-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30101 
1-0 1 
-11 1 

.names $add~80^ADD~13-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30103 
1-0 1 
-11 1 

.names $add~80^ADD~13-10[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30105 
1-0 1 
-11 1 

.names $add~80^ADD~13-11[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30107 
1-0 1 
-11 1 

.names $add~80^ADD~13-12[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30109 
1-0 1 
-11 1 

.names $add~80^ADD~13-13[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30111 
1-0 1 
-11 1 

.names $add~80^ADD~13-14[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30113 
1-0 1 
-11 1 

.names $add~80^ADD~13-15[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30115 
1-0 1 
-11 1 

.names $add~80^ADD~13-16[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30117 
1-0 1 
-11 1 

.names $add~80^ADD~13-17[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30119 
1-0 1 
-11 1 

.names $add~80^ADD~13-18[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30121 
1-0 1 
-11 1 

.names $add~80^ADD~13-19[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30123 
1-0 1 
-11 1 

.names $add~80^ADD~13-20[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30125 
1-0 1 
-11 1 

.names $add~80^ADD~13-21[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30127 
1-0 1 
-11 1 

.names $add~80^ADD~13-22[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30129 
1-0 1 
-11 1 

.names $add~80^ADD~13-23[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30131 
1-0 1 
-11 1 

.names $add~80^ADD~13-24[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30133 
1-0 1 
-11 1 

.names $add~80^ADD~13-25[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30135 
1-0 1 
-11 1 

.names $add~80^ADD~13-26[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30137 
1-0 1 
-11 1 

.names $add~80^ADD~13-27[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30139 
1-0 1 
-11 1 

.names $add~80^ADD~13-28[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30141 
1-0 1 
-11 1 

.names $add~80^ADD~13-29[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30143 
1-0 1 
-11 1 

.names $add~80^ADD~13-30[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30145 
1-0 1 
-11 1 

.names $add~80^ADD~13-31[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30147 
1-0 1 
-11 1 

.names $add~80^ADD~13-32[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30149 
1-0 1 
-11 1 

.names $add~80^ADD~13-33[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30151 
1-0 1 
-11 1 

.names $add~68^ADD~16-1[1] $dffe~153^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30153 
1-0 1 
-11 1 

.names $add~68^ADD~16-2[1] $dffe~153^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30155 
1-0 1 
-11 1 

.names $add~68^ADD~16-3[1] $dffe~153^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30157 
1-0 1 
-11 1 

.names $add~68^ADD~16-4[1] $dffe~153^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30159 
1-0 1 
-11 1 

.names $add~68^ADD~16-5[1] $dffe~153^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30161 
1-0 1 
-11 1 

.names $add~66^ADD~18-1[1] $dffe~154^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30163 
1-0 1 
-11 1 

.names $add~66^ADD~18-2[1] $dffe~154^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30165 
1-0 1 
-11 1 

.names $dffe~156^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[0] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30167 
1-0 1 
-11 1 

.names $dffe~156^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[1] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30169 
1-0 1 
-11 1 

.names $dffe~156^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[2] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30171 
1-0 1 
-11 1 

.names $dffe~156^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[3] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30173 
1-0 1 
-11 1 

.names $dffe~156^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[4] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30175 
1-0 1 
-11 1 

.names $dffe~156^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[5] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30177 
1-0 1 
-11 1 

.names $dffe~156^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[6] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30179 
1-0 1 
-11 1 

.names $dffe~156^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[7] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30181 
1-0 1 
-11 1 

.names $dffe~156^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[8] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30183 
1-0 1 
-11 1 

.names $dffe~156^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[9] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30185 
1-0 1 
-11 1 

.names $dffe~156^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[10] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30187 
1-0 1 
-11 1 

.names $dffe~156^Q~11 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[11] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30189 
1-0 1 
-11 1 

.names $dffe~156^Q~12 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[12] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30191 
1-0 1 
-11 1 

.names $dffe~156^Q~13 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[13] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30193 
1-0 1 
-11 1 

.names $dffe~156^Q~14 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[14] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30195 
1-0 1 
-11 1 

.names $dffe~156^Q~15 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[15] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30197 
1-0 1 
-11 1 

.names $dffe~156^Q~16 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[16] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30199 
1-0 1 
-11 1 

.names $dffe~156^Q~17 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[17] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30201 
1-0 1 
-11 1 

.names $dffe~156^Q~18 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[18] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30203 
1-0 1 
-11 1 

.names $dffe~156^Q~19 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[19] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30205 
1-0 1 
-11 1 

.names $dffe~156^Q~20 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[20] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30207 
1-0 1 
-11 1 

.names $dffe~156^Q~21 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[21] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30209 
1-0 1 
-11 1 

.names $dffe~156^Q~22 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[22] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30211 
1-0 1 
-11 1 

.names $dffe~156^Q~23 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[23] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30213 
1-0 1 
-11 1 

.names $dffe~156^Q~24 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[24] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30215 
1-0 1 
-11 1 

.names $dffe~156^Q~25 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[25] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30217 
1-0 1 
-11 1 

.names $dffe~156^Q~26 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[26] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30219 
1-0 1 
-11 1 

.names $dffe~156^Q~27 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[27] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30221 
1-0 1 
-11 1 

.names $dffe~156^Q~28 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[28] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30223 
1-0 1 
-11 1 

.names $dffe~156^Q~29 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[29] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30225 
1-0 1 
-11 1 

.names $dffe~156^Q~30 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[30] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30227 
1-0 1 
-11 1 

.names $dffe~156^Q~31 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[31] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30229 
1-0 1 
-11 1 

.names $dffe~157^Q~0 $dffe~156^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30231 
1-0 1 
-11 1 

.names $dffe~157^Q~1 $dffe~156^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30233 
1-0 1 
-11 1 

.names $dffe~157^Q~2 $dffe~156^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30235 
1-0 1 
-11 1 

.names $dffe~157^Q~3 $dffe~156^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30237 
1-0 1 
-11 1 

.names $dffe~157^Q~4 $dffe~156^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30239 
1-0 1 
-11 1 

.names $dffe~157^Q~5 $dffe~156^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30241 
1-0 1 
-11 1 

.names $dffe~157^Q~6 $dffe~156^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30243 
1-0 1 
-11 1 

.names $dffe~157^Q~7 $dffe~156^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30245 
1-0 1 
-11 1 

.names $dffe~157^Q~8 $dffe~156^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30247 
1-0 1 
-11 1 

.names $dffe~157^Q~9 $dffe~156^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30249 
1-0 1 
-11 1 

.names $dffe~157^Q~10 $dffe~156^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30251 
1-0 1 
-11 1 

.names $dffe~157^Q~11 $dffe~156^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30253 
1-0 1 
-11 1 

.names $dffe~157^Q~12 $dffe~156^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30255 
1-0 1 
-11 1 

.names $dffe~157^Q~13 $dffe~156^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30257 
1-0 1 
-11 1 

.names $dffe~157^Q~14 $dffe~156^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30259 
1-0 1 
-11 1 

.names $dffe~157^Q~15 $dffe~156^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30261 
1-0 1 
-11 1 

.names $dffe~157^Q~16 $dffe~156^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30263 
1-0 1 
-11 1 

.names $dffe~157^Q~17 $dffe~156^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30265 
1-0 1 
-11 1 

.names $dffe~157^Q~18 $dffe~156^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30267 
1-0 1 
-11 1 

.names $dffe~157^Q~19 $dffe~156^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30269 
1-0 1 
-11 1 

.names $dffe~157^Q~20 $dffe~156^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30271 
1-0 1 
-11 1 

.names $dffe~157^Q~21 $dffe~156^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30273 
1-0 1 
-11 1 

.names $dffe~157^Q~22 $dffe~156^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30275 
1-0 1 
-11 1 

.names $dffe~157^Q~23 $dffe~156^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30277 
1-0 1 
-11 1 

.names $dffe~157^Q~24 $dffe~156^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30279 
1-0 1 
-11 1 

.names $dffe~157^Q~25 $dffe~156^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30281 
1-0 1 
-11 1 

.names $dffe~157^Q~26 $dffe~156^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30283 
1-0 1 
-11 1 

.names $dffe~157^Q~27 $dffe~156^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30285 
1-0 1 
-11 1 

.names $dffe~157^Q~28 $dffe~156^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30287 
1-0 1 
-11 1 

.names $dffe~157^Q~29 $dffe~156^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30289 
1-0 1 
-11 1 

.names $dffe~157^Q~30 $dffe~156^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30291 
1-0 1 
-11 1 

.names $dffe~157^Q~31 $dffe~156^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30293 
1-0 1 
-11 1 

.names $add~74^ADD~23-1[1] $dffe~157^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30295 
1-0 1 
-11 1 

.names $add~74^ADD~23-2[1] $dffe~157^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30297 
1-0 1 
-11 1 

.names $add~74^ADD~23-3[1] $dffe~157^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30299 
1-0 1 
-11 1 

.names $add~74^ADD~23-4[1] $dffe~157^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30301 
1-0 1 
-11 1 

.names $add~74^ADD~23-5[1] $dffe~157^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30303 
1-0 1 
-11 1 

.names $add~74^ADD~23-6[1] $dffe~157^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30305 
1-0 1 
-11 1 

.names $add~74^ADD~23-7[1] $dffe~157^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30307 
1-0 1 
-11 1 

.names $add~74^ADD~23-8[1] $dffe~157^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30309 
1-0 1 
-11 1 

.names $add~74^ADD~23-9[1] $dffe~157^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30311 
1-0 1 
-11 1 

.names $add~74^ADD~23-10[1] $dffe~157^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30313 
1-0 1 
-11 1 

.names $add~74^ADD~23-11[1] $dffe~157^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30315 
1-0 1 
-11 1 

.names $add~74^ADD~23-12[1] $dffe~157^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30317 
1-0 1 
-11 1 

.names $add~74^ADD~23-13[1] $dffe~157^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30319 
1-0 1 
-11 1 

.names $add~74^ADD~23-14[1] $dffe~157^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30321 
1-0 1 
-11 1 

.names $add~74^ADD~23-15[1] $dffe~157^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30323 
1-0 1 
-11 1 

.names $add~74^ADD~23-16[1] $dffe~157^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30325 
1-0 1 
-11 1 

.names $add~74^ADD~23-17[1] $dffe~157^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30327 
1-0 1 
-11 1 

.names $add~74^ADD~23-18[1] $dffe~157^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30329 
1-0 1 
-11 1 

.names $add~74^ADD~23-19[1] $dffe~157^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30331 
1-0 1 
-11 1 

.names $add~74^ADD~23-20[1] $dffe~157^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30333 
1-0 1 
-11 1 

.names $add~74^ADD~23-21[1] $dffe~157^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30335 
1-0 1 
-11 1 

.names $add~74^ADD~23-22[1] $dffe~157^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30337 
1-0 1 
-11 1 

.names $add~74^ADD~23-23[1] $dffe~157^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30339 
1-0 1 
-11 1 

.names $add~74^ADD~23-24[1] $dffe~157^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30341 
1-0 1 
-11 1 

.names $add~74^ADD~23-25[1] $dffe~157^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30343 
1-0 1 
-11 1 

.names $add~74^ADD~23-26[1] $dffe~157^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30345 
1-0 1 
-11 1 

.names $add~74^ADD~23-27[1] $dffe~157^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30347 
1-0 1 
-11 1 

.names $add~74^ADD~23-28[1] $dffe~157^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30349 
1-0 1 
-11 1 

.names $add~74^ADD~23-29[1] $dffe~157^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30351 
1-0 1 
-11 1 

.names $add~74^ADD~23-30[1] $dffe~157^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30353 
1-0 1 
-11 1 

.names $add~74^ADD~23-31[1] $dffe~157^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30355 
1-0 1 
-11 1 

.names $add~74^ADD~23-32[1] $dffe~157^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30357 
1-0 1 
-11 1 

.names $add~72^ADD~38-3[1] $dffe~158^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30359 
1-0 1 
-11 1 

.names $add~72^ADD~38-4[1] $dffe~158^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30361 
1-0 1 
-11 1 

.names $add~72^ADD~38-6[1] $dffe~158^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30363 
1-0 1 
-11 1 

.names $add~38^ADD~40-1[1] $dffe~159^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30365 
1-0 1 
-11 1 

.names $add~38^ADD~40-2[1] $dffe~159^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30367 
1-0 1 
-11 1 

.names $add~54^ADD~31-1[1] $dffe~162^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30369 
1-0 1 
-11 1 

.names $add~54^ADD~31-2[1] $dffe~162^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30371 
1-0 1 
-11 1 

.names $add~54^ADD~31-3[1] $dffe~162^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30373 
1-0 1 
-11 1 

.names $add~54^ADD~31-4[1] $dffe~162^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30375 
1-0 1 
-11 1 

.names $add~54^ADD~31-5[1] $dffe~162^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30377 
1-0 1 
-11 1 

.names $add~54^ADD~31-6[1] $dffe~162^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30379 
1-0 1 
-11 1 

.names $add~54^ADD~31-7[1] $dffe~162^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30381 
1-0 1 
-11 1 

.names $add~54^ADD~31-8[1] $dffe~162^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30383 
1-0 1 
-11 1 

.names $add~54^ADD~31-9[1] $dffe~162^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30385 
1-0 1 
-11 1 

.names $add~54^ADD~31-10[1] $dffe~162^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30387 
1-0 1 
-11 1 

.names $add~54^ADD~31-11[1] $dffe~162^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30389 
1-0 1 
-11 1 

.names $add~54^ADD~31-12[1] $dffe~162^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30391 
1-0 1 
-11 1 

.names $add~54^ADD~31-13[1] $dffe~162^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30393 
1-0 1 
-11 1 

.names $add~54^ADD~31-14[1] $dffe~162^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30395 
1-0 1 
-11 1 

.names $add~54^ADD~31-15[1] $dffe~162^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30397 
1-0 1 
-11 1 

.names $add~54^ADD~31-16[1] $dffe~162^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30399 
1-0 1 
-11 1 

.names $add~54^ADD~31-17[1] $dffe~162^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30401 
1-0 1 
-11 1 

.names $add~72^ADD~38-5[1] $dffe~158^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30403 
1-0 1 
-11 1 

.names $add~38^ADD~40-3[1] $dffe~160^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30405 
1-0 1 
-11 1 

.names $add~38^ADD~40-4[1] $dffe~160^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30407 
1-0 1 
-11 1 

.names $add~59^ADD~28-1[1] $dffe~163^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30409 
1-0 1 
-11 1 

.names $add~59^ADD~28-2[1] $dffe~163^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30411 
1-0 1 
-11 1 

.names $add~59^ADD~28-3[1] $dffe~163^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30413 
1-0 1 
-11 1 

.names $add~59^ADD~28-4[1] $dffe~163^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30415 
1-0 1 
-11 1 

.names $add~59^ADD~28-5[1] $dffe~163^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30417 
1-0 1 
-11 1 

.names $add~59^ADD~28-6[1] $dffe~163^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30419 
1-0 1 
-11 1 

.names $add~59^ADD~28-7[1] $dffe~163^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30421 
1-0 1 
-11 1 

.names $add~59^ADD~28-8[1] $dffe~163^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30423 
1-0 1 
-11 1 

.names $add~59^ADD~28-9[1] $dffe~163^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30425 
1-0 1 
-11 1 

.names $add~59^ADD~28-10[1] $dffe~163^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30427 
1-0 1 
-11 1 

.names $add~59^ADD~28-11[1] $dffe~163^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30429 
1-0 1 
-11 1 

.names $add~59^ADD~28-12[1] $dffe~163^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30431 
1-0 1 
-11 1 

.names $add~59^ADD~28-13[1] $dffe~163^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30433 
1-0 1 
-11 1 

.names $add~59^ADD~28-14[1] $dffe~163^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30435 
1-0 1 
-11 1 

.names $add~59^ADD~28-15[1] $dffe~163^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30437 
1-0 1 
-11 1 

.names $add~59^ADD~28-16[1] $dffe~163^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30439 
1-0 1 
-11 1 

.names $add~59^ADD~28-17[1] $dffe~163^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30441 
1-0 1 
-11 1 

.names $add~59^ADD~28-18[1] $dffe~163^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30443 
1-0 1 
-11 1 

.names $add~59^ADD~28-19[1] $dffe~163^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30445 
1-0 1 
-11 1 

.names $add~59^ADD~28-20[1] $dffe~163^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30447 
1-0 1 
-11 1 

.names $add~59^ADD~28-21[1] $dffe~163^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30449 
1-0 1 
-11 1 

.names $add~59^ADD~28-22[1] $dffe~163^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30451 
1-0 1 
-11 1 

.names $add~59^ADD~28-23[1] $dffe~163^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30453 
1-0 1 
-11 1 

.names $add~59^ADD~28-24[1] $dffe~163^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30455 
1-0 1 
-11 1 

.names $add~59^ADD~28-25[1] $dffe~163^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30457 
1-0 1 
-11 1 

.names $add~56^ADD~25-1[1] $dffe~164^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30459 
1-0 1 
-11 1 

.names $add~56^ADD~25-2[1] $dffe~164^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30461 
1-0 1 
-11 1 

.names $add~56^ADD~25-3[1] $dffe~164^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30463 
1-0 1 
-11 1 

.names $add~56^ADD~25-4[1] $dffe~164^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30465 
1-0 1 
-11 1 

.names $add~56^ADD~25-5[1] $dffe~164^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30467 
1-0 1 
-11 1 

.names $add~56^ADD~25-6[1] $dffe~164^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30469 
1-0 1 
-11 1 

.names $add~56^ADD~25-7[1] $dffe~164^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30471 
1-0 1 
-11 1 

.names $add~56^ADD~25-8[1] $dffe~164^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30473 
1-0 1 
-11 1 

.names $add~56^ADD~25-9[1] $dffe~164^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30475 
1-0 1 
-11 1 

.names $add~56^ADD~25-10[1] $dffe~164^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30477 
1-0 1 
-11 1 

.names $add~56^ADD~25-11[1] $dffe~164^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30479 
1-0 1 
-11 1 

.names $add~56^ADD~25-12[1] $dffe~164^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30481 
1-0 1 
-11 1 

.names $add~56^ADD~25-13[1] $dffe~164^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30483 
1-0 1 
-11 1 

.names $add~56^ADD~25-14[1] $dffe~164^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30485 
1-0 1 
-11 1 

.names $add~56^ADD~25-15[1] $dffe~164^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30487 
1-0 1 
-11 1 

.names $add~56^ADD~25-16[1] $dffe~164^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30489 
1-0 1 
-11 1 

.names $add~56^ADD~25-17[1] $dffe~164^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30491 
1-0 1 
-11 1 

.names $add~56^ADD~25-18[1] $dffe~164^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30493 
1-0 1 
-11 1 

.names $add~56^ADD~25-19[1] $dffe~164^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30495 
1-0 1 
-11 1 

.names $add~56^ADD~25-20[1] $dffe~164^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30497 
1-0 1 
-11 1 

.names $add~56^ADD~25-21[1] $dffe~164^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30499 
1-0 1 
-11 1 

.names $add~56^ADD~25-22[1] $dffe~164^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30501 
1-0 1 
-11 1 

.names $add~56^ADD~25-23[1] $dffe~164^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30503 
1-0 1 
-11 1 

.names $add~56^ADD~25-24[1] $dffe~164^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30505 
1-0 1 
-11 1 

.names $add~56^ADD~25-25[1] $dffe~164^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30507 
1-0 1 
-11 1 

.names $add~56^ADD~25-26[1] $dffe~164^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30509 
1-0 1 
-11 1 

.names $add~56^ADD~25-27[1] $dffe~164^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30511 
1-0 1 
-11 1 

.names $add~56^ADD~25-28[1] $dffe~164^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30513 
1-0 1 
-11 1 

.names $add~56^ADD~25-29[1] $dffe~164^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30515 
1-0 1 
-11 1 

.names $add~56^ADD~25-30[1] $dffe~164^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30517 
1-0 1 
-11 1 

.names $add~56^ADD~25-31[1] $dffe~164^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30519 
1-0 1 
-11 1 

.names $add~56^ADD~25-32[1] $dffe~164^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30521 
1-0 1 
-11 1 

.names $dffe~166^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30523 
1-0 1 
-11 1 

.names $dffe~166^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[1] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30525 
1-0 1 
-11 1 

.names $dffe~166^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[2] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30527 
1-0 1 
-11 1 

.names $dffe~166^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[3] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30529 
1-0 1 
-11 1 

.names $dffe~166^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[4] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30531 
1-0 1 
-11 1 

.names $dffe~166^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[5] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30533 
1-0 1 
-11 1 

.names $dffe~166^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[6] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30535 
1-0 1 
-11 1 

.names $dffe~166^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[7] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30537 
1-0 1 
-11 1 

.names $dffe~166^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[8] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30539 
1-0 1 
-11 1 

.names $dffe~166^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[9] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30541 
1-0 1 
-11 1 

.names $dffe~166^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[10] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30543 
1-0 1 
-11 1 

.names $dffe~166^Q~11 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[11] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30545 
1-0 1 
-11 1 

.names $dffe~166^Q~12 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[12] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30547 
1-0 1 
-11 1 

.names $dffe~166^Q~13 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[13] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30549 
1-0 1 
-11 1 

.names $dffe~166^Q~14 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[14] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30551 
1-0 1 
-11 1 

.names $dffe~166^Q~15 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[15] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30553 
1-0 1 
-11 1 

.names $dffe~166^Q~16 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[16] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30555 
1-0 1 
-11 1 

.names $dffe~166^Q~17 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[17] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30557 
1-0 1 
-11 1 

.names $dffe~166^Q~18 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[18] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30559 
1-0 1 
-11 1 

.names $dffe~166^Q~19 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[19] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30561 
1-0 1 
-11 1 

.names $dffe~166^Q~20 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[20] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30563 
1-0 1 
-11 1 

.names $dffe~166^Q~21 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[21] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30565 
1-0 1 
-11 1 

.names $dffe~166^Q~22 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[22] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30567 
1-0 1 
-11 1 

.names $dffe~166^Q~23 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[23] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30569 
1-0 1 
-11 1 

.names $dffe~166^Q~24 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[24] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30571 
1-0 1 
-11 1 

.names $dffe~166^Q~25 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[25] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30573 
1-0 1 
-11 1 

.names $dffe~166^Q~26 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[26] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30575 
1-0 1 
-11 1 

.names $dffe~166^Q~27 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[27] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30577 
1-0 1 
-11 1 

.names $dffe~166^Q~28 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[28] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30579 
1-0 1 
-11 1 

.names $dffe~166^Q~29 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[29] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30581 
1-0 1 
-11 1 

.names $dffe~166^Q~30 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[30] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30583 
1-0 1 
-11 1 

.names $dffe~166^Q~31 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[31] \
 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30585 
1-0 1 
-11 1 

.names $dffe~167^Q~0 $dffe~166^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30587 
1-0 1 
-11 1 

.names $dffe~167^Q~1 $dffe~166^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30589 
1-0 1 
-11 1 

.names $dffe~167^Q~2 $dffe~166^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30591 
1-0 1 
-11 1 

.names $dffe~167^Q~3 $dffe~166^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30593 
1-0 1 
-11 1 

.names $dffe~167^Q~4 $dffe~166^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30595 
1-0 1 
-11 1 

.names $dffe~167^Q~5 $dffe~166^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30597 
1-0 1 
-11 1 

.names $dffe~167^Q~6 $dffe~166^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30599 
1-0 1 
-11 1 

.names $dffe~167^Q~7 $dffe~166^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30601 
1-0 1 
-11 1 

.names $dffe~167^Q~8 $dffe~166^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30603 
1-0 1 
-11 1 

.names $dffe~167^Q~9 $dffe~166^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30605 
1-0 1 
-11 1 

.names $dffe~167^Q~10 $dffe~166^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30607 
1-0 1 
-11 1 

.names $dffe~167^Q~11 $dffe~166^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30609 
1-0 1 
-11 1 

.names $dffe~167^Q~12 $dffe~166^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30611 
1-0 1 
-11 1 

.names $dffe~167^Q~13 $dffe~166^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30613 
1-0 1 
-11 1 

.names $dffe~167^Q~14 $dffe~166^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30615 
1-0 1 
-11 1 

.names $dffe~167^Q~15 $dffe~166^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30617 
1-0 1 
-11 1 

.names $dffe~167^Q~16 $dffe~166^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30619 
1-0 1 
-11 1 

.names $dffe~167^Q~17 $dffe~166^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30621 
1-0 1 
-11 1 

.names $dffe~167^Q~18 $dffe~166^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30623 
1-0 1 
-11 1 

.names $dffe~167^Q~19 $dffe~166^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30625 
1-0 1 
-11 1 

.names $dffe~167^Q~20 $dffe~166^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30627 
1-0 1 
-11 1 

.names $dffe~167^Q~21 $dffe~166^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30629 
1-0 1 
-11 1 

.names $dffe~167^Q~22 $dffe~166^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30631 
1-0 1 
-11 1 

.names $dffe~167^Q~23 $dffe~166^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30633 
1-0 1 
-11 1 

.names $dffe~167^Q~24 $dffe~166^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30635 
1-0 1 
-11 1 

.names $dffe~167^Q~25 $dffe~166^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30637 
1-0 1 
-11 1 

.names $dffe~167^Q~26 $dffe~166^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30639 
1-0 1 
-11 1 

.names $dffe~167^Q~27 $dffe~166^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30641 
1-0 1 
-11 1 

.names $dffe~167^Q~28 $dffe~166^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30643 
1-0 1 
-11 1 

.names $dffe~167^Q~29 $dffe~166^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30645 
1-0 1 
-11 1 

.names $dffe~167^Q~30 $dffe~166^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30647 
1-0 1 
-11 1 

.names $dffe~167^Q~31 $dffe~166^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30649 
1-0 1 
-11 1 

.names $dffe~369^Q~0 $dffe~167^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30651 
1-0 1 
-11 1 

.names $dffe~369^Q~1 $dffe~167^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30653 
1-0 1 
-11 1 

.names $dffe~369^Q~2 $dffe~167^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30655 
1-0 1 
-11 1 

.names $dffe~369^Q~3 $dffe~167^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30657 
1-0 1 
-11 1 

.names $dffe~369^Q~4 $dffe~167^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30659 
1-0 1 
-11 1 

.names $dffe~369^Q~5 $dffe~167^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30661 
1-0 1 
-11 1 

.names $dffe~369^Q~6 $dffe~167^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30663 
1-0 1 
-11 1 

.names $dffe~369^Q~7 $dffe~167^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30665 
1-0 1 
-11 1 

.names $dffe~369^Q~8 $dffe~167^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30667 
1-0 1 
-11 1 

.names $dffe~369^Q~9 $dffe~167^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30669 
1-0 1 
-11 1 

.names $dffe~369^Q~10 $dffe~167^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30671 
1-0 1 
-11 1 

.names $dffe~369^Q~11 $dffe~167^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30673 
1-0 1 
-11 1 

.names $dffe~369^Q~12 $dffe~167^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30675 
1-0 1 
-11 1 

.names $dffe~369^Q~13 $dffe~167^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30677 
1-0 1 
-11 1 

.names $dffe~369^Q~14 $dffe~167^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30679 
1-0 1 
-11 1 

.names $dffe~369^Q~15 $dffe~167^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30681 
1-0 1 
-11 1 

.names $dffe~369^Q~16 $dffe~167^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30683 
1-0 1 
-11 1 

.names $dffe~369^Q~17 $dffe~167^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30685 
1-0 1 
-11 1 

.names $dffe~369^Q~18 $dffe~167^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30687 
1-0 1 
-11 1 

.names $dffe~369^Q~19 $dffe~167^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30689 
1-0 1 
-11 1 

.names $dffe~369^Q~20 $dffe~167^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30691 
1-0 1 
-11 1 

.names $dffe~369^Q~21 $dffe~167^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30693 
1-0 1 
-11 1 

.names $dffe~369^Q~22 $dffe~167^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30695 
1-0 1 
-11 1 

.names $dffe~369^Q~23 $dffe~167^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30697 
1-0 1 
-11 1 

.names $dffe~369^Q~24 $dffe~167^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30699 
1-0 1 
-11 1 

.names $dffe~369^Q~25 $dffe~167^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30701 
1-0 1 
-11 1 

.names $dffe~369^Q~26 $dffe~167^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30703 
1-0 1 
-11 1 

.names $dffe~369^Q~27 $dffe~167^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30705 
1-0 1 
-11 1 

.names $dffe~369^Q~28 $dffe~167^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30707 
1-0 1 
-11 1 

.names $dffe~369^Q~29 $dffe~167^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30709 
1-0 1 
-11 1 

.names $dffe~369^Q~30 $dffe~167^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30711 
1-0 1 
-11 1 

.names $dffe~369^Q~31 $dffe~167^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30713 
1-0 1 
-11 1 

.names $dffe~369^Q~32 $dffe~168^Q~0 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30715 
1-0 1 
-11 1 

.names $dffe~369^Q~33 $dffe~168^Q~1 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30717 
1-0 1 
-11 1 

.names $dffe~369^Q~63 $dffe~168^Q~31 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30719 
1-0 1 
-11 1 

.names $dffe~369^Q~34 $dffe~168^Q~2 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30721 
1-0 1 
-11 1 

.names $dffe~369^Q~35 $dffe~168^Q~3 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30723 
1-0 1 
-11 1 

.names $dffe~369^Q~36 $dffe~168^Q~4 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30725 
1-0 1 
-11 1 

.names $dffe~369^Q~37 $dffe~168^Q~5 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30727 
1-0 1 
-11 1 

.names $dffe~369^Q~38 $dffe~168^Q~6 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30729 
1-0 1 
-11 1 

.names $dffe~369^Q~39 $dffe~168^Q~7 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30731 
1-0 1 
-11 1 

.names $dffe~369^Q~40 $dffe~168^Q~8 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30733 
1-0 1 
-11 1 

.names $dffe~369^Q~41 $dffe~168^Q~9 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30735 
1-0 1 
-11 1 

.names $dffe~369^Q~42 $dffe~168^Q~10 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30737 
1-0 1 
-11 1 

.names $dffe~369^Q~43 $dffe~168^Q~11 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30739 
1-0 1 
-11 1 

.names $dffe~369^Q~44 $dffe~168^Q~12 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30741 
1-0 1 
-11 1 

.names $dffe~369^Q~45 $dffe~168^Q~13 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30743 
1-0 1 
-11 1 

.names $dffe~369^Q~46 $dffe~168^Q~14 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30745 
1-0 1 
-11 1 

.names $dffe~369^Q~47 $dffe~168^Q~15 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30747 
1-0 1 
-11 1 

.names $dffe~369^Q~48 $dffe~168^Q~16 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30749 
1-0 1 
-11 1 

.names $dffe~369^Q~49 $dffe~168^Q~17 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30751 
1-0 1 
-11 1 

.names $dffe~369^Q~50 $dffe~168^Q~18 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30753 
1-0 1 
-11 1 

.names $dffe~369^Q~51 $dffe~168^Q~19 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30755 
1-0 1 
-11 1 

.names $dffe~369^Q~52 $dffe~168^Q~20 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30757 
1-0 1 
-11 1 

.names $dffe~369^Q~53 $dffe~168^Q~21 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30759 
1-0 1 
-11 1 

.names $dffe~369^Q~54 $dffe~168^Q~22 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30761 
1-0 1 
-11 1 

.names $dffe~369^Q~55 $dffe~168^Q~23 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30763 
1-0 1 
-11 1 

.names $dffe~369^Q~56 $dffe~168^Q~24 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30765 
1-0 1 
-11 1 

.names $dffe~369^Q~57 $dffe~168^Q~25 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30767 
1-0 1 
-11 1 

.names $dffe~369^Q~58 $dffe~168^Q~26 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30769 
1-0 1 
-11 1 

.names $dffe~369^Q~59 $dffe~168^Q~27 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30771 
1-0 1 
-11 1 

.names $dffe~369^Q~60 $dffe~168^Q~28 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30773 
1-0 1 
-11 1 

.names $dffe~369^Q~61 $dffe~168^Q~29 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30775 
1-0 1 
-11 1 

.names $dffe~369^Q~62 $dffe~168^Q~30 $or~317^Y~0 $auto$rtlil.cc:3203:MuxGate$30777 
1-0 1 
-11 1 

.names $dffe~734^Q~39 $dffe~533^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30779 
1-0 1 
-11 1 

.names $dffe~734^Q~41 $dffe~533^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30781 
1-0 1 
-11 1 

.names $dffe~734^Q~43 $dffe~533^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30783 
1-0 1 
-11 1 

.names $dffe~734^Q~45 $dffe~533^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30785 
1-0 1 
-11 1 

.names $dffe~734^Q~47 $dffe~533^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30787 
1-0 1 
-11 1 

.names $dffe~734^Q~49 $dffe~533^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30789 
1-0 1 
-11 1 

.names $dffe~734^Q~51 $dffe~533^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30791 
1-0 1 
-11 1 

.names $dffe~734^Q~53 $dffe~533^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30793 
1-0 1 
-11 1 

.names $dffe~734^Q~55 $dffe~533^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30795 
1-0 1 
-11 1 

.names $dffe~734^Q~57 $dffe~533^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30797 
1-0 1 
-11 1 

.names $dffe~734^Q~59 $dffe~533^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30799 
1-0 1 
-11 1 

.names $dffe~734^Q~61 $dffe~533^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30801 
1-0 1 
-11 1 

.names $dffe~734^Q~32 $dffe~533^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30803 
1-0 1 
-11 1 

.names $dffe~734^Q~34 $dffe~533^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30805 
1-0 1 
-11 1 

.names $dffe~734^Q~36 $dffe~533^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30807 
1-0 1 
-11 1 

.names $dffe~734^Q~38 $dffe~533^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30809 
1-0 1 
-11 1 

.names $dffe~734^Q~40 $dffe~533^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30811 
1-0 1 
-11 1 

.names $dffe~734^Q~42 $dffe~533^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30813 
1-0 1 
-11 1 

.names $dffe~734^Q~44 $dffe~533^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30815 
1-0 1 
-11 1 

.names $dffe~734^Q~46 $dffe~533^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30817 
1-0 1 
-11 1 

.names $dffe~734^Q~48 $dffe~533^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30819 
1-0 1 
-11 1 

.names $dffe~734^Q~50 $dffe~533^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30821 
1-0 1 
-11 1 

.names $dffe~734^Q~52 $dffe~533^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30823 
1-0 1 
-11 1 

.names $dffe~734^Q~54 $dffe~533^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30825 
1-0 1 
-11 1 

.names $dffe~734^Q~56 $dffe~533^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30827 
1-0 1 
-11 1 

.names $dffe~734^Q~58 $dffe~533^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30829 
1-0 1 
-11 1 

.names $dffe~734^Q~60 $dffe~533^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30831 
1-0 1 
-11 1 

.names $dffe~734^Q~62 $dffe~533^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30833 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-0^out~0 $dffe~564^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30835 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-1^out~0 $dffe~564^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30837 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-2^out~0 $dffe~564^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30839 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-3^out~0 $dffe~564^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30841 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-4^out~0 $dffe~564^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30843 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-5^out~0 $dffe~564^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30845 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-6^out~0 $dffe~564^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30847 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-7^out~0 $dffe~564^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30849 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-8^out~0 $dffe~564^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30851 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-9^out~0 $dffe~564^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30853 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-10^out~0 $dffe~564^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30855 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-11^out~0 $dffe~564^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30857 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-12^out~0 $dffe~564^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30859 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-13^out~0 $dffe~564^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30861 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-14^out~0 $dffe~564^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30863 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-15^out~0 $dffe~564^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30865 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-16^out~0 $dffe~564^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30867 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-17^out~0 $dffe~564^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30869 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-18^out~0 $dffe~564^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30871 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-19^out~0 $dffe~564^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30873 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-20^out~0 $dffe~564^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30875 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-21^out~0 $dffe~564^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30877 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-22^out~0 $dffe~564^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30879 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-23^out~0 $dffe~564^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30881 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-24^out~0 $dffe~564^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30883 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-25^out~0 $dffe~564^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30885 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-26^out~0 $dffe~564^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30887 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-27^out~0 $dffe~564^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30889 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-28^out~0 $dffe~564^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30891 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-29^out~0 $dffe~564^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30893 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-30^out~0 $dffe~564^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30895 
1-0 1 
-11 1 

.names single_port_ram^MEM~273-31^out~0 $dffe~564^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$30897 
1-0 1 
-11 1 

.names $dffe~494^Q~0 $dffe~565^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31027 
1-0 1 
-11 1 

.names $dffe~494^Q~1 $dffe~565^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31029 
1-0 1 
-11 1 

.names $dffe~494^Q~2 $dffe~565^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31031 
1-0 1 
-11 1 

.names $dffe~494^Q~3 $dffe~565^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31033 
1-0 1 
-11 1 

.names $dffe~494^Q~4 $dffe~565^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31035 
1-0 1 
-11 1 

.names $dffe~494^Q~5 $dffe~565^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31037 
1-0 1 
-11 1 

.names $dffe~494^Q~6 $dffe~565^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31039 
1-0 1 
-11 1 

.names $dffe~494^Q~7 $dffe~565^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31041 
1-0 1 
-11 1 

.names $dffe~494^Q~8 $dffe~565^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31043 
1-0 1 
-11 1 

.names $dffe~494^Q~9 $dffe~565^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31045 
1-0 1 
-11 1 

.names $dffe~494^Q~10 $dffe~565^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31047 
1-0 1 
-11 1 

.names $dffe~494^Q~11 $dffe~565^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31049 
1-0 1 
-11 1 

.names $dffe~494^Q~12 $dffe~565^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31051 
1-0 1 
-11 1 

.names $dffe~494^Q~13 $dffe~565^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31053 
1-0 1 
-11 1 

.names $dffe~494^Q~14 $dffe~565^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31055 
1-0 1 
-11 1 

.names $dffe~494^Q~15 $dffe~565^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31057 
1-0 1 
-11 1 

.names $dffe~494^Q~16 $dffe~565^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31059 
1-0 1 
-11 1 

.names $dffe~494^Q~17 $dffe~565^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31061 
1-0 1 
-11 1 

.names $dffe~494^Q~18 $dffe~565^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31063 
1-0 1 
-11 1 

.names $dffe~494^Q~19 $dffe~565^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31065 
1-0 1 
-11 1 

.names $dffe~494^Q~20 $dffe~565^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31067 
1-0 1 
-11 1 

.names $dffe~494^Q~21 $dffe~565^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31069 
1-0 1 
-11 1 

.names $dffe~494^Q~22 $dffe~565^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31071 
1-0 1 
-11 1 

.names $dffe~494^Q~23 $dffe~565^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31073 
1-0 1 
-11 1 

.names $dffe~494^Q~24 $dffe~565^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31075 
1-0 1 
-11 1 

.names $dffe~494^Q~25 $dffe~565^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31077 
1-0 1 
-11 1 

.names $dffe~494^Q~26 $dffe~565^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31079 
1-0 1 
-11 1 

.names $dffe~494^Q~27 $dffe~565^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31081 
1-0 1 
-11 1 

.names $dffe~494^Q~28 $dffe~565^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31083 
1-0 1 
-11 1 

.names $dffe~494^Q~29 $dffe~565^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31085 
1-0 1 
-11 1 

.names $dffe~494^Q~30 $dffe~565^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31087 
1-0 1 
-11 1 

.names $dffe~494^Q~31 $dffe~565^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31089 
1-0 1 
-11 1 

.names $dffe~567^Q~0 $dffe~566^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31091 
1-0 1 
-11 1 

.names $dffe~567^Q~1 $dffe~566^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31093 
1-0 1 
-11 1 

.names $dffe~567^Q~2 $dffe~566^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31095 
1-0 1 
-11 1 

.names $dffe~567^Q~3 $dffe~566^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31097 
1-0 1 
-11 1 

.names $dffe~567^Q~4 $dffe~566^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31099 
1-0 1 
-11 1 

.names $dffe~567^Q~5 $dffe~566^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31101 
1-0 1 
-11 1 

.names $dffe~567^Q~6 $dffe~566^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31103 
1-0 1 
-11 1 

.names $dffe~567^Q~7 $dffe~566^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31105 
1-0 1 
-11 1 

.names $dffe~567^Q~8 $dffe~566^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31107 
1-0 1 
-11 1 

.names $dffe~567^Q~9 $dffe~566^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31109 
1-0 1 
-11 1 

.names $dffe~567^Q~10 $dffe~566^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31111 
1-0 1 
-11 1 

.names $dffe~567^Q~11 $dffe~566^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31113 
1-0 1 
-11 1 

.names $dffe~567^Q~12 $dffe~566^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31115 
1-0 1 
-11 1 

.names $dffe~567^Q~13 $dffe~566^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31117 
1-0 1 
-11 1 

.names $dffe~567^Q~14 $dffe~566^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31119 
1-0 1 
-11 1 

.names $dffe~567^Q~15 $dffe~566^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31121 
1-0 1 
-11 1 

.names $dffe~567^Q~16 $dffe~566^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31123 
1-0 1 
-11 1 

.names $dffe~567^Q~17 $dffe~566^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31125 
1-0 1 
-11 1 

.names $dffe~567^Q~18 $dffe~566^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31127 
1-0 1 
-11 1 

.names $dffe~567^Q~19 $dffe~566^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31129 
1-0 1 
-11 1 

.names $dffe~567^Q~20 $dffe~566^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31131 
1-0 1 
-11 1 

.names $dffe~567^Q~21 $dffe~566^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31133 
1-0 1 
-11 1 

.names $dffe~567^Q~22 $dffe~566^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31135 
1-0 1 
-11 1 

.names $dffe~567^Q~23 $dffe~566^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31137 
1-0 1 
-11 1 

.names $dffe~567^Q~24 $dffe~566^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31139 
1-0 1 
-11 1 

.names $dffe~567^Q~25 $dffe~566^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31141 
1-0 1 
-11 1 

.names $dffe~567^Q~26 $dffe~566^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31143 
1-0 1 
-11 1 

.names $dffe~567^Q~27 $dffe~566^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31145 
1-0 1 
-11 1 

.names $dffe~567^Q~28 $dffe~566^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31147 
1-0 1 
-11 1 

.names $dffe~567^Q~29 $dffe~566^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31149 
1-0 1 
-11 1 

.names $dffe~567^Q~30 $dffe~566^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31151 
1-0 1 
-11 1 

.names $dffe~567^Q~31 $dffe~566^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31153 
1-0 1 
-11 1 

.names $dffe~568^Q~0 $dffe~567^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31155 
1-0 1 
-11 1 

.names $dffe~568^Q~1 $dffe~567^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31157 
1-0 1 
-11 1 

.names $dffe~568^Q~2 $dffe~567^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31159 
1-0 1 
-11 1 

.names $dffe~568^Q~3 $dffe~567^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31161 
1-0 1 
-11 1 

.names $dffe~568^Q~4 $dffe~567^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31163 
1-0 1 
-11 1 

.names $dffe~568^Q~5 $dffe~567^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31165 
1-0 1 
-11 1 

.names $dffe~568^Q~6 $dffe~567^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31167 
1-0 1 
-11 1 

.names $dffe~568^Q~7 $dffe~567^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31169 
1-0 1 
-11 1 

.names $dffe~568^Q~8 $dffe~567^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31171 
1-0 1 
-11 1 

.names $dffe~568^Q~9 $dffe~567^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31173 
1-0 1 
-11 1 

.names $dffe~568^Q~10 $dffe~567^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31175 
1-0 1 
-11 1 

.names $dffe~568^Q~11 $dffe~567^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31177 
1-0 1 
-11 1 

.names $dffe~568^Q~12 $dffe~567^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31179 
1-0 1 
-11 1 

.names $dffe~568^Q~13 $dffe~567^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31181 
1-0 1 
-11 1 

.names $dffe~568^Q~14 $dffe~567^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31183 
1-0 1 
-11 1 

.names $dffe~568^Q~15 $dffe~567^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31185 
1-0 1 
-11 1 

.names $dffe~568^Q~16 $dffe~567^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31187 
1-0 1 
-11 1 

.names $dffe~568^Q~17 $dffe~567^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31189 
1-0 1 
-11 1 

.names $dffe~568^Q~18 $dffe~567^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31191 
1-0 1 
-11 1 

.names $dffe~568^Q~19 $dffe~567^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31193 
1-0 1 
-11 1 

.names $dffe~568^Q~20 $dffe~567^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31195 
1-0 1 
-11 1 

.names $dffe~568^Q~21 $dffe~567^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31197 
1-0 1 
-11 1 

.names $dffe~568^Q~22 $dffe~567^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31199 
1-0 1 
-11 1 

.names $dffe~568^Q~23 $dffe~567^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31201 
1-0 1 
-11 1 

.names $dffe~568^Q~24 $dffe~567^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31203 
1-0 1 
-11 1 

.names $dffe~568^Q~25 $dffe~567^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31205 
1-0 1 
-11 1 

.names $dffe~568^Q~26 $dffe~567^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31207 
1-0 1 
-11 1 

.names $dffe~568^Q~27 $dffe~567^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31209 
1-0 1 
-11 1 

.names $dffe~568^Q~28 $dffe~567^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31211 
1-0 1 
-11 1 

.names $dffe~568^Q~29 $dffe~567^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31213 
1-0 1 
-11 1 

.names $dffe~568^Q~30 $dffe~567^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31215 
1-0 1 
-11 1 

.names $dffe~568^Q~31 $dffe~567^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31217 
1-0 1 
-11 1 

.names $dffe~569^Q~0 $dffe~568^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31219 
1-0 1 
-11 1 

.names $dffe~569^Q~1 $dffe~568^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31221 
1-0 1 
-11 1 

.names $dffe~569^Q~2 $dffe~568^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31223 
1-0 1 
-11 1 

.names $dffe~569^Q~3 $dffe~568^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31225 
1-0 1 
-11 1 

.names $dffe~569^Q~4 $dffe~568^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31227 
1-0 1 
-11 1 

.names $dffe~569^Q~5 $dffe~568^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31229 
1-0 1 
-11 1 

.names $dffe~569^Q~6 $dffe~568^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31231 
1-0 1 
-11 1 

.names $dffe~569^Q~7 $dffe~568^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31233 
1-0 1 
-11 1 

.names $dffe~569^Q~8 $dffe~568^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31235 
1-0 1 
-11 1 

.names $dffe~569^Q~9 $dffe~568^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31237 
1-0 1 
-11 1 

.names $dffe~569^Q~10 $dffe~568^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31239 
1-0 1 
-11 1 

.names $dffe~569^Q~11 $dffe~568^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31241 
1-0 1 
-11 1 

.names $dffe~569^Q~12 $dffe~568^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31243 
1-0 1 
-11 1 

.names $dffe~569^Q~13 $dffe~568^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31245 
1-0 1 
-11 1 

.names $dffe~569^Q~14 $dffe~568^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31247 
1-0 1 
-11 1 

.names $dffe~569^Q~15 $dffe~568^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31249 
1-0 1 
-11 1 

.names $dffe~569^Q~16 $dffe~568^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31251 
1-0 1 
-11 1 

.names $dffe~569^Q~17 $dffe~568^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31253 
1-0 1 
-11 1 

.names $dffe~569^Q~18 $dffe~568^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31255 
1-0 1 
-11 1 

.names $dffe~569^Q~19 $dffe~568^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31257 
1-0 1 
-11 1 

.names $dffe~569^Q~20 $dffe~568^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31259 
1-0 1 
-11 1 

.names $dffe~569^Q~21 $dffe~568^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31261 
1-0 1 
-11 1 

.names $dffe~569^Q~22 $dffe~568^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31263 
1-0 1 
-11 1 

.names $dffe~569^Q~23 $dffe~568^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31265 
1-0 1 
-11 1 

.names $dffe~569^Q~24 $dffe~568^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31267 
1-0 1 
-11 1 

.names $dffe~569^Q~25 $dffe~568^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31269 
1-0 1 
-11 1 

.names $dffe~569^Q~26 $dffe~568^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31271 
1-0 1 
-11 1 

.names $dffe~569^Q~27 $dffe~568^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31273 
1-0 1 
-11 1 

.names $dffe~569^Q~28 $dffe~568^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31275 
1-0 1 
-11 1 

.names $dffe~569^Q~29 $dffe~568^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31277 
1-0 1 
-11 1 

.names $dffe~569^Q~30 $dffe~568^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31279 
1-0 1 
-11 1 

.names $dffe~569^Q~31 $dffe~568^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31281 
1-0 1 
-11 1 

.names $dffe~570^Q~0 $dffe~569^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31283 
1-0 1 
-11 1 

.names $dffe~570^Q~1 $dffe~569^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31285 
1-0 1 
-11 1 

.names $dffe~570^Q~2 $dffe~569^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31287 
1-0 1 
-11 1 

.names $dffe~570^Q~3 $dffe~569^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31289 
1-0 1 
-11 1 

.names $dffe~570^Q~4 $dffe~569^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31291 
1-0 1 
-11 1 

.names $dffe~570^Q~5 $dffe~569^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31293 
1-0 1 
-11 1 

.names $dffe~570^Q~6 $dffe~569^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31295 
1-0 1 
-11 1 

.names $dffe~570^Q~7 $dffe~569^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31297 
1-0 1 
-11 1 

.names $dffe~570^Q~8 $dffe~569^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31299 
1-0 1 
-11 1 

.names $dffe~570^Q~9 $dffe~569^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31301 
1-0 1 
-11 1 

.names $dffe~570^Q~10 $dffe~569^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31303 
1-0 1 
-11 1 

.names $dffe~570^Q~11 $dffe~569^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31305 
1-0 1 
-11 1 

.names $dffe~570^Q~12 $dffe~569^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31307 
1-0 1 
-11 1 

.names $dffe~570^Q~13 $dffe~569^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31309 
1-0 1 
-11 1 

.names $dffe~570^Q~14 $dffe~569^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31311 
1-0 1 
-11 1 

.names $dffe~570^Q~15 $dffe~569^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31313 
1-0 1 
-11 1 

.names $dffe~570^Q~16 $dffe~569^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31315 
1-0 1 
-11 1 

.names $dffe~570^Q~17 $dffe~569^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31317 
1-0 1 
-11 1 

.names $dffe~570^Q~18 $dffe~569^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31319 
1-0 1 
-11 1 

.names $dffe~570^Q~19 $dffe~569^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31321 
1-0 1 
-11 1 

.names $dffe~570^Q~20 $dffe~569^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31323 
1-0 1 
-11 1 

.names $dffe~570^Q~21 $dffe~569^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31325 
1-0 1 
-11 1 

.names $dffe~570^Q~22 $dffe~569^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31327 
1-0 1 
-11 1 

.names $dffe~570^Q~23 $dffe~569^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31329 
1-0 1 
-11 1 

.names $dffe~570^Q~24 $dffe~569^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31331 
1-0 1 
-11 1 

.names $dffe~570^Q~25 $dffe~569^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31333 
1-0 1 
-11 1 

.names $dffe~570^Q~26 $dffe~569^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31335 
1-0 1 
-11 1 

.names $dffe~570^Q~27 $dffe~569^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31337 
1-0 1 
-11 1 

.names $dffe~570^Q~28 $dffe~569^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31339 
1-0 1 
-11 1 

.names $dffe~570^Q~29 $dffe~569^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31341 
1-0 1 
-11 1 

.names $dffe~570^Q~30 $dffe~569^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31343 
1-0 1 
-11 1 

.names $dffe~570^Q~31 $dffe~569^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31345 
1-0 1 
-11 1 

.names $dffe~571^Q~0 $dffe~570^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31347 
1-0 1 
-11 1 

.names $dffe~571^Q~1 $dffe~570^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31349 
1-0 1 
-11 1 

.names $dffe~571^Q~2 $dffe~570^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31351 
1-0 1 
-11 1 

.names $dffe~571^Q~3 $dffe~570^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31353 
1-0 1 
-11 1 

.names $dffe~571^Q~4 $dffe~570^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31355 
1-0 1 
-11 1 

.names $dffe~571^Q~5 $dffe~570^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31357 
1-0 1 
-11 1 

.names $dffe~571^Q~6 $dffe~570^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31359 
1-0 1 
-11 1 

.names $dffe~571^Q~7 $dffe~570^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31361 
1-0 1 
-11 1 

.names $dffe~571^Q~8 $dffe~570^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31363 
1-0 1 
-11 1 

.names $dffe~571^Q~9 $dffe~570^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31365 
1-0 1 
-11 1 

.names $dffe~571^Q~10 $dffe~570^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31367 
1-0 1 
-11 1 

.names $dffe~571^Q~11 $dffe~570^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31369 
1-0 1 
-11 1 

.names $dffe~571^Q~12 $dffe~570^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31371 
1-0 1 
-11 1 

.names $dffe~571^Q~13 $dffe~570^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31373 
1-0 1 
-11 1 

.names $dffe~571^Q~14 $dffe~570^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31375 
1-0 1 
-11 1 

.names $dffe~571^Q~15 $dffe~570^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31377 
1-0 1 
-11 1 

.names $dffe~571^Q~16 $dffe~570^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31379 
1-0 1 
-11 1 

.names $dffe~571^Q~17 $dffe~570^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31381 
1-0 1 
-11 1 

.names $dffe~571^Q~18 $dffe~570^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31383 
1-0 1 
-11 1 

.names $dffe~571^Q~19 $dffe~570^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31385 
1-0 1 
-11 1 

.names $dffe~571^Q~20 $dffe~570^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31387 
1-0 1 
-11 1 

.names $dffe~571^Q~21 $dffe~570^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31389 
1-0 1 
-11 1 

.names $dffe~571^Q~22 $dffe~570^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31391 
1-0 1 
-11 1 

.names $dffe~571^Q~23 $dffe~570^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31393 
1-0 1 
-11 1 

.names $dffe~571^Q~24 $dffe~570^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31395 
1-0 1 
-11 1 

.names $dffe~571^Q~25 $dffe~570^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31397 
1-0 1 
-11 1 

.names $dffe~571^Q~26 $dffe~570^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31399 
1-0 1 
-11 1 

.names $dffe~571^Q~27 $dffe~570^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31401 
1-0 1 
-11 1 

.names $dffe~571^Q~28 $dffe~570^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31403 
1-0 1 
-11 1 

.names $dffe~571^Q~29 $dffe~570^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31405 
1-0 1 
-11 1 

.names $dffe~571^Q~30 $dffe~570^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31407 
1-0 1 
-11 1 

.names $dffe~571^Q~31 $dffe~570^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31409 
1-0 1 
-11 1 

.names $dffe~572^Q~0 $dffe~571^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31411 
1-0 1 
-11 1 

.names $dffe~572^Q~1 $dffe~571^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31413 
1-0 1 
-11 1 

.names $dffe~572^Q~2 $dffe~571^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31415 
1-0 1 
-11 1 

.names $dffe~572^Q~3 $dffe~571^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31417 
1-0 1 
-11 1 

.names $dffe~572^Q~4 $dffe~571^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31419 
1-0 1 
-11 1 

.names $dffe~572^Q~5 $dffe~571^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31421 
1-0 1 
-11 1 

.names $dffe~572^Q~6 $dffe~571^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31423 
1-0 1 
-11 1 

.names $dffe~572^Q~7 $dffe~571^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31425 
1-0 1 
-11 1 

.names $dffe~572^Q~8 $dffe~571^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31427 
1-0 1 
-11 1 

.names $dffe~572^Q~9 $dffe~571^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31429 
1-0 1 
-11 1 

.names $dffe~572^Q~10 $dffe~571^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31431 
1-0 1 
-11 1 

.names $dffe~572^Q~11 $dffe~571^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31433 
1-0 1 
-11 1 

.names $dffe~572^Q~12 $dffe~571^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31435 
1-0 1 
-11 1 

.names $dffe~572^Q~13 $dffe~571^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31437 
1-0 1 
-11 1 

.names $dffe~572^Q~14 $dffe~571^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31439 
1-0 1 
-11 1 

.names $dffe~572^Q~15 $dffe~571^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31441 
1-0 1 
-11 1 

.names $dffe~572^Q~16 $dffe~571^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31443 
1-0 1 
-11 1 

.names $dffe~572^Q~17 $dffe~571^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31445 
1-0 1 
-11 1 

.names $dffe~572^Q~18 $dffe~571^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31447 
1-0 1 
-11 1 

.names $dffe~572^Q~19 $dffe~571^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31449 
1-0 1 
-11 1 

.names $dffe~572^Q~20 $dffe~571^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31451 
1-0 1 
-11 1 

.names $dffe~572^Q~21 $dffe~571^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31453 
1-0 1 
-11 1 

.names $dffe~572^Q~22 $dffe~571^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31455 
1-0 1 
-11 1 

.names $dffe~572^Q~23 $dffe~571^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31457 
1-0 1 
-11 1 

.names $dffe~572^Q~24 $dffe~571^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31459 
1-0 1 
-11 1 

.names $dffe~572^Q~25 $dffe~571^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31461 
1-0 1 
-11 1 

.names $dffe~572^Q~26 $dffe~571^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31463 
1-0 1 
-11 1 

.names $dffe~572^Q~27 $dffe~571^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31465 
1-0 1 
-11 1 

.names $dffe~572^Q~28 $dffe~571^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31467 
1-0 1 
-11 1 

.names $dffe~572^Q~29 $dffe~571^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31469 
1-0 1 
-11 1 

.names $dffe~572^Q~30 $dffe~571^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31471 
1-0 1 
-11 1 

.names $dffe~572^Q~31 $dffe~571^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31473 
1-0 1 
-11 1 

.names $dffe~573^Q~0 $dffe~572^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31475 
1-0 1 
-11 1 

.names $dffe~573^Q~1 $dffe~572^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31477 
1-0 1 
-11 1 

.names $dffe~573^Q~2 $dffe~572^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31479 
1-0 1 
-11 1 

.names $dffe~573^Q~3 $dffe~572^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31481 
1-0 1 
-11 1 

.names $dffe~573^Q~4 $dffe~572^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31483 
1-0 1 
-11 1 

.names $dffe~573^Q~5 $dffe~572^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31485 
1-0 1 
-11 1 

.names $dffe~573^Q~6 $dffe~572^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31487 
1-0 1 
-11 1 

.names $dffe~573^Q~7 $dffe~572^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31489 
1-0 1 
-11 1 

.names $dffe~573^Q~8 $dffe~572^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31491 
1-0 1 
-11 1 

.names $dffe~573^Q~9 $dffe~572^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31493 
1-0 1 
-11 1 

.names $dffe~573^Q~10 $dffe~572^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31495 
1-0 1 
-11 1 

.names $dffe~573^Q~11 $dffe~572^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31497 
1-0 1 
-11 1 

.names $dffe~573^Q~12 $dffe~572^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31499 
1-0 1 
-11 1 

.names $dffe~573^Q~13 $dffe~572^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31501 
1-0 1 
-11 1 

.names $dffe~573^Q~14 $dffe~572^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31503 
1-0 1 
-11 1 

.names $dffe~573^Q~15 $dffe~572^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31505 
1-0 1 
-11 1 

.names $dffe~573^Q~16 $dffe~572^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31507 
1-0 1 
-11 1 

.names $dffe~573^Q~17 $dffe~572^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31509 
1-0 1 
-11 1 

.names $dffe~573^Q~18 $dffe~572^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31511 
1-0 1 
-11 1 

.names $dffe~573^Q~19 $dffe~572^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31513 
1-0 1 
-11 1 

.names $dffe~573^Q~20 $dffe~572^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31515 
1-0 1 
-11 1 

.names $dffe~573^Q~21 $dffe~572^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31517 
1-0 1 
-11 1 

.names $dffe~573^Q~22 $dffe~572^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31519 
1-0 1 
-11 1 

.names $dffe~573^Q~23 $dffe~572^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31521 
1-0 1 
-11 1 

.names $dffe~573^Q~24 $dffe~572^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31523 
1-0 1 
-11 1 

.names $dffe~573^Q~25 $dffe~572^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31525 
1-0 1 
-11 1 

.names $dffe~573^Q~26 $dffe~572^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31527 
1-0 1 
-11 1 

.names $dffe~573^Q~27 $dffe~572^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31529 
1-0 1 
-11 1 

.names $dffe~573^Q~28 $dffe~572^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31531 
1-0 1 
-11 1 

.names $dffe~573^Q~29 $dffe~572^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31533 
1-0 1 
-11 1 

.names $dffe~573^Q~30 $dffe~572^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31535 
1-0 1 
-11 1 

.names $dffe~573^Q~31 $dffe~572^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31537 
1-0 1 
-11 1 

.names $dffe~496^Q~0 $dffe~573^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31539 
1-0 1 
-11 1 

.names $dffe~496^Q~1 $dffe~573^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31541 
1-0 1 
-11 1 

.names $dffe~496^Q~2 $dffe~573^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31543 
1-0 1 
-11 1 

.names $dffe~496^Q~3 $dffe~573^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31545 
1-0 1 
-11 1 

.names $dffe~496^Q~4 $dffe~573^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31547 
1-0 1 
-11 1 

.names $dffe~496^Q~5 $dffe~573^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31549 
1-0 1 
-11 1 

.names $dffe~496^Q~6 $dffe~573^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31551 
1-0 1 
-11 1 

.names $dffe~496^Q~7 $dffe~573^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31553 
1-0 1 
-11 1 

.names $dffe~496^Q~8 $dffe~573^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31555 
1-0 1 
-11 1 

.names $dffe~496^Q~9 $dffe~573^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31557 
1-0 1 
-11 1 

.names $dffe~496^Q~10 $dffe~573^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31559 
1-0 1 
-11 1 

.names $dffe~496^Q~11 $dffe~573^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31561 
1-0 1 
-11 1 

.names $dffe~496^Q~12 $dffe~573^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31563 
1-0 1 
-11 1 

.names $dffe~496^Q~13 $dffe~573^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31565 
1-0 1 
-11 1 

.names $dffe~496^Q~14 $dffe~573^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31567 
1-0 1 
-11 1 

.names $dffe~496^Q~15 $dffe~573^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31569 
1-0 1 
-11 1 

.names $dffe~496^Q~16 $dffe~573^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31571 
1-0 1 
-11 1 

.names $dffe~496^Q~17 $dffe~573^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31573 
1-0 1 
-11 1 

.names $dffe~496^Q~18 $dffe~573^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31575 
1-0 1 
-11 1 

.names $dffe~496^Q~19 $dffe~573^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31577 
1-0 1 
-11 1 

.names $dffe~496^Q~20 $dffe~573^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31579 
1-0 1 
-11 1 

.names $dffe~496^Q~21 $dffe~573^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31581 
1-0 1 
-11 1 

.names $dffe~496^Q~22 $dffe~573^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31583 
1-0 1 
-11 1 

.names $dffe~496^Q~23 $dffe~573^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31585 
1-0 1 
-11 1 

.names $dffe~496^Q~24 $dffe~573^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31587 
1-0 1 
-11 1 

.names $dffe~496^Q~25 $dffe~573^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31589 
1-0 1 
-11 1 

.names $dffe~496^Q~26 $dffe~573^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31591 
1-0 1 
-11 1 

.names $dffe~496^Q~27 $dffe~573^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31593 
1-0 1 
-11 1 

.names $dffe~496^Q~28 $dffe~573^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31595 
1-0 1 
-11 1 

.names $dffe~496^Q~29 $dffe~573^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31597 
1-0 1 
-11 1 

.names $dffe~496^Q~30 $dffe~573^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31599 
1-0 1 
-11 1 

.names $dffe~496^Q~31 $dffe~573^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31601 
1-0 1 
-11 1 

.names $dffe~575^Q~0 $dffe~574^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31603 
1-0 1 
-11 1 

.names $dffe~576^Q~0 $dffe~575^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31605 
1-0 1 
-11 1 

.names $dffe~577^Q~0 $dffe~576^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31607 
1-0 1 
-11 1 

.names $dffe~578^Q~0 $dffe~577^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31609 
1-0 1 
-11 1 

.names $dffe~579^Q~0 $dffe~578^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31611 
1-0 1 
-11 1 

.names $dffe~580^Q~0 $dffe~579^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31613 
1-0 1 
-11 1 

.names $dffe~581^Q~0 $dffe~580^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31615 
1-0 1 
-11 1 

.names $dffe~582^Q~0 $dffe~581^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31617 
1-0 1 
-11 1 

.names $dffe~498^Q~0 $dffe~582^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31619 
1-0 1 
-11 1 

.names $dffe~584^Q~0 $dffe~583^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31621 
1-0 1 
-11 1 

.names $dffe~585^Q~0 $dffe~584^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31623 
1-0 1 
-11 1 

.names $dffe~586^Q~0 $dffe~585^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31625 
1-0 1 
-11 1 

.names $dffe~587^Q~0 $dffe~586^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31627 
1-0 1 
-11 1 

.names $dffe~588^Q~0 $dffe~587^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31629 
1-0 1 
-11 1 

.names $dffe~589^Q~0 $dffe~588^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31631 
1-0 1 
-11 1 

.names $dffe~590^Q~0 $dffe~589^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31633 
1-0 1 
-11 1 

.names $dffe~591^Q~0 $dffe~590^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31635 
1-0 1 
-11 1 

.names $dffe~500^Q~0 $dffe~591^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31637 
1-0 1 
-11 1 

.names $dffe~601^Q~0 $dffe~600^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31639 
1-0 1 
-11 1 

.names $dffe~601^Q~1 $dffe~600^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31641 
1-0 1 
-11 1 

.names $dffe~601^Q~2 $dffe~600^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31643 
1-0 1 
-11 1 

.names $dffe~601^Q~3 $dffe~600^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31645 
1-0 1 
-11 1 

.names $dffe~601^Q~4 $dffe~600^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31647 
1-0 1 
-11 1 

.names $dffe~601^Q~5 $dffe~600^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31649 
1-0 1 
-11 1 

.names $dffe~602^Q~0 $dffe~601^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31651 
1-0 1 
-11 1 

.names $dffe~602^Q~1 $dffe~601^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31653 
1-0 1 
-11 1 

.names $dffe~602^Q~2 $dffe~601^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31655 
1-0 1 
-11 1 

.names $dffe~602^Q~3 $dffe~601^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31657 
1-0 1 
-11 1 

.names $dffe~602^Q~4 $dffe~601^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31659 
1-0 1 
-11 1 

.names $dffe~602^Q~5 $dffe~601^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31661 
1-0 1 
-11 1 

.names $dffe~603^Q~0 $dffe~602^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31663 
1-0 1 
-11 1 

.names $dffe~603^Q~1 $dffe~602^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31665 
1-0 1 
-11 1 

.names $dffe~603^Q~2 $dffe~602^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31667 
1-0 1 
-11 1 

.names $dffe~603^Q~3 $dffe~602^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31669 
1-0 1 
-11 1 

.names $dffe~603^Q~4 $dffe~602^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31671 
1-0 1 
-11 1 

.names $dffe~603^Q~5 $dffe~602^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31673 
1-0 1 
-11 1 

.names $dffe~604^Q~0 $dffe~603^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31675 
1-0 1 
-11 1 

.names $dffe~604^Q~1 $dffe~603^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31677 
1-0 1 
-11 1 

.names $dffe~604^Q~2 $dffe~603^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31679 
1-0 1 
-11 1 

.names $dffe~604^Q~3 $dffe~603^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31681 
1-0 1 
-11 1 

.names $dffe~604^Q~4 $dffe~603^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31683 
1-0 1 
-11 1 

.names $dffe~604^Q~5 $dffe~603^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31685 
1-0 1 
-11 1 

.names $dffe~605^Q~0 $dffe~604^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31687 
1-0 1 
-11 1 

.names $dffe~605^Q~1 $dffe~604^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31689 
1-0 1 
-11 1 

.names $dffe~605^Q~2 $dffe~604^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31691 
1-0 1 
-11 1 

.names $dffe~605^Q~3 $dffe~604^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31693 
1-0 1 
-11 1 

.names $dffe~605^Q~4 $dffe~604^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31695 
1-0 1 
-11 1 

.names $dffe~605^Q~5 $dffe~604^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31697 
1-0 1 
-11 1 

.names $dffe~606^Q~0 $dffe~605^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31699 
1-0 1 
-11 1 

.names $dffe~606^Q~1 $dffe~605^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31701 
1-0 1 
-11 1 

.names $dffe~606^Q~2 $dffe~605^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31703 
1-0 1 
-11 1 

.names $dffe~606^Q~3 $dffe~605^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31705 
1-0 1 
-11 1 

.names $dffe~606^Q~4 $dffe~605^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31707 
1-0 1 
-11 1 

.names $dffe~606^Q~5 $dffe~605^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31709 
1-0 1 
-11 1 

.names $dffe~607^Q~0 $dffe~606^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31711 
1-0 1 
-11 1 

.names $dffe~607^Q~1 $dffe~606^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31713 
1-0 1 
-11 1 

.names $dffe~607^Q~2 $dffe~606^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31715 
1-0 1 
-11 1 

.names $dffe~607^Q~3 $dffe~606^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31717 
1-0 1 
-11 1 

.names $dffe~607^Q~4 $dffe~606^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31719 
1-0 1 
-11 1 

.names $dffe~607^Q~5 $dffe~606^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31721 
1-0 1 
-11 1 

.names $dffe~503^Q~0 $dffe~607^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31723 
1-0 1 
-11 1 

.names $dffe~503^Q~1 $dffe~607^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31725 
1-0 1 
-11 1 

.names $dffe~503^Q~2 $dffe~607^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31727 
1-0 1 
-11 1 

.names $dffe~503^Q~3 $dffe~607^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31729 
1-0 1 
-11 1 

.names $dffe~503^Q~4 $dffe~607^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31731 
1-0 1 
-11 1 

.names $dffe~503^Q~5 $dffe~607^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31733 
1-0 1 
-11 1 

.names $dffe~609^Q~0 $dffe~608^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31735 
1-0 1 
-11 1 

.names $dffe~610^Q~0 $dffe~609^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31737 
1-0 1 
-11 1 

.names $dffe~611^Q~0 $dffe~610^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31739 
1-0 1 
-11 1 

.names $dffe~612^Q~0 $dffe~611^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31741 
1-0 1 
-11 1 

.names $dffe~613^Q~0 $dffe~612^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31743 
1-0 1 
-11 1 

.names $dffe~614^Q~0 $dffe~613^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31745 
1-0 1 
-11 1 

.names $dffe~615^Q~0 $dffe~614^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31747 
1-0 1 
-11 1 

.names $dffe~616^Q~0 $dffe~615^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31749 
1-0 1 
-11 1 

.names $dffe~505^Q~0 $dffe~616^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31751 
1-0 1 
-11 1 

.names $dffe~618^Q~0 $dffe~617^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31753 
1-0 1 
-11 1 

.names $dffe~618^Q~1 $dffe~617^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31755 
1-0 1 
-11 1 

.names $dffe~618^Q~2 $dffe~617^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31757 
1-0 1 
-11 1 

.names $dffe~618^Q~3 $dffe~617^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31759 
1-0 1 
-11 1 

.names $dffe~618^Q~4 $dffe~617^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31761 
1-0 1 
-11 1 

.names $dffe~618^Q~5 $dffe~617^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31763 
1-0 1 
-11 1 

.names $dffe~619^Q~0 $dffe~618^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31765 
1-0 1 
-11 1 

.names $dffe~619^Q~1 $dffe~618^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31767 
1-0 1 
-11 1 

.names $dffe~619^Q~2 $dffe~618^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31769 
1-0 1 
-11 1 

.names $dffe~619^Q~3 $dffe~618^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31771 
1-0 1 
-11 1 

.names $dffe~619^Q~4 $dffe~618^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31773 
1-0 1 
-11 1 

.names $dffe~619^Q~5 $dffe~618^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31775 
1-0 1 
-11 1 

.names $dffe~620^Q~0 $dffe~619^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31777 
1-0 1 
-11 1 

.names $dffe~620^Q~1 $dffe~619^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31779 
1-0 1 
-11 1 

.names $dffe~620^Q~2 $dffe~619^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31781 
1-0 1 
-11 1 

.names $dffe~620^Q~3 $dffe~619^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31783 
1-0 1 
-11 1 

.names $dffe~620^Q~4 $dffe~619^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31785 
1-0 1 
-11 1 

.names $dffe~620^Q~5 $dffe~619^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31787 
1-0 1 
-11 1 

.names $dffe~621^Q~0 $dffe~620^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31789 
1-0 1 
-11 1 

.names $dffe~621^Q~1 $dffe~620^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31791 
1-0 1 
-11 1 

.names $dffe~621^Q~2 $dffe~620^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31793 
1-0 1 
-11 1 

.names $dffe~621^Q~3 $dffe~620^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31795 
1-0 1 
-11 1 

.names $dffe~621^Q~4 $dffe~620^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31797 
1-0 1 
-11 1 

.names $dffe~621^Q~5 $dffe~620^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31799 
1-0 1 
-11 1 

.names $dffe~622^Q~0 $dffe~621^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31801 
1-0 1 
-11 1 

.names $dffe~622^Q~1 $dffe~621^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31803 
1-0 1 
-11 1 

.names $dffe~622^Q~2 $dffe~621^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31805 
1-0 1 
-11 1 

.names $dffe~622^Q~3 $dffe~621^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31807 
1-0 1 
-11 1 

.names $dffe~622^Q~4 $dffe~621^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31809 
1-0 1 
-11 1 

.names $dffe~622^Q~5 $dffe~621^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31811 
1-0 1 
-11 1 

.names $dffe~623^Q~0 $dffe~622^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31813 
1-0 1 
-11 1 

.names $dffe~623^Q~1 $dffe~622^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31815 
1-0 1 
-11 1 

.names $dffe~623^Q~2 $dffe~622^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31817 
1-0 1 
-11 1 

.names $dffe~623^Q~3 $dffe~622^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31819 
1-0 1 
-11 1 

.names $dffe~623^Q~4 $dffe~622^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31821 
1-0 1 
-11 1 

.names $dffe~623^Q~5 $dffe~622^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31823 
1-0 1 
-11 1 

.names $dffe~624^Q~0 $dffe~623^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31825 
1-0 1 
-11 1 

.names $dffe~624^Q~1 $dffe~623^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31827 
1-0 1 
-11 1 

.names $dffe~624^Q~2 $dffe~623^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31829 
1-0 1 
-11 1 

.names $dffe~624^Q~3 $dffe~623^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31831 
1-0 1 
-11 1 

.names $dffe~624^Q~4 $dffe~623^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31833 
1-0 1 
-11 1 

.names $dffe~624^Q~5 $dffe~623^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31835 
1-0 1 
-11 1 

.names $dffe~625^Q~0 $dffe~624^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31837 
1-0 1 
-11 1 

.names $dffe~625^Q~1 $dffe~624^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31839 
1-0 1 
-11 1 

.names $dffe~625^Q~2 $dffe~624^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31841 
1-0 1 
-11 1 

.names $dffe~625^Q~3 $dffe~624^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31843 
1-0 1 
-11 1 

.names $dffe~625^Q~4 $dffe~624^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31845 
1-0 1 
-11 1 

.names $dffe~625^Q~5 $dffe~624^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31847 
1-0 1 
-11 1 

.names $dffe~507^Q~0 $dffe~625^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31849 
1-0 1 
-11 1 

.names $dffe~507^Q~1 $dffe~625^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31851 
1-0 1 
-11 1 

.names $dffe~507^Q~2 $dffe~625^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31853 
1-0 1 
-11 1 

.names $dffe~507^Q~3 $dffe~625^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31855 
1-0 1 
-11 1 

.names $dffe~507^Q~4 $dffe~625^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31857 
1-0 1 
-11 1 

.names $dffe~507^Q~5 $dffe~625^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$31859 
1-0 1 
-11 1 

.names $dffe~874^Q~0 $dffe~999^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32613 
1-0 1 
-11 1 

.names $dffe~999^Q~0 $dffe~998^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32615 
1-0 1 
-11 1 

.names $dffe~998^Q~0 $dffe~997^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32617 
1-0 1 
-11 1 

.names $dffe~997^Q~0 $dffe~996^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32619 
1-0 1 
-11 1 

.names $dffe~996^Q~0 $dffe~995^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32621 
1-0 1 
-11 1 

.names $dffe~995^Q~0 $dffe~994^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32623 
1-0 1 
-11 1 

.names $dffe~994^Q~0 $dffe~993^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32625 
1-0 1 
-11 1 

.names $dffe~993^Q~0 $dffe~992^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32627 
1-0 1 
-11 1 

.names $dffe~992^Q~0 $dffe~991^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32629 
1-0 1 
-11 1 

.names $dffe~867^Q~0 $dffe~964^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32671 
1-0 1 
-11 1 

.names $dffe~964^Q~0 $dffe~963^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32673 
1-0 1 
-11 1 

.names $dffe~963^Q~0 $dffe~962^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32675 
1-0 1 
-11 1 

.names $dffe~962^Q~0 $dffe~961^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32677 
1-0 1 
-11 1 

.names $dffe~961^Q~0 $dffe~960^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32679 
1-0 1 
-11 1 

.names $dffe~960^Q~0 $dffe~959^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32681 
1-0 1 
-11 1 

.names $dffe~959^Q~0 $dffe~958^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32683 
1-0 1 
-11 1 

.names $dffe~958^Q~0 $dffe~957^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32685 
1-0 1 
-11 1 

.names $dffe~957^Q~0 $dffe~1000^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32687 
1-0 1 
-11 1 

.names $mux~1094^Y~0 $dffe~877^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32689 
1-0 1 
-11 1 

.names $mux~1094^Y~1 $dffe~877^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32691 
1-0 1 
-11 1 

.names $mux~1094^Y~2 $dffe~877^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32693 
1-0 1 
-11 1 

.names $mux~1094^Y~3 $dffe~877^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32695 
1-0 1 
-11 1 

.names $mux~1094^Y~4 $dffe~877^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32697 
1-0 1 
-11 1 

.names $mux~1094^Y~5 $dffe~877^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32699 
1-0 1 
-11 1 

.names $mux~1094^Y~6 $dffe~877^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32701 
1-0 1 
-11 1 

.names $mux~1094^Y~7 $dffe~877^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32703 
1-0 1 
-11 1 

.names $mux~1094^Y~8 $dffe~877^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32705 
1-0 1 
-11 1 

.names $mux~1094^Y~9 $dffe~877^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32707 
1-0 1 
-11 1 

.names $mux~1094^Y~10 $dffe~877^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32709 
1-0 1 
-11 1 

.names $mux~1094^Y~11 $dffe~877^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32711 
1-0 1 
-11 1 

.names $mux~1094^Y~12 $dffe~877^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32713 
1-0 1 
-11 1 

.names $mux~1094^Y~13 $dffe~877^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32715 
1-0 1 
-11 1 

.names $mux~1094^Y~14 $dffe~877^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32717 
1-0 1 
-11 1 

.names $mux~1094^Y~15 $dffe~877^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32719 
1-0 1 
-11 1 

.names $mux~1094^Y~16 $dffe~877^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32721 
1-0 1 
-11 1 

.names $mux~1094^Y~17 $dffe~877^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32723 
1-0 1 
-11 1 

.names $mux~1094^Y~18 $dffe~877^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32725 
1-0 1 
-11 1 

.names $mux~1094^Y~19 $dffe~877^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32727 
1-0 1 
-11 1 

.names $mux~1094^Y~20 $dffe~877^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32729 
1-0 1 
-11 1 

.names $mux~1094^Y~21 $dffe~877^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32731 
1-0 1 
-11 1 

.names $mux~1094^Y~22 $dffe~877^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32733 
1-0 1 
-11 1 

.names $mux~1094^Y~23 $dffe~877^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32735 
1-0 1 
-11 1 

.names $mux~1094^Y~24 $dffe~877^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32737 
1-0 1 
-11 1 

.names $mux~1094^Y~25 $dffe~877^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32739 
1-0 1 
-11 1 

.names $mux~1094^Y~26 $dffe~877^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32741 
1-0 1 
-11 1 

.names $mux~1094^Y~27 $dffe~877^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32743 
1-0 1 
-11 1 

.names $mux~1094^Y~28 $dffe~877^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32745 
1-0 1 
-11 1 

.names $mux~1094^Y~29 $dffe~877^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32747 
1-0 1 
-11 1 

.names $mux~1094^Y~30 $dffe~877^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32749 
1-0 1 
-11 1 

.names $mux~1094^Y~31 $dffe~877^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32751 
1-0 1 
-11 1 

.names $mux~1093^Y~0 $dffe~878^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32753 
1-0 1 
-11 1 

.names $mux~1093^Y~1 $dffe~878^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32755 
1-0 1 
-11 1 

.names $mux~1093^Y~2 $dffe~878^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32757 
1-0 1 
-11 1 

.names $mux~1093^Y~3 $dffe~878^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32759 
1-0 1 
-11 1 

.names $mux~1093^Y~4 $dffe~878^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32761 
1-0 1 
-11 1 

.names $mux~1093^Y~5 $dffe~878^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32763 
1-0 1 
-11 1 

.names $mux~1093^Y~6 $dffe~878^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32765 
1-0 1 
-11 1 

.names $mux~1093^Y~7 $dffe~878^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32767 
1-0 1 
-11 1 

.names $mux~1093^Y~8 $dffe~878^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32769 
1-0 1 
-11 1 

.names $mux~1093^Y~9 $dffe~878^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32771 
1-0 1 
-11 1 

.names $mux~1093^Y~10 $dffe~878^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32773 
1-0 1 
-11 1 

.names $mux~1093^Y~11 $dffe~878^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32775 
1-0 1 
-11 1 

.names $mux~1093^Y~12 $dffe~878^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32777 
1-0 1 
-11 1 

.names $mux~1093^Y~13 $dffe~878^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32779 
1-0 1 
-11 1 

.names $mux~1093^Y~14 $dffe~878^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32781 
1-0 1 
-11 1 

.names $mux~1093^Y~15 $dffe~878^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32783 
1-0 1 
-11 1 

.names $mux~1093^Y~16 $dffe~878^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32785 
1-0 1 
-11 1 

.names $mux~1093^Y~17 $dffe~878^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32787 
1-0 1 
-11 1 

.names $mux~1093^Y~18 $dffe~878^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32789 
1-0 1 
-11 1 

.names $mux~1093^Y~19 $dffe~878^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32791 
1-0 1 
-11 1 

.names $mux~1093^Y~20 $dffe~878^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32793 
1-0 1 
-11 1 

.names $mux~1093^Y~21 $dffe~878^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32795 
1-0 1 
-11 1 

.names $mux~1093^Y~22 $dffe~878^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32797 
1-0 1 
-11 1 

.names $mux~1093^Y~23 $dffe~878^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32799 
1-0 1 
-11 1 

.names $mux~1093^Y~24 $dffe~878^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32801 
1-0 1 
-11 1 

.names $mux~1093^Y~25 $dffe~878^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32803 
1-0 1 
-11 1 

.names $mux~1093^Y~26 $dffe~878^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32805 
1-0 1 
-11 1 

.names $mux~1093^Y~27 $dffe~878^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32807 
1-0 1 
-11 1 

.names $mux~1093^Y~28 $dffe~878^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32809 
1-0 1 
-11 1 

.names $mux~1093^Y~29 $dffe~878^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32811 
1-0 1 
-11 1 

.names $mux~1093^Y~30 $dffe~878^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32813 
1-0 1 
-11 1 

.names $mux~1093^Y~31 $dffe~878^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32815 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-1[1] $dffe~879^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32817 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-2[1] $dffe~879^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32819 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-3[1] $dffe~879^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32821 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-4[1] $dffe~879^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32823 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-5[1] $dffe~879^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32825 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-6[1] $dffe~879^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32827 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-7[1] $dffe~879^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32829 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-8[1] $dffe~879^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32831 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-9[1] $dffe~879^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32833 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-10[1] $dffe~879^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32835 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-11[1] $dffe~879^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32837 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-12[1] $dffe~879^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32839 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-13[1] $dffe~879^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32841 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-14[1] $dffe~879^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32843 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-15[1] $dffe~879^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32845 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-16[1] $dffe~879^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32847 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-17[1] $dffe~879^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32849 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-18[1] $dffe~879^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32851 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-19[1] $dffe~879^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32853 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-20[1] $dffe~879^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32855 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-21[1] $dffe~879^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32857 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-22[1] $dffe~879^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32859 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-23[1] $dffe~879^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32861 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-24[1] $dffe~879^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32863 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-25[1] $dffe~879^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32865 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-26[1] $dffe~879^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32867 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-27[1] $dffe~879^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32869 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-28[1] $dffe~879^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32871 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-29[1] $dffe~879^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32873 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-30[1] $dffe~879^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32875 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-31[1] $dffe~879^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32877 
1-0 1 
-11 1 

.names $sub~1089^MIN~136-32[1] $dffe~879^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32879 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[0] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32881 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[1] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32883 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[2] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32885 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[3] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32887 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[4] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32889 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[5] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32891 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[6] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32893 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[7] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32895 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[8] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32897 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-10[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[9] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32899 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-11[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[10] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32901 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-12[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[11] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32903 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-13[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[12] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32905 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-14[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[13] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32907 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-15[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[14] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32909 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-16[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[15] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32911 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-17[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[16] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32913 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-18[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[17] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32915 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-19[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[18] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32917 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-20[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[19] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32919 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-21[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[20] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32921 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-22[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[21] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32923 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-23[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[22] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32925 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-24[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[23] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32927 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-25[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[24] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32929 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-26[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[25] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32931 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-27[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[26] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32933 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-28[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[27] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32935 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-29[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[28] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32937 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-30[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[29] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32939 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-31[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[30] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32941 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-32[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[31] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32943 
1-0 1 
-11 1 

.names $sub~1090^MIN~138-33[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[32] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32945 
1-0 1 
-11 1 

.names $add~810^ADD~139-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32947 
1-0 1 
-11 1 

.names $add~810^ADD~139-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32949 
1-0 1 
-11 1 

.names $add~810^ADD~139-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32951 
1-0 1 
-11 1 

.names $add~810^ADD~139-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32953 
1-0 1 
-11 1 

.names $add~810^ADD~139-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32955 
1-0 1 
-11 1 

.names $add~810^ADD~139-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32957 
1-0 1 
-11 1 

.names $add~810^ADD~139-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32959 
1-0 1 
-11 1 

.names $add~810^ADD~139-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32961 
1-0 1 
-11 1 

.names $add~810^ADD~139-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32963 
1-0 1 
-11 1 

.names $add~810^ADD~139-10[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$32965 
1-0 1 
-11 1 

.names $add~810^ADD~139-11[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[10] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32967 
1-0 1 
-11 1 

.names $add~810^ADD~139-12[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[11] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32969 
1-0 1 
-11 1 

.names $add~810^ADD~139-13[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[12] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32971 
1-0 1 
-11 1 

.names $add~810^ADD~139-14[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[13] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32973 
1-0 1 
-11 1 

.names $add~810^ADD~139-15[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[14] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32975 
1-0 1 
-11 1 

.names $add~810^ADD~139-16[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[15] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32977 
1-0 1 
-11 1 

.names $add~810^ADD~139-17[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[16] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32979 
1-0 1 
-11 1 

.names $add~810^ADD~139-18[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[17] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32981 
1-0 1 
-11 1 

.names $add~810^ADD~139-19[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[18] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32983 
1-0 1 
-11 1 

.names $add~810^ADD~139-20[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[19] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32985 
1-0 1 
-11 1 

.names $add~810^ADD~139-21[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[20] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32987 
1-0 1 
-11 1 

.names $add~810^ADD~139-22[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[21] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32989 
1-0 1 
-11 1 

.names $add~810^ADD~139-23[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[22] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32991 
1-0 1 
-11 1 

.names $add~810^ADD~139-24[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[23] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32993 
1-0 1 
-11 1 

.names $add~810^ADD~139-25[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[24] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32995 
1-0 1 
-11 1 

.names $add~810^ADD~139-26[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[25] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32997 
1-0 1 
-11 1 

.names $add~810^ADD~139-27[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[26] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$32999 
1-0 1 
-11 1 

.names $add~810^ADD~139-28[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[27] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$33001 
1-0 1 
-11 1 

.names $add~810^ADD~139-29[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[28] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$33003 
1-0 1 
-11 1 

.names $add~810^ADD~139-30[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[29] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$33005 
1-0 1 
-11 1 

.names $add~810^ADD~139-31[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[30] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$33007 
1-0 1 
-11 1 

.names $add~810^ADD~139-32[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[31] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$33009 
1-0 1 
-11 1 

.names $add~810^ADD~139-33[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[32] $or~1047^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$33011 
1-0 1 
-11 1 

.names $add~798^ADD~142-1[1] $dffe~883^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33013 
1-0 1 
-11 1 

.names $add~798^ADD~142-2[1] $dffe~883^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33015 
1-0 1 
-11 1 

.names $add~798^ADD~142-3[1] $dffe~883^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33017 
1-0 1 
-11 1 

.names $add~798^ADD~142-4[1] $dffe~883^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33019 
1-0 1 
-11 1 

.names $add~798^ADD~142-5[1] $dffe~883^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33021 
1-0 1 
-11 1 

.names $add~796^ADD~144-1[1] $dffe~884^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33023 
1-0 1 
-11 1 

.names $add~796^ADD~144-2[1] $dffe~884^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33025 
1-0 1 
-11 1 

.names $dffe~886^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[0] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33027 
1-0 1 
-11 1 

.names $dffe~886^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[1] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33029 
1-0 1 
-11 1 

.names $dffe~886^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[2] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33031 
1-0 1 
-11 1 

.names $dffe~886^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[3] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33033 
1-0 1 
-11 1 

.names $dffe~886^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[4] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33035 
1-0 1 
-11 1 

.names $dffe~886^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[5] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33037 
1-0 1 
-11 1 

.names $dffe~886^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[6] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33039 
1-0 1 
-11 1 

.names $dffe~886^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[7] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33041 
1-0 1 
-11 1 

.names $dffe~886^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[8] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33043 
1-0 1 
-11 1 

.names $dffe~886^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[9] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33045 
1-0 1 
-11 1 

.names $dffe~886^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[10] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33047 
1-0 1 
-11 1 

.names $dffe~886^Q~11 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[11] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33049 
1-0 1 
-11 1 

.names $dffe~886^Q~12 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[12] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33051 
1-0 1 
-11 1 

.names $dffe~886^Q~13 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[13] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33053 
1-0 1 
-11 1 

.names $dffe~886^Q~14 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[14] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33055 
1-0 1 
-11 1 

.names $dffe~886^Q~15 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[15] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33057 
1-0 1 
-11 1 

.names $dffe~886^Q~16 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[16] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33059 
1-0 1 
-11 1 

.names $dffe~886^Q~17 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[17] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33061 
1-0 1 
-11 1 

.names $dffe~886^Q~18 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[18] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33063 
1-0 1 
-11 1 

.names $dffe~886^Q~19 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[19] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33065 
1-0 1 
-11 1 

.names $dffe~886^Q~20 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[20] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33067 
1-0 1 
-11 1 

.names $dffe~886^Q~21 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[21] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33069 
1-0 1 
-11 1 

.names $dffe~886^Q~22 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[22] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33071 
1-0 1 
-11 1 

.names $dffe~886^Q~23 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[23] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33073 
1-0 1 
-11 1 

.names $dffe~886^Q~24 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[24] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33075 
1-0 1 
-11 1 

.names $dffe~886^Q~25 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[25] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33077 
1-0 1 
-11 1 

.names $dffe~886^Q~26 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[26] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33079 
1-0 1 
-11 1 

.names $dffe~886^Q~27 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[27] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33081 
1-0 1 
-11 1 

.names $dffe~886^Q~28 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[28] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33083 
1-0 1 
-11 1 

.names $dffe~886^Q~29 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[29] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33085 
1-0 1 
-11 1 

.names $dffe~886^Q~30 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[30] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33087 
1-0 1 
-11 1 

.names $dffe~886^Q~31 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[31] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33089 
1-0 1 
-11 1 

.names $dffe~887^Q~0 $dffe~886^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33091 
1-0 1 
-11 1 

.names $dffe~887^Q~1 $dffe~886^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33093 
1-0 1 
-11 1 

.names $dffe~887^Q~2 $dffe~886^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33095 
1-0 1 
-11 1 

.names $dffe~887^Q~3 $dffe~886^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33097 
1-0 1 
-11 1 

.names $dffe~887^Q~4 $dffe~886^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33099 
1-0 1 
-11 1 

.names $dffe~887^Q~5 $dffe~886^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33101 
1-0 1 
-11 1 

.names $dffe~887^Q~6 $dffe~886^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33103 
1-0 1 
-11 1 

.names $dffe~887^Q~7 $dffe~886^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33105 
1-0 1 
-11 1 

.names $dffe~887^Q~8 $dffe~886^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33107 
1-0 1 
-11 1 

.names $dffe~887^Q~9 $dffe~886^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33109 
1-0 1 
-11 1 

.names $dffe~887^Q~10 $dffe~886^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33111 
1-0 1 
-11 1 

.names $dffe~887^Q~11 $dffe~886^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33113 
1-0 1 
-11 1 

.names $dffe~887^Q~12 $dffe~886^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33115 
1-0 1 
-11 1 

.names $dffe~887^Q~13 $dffe~886^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33117 
1-0 1 
-11 1 

.names $dffe~887^Q~14 $dffe~886^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33119 
1-0 1 
-11 1 

.names $dffe~887^Q~15 $dffe~886^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33121 
1-0 1 
-11 1 

.names $dffe~887^Q~16 $dffe~886^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33123 
1-0 1 
-11 1 

.names $dffe~887^Q~17 $dffe~886^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33125 
1-0 1 
-11 1 

.names $dffe~887^Q~18 $dffe~886^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33127 
1-0 1 
-11 1 

.names $dffe~887^Q~19 $dffe~886^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33129 
1-0 1 
-11 1 

.names $dffe~887^Q~20 $dffe~886^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33131 
1-0 1 
-11 1 

.names $dffe~887^Q~21 $dffe~886^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33133 
1-0 1 
-11 1 

.names $dffe~887^Q~22 $dffe~886^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33135 
1-0 1 
-11 1 

.names $dffe~887^Q~23 $dffe~886^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33137 
1-0 1 
-11 1 

.names $dffe~887^Q~24 $dffe~886^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33139 
1-0 1 
-11 1 

.names $dffe~887^Q~25 $dffe~886^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33141 
1-0 1 
-11 1 

.names $dffe~887^Q~26 $dffe~886^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33143 
1-0 1 
-11 1 

.names $dffe~887^Q~27 $dffe~886^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33145 
1-0 1 
-11 1 

.names $dffe~887^Q~28 $dffe~886^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33147 
1-0 1 
-11 1 

.names $dffe~887^Q~29 $dffe~886^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33149 
1-0 1 
-11 1 

.names $dffe~887^Q~30 $dffe~886^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33151 
1-0 1 
-11 1 

.names $dffe~887^Q~31 $dffe~886^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33153 
1-0 1 
-11 1 

.names $add~804^ADD~149-1[1] $dffe~887^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33155 
1-0 1 
-11 1 

.names $add~804^ADD~149-2[1] $dffe~887^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33157 
1-0 1 
-11 1 

.names $add~804^ADD~149-3[1] $dffe~887^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33159 
1-0 1 
-11 1 

.names $add~804^ADD~149-4[1] $dffe~887^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33161 
1-0 1 
-11 1 

.names $add~804^ADD~149-5[1] $dffe~887^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33163 
1-0 1 
-11 1 

.names $add~804^ADD~149-6[1] $dffe~887^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33165 
1-0 1 
-11 1 

.names $add~804^ADD~149-7[1] $dffe~887^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33167 
1-0 1 
-11 1 

.names $add~804^ADD~149-8[1] $dffe~887^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33169 
1-0 1 
-11 1 

.names $add~804^ADD~149-9[1] $dffe~887^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33171 
1-0 1 
-11 1 

.names $add~804^ADD~149-10[1] $dffe~887^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33173 
1-0 1 
-11 1 

.names $add~804^ADD~149-11[1] $dffe~887^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33175 
1-0 1 
-11 1 

.names $add~804^ADD~149-12[1] $dffe~887^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33177 
1-0 1 
-11 1 

.names $add~804^ADD~149-13[1] $dffe~887^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33179 
1-0 1 
-11 1 

.names $add~804^ADD~149-14[1] $dffe~887^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33181 
1-0 1 
-11 1 

.names $add~804^ADD~149-15[1] $dffe~887^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33183 
1-0 1 
-11 1 

.names $add~804^ADD~149-16[1] $dffe~887^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33185 
1-0 1 
-11 1 

.names $add~804^ADD~149-17[1] $dffe~887^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33187 
1-0 1 
-11 1 

.names $add~804^ADD~149-18[1] $dffe~887^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33189 
1-0 1 
-11 1 

.names $add~804^ADD~149-19[1] $dffe~887^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33191 
1-0 1 
-11 1 

.names $add~804^ADD~149-20[1] $dffe~887^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33193 
1-0 1 
-11 1 

.names $add~804^ADD~149-21[1] $dffe~887^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33195 
1-0 1 
-11 1 

.names $add~804^ADD~149-22[1] $dffe~887^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33197 
1-0 1 
-11 1 

.names $add~804^ADD~149-23[1] $dffe~887^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33199 
1-0 1 
-11 1 

.names $add~804^ADD~149-24[1] $dffe~887^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33201 
1-0 1 
-11 1 

.names $add~804^ADD~149-25[1] $dffe~887^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33203 
1-0 1 
-11 1 

.names $add~804^ADD~149-26[1] $dffe~887^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33205 
1-0 1 
-11 1 

.names $add~804^ADD~149-27[1] $dffe~887^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33207 
1-0 1 
-11 1 

.names $add~804^ADD~149-28[1] $dffe~887^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33209 
1-0 1 
-11 1 

.names $add~804^ADD~149-29[1] $dffe~887^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33211 
1-0 1 
-11 1 

.names $add~804^ADD~149-30[1] $dffe~887^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33213 
1-0 1 
-11 1 

.names $add~804^ADD~149-31[1] $dffe~887^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33215 
1-0 1 
-11 1 

.names $add~804^ADD~149-32[1] $dffe~887^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33217 
1-0 1 
-11 1 

.names $add~802^ADD~164-3[1] $dffe~888^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33219 
1-0 1 
-11 1 

.names $add~802^ADD~164-4[1] $dffe~888^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33221 
1-0 1 
-11 1 

.names $add~802^ADD~164-6[1] $dffe~888^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33223 
1-0 1 
-11 1 

.names $add~768^ADD~166-1[1] $dffe~889^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33225 
1-0 1 
-11 1 

.names $add~768^ADD~166-2[1] $dffe~889^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33227 
1-0 1 
-11 1 

.names $add~768^ADD~166-3[1] $dffe~890^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33229 
1-0 1 
-11 1 

.names $add~768^ADD~166-4[1] $dffe~890^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33231 
1-0 1 
-11 1 

.names $add~802^ADD~164-5[1] $dffe~888^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33233 
1-0 1 
-11 1 

.names $add~784^ADD~157-1[1] $dffe~892^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33235 
1-0 1 
-11 1 

.names $add~784^ADD~157-2[1] $dffe~892^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33237 
1-0 1 
-11 1 

.names $add~784^ADD~157-3[1] $dffe~892^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33239 
1-0 1 
-11 1 

.names $add~784^ADD~157-4[1] $dffe~892^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33241 
1-0 1 
-11 1 

.names $add~784^ADD~157-5[1] $dffe~892^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33243 
1-0 1 
-11 1 

.names $add~784^ADD~157-6[1] $dffe~892^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33245 
1-0 1 
-11 1 

.names $add~784^ADD~157-7[1] $dffe~892^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33247 
1-0 1 
-11 1 

.names $add~784^ADD~157-8[1] $dffe~892^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33249 
1-0 1 
-11 1 

.names $add~784^ADD~157-9[1] $dffe~892^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33251 
1-0 1 
-11 1 

.names $add~784^ADD~157-10[1] $dffe~892^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33253 
1-0 1 
-11 1 

.names $add~784^ADD~157-11[1] $dffe~892^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33255 
1-0 1 
-11 1 

.names $add~784^ADD~157-12[1] $dffe~892^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33257 
1-0 1 
-11 1 

.names $add~784^ADD~157-13[1] $dffe~892^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33259 
1-0 1 
-11 1 

.names $add~784^ADD~157-14[1] $dffe~892^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33261 
1-0 1 
-11 1 

.names $add~784^ADD~157-15[1] $dffe~892^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33263 
1-0 1 
-11 1 

.names $add~784^ADD~157-16[1] $dffe~892^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33265 
1-0 1 
-11 1 

.names $add~784^ADD~157-17[1] $dffe~892^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33267 
1-0 1 
-11 1 

.names $add~789^ADD~154-1[1] $dffe~893^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33269 
1-0 1 
-11 1 

.names $add~789^ADD~154-2[1] $dffe~893^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33271 
1-0 1 
-11 1 

.names $add~789^ADD~154-3[1] $dffe~893^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33273 
1-0 1 
-11 1 

.names $add~789^ADD~154-4[1] $dffe~893^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33275 
1-0 1 
-11 1 

.names $add~789^ADD~154-5[1] $dffe~893^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33277 
1-0 1 
-11 1 

.names $add~789^ADD~154-6[1] $dffe~893^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33279 
1-0 1 
-11 1 

.names $add~789^ADD~154-7[1] $dffe~893^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33281 
1-0 1 
-11 1 

.names $add~789^ADD~154-8[1] $dffe~893^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33283 
1-0 1 
-11 1 

.names $add~789^ADD~154-9[1] $dffe~893^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33285 
1-0 1 
-11 1 

.names $add~789^ADD~154-10[1] $dffe~893^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33287 
1-0 1 
-11 1 

.names $add~789^ADD~154-11[1] $dffe~893^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33289 
1-0 1 
-11 1 

.names $add~789^ADD~154-12[1] $dffe~893^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33291 
1-0 1 
-11 1 

.names $add~789^ADD~154-13[1] $dffe~893^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33293 
1-0 1 
-11 1 

.names $add~789^ADD~154-14[1] $dffe~893^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33295 
1-0 1 
-11 1 

.names $add~789^ADD~154-15[1] $dffe~893^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33297 
1-0 1 
-11 1 

.names $add~789^ADD~154-16[1] $dffe~893^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33299 
1-0 1 
-11 1 

.names $add~789^ADD~154-17[1] $dffe~893^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33301 
1-0 1 
-11 1 

.names $add~789^ADD~154-18[1] $dffe~893^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33303 
1-0 1 
-11 1 

.names $add~789^ADD~154-19[1] $dffe~893^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33305 
1-0 1 
-11 1 

.names $add~789^ADD~154-20[1] $dffe~893^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33307 
1-0 1 
-11 1 

.names $add~789^ADD~154-21[1] $dffe~893^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33309 
1-0 1 
-11 1 

.names $add~789^ADD~154-22[1] $dffe~893^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33311 
1-0 1 
-11 1 

.names $add~789^ADD~154-23[1] $dffe~893^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33313 
1-0 1 
-11 1 

.names $add~789^ADD~154-24[1] $dffe~893^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33315 
1-0 1 
-11 1 

.names $add~789^ADD~154-25[1] $dffe~893^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33317 
1-0 1 
-11 1 

.names $add~786^ADD~151-1[1] $dffe~894^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33319 
1-0 1 
-11 1 

.names $add~786^ADD~151-2[1] $dffe~894^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33321 
1-0 1 
-11 1 

.names $add~786^ADD~151-3[1] $dffe~894^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33323 
1-0 1 
-11 1 

.names $add~786^ADD~151-4[1] $dffe~894^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33325 
1-0 1 
-11 1 

.names $add~786^ADD~151-5[1] $dffe~894^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33327 
1-0 1 
-11 1 

.names $add~786^ADD~151-6[1] $dffe~894^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33329 
1-0 1 
-11 1 

.names $add~786^ADD~151-7[1] $dffe~894^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33331 
1-0 1 
-11 1 

.names $add~786^ADD~151-8[1] $dffe~894^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33333 
1-0 1 
-11 1 

.names $add~786^ADD~151-9[1] $dffe~894^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33335 
1-0 1 
-11 1 

.names $add~786^ADD~151-10[1] $dffe~894^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33337 
1-0 1 
-11 1 

.names $add~786^ADD~151-11[1] $dffe~894^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33339 
1-0 1 
-11 1 

.names $add~786^ADD~151-12[1] $dffe~894^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33341 
1-0 1 
-11 1 

.names $add~786^ADD~151-13[1] $dffe~894^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33343 
1-0 1 
-11 1 

.names $add~786^ADD~151-14[1] $dffe~894^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33345 
1-0 1 
-11 1 

.names $add~786^ADD~151-15[1] $dffe~894^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33347 
1-0 1 
-11 1 

.names $add~786^ADD~151-16[1] $dffe~894^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33349 
1-0 1 
-11 1 

.names $add~786^ADD~151-17[1] $dffe~894^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33351 
1-0 1 
-11 1 

.names $add~786^ADD~151-18[1] $dffe~894^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33353 
1-0 1 
-11 1 

.names $add~786^ADD~151-19[1] $dffe~894^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33355 
1-0 1 
-11 1 

.names $add~786^ADD~151-20[1] $dffe~894^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33357 
1-0 1 
-11 1 

.names $add~786^ADD~151-21[1] $dffe~894^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33359 
1-0 1 
-11 1 

.names $add~786^ADD~151-22[1] $dffe~894^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33361 
1-0 1 
-11 1 

.names $add~786^ADD~151-23[1] $dffe~894^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33363 
1-0 1 
-11 1 

.names $add~786^ADD~151-24[1] $dffe~894^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33365 
1-0 1 
-11 1 

.names $add~786^ADD~151-25[1] $dffe~894^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33367 
1-0 1 
-11 1 

.names $add~786^ADD~151-26[1] $dffe~894^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33369 
1-0 1 
-11 1 

.names $add~786^ADD~151-27[1] $dffe~894^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33371 
1-0 1 
-11 1 

.names $add~786^ADD~151-28[1] $dffe~894^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33373 
1-0 1 
-11 1 

.names $add~786^ADD~151-29[1] $dffe~894^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33375 
1-0 1 
-11 1 

.names $add~786^ADD~151-30[1] $dffe~894^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33377 
1-0 1 
-11 1 

.names $add~786^ADD~151-31[1] $dffe~894^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33379 
1-0 1 
-11 1 

.names $add~786^ADD~151-32[1] $dffe~894^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33381 
1-0 1 
-11 1 

.names $dffe~896^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33383 
1-0 1 
-11 1 

.names $dffe~896^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[1] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33385 
1-0 1 
-11 1 

.names $dffe~896^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[2] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33387 
1-0 1 
-11 1 

.names $dffe~896^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[3] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33389 
1-0 1 
-11 1 

.names $dffe~896^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[4] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33391 
1-0 1 
-11 1 

.names $dffe~896^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[5] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33393 
1-0 1 
-11 1 

.names $dffe~896^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[6] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33395 
1-0 1 
-11 1 

.names $dffe~896^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[7] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33397 
1-0 1 
-11 1 

.names $dffe~896^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[8] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33399 
1-0 1 
-11 1 

.names $dffe~896^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[9] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33401 
1-0 1 
-11 1 

.names $dffe~896^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[10] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33403 
1-0 1 
-11 1 

.names $dffe~896^Q~11 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[11] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33405 
1-0 1 
-11 1 

.names $dffe~896^Q~12 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[12] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33407 
1-0 1 
-11 1 

.names $dffe~896^Q~13 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[13] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33409 
1-0 1 
-11 1 

.names $dffe~896^Q~14 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[14] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33411 
1-0 1 
-11 1 

.names $dffe~896^Q~15 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[15] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33413 
1-0 1 
-11 1 

.names $dffe~896^Q~16 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[16] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33415 
1-0 1 
-11 1 

.names $dffe~896^Q~17 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[17] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33417 
1-0 1 
-11 1 

.names $dffe~896^Q~18 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[18] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33419 
1-0 1 
-11 1 

.names $dffe~896^Q~19 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[19] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33421 
1-0 1 
-11 1 

.names $dffe~896^Q~20 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[20] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33423 
1-0 1 
-11 1 

.names $dffe~896^Q~21 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[21] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33425 
1-0 1 
-11 1 

.names $dffe~896^Q~22 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[22] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33427 
1-0 1 
-11 1 

.names $dffe~896^Q~23 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[23] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33429 
1-0 1 
-11 1 

.names $dffe~896^Q~24 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[24] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33431 
1-0 1 
-11 1 

.names $dffe~896^Q~25 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[25] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33433 
1-0 1 
-11 1 

.names $dffe~896^Q~26 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[26] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33435 
1-0 1 
-11 1 

.names $dffe~896^Q~27 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[27] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33437 
1-0 1 
-11 1 

.names $dffe~896^Q~28 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[28] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33439 
1-0 1 
-11 1 

.names $dffe~896^Q~29 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[29] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33441 
1-0 1 
-11 1 

.names $dffe~896^Q~30 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[30] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33443 
1-0 1 
-11 1 

.names $dffe~896^Q~31 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[31] \
 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33445 
1-0 1 
-11 1 

.names $dffe~897^Q~0 $dffe~896^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33447 
1-0 1 
-11 1 

.names $dffe~897^Q~1 $dffe~896^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33449 
1-0 1 
-11 1 

.names $dffe~897^Q~2 $dffe~896^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33451 
1-0 1 
-11 1 

.names $dffe~897^Q~3 $dffe~896^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33453 
1-0 1 
-11 1 

.names $dffe~897^Q~4 $dffe~896^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33455 
1-0 1 
-11 1 

.names $dffe~897^Q~5 $dffe~896^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33457 
1-0 1 
-11 1 

.names $dffe~897^Q~6 $dffe~896^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33459 
1-0 1 
-11 1 

.names $dffe~897^Q~7 $dffe~896^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33461 
1-0 1 
-11 1 

.names $dffe~897^Q~8 $dffe~896^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33463 
1-0 1 
-11 1 

.names $dffe~897^Q~9 $dffe~896^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33465 
1-0 1 
-11 1 

.names $dffe~897^Q~10 $dffe~896^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33467 
1-0 1 
-11 1 

.names $dffe~897^Q~11 $dffe~896^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33469 
1-0 1 
-11 1 

.names $dffe~897^Q~12 $dffe~896^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33471 
1-0 1 
-11 1 

.names $dffe~897^Q~13 $dffe~896^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33473 
1-0 1 
-11 1 

.names $dffe~897^Q~14 $dffe~896^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33475 
1-0 1 
-11 1 

.names $dffe~897^Q~15 $dffe~896^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33477 
1-0 1 
-11 1 

.names $dffe~897^Q~16 $dffe~896^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33479 
1-0 1 
-11 1 

.names $dffe~897^Q~17 $dffe~896^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33481 
1-0 1 
-11 1 

.names $dffe~897^Q~18 $dffe~896^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33483 
1-0 1 
-11 1 

.names $dffe~897^Q~19 $dffe~896^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33485 
1-0 1 
-11 1 

.names $dffe~897^Q~20 $dffe~896^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33487 
1-0 1 
-11 1 

.names $dffe~897^Q~21 $dffe~896^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33489 
1-0 1 
-11 1 

.names $dffe~897^Q~22 $dffe~896^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33491 
1-0 1 
-11 1 

.names $dffe~897^Q~23 $dffe~896^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33493 
1-0 1 
-11 1 

.names $dffe~897^Q~24 $dffe~896^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33495 
1-0 1 
-11 1 

.names $dffe~897^Q~25 $dffe~896^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33497 
1-0 1 
-11 1 

.names $dffe~897^Q~26 $dffe~896^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33499 
1-0 1 
-11 1 

.names $dffe~897^Q~27 $dffe~896^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33501 
1-0 1 
-11 1 

.names $dffe~897^Q~28 $dffe~896^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33503 
1-0 1 
-11 1 

.names $dffe~897^Q~29 $dffe~896^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33505 
1-0 1 
-11 1 

.names $dffe~897^Q~30 $dffe~896^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33507 
1-0 1 
-11 1 

.names $dffe~897^Q~31 $dffe~896^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33509 
1-0 1 
-11 1 

.names $dffe~1099^Q~0 $dffe~897^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33511 
1-0 1 
-11 1 

.names $dffe~1099^Q~1 $dffe~897^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33513 
1-0 1 
-11 1 

.names $dffe~1099^Q~2 $dffe~897^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33515 
1-0 1 
-11 1 

.names $dffe~1099^Q~3 $dffe~897^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33517 
1-0 1 
-11 1 

.names $dffe~1099^Q~4 $dffe~897^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33519 
1-0 1 
-11 1 

.names $dffe~1099^Q~5 $dffe~897^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33521 
1-0 1 
-11 1 

.names $dffe~1099^Q~6 $dffe~897^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33523 
1-0 1 
-11 1 

.names $dffe~1099^Q~7 $dffe~897^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33525 
1-0 1 
-11 1 

.names $dffe~1099^Q~8 $dffe~897^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33527 
1-0 1 
-11 1 

.names $dffe~1099^Q~9 $dffe~897^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33529 
1-0 1 
-11 1 

.names $dffe~1099^Q~10 $dffe~897^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33531 
1-0 1 
-11 1 

.names $dffe~1099^Q~11 $dffe~897^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33533 
1-0 1 
-11 1 

.names $dffe~1099^Q~12 $dffe~897^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33535 
1-0 1 
-11 1 

.names $dffe~1099^Q~13 $dffe~897^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33537 
1-0 1 
-11 1 

.names $dffe~1099^Q~14 $dffe~897^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33539 
1-0 1 
-11 1 

.names $dffe~1099^Q~15 $dffe~897^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33541 
1-0 1 
-11 1 

.names $dffe~1099^Q~16 $dffe~897^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33543 
1-0 1 
-11 1 

.names $dffe~1099^Q~17 $dffe~897^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33545 
1-0 1 
-11 1 

.names $dffe~1099^Q~18 $dffe~897^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33547 
1-0 1 
-11 1 

.names $dffe~1099^Q~19 $dffe~897^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33549 
1-0 1 
-11 1 

.names $dffe~1099^Q~20 $dffe~897^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33551 
1-0 1 
-11 1 

.names $dffe~1099^Q~21 $dffe~897^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33553 
1-0 1 
-11 1 

.names $dffe~1099^Q~22 $dffe~897^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33555 
1-0 1 
-11 1 

.names $dffe~1099^Q~23 $dffe~897^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33557 
1-0 1 
-11 1 

.names $dffe~1099^Q~24 $dffe~897^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33559 
1-0 1 
-11 1 

.names $dffe~1099^Q~25 $dffe~897^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33561 
1-0 1 
-11 1 

.names $dffe~1099^Q~26 $dffe~897^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33563 
1-0 1 
-11 1 

.names $dffe~1099^Q~27 $dffe~897^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33565 
1-0 1 
-11 1 

.names $dffe~1099^Q~28 $dffe~897^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33567 
1-0 1 
-11 1 

.names $dffe~1099^Q~29 $dffe~897^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33569 
1-0 1 
-11 1 

.names $dffe~1099^Q~30 $dffe~897^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33571 
1-0 1 
-11 1 

.names $dffe~1099^Q~31 $dffe~897^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33573 
1-0 1 
-11 1 

.names $dffe~1099^Q~33 $dffe~898^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33575 
1-0 1 
-11 1 

.names $dffe~1099^Q~63 $dffe~898^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33577 
1-0 1 
-11 1 

.names $dffe~1099^Q~35 $dffe~898^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33579 
1-0 1 
-11 1 

.names $dffe~1099^Q~37 $dffe~898^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33581 
1-0 1 
-11 1 

.names $dffe~1099^Q~39 $dffe~898^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33583 
1-0 1 
-11 1 

.names $dffe~1099^Q~41 $dffe~898^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33585 
1-0 1 
-11 1 

.names $dffe~1099^Q~43 $dffe~898^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33587 
1-0 1 
-11 1 

.names $dffe~1099^Q~45 $dffe~898^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33589 
1-0 1 
-11 1 

.names $dffe~1099^Q~47 $dffe~898^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33591 
1-0 1 
-11 1 

.names $dffe~1099^Q~49 $dffe~898^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33593 
1-0 1 
-11 1 

.names $dffe~1099^Q~51 $dffe~898^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33595 
1-0 1 
-11 1 

.names $dffe~1099^Q~53 $dffe~898^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33597 
1-0 1 
-11 1 

.names $dffe~1099^Q~55 $dffe~898^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33599 
1-0 1 
-11 1 

.names $dffe~1099^Q~57 $dffe~898^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33601 
1-0 1 
-11 1 

.names $dffe~1099^Q~59 $dffe~898^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33603 
1-0 1 
-11 1 

.names $dffe~1099^Q~61 $dffe~898^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33605 
1-0 1 
-11 1 

.names $dffe~1099^Q~32 $dffe~898^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33607 
1-0 1 
-11 1 

.names $dffe~1099^Q~34 $dffe~898^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33609 
1-0 1 
-11 1 

.names $dffe~1099^Q~36 $dffe~898^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33611 
1-0 1 
-11 1 

.names $dffe~1099^Q~38 $dffe~898^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33613 
1-0 1 
-11 1 

.names $dffe~1099^Q~40 $dffe~898^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33615 
1-0 1 
-11 1 

.names $dffe~1099^Q~42 $dffe~898^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33617 
1-0 1 
-11 1 

.names $dffe~1099^Q~44 $dffe~898^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33619 
1-0 1 
-11 1 

.names $dffe~1099^Q~46 $dffe~898^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33621 
1-0 1 
-11 1 

.names $dffe~1099^Q~48 $dffe~898^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33623 
1-0 1 
-11 1 

.names $dffe~1099^Q~50 $dffe~898^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33625 
1-0 1 
-11 1 

.names $dffe~1099^Q~52 $dffe~898^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33627 
1-0 1 
-11 1 

.names $dffe~1099^Q~54 $dffe~898^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33629 
1-0 1 
-11 1 

.names $dffe~1099^Q~56 $dffe~898^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33631 
1-0 1 
-11 1 

.names $dffe~1099^Q~58 $dffe~898^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33633 
1-0 1 
-11 1 

.names $dffe~1099^Q~60 $dffe~898^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33635 
1-0 1 
-11 1 

.names $dffe~1099^Q~62 $dffe~898^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33637 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-0^out~0 $dffe~929^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33639 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-1^out~0 $dffe~929^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33641 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-2^out~0 $dffe~929^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33643 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-3^out~0 $dffe~929^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33645 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-4^out~0 $dffe~929^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33647 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-5^out~0 $dffe~929^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33649 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-6^out~0 $dffe~929^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33651 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-7^out~0 $dffe~929^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33653 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-8^out~0 $dffe~929^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33655 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-9^out~0 $dffe~929^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33657 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-10^out~0 $dffe~929^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33659 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-11^out~0 $dffe~929^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33661 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-12^out~0 $dffe~929^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33663 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-13^out~0 $dffe~929^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33665 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-14^out~0 $dffe~929^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33667 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-15^out~0 $dffe~929^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33669 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-16^out~0 $dffe~929^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33671 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-17^out~0 $dffe~929^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33673 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-18^out~0 $dffe~929^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33675 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-19^out~0 $dffe~929^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33677 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-20^out~0 $dffe~929^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33679 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-21^out~0 $dffe~929^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33681 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-22^out~0 $dffe~929^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33683 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-23^out~0 $dffe~929^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33685 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-24^out~0 $dffe~929^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33687 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-25^out~0 $dffe~929^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33689 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-26^out~0 $dffe~929^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33691 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-27^out~0 $dffe~929^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33693 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-28^out~0 $dffe~929^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33695 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-29^out~0 $dffe~929^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33697 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-30^out~0 $dffe~929^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33699 
1-0 1 
-11 1 

.names single_port_ram^MEM~272-31^out~0 $dffe~929^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33701 
1-0 1 
-11 1 

.names $dffe~859^Q~0 $dffe~930^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33831 
1-0 1 
-11 1 

.names $dffe~859^Q~1 $dffe~930^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33833 
1-0 1 
-11 1 

.names $dffe~859^Q~2 $dffe~930^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33835 
1-0 1 
-11 1 

.names $dffe~859^Q~3 $dffe~930^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33837 
1-0 1 
-11 1 

.names $dffe~859^Q~4 $dffe~930^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33839 
1-0 1 
-11 1 

.names $dffe~859^Q~5 $dffe~930^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33841 
1-0 1 
-11 1 

.names $dffe~859^Q~6 $dffe~930^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33843 
1-0 1 
-11 1 

.names $dffe~859^Q~7 $dffe~930^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33845 
1-0 1 
-11 1 

.names $dffe~859^Q~8 $dffe~930^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33847 
1-0 1 
-11 1 

.names $dffe~859^Q~9 $dffe~930^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33849 
1-0 1 
-11 1 

.names $dffe~859^Q~10 $dffe~930^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33851 
1-0 1 
-11 1 

.names $dffe~859^Q~11 $dffe~930^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33853 
1-0 1 
-11 1 

.names $dffe~859^Q~12 $dffe~930^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33855 
1-0 1 
-11 1 

.names $dffe~859^Q~13 $dffe~930^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33857 
1-0 1 
-11 1 

.names $dffe~859^Q~14 $dffe~930^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33859 
1-0 1 
-11 1 

.names $dffe~859^Q~15 $dffe~930^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33861 
1-0 1 
-11 1 

.names $dffe~859^Q~16 $dffe~930^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33863 
1-0 1 
-11 1 

.names $dffe~859^Q~17 $dffe~930^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33865 
1-0 1 
-11 1 

.names $dffe~859^Q~18 $dffe~930^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33867 
1-0 1 
-11 1 

.names $dffe~859^Q~19 $dffe~930^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33869 
1-0 1 
-11 1 

.names $dffe~859^Q~20 $dffe~930^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33871 
1-0 1 
-11 1 

.names $dffe~859^Q~21 $dffe~930^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33873 
1-0 1 
-11 1 

.names $dffe~859^Q~22 $dffe~930^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33875 
1-0 1 
-11 1 

.names $dffe~859^Q~23 $dffe~930^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33877 
1-0 1 
-11 1 

.names $dffe~859^Q~24 $dffe~930^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33879 
1-0 1 
-11 1 

.names $dffe~859^Q~25 $dffe~930^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33881 
1-0 1 
-11 1 

.names $dffe~859^Q~26 $dffe~930^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33883 
1-0 1 
-11 1 

.names $dffe~859^Q~27 $dffe~930^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33885 
1-0 1 
-11 1 

.names $dffe~859^Q~28 $dffe~930^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33887 
1-0 1 
-11 1 

.names $dffe~859^Q~29 $dffe~930^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33889 
1-0 1 
-11 1 

.names $dffe~859^Q~30 $dffe~930^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33891 
1-0 1 
-11 1 

.names $dffe~859^Q~31 $dffe~930^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33893 
1-0 1 
-11 1 

.names $dffe~932^Q~0 $dffe~931^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33895 
1-0 1 
-11 1 

.names $dffe~932^Q~1 $dffe~931^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33897 
1-0 1 
-11 1 

.names $dffe~932^Q~2 $dffe~931^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33899 
1-0 1 
-11 1 

.names $dffe~932^Q~3 $dffe~931^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33901 
1-0 1 
-11 1 

.names $dffe~932^Q~4 $dffe~931^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33903 
1-0 1 
-11 1 

.names $dffe~932^Q~5 $dffe~931^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33905 
1-0 1 
-11 1 

.names $dffe~932^Q~6 $dffe~931^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33907 
1-0 1 
-11 1 

.names $dffe~932^Q~7 $dffe~931^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33909 
1-0 1 
-11 1 

.names $dffe~932^Q~8 $dffe~931^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33911 
1-0 1 
-11 1 

.names $dffe~932^Q~9 $dffe~931^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33913 
1-0 1 
-11 1 

.names $dffe~932^Q~10 $dffe~931^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33915 
1-0 1 
-11 1 

.names $dffe~932^Q~11 $dffe~931^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33917 
1-0 1 
-11 1 

.names $dffe~932^Q~12 $dffe~931^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33919 
1-0 1 
-11 1 

.names $dffe~932^Q~13 $dffe~931^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33921 
1-0 1 
-11 1 

.names $dffe~932^Q~14 $dffe~931^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33923 
1-0 1 
-11 1 

.names $dffe~932^Q~15 $dffe~931^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33925 
1-0 1 
-11 1 

.names $dffe~932^Q~16 $dffe~931^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33927 
1-0 1 
-11 1 

.names $dffe~932^Q~17 $dffe~931^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33929 
1-0 1 
-11 1 

.names $dffe~932^Q~18 $dffe~931^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33931 
1-0 1 
-11 1 

.names $dffe~932^Q~19 $dffe~931^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33933 
1-0 1 
-11 1 

.names $dffe~932^Q~20 $dffe~931^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33935 
1-0 1 
-11 1 

.names $dffe~932^Q~21 $dffe~931^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33937 
1-0 1 
-11 1 

.names $dffe~932^Q~22 $dffe~931^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33939 
1-0 1 
-11 1 

.names $dffe~932^Q~23 $dffe~931^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33941 
1-0 1 
-11 1 

.names $dffe~932^Q~24 $dffe~931^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33943 
1-0 1 
-11 1 

.names $dffe~932^Q~25 $dffe~931^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33945 
1-0 1 
-11 1 

.names $dffe~932^Q~26 $dffe~931^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33947 
1-0 1 
-11 1 

.names $dffe~932^Q~27 $dffe~931^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33949 
1-0 1 
-11 1 

.names $dffe~932^Q~28 $dffe~931^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33951 
1-0 1 
-11 1 

.names $dffe~932^Q~29 $dffe~931^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33953 
1-0 1 
-11 1 

.names $dffe~932^Q~30 $dffe~931^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33955 
1-0 1 
-11 1 

.names $dffe~932^Q~31 $dffe~931^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33957 
1-0 1 
-11 1 

.names $dffe~933^Q~0 $dffe~932^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33959 
1-0 1 
-11 1 

.names $dffe~933^Q~1 $dffe~932^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33961 
1-0 1 
-11 1 

.names $dffe~933^Q~2 $dffe~932^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33963 
1-0 1 
-11 1 

.names $dffe~933^Q~3 $dffe~932^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33965 
1-0 1 
-11 1 

.names $dffe~933^Q~4 $dffe~932^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33967 
1-0 1 
-11 1 

.names $dffe~933^Q~5 $dffe~932^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33969 
1-0 1 
-11 1 

.names $dffe~933^Q~6 $dffe~932^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33971 
1-0 1 
-11 1 

.names $dffe~933^Q~7 $dffe~932^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33973 
1-0 1 
-11 1 

.names $dffe~933^Q~8 $dffe~932^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33975 
1-0 1 
-11 1 

.names $dffe~933^Q~9 $dffe~932^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33977 
1-0 1 
-11 1 

.names $dffe~933^Q~10 $dffe~932^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33979 
1-0 1 
-11 1 

.names $dffe~933^Q~11 $dffe~932^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33981 
1-0 1 
-11 1 

.names $dffe~933^Q~12 $dffe~932^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33983 
1-0 1 
-11 1 

.names $dffe~933^Q~13 $dffe~932^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33985 
1-0 1 
-11 1 

.names $dffe~933^Q~14 $dffe~932^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33987 
1-0 1 
-11 1 

.names $dffe~933^Q~15 $dffe~932^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33989 
1-0 1 
-11 1 

.names $dffe~933^Q~16 $dffe~932^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33991 
1-0 1 
-11 1 

.names $dffe~933^Q~17 $dffe~932^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33993 
1-0 1 
-11 1 

.names $dffe~933^Q~18 $dffe~932^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33995 
1-0 1 
-11 1 

.names $dffe~933^Q~19 $dffe~932^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33997 
1-0 1 
-11 1 

.names $dffe~933^Q~20 $dffe~932^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$33999 
1-0 1 
-11 1 

.names $dffe~933^Q~21 $dffe~932^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34001 
1-0 1 
-11 1 

.names $dffe~933^Q~22 $dffe~932^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34003 
1-0 1 
-11 1 

.names $dffe~933^Q~23 $dffe~932^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34005 
1-0 1 
-11 1 

.names $dffe~933^Q~24 $dffe~932^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34007 
1-0 1 
-11 1 

.names $dffe~933^Q~25 $dffe~932^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34009 
1-0 1 
-11 1 

.names $dffe~933^Q~26 $dffe~932^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34011 
1-0 1 
-11 1 

.names $dffe~933^Q~27 $dffe~932^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34013 
1-0 1 
-11 1 

.names $dffe~933^Q~28 $dffe~932^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34015 
1-0 1 
-11 1 

.names $dffe~933^Q~29 $dffe~932^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34017 
1-0 1 
-11 1 

.names $dffe~933^Q~30 $dffe~932^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34019 
1-0 1 
-11 1 

.names $dffe~933^Q~31 $dffe~932^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34021 
1-0 1 
-11 1 

.names $dffe~934^Q~0 $dffe~933^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34023 
1-0 1 
-11 1 

.names $dffe~934^Q~1 $dffe~933^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34025 
1-0 1 
-11 1 

.names $dffe~934^Q~2 $dffe~933^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34027 
1-0 1 
-11 1 

.names $dffe~934^Q~3 $dffe~933^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34029 
1-0 1 
-11 1 

.names $dffe~934^Q~4 $dffe~933^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34031 
1-0 1 
-11 1 

.names $dffe~934^Q~5 $dffe~933^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34033 
1-0 1 
-11 1 

.names $dffe~934^Q~6 $dffe~933^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34035 
1-0 1 
-11 1 

.names $dffe~934^Q~7 $dffe~933^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34037 
1-0 1 
-11 1 

.names $dffe~934^Q~8 $dffe~933^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34039 
1-0 1 
-11 1 

.names $dffe~934^Q~9 $dffe~933^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34041 
1-0 1 
-11 1 

.names $dffe~934^Q~10 $dffe~933^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34043 
1-0 1 
-11 1 

.names $dffe~934^Q~11 $dffe~933^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34045 
1-0 1 
-11 1 

.names $dffe~934^Q~12 $dffe~933^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34047 
1-0 1 
-11 1 

.names $dffe~934^Q~13 $dffe~933^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34049 
1-0 1 
-11 1 

.names $dffe~934^Q~14 $dffe~933^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34051 
1-0 1 
-11 1 

.names $dffe~934^Q~15 $dffe~933^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34053 
1-0 1 
-11 1 

.names $dffe~934^Q~16 $dffe~933^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34055 
1-0 1 
-11 1 

.names $dffe~934^Q~17 $dffe~933^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34057 
1-0 1 
-11 1 

.names $dffe~934^Q~18 $dffe~933^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34059 
1-0 1 
-11 1 

.names $dffe~934^Q~19 $dffe~933^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34061 
1-0 1 
-11 1 

.names $dffe~934^Q~20 $dffe~933^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34063 
1-0 1 
-11 1 

.names $dffe~934^Q~21 $dffe~933^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34065 
1-0 1 
-11 1 

.names $dffe~934^Q~22 $dffe~933^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34067 
1-0 1 
-11 1 

.names $dffe~934^Q~23 $dffe~933^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34069 
1-0 1 
-11 1 

.names $dffe~934^Q~24 $dffe~933^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34071 
1-0 1 
-11 1 

.names $dffe~934^Q~25 $dffe~933^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34073 
1-0 1 
-11 1 

.names $dffe~934^Q~26 $dffe~933^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34075 
1-0 1 
-11 1 

.names $dffe~934^Q~27 $dffe~933^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34077 
1-0 1 
-11 1 

.names $dffe~934^Q~28 $dffe~933^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34079 
1-0 1 
-11 1 

.names $dffe~934^Q~29 $dffe~933^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34081 
1-0 1 
-11 1 

.names $dffe~934^Q~30 $dffe~933^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34083 
1-0 1 
-11 1 

.names $dffe~934^Q~31 $dffe~933^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34085 
1-0 1 
-11 1 

.names $dffe~935^Q~0 $dffe~934^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34087 
1-0 1 
-11 1 

.names $dffe~935^Q~1 $dffe~934^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34089 
1-0 1 
-11 1 

.names $dffe~935^Q~2 $dffe~934^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34091 
1-0 1 
-11 1 

.names $dffe~935^Q~3 $dffe~934^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34093 
1-0 1 
-11 1 

.names $dffe~935^Q~4 $dffe~934^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34095 
1-0 1 
-11 1 

.names $dffe~935^Q~5 $dffe~934^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34097 
1-0 1 
-11 1 

.names $dffe~935^Q~6 $dffe~934^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34099 
1-0 1 
-11 1 

.names $dffe~935^Q~7 $dffe~934^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34101 
1-0 1 
-11 1 

.names $dffe~935^Q~8 $dffe~934^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34103 
1-0 1 
-11 1 

.names $dffe~935^Q~9 $dffe~934^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34105 
1-0 1 
-11 1 

.names $dffe~935^Q~10 $dffe~934^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34107 
1-0 1 
-11 1 

.names $dffe~935^Q~11 $dffe~934^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34109 
1-0 1 
-11 1 

.names $dffe~935^Q~12 $dffe~934^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34111 
1-0 1 
-11 1 

.names $dffe~935^Q~13 $dffe~934^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34113 
1-0 1 
-11 1 

.names $dffe~935^Q~14 $dffe~934^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34115 
1-0 1 
-11 1 

.names $dffe~935^Q~15 $dffe~934^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34117 
1-0 1 
-11 1 

.names $dffe~935^Q~16 $dffe~934^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34119 
1-0 1 
-11 1 

.names $dffe~935^Q~17 $dffe~934^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34121 
1-0 1 
-11 1 

.names $dffe~935^Q~18 $dffe~934^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34123 
1-0 1 
-11 1 

.names $dffe~935^Q~19 $dffe~934^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34125 
1-0 1 
-11 1 

.names $dffe~935^Q~20 $dffe~934^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34127 
1-0 1 
-11 1 

.names $dffe~935^Q~21 $dffe~934^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34129 
1-0 1 
-11 1 

.names $dffe~935^Q~22 $dffe~934^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34131 
1-0 1 
-11 1 

.names $dffe~935^Q~23 $dffe~934^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34133 
1-0 1 
-11 1 

.names $dffe~935^Q~24 $dffe~934^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34135 
1-0 1 
-11 1 

.names $dffe~935^Q~25 $dffe~934^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34137 
1-0 1 
-11 1 

.names $dffe~935^Q~26 $dffe~934^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34139 
1-0 1 
-11 1 

.names $dffe~935^Q~27 $dffe~934^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34141 
1-0 1 
-11 1 

.names $dffe~935^Q~28 $dffe~934^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34143 
1-0 1 
-11 1 

.names $dffe~935^Q~29 $dffe~934^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34145 
1-0 1 
-11 1 

.names $dffe~935^Q~30 $dffe~934^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34147 
1-0 1 
-11 1 

.names $dffe~935^Q~31 $dffe~934^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34149 
1-0 1 
-11 1 

.names $dffe~936^Q~0 $dffe~935^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34151 
1-0 1 
-11 1 

.names $dffe~936^Q~1 $dffe~935^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34153 
1-0 1 
-11 1 

.names $dffe~936^Q~2 $dffe~935^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34155 
1-0 1 
-11 1 

.names $dffe~936^Q~3 $dffe~935^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34157 
1-0 1 
-11 1 

.names $dffe~936^Q~4 $dffe~935^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34159 
1-0 1 
-11 1 

.names $dffe~936^Q~5 $dffe~935^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34161 
1-0 1 
-11 1 

.names $dffe~936^Q~6 $dffe~935^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34163 
1-0 1 
-11 1 

.names $dffe~936^Q~7 $dffe~935^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34165 
1-0 1 
-11 1 

.names $dffe~936^Q~8 $dffe~935^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34167 
1-0 1 
-11 1 

.names $dffe~936^Q~9 $dffe~935^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34169 
1-0 1 
-11 1 

.names $dffe~936^Q~10 $dffe~935^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34171 
1-0 1 
-11 1 

.names $dffe~936^Q~11 $dffe~935^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34173 
1-0 1 
-11 1 

.names $dffe~936^Q~12 $dffe~935^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34175 
1-0 1 
-11 1 

.names $dffe~936^Q~13 $dffe~935^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34177 
1-0 1 
-11 1 

.names $dffe~936^Q~14 $dffe~935^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34179 
1-0 1 
-11 1 

.names $dffe~936^Q~15 $dffe~935^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34181 
1-0 1 
-11 1 

.names $dffe~936^Q~16 $dffe~935^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34183 
1-0 1 
-11 1 

.names $dffe~936^Q~17 $dffe~935^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34185 
1-0 1 
-11 1 

.names $dffe~936^Q~18 $dffe~935^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34187 
1-0 1 
-11 1 

.names $dffe~936^Q~19 $dffe~935^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34189 
1-0 1 
-11 1 

.names $dffe~936^Q~20 $dffe~935^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34191 
1-0 1 
-11 1 

.names $dffe~936^Q~21 $dffe~935^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34193 
1-0 1 
-11 1 

.names $dffe~936^Q~22 $dffe~935^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34195 
1-0 1 
-11 1 

.names $dffe~936^Q~23 $dffe~935^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34197 
1-0 1 
-11 1 

.names $dffe~936^Q~24 $dffe~935^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34199 
1-0 1 
-11 1 

.names $dffe~936^Q~25 $dffe~935^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34201 
1-0 1 
-11 1 

.names $dffe~936^Q~26 $dffe~935^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34203 
1-0 1 
-11 1 

.names $dffe~936^Q~27 $dffe~935^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34205 
1-0 1 
-11 1 

.names $dffe~936^Q~28 $dffe~935^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34207 
1-0 1 
-11 1 

.names $dffe~936^Q~29 $dffe~935^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34209 
1-0 1 
-11 1 

.names $dffe~936^Q~30 $dffe~935^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34211 
1-0 1 
-11 1 

.names $dffe~936^Q~31 $dffe~935^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34213 
1-0 1 
-11 1 

.names $dffe~937^Q~0 $dffe~936^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34215 
1-0 1 
-11 1 

.names $dffe~937^Q~1 $dffe~936^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34217 
1-0 1 
-11 1 

.names $dffe~937^Q~2 $dffe~936^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34219 
1-0 1 
-11 1 

.names $dffe~937^Q~3 $dffe~936^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34221 
1-0 1 
-11 1 

.names $dffe~937^Q~4 $dffe~936^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34223 
1-0 1 
-11 1 

.names $dffe~937^Q~5 $dffe~936^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34225 
1-0 1 
-11 1 

.names $dffe~937^Q~6 $dffe~936^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34227 
1-0 1 
-11 1 

.names $dffe~937^Q~7 $dffe~936^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34229 
1-0 1 
-11 1 

.names $dffe~937^Q~8 $dffe~936^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34231 
1-0 1 
-11 1 

.names $dffe~937^Q~9 $dffe~936^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34233 
1-0 1 
-11 1 

.names $dffe~937^Q~10 $dffe~936^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34235 
1-0 1 
-11 1 

.names $dffe~937^Q~11 $dffe~936^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34237 
1-0 1 
-11 1 

.names $dffe~937^Q~12 $dffe~936^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34239 
1-0 1 
-11 1 

.names $dffe~937^Q~13 $dffe~936^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34241 
1-0 1 
-11 1 

.names $dffe~937^Q~14 $dffe~936^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34243 
1-0 1 
-11 1 

.names $dffe~937^Q~15 $dffe~936^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34245 
1-0 1 
-11 1 

.names $dffe~937^Q~16 $dffe~936^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34247 
1-0 1 
-11 1 

.names $dffe~937^Q~17 $dffe~936^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34249 
1-0 1 
-11 1 

.names $dffe~937^Q~18 $dffe~936^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34251 
1-0 1 
-11 1 

.names $dffe~937^Q~19 $dffe~936^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34253 
1-0 1 
-11 1 

.names $dffe~937^Q~20 $dffe~936^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34255 
1-0 1 
-11 1 

.names $dffe~937^Q~21 $dffe~936^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34257 
1-0 1 
-11 1 

.names $dffe~937^Q~22 $dffe~936^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34259 
1-0 1 
-11 1 

.names $dffe~937^Q~23 $dffe~936^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34261 
1-0 1 
-11 1 

.names $dffe~937^Q~24 $dffe~936^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34263 
1-0 1 
-11 1 

.names $dffe~937^Q~25 $dffe~936^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34265 
1-0 1 
-11 1 

.names $dffe~937^Q~26 $dffe~936^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34267 
1-0 1 
-11 1 

.names $dffe~937^Q~27 $dffe~936^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34269 
1-0 1 
-11 1 

.names $dffe~937^Q~28 $dffe~936^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34271 
1-0 1 
-11 1 

.names $dffe~937^Q~29 $dffe~936^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34273 
1-0 1 
-11 1 

.names $dffe~937^Q~30 $dffe~936^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34275 
1-0 1 
-11 1 

.names $dffe~937^Q~31 $dffe~936^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34277 
1-0 1 
-11 1 

.names $dffe~938^Q~0 $dffe~937^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34279 
1-0 1 
-11 1 

.names $dffe~938^Q~1 $dffe~937^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34281 
1-0 1 
-11 1 

.names $dffe~938^Q~2 $dffe~937^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34283 
1-0 1 
-11 1 

.names $dffe~938^Q~3 $dffe~937^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34285 
1-0 1 
-11 1 

.names $dffe~938^Q~4 $dffe~937^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34287 
1-0 1 
-11 1 

.names $dffe~938^Q~5 $dffe~937^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34289 
1-0 1 
-11 1 

.names $dffe~938^Q~6 $dffe~937^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34291 
1-0 1 
-11 1 

.names $dffe~938^Q~7 $dffe~937^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34293 
1-0 1 
-11 1 

.names $dffe~938^Q~8 $dffe~937^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34295 
1-0 1 
-11 1 

.names $dffe~938^Q~9 $dffe~937^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34297 
1-0 1 
-11 1 

.names $dffe~938^Q~10 $dffe~937^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34299 
1-0 1 
-11 1 

.names $dffe~938^Q~11 $dffe~937^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34301 
1-0 1 
-11 1 

.names $dffe~938^Q~12 $dffe~937^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34303 
1-0 1 
-11 1 

.names $dffe~938^Q~13 $dffe~937^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34305 
1-0 1 
-11 1 

.names $dffe~938^Q~14 $dffe~937^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34307 
1-0 1 
-11 1 

.names $dffe~938^Q~15 $dffe~937^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34309 
1-0 1 
-11 1 

.names $dffe~938^Q~16 $dffe~937^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34311 
1-0 1 
-11 1 

.names $dffe~938^Q~17 $dffe~937^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34313 
1-0 1 
-11 1 

.names $dffe~938^Q~18 $dffe~937^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34315 
1-0 1 
-11 1 

.names $dffe~938^Q~19 $dffe~937^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34317 
1-0 1 
-11 1 

.names $dffe~938^Q~20 $dffe~937^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34319 
1-0 1 
-11 1 

.names $dffe~938^Q~21 $dffe~937^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34321 
1-0 1 
-11 1 

.names $dffe~938^Q~22 $dffe~937^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34323 
1-0 1 
-11 1 

.names $dffe~938^Q~23 $dffe~937^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34325 
1-0 1 
-11 1 

.names $dffe~938^Q~24 $dffe~937^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34327 
1-0 1 
-11 1 

.names $dffe~938^Q~25 $dffe~937^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34329 
1-0 1 
-11 1 

.names $dffe~938^Q~26 $dffe~937^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34331 
1-0 1 
-11 1 

.names $dffe~938^Q~27 $dffe~937^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34333 
1-0 1 
-11 1 

.names $dffe~938^Q~28 $dffe~937^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34335 
1-0 1 
-11 1 

.names $dffe~938^Q~29 $dffe~937^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34337 
1-0 1 
-11 1 

.names $dffe~938^Q~30 $dffe~937^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34339 
1-0 1 
-11 1 

.names $dffe~938^Q~31 $dffe~937^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34341 
1-0 1 
-11 1 

.names $dffe~861^Q~0 $dffe~938^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34343 
1-0 1 
-11 1 

.names $dffe~861^Q~1 $dffe~938^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34345 
1-0 1 
-11 1 

.names $dffe~861^Q~2 $dffe~938^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34347 
1-0 1 
-11 1 

.names $dffe~861^Q~3 $dffe~938^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34349 
1-0 1 
-11 1 

.names $dffe~861^Q~4 $dffe~938^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34351 
1-0 1 
-11 1 

.names $dffe~861^Q~5 $dffe~938^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34353 
1-0 1 
-11 1 

.names $dffe~861^Q~6 $dffe~938^Q~6 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34355 
1-0 1 
-11 1 

.names $dffe~861^Q~7 $dffe~938^Q~7 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34357 
1-0 1 
-11 1 

.names $dffe~861^Q~8 $dffe~938^Q~8 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34359 
1-0 1 
-11 1 

.names $dffe~861^Q~9 $dffe~938^Q~9 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34361 
1-0 1 
-11 1 

.names $dffe~861^Q~10 $dffe~938^Q~10 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34363 
1-0 1 
-11 1 

.names $dffe~861^Q~11 $dffe~938^Q~11 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34365 
1-0 1 
-11 1 

.names $dffe~861^Q~12 $dffe~938^Q~12 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34367 
1-0 1 
-11 1 

.names $dffe~861^Q~13 $dffe~938^Q~13 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34369 
1-0 1 
-11 1 

.names $dffe~861^Q~14 $dffe~938^Q~14 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34371 
1-0 1 
-11 1 

.names $dffe~861^Q~15 $dffe~938^Q~15 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34373 
1-0 1 
-11 1 

.names $dffe~861^Q~16 $dffe~938^Q~16 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34375 
1-0 1 
-11 1 

.names $dffe~861^Q~17 $dffe~938^Q~17 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34377 
1-0 1 
-11 1 

.names $dffe~861^Q~18 $dffe~938^Q~18 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34379 
1-0 1 
-11 1 

.names $dffe~861^Q~19 $dffe~938^Q~19 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34381 
1-0 1 
-11 1 

.names $dffe~861^Q~20 $dffe~938^Q~20 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34383 
1-0 1 
-11 1 

.names $dffe~861^Q~21 $dffe~938^Q~21 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34385 
1-0 1 
-11 1 

.names $dffe~861^Q~22 $dffe~938^Q~22 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34387 
1-0 1 
-11 1 

.names $dffe~861^Q~23 $dffe~938^Q~23 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34389 
1-0 1 
-11 1 

.names $dffe~861^Q~24 $dffe~938^Q~24 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34391 
1-0 1 
-11 1 

.names $dffe~861^Q~25 $dffe~938^Q~25 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34393 
1-0 1 
-11 1 

.names $dffe~861^Q~26 $dffe~938^Q~26 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34395 
1-0 1 
-11 1 

.names $dffe~861^Q~27 $dffe~938^Q~27 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34397 
1-0 1 
-11 1 

.names $dffe~861^Q~28 $dffe~938^Q~28 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34399 
1-0 1 
-11 1 

.names $dffe~861^Q~29 $dffe~938^Q~29 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34401 
1-0 1 
-11 1 

.names $dffe~861^Q~30 $dffe~938^Q~30 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34403 
1-0 1 
-11 1 

.names $dffe~861^Q~31 $dffe~938^Q~31 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34405 
1-0 1 
-11 1 

.names $dffe~940^Q~0 $dffe~939^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34407 
1-0 1 
-11 1 

.names $dffe~941^Q~0 $dffe~940^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34409 
1-0 1 
-11 1 

.names $dffe~942^Q~0 $dffe~941^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34411 
1-0 1 
-11 1 

.names $dffe~943^Q~0 $dffe~942^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34413 
1-0 1 
-11 1 

.names $dffe~944^Q~0 $dffe~943^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34415 
1-0 1 
-11 1 

.names $dffe~945^Q~0 $dffe~944^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34417 
1-0 1 
-11 1 

.names $dffe~946^Q~0 $dffe~945^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34419 
1-0 1 
-11 1 

.names $dffe~947^Q~0 $dffe~946^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34421 
1-0 1 
-11 1 

.names $dffe~863^Q~0 $dffe~947^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34423 
1-0 1 
-11 1 

.names $dffe~949^Q~0 $dffe~948^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34425 
1-0 1 
-11 1 

.names $dffe~950^Q~0 $dffe~949^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34427 
1-0 1 
-11 1 

.names $dffe~951^Q~0 $dffe~950^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34429 
1-0 1 
-11 1 

.names $dffe~952^Q~0 $dffe~951^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34431 
1-0 1 
-11 1 

.names $dffe~953^Q~0 $dffe~952^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34433 
1-0 1 
-11 1 

.names $dffe~954^Q~0 $dffe~953^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34435 
1-0 1 
-11 1 

.names $dffe~955^Q~0 $dffe~954^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34437 
1-0 1 
-11 1 

.names $dffe~956^Q~0 $dffe~955^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34439 
1-0 1 
-11 1 

.names $dffe~865^Q~0 $dffe~956^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34441 
1-0 1 
-11 1 

.names $dffe~966^Q~0 $dffe~965^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34443 
1-0 1 
-11 1 

.names $dffe~966^Q~1 $dffe~965^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34445 
1-0 1 
-11 1 

.names $dffe~966^Q~2 $dffe~965^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34447 
1-0 1 
-11 1 

.names $dffe~966^Q~3 $dffe~965^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34449 
1-0 1 
-11 1 

.names $dffe~966^Q~4 $dffe~965^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34451 
1-0 1 
-11 1 

.names $dffe~966^Q~5 $dffe~965^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34453 
1-0 1 
-11 1 

.names $dffe~967^Q~0 $dffe~966^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34455 
1-0 1 
-11 1 

.names $dffe~967^Q~1 $dffe~966^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34457 
1-0 1 
-11 1 

.names $dffe~967^Q~2 $dffe~966^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34459 
1-0 1 
-11 1 

.names $dffe~967^Q~3 $dffe~966^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34461 
1-0 1 
-11 1 

.names $dffe~967^Q~4 $dffe~966^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34463 
1-0 1 
-11 1 

.names $dffe~967^Q~5 $dffe~966^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34465 
1-0 1 
-11 1 

.names $dffe~968^Q~0 $dffe~967^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34467 
1-0 1 
-11 1 

.names $dffe~968^Q~1 $dffe~967^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34469 
1-0 1 
-11 1 

.names $dffe~968^Q~2 $dffe~967^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34471 
1-0 1 
-11 1 

.names $dffe~968^Q~3 $dffe~967^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34473 
1-0 1 
-11 1 

.names $dffe~968^Q~4 $dffe~967^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34475 
1-0 1 
-11 1 

.names $dffe~968^Q~5 $dffe~967^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34477 
1-0 1 
-11 1 

.names $dffe~969^Q~0 $dffe~968^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34479 
1-0 1 
-11 1 

.names $dffe~969^Q~1 $dffe~968^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34481 
1-0 1 
-11 1 

.names $dffe~969^Q~2 $dffe~968^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34483 
1-0 1 
-11 1 

.names $dffe~969^Q~3 $dffe~968^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34485 
1-0 1 
-11 1 

.names $dffe~969^Q~4 $dffe~968^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34487 
1-0 1 
-11 1 

.names $dffe~969^Q~5 $dffe~968^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34489 
1-0 1 
-11 1 

.names $dffe~970^Q~0 $dffe~969^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34491 
1-0 1 
-11 1 

.names $dffe~970^Q~1 $dffe~969^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34493 
1-0 1 
-11 1 

.names $dffe~970^Q~2 $dffe~969^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34495 
1-0 1 
-11 1 

.names $dffe~970^Q~3 $dffe~969^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34497 
1-0 1 
-11 1 

.names $dffe~970^Q~4 $dffe~969^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34499 
1-0 1 
-11 1 

.names $dffe~970^Q~5 $dffe~969^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34501 
1-0 1 
-11 1 

.names $dffe~971^Q~0 $dffe~970^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34503 
1-0 1 
-11 1 

.names $dffe~971^Q~1 $dffe~970^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34505 
1-0 1 
-11 1 

.names $dffe~971^Q~2 $dffe~970^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34507 
1-0 1 
-11 1 

.names $dffe~971^Q~3 $dffe~970^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34509 
1-0 1 
-11 1 

.names $dffe~971^Q~4 $dffe~970^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34511 
1-0 1 
-11 1 

.names $dffe~971^Q~5 $dffe~970^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34513 
1-0 1 
-11 1 

.names $dffe~972^Q~0 $dffe~971^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34515 
1-0 1 
-11 1 

.names $dffe~972^Q~1 $dffe~971^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34517 
1-0 1 
-11 1 

.names $dffe~972^Q~2 $dffe~971^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34519 
1-0 1 
-11 1 

.names $dffe~972^Q~3 $dffe~971^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34521 
1-0 1 
-11 1 

.names $dffe~972^Q~4 $dffe~971^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34523 
1-0 1 
-11 1 

.names $dffe~972^Q~5 $dffe~971^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34525 
1-0 1 
-11 1 

.names $dffe~868^Q~0 $dffe~972^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34527 
1-0 1 
-11 1 

.names $dffe~868^Q~1 $dffe~972^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34529 
1-0 1 
-11 1 

.names $dffe~868^Q~2 $dffe~972^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34531 
1-0 1 
-11 1 

.names $dffe~868^Q~3 $dffe~972^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34533 
1-0 1 
-11 1 

.names $dffe~868^Q~4 $dffe~972^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34535 
1-0 1 
-11 1 

.names $dffe~868^Q~5 $dffe~972^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34537 
1-0 1 
-11 1 

.names $dffe~974^Q~0 $dffe~973^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34539 
1-0 1 
-11 1 

.names $dffe~975^Q~0 $dffe~974^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34541 
1-0 1 
-11 1 

.names $dffe~976^Q~0 $dffe~975^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34543 
1-0 1 
-11 1 

.names $dffe~977^Q~0 $dffe~976^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34545 
1-0 1 
-11 1 

.names $dffe~978^Q~0 $dffe~977^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34547 
1-0 1 
-11 1 

.names $dffe~979^Q~0 $dffe~978^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34549 
1-0 1 
-11 1 

.names $dffe~980^Q~0 $dffe~979^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34551 
1-0 1 
-11 1 

.names $dffe~981^Q~0 $dffe~980^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34553 
1-0 1 
-11 1 

.names $dffe~870^Q~0 $dffe~981^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34555 
1-0 1 
-11 1 

.names $dffe~983^Q~0 $dffe~982^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34557 
1-0 1 
-11 1 

.names $dffe~983^Q~1 $dffe~982^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34559 
1-0 1 
-11 1 

.names $dffe~983^Q~2 $dffe~982^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34561 
1-0 1 
-11 1 

.names $dffe~983^Q~3 $dffe~982^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34563 
1-0 1 
-11 1 

.names $dffe~983^Q~4 $dffe~982^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34565 
1-0 1 
-11 1 

.names $dffe~983^Q~5 $dffe~982^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34567 
1-0 1 
-11 1 

.names $dffe~984^Q~0 $dffe~983^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34569 
1-0 1 
-11 1 

.names $dffe~984^Q~1 $dffe~983^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34571 
1-0 1 
-11 1 

.names $dffe~984^Q~2 $dffe~983^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34573 
1-0 1 
-11 1 

.names $dffe~984^Q~3 $dffe~983^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34575 
1-0 1 
-11 1 

.names $dffe~984^Q~4 $dffe~983^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34577 
1-0 1 
-11 1 

.names $dffe~984^Q~5 $dffe~983^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34579 
1-0 1 
-11 1 

.names $dffe~985^Q~0 $dffe~984^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34581 
1-0 1 
-11 1 

.names $dffe~985^Q~1 $dffe~984^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34583 
1-0 1 
-11 1 

.names $dffe~985^Q~2 $dffe~984^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34585 
1-0 1 
-11 1 

.names $dffe~985^Q~3 $dffe~984^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34587 
1-0 1 
-11 1 

.names $dffe~985^Q~4 $dffe~984^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34589 
1-0 1 
-11 1 

.names $dffe~985^Q~5 $dffe~984^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34591 
1-0 1 
-11 1 

.names $dffe~986^Q~0 $dffe~985^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34593 
1-0 1 
-11 1 

.names $dffe~986^Q~1 $dffe~985^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34595 
1-0 1 
-11 1 

.names $dffe~986^Q~2 $dffe~985^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34597 
1-0 1 
-11 1 

.names $dffe~986^Q~3 $dffe~985^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34599 
1-0 1 
-11 1 

.names $dffe~986^Q~4 $dffe~985^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34601 
1-0 1 
-11 1 

.names $dffe~986^Q~5 $dffe~985^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34603 
1-0 1 
-11 1 

.names $dffe~987^Q~0 $dffe~986^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34605 
1-0 1 
-11 1 

.names $dffe~987^Q~1 $dffe~986^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34607 
1-0 1 
-11 1 

.names $dffe~987^Q~2 $dffe~986^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34609 
1-0 1 
-11 1 

.names $dffe~987^Q~3 $dffe~986^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34611 
1-0 1 
-11 1 

.names $dffe~987^Q~4 $dffe~986^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34613 
1-0 1 
-11 1 

.names $dffe~987^Q~5 $dffe~986^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34615 
1-0 1 
-11 1 

.names $dffe~988^Q~0 $dffe~987^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34617 
1-0 1 
-11 1 

.names $dffe~988^Q~1 $dffe~987^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34619 
1-0 1 
-11 1 

.names $dffe~988^Q~2 $dffe~987^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34621 
1-0 1 
-11 1 

.names $dffe~988^Q~3 $dffe~987^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34623 
1-0 1 
-11 1 

.names $dffe~988^Q~4 $dffe~987^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34625 
1-0 1 
-11 1 

.names $dffe~988^Q~5 $dffe~987^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34627 
1-0 1 
-11 1 

.names $dffe~989^Q~0 $dffe~988^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34629 
1-0 1 
-11 1 

.names $dffe~989^Q~1 $dffe~988^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34631 
1-0 1 
-11 1 

.names $dffe~989^Q~2 $dffe~988^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34633 
1-0 1 
-11 1 

.names $dffe~989^Q~3 $dffe~988^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34635 
1-0 1 
-11 1 

.names $dffe~989^Q~4 $dffe~988^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34637 
1-0 1 
-11 1 

.names $dffe~989^Q~5 $dffe~988^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34639 
1-0 1 
-11 1 

.names $dffe~990^Q~0 $dffe~989^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34641 
1-0 1 
-11 1 

.names $dffe~990^Q~1 $dffe~989^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34643 
1-0 1 
-11 1 

.names $dffe~990^Q~2 $dffe~989^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34645 
1-0 1 
-11 1 

.names $dffe~990^Q~3 $dffe~989^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34647 
1-0 1 
-11 1 

.names $dffe~990^Q~4 $dffe~989^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34649 
1-0 1 
-11 1 

.names $dffe~990^Q~5 $dffe~989^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34651 
1-0 1 
-11 1 

.names $dffe~872^Q~0 $dffe~990^Q~0 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34653 
1-0 1 
-11 1 

.names $dffe~872^Q~1 $dffe~990^Q~1 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34655 
1-0 1 
-11 1 

.names $dffe~872^Q~2 $dffe~990^Q~2 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34657 
1-0 1 
-11 1 

.names $dffe~872^Q~3 $dffe~990^Q~3 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34659 
1-0 1 
-11 1 

.names $dffe~872^Q~4 $dffe~990^Q~4 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34661 
1-0 1 
-11 1 

.names $dffe~872^Q~5 $dffe~990^Q~5 $or~1047^Y~0 $auto$rtlil.cc:3203:MuxGate$34663 
1-0 1 
-11 1 

.names $dffe~1241^Q~0 $dffe~1359^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35443 
1-0 1 
-11 1 

.names $dffe~1241^Q~1 $dffe~1359^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35445 
1-0 1 
-11 1 

.names $dffe~1241^Q~2 $dffe~1359^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35447 
1-0 1 
-11 1 

.names $dffe~1241^Q~3 $dffe~1359^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35449 
1-0 1 
-11 1 

.names $dffe~1241^Q~4 $dffe~1359^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35451 
1-0 1 
-11 1 

.names $dffe~1241^Q~5 $dffe~1359^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35453 
1-0 1 
-11 1 

.names $dffe~1359^Q~0 $dffe~1358^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35455 
1-0 1 
-11 1 

.names $dffe~1359^Q~1 $dffe~1358^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35457 
1-0 1 
-11 1 

.names $dffe~1359^Q~2 $dffe~1358^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35459 
1-0 1 
-11 1 

.names $dffe~1359^Q~3 $dffe~1358^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35461 
1-0 1 
-11 1 

.names $dffe~1359^Q~4 $dffe~1358^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35463 
1-0 1 
-11 1 

.names $dffe~1359^Q~5 $dffe~1358^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35465 
1-0 1 
-11 1 

.names $dffe~1358^Q~0 $dffe~1357^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35467 
1-0 1 
-11 1 

.names $dffe~1358^Q~1 $dffe~1357^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35469 
1-0 1 
-11 1 

.names $dffe~1358^Q~2 $dffe~1357^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35471 
1-0 1 
-11 1 

.names $dffe~1358^Q~3 $dffe~1357^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35473 
1-0 1 
-11 1 

.names $dffe~1358^Q~4 $dffe~1357^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35475 
1-0 1 
-11 1 

.names $dffe~1358^Q~5 $dffe~1357^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35477 
1-0 1 
-11 1 

.names $dffe~1357^Q~0 $dffe~1356^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35479 
1-0 1 
-11 1 

.names $dffe~1357^Q~1 $dffe~1356^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35481 
1-0 1 
-11 1 

.names $dffe~1357^Q~2 $dffe~1356^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35483 
1-0 1 
-11 1 

.names $dffe~1357^Q~3 $dffe~1356^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35485 
1-0 1 
-11 1 

.names $dffe~1357^Q~4 $dffe~1356^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35487 
1-0 1 
-11 1 

.names $dffe~1357^Q~5 $dffe~1356^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35489 
1-0 1 
-11 1 

.names $dffe~1356^Q~0 $dffe~1355^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35491 
1-0 1 
-11 1 

.names $dffe~1356^Q~1 $dffe~1355^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35493 
1-0 1 
-11 1 

.names $dffe~1356^Q~2 $dffe~1355^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35495 
1-0 1 
-11 1 

.names $dffe~1356^Q~3 $dffe~1355^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35497 
1-0 1 
-11 1 

.names $dffe~1356^Q~4 $dffe~1355^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35499 
1-0 1 
-11 1 

.names $dffe~1356^Q~5 $dffe~1355^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35501 
1-0 1 
-11 1 

.names $dffe~1355^Q~0 $dffe~1354^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35503 
1-0 1 
-11 1 

.names $dffe~1355^Q~1 $dffe~1354^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35505 
1-0 1 
-11 1 

.names $dffe~1355^Q~2 $dffe~1354^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35507 
1-0 1 
-11 1 

.names $dffe~1355^Q~3 $dffe~1354^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35509 
1-0 1 
-11 1 

.names $dffe~1355^Q~4 $dffe~1354^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35511 
1-0 1 
-11 1 

.names $dffe~1355^Q~5 $dffe~1354^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35513 
1-0 1 
-11 1 

.names $dffe~1354^Q~0 $dffe~1353^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35515 
1-0 1 
-11 1 

.names $dffe~1354^Q~1 $dffe~1353^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35517 
1-0 1 
-11 1 

.names $dffe~1354^Q~2 $dffe~1353^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35519 
1-0 1 
-11 1 

.names $dffe~1354^Q~3 $dffe~1353^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35521 
1-0 1 
-11 1 

.names $dffe~1354^Q~4 $dffe~1353^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35523 
1-0 1 
-11 1 

.names $dffe~1354^Q~5 $dffe~1353^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35525 
1-0 1 
-11 1 

.names $dffe~1353^Q~0 $dffe~1352^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35527 
1-0 1 
-11 1 

.names $dffe~1353^Q~1 $dffe~1352^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35529 
1-0 1 
-11 1 

.names $dffe~1353^Q~2 $dffe~1352^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35531 
1-0 1 
-11 1 

.names $dffe~1353^Q~3 $dffe~1352^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35533 
1-0 1 
-11 1 

.names $dffe~1353^Q~4 $dffe~1352^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35535 
1-0 1 
-11 1 

.names $dffe~1353^Q~5 $dffe~1352^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35537 
1-0 1 
-11 1 

.names $dffe~1352^Q~0 $dffe~1351^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35539 
1-0 1 
-11 1 

.names $dffe~1352^Q~1 $dffe~1351^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35541 
1-0 1 
-11 1 

.names $dffe~1352^Q~2 $dffe~1351^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35543 
1-0 1 
-11 1 

.names $dffe~1352^Q~3 $dffe~1351^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35545 
1-0 1 
-11 1 

.names $dffe~1352^Q~4 $dffe~1351^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35547 
1-0 1 
-11 1 

.names $dffe~1352^Q~5 $dffe~1351^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35549 
1-0 1 
-11 1 

.names $dffe~1237^Q~0 $dffe~1341^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35575 
1-0 1 
-11 1 

.names $dffe~1237^Q~1 $dffe~1341^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35577 
1-0 1 
-11 1 

.names $dffe~1237^Q~2 $dffe~1341^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35579 
1-0 1 
-11 1 

.names $dffe~1237^Q~3 $dffe~1341^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35581 
1-0 1 
-11 1 

.names $dffe~1237^Q~4 $dffe~1341^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35583 
1-0 1 
-11 1 

.names $dffe~1237^Q~5 $dffe~1341^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35585 
1-0 1 
-11 1 

.names $dffe~1341^Q~0 $dffe~1340^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35587 
1-0 1 
-11 1 

.names $dffe~1341^Q~1 $dffe~1340^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35589 
1-0 1 
-11 1 

.names $dffe~1341^Q~2 $dffe~1340^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35591 
1-0 1 
-11 1 

.names $dffe~1341^Q~3 $dffe~1340^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35593 
1-0 1 
-11 1 

.names $dffe~1341^Q~4 $dffe~1340^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35595 
1-0 1 
-11 1 

.names $dffe~1341^Q~5 $dffe~1340^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35597 
1-0 1 
-11 1 

.names $dffe~1340^Q~0 $dffe~1339^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35599 
1-0 1 
-11 1 

.names $dffe~1340^Q~1 $dffe~1339^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35601 
1-0 1 
-11 1 

.names $dffe~1340^Q~2 $dffe~1339^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35603 
1-0 1 
-11 1 

.names $dffe~1340^Q~3 $dffe~1339^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35605 
1-0 1 
-11 1 

.names $dffe~1340^Q~4 $dffe~1339^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35607 
1-0 1 
-11 1 

.names $dffe~1340^Q~5 $dffe~1339^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35609 
1-0 1 
-11 1 

.names $dffe~1339^Q~0 $dffe~1338^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35611 
1-0 1 
-11 1 

.names $dffe~1339^Q~1 $dffe~1338^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35613 
1-0 1 
-11 1 

.names $dffe~1339^Q~2 $dffe~1338^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35615 
1-0 1 
-11 1 

.names $dffe~1339^Q~3 $dffe~1338^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35617 
1-0 1 
-11 1 

.names $dffe~1339^Q~4 $dffe~1338^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35619 
1-0 1 
-11 1 

.names $dffe~1339^Q~5 $dffe~1338^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35621 
1-0 1 
-11 1 

.names $dffe~1338^Q~0 $dffe~1337^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35623 
1-0 1 
-11 1 

.names $dffe~1338^Q~1 $dffe~1337^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35625 
1-0 1 
-11 1 

.names $dffe~1338^Q~2 $dffe~1337^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35627 
1-0 1 
-11 1 

.names $dffe~1338^Q~3 $dffe~1337^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35629 
1-0 1 
-11 1 

.names $dffe~1338^Q~4 $dffe~1337^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35631 
1-0 1 
-11 1 

.names $dffe~1338^Q~5 $dffe~1337^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35633 
1-0 1 
-11 1 

.names $dffe~1337^Q~0 $dffe~1336^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35635 
1-0 1 
-11 1 

.names $dffe~1337^Q~1 $dffe~1336^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35637 
1-0 1 
-11 1 

.names $dffe~1337^Q~2 $dffe~1336^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35639 
1-0 1 
-11 1 

.names $dffe~1337^Q~3 $dffe~1336^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35641 
1-0 1 
-11 1 

.names $dffe~1337^Q~4 $dffe~1336^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35643 
1-0 1 
-11 1 

.names $dffe~1337^Q~5 $dffe~1336^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35645 
1-0 1 
-11 1 

.names $dffe~1336^Q~0 $dffe~1335^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35647 
1-0 1 
-11 1 

.names $dffe~1336^Q~1 $dffe~1335^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35649 
1-0 1 
-11 1 

.names $dffe~1336^Q~2 $dffe~1335^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35651 
1-0 1 
-11 1 

.names $dffe~1336^Q~3 $dffe~1335^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35653 
1-0 1 
-11 1 

.names $dffe~1336^Q~4 $dffe~1335^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35655 
1-0 1 
-11 1 

.names $dffe~1336^Q~5 $dffe~1335^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35657 
1-0 1 
-11 1 

.names $dffe~1335^Q~0 $dffe~1334^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35659 
1-0 1 
-11 1 

.names $dffe~1335^Q~1 $dffe~1334^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35661 
1-0 1 
-11 1 

.names $dffe~1335^Q~2 $dffe~1334^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35663 
1-0 1 
-11 1 

.names $dffe~1335^Q~3 $dffe~1334^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35665 
1-0 1 
-11 1 

.names $dffe~1335^Q~4 $dffe~1334^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35667 
1-0 1 
-11 1 

.names $dffe~1335^Q~5 $dffe~1334^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35669 
1-0 1 
-11 1 

.names $dffe~1243^Q~0 $dffe~1368^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35683 
1-0 1 
-11 1 

.names $dffe~1368^Q~0 $dffe~1367^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35685 
1-0 1 
-11 1 

.names $dffe~1367^Q~0 $dffe~1366^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35687 
1-0 1 
-11 1 

.names $dffe~1366^Q~0 $dffe~1365^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35689 
1-0 1 
-11 1 

.names $dffe~1365^Q~0 $dffe~1364^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35691 
1-0 1 
-11 1 

.names $dffe~1364^Q~0 $dffe~1363^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35693 
1-0 1 
-11 1 

.names $dffe~1363^Q~0 $dffe~1362^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35695 
1-0 1 
-11 1 

.names $dffe~1362^Q~0 $dffe~1361^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35697 
1-0 1 
-11 1 

.names $dffe~1361^Q~0 $dffe~1360^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35699 
1-0 1 
-11 1 

.names $dffe~1236^Q~0 $dffe~1333^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35741 
1-0 1 
-11 1 

.names $dffe~1333^Q~0 $dffe~1332^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35743 
1-0 1 
-11 1 

.names $dffe~1332^Q~0 $dffe~1331^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35745 
1-0 1 
-11 1 

.names $dffe~1331^Q~0 $dffe~1330^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35747 
1-0 1 
-11 1 

.names $dffe~1330^Q~0 $dffe~1329^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35749 
1-0 1 
-11 1 

.names $dffe~1329^Q~0 $dffe~1328^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35751 
1-0 1 
-11 1 

.names $dffe~1328^Q~0 $dffe~1327^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35753 
1-0 1 
-11 1 

.names $dffe~1327^Q~0 $dffe~1326^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35755 
1-0 1 
-11 1 

.names $dffe~1326^Q~0 $dffe~1369^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35757 
1-0 1 
-11 1 

.names $mux~1463^Y~0 $dffe~1246^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35759 
1-0 1 
-11 1 

.names $mux~1463^Y~1 $dffe~1246^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35761 
1-0 1 
-11 1 

.names $mux~1463^Y~2 $dffe~1246^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35763 
1-0 1 
-11 1 

.names $mux~1463^Y~3 $dffe~1246^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35765 
1-0 1 
-11 1 

.names $mux~1463^Y~4 $dffe~1246^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35767 
1-0 1 
-11 1 

.names $mux~1463^Y~5 $dffe~1246^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35769 
1-0 1 
-11 1 

.names $mux~1463^Y~6 $dffe~1246^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35771 
1-0 1 
-11 1 

.names $mux~1463^Y~7 $dffe~1246^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35773 
1-0 1 
-11 1 

.names $mux~1463^Y~8 $dffe~1246^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35775 
1-0 1 
-11 1 

.names $mux~1463^Y~9 $dffe~1246^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35777 
1-0 1 
-11 1 

.names $mux~1463^Y~10 $dffe~1246^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35779 
1-0 1 
-11 1 

.names $mux~1463^Y~11 $dffe~1246^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35781 
1-0 1 
-11 1 

.names $mux~1463^Y~12 $dffe~1246^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35783 
1-0 1 
-11 1 

.names $mux~1463^Y~13 $dffe~1246^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35785 
1-0 1 
-11 1 

.names $mux~1463^Y~14 $dffe~1246^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35787 
1-0 1 
-11 1 

.names $mux~1463^Y~15 $dffe~1246^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35789 
1-0 1 
-11 1 

.names $mux~1463^Y~16 $dffe~1246^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35791 
1-0 1 
-11 1 

.names $mux~1463^Y~17 $dffe~1246^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35793 
1-0 1 
-11 1 

.names $mux~1463^Y~18 $dffe~1246^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35795 
1-0 1 
-11 1 

.names $mux~1463^Y~19 $dffe~1246^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35797 
1-0 1 
-11 1 

.names $mux~1463^Y~20 $dffe~1246^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35799 
1-0 1 
-11 1 

.names $mux~1463^Y~21 $dffe~1246^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35801 
1-0 1 
-11 1 

.names $mux~1463^Y~22 $dffe~1246^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35803 
1-0 1 
-11 1 

.names $mux~1463^Y~23 $dffe~1246^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35805 
1-0 1 
-11 1 

.names $mux~1463^Y~24 $dffe~1246^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35807 
1-0 1 
-11 1 

.names $mux~1463^Y~25 $dffe~1246^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35809 
1-0 1 
-11 1 

.names $mux~1463^Y~26 $dffe~1246^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35811 
1-0 1 
-11 1 

.names $mux~1463^Y~27 $dffe~1246^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35813 
1-0 1 
-11 1 

.names $mux~1463^Y~28 $dffe~1246^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35815 
1-0 1 
-11 1 

.names $mux~1463^Y~29 $dffe~1246^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35817 
1-0 1 
-11 1 

.names $mux~1463^Y~30 $dffe~1246^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35819 
1-0 1 
-11 1 

.names $mux~1463^Y~31 $dffe~1246^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35821 
1-0 1 
-11 1 

.names $mux~1462^Y~0 $dffe~1247^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35823 
1-0 1 
-11 1 

.names $mux~1462^Y~1 $dffe~1247^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35825 
1-0 1 
-11 1 

.names $mux~1462^Y~2 $dffe~1247^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35827 
1-0 1 
-11 1 

.names $mux~1462^Y~3 $dffe~1247^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35829 
1-0 1 
-11 1 

.names $mux~1462^Y~4 $dffe~1247^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35831 
1-0 1 
-11 1 

.names $mux~1462^Y~5 $dffe~1247^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35833 
1-0 1 
-11 1 

.names $mux~1462^Y~6 $dffe~1247^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35835 
1-0 1 
-11 1 

.names $mux~1462^Y~7 $dffe~1247^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35837 
1-0 1 
-11 1 

.names $mux~1462^Y~8 $dffe~1247^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35839 
1-0 1 
-11 1 

.names $mux~1462^Y~9 $dffe~1247^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35841 
1-0 1 
-11 1 

.names $mux~1462^Y~10 $dffe~1247^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35843 
1-0 1 
-11 1 

.names $mux~1462^Y~11 $dffe~1247^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35845 
1-0 1 
-11 1 

.names $mux~1462^Y~12 $dffe~1247^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35847 
1-0 1 
-11 1 

.names $mux~1462^Y~13 $dffe~1247^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35849 
1-0 1 
-11 1 

.names $mux~1462^Y~14 $dffe~1247^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35851 
1-0 1 
-11 1 

.names $mux~1462^Y~15 $dffe~1247^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35853 
1-0 1 
-11 1 

.names $mux~1462^Y~16 $dffe~1247^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35855 
1-0 1 
-11 1 

.names $mux~1462^Y~17 $dffe~1247^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35857 
1-0 1 
-11 1 

.names $mux~1462^Y~18 $dffe~1247^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35859 
1-0 1 
-11 1 

.names $mux~1462^Y~19 $dffe~1247^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35861 
1-0 1 
-11 1 

.names $mux~1462^Y~20 $dffe~1247^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35863 
1-0 1 
-11 1 

.names $mux~1462^Y~21 $dffe~1247^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35865 
1-0 1 
-11 1 

.names $mux~1462^Y~22 $dffe~1247^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35867 
1-0 1 
-11 1 

.names $mux~1462^Y~23 $dffe~1247^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35869 
1-0 1 
-11 1 

.names $mux~1462^Y~24 $dffe~1247^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35871 
1-0 1 
-11 1 

.names $mux~1462^Y~25 $dffe~1247^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35873 
1-0 1 
-11 1 

.names $mux~1462^Y~26 $dffe~1247^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35875 
1-0 1 
-11 1 

.names $mux~1462^Y~27 $dffe~1247^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35877 
1-0 1 
-11 1 

.names $mux~1462^Y~28 $dffe~1247^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35879 
1-0 1 
-11 1 

.names $mux~1462^Y~29 $dffe~1247^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35881 
1-0 1 
-11 1 

.names $mux~1462^Y~30 $dffe~1247^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35883 
1-0 1 
-11 1 

.names $mux~1462^Y~31 $dffe~1247^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35885 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-1[1] $dffe~1248^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35887 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-2[1] $dffe~1248^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35889 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-3[1] $dffe~1248^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35891 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-4[1] $dffe~1248^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35893 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-5[1] $dffe~1248^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35895 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-6[1] $dffe~1248^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35897 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-7[1] $dffe~1248^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35899 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-8[1] $dffe~1248^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35901 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-9[1] $dffe~1248^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35903 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-10[1] $dffe~1248^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35905 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-11[1] $dffe~1248^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35907 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-12[1] $dffe~1248^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35909 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-13[1] $dffe~1248^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35911 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-14[1] $dffe~1248^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35913 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-15[1] $dffe~1248^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35915 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-16[1] $dffe~1248^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35917 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-17[1] $dffe~1248^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35919 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-18[1] $dffe~1248^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35921 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-19[1] $dffe~1248^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35923 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-20[1] $dffe~1248^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35925 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-21[1] $dffe~1248^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35927 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-22[1] $dffe~1248^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35929 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-23[1] $dffe~1248^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35931 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-24[1] $dffe~1248^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35933 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-25[1] $dffe~1248^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35935 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-26[1] $dffe~1248^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35937 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-27[1] $dffe~1248^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35939 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-28[1] $dffe~1248^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35941 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-29[1] $dffe~1248^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35943 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-30[1] $dffe~1248^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35945 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-31[1] $dffe~1248^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35947 
1-0 1 
-11 1 

.names $sub~1458^MIN~199-32[1] $dffe~1248^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35949 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[0] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35951 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[1] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35953 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[2] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35955 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[3] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35957 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[4] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35959 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[5] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35961 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[6] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35963 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[7] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35965 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[8] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$35967 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-10[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[9] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$35969 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-11[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[10] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$35971 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-12[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[11] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$35973 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-13[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[12] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$35975 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-14[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[13] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$35977 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-15[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[14] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$35979 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-16[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[15] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$35981 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-17[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[16] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$35983 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-18[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[17] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$35985 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-19[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[18] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$35987 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-20[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[19] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$35989 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-21[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[20] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$35991 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-22[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[21] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$35993 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-23[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[22] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$35995 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-24[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[23] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$35997 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-25[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[24] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$35999 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-26[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[25] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36001 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-27[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[26] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36003 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-28[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[27] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36005 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-29[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[28] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36007 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-30[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[29] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36009 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-31[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[30] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36011 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-32[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[31] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36013 
1-0 1 
-11 1 

.names $sub~1459^MIN~201-33[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[32] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36015 
1-0 1 
-11 1 

.names $add~1179^ADD~202-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36017 
1-0 1 
-11 1 

.names $add~1179^ADD~202-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36019 
1-0 1 
-11 1 

.names $add~1179^ADD~202-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36021 
1-0 1 
-11 1 

.names $add~1179^ADD~202-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36023 
1-0 1 
-11 1 

.names $add~1179^ADD~202-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36025 
1-0 1 
-11 1 

.names $add~1179^ADD~202-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36027 
1-0 1 
-11 1 

.names $add~1179^ADD~202-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36029 
1-0 1 
-11 1 

.names $add~1179^ADD~202-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36031 
1-0 1 
-11 1 

.names $add~1179^ADD~202-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36033 
1-0 1 
-11 1 

.names $add~1179^ADD~202-10[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[9] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36035 
1-0 1 
-11 1 

.names $add~1179^ADD~202-11[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[10] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36037 
1-0 1 
-11 1 

.names $add~1179^ADD~202-12[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[11] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36039 
1-0 1 
-11 1 

.names $add~1179^ADD~202-13[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[12] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36041 
1-0 1 
-11 1 

.names $add~1179^ADD~202-14[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[13] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36043 
1-0 1 
-11 1 

.names $add~1179^ADD~202-15[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[14] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36045 
1-0 1 
-11 1 

.names $add~1179^ADD~202-16[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[15] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36047 
1-0 1 
-11 1 

.names $add~1179^ADD~202-17[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[16] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36049 
1-0 1 
-11 1 

.names $add~1179^ADD~202-18[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[17] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36051 
1-0 1 
-11 1 

.names $add~1179^ADD~202-19[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[18] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36053 
1-0 1 
-11 1 

.names $add~1179^ADD~202-20[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[19] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36055 
1-0 1 
-11 1 

.names $add~1179^ADD~202-21[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[20] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36057 
1-0 1 
-11 1 

.names $add~1179^ADD~202-22[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[21] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36059 
1-0 1 
-11 1 

.names $add~1179^ADD~202-23[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[22] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36061 
1-0 1 
-11 1 

.names $add~1179^ADD~202-24[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[23] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36063 
1-0 1 
-11 1 

.names $add~1179^ADD~202-25[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[24] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36065 
1-0 1 
-11 1 

.names $add~1179^ADD~202-26[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[25] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36067 
1-0 1 
-11 1 

.names $add~1179^ADD~202-27[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[26] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36069 
1-0 1 
-11 1 

.names $add~1179^ADD~202-28[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[27] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36071 
1-0 1 
-11 1 

.names $add~1179^ADD~202-29[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[28] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36073 
1-0 1 
-11 1 

.names $add~1179^ADD~202-30[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[29] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36075 
1-0 1 
-11 1 

.names $add~1179^ADD~202-31[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[30] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36077 
1-0 1 
-11 1 

.names $add~1179^ADD~202-32[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[31] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36079 
1-0 1 
-11 1 

.names $add~1179^ADD~202-33[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[32] $or~1416^Y~0 \
 $auto$rtlil.cc:3203:MuxGate$36081 
1-0 1 
-11 1 

.names $add~1167^ADD~205-1[1] $dffe~1252^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36083 
1-0 1 
-11 1 

.names $add~1167^ADD~205-2[1] $dffe~1252^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36085 
1-0 1 
-11 1 

.names $add~1167^ADD~205-3[1] $dffe~1252^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36087 
1-0 1 
-11 1 

.names $add~1167^ADD~205-4[1] $dffe~1252^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36089 
1-0 1 
-11 1 

.names $add~1167^ADD~205-5[1] $dffe~1252^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36091 
1-0 1 
-11 1 

.names $add~1165^ADD~207-1[1] $dffe~1253^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36093 
1-0 1 
-11 1 

.names $add~1165^ADD~207-2[1] $dffe~1253^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36095 
1-0 1 
-11 1 

.names $dffe~1255^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[0] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36097 
1-0 1 
-11 1 

.names $dffe~1255^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[1] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36099 
1-0 1 
-11 1 

.names $dffe~1255^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[2] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36101 
1-0 1 
-11 1 

.names $dffe~1255^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[3] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36103 
1-0 1 
-11 1 

.names $dffe~1255^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[4] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36105 
1-0 1 
-11 1 

.names $dffe~1255^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[5] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36107 
1-0 1 
-11 1 

.names $dffe~1255^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[6] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36109 
1-0 1 
-11 1 

.names $dffe~1255^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[7] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36111 
1-0 1 
-11 1 

.names $dffe~1255^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[8] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36113 
1-0 1 
-11 1 

.names $dffe~1255^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[9] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36115 
1-0 1 
-11 1 

.names $dffe~1255^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[10] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36117 
1-0 1 
-11 1 

.names $dffe~1255^Q~11 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[11] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36119 
1-0 1 
-11 1 

.names $dffe~1255^Q~12 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[12] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36121 
1-0 1 
-11 1 

.names $dffe~1255^Q~13 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[13] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36123 
1-0 1 
-11 1 

.names $dffe~1255^Q~14 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[14] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36125 
1-0 1 
-11 1 

.names $dffe~1255^Q~15 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[15] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36127 
1-0 1 
-11 1 

.names $dffe~1255^Q~16 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[16] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36129 
1-0 1 
-11 1 

.names $dffe~1255^Q~17 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[17] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36131 
1-0 1 
-11 1 

.names $dffe~1255^Q~18 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[18] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36133 
1-0 1 
-11 1 

.names $dffe~1255^Q~19 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[19] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36135 
1-0 1 
-11 1 

.names $dffe~1255^Q~20 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[20] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36137 
1-0 1 
-11 1 

.names $dffe~1255^Q~21 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[21] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36139 
1-0 1 
-11 1 

.names $dffe~1255^Q~22 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[22] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36141 
1-0 1 
-11 1 

.names $dffe~1255^Q~23 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[23] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36143 
1-0 1 
-11 1 

.names $dffe~1255^Q~24 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[24] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36145 
1-0 1 
-11 1 

.names $dffe~1255^Q~25 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[25] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36147 
1-0 1 
-11 1 

.names $dffe~1255^Q~26 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[26] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36149 
1-0 1 
-11 1 

.names $dffe~1255^Q~27 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[27] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36151 
1-0 1 
-11 1 

.names $dffe~1255^Q~28 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[28] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36153 
1-0 1 
-11 1 

.names $dffe~1255^Q~29 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[29] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36155 
1-0 1 
-11 1 

.names $dffe~1255^Q~30 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[30] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36157 
1-0 1 
-11 1 

.names $dffe~1255^Q~31 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[31] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36159 
1-0 1 
-11 1 

.names $dffe~1256^Q~0 $dffe~1255^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36161 
1-0 1 
-11 1 

.names $dffe~1256^Q~1 $dffe~1255^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36163 
1-0 1 
-11 1 

.names $dffe~1256^Q~2 $dffe~1255^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36165 
1-0 1 
-11 1 

.names $dffe~1256^Q~3 $dffe~1255^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36167 
1-0 1 
-11 1 

.names $dffe~1256^Q~4 $dffe~1255^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36169 
1-0 1 
-11 1 

.names $dffe~1256^Q~5 $dffe~1255^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36171 
1-0 1 
-11 1 

.names $dffe~1256^Q~6 $dffe~1255^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36173 
1-0 1 
-11 1 

.names $dffe~1256^Q~7 $dffe~1255^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36175 
1-0 1 
-11 1 

.names $dffe~1256^Q~8 $dffe~1255^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36177 
1-0 1 
-11 1 

.names $dffe~1256^Q~9 $dffe~1255^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36179 
1-0 1 
-11 1 

.names $dffe~1256^Q~10 $dffe~1255^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36181 
1-0 1 
-11 1 

.names $dffe~1256^Q~11 $dffe~1255^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36183 
1-0 1 
-11 1 

.names $dffe~1256^Q~12 $dffe~1255^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36185 
1-0 1 
-11 1 

.names $dffe~1256^Q~13 $dffe~1255^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36187 
1-0 1 
-11 1 

.names $dffe~1256^Q~14 $dffe~1255^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36189 
1-0 1 
-11 1 

.names $dffe~1256^Q~15 $dffe~1255^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36191 
1-0 1 
-11 1 

.names $dffe~1256^Q~16 $dffe~1255^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36193 
1-0 1 
-11 1 

.names $dffe~1256^Q~17 $dffe~1255^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36195 
1-0 1 
-11 1 

.names $dffe~1256^Q~18 $dffe~1255^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36197 
1-0 1 
-11 1 

.names $dffe~1256^Q~19 $dffe~1255^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36199 
1-0 1 
-11 1 

.names $dffe~1256^Q~20 $dffe~1255^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36201 
1-0 1 
-11 1 

.names $dffe~1256^Q~21 $dffe~1255^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36203 
1-0 1 
-11 1 

.names $dffe~1256^Q~22 $dffe~1255^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36205 
1-0 1 
-11 1 

.names $dffe~1256^Q~23 $dffe~1255^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36207 
1-0 1 
-11 1 

.names $dffe~1256^Q~24 $dffe~1255^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36209 
1-0 1 
-11 1 

.names $dffe~1256^Q~25 $dffe~1255^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36211 
1-0 1 
-11 1 

.names $dffe~1256^Q~26 $dffe~1255^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36213 
1-0 1 
-11 1 

.names $dffe~1256^Q~27 $dffe~1255^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36215 
1-0 1 
-11 1 

.names $dffe~1256^Q~28 $dffe~1255^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36217 
1-0 1 
-11 1 

.names $dffe~1256^Q~29 $dffe~1255^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36219 
1-0 1 
-11 1 

.names $dffe~1256^Q~30 $dffe~1255^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36221 
1-0 1 
-11 1 

.names $dffe~1256^Q~31 $dffe~1255^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36223 
1-0 1 
-11 1 

.names $add~1173^ADD~212-1[1] $dffe~1256^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36225 
1-0 1 
-11 1 

.names $add~1173^ADD~212-2[1] $dffe~1256^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36227 
1-0 1 
-11 1 

.names $add~1173^ADD~212-3[1] $dffe~1256^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36229 
1-0 1 
-11 1 

.names $add~1173^ADD~212-4[1] $dffe~1256^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36231 
1-0 1 
-11 1 

.names $add~1173^ADD~212-5[1] $dffe~1256^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36233 
1-0 1 
-11 1 

.names $add~1173^ADD~212-6[1] $dffe~1256^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36235 
1-0 1 
-11 1 

.names $add~1173^ADD~212-7[1] $dffe~1256^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36237 
1-0 1 
-11 1 

.names $add~1173^ADD~212-8[1] $dffe~1256^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36239 
1-0 1 
-11 1 

.names $add~1173^ADD~212-9[1] $dffe~1256^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36241 
1-0 1 
-11 1 

.names $add~1173^ADD~212-10[1] $dffe~1256^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36243 
1-0 1 
-11 1 

.names $add~1173^ADD~212-11[1] $dffe~1256^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36245 
1-0 1 
-11 1 

.names $add~1173^ADD~212-12[1] $dffe~1256^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36247 
1-0 1 
-11 1 

.names $add~1173^ADD~212-13[1] $dffe~1256^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36249 
1-0 1 
-11 1 

.names $add~1173^ADD~212-14[1] $dffe~1256^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36251 
1-0 1 
-11 1 

.names $add~1173^ADD~212-15[1] $dffe~1256^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36253 
1-0 1 
-11 1 

.names $add~1173^ADD~212-16[1] $dffe~1256^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36255 
1-0 1 
-11 1 

.names $add~1173^ADD~212-17[1] $dffe~1256^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36257 
1-0 1 
-11 1 

.names $add~1173^ADD~212-18[1] $dffe~1256^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36259 
1-0 1 
-11 1 

.names $add~1173^ADD~212-19[1] $dffe~1256^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36261 
1-0 1 
-11 1 

.names $add~1173^ADD~212-20[1] $dffe~1256^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36263 
1-0 1 
-11 1 

.names $add~1173^ADD~212-21[1] $dffe~1256^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36265 
1-0 1 
-11 1 

.names $add~1173^ADD~212-22[1] $dffe~1256^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36267 
1-0 1 
-11 1 

.names $add~1173^ADD~212-23[1] $dffe~1256^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36269 
1-0 1 
-11 1 

.names $add~1173^ADD~212-24[1] $dffe~1256^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36271 
1-0 1 
-11 1 

.names $add~1173^ADD~212-25[1] $dffe~1256^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36273 
1-0 1 
-11 1 

.names $add~1173^ADD~212-26[1] $dffe~1256^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36275 
1-0 1 
-11 1 

.names $add~1173^ADD~212-27[1] $dffe~1256^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36277 
1-0 1 
-11 1 

.names $add~1173^ADD~212-28[1] $dffe~1256^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36279 
1-0 1 
-11 1 

.names $add~1173^ADD~212-29[1] $dffe~1256^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36281 
1-0 1 
-11 1 

.names $add~1173^ADD~212-30[1] $dffe~1256^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36283 
1-0 1 
-11 1 

.names $add~1173^ADD~212-31[1] $dffe~1256^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36285 
1-0 1 
-11 1 

.names $add~1173^ADD~212-32[1] $dffe~1256^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36287 
1-0 1 
-11 1 

.names $add~1171^ADD~227-3[1] $dffe~1257^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36289 
1-0 1 
-11 1 

.names $add~1171^ADD~227-4[1] $dffe~1257^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36291 
1-0 1 
-11 1 

.names $add~1171^ADD~227-6[1] $dffe~1257^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36293 
1-0 1 
-11 1 

.names $add~1137^ADD~229-1[1] $dffe~1258^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36295 
1-0 1 
-11 1 

.names $add~1137^ADD~229-2[1] $dffe~1258^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36297 
1-0 1 
-11 1 

.names $add~1137^ADD~229-3[1] $dffe~1259^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36299 
1-0 1 
-11 1 

.names $add~1137^ADD~229-4[1] $dffe~1259^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36301 
1-0 1 
-11 1 

.names $add~1171^ADD~227-5[1] $dffe~1257^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36303 
1-0 1 
-11 1 

.names $add~1153^ADD~220-1[1] $dffe~1261^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36305 
1-0 1 
-11 1 

.names $add~1153^ADD~220-2[1] $dffe~1261^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36307 
1-0 1 
-11 1 

.names $add~1153^ADD~220-3[1] $dffe~1261^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36309 
1-0 1 
-11 1 

.names $add~1153^ADD~220-4[1] $dffe~1261^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36311 
1-0 1 
-11 1 

.names $add~1153^ADD~220-5[1] $dffe~1261^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36313 
1-0 1 
-11 1 

.names $add~1153^ADD~220-6[1] $dffe~1261^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36315 
1-0 1 
-11 1 

.names $add~1153^ADD~220-7[1] $dffe~1261^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36317 
1-0 1 
-11 1 

.names $add~1153^ADD~220-8[1] $dffe~1261^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36319 
1-0 1 
-11 1 

.names $add~1153^ADD~220-9[1] $dffe~1261^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36321 
1-0 1 
-11 1 

.names $add~1153^ADD~220-10[1] $dffe~1261^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36323 
1-0 1 
-11 1 

.names $add~1153^ADD~220-11[1] $dffe~1261^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36325 
1-0 1 
-11 1 

.names $add~1153^ADD~220-12[1] $dffe~1261^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36327 
1-0 1 
-11 1 

.names $add~1153^ADD~220-13[1] $dffe~1261^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36329 
1-0 1 
-11 1 

.names $add~1153^ADD~220-14[1] $dffe~1261^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36331 
1-0 1 
-11 1 

.names $add~1153^ADD~220-15[1] $dffe~1261^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36333 
1-0 1 
-11 1 

.names $add~1153^ADD~220-16[1] $dffe~1261^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36335 
1-0 1 
-11 1 

.names $add~1153^ADD~220-17[1] $dffe~1261^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36337 
1-0 1 
-11 1 

.names $add~1158^ADD~217-1[1] $dffe~1262^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36339 
1-0 1 
-11 1 

.names $add~1158^ADD~217-2[1] $dffe~1262^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36341 
1-0 1 
-11 1 

.names $add~1158^ADD~217-3[1] $dffe~1262^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36343 
1-0 1 
-11 1 

.names $add~1158^ADD~217-4[1] $dffe~1262^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36345 
1-0 1 
-11 1 

.names $add~1158^ADD~217-5[1] $dffe~1262^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36347 
1-0 1 
-11 1 

.names $add~1158^ADD~217-6[1] $dffe~1262^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36349 
1-0 1 
-11 1 

.names $add~1158^ADD~217-7[1] $dffe~1262^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36351 
1-0 1 
-11 1 

.names $add~1158^ADD~217-8[1] $dffe~1262^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36353 
1-0 1 
-11 1 

.names $add~1158^ADD~217-9[1] $dffe~1262^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36355 
1-0 1 
-11 1 

.names $add~1158^ADD~217-10[1] $dffe~1262^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36357 
1-0 1 
-11 1 

.names $add~1158^ADD~217-11[1] $dffe~1262^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36359 
1-0 1 
-11 1 

.names $add~1158^ADD~217-12[1] $dffe~1262^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36361 
1-0 1 
-11 1 

.names $add~1158^ADD~217-13[1] $dffe~1262^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36363 
1-0 1 
-11 1 

.names $add~1158^ADD~217-14[1] $dffe~1262^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36365 
1-0 1 
-11 1 

.names $add~1158^ADD~217-15[1] $dffe~1262^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36367 
1-0 1 
-11 1 

.names $add~1158^ADD~217-16[1] $dffe~1262^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36369 
1-0 1 
-11 1 

.names $add~1158^ADD~217-17[1] $dffe~1262^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36371 
1-0 1 
-11 1 

.names $add~1158^ADD~217-18[1] $dffe~1262^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36373 
1-0 1 
-11 1 

.names $add~1158^ADD~217-19[1] $dffe~1262^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36375 
1-0 1 
-11 1 

.names $add~1158^ADD~217-20[1] $dffe~1262^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36377 
1-0 1 
-11 1 

.names $add~1158^ADD~217-21[1] $dffe~1262^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36379 
1-0 1 
-11 1 

.names $add~1158^ADD~217-22[1] $dffe~1262^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36381 
1-0 1 
-11 1 

.names $add~1158^ADD~217-23[1] $dffe~1262^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36383 
1-0 1 
-11 1 

.names $add~1158^ADD~217-24[1] $dffe~1262^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36385 
1-0 1 
-11 1 

.names $add~1158^ADD~217-25[1] $dffe~1262^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36387 
1-0 1 
-11 1 

.names $add~1155^ADD~214-1[1] $dffe~1263^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36389 
1-0 1 
-11 1 

.names $add~1155^ADD~214-2[1] $dffe~1263^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36391 
1-0 1 
-11 1 

.names $add~1155^ADD~214-3[1] $dffe~1263^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36393 
1-0 1 
-11 1 

.names $add~1155^ADD~214-4[1] $dffe~1263^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36395 
1-0 1 
-11 1 

.names $add~1155^ADD~214-5[1] $dffe~1263^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36397 
1-0 1 
-11 1 

.names $add~1155^ADD~214-6[1] $dffe~1263^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36399 
1-0 1 
-11 1 

.names $add~1155^ADD~214-7[1] $dffe~1263^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36401 
1-0 1 
-11 1 

.names $add~1155^ADD~214-8[1] $dffe~1263^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36403 
1-0 1 
-11 1 

.names $add~1155^ADD~214-9[1] $dffe~1263^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36405 
1-0 1 
-11 1 

.names $add~1155^ADD~214-10[1] $dffe~1263^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36407 
1-0 1 
-11 1 

.names $add~1155^ADD~214-11[1] $dffe~1263^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36409 
1-0 1 
-11 1 

.names $add~1155^ADD~214-12[1] $dffe~1263^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36411 
1-0 1 
-11 1 

.names $add~1155^ADD~214-13[1] $dffe~1263^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36413 
1-0 1 
-11 1 

.names $add~1155^ADD~214-14[1] $dffe~1263^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36415 
1-0 1 
-11 1 

.names $add~1155^ADD~214-15[1] $dffe~1263^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36417 
1-0 1 
-11 1 

.names $add~1155^ADD~214-16[1] $dffe~1263^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36419 
1-0 1 
-11 1 

.names $add~1155^ADD~214-17[1] $dffe~1263^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36421 
1-0 1 
-11 1 

.names $add~1155^ADD~214-18[1] $dffe~1263^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36423 
1-0 1 
-11 1 

.names $add~1155^ADD~214-19[1] $dffe~1263^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36425 
1-0 1 
-11 1 

.names $add~1155^ADD~214-20[1] $dffe~1263^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36427 
1-0 1 
-11 1 

.names $add~1155^ADD~214-21[1] $dffe~1263^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36429 
1-0 1 
-11 1 

.names $add~1155^ADD~214-22[1] $dffe~1263^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36431 
1-0 1 
-11 1 

.names $add~1155^ADD~214-23[1] $dffe~1263^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36433 
1-0 1 
-11 1 

.names $add~1155^ADD~214-24[1] $dffe~1263^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36435 
1-0 1 
-11 1 

.names $add~1155^ADD~214-25[1] $dffe~1263^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36437 
1-0 1 
-11 1 

.names $add~1155^ADD~214-26[1] $dffe~1263^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36439 
1-0 1 
-11 1 

.names $add~1155^ADD~214-27[1] $dffe~1263^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36441 
1-0 1 
-11 1 

.names $add~1155^ADD~214-28[1] $dffe~1263^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36443 
1-0 1 
-11 1 

.names $add~1155^ADD~214-29[1] $dffe~1263^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36445 
1-0 1 
-11 1 

.names $add~1155^ADD~214-30[1] $dffe~1263^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36447 
1-0 1 
-11 1 

.names $add~1155^ADD~214-31[1] $dffe~1263^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36449 
1-0 1 
-11 1 

.names $add~1155^ADD~214-32[1] $dffe~1263^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36451 
1-0 1 
-11 1 

.names $dffe~1265^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36453 
1-0 1 
-11 1 

.names $dffe~1265^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[1] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36455 
1-0 1 
-11 1 

.names $dffe~1265^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[2] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36457 
1-0 1 
-11 1 

.names $dffe~1265^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[3] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36459 
1-0 1 
-11 1 

.names $dffe~1265^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[4] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36461 
1-0 1 
-11 1 

.names $dffe~1265^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[5] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36463 
1-0 1 
-11 1 

.names $dffe~1265^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[6] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36465 
1-0 1 
-11 1 

.names $dffe~1265^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[7] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36467 
1-0 1 
-11 1 

.names $dffe~1265^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[8] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36469 
1-0 1 
-11 1 

.names $dffe~1265^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[9] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36471 
1-0 1 
-11 1 

.names $dffe~1265^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[10] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36473 
1-0 1 
-11 1 

.names $dffe~1265^Q~11 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[11] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36475 
1-0 1 
-11 1 

.names $dffe~1265^Q~12 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[12] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36477 
1-0 1 
-11 1 

.names $dffe~1265^Q~13 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[13] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36479 
1-0 1 
-11 1 

.names $dffe~1265^Q~14 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[14] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36481 
1-0 1 
-11 1 

.names $dffe~1265^Q~15 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[15] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36483 
1-0 1 
-11 1 

.names $dffe~1265^Q~16 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[16] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36485 
1-0 1 
-11 1 

.names $dffe~1265^Q~17 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[17] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36487 
1-0 1 
-11 1 

.names $dffe~1265^Q~18 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[18] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36489 
1-0 1 
-11 1 

.names $dffe~1265^Q~19 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[19] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36491 
1-0 1 
-11 1 

.names $dffe~1265^Q~20 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[20] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36493 
1-0 1 
-11 1 

.names $dffe~1265^Q~21 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[21] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36495 
1-0 1 
-11 1 

.names $dffe~1265^Q~22 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[22] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36497 
1-0 1 
-11 1 

.names $dffe~1265^Q~23 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[23] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36499 
1-0 1 
-11 1 

.names $dffe~1265^Q~24 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[24] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36501 
1-0 1 
-11 1 

.names $dffe~1265^Q~25 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[25] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36503 
1-0 1 
-11 1 

.names $dffe~1265^Q~26 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[26] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36505 
1-0 1 
-11 1 

.names $dffe~1265^Q~27 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[27] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36507 
1-0 1 
-11 1 

.names $dffe~1265^Q~28 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[28] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36509 
1-0 1 
-11 1 

.names $dffe~1265^Q~29 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[29] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36511 
1-0 1 
-11 1 

.names $dffe~1265^Q~30 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[30] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36513 
1-0 1 
-11 1 

.names $dffe~1265^Q~31 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[31] \
 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36515 
1-0 1 
-11 1 

.names $dffe~1266^Q~0 $dffe~1265^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36517 
1-0 1 
-11 1 

.names $dffe~1266^Q~1 $dffe~1265^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36519 
1-0 1 
-11 1 

.names $dffe~1266^Q~2 $dffe~1265^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36521 
1-0 1 
-11 1 

.names $dffe~1266^Q~3 $dffe~1265^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36523 
1-0 1 
-11 1 

.names $dffe~1266^Q~4 $dffe~1265^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36525 
1-0 1 
-11 1 

.names $dffe~1266^Q~5 $dffe~1265^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36527 
1-0 1 
-11 1 

.names $dffe~1266^Q~6 $dffe~1265^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36529 
1-0 1 
-11 1 

.names $dffe~1266^Q~7 $dffe~1265^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36531 
1-0 1 
-11 1 

.names $dffe~1266^Q~8 $dffe~1265^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36533 
1-0 1 
-11 1 

.names $dffe~1266^Q~9 $dffe~1265^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36535 
1-0 1 
-11 1 

.names $dffe~1266^Q~10 $dffe~1265^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36537 
1-0 1 
-11 1 

.names $dffe~1266^Q~11 $dffe~1265^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36539 
1-0 1 
-11 1 

.names $dffe~1266^Q~12 $dffe~1265^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36541 
1-0 1 
-11 1 

.names $dffe~1266^Q~13 $dffe~1265^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36543 
1-0 1 
-11 1 

.names $dffe~1266^Q~14 $dffe~1265^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36545 
1-0 1 
-11 1 

.names $dffe~1266^Q~15 $dffe~1265^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36547 
1-0 1 
-11 1 

.names $dffe~1266^Q~16 $dffe~1265^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36549 
1-0 1 
-11 1 

.names $dffe~1266^Q~17 $dffe~1265^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36551 
1-0 1 
-11 1 

.names $dffe~1266^Q~18 $dffe~1265^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36553 
1-0 1 
-11 1 

.names $dffe~1266^Q~19 $dffe~1265^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36555 
1-0 1 
-11 1 

.names $dffe~1266^Q~20 $dffe~1265^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36557 
1-0 1 
-11 1 

.names $dffe~1266^Q~21 $dffe~1265^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36559 
1-0 1 
-11 1 

.names $dffe~1266^Q~22 $dffe~1265^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36561 
1-0 1 
-11 1 

.names $dffe~1266^Q~23 $dffe~1265^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36563 
1-0 1 
-11 1 

.names $dffe~1266^Q~24 $dffe~1265^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36565 
1-0 1 
-11 1 

.names $dffe~1266^Q~25 $dffe~1265^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36567 
1-0 1 
-11 1 

.names $dffe~1266^Q~26 $dffe~1265^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36569 
1-0 1 
-11 1 

.names $dffe~1266^Q~27 $dffe~1265^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36571 
1-0 1 
-11 1 

.names $dffe~1266^Q~28 $dffe~1265^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36573 
1-0 1 
-11 1 

.names $dffe~1266^Q~29 $dffe~1265^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36575 
1-0 1 
-11 1 

.names $dffe~1266^Q~30 $dffe~1265^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36577 
1-0 1 
-11 1 

.names $dffe~1266^Q~31 $dffe~1265^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36579 
1-0 1 
-11 1 

.names $dffe~1468^Q~0 $dffe~1266^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36581 
1-0 1 
-11 1 

.names $dffe~1468^Q~1 $dffe~1266^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36583 
1-0 1 
-11 1 

.names $dffe~1468^Q~2 $dffe~1266^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36585 
1-0 1 
-11 1 

.names $dffe~1468^Q~3 $dffe~1266^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36587 
1-0 1 
-11 1 

.names $dffe~1468^Q~4 $dffe~1266^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36589 
1-0 1 
-11 1 

.names $dffe~1468^Q~5 $dffe~1266^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36591 
1-0 1 
-11 1 

.names $dffe~1468^Q~6 $dffe~1266^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36593 
1-0 1 
-11 1 

.names $dffe~1468^Q~7 $dffe~1266^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36595 
1-0 1 
-11 1 

.names $dffe~1468^Q~8 $dffe~1266^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36597 
1-0 1 
-11 1 

.names $dffe~1468^Q~9 $dffe~1266^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36599 
1-0 1 
-11 1 

.names $dffe~1468^Q~10 $dffe~1266^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36601 
1-0 1 
-11 1 

.names $dffe~1468^Q~11 $dffe~1266^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36603 
1-0 1 
-11 1 

.names $dffe~1468^Q~12 $dffe~1266^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36605 
1-0 1 
-11 1 

.names $dffe~1468^Q~13 $dffe~1266^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36607 
1-0 1 
-11 1 

.names $dffe~1468^Q~14 $dffe~1266^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36609 
1-0 1 
-11 1 

.names $dffe~1468^Q~15 $dffe~1266^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36611 
1-0 1 
-11 1 

.names $dffe~1468^Q~16 $dffe~1266^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36613 
1-0 1 
-11 1 

.names $dffe~1468^Q~17 $dffe~1266^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36615 
1-0 1 
-11 1 

.names $dffe~1468^Q~18 $dffe~1266^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36617 
1-0 1 
-11 1 

.names $dffe~1468^Q~19 $dffe~1266^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36619 
1-0 1 
-11 1 

.names $dffe~1468^Q~20 $dffe~1266^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36621 
1-0 1 
-11 1 

.names $dffe~1468^Q~21 $dffe~1266^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36623 
1-0 1 
-11 1 

.names $dffe~1468^Q~22 $dffe~1266^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36625 
1-0 1 
-11 1 

.names $dffe~1468^Q~23 $dffe~1266^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36627 
1-0 1 
-11 1 

.names $dffe~1468^Q~24 $dffe~1266^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36629 
1-0 1 
-11 1 

.names $dffe~1468^Q~25 $dffe~1266^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36631 
1-0 1 
-11 1 

.names $dffe~1468^Q~26 $dffe~1266^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36633 
1-0 1 
-11 1 

.names $dffe~1468^Q~27 $dffe~1266^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36635 
1-0 1 
-11 1 

.names $dffe~1468^Q~28 $dffe~1266^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36637 
1-0 1 
-11 1 

.names $dffe~1468^Q~29 $dffe~1266^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36639 
1-0 1 
-11 1 

.names $dffe~1468^Q~30 $dffe~1266^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36641 
1-0 1 
-11 1 

.names $dffe~1468^Q~31 $dffe~1266^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36643 
1-0 1 
-11 1 

.names $dffe~1468^Q~33 $dffe~1267^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36645 
1-0 1 
-11 1 

.names $dffe~1468^Q~63 $dffe~1267^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36647 
1-0 1 
-11 1 

.names $dffe~1468^Q~35 $dffe~1267^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36649 
1-0 1 
-11 1 

.names $dffe~1468^Q~37 $dffe~1267^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36651 
1-0 1 
-11 1 

.names $dffe~1468^Q~39 $dffe~1267^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36653 
1-0 1 
-11 1 

.names $dffe~1468^Q~41 $dffe~1267^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36655 
1-0 1 
-11 1 

.names $dffe~1468^Q~43 $dffe~1267^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36657 
1-0 1 
-11 1 

.names $dffe~1468^Q~45 $dffe~1267^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36659 
1-0 1 
-11 1 

.names $dffe~1468^Q~47 $dffe~1267^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36661 
1-0 1 
-11 1 

.names $dffe~1468^Q~49 $dffe~1267^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36663 
1-0 1 
-11 1 

.names $dffe~1468^Q~51 $dffe~1267^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36665 
1-0 1 
-11 1 

.names $dffe~1468^Q~53 $dffe~1267^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36667 
1-0 1 
-11 1 

.names $dffe~1468^Q~55 $dffe~1267^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36669 
1-0 1 
-11 1 

.names $dffe~1468^Q~57 $dffe~1267^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36671 
1-0 1 
-11 1 

.names $dffe~1468^Q~59 $dffe~1267^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36673 
1-0 1 
-11 1 

.names $dffe~1468^Q~61 $dffe~1267^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36675 
1-0 1 
-11 1 

.names $dffe~1468^Q~32 $dffe~1267^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36677 
1-0 1 
-11 1 

.names $dffe~1468^Q~34 $dffe~1267^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36679 
1-0 1 
-11 1 

.names $dffe~1468^Q~36 $dffe~1267^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36681 
1-0 1 
-11 1 

.names $dffe~1468^Q~38 $dffe~1267^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36683 
1-0 1 
-11 1 

.names $dffe~1468^Q~40 $dffe~1267^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36685 
1-0 1 
-11 1 

.names $dffe~1468^Q~42 $dffe~1267^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36687 
1-0 1 
-11 1 

.names $dffe~1468^Q~44 $dffe~1267^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36689 
1-0 1 
-11 1 

.names $dffe~1468^Q~46 $dffe~1267^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36691 
1-0 1 
-11 1 

.names $dffe~1468^Q~48 $dffe~1267^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36693 
1-0 1 
-11 1 

.names $dffe~1468^Q~50 $dffe~1267^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36695 
1-0 1 
-11 1 

.names $dffe~1468^Q~52 $dffe~1267^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36697 
1-0 1 
-11 1 

.names $dffe~1468^Q~54 $dffe~1267^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36699 
1-0 1 
-11 1 

.names $dffe~1468^Q~56 $dffe~1267^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36701 
1-0 1 
-11 1 

.names $dffe~1468^Q~58 $dffe~1267^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36703 
1-0 1 
-11 1 

.names $dffe~1468^Q~60 $dffe~1267^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36705 
1-0 1 
-11 1 

.names $dffe~1468^Q~62 $dffe~1267^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36707 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-0^out~0 $dffe~1298^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36709 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-1^out~0 $dffe~1298^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36711 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-2^out~0 $dffe~1298^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36713 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-3^out~0 $dffe~1298^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36715 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-4^out~0 $dffe~1298^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36717 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-5^out~0 $dffe~1298^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36719 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-6^out~0 $dffe~1298^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36721 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-7^out~0 $dffe~1298^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36723 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-8^out~0 $dffe~1298^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36725 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-9^out~0 $dffe~1298^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36727 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-10^out~0 $dffe~1298^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36729 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-11^out~0 $dffe~1298^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36731 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-12^out~0 $dffe~1298^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36733 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-13^out~0 $dffe~1298^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36735 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-14^out~0 $dffe~1298^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36737 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-15^out~0 $dffe~1298^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36739 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-16^out~0 $dffe~1298^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36741 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-17^out~0 $dffe~1298^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36743 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-18^out~0 $dffe~1298^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36745 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-19^out~0 $dffe~1298^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36747 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-20^out~0 $dffe~1298^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36749 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-21^out~0 $dffe~1298^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36751 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-22^out~0 $dffe~1298^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36753 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-23^out~0 $dffe~1298^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36755 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-24^out~0 $dffe~1298^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36757 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-25^out~0 $dffe~1298^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36759 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-26^out~0 $dffe~1298^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36761 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-27^out~0 $dffe~1298^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36763 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-28^out~0 $dffe~1298^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36765 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-29^out~0 $dffe~1298^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36767 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-30^out~0 $dffe~1298^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36769 
1-0 1 
-11 1 

.names single_port_ram^MEM~271-31^out~0 $dffe~1298^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36771 
1-0 1 
-11 1 

.names $dffe~1228^Q~0 $dffe~1299^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36901 
1-0 1 
-11 1 

.names $dffe~1228^Q~1 $dffe~1299^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36903 
1-0 1 
-11 1 

.names $dffe~1228^Q~2 $dffe~1299^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36905 
1-0 1 
-11 1 

.names $dffe~1228^Q~3 $dffe~1299^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36907 
1-0 1 
-11 1 

.names $dffe~1228^Q~4 $dffe~1299^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36909 
1-0 1 
-11 1 

.names $dffe~1228^Q~5 $dffe~1299^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36911 
1-0 1 
-11 1 

.names $dffe~1228^Q~6 $dffe~1299^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36913 
1-0 1 
-11 1 

.names $dffe~1228^Q~7 $dffe~1299^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36915 
1-0 1 
-11 1 

.names $dffe~1228^Q~8 $dffe~1299^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36917 
1-0 1 
-11 1 

.names $dffe~1228^Q~9 $dffe~1299^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36919 
1-0 1 
-11 1 

.names $dffe~1228^Q~10 $dffe~1299^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36921 
1-0 1 
-11 1 

.names $dffe~1228^Q~11 $dffe~1299^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36923 
1-0 1 
-11 1 

.names $dffe~1228^Q~12 $dffe~1299^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36925 
1-0 1 
-11 1 

.names $dffe~1228^Q~13 $dffe~1299^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36927 
1-0 1 
-11 1 

.names $dffe~1228^Q~14 $dffe~1299^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36929 
1-0 1 
-11 1 

.names $dffe~1228^Q~15 $dffe~1299^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36931 
1-0 1 
-11 1 

.names $dffe~1228^Q~16 $dffe~1299^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36933 
1-0 1 
-11 1 

.names $dffe~1228^Q~17 $dffe~1299^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36935 
1-0 1 
-11 1 

.names $dffe~1228^Q~18 $dffe~1299^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36937 
1-0 1 
-11 1 

.names $dffe~1228^Q~19 $dffe~1299^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36939 
1-0 1 
-11 1 

.names $dffe~1228^Q~20 $dffe~1299^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36941 
1-0 1 
-11 1 

.names $dffe~1228^Q~21 $dffe~1299^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36943 
1-0 1 
-11 1 

.names $dffe~1228^Q~22 $dffe~1299^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36945 
1-0 1 
-11 1 

.names $dffe~1228^Q~23 $dffe~1299^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36947 
1-0 1 
-11 1 

.names $dffe~1228^Q~24 $dffe~1299^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36949 
1-0 1 
-11 1 

.names $dffe~1228^Q~25 $dffe~1299^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36951 
1-0 1 
-11 1 

.names $dffe~1228^Q~26 $dffe~1299^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36953 
1-0 1 
-11 1 

.names $dffe~1228^Q~27 $dffe~1299^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36955 
1-0 1 
-11 1 

.names $dffe~1228^Q~28 $dffe~1299^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36957 
1-0 1 
-11 1 

.names $dffe~1228^Q~29 $dffe~1299^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36959 
1-0 1 
-11 1 

.names $dffe~1228^Q~30 $dffe~1299^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36961 
1-0 1 
-11 1 

.names $dffe~1228^Q~31 $dffe~1299^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36963 
1-0 1 
-11 1 

.names $dffe~1301^Q~0 $dffe~1300^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36965 
1-0 1 
-11 1 

.names $dffe~1301^Q~1 $dffe~1300^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36967 
1-0 1 
-11 1 

.names $dffe~1301^Q~2 $dffe~1300^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36969 
1-0 1 
-11 1 

.names $dffe~1301^Q~3 $dffe~1300^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36971 
1-0 1 
-11 1 

.names $dffe~1301^Q~4 $dffe~1300^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36973 
1-0 1 
-11 1 

.names $dffe~1301^Q~5 $dffe~1300^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36975 
1-0 1 
-11 1 

.names $dffe~1301^Q~6 $dffe~1300^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36977 
1-0 1 
-11 1 

.names $dffe~1301^Q~7 $dffe~1300^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36979 
1-0 1 
-11 1 

.names $dffe~1301^Q~8 $dffe~1300^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36981 
1-0 1 
-11 1 

.names $dffe~1301^Q~9 $dffe~1300^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36983 
1-0 1 
-11 1 

.names $dffe~1301^Q~10 $dffe~1300^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36985 
1-0 1 
-11 1 

.names $dffe~1301^Q~11 $dffe~1300^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36987 
1-0 1 
-11 1 

.names $dffe~1301^Q~12 $dffe~1300^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36989 
1-0 1 
-11 1 

.names $dffe~1301^Q~13 $dffe~1300^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36991 
1-0 1 
-11 1 

.names $dffe~1301^Q~14 $dffe~1300^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36993 
1-0 1 
-11 1 

.names $dffe~1301^Q~15 $dffe~1300^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36995 
1-0 1 
-11 1 

.names $dffe~1301^Q~16 $dffe~1300^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36997 
1-0 1 
-11 1 

.names $dffe~1301^Q~17 $dffe~1300^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$36999 
1-0 1 
-11 1 

.names $dffe~1301^Q~18 $dffe~1300^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37001 
1-0 1 
-11 1 

.names $dffe~1301^Q~19 $dffe~1300^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37003 
1-0 1 
-11 1 

.names $dffe~1301^Q~20 $dffe~1300^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37005 
1-0 1 
-11 1 

.names $dffe~1301^Q~21 $dffe~1300^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37007 
1-0 1 
-11 1 

.names $dffe~1301^Q~22 $dffe~1300^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37009 
1-0 1 
-11 1 

.names $dffe~1301^Q~23 $dffe~1300^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37011 
1-0 1 
-11 1 

.names $dffe~1301^Q~24 $dffe~1300^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37013 
1-0 1 
-11 1 

.names $dffe~1301^Q~25 $dffe~1300^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37015 
1-0 1 
-11 1 

.names $dffe~1301^Q~26 $dffe~1300^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37017 
1-0 1 
-11 1 

.names $dffe~1301^Q~27 $dffe~1300^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37019 
1-0 1 
-11 1 

.names $dffe~1301^Q~28 $dffe~1300^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37021 
1-0 1 
-11 1 

.names $dffe~1301^Q~29 $dffe~1300^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37023 
1-0 1 
-11 1 

.names $dffe~1301^Q~30 $dffe~1300^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37025 
1-0 1 
-11 1 

.names $dffe~1301^Q~31 $dffe~1300^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37027 
1-0 1 
-11 1 

.names $dffe~1302^Q~0 $dffe~1301^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37029 
1-0 1 
-11 1 

.names $dffe~1302^Q~1 $dffe~1301^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37031 
1-0 1 
-11 1 

.names $dffe~1302^Q~2 $dffe~1301^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37033 
1-0 1 
-11 1 

.names $dffe~1302^Q~3 $dffe~1301^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37035 
1-0 1 
-11 1 

.names $dffe~1302^Q~4 $dffe~1301^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37037 
1-0 1 
-11 1 

.names $dffe~1302^Q~5 $dffe~1301^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37039 
1-0 1 
-11 1 

.names $dffe~1302^Q~6 $dffe~1301^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37041 
1-0 1 
-11 1 

.names $dffe~1302^Q~7 $dffe~1301^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37043 
1-0 1 
-11 1 

.names $dffe~1302^Q~8 $dffe~1301^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37045 
1-0 1 
-11 1 

.names $dffe~1302^Q~9 $dffe~1301^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37047 
1-0 1 
-11 1 

.names $dffe~1302^Q~10 $dffe~1301^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37049 
1-0 1 
-11 1 

.names $dffe~1302^Q~11 $dffe~1301^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37051 
1-0 1 
-11 1 

.names $dffe~1302^Q~12 $dffe~1301^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37053 
1-0 1 
-11 1 

.names $dffe~1302^Q~13 $dffe~1301^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37055 
1-0 1 
-11 1 

.names $dffe~1302^Q~14 $dffe~1301^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37057 
1-0 1 
-11 1 

.names $dffe~1302^Q~15 $dffe~1301^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37059 
1-0 1 
-11 1 

.names $dffe~1302^Q~16 $dffe~1301^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37061 
1-0 1 
-11 1 

.names $dffe~1302^Q~17 $dffe~1301^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37063 
1-0 1 
-11 1 

.names $dffe~1302^Q~18 $dffe~1301^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37065 
1-0 1 
-11 1 

.names $dffe~1302^Q~19 $dffe~1301^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37067 
1-0 1 
-11 1 

.names $dffe~1302^Q~20 $dffe~1301^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37069 
1-0 1 
-11 1 

.names $dffe~1302^Q~21 $dffe~1301^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37071 
1-0 1 
-11 1 

.names $dffe~1302^Q~22 $dffe~1301^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37073 
1-0 1 
-11 1 

.names $dffe~1302^Q~23 $dffe~1301^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37075 
1-0 1 
-11 1 

.names $dffe~1302^Q~24 $dffe~1301^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37077 
1-0 1 
-11 1 

.names $dffe~1302^Q~25 $dffe~1301^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37079 
1-0 1 
-11 1 

.names $dffe~1302^Q~26 $dffe~1301^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37081 
1-0 1 
-11 1 

.names $dffe~1302^Q~27 $dffe~1301^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37083 
1-0 1 
-11 1 

.names $dffe~1302^Q~28 $dffe~1301^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37085 
1-0 1 
-11 1 

.names $dffe~1302^Q~29 $dffe~1301^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37087 
1-0 1 
-11 1 

.names $dffe~1302^Q~30 $dffe~1301^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37089 
1-0 1 
-11 1 

.names $dffe~1302^Q~31 $dffe~1301^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37091 
1-0 1 
-11 1 

.names $dffe~1303^Q~0 $dffe~1302^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37093 
1-0 1 
-11 1 

.names $dffe~1303^Q~1 $dffe~1302^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37095 
1-0 1 
-11 1 

.names $dffe~1303^Q~2 $dffe~1302^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37097 
1-0 1 
-11 1 

.names $dffe~1303^Q~3 $dffe~1302^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37099 
1-0 1 
-11 1 

.names $dffe~1303^Q~4 $dffe~1302^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37101 
1-0 1 
-11 1 

.names $dffe~1303^Q~5 $dffe~1302^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37103 
1-0 1 
-11 1 

.names $dffe~1303^Q~6 $dffe~1302^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37105 
1-0 1 
-11 1 

.names $dffe~1303^Q~7 $dffe~1302^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37107 
1-0 1 
-11 1 

.names $dffe~1303^Q~8 $dffe~1302^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37109 
1-0 1 
-11 1 

.names $dffe~1303^Q~9 $dffe~1302^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37111 
1-0 1 
-11 1 

.names $dffe~1303^Q~10 $dffe~1302^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37113 
1-0 1 
-11 1 

.names $dffe~1303^Q~11 $dffe~1302^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37115 
1-0 1 
-11 1 

.names $dffe~1303^Q~12 $dffe~1302^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37117 
1-0 1 
-11 1 

.names $dffe~1303^Q~13 $dffe~1302^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37119 
1-0 1 
-11 1 

.names $dffe~1303^Q~14 $dffe~1302^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37121 
1-0 1 
-11 1 

.names $dffe~1303^Q~15 $dffe~1302^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37123 
1-0 1 
-11 1 

.names $dffe~1303^Q~16 $dffe~1302^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37125 
1-0 1 
-11 1 

.names $dffe~1303^Q~17 $dffe~1302^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37127 
1-0 1 
-11 1 

.names $dffe~1303^Q~18 $dffe~1302^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37129 
1-0 1 
-11 1 

.names $dffe~1303^Q~19 $dffe~1302^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37131 
1-0 1 
-11 1 

.names $dffe~1303^Q~20 $dffe~1302^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37133 
1-0 1 
-11 1 

.names $dffe~1303^Q~21 $dffe~1302^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37135 
1-0 1 
-11 1 

.names $dffe~1303^Q~22 $dffe~1302^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37137 
1-0 1 
-11 1 

.names $dffe~1303^Q~23 $dffe~1302^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37139 
1-0 1 
-11 1 

.names $dffe~1303^Q~24 $dffe~1302^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37141 
1-0 1 
-11 1 

.names $dffe~1303^Q~25 $dffe~1302^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37143 
1-0 1 
-11 1 

.names $dffe~1303^Q~26 $dffe~1302^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37145 
1-0 1 
-11 1 

.names $dffe~1303^Q~27 $dffe~1302^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37147 
1-0 1 
-11 1 

.names $dffe~1303^Q~28 $dffe~1302^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37149 
1-0 1 
-11 1 

.names $dffe~1303^Q~29 $dffe~1302^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37151 
1-0 1 
-11 1 

.names $dffe~1303^Q~30 $dffe~1302^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37153 
1-0 1 
-11 1 

.names $dffe~1303^Q~31 $dffe~1302^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37155 
1-0 1 
-11 1 

.names $dffe~1304^Q~0 $dffe~1303^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37157 
1-0 1 
-11 1 

.names $dffe~1304^Q~1 $dffe~1303^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37159 
1-0 1 
-11 1 

.names $dffe~1304^Q~2 $dffe~1303^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37161 
1-0 1 
-11 1 

.names $dffe~1304^Q~3 $dffe~1303^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37163 
1-0 1 
-11 1 

.names $dffe~1304^Q~4 $dffe~1303^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37165 
1-0 1 
-11 1 

.names $dffe~1304^Q~5 $dffe~1303^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37167 
1-0 1 
-11 1 

.names $dffe~1304^Q~6 $dffe~1303^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37169 
1-0 1 
-11 1 

.names $dffe~1304^Q~7 $dffe~1303^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37171 
1-0 1 
-11 1 

.names $dffe~1304^Q~8 $dffe~1303^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37173 
1-0 1 
-11 1 

.names $dffe~1304^Q~9 $dffe~1303^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37175 
1-0 1 
-11 1 

.names $dffe~1304^Q~10 $dffe~1303^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37177 
1-0 1 
-11 1 

.names $dffe~1304^Q~11 $dffe~1303^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37179 
1-0 1 
-11 1 

.names $dffe~1304^Q~12 $dffe~1303^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37181 
1-0 1 
-11 1 

.names $dffe~1304^Q~13 $dffe~1303^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37183 
1-0 1 
-11 1 

.names $dffe~1304^Q~14 $dffe~1303^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37185 
1-0 1 
-11 1 

.names $dffe~1304^Q~15 $dffe~1303^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37187 
1-0 1 
-11 1 

.names $dffe~1304^Q~16 $dffe~1303^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37189 
1-0 1 
-11 1 

.names $dffe~1304^Q~17 $dffe~1303^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37191 
1-0 1 
-11 1 

.names $dffe~1304^Q~18 $dffe~1303^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37193 
1-0 1 
-11 1 

.names $dffe~1304^Q~19 $dffe~1303^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37195 
1-0 1 
-11 1 

.names $dffe~1304^Q~20 $dffe~1303^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37197 
1-0 1 
-11 1 

.names $dffe~1304^Q~21 $dffe~1303^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37199 
1-0 1 
-11 1 

.names $dffe~1304^Q~22 $dffe~1303^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37201 
1-0 1 
-11 1 

.names $dffe~1304^Q~23 $dffe~1303^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37203 
1-0 1 
-11 1 

.names $dffe~1304^Q~24 $dffe~1303^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37205 
1-0 1 
-11 1 

.names $dffe~1304^Q~25 $dffe~1303^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37207 
1-0 1 
-11 1 

.names $dffe~1304^Q~26 $dffe~1303^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37209 
1-0 1 
-11 1 

.names $dffe~1304^Q~27 $dffe~1303^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37211 
1-0 1 
-11 1 

.names $dffe~1304^Q~28 $dffe~1303^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37213 
1-0 1 
-11 1 

.names $dffe~1304^Q~29 $dffe~1303^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37215 
1-0 1 
-11 1 

.names $dffe~1304^Q~30 $dffe~1303^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37217 
1-0 1 
-11 1 

.names $dffe~1304^Q~31 $dffe~1303^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37219 
1-0 1 
-11 1 

.names $dffe~1305^Q~0 $dffe~1304^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37221 
1-0 1 
-11 1 

.names $dffe~1305^Q~1 $dffe~1304^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37223 
1-0 1 
-11 1 

.names $dffe~1305^Q~2 $dffe~1304^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37225 
1-0 1 
-11 1 

.names $dffe~1305^Q~3 $dffe~1304^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37227 
1-0 1 
-11 1 

.names $dffe~1305^Q~4 $dffe~1304^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37229 
1-0 1 
-11 1 

.names $dffe~1305^Q~5 $dffe~1304^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37231 
1-0 1 
-11 1 

.names $dffe~1305^Q~6 $dffe~1304^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37233 
1-0 1 
-11 1 

.names $dffe~1305^Q~7 $dffe~1304^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37235 
1-0 1 
-11 1 

.names $dffe~1305^Q~8 $dffe~1304^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37237 
1-0 1 
-11 1 

.names $dffe~1305^Q~9 $dffe~1304^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37239 
1-0 1 
-11 1 

.names $dffe~1305^Q~10 $dffe~1304^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37241 
1-0 1 
-11 1 

.names $dffe~1305^Q~11 $dffe~1304^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37243 
1-0 1 
-11 1 

.names $dffe~1305^Q~12 $dffe~1304^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37245 
1-0 1 
-11 1 

.names $dffe~1305^Q~13 $dffe~1304^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37247 
1-0 1 
-11 1 

.names $dffe~1305^Q~14 $dffe~1304^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37249 
1-0 1 
-11 1 

.names $dffe~1305^Q~15 $dffe~1304^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37251 
1-0 1 
-11 1 

.names $dffe~1305^Q~16 $dffe~1304^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37253 
1-0 1 
-11 1 

.names $dffe~1305^Q~17 $dffe~1304^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37255 
1-0 1 
-11 1 

.names $dffe~1305^Q~18 $dffe~1304^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37257 
1-0 1 
-11 1 

.names $dffe~1305^Q~19 $dffe~1304^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37259 
1-0 1 
-11 1 

.names $dffe~1305^Q~20 $dffe~1304^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37261 
1-0 1 
-11 1 

.names $dffe~1305^Q~21 $dffe~1304^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37263 
1-0 1 
-11 1 

.names $dffe~1305^Q~22 $dffe~1304^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37265 
1-0 1 
-11 1 

.names $dffe~1305^Q~23 $dffe~1304^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37267 
1-0 1 
-11 1 

.names $dffe~1305^Q~24 $dffe~1304^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37269 
1-0 1 
-11 1 

.names $dffe~1305^Q~25 $dffe~1304^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37271 
1-0 1 
-11 1 

.names $dffe~1305^Q~26 $dffe~1304^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37273 
1-0 1 
-11 1 

.names $dffe~1305^Q~27 $dffe~1304^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37275 
1-0 1 
-11 1 

.names $dffe~1305^Q~28 $dffe~1304^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37277 
1-0 1 
-11 1 

.names $dffe~1305^Q~29 $dffe~1304^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37279 
1-0 1 
-11 1 

.names $dffe~1305^Q~30 $dffe~1304^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37281 
1-0 1 
-11 1 

.names $dffe~1305^Q~31 $dffe~1304^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37283 
1-0 1 
-11 1 

.names $dffe~1306^Q~0 $dffe~1305^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37285 
1-0 1 
-11 1 

.names $dffe~1306^Q~1 $dffe~1305^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37287 
1-0 1 
-11 1 

.names $dffe~1306^Q~2 $dffe~1305^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37289 
1-0 1 
-11 1 

.names $dffe~1306^Q~3 $dffe~1305^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37291 
1-0 1 
-11 1 

.names $dffe~1306^Q~4 $dffe~1305^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37293 
1-0 1 
-11 1 

.names $dffe~1306^Q~5 $dffe~1305^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37295 
1-0 1 
-11 1 

.names $dffe~1306^Q~6 $dffe~1305^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37297 
1-0 1 
-11 1 

.names $dffe~1306^Q~7 $dffe~1305^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37299 
1-0 1 
-11 1 

.names $dffe~1306^Q~8 $dffe~1305^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37301 
1-0 1 
-11 1 

.names $dffe~1306^Q~9 $dffe~1305^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37303 
1-0 1 
-11 1 

.names $dffe~1306^Q~10 $dffe~1305^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37305 
1-0 1 
-11 1 

.names $dffe~1306^Q~11 $dffe~1305^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37307 
1-0 1 
-11 1 

.names $dffe~1306^Q~12 $dffe~1305^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37309 
1-0 1 
-11 1 

.names $dffe~1306^Q~13 $dffe~1305^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37311 
1-0 1 
-11 1 

.names $dffe~1306^Q~14 $dffe~1305^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37313 
1-0 1 
-11 1 

.names $dffe~1306^Q~15 $dffe~1305^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37315 
1-0 1 
-11 1 

.names $dffe~1306^Q~16 $dffe~1305^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37317 
1-0 1 
-11 1 

.names $dffe~1306^Q~17 $dffe~1305^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37319 
1-0 1 
-11 1 

.names $dffe~1306^Q~18 $dffe~1305^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37321 
1-0 1 
-11 1 

.names $dffe~1306^Q~19 $dffe~1305^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37323 
1-0 1 
-11 1 

.names $dffe~1306^Q~20 $dffe~1305^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37325 
1-0 1 
-11 1 

.names $dffe~1306^Q~21 $dffe~1305^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37327 
1-0 1 
-11 1 

.names $dffe~1306^Q~22 $dffe~1305^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37329 
1-0 1 
-11 1 

.names $dffe~1306^Q~23 $dffe~1305^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37331 
1-0 1 
-11 1 

.names $dffe~1306^Q~24 $dffe~1305^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37333 
1-0 1 
-11 1 

.names $dffe~1306^Q~25 $dffe~1305^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37335 
1-0 1 
-11 1 

.names $dffe~1306^Q~26 $dffe~1305^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37337 
1-0 1 
-11 1 

.names $dffe~1306^Q~27 $dffe~1305^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37339 
1-0 1 
-11 1 

.names $dffe~1306^Q~28 $dffe~1305^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37341 
1-0 1 
-11 1 

.names $dffe~1306^Q~29 $dffe~1305^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37343 
1-0 1 
-11 1 

.names $dffe~1306^Q~30 $dffe~1305^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37345 
1-0 1 
-11 1 

.names $dffe~1306^Q~31 $dffe~1305^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37347 
1-0 1 
-11 1 

.names $dffe~1307^Q~0 $dffe~1306^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37349 
1-0 1 
-11 1 

.names $dffe~1307^Q~1 $dffe~1306^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37351 
1-0 1 
-11 1 

.names $dffe~1307^Q~2 $dffe~1306^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37353 
1-0 1 
-11 1 

.names $dffe~1307^Q~3 $dffe~1306^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37355 
1-0 1 
-11 1 

.names $dffe~1307^Q~4 $dffe~1306^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37357 
1-0 1 
-11 1 

.names $dffe~1307^Q~5 $dffe~1306^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37359 
1-0 1 
-11 1 

.names $dffe~1307^Q~6 $dffe~1306^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37361 
1-0 1 
-11 1 

.names $dffe~1307^Q~7 $dffe~1306^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37363 
1-0 1 
-11 1 

.names $dffe~1307^Q~8 $dffe~1306^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37365 
1-0 1 
-11 1 

.names $dffe~1307^Q~9 $dffe~1306^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37367 
1-0 1 
-11 1 

.names $dffe~1307^Q~10 $dffe~1306^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37369 
1-0 1 
-11 1 

.names $dffe~1307^Q~11 $dffe~1306^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37371 
1-0 1 
-11 1 

.names $dffe~1307^Q~12 $dffe~1306^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37373 
1-0 1 
-11 1 

.names $dffe~1307^Q~13 $dffe~1306^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37375 
1-0 1 
-11 1 

.names $dffe~1307^Q~14 $dffe~1306^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37377 
1-0 1 
-11 1 

.names $dffe~1307^Q~15 $dffe~1306^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37379 
1-0 1 
-11 1 

.names $dffe~1307^Q~16 $dffe~1306^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37381 
1-0 1 
-11 1 

.names $dffe~1307^Q~17 $dffe~1306^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37383 
1-0 1 
-11 1 

.names $dffe~1307^Q~18 $dffe~1306^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37385 
1-0 1 
-11 1 

.names $dffe~1307^Q~19 $dffe~1306^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37387 
1-0 1 
-11 1 

.names $dffe~1307^Q~20 $dffe~1306^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37389 
1-0 1 
-11 1 

.names $dffe~1307^Q~21 $dffe~1306^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37391 
1-0 1 
-11 1 

.names $dffe~1307^Q~22 $dffe~1306^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37393 
1-0 1 
-11 1 

.names $dffe~1307^Q~23 $dffe~1306^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37395 
1-0 1 
-11 1 

.names $dffe~1307^Q~24 $dffe~1306^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37397 
1-0 1 
-11 1 

.names $dffe~1307^Q~25 $dffe~1306^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37399 
1-0 1 
-11 1 

.names $dffe~1307^Q~26 $dffe~1306^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37401 
1-0 1 
-11 1 

.names $dffe~1307^Q~27 $dffe~1306^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37403 
1-0 1 
-11 1 

.names $dffe~1307^Q~28 $dffe~1306^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37405 
1-0 1 
-11 1 

.names $dffe~1307^Q~29 $dffe~1306^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37407 
1-0 1 
-11 1 

.names $dffe~1307^Q~30 $dffe~1306^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37409 
1-0 1 
-11 1 

.names $dffe~1307^Q~31 $dffe~1306^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37411 
1-0 1 
-11 1 

.names $dffe~1230^Q~0 $dffe~1307^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37413 
1-0 1 
-11 1 

.names $dffe~1230^Q~1 $dffe~1307^Q~1 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37415 
1-0 1 
-11 1 

.names $dffe~1230^Q~2 $dffe~1307^Q~2 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37417 
1-0 1 
-11 1 

.names $dffe~1230^Q~3 $dffe~1307^Q~3 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37419 
1-0 1 
-11 1 

.names $dffe~1230^Q~4 $dffe~1307^Q~4 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37421 
1-0 1 
-11 1 

.names $dffe~1230^Q~5 $dffe~1307^Q~5 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37423 
1-0 1 
-11 1 

.names $dffe~1230^Q~6 $dffe~1307^Q~6 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37425 
1-0 1 
-11 1 

.names $dffe~1230^Q~7 $dffe~1307^Q~7 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37427 
1-0 1 
-11 1 

.names $dffe~1230^Q~8 $dffe~1307^Q~8 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37429 
1-0 1 
-11 1 

.names $dffe~1230^Q~9 $dffe~1307^Q~9 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37431 
1-0 1 
-11 1 

.names $dffe~1230^Q~10 $dffe~1307^Q~10 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37433 
1-0 1 
-11 1 

.names $dffe~1230^Q~11 $dffe~1307^Q~11 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37435 
1-0 1 
-11 1 

.names $dffe~1230^Q~12 $dffe~1307^Q~12 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37437 
1-0 1 
-11 1 

.names $dffe~1230^Q~13 $dffe~1307^Q~13 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37439 
1-0 1 
-11 1 

.names $dffe~1230^Q~14 $dffe~1307^Q~14 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37441 
1-0 1 
-11 1 

.names $dffe~1230^Q~15 $dffe~1307^Q~15 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37443 
1-0 1 
-11 1 

.names $dffe~1230^Q~16 $dffe~1307^Q~16 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37445 
1-0 1 
-11 1 

.names $dffe~1230^Q~17 $dffe~1307^Q~17 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37447 
1-0 1 
-11 1 

.names $dffe~1230^Q~18 $dffe~1307^Q~18 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37449 
1-0 1 
-11 1 

.names $dffe~1230^Q~19 $dffe~1307^Q~19 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37451 
1-0 1 
-11 1 

.names $dffe~1230^Q~20 $dffe~1307^Q~20 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37453 
1-0 1 
-11 1 

.names $dffe~1230^Q~21 $dffe~1307^Q~21 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37455 
1-0 1 
-11 1 

.names $dffe~1230^Q~22 $dffe~1307^Q~22 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37457 
1-0 1 
-11 1 

.names $dffe~1230^Q~23 $dffe~1307^Q~23 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37459 
1-0 1 
-11 1 

.names $dffe~1230^Q~24 $dffe~1307^Q~24 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37461 
1-0 1 
-11 1 

.names $dffe~1230^Q~25 $dffe~1307^Q~25 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37463 
1-0 1 
-11 1 

.names $dffe~1230^Q~26 $dffe~1307^Q~26 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37465 
1-0 1 
-11 1 

.names $dffe~1230^Q~27 $dffe~1307^Q~27 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37467 
1-0 1 
-11 1 

.names $dffe~1230^Q~28 $dffe~1307^Q~28 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37469 
1-0 1 
-11 1 

.names $dffe~1230^Q~29 $dffe~1307^Q~29 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37471 
1-0 1 
-11 1 

.names $dffe~1230^Q~30 $dffe~1307^Q~30 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37473 
1-0 1 
-11 1 

.names $dffe~1230^Q~31 $dffe~1307^Q~31 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37475 
1-0 1 
-11 1 

.names $dffe~1309^Q~0 $dffe~1308^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37477 
1-0 1 
-11 1 

.names $dffe~1310^Q~0 $dffe~1309^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37479 
1-0 1 
-11 1 

.names $dffe~1311^Q~0 $dffe~1310^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37481 
1-0 1 
-11 1 

.names $dffe~1312^Q~0 $dffe~1311^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37483 
1-0 1 
-11 1 

.names $dffe~1313^Q~0 $dffe~1312^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37485 
1-0 1 
-11 1 

.names $dffe~1314^Q~0 $dffe~1313^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37487 
1-0 1 
-11 1 

.names $dffe~1315^Q~0 $dffe~1314^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37489 
1-0 1 
-11 1 

.names $dffe~1316^Q~0 $dffe~1315^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37491 
1-0 1 
-11 1 

.names $dffe~1232^Q~0 $dffe~1316^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37493 
1-0 1 
-11 1 

.names $dffe~1318^Q~0 $dffe~1317^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37495 
1-0 1 
-11 1 

.names $dffe~1319^Q~0 $dffe~1318^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37497 
1-0 1 
-11 1 

.names $dffe~1320^Q~0 $dffe~1319^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37499 
1-0 1 
-11 1 

.names $dffe~1321^Q~0 $dffe~1320^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37501 
1-0 1 
-11 1 

.names $dffe~1322^Q~0 $dffe~1321^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37503 
1-0 1 
-11 1 

.names $dffe~1323^Q~0 $dffe~1322^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37505 
1-0 1 
-11 1 

.names $dffe~1324^Q~0 $dffe~1323^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37507 
1-0 1 
-11 1 

.names $dffe~1325^Q~0 $dffe~1324^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37509 
1-0 1 
-11 1 

.names $dffe~1234^Q~0 $dffe~1325^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37511 
1-0 1 
-11 1 

.names $dffe~1343^Q~0 $dffe~1342^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37513 
1-0 1 
-11 1 

.names $dffe~1344^Q~0 $dffe~1343^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37515 
1-0 1 
-11 1 

.names $dffe~1345^Q~0 $dffe~1344^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37517 
1-0 1 
-11 1 

.names $dffe~1346^Q~0 $dffe~1345^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37519 
1-0 1 
-11 1 

.names $dffe~1347^Q~0 $dffe~1346^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37521 
1-0 1 
-11 1 

.names $dffe~1348^Q~0 $dffe~1347^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37523 
1-0 1 
-11 1 

.names $dffe~1349^Q~0 $dffe~1348^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37525 
1-0 1 
-11 1 

.names $dffe~1350^Q~0 $dffe~1349^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37527 
1-0 1 
-11 1 

.names $dffe~1239^Q~0 $dffe~1350^Q~0 $or~1416^Y~0 $auto$rtlil.cc:3203:MuxGate$37529 
1-0 1 
-11 1 

.names $dffe~522^Q~0 $dffe~521^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38213 
1-0 1 
-11 1 

.names $dffe~522^Q~1 $dffe~521^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38215 
1-0 1 
-11 1 

.names $dffe~522^Q~2 $dffe~521^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38217 
1-0 1 
-11 1 

.names $dffe~522^Q~3 $dffe~521^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38219 
1-0 1 
-11 1 

.names $dffe~522^Q~4 $dffe~521^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38221 
1-0 1 
-11 1 

.names $dffe~522^Q~5 $dffe~521^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38223 
1-0 1 
-11 1 

.names $dffe~522^Q~6 $dffe~521^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38225 
1-0 1 
-11 1 

.names $dffe~522^Q~7 $dffe~521^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38227 
1-0 1 
-11 1 

.names $dffe~522^Q~8 $dffe~521^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38229 
1-0 1 
-11 1 

.names $dffe~522^Q~9 $dffe~521^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38231 
1-0 1 
-11 1 

.names $dffe~522^Q~10 $dffe~521^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38233 
1-0 1 
-11 1 

.names $dffe~522^Q~11 $dffe~521^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38235 
1-0 1 
-11 1 

.names $dffe~522^Q~12 $dffe~521^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38237 
1-0 1 
-11 1 

.names $dffe~522^Q~13 $dffe~521^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38239 
1-0 1 
-11 1 

.names $dffe~522^Q~14 $dffe~521^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38241 
1-0 1 
-11 1 

.names $dffe~522^Q~15 $dffe~521^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38243 
1-0 1 
-11 1 

.names $dffe~522^Q~16 $dffe~521^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38245 
1-0 1 
-11 1 

.names $dffe~522^Q~17 $dffe~521^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38247 
1-0 1 
-11 1 

.names $dffe~522^Q~18 $dffe~521^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38249 
1-0 1 
-11 1 

.names $dffe~522^Q~19 $dffe~521^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38251 
1-0 1 
-11 1 

.names $dffe~522^Q~20 $dffe~521^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38253 
1-0 1 
-11 1 

.names $dffe~522^Q~21 $dffe~521^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38255 
1-0 1 
-11 1 

.names $dffe~522^Q~22 $dffe~521^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38257 
1-0 1 
-11 1 

.names $dffe~522^Q~23 $dffe~521^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38259 
1-0 1 
-11 1 

.names $dffe~522^Q~24 $dffe~521^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38261 
1-0 1 
-11 1 

.names $dffe~522^Q~25 $dffe~521^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38263 
1-0 1 
-11 1 

.names $dffe~522^Q~26 $dffe~521^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38265 
1-0 1 
-11 1 

.names $dffe~522^Q~27 $dffe~521^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38267 
1-0 1 
-11 1 

.names $dffe~522^Q~28 $dffe~521^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38269 
1-0 1 
-11 1 

.names $dffe~522^Q~29 $dffe~521^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38271 
1-0 1 
-11 1 

.names $dffe~522^Q~30 $dffe~521^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38273 
1-0 1 
-11 1 

.names $dffe~522^Q~31 $dffe~521^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38275 
1-0 1 
-11 1 

.names $add~439^ADD~86-1[1] $dffe~522^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38277 
1-0 1 
-11 1 

.names $add~439^ADD~86-2[1] $dffe~522^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38279 
1-0 1 
-11 1 

.names $add~439^ADD~86-3[1] $dffe~522^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38281 
1-0 1 
-11 1 

.names $add~439^ADD~86-4[1] $dffe~522^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38283 
1-0 1 
-11 1 

.names $add~439^ADD~86-5[1] $dffe~522^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38285 
1-0 1 
-11 1 

.names $add~439^ADD~86-6[1] $dffe~522^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38287 
1-0 1 
-11 1 

.names $add~439^ADD~86-7[1] $dffe~522^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38289 
1-0 1 
-11 1 

.names $add~439^ADD~86-8[1] $dffe~522^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38291 
1-0 1 
-11 1 

.names $add~439^ADD~86-9[1] $dffe~522^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38293 
1-0 1 
-11 1 

.names $add~439^ADD~86-10[1] $dffe~522^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38295 
1-0 1 
-11 1 

.names $add~439^ADD~86-11[1] $dffe~522^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38297 
1-0 1 
-11 1 

.names $add~439^ADD~86-12[1] $dffe~522^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38299 
1-0 1 
-11 1 

.names $add~439^ADD~86-13[1] $dffe~522^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38301 
1-0 1 
-11 1 

.names $add~439^ADD~86-14[1] $dffe~522^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38303 
1-0 1 
-11 1 

.names $add~439^ADD~86-15[1] $dffe~522^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38305 
1-0 1 
-11 1 

.names $add~439^ADD~86-16[1] $dffe~522^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38307 
1-0 1 
-11 1 

.names $add~439^ADD~86-17[1] $dffe~522^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38309 
1-0 1 
-11 1 

.names $add~439^ADD~86-18[1] $dffe~522^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38311 
1-0 1 
-11 1 

.names $add~439^ADD~86-19[1] $dffe~522^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38313 
1-0 1 
-11 1 

.names $add~439^ADD~86-20[1] $dffe~522^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38315 
1-0 1 
-11 1 

.names $add~439^ADD~86-21[1] $dffe~522^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38317 
1-0 1 
-11 1 

.names $add~439^ADD~86-22[1] $dffe~522^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38319 
1-0 1 
-11 1 

.names $add~439^ADD~86-23[1] $dffe~522^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38321 
1-0 1 
-11 1 

.names $add~439^ADD~86-24[1] $dffe~522^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38323 
1-0 1 
-11 1 

.names $add~439^ADD~86-25[1] $dffe~522^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38325 
1-0 1 
-11 1 

.names $add~439^ADD~86-26[1] $dffe~522^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38327 
1-0 1 
-11 1 

.names $add~439^ADD~86-27[1] $dffe~522^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38329 
1-0 1 
-11 1 

.names $add~439^ADD~86-28[1] $dffe~522^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38331 
1-0 1 
-11 1 

.names $add~439^ADD~86-29[1] $dffe~522^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38333 
1-0 1 
-11 1 

.names $add~439^ADD~86-30[1] $dffe~522^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38335 
1-0 1 
-11 1 

.names $add~439^ADD~86-31[1] $dffe~522^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38337 
1-0 1 
-11 1 

.names $add~439^ADD~86-32[1] $dffe~522^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38339 
1-0 1 
-11 1 

.names $add~437^ADD~101-3[1] $dffe~523^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38341 
1-0 1 
-11 1 

.names $add~437^ADD~101-4[1] $dffe~523^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38343 
1-0 1 
-11 1 

.names $add~437^ADD~101-6[1] $dffe~523^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38345 
1-0 1 
-11 1 

.names $dffe~521^Q~0 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[0] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38347 
1-0 1 
-11 1 

.names $dffe~521^Q~1 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38349 
1-0 1 
-11 1 

.names $dffe~521^Q~2 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[2] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38351 
1-0 1 
-11 1 

.names $dffe~521^Q~3 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[3] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38353 
1-0 1 
-11 1 

.names $dffe~521^Q~4 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[4] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38355 
1-0 1 
-11 1 

.names $dffe~521^Q~5 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[5] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38357 
1-0 1 
-11 1 

.names $dffe~521^Q~6 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[6] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38359 
1-0 1 
-11 1 

.names $dffe~521^Q~7 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[7] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38361 
1-0 1 
-11 1 

.names $dffe~521^Q~8 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[8] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38363 
1-0 1 
-11 1 

.names $dffe~521^Q~9 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[9] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38365 
1-0 1 
-11 1 

.names $dffe~521^Q~10 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[10] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38367 
1-0 1 
-11 1 

.names $dffe~521^Q~11 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[11] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38369 
1-0 1 
-11 1 

.names $dffe~521^Q~12 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[12] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38371 
1-0 1 
-11 1 

.names $dffe~521^Q~13 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[13] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38373 
1-0 1 
-11 1 

.names $dffe~521^Q~14 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[14] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38375 
1-0 1 
-11 1 

.names $dffe~521^Q~15 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[15] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38377 
1-0 1 
-11 1 

.names $dffe~521^Q~16 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[16] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38379 
1-0 1 
-11 1 

.names $dffe~521^Q~17 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[17] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38381 
1-0 1 
-11 1 

.names $dffe~521^Q~18 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[18] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38383 
1-0 1 
-11 1 

.names $dffe~521^Q~19 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[19] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38385 
1-0 1 
-11 1 

.names $dffe~521^Q~20 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[20] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38387 
1-0 1 
-11 1 

.names $dffe~521^Q~21 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[21] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38389 
1-0 1 
-11 1 

.names $dffe~521^Q~22 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[22] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38391 
1-0 1 
-11 1 

.names $dffe~521^Q~23 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[23] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38393 
1-0 1 
-11 1 

.names $dffe~521^Q~24 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[24] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38395 
1-0 1 
-11 1 

.names $dffe~521^Q~25 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[25] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38397 
1-0 1 
-11 1 

.names $dffe~521^Q~26 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[26] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38399 
1-0 1 
-11 1 

.names $dffe~521^Q~27 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[27] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38401 
1-0 1 
-11 1 

.names $dffe~521^Q~28 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[28] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38403 
1-0 1 
-11 1 

.names $dffe~521^Q~29 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[29] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38405 
1-0 1 
-11 1 

.names $dffe~521^Q~30 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[30] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38407 
1-0 1 
-11 1 

.names $dffe~521^Q~31 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[31] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38409 
1-0 1 
-11 1 

.names $add~403^ADD~103-1[1] $dffe~524^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38411 
1-0 1 
-11 1 

.names $add~403^ADD~103-2[1] $dffe~524^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38413 
1-0 1 
-11 1 

.names $sub~725^MIN~75-32[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[31] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38415 
1-0 1 
-11 1 

.names $sub~725^MIN~75-33[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[32] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38417 
1-0 1 
-11 1 

.names $add~445^ADD~76-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38419 
1-0 1 
-11 1 

.names $add~445^ADD~76-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38421 
1-0 1 
-11 1 

.names $add~445^ADD~76-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38423 
1-0 1 
-11 1 

.names $add~445^ADD~76-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38425 
1-0 1 
-11 1 

.names $add~445^ADD~76-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38427 
1-0 1 
-11 1 

.names $add~445^ADD~76-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38429 
1-0 1 
-11 1 

.names $add~445^ADD~76-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38431 
1-0 1 
-11 1 

.names $add~445^ADD~76-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38433 
1-0 1 
-11 1 

.names $add~445^ADD~76-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38435 
1-0 1 
-11 1 

.names $add~445^ADD~76-10[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38437 
1-0 1 
-11 1 

.names $add~445^ADD~76-11[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38439 
1-0 1 
-11 1 

.names $add~445^ADD~76-12[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38441 
1-0 1 
-11 1 

.names $add~445^ADD~76-13[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38443 
1-0 1 
-11 1 

.names $add~445^ADD~76-14[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38445 
1-0 1 
-11 1 

.names $add~445^ADD~76-15[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38447 
1-0 1 
-11 1 

.names $add~445^ADD~76-16[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38449 
1-0 1 
-11 1 

.names $add~445^ADD~76-17[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38451 
1-0 1 
-11 1 

.names $add~445^ADD~76-18[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38453 
1-0 1 
-11 1 

.names $add~445^ADD~76-19[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38455 
1-0 1 
-11 1 

.names $add~445^ADD~76-20[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38457 
1-0 1 
-11 1 

.names $add~445^ADD~76-21[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38459 
1-0 1 
-11 1 

.names $add~445^ADD~76-22[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38461 
1-0 1 
-11 1 

.names $add~445^ADD~76-23[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38463 
1-0 1 
-11 1 

.names $add~445^ADD~76-24[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38465 
1-0 1 
-11 1 

.names $add~445^ADD~76-25[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38467 
1-0 1 
-11 1 

.names $add~445^ADD~76-26[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38469 
1-0 1 
-11 1 

.names $add~445^ADD~76-27[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38471 
1-0 1 
-11 1 

.names $add~445^ADD~76-28[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38473 
1-0 1 
-11 1 

.names $add~445^ADD~76-29[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38475 
1-0 1 
-11 1 

.names $add~445^ADD~76-30[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38477 
1-0 1 
-11 1 

.names $add~445^ADD~76-31[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38479 
1-0 1 
-11 1 

.names $add~445^ADD~76-32[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38481 
1-0 1 
-11 1 

.names $add~445^ADD~76-33[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38483 
1-0 1 
-11 1 

.names $sub~725^MIN~75-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[0] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38485 
1-0 1 
-11 1 

.names $sub~725^MIN~75-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[1] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38487 
1-0 1 
-11 1 

.names $sub~725^MIN~75-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[2] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38489 
1-0 1 
-11 1 

.names $sub~725^MIN~75-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[3] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38491 
1-0 1 
-11 1 

.names $sub~725^MIN~75-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[4] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38493 
1-0 1 
-11 1 

.names $sub~725^MIN~75-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[5] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38495 
1-0 1 
-11 1 

.names $sub~725^MIN~75-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[6] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38497 
1-0 1 
-11 1 

.names $sub~725^MIN~75-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[7] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38499 
1-0 1 
-11 1 

.names $sub~725^MIN~75-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[8] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38501 
1-0 1 
-11 1 

.names $sub~725^MIN~75-10[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[9] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38503 
1-0 1 
-11 1 

.names $sub~725^MIN~75-11[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[10] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38505 
1-0 1 
-11 1 

.names $sub~725^MIN~75-12[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[11] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38507 
1-0 1 
-11 1 

.names $sub~725^MIN~75-13[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[12] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38509 
1-0 1 
-11 1 

.names $sub~725^MIN~75-14[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[13] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38511 
1-0 1 
-11 1 

.names $sub~725^MIN~75-15[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[14] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38513 
1-0 1 
-11 1 

.names $sub~725^MIN~75-16[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[15] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38515 
1-0 1 
-11 1 

.names $sub~725^MIN~75-17[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[16] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38517 
1-0 1 
-11 1 

.names $sub~725^MIN~75-18[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[17] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38519 
1-0 1 
-11 1 

.names $sub~725^MIN~75-19[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[18] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38521 
1-0 1 
-11 1 

.names $sub~725^MIN~75-20[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[19] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38523 
1-0 1 
-11 1 

.names $sub~725^MIN~75-21[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[20] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38525 
1-0 1 
-11 1 

.names $sub~725^MIN~75-22[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[21] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38527 
1-0 1 
-11 1 

.names $sub~725^MIN~75-23[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[22] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38529 
1-0 1 
-11 1 

.names $sub~725^MIN~75-24[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[23] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38531 
1-0 1 
-11 1 

.names $sub~725^MIN~75-25[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[24] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38533 
1-0 1 
-11 1 

.names $sub~725^MIN~75-26[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[25] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38535 
1-0 1 
-11 1 

.names $sub~725^MIN~75-27[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[26] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38537 
1-0 1 
-11 1 

.names $sub~725^MIN~75-28[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[27] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38539 
1-0 1 
-11 1 

.names $sub~725^MIN~75-29[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[28] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38541 
1-0 1 
-11 1 

.names $sub~725^MIN~75-30[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[29] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38543 
1-0 1 
-11 1 

.names $sub~725^MIN~75-31[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[30] \
 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38545 
1-0 1 
-11 1 

.names $add~424^ADD~91-1[1] $dffe~528^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38547 
1-0 1 
-11 1 

.names $add~424^ADD~91-2[1] $dffe~528^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38549 
1-0 1 
-11 1 

.names $add~424^ADD~91-3[1] $dffe~528^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38551 
1-0 1 
-11 1 

.names $add~424^ADD~91-4[1] $dffe~528^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38553 
1-0 1 
-11 1 

.names $add~424^ADD~91-5[1] $dffe~528^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38555 
1-0 1 
-11 1 

.names $add~424^ADD~91-6[1] $dffe~528^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38557 
1-0 1 
-11 1 

.names $add~424^ADD~91-7[1] $dffe~528^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38559 
1-0 1 
-11 1 

.names $add~424^ADD~91-8[1] $dffe~528^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38561 
1-0 1 
-11 1 

.names $add~424^ADD~91-9[1] $dffe~528^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38563 
1-0 1 
-11 1 

.names $add~424^ADD~91-10[1] $dffe~528^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38565 
1-0 1 
-11 1 

.names $add~424^ADD~91-11[1] $dffe~528^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38567 
1-0 1 
-11 1 

.names $add~424^ADD~91-12[1] $dffe~528^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38569 
1-0 1 
-11 1 

.names $add~424^ADD~91-13[1] $dffe~528^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38571 
1-0 1 
-11 1 

.names $add~424^ADD~91-14[1] $dffe~528^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38573 
1-0 1 
-11 1 

.names $add~424^ADD~91-15[1] $dffe~528^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38575 
1-0 1 
-11 1 

.names $add~424^ADD~91-16[1] $dffe~528^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38577 
1-0 1 
-11 1 

.names $add~424^ADD~91-17[1] $dffe~528^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38579 
1-0 1 
-11 1 

.names $add~424^ADD~91-18[1] $dffe~528^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38581 
1-0 1 
-11 1 

.names $add~424^ADD~91-19[1] $dffe~528^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38583 
1-0 1 
-11 1 

.names $add~424^ADD~91-20[1] $dffe~528^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38585 
1-0 1 
-11 1 

.names $add~424^ADD~91-21[1] $dffe~528^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38587 
1-0 1 
-11 1 

.names $add~424^ADD~91-22[1] $dffe~528^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38589 
1-0 1 
-11 1 

.names $add~424^ADD~91-23[1] $dffe~528^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38591 
1-0 1 
-11 1 

.names $add~424^ADD~91-24[1] $dffe~528^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38593 
1-0 1 
-11 1 

.names $add~424^ADD~91-25[1] $dffe~528^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38595 
1-0 1 
-11 1 

.names $dffe~734^Q~33 $dffe~533^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38665 
1-0 1 
-11 1 

.names $dffe~734^Q~63 $dffe~533^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38667 
1-0 1 
-11 1 

.names $add~437^ADD~101-5[1] $dffe~523^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38701 
1-0 1 
-11 1 

.names $add~403^ADD~103-3[1] $dffe~525^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38717 
1-0 1 
-11 1 

.names $add~403^ADD~103-4[1] $dffe~525^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38719 
1-0 1 
-11 1 

.names $add~419^ADD~94-1[1] $dffe~527^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38721 
1-0 1 
-11 1 

.names $add~419^ADD~94-2[1] $dffe~527^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38723 
1-0 1 
-11 1 

.names $add~419^ADD~94-3[1] $dffe~527^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38725 
1-0 1 
-11 1 

.names $add~419^ADD~94-4[1] $dffe~527^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38727 
1-0 1 
-11 1 

.names $add~419^ADD~94-5[1] $dffe~527^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38729 
1-0 1 
-11 1 

.names $add~419^ADD~94-6[1] $dffe~527^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38731 
1-0 1 
-11 1 

.names $add~419^ADD~94-7[1] $dffe~527^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38733 
1-0 1 
-11 1 

.names $add~419^ADD~94-8[1] $dffe~527^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38735 
1-0 1 
-11 1 

.names $add~419^ADD~94-9[1] $dffe~527^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38737 
1-0 1 
-11 1 

.names $add~419^ADD~94-10[1] $dffe~527^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38739 
1-0 1 
-11 1 

.names $add~419^ADD~94-11[1] $dffe~527^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38741 
1-0 1 
-11 1 

.names $add~419^ADD~94-12[1] $dffe~527^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38743 
1-0 1 
-11 1 

.names $add~419^ADD~94-13[1] $dffe~527^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38745 
1-0 1 
-11 1 

.names $add~419^ADD~94-14[1] $dffe~527^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38747 
1-0 1 
-11 1 

.names $add~419^ADD~94-15[1] $dffe~527^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38749 
1-0 1 
-11 1 

.names $add~419^ADD~94-16[1] $dffe~527^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38751 
1-0 1 
-11 1 

.names $add~419^ADD~94-17[1] $dffe~527^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38753 
1-0 1 
-11 1 

.names $dffe~734^Q~0 $dffe~532^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38835 
1-0 1 
-11 1 

.names $dffe~734^Q~1 $dffe~532^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38837 
1-0 1 
-11 1 

.names $dffe~734^Q~2 $dffe~532^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38839 
1-0 1 
-11 1 

.names $dffe~734^Q~3 $dffe~532^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38841 
1-0 1 
-11 1 

.names $dffe~734^Q~4 $dffe~532^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38843 
1-0 1 
-11 1 

.names $dffe~734^Q~5 $dffe~532^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38845 
1-0 1 
-11 1 

.names $dffe~734^Q~6 $dffe~532^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38847 
1-0 1 
-11 1 

.names $dffe~734^Q~7 $dffe~532^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38849 
1-0 1 
-11 1 

.names $dffe~734^Q~8 $dffe~532^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38851 
1-0 1 
-11 1 

.names $dffe~734^Q~9 $dffe~532^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38853 
1-0 1 
-11 1 

.names $dffe~734^Q~10 $dffe~532^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38855 
1-0 1 
-11 1 

.names $dffe~734^Q~11 $dffe~532^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38857 
1-0 1 
-11 1 

.names $dffe~734^Q~12 $dffe~532^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38859 
1-0 1 
-11 1 

.names $dffe~734^Q~13 $dffe~532^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38861 
1-0 1 
-11 1 

.names $dffe~734^Q~14 $dffe~532^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38863 
1-0 1 
-11 1 

.names $dffe~734^Q~15 $dffe~532^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38865 
1-0 1 
-11 1 

.names $dffe~734^Q~16 $dffe~532^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38867 
1-0 1 
-11 1 

.names $dffe~734^Q~17 $dffe~532^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38869 
1-0 1 
-11 1 

.names $dffe~734^Q~18 $dffe~532^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38871 
1-0 1 
-11 1 

.names $dffe~734^Q~19 $dffe~532^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38873 
1-0 1 
-11 1 

.names $dffe~734^Q~20 $dffe~532^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38875 
1-0 1 
-11 1 

.names $dffe~734^Q~21 $dffe~532^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38877 
1-0 1 
-11 1 

.names $dffe~734^Q~22 $dffe~532^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38879 
1-0 1 
-11 1 

.names $dffe~734^Q~23 $dffe~532^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38881 
1-0 1 
-11 1 

.names $dffe~734^Q~24 $dffe~532^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38883 
1-0 1 
-11 1 

.names $dffe~734^Q~25 $dffe~532^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38885 
1-0 1 
-11 1 

.names $dffe~734^Q~26 $dffe~532^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38887 
1-0 1 
-11 1 

.names $dffe~734^Q~27 $dffe~532^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38889 
1-0 1 
-11 1 

.names $dffe~734^Q~28 $dffe~532^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38891 
1-0 1 
-11 1 

.names $dffe~734^Q~29 $dffe~532^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38893 
1-0 1 
-11 1 

.names $dffe~734^Q~30 $dffe~532^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38895 
1-0 1 
-11 1 

.names $dffe~734^Q~31 $dffe~532^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$38897 
1-0 1 
-11 1 

.names $dffe~734^Q~35 $dffe~533^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39047 
1-0 1 
-11 1 

.names $dffe~734^Q~37 $dffe~533^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39049 
1-0 1 
-11 1 

.names $add~433^ADD~79-1[1] $dffe~518^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39083 
1-0 1 
-11 1 

.names $add~433^ADD~79-2[1] $dffe~518^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39085 
1-0 1 
-11 1 

.names $add~433^ADD~79-3[1] $dffe~518^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39087 
1-0 1 
-11 1 

.names $add~433^ADD~79-4[1] $dffe~518^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39089 
1-0 1 
-11 1 

.names $add~433^ADD~79-5[1] $dffe~518^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39091 
1-0 1 
-11 1 

.names $dffe~532^Q~0 $dffe~531^Q~0 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39093 
1-0 1 
-11 1 

.names $dffe~532^Q~1 $dffe~531^Q~1 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39095 
1-0 1 
-11 1 

.names $dffe~532^Q~2 $dffe~531^Q~2 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39097 
1-0 1 
-11 1 

.names $dffe~532^Q~3 $dffe~531^Q~3 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39099 
1-0 1 
-11 1 

.names $dffe~532^Q~4 $dffe~531^Q~4 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39101 
1-0 1 
-11 1 

.names $dffe~532^Q~5 $dffe~531^Q~5 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39103 
1-0 1 
-11 1 

.names $dffe~532^Q~6 $dffe~531^Q~6 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39105 
1-0 1 
-11 1 

.names $dffe~532^Q~7 $dffe~531^Q~7 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39107 
1-0 1 
-11 1 

.names $dffe~532^Q~8 $dffe~531^Q~8 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39109 
1-0 1 
-11 1 

.names $dffe~532^Q~9 $dffe~531^Q~9 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39111 
1-0 1 
-11 1 

.names $dffe~532^Q~10 $dffe~531^Q~10 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39113 
1-0 1 
-11 1 

.names $dffe~532^Q~11 $dffe~531^Q~11 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39115 
1-0 1 
-11 1 

.names $dffe~532^Q~12 $dffe~531^Q~12 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39117 
1-0 1 
-11 1 

.names $dffe~532^Q~13 $dffe~531^Q~13 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39119 
1-0 1 
-11 1 

.names $dffe~532^Q~14 $dffe~531^Q~14 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39121 
1-0 1 
-11 1 

.names $dffe~532^Q~15 $dffe~531^Q~15 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39123 
1-0 1 
-11 1 

.names $dffe~532^Q~16 $dffe~531^Q~16 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39125 
1-0 1 
-11 1 

.names $dffe~532^Q~17 $dffe~531^Q~17 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39127 
1-0 1 
-11 1 

.names $dffe~532^Q~18 $dffe~531^Q~18 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39129 
1-0 1 
-11 1 

.names $dffe~532^Q~19 $dffe~531^Q~19 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39131 
1-0 1 
-11 1 

.names $dffe~532^Q~20 $dffe~531^Q~20 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39133 
1-0 1 
-11 1 

.names $dffe~532^Q~21 $dffe~531^Q~21 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39135 
1-0 1 
-11 1 

.names $dffe~532^Q~22 $dffe~531^Q~22 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39137 
1-0 1 
-11 1 

.names $dffe~532^Q~23 $dffe~531^Q~23 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39139 
1-0 1 
-11 1 

.names $dffe~532^Q~24 $dffe~531^Q~24 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39141 
1-0 1 
-11 1 

.names $dffe~532^Q~25 $dffe~531^Q~25 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39143 
1-0 1 
-11 1 

.names $dffe~532^Q~26 $dffe~531^Q~26 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39145 
1-0 1 
-11 1 

.names $dffe~532^Q~27 $dffe~531^Q~27 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39147 
1-0 1 
-11 1 

.names $dffe~532^Q~28 $dffe~531^Q~28 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39149 
1-0 1 
-11 1 

.names $dffe~532^Q~29 $dffe~531^Q~29 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39151 
1-0 1 
-11 1 

.names $dffe~532^Q~30 $dffe~531^Q~30 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39153 
1-0 1 
-11 1 

.names $dffe~532^Q~31 $dffe~531^Q~31 $or~682^Y~0 $auto$rtlil.cc:3203:MuxGate$39155 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28177 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$28179 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28181 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$28183 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28185 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$28187 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28189 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$28191 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28193 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$28195 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28197 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$28199 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28201 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$28203 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28205 vcc $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$28207 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28209 gnd reset $auto$rtlil.cc:3203:MuxGate$28211 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28213 gnd reset $auto$rtlil.cc:3203:MuxGate$28215 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28217 gnd reset $auto$rtlil.cc:3203:MuxGate$28219 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28221 gnd reset $auto$rtlil.cc:3203:MuxGate$28223 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28225 gnd reset $auto$rtlil.cc:3203:MuxGate$28227 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28229 gnd reset $auto$rtlil.cc:3203:MuxGate$28231 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28233 gnd reset $auto$rtlil.cc:3203:MuxGate$28235 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28237 gnd reset $auto$rtlil.cc:3203:MuxGate$28239 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28241 gnd reset $auto$rtlil.cc:3203:MuxGate$28243 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28245 gnd reset $auto$rtlil.cc:3203:MuxGate$28247 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$28249 gnd reset $auto$rtlil.cc:3203:MuxGate$28251 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29301 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$29303 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29305 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$29307 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29309 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$29311 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29313 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$29315 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29317 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$29319 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29321 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$29323 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29325 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$29327 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29333 gnd $or~687^Y~0 $auto$rtlil.cc:3203:MuxGate$29335 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3559.Y[0] vcc reset $auto$rtlil.cc:3203:MuxGate$29553 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3559.Y[1] gnd reset $auto$rtlil.cc:3203:MuxGate$29555 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3559.Y[2] gnd reset $auto$rtlil.cc:3203:MuxGate$29557 
1-0 1 
-11 1 

.names $mux~339^Y~0 vcc reset $auto$rtlil.cc:3203:MuxGate$29559 
1-0 1 
-11 1 

.names $mux~339^Y~1 gnd reset $auto$rtlil.cc:3203:MuxGate$29561 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29563 gnd reset $auto$rtlil.cc:3203:MuxGate$29565 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29567 gnd reset $auto$rtlil.cc:3203:MuxGate$29569 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2092.Y[0] vcc reset $auto$rtlil.cc:3203:MuxGate$29745 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2092.Y[1] gnd reset $auto$rtlil.cc:3203:MuxGate$29747 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2092.Y[2] gnd reset $auto$rtlil.cc:3203:MuxGate$29749 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29775 gnd $or~322^Y~0 $auto$rtlil.cc:3203:MuxGate$29777 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29783 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$29785 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29787 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$29789 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29791 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$29793 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29795 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$29797 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29799 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$29801 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29803 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$29805 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$29807 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$29809 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31861 gnd reset $auto$rtlil.cc:3203:MuxGate$31863 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31865 gnd reset $auto$rtlil.cc:3203:MuxGate$31867 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31869 gnd reset $auto$rtlil.cc:3203:MuxGate$31871 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31873 gnd reset $auto$rtlil.cc:3203:MuxGate$31875 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31877 gnd reset $auto$rtlil.cc:3203:MuxGate$31879 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31881 gnd reset $auto$rtlil.cc:3203:MuxGate$31883 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31885 gnd reset $auto$rtlil.cc:3203:MuxGate$31887 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31889 gnd reset $auto$rtlil.cc:3203:MuxGate$31891 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31893 gnd reset $auto$rtlil.cc:3203:MuxGate$31895 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31897 gnd reset $auto$rtlil.cc:3203:MuxGate$31899 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31901 gnd reset $auto$rtlil.cc:3203:MuxGate$31903 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31905 vcc $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$31907 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31909 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$31911 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31913 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$31915 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31917 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$31919 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31921 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$31923 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31925 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$31927 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31929 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$31931 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31933 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$31935 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31985 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$31987 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31989 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$31991 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31993 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$31995 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$31997 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$31999 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32001 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$32003 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32005 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$32007 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32009 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$32011 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32309 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$32311 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32313 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$32315 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32317 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$32319 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32321 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$32323 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32325 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$32327 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32329 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$32331 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32333 gnd $and~461^Y~0 $auto$rtlil.cc:3203:MuxGate$32335 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32589 gnd reset $auto$rtlil.cc:3203:MuxGate$32591 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32593 gnd reset $auto$rtlil.cc:3203:MuxGate$32595 
1-0 1 
-11 1 

.names $mux~704^Y~0 vcc reset $auto$rtlil.cc:3203:MuxGate$32597 
1-0 1 
-11 1 

.names $mux~704^Y~1 gnd reset $auto$rtlil.cc:3203:MuxGate$32599 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$5026.Y[0] vcc reset $auto$rtlil.cc:3203:MuxGate$32601 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$5026.Y[1] gnd reset $auto$rtlil.cc:3203:MuxGate$32603 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$5026.Y[2] gnd reset $auto$rtlil.cc:3203:MuxGate$32605 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32631 gnd $or~1052^Y~0 $auto$rtlil.cc:3203:MuxGate$32633 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32639 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$32641 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32643 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$32645 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32647 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$32649 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32651 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$32653 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32655 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$32657 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32659 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$32661 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$32663 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$32665 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34665 gnd reset $auto$rtlil.cc:3203:MuxGate$34667 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34669 gnd reset $auto$rtlil.cc:3203:MuxGate$34671 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34673 gnd reset $auto$rtlil.cc:3203:MuxGate$34675 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34677 gnd reset $auto$rtlil.cc:3203:MuxGate$34679 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34681 gnd reset $auto$rtlil.cc:3203:MuxGate$34683 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34685 gnd reset $auto$rtlil.cc:3203:MuxGate$34687 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34689 gnd reset $auto$rtlil.cc:3203:MuxGate$34691 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34693 gnd reset $auto$rtlil.cc:3203:MuxGate$34695 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34697 gnd reset $auto$rtlil.cc:3203:MuxGate$34699 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34701 gnd reset $auto$rtlil.cc:3203:MuxGate$34703 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34705 gnd reset $auto$rtlil.cc:3203:MuxGate$34707 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34709 vcc $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$34711 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34713 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$34715 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34717 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$34719 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34721 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$34723 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34725 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$34727 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34729 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$34731 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34733 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$34735 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34737 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$34739 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34789 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$34791 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34793 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$34795 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34797 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$34799 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34801 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$34803 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34805 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$34807 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34809 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$34811 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$34813 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$34815 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35113 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$35115 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35117 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$35119 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35121 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$35123 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35125 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$35127 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35129 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$35131 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35133 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$35135 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35137 gnd $and~826^Y~0 $auto$rtlil.cc:3203:MuxGate$35139 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35393 gnd reset $auto$rtlil.cc:3203:MuxGate$35395 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35397 gnd reset $auto$rtlil.cc:3203:MuxGate$35399 
1-0 1 
-11 1 

.names $mux~1069^Y~0 vcc reset $auto$rtlil.cc:3203:MuxGate$35401 
1-0 1 
-11 1 

.names $mux~1069^Y~1 gnd reset $auto$rtlil.cc:3203:MuxGate$35403 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6688.Y[0] vcc reset $auto$rtlil.cc:3203:MuxGate$35671 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6688.Y[1] gnd reset $auto$rtlil.cc:3203:MuxGate$35673 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6688.Y[2] gnd reset $auto$rtlil.cc:3203:MuxGate$35675 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35701 gnd $or~1421^Y~0 $auto$rtlil.cc:3203:MuxGate$35703 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35709 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$35711 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35713 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$35715 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35717 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$35719 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35721 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$35723 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35725 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$35727 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35729 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$35731 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$35733 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$35735 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37531 gnd reset $auto$rtlil.cc:3203:MuxGate$37533 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37535 gnd reset $auto$rtlil.cc:3203:MuxGate$37537 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37539 gnd reset $auto$rtlil.cc:3203:MuxGate$37541 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37543 gnd reset $auto$rtlil.cc:3203:MuxGate$37545 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37547 gnd reset $auto$rtlil.cc:3203:MuxGate$37549 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37551 gnd reset $auto$rtlil.cc:3203:MuxGate$37553 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37555 gnd reset $auto$rtlil.cc:3203:MuxGate$37557 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37559 gnd reset $auto$rtlil.cc:3203:MuxGate$37561 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37563 gnd reset $auto$rtlil.cc:3203:MuxGate$37565 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37567 gnd reset $auto$rtlil.cc:3203:MuxGate$37569 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37571 gnd reset $auto$rtlil.cc:3203:MuxGate$37573 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37575 vcc $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37577 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37579 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37581 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37583 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37585 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37587 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37589 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37591 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37593 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37595 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37597 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37599 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37601 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37603 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37605 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37631 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37633 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37635 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37637 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37639 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37641 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37643 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37645 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37647 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37649 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37651 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37653 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37655 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37657 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37931 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37933 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37935 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37937 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37939 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37941 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37943 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37945 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37947 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37949 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37951 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37953 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$37955 gnd $and~1195^Y~0 $auto$rtlil.cc:3203:MuxGate$37957 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$38197 gnd reset $auto$rtlil.cc:3203:MuxGate$38199 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$38201 gnd reset $auto$rtlil.cc:3203:MuxGate$38203 
1-0 1 
-11 1 

.names $mux~1438^Y~0 vcc reset $auto$rtlil.cc:3203:MuxGate$38205 
1-0 1 
-11 1 

.names $mux~1438^Y~1 gnd reset $auto$rtlil.cc:3203:MuxGate$38207 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$38209 gnd reset $auto$rtlil.cc:3203:MuxGate$38211 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$38673 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$38675 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$38677 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$38679 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$38681 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$38683 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$38685 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$38687 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$38689 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$38691 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$38693 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$38695 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$38697 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$38699 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$39051 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$39053 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$39055 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$39057 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$39059 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$39061 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$39063 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$39065 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$39067 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$39069 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$39071 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$39073 
1-0 1 
-11 1 

.names $auto$rtlil.cc:3203:MuxGate$39075 gnd $and~96^Y~0 $auto$rtlil.cc:3203:MuxGate$39077 
1-0 1 
-11 1 

.names gnd $sdffe~638^Q~0 $and~460^Y~0 $auto$rtlil.cc:3203:MuxGate$29329 
1-0 1 
-11 1 

.names gnd $sdffe~273^Q~0 $and~95^Y~0 $auto$rtlil.cc:3203:MuxGate$29779 
1-0 1 
-11 1 

.names gnd $sdffce~639^Q~0 $and~460^Y~0 $auto$rtlil.cc:3203:MuxGate$32013 
1-0 1 
-11 1 

.names gnd $mux~732^Y~0 $auto$simplemap.cc:254:simplemap_eqne$11176 $auto$rtlil.cc:3203:MuxGate$32017 
1-0 1 
-11 1 

.names gnd $sdffe~1003^Q~0 $and~825^Y~0 $auto$rtlil.cc:3203:MuxGate$32635 
1-0 1 
-11 1 

.names gnd $sdffce~1004^Q~0 $and~825^Y~0 $auto$rtlil.cc:3203:MuxGate$34817 
1-0 1 
-11 1 

.names gnd $mux~1097^Y~0 $auto$simplemap.cc:254:simplemap_eqne$14414 $auto$rtlil.cc:3203:MuxGate$34821 
1-0 1 
-11 1 

.names gnd $sdffe~1372^Q~0 $and~1194^Y~0 $auto$rtlil.cc:3203:MuxGate$35705 
1-0 1 
-11 1 

.names gnd $sdffce~1373^Q~0 $and~1194^Y~0 $auto$rtlil.cc:3203:MuxGate$37659 
1-0 1 
-11 1 

.names gnd $mux~1466^Y~0 $auto$simplemap.cc:254:simplemap_eqne$16817 $auto$rtlil.cc:3203:MuxGate$37663 
1-0 1 
-11 1 

.names gnd $mux~367^Y~0 $auto$simplemap.cc:254:simplemap_eqne$12190 $auto$rtlil.cc:3203:MuxGate$38661 
1-0 1 
-11 1 

.names gnd $sdffce~274^Q~0 $and~95^Y~0 $auto$rtlil.cc:3203:MuxGate$38669 
1-0 1 
-11 1 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~31 out1=dual_port_ram^MEM~270-31^out1~0 \
 out2=dual_port_ram^MEM~270-31^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~31 out1=dual_port_ram^MEM~269-31^out1~0 \
 out2=dual_port_ram^MEM~269-31^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~0 out1=dual_port_ram^MEM~269-0^out1~0 \
 out2=dual_port_ram^MEM~269-0^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~1 out1=dual_port_ram^MEM~269-1^out1~0 \
 out2=dual_port_ram^MEM~269-1^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~2 out1=dual_port_ram^MEM~269-2^out1~0 \
 out2=dual_port_ram^MEM~269-2^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~3 out1=dual_port_ram^MEM~269-3^out1~0 \
 out2=dual_port_ram^MEM~269-3^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~4 out1=dual_port_ram^MEM~269-4^out1~0 \
 out2=dual_port_ram^MEM~269-4^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~5 out1=dual_port_ram^MEM~269-5^out1~0 \
 out2=dual_port_ram^MEM~269-5^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~6 out1=dual_port_ram^MEM~269-6^out1~0 \
 out2=dual_port_ram^MEM~269-6^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~7 out1=dual_port_ram^MEM~269-7^out1~0 \
 out2=dual_port_ram^MEM~269-7^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~8 out1=dual_port_ram^MEM~269-8^out1~0 \
 out2=dual_port_ram^MEM~269-8^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~9 out1=dual_port_ram^MEM~269-9^out1~0 \
 out2=dual_port_ram^MEM~269-9^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~10 out1=dual_port_ram^MEM~269-10^out1~0 \
 out2=dual_port_ram^MEM~269-10^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~11 out1=dual_port_ram^MEM~269-11^out1~0 \
 out2=dual_port_ram^MEM~269-11^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~12 out1=dual_port_ram^MEM~269-12^out1~0 \
 out2=dual_port_ram^MEM~269-12^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~13 out1=dual_port_ram^MEM~269-13^out1~0 \
 out2=dual_port_ram^MEM~269-13^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~14 out1=dual_port_ram^MEM~269-14^out1~0 \
 out2=dual_port_ram^MEM~269-14^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~15 out1=dual_port_ram^MEM~269-15^out1~0 \
 out2=dual_port_ram^MEM~269-15^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~16 out1=dual_port_ram^MEM~269-16^out1~0 \
 out2=dual_port_ram^MEM~269-16^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~17 out1=dual_port_ram^MEM~269-17^out1~0 \
 out2=dual_port_ram^MEM~269-17^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~18 out1=dual_port_ram^MEM~269-18^out1~0 \
 out2=dual_port_ram^MEM~269-18^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~19 out1=dual_port_ram^MEM~269-19^out1~0 \
 out2=dual_port_ram^MEM~269-19^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~20 out1=dual_port_ram^MEM~269-20^out1~0 \
 out2=dual_port_ram^MEM~269-20^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~21 out1=dual_port_ram^MEM~269-21^out1~0 \
 out2=dual_port_ram^MEM~269-21^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~22 out1=dual_port_ram^MEM~269-22^out1~0 \
 out2=dual_port_ram^MEM~269-22^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~23 out1=dual_port_ram^MEM~269-23^out1~0 \
 out2=dual_port_ram^MEM~269-23^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~24 out1=dual_port_ram^MEM~269-24^out1~0 \
 out2=dual_port_ram^MEM~269-24^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~25 out1=dual_port_ram^MEM~269-25^out1~0 \
 out2=dual_port_ram^MEM~269-25^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~26 out1=dual_port_ram^MEM~269-26^out1~0 \
 out2=dual_port_ram^MEM~269-26^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~27 out1=dual_port_ram^MEM~269-27^out1~0 \
 out2=dual_port_ram^MEM~269-27^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~28 out1=dual_port_ram^MEM~269-28^out1~0 \
 out2=dual_port_ram^MEM~269-28^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~29 out1=dual_port_ram^MEM~269-29^out1~0 \
 out2=dual_port_ram^MEM~269-29^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~30 out1=dual_port_ram^MEM~269-30^out1~0 \
 out2=dual_port_ram^MEM~269-30^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~0 out1=dual_port_ram^MEM~270-0^out1~0 \
 out2=dual_port_ram^MEM~270-0^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~1 out1=dual_port_ram^MEM~270-1^out1~0 \
 out2=dual_port_ram^MEM~270-1^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~2 out1=dual_port_ram^MEM~270-2^out1~0 \
 out2=dual_port_ram^MEM~270-2^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~3 out1=dual_port_ram^MEM~270-3^out1~0 \
 out2=dual_port_ram^MEM~270-3^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~4 out1=dual_port_ram^MEM~270-4^out1~0 \
 out2=dual_port_ram^MEM~270-4^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~5 out1=dual_port_ram^MEM~270-5^out1~0 \
 out2=dual_port_ram^MEM~270-5^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~6 out1=dual_port_ram^MEM~270-6^out1~0 \
 out2=dual_port_ram^MEM~270-6^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~7 out1=dual_port_ram^MEM~270-7^out1~0 \
 out2=dual_port_ram^MEM~270-7^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~8 out1=dual_port_ram^MEM~270-8^out1~0 \
 out2=dual_port_ram^MEM~270-8^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~9 out1=dual_port_ram^MEM~270-9^out1~0 \
 out2=dual_port_ram^MEM~270-9^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~10 out1=dual_port_ram^MEM~270-10^out1~0 \
 out2=dual_port_ram^MEM~270-10^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~11 out1=dual_port_ram^MEM~270-11^out1~0 \
 out2=dual_port_ram^MEM~270-11^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~12 out1=dual_port_ram^MEM~270-12^out1~0 \
 out2=dual_port_ram^MEM~270-12^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~13 out1=dual_port_ram^MEM~270-13^out1~0 \
 out2=dual_port_ram^MEM~270-13^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~14 out1=dual_port_ram^MEM~270-14^out1~0 \
 out2=dual_port_ram^MEM~270-14^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~15 out1=dual_port_ram^MEM~270-15^out1~0 \
 out2=dual_port_ram^MEM~270-15^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~16 out1=dual_port_ram^MEM~270-16^out1~0 \
 out2=dual_port_ram^MEM~270-16^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~17 out1=dual_port_ram^MEM~270-17^out1~0 \
 out2=dual_port_ram^MEM~270-17^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~18 out1=dual_port_ram^MEM~270-18^out1~0 \
 out2=dual_port_ram^MEM~270-18^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~19 out1=dual_port_ram^MEM~270-19^out1~0 \
 out2=dual_port_ram^MEM~270-19^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~20 out1=dual_port_ram^MEM~270-20^out1~0 \
 out2=dual_port_ram^MEM~270-20^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~21 out1=dual_port_ram^MEM~270-21^out1~0 \
 out2=dual_port_ram^MEM~270-21^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~22 out1=dual_port_ram^MEM~270-22^out1~0 \
 out2=dual_port_ram^MEM~270-22^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~23 out1=dual_port_ram^MEM~270-23^out1~0 \
 out2=dual_port_ram^MEM~270-23^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~24 out1=dual_port_ram^MEM~270-24^out1~0 \
 out2=dual_port_ram^MEM~270-24^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~25 out1=dual_port_ram^MEM~270-25^out1~0 \
 out2=dual_port_ram^MEM~270-25^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~26 out1=dual_port_ram^MEM~270-26^out1~0 \
 out2=dual_port_ram^MEM~270-26^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~27 out1=dual_port_ram^MEM~270-27^out1~0 \
 out2=dual_port_ram^MEM~270-27^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~28 out1=dual_port_ram^MEM~270-28^out1~0 \
 out2=dual_port_ram^MEM~270-28^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~29 out1=dual_port_ram^MEM~270-29^out1~0 \
 out2=dual_port_ram^MEM~270-29^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~30 out1=dual_port_ram^MEM~270-30^out1~0 \
 out2=dual_port_ram^MEM~270-30^out2~1 we1=gnd we2=$eq~372^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~31 out1=dual_port_ram^MEM~268-31^out1~0 \
 out2=dual_port_ram^MEM~268-31^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~31 out1=dual_port_ram^MEM~267-31^out1~0 \
 out2=dual_port_ram^MEM~267-31^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~0 out1=dual_port_ram^MEM~267-0^out1~0 \
 out2=dual_port_ram^MEM~267-0^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~1 out1=dual_port_ram^MEM~267-1^out1~0 \
 out2=dual_port_ram^MEM~267-1^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~2 out1=dual_port_ram^MEM~267-2^out1~0 \
 out2=dual_port_ram^MEM~267-2^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~3 out1=dual_port_ram^MEM~267-3^out1~0 \
 out2=dual_port_ram^MEM~267-3^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~4 out1=dual_port_ram^MEM~267-4^out1~0 \
 out2=dual_port_ram^MEM~267-4^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~5 out1=dual_port_ram^MEM~267-5^out1~0 \
 out2=dual_port_ram^MEM~267-5^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~6 out1=dual_port_ram^MEM~267-6^out1~0 \
 out2=dual_port_ram^MEM~267-6^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~7 out1=dual_port_ram^MEM~267-7^out1~0 \
 out2=dual_port_ram^MEM~267-7^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~8 out1=dual_port_ram^MEM~267-8^out1~0 \
 out2=dual_port_ram^MEM~267-8^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~9 out1=dual_port_ram^MEM~267-9^out1~0 \
 out2=dual_port_ram^MEM~267-9^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~10 out1=dual_port_ram^MEM~267-10^out1~0 \
 out2=dual_port_ram^MEM~267-10^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~11 out1=dual_port_ram^MEM~267-11^out1~0 \
 out2=dual_port_ram^MEM~267-11^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~12 out1=dual_port_ram^MEM~267-12^out1~0 \
 out2=dual_port_ram^MEM~267-12^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~13 out1=dual_port_ram^MEM~267-13^out1~0 \
 out2=dual_port_ram^MEM~267-13^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~14 out1=dual_port_ram^MEM~267-14^out1~0 \
 out2=dual_port_ram^MEM~267-14^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~15 out1=dual_port_ram^MEM~267-15^out1~0 \
 out2=dual_port_ram^MEM~267-15^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~16 out1=dual_port_ram^MEM~267-16^out1~0 \
 out2=dual_port_ram^MEM~267-16^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~17 out1=dual_port_ram^MEM~267-17^out1~0 \
 out2=dual_port_ram^MEM~267-17^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~18 out1=dual_port_ram^MEM~267-18^out1~0 \
 out2=dual_port_ram^MEM~267-18^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~19 out1=dual_port_ram^MEM~267-19^out1~0 \
 out2=dual_port_ram^MEM~267-19^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~20 out1=dual_port_ram^MEM~267-20^out1~0 \
 out2=dual_port_ram^MEM~267-20^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~21 out1=dual_port_ram^MEM~267-21^out1~0 \
 out2=dual_port_ram^MEM~267-21^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~22 out1=dual_port_ram^MEM~267-22^out1~0 \
 out2=dual_port_ram^MEM~267-22^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~23 out1=dual_port_ram^MEM~267-23^out1~0 \
 out2=dual_port_ram^MEM~267-23^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~24 out1=dual_port_ram^MEM~267-24^out1~0 \
 out2=dual_port_ram^MEM~267-24^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~25 out1=dual_port_ram^MEM~267-25^out1~0 \
 out2=dual_port_ram^MEM~267-25^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~26 out1=dual_port_ram^MEM~267-26^out1~0 \
 out2=dual_port_ram^MEM~267-26^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~27 out1=dual_port_ram^MEM~267-27^out1~0 \
 out2=dual_port_ram^MEM~267-27^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~28 out1=dual_port_ram^MEM~267-28^out1~0 \
 out2=dual_port_ram^MEM~267-28^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~29 out1=dual_port_ram^MEM~267-29^out1~0 \
 out2=dual_port_ram^MEM~267-29^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~147^Q~30 out1=dual_port_ram^MEM~267-30^out1~0 \
 out2=dual_port_ram^MEM~267-30^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~0 out1=dual_port_ram^MEM~268-0^out1~0 \
 out2=dual_port_ram^MEM~268-0^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~1 out1=dual_port_ram^MEM~268-1^out1~0 \
 out2=dual_port_ram^MEM~268-1^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~2 out1=dual_port_ram^MEM~268-2^out1~0 \
 out2=dual_port_ram^MEM~268-2^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~3 out1=dual_port_ram^MEM~268-3^out1~0 \
 out2=dual_port_ram^MEM~268-3^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~4 out1=dual_port_ram^MEM~268-4^out1~0 \
 out2=dual_port_ram^MEM~268-4^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~5 out1=dual_port_ram^MEM~268-5^out1~0 \
 out2=dual_port_ram^MEM~268-5^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~6 out1=dual_port_ram^MEM~268-6^out1~0 \
 out2=dual_port_ram^MEM~268-6^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~7 out1=dual_port_ram^MEM~268-7^out1~0 \
 out2=dual_port_ram^MEM~268-7^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~8 out1=dual_port_ram^MEM~268-8^out1~0 \
 out2=dual_port_ram^MEM~268-8^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~9 out1=dual_port_ram^MEM~268-9^out1~0 \
 out2=dual_port_ram^MEM~268-9^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~10 out1=dual_port_ram^MEM~268-10^out1~0 \
 out2=dual_port_ram^MEM~268-10^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~11 out1=dual_port_ram^MEM~268-11^out1~0 \
 out2=dual_port_ram^MEM~268-11^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~12 out1=dual_port_ram^MEM~268-12^out1~0 \
 out2=dual_port_ram^MEM~268-12^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~13 out1=dual_port_ram^MEM~268-13^out1~0 \
 out2=dual_port_ram^MEM~268-13^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~14 out1=dual_port_ram^MEM~268-14^out1~0 \
 out2=dual_port_ram^MEM~268-14^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~15 out1=dual_port_ram^MEM~268-15^out1~0 \
 out2=dual_port_ram^MEM~268-15^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~16 out1=dual_port_ram^MEM~268-16^out1~0 \
 out2=dual_port_ram^MEM~268-16^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~17 out1=dual_port_ram^MEM~268-17^out1~0 \
 out2=dual_port_ram^MEM~268-17^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~18 out1=dual_port_ram^MEM~268-18^out1~0 \
 out2=dual_port_ram^MEM~268-18^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~19 out1=dual_port_ram^MEM~268-19^out1~0 \
 out2=dual_port_ram^MEM~268-19^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~20 out1=dual_port_ram^MEM~268-20^out1~0 \
 out2=dual_port_ram^MEM~268-20^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~21 out1=dual_port_ram^MEM~268-21^out1~0 \
 out2=dual_port_ram^MEM~268-21^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~22 out1=dual_port_ram^MEM~268-22^out1~0 \
 out2=dual_port_ram^MEM~268-22^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~23 out1=dual_port_ram^MEM~268-23^out1~0 \
 out2=dual_port_ram^MEM~268-23^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~24 out1=dual_port_ram^MEM~268-24^out1~0 \
 out2=dual_port_ram^MEM~268-24^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~25 out1=dual_port_ram^MEM~268-25^out1~0 \
 out2=dual_port_ram^MEM~268-25^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~26 out1=dual_port_ram^MEM~268-26^out1~0 \
 out2=dual_port_ram^MEM~268-26^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~27 out1=dual_port_ram^MEM~268-27^out1~0 \
 out2=dual_port_ram^MEM~268-27^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~28 out1=dual_port_ram^MEM~268-28^out1~0 \
 out2=dual_port_ram^MEM~268-28^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~29 out1=dual_port_ram^MEM~268-29^out1~0 \
 out2=dual_port_ram^MEM~268-29^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~235^Q~0 addr1[1]=$dffe~235^Q~1 addr1[2]=$dffe~235^Q~2 addr1[3]=$dffe~235^Q~3 \
 addr1[4]=$dffe~235^Q~4 addr1[5]=$dffe~235^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~252^Q~0 addr2[1]=$dffe~252^Q~1 addr2[2]=$dffe~252^Q~2 addr2[3]=$dffe~252^Q~3 \
 addr2[4]=$dffe~252^Q~4 addr2[5]=$dffe~252^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~148^Q~30 out1=dual_port_ram^MEM~268-30^out1~0 \
 out2=dual_port_ram^MEM~268-30^out2~1 we1=gnd we2=$eq~371^Y~0 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-31^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-0^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-1^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-2^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-3^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-4^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-5^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-6^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-7^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-8^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-9^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-10^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-11^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-12^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-13^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-14^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-15^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-16^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-17^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-18^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-19^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-20^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-21^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-22^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-23^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-24^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-25^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-26^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-27^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-28^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-29^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~128^Q~0 addr[1]=$dffe~128^Q~1 addr[2]=$dffe~128^Q~2 addr[3]=$dffe~128^Q~3 \
 addr[4]=$dffe~128^Q~4 addr[5]=$dffe~128^Q~5 addr[6]=$dffe~128^Q~6 addr[7]=$dffe~128^Q~7 addr[8]=$dffe~128^Q~8 \
 addr[9]=$dffe~128^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~274-30^out~0 we=gnd 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~31 out1=dual_port_ram^MEM~266-31^out1~0 \
 out2=dual_port_ram^MEM~266-31^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~31 out1=dual_port_ram^MEM~265-31^out1~0 \
 out2=dual_port_ram^MEM~265-31^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~0 out1=dual_port_ram^MEM~265-0^out1~0 \
 out2=dual_port_ram^MEM~265-0^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~1 out1=dual_port_ram^MEM~265-1^out1~0 \
 out2=dual_port_ram^MEM~265-1^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~2 out1=dual_port_ram^MEM~265-2^out1~0 \
 out2=dual_port_ram^MEM~265-2^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~3 out1=dual_port_ram^MEM~265-3^out1~0 \
 out2=dual_port_ram^MEM~265-3^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~4 out1=dual_port_ram^MEM~265-4^out1~0 \
 out2=dual_port_ram^MEM~265-4^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~5 out1=dual_port_ram^MEM~265-5^out1~0 \
 out2=dual_port_ram^MEM~265-5^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~6 out1=dual_port_ram^MEM~265-6^out1~0 \
 out2=dual_port_ram^MEM~265-6^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~7 out1=dual_port_ram^MEM~265-7^out1~0 \
 out2=dual_port_ram^MEM~265-7^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~8 out1=dual_port_ram^MEM~265-8^out1~0 \
 out2=dual_port_ram^MEM~265-8^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~9 out1=dual_port_ram^MEM~265-9^out1~0 \
 out2=dual_port_ram^MEM~265-9^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~10 out1=dual_port_ram^MEM~265-10^out1~0 \
 out2=dual_port_ram^MEM~265-10^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~11 out1=dual_port_ram^MEM~265-11^out1~0 \
 out2=dual_port_ram^MEM~265-11^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~12 out1=dual_port_ram^MEM~265-12^out1~0 \
 out2=dual_port_ram^MEM~265-12^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~13 out1=dual_port_ram^MEM~265-13^out1~0 \
 out2=dual_port_ram^MEM~265-13^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~14 out1=dual_port_ram^MEM~265-14^out1~0 \
 out2=dual_port_ram^MEM~265-14^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~15 out1=dual_port_ram^MEM~265-15^out1~0 \
 out2=dual_port_ram^MEM~265-15^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~16 out1=dual_port_ram^MEM~265-16^out1~0 \
 out2=dual_port_ram^MEM~265-16^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~17 out1=dual_port_ram^MEM~265-17^out1~0 \
 out2=dual_port_ram^MEM~265-17^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~18 out1=dual_port_ram^MEM~265-18^out1~0 \
 out2=dual_port_ram^MEM~265-18^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~19 out1=dual_port_ram^MEM~265-19^out1~0 \
 out2=dual_port_ram^MEM~265-19^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~20 out1=dual_port_ram^MEM~265-20^out1~0 \
 out2=dual_port_ram^MEM~265-20^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~21 out1=dual_port_ram^MEM~265-21^out1~0 \
 out2=dual_port_ram^MEM~265-21^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~22 out1=dual_port_ram^MEM~265-22^out1~0 \
 out2=dual_port_ram^MEM~265-22^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~23 out1=dual_port_ram^MEM~265-23^out1~0 \
 out2=dual_port_ram^MEM~265-23^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~24 out1=dual_port_ram^MEM~265-24^out1~0 \
 out2=dual_port_ram^MEM~265-24^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~25 out1=dual_port_ram^MEM~265-25^out1~0 \
 out2=dual_port_ram^MEM~265-25^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~26 out1=dual_port_ram^MEM~265-26^out1~0 \
 out2=dual_port_ram^MEM~265-26^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~27 out1=dual_port_ram^MEM~265-27^out1~0 \
 out2=dual_port_ram^MEM~265-27^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~28 out1=dual_port_ram^MEM~265-28^out1~0 \
 out2=dual_port_ram^MEM~265-28^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~29 out1=dual_port_ram^MEM~265-29^out1~0 \
 out2=dual_port_ram^MEM~265-29^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~30 out1=dual_port_ram^MEM~265-30^out1~0 \
 out2=dual_port_ram^MEM~265-30^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~0 out1=dual_port_ram^MEM~266-0^out1~0 \
 out2=dual_port_ram^MEM~266-0^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~1 out1=dual_port_ram^MEM~266-1^out1~0 \
 out2=dual_port_ram^MEM~266-1^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~2 out1=dual_port_ram^MEM~266-2^out1~0 \
 out2=dual_port_ram^MEM~266-2^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~3 out1=dual_port_ram^MEM~266-3^out1~0 \
 out2=dual_port_ram^MEM~266-3^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~4 out1=dual_port_ram^MEM~266-4^out1~0 \
 out2=dual_port_ram^MEM~266-4^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~5 out1=dual_port_ram^MEM~266-5^out1~0 \
 out2=dual_port_ram^MEM~266-5^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~6 out1=dual_port_ram^MEM~266-6^out1~0 \
 out2=dual_port_ram^MEM~266-6^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~7 out1=dual_port_ram^MEM~266-7^out1~0 \
 out2=dual_port_ram^MEM~266-7^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~8 out1=dual_port_ram^MEM~266-8^out1~0 \
 out2=dual_port_ram^MEM~266-8^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~9 out1=dual_port_ram^MEM~266-9^out1~0 \
 out2=dual_port_ram^MEM~266-9^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~10 out1=dual_port_ram^MEM~266-10^out1~0 \
 out2=dual_port_ram^MEM~266-10^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~11 out1=dual_port_ram^MEM~266-11^out1~0 \
 out2=dual_port_ram^MEM~266-11^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~12 out1=dual_port_ram^MEM~266-12^out1~0 \
 out2=dual_port_ram^MEM~266-12^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~13 out1=dual_port_ram^MEM~266-13^out1~0 \
 out2=dual_port_ram^MEM~266-13^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~14 out1=dual_port_ram^MEM~266-14^out1~0 \
 out2=dual_port_ram^MEM~266-14^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~15 out1=dual_port_ram^MEM~266-15^out1~0 \
 out2=dual_port_ram^MEM~266-15^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~16 out1=dual_port_ram^MEM~266-16^out1~0 \
 out2=dual_port_ram^MEM~266-16^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~17 out1=dual_port_ram^MEM~266-17^out1~0 \
 out2=dual_port_ram^MEM~266-17^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~18 out1=dual_port_ram^MEM~266-18^out1~0 \
 out2=dual_port_ram^MEM~266-18^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~19 out1=dual_port_ram^MEM~266-19^out1~0 \
 out2=dual_port_ram^MEM~266-19^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~20 out1=dual_port_ram^MEM~266-20^out1~0 \
 out2=dual_port_ram^MEM~266-20^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~21 out1=dual_port_ram^MEM~266-21^out1~0 \
 out2=dual_port_ram^MEM~266-21^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~22 out1=dual_port_ram^MEM~266-22^out1~0 \
 out2=dual_port_ram^MEM~266-22^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~23 out1=dual_port_ram^MEM~266-23^out1~0 \
 out2=dual_port_ram^MEM~266-23^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~24 out1=dual_port_ram^MEM~266-24^out1~0 \
 out2=dual_port_ram^MEM~266-24^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~25 out1=dual_port_ram^MEM~266-25^out1~0 \
 out2=dual_port_ram^MEM~266-25^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~26 out1=dual_port_ram^MEM~266-26^out1~0 \
 out2=dual_port_ram^MEM~266-26^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~27 out1=dual_port_ram^MEM~266-27^out1~0 \
 out2=dual_port_ram^MEM~266-27^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~28 out1=dual_port_ram^MEM~266-28^out1~0 \
 out2=dual_port_ram^MEM~266-28^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~29 out1=dual_port_ram^MEM~266-29^out1~0 \
 out2=dual_port_ram^MEM~266-29^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~30 out1=dual_port_ram^MEM~266-30^out1~0 \
 out2=dual_port_ram^MEM~266-30^out2~1 we1=gnd we2=$eq~737^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~31 out1=dual_port_ram^MEM~264-31^out1~0 \
 out2=dual_port_ram^MEM~264-31^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~31 out1=dual_port_ram^MEM~263-31^out1~0 \
 out2=dual_port_ram^MEM~263-31^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~0 out1=dual_port_ram^MEM~263-0^out1~0 \
 out2=dual_port_ram^MEM~263-0^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~1 out1=dual_port_ram^MEM~263-1^out1~0 \
 out2=dual_port_ram^MEM~263-1^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~2 out1=dual_port_ram^MEM~263-2^out1~0 \
 out2=dual_port_ram^MEM~263-2^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~3 out1=dual_port_ram^MEM~263-3^out1~0 \
 out2=dual_port_ram^MEM~263-3^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~4 out1=dual_port_ram^MEM~263-4^out1~0 \
 out2=dual_port_ram^MEM~263-4^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~5 out1=dual_port_ram^MEM~263-5^out1~0 \
 out2=dual_port_ram^MEM~263-5^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~6 out1=dual_port_ram^MEM~263-6^out1~0 \
 out2=dual_port_ram^MEM~263-6^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~7 out1=dual_port_ram^MEM~263-7^out1~0 \
 out2=dual_port_ram^MEM~263-7^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~8 out1=dual_port_ram^MEM~263-8^out1~0 \
 out2=dual_port_ram^MEM~263-8^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~9 out1=dual_port_ram^MEM~263-9^out1~0 \
 out2=dual_port_ram^MEM~263-9^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~10 out1=dual_port_ram^MEM~263-10^out1~0 \
 out2=dual_port_ram^MEM~263-10^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~11 out1=dual_port_ram^MEM~263-11^out1~0 \
 out2=dual_port_ram^MEM~263-11^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~12 out1=dual_port_ram^MEM~263-12^out1~0 \
 out2=dual_port_ram^MEM~263-12^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~13 out1=dual_port_ram^MEM~263-13^out1~0 \
 out2=dual_port_ram^MEM~263-13^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~14 out1=dual_port_ram^MEM~263-14^out1~0 \
 out2=dual_port_ram^MEM~263-14^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~15 out1=dual_port_ram^MEM~263-15^out1~0 \
 out2=dual_port_ram^MEM~263-15^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~16 out1=dual_port_ram^MEM~263-16^out1~0 \
 out2=dual_port_ram^MEM~263-16^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~17 out1=dual_port_ram^MEM~263-17^out1~0 \
 out2=dual_port_ram^MEM~263-17^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~18 out1=dual_port_ram^MEM~263-18^out1~0 \
 out2=dual_port_ram^MEM~263-18^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~19 out1=dual_port_ram^MEM~263-19^out1~0 \
 out2=dual_port_ram^MEM~263-19^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~20 out1=dual_port_ram^MEM~263-20^out1~0 \
 out2=dual_port_ram^MEM~263-20^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~21 out1=dual_port_ram^MEM~263-21^out1~0 \
 out2=dual_port_ram^MEM~263-21^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~22 out1=dual_port_ram^MEM~263-22^out1~0 \
 out2=dual_port_ram^MEM~263-22^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~23 out1=dual_port_ram^MEM~263-23^out1~0 \
 out2=dual_port_ram^MEM~263-23^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~24 out1=dual_port_ram^MEM~263-24^out1~0 \
 out2=dual_port_ram^MEM~263-24^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~25 out1=dual_port_ram^MEM~263-25^out1~0 \
 out2=dual_port_ram^MEM~263-25^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~26 out1=dual_port_ram^MEM~263-26^out1~0 \
 out2=dual_port_ram^MEM~263-26^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~27 out1=dual_port_ram^MEM~263-27^out1~0 \
 out2=dual_port_ram^MEM~263-27^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~28 out1=dual_port_ram^MEM~263-28^out1~0 \
 out2=dual_port_ram^MEM~263-28^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~29 out1=dual_port_ram^MEM~263-29^out1~0 \
 out2=dual_port_ram^MEM~263-29^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~512^Q~30 out1=dual_port_ram^MEM~263-30^out1~0 \
 out2=dual_port_ram^MEM~263-30^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~0 out1=dual_port_ram^MEM~264-0^out1~0 \
 out2=dual_port_ram^MEM~264-0^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~1 out1=dual_port_ram^MEM~264-1^out1~0 \
 out2=dual_port_ram^MEM~264-1^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~2 out1=dual_port_ram^MEM~264-2^out1~0 \
 out2=dual_port_ram^MEM~264-2^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~3 out1=dual_port_ram^MEM~264-3^out1~0 \
 out2=dual_port_ram^MEM~264-3^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~4 out1=dual_port_ram^MEM~264-4^out1~0 \
 out2=dual_port_ram^MEM~264-4^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~5 out1=dual_port_ram^MEM~264-5^out1~0 \
 out2=dual_port_ram^MEM~264-5^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~6 out1=dual_port_ram^MEM~264-6^out1~0 \
 out2=dual_port_ram^MEM~264-6^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~7 out1=dual_port_ram^MEM~264-7^out1~0 \
 out2=dual_port_ram^MEM~264-7^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~8 out1=dual_port_ram^MEM~264-8^out1~0 \
 out2=dual_port_ram^MEM~264-8^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~9 out1=dual_port_ram^MEM~264-9^out1~0 \
 out2=dual_port_ram^MEM~264-9^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~10 out1=dual_port_ram^MEM~264-10^out1~0 \
 out2=dual_port_ram^MEM~264-10^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~11 out1=dual_port_ram^MEM~264-11^out1~0 \
 out2=dual_port_ram^MEM~264-11^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~12 out1=dual_port_ram^MEM~264-12^out1~0 \
 out2=dual_port_ram^MEM~264-12^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~13 out1=dual_port_ram^MEM~264-13^out1~0 \
 out2=dual_port_ram^MEM~264-13^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~14 out1=dual_port_ram^MEM~264-14^out1~0 \
 out2=dual_port_ram^MEM~264-14^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~15 out1=dual_port_ram^MEM~264-15^out1~0 \
 out2=dual_port_ram^MEM~264-15^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~16 out1=dual_port_ram^MEM~264-16^out1~0 \
 out2=dual_port_ram^MEM~264-16^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~17 out1=dual_port_ram^MEM~264-17^out1~0 \
 out2=dual_port_ram^MEM~264-17^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~18 out1=dual_port_ram^MEM~264-18^out1~0 \
 out2=dual_port_ram^MEM~264-18^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~19 out1=dual_port_ram^MEM~264-19^out1~0 \
 out2=dual_port_ram^MEM~264-19^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~20 out1=dual_port_ram^MEM~264-20^out1~0 \
 out2=dual_port_ram^MEM~264-20^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~21 out1=dual_port_ram^MEM~264-21^out1~0 \
 out2=dual_port_ram^MEM~264-21^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~22 out1=dual_port_ram^MEM~264-22^out1~0 \
 out2=dual_port_ram^MEM~264-22^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~23 out1=dual_port_ram^MEM~264-23^out1~0 \
 out2=dual_port_ram^MEM~264-23^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~24 out1=dual_port_ram^MEM~264-24^out1~0 \
 out2=dual_port_ram^MEM~264-24^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~25 out1=dual_port_ram^MEM~264-25^out1~0 \
 out2=dual_port_ram^MEM~264-25^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~26 out1=dual_port_ram^MEM~264-26^out1~0 \
 out2=dual_port_ram^MEM~264-26^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~27 out1=dual_port_ram^MEM~264-27^out1~0 \
 out2=dual_port_ram^MEM~264-27^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~28 out1=dual_port_ram^MEM~264-28^out1~0 \
 out2=dual_port_ram^MEM~264-28^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~29 out1=dual_port_ram^MEM~264-29^out1~0 \
 out2=dual_port_ram^MEM~264-29^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~600^Q~0 addr1[1]=$dffe~600^Q~1 addr1[2]=$dffe~600^Q~2 addr1[3]=$dffe~600^Q~3 \
 addr1[4]=$dffe~600^Q~4 addr1[5]=$dffe~600^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~617^Q~0 addr2[1]=$dffe~617^Q~1 addr2[2]=$dffe~617^Q~2 addr2[3]=$dffe~617^Q~3 \
 addr2[4]=$dffe~617^Q~4 addr2[5]=$dffe~617^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~513^Q~30 out1=dual_port_ram^MEM~264-30^out1~0 \
 out2=dual_port_ram^MEM~264-30^out2~1 we1=gnd we2=$eq~736^Y~0 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-31^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-0^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-1^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-2^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-3^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-4^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-5^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-6^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-7^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-8^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-9^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-10^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-11^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-12^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-13^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-14^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-15^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-16^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-17^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-18^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-19^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-20^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-21^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-22^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-23^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-24^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-25^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-26^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-27^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-28^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-29^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~493^Q~0 addr[1]=$dffe~493^Q~1 addr[2]=$dffe~493^Q~2 addr[3]=$dffe~493^Q~3 \
 addr[4]=$dffe~493^Q~4 addr[5]=$dffe~493^Q~5 addr[6]=$dffe~493^Q~6 addr[7]=$dffe~493^Q~7 addr[8]=$dffe~493^Q~8 \
 addr[9]=$dffe~493^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~273-30^out~0 we=gnd 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~31 out1=dual_port_ram^MEM~262-31^out1~0 \
 out2=dual_port_ram^MEM~262-31^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~31 out1=dual_port_ram^MEM~261-31^out1~0 \
 out2=dual_port_ram^MEM~261-31^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~0 out1=dual_port_ram^MEM~261-0^out1~0 \
 out2=dual_port_ram^MEM~261-0^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~1 out1=dual_port_ram^MEM~261-1^out1~0 \
 out2=dual_port_ram^MEM~261-1^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~2 out1=dual_port_ram^MEM~261-2^out1~0 \
 out2=dual_port_ram^MEM~261-2^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~3 out1=dual_port_ram^MEM~261-3^out1~0 \
 out2=dual_port_ram^MEM~261-3^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~4 out1=dual_port_ram^MEM~261-4^out1~0 \
 out2=dual_port_ram^MEM~261-4^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~5 out1=dual_port_ram^MEM~261-5^out1~0 \
 out2=dual_port_ram^MEM~261-5^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~6 out1=dual_port_ram^MEM~261-6^out1~0 \
 out2=dual_port_ram^MEM~261-6^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~7 out1=dual_port_ram^MEM~261-7^out1~0 \
 out2=dual_port_ram^MEM~261-7^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~8 out1=dual_port_ram^MEM~261-8^out1~0 \
 out2=dual_port_ram^MEM~261-8^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~9 out1=dual_port_ram^MEM~261-9^out1~0 \
 out2=dual_port_ram^MEM~261-9^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~10 out1=dual_port_ram^MEM~261-10^out1~0 \
 out2=dual_port_ram^MEM~261-10^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~11 out1=dual_port_ram^MEM~261-11^out1~0 \
 out2=dual_port_ram^MEM~261-11^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~12 out1=dual_port_ram^MEM~261-12^out1~0 \
 out2=dual_port_ram^MEM~261-12^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~13 out1=dual_port_ram^MEM~261-13^out1~0 \
 out2=dual_port_ram^MEM~261-13^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~14 out1=dual_port_ram^MEM~261-14^out1~0 \
 out2=dual_port_ram^MEM~261-14^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~15 out1=dual_port_ram^MEM~261-15^out1~0 \
 out2=dual_port_ram^MEM~261-15^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~16 out1=dual_port_ram^MEM~261-16^out1~0 \
 out2=dual_port_ram^MEM~261-16^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~17 out1=dual_port_ram^MEM~261-17^out1~0 \
 out2=dual_port_ram^MEM~261-17^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~18 out1=dual_port_ram^MEM~261-18^out1~0 \
 out2=dual_port_ram^MEM~261-18^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~19 out1=dual_port_ram^MEM~261-19^out1~0 \
 out2=dual_port_ram^MEM~261-19^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~20 out1=dual_port_ram^MEM~261-20^out1~0 \
 out2=dual_port_ram^MEM~261-20^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~21 out1=dual_port_ram^MEM~261-21^out1~0 \
 out2=dual_port_ram^MEM~261-21^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~22 out1=dual_port_ram^MEM~261-22^out1~0 \
 out2=dual_port_ram^MEM~261-22^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~23 out1=dual_port_ram^MEM~261-23^out1~0 \
 out2=dual_port_ram^MEM~261-23^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~24 out1=dual_port_ram^MEM~261-24^out1~0 \
 out2=dual_port_ram^MEM~261-24^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~25 out1=dual_port_ram^MEM~261-25^out1~0 \
 out2=dual_port_ram^MEM~261-25^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~26 out1=dual_port_ram^MEM~261-26^out1~0 \
 out2=dual_port_ram^MEM~261-26^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~27 out1=dual_port_ram^MEM~261-27^out1~0 \
 out2=dual_port_ram^MEM~261-27^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~28 out1=dual_port_ram^MEM~261-28^out1~0 \
 out2=dual_port_ram^MEM~261-28^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~29 out1=dual_port_ram^MEM~261-29^out1~0 \
 out2=dual_port_ram^MEM~261-29^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~30 out1=dual_port_ram^MEM~261-30^out1~0 \
 out2=dual_port_ram^MEM~261-30^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~0 out1=dual_port_ram^MEM~262-0^out1~0 \
 out2=dual_port_ram^MEM~262-0^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~1 out1=dual_port_ram^MEM~262-1^out1~0 \
 out2=dual_port_ram^MEM~262-1^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~2 out1=dual_port_ram^MEM~262-2^out1~0 \
 out2=dual_port_ram^MEM~262-2^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~3 out1=dual_port_ram^MEM~262-3^out1~0 \
 out2=dual_port_ram^MEM~262-3^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~4 out1=dual_port_ram^MEM~262-4^out1~0 \
 out2=dual_port_ram^MEM~262-4^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~5 out1=dual_port_ram^MEM~262-5^out1~0 \
 out2=dual_port_ram^MEM~262-5^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~6 out1=dual_port_ram^MEM~262-6^out1~0 \
 out2=dual_port_ram^MEM~262-6^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~7 out1=dual_port_ram^MEM~262-7^out1~0 \
 out2=dual_port_ram^MEM~262-7^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~8 out1=dual_port_ram^MEM~262-8^out1~0 \
 out2=dual_port_ram^MEM~262-8^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~9 out1=dual_port_ram^MEM~262-9^out1~0 \
 out2=dual_port_ram^MEM~262-9^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~10 out1=dual_port_ram^MEM~262-10^out1~0 \
 out2=dual_port_ram^MEM~262-10^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~11 out1=dual_port_ram^MEM~262-11^out1~0 \
 out2=dual_port_ram^MEM~262-11^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~12 out1=dual_port_ram^MEM~262-12^out1~0 \
 out2=dual_port_ram^MEM~262-12^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~13 out1=dual_port_ram^MEM~262-13^out1~0 \
 out2=dual_port_ram^MEM~262-13^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~14 out1=dual_port_ram^MEM~262-14^out1~0 \
 out2=dual_port_ram^MEM~262-14^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~15 out1=dual_port_ram^MEM~262-15^out1~0 \
 out2=dual_port_ram^MEM~262-15^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~16 out1=dual_port_ram^MEM~262-16^out1~0 \
 out2=dual_port_ram^MEM~262-16^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~17 out1=dual_port_ram^MEM~262-17^out1~0 \
 out2=dual_port_ram^MEM~262-17^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~18 out1=dual_port_ram^MEM~262-18^out1~0 \
 out2=dual_port_ram^MEM~262-18^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~19 out1=dual_port_ram^MEM~262-19^out1~0 \
 out2=dual_port_ram^MEM~262-19^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~20 out1=dual_port_ram^MEM~262-20^out1~0 \
 out2=dual_port_ram^MEM~262-20^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~21 out1=dual_port_ram^MEM~262-21^out1~0 \
 out2=dual_port_ram^MEM~262-21^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~22 out1=dual_port_ram^MEM~262-22^out1~0 \
 out2=dual_port_ram^MEM~262-22^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~23 out1=dual_port_ram^MEM~262-23^out1~0 \
 out2=dual_port_ram^MEM~262-23^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~24 out1=dual_port_ram^MEM~262-24^out1~0 \
 out2=dual_port_ram^MEM~262-24^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~25 out1=dual_port_ram^MEM~262-25^out1~0 \
 out2=dual_port_ram^MEM~262-25^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~26 out1=dual_port_ram^MEM~262-26^out1~0 \
 out2=dual_port_ram^MEM~262-26^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~27 out1=dual_port_ram^MEM~262-27^out1~0 \
 out2=dual_port_ram^MEM~262-27^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~28 out1=dual_port_ram^MEM~262-28^out1~0 \
 out2=dual_port_ram^MEM~262-28^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~29 out1=dual_port_ram^MEM~262-29^out1~0 \
 out2=dual_port_ram^MEM~262-29^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~30 out1=dual_port_ram^MEM~262-30^out1~0 \
 out2=dual_port_ram^MEM~262-30^out2~1 we1=gnd we2=$eq~1102^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~31 out1=dual_port_ram^MEM~260-31^out1~0 \
 out2=dual_port_ram^MEM~260-31^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~31 out1=dual_port_ram^MEM~259-31^out1~0 \
 out2=dual_port_ram^MEM~259-31^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~0 out1=dual_port_ram^MEM~259-0^out1~0 \
 out2=dual_port_ram^MEM~259-0^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~1 out1=dual_port_ram^MEM~259-1^out1~0 \
 out2=dual_port_ram^MEM~259-1^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~2 out1=dual_port_ram^MEM~259-2^out1~0 \
 out2=dual_port_ram^MEM~259-2^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~3 out1=dual_port_ram^MEM~259-3^out1~0 \
 out2=dual_port_ram^MEM~259-3^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~4 out1=dual_port_ram^MEM~259-4^out1~0 \
 out2=dual_port_ram^MEM~259-4^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~5 out1=dual_port_ram^MEM~259-5^out1~0 \
 out2=dual_port_ram^MEM~259-5^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~6 out1=dual_port_ram^MEM~259-6^out1~0 \
 out2=dual_port_ram^MEM~259-6^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~7 out1=dual_port_ram^MEM~259-7^out1~0 \
 out2=dual_port_ram^MEM~259-7^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~8 out1=dual_port_ram^MEM~259-8^out1~0 \
 out2=dual_port_ram^MEM~259-8^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~9 out1=dual_port_ram^MEM~259-9^out1~0 \
 out2=dual_port_ram^MEM~259-9^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~10 out1=dual_port_ram^MEM~259-10^out1~0 \
 out2=dual_port_ram^MEM~259-10^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~11 out1=dual_port_ram^MEM~259-11^out1~0 \
 out2=dual_port_ram^MEM~259-11^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~12 out1=dual_port_ram^MEM~259-12^out1~0 \
 out2=dual_port_ram^MEM~259-12^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~13 out1=dual_port_ram^MEM~259-13^out1~0 \
 out2=dual_port_ram^MEM~259-13^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~14 out1=dual_port_ram^MEM~259-14^out1~0 \
 out2=dual_port_ram^MEM~259-14^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~15 out1=dual_port_ram^MEM~259-15^out1~0 \
 out2=dual_port_ram^MEM~259-15^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~16 out1=dual_port_ram^MEM~259-16^out1~0 \
 out2=dual_port_ram^MEM~259-16^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~17 out1=dual_port_ram^MEM~259-17^out1~0 \
 out2=dual_port_ram^MEM~259-17^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~18 out1=dual_port_ram^MEM~259-18^out1~0 \
 out2=dual_port_ram^MEM~259-18^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~19 out1=dual_port_ram^MEM~259-19^out1~0 \
 out2=dual_port_ram^MEM~259-19^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~20 out1=dual_port_ram^MEM~259-20^out1~0 \
 out2=dual_port_ram^MEM~259-20^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~21 out1=dual_port_ram^MEM~259-21^out1~0 \
 out2=dual_port_ram^MEM~259-21^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~22 out1=dual_port_ram^MEM~259-22^out1~0 \
 out2=dual_port_ram^MEM~259-22^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~23 out1=dual_port_ram^MEM~259-23^out1~0 \
 out2=dual_port_ram^MEM~259-23^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~24 out1=dual_port_ram^MEM~259-24^out1~0 \
 out2=dual_port_ram^MEM~259-24^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~25 out1=dual_port_ram^MEM~259-25^out1~0 \
 out2=dual_port_ram^MEM~259-25^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~26 out1=dual_port_ram^MEM~259-26^out1~0 \
 out2=dual_port_ram^MEM~259-26^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~27 out1=dual_port_ram^MEM~259-27^out1~0 \
 out2=dual_port_ram^MEM~259-27^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~28 out1=dual_port_ram^MEM~259-28^out1~0 \
 out2=dual_port_ram^MEM~259-28^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~29 out1=dual_port_ram^MEM~259-29^out1~0 \
 out2=dual_port_ram^MEM~259-29^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~877^Q~30 out1=dual_port_ram^MEM~259-30^out1~0 \
 out2=dual_port_ram^MEM~259-30^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~0 out1=dual_port_ram^MEM~260-0^out1~0 \
 out2=dual_port_ram^MEM~260-0^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~1 out1=dual_port_ram^MEM~260-1^out1~0 \
 out2=dual_port_ram^MEM~260-1^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~2 out1=dual_port_ram^MEM~260-2^out1~0 \
 out2=dual_port_ram^MEM~260-2^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~3 out1=dual_port_ram^MEM~260-3^out1~0 \
 out2=dual_port_ram^MEM~260-3^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~4 out1=dual_port_ram^MEM~260-4^out1~0 \
 out2=dual_port_ram^MEM~260-4^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~5 out1=dual_port_ram^MEM~260-5^out1~0 \
 out2=dual_port_ram^MEM~260-5^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~6 out1=dual_port_ram^MEM~260-6^out1~0 \
 out2=dual_port_ram^MEM~260-6^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~7 out1=dual_port_ram^MEM~260-7^out1~0 \
 out2=dual_port_ram^MEM~260-7^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~8 out1=dual_port_ram^MEM~260-8^out1~0 \
 out2=dual_port_ram^MEM~260-8^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~9 out1=dual_port_ram^MEM~260-9^out1~0 \
 out2=dual_port_ram^MEM~260-9^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~10 out1=dual_port_ram^MEM~260-10^out1~0 \
 out2=dual_port_ram^MEM~260-10^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~11 out1=dual_port_ram^MEM~260-11^out1~0 \
 out2=dual_port_ram^MEM~260-11^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~12 out1=dual_port_ram^MEM~260-12^out1~0 \
 out2=dual_port_ram^MEM~260-12^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~13 out1=dual_port_ram^MEM~260-13^out1~0 \
 out2=dual_port_ram^MEM~260-13^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~14 out1=dual_port_ram^MEM~260-14^out1~0 \
 out2=dual_port_ram^MEM~260-14^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~15 out1=dual_port_ram^MEM~260-15^out1~0 \
 out2=dual_port_ram^MEM~260-15^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~16 out1=dual_port_ram^MEM~260-16^out1~0 \
 out2=dual_port_ram^MEM~260-16^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~17 out1=dual_port_ram^MEM~260-17^out1~0 \
 out2=dual_port_ram^MEM~260-17^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~18 out1=dual_port_ram^MEM~260-18^out1~0 \
 out2=dual_port_ram^MEM~260-18^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~19 out1=dual_port_ram^MEM~260-19^out1~0 \
 out2=dual_port_ram^MEM~260-19^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~20 out1=dual_port_ram^MEM~260-20^out1~0 \
 out2=dual_port_ram^MEM~260-20^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~21 out1=dual_port_ram^MEM~260-21^out1~0 \
 out2=dual_port_ram^MEM~260-21^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~22 out1=dual_port_ram^MEM~260-22^out1~0 \
 out2=dual_port_ram^MEM~260-22^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~23 out1=dual_port_ram^MEM~260-23^out1~0 \
 out2=dual_port_ram^MEM~260-23^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~24 out1=dual_port_ram^MEM~260-24^out1~0 \
 out2=dual_port_ram^MEM~260-24^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~25 out1=dual_port_ram^MEM~260-25^out1~0 \
 out2=dual_port_ram^MEM~260-25^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~26 out1=dual_port_ram^MEM~260-26^out1~0 \
 out2=dual_port_ram^MEM~260-26^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~27 out1=dual_port_ram^MEM~260-27^out1~0 \
 out2=dual_port_ram^MEM~260-27^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~28 out1=dual_port_ram^MEM~260-28^out1~0 \
 out2=dual_port_ram^MEM~260-28^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~29 out1=dual_port_ram^MEM~260-29^out1~0 \
 out2=dual_port_ram^MEM~260-29^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~965^Q~0 addr1[1]=$dffe~965^Q~1 addr1[2]=$dffe~965^Q~2 addr1[3]=$dffe~965^Q~3 \
 addr1[4]=$dffe~965^Q~4 addr1[5]=$dffe~965^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~982^Q~0 addr2[1]=$dffe~982^Q~1 addr2[2]=$dffe~982^Q~2 addr2[3]=$dffe~982^Q~3 \
 addr2[4]=$dffe~982^Q~4 addr2[5]=$dffe~982^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~878^Q~30 out1=dual_port_ram^MEM~260-30^out1~0 \
 out2=dual_port_ram^MEM~260-30^out2~1 we1=gnd we2=$eq~1101^Y~0 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-31^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-0^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-1^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-2^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-3^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-4^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-5^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-6^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-7^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-8^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-9^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-10^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-11^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-12^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-13^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-14^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-15^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-16^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-17^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-18^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-19^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-20^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-21^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-22^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-23^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-24^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-25^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-26^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-27^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-28^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-29^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~858^Q~0 addr[1]=$dffe~858^Q~1 addr[2]=$dffe~858^Q~2 addr[3]=$dffe~858^Q~3 \
 addr[4]=$dffe~858^Q~4 addr[5]=$dffe~858^Q~5 addr[6]=$dffe~858^Q~6 addr[7]=$dffe~858^Q~7 addr[8]=$dffe~858^Q~8 \
 addr[9]=$dffe~858^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~272-30^out~0 we=gnd 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~31 out1=dual_port_ram^MEM~256-31^out1~0 \
 out2=dual_port_ram^MEM~256-31^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~31 out1=dual_port_ram^MEM~255-31^out1~0 \
 out2=dual_port_ram^MEM~255-31^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~31 out1=dual_port_ram^MEM~258-31^out1~0 \
 out2=dual_port_ram^MEM~258-31^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~31 out1=dual_port_ram^MEM~257-31^out1~0 \
 out2=dual_port_ram^MEM~257-31^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~0 out1=dual_port_ram^MEM~255-0^out1~0 \
 out2=dual_port_ram^MEM~255-0^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~1 out1=dual_port_ram^MEM~255-1^out1~0 \
 out2=dual_port_ram^MEM~255-1^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~2 out1=dual_port_ram^MEM~255-2^out1~0 \
 out2=dual_port_ram^MEM~255-2^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~3 out1=dual_port_ram^MEM~255-3^out1~0 \
 out2=dual_port_ram^MEM~255-3^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~4 out1=dual_port_ram^MEM~255-4^out1~0 \
 out2=dual_port_ram^MEM~255-4^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~5 out1=dual_port_ram^MEM~255-5^out1~0 \
 out2=dual_port_ram^MEM~255-5^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~6 out1=dual_port_ram^MEM~255-6^out1~0 \
 out2=dual_port_ram^MEM~255-6^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~7 out1=dual_port_ram^MEM~255-7^out1~0 \
 out2=dual_port_ram^MEM~255-7^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~8 out1=dual_port_ram^MEM~255-8^out1~0 \
 out2=dual_port_ram^MEM~255-8^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~9 out1=dual_port_ram^MEM~255-9^out1~0 \
 out2=dual_port_ram^MEM~255-9^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~10 out1=dual_port_ram^MEM~255-10^out1~0 \
 out2=dual_port_ram^MEM~255-10^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~11 out1=dual_port_ram^MEM~255-11^out1~0 \
 out2=dual_port_ram^MEM~255-11^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~12 out1=dual_port_ram^MEM~255-12^out1~0 \
 out2=dual_port_ram^MEM~255-12^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~13 out1=dual_port_ram^MEM~255-13^out1~0 \
 out2=dual_port_ram^MEM~255-13^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~14 out1=dual_port_ram^MEM~255-14^out1~0 \
 out2=dual_port_ram^MEM~255-14^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~15 out1=dual_port_ram^MEM~255-15^out1~0 \
 out2=dual_port_ram^MEM~255-15^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~16 out1=dual_port_ram^MEM~255-16^out1~0 \
 out2=dual_port_ram^MEM~255-16^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~17 out1=dual_port_ram^MEM~255-17^out1~0 \
 out2=dual_port_ram^MEM~255-17^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~18 out1=dual_port_ram^MEM~255-18^out1~0 \
 out2=dual_port_ram^MEM~255-18^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~19 out1=dual_port_ram^MEM~255-19^out1~0 \
 out2=dual_port_ram^MEM~255-19^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~20 out1=dual_port_ram^MEM~255-20^out1~0 \
 out2=dual_port_ram^MEM~255-20^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~21 out1=dual_port_ram^MEM~255-21^out1~0 \
 out2=dual_port_ram^MEM~255-21^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~22 out1=dual_port_ram^MEM~255-22^out1~0 \
 out2=dual_port_ram^MEM~255-22^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~23 out1=dual_port_ram^MEM~255-23^out1~0 \
 out2=dual_port_ram^MEM~255-23^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~24 out1=dual_port_ram^MEM~255-24^out1~0 \
 out2=dual_port_ram^MEM~255-24^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~25 out1=dual_port_ram^MEM~255-25^out1~0 \
 out2=dual_port_ram^MEM~255-25^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~26 out1=dual_port_ram^MEM~255-26^out1~0 \
 out2=dual_port_ram^MEM~255-26^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~27 out1=dual_port_ram^MEM~255-27^out1~0 \
 out2=dual_port_ram^MEM~255-27^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~28 out1=dual_port_ram^MEM~255-28^out1~0 \
 out2=dual_port_ram^MEM~255-28^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~29 out1=dual_port_ram^MEM~255-29^out1~0 \
 out2=dual_port_ram^MEM~255-29^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~30 out1=dual_port_ram^MEM~255-30^out1~0 \
 out2=dual_port_ram^MEM~255-30^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~0 out1=dual_port_ram^MEM~256-0^out1~0 \
 out2=dual_port_ram^MEM~256-0^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~1 out1=dual_port_ram^MEM~256-1^out1~0 \
 out2=dual_port_ram^MEM~256-1^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~2 out1=dual_port_ram^MEM~256-2^out1~0 \
 out2=dual_port_ram^MEM~256-2^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~3 out1=dual_port_ram^MEM~256-3^out1~0 \
 out2=dual_port_ram^MEM~256-3^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~4 out1=dual_port_ram^MEM~256-4^out1~0 \
 out2=dual_port_ram^MEM~256-4^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~5 out1=dual_port_ram^MEM~256-5^out1~0 \
 out2=dual_port_ram^MEM~256-5^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~6 out1=dual_port_ram^MEM~256-6^out1~0 \
 out2=dual_port_ram^MEM~256-6^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~7 out1=dual_port_ram^MEM~256-7^out1~0 \
 out2=dual_port_ram^MEM~256-7^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~8 out1=dual_port_ram^MEM~256-8^out1~0 \
 out2=dual_port_ram^MEM~256-8^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~9 out1=dual_port_ram^MEM~256-9^out1~0 \
 out2=dual_port_ram^MEM~256-9^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~10 out1=dual_port_ram^MEM~256-10^out1~0 \
 out2=dual_port_ram^MEM~256-10^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~11 out1=dual_port_ram^MEM~256-11^out1~0 \
 out2=dual_port_ram^MEM~256-11^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~12 out1=dual_port_ram^MEM~256-12^out1~0 \
 out2=dual_port_ram^MEM~256-12^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~13 out1=dual_port_ram^MEM~256-13^out1~0 \
 out2=dual_port_ram^MEM~256-13^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~14 out1=dual_port_ram^MEM~256-14^out1~0 \
 out2=dual_port_ram^MEM~256-14^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~15 out1=dual_port_ram^MEM~256-15^out1~0 \
 out2=dual_port_ram^MEM~256-15^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~16 out1=dual_port_ram^MEM~256-16^out1~0 \
 out2=dual_port_ram^MEM~256-16^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~17 out1=dual_port_ram^MEM~256-17^out1~0 \
 out2=dual_port_ram^MEM~256-17^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~18 out1=dual_port_ram^MEM~256-18^out1~0 \
 out2=dual_port_ram^MEM~256-18^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~19 out1=dual_port_ram^MEM~256-19^out1~0 \
 out2=dual_port_ram^MEM~256-19^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~20 out1=dual_port_ram^MEM~256-20^out1~0 \
 out2=dual_port_ram^MEM~256-20^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~21 out1=dual_port_ram^MEM~256-21^out1~0 \
 out2=dual_port_ram^MEM~256-21^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~22 out1=dual_port_ram^MEM~256-22^out1~0 \
 out2=dual_port_ram^MEM~256-22^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~23 out1=dual_port_ram^MEM~256-23^out1~0 \
 out2=dual_port_ram^MEM~256-23^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~24 out1=dual_port_ram^MEM~256-24^out1~0 \
 out2=dual_port_ram^MEM~256-24^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~25 out1=dual_port_ram^MEM~256-25^out1~0 \
 out2=dual_port_ram^MEM~256-25^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~26 out1=dual_port_ram^MEM~256-26^out1~0 \
 out2=dual_port_ram^MEM~256-26^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~27 out1=dual_port_ram^MEM~256-27^out1~0 \
 out2=dual_port_ram^MEM~256-27^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~28 out1=dual_port_ram^MEM~256-28^out1~0 \
 out2=dual_port_ram^MEM~256-28^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~29 out1=dual_port_ram^MEM~256-29^out1~0 \
 out2=dual_port_ram^MEM~256-29^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~30 out1=dual_port_ram^MEM~256-30^out1~0 \
 out2=dual_port_ram^MEM~256-30^out2~1 we1=gnd we2=$eq~1470^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~0 out1=dual_port_ram^MEM~257-0^out1~0 \
 out2=dual_port_ram^MEM~257-0^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~1 out1=dual_port_ram^MEM~257-1^out1~0 \
 out2=dual_port_ram^MEM~257-1^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~2 out1=dual_port_ram^MEM~257-2^out1~0 \
 out2=dual_port_ram^MEM~257-2^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~3 out1=dual_port_ram^MEM~257-3^out1~0 \
 out2=dual_port_ram^MEM~257-3^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~4 out1=dual_port_ram^MEM~257-4^out1~0 \
 out2=dual_port_ram^MEM~257-4^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~5 out1=dual_port_ram^MEM~257-5^out1~0 \
 out2=dual_port_ram^MEM~257-5^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~6 out1=dual_port_ram^MEM~257-6^out1~0 \
 out2=dual_port_ram^MEM~257-6^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~7 out1=dual_port_ram^MEM~257-7^out1~0 \
 out2=dual_port_ram^MEM~257-7^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~8 out1=dual_port_ram^MEM~257-8^out1~0 \
 out2=dual_port_ram^MEM~257-8^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~9 out1=dual_port_ram^MEM~257-9^out1~0 \
 out2=dual_port_ram^MEM~257-9^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~10 out1=dual_port_ram^MEM~257-10^out1~0 \
 out2=dual_port_ram^MEM~257-10^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~11 out1=dual_port_ram^MEM~257-11^out1~0 \
 out2=dual_port_ram^MEM~257-11^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~12 out1=dual_port_ram^MEM~257-12^out1~0 \
 out2=dual_port_ram^MEM~257-12^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~13 out1=dual_port_ram^MEM~257-13^out1~0 \
 out2=dual_port_ram^MEM~257-13^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~14 out1=dual_port_ram^MEM~257-14^out1~0 \
 out2=dual_port_ram^MEM~257-14^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~15 out1=dual_port_ram^MEM~257-15^out1~0 \
 out2=dual_port_ram^MEM~257-15^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~16 out1=dual_port_ram^MEM~257-16^out1~0 \
 out2=dual_port_ram^MEM~257-16^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~17 out1=dual_port_ram^MEM~257-17^out1~0 \
 out2=dual_port_ram^MEM~257-17^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~18 out1=dual_port_ram^MEM~257-18^out1~0 \
 out2=dual_port_ram^MEM~257-18^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~19 out1=dual_port_ram^MEM~257-19^out1~0 \
 out2=dual_port_ram^MEM~257-19^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~20 out1=dual_port_ram^MEM~257-20^out1~0 \
 out2=dual_port_ram^MEM~257-20^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~21 out1=dual_port_ram^MEM~257-21^out1~0 \
 out2=dual_port_ram^MEM~257-21^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~22 out1=dual_port_ram^MEM~257-22^out1~0 \
 out2=dual_port_ram^MEM~257-22^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~23 out1=dual_port_ram^MEM~257-23^out1~0 \
 out2=dual_port_ram^MEM~257-23^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~24 out1=dual_port_ram^MEM~257-24^out1~0 \
 out2=dual_port_ram^MEM~257-24^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~25 out1=dual_port_ram^MEM~257-25^out1~0 \
 out2=dual_port_ram^MEM~257-25^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~26 out1=dual_port_ram^MEM~257-26^out1~0 \
 out2=dual_port_ram^MEM~257-26^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~27 out1=dual_port_ram^MEM~257-27^out1~0 \
 out2=dual_port_ram^MEM~257-27^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~28 out1=dual_port_ram^MEM~257-28^out1~0 \
 out2=dual_port_ram^MEM~257-28^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~29 out1=dual_port_ram^MEM~257-29^out1~0 \
 out2=dual_port_ram^MEM~257-29^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1246^Q~30 out1=dual_port_ram^MEM~257-30^out1~0 \
 out2=dual_port_ram^MEM~257-30^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~0 out1=dual_port_ram^MEM~258-0^out1~0 \
 out2=dual_port_ram^MEM~258-0^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~1 out1=dual_port_ram^MEM~258-1^out1~0 \
 out2=dual_port_ram^MEM~258-1^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~2 out1=dual_port_ram^MEM~258-2^out1~0 \
 out2=dual_port_ram^MEM~258-2^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~3 out1=dual_port_ram^MEM~258-3^out1~0 \
 out2=dual_port_ram^MEM~258-3^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~4 out1=dual_port_ram^MEM~258-4^out1~0 \
 out2=dual_port_ram^MEM~258-4^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~5 out1=dual_port_ram^MEM~258-5^out1~0 \
 out2=dual_port_ram^MEM~258-5^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~6 out1=dual_port_ram^MEM~258-6^out1~0 \
 out2=dual_port_ram^MEM~258-6^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~7 out1=dual_port_ram^MEM~258-7^out1~0 \
 out2=dual_port_ram^MEM~258-7^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~8 out1=dual_port_ram^MEM~258-8^out1~0 \
 out2=dual_port_ram^MEM~258-8^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~9 out1=dual_port_ram^MEM~258-9^out1~0 \
 out2=dual_port_ram^MEM~258-9^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~10 out1=dual_port_ram^MEM~258-10^out1~0 \
 out2=dual_port_ram^MEM~258-10^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~11 out1=dual_port_ram^MEM~258-11^out1~0 \
 out2=dual_port_ram^MEM~258-11^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~12 out1=dual_port_ram^MEM~258-12^out1~0 \
 out2=dual_port_ram^MEM~258-12^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~13 out1=dual_port_ram^MEM~258-13^out1~0 \
 out2=dual_port_ram^MEM~258-13^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~14 out1=dual_port_ram^MEM~258-14^out1~0 \
 out2=dual_port_ram^MEM~258-14^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~15 out1=dual_port_ram^MEM~258-15^out1~0 \
 out2=dual_port_ram^MEM~258-15^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~16 out1=dual_port_ram^MEM~258-16^out1~0 \
 out2=dual_port_ram^MEM~258-16^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~17 out1=dual_port_ram^MEM~258-17^out1~0 \
 out2=dual_port_ram^MEM~258-17^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~18 out1=dual_port_ram^MEM~258-18^out1~0 \
 out2=dual_port_ram^MEM~258-18^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~19 out1=dual_port_ram^MEM~258-19^out1~0 \
 out2=dual_port_ram^MEM~258-19^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~20 out1=dual_port_ram^MEM~258-20^out1~0 \
 out2=dual_port_ram^MEM~258-20^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~21 out1=dual_port_ram^MEM~258-21^out1~0 \
 out2=dual_port_ram^MEM~258-21^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~22 out1=dual_port_ram^MEM~258-22^out1~0 \
 out2=dual_port_ram^MEM~258-22^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~23 out1=dual_port_ram^MEM~258-23^out1~0 \
 out2=dual_port_ram^MEM~258-23^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~24 out1=dual_port_ram^MEM~258-24^out1~0 \
 out2=dual_port_ram^MEM~258-24^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~25 out1=dual_port_ram^MEM~258-25^out1~0 \
 out2=dual_port_ram^MEM~258-25^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~26 out1=dual_port_ram^MEM~258-26^out1~0 \
 out2=dual_port_ram^MEM~258-26^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~27 out1=dual_port_ram^MEM~258-27^out1~0 \
 out2=dual_port_ram^MEM~258-27^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~28 out1=dual_port_ram^MEM~258-28^out1~0 \
 out2=dual_port_ram^MEM~258-28^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~29 out1=dual_port_ram^MEM~258-29^out1~0 \
 out2=dual_port_ram^MEM~258-29^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt dual_port_ram addr1[0]=$dffe~1334^Q~0 addr1[1]=$dffe~1334^Q~1 addr1[2]=$dffe~1334^Q~2 addr1[3]=$dffe~1334^Q~3 \
 addr1[4]=$dffe~1334^Q~4 addr1[5]=$dffe~1334^Q~5 addr1[6]=unconn addr1[7]=unconn addr1[8]=unconn addr1[9]=unconn \
 addr1[10]=unconn addr2[0]=$dffe~1351^Q~0 addr2[1]=$dffe~1351^Q~1 addr2[2]=$dffe~1351^Q~2 addr2[3]=$dffe~1351^Q~3 \
 addr2[4]=$dffe~1351^Q~4 addr2[5]=$dffe~1351^Q~5 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn \
 addr2[10]=unconn clk=clk data1=unconn data2=$dffe~1247^Q~30 out1=dual_port_ram^MEM~258-30^out1~0 \
 out2=dual_port_ram^MEM~258-30^out2~1 we1=gnd we2=$eq~1471^Y~0 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-31^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-0^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-1^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-2^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-3^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-4^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-5^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-6^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-7^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-8^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-9^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-10^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-11^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-12^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-13^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-14^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-15^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-16^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-17^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-18^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-19^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-20^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-21^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-22^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-23^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-24^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-25^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-26^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-27^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-28^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-29^out~0 we=gnd 

.subckt single_port_ram addr[0]=$dffe~1227^Q~0 addr[1]=$dffe~1227^Q~1 addr[2]=$dffe~1227^Q~2 addr[3]=$dffe~1227^Q~3 \
 addr[4]=$dffe~1227^Q~4 addr[5]=$dffe~1227^Q~5 addr[6]=$dffe~1227^Q~6 addr[7]=$dffe~1227^Q~7 addr[8]=$dffe~1227^Q~8 \
 addr[9]=$dffe~1227^Q~9 addr[10]=unconn clk=clk data=unconn out=single_port_ram^MEM~271-30^out~0 we=gnd 

.subckt multiply a[0]=$dffe~199^Q~0 a[1]=$dffe~199^Q~1 a[2]=$dffe~199^Q~2 a[3]=$dffe~199^Q~3 a[4]=$dffe~199^Q~4 \
 a[5]=$dffe~199^Q~5 a[6]=$dffe~199^Q~6 a[7]=$dffe~199^Q~7 a[8]=$dffe~199^Q~8 a[9]=$dffe~199^Q~9 a[10]=$dffe~199^Q~10 \
 a[11]=$dffe~199^Q~11 a[12]=$dffe~199^Q~12 a[13]=$dffe~199^Q~13 a[14]=$dffe~199^Q~14 a[15]=$dffe~199^Q~15 a[16]=$dffe~199^Q~16 \
 a[17]=$dffe~199^Q~17 a[18]=$dffe~199^Q~18 a[19]=$dffe~199^Q~19 a[20]=$dffe~199^Q~20 a[21]=$dffe~199^Q~21 a[22]=$dffe~199^Q~22 \
 a[23]=$dffe~199^Q~23 a[24]=$dffe~199^Q~24 a[25]=$dffe~199^Q~25 a[26]=$dffe~199^Q~26 b[0]=$dffe~200^Q~0 b[1]=$dffe~200^Q~1 \
 b[2]=$dffe~200^Q~2 b[3]=$dffe~200^Q~3 b[4]=$dffe~200^Q~4 b[5]=$dffe~200^Q~5 b[6]=$dffe~200^Q~6 b[7]=$dffe~200^Q~7 \
 b[8]=$dffe~200^Q~8 b[9]=$dffe~200^Q~9 b[10]=$dffe~200^Q~10 b[11]=$dffe~200^Q~11 b[12]=$dffe~200^Q~12 b[13]=$dffe~200^Q~13 \
 b[14]=$dffe~200^Q~14 b[15]=$dffe~200^Q~15 b[16]=$dffe~200^Q~16 b[17]=$dffe~200^Q~17 b[18]=$dffe~200^Q~18 b[19]=$dffe~200^Q~19 \
 b[20]=$dffe~200^Q~20 b[21]=$dffe~200^Q~21 b[22]=$dffe~200^Q~22 b[23]=$dffe~200^Q~23 b[24]=$dffe~200^Q~24 b[25]=$dffe~200^Q~25 \
 b[26]=$dffe~200^Q~26 out[0]=$mul~370-0[0] out[1]=$mul~370-0[1] out[2]=$mul~370-0[2] out[3]=$mul~370-0[3] out[4]=$mul~370-0[4] \
 out[5]=$mul~370-0[5] out[6]=$mul~370-0[6] out[7]=$mul~370-0[7] out[8]=$mul~370-0[8] out[9]=$mul~370-0[9] \
 out[10]=$mul~370-0[10] out[11]=$mul~370-0[11] out[12]=$mul~370-0[12] out[13]=$mul~370-0[13] out[14]=$mul~370-0[14] \
 out[15]=$mul~370-0[15] out[16]=$mul~370-0[16] out[17]=$mul~370-0[17] out[18]=$mul~370-0[18] out[19]=$mul~370-0[19] \
 out[20]=$mul~370-0[20] out[21]=$mul~370-0[21] out[22]=$mul~370-0[22] out[23]=$mul~370-0[23] out[24]=$mul~370-0[24] \
 out[25]=$mul~370-0[25] out[26]=$mul~370-0[26] out[27]=$mul~370-0[27] out[28]=$mul~370-0[28] out[29]=$mul~370-0[29] \
 out[30]=$mul~370-0[30] out[31]=$mul~370-0[31] out[32]=$mul~370-0[32] out[33]=$mul~370-0[33] out[34]=$mul~370-0[34] \
 out[35]=$mul~370-0[35] out[36]=$mul~370-0[36] out[37]=$mul~370-0[37] out[38]=$mul~370-0[38] out[39]=$mul~370-0[39] \
 out[40]=$mul~370-0[40] out[41]=$mul~370-0[41] out[42]=$mul~370-0[42] out[43]=$mul~370-0[43] out[44]=$mul~370-0[44] \
 out[45]=$mul~370-0[45] out[46]=$mul~370-0[46] out[47]=$mul~370-0[47] out[48]=$mul~370-0[48] out[49]=$mul~370-0[49] \
 out[50]=$mul~370-0[50] out[51]=$mul~370-0[51] out[52]=$mul~370-0[52] out[53]=$mul~370-0[53] 

.subckt multiply a[0]=$dffe~199^Q~0 a[1]=$dffe~199^Q~1 a[2]=$dffe~199^Q~2 a[3]=$dffe~199^Q~3 a[4]=$dffe~199^Q~4 \
 a[5]=$dffe~199^Q~5 a[6]=$dffe~199^Q~6 a[7]=$dffe~199^Q~7 a[8]=$dffe~199^Q~8 a[9]=$dffe~199^Q~9 a[10]=$dffe~199^Q~10 \
 a[11]=$dffe~199^Q~11 a[12]=$dffe~199^Q~12 a[13]=$dffe~199^Q~13 a[14]=$dffe~199^Q~14 a[15]=$dffe~199^Q~15 a[16]=$dffe~199^Q~16 \
 a[17]=$dffe~199^Q~17 a[18]=$dffe~199^Q~18 a[19]=$dffe~199^Q~19 a[20]=$dffe~199^Q~20 a[21]=$dffe~199^Q~21 a[22]=$dffe~199^Q~22 \
 a[23]=$dffe~199^Q~23 a[24]=$dffe~199^Q~24 a[25]=$dffe~199^Q~25 a[26]=$dffe~199^Q~26 b[0]=$dffe~200^Q~27 b[1]=$dffe~200^Q~28 \
 b[2]=$dffe~200^Q~29 b[3]=$dffe~200^Q~30 b[4]=$dffe~200^Q~31 b[5]=unconn b[6]=unconn b[7]=unconn b[8]=unconn b[9]=unconn \
 b[10]=unconn b[11]=unconn b[12]=unconn b[13]=unconn b[14]=unconn b[15]=unconn b[16]=unconn b[17]=unconn b[18]=unconn \
 b[19]=unconn b[20]=unconn b[21]=unconn b[22]=unconn b[23]=unconn b[24]=unconn b[25]=unconn b[26]=unconn out[0]=$mul~370-1[0] \
 out[1]=$mul~370-1[1] out[2]=$mul~370-1[2] out[3]=$mul~370-1[3] out[4]=$mul~370-1[4] out[5]=$mul~370-1[5] out[6]=$mul~370-1[6] \
 out[7]=$mul~370-1[7] out[8]=$mul~370-1[8] out[9]=$mul~370-1[9] out[10]=$mul~370-1[10] out[11]=$mul~370-1[11] \
 out[12]=$mul~370-1[12] out[13]=$mul~370-1[13] out[14]=$mul~370-1[14] out[15]=$mul~370-1[15] out[16]=$mul~370-1[16] \
 out[17]=$mul~370-1[17] out[18]=$mul~370-1[18] out[19]=$mul~370-1[19] out[20]=$mul~370-1[20] out[21]=$mul~370-1[21] \
 out[22]=$mul~370-1[22] out[23]=$mul~370-1[23] out[24]=$mul~370-1[24] out[25]=$mul~370-1[25] out[26]=$mul~370-1[26] \
 out[27]=$mul~370-1[27] out[28]=$mul~370-1[28] out[29]=$mul~370-1[29] out[30]=$mul~370-1[30] out[31]=$mul~370-1[31] \
 out[32]=$mul~370-1[32] out[33]=$mul~370-1[33] out[34]=$mul~370-1[34] out[35]=$mul~370-1[35] out[36]=$mul~370-1[36] \
 out[37]=$mul~370-1[37] out[38]=$mul~370-1[38] out[39]=$mul~370-1[39] out[40]=$mul~370-1[40] out[41]=$mul~370-1[41] \
 out[42]=$mul~370-1[42] out[43]=$mul~370-1[43] out[44]=$mul~370-1[44] out[45]=$mul~370-1[45] out[46]=$mul~370-1[46] \
 out[47]=$mul~370-1[47] out[48]=$mul~370-1[48] out[49]=$mul~370-1[49] out[50]=$mul~370-1[50] out[51]=$mul~370-1[51] \
 out[52]=$mul~370-1[52] out[53]=$mul~370-1[53] 

.subckt multiply a[0]=$dffe~199^Q~27 a[1]=$dffe~199^Q~28 a[2]=$dffe~199^Q~29 a[3]=$dffe~199^Q~30 a[4]=$dffe~199^Q~31 \
 a[5]=unconn a[6]=unconn a[7]=unconn a[8]=unconn a[9]=unconn a[10]=unconn a[11]=unconn a[12]=unconn a[13]=unconn a[14]=unconn \
 a[15]=unconn a[16]=unconn a[17]=unconn a[18]=unconn a[19]=unconn a[20]=unconn a[21]=unconn a[22]=unconn a[23]=unconn \
 a[24]=unconn a[25]=unconn a[26]=unconn b[0]=$dffe~200^Q~27 b[1]=$dffe~200^Q~28 b[2]=$dffe~200^Q~29 b[3]=$dffe~200^Q~30 \
 b[4]=$dffe~200^Q~31 b[5]=unconn b[6]=unconn b[7]=unconn b[8]=unconn b[9]=unconn b[10]=unconn b[11]=unconn b[12]=unconn \
 b[13]=unconn b[14]=unconn b[15]=unconn b[16]=unconn b[17]=unconn b[18]=unconn b[19]=unconn b[20]=unconn b[21]=unconn \
 b[22]=unconn b[23]=unconn b[24]=unconn b[25]=unconn b[26]=unconn out[0]=$mul~370-3[0] out[1]=$mul~370-3[1] \
 out[2]=$mul~370-3[2] out[3]=$mul~370-3[3] out[4]=$mul~370-3[4] out[5]=$mul~370-3[5] out[6]=$mul~370-3[6] out[7]=$mul~370-3[7] \
 out[8]=$mul~370-3[8] out[9]=$mul~370-3[9] out[10]=$mul~370-3[10] out[11]=$mul~370-3[11] out[12]=$mul~370-3[12] \
 out[13]=$mul~370-3[13] out[14]=$mul~370-3[14] out[15]=$mul~370-3[15] out[16]=$mul~370-3[16] out[17]=$mul~370-3[17] \
 out[18]=$mul~370-3[18] out[19]=$mul~370-3[19] out[20]=$mul~370-3[20] out[21]=$mul~370-3[21] out[22]=$mul~370-3[22] \
 out[23]=$mul~370-3[23] out[24]=$mul~370-3[24] out[25]=$mul~370-3[25] out[26]=$mul~370-3[26] out[27]=$mul~370-3[27] \
 out[28]=$mul~370-3[28] out[29]=$mul~370-3[29] out[30]=$mul~370-3[30] out[31]=$mul~370-3[31] out[32]=$mul~370-3[32] \
 out[33]=$mul~370-3[33] out[34]=$mul~370-3[34] out[35]=$mul~370-3[35] out[36]=$mul~370-3[36] out[37]=$mul~370-3[37] \
 out[38]=$mul~370-3[38] out[39]=$mul~370-3[39] out[40]=$mul~370-3[40] out[41]=$mul~370-3[41] out[42]=$mul~370-3[42] \
 out[43]=$mul~370-3[43] out[44]=$mul~370-3[44] out[45]=$mul~370-3[45] out[46]=$mul~370-3[46] out[47]=$mul~370-3[47] \
 out[48]=$mul~370-3[48] out[49]=$mul~370-3[49] out[50]=$mul~370-3[50] out[51]=$mul~370-3[51] out[52]=$mul~370-3[52] \
 out[53]=$mul~370-3[53] 

.subckt multiply a[0]=$dffe~199^Q~27 a[1]=$dffe~199^Q~28 a[2]=$dffe~199^Q~29 a[3]=$dffe~199^Q~30 a[4]=$dffe~199^Q~31 \
 a[5]=unconn a[6]=unconn a[7]=unconn a[8]=unconn a[9]=unconn a[10]=unconn a[11]=unconn a[12]=unconn a[13]=unconn a[14]=unconn \
 a[15]=unconn a[16]=unconn a[17]=unconn a[18]=unconn a[19]=unconn a[20]=unconn a[21]=unconn a[22]=unconn a[23]=unconn \
 a[24]=unconn a[25]=unconn a[26]=unconn b[0]=$dffe~200^Q~0 b[1]=$dffe~200^Q~1 b[2]=$dffe~200^Q~2 b[3]=$dffe~200^Q~3 \
 b[4]=$dffe~200^Q~4 b[5]=$dffe~200^Q~5 b[6]=$dffe~200^Q~6 b[7]=$dffe~200^Q~7 b[8]=$dffe~200^Q~8 b[9]=$dffe~200^Q~9 \
 b[10]=$dffe~200^Q~10 b[11]=$dffe~200^Q~11 b[12]=$dffe~200^Q~12 b[13]=$dffe~200^Q~13 b[14]=$dffe~200^Q~14 b[15]=$dffe~200^Q~15 \
 b[16]=$dffe~200^Q~16 b[17]=$dffe~200^Q~17 b[18]=$dffe~200^Q~18 b[19]=$dffe~200^Q~19 b[20]=$dffe~200^Q~20 b[21]=$dffe~200^Q~21 \
 b[22]=$dffe~200^Q~22 b[23]=$dffe~200^Q~23 b[24]=$dffe~200^Q~24 b[25]=$dffe~200^Q~25 b[26]=$dffe~200^Q~26 out[0]=$mul~370-2[0] \
 out[1]=$mul~370-2[1] out[2]=$mul~370-2[2] out[3]=$mul~370-2[3] out[4]=$mul~370-2[4] out[5]=$mul~370-2[5] out[6]=$mul~370-2[6] \
 out[7]=$mul~370-2[7] out[8]=$mul~370-2[8] out[9]=$mul~370-2[9] out[10]=$mul~370-2[10] out[11]=$mul~370-2[11] \
 out[12]=$mul~370-2[12] out[13]=$mul~370-2[13] out[14]=$mul~370-2[14] out[15]=$mul~370-2[15] out[16]=$mul~370-2[16] \
 out[17]=$mul~370-2[17] out[18]=$mul~370-2[18] out[19]=$mul~370-2[19] out[20]=$mul~370-2[20] out[21]=$mul~370-2[21] \
 out[22]=$mul~370-2[22] out[23]=$mul~370-2[23] out[24]=$mul~370-2[24] out[25]=$mul~370-2[25] out[26]=$mul~370-2[26] \
 out[27]=$mul~370-2[27] out[28]=$mul~370-2[28] out[29]=$mul~370-2[29] out[30]=$mul~370-2[30] out[31]=$mul~370-2[31] \
 out[32]=$mul~370-2[32] out[33]=$mul~370-2[33] out[34]=$mul~370-2[34] out[35]=$mul~370-2[35] out[36]=$mul~370-2[36] \
 out[37]=$mul~370-2[37] out[38]=$mul~370-2[38] out[39]=$mul~370-2[39] out[40]=$mul~370-2[40] out[41]=$mul~370-2[41] \
 out[42]=$mul~370-2[42] out[43]=$mul~370-2[43] out[44]=$mul~370-2[44] out[45]=$mul~370-2[45] out[46]=$mul~370-2[46] \
 out[47]=$mul~370-2[47] out[48]=$mul~370-2[48] out[49]=$mul~370-2[49] out[50]=$mul~370-2[50] out[51]=$mul~370-2[51] \
 out[52]=$mul~370-2[52] out[53]=$mul~370-2[53] 

.subckt multiply a[0]=$dffe~564^Q~0 a[1]=$dffe~564^Q~1 a[2]=$dffe~564^Q~2 a[3]=$dffe~564^Q~3 a[4]=$dffe~564^Q~4 \
 a[5]=$dffe~564^Q~5 a[6]=$dffe~564^Q~6 a[7]=$dffe~564^Q~7 a[8]=$dffe~564^Q~8 a[9]=$dffe~564^Q~9 a[10]=$dffe~564^Q~10 \
 a[11]=$dffe~564^Q~11 a[12]=$dffe~564^Q~12 a[13]=$dffe~564^Q~13 a[14]=$dffe~564^Q~14 a[15]=$dffe~564^Q~15 a[16]=$dffe~564^Q~16 \
 a[17]=$dffe~564^Q~17 a[18]=$dffe~564^Q~18 a[19]=$dffe~564^Q~19 a[20]=$dffe~564^Q~20 a[21]=$dffe~564^Q~21 a[22]=$dffe~564^Q~22 \
 a[23]=$dffe~564^Q~23 a[24]=$dffe~564^Q~24 a[25]=$dffe~564^Q~25 a[26]=$dffe~564^Q~26 b[0]=$dffe~565^Q~0 b[1]=$dffe~565^Q~1 \
 b[2]=$dffe~565^Q~2 b[3]=$dffe~565^Q~3 b[4]=$dffe~565^Q~4 b[5]=$dffe~565^Q~5 b[6]=$dffe~565^Q~6 b[7]=$dffe~565^Q~7 \
 b[8]=$dffe~565^Q~8 b[9]=$dffe~565^Q~9 b[10]=$dffe~565^Q~10 b[11]=$dffe~565^Q~11 b[12]=$dffe~565^Q~12 b[13]=$dffe~565^Q~13 \
 b[14]=$dffe~565^Q~14 b[15]=$dffe~565^Q~15 b[16]=$dffe~565^Q~16 b[17]=$dffe~565^Q~17 b[18]=$dffe~565^Q~18 b[19]=$dffe~565^Q~19 \
 b[20]=$dffe~565^Q~20 b[21]=$dffe~565^Q~21 b[22]=$dffe~565^Q~22 b[23]=$dffe~565^Q~23 b[24]=$dffe~565^Q~24 b[25]=$dffe~565^Q~25 \
 b[26]=$dffe~565^Q~26 out[0]=$mul~735-0[0] out[1]=$mul~735-0[1] out[2]=$mul~735-0[2] out[3]=$mul~735-0[3] out[4]=$mul~735-0[4] \
 out[5]=$mul~735-0[5] out[6]=$mul~735-0[6] out[7]=$mul~735-0[7] out[8]=$mul~735-0[8] out[9]=$mul~735-0[9] \
 out[10]=$mul~735-0[10] out[11]=$mul~735-0[11] out[12]=$mul~735-0[12] out[13]=$mul~735-0[13] out[14]=$mul~735-0[14] \
 out[15]=$mul~735-0[15] out[16]=$mul~735-0[16] out[17]=$mul~735-0[17] out[18]=$mul~735-0[18] out[19]=$mul~735-0[19] \
 out[20]=$mul~735-0[20] out[21]=$mul~735-0[21] out[22]=$mul~735-0[22] out[23]=$mul~735-0[23] out[24]=$mul~735-0[24] \
 out[25]=$mul~735-0[25] out[26]=$mul~735-0[26] out[27]=$mul~735-0[27] out[28]=$mul~735-0[28] out[29]=$mul~735-0[29] \
 out[30]=$mul~735-0[30] out[31]=$mul~735-0[31] out[32]=$mul~735-0[32] out[33]=$mul~735-0[33] out[34]=$mul~735-0[34] \
 out[35]=$mul~735-0[35] out[36]=$mul~735-0[36] out[37]=$mul~735-0[37] out[38]=$mul~735-0[38] out[39]=$mul~735-0[39] \
 out[40]=$mul~735-0[40] out[41]=$mul~735-0[41] out[42]=$mul~735-0[42] out[43]=$mul~735-0[43] out[44]=$mul~735-0[44] \
 out[45]=$mul~735-0[45] out[46]=$mul~735-0[46] out[47]=$mul~735-0[47] out[48]=$mul~735-0[48] out[49]=$mul~735-0[49] \
 out[50]=$mul~735-0[50] out[51]=$mul~735-0[51] out[52]=$mul~735-0[52] out[53]=$mul~735-0[53] 

.subckt multiply a[0]=$dffe~564^Q~0 a[1]=$dffe~564^Q~1 a[2]=$dffe~564^Q~2 a[3]=$dffe~564^Q~3 a[4]=$dffe~564^Q~4 \
 a[5]=$dffe~564^Q~5 a[6]=$dffe~564^Q~6 a[7]=$dffe~564^Q~7 a[8]=$dffe~564^Q~8 a[9]=$dffe~564^Q~9 a[10]=$dffe~564^Q~10 \
 a[11]=$dffe~564^Q~11 a[12]=$dffe~564^Q~12 a[13]=$dffe~564^Q~13 a[14]=$dffe~564^Q~14 a[15]=$dffe~564^Q~15 a[16]=$dffe~564^Q~16 \
 a[17]=$dffe~564^Q~17 a[18]=$dffe~564^Q~18 a[19]=$dffe~564^Q~19 a[20]=$dffe~564^Q~20 a[21]=$dffe~564^Q~21 a[22]=$dffe~564^Q~22 \
 a[23]=$dffe~564^Q~23 a[24]=$dffe~564^Q~24 a[25]=$dffe~564^Q~25 a[26]=$dffe~564^Q~26 b[0]=$dffe~565^Q~27 b[1]=$dffe~565^Q~28 \
 b[2]=$dffe~565^Q~29 b[3]=$dffe~565^Q~30 b[4]=$dffe~565^Q~31 b[5]=unconn b[6]=unconn b[7]=unconn b[8]=unconn b[9]=unconn \
 b[10]=unconn b[11]=unconn b[12]=unconn b[13]=unconn b[14]=unconn b[15]=unconn b[16]=unconn b[17]=unconn b[18]=unconn \
 b[19]=unconn b[20]=unconn b[21]=unconn b[22]=unconn b[23]=unconn b[24]=unconn b[25]=unconn b[26]=unconn out[0]=$mul~735-1[0] \
 out[1]=$mul~735-1[1] out[2]=$mul~735-1[2] out[3]=$mul~735-1[3] out[4]=$mul~735-1[4] out[5]=$mul~735-1[5] out[6]=$mul~735-1[6] \
 out[7]=$mul~735-1[7] out[8]=$mul~735-1[8] out[9]=$mul~735-1[9] out[10]=$mul~735-1[10] out[11]=$mul~735-1[11] \
 out[12]=$mul~735-1[12] out[13]=$mul~735-1[13] out[14]=$mul~735-1[14] out[15]=$mul~735-1[15] out[16]=$mul~735-1[16] \
 out[17]=$mul~735-1[17] out[18]=$mul~735-1[18] out[19]=$mul~735-1[19] out[20]=$mul~735-1[20] out[21]=$mul~735-1[21] \
 out[22]=$mul~735-1[22] out[23]=$mul~735-1[23] out[24]=$mul~735-1[24] out[25]=$mul~735-1[25] out[26]=$mul~735-1[26] \
 out[27]=$mul~735-1[27] out[28]=$mul~735-1[28] out[29]=$mul~735-1[29] out[30]=$mul~735-1[30] out[31]=$mul~735-1[31] \
 out[32]=$mul~735-1[32] out[33]=$mul~735-1[33] out[34]=$mul~735-1[34] out[35]=$mul~735-1[35] out[36]=$mul~735-1[36] \
 out[37]=$mul~735-1[37] out[38]=$mul~735-1[38] out[39]=$mul~735-1[39] out[40]=$mul~735-1[40] out[41]=$mul~735-1[41] \
 out[42]=$mul~735-1[42] out[43]=$mul~735-1[43] out[44]=$mul~735-1[44] out[45]=$mul~735-1[45] out[46]=$mul~735-1[46] \
 out[47]=$mul~735-1[47] out[48]=$mul~735-1[48] out[49]=$mul~735-1[49] out[50]=$mul~735-1[50] out[51]=$mul~735-1[51] \
 out[52]=$mul~735-1[52] out[53]=$mul~735-1[53] 

.subckt multiply a[0]=$dffe~564^Q~27 a[1]=$dffe~564^Q~28 a[2]=$dffe~564^Q~29 a[3]=$dffe~564^Q~30 a[4]=$dffe~564^Q~31 \
 a[5]=unconn a[6]=unconn a[7]=unconn a[8]=unconn a[9]=unconn a[10]=unconn a[11]=unconn a[12]=unconn a[13]=unconn a[14]=unconn \
 a[15]=unconn a[16]=unconn a[17]=unconn a[18]=unconn a[19]=unconn a[20]=unconn a[21]=unconn a[22]=unconn a[23]=unconn \
 a[24]=unconn a[25]=unconn a[26]=unconn b[0]=$dffe~565^Q~27 b[1]=$dffe~565^Q~28 b[2]=$dffe~565^Q~29 b[3]=$dffe~565^Q~30 \
 b[4]=$dffe~565^Q~31 b[5]=unconn b[6]=unconn b[7]=unconn b[8]=unconn b[9]=unconn b[10]=unconn b[11]=unconn b[12]=unconn \
 b[13]=unconn b[14]=unconn b[15]=unconn b[16]=unconn b[17]=unconn b[18]=unconn b[19]=unconn b[20]=unconn b[21]=unconn \
 b[22]=unconn b[23]=unconn b[24]=unconn b[25]=unconn b[26]=unconn out[0]=$mul~735-3[0] out[1]=$mul~735-3[1] \
 out[2]=$mul~735-3[2] out[3]=$mul~735-3[3] out[4]=$mul~735-3[4] out[5]=$mul~735-3[5] out[6]=$mul~735-3[6] out[7]=$mul~735-3[7] \
 out[8]=$mul~735-3[8] out[9]=$mul~735-3[9] out[10]=$mul~735-3[10] out[11]=$mul~735-3[11] out[12]=$mul~735-3[12] \
 out[13]=$mul~735-3[13] out[14]=$mul~735-3[14] out[15]=$mul~735-3[15] out[16]=$mul~735-3[16] out[17]=$mul~735-3[17] \
 out[18]=$mul~735-3[18] out[19]=$mul~735-3[19] out[20]=$mul~735-3[20] out[21]=$mul~735-3[21] out[22]=$mul~735-3[22] \
 out[23]=$mul~735-3[23] out[24]=$mul~735-3[24] out[25]=$mul~735-3[25] out[26]=$mul~735-3[26] out[27]=$mul~735-3[27] \
 out[28]=$mul~735-3[28] out[29]=$mul~735-3[29] out[30]=$mul~735-3[30] out[31]=$mul~735-3[31] out[32]=$mul~735-3[32] \
 out[33]=$mul~735-3[33] out[34]=$mul~735-3[34] out[35]=$mul~735-3[35] out[36]=$mul~735-3[36] out[37]=$mul~735-3[37] \
 out[38]=$mul~735-3[38] out[39]=$mul~735-3[39] out[40]=$mul~735-3[40] out[41]=$mul~735-3[41] out[42]=$mul~735-3[42] \
 out[43]=$mul~735-3[43] out[44]=$mul~735-3[44] out[45]=$mul~735-3[45] out[46]=$mul~735-3[46] out[47]=$mul~735-3[47] \
 out[48]=$mul~735-3[48] out[49]=$mul~735-3[49] out[50]=$mul~735-3[50] out[51]=$mul~735-3[51] out[52]=$mul~735-3[52] \
 out[53]=$mul~735-3[53] 

.subckt multiply a[0]=$dffe~564^Q~27 a[1]=$dffe~564^Q~28 a[2]=$dffe~564^Q~29 a[3]=$dffe~564^Q~30 a[4]=$dffe~564^Q~31 \
 a[5]=unconn a[6]=unconn a[7]=unconn a[8]=unconn a[9]=unconn a[10]=unconn a[11]=unconn a[12]=unconn a[13]=unconn a[14]=unconn \
 a[15]=unconn a[16]=unconn a[17]=unconn a[18]=unconn a[19]=unconn a[20]=unconn a[21]=unconn a[22]=unconn a[23]=unconn \
 a[24]=unconn a[25]=unconn a[26]=unconn b[0]=$dffe~565^Q~0 b[1]=$dffe~565^Q~1 b[2]=$dffe~565^Q~2 b[3]=$dffe~565^Q~3 \
 b[4]=$dffe~565^Q~4 b[5]=$dffe~565^Q~5 b[6]=$dffe~565^Q~6 b[7]=$dffe~565^Q~7 b[8]=$dffe~565^Q~8 b[9]=$dffe~565^Q~9 \
 b[10]=$dffe~565^Q~10 b[11]=$dffe~565^Q~11 b[12]=$dffe~565^Q~12 b[13]=$dffe~565^Q~13 b[14]=$dffe~565^Q~14 b[15]=$dffe~565^Q~15 \
 b[16]=$dffe~565^Q~16 b[17]=$dffe~565^Q~17 b[18]=$dffe~565^Q~18 b[19]=$dffe~565^Q~19 b[20]=$dffe~565^Q~20 b[21]=$dffe~565^Q~21 \
 b[22]=$dffe~565^Q~22 b[23]=$dffe~565^Q~23 b[24]=$dffe~565^Q~24 b[25]=$dffe~565^Q~25 b[26]=$dffe~565^Q~26 out[0]=$mul~735-2[0] \
 out[1]=$mul~735-2[1] out[2]=$mul~735-2[2] out[3]=$mul~735-2[3] out[4]=$mul~735-2[4] out[5]=$mul~735-2[5] out[6]=$mul~735-2[6] \
 out[7]=$mul~735-2[7] out[8]=$mul~735-2[8] out[9]=$mul~735-2[9] out[10]=$mul~735-2[10] out[11]=$mul~735-2[11] \
 out[12]=$mul~735-2[12] out[13]=$mul~735-2[13] out[14]=$mul~735-2[14] out[15]=$mul~735-2[15] out[16]=$mul~735-2[16] \
 out[17]=$mul~735-2[17] out[18]=$mul~735-2[18] out[19]=$mul~735-2[19] out[20]=$mul~735-2[20] out[21]=$mul~735-2[21] \
 out[22]=$mul~735-2[22] out[23]=$mul~735-2[23] out[24]=$mul~735-2[24] out[25]=$mul~735-2[25] out[26]=$mul~735-2[26] \
 out[27]=$mul~735-2[27] out[28]=$mul~735-2[28] out[29]=$mul~735-2[29] out[30]=$mul~735-2[30] out[31]=$mul~735-2[31] \
 out[32]=$mul~735-2[32] out[33]=$mul~735-2[33] out[34]=$mul~735-2[34] out[35]=$mul~735-2[35] out[36]=$mul~735-2[36] \
 out[37]=$mul~735-2[37] out[38]=$mul~735-2[38] out[39]=$mul~735-2[39] out[40]=$mul~735-2[40] out[41]=$mul~735-2[41] \
 out[42]=$mul~735-2[42] out[43]=$mul~735-2[43] out[44]=$mul~735-2[44] out[45]=$mul~735-2[45] out[46]=$mul~735-2[46] \
 out[47]=$mul~735-2[47] out[48]=$mul~735-2[48] out[49]=$mul~735-2[49] out[50]=$mul~735-2[50] out[51]=$mul~735-2[51] \
 out[52]=$mul~735-2[52] out[53]=$mul~735-2[53] 

.subckt multiply a[0]=$dffe~929^Q~0 a[1]=$dffe~929^Q~1 a[2]=$dffe~929^Q~2 a[3]=$dffe~929^Q~3 a[4]=$dffe~929^Q~4 \
 a[5]=$dffe~929^Q~5 a[6]=$dffe~929^Q~6 a[7]=$dffe~929^Q~7 a[8]=$dffe~929^Q~8 a[9]=$dffe~929^Q~9 a[10]=$dffe~929^Q~10 \
 a[11]=$dffe~929^Q~11 a[12]=$dffe~929^Q~12 a[13]=$dffe~929^Q~13 a[14]=$dffe~929^Q~14 a[15]=$dffe~929^Q~15 a[16]=$dffe~929^Q~16 \
 a[17]=$dffe~929^Q~17 a[18]=$dffe~929^Q~18 a[19]=$dffe~929^Q~19 a[20]=$dffe~929^Q~20 a[21]=$dffe~929^Q~21 a[22]=$dffe~929^Q~22 \
 a[23]=$dffe~929^Q~23 a[24]=$dffe~929^Q~24 a[25]=$dffe~929^Q~25 a[26]=$dffe~929^Q~26 b[0]=$dffe~930^Q~0 b[1]=$dffe~930^Q~1 \
 b[2]=$dffe~930^Q~2 b[3]=$dffe~930^Q~3 b[4]=$dffe~930^Q~4 b[5]=$dffe~930^Q~5 b[6]=$dffe~930^Q~6 b[7]=$dffe~930^Q~7 \
 b[8]=$dffe~930^Q~8 b[9]=$dffe~930^Q~9 b[10]=$dffe~930^Q~10 b[11]=$dffe~930^Q~11 b[12]=$dffe~930^Q~12 b[13]=$dffe~930^Q~13 \
 b[14]=$dffe~930^Q~14 b[15]=$dffe~930^Q~15 b[16]=$dffe~930^Q~16 b[17]=$dffe~930^Q~17 b[18]=$dffe~930^Q~18 b[19]=$dffe~930^Q~19 \
 b[20]=$dffe~930^Q~20 b[21]=$dffe~930^Q~21 b[22]=$dffe~930^Q~22 b[23]=$dffe~930^Q~23 b[24]=$dffe~930^Q~24 b[25]=$dffe~930^Q~25 \
 b[26]=$dffe~930^Q~26 out[0]=$mul~1100-0[0] out[1]=$mul~1100-0[1] out[2]=$mul~1100-0[2] out[3]=$mul~1100-0[3] \
 out[4]=$mul~1100-0[4] out[5]=$mul~1100-0[5] out[6]=$mul~1100-0[6] out[7]=$mul~1100-0[7] out[8]=$mul~1100-0[8] \
 out[9]=$mul~1100-0[9] out[10]=$mul~1100-0[10] out[11]=$mul~1100-0[11] out[12]=$mul~1100-0[12] out[13]=$mul~1100-0[13] \
 out[14]=$mul~1100-0[14] out[15]=$mul~1100-0[15] out[16]=$mul~1100-0[16] out[17]=$mul~1100-0[17] out[18]=$mul~1100-0[18] \
 out[19]=$mul~1100-0[19] out[20]=$mul~1100-0[20] out[21]=$mul~1100-0[21] out[22]=$mul~1100-0[22] out[23]=$mul~1100-0[23] \
 out[24]=$mul~1100-0[24] out[25]=$mul~1100-0[25] out[26]=$mul~1100-0[26] out[27]=$mul~1100-0[27] out[28]=$mul~1100-0[28] \
 out[29]=$mul~1100-0[29] out[30]=$mul~1100-0[30] out[31]=$mul~1100-0[31] out[32]=$mul~1100-0[32] out[33]=$mul~1100-0[33] \
 out[34]=$mul~1100-0[34] out[35]=$mul~1100-0[35] out[36]=$mul~1100-0[36] out[37]=$mul~1100-0[37] out[38]=$mul~1100-0[38] \
 out[39]=$mul~1100-0[39] out[40]=$mul~1100-0[40] out[41]=$mul~1100-0[41] out[42]=$mul~1100-0[42] out[43]=$mul~1100-0[43] \
 out[44]=$mul~1100-0[44] out[45]=$mul~1100-0[45] out[46]=$mul~1100-0[46] out[47]=$mul~1100-0[47] out[48]=$mul~1100-0[48] \
 out[49]=$mul~1100-0[49] out[50]=$mul~1100-0[50] out[51]=$mul~1100-0[51] out[52]=$mul~1100-0[52] out[53]=$mul~1100-0[53] 

.subckt multiply a[0]=$dffe~929^Q~0 a[1]=$dffe~929^Q~1 a[2]=$dffe~929^Q~2 a[3]=$dffe~929^Q~3 a[4]=$dffe~929^Q~4 \
 a[5]=$dffe~929^Q~5 a[6]=$dffe~929^Q~6 a[7]=$dffe~929^Q~7 a[8]=$dffe~929^Q~8 a[9]=$dffe~929^Q~9 a[10]=$dffe~929^Q~10 \
 a[11]=$dffe~929^Q~11 a[12]=$dffe~929^Q~12 a[13]=$dffe~929^Q~13 a[14]=$dffe~929^Q~14 a[15]=$dffe~929^Q~15 a[16]=$dffe~929^Q~16 \
 a[17]=$dffe~929^Q~17 a[18]=$dffe~929^Q~18 a[19]=$dffe~929^Q~19 a[20]=$dffe~929^Q~20 a[21]=$dffe~929^Q~21 a[22]=$dffe~929^Q~22 \
 a[23]=$dffe~929^Q~23 a[24]=$dffe~929^Q~24 a[25]=$dffe~929^Q~25 a[26]=$dffe~929^Q~26 b[0]=$dffe~930^Q~27 b[1]=$dffe~930^Q~28 \
 b[2]=$dffe~930^Q~29 b[3]=$dffe~930^Q~30 b[4]=$dffe~930^Q~31 b[5]=unconn b[6]=unconn b[7]=unconn b[8]=unconn b[9]=unconn \
 b[10]=unconn b[11]=unconn b[12]=unconn b[13]=unconn b[14]=unconn b[15]=unconn b[16]=unconn b[17]=unconn b[18]=unconn \
 b[19]=unconn b[20]=unconn b[21]=unconn b[22]=unconn b[23]=unconn b[24]=unconn b[25]=unconn b[26]=unconn out[0]=$mul~1100-1[0] \
 out[1]=$mul~1100-1[1] out[2]=$mul~1100-1[2] out[3]=$mul~1100-1[3] out[4]=$mul~1100-1[4] out[5]=$mul~1100-1[5] \
 out[6]=$mul~1100-1[6] out[7]=$mul~1100-1[7] out[8]=$mul~1100-1[8] out[9]=$mul~1100-1[9] out[10]=$mul~1100-1[10] \
 out[11]=$mul~1100-1[11] out[12]=$mul~1100-1[12] out[13]=$mul~1100-1[13] out[14]=$mul~1100-1[14] out[15]=$mul~1100-1[15] \
 out[16]=$mul~1100-1[16] out[17]=$mul~1100-1[17] out[18]=$mul~1100-1[18] out[19]=$mul~1100-1[19] out[20]=$mul~1100-1[20] \
 out[21]=$mul~1100-1[21] out[22]=$mul~1100-1[22] out[23]=$mul~1100-1[23] out[24]=$mul~1100-1[24] out[25]=$mul~1100-1[25] \
 out[26]=$mul~1100-1[26] out[27]=$mul~1100-1[27] out[28]=$mul~1100-1[28] out[29]=$mul~1100-1[29] out[30]=$mul~1100-1[30] \
 out[31]=$mul~1100-1[31] out[32]=$mul~1100-1[32] out[33]=$mul~1100-1[33] out[34]=$mul~1100-1[34] out[35]=$mul~1100-1[35] \
 out[36]=$mul~1100-1[36] out[37]=$mul~1100-1[37] out[38]=$mul~1100-1[38] out[39]=$mul~1100-1[39] out[40]=$mul~1100-1[40] \
 out[41]=$mul~1100-1[41] out[42]=$mul~1100-1[42] out[43]=$mul~1100-1[43] out[44]=$mul~1100-1[44] out[45]=$mul~1100-1[45] \
 out[46]=$mul~1100-1[46] out[47]=$mul~1100-1[47] out[48]=$mul~1100-1[48] out[49]=$mul~1100-1[49] out[50]=$mul~1100-1[50] \
 out[51]=$mul~1100-1[51] out[52]=$mul~1100-1[52] out[53]=$mul~1100-1[53] 

.subckt multiply a[0]=$dffe~929^Q~27 a[1]=$dffe~929^Q~28 a[2]=$dffe~929^Q~29 a[3]=$dffe~929^Q~30 a[4]=$dffe~929^Q~31 \
 a[5]=unconn a[6]=unconn a[7]=unconn a[8]=unconn a[9]=unconn a[10]=unconn a[11]=unconn a[12]=unconn a[13]=unconn a[14]=unconn \
 a[15]=unconn a[16]=unconn a[17]=unconn a[18]=unconn a[19]=unconn a[20]=unconn a[21]=unconn a[22]=unconn a[23]=unconn \
 a[24]=unconn a[25]=unconn a[26]=unconn b[0]=$dffe~930^Q~27 b[1]=$dffe~930^Q~28 b[2]=$dffe~930^Q~29 b[3]=$dffe~930^Q~30 \
 b[4]=$dffe~930^Q~31 b[5]=unconn b[6]=unconn b[7]=unconn b[8]=unconn b[9]=unconn b[10]=unconn b[11]=unconn b[12]=unconn \
 b[13]=unconn b[14]=unconn b[15]=unconn b[16]=unconn b[17]=unconn b[18]=unconn b[19]=unconn b[20]=unconn b[21]=unconn \
 b[22]=unconn b[23]=unconn b[24]=unconn b[25]=unconn b[26]=unconn out[0]=$mul~1100-3[0] out[1]=$mul~1100-3[1] \
 out[2]=$mul~1100-3[2] out[3]=$mul~1100-3[3] out[4]=$mul~1100-3[4] out[5]=$mul~1100-3[5] out[6]=$mul~1100-3[6] \
 out[7]=$mul~1100-3[7] out[8]=$mul~1100-3[8] out[9]=$mul~1100-3[9] out[10]=$mul~1100-3[10] out[11]=$mul~1100-3[11] \
 out[12]=$mul~1100-3[12] out[13]=$mul~1100-3[13] out[14]=$mul~1100-3[14] out[15]=$mul~1100-3[15] out[16]=$mul~1100-3[16] \
 out[17]=$mul~1100-3[17] out[18]=$mul~1100-3[18] out[19]=$mul~1100-3[19] out[20]=$mul~1100-3[20] out[21]=$mul~1100-3[21] \
 out[22]=$mul~1100-3[22] out[23]=$mul~1100-3[23] out[24]=$mul~1100-3[24] out[25]=$mul~1100-3[25] out[26]=$mul~1100-3[26] \
 out[27]=$mul~1100-3[27] out[28]=$mul~1100-3[28] out[29]=$mul~1100-3[29] out[30]=$mul~1100-3[30] out[31]=$mul~1100-3[31] \
 out[32]=$mul~1100-3[32] out[33]=$mul~1100-3[33] out[34]=$mul~1100-3[34] out[35]=$mul~1100-3[35] out[36]=$mul~1100-3[36] \
 out[37]=$mul~1100-3[37] out[38]=$mul~1100-3[38] out[39]=$mul~1100-3[39] out[40]=$mul~1100-3[40] out[41]=$mul~1100-3[41] \
 out[42]=$mul~1100-3[42] out[43]=$mul~1100-3[43] out[44]=$mul~1100-3[44] out[45]=$mul~1100-3[45] out[46]=$mul~1100-3[46] \
 out[47]=$mul~1100-3[47] out[48]=$mul~1100-3[48] out[49]=$mul~1100-3[49] out[50]=$mul~1100-3[50] out[51]=$mul~1100-3[51] \
 out[52]=$mul~1100-3[52] out[53]=$mul~1100-3[53] 

.subckt multiply a[0]=$dffe~929^Q~27 a[1]=$dffe~929^Q~28 a[2]=$dffe~929^Q~29 a[3]=$dffe~929^Q~30 a[4]=$dffe~929^Q~31 \
 a[5]=unconn a[6]=unconn a[7]=unconn a[8]=unconn a[9]=unconn a[10]=unconn a[11]=unconn a[12]=unconn a[13]=unconn a[14]=unconn \
 a[15]=unconn a[16]=unconn a[17]=unconn a[18]=unconn a[19]=unconn a[20]=unconn a[21]=unconn a[22]=unconn a[23]=unconn \
 a[24]=unconn a[25]=unconn a[26]=unconn b[0]=$dffe~930^Q~0 b[1]=$dffe~930^Q~1 b[2]=$dffe~930^Q~2 b[3]=$dffe~930^Q~3 \
 b[4]=$dffe~930^Q~4 b[5]=$dffe~930^Q~5 b[6]=$dffe~930^Q~6 b[7]=$dffe~930^Q~7 b[8]=$dffe~930^Q~8 b[9]=$dffe~930^Q~9 \
 b[10]=$dffe~930^Q~10 b[11]=$dffe~930^Q~11 b[12]=$dffe~930^Q~12 b[13]=$dffe~930^Q~13 b[14]=$dffe~930^Q~14 b[15]=$dffe~930^Q~15 \
 b[16]=$dffe~930^Q~16 b[17]=$dffe~930^Q~17 b[18]=$dffe~930^Q~18 b[19]=$dffe~930^Q~19 b[20]=$dffe~930^Q~20 b[21]=$dffe~930^Q~21 \
 b[22]=$dffe~930^Q~22 b[23]=$dffe~930^Q~23 b[24]=$dffe~930^Q~24 b[25]=$dffe~930^Q~25 b[26]=$dffe~930^Q~26 \
 out[0]=$mul~1100-2[0] out[1]=$mul~1100-2[1] out[2]=$mul~1100-2[2] out[3]=$mul~1100-2[3] out[4]=$mul~1100-2[4] \
 out[5]=$mul~1100-2[5] out[6]=$mul~1100-2[6] out[7]=$mul~1100-2[7] out[8]=$mul~1100-2[8] out[9]=$mul~1100-2[9] \
 out[10]=$mul~1100-2[10] out[11]=$mul~1100-2[11] out[12]=$mul~1100-2[12] out[13]=$mul~1100-2[13] out[14]=$mul~1100-2[14] \
 out[15]=$mul~1100-2[15] out[16]=$mul~1100-2[16] out[17]=$mul~1100-2[17] out[18]=$mul~1100-2[18] out[19]=$mul~1100-2[19] \
 out[20]=$mul~1100-2[20] out[21]=$mul~1100-2[21] out[22]=$mul~1100-2[22] out[23]=$mul~1100-2[23] out[24]=$mul~1100-2[24] \
 out[25]=$mul~1100-2[25] out[26]=$mul~1100-2[26] out[27]=$mul~1100-2[27] out[28]=$mul~1100-2[28] out[29]=$mul~1100-2[29] \
 out[30]=$mul~1100-2[30] out[31]=$mul~1100-2[31] out[32]=$mul~1100-2[32] out[33]=$mul~1100-2[33] out[34]=$mul~1100-2[34] \
 out[35]=$mul~1100-2[35] out[36]=$mul~1100-2[36] out[37]=$mul~1100-2[37] out[38]=$mul~1100-2[38] out[39]=$mul~1100-2[39] \
 out[40]=$mul~1100-2[40] out[41]=$mul~1100-2[41] out[42]=$mul~1100-2[42] out[43]=$mul~1100-2[43] out[44]=$mul~1100-2[44] \
 out[45]=$mul~1100-2[45] out[46]=$mul~1100-2[46] out[47]=$mul~1100-2[47] out[48]=$mul~1100-2[48] out[49]=$mul~1100-2[49] \
 out[50]=$mul~1100-2[50] out[51]=$mul~1100-2[51] out[52]=$mul~1100-2[52] out[53]=$mul~1100-2[53] 

.subckt multiply a[0]=$dffe~1298^Q~0 a[1]=$dffe~1298^Q~1 a[2]=$dffe~1298^Q~2 a[3]=$dffe~1298^Q~3 a[4]=$dffe~1298^Q~4 \
 a[5]=$dffe~1298^Q~5 a[6]=$dffe~1298^Q~6 a[7]=$dffe~1298^Q~7 a[8]=$dffe~1298^Q~8 a[9]=$dffe~1298^Q~9 a[10]=$dffe~1298^Q~10 \
 a[11]=$dffe~1298^Q~11 a[12]=$dffe~1298^Q~12 a[13]=$dffe~1298^Q~13 a[14]=$dffe~1298^Q~14 a[15]=$dffe~1298^Q~15 \
 a[16]=$dffe~1298^Q~16 a[17]=$dffe~1298^Q~17 a[18]=$dffe~1298^Q~18 a[19]=$dffe~1298^Q~19 a[20]=$dffe~1298^Q~20 \
 a[21]=$dffe~1298^Q~21 a[22]=$dffe~1298^Q~22 a[23]=$dffe~1298^Q~23 a[24]=$dffe~1298^Q~24 a[25]=$dffe~1298^Q~25 \
 a[26]=$dffe~1298^Q~26 b[0]=$dffe~1299^Q~0 b[1]=$dffe~1299^Q~1 b[2]=$dffe~1299^Q~2 b[3]=$dffe~1299^Q~3 b[4]=$dffe~1299^Q~4 \
 b[5]=$dffe~1299^Q~5 b[6]=$dffe~1299^Q~6 b[7]=$dffe~1299^Q~7 b[8]=$dffe~1299^Q~8 b[9]=$dffe~1299^Q~9 b[10]=$dffe~1299^Q~10 \
 b[11]=$dffe~1299^Q~11 b[12]=$dffe~1299^Q~12 b[13]=$dffe~1299^Q~13 b[14]=$dffe~1299^Q~14 b[15]=$dffe~1299^Q~15 \
 b[16]=$dffe~1299^Q~16 b[17]=$dffe~1299^Q~17 b[18]=$dffe~1299^Q~18 b[19]=$dffe~1299^Q~19 b[20]=$dffe~1299^Q~20 \
 b[21]=$dffe~1299^Q~21 b[22]=$dffe~1299^Q~22 b[23]=$dffe~1299^Q~23 b[24]=$dffe~1299^Q~24 b[25]=$dffe~1299^Q~25 \
 b[26]=$dffe~1299^Q~26 out[0]=$mul~1469-0[0] out[1]=$mul~1469-0[1] out[2]=$mul~1469-0[2] out[3]=$mul~1469-0[3] \
 out[4]=$mul~1469-0[4] out[5]=$mul~1469-0[5] out[6]=$mul~1469-0[6] out[7]=$mul~1469-0[7] out[8]=$mul~1469-0[8] \
 out[9]=$mul~1469-0[9] out[10]=$mul~1469-0[10] out[11]=$mul~1469-0[11] out[12]=$mul~1469-0[12] out[13]=$mul~1469-0[13] \
 out[14]=$mul~1469-0[14] out[15]=$mul~1469-0[15] out[16]=$mul~1469-0[16] out[17]=$mul~1469-0[17] out[18]=$mul~1469-0[18] \
 out[19]=$mul~1469-0[19] out[20]=$mul~1469-0[20] out[21]=$mul~1469-0[21] out[22]=$mul~1469-0[22] out[23]=$mul~1469-0[23] \
 out[24]=$mul~1469-0[24] out[25]=$mul~1469-0[25] out[26]=$mul~1469-0[26] out[27]=$mul~1469-0[27] out[28]=$mul~1469-0[28] \
 out[29]=$mul~1469-0[29] out[30]=$mul~1469-0[30] out[31]=$mul~1469-0[31] out[32]=$mul~1469-0[32] out[33]=$mul~1469-0[33] \
 out[34]=$mul~1469-0[34] out[35]=$mul~1469-0[35] out[36]=$mul~1469-0[36] out[37]=$mul~1469-0[37] out[38]=$mul~1469-0[38] \
 out[39]=$mul~1469-0[39] out[40]=$mul~1469-0[40] out[41]=$mul~1469-0[41] out[42]=$mul~1469-0[42] out[43]=$mul~1469-0[43] \
 out[44]=$mul~1469-0[44] out[45]=$mul~1469-0[45] out[46]=$mul~1469-0[46] out[47]=$mul~1469-0[47] out[48]=$mul~1469-0[48] \
 out[49]=$mul~1469-0[49] out[50]=$mul~1469-0[50] out[51]=$mul~1469-0[51] out[52]=$mul~1469-0[52] out[53]=$mul~1469-0[53] 

.subckt multiply a[0]=$dffe~1298^Q~0 a[1]=$dffe~1298^Q~1 a[2]=$dffe~1298^Q~2 a[3]=$dffe~1298^Q~3 a[4]=$dffe~1298^Q~4 \
 a[5]=$dffe~1298^Q~5 a[6]=$dffe~1298^Q~6 a[7]=$dffe~1298^Q~7 a[8]=$dffe~1298^Q~8 a[9]=$dffe~1298^Q~9 a[10]=$dffe~1298^Q~10 \
 a[11]=$dffe~1298^Q~11 a[12]=$dffe~1298^Q~12 a[13]=$dffe~1298^Q~13 a[14]=$dffe~1298^Q~14 a[15]=$dffe~1298^Q~15 \
 a[16]=$dffe~1298^Q~16 a[17]=$dffe~1298^Q~17 a[18]=$dffe~1298^Q~18 a[19]=$dffe~1298^Q~19 a[20]=$dffe~1298^Q~20 \
 a[21]=$dffe~1298^Q~21 a[22]=$dffe~1298^Q~22 a[23]=$dffe~1298^Q~23 a[24]=$dffe~1298^Q~24 a[25]=$dffe~1298^Q~25 \
 a[26]=$dffe~1298^Q~26 b[0]=$dffe~1299^Q~27 b[1]=$dffe~1299^Q~28 b[2]=$dffe~1299^Q~29 b[3]=$dffe~1299^Q~30 \
 b[4]=$dffe~1299^Q~31 b[5]=unconn b[6]=unconn b[7]=unconn b[8]=unconn b[9]=unconn b[10]=unconn b[11]=unconn b[12]=unconn \
 b[13]=unconn b[14]=unconn b[15]=unconn b[16]=unconn b[17]=unconn b[18]=unconn b[19]=unconn b[20]=unconn b[21]=unconn \
 b[22]=unconn b[23]=unconn b[24]=unconn b[25]=unconn b[26]=unconn out[0]=$mul~1469-1[0] out[1]=$mul~1469-1[1] \
 out[2]=$mul~1469-1[2] out[3]=$mul~1469-1[3] out[4]=$mul~1469-1[4] out[5]=$mul~1469-1[5] out[6]=$mul~1469-1[6] \
 out[7]=$mul~1469-1[7] out[8]=$mul~1469-1[8] out[9]=$mul~1469-1[9] out[10]=$mul~1469-1[10] out[11]=$mul~1469-1[11] \
 out[12]=$mul~1469-1[12] out[13]=$mul~1469-1[13] out[14]=$mul~1469-1[14] out[15]=$mul~1469-1[15] out[16]=$mul~1469-1[16] \
 out[17]=$mul~1469-1[17] out[18]=$mul~1469-1[18] out[19]=$mul~1469-1[19] out[20]=$mul~1469-1[20] out[21]=$mul~1469-1[21] \
 out[22]=$mul~1469-1[22] out[23]=$mul~1469-1[23] out[24]=$mul~1469-1[24] out[25]=$mul~1469-1[25] out[26]=$mul~1469-1[26] \
 out[27]=$mul~1469-1[27] out[28]=$mul~1469-1[28] out[29]=$mul~1469-1[29] out[30]=$mul~1469-1[30] out[31]=$mul~1469-1[31] \
 out[32]=$mul~1469-1[32] out[33]=$mul~1469-1[33] out[34]=$mul~1469-1[34] out[35]=$mul~1469-1[35] out[36]=$mul~1469-1[36] \
 out[37]=$mul~1469-1[37] out[38]=$mul~1469-1[38] out[39]=$mul~1469-1[39] out[40]=$mul~1469-1[40] out[41]=$mul~1469-1[41] \
 out[42]=$mul~1469-1[42] out[43]=$mul~1469-1[43] out[44]=$mul~1469-1[44] out[45]=$mul~1469-1[45] out[46]=$mul~1469-1[46] \
 out[47]=$mul~1469-1[47] out[48]=$mul~1469-1[48] out[49]=$mul~1469-1[49] out[50]=$mul~1469-1[50] out[51]=$mul~1469-1[51] \
 out[52]=$mul~1469-1[52] out[53]=$mul~1469-1[53] 

.subckt multiply a[0]=$dffe~1298^Q~27 a[1]=$dffe~1298^Q~28 a[2]=$dffe~1298^Q~29 a[3]=$dffe~1298^Q~30 a[4]=$dffe~1298^Q~31 \
 a[5]=unconn a[6]=unconn a[7]=unconn a[8]=unconn a[9]=unconn a[10]=unconn a[11]=unconn a[12]=unconn a[13]=unconn a[14]=unconn \
 a[15]=unconn a[16]=unconn a[17]=unconn a[18]=unconn a[19]=unconn a[20]=unconn a[21]=unconn a[22]=unconn a[23]=unconn \
 a[24]=unconn a[25]=unconn a[26]=unconn b[0]=$dffe~1299^Q~27 b[1]=$dffe~1299^Q~28 b[2]=$dffe~1299^Q~29 b[3]=$dffe~1299^Q~30 \
 b[4]=$dffe~1299^Q~31 b[5]=unconn b[6]=unconn b[7]=unconn b[8]=unconn b[9]=unconn b[10]=unconn b[11]=unconn b[12]=unconn \
 b[13]=unconn b[14]=unconn b[15]=unconn b[16]=unconn b[17]=unconn b[18]=unconn b[19]=unconn b[20]=unconn b[21]=unconn \
 b[22]=unconn b[23]=unconn b[24]=unconn b[25]=unconn b[26]=unconn out[0]=$mul~1469-3[0] out[1]=$mul~1469-3[1] \
 out[2]=$mul~1469-3[2] out[3]=$mul~1469-3[3] out[4]=$mul~1469-3[4] out[5]=$mul~1469-3[5] out[6]=$mul~1469-3[6] \
 out[7]=$mul~1469-3[7] out[8]=$mul~1469-3[8] out[9]=$mul~1469-3[9] out[10]=$mul~1469-3[10] out[11]=$mul~1469-3[11] \
 out[12]=$mul~1469-3[12] out[13]=$mul~1469-3[13] out[14]=$mul~1469-3[14] out[15]=$mul~1469-3[15] out[16]=$mul~1469-3[16] \
 out[17]=$mul~1469-3[17] out[18]=$mul~1469-3[18] out[19]=$mul~1469-3[19] out[20]=$mul~1469-3[20] out[21]=$mul~1469-3[21] \
 out[22]=$mul~1469-3[22] out[23]=$mul~1469-3[23] out[24]=$mul~1469-3[24] out[25]=$mul~1469-3[25] out[26]=$mul~1469-3[26] \
 out[27]=$mul~1469-3[27] out[28]=$mul~1469-3[28] out[29]=$mul~1469-3[29] out[30]=$mul~1469-3[30] out[31]=$mul~1469-3[31] \
 out[32]=$mul~1469-3[32] out[33]=$mul~1469-3[33] out[34]=$mul~1469-3[34] out[35]=$mul~1469-3[35] out[36]=$mul~1469-3[36] \
 out[37]=$mul~1469-3[37] out[38]=$mul~1469-3[38] out[39]=$mul~1469-3[39] out[40]=$mul~1469-3[40] out[41]=$mul~1469-3[41] \
 out[42]=$mul~1469-3[42] out[43]=$mul~1469-3[43] out[44]=$mul~1469-3[44] out[45]=$mul~1469-3[45] out[46]=$mul~1469-3[46] \
 out[47]=$mul~1469-3[47] out[48]=$mul~1469-3[48] out[49]=$mul~1469-3[49] out[50]=$mul~1469-3[50] out[51]=$mul~1469-3[51] \
 out[52]=$mul~1469-3[52] out[53]=$mul~1469-3[53] 

.subckt multiply a[0]=$dffe~1298^Q~27 a[1]=$dffe~1298^Q~28 a[2]=$dffe~1298^Q~29 a[3]=$dffe~1298^Q~30 a[4]=$dffe~1298^Q~31 \
 a[5]=unconn a[6]=unconn a[7]=unconn a[8]=unconn a[9]=unconn a[10]=unconn a[11]=unconn a[12]=unconn a[13]=unconn a[14]=unconn \
 a[15]=unconn a[16]=unconn a[17]=unconn a[18]=unconn a[19]=unconn a[20]=unconn a[21]=unconn a[22]=unconn a[23]=unconn \
 a[24]=unconn a[25]=unconn a[26]=unconn b[0]=$dffe~1299^Q~0 b[1]=$dffe~1299^Q~1 b[2]=$dffe~1299^Q~2 b[3]=$dffe~1299^Q~3 \
 b[4]=$dffe~1299^Q~4 b[5]=$dffe~1299^Q~5 b[6]=$dffe~1299^Q~6 b[7]=$dffe~1299^Q~7 b[8]=$dffe~1299^Q~8 b[9]=$dffe~1299^Q~9 \
 b[10]=$dffe~1299^Q~10 b[11]=$dffe~1299^Q~11 b[12]=$dffe~1299^Q~12 b[13]=$dffe~1299^Q~13 b[14]=$dffe~1299^Q~14 \
 b[15]=$dffe~1299^Q~15 b[16]=$dffe~1299^Q~16 b[17]=$dffe~1299^Q~17 b[18]=$dffe~1299^Q~18 b[19]=$dffe~1299^Q~19 \
 b[20]=$dffe~1299^Q~20 b[21]=$dffe~1299^Q~21 b[22]=$dffe~1299^Q~22 b[23]=$dffe~1299^Q~23 b[24]=$dffe~1299^Q~24 \
 b[25]=$dffe~1299^Q~25 b[26]=$dffe~1299^Q~26 out[0]=$mul~1469-2[0] out[1]=$mul~1469-2[1] out[2]=$mul~1469-2[2] \
 out[3]=$mul~1469-2[3] out[4]=$mul~1469-2[4] out[5]=$mul~1469-2[5] out[6]=$mul~1469-2[6] out[7]=$mul~1469-2[7] \
 out[8]=$mul~1469-2[8] out[9]=$mul~1469-2[9] out[10]=$mul~1469-2[10] out[11]=$mul~1469-2[11] out[12]=$mul~1469-2[12] \
 out[13]=$mul~1469-2[13] out[14]=$mul~1469-2[14] out[15]=$mul~1469-2[15] out[16]=$mul~1469-2[16] out[17]=$mul~1469-2[17] \
 out[18]=$mul~1469-2[18] out[19]=$mul~1469-2[19] out[20]=$mul~1469-2[20] out[21]=$mul~1469-2[21] out[22]=$mul~1469-2[22] \
 out[23]=$mul~1469-2[23] out[24]=$mul~1469-2[24] out[25]=$mul~1469-2[25] out[26]=$mul~1469-2[26] out[27]=$mul~1469-2[27] \
 out[28]=$mul~1469-2[28] out[29]=$mul~1469-2[29] out[30]=$mul~1469-2[30] out[31]=$mul~1469-2[31] out[32]=$mul~1469-2[32] \
 out[33]=$mul~1469-2[33] out[34]=$mul~1469-2[34] out[35]=$mul~1469-2[35] out[36]=$mul~1469-2[36] out[37]=$mul~1469-2[37] \
 out[38]=$mul~1469-2[38] out[39]=$mul~1469-2[39] out[40]=$mul~1469-2[40] out[41]=$mul~1469-2[41] out[42]=$mul~1469-2[42] \
 out[43]=$mul~1469-2[43] out[44]=$mul~1469-2[44] out[45]=$mul~1469-2[45] out[46]=$mul~1469-2[46] out[47]=$mul~1469-2[47] \
 out[48]=$mul~1469-2[48] out[49]=$mul~1469-2[49] out[50]=$mul~1469-2[50] out[51]=$mul~1469-2[51] out[52]=$mul~1469-2[52] \
 out[53]=$mul~1469-2[53] 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[32] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[32] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[32] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[32] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[32] 
0 1 

.names $sdff~290^Q~1 $auto$rtlil.cc:3194:NotGate$27257 
0 1 

.names ap_start $auto$rtlil.cc:3194:NotGate$27261 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[32] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[32] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[32] 
0 1 

.names $sdff~655^Q~1 $auto$rtlil.cc:3194:NotGate$27331 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[32] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[32] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[32] 
0 1 

.names $sdff~1020^Q~1 $auto$rtlil.cc:3194:NotGate$27399 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[32] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[0] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[32] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[32] 
0 1 

.names $sdff~1389^Q~1 $auto$rtlil.cc:3194:NotGate$27467 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[1] 
0 1 

.names $auto$simplemap.cc:248:simplemap_eqne$14175[2] $auto$rtlil.cc:3194:NotGate$27527 
0 1 

.names $or~317^Y~0 $auto$rtlil.cc:3194:NotGate$27529 
0 1 

.names $and~455^Y~0 $auto$rtlil.cc:3194:NotGate$27531 
0 1 

.names $and~456^Y~0 $auto$rtlil.cc:3194:NotGate$27535 
0 1 

.names $and~452^Y~0 $auto$rtlil.cc:3194:NotGate$27533 
0 1 

.names $auto$simplemap.cc:248:simplemap_eqne$14162[1] $auto$rtlil.cc:3194:NotGate$27539 
0 1 

.names $auto$simplemap.cc:248:simplemap_eqne$11684[1] $auto$rtlil.cc:3194:NotGate$27541 
0 1 

.names $auto$simplemap.cc:248:simplemap_eqne$11671[2] $auto$rtlil.cc:3194:NotGate$27543 
0 1 

.names $and~91^Y~0 $auto$rtlil.cc:3194:NotGate$27545 
0 1 

.names $and~90^Y~0 $auto$rtlil.cc:3194:NotGate$27549 
0 1 

.names $and~87^Y~0 $auto$rtlil.cc:3194:NotGate$27547 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[32] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[1] 
0 1 

.names $or~682^Y~0 $auto$rtlil.cc:3194:NotGate$27671 
0 1 

.names $auto$simplemap.cc:248:simplemap_eqne$16382[2] $auto$rtlil.cc:3194:NotGate$27673 
0 1 

.names $auto$simplemap.cc:248:simplemap_eqne$16369[1] $auto$rtlil.cc:3194:NotGate$27675 
0 1 

.names $and~821^Y~0 $auto$rtlil.cc:3194:NotGate$27677 
0 1 

.names $and~820^Y~0 $auto$rtlil.cc:3194:NotGate$27681 
0 1 

.names $and~817^Y~0 $auto$rtlil.cc:3194:NotGate$27679 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[32] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[1] 
0 1 

.names $or~1047^Y~0 $auto$rtlil.cc:3194:NotGate$27803 
0 1 

.names $auto$simplemap.cc:248:simplemap_eqne$18621[2] $auto$rtlil.cc:3194:NotGate$27805 
0 1 

.names $auto$simplemap.cc:248:simplemap_eqne$18608[1] $auto$rtlil.cc:3194:NotGate$27807 
0 1 

.names $and~1190^Y~0 $auto$rtlil.cc:3194:NotGate$27809 
0 1 

.names $and~1189^Y~0 $auto$rtlil.cc:3194:NotGate$27813 
0 1 

.names $and~1186^Y~0 $auto$rtlil.cc:3194:NotGate$27811 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[32] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[12] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[13] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[16] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[17] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[18] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[19] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[20] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[21] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[22] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[23] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[24] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[25] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[26] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[27] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[28] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[29] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[8] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[9] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[10] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[11] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[14] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[15] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[4] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[5] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[6] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[7] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[2] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[3] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[1] 
0 1 

.names $or~1416^Y~0 $auto$rtlil.cc:3194:NotGate$27935 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[32] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[32] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[32] 
0 1 

.names $auto$rtlil.cc:3194:NotGate$27529 $and~96^Y~0 $ne~296^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$11167[0] $auto$simplemap.cc:248:simplemap_eqne$11167[1] \
 $auto$simplemap.cc:125:simplemap_reduce$11178[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$11167[2] $auto$simplemap.cc:248:simplemap_eqne$11167[3] \
 $auto$simplemap.cc:125:simplemap_reduce$11178[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$11167[4] $auto$simplemap.cc:248:simplemap_eqne$11167[5] \
 $auto$simplemap.cc:125:simplemap_reduce$11178[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$11178[0] $auto$simplemap.cc:125:simplemap_reduce$11178[1] \
 $auto$simplemap.cc:125:simplemap_reduce$11182[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$11178[2] $auto$simplemap.cc:248:simplemap_eqne$11167[6] \
 $auto$simplemap.cc:125:simplemap_reduce$11182[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$11182[0] $auto$simplemap.cc:125:simplemap_reduce$11182[1] \
 $auto$simplemap.cc:254:simplemap_eqne$11176 
1- 1 
-1 1 

.names $auto$rtlil.cc:3194:NotGate$27531 $auto$rtlil.cc:3194:NotGate$27533 $auto$simplemap.cc:254:simplemap_eqne$11364 
1- 1 
-1 1 

.names $auto$rtlil.cc:3194:NotGate$27535 $auto$rtlil.cc:3194:NotGate$27533 $auto$simplemap.cc:254:simplemap_eqne$11408 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$11576[0] $auto$rtlil.cc:3194:NotGate$27257 \
 $auto$simplemap.cc:254:simplemap_eqne$11580 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$rtlil.cc:3194:NotGate$27541 \
 $auto$simplemap.cc:125:simplemap_reduce$11678 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$11678 $auto$simplemap.cc:248:simplemap_eqne$11671[2] \
 $auto$simplemap.cc:254:simplemap_eqne$11676 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$simplemap.cc:248:simplemap_eqne$11684[1] \
 $auto$simplemap.cc:125:simplemap_reduce$11691 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$11691 $auto$rtlil.cc:3194:NotGate$27543 \
 $auto$simplemap.cc:254:simplemap_eqne$11689 
1- 1 
-1 1 

.names ap_start reset $auto$simplemap.cc:254:simplemap_eqne$12044 
1- 1 
-1 1 

.names reset ap_done $auto$simplemap.cc:125:simplemap_reduce$12051 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$12051 $and~1^Y~0 $reduce_or~4^Y~0 
1- 1 
-1 1 

.names $auto$rtlil.cc:3194:NotGate$27545 $auto$rtlil.cc:3194:NotGate$27547 $auto$simplemap.cc:254:simplemap_eqne$12086 
1- 1 
-1 1 

.names $auto$rtlil.cc:3194:NotGate$27549 $auto$rtlil.cc:3194:NotGate$27547 $auto$simplemap.cc:254:simplemap_eqne$12130 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$12181[0] $auto$simplemap.cc:248:simplemap_eqne$12181[1] \
 $auto$simplemap.cc:125:simplemap_reduce$12192[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$12181[2] $auto$simplemap.cc:248:simplemap_eqne$12181[3] \
 $auto$simplemap.cc:125:simplemap_reduce$12192[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$12181[4] $auto$simplemap.cc:248:simplemap_eqne$12181[5] \
 $auto$simplemap.cc:125:simplemap_reduce$12192[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$12192[0] $auto$simplemap.cc:125:simplemap_reduce$12192[1] \
 $auto$simplemap.cc:125:simplemap_reduce$12196[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$12192[2] $auto$simplemap.cc:248:simplemap_eqne$12181[6] \
 $auto$simplemap.cc:125:simplemap_reduce$12196[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$12196[0] $auto$simplemap.cc:125:simplemap_reduce$12196[1] \
 $auto$simplemap.cc:254:simplemap_eqne$12190 
1- 1 
-1 1 

.names $auto$rtlil.cc:3194:NotGate$27671 $and~461^Y~0 $ne~661^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$13725[0] $auto$simplemap.cc:248:simplemap_eqne$13725[1] \
 $auto$simplemap.cc:125:simplemap_reduce$13736[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$13725[2] $auto$simplemap.cc:248:simplemap_eqne$13725[3] \
 $auto$simplemap.cc:125:simplemap_reduce$13736[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$13725[4] $auto$simplemap.cc:248:simplemap_eqne$13725[5] \
 $auto$simplemap.cc:125:simplemap_reduce$13736[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$13736[0] $auto$simplemap.cc:125:simplemap_reduce$13736[1] \
 $auto$simplemap.cc:125:simplemap_reduce$13740[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$13736[2] $auto$simplemap.cc:248:simplemap_eqne$13725[6] \
 $auto$simplemap.cc:125:simplemap_reduce$13740[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$13740[0] $auto$simplemap.cc:125:simplemap_reduce$13740[1] \
 $auto$simplemap.cc:254:simplemap_eqne$13734 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$13747[0] $auto$simplemap.cc:248:simplemap_eqne$13747[1] \
 $auto$simplemap.cc:125:simplemap_reduce$13757[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$13747[2] $auto$simplemap.cc:248:simplemap_eqne$13747[3] \
 $auto$simplemap.cc:125:simplemap_reduce$13757[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$13747[4] $auto$simplemap.cc:248:simplemap_eqne$13747[5] \
 $auto$simplemap.cc:125:simplemap_reduce$13757[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$13757[0] $auto$simplemap.cc:125:simplemap_reduce$13757[1] \
 $auto$simplemap.cc:125:simplemap_reduce$13761[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$13757[2] $auto$simplemap.cc:248:simplemap_eqne$13747[6] \
 $auto$simplemap.cc:125:simplemap_reduce$13761[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$13761[0] $auto$simplemap.cc:125:simplemap_reduce$13761[1] $ne~677^Y~0 
1- 1 
-1 1 

.names $and~468^Y~0 $and~491^Y~0 $reduce_bool~659^Y~0 
1- 1 
-1 1 

.names $and~460^Y~0 $and~461^Y~0 $reduce_bool~658^Y~0 
1- 1 
-1 1 

.names $and~474^Y~0 $and~477^Y~0 $reduce_bool~660^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$simplemap.cc:248:simplemap_eqne$14162[1] \
 $auto$simplemap.cc:125:simplemap_reduce$14169 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$14169 $auto$rtlil.cc:3194:NotGate$27527 \
 $auto$simplemap.cc:254:simplemap_eqne$14167 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$rtlil.cc:3194:NotGate$27539 \
 $auto$simplemap.cc:125:simplemap_reduce$14182 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$14182 $auto$simplemap.cc:248:simplemap_eqne$14175[2] \
 $auto$simplemap.cc:254:simplemap_eqne$14180 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$14273[0] $auto$rtlil.cc:3194:NotGate$27331 \
 $auto$simplemap.cc:254:simplemap_eqne$14277 
1- 1 
-1 1 

.names $auto$rtlil.cc:3194:NotGate$27677 $auto$rtlil.cc:3194:NotGate$27679 $auto$simplemap.cc:254:simplemap_eqne$14310 
1- 1 
-1 1 

.names $auto$rtlil.cc:3194:NotGate$27681 $auto$rtlil.cc:3194:NotGate$27679 $auto$simplemap.cc:254:simplemap_eqne$14354 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$14405[0] $auto$simplemap.cc:248:simplemap_eqne$14405[1] \
 $auto$simplemap.cc:125:simplemap_reduce$14416[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$14405[2] $auto$simplemap.cc:248:simplemap_eqne$14405[3] \
 $auto$simplemap.cc:125:simplemap_reduce$14416[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$14405[4] $auto$simplemap.cc:248:simplemap_eqne$14405[5] \
 $auto$simplemap.cc:125:simplemap_reduce$14416[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$14416[0] $auto$simplemap.cc:125:simplemap_reduce$14416[1] \
 $auto$simplemap.cc:125:simplemap_reduce$14420[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$14416[2] $auto$simplemap.cc:248:simplemap_eqne$14405[6] \
 $auto$simplemap.cc:125:simplemap_reduce$14420[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$14420[0] $auto$simplemap.cc:125:simplemap_reduce$14420[1] \
 $auto$simplemap.cc:254:simplemap_eqne$14414 
1- 1 
-1 1 

.names $auto$rtlil.cc:3194:NotGate$27803 $and~826^Y~0 $ne~1026^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$15932[0] $auto$simplemap.cc:248:simplemap_eqne$15932[1] \
 $auto$simplemap.cc:125:simplemap_reduce$15943[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$15932[2] $auto$simplemap.cc:248:simplemap_eqne$15932[3] \
 $auto$simplemap.cc:125:simplemap_reduce$15943[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$15932[4] $auto$simplemap.cc:248:simplemap_eqne$15932[5] \
 $auto$simplemap.cc:125:simplemap_reduce$15943[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$15943[0] $auto$simplemap.cc:125:simplemap_reduce$15943[1] \
 $auto$simplemap.cc:125:simplemap_reduce$15947[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$15943[2] $auto$simplemap.cc:248:simplemap_eqne$15932[6] \
 $auto$simplemap.cc:125:simplemap_reduce$15947[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$15947[0] $auto$simplemap.cc:125:simplemap_reduce$15947[1] \
 $auto$simplemap.cc:254:simplemap_eqne$15941 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$15954[0] $auto$simplemap.cc:248:simplemap_eqne$15954[1] \
 $auto$simplemap.cc:125:simplemap_reduce$15964[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$15954[2] $auto$simplemap.cc:248:simplemap_eqne$15954[3] \
 $auto$simplemap.cc:125:simplemap_reduce$15964[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$15954[4] $auto$simplemap.cc:248:simplemap_eqne$15954[5] \
 $auto$simplemap.cc:125:simplemap_reduce$15964[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$15964[0] $auto$simplemap.cc:125:simplemap_reduce$15964[1] \
 $auto$simplemap.cc:125:simplemap_reduce$15968[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$15964[2] $auto$simplemap.cc:248:simplemap_eqne$15954[6] \
 $auto$simplemap.cc:125:simplemap_reduce$15968[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$15968[0] $auto$simplemap.cc:125:simplemap_reduce$15968[1] $ne~1042^Y~0 
1- 1 
-1 1 

.names $and~833^Y~0 $and~856^Y~0 $reduce_bool~1024^Y~0 
1- 1 
-1 1 

.names $and~825^Y~0 $and~826^Y~0 $reduce_bool~1023^Y~0 
1- 1 
-1 1 

.names $and~839^Y~0 $and~842^Y~0 $reduce_bool~1025^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$simplemap.cc:248:simplemap_eqne$16369[1] \
 $auto$simplemap.cc:125:simplemap_reduce$16376 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$16376 $auto$rtlil.cc:3194:NotGate$27673 \
 $auto$simplemap.cc:254:simplemap_eqne$16374 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$rtlil.cc:3194:NotGate$27675 \
 $auto$simplemap.cc:125:simplemap_reduce$16389 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$16389 $auto$simplemap.cc:248:simplemap_eqne$16382[2] \
 $auto$simplemap.cc:254:simplemap_eqne$16387 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$16480[0] $auto$rtlil.cc:3194:NotGate$27399 \
 $auto$simplemap.cc:254:simplemap_eqne$16484 
1- 1 
-1 1 

.names $auto$rtlil.cc:3194:NotGate$27809 $auto$rtlil.cc:3194:NotGate$27811 $auto$simplemap.cc:254:simplemap_eqne$16777 
1- 1 
-1 1 

.names $auto$rtlil.cc:3194:NotGate$27813 $auto$rtlil.cc:3194:NotGate$27811 $auto$simplemap.cc:254:simplemap_eqne$16789 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$16808[0] $auto$simplemap.cc:248:simplemap_eqne$16808[1] \
 $auto$simplemap.cc:125:simplemap_reduce$16819[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$16808[2] $auto$simplemap.cc:248:simplemap_eqne$16808[3] \
 $auto$simplemap.cc:125:simplemap_reduce$16819[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$16808[4] $auto$simplemap.cc:248:simplemap_eqne$16808[5] \
 $auto$simplemap.cc:125:simplemap_reduce$16819[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$16819[0] $auto$simplemap.cc:125:simplemap_reduce$16819[1] \
 $auto$simplemap.cc:125:simplemap_reduce$16823[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$16819[2] $auto$simplemap.cc:248:simplemap_eqne$16808[6] \
 $auto$simplemap.cc:125:simplemap_reduce$16823[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$16823[0] $auto$simplemap.cc:125:simplemap_reduce$16823[1] \
 $auto$simplemap.cc:254:simplemap_eqne$16817 
1- 1 
-1 1 

.names $auto$rtlil.cc:3194:NotGate$27935 $and~1195^Y~0 $ne~1395^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$18215[0] $auto$simplemap.cc:248:simplemap_eqne$18215[1] \
 $auto$simplemap.cc:125:simplemap_reduce$18226[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$18215[2] $auto$simplemap.cc:248:simplemap_eqne$18215[3] \
 $auto$simplemap.cc:125:simplemap_reduce$18226[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$18215[4] $auto$simplemap.cc:248:simplemap_eqne$18215[5] \
 $auto$simplemap.cc:125:simplemap_reduce$18226[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18226[0] $auto$simplemap.cc:125:simplemap_reduce$18226[1] \
 $auto$simplemap.cc:125:simplemap_reduce$18230[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18226[2] $auto$simplemap.cc:248:simplemap_eqne$18215[6] \
 $auto$simplemap.cc:125:simplemap_reduce$18230[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18230[0] $auto$simplemap.cc:125:simplemap_reduce$18230[1] \
 $auto$simplemap.cc:254:simplemap_eqne$18224 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$18237[0] $auto$simplemap.cc:248:simplemap_eqne$18237[1] \
 $auto$simplemap.cc:125:simplemap_reduce$18247[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$18237[2] $auto$simplemap.cc:248:simplemap_eqne$18237[3] \
 $auto$simplemap.cc:125:simplemap_reduce$18247[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$18237[4] $auto$simplemap.cc:248:simplemap_eqne$18237[5] \
 $auto$simplemap.cc:125:simplemap_reduce$18247[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18247[0] $auto$simplemap.cc:125:simplemap_reduce$18247[1] \
 $auto$simplemap.cc:125:simplemap_reduce$18251[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18247[2] $auto$simplemap.cc:248:simplemap_eqne$18237[6] \
 $auto$simplemap.cc:125:simplemap_reduce$18251[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18251[0] $auto$simplemap.cc:125:simplemap_reduce$18251[1] $ne~1411^Y~0 
1- 1 
-1 1 

.names $and~1202^Y~0 $and~1225^Y~0 $reduce_bool~1393^Y~0 
1- 1 
-1 1 

.names $and~1194^Y~0 $and~1195^Y~0 $reduce_bool~1392^Y~0 
1- 1 
-1 1 

.names $and~1208^Y~0 $and~1211^Y~0 $reduce_bool~1394^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$simplemap.cc:248:simplemap_eqne$18608[1] \
 $auto$simplemap.cc:125:simplemap_reduce$18615 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18615 $auto$rtlil.cc:3194:NotGate$27805 \
 $auto$simplemap.cc:254:simplemap_eqne$18613 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$rtlil.cc:3194:NotGate$27807 \
 $auto$simplemap.cc:125:simplemap_reduce$18628 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18628 $auto$simplemap.cc:248:simplemap_eqne$18621[2] \
 $auto$simplemap.cc:254:simplemap_eqne$18626 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$18687[0] $auto$rtlil.cc:3194:NotGate$27467 \
 $auto$simplemap.cc:254:simplemap_eqne$18691 
1- 1 
-1 1 

.names $auto$rtlil.cc:3194:NotGate$27261 reset $auto$simplemap.cc:254:simplemap_eqne$18703 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18927[0] $auto$simplemap.cc:125:simplemap_reduce$18927[1] \
 $auto$simplemap.cc:125:simplemap_reduce$18944[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18944[0] $auto$simplemap.cc:125:simplemap_reduce$18944[1] \
 $auto$simplemap.cc:125:simplemap_reduce$18953[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18953[0] $auto$simplemap.cc:125:simplemap_reduce$18953[1] \
 $auto$simplemap.cc:125:simplemap_reduce$18958[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18958[0] $auto$simplemap.cc:125:simplemap_reduce$18958[1] \
 $auto$simplemap.cc:125:simplemap_reduce$18961 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18961 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$rtlil.cc:2960:ReduceAnd$8803 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[1] \
 $auto$simplemap.cc:125:simplemap_reduce$18975[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18975[0] $auto$simplemap.cc:125:simplemap_reduce$18975[1] \
 $auto$simplemap.cc:125:simplemap_reduce$18992[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18992[0] $auto$simplemap.cc:125:simplemap_reduce$18992[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19001[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19001[0] $auto$simplemap.cc:125:simplemap_reduce$19001[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19006[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19006[0] $auto$simplemap.cc:125:simplemap_reduce$19006[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19009 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19009 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:2960:ReduceAnd$8803 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19015[0] $auto$simplemap.cc:125:simplemap_reduce$19015[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19032[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19032[0] $auto$simplemap.cc:125:simplemap_reduce$19032[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19041[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19032[2] $auto$simplemap.cc:125:simplemap_reduce$19032[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19041[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19032[4] $auto$simplemap.cc:125:simplemap_reduce$19032[5] \
 $auto$simplemap.cc:125:simplemap_reduce$19041[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19032[6] $auto$simplemap.cc:125:simplemap_reduce$19032[7] \
 $auto$simplemap.cc:125:simplemap_reduce$19041[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19041[0] $auto$simplemap.cc:125:simplemap_reduce$19041[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19046[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19041[2] $auto$simplemap.cc:125:simplemap_reduce$19041[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19046[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19046[0] $auto$simplemap.cc:125:simplemap_reduce$19046[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$rtlil.cc:2960:ReduceAnd$9641 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3559.B_AND_S[2] $auto$hard_block.cc:122:cell_hard_block$3559.B_AND_S[5] \
 $auto$hard_block.cc:122:cell_hard_block$3559.Y_B[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3559.S[0] $auto$hard_block.cc:122:cell_hard_block$3559.B_AND_S[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3559.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$11566_Y 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2092.B_AND_S[2] $auto$hard_block.cc:122:cell_hard_block$2092.B_AND_S[5] \
 $auto$hard_block.cc:122:cell_hard_block$2092.Y_B[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2092.S[0] $auto$hard_block.cc:122:cell_hard_block$2092.B_AND_S[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2092.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$11566_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19376[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19376[0] $auto$simplemap.cc:125:simplemap_reduce$19376[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19393[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19376[2] $auto$simplemap.cc:125:simplemap_reduce$19376[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19393[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19376[4] $auto$simplemap.cc:125:simplemap_reduce$19376[5] \
 $auto$simplemap.cc:125:simplemap_reduce$19393[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19376[6] $auto$simplemap.cc:125:simplemap_reduce$19376[7] \
 $auto$simplemap.cc:125:simplemap_reduce$19393[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19376[8] $auto$simplemap.cc:125:simplemap_reduce$19376[9] \
 $auto$simplemap.cc:125:simplemap_reduce$19393[4] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19376[10] $auto$simplemap.cc:125:simplemap_reduce$19376[11] \
 $auto$simplemap.cc:125:simplemap_reduce$19393[5] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19376[12] $auto$simplemap.cc:125:simplemap_reduce$19376[13] \
 $auto$simplemap.cc:125:simplemap_reduce$19393[6] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19376[14] $auto$simplemap.cc:125:simplemap_reduce$19376[15] \
 $auto$simplemap.cc:125:simplemap_reduce$19393[7] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19393[0] $auto$simplemap.cc:125:simplemap_reduce$19393[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19402[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19393[2] $auto$simplemap.cc:125:simplemap_reduce$19393[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19402[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19393[4] $auto$simplemap.cc:125:simplemap_reduce$19393[5] \
 $auto$simplemap.cc:125:simplemap_reduce$19402[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19393[6] $auto$simplemap.cc:125:simplemap_reduce$19393[7] \
 $auto$simplemap.cc:125:simplemap_reduce$19402[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19402[0] $auto$simplemap.cc:125:simplemap_reduce$19402[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19407[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19402[2] $auto$simplemap.cc:125:simplemap_reduce$19402[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19407[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19407[0] $auto$simplemap.cc:125:simplemap_reduce$19407[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19410 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19410 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:2960:ReduceAnd$8803 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19418[0] $auto$simplemap.cc:125:simplemap_reduce$19418[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19435[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19418[2] $auto$simplemap.cc:125:simplemap_reduce$19418[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19435[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19418[4] $auto$simplemap.cc:125:simplemap_reduce$19418[5] \
 $auto$simplemap.cc:125:simplemap_reduce$19435[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19418[6] $auto$simplemap.cc:125:simplemap_reduce$19418[7] \
 $auto$simplemap.cc:125:simplemap_reduce$19435[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19418[8] $auto$simplemap.cc:125:simplemap_reduce$19418[9] \
 $auto$simplemap.cc:125:simplemap_reduce$19435[4] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19418[10] $auto$simplemap.cc:125:simplemap_reduce$19418[11] \
 $auto$simplemap.cc:125:simplemap_reduce$19435[5] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19418[12] $auto$simplemap.cc:125:simplemap_reduce$19418[13] \
 $auto$simplemap.cc:125:simplemap_reduce$19435[6] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19418[14] $auto$simplemap.cc:125:simplemap_reduce$19418[15] \
 $auto$simplemap.cc:125:simplemap_reduce$19435[7] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19435[0] $auto$simplemap.cc:125:simplemap_reduce$19435[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19444[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19435[2] $auto$simplemap.cc:125:simplemap_reduce$19435[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19444[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19435[4] $auto$simplemap.cc:125:simplemap_reduce$19435[5] \
 $auto$simplemap.cc:125:simplemap_reduce$19444[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19435[6] $auto$simplemap.cc:125:simplemap_reduce$19435[7] \
 $auto$simplemap.cc:125:simplemap_reduce$19444[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19444[0] $auto$simplemap.cc:125:simplemap_reduce$19444[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19449[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19444[2] $auto$simplemap.cc:125:simplemap_reduce$19444[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19449[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19449[0] $auto$simplemap.cc:125:simplemap_reduce$19449[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19452 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19452 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$rtlil.cc:2960:ReduceAnd$8803 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19459[0] $auto$simplemap.cc:125:simplemap_reduce$19459[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19476[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19459[2] $auto$simplemap.cc:125:simplemap_reduce$19459[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19476[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19459[4] $auto$simplemap.cc:125:simplemap_reduce$19459[5] \
 $auto$simplemap.cc:125:simplemap_reduce$19476[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19459[6] $auto$simplemap.cc:125:simplemap_reduce$19459[7] \
 $auto$simplemap.cc:125:simplemap_reduce$19476[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19459[8] $auto$simplemap.cc:125:simplemap_reduce$19459[9] \
 $auto$simplemap.cc:125:simplemap_reduce$19476[4] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19459[10] $auto$simplemap.cc:125:simplemap_reduce$19459[11] \
 $auto$simplemap.cc:125:simplemap_reduce$19476[5] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19459[12] $auto$simplemap.cc:125:simplemap_reduce$19459[13] \
 $auto$simplemap.cc:125:simplemap_reduce$19476[6] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19459[14] $auto$simplemap.cc:125:simplemap_reduce$19459[15] \
 $auto$simplemap.cc:125:simplemap_reduce$19476[7] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19476[0] $auto$simplemap.cc:125:simplemap_reduce$19476[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19485[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19476[2] $auto$simplemap.cc:125:simplemap_reduce$19476[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19485[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19476[4] $auto$simplemap.cc:125:simplemap_reduce$19476[5] \
 $auto$simplemap.cc:125:simplemap_reduce$19485[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19476[6] $auto$simplemap.cc:125:simplemap_reduce$19476[7] \
 $auto$simplemap.cc:125:simplemap_reduce$19485[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19485[0] $auto$simplemap.cc:125:simplemap_reduce$19485[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19490[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19485[2] $auto$simplemap.cc:125:simplemap_reduce$19485[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19490[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19490[0] $auto$simplemap.cc:125:simplemap_reduce$19490[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$rtlil.cc:2960:ReduceAnd$9641 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$5026.B_AND_S[2] $auto$hard_block.cc:122:cell_hard_block$5026.B_AND_S[5] \
 $auto$hard_block.cc:122:cell_hard_block$5026.Y_B[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$5026.S[0] $auto$hard_block.cc:122:cell_hard_block$5026.B_AND_S[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5026.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$11566_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19792[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19792[0] $auto$simplemap.cc:125:simplemap_reduce$19792[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19809[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19792[2] $auto$simplemap.cc:125:simplemap_reduce$19792[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19809[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19792[4] $auto$simplemap.cc:125:simplemap_reduce$19792[5] \
 $auto$simplemap.cc:125:simplemap_reduce$19809[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19792[6] $auto$simplemap.cc:125:simplemap_reduce$19792[7] \
 $auto$simplemap.cc:125:simplemap_reduce$19809[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19792[8] $auto$simplemap.cc:125:simplemap_reduce$19792[9] \
 $auto$simplemap.cc:125:simplemap_reduce$19809[4] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19792[10] $auto$simplemap.cc:125:simplemap_reduce$19792[11] \
 $auto$simplemap.cc:125:simplemap_reduce$19809[5] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19792[12] $auto$simplemap.cc:125:simplemap_reduce$19792[13] \
 $auto$simplemap.cc:125:simplemap_reduce$19809[6] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19792[14] $auto$simplemap.cc:125:simplemap_reduce$19792[15] \
 $auto$simplemap.cc:125:simplemap_reduce$19809[7] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19809[0] $auto$simplemap.cc:125:simplemap_reduce$19809[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19818[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19809[2] $auto$simplemap.cc:125:simplemap_reduce$19809[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19818[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19809[4] $auto$simplemap.cc:125:simplemap_reduce$19809[5] \
 $auto$simplemap.cc:125:simplemap_reduce$19818[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19809[6] $auto$simplemap.cc:125:simplemap_reduce$19809[7] \
 $auto$simplemap.cc:125:simplemap_reduce$19818[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19818[0] $auto$simplemap.cc:125:simplemap_reduce$19818[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19823[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19818[2] $auto$simplemap.cc:125:simplemap_reduce$19818[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19823[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19823[0] $auto$simplemap.cc:125:simplemap_reduce$19823[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19826 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19826 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:2960:ReduceAnd$8803 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19834[0] $auto$simplemap.cc:125:simplemap_reduce$19834[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19851[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19834[2] $auto$simplemap.cc:125:simplemap_reduce$19834[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19851[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19834[4] $auto$simplemap.cc:125:simplemap_reduce$19834[5] \
 $auto$simplemap.cc:125:simplemap_reduce$19851[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19834[6] $auto$simplemap.cc:125:simplemap_reduce$19834[7] \
 $auto$simplemap.cc:125:simplemap_reduce$19851[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19834[8] $auto$simplemap.cc:125:simplemap_reduce$19834[9] \
 $auto$simplemap.cc:125:simplemap_reduce$19851[4] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19834[10] $auto$simplemap.cc:125:simplemap_reduce$19834[11] \
 $auto$simplemap.cc:125:simplemap_reduce$19851[5] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19834[12] $auto$simplemap.cc:125:simplemap_reduce$19834[13] \
 $auto$simplemap.cc:125:simplemap_reduce$19851[6] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19834[14] $auto$simplemap.cc:125:simplemap_reduce$19834[15] \
 $auto$simplemap.cc:125:simplemap_reduce$19851[7] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19851[0] $auto$simplemap.cc:125:simplemap_reduce$19851[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19860[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19851[2] $auto$simplemap.cc:125:simplemap_reduce$19851[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19860[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19851[4] $auto$simplemap.cc:125:simplemap_reduce$19851[5] \
 $auto$simplemap.cc:125:simplemap_reduce$19860[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19851[6] $auto$simplemap.cc:125:simplemap_reduce$19851[7] \
 $auto$simplemap.cc:125:simplemap_reduce$19860[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19860[0] $auto$simplemap.cc:125:simplemap_reduce$19860[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19865[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19860[2] $auto$simplemap.cc:125:simplemap_reduce$19860[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19865[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19865[0] $auto$simplemap.cc:125:simplemap_reduce$19865[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19868 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19868 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$rtlil.cc:2960:ReduceAnd$8803 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[25] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[27] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[29] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[31] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[15] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19875[0] $auto$simplemap.cc:125:simplemap_reduce$19875[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19892[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19875[2] $auto$simplemap.cc:125:simplemap_reduce$19875[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19892[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19875[4] $auto$simplemap.cc:125:simplemap_reduce$19875[5] \
 $auto$simplemap.cc:125:simplemap_reduce$19892[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19875[6] $auto$simplemap.cc:125:simplemap_reduce$19875[7] \
 $auto$simplemap.cc:125:simplemap_reduce$19892[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19875[8] $auto$simplemap.cc:125:simplemap_reduce$19875[9] \
 $auto$simplemap.cc:125:simplemap_reduce$19892[4] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19875[10] $auto$simplemap.cc:125:simplemap_reduce$19875[11] \
 $auto$simplemap.cc:125:simplemap_reduce$19892[5] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19875[12] $auto$simplemap.cc:125:simplemap_reduce$19875[13] \
 $auto$simplemap.cc:125:simplemap_reduce$19892[6] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19875[14] $auto$simplemap.cc:125:simplemap_reduce$19875[15] \
 $auto$simplemap.cc:125:simplemap_reduce$19892[7] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19892[0] $auto$simplemap.cc:125:simplemap_reduce$19892[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19901[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19892[2] $auto$simplemap.cc:125:simplemap_reduce$19892[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19901[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19892[4] $auto$simplemap.cc:125:simplemap_reduce$19892[5] \
 $auto$simplemap.cc:125:simplemap_reduce$19901[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19892[6] $auto$simplemap.cc:125:simplemap_reduce$19892[7] \
 $auto$simplemap.cc:125:simplemap_reduce$19901[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19901[0] $auto$simplemap.cc:125:simplemap_reduce$19901[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19906[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19901[2] $auto$simplemap.cc:125:simplemap_reduce$19901[3] \
 $auto$simplemap.cc:125:simplemap_reduce$19906[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19906[0] $auto$simplemap.cc:125:simplemap_reduce$19906[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$rtlil.cc:2960:ReduceAnd$9641 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6688.B_AND_S[2] $auto$hard_block.cc:122:cell_hard_block$6688.B_AND_S[5] \
 $auto$hard_block.cc:122:cell_hard_block$6688.Y_B[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6688.S[0] $auto$hard_block.cc:122:cell_hard_block$6688.B_AND_S[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6688.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$11566_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[1] \
 $auto$simplemap.cc:125:simplemap_reduce$20208[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[5] \
 $auto$simplemap.cc:125:simplemap_reduce$20208[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[9] \
 $auto$simplemap.cc:125:simplemap_reduce$20208[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[17] \
 $auto$simplemap.cc:125:simplemap_reduce$20208[8] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20208[0] $auto$simplemap.cc:125:simplemap_reduce$20208[1] \
 $auto$simplemap.cc:125:simplemap_reduce$20225[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20208[2] $auto$simplemap.cc:125:simplemap_reduce$20208[3] \
 $auto$simplemap.cc:125:simplemap_reduce$20225[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20208[4] $auto$simplemap.cc:125:simplemap_reduce$20208[5] \
 $auto$simplemap.cc:125:simplemap_reduce$20225[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20208[6] $auto$simplemap.cc:125:simplemap_reduce$20208[7] \
 $auto$simplemap.cc:125:simplemap_reduce$20225[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20208[8] $auto$simplemap.cc:125:simplemap_reduce$20208[9] \
 $auto$simplemap.cc:125:simplemap_reduce$20225[4] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20208[10] $auto$simplemap.cc:125:simplemap_reduce$20208[11] \
 $auto$simplemap.cc:125:simplemap_reduce$20225[5] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20208[12] $auto$simplemap.cc:125:simplemap_reduce$20208[13] \
 $auto$simplemap.cc:125:simplemap_reduce$20225[6] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20208[14] $auto$simplemap.cc:125:simplemap_reduce$20208[15] \
 $auto$simplemap.cc:125:simplemap_reduce$20225[7] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20225[0] $auto$simplemap.cc:125:simplemap_reduce$20225[1] \
 $auto$simplemap.cc:125:simplemap_reduce$20234[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20225[2] $auto$simplemap.cc:125:simplemap_reduce$20225[3] \
 $auto$simplemap.cc:125:simplemap_reduce$20234[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20225[4] $auto$simplemap.cc:125:simplemap_reduce$20225[5] \
 $auto$simplemap.cc:125:simplemap_reduce$20234[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20225[6] $auto$simplemap.cc:125:simplemap_reduce$20225[7] \
 $auto$simplemap.cc:125:simplemap_reduce$20234[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20234[0] $auto$simplemap.cc:125:simplemap_reduce$20234[1] \
 $auto$simplemap.cc:125:simplemap_reduce$20239[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20234[2] $auto$simplemap.cc:125:simplemap_reduce$20234[3] \
 $auto$simplemap.cc:125:simplemap_reduce$20239[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20239[0] $auto$simplemap.cc:125:simplemap_reduce$20239[1] \
 $auto$simplemap.cc:125:simplemap_reduce$20242 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20242 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:2960:ReduceAnd$8803 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[1] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20250[0] $auto$simplemap.cc:125:simplemap_reduce$20250[1] \
 $auto$simplemap.cc:125:simplemap_reduce$20267[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20250[2] $auto$simplemap.cc:125:simplemap_reduce$20250[3] \
 $auto$simplemap.cc:125:simplemap_reduce$20267[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20250[4] $auto$simplemap.cc:125:simplemap_reduce$20250[5] \
 $auto$simplemap.cc:125:simplemap_reduce$20267[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20250[6] $auto$simplemap.cc:125:simplemap_reduce$20250[7] \
 $auto$simplemap.cc:125:simplemap_reduce$20267[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20250[8] $auto$simplemap.cc:125:simplemap_reduce$20250[9] \
 $auto$simplemap.cc:125:simplemap_reduce$20267[4] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20250[10] $auto$simplemap.cc:125:simplemap_reduce$20250[11] \
 $auto$simplemap.cc:125:simplemap_reduce$20267[5] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20250[12] $auto$simplemap.cc:125:simplemap_reduce$20250[13] \
 $auto$simplemap.cc:125:simplemap_reduce$20267[6] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20250[14] $auto$simplemap.cc:125:simplemap_reduce$20250[15] \
 $auto$simplemap.cc:125:simplemap_reduce$20267[7] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20267[0] $auto$simplemap.cc:125:simplemap_reduce$20267[1] \
 $auto$simplemap.cc:125:simplemap_reduce$20276[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20267[2] $auto$simplemap.cc:125:simplemap_reduce$20267[3] \
 $auto$simplemap.cc:125:simplemap_reduce$20276[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20267[4] $auto$simplemap.cc:125:simplemap_reduce$20267[5] \
 $auto$simplemap.cc:125:simplemap_reduce$20276[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20267[6] $auto$simplemap.cc:125:simplemap_reduce$20267[7] \
 $auto$simplemap.cc:125:simplemap_reduce$20276[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20276[0] $auto$simplemap.cc:125:simplemap_reduce$20276[1] \
 $auto$simplemap.cc:125:simplemap_reduce$20281[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20276[2] $auto$simplemap.cc:125:simplemap_reduce$20276[3] \
 $auto$simplemap.cc:125:simplemap_reduce$20281[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20281[0] $auto$simplemap.cc:125:simplemap_reduce$20281[1] \
 $auto$simplemap.cc:125:simplemap_reduce$20284 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20284 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$rtlil.cc:2960:ReduceAnd$8803 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[5] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[7] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[9] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[11] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[5] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20291[0] $auto$simplemap.cc:125:simplemap_reduce$20291[1] \
 $auto$simplemap.cc:125:simplemap_reduce$20308[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20308[0] $auto$simplemap.cc:125:simplemap_reduce$20308[1] \
 $auto$simplemap.cc:125:simplemap_reduce$20317[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20317[0] $auto$simplemap.cc:125:simplemap_reduce$20317[1] \
 $auto$simplemap.cc:125:simplemap_reduce$20322[0] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20322[0] $auto$simplemap.cc:125:simplemap_reduce$20322[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$rtlil.cc:2960:ReduceAnd$9641 
11 1 

.names $and~95^Y~0 $and~96^Y~0 $reduce_bool~293^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$9232[0] $auto$simplemap.cc:248:simplemap_eqne$9232[1] \
 $auto$simplemap.cc:125:simplemap_reduce$9242[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$9232[2] $auto$simplemap.cc:248:simplemap_eqne$9232[3] \
 $auto$simplemap.cc:125:simplemap_reduce$9242[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$9232[4] $auto$simplemap.cc:248:simplemap_eqne$9232[5] \
 $auto$simplemap.cc:125:simplemap_reduce$9242[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$9242[0] $auto$simplemap.cc:125:simplemap_reduce$9242[1] \
 $auto$simplemap.cc:125:simplemap_reduce$9246[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$9242[2] $auto$simplemap.cc:248:simplemap_eqne$9232[6] \
 $auto$simplemap.cc:125:simplemap_reduce$9246[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$9246[0] $auto$simplemap.cc:125:simplemap_reduce$9246[1] $ne~312^Y~0 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$9251[0] $auto$simplemap.cc:248:simplemap_eqne$9251[1] \
 $auto$simplemap.cc:125:simplemap_reduce$9262[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$9251[2] $auto$simplemap.cc:248:simplemap_eqne$9251[3] \
 $auto$simplemap.cc:125:simplemap_reduce$9262[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$9251[4] $auto$simplemap.cc:248:simplemap_eqne$9251[5] \
 $auto$simplemap.cc:125:simplemap_reduce$9262[2] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$9262[0] $auto$simplemap.cc:125:simplemap_reduce$9262[1] \
 $auto$simplemap.cc:125:simplemap_reduce$9266[0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$9262[2] $auto$simplemap.cc:248:simplemap_eqne$9251[6] \
 $auto$simplemap.cc:125:simplemap_reduce$9266[1] 
1- 1 
-1 1 

.names $auto$simplemap.cc:125:simplemap_reduce$9266[0] $auto$simplemap.cc:125:simplemap_reduce$9266[1] \
 $auto$simplemap.cc:254:simplemap_eqne$9260 
1- 1 
-1 1 

.names $and~109^Y~0 $and~112^Y~0 $reduce_bool~295^Y~0 
1- 1 
-1 1 

.names $and~103^Y~0 $and~126^Y~0 $reduce_bool~294^Y~0 
1- 1 
-1 1 

.names $dffe~514^Q~0 lNOT~790 
0 1 

.names $dffe~518^Q~4 lNOT~697 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$11176 $eq~668^Y~0 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$11364 $eq~736^Y~0 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$11408 $eq~737^Y~0 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$11676 $auto$hard_block.cc:122:cell_hard_block$2092.B_AND_S[5] 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$11689 $auto$hard_block.cc:122:cell_hard_block$2092.S[0] 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$12044 $eq~6^Y~0 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$12086 $eq~372^Y~0 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$12130 $eq~371^Y~0 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$12190 $eq~303^Y~0 
0 1 

.names $dffe~149^Q~0 lNOT~951 
0 1 

.names $dffe~149^Q~1 lNOT~952 
0 1 

.names $dffe~149^Q~2 lNOT~953 
0 1 

.names $dffe~149^Q~3 lNOT~954 
0 1 

.names $dffe~149^Q~4 lNOT~955 
0 1 

.names $dffe~149^Q~5 lNOT~956 
0 1 

.names $dffe~149^Q~6 lNOT~957 
0 1 

.names $dffe~149^Q~7 lNOT~958 
0 1 

.names $dffe~149^Q~8 lNOT~959 
0 1 

.names $dffe~149^Q~9 lNOT~960 
0 1 

.names $dffe~149^Q~10 lNOT~961 
0 1 

.names $dffe~149^Q~11 lNOT~962 
0 1 

.names $dffe~149^Q~12 lNOT~963 
0 1 

.names $dffe~149^Q~13 lNOT~964 
0 1 

.names $dffe~149^Q~14 lNOT~965 
0 1 

.names $dffe~149^Q~15 lNOT~966 
0 1 

.names $dffe~149^Q~16 lNOT~967 
0 1 

.names $dffe~149^Q~17 lNOT~968 
0 1 

.names $dffe~149^Q~18 lNOT~969 
0 1 

.names $dffe~149^Q~19 lNOT~970 
0 1 

.names $dffe~149^Q~20 lNOT~971 
0 1 

.names $dffe~149^Q~21 lNOT~972 
0 1 

.names $dffe~149^Q~22 lNOT~973 
0 1 

.names $dffe~149^Q~23 lNOT~974 
0 1 

.names $dffe~149^Q~24 lNOT~975 
0 1 

.names $dffe~149^Q~25 lNOT~976 
0 1 

.names $dffe~149^Q~26 lNOT~977 
0 1 

.names $dffe~149^Q~27 lNOT~978 
0 1 

.names $dffe~149^Q~28 lNOT~979 
0 1 

.names $dffe~149^Q~29 lNOT~980 
0 1 

.names $dffe~149^Q~30 lNOT~981 
0 1 

.names $dffe~149^Q~31 lNOT~982 
0 1 

.names $dffe~153^Q~0 lNOT~854 
0 1 

.names $dffe~153^Q~1 lNOT~855 
0 1 

.names $dffe~153^Q~2 lNOT~856 
0 1 

.names $dffe~153^Q~3 lNOT~857 
0 1 

.names $dffe~153^Q~4 lNOT~858 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$13734 $eq~669^Y~0 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$14167 $auto$hard_block.cc:122:cell_hard_block$3559.S[0] 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$14180 $auto$hard_block.cc:122:cell_hard_block$3559.B_AND_S[5] 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$14310 $eq~1102^Y~0 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$14354 $eq~1101^Y~0 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$14414 $eq~1033^Y~0 
0 1 

.names $dffe~879^Q~0 lNOT~629 
0 1 

.names $dffe~879^Q~1 lNOT~630 
0 1 

.names $dffe~879^Q~2 lNOT~631 
0 1 

.names $dffe~879^Q~3 lNOT~632 
0 1 

.names $dffe~879^Q~4 lNOT~633 
0 1 

.names $dffe~879^Q~5 lNOT~634 
0 1 

.names $dffe~879^Q~6 lNOT~635 
0 1 

.names $dffe~879^Q~7 lNOT~636 
0 1 

.names $dffe~879^Q~8 lNOT~637 
0 1 

.names $dffe~879^Q~9 lNOT~638 
0 1 

.names $dffe~879^Q~10 lNOT~639 
0 1 

.names $dffe~879^Q~11 lNOT~640 
0 1 

.names $dffe~879^Q~12 lNOT~641 
0 1 

.names $dffe~879^Q~13 lNOT~642 
0 1 

.names $dffe~879^Q~14 lNOT~643 
0 1 

.names $dffe~879^Q~15 lNOT~644 
0 1 

.names $dffe~879^Q~16 lNOT~645 
0 1 

.names $dffe~879^Q~17 lNOT~646 
0 1 

.names $dffe~879^Q~18 lNOT~647 
0 1 

.names $dffe~879^Q~19 lNOT~648 
0 1 

.names $dffe~879^Q~20 lNOT~649 
0 1 

.names $dffe~879^Q~21 lNOT~650 
0 1 

.names $dffe~879^Q~22 lNOT~651 
0 1 

.names $dffe~879^Q~23 lNOT~652 
0 1 

.names $dffe~879^Q~24 lNOT~653 
0 1 

.names $dffe~879^Q~25 lNOT~654 
0 1 

.names $dffe~879^Q~26 lNOT~655 
0 1 

.names $dffe~879^Q~27 lNOT~656 
0 1 

.names $dffe~879^Q~28 lNOT~657 
0 1 

.names $dffe~879^Q~29 lNOT~658 
0 1 

.names $dffe~879^Q~30 lNOT~659 
0 1 

.names $dffe~879^Q~31 lNOT~660 
0 1 

.names $dffe~883^Q~0 lNOT~532 
0 1 

.names $dffe~883^Q~1 lNOT~533 
0 1 

.names $dffe~883^Q~2 lNOT~534 
0 1 

.names $dffe~883^Q~3 lNOT~535 
0 1 

.names $dffe~883^Q~4 lNOT~536 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$15941 $eq~1034^Y~0 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$16374 $auto$hard_block.cc:122:cell_hard_block$5026.S[0] 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$16387 $auto$hard_block.cc:122:cell_hard_block$5026.B_AND_S[5] 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$16777 $eq~1471^Y~0 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$16789 $eq~1470^Y~0 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$16817 $eq~1402^Y~0 
0 1 

.names $dffe~1248^Q~0 lNOT~468 
0 1 

.names $dffe~1248^Q~1 lNOT~469 
0 1 

.names $dffe~1248^Q~2 lNOT~470 
0 1 

.names $dffe~1248^Q~3 lNOT~471 
0 1 

.names $dffe~1248^Q~4 lNOT~472 
0 1 

.names $dffe~1248^Q~5 lNOT~473 
0 1 

.names $dffe~1248^Q~6 lNOT~474 
0 1 

.names $dffe~1248^Q~7 lNOT~475 
0 1 

.names $dffe~1248^Q~8 lNOT~476 
0 1 

.names $dffe~1248^Q~9 lNOT~477 
0 1 

.names $dffe~1248^Q~10 lNOT~478 
0 1 

.names $dffe~1248^Q~11 lNOT~479 
0 1 

.names $dffe~1248^Q~12 lNOT~480 
0 1 

.names $dffe~1248^Q~13 lNOT~481 
0 1 

.names $dffe~1248^Q~14 lNOT~482 
0 1 

.names $dffe~1248^Q~15 lNOT~483 
0 1 

.names $dffe~1248^Q~16 lNOT~484 
0 1 

.names $dffe~1248^Q~17 lNOT~485 
0 1 

.names $dffe~1248^Q~18 lNOT~486 
0 1 

.names $dffe~1248^Q~19 lNOT~487 
0 1 

.names $dffe~1248^Q~20 lNOT~488 
0 1 

.names $dffe~1248^Q~21 lNOT~489 
0 1 

.names $dffe~1248^Q~22 lNOT~490 
0 1 

.names $dffe~1248^Q~23 lNOT~491 
0 1 

.names $dffe~1248^Q~24 lNOT~492 
0 1 

.names $dffe~1248^Q~25 lNOT~493 
0 1 

.names $dffe~1248^Q~26 lNOT~494 
0 1 

.names $dffe~1248^Q~27 lNOT~495 
0 1 

.names $dffe~1248^Q~28 lNOT~496 
0 1 

.names $dffe~1248^Q~29 lNOT~497 
0 1 

.names $dffe~1248^Q~30 lNOT~498 
0 1 

.names $dffe~1248^Q~31 lNOT~499 
0 1 

.names $dffe~1252^Q~0 lNOT~371 
0 1 

.names $dffe~1252^Q~1 lNOT~372 
0 1 

.names $dffe~1252^Q~2 lNOT~373 
0 1 

.names $dffe~1252^Q~3 lNOT~374 
0 1 

.names $dffe~1252^Q~4 lNOT~375 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$18224 $eq~1403^Y~0 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$18613 $auto$hard_block.cc:122:cell_hard_block$6688.S[0] 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$18626 $auto$hard_block.cc:122:cell_hard_block$6688.B_AND_S[5] 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$18703 $eq~7^Y~0 
0 1 

.names stage~0 lNOT~275 
0 1 

.names stage~1 lNOT~276 
0 1 

.names stage~2 lNOT~277 
0 1 

.names stage~3 lNOT~278 
0 1 

.names stage~4 lNOT~279 
0 1 

.names stage~5 lNOT~280 
0 1 

.names stage~6 lNOT~281 
0 1 

.names stage~7 lNOT~282 
0 1 

.names stage~8 lNOT~283 
0 1 

.names stage~9 lNOT~284 
0 1 

.names stage~10 lNOT~285 
0 1 

.names stage~11 lNOT~286 
0 1 

.names stage~12 lNOT~287 
0 1 

.names stage~13 lNOT~288 
0 1 

.names stage~14 lNOT~289 
0 1 

.names stage~15 lNOT~290 
0 1 

.names stage~16 lNOT~291 
0 1 

.names stage~17 lNOT~292 
0 1 

.names stage~18 lNOT~293 
0 1 

.names stage~19 lNOT~294 
0 1 

.names stage~20 lNOT~295 
0 1 

.names stage~21 lNOT~296 
0 1 

.names stage~22 lNOT~297 
0 1 

.names stage~23 lNOT~298 
0 1 

.names stage~24 lNOT~299 
0 1 

.names stage~25 lNOT~300 
0 1 

.names stage~26 lNOT~301 
0 1 

.names stage~27 lNOT~302 
0 1 

.names stage~28 lNOT~303 
0 1 

.names stage~29 lNOT~304 
0 1 

.names stage~30 lNOT~305 
0 1 

.names stage~31 lNOT~306 
0 1 

.names $dffe~514^Q~25 lNOT~815 
0 1 

.names $dffe~514^Q~26 lNOT~816 
0 1 

.names $dffe~514^Q~29 lNOT~819 
0 1 

.names $dffe~514^Q~30 lNOT~820 
0 1 

.names $dffe~514^Q~22 lNOT~812 
0 1 

.names $dffe~514^Q~23 lNOT~813 
0 1 

.names $dffe~514^Q~18 lNOT~808 
0 1 

.names $dffe~514^Q~9 lNOT~799 
0 1 

.names $dffe~514^Q~10 lNOT~800 
0 1 

.names $dffe~514^Q~11 lNOT~801 
0 1 

.names $dffe~514^Q~12 lNOT~802 
0 1 

.names $dffe~514^Q~13 lNOT~803 
0 1 

.names $dffe~514^Q~14 lNOT~804 
0 1 

.names $dffe~514^Q~15 lNOT~805 
0 1 

.names $dffe~514^Q~16 lNOT~806 
0 1 

.names $dffe~514^Q~17 lNOT~807 
0 1 

.names $dffe~514^Q~2 lNOT~792 
0 1 

.names $dffe~514^Q~3 lNOT~793 
0 1 

.names $dffe~514^Q~4 lNOT~794 
0 1 

.names $dffe~514^Q~5 lNOT~795 
0 1 

.names $dffe~514^Q~8 lNOT~798 
0 1 

.names $dffe~514^Q~7 lNOT~797 
0 1 

.names $dffe~514^Q~24 lNOT~814 
0 1 

.names $dffe~514^Q~28 lNOT~818 
0 1 

.names $dffe~514^Q~27 lNOT~817 
0 1 

.names $dffe~514^Q~20 lNOT~810 
0 1 

.names $dffe~514^Q~19 lNOT~809 
0 1 

.names $dffe~514^Q~21 lNOT~811 
0 1 

.names $dffe~514^Q~6 lNOT~796 
0 1 

.names $dffe~514^Q~31 lNOT~821 
0 1 

.names $dffe~514^Q~1 lNOT~791 
0 1 

.names $dffe~518^Q~0 lNOT~693 
0 1 

.names $auto$simplemap.cc:254:simplemap_eqne$9260 $eq~304^Y~0 
0 1 

.names $dffe~518^Q~1 lNOT~694 
0 1 

.names $dffe~518^Q~2 lNOT~695 
0 1 

.names $dffe~518^Q~3 lNOT~696 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.Y[0] $auto$hard_block.cc:122:cell_hard_block$3322.Y[0] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[31] $mux~362^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.Y[1] $auto$hard_block.cc:122:cell_hard_block$3322.Y[1] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[31] $mux~362^Y~1 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.Y[2] $auto$hard_block.cc:122:cell_hard_block$3322.Y[2] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[31] $mux~362^Y~2 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.Y[3] $auto$hard_block.cc:122:cell_hard_block$3322.Y[3] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[31] $mux~362^Y~3 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.Y[4] $auto$hard_block.cc:122:cell_hard_block$3322.Y[4] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[31] $mux~362^Y~4 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.Y[5] $auto$hard_block.cc:122:cell_hard_block$3322.Y[5] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[31] $mux~362^Y~5 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3426.Y $auto$hard_block.cc:122:cell_hard_block$3419.Y \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[31] $mux~367^Y~0 
1-0 1 
-11 1 

.names $or~319^Y~0 gnd $and~109^Y~0 $mux~333^Y~0 
1-0 1 
-11 1 

.names $sdffce~291^Q~0 $sdffce~274^Q~0 $and~83^Y~0 $mux~336^Y~0 
1-0 1 
-11 1 

.names $sdffe~285^Q~0 gnd $or~317^Y~0 $mux~326^Y~0 
1-0 1 
-11 1 

.names $sdffe~284^Q~0 gnd $or~317^Y~0 $mux~327^Y~0 
1-0 1 
-11 1 

.names $sdffe~283^Q~0 gnd $or~317^Y~0 $mux~328^Y~0 
1-0 1 
-11 1 

.names $sdffe~282^Q~0 gnd $or~317^Y~0 $mux~329^Y~0 
1-0 1 
-11 1 

.names $sdffe~281^Q~0 gnd $or~317^Y~0 $mux~330^Y~0 
1-0 1 
-11 1 

.names $sdffe~280^Q~0 gnd $or~317^Y~0 $mux~331^Y~0 
1-0 1 
-11 1 

.names $sdffe~279^Q~0 gnd $or~317^Y~0 $mux~332^Y~0 
1-0 1 
-11 1 

.names $sdffe~287^Q~0 gnd $or~317^Y~0 $mux~324^Y~0 
1-0 1 
-11 1 

.names $sdffe~278^Q~0 gnd $or~317^Y~0 $mux~323^Y~0 
1-0 1 
-11 1 

.names $sdffce~657^Q~0 $sdffe~638^Q~0 $and~448^Y~0 $mux~702^Y~0 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-0^out1~0 dual_port_ram^MEM~263-0^out1~0 $dffe~608^Q~0 output_stream_1_din~0 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-1^out1~0 dual_port_ram^MEM~263-1^out1~0 $dffe~608^Q~0 output_stream_1_din~1 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-2^out1~0 dual_port_ram^MEM~263-2^out1~0 $dffe~608^Q~0 output_stream_1_din~2 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-3^out1~0 dual_port_ram^MEM~263-3^out1~0 $dffe~608^Q~0 output_stream_1_din~3 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-4^out1~0 dual_port_ram^MEM~263-4^out1~0 $dffe~608^Q~0 output_stream_1_din~4 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-5^out1~0 dual_port_ram^MEM~263-5^out1~0 $dffe~608^Q~0 output_stream_1_din~5 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-6^out1~0 dual_port_ram^MEM~263-6^out1~0 $dffe~608^Q~0 output_stream_1_din~6 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-7^out1~0 dual_port_ram^MEM~263-7^out1~0 $dffe~608^Q~0 output_stream_1_din~7 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-8^out1~0 dual_port_ram^MEM~263-8^out1~0 $dffe~608^Q~0 output_stream_1_din~8 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-9^out1~0 dual_port_ram^MEM~263-9^out1~0 $dffe~608^Q~0 output_stream_1_din~9 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-10^out1~0 dual_port_ram^MEM~263-10^out1~0 $dffe~608^Q~0 output_stream_1_din~10 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-11^out1~0 dual_port_ram^MEM~263-11^out1~0 $dffe~608^Q~0 output_stream_1_din~11 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-12^out1~0 dual_port_ram^MEM~263-12^out1~0 $dffe~608^Q~0 output_stream_1_din~12 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-13^out1~0 dual_port_ram^MEM~263-13^out1~0 $dffe~608^Q~0 output_stream_1_din~13 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-14^out1~0 dual_port_ram^MEM~263-14^out1~0 $dffe~608^Q~0 output_stream_1_din~14 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-15^out1~0 dual_port_ram^MEM~263-15^out1~0 $dffe~608^Q~0 output_stream_1_din~15 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-16^out1~0 dual_port_ram^MEM~263-16^out1~0 $dffe~608^Q~0 output_stream_1_din~16 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-17^out1~0 dual_port_ram^MEM~263-17^out1~0 $dffe~608^Q~0 output_stream_1_din~17 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-18^out1~0 dual_port_ram^MEM~263-18^out1~0 $dffe~608^Q~0 output_stream_1_din~18 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-19^out1~0 dual_port_ram^MEM~263-19^out1~0 $dffe~608^Q~0 output_stream_1_din~19 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-20^out1~0 dual_port_ram^MEM~263-20^out1~0 $dffe~608^Q~0 output_stream_1_din~20 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-21^out1~0 dual_port_ram^MEM~263-21^out1~0 $dffe~608^Q~0 output_stream_1_din~21 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-22^out1~0 dual_port_ram^MEM~263-22^out1~0 $dffe~608^Q~0 output_stream_1_din~22 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-23^out1~0 dual_port_ram^MEM~263-23^out1~0 $dffe~608^Q~0 output_stream_1_din~23 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-24^out1~0 dual_port_ram^MEM~263-24^out1~0 $dffe~608^Q~0 output_stream_1_din~24 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-25^out1~0 dual_port_ram^MEM~263-25^out1~0 $dffe~608^Q~0 output_stream_1_din~25 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-26^out1~0 dual_port_ram^MEM~263-26^out1~0 $dffe~608^Q~0 output_stream_1_din~26 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-27^out1~0 dual_port_ram^MEM~263-27^out1~0 $dffe~608^Q~0 output_stream_1_din~27 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-28^out1~0 dual_port_ram^MEM~263-28^out1~0 $dffe~608^Q~0 output_stream_1_din~28 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-29^out1~0 dual_port_ram^MEM~263-29^out1~0 $dffe~608^Q~0 output_stream_1_din~29 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-30^out1~0 dual_port_ram^MEM~263-30^out1~0 $dffe~608^Q~0 output_stream_1_din~30 
1-0 1 
-11 1 

.names dual_port_ram^MEM~264-31^out1~0 dual_port_ram^MEM~263-31^out1~0 $dffe~608^Q~0 output_stream_1_din~31 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-0^out1~0 dual_port_ram^MEM~265-0^out1~0 $dffe~608^Q~0 output_stream_1_din~32 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-1^out1~0 dual_port_ram^MEM~265-1^out1~0 $dffe~608^Q~0 output_stream_1_din~33 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-2^out1~0 dual_port_ram^MEM~265-2^out1~0 $dffe~608^Q~0 output_stream_1_din~34 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-3^out1~0 dual_port_ram^MEM~265-3^out1~0 $dffe~608^Q~0 output_stream_1_din~35 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-4^out1~0 dual_port_ram^MEM~265-4^out1~0 $dffe~608^Q~0 output_stream_1_din~36 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-5^out1~0 dual_port_ram^MEM~265-5^out1~0 $dffe~608^Q~0 output_stream_1_din~37 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-6^out1~0 dual_port_ram^MEM~265-6^out1~0 $dffe~608^Q~0 output_stream_1_din~38 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-7^out1~0 dual_port_ram^MEM~265-7^out1~0 $dffe~608^Q~0 output_stream_1_din~39 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-8^out1~0 dual_port_ram^MEM~265-8^out1~0 $dffe~608^Q~0 output_stream_1_din~40 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-9^out1~0 dual_port_ram^MEM~265-9^out1~0 $dffe~608^Q~0 output_stream_1_din~41 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-10^out1~0 dual_port_ram^MEM~265-10^out1~0 $dffe~608^Q~0 output_stream_1_din~42 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-11^out1~0 dual_port_ram^MEM~265-11^out1~0 $dffe~608^Q~0 output_stream_1_din~43 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-12^out1~0 dual_port_ram^MEM~265-12^out1~0 $dffe~608^Q~0 output_stream_1_din~44 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-13^out1~0 dual_port_ram^MEM~265-13^out1~0 $dffe~608^Q~0 output_stream_1_din~45 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-14^out1~0 dual_port_ram^MEM~265-14^out1~0 $dffe~608^Q~0 output_stream_1_din~46 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-15^out1~0 dual_port_ram^MEM~265-15^out1~0 $dffe~608^Q~0 output_stream_1_din~47 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-16^out1~0 dual_port_ram^MEM~265-16^out1~0 $dffe~608^Q~0 output_stream_1_din~48 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-17^out1~0 dual_port_ram^MEM~265-17^out1~0 $dffe~608^Q~0 output_stream_1_din~49 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-18^out1~0 dual_port_ram^MEM~265-18^out1~0 $dffe~608^Q~0 output_stream_1_din~50 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-19^out1~0 dual_port_ram^MEM~265-19^out1~0 $dffe~608^Q~0 output_stream_1_din~51 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-20^out1~0 dual_port_ram^MEM~265-20^out1~0 $dffe~608^Q~0 output_stream_1_din~52 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-21^out1~0 dual_port_ram^MEM~265-21^out1~0 $dffe~608^Q~0 output_stream_1_din~53 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-22^out1~0 dual_port_ram^MEM~265-22^out1~0 $dffe~608^Q~0 output_stream_1_din~54 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-23^out1~0 dual_port_ram^MEM~265-23^out1~0 $dffe~608^Q~0 output_stream_1_din~55 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-24^out1~0 dual_port_ram^MEM~265-24^out1~0 $dffe~608^Q~0 output_stream_1_din~56 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-25^out1~0 dual_port_ram^MEM~265-25^out1~0 $dffe~608^Q~0 output_stream_1_din~57 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-26^out1~0 dual_port_ram^MEM~265-26^out1~0 $dffe~608^Q~0 output_stream_1_din~58 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-27^out1~0 dual_port_ram^MEM~265-27^out1~0 $dffe~608^Q~0 output_stream_1_din~59 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-28^out1~0 dual_port_ram^MEM~265-28^out1~0 $dffe~608^Q~0 output_stream_1_din~60 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-29^out1~0 dual_port_ram^MEM~265-29^out1~0 $dffe~608^Q~0 output_stream_1_din~61 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-30^out1~0 dual_port_ram^MEM~265-30^out1~0 $dffe~608^Q~0 output_stream_1_din~62 
1-0 1 
-11 1 

.names dual_port_ram^MEM~266-31^out1~0 dual_port_ram^MEM~265-31^out1~0 $dffe~608^Q~0 output_stream_1_din~63 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4790.Y $auto$hard_block.cc:122:cell_hard_block$4784.Y \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[31] $mux~726^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3559.A[1] $auto$hard_block.cc:122:cell_hard_block$3559.A[0] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3559.B[0] $auto$hard_block.cc:122:cell_hard_block$3559.B[2] 
0 1 

.names gnd $mux~338^Y~0 $auto$simplemap.cc:254:simplemap_eqne$11580 $mux~339^Y~0 
1-0 1 
-11 1 

.names vcc $and~96^Y~0 $auto$simplemap.cc:254:simplemap_eqne$11580 $mux~339^Y~1 
1-0 1 
-11 1 

.names $and~96^Y~0 $mux~338^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2092.B[0] $auto$hard_block.cc:122:cell_hard_block$2092.B[2] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2092.A[1] $auto$hard_block.cc:122:cell_hard_block$2092.A[0] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3323.Y $auto$hard_block.cc:122:cell_hard_block$3317.Y \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[31] $mux~361^Y~0 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-0^out1~0 dual_port_ram^MEM~269-0^out1~0 $dffe~243^Q~0 output_stream_0_din~32 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-1^out1~0 dual_port_ram^MEM~269-1^out1~0 $dffe~243^Q~0 output_stream_0_din~33 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-2^out1~0 dual_port_ram^MEM~269-2^out1~0 $dffe~243^Q~0 output_stream_0_din~34 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-3^out1~0 dual_port_ram^MEM~269-3^out1~0 $dffe~243^Q~0 output_stream_0_din~35 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-4^out1~0 dual_port_ram^MEM~269-4^out1~0 $dffe~243^Q~0 output_stream_0_din~36 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-5^out1~0 dual_port_ram^MEM~269-5^out1~0 $dffe~243^Q~0 output_stream_0_din~37 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-6^out1~0 dual_port_ram^MEM~269-6^out1~0 $dffe~243^Q~0 output_stream_0_din~38 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-7^out1~0 dual_port_ram^MEM~269-7^out1~0 $dffe~243^Q~0 output_stream_0_din~39 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-8^out1~0 dual_port_ram^MEM~269-8^out1~0 $dffe~243^Q~0 output_stream_0_din~40 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-9^out1~0 dual_port_ram^MEM~269-9^out1~0 $dffe~243^Q~0 output_stream_0_din~41 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-10^out1~0 dual_port_ram^MEM~269-10^out1~0 $dffe~243^Q~0 output_stream_0_din~42 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-11^out1~0 dual_port_ram^MEM~269-11^out1~0 $dffe~243^Q~0 output_stream_0_din~43 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-12^out1~0 dual_port_ram^MEM~269-12^out1~0 $dffe~243^Q~0 output_stream_0_din~44 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-13^out1~0 dual_port_ram^MEM~269-13^out1~0 $dffe~243^Q~0 output_stream_0_din~45 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-14^out1~0 dual_port_ram^MEM~269-14^out1~0 $dffe~243^Q~0 output_stream_0_din~46 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-15^out1~0 dual_port_ram^MEM~269-15^out1~0 $dffe~243^Q~0 output_stream_0_din~47 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-16^out1~0 dual_port_ram^MEM~269-16^out1~0 $dffe~243^Q~0 output_stream_0_din~48 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-17^out1~0 dual_port_ram^MEM~269-17^out1~0 $dffe~243^Q~0 output_stream_0_din~49 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-18^out1~0 dual_port_ram^MEM~269-18^out1~0 $dffe~243^Q~0 output_stream_0_din~50 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-19^out1~0 dual_port_ram^MEM~269-19^out1~0 $dffe~243^Q~0 output_stream_0_din~51 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-20^out1~0 dual_port_ram^MEM~269-20^out1~0 $dffe~243^Q~0 output_stream_0_din~52 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-21^out1~0 dual_port_ram^MEM~269-21^out1~0 $dffe~243^Q~0 output_stream_0_din~53 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-22^out1~0 dual_port_ram^MEM~269-22^out1~0 $dffe~243^Q~0 output_stream_0_din~54 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-23^out1~0 dual_port_ram^MEM~269-23^out1~0 $dffe~243^Q~0 output_stream_0_din~55 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-24^out1~0 dual_port_ram^MEM~269-24^out1~0 $dffe~243^Q~0 output_stream_0_din~56 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-25^out1~0 dual_port_ram^MEM~269-25^out1~0 $dffe~243^Q~0 output_stream_0_din~57 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-26^out1~0 dual_port_ram^MEM~269-26^out1~0 $dffe~243^Q~0 output_stream_0_din~58 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-27^out1~0 dual_port_ram^MEM~269-27^out1~0 $dffe~243^Q~0 output_stream_0_din~59 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-28^out1~0 dual_port_ram^MEM~269-28^out1~0 $dffe~243^Q~0 output_stream_0_din~60 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-29^out1~0 dual_port_ram^MEM~269-29^out1~0 $dffe~243^Q~0 output_stream_0_din~61 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-30^out1~0 dual_port_ram^MEM~269-30^out1~0 $dffe~243^Q~0 output_stream_0_din~62 
1-0 1 
-11 1 

.names dual_port_ram^MEM~270-31^out1~0 dual_port_ram^MEM~269-31^out1~0 $dffe~243^Q~0 output_stream_0_din~63 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-0^out1~0 dual_port_ram^MEM~267-0^out1~0 $dffe~243^Q~0 output_stream_0_din~0 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-1^out1~0 dual_port_ram^MEM~267-1^out1~0 $dffe~243^Q~0 output_stream_0_din~1 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-2^out1~0 dual_port_ram^MEM~267-2^out1~0 $dffe~243^Q~0 output_stream_0_din~2 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-3^out1~0 dual_port_ram^MEM~267-3^out1~0 $dffe~243^Q~0 output_stream_0_din~3 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-4^out1~0 dual_port_ram^MEM~267-4^out1~0 $dffe~243^Q~0 output_stream_0_din~4 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-5^out1~0 dual_port_ram^MEM~267-5^out1~0 $dffe~243^Q~0 output_stream_0_din~5 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-6^out1~0 dual_port_ram^MEM~267-6^out1~0 $dffe~243^Q~0 output_stream_0_din~6 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-7^out1~0 dual_port_ram^MEM~267-7^out1~0 $dffe~243^Q~0 output_stream_0_din~7 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-8^out1~0 dual_port_ram^MEM~267-8^out1~0 $dffe~243^Q~0 output_stream_0_din~8 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-9^out1~0 dual_port_ram^MEM~267-9^out1~0 $dffe~243^Q~0 output_stream_0_din~9 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-10^out1~0 dual_port_ram^MEM~267-10^out1~0 $dffe~243^Q~0 output_stream_0_din~10 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-11^out1~0 dual_port_ram^MEM~267-11^out1~0 $dffe~243^Q~0 output_stream_0_din~11 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-12^out1~0 dual_port_ram^MEM~267-12^out1~0 $dffe~243^Q~0 output_stream_0_din~12 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-13^out1~0 dual_port_ram^MEM~267-13^out1~0 $dffe~243^Q~0 output_stream_0_din~13 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-14^out1~0 dual_port_ram^MEM~267-14^out1~0 $dffe~243^Q~0 output_stream_0_din~14 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-15^out1~0 dual_port_ram^MEM~267-15^out1~0 $dffe~243^Q~0 output_stream_0_din~15 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-16^out1~0 dual_port_ram^MEM~267-16^out1~0 $dffe~243^Q~0 output_stream_0_din~16 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-17^out1~0 dual_port_ram^MEM~267-17^out1~0 $dffe~243^Q~0 output_stream_0_din~17 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-18^out1~0 dual_port_ram^MEM~267-18^out1~0 $dffe~243^Q~0 output_stream_0_din~18 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-19^out1~0 dual_port_ram^MEM~267-19^out1~0 $dffe~243^Q~0 output_stream_0_din~19 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-20^out1~0 dual_port_ram^MEM~267-20^out1~0 $dffe~243^Q~0 output_stream_0_din~20 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-21^out1~0 dual_port_ram^MEM~267-21^out1~0 $dffe~243^Q~0 output_stream_0_din~21 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-22^out1~0 dual_port_ram^MEM~267-22^out1~0 $dffe~243^Q~0 output_stream_0_din~22 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-23^out1~0 dual_port_ram^MEM~267-23^out1~0 $dffe~243^Q~0 output_stream_0_din~23 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-24^out1~0 dual_port_ram^MEM~267-24^out1~0 $dffe~243^Q~0 output_stream_0_din~24 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-25^out1~0 dual_port_ram^MEM~267-25^out1~0 $dffe~243^Q~0 output_stream_0_din~25 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-26^out1~0 dual_port_ram^MEM~267-26^out1~0 $dffe~243^Q~0 output_stream_0_din~26 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-27^out1~0 dual_port_ram^MEM~267-27^out1~0 $dffe~243^Q~0 output_stream_0_din~27 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-28^out1~0 dual_port_ram^MEM~267-28^out1~0 $dffe~243^Q~0 output_stream_0_din~28 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-29^out1~0 dual_port_ram^MEM~267-29^out1~0 $dffe~243^Q~0 output_stream_0_din~29 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-30^out1~0 dual_port_ram^MEM~267-30^out1~0 $dffe~243^Q~0 output_stream_0_din~30 
1-0 1 
-11 1 

.names dual_port_ram^MEM~268-31^out1~0 dual_port_ram^MEM~267-31^out1~0 $dffe~243^Q~0 output_stream_0_din~31 
1-0 1 
-11 1 

.names $sdffce~292^Q~0 $sdffe~273^Q~0 $and~83^Y~0 $mux~337^Y~0 
1-0 1 
-11 1 

.names $add~32^ADD~4-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~0 
1-0 1 
-11 1 

.names $add~32^ADD~4-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~1 
1-0 1 
-11 1 

.names $add~32^ADD~4-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~2 
1-0 1 
-11 1 

.names $add~32^ADD~4-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~3 
1-0 1 
-11 1 

.names $add~32^ADD~4-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~4 
1-0 1 
-11 1 

.names $add~32^ADD~4-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~5 
1-0 1 
-11 1 

.names $add~32^ADD~4-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~6 
1-0 1 
-11 1 

.names $add~32^ADD~4-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~7 
1-0 1 
-11 1 

.names $add~32^ADD~4-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~8 
1-0 1 
-11 1 

.names $add~32^ADD~4-10[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~9 
1-0 1 
-11 1 

.names $add~32^ADD~4-11[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~10 
1-0 1 
-11 1 

.names $add~32^ADD~4-12[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~11 
1-0 1 
-11 1 

.names $add~32^ADD~4-13[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~12 
1-0 1 
-11 1 

.names $add~32^ADD~4-14[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~13 
1-0 1 
-11 1 

.names $add~32^ADD~4-15[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~14 
1-0 1 
-11 1 

.names $add~32^ADD~4-16[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~15 
1-0 1 
-11 1 

.names $add~32^ADD~4-17[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~16 
1-0 1 
-11 1 

.names $add~32^ADD~4-18[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~17 
1-0 1 
-11 1 

.names $add~32^ADD~4-19[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~18 
1-0 1 
-11 1 

.names $add~32^ADD~4-20[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~19 
1-0 1 
-11 1 

.names $add~32^ADD~4-21[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~20 
1-0 1 
-11 1 

.names $add~32^ADD~4-22[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~21 
1-0 1 
-11 1 

.names $add~32^ADD~4-23[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~22 
1-0 1 
-11 1 

.names $add~32^ADD~4-24[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~23 
1-0 1 
-11 1 

.names $add~32^ADD~4-25[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~24 
1-0 1 
-11 1 

.names $add~32^ADD~4-26[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~25 
1-0 1 
-11 1 

.names $add~32^ADD~4-27[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~26 
1-0 1 
-11 1 

.names $add~32^ADD~4-28[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~27 
1-0 1 
-11 1 

.names $add~32^ADD~4-29[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~28 
1-0 1 
-11 1 

.names $add~32^ADD~4-30[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~29 
1-0 1 
-11 1 

.names $add~32^ADD~4-31[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~30 
1-0 1 
-11 1 

.names $add~32^ADD~4-32[1] $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 $mux~363^Y~31 
1-0 1 
-11 1 

.names $sdffe~643^Q~0 gnd $or~682^Y~0 $mux~688^Y~0 
1-0 1 
-11 1 

.names $sdffe~652^Q~0 gnd $or~682^Y~0 $mux~689^Y~0 
1-0 1 
-11 1 

.names $sdffe~644^Q~0 gnd $or~682^Y~0 $mux~697^Y~0 
1-0 1 
-11 1 

.names $sdffe~645^Q~0 gnd $or~682^Y~0 $mux~696^Y~0 
1-0 1 
-11 1 

.names $sdffe~646^Q~0 gnd $or~682^Y~0 $mux~695^Y~0 
1-0 1 
-11 1 

.names $sdffe~647^Q~0 gnd $or~682^Y~0 $mux~694^Y~0 
1-0 1 
-11 1 

.names $sdffe~648^Q~0 gnd $or~682^Y~0 $mux~693^Y~0 
1-0 1 
-11 1 

.names $sdffe~649^Q~0 gnd $or~682^Y~0 $mux~692^Y~0 
1-0 1 
-11 1 

.names $sdffe~650^Q~0 gnd $or~682^Y~0 $mux~691^Y~0 
1-0 1 
-11 1 

.names $sdffce~656^Q~0 $sdffce~639^Q~0 $and~448^Y~0 $mux~701^Y~0 
1-0 1 
-11 1 

.names $or~684^Y~0 gnd $and~474^Y~0 $mux~698^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4791.Y[0] $auto$hard_block.cc:122:cell_hard_block$4785.Y[0] $dffe~383^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$4787.A[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4791.Y[1] $auto$hard_block.cc:122:cell_hard_block$4785.Y[1] $dffe~383^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$4787.A[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4791.Y[2] $auto$hard_block.cc:122:cell_hard_block$4785.Y[2] $dffe~383^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$4787.A[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4791.Y[3] $auto$hard_block.cc:122:cell_hard_block$4785.Y[3] $dffe~383^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$4787.A[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4791.Y[4] $auto$hard_block.cc:122:cell_hard_block$4785.Y[4] $dffe~383^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$4787.A[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4791.Y[5] $auto$hard_block.cc:122:cell_hard_block$4785.Y[5] $dffe~383^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$4787.A[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4791.Y[6] $auto$hard_block.cc:122:cell_hard_block$4785.Y[6] $dffe~383^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$4787.A[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.Y[0] $auto$hard_block.cc:122:cell_hard_block$4789.Y[0] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[31] $mux~727^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.Y[1] $auto$hard_block.cc:122:cell_hard_block$4789.Y[1] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[31] $mux~727^Y~1 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.Y[2] $auto$hard_block.cc:122:cell_hard_block$4789.Y[2] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[31] $mux~727^Y~2 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.Y[3] $auto$hard_block.cc:122:cell_hard_block$4789.Y[3] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[31] $mux~727^Y~3 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.Y[4] $auto$hard_block.cc:122:cell_hard_block$4789.Y[4] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[31] $mux~727^Y~4 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.Y[5] $auto$hard_block.cc:122:cell_hard_block$4789.Y[5] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[31] $mux~727^Y~5 
1-0 1 
-11 1 

.names $sdffe~653^Q~0 gnd $or~682^Y~0 $mux~690^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4893.Y $auto$hard_block.cc:122:cell_hard_block$4886.Y \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[31] $mux~732^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4894.Y[0] $auto$hard_block.cc:122:cell_hard_block$4888.Y[0] $dffe~383^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$4890.A[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4894.Y[1] $auto$hard_block.cc:122:cell_hard_block$4888.Y[1] $dffe~383^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$4890.A[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4894.Y[2] $auto$hard_block.cc:122:cell_hard_block$4888.Y[2] $dffe~383^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$4890.A[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4894.Y[3] $auto$hard_block.cc:122:cell_hard_block$4888.Y[3] $dffe~383^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$4890.A[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4894.Y[4] $auto$hard_block.cc:122:cell_hard_block$4888.Y[4] $dffe~383^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$4890.A[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4894.Y[5] $auto$hard_block.cc:122:cell_hard_block$4888.Y[5] $dffe~383^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$4890.A[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4894.Y[6] $auto$hard_block.cc:122:cell_hard_block$4888.Y[6] $dffe~383^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$4890.A[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.Y[0] $auto$hard_block.cc:122:cell_hard_block$4892.Y[0] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[31] $mux~733^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.Y[1] $auto$hard_block.cc:122:cell_hard_block$4892.Y[1] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[31] $mux~733^Y~1 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.Y[2] $auto$hard_block.cc:122:cell_hard_block$4892.Y[2] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[31] $mux~733^Y~2 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.Y[3] $auto$hard_block.cc:122:cell_hard_block$4892.Y[3] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[31] $mux~733^Y~3 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.Y[4] $auto$hard_block.cc:122:cell_hard_block$4892.Y[4] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[31] $mux~733^Y~4 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.Y[5] $auto$hard_block.cc:122:cell_hard_block$4892.Y[5] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[31] $mux~733^Y~5 
1-0 1 
-11 1 

.names $sdffe~654^Q~0 gnd $or~682^Y~0 $mux~706^Y~0 
1-0 1 
-11 1 

.names $and~461^Y~0 $mux~703^Y~0 
0 1 

.names gnd $mux~703^Y~0 $auto$simplemap.cc:254:simplemap_eqne$14277 $mux~704^Y~0 
1-0 1 
-11 1 

.names vcc $and~461^Y~0 $auto$simplemap.cc:254:simplemap_eqne$14277 $mux~704^Y~1 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$5026.B[0] $auto$hard_block.cc:122:cell_hard_block$5026.B[2] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$5026.A[1] $auto$hard_block.cc:122:cell_hard_block$5026.A[0] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6257.Y $auto$hard_block.cc:122:cell_hard_block$6251.Y \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[31] $mux~1091^Y~0 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-0^out1~0 dual_port_ram^MEM~261-0^out1~0 $dffe~973^Q~0 output_stream_2_din~32 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-1^out1~0 dual_port_ram^MEM~261-1^out1~0 $dffe~973^Q~0 output_stream_2_din~33 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-2^out1~0 dual_port_ram^MEM~261-2^out1~0 $dffe~973^Q~0 output_stream_2_din~34 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-3^out1~0 dual_port_ram^MEM~261-3^out1~0 $dffe~973^Q~0 output_stream_2_din~35 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-4^out1~0 dual_port_ram^MEM~261-4^out1~0 $dffe~973^Q~0 output_stream_2_din~36 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-5^out1~0 dual_port_ram^MEM~261-5^out1~0 $dffe~973^Q~0 output_stream_2_din~37 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-6^out1~0 dual_port_ram^MEM~261-6^out1~0 $dffe~973^Q~0 output_stream_2_din~38 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-7^out1~0 dual_port_ram^MEM~261-7^out1~0 $dffe~973^Q~0 output_stream_2_din~39 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-8^out1~0 dual_port_ram^MEM~261-8^out1~0 $dffe~973^Q~0 output_stream_2_din~40 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-9^out1~0 dual_port_ram^MEM~261-9^out1~0 $dffe~973^Q~0 output_stream_2_din~41 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-10^out1~0 dual_port_ram^MEM~261-10^out1~0 $dffe~973^Q~0 output_stream_2_din~42 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-11^out1~0 dual_port_ram^MEM~261-11^out1~0 $dffe~973^Q~0 output_stream_2_din~43 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-12^out1~0 dual_port_ram^MEM~261-12^out1~0 $dffe~973^Q~0 output_stream_2_din~44 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-13^out1~0 dual_port_ram^MEM~261-13^out1~0 $dffe~973^Q~0 output_stream_2_din~45 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-14^out1~0 dual_port_ram^MEM~261-14^out1~0 $dffe~973^Q~0 output_stream_2_din~46 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-15^out1~0 dual_port_ram^MEM~261-15^out1~0 $dffe~973^Q~0 output_stream_2_din~47 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-16^out1~0 dual_port_ram^MEM~261-16^out1~0 $dffe~973^Q~0 output_stream_2_din~48 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-17^out1~0 dual_port_ram^MEM~261-17^out1~0 $dffe~973^Q~0 output_stream_2_din~49 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-18^out1~0 dual_port_ram^MEM~261-18^out1~0 $dffe~973^Q~0 output_stream_2_din~50 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-19^out1~0 dual_port_ram^MEM~261-19^out1~0 $dffe~973^Q~0 output_stream_2_din~51 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-20^out1~0 dual_port_ram^MEM~261-20^out1~0 $dffe~973^Q~0 output_stream_2_din~52 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-21^out1~0 dual_port_ram^MEM~261-21^out1~0 $dffe~973^Q~0 output_stream_2_din~53 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-22^out1~0 dual_port_ram^MEM~261-22^out1~0 $dffe~973^Q~0 output_stream_2_din~54 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-23^out1~0 dual_port_ram^MEM~261-23^out1~0 $dffe~973^Q~0 output_stream_2_din~55 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-24^out1~0 dual_port_ram^MEM~261-24^out1~0 $dffe~973^Q~0 output_stream_2_din~56 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-25^out1~0 dual_port_ram^MEM~261-25^out1~0 $dffe~973^Q~0 output_stream_2_din~57 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-26^out1~0 dual_port_ram^MEM~261-26^out1~0 $dffe~973^Q~0 output_stream_2_din~58 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-27^out1~0 dual_port_ram^MEM~261-27^out1~0 $dffe~973^Q~0 output_stream_2_din~59 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-28^out1~0 dual_port_ram^MEM~261-28^out1~0 $dffe~973^Q~0 output_stream_2_din~60 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-29^out1~0 dual_port_ram^MEM~261-29^out1~0 $dffe~973^Q~0 output_stream_2_din~61 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-30^out1~0 dual_port_ram^MEM~261-30^out1~0 $dffe~973^Q~0 output_stream_2_din~62 
1-0 1 
-11 1 

.names dual_port_ram^MEM~262-31^out1~0 dual_port_ram^MEM~261-31^out1~0 $dffe~973^Q~0 output_stream_2_din~63 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-0^out1~0 dual_port_ram^MEM~259-0^out1~0 $dffe~973^Q~0 output_stream_2_din~0 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-1^out1~0 dual_port_ram^MEM~259-1^out1~0 $dffe~973^Q~0 output_stream_2_din~1 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-2^out1~0 dual_port_ram^MEM~259-2^out1~0 $dffe~973^Q~0 output_stream_2_din~2 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-3^out1~0 dual_port_ram^MEM~259-3^out1~0 $dffe~973^Q~0 output_stream_2_din~3 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-4^out1~0 dual_port_ram^MEM~259-4^out1~0 $dffe~973^Q~0 output_stream_2_din~4 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-5^out1~0 dual_port_ram^MEM~259-5^out1~0 $dffe~973^Q~0 output_stream_2_din~5 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-6^out1~0 dual_port_ram^MEM~259-6^out1~0 $dffe~973^Q~0 output_stream_2_din~6 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-7^out1~0 dual_port_ram^MEM~259-7^out1~0 $dffe~973^Q~0 output_stream_2_din~7 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-8^out1~0 dual_port_ram^MEM~259-8^out1~0 $dffe~973^Q~0 output_stream_2_din~8 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-9^out1~0 dual_port_ram^MEM~259-9^out1~0 $dffe~973^Q~0 output_stream_2_din~9 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-10^out1~0 dual_port_ram^MEM~259-10^out1~0 $dffe~973^Q~0 output_stream_2_din~10 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-11^out1~0 dual_port_ram^MEM~259-11^out1~0 $dffe~973^Q~0 output_stream_2_din~11 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-12^out1~0 dual_port_ram^MEM~259-12^out1~0 $dffe~973^Q~0 output_stream_2_din~12 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-13^out1~0 dual_port_ram^MEM~259-13^out1~0 $dffe~973^Q~0 output_stream_2_din~13 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-14^out1~0 dual_port_ram^MEM~259-14^out1~0 $dffe~973^Q~0 output_stream_2_din~14 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-15^out1~0 dual_port_ram^MEM~259-15^out1~0 $dffe~973^Q~0 output_stream_2_din~15 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-16^out1~0 dual_port_ram^MEM~259-16^out1~0 $dffe~973^Q~0 output_stream_2_din~16 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-17^out1~0 dual_port_ram^MEM~259-17^out1~0 $dffe~973^Q~0 output_stream_2_din~17 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-18^out1~0 dual_port_ram^MEM~259-18^out1~0 $dffe~973^Q~0 output_stream_2_din~18 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-19^out1~0 dual_port_ram^MEM~259-19^out1~0 $dffe~973^Q~0 output_stream_2_din~19 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-20^out1~0 dual_port_ram^MEM~259-20^out1~0 $dffe~973^Q~0 output_stream_2_din~20 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-21^out1~0 dual_port_ram^MEM~259-21^out1~0 $dffe~973^Q~0 output_stream_2_din~21 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-22^out1~0 dual_port_ram^MEM~259-22^out1~0 $dffe~973^Q~0 output_stream_2_din~22 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-23^out1~0 dual_port_ram^MEM~259-23^out1~0 $dffe~973^Q~0 output_stream_2_din~23 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-24^out1~0 dual_port_ram^MEM~259-24^out1~0 $dffe~973^Q~0 output_stream_2_din~24 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-25^out1~0 dual_port_ram^MEM~259-25^out1~0 $dffe~973^Q~0 output_stream_2_din~25 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-26^out1~0 dual_port_ram^MEM~259-26^out1~0 $dffe~973^Q~0 output_stream_2_din~26 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-27^out1~0 dual_port_ram^MEM~259-27^out1~0 $dffe~973^Q~0 output_stream_2_din~27 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-28^out1~0 dual_port_ram^MEM~259-28^out1~0 $dffe~973^Q~0 output_stream_2_din~28 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-29^out1~0 dual_port_ram^MEM~259-29^out1~0 $dffe~973^Q~0 output_stream_2_din~29 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-30^out1~0 dual_port_ram^MEM~259-30^out1~0 $dffe~973^Q~0 output_stream_2_din~30 
1-0 1 
-11 1 

.names dual_port_ram^MEM~260-31^out1~0 dual_port_ram^MEM~259-31^out1~0 $dffe~973^Q~0 output_stream_2_din~31 
1-0 1 
-11 1 

.names $sdffce~1022^Q~0 $sdffe~1003^Q~0 $and~813^Y~0 $mux~1067^Y~0 
1-0 1 
-11 1 

.names $add~762^ADD~130-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~0 
1-0 1 
-11 1 

.names $add~762^ADD~130-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~1 
1-0 1 
-11 1 

.names $add~762^ADD~130-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~2 
1-0 1 
-11 1 

.names $add~762^ADD~130-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~3 
1-0 1 
-11 1 

.names $add~762^ADD~130-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~4 
1-0 1 
-11 1 

.names $add~762^ADD~130-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~5 
1-0 1 
-11 1 

.names $add~762^ADD~130-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~6 
1-0 1 
-11 1 

.names $add~762^ADD~130-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~7 
1-0 1 
-11 1 

.names $add~762^ADD~130-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~8 
1-0 1 
-11 1 

.names $add~762^ADD~130-10[1] $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~9 
1-0 1 
-11 1 

.names $add~762^ADD~130-11[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~10 
1-0 1 
-11 1 

.names $add~762^ADD~130-12[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~11 
1-0 1 
-11 1 

.names $add~762^ADD~130-13[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~12 
1-0 1 
-11 1 

.names $add~762^ADD~130-14[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~13 
1-0 1 
-11 1 

.names $add~762^ADD~130-15[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~14 
1-0 1 
-11 1 

.names $add~762^ADD~130-16[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~15 
1-0 1 
-11 1 

.names $add~762^ADD~130-17[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~16 
1-0 1 
-11 1 

.names $add~762^ADD~130-18[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~17 
1-0 1 
-11 1 

.names $add~762^ADD~130-19[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~18 
1-0 1 
-11 1 

.names $add~762^ADD~130-20[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~19 
1-0 1 
-11 1 

.names $add~762^ADD~130-21[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~20 
1-0 1 
-11 1 

.names $add~762^ADD~130-22[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~21 
1-0 1 
-11 1 

.names $add~762^ADD~130-23[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~22 
1-0 1 
-11 1 

.names $add~762^ADD~130-24[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~23 
1-0 1 
-11 1 

.names $add~762^ADD~130-25[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~24 
1-0 1 
-11 1 

.names $add~762^ADD~130-26[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~25 
1-0 1 
-11 1 

.names $add~762^ADD~130-27[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~26 
1-0 1 
-11 1 

.names $add~762^ADD~130-28[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~27 
1-0 1 
-11 1 

.names $add~762^ADD~130-29[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~28 
1-0 1 
-11 1 

.names $add~762^ADD~130-30[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~29 
1-0 1 
-11 1 

.names $add~762^ADD~130-31[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~30 
1-0 1 
-11 1 

.names $add~762^ADD~130-32[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 $mux~1093^Y~31 
1-0 1 
-11 1 

.names $sdffe~1008^Q~0 gnd $or~1047^Y~0 $mux~1053^Y~0 
1-0 1 
-11 1 

.names $sdffe~1017^Q~0 gnd $or~1047^Y~0 $mux~1054^Y~0 
1-0 1 
-11 1 

.names $sdffe~1009^Q~0 gnd $or~1047^Y~0 $mux~1062^Y~0 
1-0 1 
-11 1 

.names $sdffe~1010^Q~0 gnd $or~1047^Y~0 $mux~1061^Y~0 
1-0 1 
-11 1 

.names $sdffe~1011^Q~0 gnd $or~1047^Y~0 $mux~1060^Y~0 
1-0 1 
-11 1 

.names $sdffe~1012^Q~0 gnd $or~1047^Y~0 $mux~1059^Y~0 
1-0 1 
-11 1 

.names $sdffe~1013^Q~0 gnd $or~1047^Y~0 $mux~1058^Y~0 
1-0 1 
-11 1 

.names $sdffe~1014^Q~0 gnd $or~1047^Y~0 $mux~1057^Y~0 
1-0 1 
-11 1 

.names $sdffe~1015^Q~0 gnd $or~1047^Y~0 $mux~1056^Y~0 
1-0 1 
-11 1 

.names $sdffce~1021^Q~0 $sdffce~1004^Q~0 $and~813^Y~0 $mux~1066^Y~0 
1-0 1 
-11 1 

.names $or~1049^Y~0 gnd $and~839^Y~0 $mux~1063^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6258.Y[0] $auto$hard_block.cc:122:cell_hard_block$6252.Y[0] $dffe~748^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6254.A[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6258.Y[1] $auto$hard_block.cc:122:cell_hard_block$6252.Y[1] $dffe~748^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6254.A[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6258.Y[2] $auto$hard_block.cc:122:cell_hard_block$6252.Y[2] $dffe~748^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6254.A[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6258.Y[3] $auto$hard_block.cc:122:cell_hard_block$6252.Y[3] $dffe~748^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6254.A[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6258.Y[4] $auto$hard_block.cc:122:cell_hard_block$6252.Y[4] $dffe~748^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6254.A[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6258.Y[5] $auto$hard_block.cc:122:cell_hard_block$6252.Y[5] $dffe~748^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6254.A[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6258.Y[6] $auto$hard_block.cc:122:cell_hard_block$6252.Y[6] $dffe~748^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6254.A[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.Y[0] $auto$hard_block.cc:122:cell_hard_block$6256.Y[0] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[31] $mux~1092^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.Y[1] $auto$hard_block.cc:122:cell_hard_block$6256.Y[1] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[31] $mux~1092^Y~1 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.Y[2] $auto$hard_block.cc:122:cell_hard_block$6256.Y[2] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[31] $mux~1092^Y~2 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.Y[3] $auto$hard_block.cc:122:cell_hard_block$6256.Y[3] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[31] $mux~1092^Y~3 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.Y[4] $auto$hard_block.cc:122:cell_hard_block$6256.Y[4] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[31] $mux~1092^Y~4 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.Y[5] $auto$hard_block.cc:122:cell_hard_block$6256.Y[5] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[31] $mux~1092^Y~5 
1-0 1 
-11 1 

.names $sdffe~1018^Q~0 gnd $or~1047^Y~0 $mux~1055^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6360.Y $auto$hard_block.cc:122:cell_hard_block$6353.Y \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[31] $mux~1097^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6361.Y[0] $auto$hard_block.cc:122:cell_hard_block$6355.Y[0] $dffe~748^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6357.A[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6361.Y[1] $auto$hard_block.cc:122:cell_hard_block$6355.Y[1] $dffe~748^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6357.A[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6361.Y[2] $auto$hard_block.cc:122:cell_hard_block$6355.Y[2] $dffe~748^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6357.A[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6361.Y[3] $auto$hard_block.cc:122:cell_hard_block$6355.Y[3] $dffe~748^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6357.A[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6361.Y[4] $auto$hard_block.cc:122:cell_hard_block$6355.Y[4] $dffe~748^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6357.A[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6361.Y[5] $auto$hard_block.cc:122:cell_hard_block$6355.Y[5] $dffe~748^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6357.A[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6361.Y[6] $auto$hard_block.cc:122:cell_hard_block$6355.Y[6] $dffe~748^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6357.A[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.Y[0] $auto$hard_block.cc:122:cell_hard_block$6359.Y[0] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[31] $mux~1098^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.Y[1] $auto$hard_block.cc:122:cell_hard_block$6359.Y[1] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[31] $mux~1098^Y~1 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.Y[2] $auto$hard_block.cc:122:cell_hard_block$6359.Y[2] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[31] $mux~1098^Y~2 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.Y[3] $auto$hard_block.cc:122:cell_hard_block$6359.Y[3] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[31] $mux~1098^Y~3 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.Y[4] $auto$hard_block.cc:122:cell_hard_block$6359.Y[4] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[31] $mux~1098^Y~4 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.Y[5] $auto$hard_block.cc:122:cell_hard_block$6359.Y[5] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[31] $mux~1098^Y~5 
1-0 1 
-11 1 

.names $sdffe~1019^Q~0 gnd $or~1047^Y~0 $mux~1071^Y~0 
1-0 1 
-11 1 

.names $and~826^Y~0 $mux~1068^Y~0 
0 1 

.names gnd $mux~1068^Y~0 $auto$simplemap.cc:254:simplemap_eqne$16484 $mux~1069^Y~0 
1-0 1 
-11 1 

.names vcc $and~826^Y~0 $auto$simplemap.cc:254:simplemap_eqne$16484 $mux~1069^Y~1 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7765.Y[0] $auto$hard_block.cc:122:cell_hard_block$6524.Y[0] $dffe~1114^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6526.A[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7765.Y[1] $auto$hard_block.cc:122:cell_hard_block$6524.Y[1] $dffe~1114^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6526.A[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7765.Y[2] $auto$hard_block.cc:122:cell_hard_block$6524.Y[2] $dffe~1114^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6526.A[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7765.Y[3] $auto$hard_block.cc:122:cell_hard_block$6524.Y[3] $dffe~1114^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6526.A[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7765.Y[4] $auto$hard_block.cc:122:cell_hard_block$6524.Y[4] $dffe~1114^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6526.A[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7765.Y[5] $auto$hard_block.cc:122:cell_hard_block$6524.Y[5] $dffe~1114^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6526.A[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7765.Y[6] $auto$hard_block.cc:122:cell_hard_block$6524.Y[6] $dffe~1114^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6526.A[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.Y[0] $auto$hard_block.cc:122:cell_hard_block$6670.Y[0] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[31] $mux~1461^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.Y[1] $auto$hard_block.cc:122:cell_hard_block$6670.Y[1] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[31] $mux~1461^Y~1 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.Y[2] $auto$hard_block.cc:122:cell_hard_block$6670.Y[2] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[31] $mux~1461^Y~2 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.Y[3] $auto$hard_block.cc:122:cell_hard_block$6670.Y[3] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[31] $mux~1461^Y~3 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.Y[4] $auto$hard_block.cc:122:cell_hard_block$6670.Y[4] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[31] $mux~1461^Y~4 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.Y[5] $auto$hard_block.cc:122:cell_hard_block$6670.Y[5] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[31] $mux~1461^Y~5 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-0^out1~0 dual_port_ram^MEM~255-0^out1~0 $dffe~1342^Q~0 output_stream_3_din~0 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-1^out1~0 dual_port_ram^MEM~255-1^out1~0 $dffe~1342^Q~0 output_stream_3_din~1 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-2^out1~0 dual_port_ram^MEM~255-2^out1~0 $dffe~1342^Q~0 output_stream_3_din~2 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-3^out1~0 dual_port_ram^MEM~255-3^out1~0 $dffe~1342^Q~0 output_stream_3_din~3 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-4^out1~0 dual_port_ram^MEM~255-4^out1~0 $dffe~1342^Q~0 output_stream_3_din~4 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-5^out1~0 dual_port_ram^MEM~255-5^out1~0 $dffe~1342^Q~0 output_stream_3_din~5 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-6^out1~0 dual_port_ram^MEM~255-6^out1~0 $dffe~1342^Q~0 output_stream_3_din~6 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-7^out1~0 dual_port_ram^MEM~255-7^out1~0 $dffe~1342^Q~0 output_stream_3_din~7 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-8^out1~0 dual_port_ram^MEM~255-8^out1~0 $dffe~1342^Q~0 output_stream_3_din~8 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-9^out1~0 dual_port_ram^MEM~255-9^out1~0 $dffe~1342^Q~0 output_stream_3_din~9 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-10^out1~0 dual_port_ram^MEM~255-10^out1~0 $dffe~1342^Q~0 output_stream_3_din~10 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-11^out1~0 dual_port_ram^MEM~255-11^out1~0 $dffe~1342^Q~0 output_stream_3_din~11 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-12^out1~0 dual_port_ram^MEM~255-12^out1~0 $dffe~1342^Q~0 output_stream_3_din~12 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-13^out1~0 dual_port_ram^MEM~255-13^out1~0 $dffe~1342^Q~0 output_stream_3_din~13 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-14^out1~0 dual_port_ram^MEM~255-14^out1~0 $dffe~1342^Q~0 output_stream_3_din~14 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-15^out1~0 dual_port_ram^MEM~255-15^out1~0 $dffe~1342^Q~0 output_stream_3_din~15 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-16^out1~0 dual_port_ram^MEM~255-16^out1~0 $dffe~1342^Q~0 output_stream_3_din~16 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-17^out1~0 dual_port_ram^MEM~255-17^out1~0 $dffe~1342^Q~0 output_stream_3_din~17 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-18^out1~0 dual_port_ram^MEM~255-18^out1~0 $dffe~1342^Q~0 output_stream_3_din~18 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-19^out1~0 dual_port_ram^MEM~255-19^out1~0 $dffe~1342^Q~0 output_stream_3_din~19 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-20^out1~0 dual_port_ram^MEM~255-20^out1~0 $dffe~1342^Q~0 output_stream_3_din~20 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-21^out1~0 dual_port_ram^MEM~255-21^out1~0 $dffe~1342^Q~0 output_stream_3_din~21 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-22^out1~0 dual_port_ram^MEM~255-22^out1~0 $dffe~1342^Q~0 output_stream_3_din~22 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-23^out1~0 dual_port_ram^MEM~255-23^out1~0 $dffe~1342^Q~0 output_stream_3_din~23 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-24^out1~0 dual_port_ram^MEM~255-24^out1~0 $dffe~1342^Q~0 output_stream_3_din~24 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-25^out1~0 dual_port_ram^MEM~255-25^out1~0 $dffe~1342^Q~0 output_stream_3_din~25 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-26^out1~0 dual_port_ram^MEM~255-26^out1~0 $dffe~1342^Q~0 output_stream_3_din~26 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-27^out1~0 dual_port_ram^MEM~255-27^out1~0 $dffe~1342^Q~0 output_stream_3_din~27 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-28^out1~0 dual_port_ram^MEM~255-28^out1~0 $dffe~1342^Q~0 output_stream_3_din~28 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-29^out1~0 dual_port_ram^MEM~255-29^out1~0 $dffe~1342^Q~0 output_stream_3_din~29 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-30^out1~0 dual_port_ram^MEM~255-30^out1~0 $dffe~1342^Q~0 output_stream_3_din~30 
1-0 1 
-11 1 

.names dual_port_ram^MEM~256-31^out1~0 dual_port_ram^MEM~255-31^out1~0 $dffe~1342^Q~0 output_stream_3_din~31 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-0^out1~0 dual_port_ram^MEM~257-0^out1~0 $dffe~1342^Q~0 output_stream_3_din~32 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-1^out1~0 dual_port_ram^MEM~257-1^out1~0 $dffe~1342^Q~0 output_stream_3_din~33 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-2^out1~0 dual_port_ram^MEM~257-2^out1~0 $dffe~1342^Q~0 output_stream_3_din~34 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-3^out1~0 dual_port_ram^MEM~257-3^out1~0 $dffe~1342^Q~0 output_stream_3_din~35 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-4^out1~0 dual_port_ram^MEM~257-4^out1~0 $dffe~1342^Q~0 output_stream_3_din~36 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-5^out1~0 dual_port_ram^MEM~257-5^out1~0 $dffe~1342^Q~0 output_stream_3_din~37 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-6^out1~0 dual_port_ram^MEM~257-6^out1~0 $dffe~1342^Q~0 output_stream_3_din~38 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-7^out1~0 dual_port_ram^MEM~257-7^out1~0 $dffe~1342^Q~0 output_stream_3_din~39 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-8^out1~0 dual_port_ram^MEM~257-8^out1~0 $dffe~1342^Q~0 output_stream_3_din~40 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-9^out1~0 dual_port_ram^MEM~257-9^out1~0 $dffe~1342^Q~0 output_stream_3_din~41 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-10^out1~0 dual_port_ram^MEM~257-10^out1~0 $dffe~1342^Q~0 output_stream_3_din~42 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-11^out1~0 dual_port_ram^MEM~257-11^out1~0 $dffe~1342^Q~0 output_stream_3_din~43 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-12^out1~0 dual_port_ram^MEM~257-12^out1~0 $dffe~1342^Q~0 output_stream_3_din~44 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-13^out1~0 dual_port_ram^MEM~257-13^out1~0 $dffe~1342^Q~0 output_stream_3_din~45 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-14^out1~0 dual_port_ram^MEM~257-14^out1~0 $dffe~1342^Q~0 output_stream_3_din~46 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-15^out1~0 dual_port_ram^MEM~257-15^out1~0 $dffe~1342^Q~0 output_stream_3_din~47 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-16^out1~0 dual_port_ram^MEM~257-16^out1~0 $dffe~1342^Q~0 output_stream_3_din~48 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-17^out1~0 dual_port_ram^MEM~257-17^out1~0 $dffe~1342^Q~0 output_stream_3_din~49 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-18^out1~0 dual_port_ram^MEM~257-18^out1~0 $dffe~1342^Q~0 output_stream_3_din~50 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-19^out1~0 dual_port_ram^MEM~257-19^out1~0 $dffe~1342^Q~0 output_stream_3_din~51 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-20^out1~0 dual_port_ram^MEM~257-20^out1~0 $dffe~1342^Q~0 output_stream_3_din~52 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-21^out1~0 dual_port_ram^MEM~257-21^out1~0 $dffe~1342^Q~0 output_stream_3_din~53 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-22^out1~0 dual_port_ram^MEM~257-22^out1~0 $dffe~1342^Q~0 output_stream_3_din~54 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-23^out1~0 dual_port_ram^MEM~257-23^out1~0 $dffe~1342^Q~0 output_stream_3_din~55 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-24^out1~0 dual_port_ram^MEM~257-24^out1~0 $dffe~1342^Q~0 output_stream_3_din~56 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-25^out1~0 dual_port_ram^MEM~257-25^out1~0 $dffe~1342^Q~0 output_stream_3_din~57 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-26^out1~0 dual_port_ram^MEM~257-26^out1~0 $dffe~1342^Q~0 output_stream_3_din~58 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-27^out1~0 dual_port_ram^MEM~257-27^out1~0 $dffe~1342^Q~0 output_stream_3_din~59 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-28^out1~0 dual_port_ram^MEM~257-28^out1~0 $dffe~1342^Q~0 output_stream_3_din~60 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-29^out1~0 dual_port_ram^MEM~257-29^out1~0 $dffe~1342^Q~0 output_stream_3_din~61 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-30^out1~0 dual_port_ram^MEM~257-30^out1~0 $dffe~1342^Q~0 output_stream_3_din~62 
1-0 1 
-11 1 

.names dual_port_ram^MEM~258-31^out1~0 dual_port_ram^MEM~257-31^out1~0 $dffe~1342^Q~0 output_stream_3_din~63 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7860.Y[0] $auto$hard_block.cc:122:cell_hard_block$6671.Y[0] $dffe~1114^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6673.A[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7860.Y[1] $auto$hard_block.cc:122:cell_hard_block$6671.Y[1] $dffe~1114^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6673.A[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7860.Y[2] $auto$hard_block.cc:122:cell_hard_block$6671.Y[2] $dffe~1114^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6673.A[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7860.Y[3] $auto$hard_block.cc:122:cell_hard_block$6671.Y[3] $dffe~1114^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6673.A[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7860.Y[4] $auto$hard_block.cc:122:cell_hard_block$6671.Y[4] $dffe~1114^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6673.A[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7860.Y[5] $auto$hard_block.cc:122:cell_hard_block$6671.Y[5] $dffe~1114^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6673.A[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7860.Y[6] $auto$hard_block.cc:122:cell_hard_block$6671.Y[6] $dffe~1114^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$6673.A[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.Y[0] $auto$hard_block.cc:122:cell_hard_block$6686.Y[0] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[31] $mux~1467^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.Y[1] $auto$hard_block.cc:122:cell_hard_block$6686.Y[1] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[31] $mux~1467^Y~1 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.Y[2] $auto$hard_block.cc:122:cell_hard_block$6686.Y[2] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[31] $mux~1467^Y~2 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.Y[3] $auto$hard_block.cc:122:cell_hard_block$6686.Y[3] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[31] $mux~1467^Y~3 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.Y[4] $auto$hard_block.cc:122:cell_hard_block$6686.Y[4] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[31] $mux~1467^Y~4 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.Y[5] $auto$hard_block.cc:122:cell_hard_block$6686.Y[5] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[31] $mux~1467^Y~5 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6688.B[0] $auto$hard_block.cc:122:cell_hard_block$6688.B[2] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6688.A[1] $auto$hard_block.cc:122:cell_hard_block$6688.A[0] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7764.Y $auto$hard_block.cc:122:cell_hard_block$7763.Y \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[31] $mux~1460^Y~0 
1-0 1 
-11 1 

.names $sdffce~1391^Q~0 $sdffe~1372^Q~0 $and~1182^Y~0 $mux~1436^Y~0 
1-0 1 
-11 1 

.names $add~1131^ADD~193-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~0 
1-0 1 
-11 1 

.names $add~1131^ADD~193-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~1 
1-0 1 
-11 1 

.names $add~1131^ADD~193-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~2 
1-0 1 
-11 1 

.names $add~1131^ADD~193-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~3 
1-0 1 
-11 1 

.names $add~1131^ADD~193-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~4 
1-0 1 
-11 1 

.names $add~1131^ADD~193-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~5 
1-0 1 
-11 1 

.names $add~1131^ADD~193-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~6 
1-0 1 
-11 1 

.names $add~1131^ADD~193-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~7 
1-0 1 
-11 1 

.names $add~1131^ADD~193-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~8 
1-0 1 
-11 1 

.names $add~1131^ADD~193-10[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~9 
1-0 1 
-11 1 

.names $add~1131^ADD~193-11[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~10 
1-0 1 
-11 1 

.names $add~1131^ADD~193-12[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~11 
1-0 1 
-11 1 

.names $add~1131^ADD~193-13[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~12 
1-0 1 
-11 1 

.names $add~1131^ADD~193-14[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~13 
1-0 1 
-11 1 

.names $add~1131^ADD~193-15[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~14 
1-0 1 
-11 1 

.names $add~1131^ADD~193-16[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~15 
1-0 1 
-11 1 

.names $add~1131^ADD~193-17[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~16 
1-0 1 
-11 1 

.names $add~1131^ADD~193-18[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~17 
1-0 1 
-11 1 

.names $add~1131^ADD~193-19[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~18 
1-0 1 
-11 1 

.names $add~1131^ADD~193-20[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~19 
1-0 1 
-11 1 

.names $add~1131^ADD~193-21[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~20 
1-0 1 
-11 1 

.names $add~1131^ADD~193-22[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~21 
1-0 1 
-11 1 

.names $add~1131^ADD~193-23[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~22 
1-0 1 
-11 1 

.names $add~1131^ADD~193-24[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~23 
1-0 1 
-11 1 

.names $add~1131^ADD~193-25[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~24 
1-0 1 
-11 1 

.names $add~1131^ADD~193-26[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~25 
1-0 1 
-11 1 

.names $add~1131^ADD~193-27[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~26 
1-0 1 
-11 1 

.names $add~1131^ADD~193-28[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~27 
1-0 1 
-11 1 

.names $add~1131^ADD~193-29[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~28 
1-0 1 
-11 1 

.names $add~1131^ADD~193-30[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~29 
1-0 1 
-11 1 

.names $add~1131^ADD~193-31[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~30 
1-0 1 
-11 1 

.names $add~1131^ADD~193-32[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 $mux~1462^Y~31 
1-0 1 
-11 1 

.names $sdffe~1377^Q~0 gnd $or~1416^Y~0 $mux~1422^Y~0 
1-0 1 
-11 1 

.names $sdffe~1386^Q~0 gnd $or~1416^Y~0 $mux~1423^Y~0 
1-0 1 
-11 1 

.names $sdffe~1378^Q~0 gnd $or~1416^Y~0 $mux~1431^Y~0 
1-0 1 
-11 1 

.names $sdffe~1379^Q~0 gnd $or~1416^Y~0 $mux~1430^Y~0 
1-0 1 
-11 1 

.names $sdffe~1380^Q~0 gnd $or~1416^Y~0 $mux~1429^Y~0 
1-0 1 
-11 1 

.names $sdffe~1381^Q~0 gnd $or~1416^Y~0 $mux~1428^Y~0 
1-0 1 
-11 1 

.names $sdffe~1382^Q~0 gnd $or~1416^Y~0 $mux~1427^Y~0 
1-0 1 
-11 1 

.names $sdffe~1383^Q~0 gnd $or~1416^Y~0 $mux~1426^Y~0 
1-0 1 
-11 1 

.names $sdffe~1384^Q~0 gnd $or~1416^Y~0 $mux~1425^Y~0 
1-0 1 
-11 1 

.names $sdffce~1390^Q~0 $sdffce~1373^Q~0 $and~1182^Y~0 $mux~1435^Y~0 
1-0 1 
-11 1 

.names $or~1418^Y~0 gnd $and~1208^Y~0 $mux~1432^Y~0 
1-0 1 
-11 1 

.names $sdffe~1387^Q~0 gnd $or~1416^Y~0 $mux~1424^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7859.Y $auto$hard_block.cc:122:cell_hard_block$7857.Y \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[31] $mux~1466^Y~0 
1-0 1 
-11 1 

.names $sdffe~1388^Q~0 gnd $or~1416^Y~0 $mux~1440^Y~0 
1-0 1 
-11 1 

.names $and~1195^Y~0 $mux~1437^Y~0 
0 1 

.names gnd $mux~1437^Y~0 $auto$simplemap.cc:254:simplemap_eqne$18691 $mux~1438^Y~0 
1-0 1 
-11 1 

.names vcc $and~1195^Y~0 $auto$simplemap.cc:254:simplemap_eqne$18691 $mux~1438^Y~1 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3559.A[0] $auto$hard_block.cc:122:cell_hard_block$3559.B_AND_S[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3559.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$11566_Y \
 $auto$hard_block.cc:122:cell_hard_block$3559.Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3559.A[1] gnd \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3559.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$11566_Y \
 $auto$hard_block.cc:122:cell_hard_block$3559.Y[1] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3559.Y_B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3559.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$11566_Y \
 $auto$hard_block.cc:122:cell_hard_block$3559.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[3] $auto$hard_block.cc:122:cell_hard_block$3475.Y[0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[3] $auto$hard_block.cc:122:cell_hard_block$3475.Y[1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][2] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[3] $auto$hard_block.cc:122:cell_hard_block$3475.Y[2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][3] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[3] $auto$hard_block.cc:122:cell_hard_block$3475.Y[3] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][4] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[3] $auto$hard_block.cc:122:cell_hard_block$3475.Y[4] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][5] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[3] $auto$hard_block.cc:122:cell_hard_block$3475.Y[5] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][6] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[3] $auto$hard_block.cc:122:cell_hard_block$3475.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][13] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][14] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][15] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][3] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][16] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][13] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][14] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][15] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][13] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][16] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][14] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][15] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][15] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][16] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][16] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][16] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][15] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][16] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][16] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[4] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][0] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[4] $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][16] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][0] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$2092.A[0] $auto$hard_block.cc:122:cell_hard_block$2092.B_AND_S[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2092.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$11566_Y \
 $auto$hard_block.cc:122:cell_hard_block$2092.Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2092.A[1] gnd \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2092.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$11566_Y \
 $auto$hard_block.cc:122:cell_hard_block$2092.Y[1] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2092.Y_B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2092.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$11566_Y \
 $auto$hard_block.cc:122:cell_hard_block$2092.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[3] $auto$hard_block.cc:122:cell_hard_block$4942.Y[0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[3] $auto$hard_block.cc:122:cell_hard_block$4942.Y[1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][2] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[3] $auto$hard_block.cc:122:cell_hard_block$4942.Y[2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][3] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[3] $auto$hard_block.cc:122:cell_hard_block$4942.Y[3] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][4] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[3] $auto$hard_block.cc:122:cell_hard_block$4942.Y[4] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][5] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[3] $auto$hard_block.cc:122:cell_hard_block$4942.Y[5] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][6] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[3] $auto$hard_block.cc:122:cell_hard_block$4942.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][13] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][14] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][15] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][3] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][16] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][13] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][14] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][15] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][13] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][16] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][14] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][15] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][15] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][16] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][16] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][16] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][15] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][16] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][16] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[4] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][0] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[4] $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][16] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][0] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$5026.A[0] $auto$hard_block.cc:122:cell_hard_block$5026.B_AND_S[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5026.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$11566_Y \
 $auto$hard_block.cc:122:cell_hard_block$5026.Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$5026.A[1] gnd \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5026.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$11566_Y \
 $auto$hard_block.cc:122:cell_hard_block$5026.Y[1] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$5026.Y_B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5026.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$11566_Y \
 $auto$hard_block.cc:122:cell_hard_block$5026.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[3] $auto$hard_block.cc:122:cell_hard_block$6409.Y[0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[3] $auto$hard_block.cc:122:cell_hard_block$6409.Y[1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][2] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[3] $auto$hard_block.cc:122:cell_hard_block$6409.Y[2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][3] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[3] $auto$hard_block.cc:122:cell_hard_block$6409.Y[3] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][4] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[3] $auto$hard_block.cc:122:cell_hard_block$6409.Y[4] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][5] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[3] $auto$hard_block.cc:122:cell_hard_block$6409.Y[5] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][6] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[3] $auto$hard_block.cc:122:cell_hard_block$6409.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][13] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][14] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][15] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][3] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][16] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][13] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][14] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][15] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][13] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][16] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][14] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][15] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][15] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][16] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][16] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][16] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][15] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][16] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][16] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[4] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][0] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[4] $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][16] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][0] 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6688.A[0] $auto$hard_block.cc:122:cell_hard_block$6688.B_AND_S[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6688.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$11566_Y \
 $auto$hard_block.cc:122:cell_hard_block$6688.Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6688.A[1] gnd \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6688.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$11566_Y \
 $auto$hard_block.cc:122:cell_hard_block$6688.Y[1] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$6688.Y_B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6688.$reduce_or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:598$11566_Y \
 $auto$hard_block.cc:122:cell_hard_block$6688.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[3] $auto$hard_block.cc:122:cell_hard_block$7908.Y[0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[3] $auto$hard_block.cc:122:cell_hard_block$7908.Y[1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][2] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[3] $auto$hard_block.cc:122:cell_hard_block$7908.Y[2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][3] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[3] $auto$hard_block.cc:122:cell_hard_block$7908.Y[3] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][4] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[3] $auto$hard_block.cc:122:cell_hard_block$7908.Y[4] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][5] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[3] $auto$hard_block.cc:122:cell_hard_block$7908.Y[5] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][6] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[3] $auto$hard_block.cc:122:cell_hard_block$7908.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][13] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][14] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][15] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][3] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][16] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][13] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][14] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][15] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][13] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][16] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][14] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][15] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][15] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][16] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][16] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][16] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][15] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][16] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][16] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[4] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][0] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[4] $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][16] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][0] 
0 1 

.names $sdffe~288^Q~0 gnd $or~317^Y~0 $mux~325^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3324.Y[0] $auto$hard_block.cc:122:cell_hard_block$3318.Y[0] $dffe~18^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$3320.A[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3324.Y[1] $auto$hard_block.cc:122:cell_hard_block$3318.Y[1] $dffe~18^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$3320.A[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3324.Y[2] $auto$hard_block.cc:122:cell_hard_block$3318.Y[2] $dffe~18^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$3320.A[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3324.Y[3] $auto$hard_block.cc:122:cell_hard_block$3318.Y[3] $dffe~18^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$3320.A[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3324.Y[4] $auto$hard_block.cc:122:cell_hard_block$3318.Y[4] $dffe~18^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$3320.A[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3324.Y[5] $auto$hard_block.cc:122:cell_hard_block$3318.Y[5] $dffe~18^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$3320.A[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3324.Y[6] $auto$hard_block.cc:122:cell_hard_block$3318.Y[6] $dffe~18^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$3320.A[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3427.Y[0] $auto$hard_block.cc:122:cell_hard_block$3421.Y[0] $dffe~18^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$3423.A[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3427.Y[1] $auto$hard_block.cc:122:cell_hard_block$3421.Y[1] $dffe~18^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$3423.A[1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3427.Y[2] $auto$hard_block.cc:122:cell_hard_block$3421.Y[2] $dffe~18^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$3423.A[2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3427.Y[3] $auto$hard_block.cc:122:cell_hard_block$3421.Y[3] $dffe~18^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$3423.A[3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3427.Y[4] $auto$hard_block.cc:122:cell_hard_block$3421.Y[4] $dffe~18^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$3423.A[4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3427.Y[5] $auto$hard_block.cc:122:cell_hard_block$3421.Y[5] $dffe~18^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$3423.A[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3427.Y[6] $auto$hard_block.cc:122:cell_hard_block$3421.Y[6] $dffe~18^Q~0 \
 $auto$hard_block.cc:122:cell_hard_block$3423.A[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.Y[0] $auto$hard_block.cc:122:cell_hard_block$3425.Y[0] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[31] $mux~368^Y~0 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.Y[1] $auto$hard_block.cc:122:cell_hard_block$3425.Y[1] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[31] $mux~368^Y~1 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.Y[2] $auto$hard_block.cc:122:cell_hard_block$3425.Y[2] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[31] $mux~368^Y~2 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.Y[3] $auto$hard_block.cc:122:cell_hard_block$3425.Y[3] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[31] $mux~368^Y~3 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.Y[4] $auto$hard_block.cc:122:cell_hard_block$3425.Y[4] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[31] $mux~368^Y~4 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.Y[5] $auto$hard_block.cc:122:cell_hard_block$3425.Y[5] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[31] $mux~368^Y~5 
1-0 1 
-11 1 

.names $add~397^ADD~67-1[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~0 
1-0 1 
-11 1 

.names $add~397^ADD~67-2[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~1 
1-0 1 
-11 1 

.names $add~397^ADD~67-3[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~2 
1-0 1 
-11 1 

.names $add~397^ADD~67-4[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~3 
1-0 1 
-11 1 

.names $add~397^ADD~67-5[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~4 
1-0 1 
-11 1 

.names $add~397^ADD~67-6[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~5 
1-0 1 
-11 1 

.names $add~397^ADD~67-7[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~6 
1-0 1 
-11 1 

.names $add~397^ADD~67-8[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~7 
1-0 1 
-11 1 

.names $add~397^ADD~67-9[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~8 
1-0 1 
-11 1 

.names $add~397^ADD~67-10[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~9 
1-0 1 
-11 1 

.names $add~397^ADD~67-11[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~10 
1-0 1 
-11 1 

.names $add~397^ADD~67-12[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~11 
1-0 1 
-11 1 

.names $add~397^ADD~67-13[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~12 
1-0 1 
-11 1 

.names $add~397^ADD~67-14[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~13 
1-0 1 
-11 1 

.names $add~397^ADD~67-15[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~14 
1-0 1 
-11 1 

.names $add~397^ADD~67-16[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~15 
1-0 1 
-11 1 

.names $add~397^ADD~67-17[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~16 
1-0 1 
-11 1 

.names $add~397^ADD~67-18[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~17 
1-0 1 
-11 1 

.names $add~397^ADD~67-19[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~18 
1-0 1 
-11 1 

.names $add~397^ADD~67-20[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~19 
1-0 1 
-11 1 

.names $add~397^ADD~67-21[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~20 
1-0 1 
-11 1 

.names $add~397^ADD~67-22[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~21 
1-0 1 
-11 1 

.names $add~397^ADD~67-23[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~22 
1-0 1 
-11 1 

.names $add~397^ADD~67-24[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~23 
1-0 1 
-11 1 

.names $add~397^ADD~67-25[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~24 
1-0 1 
-11 1 

.names $add~397^ADD~67-26[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~25 
1-0 1 
-11 1 

.names $add~397^ADD~67-27[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~26 
1-0 1 
-11 1 

.names $add~397^ADD~67-28[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~27 
1-0 1 
-11 1 

.names $add~397^ADD~67-29[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~28 
1-0 1 
-11 1 

.names $add~397^ADD~67-30[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~29 
1-0 1 
-11 1 

.names $add~397^ADD~67-31[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~30 
1-0 1 
-11 1 

.names $add~397^ADD~67-32[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 $mux~728^Y~31 
1-0 1 
-11 1 

.names $sdffe~289^Q~0 gnd $or~317^Y~0 $mux~341^Y~0 
1-0 1 
-11 1 

.names $dffe~635^Q~0 $not~663^Y~0 
0 1 

.names $dffe~626^Q~0 $not~665^Y~0 
0 1 

.names $sdffe~21^Q~0 $not~297^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.Y[0] $not~314^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.Y[1] $not~314^Y~1 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.Y[2] $not~314^Y~2 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.Y[3] $not~314^Y~3 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.Y[4] $not~314^Y~4 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.Y[5] $not~314^Y~5 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.Y[6] $not~314^Y~6 
0 1 

.names $dffe~261^Q~0 $not~300^Y~0 
0 1 

.names $dffe~270^Q~0 $not~298^Y~0 
0 1 

.names $or~683^Y~0 $not~672^Y~0 
0 1 

.names $mux~702^Y~0 $not~670^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.Y[0] $not~679^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.Y[1] $not~679^Y~1 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.Y[2] $not~679^Y~2 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.Y[3] $not~679^Y~3 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.Y[4] $not~679^Y~4 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.Y[5] $not~679^Y~5 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.Y[6] $not~679^Y~6 
0 1 

.names $sdffe~386^Q~0 $not~662^Y~0 
0 1 

.names $dffe~991^Q~0 $not~1030^Y~0 
0 1 

.names $dffe~1000^Q~0 $not~1028^Y~0 
0 1 

.names $or~1048^Y~0 $not~1037^Y~0 
0 1 

.names $mux~1067^Y~0 $not~1035^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.Y[0] $not~1044^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.Y[1] $not~1044^Y~1 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.Y[2] $not~1044^Y~2 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.Y[3] $not~1044^Y~3 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.Y[4] $not~1044^Y~4 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.Y[5] $not~1044^Y~5 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.Y[6] $not~1044^Y~6 
0 1 

.names $sdffe~751^Q~0 $not~1027^Y~0 
0 1 

.names $dffe~1360^Q~0 $not~1399^Y~0 
0 1 

.names $dffe~1369^Q~0 $not~1397^Y~0 
0 1 

.names $or~1417^Y~0 $not~1406^Y~0 
0 1 

.names $mux~1436^Y~0 $not~1404^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.Y[0] $not~1413^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.Y[1] $not~1413^Y~1 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.Y[2] $not~1413^Y~2 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.Y[3] $not~1413^Y~3 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.Y[4] $not~1413^Y~4 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.Y[5] $not~1413^Y~5 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.Y[6] $not~1413^Y~6 
0 1 

.names $sdffe~1117^Q~0 $not~1396^Y~0 
0 1 

.names reset $not~1472^Y~0 
0 1 

.names input_stream_0_empty_n $not~302^Y~0 
0 1 

.names input_stream_1_empty_n $not~667^Y~0 
0 1 

.names input_stream_2_empty_n $not~1032^Y~0 
0 1 

.names input_stream_3_empty_n $not~1401^Y~0 
0 1 

.names output_stream_0_full_n $not~301^Y~0 
0 1 

.names output_stream_1_full_n $not~666^Y~0 
0 1 

.names output_stream_2_full_n $not~1031^Y~0 
0 1 

.names output_stream_3_full_n $not~1400^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.CO[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$rtlil.cc:2957:Not$8801 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.CO[32] $lt~676^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.CO[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:2957:Not$8801 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.CO[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$rtlil.cc:2957:Not$9639 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$rtlil.cc:3005:Or$9643 $gt~674^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.CO[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:2957:Not$8801 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.CO[32] $lt~311^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.CO[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$rtlil.cc:2957:Not$8801 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$rtlil.cc:3005:Or$9643 $gt~309^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.CO[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$rtlil.cc:2957:Not$9639 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.CO[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:2957:Not$8801 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.CO[32] $lt~1041^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.CO[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$rtlil.cc:2957:Not$8801 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$rtlil.cc:3005:Or$9643 $gt~1039^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.CO[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$rtlil.cc:2957:Not$9639 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.CO[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:2957:Not$8801 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.CO[32] $lt~1410^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.CO[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$rtlil.cc:2957:Not$8801 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$rtlil.cc:3005:Or$9643 $gt~1408^Y~0 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.CO[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$rtlil.cc:2957:Not$9639 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[0] lNOT~758 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[1] lNOT~759 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[2] lNOT~760 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[3] lNOT~761 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[4] lNOT~762 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[5] lNOT~763 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[6] lNOT~764 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[7] lNOT~765 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[8] lNOT~766 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[9] lNOT~767 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[10] lNOT~768 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[11] lNOT~769 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[12] lNOT~770 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[13] lNOT~771 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[14] lNOT~772 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[15] lNOT~773 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[16] lNOT~774 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[17] lNOT~775 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[18] lNOT~776 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[19] lNOT~777 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[20] lNOT~778 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[21] lNOT~779 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[22] lNOT~780 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[23] lNOT~781 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[24] lNOT~782 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[25] lNOT~783 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[26] lNOT~784 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[27] lNOT~785 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[28] lNOT~786 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[29] lNOT~787 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[30] lNOT~788 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.B[31] lNOT~789 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[0] lNOT~822 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[1] lNOT~823 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[2] lNOT~824 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[3] lNOT~825 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[4] lNOT~826 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[5] lNOT~827 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[6] lNOT~828 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[7] lNOT~829 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[8] lNOT~830 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[9] lNOT~831 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[10] lNOT~832 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[11] lNOT~833 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[12] lNOT~834 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[13] lNOT~835 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[14] lNOT~836 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[15] lNOT~837 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[16] lNOT~838 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[17] lNOT~839 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[18] lNOT~840 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[19] lNOT~841 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[20] lNOT~842 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[21] lNOT~843 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[22] lNOT~844 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[23] lNOT~845 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[24] lNOT~846 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[25] lNOT~847 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[26] lNOT~848 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[27] lNOT~849 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[28] lNOT~850 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[29] lNOT~851 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[30] lNOT~852 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[31] lNOT~853 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[0] lNOT~919 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[1] lNOT~920 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[2] lNOT~921 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[3] lNOT~922 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[4] lNOT~923 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[5] lNOT~924 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[6] lNOT~925 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[7] lNOT~926 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[8] lNOT~927 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[9] lNOT~928 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[10] lNOT~929 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[11] lNOT~930 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[12] lNOT~931 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[13] lNOT~932 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[14] lNOT~933 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[15] lNOT~934 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[16] lNOT~935 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[17] lNOT~936 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[18] lNOT~937 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[19] lNOT~938 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[20] lNOT~939 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[21] lNOT~940 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[22] lNOT~941 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[23] lNOT~942 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[24] lNOT~943 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[25] lNOT~944 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[26] lNOT~945 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[27] lNOT~946 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[28] lNOT~947 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[29] lNOT~948 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[30] lNOT~949 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.B[31] lNOT~950 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[0] lNOT~661 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[1] lNOT~662 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[2] lNOT~663 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[3] lNOT~664 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[4] lNOT~665 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[5] lNOT~666 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[6] lNOT~667 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[7] lNOT~668 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[8] lNOT~669 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[9] lNOT~670 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[10] lNOT~671 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[11] lNOT~672 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[12] lNOT~673 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[13] lNOT~674 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[14] lNOT~675 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[15] lNOT~676 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[16] lNOT~677 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[17] lNOT~678 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[18] lNOT~679 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[19] lNOT~680 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[20] lNOT~681 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[21] lNOT~682 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[22] lNOT~683 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[23] lNOT~684 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[24] lNOT~685 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[25] lNOT~686 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[26] lNOT~687 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[27] lNOT~688 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[28] lNOT~689 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[29] lNOT~690 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[30] lNOT~691 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[31] lNOT~692 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[0] lNOT~597 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[1] lNOT~598 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[2] lNOT~599 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[3] lNOT~600 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[4] lNOT~601 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[5] lNOT~602 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[6] lNOT~603 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[7] lNOT~604 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[8] lNOT~605 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[9] lNOT~606 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[10] lNOT~607 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[11] lNOT~608 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[12] lNOT~609 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[13] lNOT~610 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[14] lNOT~611 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[15] lNOT~612 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[16] lNOT~613 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[17] lNOT~614 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[18] lNOT~615 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[19] lNOT~616 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[20] lNOT~617 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[21] lNOT~618 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[22] lNOT~619 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[23] lNOT~620 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[24] lNOT~621 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[25] lNOT~622 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[26] lNOT~623 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[27] lNOT~624 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[28] lNOT~625 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[29] lNOT~626 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[30] lNOT~627 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.B[31] lNOT~628 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[0] lNOT~500 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[1] lNOT~501 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[2] lNOT~502 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[3] lNOT~503 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[4] lNOT~504 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[5] lNOT~505 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[6] lNOT~506 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[7] lNOT~507 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[8] lNOT~508 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[9] lNOT~509 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[10] lNOT~510 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[11] lNOT~511 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[12] lNOT~512 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[13] lNOT~513 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[14] lNOT~514 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[15] lNOT~515 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[16] lNOT~516 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[17] lNOT~517 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[18] lNOT~518 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[19] lNOT~519 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[20] lNOT~520 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[21] lNOT~521 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[22] lNOT~522 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[23] lNOT~523 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[24] lNOT~524 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[25] lNOT~525 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[26] lNOT~526 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[27] lNOT~527 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[28] lNOT~528 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[29] lNOT~529 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[30] lNOT~530 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[31] lNOT~531 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[0] lNOT~436 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[1] lNOT~437 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[2] lNOT~438 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[3] lNOT~439 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[4] lNOT~440 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[5] lNOT~441 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[6] lNOT~442 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[7] lNOT~443 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[8] lNOT~444 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[9] lNOT~445 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[10] lNOT~446 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[11] lNOT~447 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[12] lNOT~448 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[13] lNOT~449 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[14] lNOT~450 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[15] lNOT~451 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[16] lNOT~452 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[17] lNOT~453 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[18] lNOT~454 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[19] lNOT~455 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[20] lNOT~456 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[21] lNOT~457 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[22] lNOT~458 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[23] lNOT~459 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[24] lNOT~460 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[25] lNOT~461 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[26] lNOT~462 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[27] lNOT~463 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[28] lNOT~464 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[29] lNOT~465 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[30] lNOT~466 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.B[31] lNOT~467 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[0] lNOT~339 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[1] lNOT~340 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[2] lNOT~341 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[3] lNOT~342 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[4] lNOT~343 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[5] lNOT~344 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[6] lNOT~345 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[7] lNOT~346 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[8] lNOT~347 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[9] lNOT~348 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[10] lNOT~349 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[11] lNOT~350 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[12] lNOT~351 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[13] lNOT~352 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[14] lNOT~353 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[15] lNOT~354 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[16] lNOT~355 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[17] lNOT~356 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[18] lNOT~357 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[19] lNOT~358 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[20] lNOT~359 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[21] lNOT~360 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[22] lNOT~361 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[23] lNOT~362 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[24] lNOT~363 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[25] lNOT~364 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[26] lNOT~365 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[27] lNOT~366 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[28] lNOT~367 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[29] lNOT~368 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[30] lNOT~369 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[31] lNOT~370 
0 1 

.names $or~318^Y~0 $not~307^Y~0 
0 1 

.names $mux~337^Y~0 $not~305^Y~0 
0 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[0] $dffe~20^Q~0 $and~105^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[1] $dffe~20^Q~1 $and~105^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[2] $dffe~20^Q~2 $and~105^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[3] $dffe~20^Q~3 $and~105^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[4] $dffe~20^Q~4 $and~105^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[5] $dffe~20^Q~5 $and~105^Y~5 
11 1 

.names $mux~362^Y~0 $and~105^Y~0 $or~320^Y~0 
1- 1 
-1 1 

.names $mux~362^Y~1 $and~105^Y~1 $or~320^Y~1 
1- 1 
-1 1 

.names $mux~362^Y~2 $and~105^Y~2 $or~320^Y~2 
1- 1 
-1 1 

.names $mux~362^Y~3 $and~105^Y~3 $or~320^Y~3 
1- 1 
-1 1 

.names $mux~362^Y~4 $and~105^Y~4 $or~320^Y~4 
1- 1 
-1 1 

.names $mux~362^Y~5 $and~105^Y~5 $or~320^Y~5 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[0] $not~314^Y~0 $and~81^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[1] $not~314^Y~1 $and~81^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[2] $not~314^Y~2 $and~81^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[3] $not~314^Y~3 $and~81^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[4] $not~314^Y~4 $and~81^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[5] $not~314^Y~5 $and~81^Y~5 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[6] $not~314^Y~6 $and~81^Y~6 
11 1 

.names $and~125^Y~0 $sdffe~289^Q~0 $and~126^Y~0 
11 1 

.names $and~124^Y~0 $or~318^Y~0 $and~125^Y~0 
11 1 

.names $and~121^Y~0 $and~123^Y~0 $or~322^Y~0 
1- 1 
-1 1 

.names $and~120^Y~0 $sdffe~289^Q~0 $and~121^Y~0 
11 1 

.names $and~119^Y~0 $or~318^Y~0 $and~120^Y~0 
11 1 

.names $and~101^Y~0 $sdffe~289^Q~0 $and~99^Y~0 
11 1 

.names $not~302^Y~0 $and~104^Y~0 $and~101^Y~0 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$11671[2] $and~85^Y~0 input_stream_0_read 
11 1 

.names $and~84^Y~0 $sdffe~289^Q~0 $and~85^Y~0 
11 1 

.names $and~102^Y~0 $and~104^Y~0 $and~84^Y~0 
11 1 

.names input_stream_0_empty_n $or~318^Y~0 $and~104^Y~0 
11 1 

.names $sdffe~277^Q~0 $ne~312^Y~0 $or~318^Y~0 
1- 1 
-1 1 

.names $sdffe~277^Q~0 $and~97^Y~0 $or~319^Y~0 
1- 1 
-1 1 

.names $eq~304^Y~0 $mux~336^Y~0 $and~97^Y~0 
11 1 

.names $sdffe~288^Q~0 $sdff~290^Q~1 $and~83^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27529 $sdffe~286^Q~0 $and~87^Y~0 
11 1 

.names $and~88^Y~0 $dffe~218^Q~0 $and~89^Y~0 
11 1 

.names $and~87^Y~0 $dffe~209^Q~0 $and~88^Y~0 
11 1 

.names $and~463^Y~0 $and~464^Y~0 $or~682^Y~0 
1- 1 
-1 1 

.names $sdffe~651^Q~0 $and~465^Y~0 $and~463^Y~0 
11 1 

.names $not~663^Y~0 $not~666^Y~0 $and~465^Y~0 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$14175[2] $and~458^Y~0 output_stream_1_write 
11 1 

.names $and~457^Y~0 $sdffe~651^Q~0 $and~458^Y~0 
11 1 

.names $not~663^Y~0 $auto$rtlil.cc:3194:NotGate$27671 $and~457^Y~0 
11 1 

.names $sdffe~636^Q~0 $auto$hard_block.cc:122:cell_hard_block$4886.A[0] $auto$simplemap.cc:248:simplemap_eqne$11167[0] 
10 1 
01 1 

.names $sdffe~636^Q~1 $auto$hard_block.cc:122:cell_hard_block$4886.A[1] $auto$simplemap.cc:248:simplemap_eqne$11167[1] 
10 1 
01 1 

.names $sdffe~636^Q~2 $auto$hard_block.cc:122:cell_hard_block$4886.A[2] $auto$simplemap.cc:248:simplemap_eqne$11167[2] 
10 1 
01 1 

.names $sdffe~636^Q~3 $auto$hard_block.cc:122:cell_hard_block$4886.A[3] $auto$simplemap.cc:248:simplemap_eqne$11167[3] 
10 1 
01 1 

.names $sdffe~636^Q~4 $auto$hard_block.cc:122:cell_hard_block$4886.A[4] $auto$simplemap.cc:248:simplemap_eqne$11167[4] 
10 1 
01 1 

.names $sdffe~636^Q~5 $auto$hard_block.cc:122:cell_hard_block$4886.A[5] $auto$simplemap.cc:248:simplemap_eqne$11167[5] 
10 1 
01 1 

.names $sdffe~636^Q~6 $auto$hard_block.cc:122:cell_hard_block$4886.A[6] $auto$simplemap.cc:248:simplemap_eqne$11167[6] 
10 1 
01 1 

.names $and~473^Y~0 $sdffe~654^Q~0 $and~474^Y~0 
11 1 

.names $and~472^Y~0 $sdff~655^Q~1 $and~473^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27671 $mux~702^Y~0 $and~472^Y~0 
11 1 

.names $and~454^Y~0 $not~665^Y~0 $and~455^Y~0 
11 1 

.names $and~454^Y~0 $dffe~626^Q~0 $and~456^Y~0 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$14162[0] $sdffe~0^Q~0 $auto$hard_block.cc:122:cell_hard_block$3559.A[1] 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$11671[2] $and~127^Y~0 $auto$hard_block.cc:122:cell_hard_block$2092.B[0] 
11 1 

.names $not~297^Y~0 $auto$simplemap.cc:248:simplemap_eqne$11576[0] $and~127^Y~0 
11 1 

.names $sdffe~21^Q~0 $auto$simplemap.cc:248:simplemap_eqne$11576[0] $and~96^Y~0 
11 1 

.names $eq~6^Y~0 ap_idle $and~1^Y~0 
11 1 

.names $eq~7^Y~0 ap_idle $and~3^Y~0 
11 1 

.names $not~1472^Y~0 $dff~5^Q~2 $and~2^Y~0 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$11671[0] $sdffe~0^Q~0 $auto$hard_block.cc:122:cell_hard_block$2092.A[1] 
11 1 

.names $and~89^Y~0 $dffe~261^Q~0 $and~91^Y~0 
11 1 

.names $and~89^Y~0 $not~300^Y~0 $and~90^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27529 $mux~337^Y~0 $and~107^Y~0 
11 1 

.names $and~107^Y~0 $sdff~290^Q~1 $and~108^Y~0 
11 1 

.names $and~108^Y~0 $sdffe~289^Q~0 $and~109^Y~0 
11 1 

.names $sdffe~271^Q~0 $auto$hard_block.cc:122:cell_hard_block$3419.A[0] $auto$simplemap.cc:248:simplemap_eqne$12181[0] 
10 1 
01 1 

.names $sdffe~271^Q~1 $auto$hard_block.cc:122:cell_hard_block$3419.A[1] $auto$simplemap.cc:248:simplemap_eqne$12181[1] 
10 1 
01 1 

.names $sdffe~271^Q~2 $auto$hard_block.cc:122:cell_hard_block$3419.A[2] $auto$simplemap.cc:248:simplemap_eqne$12181[2] 
10 1 
01 1 

.names $sdffe~271^Q~3 $auto$hard_block.cc:122:cell_hard_block$3419.A[3] $auto$simplemap.cc:248:simplemap_eqne$12181[3] 
10 1 
01 1 

.names $sdffe~271^Q~4 $auto$hard_block.cc:122:cell_hard_block$3419.A[4] $auto$simplemap.cc:248:simplemap_eqne$12181[4] 
10 1 
01 1 

.names $sdffe~271^Q~5 $auto$hard_block.cc:122:cell_hard_block$3419.A[5] $auto$simplemap.cc:248:simplemap_eqne$12181[5] 
10 1 
01 1 

.names $sdffe~271^Q~6 $auto$hard_block.cc:122:cell_hard_block$3419.A[6] $auto$simplemap.cc:248:simplemap_eqne$12181[6] 
10 1 
01 1 

.names $not~298^Y~0 $auto$rtlil.cc:3194:NotGate$27529 $and~92^Y~0 
11 1 

.names $and~92^Y~0 $sdffe~286^Q~0 $and~93^Y~0 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$11671[2] $and~93^Y~0 output_stream_0_write 
11 1 

.names $not~298^Y~0 $not~301^Y~0 $and~100^Y~0 
11 1 

.names $sdffe~286^Q~0 $and~100^Y~0 $and~98^Y~0 
11 1 

.names $and~98^Y~0 $and~99^Y~0 $or~317^Y~0 
1- 1 
-1 1 

.names $and~452^Y~0 $dffe~574^Q~0 $and~453^Y~0 
11 1 

.names $and~453^Y~0 $dffe~583^Q~0 $and~454^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27671 $sdffe~651^Q~0 $and~452^Y~0 
11 1 

.names $sdffe~653^Q~0 $sdff~655^Q~1 $and~448^Y~0 
11 1 

.names $eq~669^Y~0 $mux~701^Y~0 $and~462^Y~0 
11 1 

.names $sdffe~642^Q~0 $and~462^Y~0 $or~684^Y~0 
1- 1 
-1 1 

.names $sdffe~642^Q~0 $ne~677^Y~0 $or~683^Y~0 
1- 1 
-1 1 

.names input_stream_1_empty_n $or~683^Y~0 $and~469^Y~0 
11 1 

.names $and~467^Y~0 $and~469^Y~0 $and~449^Y~0 
11 1 

.names $and~449^Y~0 $sdffe~654^Q~0 $and~450^Y~0 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$14175[2] $and~450^Y~0 input_stream_1_read 
11 1 

.names $not~667^Y~0 $and~469^Y~0 $and~466^Y~0 
11 1 

.names $and~466^Y~0 $sdffe~654^Q~0 $and~464^Y~0 
11 1 

.names $and~484^Y~0 $or~683^Y~0 $and~485^Y~0 
11 1 

.names $and~485^Y~0 $sdffe~654^Q~0 $and~486^Y~0 
11 1 

.names $and~486^Y~0 $and~488^Y~0 $or~687^Y~0 
1- 1 
-1 1 

.names $and~489^Y~0 $or~683^Y~0 $and~490^Y~0 
11 1 

.names $and~490^Y~0 $sdffe~654^Q~0 $and~491^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[0] $not~679^Y~0 $and~447^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[1] $not~679^Y~1 $and~447^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[2] $not~679^Y~2 $and~447^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[3] $not~679^Y~3 $and~447^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[4] $not~679^Y~4 $and~447^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[5] $not~679^Y~5 $and~447^Y~5 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[6] $not~679^Y~6 $and~447^Y~6 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[0] $dffe~385^Q~0 $and~470^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[1] $dffe~385^Q~1 $and~470^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[2] $dffe~385^Q~2 $and~470^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[3] $dffe~385^Q~3 $and~470^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[4] $dffe~385^Q~4 $and~470^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[5] $dffe~385^Q~5 $and~470^Y~5 
11 1 

.names $mux~727^Y~0 $and~470^Y~0 $or~685^Y~0 
1- 1 
-1 1 

.names $mux~727^Y~1 $and~470^Y~1 $or~685^Y~1 
1- 1 
-1 1 

.names $mux~727^Y~2 $and~470^Y~2 $or~685^Y~2 
1- 1 
-1 1 

.names $mux~727^Y~3 $and~470^Y~3 $or~685^Y~3 
1- 1 
-1 1 

.names $mux~727^Y~4 $and~470^Y~4 $or~685^Y~4 
1- 1 
-1 1 

.names $mux~727^Y~5 $and~470^Y~5 $or~685^Y~5 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[0] $auto$hard_block.cc:122:cell_hard_block$4784.A[0] \
 $auto$simplemap.cc:248:simplemap_eqne$13725[0] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[1] $auto$hard_block.cc:122:cell_hard_block$4784.A[1] \
 $auto$simplemap.cc:248:simplemap_eqne$13725[1] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[2] $auto$hard_block.cc:122:cell_hard_block$4784.A[2] \
 $auto$simplemap.cc:248:simplemap_eqne$13725[2] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[3] $auto$hard_block.cc:122:cell_hard_block$4784.A[3] \
 $auto$simplemap.cc:248:simplemap_eqne$13725[3] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[4] $auto$hard_block.cc:122:cell_hard_block$4784.A[4] \
 $auto$simplemap.cc:248:simplemap_eqne$13725[4] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[5] $auto$hard_block.cc:122:cell_hard_block$4784.A[5] \
 $auto$simplemap.cc:248:simplemap_eqne$13725[5] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[6] $auto$hard_block.cc:122:cell_hard_block$4784.A[6] \
 $auto$simplemap.cc:248:simplemap_eqne$13725[6] 
10 1 
01 1 

.names $sdffe~640^Q~0 $auto$hard_block.cc:122:cell_hard_block$4784.A[0] $auto$simplemap.cc:248:simplemap_eqne$13747[0] 
10 1 
01 1 

.names $sdffe~640^Q~1 $auto$hard_block.cc:122:cell_hard_block$4784.A[1] $auto$simplemap.cc:248:simplemap_eqne$13747[1] 
10 1 
01 1 

.names $sdffe~640^Q~2 $auto$hard_block.cc:122:cell_hard_block$4784.A[2] $auto$simplemap.cc:248:simplemap_eqne$13747[2] 
10 1 
01 1 

.names $sdffe~640^Q~3 $auto$hard_block.cc:122:cell_hard_block$4784.A[3] $auto$simplemap.cc:248:simplemap_eqne$13747[3] 
10 1 
01 1 

.names $sdffe~640^Q~4 $auto$hard_block.cc:122:cell_hard_block$4784.A[4] $auto$simplemap.cc:248:simplemap_eqne$13747[4] 
10 1 
01 1 

.names $sdffe~640^Q~5 $auto$hard_block.cc:122:cell_hard_block$4784.A[5] $auto$simplemap.cc:248:simplemap_eqne$13747[5] 
10 1 
01 1 

.names $sdffe~640^Q~6 $auto$hard_block.cc:122:cell_hard_block$4784.A[6] $auto$simplemap.cc:248:simplemap_eqne$13747[6] 
10 1 
01 1 

.names $and~467^Y~0 $not~672^Y~0 $and~487^Y~0 
11 1 

.names $and~487^Y~0 $sdffe~654^Q~0 $and~488^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27671 $mux~701^Y~0 $and~481^Y~0 
11 1 

.names $and~481^Y~0 $sdff~655^Q~1 $and~482^Y~0 
11 1 

.names $and~482^Y~0 $sdffe~654^Q~0 $and~483^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27671 $sdffe~653^Q~0 $and~459^Y~0 
11 1 

.names $and~459^Y~0 $sdff~655^Q~1 $and~460^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27671 $sdff~655^Q~1 $and~467^Y~0 
11 1 

.names $and~467^Y~0 $sdffe~654^Q~0 $and~468^Y~0 
11 1 

.names $and~467^Y~0 $not~667^Y~0 $and~484^Y~0 
11 1 

.names $and~467^Y~0 input_stream_1_empty_n $and~489^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27671 $not~670^Y~0 $and~475^Y~0 
11 1 

.names $and~475^Y~0 $sdff~655^Q~1 $and~476^Y~0 
11 1 

.names $and~476^Y~0 $sdffe~654^Q~0 $and~477^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27671 $auto$simplemap.cc:254:simplemap_eqne$11176 $and~478^Y~0 
11 1 

.names $and~478^Y~0 $sdff~655^Q~1 $and~479^Y~0 
11 1 

.names $and~479^Y~0 $sdffe~654^Q~0 $and~480^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[0] $not~679^Y~0 $and~446^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[1] $not~679^Y~1 $and~446^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[2] $not~679^Y~2 $and~446^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[3] $not~679^Y~3 $and~446^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[4] $not~679^Y~4 $and~446^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[5] $not~679^Y~5 $and~446^Y~5 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[6] $not~679^Y~6 $and~446^Y~6 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[0] $dffe~385^Q~0 $and~471^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[1] $dffe~385^Q~1 $and~471^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[2] $dffe~385^Q~2 $and~471^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[3] $dffe~385^Q~3 $and~471^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[4] $dffe~385^Q~4 $and~471^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[5] $dffe~385^Q~5 $and~471^Y~5 
11 1 

.names $mux~733^Y~0 $and~471^Y~0 $or~686^Y~0 
1- 1 
-1 1 

.names $mux~733^Y~1 $and~471^Y~1 $or~686^Y~1 
1- 1 
-1 1 

.names $mux~733^Y~2 $and~471^Y~2 $or~686^Y~2 
1- 1 
-1 1 

.names $mux~733^Y~3 $and~471^Y~3 $or~686^Y~3 
1- 1 
-1 1 

.names $mux~733^Y~4 $and~471^Y~4 $or~686^Y~4 
1- 1 
-1 1 

.names $mux~733^Y~5 $and~471^Y~5 $or~686^Y~5 
1- 1 
-1 1 

.names $sdffe~386^Q~0 $auto$simplemap.cc:248:simplemap_eqne$14273[0] $and~461^Y~0 
11 1 

.names $not~662^Y~0 $auto$simplemap.cc:248:simplemap_eqne$14273[0] $and~492^Y~0 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$14175[2] $and~492^Y~0 $auto$hard_block.cc:122:cell_hard_block$3559.B[0] 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$16369[0] $sdffe~0^Q~0 $auto$hard_block.cc:122:cell_hard_block$5026.A[1] 
11 1 

.names $and~819^Y~0 $dffe~991^Q~0 $and~821^Y~0 
11 1 

.names $and~819^Y~0 $not~1030^Y~0 $and~820^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27803 $mux~1067^Y~0 $and~837^Y~0 
11 1 

.names $and~837^Y~0 $sdff~1020^Q~1 $and~838^Y~0 
11 1 

.names $and~838^Y~0 $sdffe~1019^Q~0 $and~839^Y~0 
11 1 

.names $sdffe~1001^Q~0 $auto$hard_block.cc:122:cell_hard_block$6353.A[0] $auto$simplemap.cc:248:simplemap_eqne$14405[0] 
10 1 
01 1 

.names $sdffe~1001^Q~1 $auto$hard_block.cc:122:cell_hard_block$6353.A[1] $auto$simplemap.cc:248:simplemap_eqne$14405[1] 
10 1 
01 1 

.names $sdffe~1001^Q~2 $auto$hard_block.cc:122:cell_hard_block$6353.A[2] $auto$simplemap.cc:248:simplemap_eqne$14405[2] 
10 1 
01 1 

.names $sdffe~1001^Q~3 $auto$hard_block.cc:122:cell_hard_block$6353.A[3] $auto$simplemap.cc:248:simplemap_eqne$14405[3] 
10 1 
01 1 

.names $sdffe~1001^Q~4 $auto$hard_block.cc:122:cell_hard_block$6353.A[4] $auto$simplemap.cc:248:simplemap_eqne$14405[4] 
10 1 
01 1 

.names $sdffe~1001^Q~5 $auto$hard_block.cc:122:cell_hard_block$6353.A[5] $auto$simplemap.cc:248:simplemap_eqne$14405[5] 
10 1 
01 1 

.names $sdffe~1001^Q~6 $auto$hard_block.cc:122:cell_hard_block$6353.A[6] $auto$simplemap.cc:248:simplemap_eqne$14405[6] 
10 1 
01 1 

.names $not~1028^Y~0 $auto$rtlil.cc:3194:NotGate$27803 $and~822^Y~0 
11 1 

.names $and~822^Y~0 $sdffe~1016^Q~0 $and~823^Y~0 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$16382[2] $and~823^Y~0 output_stream_2_write 
11 1 

.names $not~1028^Y~0 $not~1031^Y~0 $and~830^Y~0 
11 1 

.names $sdffe~1016^Q~0 $and~830^Y~0 $and~828^Y~0 
11 1 

.names $and~828^Y~0 $and~829^Y~0 $or~1047^Y~0 
1- 1 
-1 1 

.names $and~817^Y~0 $dffe~939^Q~0 $and~818^Y~0 
11 1 

.names $and~818^Y~0 $dffe~948^Q~0 $and~819^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27803 $sdffe~1016^Q~0 $and~817^Y~0 
11 1 

.names $sdffe~1018^Q~0 $sdff~1020^Q~1 $and~813^Y~0 
11 1 

.names $eq~1034^Y~0 $mux~1066^Y~0 $and~827^Y~0 
11 1 

.names $sdffe~1007^Q~0 $and~827^Y~0 $or~1049^Y~0 
1- 1 
-1 1 

.names $sdffe~1007^Q~0 $ne~1042^Y~0 $or~1048^Y~0 
1- 1 
-1 1 

.names input_stream_2_empty_n $or~1048^Y~0 $and~834^Y~0 
11 1 

.names $and~832^Y~0 $and~834^Y~0 $and~814^Y~0 
11 1 

.names $and~814^Y~0 $sdffe~1019^Q~0 $and~815^Y~0 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$16382[2] $and~815^Y~0 input_stream_2_read 
11 1 

.names $not~1032^Y~0 $and~834^Y~0 $and~831^Y~0 
11 1 

.names $and~831^Y~0 $sdffe~1019^Q~0 $and~829^Y~0 
11 1 

.names $and~849^Y~0 $or~1048^Y~0 $and~850^Y~0 
11 1 

.names $and~850^Y~0 $sdffe~1019^Q~0 $and~851^Y~0 
11 1 

.names $and~851^Y~0 $and~853^Y~0 $or~1052^Y~0 
1- 1 
-1 1 

.names $and~854^Y~0 $or~1048^Y~0 $and~855^Y~0 
11 1 

.names $and~855^Y~0 $sdffe~1019^Q~0 $and~856^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[0] $not~1044^Y~0 $and~812^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[1] $not~1044^Y~1 $and~812^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[2] $not~1044^Y~2 $and~812^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[3] $not~1044^Y~3 $and~812^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[4] $not~1044^Y~4 $and~812^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[5] $not~1044^Y~5 $and~812^Y~5 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[6] $not~1044^Y~6 $and~812^Y~6 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[0] $dffe~750^Q~0 $and~835^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[1] $dffe~750^Q~1 $and~835^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[2] $dffe~750^Q~2 $and~835^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[3] $dffe~750^Q~3 $and~835^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[4] $dffe~750^Q~4 $and~835^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[5] $dffe~750^Q~5 $and~835^Y~5 
11 1 

.names $mux~1092^Y~0 $and~835^Y~0 $or~1050^Y~0 
1- 1 
-1 1 

.names $mux~1092^Y~1 $and~835^Y~1 $or~1050^Y~1 
1- 1 
-1 1 

.names $mux~1092^Y~2 $and~835^Y~2 $or~1050^Y~2 
1- 1 
-1 1 

.names $mux~1092^Y~3 $and~835^Y~3 $or~1050^Y~3 
1- 1 
-1 1 

.names $mux~1092^Y~4 $and~835^Y~4 $or~1050^Y~4 
1- 1 
-1 1 

.names $mux~1092^Y~5 $and~835^Y~5 $or~1050^Y~5 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[0] $auto$hard_block.cc:122:cell_hard_block$6251.A[0] \
 $auto$simplemap.cc:248:simplemap_eqne$15932[0] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[1] $auto$hard_block.cc:122:cell_hard_block$6251.A[1] \
 $auto$simplemap.cc:248:simplemap_eqne$15932[1] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[2] $auto$hard_block.cc:122:cell_hard_block$6251.A[2] \
 $auto$simplemap.cc:248:simplemap_eqne$15932[2] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[3] $auto$hard_block.cc:122:cell_hard_block$6251.A[3] \
 $auto$simplemap.cc:248:simplemap_eqne$15932[3] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[4] $auto$hard_block.cc:122:cell_hard_block$6251.A[4] \
 $auto$simplemap.cc:248:simplemap_eqne$15932[4] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[5] $auto$hard_block.cc:122:cell_hard_block$6251.A[5] \
 $auto$simplemap.cc:248:simplemap_eqne$15932[5] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[6] $auto$hard_block.cc:122:cell_hard_block$6251.A[6] \
 $auto$simplemap.cc:248:simplemap_eqne$15932[6] 
10 1 
01 1 

.names $sdffe~1005^Q~0 $auto$hard_block.cc:122:cell_hard_block$6251.A[0] $auto$simplemap.cc:248:simplemap_eqne$15954[0] 
10 1 
01 1 

.names $sdffe~1005^Q~1 $auto$hard_block.cc:122:cell_hard_block$6251.A[1] $auto$simplemap.cc:248:simplemap_eqne$15954[1] 
10 1 
01 1 

.names $sdffe~1005^Q~2 $auto$hard_block.cc:122:cell_hard_block$6251.A[2] $auto$simplemap.cc:248:simplemap_eqne$15954[2] 
10 1 
01 1 

.names $sdffe~1005^Q~3 $auto$hard_block.cc:122:cell_hard_block$6251.A[3] $auto$simplemap.cc:248:simplemap_eqne$15954[3] 
10 1 
01 1 

.names $sdffe~1005^Q~4 $auto$hard_block.cc:122:cell_hard_block$6251.A[4] $auto$simplemap.cc:248:simplemap_eqne$15954[4] 
10 1 
01 1 

.names $sdffe~1005^Q~5 $auto$hard_block.cc:122:cell_hard_block$6251.A[5] $auto$simplemap.cc:248:simplemap_eqne$15954[5] 
10 1 
01 1 

.names $sdffe~1005^Q~6 $auto$hard_block.cc:122:cell_hard_block$6251.A[6] $auto$simplemap.cc:248:simplemap_eqne$15954[6] 
10 1 
01 1 

.names $and~832^Y~0 $not~1037^Y~0 $and~852^Y~0 
11 1 

.names $and~852^Y~0 $sdffe~1019^Q~0 $and~853^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27803 $mux~1066^Y~0 $and~846^Y~0 
11 1 

.names $and~846^Y~0 $sdff~1020^Q~1 $and~847^Y~0 
11 1 

.names $and~847^Y~0 $sdffe~1019^Q~0 $and~848^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27803 $sdffe~1018^Q~0 $and~824^Y~0 
11 1 

.names $and~824^Y~0 $sdff~1020^Q~1 $and~825^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27803 $sdff~1020^Q~1 $and~832^Y~0 
11 1 

.names $and~832^Y~0 $sdffe~1019^Q~0 $and~833^Y~0 
11 1 

.names $and~832^Y~0 $not~1032^Y~0 $and~849^Y~0 
11 1 

.names $and~832^Y~0 input_stream_2_empty_n $and~854^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27803 $not~1035^Y~0 $and~840^Y~0 
11 1 

.names $and~840^Y~0 $sdff~1020^Q~1 $and~841^Y~0 
11 1 

.names $and~841^Y~0 $sdffe~1019^Q~0 $and~842^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27803 $auto$simplemap.cc:254:simplemap_eqne$14414 $and~843^Y~0 
11 1 

.names $and~843^Y~0 $sdff~1020^Q~1 $and~844^Y~0 
11 1 

.names $and~844^Y~0 $sdffe~1019^Q~0 $and~845^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[0] $not~1044^Y~0 $and~811^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[1] $not~1044^Y~1 $and~811^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[2] $not~1044^Y~2 $and~811^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[3] $not~1044^Y~3 $and~811^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[4] $not~1044^Y~4 $and~811^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[5] $not~1044^Y~5 $and~811^Y~5 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[6] $not~1044^Y~6 $and~811^Y~6 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[0] $dffe~750^Q~0 $and~836^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[1] $dffe~750^Q~1 $and~836^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[2] $dffe~750^Q~2 $and~836^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[3] $dffe~750^Q~3 $and~836^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[4] $dffe~750^Q~4 $and~836^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[5] $dffe~750^Q~5 $and~836^Y~5 
11 1 

.names $mux~1098^Y~0 $and~836^Y~0 $or~1051^Y~0 
1- 1 
-1 1 

.names $mux~1098^Y~1 $and~836^Y~1 $or~1051^Y~1 
1- 1 
-1 1 

.names $mux~1098^Y~2 $and~836^Y~2 $or~1051^Y~2 
1- 1 
-1 1 

.names $mux~1098^Y~3 $and~836^Y~3 $or~1051^Y~3 
1- 1 
-1 1 

.names $mux~1098^Y~4 $and~836^Y~4 $or~1051^Y~4 
1- 1 
-1 1 

.names $mux~1098^Y~5 $and~836^Y~5 $or~1051^Y~5 
1- 1 
-1 1 

.names $sdffe~751^Q~0 $auto$simplemap.cc:248:simplemap_eqne$16480[0] $and~826^Y~0 
11 1 

.names $not~1027^Y~0 $auto$simplemap.cc:248:simplemap_eqne$16480[0] $and~857^Y~0 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$16382[2] $and~857^Y~0 $auto$hard_block.cc:122:cell_hard_block$5026.B[0] 
11 1 

.names $mux~1461^Y~0 $and~1204^Y~0 $or~1419^Y~0 
1- 1 
-1 1 

.names $mux~1461^Y~1 $and~1204^Y~1 $or~1419^Y~1 
1- 1 
-1 1 

.names $mux~1461^Y~2 $and~1204^Y~2 $or~1419^Y~2 
1- 1 
-1 1 

.names $mux~1461^Y~3 $and~1204^Y~3 $or~1419^Y~3 
1- 1 
-1 1 

.names $mux~1461^Y~4 $and~1204^Y~4 $or~1419^Y~4 
1- 1 
-1 1 

.names $mux~1461^Y~5 $and~1204^Y~5 $or~1419^Y~5 
1- 1 
-1 1 

.names $mux~1467^Y~0 $and~1205^Y~0 $or~1420^Y~0 
1- 1 
-1 1 

.names $mux~1467^Y~1 $and~1205^Y~1 $or~1420^Y~1 
1- 1 
-1 1 

.names $mux~1467^Y~2 $and~1205^Y~2 $or~1420^Y~2 
1- 1 
-1 1 

.names $mux~1467^Y~3 $and~1205^Y~3 $or~1420^Y~3 
1- 1 
-1 1 

.names $mux~1467^Y~4 $and~1205^Y~4 $or~1420^Y~4 
1- 1 
-1 1 

.names $mux~1467^Y~5 $and~1205^Y~5 $or~1420^Y~5 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$18608[0] $sdffe~0^Q~0 $auto$hard_block.cc:122:cell_hard_block$6688.A[1] 
11 1 

.names $and~1188^Y~0 $dffe~1360^Q~0 $and~1190^Y~0 
11 1 

.names $and~1188^Y~0 $not~1399^Y~0 $and~1189^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27935 $mux~1436^Y~0 $and~1206^Y~0 
11 1 

.names $and~1206^Y~0 $sdff~1389^Q~1 $and~1207^Y~0 
11 1 

.names $and~1207^Y~0 $sdffe~1388^Q~0 $and~1208^Y~0 
11 1 

.names $sdffe~1370^Q~0 $auto$hard_block.cc:122:cell_hard_block$6671.A[0] $auto$simplemap.cc:248:simplemap_eqne$16808[0] 
10 1 
01 1 

.names $sdffe~1370^Q~1 $auto$hard_block.cc:122:cell_hard_block$6671.A[1] $auto$simplemap.cc:248:simplemap_eqne$16808[1] 
10 1 
01 1 

.names $sdffe~1370^Q~2 $auto$hard_block.cc:122:cell_hard_block$6671.A[2] $auto$simplemap.cc:248:simplemap_eqne$16808[2] 
10 1 
01 1 

.names $sdffe~1370^Q~3 $auto$hard_block.cc:122:cell_hard_block$6671.A[3] $auto$simplemap.cc:248:simplemap_eqne$16808[3] 
10 1 
01 1 

.names $sdffe~1370^Q~4 $auto$hard_block.cc:122:cell_hard_block$6671.A[4] $auto$simplemap.cc:248:simplemap_eqne$16808[4] 
10 1 
01 1 

.names $sdffe~1370^Q~5 $auto$hard_block.cc:122:cell_hard_block$6671.A[5] $auto$simplemap.cc:248:simplemap_eqne$16808[5] 
10 1 
01 1 

.names $sdffe~1370^Q~6 $auto$hard_block.cc:122:cell_hard_block$6671.A[6] $auto$simplemap.cc:248:simplemap_eqne$16808[6] 
10 1 
01 1 

.names $not~1397^Y~0 $auto$rtlil.cc:3194:NotGate$27935 $and~1191^Y~0 
11 1 

.names $and~1191^Y~0 $sdffe~1385^Q~0 $and~1192^Y~0 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$18621[2] $and~1192^Y~0 output_stream_3_write 
11 1 

.names $not~1397^Y~0 $not~1400^Y~0 $and~1199^Y~0 
11 1 

.names $sdffe~1385^Q~0 $and~1199^Y~0 $and~1197^Y~0 
11 1 

.names $and~1197^Y~0 $and~1198^Y~0 $or~1416^Y~0 
1- 1 
-1 1 

.names $and~1186^Y~0 $dffe~1308^Q~0 $and~1187^Y~0 
11 1 

.names $and~1187^Y~0 $dffe~1317^Q~0 $and~1188^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27935 $sdffe~1385^Q~0 $and~1186^Y~0 
11 1 

.names $sdffe~1387^Q~0 $sdff~1389^Q~1 $and~1182^Y~0 
11 1 

.names $eq~1403^Y~0 $mux~1435^Y~0 $and~1196^Y~0 
11 1 

.names $sdffe~1376^Q~0 $and~1196^Y~0 $or~1418^Y~0 
1- 1 
-1 1 

.names $sdffe~1376^Q~0 $ne~1411^Y~0 $or~1417^Y~0 
1- 1 
-1 1 

.names input_stream_3_empty_n $or~1417^Y~0 $and~1203^Y~0 
11 1 

.names $and~1201^Y~0 $and~1203^Y~0 $and~1183^Y~0 
11 1 

.names $and~1183^Y~0 $sdffe~1388^Q~0 $and~1184^Y~0 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$18621[2] $and~1184^Y~0 input_stream_3_read 
11 1 

.names $not~1401^Y~0 $and~1203^Y~0 $and~1200^Y~0 
11 1 

.names $and~1200^Y~0 $sdffe~1388^Q~0 $and~1198^Y~0 
11 1 

.names $and~1218^Y~0 $or~1417^Y~0 $and~1219^Y~0 
11 1 

.names $and~1219^Y~0 $sdffe~1388^Q~0 $and~1220^Y~0 
11 1 

.names $and~1220^Y~0 $and~1222^Y~0 $or~1421^Y~0 
1- 1 
-1 1 

.names $and~1223^Y~0 $or~1417^Y~0 $and~1224^Y~0 
11 1 

.names $and~1224^Y~0 $sdffe~1388^Q~0 $and~1225^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[0] $not~1413^Y~0 $and~1181^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[1] $not~1413^Y~1 $and~1181^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[2] $not~1413^Y~2 $and~1181^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[3] $not~1413^Y~3 $and~1181^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[4] $not~1413^Y~4 $and~1181^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[5] $not~1413^Y~5 $and~1181^Y~5 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[6] $not~1413^Y~6 $and~1181^Y~6 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[0] $dffe~1116^Q~0 $and~1204^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[1] $dffe~1116^Q~1 $and~1204^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[2] $dffe~1116^Q~2 $and~1204^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[3] $dffe~1116^Q~3 $and~1204^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[4] $dffe~1116^Q~4 $and~1204^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[5] $dffe~1116^Q~5 $and~1204^Y~5 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[0] $auto$hard_block.cc:122:cell_hard_block$6524.A[0] \
 $auto$simplemap.cc:248:simplemap_eqne$18215[0] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[1] $auto$hard_block.cc:122:cell_hard_block$6524.A[1] \
 $auto$simplemap.cc:248:simplemap_eqne$18215[1] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[2] $auto$hard_block.cc:122:cell_hard_block$6524.A[2] \
 $auto$simplemap.cc:248:simplemap_eqne$18215[2] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[3] $auto$hard_block.cc:122:cell_hard_block$6524.A[3] \
 $auto$simplemap.cc:248:simplemap_eqne$18215[3] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[4] $auto$hard_block.cc:122:cell_hard_block$6524.A[4] \
 $auto$simplemap.cc:248:simplemap_eqne$18215[4] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[5] $auto$hard_block.cc:122:cell_hard_block$6524.A[5] \
 $auto$simplemap.cc:248:simplemap_eqne$18215[5] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[6] $auto$hard_block.cc:122:cell_hard_block$6524.A[6] \
 $auto$simplemap.cc:248:simplemap_eqne$18215[6] 
10 1 
01 1 

.names $sdffe~1374^Q~0 $auto$hard_block.cc:122:cell_hard_block$6524.A[0] $auto$simplemap.cc:248:simplemap_eqne$18237[0] 
10 1 
01 1 

.names $sdffe~1374^Q~1 $auto$hard_block.cc:122:cell_hard_block$6524.A[1] $auto$simplemap.cc:248:simplemap_eqne$18237[1] 
10 1 
01 1 

.names $sdffe~1374^Q~2 $auto$hard_block.cc:122:cell_hard_block$6524.A[2] $auto$simplemap.cc:248:simplemap_eqne$18237[2] 
10 1 
01 1 

.names $sdffe~1374^Q~3 $auto$hard_block.cc:122:cell_hard_block$6524.A[3] $auto$simplemap.cc:248:simplemap_eqne$18237[3] 
10 1 
01 1 

.names $sdffe~1374^Q~4 $auto$hard_block.cc:122:cell_hard_block$6524.A[4] $auto$simplemap.cc:248:simplemap_eqne$18237[4] 
10 1 
01 1 

.names $sdffe~1374^Q~5 $auto$hard_block.cc:122:cell_hard_block$6524.A[5] $auto$simplemap.cc:248:simplemap_eqne$18237[5] 
10 1 
01 1 

.names $sdffe~1374^Q~6 $auto$hard_block.cc:122:cell_hard_block$6524.A[6] $auto$simplemap.cc:248:simplemap_eqne$18237[6] 
10 1 
01 1 

.names $and~1201^Y~0 $not~1406^Y~0 $and~1221^Y~0 
11 1 

.names $and~1221^Y~0 $sdffe~1388^Q~0 $and~1222^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27935 $mux~1435^Y~0 $and~1215^Y~0 
11 1 

.names $and~1215^Y~0 $sdff~1389^Q~1 $and~1216^Y~0 
11 1 

.names $and~1216^Y~0 $sdffe~1388^Q~0 $and~1217^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27935 $sdffe~1387^Q~0 $and~1193^Y~0 
11 1 

.names $and~1193^Y~0 $sdff~1389^Q~1 $and~1194^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27935 $sdff~1389^Q~1 $and~1201^Y~0 
11 1 

.names $and~1201^Y~0 $sdffe~1388^Q~0 $and~1202^Y~0 
11 1 

.names $and~1201^Y~0 $not~1401^Y~0 $and~1218^Y~0 
11 1 

.names $and~1201^Y~0 input_stream_3_empty_n $and~1223^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27935 $not~1404^Y~0 $and~1209^Y~0 
11 1 

.names $and~1209^Y~0 $sdff~1389^Q~1 $and~1210^Y~0 
11 1 

.names $and~1210^Y~0 $sdffe~1388^Q~0 $and~1211^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27935 $auto$simplemap.cc:254:simplemap_eqne$16817 $and~1212^Y~0 
11 1 

.names $and~1212^Y~0 $sdff~1389^Q~1 $and~1213^Y~0 
11 1 

.names $and~1213^Y~0 $sdffe~1388^Q~0 $and~1214^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[0] $not~1413^Y~0 $and~1180^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[1] $not~1413^Y~1 $and~1180^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[2] $not~1413^Y~2 $and~1180^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[3] $not~1413^Y~3 $and~1180^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[4] $not~1413^Y~4 $and~1180^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[5] $not~1413^Y~5 $and~1180^Y~5 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[6] $not~1413^Y~6 $and~1180^Y~6 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[0] $dffe~1116^Q~0 $and~1205^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[1] $dffe~1116^Q~1 $and~1205^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[2] $dffe~1116^Q~2 $and~1205^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[3] $dffe~1116^Q~3 $and~1205^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[4] $dffe~1116^Q~4 $and~1205^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[5] $dffe~1116^Q~5 $and~1205^Y~5 
11 1 

.names $sdffe~1117^Q~0 $auto$simplemap.cc:248:simplemap_eqne$18687[0] $and~1195^Y~0 
11 1 

.names $not~1396^Y~0 $auto$simplemap.cc:248:simplemap_eqne$18687[0] $and~1226^Y~0 
11 1 

.names $auto$simplemap.cc:248:simplemap_eqne$18621[2] $and~1226^Y~0 $auto$hard_block.cc:122:cell_hard_block$6688.B[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$rtlil.cc:2957:Not$8801 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$rtlil.cc:2960:ReduceAnd$8803 lNOT~725 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:2957:Not$8801 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:2960:ReduceAnd$8803 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$rtlil.cc:3005:Or$8805 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$rtlil.cc:2957:Not$9639 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$rtlil.cc:2960:ReduceAnd$9641 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$rtlil.cc:3005:Or$9643 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3559.B[0] $auto$hard_block.cc:122:cell_hard_block$3559.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3559.B_AND_S[0] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3559.B[2] $auto$hard_block.cc:122:cell_hard_block$3559.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$3559.B_AND_S[2] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[7] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19075 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[6] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19079 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[5] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19083 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[8] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19087 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[9] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19091 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[10] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19095 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[11] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19099 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[12] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19103 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[13] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19107 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[14] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19111 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[15] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19115 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[16] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19119 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[17] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19123 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[18] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19127 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[19] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19131 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[20] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19135 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[21] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19139 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[22] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19143 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[23] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19147 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[24] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19151 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[25] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19155 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[26] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19159 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[27] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19163 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[28] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19167 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[29] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19171 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[30] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19175 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[31] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19179 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3475.B[32] $auto$hard_block.cc:122:cell_hard_block$3475.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19183 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$29\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19183 \
 $auto$hard_block.cc:122:cell_hard_block$3475.overflow 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$28\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19179 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$29\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$27\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19175 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$28\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$26\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19171 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$27\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$25\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19167 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$26\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$24\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19163 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$25\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$23\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19159 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$24\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$22\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19155 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$23\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$21\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19151 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$22\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$20\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19147 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$21\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$19\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19143 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$20\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$18\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19139 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$19\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$17\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19135 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$18\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$16\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19131 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$17\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$15\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19127 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$16\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$14\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19123 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$15\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$13\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19119 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$14\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$12\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19115 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$13\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19111 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$12\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$10\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19107 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$9\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19103 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$10\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19099 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$9\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$7\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19095 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19091 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$7\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$5\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19087 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19075 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$5\overflow[0:0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$19083 $auto$simplemap.cc:248:simplemap_eqne$19079 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\overflow[0:0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2092.B[0] $auto$hard_block.cc:122:cell_hard_block$2092.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$2092.B_AND_S[0] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$2092.B[2] $auto$hard_block.cc:122:cell_hard_block$2092.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$2092.B_AND_S[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:2957:Not$8801 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:2960:ReduceAnd$8803 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$rtlil.cc:3005:Or$8805 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$rtlil.cc:2957:Not$8801 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$rtlil.cc:2960:ReduceAnd$8803 lNOT~886 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$rtlil.cc:2957:Not$9639 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$rtlil.cc:2960:ReduceAnd$9641 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$rtlil.cc:3005:Or$9643 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[5] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19496 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[6] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19500 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[7] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19504 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[8] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19508 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[9] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19512 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[10] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19516 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[11] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19520 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[12] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19524 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[13] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19528 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[14] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19532 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[15] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19536 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[16] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19540 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[17] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19544 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[18] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19548 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[19] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19552 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[20] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19556 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[21] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19560 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[22] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19564 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[23] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19568 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[24] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19572 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[25] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19576 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[26] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19580 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[27] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19584 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[28] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19588 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[29] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19592 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[30] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19596 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[31] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19600 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$4942.B[32] $auto$hard_block.cc:122:cell_hard_block$4942.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19604 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$29\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19604 \
 $auto$hard_block.cc:122:cell_hard_block$4942.overflow 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$28\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19600 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$29\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$27\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19596 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$28\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$26\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19592 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$27\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$25\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19588 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$26\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$24\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19584 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$25\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$23\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19580 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$24\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$22\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19576 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$23\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$21\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19572 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$22\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$20\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19568 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$21\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$19\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19564 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$20\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$18\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19560 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$19\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$17\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19556 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$18\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$16\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19552 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$17\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$15\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19548 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$16\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$14\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19544 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$15\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$13\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19540 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$14\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$12\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19536 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$13\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19532 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$12\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$10\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19528 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$9\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19524 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$10\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19520 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$9\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$7\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19516 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19512 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$7\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$5\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19508 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19504 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$5\overflow[0:0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$19496 $auto$simplemap.cc:248:simplemap_eqne$19500 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\overflow[0:0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$5026.B[0] $auto$hard_block.cc:122:cell_hard_block$5026.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$5026.B_AND_S[0] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$5026.B[2] $auto$hard_block.cc:122:cell_hard_block$5026.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$5026.B_AND_S[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:2957:Not$8801 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:2960:ReduceAnd$8803 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$rtlil.cc:3005:Or$8805 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$rtlil.cc:2957:Not$8801 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$rtlil.cc:2960:ReduceAnd$8803 lNOT~564 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$rtlil.cc:2957:Not$9639 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$rtlil.cc:2960:ReduceAnd$9641 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$rtlil.cc:3005:Or$9643 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[5] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19912 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[6] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19916 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[7] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19920 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[8] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19924 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[9] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19928 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[10] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19932 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[11] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19936 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[12] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19940 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[13] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19944 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[14] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19948 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[15] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19952 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[16] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19956 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[17] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19960 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[18] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19964 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[19] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19968 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[20] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19972 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[21] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19976 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[22] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19980 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[23] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19984 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[24] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19988 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[25] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19992 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[26] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$19996 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[27] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20000 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[28] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20004 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[29] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20008 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[30] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20012 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[31] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20016 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$6409.B[32] $auto$hard_block.cc:122:cell_hard_block$6409.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20020 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$29\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20020 \
 $auto$hard_block.cc:122:cell_hard_block$6409.overflow 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$28\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20016 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$29\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$27\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20012 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$28\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$26\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20008 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$27\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$25\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20004 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$26\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$24\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20000 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$25\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$23\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19996 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$24\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$22\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19992 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$23\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$21\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19988 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$22\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$20\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19984 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$21\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$19\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19980 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$20\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$18\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19976 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$19\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$17\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19972 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$18\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$16\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19968 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$17\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$15\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19964 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$16\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$14\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19960 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$15\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$13\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19956 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$14\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$12\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19952 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$13\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19948 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$12\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$10\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19944 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$9\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19940 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$10\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19936 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$9\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$7\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19932 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19928 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$7\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$5\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19924 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$19920 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$5\overflow[0:0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$19912 $auto$simplemap.cc:248:simplemap_eqne$19916 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\overflow[0:0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6688.B[0] $auto$hard_block.cc:122:cell_hard_block$6688.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$6688.B_AND_S[0] 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6688.B[2] $auto$hard_block.cc:122:cell_hard_block$6688.S[0] \
 $auto$hard_block.cc:122:cell_hard_block$6688.B_AND_S[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:2957:Not$8801 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:2960:ReduceAnd$8803 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$rtlil.cc:3005:Or$8805 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$rtlil.cc:2957:Not$8801 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$rtlil.cc:2960:ReduceAnd$8803 lNOT~403 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$rtlil.cc:2957:Not$9639 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$rtlil.cc:2960:ReduceAnd$9641 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$rtlil.cc:3005:Or$9643 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[5] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20328 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[6] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20332 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[7] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20336 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[8] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20340 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[9] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20344 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[10] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20348 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[11] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20352 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[12] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20356 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[13] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20360 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[14] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20364 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[15] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20368 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[16] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20372 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[17] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20376 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[18] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20380 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[19] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20384 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[20] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20388 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[21] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20392 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[22] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20396 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[23] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20400 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[24] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20404 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[25] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20408 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[26] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20412 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[27] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20416 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[28] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20420 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[29] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20424 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[30] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20428 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[31] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20432 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$7908.B[32] $auto$hard_block.cc:122:cell_hard_block$7908.B[4] \
 $auto$simplemap.cc:248:simplemap_eqne$20436 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$29\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20436 \
 $auto$hard_block.cc:122:cell_hard_block$7908.overflow 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$28\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20432 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$29\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$27\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20428 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$28\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$26\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20424 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$27\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$25\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20420 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$26\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$24\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20416 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$25\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$23\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20412 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$24\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$22\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20408 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$23\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$21\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20404 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$22\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$20\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20400 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$21\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$19\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20396 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$20\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$18\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20392 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$19\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$17\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20388 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$18\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$16\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20384 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$17\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$15\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20380 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$16\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$14\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20376 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$15\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$13\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20372 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$14\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$12\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20368 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$13\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20364 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$12\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$10\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20360 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$9\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20356 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$10\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20352 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$9\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$7\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20348 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20344 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$7\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$5\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20340 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\overflow[0:0] $auto$simplemap.cc:248:simplemap_eqne$20336 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$5\overflow[0:0] 
1- 1 
-1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$20328 $auto$simplemap.cc:248:simplemap_eqne$20332 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\overflow[0:0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[0] lNOT~758 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[1] lNOT~759 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[2] lNOT~760 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[3] lNOT~761 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[4] lNOT~762 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[5] lNOT~763 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[6] lNOT~764 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[7] lNOT~765 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[8] lNOT~766 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[9] lNOT~767 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[10] lNOT~768 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[11] lNOT~769 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[11] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[12] lNOT~770 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[12] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[13] lNOT~771 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[13] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[14] lNOT~772 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[14] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[15] lNOT~773 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[15] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[16] lNOT~774 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[16] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[17] lNOT~775 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[17] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[18] lNOT~776 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[18] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[19] lNOT~777 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[19] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[20] lNOT~778 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[20] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[21] lNOT~779 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[21] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[22] lNOT~780 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[22] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[23] lNOT~781 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[23] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[24] lNOT~782 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[24] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[25] lNOT~783 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[25] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[26] lNOT~784 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[26] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[27] lNOT~785 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[27] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[28] lNOT~786 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[28] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[29] lNOT~787 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[29] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[30] lNOT~788 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[30] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[31] lNOT~789 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[0] lNOT~758 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[1] lNOT~759 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[2] lNOT~760 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[3] lNOT~761 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[4] lNOT~762 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[5] lNOT~763 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[6] lNOT~764 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[7] lNOT~765 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[8] lNOT~766 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[9] lNOT~767 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[10] lNOT~768 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[11] lNOT~769 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[12] lNOT~770 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[13] lNOT~771 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[14] lNOT~772 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[15] lNOT~773 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[16] lNOT~774 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[16] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[17] lNOT~775 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[17] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[18] lNOT~776 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[18] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[19] lNOT~777 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[19] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[20] lNOT~778 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[20] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[21] lNOT~779 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[21] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[22] lNOT~780 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[22] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[23] lNOT~781 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[23] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[24] lNOT~782 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[24] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[25] lNOT~783 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[25] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[26] lNOT~784 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[26] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[27] lNOT~785 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[27] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[28] lNOT~786 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[28] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[29] lNOT~787 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[29] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[30] lNOT~788 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[30] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[31] lNOT~789 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[31] 
11 1 

.names lNOT~823 lNOT~822 $auto$hard_block.cc:122:cell_hard_block$3475.B[1] 
10 1 
01 1 

.names lNOT~824 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[1] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[2] 
10 1 
01 1 

.names lNOT~825 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[2] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[3] 
10 1 
01 1 

.names lNOT~826 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[3] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[4] 
10 1 
01 1 

.names lNOT~827 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[4] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[5] 
10 1 
01 1 

.names lNOT~828 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[5] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[6] 
10 1 
01 1 

.names lNOT~829 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[6] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[7] 
10 1 
01 1 

.names lNOT~830 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[8] 
10 1 
01 1 

.names lNOT~831 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[8] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[9] 
10 1 
01 1 

.names lNOT~832 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[9] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[10] 
10 1 
01 1 

.names lNOT~833 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[10] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[11] 
10 1 
01 1 

.names lNOT~834 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[11] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[12] 
10 1 
01 1 

.names lNOT~835 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[12] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[13] 
10 1 
01 1 

.names lNOT~836 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[13] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[14] 
10 1 
01 1 

.names lNOT~837 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[14] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[15] 
10 1 
01 1 

.names lNOT~838 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[16] 
10 1 
01 1 

.names lNOT~839 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[16] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[17] 
10 1 
01 1 

.names lNOT~840 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[17] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[18] 
10 1 
01 1 

.names lNOT~841 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[18] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[19] 
10 1 
01 1 

.names lNOT~842 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[19] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[20] 
10 1 
01 1 

.names lNOT~843 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[20] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[21] 
10 1 
01 1 

.names lNOT~844 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[21] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[22] 
10 1 
01 1 

.names lNOT~845 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[22] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[23] 
10 1 
01 1 

.names lNOT~846 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[23] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[24] 
10 1 
01 1 

.names lNOT~847 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[24] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[25] 
10 1 
01 1 

.names lNOT~848 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[25] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[26] 
10 1 
01 1 

.names lNOT~849 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[26] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[27] 
10 1 
01 1 

.names lNOT~850 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[27] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[28] 
10 1 
01 1 

.names lNOT~851 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[28] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[29] 
10 1 
01 1 

.names lNOT~852 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[29] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[30] 
10 1 
01 1 

.names lNOT~853 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[30] \
 $auto$hard_block.cc:122:cell_hard_block$3475.B[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[0] lNOT~919 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[1] lNOT~920 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[2] lNOT~921 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[3] lNOT~922 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[4] lNOT~923 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[5] lNOT~924 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[6] lNOT~925 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[7] lNOT~926 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[8] lNOT~927 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[9] lNOT~928 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[10] lNOT~929 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[11] lNOT~930 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[11] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[12] lNOT~931 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[12] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[13] lNOT~932 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[13] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[14] lNOT~933 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[14] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[15] lNOT~934 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[15] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[16] lNOT~935 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[16] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[17] lNOT~936 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[17] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[18] lNOT~937 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[18] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[19] lNOT~938 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[19] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[20] lNOT~939 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[20] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[21] lNOT~940 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[21] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[22] lNOT~941 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[22] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[23] lNOT~942 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[23] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[24] lNOT~943 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[24] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[25] lNOT~944 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[25] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[26] lNOT~945 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[26] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[27] lNOT~946 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[27] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[28] lNOT~947 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[28] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[29] lNOT~948 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[29] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[30] lNOT~949 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[30] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[31] lNOT~950 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[0] lNOT~919 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[1] lNOT~920 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[2] lNOT~921 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[3] lNOT~922 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[4] lNOT~923 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[5] lNOT~924 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[6] lNOT~925 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[7] lNOT~926 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[8] lNOT~927 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[9] lNOT~928 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[10] lNOT~929 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[11] lNOT~930 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[12] lNOT~931 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[13] lNOT~932 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[14] lNOT~933 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[15] lNOT~934 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[16] lNOT~935 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[16] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[17] lNOT~936 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[17] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[18] lNOT~937 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[18] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[19] lNOT~938 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[19] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[20] lNOT~939 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[20] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[21] lNOT~940 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[21] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[22] lNOT~941 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[22] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[23] lNOT~942 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[23] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[24] lNOT~943 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[24] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[25] lNOT~944 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[25] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[26] lNOT~945 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[26] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[27] lNOT~946 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[27] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[28] lNOT~947 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[28] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[29] lNOT~948 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[29] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[30] lNOT~949 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[30] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[31] lNOT~950 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[31] 
11 1 

.names lNOT~662 lNOT~661 $auto$hard_block.cc:122:cell_hard_block$4942.B[1] 
10 1 
01 1 

.names lNOT~663 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[1] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[2] 
10 1 
01 1 

.names lNOT~664 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[2] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[3] 
10 1 
01 1 

.names lNOT~665 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[3] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[4] 
10 1 
01 1 

.names lNOT~666 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[4] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[5] 
10 1 
01 1 

.names lNOT~667 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[5] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[6] 
10 1 
01 1 

.names lNOT~668 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[6] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[7] 
10 1 
01 1 

.names lNOT~669 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[8] 
10 1 
01 1 

.names lNOT~670 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[8] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[9] 
10 1 
01 1 

.names lNOT~671 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[9] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[10] 
10 1 
01 1 

.names lNOT~672 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[10] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[11] 
10 1 
01 1 

.names lNOT~673 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[11] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[12] 
10 1 
01 1 

.names lNOT~674 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[12] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[13] 
10 1 
01 1 

.names lNOT~675 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[13] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[14] 
10 1 
01 1 

.names lNOT~676 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[14] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[15] 
10 1 
01 1 

.names lNOT~677 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[16] 
10 1 
01 1 

.names lNOT~678 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[16] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[17] 
10 1 
01 1 

.names lNOT~679 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[17] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[18] 
10 1 
01 1 

.names lNOT~680 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[18] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[19] 
10 1 
01 1 

.names lNOT~681 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[19] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[20] 
10 1 
01 1 

.names lNOT~682 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[20] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[21] 
10 1 
01 1 

.names lNOT~683 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[21] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[22] 
10 1 
01 1 

.names lNOT~684 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[22] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[23] 
10 1 
01 1 

.names lNOT~685 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[23] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[24] 
10 1 
01 1 

.names lNOT~686 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[24] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[25] 
10 1 
01 1 

.names lNOT~687 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[25] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[26] 
10 1 
01 1 

.names lNOT~688 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[26] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[27] 
10 1 
01 1 

.names lNOT~689 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[27] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[28] 
10 1 
01 1 

.names lNOT~690 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[28] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[29] 
10 1 
01 1 

.names lNOT~691 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[29] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[30] 
10 1 
01 1 

.names lNOT~692 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[30] \
 $auto$hard_block.cc:122:cell_hard_block$4942.B[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[0] lNOT~597 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[1] lNOT~598 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[2] lNOT~599 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[3] lNOT~600 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[4] lNOT~601 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[5] lNOT~602 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[6] lNOT~603 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[7] lNOT~604 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[8] lNOT~605 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[9] lNOT~606 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[10] lNOT~607 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[11] lNOT~608 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[11] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[12] lNOT~609 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[12] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[13] lNOT~610 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[13] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[14] lNOT~611 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[14] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[15] lNOT~612 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[15] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[16] lNOT~613 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[16] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[17] lNOT~614 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[17] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[18] lNOT~615 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[18] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[19] lNOT~616 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[19] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[20] lNOT~617 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[20] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[21] lNOT~618 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[21] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[22] lNOT~619 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[22] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[23] lNOT~620 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[23] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[24] lNOT~621 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[24] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[25] lNOT~622 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[25] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[26] lNOT~623 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[26] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[27] lNOT~624 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[27] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[28] lNOT~625 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[28] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[29] lNOT~626 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[29] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[30] lNOT~627 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[30] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[31] lNOT~628 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[0] lNOT~597 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[1] lNOT~598 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[2] lNOT~599 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[3] lNOT~600 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[4] lNOT~601 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[5] lNOT~602 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[6] lNOT~603 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[7] lNOT~604 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[8] lNOT~605 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[9] lNOT~606 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[10] lNOT~607 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[11] lNOT~608 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[12] lNOT~609 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[13] lNOT~610 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[14] lNOT~611 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[15] lNOT~612 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[16] lNOT~613 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[16] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[17] lNOT~614 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[17] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[18] lNOT~615 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[18] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[19] lNOT~616 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[19] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[20] lNOT~617 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[20] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[21] lNOT~618 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[21] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[22] lNOT~619 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[22] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[23] lNOT~620 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[23] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[24] lNOT~621 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[24] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[25] lNOT~622 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[25] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[26] lNOT~623 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[26] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[27] lNOT~624 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[27] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[28] lNOT~625 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[28] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[29] lNOT~626 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[29] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[30] lNOT~627 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[30] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[31] lNOT~628 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[31] 
11 1 

.names lNOT~501 lNOT~500 $auto$hard_block.cc:122:cell_hard_block$6409.B[1] 
10 1 
01 1 

.names lNOT~502 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[1] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[2] 
10 1 
01 1 

.names lNOT~503 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[2] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[3] 
10 1 
01 1 

.names lNOT~504 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[3] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[4] 
10 1 
01 1 

.names lNOT~505 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[4] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[5] 
10 1 
01 1 

.names lNOT~506 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[5] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[6] 
10 1 
01 1 

.names lNOT~507 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[6] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[7] 
10 1 
01 1 

.names lNOT~508 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[8] 
10 1 
01 1 

.names lNOT~509 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[8] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[9] 
10 1 
01 1 

.names lNOT~510 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[9] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[10] 
10 1 
01 1 

.names lNOT~511 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[10] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[11] 
10 1 
01 1 

.names lNOT~512 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[11] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[12] 
10 1 
01 1 

.names lNOT~513 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[12] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[13] 
10 1 
01 1 

.names lNOT~514 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[13] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[14] 
10 1 
01 1 

.names lNOT~515 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[14] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[15] 
10 1 
01 1 

.names lNOT~516 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[16] 
10 1 
01 1 

.names lNOT~517 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[16] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[17] 
10 1 
01 1 

.names lNOT~518 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[17] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[18] 
10 1 
01 1 

.names lNOT~519 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[18] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[19] 
10 1 
01 1 

.names lNOT~520 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[19] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[20] 
10 1 
01 1 

.names lNOT~521 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[20] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[21] 
10 1 
01 1 

.names lNOT~522 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[21] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[22] 
10 1 
01 1 

.names lNOT~523 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[22] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[23] 
10 1 
01 1 

.names lNOT~524 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[23] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[24] 
10 1 
01 1 

.names lNOT~525 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[24] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[25] 
10 1 
01 1 

.names lNOT~526 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[25] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[26] 
10 1 
01 1 

.names lNOT~527 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[26] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[27] 
10 1 
01 1 

.names lNOT~528 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[27] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[28] 
10 1 
01 1 

.names lNOT~529 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[28] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[29] 
10 1 
01 1 

.names lNOT~530 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[29] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[30] 
10 1 
01 1 

.names lNOT~531 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[30] \
 $auto$hard_block.cc:122:cell_hard_block$6409.B[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[0] lNOT~436 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[0] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[1] lNOT~437 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[1] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[2] lNOT~438 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[2] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[3] lNOT~439 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[3] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[4] lNOT~440 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[4] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[5] lNOT~441 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[5] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[6] lNOT~442 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[6] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[7] lNOT~443 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[7] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[8] lNOT~444 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[8] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[9] lNOT~445 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[9] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[10] lNOT~446 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[10] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[11] lNOT~447 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[11] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[12] lNOT~448 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[12] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[13] lNOT~449 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[13] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[14] lNOT~450 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[14] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[15] lNOT~451 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[15] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[16] lNOT~452 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[16] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[17] lNOT~453 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[17] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[18] lNOT~454 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[18] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[19] lNOT~455 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[19] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[20] lNOT~456 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[20] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[21] lNOT~457 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[21] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[22] lNOT~458 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[22] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[23] lNOT~459 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[23] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[24] lNOT~460 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[24] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[25] lNOT~461 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[25] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[26] lNOT~462 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[26] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[27] lNOT~463 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[27] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[28] lNOT~464 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[28] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[29] lNOT~465 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[29] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[30] lNOT~466 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[30] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[31] lNOT~467 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[0] lNOT~436 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[1] lNOT~437 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[2] lNOT~438 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[3] lNOT~439 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[4] lNOT~440 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[5] lNOT~441 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[6] lNOT~442 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[7] lNOT~443 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[8] lNOT~444 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[9] lNOT~445 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[10] lNOT~446 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[11] lNOT~447 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[12] lNOT~448 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[13] lNOT~449 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[14] lNOT~450 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[15] lNOT~451 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[16] lNOT~452 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[16] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[17] lNOT~453 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[17] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[18] lNOT~454 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[18] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[19] lNOT~455 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[19] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[20] lNOT~456 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[20] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[21] lNOT~457 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[21] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[22] lNOT~458 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[22] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[23] lNOT~459 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[23] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[24] lNOT~460 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[24] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[25] lNOT~461 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[25] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[26] lNOT~462 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[26] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[27] lNOT~463 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[27] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[28] lNOT~464 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[28] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[29] lNOT~465 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[29] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[30] lNOT~466 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[30] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[31] lNOT~467 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[31] 
11 1 

.names lNOT~340 lNOT~339 $auto$hard_block.cc:122:cell_hard_block$7908.B[1] 
10 1 
01 1 

.names lNOT~341 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[1] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[2] 
10 1 
01 1 

.names lNOT~342 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[2] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[3] 
10 1 
01 1 

.names lNOT~343 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[3] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[4] 
10 1 
01 1 

.names lNOT~344 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[4] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[5] 
10 1 
01 1 

.names lNOT~345 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[5] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[6] 
10 1 
01 1 

.names lNOT~346 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[6] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[7] 
10 1 
01 1 

.names lNOT~347 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[8] 
10 1 
01 1 

.names lNOT~348 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[8] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[9] 
10 1 
01 1 

.names lNOT~349 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[9] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[10] 
10 1 
01 1 

.names lNOT~350 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[10] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[11] 
10 1 
01 1 

.names lNOT~351 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[11] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[12] 
10 1 
01 1 

.names lNOT~352 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[12] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[13] 
10 1 
01 1 

.names lNOT~353 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[13] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[14] 
10 1 
01 1 

.names lNOT~354 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[14] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[15] 
10 1 
01 1 

.names lNOT~355 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[16] 
10 1 
01 1 

.names lNOT~356 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[16] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[17] 
10 1 
01 1 

.names lNOT~357 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[17] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[18] 
10 1 
01 1 

.names lNOT~358 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[18] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[19] 
10 1 
01 1 

.names lNOT~359 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[19] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[20] 
10 1 
01 1 

.names lNOT~360 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[20] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[21] 
10 1 
01 1 

.names lNOT~361 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[21] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[22] 
10 1 
01 1 

.names lNOT~362 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[22] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[23] 
10 1 
01 1 

.names lNOT~363 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[23] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[24] 
10 1 
01 1 

.names lNOT~364 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[24] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[25] 
10 1 
01 1 

.names lNOT~365 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[25] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[26] 
10 1 
01 1 

.names lNOT~366 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[26] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[27] 
10 1 
01 1 

.names lNOT~367 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[27] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[28] 
10 1 
01 1 

.names lNOT~368 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[28] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[29] 
10 1 
01 1 

.names lNOT~369 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[29] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[30] 
10 1 
01 1 

.names lNOT~370 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[30] \
 $auto$hard_block.cc:122:cell_hard_block$7908.B[31] 
10 1 
01 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18927[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20756_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18927[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18927[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18927[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18927[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18927[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18927[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18927[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18944[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18944[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18944[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18944[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18953[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18953[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18958[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[2] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[4] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[6] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[8] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[10] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[12] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[14] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[16] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[18] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[20] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[22] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[24] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[26] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[28] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[15] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18927[3] $auto$simplemap.cc:125:simplemap_reduce$18927[2] \
 $auto$simplemap.cc:125:simplemap_reduce$18944[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18927[5] $auto$simplemap.cc:125:simplemap_reduce$18927[4] \
 $auto$simplemap.cc:125:simplemap_reduce$18944[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18927[7] $auto$simplemap.cc:125:simplemap_reduce$18927[6] \
 $auto$simplemap.cc:125:simplemap_reduce$18944[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18927[9] $auto$simplemap.cc:125:simplemap_reduce$18927[8] \
 $auto$simplemap.cc:125:simplemap_reduce$18944[4] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18927[11] $auto$simplemap.cc:125:simplemap_reduce$18927[10] \
 $auto$simplemap.cc:125:simplemap_reduce$18944[5] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18927[13] $auto$simplemap.cc:125:simplemap_reduce$18927[12] \
 $auto$simplemap.cc:125:simplemap_reduce$18944[6] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18927[15] $auto$simplemap.cc:125:simplemap_reduce$18927[14] \
 $auto$simplemap.cc:125:simplemap_reduce$18944[7] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18944[3] $auto$simplemap.cc:125:simplemap_reduce$18944[2] \
 $auto$simplemap.cc:125:simplemap_reduce$18953[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18944[5] $auto$simplemap.cc:125:simplemap_reduce$18944[4] \
 $auto$simplemap.cc:125:simplemap_reduce$18953[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18944[7] $auto$simplemap.cc:125:simplemap_reduce$18944[6] \
 $auto$simplemap.cc:125:simplemap_reduce$18953[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18953[3] $auto$simplemap.cc:125:simplemap_reduce$18953[2] \
 $auto$simplemap.cc:125:simplemap_reduce$18958[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.CO[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $auto$simplemap.cc:125:simplemap_reduce$18927[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20756_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.CO[32] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20708_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20753_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20713_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20756_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20761_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20785_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20797_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20713_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20761_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20785_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20797_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.CO[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20708_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20753_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20754_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20756_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20754_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20778_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20778_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[32] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.CO[32] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18975[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18975[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18975[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18975[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18975[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18975[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18975[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18992[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18992[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18992[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18992[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19001[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19001[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19006[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[2] \
 $auto$simplemap.cc:125:simplemap_reduce$18975[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[4] \
 $auto$simplemap.cc:125:simplemap_reduce$18975[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[6] \
 $auto$simplemap.cc:125:simplemap_reduce$18975[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[8] \
 $auto$simplemap.cc:125:simplemap_reduce$18975[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[10] \
 $auto$simplemap.cc:125:simplemap_reduce$18975[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[12] \
 $auto$simplemap.cc:125:simplemap_reduce$18975[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[14] \
 $auto$simplemap.cc:125:simplemap_reduce$18975[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[16] \
 $auto$simplemap.cc:125:simplemap_reduce$18975[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[18] \
 $auto$simplemap.cc:125:simplemap_reduce$18975[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[20] \
 $auto$simplemap.cc:125:simplemap_reduce$18975[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[22] \
 $auto$simplemap.cc:125:simplemap_reduce$18975[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[24] \
 $auto$simplemap.cc:125:simplemap_reduce$18975[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[26] \
 $auto$simplemap.cc:125:simplemap_reduce$18975[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[28] \
 $auto$simplemap.cc:125:simplemap_reduce$18975[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $auto$simplemap.cc:125:simplemap_reduce$18975[15] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18975[3] $auto$simplemap.cc:125:simplemap_reduce$18975[2] \
 $auto$simplemap.cc:125:simplemap_reduce$18992[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18975[5] $auto$simplemap.cc:125:simplemap_reduce$18975[4] \
 $auto$simplemap.cc:125:simplemap_reduce$18992[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18975[7] $auto$simplemap.cc:125:simplemap_reduce$18975[6] \
 $auto$simplemap.cc:125:simplemap_reduce$18992[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18975[9] $auto$simplemap.cc:125:simplemap_reduce$18975[8] \
 $auto$simplemap.cc:125:simplemap_reduce$18992[4] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18975[11] $auto$simplemap.cc:125:simplemap_reduce$18975[10] \
 $auto$simplemap.cc:125:simplemap_reduce$18992[5] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18975[13] $auto$simplemap.cc:125:simplemap_reduce$18975[12] \
 $auto$simplemap.cc:125:simplemap_reduce$18992[6] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18975[15] $auto$simplemap.cc:125:simplemap_reduce$18975[14] \
 $auto$simplemap.cc:125:simplemap_reduce$18992[7] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18992[3] $auto$simplemap.cc:125:simplemap_reduce$18992[2] \
 $auto$simplemap.cc:125:simplemap_reduce$19001[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18992[5] $auto$simplemap.cc:125:simplemap_reduce$18992[4] \
 $auto$simplemap.cc:125:simplemap_reduce$19001[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$18992[7] $auto$simplemap.cc:125:simplemap_reduce$18992[6] \
 $auto$simplemap.cc:125:simplemap_reduce$19001[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19001[3] $auto$simplemap.cc:125:simplemap_reduce$19001[2] \
 $auto$simplemap.cc:125:simplemap_reduce$19006[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.CO[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y \
 $auto$simplemap.cc:125:simplemap_reduce$18975[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.CO[32] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21383_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21386_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21389_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21392_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21395_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21398_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21401_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21404_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21407_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21410_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21413_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21416_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21419_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21422_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19015[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21428_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19015[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21387_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21431_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19015[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21393_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21434_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19015[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21399_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21437_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19015[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21405_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21440_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19015[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21411_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21443_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19015[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21417_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21446_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19015[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21423_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21449_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19032[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21452_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19032[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21435_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21455_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19032[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21441_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21458_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19032[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21447_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21461_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19041[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21464_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19041[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21459_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21467_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19046[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21470_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[2] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[4] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[6] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[8] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[10] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[12] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[14] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[16] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[18] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[20] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[22] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[24] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[26] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[28] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[30] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[15] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19015[3] $auto$simplemap.cc:125:simplemap_reduce$19015[2] \
 $auto$simplemap.cc:125:simplemap_reduce$19032[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19015[5] $auto$simplemap.cc:125:simplemap_reduce$19015[4] \
 $auto$simplemap.cc:125:simplemap_reduce$19032[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19015[7] $auto$simplemap.cc:125:simplemap_reduce$19015[6] \
 $auto$simplemap.cc:125:simplemap_reduce$19032[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19015[9] $auto$simplemap.cc:125:simplemap_reduce$19015[8] \
 $auto$simplemap.cc:125:simplemap_reduce$19032[4] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19015[11] $auto$simplemap.cc:125:simplemap_reduce$19015[10] \
 $auto$simplemap.cc:125:simplemap_reduce$19032[5] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19015[13] $auto$simplemap.cc:125:simplemap_reduce$19015[12] \
 $auto$simplemap.cc:125:simplemap_reduce$19032[6] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19015[15] $auto$simplemap.cc:125:simplemap_reduce$19015[14] \
 $auto$simplemap.cc:125:simplemap_reduce$19032[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19015[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21383_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21384_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21386_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21387_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21389_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21390_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21392_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21393_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21395_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21396_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21398_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21399_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21401_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21402_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21404_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21405_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21407_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21408_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21410_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21411_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21413_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21414_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21416_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21417_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21419_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21420_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21422_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21423_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21384_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21428_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21390_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21431_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21432_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21396_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21434_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21435_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21402_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21437_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21438_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21408_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21440_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21441_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21414_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21443_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21444_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21420_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21446_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21447_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21432_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21452_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21438_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21455_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21456_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21444_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21458_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21459_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21449_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21461_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21462_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21456_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21464_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21462_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21467_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21468_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21468_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21470_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.CO[31] 
1- 1 
-1 1 

.names lNOT~823 lNOT~822 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[1] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20713_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[3] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20761_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[7] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20785_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[15] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20797_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[32] 
11 1 

.names lNOT~825 lNOT~824 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20713_Y 
11 1 

.names lNOT~827 lNOT~826 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y 
11 1 

.names lNOT~829 lNOT~828 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y 
11 1 

.names lNOT~831 lNOT~830 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y 
11 1 

.names lNOT~833 lNOT~832 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y 
11 1 

.names lNOT~835 lNOT~834 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y 
11 1 

.names lNOT~837 lNOT~836 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y 
11 1 

.names lNOT~839 lNOT~838 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y 
11 1 

.names lNOT~841 lNOT~840 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y 
11 1 

.names lNOT~843 lNOT~842 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y 
11 1 

.names lNOT~845 lNOT~844 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y 
11 1 

.names lNOT~847 lNOT~846 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y 
11 1 

.names lNOT~849 lNOT~848 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y 
11 1 

.names lNOT~851 lNOT~850 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y 
11 1 

.names lNOT~853 lNOT~852 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20761_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20785_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20797_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[23] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[11] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[19] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[27] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[5] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[9] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[13] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[17] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[21] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[25] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[29] 
11 1 

.names lNOT~824 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[2] 
11 1 

.names lNOT~826 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[4] 
11 1 

.names lNOT~828 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[6] 
11 1 

.names lNOT~830 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[8] 
11 1 

.names lNOT~832 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[10] 
11 1 

.names lNOT~834 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[12] 
11 1 

.names lNOT~836 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[14] 
11 1 

.names lNOT~838 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[16] 
11 1 

.names lNOT~840 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[18] 
11 1 

.names lNOT~842 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[20] 
11 1 

.names lNOT~844 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[22] 
11 1 

.names lNOT~846 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[24] 
11 1 

.names lNOT~848 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[26] 
11 1 

.names lNOT~850 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[28] 
11 1 

.names lNOT~852 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[30] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19376[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19376[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19376[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19376[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19376[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19376[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19376[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19393[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19393[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19393[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19393[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19402[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19402[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19407[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[2] \
 $auto$simplemap.cc:125:simplemap_reduce$19376[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[4] \
 $auto$simplemap.cc:125:simplemap_reduce$19376[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[6] \
 $auto$simplemap.cc:125:simplemap_reduce$19376[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[8] \
 $auto$simplemap.cc:125:simplemap_reduce$19376[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[10] \
 $auto$simplemap.cc:125:simplemap_reduce$19376[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[12] \
 $auto$simplemap.cc:125:simplemap_reduce$19376[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[14] \
 $auto$simplemap.cc:125:simplemap_reduce$19376[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[16] \
 $auto$simplemap.cc:125:simplemap_reduce$19376[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[18] \
 $auto$simplemap.cc:125:simplemap_reduce$19376[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[20] \
 $auto$simplemap.cc:125:simplemap_reduce$19376[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[22] \
 $auto$simplemap.cc:125:simplemap_reduce$19376[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[24] \
 $auto$simplemap.cc:125:simplemap_reduce$19376[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[26] \
 $auto$simplemap.cc:125:simplemap_reduce$19376[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[28] \
 $auto$simplemap.cc:125:simplemap_reduce$19376[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $auto$simplemap.cc:125:simplemap_reduce$19376[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.CO[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y \
 $auto$simplemap.cc:125:simplemap_reduce$19376[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.CO[32] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20708_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20753_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20713_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20756_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20761_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20785_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20797_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20713_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20761_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20785_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20797_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.CO[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20708_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20753_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20754_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20756_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20754_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20778_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20778_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[32] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.CO[32] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19418[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20756_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19418[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19418[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19418[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19418[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19418[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19418[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19418[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19435[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19435[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19435[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19435[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19444[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19444[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19449[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[2] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[4] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[6] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[8] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[10] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[12] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[14] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[16] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[18] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[20] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[22] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[24] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[26] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[28] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.CO[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19418[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20756_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.CO[32] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21383_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21386_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21389_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21392_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21395_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21398_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21401_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21404_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21407_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21410_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21413_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21416_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21419_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21422_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19459[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21428_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19459[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21387_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21431_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19459[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21393_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21434_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19459[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21399_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21437_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19459[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21405_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21440_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19459[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21411_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21443_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19459[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21417_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21446_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19459[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21423_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21449_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19476[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21452_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19476[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21435_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21455_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19476[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21441_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21458_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19476[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21447_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21461_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19485[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21464_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19485[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21459_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21467_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19490[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21470_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[2] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[4] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[6] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[8] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[10] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[12] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[14] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[16] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[18] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[20] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[22] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[24] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[26] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[28] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[30] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19459[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21383_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21384_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21386_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21387_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21389_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21390_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21392_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21393_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21395_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21396_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21398_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21399_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21401_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21402_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21404_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21405_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21407_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21408_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21410_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21411_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21413_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21414_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21416_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21417_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21419_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21420_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21422_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21423_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21384_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21428_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21390_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21431_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21432_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21396_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21434_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21435_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21402_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21437_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21438_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21408_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21440_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21441_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21414_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21443_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21444_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21420_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21446_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21447_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21432_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21452_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21438_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21455_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21456_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21444_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21458_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21459_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21449_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21461_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21462_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21456_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21464_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21462_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21467_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21468_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21468_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21470_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.CO[31] 
1- 1 
-1 1 

.names lNOT~662 lNOT~661 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[1] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20713_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[3] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20761_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[7] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20785_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[15] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20797_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[32] 
11 1 

.names lNOT~664 lNOT~663 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20713_Y 
11 1 

.names lNOT~666 lNOT~665 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y 
11 1 

.names lNOT~668 lNOT~667 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y 
11 1 

.names lNOT~670 lNOT~669 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y 
11 1 

.names lNOT~672 lNOT~671 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y 
11 1 

.names lNOT~674 lNOT~673 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y 
11 1 

.names lNOT~676 lNOT~675 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y 
11 1 

.names lNOT~678 lNOT~677 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y 
11 1 

.names lNOT~680 lNOT~679 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y 
11 1 

.names lNOT~682 lNOT~681 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y 
11 1 

.names lNOT~684 lNOT~683 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y 
11 1 

.names lNOT~686 lNOT~685 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y 
11 1 

.names lNOT~688 lNOT~687 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y 
11 1 

.names lNOT~690 lNOT~689 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y 
11 1 

.names lNOT~692 lNOT~691 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20761_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20785_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20797_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[23] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[11] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[19] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[27] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[5] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[9] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[13] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[17] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[21] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[25] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[29] 
11 1 

.names lNOT~663 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[2] 
11 1 

.names lNOT~665 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[4] 
11 1 

.names lNOT~667 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[6] 
11 1 

.names lNOT~669 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[8] 
11 1 

.names lNOT~671 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[10] 
11 1 

.names lNOT~673 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[12] 
11 1 

.names lNOT~675 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[14] 
11 1 

.names lNOT~677 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[16] 
11 1 

.names lNOT~679 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[18] 
11 1 

.names lNOT~681 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[20] 
11 1 

.names lNOT~683 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[22] 
11 1 

.names lNOT~685 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[24] 
11 1 

.names lNOT~687 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[26] 
11 1 

.names lNOT~689 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[28] 
11 1 

.names lNOT~691 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[30] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19792[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19792[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19792[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19792[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19792[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19792[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19792[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19809[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19809[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19809[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19809[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19818[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19818[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19823[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[2] \
 $auto$simplemap.cc:125:simplemap_reduce$19792[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[4] \
 $auto$simplemap.cc:125:simplemap_reduce$19792[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[6] \
 $auto$simplemap.cc:125:simplemap_reduce$19792[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[8] \
 $auto$simplemap.cc:125:simplemap_reduce$19792[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[10] \
 $auto$simplemap.cc:125:simplemap_reduce$19792[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[12] \
 $auto$simplemap.cc:125:simplemap_reduce$19792[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[14] \
 $auto$simplemap.cc:125:simplemap_reduce$19792[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[16] \
 $auto$simplemap.cc:125:simplemap_reduce$19792[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[18] \
 $auto$simplemap.cc:125:simplemap_reduce$19792[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[20] \
 $auto$simplemap.cc:125:simplemap_reduce$19792[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[22] \
 $auto$simplemap.cc:125:simplemap_reduce$19792[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[24] \
 $auto$simplemap.cc:125:simplemap_reduce$19792[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[26] \
 $auto$simplemap.cc:125:simplemap_reduce$19792[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[28] \
 $auto$simplemap.cc:125:simplemap_reduce$19792[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $auto$simplemap.cc:125:simplemap_reduce$19792[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.CO[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y \
 $auto$simplemap.cc:125:simplemap_reduce$19792[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.CO[32] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20708_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20753_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20713_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20756_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20761_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20785_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20797_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20713_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20761_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20785_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20797_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.CO[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20708_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20753_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20754_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20756_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20754_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20778_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20778_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[32] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.CO[32] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19834[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20756_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19834[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19834[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19834[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19834[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19834[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19834[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19834[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19851[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19851[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19851[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19851[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19860[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19860[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19865[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[2] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[4] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[6] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[8] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[10] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[12] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[14] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[16] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[18] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[20] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[22] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[24] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[26] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[28] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.CO[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19834[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20756_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.CO[32] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21383_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21386_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21389_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21392_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21395_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21398_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21401_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21404_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21407_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21410_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21413_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21416_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21419_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21422_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19875[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21428_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19875[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21387_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21431_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19875[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21393_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21434_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19875[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21399_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21437_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19875[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21405_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21440_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19875[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21411_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21443_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19875[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21417_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21446_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19875[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21423_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21449_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19892[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21452_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19892[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21435_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21455_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19892[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21441_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21458_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19892[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21447_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21461_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19901[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21464_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19901[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21459_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21467_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$19906[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21470_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[2] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[4] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[6] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[8] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[10] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[12] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[14] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[16] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[18] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[20] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[22] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[1] \
 $auto$simplemap.cc:125:simplemap_reduce$19875[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21383_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21384_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21386_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21387_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21389_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21390_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21392_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21393_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21395_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21396_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21398_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21399_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21401_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21402_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21404_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21405_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21407_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21408_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21410_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21411_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21413_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21414_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21416_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21417_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21419_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21420_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21422_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21423_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21384_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21428_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21390_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21431_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21432_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21396_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21434_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21435_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21402_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21437_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21438_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21408_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21440_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21441_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21414_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21443_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21444_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21420_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21446_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21447_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21432_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21452_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21438_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21455_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21456_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21444_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21458_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21459_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21449_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21461_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21462_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21456_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21464_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21462_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21467_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21468_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21468_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21470_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.CO[31] 
1- 1 
-1 1 

.names lNOT~501 lNOT~500 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[1] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20713_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[3] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20761_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[7] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20785_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[15] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20797_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[32] 
11 1 

.names lNOT~503 lNOT~502 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20713_Y 
11 1 

.names lNOT~505 lNOT~504 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y 
11 1 

.names lNOT~507 lNOT~506 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y 
11 1 

.names lNOT~509 lNOT~508 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y 
11 1 

.names lNOT~511 lNOT~510 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y 
11 1 

.names lNOT~513 lNOT~512 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y 
11 1 

.names lNOT~515 lNOT~514 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y 
11 1 

.names lNOT~517 lNOT~516 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y 
11 1 

.names lNOT~519 lNOT~518 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y 
11 1 

.names lNOT~521 lNOT~520 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y 
11 1 

.names lNOT~523 lNOT~522 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y 
11 1 

.names lNOT~525 lNOT~524 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y 
11 1 

.names lNOT~527 lNOT~526 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y 
11 1 

.names lNOT~529 lNOT~528 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y 
11 1 

.names lNOT~531 lNOT~530 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20761_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20785_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20797_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[23] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[11] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[19] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[27] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[5] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[9] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[13] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[17] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[21] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[25] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[29] 
11 1 

.names lNOT~502 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[2] 
11 1 

.names lNOT~504 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[4] 
11 1 

.names lNOT~506 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[6] 
11 1 

.names lNOT~508 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[8] 
11 1 

.names lNOT~510 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[10] 
11 1 

.names lNOT~512 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[12] 
11 1 

.names lNOT~514 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[14] 
11 1 

.names lNOT~516 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[16] 
11 1 

.names lNOT~518 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[18] 
11 1 

.names lNOT~520 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[20] 
11 1 

.names lNOT~522 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[22] 
11 1 

.names lNOT~524 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[24] 
11 1 

.names lNOT~526 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[26] 
11 1 

.names lNOT~528 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[28] 
11 1 

.names lNOT~530 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[30] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20208[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20208[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20208[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20208[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20208[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20208[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20208[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20225[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20225[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20225[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20225[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20234[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20234[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20239[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[2] \
 $auto$simplemap.cc:125:simplemap_reduce$20208[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[6] \
 $auto$simplemap.cc:125:simplemap_reduce$20208[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[10] \
 $auto$simplemap.cc:125:simplemap_reduce$20208[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[12] \
 $auto$simplemap.cc:125:simplemap_reduce$20208[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[14] \
 $auto$simplemap.cc:125:simplemap_reduce$20208[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[18] \
 $auto$simplemap.cc:125:simplemap_reduce$20208[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[20] \
 $auto$simplemap.cc:125:simplemap_reduce$20208[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[22] \
 $auto$simplemap.cc:125:simplemap_reduce$20208[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[24] \
 $auto$simplemap.cc:125:simplemap_reduce$20208[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[26] \
 $auto$simplemap.cc:125:simplemap_reduce$20208[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[28] \
 $auto$simplemap.cc:125:simplemap_reduce$20208[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $auto$simplemap.cc:125:simplemap_reduce$20208[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.CO[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y \
 $auto$simplemap.cc:125:simplemap_reduce$20208[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.CO[32] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.CO[0] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20708_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20753_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20713_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20756_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20761_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20785_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20797_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20713_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[30] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20761_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20785_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20797_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.CO[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.X[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.CO[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20708_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20753_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20754_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20756_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20754_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20778_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20778_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[32] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.CO[32] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20250[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20756_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20250[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20250[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20250[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20250[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20250[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20250[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20250[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20267[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20267[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20267[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20267[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20276[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20276[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20281[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[2] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[4] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[2] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[6] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[3] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[8] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[4] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[10] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[5] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[12] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[14] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[16] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[18] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[20] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[22] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[24] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[26] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[28] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[15] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.CO[31] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[1] \
 $auto$simplemap.cc:125:simplemap_reduce$20250[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20711_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20714_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20715_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20717_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20720_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20721_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20723_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20726_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20727_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20729_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20732_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20733_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20735_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20738_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20739_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20741_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20744_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20745_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20747_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20750_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20751_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20712_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20756_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20718_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20759_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20724_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20762_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20763_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20730_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20765_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20736_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20768_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20769_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20742_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20771_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20748_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20774_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20775_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20760_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20780_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20766_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20783_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20772_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20786_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20787_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20777_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20789_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20784_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20792_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20790_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20795_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20796_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$20798_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.CO[31] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[32] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:248$20879_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.CO[32] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[0] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[2] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21383_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[4] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21386_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[6] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21389_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[8] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21392_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[10] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21395_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[12] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21398_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[14] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21401_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[16] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21404_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[18] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21407_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[20] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21410_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[22] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21413_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[24] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21416_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[26] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21419_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[28] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21422_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20291[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.CO[1] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21428_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20291[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21387_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21431_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20291[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21393_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21434_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20291[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21399_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21437_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20291[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21405_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21440_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20291[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21411_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21443_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20291[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21417_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21446_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20291[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21423_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21449_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20308[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.CO[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21452_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20308[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21435_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21455_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20308[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21441_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21458_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20308[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21447_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21461_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20317[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.CO[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21464_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20317[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21459_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21467_Y 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20322[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.CO[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21470_Y 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[2] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[12] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[6] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[14] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[7] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[16] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[8] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[18] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[9] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[20] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[10] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[22] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[11] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[24] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[12] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[26] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[13] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[28] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[14] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[30] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[15] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20291[3] $auto$simplemap.cc:125:simplemap_reduce$20291[2] \
 $auto$simplemap.cc:125:simplemap_reduce$20308[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20291[5] $auto$simplemap.cc:125:simplemap_reduce$20291[4] \
 $auto$simplemap.cc:125:simplemap_reduce$20308[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20291[7] $auto$simplemap.cc:125:simplemap_reduce$20291[6] \
 $auto$simplemap.cc:125:simplemap_reduce$20308[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20291[9] $auto$simplemap.cc:125:simplemap_reduce$20291[8] \
 $auto$simplemap.cc:125:simplemap_reduce$20308[4] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20291[11] $auto$simplemap.cc:125:simplemap_reduce$20291[10] \
 $auto$simplemap.cc:125:simplemap_reduce$20308[5] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20291[13] $auto$simplemap.cc:125:simplemap_reduce$20291[12] \
 $auto$simplemap.cc:125:simplemap_reduce$20308[6] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20291[15] $auto$simplemap.cc:125:simplemap_reduce$20291[14] \
 $auto$simplemap.cc:125:simplemap_reduce$20308[7] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20308[3] $auto$simplemap.cc:125:simplemap_reduce$20308[2] \
 $auto$simplemap.cc:125:simplemap_reduce$20317[1] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20308[5] $auto$simplemap.cc:125:simplemap_reduce$20308[4] \
 $auto$simplemap.cc:125:simplemap_reduce$20317[2] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20308[7] $auto$simplemap.cc:125:simplemap_reduce$20308[6] \
 $auto$simplemap.cc:125:simplemap_reduce$20317[3] 
11 1 

.names $auto$simplemap.cc:125:simplemap_reduce$20317[3] $auto$simplemap.cc:125:simplemap_reduce$20317[2] \
 $auto$simplemap.cc:125:simplemap_reduce$20322[1] 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[1] \
 $auto$simplemap.cc:125:simplemap_reduce$20291[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.CO[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[3] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21383_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21384_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[5] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21386_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21387_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[7] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21389_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21390_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[9] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21392_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21393_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[11] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21395_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21396_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[13] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21398_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21399_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[15] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21401_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21402_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[17] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21404_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21405_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[19] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21407_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21408_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[21] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21410_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21411_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[23] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21413_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21414_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[25] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21416_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21417_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[27] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21419_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21420_Y 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[29] \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21422_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21423_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21384_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21428_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.CO[3] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21390_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21431_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21432_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21396_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21434_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21435_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21402_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21437_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21438_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21408_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21440_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21441_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21414_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21443_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21444_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21420_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21446_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21447_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21432_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21452_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.CO[7] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21438_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21455_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21456_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21444_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21458_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21459_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21449_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21461_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21462_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21456_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21464_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.CO[15] 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21462_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21467_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21468_Y 
1- 1 
-1 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$or$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21468_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:240$21470_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.CO[31] 
1- 1 
-1 1 

.names lNOT~340 lNOT~339 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[1] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20713_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[3] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20761_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[7] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20785_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[15] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20797_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[32] 
11 1 

.names lNOT~342 lNOT~341 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20713_Y 
11 1 

.names lNOT~344 lNOT~343 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y 
11 1 

.names lNOT~346 lNOT~345 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y 
11 1 

.names lNOT~348 lNOT~347 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y 
11 1 

.names lNOT~350 lNOT~349 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y 
11 1 

.names lNOT~352 lNOT~351 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y 
11 1 

.names lNOT~354 lNOT~353 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y 
11 1 

.names lNOT~356 lNOT~355 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y 
11 1 

.names lNOT~358 lNOT~357 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y 
11 1 

.names lNOT~360 lNOT~359 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y 
11 1 

.names lNOT~362 lNOT~361 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y 
11 1 

.names lNOT~364 lNOT~363 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y 
11 1 

.names lNOT~366 lNOT~365 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y 
11 1 

.names lNOT~368 lNOT~367 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y 
11 1 

.names lNOT~370 lNOT~369 \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20719_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20761_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20725_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20731_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20737_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20743_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20749_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20755_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20767_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20785_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20773_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20779_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20791_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20797_Y 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20788_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[23] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20764_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[11] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20770_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[19] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20776_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[27] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20716_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[5] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20722_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[9] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20728_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[13] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20734_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[17] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20740_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[21] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20746_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[25] 
11 1 

.names \
 $techmap$techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.lcu.$and$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:241$20752_Y \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[29] 
11 1 

.names lNOT~341 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[2] 
11 1 

.names lNOT~343 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[4] 
11 1 

.names lNOT~345 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[6] 
11 1 

.names lNOT~347 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[8] 
11 1 

.names lNOT~349 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[10] 
11 1 

.names lNOT~351 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[12] 
11 1 

.names lNOT~353 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[14] 
11 1 

.names lNOT~355 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[16] 
11 1 

.names lNOT~357 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[18] 
11 1 

.names lNOT~359 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[20] 
11 1 

.names lNOT~361 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[22] 
11 1 

.names lNOT~363 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[24] 
11 1 

.names lNOT~365 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[26] 
11 1 

.names lNOT~367 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[28] 
11 1 

.names lNOT~369 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[30] 
11 1 

.names $and~102^Y~0 input_stream_0_empty_n $and~124^Y~0 
11 1 

.names $and~102^Y~0 $not~302^Y~0 $and~119^Y~0 
11 1 

.names $and~102^Y~0 $sdffe~289^Q~0 $and~103^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27529 $sdff~290^Q~1 $and~102^Y~0 
11 1 

.names $and~94^Y~0 $sdff~290^Q~1 $and~95^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27529 $sdffe~288^Q~0 $and~94^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[0] $not~314^Y~0 $and~82^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[1] $not~314^Y~1 $and~82^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[2] $not~314^Y~2 $and~82^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[3] $not~314^Y~3 $and~82^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[4] $not~314^Y~4 $and~82^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[5] $not~314^Y~5 $and~82^Y~5 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[6] $not~314^Y~6 $and~82^Y~6 
11 1 

.names $and~117^Y~0 $sdffe~289^Q~0 $and~118^Y~0 
11 1 

.names $and~116^Y~0 $sdff~290^Q~1 $and~117^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27529 $mux~336^Y~0 $and~116^Y~0 
11 1 

.names $and~122^Y~0 $sdffe~289^Q~0 $and~123^Y~0 
11 1 

.names $and~102^Y~0 $not~307^Y~0 $and~122^Y~0 
11 1 

.names $sdffe~275^Q~0 $auto$hard_block.cc:122:cell_hard_block$3317.A[0] $auto$simplemap.cc:248:simplemap_eqne$9232[0] 
10 1 
01 1 

.names $sdffe~275^Q~1 $auto$hard_block.cc:122:cell_hard_block$3317.A[1] $auto$simplemap.cc:248:simplemap_eqne$9232[1] 
10 1 
01 1 

.names $sdffe~275^Q~2 $auto$hard_block.cc:122:cell_hard_block$3317.A[2] $auto$simplemap.cc:248:simplemap_eqne$9232[2] 
10 1 
01 1 

.names $sdffe~275^Q~3 $auto$hard_block.cc:122:cell_hard_block$3317.A[3] $auto$simplemap.cc:248:simplemap_eqne$9232[3] 
10 1 
01 1 

.names $sdffe~275^Q~4 $auto$hard_block.cc:122:cell_hard_block$3317.A[4] $auto$simplemap.cc:248:simplemap_eqne$9232[4] 
10 1 
01 1 

.names $sdffe~275^Q~5 $auto$hard_block.cc:122:cell_hard_block$3317.A[5] $auto$simplemap.cc:248:simplemap_eqne$9232[5] 
10 1 
01 1 

.names $sdffe~275^Q~6 $auto$hard_block.cc:122:cell_hard_block$3317.A[6] $auto$simplemap.cc:248:simplemap_eqne$9232[6] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[0] $auto$hard_block.cc:122:cell_hard_block$3317.A[0] \
 $auto$simplemap.cc:248:simplemap_eqne$9251[0] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[1] $auto$hard_block.cc:122:cell_hard_block$3317.A[1] \
 $auto$simplemap.cc:248:simplemap_eqne$9251[1] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[2] $auto$hard_block.cc:122:cell_hard_block$3317.A[2] \
 $auto$simplemap.cc:248:simplemap_eqne$9251[2] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[3] $auto$hard_block.cc:122:cell_hard_block$3317.A[3] \
 $auto$simplemap.cc:248:simplemap_eqne$9251[3] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[4] $auto$hard_block.cc:122:cell_hard_block$3317.A[4] \
 $auto$simplemap.cc:248:simplemap_eqne$9251[4] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[5] $auto$hard_block.cc:122:cell_hard_block$3317.A[5] \
 $auto$simplemap.cc:248:simplemap_eqne$9251[5] 
10 1 
01 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[6] $auto$hard_block.cc:122:cell_hard_block$3317.A[6] \
 $auto$simplemap.cc:248:simplemap_eqne$9251[6] 
10 1 
01 1 

.names $mux~368^Y~0 $and~106^Y~0 $or~321^Y~0 
1- 1 
-1 1 

.names $mux~368^Y~1 $and~106^Y~1 $or~321^Y~1 
1- 1 
-1 1 

.names $mux~368^Y~2 $and~106^Y~2 $or~321^Y~2 
1- 1 
-1 1 

.names $mux~368^Y~3 $and~106^Y~3 $or~321^Y~3 
1- 1 
-1 1 

.names $mux~368^Y~4 $and~106^Y~4 $or~321^Y~4 
1- 1 
-1 1 

.names $mux~368^Y~5 $and~106^Y~5 $or~321^Y~5 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[0] $dffe~20^Q~0 $and~106^Y~0 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[1] $dffe~20^Q~1 $and~106^Y~1 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[2] $dffe~20^Q~2 $and~106^Y~2 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[3] $dffe~20^Q~3 $and~106^Y~3 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[4] $dffe~20^Q~4 $and~106^Y~4 
11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[5] $dffe~20^Q~5 $and~106^Y~5 
11 1 

.names $and~114^Y~0 $sdffe~289^Q~0 $and~115^Y~0 
11 1 

.names $and~113^Y~0 $sdff~290^Q~1 $and~114^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27529 $auto$simplemap.cc:254:simplemap_eqne$12190 $and~113^Y~0 
11 1 

.names $and~111^Y~0 $sdffe~289^Q~0 $and~112^Y~0 
11 1 

.names $and~110^Y~0 $sdff~290^Q~1 $and~111^Y~0 
11 1 

.names $auto$rtlil.cc:3194:NotGate$27529 $not~305^Y~0 $and~110^Y~0 
11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[0] $auto$hard_block.cc:122:cell_hard_block$3317.Y 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3317.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3318.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3318.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3318.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3318.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3318.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$3318.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$3318.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3318.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3318.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3318.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3318.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$3318.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3318.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$3\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3318.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$5\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[3] $auto$hard_block.cc:122:cell_hard_block$3318.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[3] $auto$hard_block.cc:122:cell_hard_block$3318.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[3] $auto$hard_block.cc:122:cell_hard_block$3318.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[3] $auto$hard_block.cc:122:cell_hard_block$3318.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[3] $auto$hard_block.cc:122:cell_hard_block$3318.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[3] $auto$hard_block.cc:122:cell_hard_block$3318.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$5\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[3] $auto$hard_block.cc:122:cell_hard_block$3318.Y[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3318.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$3318.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$3318.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$3318.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$3318.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$3318.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$3318.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3320.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3320.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3320.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3320.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3320.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$3320.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3320.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3320.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3320.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$3320.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3320.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3320.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3320.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3320.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3320.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3320.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3320.Y[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[4] $auto$hard_block.cc:122:cell_hard_block$3317.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[6] $auto$hard_block.cc:122:cell_hard_block$3317.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[8] $auto$hard_block.cc:122:cell_hard_block$3317.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[10] $auto$hard_block.cc:122:cell_hard_block$3317.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[12] $auto$hard_block.cc:122:cell_hard_block$3317.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[14] $auto$hard_block.cc:122:cell_hard_block$3317.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[16] $auto$hard_block.cc:122:cell_hard_block$3317.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[18] $auto$hard_block.cc:122:cell_hard_block$3317.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[20] $auto$hard_block.cc:122:cell_hard_block$3317.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[22] $auto$hard_block.cc:122:cell_hard_block$3317.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[24] $auto$hard_block.cc:122:cell_hard_block$3317.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[26] $auto$hard_block.cc:122:cell_hard_block$3317.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[28] $auto$hard_block.cc:122:cell_hard_block$3317.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[30] $auto$hard_block.cc:122:cell_hard_block$3317.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[13] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10277[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10277[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10277[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10277[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10277[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10277[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10262[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10277[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10277[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10277[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10285[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10277[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10277[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10285[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10277[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10277[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10285[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10285[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10285[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10289[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10285[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10277[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10289[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10289[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$auto$simplemap.cc:125:simplemap_reduce$10289[1] \
 $auto$hard_block.cc:122:cell_hard_block$3322.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3322.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$3322.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$3322.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$3322.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$3322.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$3322.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$3322.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[3] $auto$hard_block.cc:122:cell_hard_block$3322.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[3] $auto$hard_block.cc:122:cell_hard_block$3322.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[3] $auto$hard_block.cc:122:cell_hard_block$3322.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[3] $auto$hard_block.cc:122:cell_hard_block$3322.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[3] $auto$hard_block.cc:122:cell_hard_block$3322.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[3] $auto$hard_block.cc:122:cell_hard_block$3322.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3317.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3317.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$3317.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3317.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3317.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3317.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3317.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$3317.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$3317.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3317.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3317.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3317.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3317.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3317.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3323.Y 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3320.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3320.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$3320.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$3320.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3320.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3320.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3324.B[4] $auto$hard_block.cc:122:cell_hard_block$3324.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$auto$simplemap.cc:125:simplemap_reduce$9720 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$auto$simplemap.cc:125:simplemap_reduce$9720 \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[6] $auto$hard_block.cc:122:cell_hard_block$3324.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3324.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$3324.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$3324.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$3324.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$3324.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$3324.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$3324.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[3] $auto$hard_block.cc:122:cell_hard_block$3324.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[3] $auto$hard_block.cc:122:cell_hard_block$3324.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[3] $auto$hard_block.cc:122:cell_hard_block$3324.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[3] $auto$hard_block.cc:122:cell_hard_block$3324.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[3] $auto$hard_block.cc:122:cell_hard_block$3324.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[3] $auto$hard_block.cc:122:cell_hard_block$3324.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$7\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[3] $auto$hard_block.cc:122:cell_hard_block$3324.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3324.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3324.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$3324.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$7\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3324.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3324.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3324.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3324.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$3324.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$3324.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3324.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3324.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3324.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3324.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3324.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[5] $auto$hard_block.cc:122:cell_hard_block$3325.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[7] $auto$hard_block.cc:122:cell_hard_block$3325.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[9] $auto$hard_block.cc:122:cell_hard_block$3325.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[11] $auto$hard_block.cc:122:cell_hard_block$3325.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[13] $auto$hard_block.cc:122:cell_hard_block$3325.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[15] $auto$hard_block.cc:122:cell_hard_block$3325.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[17] $auto$hard_block.cc:122:cell_hard_block$3325.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[19] $auto$hard_block.cc:122:cell_hard_block$3325.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[21] $auto$hard_block.cc:122:cell_hard_block$3325.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[23] $auto$hard_block.cc:122:cell_hard_block$3325.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[25] $auto$hard_block.cc:122:cell_hard_block$3325.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[27] $auto$hard_block.cc:122:cell_hard_block$3325.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3325.B[29] $auto$hard_block.cc:122:cell_hard_block$3325.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[12] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10044[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10044[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10044[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10044[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10044[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10044[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10030[12] \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10044[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10044[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10044[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10052[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10044[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10044[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10052[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10044[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10044[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10052[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10052[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10052[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10056[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10052[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10044[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10056[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10056[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$simplemap.cc:125:simplemap_reduce$10056[1] \
 $auto$hard_block.cc:122:cell_hard_block$3325.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3325.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$3325.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$3325.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$3325.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$3325.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$3325.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$3325.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[4] $auto$hard_block.cc:122:cell_hard_block$3325.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[4] $auto$hard_block.cc:122:cell_hard_block$3325.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[4] $auto$hard_block.cc:122:cell_hard_block$3325.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[4] $auto$hard_block.cc:122:cell_hard_block$3325.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[4] $auto$hard_block.cc:122:cell_hard_block$3325.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[4] $auto$hard_block.cc:122:cell_hard_block$3325.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[4] $auto$hard_block.cc:122:cell_hard_block$3325.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[4] $auto$hard_block.cc:122:cell_hard_block$3325.Y[7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][8] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[4] $auto$hard_block.cc:122:cell_hard_block$3325.Y[8] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$11\buffer[9:0][0] $auto$hard_block.cc:122:cell_hard_block$3325.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$11\buffer[9:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][8] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][4] $auto$hard_block.cc:122:cell_hard_block$3325.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][5] $auto$hard_block.cc:122:cell_hard_block$3325.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][6] $auto$hard_block.cc:122:cell_hard_block$3325.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][7] $auto$hard_block.cc:122:cell_hard_block$3325.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][8] $auto$hard_block.cc:122:cell_hard_block$3325.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][8] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$11\buffer[9:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][2] \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][3] $auto$hard_block.cc:122:cell_hard_block$3325.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][4] $auto$hard_block.cc:122:cell_hard_block$3325.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][5] $auto$hard_block.cc:122:cell_hard_block$3325.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][6] $auto$hard_block.cc:122:cell_hard_block$3325.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][7] $auto$hard_block.cc:122:cell_hard_block$3325.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][8] $auto$hard_block.cc:122:cell_hard_block$3325.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][8] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][8] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][2] $auto$hard_block.cc:122:cell_hard_block$3325.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][3] $auto$hard_block.cc:122:cell_hard_block$3325.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][4] $auto$hard_block.cc:122:cell_hard_block$3325.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][5] $auto$hard_block.cc:122:cell_hard_block$3325.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][6] $auto$hard_block.cc:122:cell_hard_block$3325.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][7] $auto$hard_block.cc:122:cell_hard_block$3325.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3325.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][8] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[1] $auto$hard_block.cc:122:cell_hard_block$3317.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[3] $auto$hard_block.cc:122:cell_hard_block$3317.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[5] $auto$hard_block.cc:122:cell_hard_block$3317.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[7] $auto$hard_block.cc:122:cell_hard_block$3317.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[9] $auto$hard_block.cc:122:cell_hard_block$3317.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[11] $auto$hard_block.cc:122:cell_hard_block$3317.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[13] $auto$hard_block.cc:122:cell_hard_block$3317.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[15] $auto$hard_block.cc:122:cell_hard_block$3317.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[17] $auto$hard_block.cc:122:cell_hard_block$3317.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[19] $auto$hard_block.cc:122:cell_hard_block$3317.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[21] $auto$hard_block.cc:122:cell_hard_block$3317.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[23] $auto$hard_block.cc:122:cell_hard_block$3317.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[25] $auto$hard_block.cc:122:cell_hard_block$3317.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[27] $auto$hard_block.cc:122:cell_hard_block$3317.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[13] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3317.B[29] $auto$hard_block.cc:122:cell_hard_block$3317.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[14] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9206[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9206[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9206[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9206[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9206[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9206[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9206[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9190[14] \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9206[7] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9206[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9206[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9215[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9206[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9206[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9215[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9206[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9206[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9215[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9206[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9206[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9215[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9215[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9215[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9220[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9215[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9215[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9220[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9220[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$auto$simplemap.cc:125:simplemap_reduce$9220[1] \
 $auto$hard_block.cc:122:cell_hard_block$3317.overflow 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3419.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[0] $auto$hard_block.cc:122:cell_hard_block$3419.Y 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3317.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3419.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3318.B[4] $auto$hard_block.cc:122:cell_hard_block$3318.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$auto$simplemap.cc:125:simplemap_reduce$9132 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$auto$simplemap.cc:125:simplemap_reduce$9132 \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[6] $auto$hard_block.cc:122:cell_hard_block$3318.overflow 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3318.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3318.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3318.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3318.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3318.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$3318.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$3318.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3318.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3318.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3318.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3318.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$3318.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3318.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$3\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3318.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$5\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[3] $auto$hard_block.cc:122:cell_hard_block$3421.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[3] $auto$hard_block.cc:122:cell_hard_block$3421.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[3] $auto$hard_block.cc:122:cell_hard_block$3421.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[3] $auto$hard_block.cc:122:cell_hard_block$3421.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[3] $auto$hard_block.cc:122:cell_hard_block$3421.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[3] $auto$hard_block.cc:122:cell_hard_block$3421.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$5\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3318.B[3] $auto$hard_block.cc:122:cell_hard_block$3421.Y[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3318.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$3318.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$3318.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$3318.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$3318.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$3318.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$3318.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3320.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3320.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3320.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3320.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3320.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$3320.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3320.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3320.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3320.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$3320.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3320.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3423.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3423.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3423.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3423.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3423.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3423.Y[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3322.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$3322.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$3322.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$3322.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$3322.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$3322.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3423.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$3322.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[3] $auto$hard_block.cc:122:cell_hard_block$3425.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[3] $auto$hard_block.cc:122:cell_hard_block$3425.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[3] $auto$hard_block.cc:122:cell_hard_block$3425.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[3] $auto$hard_block.cc:122:cell_hard_block$3425.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[3] $auto$hard_block.cc:122:cell_hard_block$3425.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[3] $auto$hard_block.cc:122:cell_hard_block$3425.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3317.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3317.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$3317.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3317.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3317.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3317.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3317.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$3317.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$3317.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3317.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3317.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3317.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3317.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3317.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3317.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3426.Y 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3320.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3320.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$3320.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$3320.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3320.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3320.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$3324.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$3324.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$3324.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$3324.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$3324.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$3324.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3419.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$3324.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[3] $auto$hard_block.cc:122:cell_hard_block$3427.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[3] $auto$hard_block.cc:122:cell_hard_block$3427.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[3] $auto$hard_block.cc:122:cell_hard_block$3427.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[3] $auto$hard_block.cc:122:cell_hard_block$3427.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[3] $auto$hard_block.cc:122:cell_hard_block$3427.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[3] $auto$hard_block.cc:122:cell_hard_block$3427.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$7\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[3] $auto$hard_block.cc:122:cell_hard_block$3427.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3324.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3324.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$3324.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$7\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3324.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3324.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3324.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3324.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$3324.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$3324.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$3324.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$3324.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$3324.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$3324.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$3324.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3324.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[4] $auto$hard_block.cc:122:cell_hard_block$3320.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[6] $auto$hard_block.cc:122:cell_hard_block$3320.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[8] $auto$hard_block.cc:122:cell_hard_block$3320.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[10] $auto$hard_block.cc:122:cell_hard_block$3320.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[12] $auto$hard_block.cc:122:cell_hard_block$3320.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[14] $auto$hard_block.cc:122:cell_hard_block$3320.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[16] $auto$hard_block.cc:122:cell_hard_block$3320.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[18] $auto$hard_block.cc:122:cell_hard_block$3320.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[20] $auto$hard_block.cc:122:cell_hard_block$3320.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[22] $auto$hard_block.cc:122:cell_hard_block$3320.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[24] $auto$hard_block.cc:122:cell_hard_block$3320.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[26] $auto$hard_block.cc:122:cell_hard_block$3320.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[28] $auto$hard_block.cc:122:cell_hard_block$3320.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[30] $auto$hard_block.cc:122:cell_hard_block$3320.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[13] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9007[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9007[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9007[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9007[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9007[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9007[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$8992[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9007[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9007[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9007[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9015[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9007[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9007[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9015[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9007[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9007[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9015[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9015[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9015[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9019[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9015[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9007[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9019[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9019[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$auto$simplemap.cc:125:simplemap_reduce$9019[1] \
 $auto$hard_block.cc:122:cell_hard_block$3320.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$2\buffer[5:0][1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$5\buffer[5:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3466.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$5\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3466.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$5\buffer[5:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3466.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$5\buffer[5:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3466.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$5\buffer[5:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3466.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$5\buffer[5:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[3] $auto$hard_block.cc:122:cell_hard_block$3466.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$3\buffer[5:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$5\buffer[5:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$3\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$5\buffer[5:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$3\buffer[5:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$5\buffer[5:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$3\buffer[5:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$5\buffer[5:0][3] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$3\buffer[5:0][0] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$5\buffer[5:0][4] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$3\buffer[5:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$5\buffer[5:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$1\buffer[5:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$3\buffer[5:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$1\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$3\buffer[5:0][1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$1\buffer[5:0][0] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$3\buffer[5:0][2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$1\buffer[5:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$3\buffer[5:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$2\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$1\buffer[5:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$2\buffer[5:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$3320.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$1\buffer[5:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[0] $auto$hard_block.cc:122:cell_hard_block$4784.Y 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$4784.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$4785.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4785.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$4785.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4785.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$4785.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$4785.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$4785.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$4785.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4785.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$4785.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4785.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$4785.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$4785.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$3\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4785.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$5\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[3] $auto$hard_block.cc:122:cell_hard_block$4785.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[3] $auto$hard_block.cc:122:cell_hard_block$4785.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[3] $auto$hard_block.cc:122:cell_hard_block$4785.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[3] $auto$hard_block.cc:122:cell_hard_block$4785.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[3] $auto$hard_block.cc:122:cell_hard_block$4785.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[3] $auto$hard_block.cc:122:cell_hard_block$4785.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$5\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[3] $auto$hard_block.cc:122:cell_hard_block$4785.Y[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$4785.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$4785.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$4785.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$4785.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$4785.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$4785.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$4785.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$4787.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4787.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$4787.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4787.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$4787.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$4787.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$4787.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4787.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$4787.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$4787.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$4787.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4787.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4787.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4787.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4787.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4787.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4787.Y[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$4789.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$4789.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$4789.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$4789.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$4789.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$4789.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$4789.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[3] $auto$hard_block.cc:122:cell_hard_block$4789.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[3] $auto$hard_block.cc:122:cell_hard_block$4789.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[3] $auto$hard_block.cc:122:cell_hard_block$4789.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[3] $auto$hard_block.cc:122:cell_hard_block$4789.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[3] $auto$hard_block.cc:122:cell_hard_block$4789.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[3] $auto$hard_block.cc:122:cell_hard_block$4789.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4784.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$4784.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$4784.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4784.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$4784.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4784.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$4784.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$4784.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$4784.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$4784.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4784.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$4784.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4784.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$4784.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4790.Y 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4787.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4787.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$4787.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$4787.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4787.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4787.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$4791.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$4791.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$4791.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$4791.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$4791.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$4791.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$4791.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[3] $auto$hard_block.cc:122:cell_hard_block$4791.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[3] $auto$hard_block.cc:122:cell_hard_block$4791.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[3] $auto$hard_block.cc:122:cell_hard_block$4791.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[3] $auto$hard_block.cc:122:cell_hard_block$4791.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[3] $auto$hard_block.cc:122:cell_hard_block$4791.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[3] $auto$hard_block.cc:122:cell_hard_block$4791.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$7\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[3] $auto$hard_block.cc:122:cell_hard_block$4791.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4791.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$4791.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$4791.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$7\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4791.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$4791.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4791.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$4791.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$4791.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$4791.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$4791.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4791.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$4791.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4791.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$4791.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[5] $auto$hard_block.cc:122:cell_hard_block$4792.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[7] $auto$hard_block.cc:122:cell_hard_block$4792.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[9] $auto$hard_block.cc:122:cell_hard_block$4792.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[11] $auto$hard_block.cc:122:cell_hard_block$4792.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[13] $auto$hard_block.cc:122:cell_hard_block$4792.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[15] $auto$hard_block.cc:122:cell_hard_block$4792.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[17] $auto$hard_block.cc:122:cell_hard_block$4792.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[19] $auto$hard_block.cc:122:cell_hard_block$4792.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[21] $auto$hard_block.cc:122:cell_hard_block$4792.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[23] $auto$hard_block.cc:122:cell_hard_block$4792.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[25] $auto$hard_block.cc:122:cell_hard_block$4792.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[27] $auto$hard_block.cc:122:cell_hard_block$4792.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4792.B[29] $auto$hard_block.cc:122:cell_hard_block$4792.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[12] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10044[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10044[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10044[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10044[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10044[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10044[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10030[12] \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10044[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10044[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10044[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10052[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10044[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10044[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10052[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10044[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10044[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10052[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10052[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10052[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10056[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10052[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10044[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10056[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10056[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$auto$simplemap.cc:125:simplemap_reduce$10056[1] \
 $auto$hard_block.cc:122:cell_hard_block$4792.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$4792.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$4792.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$4792.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$4792.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$4792.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$4792.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$4792.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[4] $auto$hard_block.cc:122:cell_hard_block$4792.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[4] $auto$hard_block.cc:122:cell_hard_block$4792.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[4] $auto$hard_block.cc:122:cell_hard_block$4792.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[4] $auto$hard_block.cc:122:cell_hard_block$4792.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[4] $auto$hard_block.cc:122:cell_hard_block$4792.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[4] $auto$hard_block.cc:122:cell_hard_block$4792.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[4] $auto$hard_block.cc:122:cell_hard_block$4792.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[4] $auto$hard_block.cc:122:cell_hard_block$4792.Y[7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][8] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[4] $auto$hard_block.cc:122:cell_hard_block$4792.Y[8] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$11\buffer[9:0][0] $auto$hard_block.cc:122:cell_hard_block$4792.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$11\buffer[9:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][8] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][4] $auto$hard_block.cc:122:cell_hard_block$4792.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][5] $auto$hard_block.cc:122:cell_hard_block$4792.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][6] $auto$hard_block.cc:122:cell_hard_block$4792.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][7] $auto$hard_block.cc:122:cell_hard_block$4792.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][8] $auto$hard_block.cc:122:cell_hard_block$4792.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][8] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$11\buffer[9:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][2] \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][3] $auto$hard_block.cc:122:cell_hard_block$4792.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][4] $auto$hard_block.cc:122:cell_hard_block$4792.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][5] $auto$hard_block.cc:122:cell_hard_block$4792.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][6] $auto$hard_block.cc:122:cell_hard_block$4792.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][7] $auto$hard_block.cc:122:cell_hard_block$4792.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][8] $auto$hard_block.cc:122:cell_hard_block$4792.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][8] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][8] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][2] $auto$hard_block.cc:122:cell_hard_block$4792.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][3] $auto$hard_block.cc:122:cell_hard_block$4792.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][4] $auto$hard_block.cc:122:cell_hard_block$4792.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][5] $auto$hard_block.cc:122:cell_hard_block$4792.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][6] $auto$hard_block.cc:122:cell_hard_block$4792.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][7] $auto$hard_block.cc:122:cell_hard_block$4792.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4792.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][8] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[1] $auto$hard_block.cc:122:cell_hard_block$4784.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[3] $auto$hard_block.cc:122:cell_hard_block$4784.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[5] $auto$hard_block.cc:122:cell_hard_block$4784.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[7] $auto$hard_block.cc:122:cell_hard_block$4784.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[9] $auto$hard_block.cc:122:cell_hard_block$4784.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[11] $auto$hard_block.cc:122:cell_hard_block$4784.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[13] $auto$hard_block.cc:122:cell_hard_block$4784.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[15] $auto$hard_block.cc:122:cell_hard_block$4784.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[17] $auto$hard_block.cc:122:cell_hard_block$4784.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[19] $auto$hard_block.cc:122:cell_hard_block$4784.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[21] $auto$hard_block.cc:122:cell_hard_block$4784.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[23] $auto$hard_block.cc:122:cell_hard_block$4784.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[25] $auto$hard_block.cc:122:cell_hard_block$4784.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[27] $auto$hard_block.cc:122:cell_hard_block$4784.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[13] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[29] $auto$hard_block.cc:122:cell_hard_block$4784.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[14] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9206[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9206[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9206[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9206[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9206[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9206[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9206[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9190[14] \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9206[7] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9206[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9206[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9215[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9206[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9206[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9215[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9206[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9206[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9215[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9206[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9206[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9215[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9215[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9215[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9220[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9215[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9215[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9220[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9220[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$auto$simplemap.cc:125:simplemap_reduce$9220[1] \
 $auto$hard_block.cc:122:cell_hard_block$4784.overflow 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4886.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[0] $auto$hard_block.cc:122:cell_hard_block$4886.Y 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$4784.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4886.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4785.B[4] $auto$hard_block.cc:122:cell_hard_block$4785.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$auto$simplemap.cc:125:simplemap_reduce$9132 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$auto$simplemap.cc:125:simplemap_reduce$9132 \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[6] $auto$hard_block.cc:122:cell_hard_block$4785.overflow 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$4785.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4785.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$4785.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4785.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$4785.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$4785.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$4785.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$4785.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4785.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$4785.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4785.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$4785.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$4785.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$3\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4785.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$5\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[3] $auto$hard_block.cc:122:cell_hard_block$4888.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[3] $auto$hard_block.cc:122:cell_hard_block$4888.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[3] $auto$hard_block.cc:122:cell_hard_block$4888.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[3] $auto$hard_block.cc:122:cell_hard_block$4888.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[3] $auto$hard_block.cc:122:cell_hard_block$4888.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[3] $auto$hard_block.cc:122:cell_hard_block$4888.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$5\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4785.B[3] $auto$hard_block.cc:122:cell_hard_block$4888.Y[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$4785.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$4785.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$4785.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$4785.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$4785.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$4785.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$4785.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$4787.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4787.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$4787.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4787.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$4787.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$4787.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$4787.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4787.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$4787.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$4787.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$4787.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4890.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4890.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4890.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4890.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4890.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4890.Y[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[4] $auto$hard_block.cc:122:cell_hard_block$4784.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[6] $auto$hard_block.cc:122:cell_hard_block$4784.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[8] $auto$hard_block.cc:122:cell_hard_block$4784.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[10] $auto$hard_block.cc:122:cell_hard_block$4784.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[12] $auto$hard_block.cc:122:cell_hard_block$4784.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[14] $auto$hard_block.cc:122:cell_hard_block$4784.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[16] $auto$hard_block.cc:122:cell_hard_block$4784.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[18] $auto$hard_block.cc:122:cell_hard_block$4784.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[20] $auto$hard_block.cc:122:cell_hard_block$4784.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[22] $auto$hard_block.cc:122:cell_hard_block$4784.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[24] $auto$hard_block.cc:122:cell_hard_block$4784.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[26] $auto$hard_block.cc:122:cell_hard_block$4784.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[28] $auto$hard_block.cc:122:cell_hard_block$4784.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4784.B[30] $auto$hard_block.cc:122:cell_hard_block$4784.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[13] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10277[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10277[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10277[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10277[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10277[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10277[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10262[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10277[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10277[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10277[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10285[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10277[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10277[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10285[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10277[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10277[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10285[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10285[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10285[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10289[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10285[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10277[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10289[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10289[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$auto$simplemap.cc:125:simplemap_reduce$10289[1] \
 $auto$hard_block.cc:122:cell_hard_block$4789.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$4789.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$4789.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$4789.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$4789.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$4789.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$4789.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4890.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$4789.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[3] $auto$hard_block.cc:122:cell_hard_block$4892.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[3] $auto$hard_block.cc:122:cell_hard_block$4892.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[3] $auto$hard_block.cc:122:cell_hard_block$4892.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[3] $auto$hard_block.cc:122:cell_hard_block$4892.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[3] $auto$hard_block.cc:122:cell_hard_block$4892.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[3] $auto$hard_block.cc:122:cell_hard_block$4892.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4784.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$4784.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$4784.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4784.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$4784.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4784.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$4784.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$4784.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$4784.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$4784.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4784.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$4784.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4784.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$4784.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4784.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4893.Y 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4787.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4787.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$4787.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$4787.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4787.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4787.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4791.B[4] $auto$hard_block.cc:122:cell_hard_block$4791.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$auto$simplemap.cc:125:simplemap_reduce$9720 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$auto$simplemap.cc:125:simplemap_reduce$9720 \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[6] $auto$hard_block.cc:122:cell_hard_block$4791.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$4791.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$4791.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$4791.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$4791.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$4791.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$4791.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4886.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$4791.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[3] $auto$hard_block.cc:122:cell_hard_block$4894.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[3] $auto$hard_block.cc:122:cell_hard_block$4894.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[3] $auto$hard_block.cc:122:cell_hard_block$4894.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[3] $auto$hard_block.cc:122:cell_hard_block$4894.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[3] $auto$hard_block.cc:122:cell_hard_block$4894.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[3] $auto$hard_block.cc:122:cell_hard_block$4894.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$7\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[3] $auto$hard_block.cc:122:cell_hard_block$4894.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4791.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$4791.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$4791.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$7\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4791.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$4791.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4791.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$4791.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$4791.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$4791.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$4791.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$4791.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$4791.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$4791.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$4791.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4791.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[4] $auto$hard_block.cc:122:cell_hard_block$4787.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[6] $auto$hard_block.cc:122:cell_hard_block$4787.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[8] $auto$hard_block.cc:122:cell_hard_block$4787.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[10] $auto$hard_block.cc:122:cell_hard_block$4787.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[12] $auto$hard_block.cc:122:cell_hard_block$4787.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[14] $auto$hard_block.cc:122:cell_hard_block$4787.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[16] $auto$hard_block.cc:122:cell_hard_block$4787.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[18] $auto$hard_block.cc:122:cell_hard_block$4787.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[20] $auto$hard_block.cc:122:cell_hard_block$4787.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[22] $auto$hard_block.cc:122:cell_hard_block$4787.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[24] $auto$hard_block.cc:122:cell_hard_block$4787.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[26] $auto$hard_block.cc:122:cell_hard_block$4787.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[28] $auto$hard_block.cc:122:cell_hard_block$4787.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[30] $auto$hard_block.cc:122:cell_hard_block$4787.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[13] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9007[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9007[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9007[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9007[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9007[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9007[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$8992[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9007[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9007[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9007[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9015[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9007[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9007[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9015[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9007[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9007[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9015[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9015[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9015[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9019[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9015[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9007[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9019[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9019[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$auto$simplemap.cc:125:simplemap_reduce$9019[1] \
 $auto$hard_block.cc:122:cell_hard_block$4787.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$2\buffer[5:0][1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$5\buffer[5:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4933.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$5\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4933.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$5\buffer[5:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4933.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$5\buffer[5:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4933.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$5\buffer[5:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4933.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$5\buffer[5:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[3] $auto$hard_block.cc:122:cell_hard_block$4933.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$3\buffer[5:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$5\buffer[5:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$3\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$5\buffer[5:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$3\buffer[5:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$5\buffer[5:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$3\buffer[5:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$5\buffer[5:0][3] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$3\buffer[5:0][0] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$5\buffer[5:0][4] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$3\buffer[5:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$5\buffer[5:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$1\buffer[5:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$3\buffer[5:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$1\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$3\buffer[5:0][1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$1\buffer[5:0][0] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$3\buffer[5:0][2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$1\buffer[5:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$3\buffer[5:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$2\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$1\buffer[5:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$2\buffer[5:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$4787.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$1\buffer[5:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[0] $auto$hard_block.cc:122:cell_hard_block$6251.Y 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6251.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6252.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6252.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6252.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6252.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6252.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6252.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6252.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6252.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6252.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6252.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6252.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6252.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6252.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$3\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6252.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$5\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[3] $auto$hard_block.cc:122:cell_hard_block$6252.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[3] $auto$hard_block.cc:122:cell_hard_block$6252.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[3] $auto$hard_block.cc:122:cell_hard_block$6252.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[3] $auto$hard_block.cc:122:cell_hard_block$6252.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[3] $auto$hard_block.cc:122:cell_hard_block$6252.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[3] $auto$hard_block.cc:122:cell_hard_block$6252.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$5\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[3] $auto$hard_block.cc:122:cell_hard_block$6252.Y[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6252.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6252.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6252.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6252.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6252.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6252.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$6252.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6254.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6254.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6254.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6254.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6254.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6254.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6254.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6254.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6254.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6254.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6254.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6254.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6254.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6254.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6254.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6254.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6254.Y[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6256.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6256.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6256.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6256.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6256.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6256.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$6256.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[3] $auto$hard_block.cc:122:cell_hard_block$6256.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[3] $auto$hard_block.cc:122:cell_hard_block$6256.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[3] $auto$hard_block.cc:122:cell_hard_block$6256.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[3] $auto$hard_block.cc:122:cell_hard_block$6256.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[3] $auto$hard_block.cc:122:cell_hard_block$6256.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[3] $auto$hard_block.cc:122:cell_hard_block$6256.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6251.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6251.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6251.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6251.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6251.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6251.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6251.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6251.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6251.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6251.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6251.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6251.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6251.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6251.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6257.Y 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6254.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6254.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6254.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6254.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6254.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6254.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6258.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6258.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6258.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6258.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6258.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6258.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$6258.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[3] $auto$hard_block.cc:122:cell_hard_block$6258.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[3] $auto$hard_block.cc:122:cell_hard_block$6258.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[3] $auto$hard_block.cc:122:cell_hard_block$6258.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[3] $auto$hard_block.cc:122:cell_hard_block$6258.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[3] $auto$hard_block.cc:122:cell_hard_block$6258.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[3] $auto$hard_block.cc:122:cell_hard_block$6258.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$7\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[3] $auto$hard_block.cc:122:cell_hard_block$6258.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6258.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6258.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6258.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$7\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6258.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6258.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6258.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6258.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6258.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6258.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6258.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6258.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6258.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6258.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6258.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[5] $auto$hard_block.cc:122:cell_hard_block$6259.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[7] $auto$hard_block.cc:122:cell_hard_block$6259.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[9] $auto$hard_block.cc:122:cell_hard_block$6259.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[11] $auto$hard_block.cc:122:cell_hard_block$6259.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[13] $auto$hard_block.cc:122:cell_hard_block$6259.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[15] $auto$hard_block.cc:122:cell_hard_block$6259.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[17] $auto$hard_block.cc:122:cell_hard_block$6259.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[19] $auto$hard_block.cc:122:cell_hard_block$6259.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[21] $auto$hard_block.cc:122:cell_hard_block$6259.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[23] $auto$hard_block.cc:122:cell_hard_block$6259.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[25] $auto$hard_block.cc:122:cell_hard_block$6259.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[27] $auto$hard_block.cc:122:cell_hard_block$6259.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6259.B[29] $auto$hard_block.cc:122:cell_hard_block$6259.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[12] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10044[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10044[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10044[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10044[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10044[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10044[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10030[12] \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10044[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10044[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10044[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10052[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10044[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10044[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10052[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10044[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10044[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10052[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10052[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10052[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10056[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10052[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10044[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10056[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10056[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$auto$simplemap.cc:125:simplemap_reduce$10056[1] \
 $auto$hard_block.cc:122:cell_hard_block$6259.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6259.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6259.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6259.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6259.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6259.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6259.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$6259.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[4] $auto$hard_block.cc:122:cell_hard_block$6259.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[4] $auto$hard_block.cc:122:cell_hard_block$6259.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[4] $auto$hard_block.cc:122:cell_hard_block$6259.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[4] $auto$hard_block.cc:122:cell_hard_block$6259.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[4] $auto$hard_block.cc:122:cell_hard_block$6259.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[4] $auto$hard_block.cc:122:cell_hard_block$6259.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[4] $auto$hard_block.cc:122:cell_hard_block$6259.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[4] $auto$hard_block.cc:122:cell_hard_block$6259.Y[7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][8] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[4] $auto$hard_block.cc:122:cell_hard_block$6259.Y[8] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$11\buffer[9:0][0] $auto$hard_block.cc:122:cell_hard_block$6259.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$11\buffer[9:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][8] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][4] $auto$hard_block.cc:122:cell_hard_block$6259.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][5] $auto$hard_block.cc:122:cell_hard_block$6259.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][6] $auto$hard_block.cc:122:cell_hard_block$6259.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][7] $auto$hard_block.cc:122:cell_hard_block$6259.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][8] $auto$hard_block.cc:122:cell_hard_block$6259.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][8] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$11\buffer[9:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][2] \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][3] $auto$hard_block.cc:122:cell_hard_block$6259.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][4] $auto$hard_block.cc:122:cell_hard_block$6259.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][5] $auto$hard_block.cc:122:cell_hard_block$6259.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][6] $auto$hard_block.cc:122:cell_hard_block$6259.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][7] $auto$hard_block.cc:122:cell_hard_block$6259.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][8] $auto$hard_block.cc:122:cell_hard_block$6259.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][8] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][8] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][2] $auto$hard_block.cc:122:cell_hard_block$6259.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][3] $auto$hard_block.cc:122:cell_hard_block$6259.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][4] $auto$hard_block.cc:122:cell_hard_block$6259.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][5] $auto$hard_block.cc:122:cell_hard_block$6259.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][6] $auto$hard_block.cc:122:cell_hard_block$6259.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][7] $auto$hard_block.cc:122:cell_hard_block$6259.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6259.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][8] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[1] $auto$hard_block.cc:122:cell_hard_block$6251.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[3] $auto$hard_block.cc:122:cell_hard_block$6251.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[5] $auto$hard_block.cc:122:cell_hard_block$6251.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[7] $auto$hard_block.cc:122:cell_hard_block$6251.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[9] $auto$hard_block.cc:122:cell_hard_block$6251.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[11] $auto$hard_block.cc:122:cell_hard_block$6251.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[13] $auto$hard_block.cc:122:cell_hard_block$6251.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[15] $auto$hard_block.cc:122:cell_hard_block$6251.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[17] $auto$hard_block.cc:122:cell_hard_block$6251.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[19] $auto$hard_block.cc:122:cell_hard_block$6251.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[21] $auto$hard_block.cc:122:cell_hard_block$6251.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[23] $auto$hard_block.cc:122:cell_hard_block$6251.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[25] $auto$hard_block.cc:122:cell_hard_block$6251.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[27] $auto$hard_block.cc:122:cell_hard_block$6251.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[13] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[29] $auto$hard_block.cc:122:cell_hard_block$6251.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[14] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9206[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9206[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9206[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9206[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9206[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9206[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9206[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9190[14] \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9206[7] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9206[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9206[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9215[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9206[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9206[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9215[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9206[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9206[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9215[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9206[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9206[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9215[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9215[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9215[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9220[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9215[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9215[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9220[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9220[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$auto$simplemap.cc:125:simplemap_reduce$9220[1] \
 $auto$hard_block.cc:122:cell_hard_block$6251.overflow 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6353.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[0] $auto$hard_block.cc:122:cell_hard_block$6353.Y 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6251.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6353.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6252.B[4] $auto$hard_block.cc:122:cell_hard_block$6252.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$auto$simplemap.cc:125:simplemap_reduce$9132 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$auto$simplemap.cc:125:simplemap_reduce$9132 \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[6] $auto$hard_block.cc:122:cell_hard_block$6252.overflow 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6252.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6252.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6252.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6252.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6252.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6252.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6252.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6252.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6252.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6252.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6252.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6252.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6252.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$3\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6252.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$5\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[3] $auto$hard_block.cc:122:cell_hard_block$6355.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[3] $auto$hard_block.cc:122:cell_hard_block$6355.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[3] $auto$hard_block.cc:122:cell_hard_block$6355.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[3] $auto$hard_block.cc:122:cell_hard_block$6355.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[3] $auto$hard_block.cc:122:cell_hard_block$6355.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[3] $auto$hard_block.cc:122:cell_hard_block$6355.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$5\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6252.B[3] $auto$hard_block.cc:122:cell_hard_block$6355.Y[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6252.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6252.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6252.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6252.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6252.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6252.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$6252.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6254.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6254.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6254.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6254.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6254.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6254.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6254.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6254.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6254.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6254.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6254.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6357.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6357.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6357.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6357.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6357.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6357.Y[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[4] $auto$hard_block.cc:122:cell_hard_block$6251.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[6] $auto$hard_block.cc:122:cell_hard_block$6251.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[8] $auto$hard_block.cc:122:cell_hard_block$6251.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[10] $auto$hard_block.cc:122:cell_hard_block$6251.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[12] $auto$hard_block.cc:122:cell_hard_block$6251.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[14] $auto$hard_block.cc:122:cell_hard_block$6251.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[16] $auto$hard_block.cc:122:cell_hard_block$6251.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[18] $auto$hard_block.cc:122:cell_hard_block$6251.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[20] $auto$hard_block.cc:122:cell_hard_block$6251.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[22] $auto$hard_block.cc:122:cell_hard_block$6251.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[24] $auto$hard_block.cc:122:cell_hard_block$6251.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[26] $auto$hard_block.cc:122:cell_hard_block$6251.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[28] $auto$hard_block.cc:122:cell_hard_block$6251.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6251.B[30] $auto$hard_block.cc:122:cell_hard_block$6251.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[13] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10277[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10277[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10277[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10277[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10277[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10277[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10262[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10277[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10277[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10277[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10285[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10277[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10277[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10285[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10277[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10277[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10285[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10285[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10285[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10289[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10285[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10277[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10289[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10289[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$auto$simplemap.cc:125:simplemap_reduce$10289[1] \
 $auto$hard_block.cc:122:cell_hard_block$6256.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6256.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6256.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6256.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6256.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6256.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6256.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6357.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$6256.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[3] $auto$hard_block.cc:122:cell_hard_block$6359.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[3] $auto$hard_block.cc:122:cell_hard_block$6359.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[3] $auto$hard_block.cc:122:cell_hard_block$6359.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[3] $auto$hard_block.cc:122:cell_hard_block$6359.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[3] $auto$hard_block.cc:122:cell_hard_block$6359.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[3] $auto$hard_block.cc:122:cell_hard_block$6359.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6251.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6251.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6251.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6251.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6251.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6251.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6251.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6251.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6251.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6251.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6251.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6251.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6251.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6251.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6251.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6360.Y 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6254.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6254.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6254.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6254.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6254.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6254.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6258.B[4] $auto$hard_block.cc:122:cell_hard_block$6258.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$auto$simplemap.cc:125:simplemap_reduce$9720 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$auto$simplemap.cc:125:simplemap_reduce$9720 \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[6] $auto$hard_block.cc:122:cell_hard_block$6258.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6258.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6258.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6258.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6258.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6258.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6258.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6353.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$6258.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[3] $auto$hard_block.cc:122:cell_hard_block$6361.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[3] $auto$hard_block.cc:122:cell_hard_block$6361.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[3] $auto$hard_block.cc:122:cell_hard_block$6361.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[3] $auto$hard_block.cc:122:cell_hard_block$6361.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[3] $auto$hard_block.cc:122:cell_hard_block$6361.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[3] $auto$hard_block.cc:122:cell_hard_block$6361.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$7\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[3] $auto$hard_block.cc:122:cell_hard_block$6361.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6258.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6258.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6258.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$7\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6258.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6258.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6258.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6258.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6258.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6258.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6258.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6258.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6258.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6258.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6258.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6258.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[4] $auto$hard_block.cc:122:cell_hard_block$6254.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[6] $auto$hard_block.cc:122:cell_hard_block$6254.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[8] $auto$hard_block.cc:122:cell_hard_block$6254.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[10] $auto$hard_block.cc:122:cell_hard_block$6254.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[12] $auto$hard_block.cc:122:cell_hard_block$6254.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[14] $auto$hard_block.cc:122:cell_hard_block$6254.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[16] $auto$hard_block.cc:122:cell_hard_block$6254.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[18] $auto$hard_block.cc:122:cell_hard_block$6254.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[20] $auto$hard_block.cc:122:cell_hard_block$6254.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[22] $auto$hard_block.cc:122:cell_hard_block$6254.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[24] $auto$hard_block.cc:122:cell_hard_block$6254.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[26] $auto$hard_block.cc:122:cell_hard_block$6254.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[28] $auto$hard_block.cc:122:cell_hard_block$6254.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[30] $auto$hard_block.cc:122:cell_hard_block$6254.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[13] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9007[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9007[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9007[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9007[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9007[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9007[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$8992[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9007[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9007[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9007[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9015[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9007[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9007[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9015[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9007[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9007[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9015[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9015[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9015[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9019[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9015[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9007[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9019[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9019[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$auto$simplemap.cc:125:simplemap_reduce$9019[1] \
 $auto$hard_block.cc:122:cell_hard_block$6254.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$2\buffer[5:0][1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$5\buffer[5:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6400.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$5\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6400.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$5\buffer[5:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6400.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$5\buffer[5:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6400.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$5\buffer[5:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6400.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$5\buffer[5:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[3] $auto$hard_block.cc:122:cell_hard_block$6400.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$3\buffer[5:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$5\buffer[5:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$3\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$5\buffer[5:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$3\buffer[5:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$5\buffer[5:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$3\buffer[5:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$5\buffer[5:0][3] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$3\buffer[5:0][0] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$5\buffer[5:0][4] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$3\buffer[5:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$5\buffer[5:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$1\buffer[5:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$3\buffer[5:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$1\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$3\buffer[5:0][1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$1\buffer[5:0][0] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$3\buffer[5:0][2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$1\buffer[5:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$3\buffer[5:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$2\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$1\buffer[5:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$2\buffer[5:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$6254.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$1\buffer[5:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6524.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6524.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6524.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6524.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6524.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6524.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6524.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6524.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6524.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6524.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6524.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6524.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6524.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$3\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6524.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$5\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[3] $auto$hard_block.cc:122:cell_hard_block$6524.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[3] $auto$hard_block.cc:122:cell_hard_block$6524.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[3] $auto$hard_block.cc:122:cell_hard_block$6524.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[3] $auto$hard_block.cc:122:cell_hard_block$6524.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[3] $auto$hard_block.cc:122:cell_hard_block$6524.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[3] $auto$hard_block.cc:122:cell_hard_block$6524.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$5\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[3] $auto$hard_block.cc:122:cell_hard_block$6524.Y[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6524.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6524.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6524.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6524.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6524.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6524.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$6524.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6526.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6526.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6526.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6526.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6526.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6526.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6526.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6526.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6526.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6526.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6526.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$6526.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$6526.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$6526.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$6526.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$6526.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$6526.Y[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6670.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6670.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6670.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6670.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6670.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6670.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$6670.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[3] $auto$hard_block.cc:122:cell_hard_block$6670.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[3] $auto$hard_block.cc:122:cell_hard_block$6670.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[3] $auto$hard_block.cc:122:cell_hard_block$6670.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[3] $auto$hard_block.cc:122:cell_hard_block$6670.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[3] $auto$hard_block.cc:122:cell_hard_block$6670.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[3] $auto$hard_block.cc:122:cell_hard_block$6670.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6670.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6670.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6670.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6670.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6670.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6670.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6670.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6670.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6670.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6670.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6670.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6670.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6670.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6670.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.B[4] $auto$hard_block.cc:122:cell_hard_block$6524.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$auto$simplemap.cc:125:simplemap_reduce$9132 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$auto$simplemap.cc:125:simplemap_reduce$9132 \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[6] $auto$hard_block.cc:122:cell_hard_block$6524.overflow 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6524.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6524.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6524.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6524.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6524.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6524.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6524.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6524.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6524.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6524.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6524.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6524.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6524.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$3\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6524.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$5\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[3] $auto$hard_block.cc:122:cell_hard_block$6671.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[3] $auto$hard_block.cc:122:cell_hard_block$6671.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[3] $auto$hard_block.cc:122:cell_hard_block$6671.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[3] $auto$hard_block.cc:122:cell_hard_block$6671.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[3] $auto$hard_block.cc:122:cell_hard_block$6671.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[3] $auto$hard_block.cc:122:cell_hard_block$6671.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$5\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6524.B[3] $auto$hard_block.cc:122:cell_hard_block$6671.Y[6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6524.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6524.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6524.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6524.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6524.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6524.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$6524.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6526.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6526.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6526.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6526.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6526.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$1\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$3\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$1\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$3\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$1\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6526.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$3\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$1\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6526.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$3\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6526.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$3\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$1\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6526.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$3\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$3\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$5\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$3\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$5\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$3\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$5\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$3\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$5\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$3\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$3\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6526.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$5\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$3\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$3\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6526.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$5\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$5\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$6673.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$5\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$6673.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$5\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$6673.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$5\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$6673.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$5\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$6673.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$5\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$6673.Y[5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[4] $auto$hard_block.cc:122:cell_hard_block$6670.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[6] $auto$hard_block.cc:122:cell_hard_block$6670.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[8] $auto$hard_block.cc:122:cell_hard_block$6670.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[10] $auto$hard_block.cc:122:cell_hard_block$6670.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[12] $auto$hard_block.cc:122:cell_hard_block$6670.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[14] $auto$hard_block.cc:122:cell_hard_block$6670.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[16] $auto$hard_block.cc:122:cell_hard_block$6670.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[18] $auto$hard_block.cc:122:cell_hard_block$6670.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[20] $auto$hard_block.cc:122:cell_hard_block$6670.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[22] $auto$hard_block.cc:122:cell_hard_block$6670.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[24] $auto$hard_block.cc:122:cell_hard_block$6670.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[26] $auto$hard_block.cc:122:cell_hard_block$6670.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[28] $auto$hard_block.cc:122:cell_hard_block$6670.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[30] $auto$hard_block.cc:122:cell_hard_block$6670.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[13] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10277[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10277[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10277[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10277[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10277[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10277[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10262[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10277[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10277[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10277[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10285[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10277[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10277[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10285[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10277[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10277[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10285[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10285[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10285[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10289[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10285[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10277[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10289[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10289[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$auto$simplemap.cc:125:simplemap_reduce$10289[1] \
 $auto$hard_block.cc:122:cell_hard_block$6670.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6670.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6670.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6670.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6670.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6670.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6670.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6673.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$6670.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[3] $auto$hard_block.cc:122:cell_hard_block$6686.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[3] $auto$hard_block.cc:122:cell_hard_block$6686.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[3] $auto$hard_block.cc:122:cell_hard_block$6686.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[3] $auto$hard_block.cc:122:cell_hard_block$6686.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[3] $auto$hard_block.cc:122:cell_hard_block$6686.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[3] $auto$hard_block.cc:122:cell_hard_block$6686.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6670.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6670.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6670.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6670.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6670.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6670.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6670.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6670.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6670.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$6670.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6670.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$6670.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6670.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$6670.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[0] $auto$hard_block.cc:122:cell_hard_block$7763.Y 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$7763.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$7764.Y 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6526.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6526.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6526.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6526.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6526.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6526.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$7765.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$7765.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$7765.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$7765.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$7765.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$7765.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$7765.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[3] $auto$hard_block.cc:122:cell_hard_block$7765.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[3] $auto$hard_block.cc:122:cell_hard_block$7765.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[3] $auto$hard_block.cc:122:cell_hard_block$7765.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[3] $auto$hard_block.cc:122:cell_hard_block$7765.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[3] $auto$hard_block.cc:122:cell_hard_block$7765.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[3] $auto$hard_block.cc:122:cell_hard_block$7765.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$7\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[3] $auto$hard_block.cc:122:cell_hard_block$7765.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$7765.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$7765.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$7765.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$7\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$7765.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$7765.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$7765.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$7765.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$7765.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$7765.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$7765.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$7765.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$7765.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$7765.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$7765.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[5] $auto$hard_block.cc:122:cell_hard_block$7766.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[7] $auto$hard_block.cc:122:cell_hard_block$7766.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[9] $auto$hard_block.cc:122:cell_hard_block$7766.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[11] $auto$hard_block.cc:122:cell_hard_block$7766.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[13] $auto$hard_block.cc:122:cell_hard_block$7766.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[15] $auto$hard_block.cc:122:cell_hard_block$7766.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[17] $auto$hard_block.cc:122:cell_hard_block$7766.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[19] $auto$hard_block.cc:122:cell_hard_block$7766.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[21] $auto$hard_block.cc:122:cell_hard_block$7766.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[23] $auto$hard_block.cc:122:cell_hard_block$7766.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[25] $auto$hard_block.cc:122:cell_hard_block$7766.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[27] $auto$hard_block.cc:122:cell_hard_block$7766.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$7766.B[29] $auto$hard_block.cc:122:cell_hard_block$7766.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[12] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10044[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10044[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10044[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10044[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10044[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10044[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10030[12] \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10044[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10044[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10044[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10052[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10044[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10044[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10052[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10044[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10044[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10052[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10052[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10052[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10056[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10052[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10044[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10056[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10056[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$auto$simplemap.cc:125:simplemap_reduce$10056[1] \
 $auto$hard_block.cc:122:cell_hard_block$7766.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$7766.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$7766.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$7766.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$7766.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$7766.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][5] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$7766.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6524.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$7766.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[4] $auto$hard_block.cc:122:cell_hard_block$7766.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[4] $auto$hard_block.cc:122:cell_hard_block$7766.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[4] $auto$hard_block.cc:122:cell_hard_block$7766.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[4] $auto$hard_block.cc:122:cell_hard_block$7766.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[4] $auto$hard_block.cc:122:cell_hard_block$7766.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[4] $auto$hard_block.cc:122:cell_hard_block$7766.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[4] $auto$hard_block.cc:122:cell_hard_block$7766.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[4] $auto$hard_block.cc:122:cell_hard_block$7766.Y[7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][8] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[4] $auto$hard_block.cc:122:cell_hard_block$7766.Y[8] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$11\buffer[9:0][0] $auto$hard_block.cc:122:cell_hard_block$7766.B[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$11\buffer[9:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[3] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][8] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][4] $auto$hard_block.cc:122:cell_hard_block$7766.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][5] $auto$hard_block.cc:122:cell_hard_block$7766.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][6] $auto$hard_block.cc:122:cell_hard_block$7766.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][7] $auto$hard_block.cc:122:cell_hard_block$7766.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][8] $auto$hard_block.cc:122:cell_hard_block$7766.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][8] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$11\buffer[9:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][2] \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][3] $auto$hard_block.cc:122:cell_hard_block$7766.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][4] $auto$hard_block.cc:122:cell_hard_block$7766.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][5] $auto$hard_block.cc:122:cell_hard_block$7766.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][6] $auto$hard_block.cc:122:cell_hard_block$7766.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][7] $auto$hard_block.cc:122:cell_hard_block$7766.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][8] $auto$hard_block.cc:122:cell_hard_block$7766.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][8] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][8] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][2] $auto$hard_block.cc:122:cell_hard_block$7766.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][3] $auto$hard_block.cc:122:cell_hard_block$7766.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][4] $auto$hard_block.cc:122:cell_hard_block$7766.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][5] $auto$hard_block.cc:122:cell_hard_block$7766.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][6] $auto$hard_block.cc:122:cell_hard_block$7766.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][7] $auto$hard_block.cc:122:cell_hard_block$7766.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][7] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7766.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][8] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[1] $auto$hard_block.cc:122:cell_hard_block$6670.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[3] $auto$hard_block.cc:122:cell_hard_block$6670.B[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[5] $auto$hard_block.cc:122:cell_hard_block$6670.B[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[7] $auto$hard_block.cc:122:cell_hard_block$6670.B[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[9] $auto$hard_block.cc:122:cell_hard_block$6670.B[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[11] $auto$hard_block.cc:122:cell_hard_block$6670.B[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[13] $auto$hard_block.cc:122:cell_hard_block$6670.B[14] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[15] $auto$hard_block.cc:122:cell_hard_block$6670.B[16] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[17] $auto$hard_block.cc:122:cell_hard_block$6670.B[18] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[19] $auto$hard_block.cc:122:cell_hard_block$6670.B[20] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[21] $auto$hard_block.cc:122:cell_hard_block$6670.B[22] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[23] $auto$hard_block.cc:122:cell_hard_block$6670.B[24] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[25] $auto$hard_block.cc:122:cell_hard_block$6670.B[26] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[27] $auto$hard_block.cc:122:cell_hard_block$6670.B[28] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[13] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6670.B[29] $auto$hard_block.cc:122:cell_hard_block$6670.B[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[14] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9206[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9206[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9206[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9206[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9206[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9206[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9206[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9190[14] \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9206[7] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9206[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9206[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9215[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9206[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9206[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9215[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9206[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9206[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9215[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9206[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9206[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9215[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9215[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9215[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9220[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9215[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9215[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9220[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9220[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$auto$simplemap.cc:125:simplemap_reduce$9220[1] \
 $auto$hard_block.cc:122:cell_hard_block$7763.overflow 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7857.$2\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6670.B[0] $auto$hard_block.cc:122:cell_hard_block$7857.Y 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$7763.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7857.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$7859.Y 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6526.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6526.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$6526.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$6526.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$6526.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$6526.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$7765.B[4] $auto$hard_block.cc:122:cell_hard_block$7765.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$auto$simplemap.cc:125:simplemap_reduce$9720 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$auto$simplemap.cc:125:simplemap_reduce$9720 \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[6] $auto$hard_block.cc:122:cell_hard_block$7765.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[0] gnd $auto$hard_block.cc:122:cell_hard_block$7765.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[1] gnd $auto$hard_block.cc:122:cell_hard_block$7765.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][0] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[2] gnd $auto$hard_block.cc:122:cell_hard_block$7765.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][1] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[3] gnd $auto$hard_block.cc:122:cell_hard_block$7765.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][2] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[4] gnd $auto$hard_block.cc:122:cell_hard_block$7765.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][3] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[5] gnd $auto$hard_block.cc:122:cell_hard_block$7765.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][4] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6671.A[6] gnd $auto$hard_block.cc:122:cell_hard_block$7765.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$7\buffer[6:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[3] $auto$hard_block.cc:122:cell_hard_block$7860.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$7\buffer[6:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[3] $auto$hard_block.cc:122:cell_hard_block$7860.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$7\buffer[6:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[3] $auto$hard_block.cc:122:cell_hard_block$7860.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$7\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[3] $auto$hard_block.cc:122:cell_hard_block$7860.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$7\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[3] $auto$hard_block.cc:122:cell_hard_block$7860.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$7\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[3] $auto$hard_block.cc:122:cell_hard_block$7860.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$7\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[3] $auto$hard_block.cc:122:cell_hard_block$7860.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$7765.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$7\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$7765.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$7\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$7765.B[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$7\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$7\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$7\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$7\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$7\buffer[6:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$7765.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$7765.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$7765.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$7765.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][6] $auto$hard_block.cc:122:cell_hard_block$7765.B[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][6] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$4\buffer[6:0][6] 
1-0 1 
-11 1 

.names \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][0] $auto$hard_block.cc:122:cell_hard_block$7765.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][1] $auto$hard_block.cc:122:cell_hard_block$7765.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][2] $auto$hard_block.cc:122:cell_hard_block$7765.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][3] $auto$hard_block.cc:122:cell_hard_block$7765.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][4] $auto$hard_block.cc:122:cell_hard_block$7765.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][5] $auto$hard_block.cc:122:cell_hard_block$7765.B[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$7765.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$1\buffer[6:0][6] 
1-0 1 
-11 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[4] $auto$hard_block.cc:122:cell_hard_block$6526.B[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[0] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[6] $auto$hard_block.cc:122:cell_hard_block$6526.B[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[1] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[8] $auto$hard_block.cc:122:cell_hard_block$6526.B[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[2] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[10] $auto$hard_block.cc:122:cell_hard_block$6526.B[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[3] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[12] $auto$hard_block.cc:122:cell_hard_block$6526.B[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[4] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[14] $auto$hard_block.cc:122:cell_hard_block$6526.B[15] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[5] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[16] $auto$hard_block.cc:122:cell_hard_block$6526.B[17] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[6] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[18] $auto$hard_block.cc:122:cell_hard_block$6526.B[19] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[7] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[20] $auto$hard_block.cc:122:cell_hard_block$6526.B[21] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[8] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[22] $auto$hard_block.cc:122:cell_hard_block$6526.B[23] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[9] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[24] $auto$hard_block.cc:122:cell_hard_block$6526.B[25] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[10] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[26] $auto$hard_block.cc:122:cell_hard_block$6526.B[27] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[11] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[28] $auto$hard_block.cc:122:cell_hard_block$6526.B[29] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[12] 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[30] $auto$hard_block.cc:122:cell_hard_block$6526.B[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[13] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9007[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9007[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9007[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9007[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9007[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9007[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[12] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$8992[13] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9007[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9007[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9007[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9015[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9007[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9007[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9015[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9007[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9007[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9015[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9015[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9015[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9019[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9015[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9007[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9019[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9019[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$auto$simplemap.cc:125:simplemap_reduce$9019[1] \
 $auto$hard_block.cc:122:cell_hard_block$6526.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$2\buffer[5:0][1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$5\buffer[5:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$7899.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$5\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$7899.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$5\buffer[5:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$7899.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$5\buffer[5:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$7899.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$5\buffer[5:0][4] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$7899.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$5\buffer[5:0][5] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[3] $auto$hard_block.cc:122:cell_hard_block$7899.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$3\buffer[5:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$5\buffer[5:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$3\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$5\buffer[5:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$3\buffer[5:0][2] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$5\buffer[5:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$3\buffer[5:0][3] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$5\buffer[5:0][3] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$3\buffer[5:0][0] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$5\buffer[5:0][4] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$3\buffer[5:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[2] $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$5\buffer[5:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$1\buffer[5:0][0] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$3\buffer[5:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$1\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$3\buffer[5:0][1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$1\buffer[5:0][0] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$3\buffer[5:0][2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$1\buffer[5:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[1] $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$3\buffer[5:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$2\buffer[5:0][1] gnd \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$1\buffer[5:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$2\buffer[5:0][1] \
 $auto$hard_block.cc:122:cell_hard_block$6526.B[0] $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$1\buffer[5:0][1] 
1-0 1 
-11 1 

.names stage~5 stage~6 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[0] 
1- 1 
-1 1 

.names stage~7 stage~8 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[1] 
1- 1 
-1 1 

.names stage~9 stage~10 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[2] 
1- 1 
-1 1 

.names stage~11 stage~12 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[3] 
1- 1 
-1 1 

.names stage~13 stage~14 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[4] 
1- 1 
-1 1 

.names stage~15 stage~16 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[5] 
1- 1 
-1 1 

.names stage~17 stage~18 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[6] 
1- 1 
-1 1 

.names stage~19 stage~20 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[7] 
1- 1 
-1 1 

.names stage~21 stage~22 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[8] 
1- 1 
-1 1 

.names stage~23 stage~24 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[9] 
1- 1 
-1 1 

.names stage~25 stage~26 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[10] 
1- 1 
-1 1 

.names stage~27 stage~28 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[11] 
1- 1 
-1 1 

.names stage~29 stage~30 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[12] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18756[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18756[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18756[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18756[3] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[9] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18756[4] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[10] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[11] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18756[5] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18742[12] stage~31 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18756[6] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18756[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18756[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18764[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18756[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18756[3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18764[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18756[4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18756[5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18764[2] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18764[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18764[1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18768[0] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18764[2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18756[6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18768[1] 
1- 1 
-1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18768[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$auto$simplemap.cc:125:simplemap_reduce$18768[1] \
 $auto$hard_block.cc:122:cell_hard_block$8292.overflow 
1- 1 
-1 1 

.names $auto$hard_block.cc:122:cell_hard_block$8292.overflow \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$2\buffer[9:0][1] 
0 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][0] gnd stage~4 \
 $auto$hard_block.cc:122:cell_hard_block$8292.Y[0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][1] gnd stage~4 \
 $auto$hard_block.cc:122:cell_hard_block$8292.Y[1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][2] gnd stage~4 \
 $auto$hard_block.cc:122:cell_hard_block$8292.Y[2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][3] gnd stage~4 \
 $auto$hard_block.cc:122:cell_hard_block$8292.Y[3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][4] gnd stage~4 \
 $auto$hard_block.cc:122:cell_hard_block$8292.Y[4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][5] gnd stage~4 \
 $auto$hard_block.cc:122:cell_hard_block$8292.Y[5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][6] gnd stage~4 \
 $auto$hard_block.cc:122:cell_hard_block$8292.Y[6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][7] gnd stage~4 \
 $auto$hard_block.cc:122:cell_hard_block$8292.Y[7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][8] gnd stage~4 \
 $auto$hard_block.cc:122:cell_hard_block$8292.Y[8] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][9] gnd stage~4 \
 $auto$hard_block.cc:122:cell_hard_block$8292.Y[9] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][0] gnd stage~3 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][1] gnd stage~3 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][2] gnd stage~3 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][3] gnd stage~3 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][4] gnd stage~3 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][4] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][5] gnd stage~3 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][5] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][6] gnd stage~3 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][6] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][7] gnd stage~3 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][7] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][0] stage~3 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][8] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][1] stage~3 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$7\buffer[9:0][9] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][0] gnd stage~2 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][1] gnd stage~2 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][1] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][2] gnd stage~2 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][2] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][3] gnd stage~2 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][3] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][0] stage~2 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][4] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][1] stage~2 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][5] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][2] stage~2 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][6] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][3] stage~2 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][7] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$1\buffer[9:0][0] gnd stage~1 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][0] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$1\buffer[9:0][1] gnd stage~1 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][1] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$1\buffer[9:0][0] stage~1 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][2] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$1\buffer[9:0][1] stage~1 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][3] 
1-0 1 
-11 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$2\buffer[9:0][1] gnd stage~0 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$1\buffer[9:0][0] 
1-0 1 
-11 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$2\buffer[9:0][1] stage~0 \
 $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$1\buffer[9:0][1] 
1-0 1 
-11 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2092.A[2] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2092.B[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2092.B[3] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2092.B[4] 
1 1 

.names vcc $auto$hard_block.cc:122:cell_hard_block$2092.B[5] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2092.B_AND_S[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2092.B_AND_S[3] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2092.B_AND_S[4] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2092.B_AND_S[5] $auto$hard_block.cc:122:cell_hard_block$2092.S[1] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$2092.B_AND_S[0] $auto$hard_block.cc:122:cell_hard_block$2092.Y_B[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$2092.Y_B[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3325.Y[9] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3320.B[0] $auto$hard_block.cc:122:cell_hard_block$3475.B[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3559.A[2] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3559.B[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3559.B[3] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3559.B[4] 
1 1 

.names vcc $auto$hard_block.cc:122:cell_hard_block$3559.B[5] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3559.B_AND_S[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3559.B_AND_S[3] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3559.B_AND_S[4] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3559.B_AND_S[5] $auto$hard_block.cc:122:cell_hard_block$3559.S[1] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$3559.B_AND_S[0] $auto$hard_block.cc:122:cell_hard_block$3559.Y_B[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$3559.Y_B[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$4792.Y[9] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$4787.B[0] $auto$hard_block.cc:122:cell_hard_block$4942.B[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$5026.A[2] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$5026.B[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$5026.B[3] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$5026.B[4] 
1 1 

.names vcc $auto$hard_block.cc:122:cell_hard_block$5026.B[5] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$5026.B_AND_S[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$5026.B_AND_S[3] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$5026.B_AND_S[4] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$5026.B_AND_S[5] $auto$hard_block.cc:122:cell_hard_block$5026.S[1] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$5026.B_AND_S[0] $auto$hard_block.cc:122:cell_hard_block$5026.Y_B[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$5026.Y_B[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$6259.Y[9] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6254.B[0] $auto$hard_block.cc:122:cell_hard_block$6409.B[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$6688.A[2] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$6688.B[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$6688.B[3] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$6688.B[4] 
1 1 

.names vcc $auto$hard_block.cc:122:cell_hard_block$6688.B[5] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$6688.B_AND_S[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$6688.B_AND_S[3] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$6688.B_AND_S[4] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6688.B_AND_S[5] $auto$hard_block.cc:122:cell_hard_block$6688.S[1] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6688.B_AND_S[0] $auto$hard_block.cc:122:cell_hard_block$6688.Y_B[0] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$6688.Y_B[1] 
1 1 

.names gnd $auto$hard_block.cc:122:cell_hard_block$7766.Y[9] 
1 1 

.names $auto$hard_block.cc:122:cell_hard_block$6526.B[0] $auto$hard_block.cc:122:cell_hard_block$7908.B[0] 
1 1 

.names $auto$rtlil.cc:3194:NotGate$27257 $auto$simplemap.cc:248:simplemap_eqne$11576[1] 
1 1 

.names $auto$rtlil.cc:3194:NotGate$27541 $auto$simplemap.cc:248:simplemap_eqne$11671[1] 
1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$11671[0] $auto$simplemap.cc:248:simplemap_eqne$11684[0] 
1 1 

.names $auto$rtlil.cc:3194:NotGate$27543 $auto$simplemap.cc:248:simplemap_eqne$11684[2] 
1 1 

.names $auto$rtlil.cc:3194:NotGate$27527 $auto$simplemap.cc:248:simplemap_eqne$14162[2] 
1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$14162[0] $auto$simplemap.cc:248:simplemap_eqne$14175[0] 
1 1 

.names $auto$rtlil.cc:3194:NotGate$27539 $auto$simplemap.cc:248:simplemap_eqne$14175[1] 
1 1 

.names $auto$rtlil.cc:3194:NotGate$27331 $auto$simplemap.cc:248:simplemap_eqne$14273[1] 
1 1 

.names $auto$rtlil.cc:3194:NotGate$27673 $auto$simplemap.cc:248:simplemap_eqne$16369[2] 
1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$16369[0] $auto$simplemap.cc:248:simplemap_eqne$16382[0] 
1 1 

.names $auto$rtlil.cc:3194:NotGate$27675 $auto$simplemap.cc:248:simplemap_eqne$16382[1] 
1 1 

.names $auto$rtlil.cc:3194:NotGate$27399 $auto$simplemap.cc:248:simplemap_eqne$16480[1] 
1 1 

.names $auto$rtlil.cc:3194:NotGate$27805 $auto$simplemap.cc:248:simplemap_eqne$18608[2] 
1 1 

.names $auto$simplemap.cc:248:simplemap_eqne$18608[0] $auto$simplemap.cc:248:simplemap_eqne$18621[0] 
1 1 

.names $auto$rtlil.cc:3194:NotGate$27807 $auto$simplemap.cc:248:simplemap_eqne$18621[1] 
1 1 

.names $auto$rtlil.cc:3194:NotGate$27467 $auto$simplemap.cc:248:simplemap_eqne$18687[1] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.CO[0] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.CO[1] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.CO[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[30] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2306.$auto$alumacc.cc:495:replace_alu$8797.X[31] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2503.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[32] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[30] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2505.$auto$alumacc.cc:495:replace_alu$8797.X[31] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[30] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$2777.$auto$alumacc.cc:495:replace_alu$9635.X[31] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3317.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3318.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3320.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3322.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3323.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3324.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$10\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$11\buffer[9:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$11\buffer[9:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$11\buffer[9:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$11\buffer[9:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$11\buffer[9:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$11\buffer[9:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$11\buffer[9:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$11\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$11\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$1\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$2\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$4\buffer[9:0][9] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$11\buffer[9:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$7\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3419.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3421.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3423.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3425.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3426.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3427.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$1\buffer[5:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$1\buffer[5:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$1\buffer[5:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$1\buffer[5:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$2\buffer[5:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$2\buffer[5:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$2\buffer[5:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$2\buffer[5:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$2\buffer[5:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$3\buffer[5:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3466.$3\buffer[5:0][5] 
1 1 

.names lNOT~822 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3474.$auto$alumacc.cc:495:replace_alu$11916.CO[31] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][16] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][16] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$1\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$3\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$4\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$6\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][8] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][9] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][10] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][11] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][12] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][13] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][14] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][15] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$11\buffer[22:0][8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][16] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$3475.$8\buffer[22:0][22] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.CO[0] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.CO[1] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.CO[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[30] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3773.$auto$alumacc.cc:495:replace_alu$8797.X[31] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3970.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[32] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[30] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$3972.$auto$alumacc.cc:495:replace_alu$8797.X[31] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[30] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4244.$auto$alumacc.cc:495:replace_alu$9635.X[31] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4784.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4785.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4787.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4789.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4790.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4791.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$10\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$11\buffer[9:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$11\buffer[9:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$11\buffer[9:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$11\buffer[9:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$11\buffer[9:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$11\buffer[9:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$11\buffer[9:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$11\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$11\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$1\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$2\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$4\buffer[9:0][9] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$11\buffer[9:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4792.$7\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4886.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4888.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4890.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4892.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4893.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4894.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$1\buffer[5:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$1\buffer[5:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$1\buffer[5:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$1\buffer[5:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$2\buffer[5:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$2\buffer[5:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$2\buffer[5:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$2\buffer[5:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$2\buffer[5:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$3\buffer[5:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4933.$3\buffer[5:0][5] 
1 1 

.names lNOT~661 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4941.$auto$alumacc.cc:495:replace_alu$11916.CO[31] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][16] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][16] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$1\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$3\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$4\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$6\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][8] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][9] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][10] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][11] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][12] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][13] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][14] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][15] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$11\buffer[22:0][8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][16] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$4942.$8\buffer[22:0][22] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.CO[0] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.CO[1] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.CO[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[30] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5240.$auto$alumacc.cc:495:replace_alu$8797.X[31] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5437.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[32] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[30] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5439.$auto$alumacc.cc:495:replace_alu$8797.X[31] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[30] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$5711.$auto$alumacc.cc:495:replace_alu$9635.X[31] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6251.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6252.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6254.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6256.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6257.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6258.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$10\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$11\buffer[9:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$11\buffer[9:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$11\buffer[9:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$11\buffer[9:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$11\buffer[9:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$11\buffer[9:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$11\buffer[9:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$11\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$11\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$1\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$2\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$4\buffer[9:0][9] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$11\buffer[9:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6259.$7\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6353.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6355.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6357.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6359.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6360.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6361.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$1\buffer[5:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$1\buffer[5:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$1\buffer[5:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$1\buffer[5:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$2\buffer[5:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$2\buffer[5:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$2\buffer[5:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$2\buffer[5:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$2\buffer[5:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$3\buffer[5:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6400.$3\buffer[5:0][5] 
1 1 

.names lNOT~500 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6408.$auto$alumacc.cc:495:replace_alu$11916.CO[31] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][16] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][16] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$1\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$3\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$4\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$6\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][8] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][9] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][10] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][11] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][12] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][13] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][14] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][15] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$11\buffer[22:0][8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][16] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6409.$8\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6524.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6526.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6670.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$2\buffer[6:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6671.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9044_Y[5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6673.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6686.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$10225_Y[6] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.CO[0] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.CO[1] 
1 1 

.names vcc $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.CO[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[30] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6772.$auto$alumacc.cc:495:replace_alu$8797.X[31] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.A[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6969.$auto$alumacc.cc:495:replace_alu$8663.lcu.G[32] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[30] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$6971.$auto$alumacc.cc:495:replace_alu$8797.X[31] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[30] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[30] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.A[31] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7243.$auto$alumacc.cc:495:replace_alu$9635.X[31] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7763.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7764.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7765.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$10\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$11\buffer[9:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$11\buffer[9:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$11\buffer[9:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$11\buffer[9:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$11\buffer[9:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$11\buffer[9:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$11\buffer[9:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$11\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$11\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$1\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$2\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$4\buffer[9:0][9] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$11\buffer[9:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7766.$7\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7857.$2\buffer[6:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7859.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9820_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][6] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][0] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[1] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[2] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[3] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[4] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[5] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$2\buffer[6:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7860.$ternary$/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v:108$9683_Y[6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$1\buffer[5:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$1\buffer[5:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$1\buffer[5:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$1\buffer[5:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$2\buffer[5:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$2\buffer[5:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$2\buffer[5:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$2\buffer[5:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$2\buffer[5:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$3\buffer[5:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7899.$3\buffer[5:0][5] 
1 1 

.names lNOT~339 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[0] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[32] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7907.$auto$alumacc.cc:495:replace_alu$11916.CO[31] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][16] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][16] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$1\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][15] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$3\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][13] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][14] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$4\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][10] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][11] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][12] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$6\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][1] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][8] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][1] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][9] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][2] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][10] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][3] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][11] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][4] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][12] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][5] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][13] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][6] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][14] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][7] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][15] 
1 1 

.names $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$11\buffer[22:0][8] \
 $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][16] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][17] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][18] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][19] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][20] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][21] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$7908.$8\buffer[22:0][22] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$1\buffer[9:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$1\buffer[9:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$1\buffer[9:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$1\buffer[9:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$1\buffer[9:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$1\buffer[9:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$1\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$1\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$2\buffer[9:0][0] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$2\buffer[9:0][2] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$2\buffer[9:0][3] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$2\buffer[9:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$2\buffer[9:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$2\buffer[9:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$2\buffer[9:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$2\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$2\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][4] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][5] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][6] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][7] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$3\buffer[9:0][9] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][8] 
1 1 

.names gnd $techmap$auto$hard_block.cc:122:cell_hard_block$8292.$5\buffer[9:0][9] 
1 1 

.names ap_done ap_ready 
1 1 

.names unconn input_stream_peek_0_read 
1 1 

.names unconn input_stream_peek_1_read 
1 1 

.names unconn input_stream_peek_2_read 
1 1 

.names unconn input_stream_peek_3_read 
1 1 

.names lNOT~275 lNOT~307 
1 1 

.names lNOT~276 lNOT~308 
1 1 

.names lNOT~277 lNOT~309 
1 1 

.names lNOT~278 lNOT~310 
1 1 

.names lNOT~279 lNOT~311 
1 1 

.names lNOT~280 lNOT~312 
1 1 

.names lNOT~281 lNOT~313 
1 1 

.names lNOT~282 lNOT~314 
1 1 

.names lNOT~283 lNOT~315 
1 1 

.names lNOT~284 lNOT~316 
1 1 

.names lNOT~285 lNOT~317 
1 1 

.names lNOT~286 lNOT~318 
1 1 

.names lNOT~287 lNOT~319 
1 1 

.names lNOT~288 lNOT~320 
1 1 

.names lNOT~289 lNOT~321 
1 1 

.names lNOT~290 lNOT~322 
1 1 

.names lNOT~291 lNOT~323 
1 1 

.names lNOT~292 lNOT~324 
1 1 

.names lNOT~293 lNOT~325 
1 1 

.names lNOT~294 lNOT~326 
1 1 

.names lNOT~295 lNOT~327 
1 1 

.names lNOT~296 lNOT~328 
1 1 

.names lNOT~297 lNOT~329 
1 1 

.names lNOT~298 lNOT~330 
1 1 

.names lNOT~299 lNOT~331 
1 1 

.names lNOT~300 lNOT~332 
1 1 

.names lNOT~301 lNOT~333 
1 1 

.names lNOT~302 lNOT~334 
1 1 

.names lNOT~303 lNOT~335 
1 1 

.names lNOT~304 lNOT~336 
1 1 

.names lNOT~305 lNOT~337 
1 1 

.names lNOT~306 lNOT~338 
1 1 

.names unconn lNOT~376 
1 1 

.names unconn lNOT~377 
1 1 

.names unconn lNOT~378 
1 1 

.names unconn lNOT~379 
1 1 

.names unconn lNOT~380 
1 1 

.names unconn lNOT~381 
1 1 

.names unconn lNOT~382 
1 1 

.names unconn lNOT~383 
1 1 

.names unconn lNOT~384 
1 1 

.names unconn lNOT~385 
1 1 

.names unconn lNOT~386 
1 1 

.names unconn lNOT~387 
1 1 

.names unconn lNOT~388 
1 1 

.names unconn lNOT~389 
1 1 

.names unconn lNOT~390 
1 1 

.names unconn lNOT~391 
1 1 

.names unconn lNOT~392 
1 1 

.names unconn lNOT~393 
1 1 

.names unconn lNOT~394 
1 1 

.names unconn lNOT~395 
1 1 

.names unconn lNOT~396 
1 1 

.names unconn lNOT~397 
1 1 

.names unconn lNOT~398 
1 1 

.names unconn lNOT~399 
1 1 

.names unconn lNOT~400 
1 1 

.names unconn lNOT~401 
1 1 

.names unconn lNOT~402 
1 1 

.names lNOT~403 lNOT~433 
1 1 

.names lNOT~403 lNOT~434 
1 1 

.names unconn lNOT~435 
1 1 

.names unconn lNOT~537 
1 1 

.names unconn lNOT~538 
1 1 

.names unconn lNOT~539 
1 1 

.names unconn lNOT~540 
1 1 

.names unconn lNOT~541 
1 1 

.names unconn lNOT~542 
1 1 

.names unconn lNOT~543 
1 1 

.names unconn lNOT~544 
1 1 

.names unconn lNOT~545 
1 1 

.names unconn lNOT~546 
1 1 

.names unconn lNOT~547 
1 1 

.names unconn lNOT~548 
1 1 

.names unconn lNOT~549 
1 1 

.names unconn lNOT~550 
1 1 

.names unconn lNOT~551 
1 1 

.names unconn lNOT~552 
1 1 

.names unconn lNOT~553 
1 1 

.names unconn lNOT~554 
1 1 

.names unconn lNOT~555 
1 1 

.names unconn lNOT~556 
1 1 

.names unconn lNOT~557 
1 1 

.names unconn lNOT~558 
1 1 

.names unconn lNOT~559 
1 1 

.names unconn lNOT~560 
1 1 

.names unconn lNOT~561 
1 1 

.names unconn lNOT~562 
1 1 

.names unconn lNOT~563 
1 1 

.names lNOT~564 lNOT~594 
1 1 

.names lNOT~564 lNOT~595 
1 1 

.names unconn lNOT~596 
1 1 

.names unconn lNOT~698 
1 1 

.names unconn lNOT~699 
1 1 

.names unconn lNOT~700 
1 1 

.names unconn lNOT~701 
1 1 

.names unconn lNOT~702 
1 1 

.names unconn lNOT~703 
1 1 

.names unconn lNOT~704 
1 1 

.names unconn lNOT~705 
1 1 

.names unconn lNOT~706 
1 1 

.names unconn lNOT~707 
1 1 

.names unconn lNOT~708 
1 1 

.names unconn lNOT~709 
1 1 

.names unconn lNOT~710 
1 1 

.names unconn lNOT~711 
1 1 

.names unconn lNOT~712 
1 1 

.names unconn lNOT~713 
1 1 

.names unconn lNOT~714 
1 1 

.names unconn lNOT~715 
1 1 

.names unconn lNOT~716 
1 1 

.names unconn lNOT~717 
1 1 

.names unconn lNOT~718 
1 1 

.names unconn lNOT~719 
1 1 

.names unconn lNOT~720 
1 1 

.names unconn lNOT~721 
1 1 

.names unconn lNOT~722 
1 1 

.names unconn lNOT~723 
1 1 

.names unconn lNOT~724 
1 1 

.names lNOT~725 lNOT~755 
1 1 

.names lNOT~725 lNOT~756 
1 1 

.names unconn lNOT~757 
1 1 

.names unconn lNOT~859 
1 1 

.names unconn lNOT~860 
1 1 

.names unconn lNOT~861 
1 1 

.names unconn lNOT~862 
1 1 

.names unconn lNOT~863 
1 1 

.names unconn lNOT~864 
1 1 

.names unconn lNOT~865 
1 1 

.names unconn lNOT~866 
1 1 

.names unconn lNOT~867 
1 1 

.names unconn lNOT~868 
1 1 

.names unconn lNOT~869 
1 1 

.names unconn lNOT~870 
1 1 

.names unconn lNOT~871 
1 1 

.names unconn lNOT~872 
1 1 

.names unconn lNOT~873 
1 1 

.names unconn lNOT~874 
1 1 

.names unconn lNOT~875 
1 1 

.names unconn lNOT~876 
1 1 

.names unconn lNOT~877 
1 1 

.names unconn lNOT~878 
1 1 

.names unconn lNOT~879 
1 1 

.names unconn lNOT~880 
1 1 

.names unconn lNOT~881 
1 1 

.names unconn lNOT~882 
1 1 

.names unconn lNOT~883 
1 1 

.names unconn lNOT~884 
1 1 

.names unconn lNOT~885 
1 1 

.names lNOT~886 lNOT~916 
1 1 

.names lNOT~886 lNOT~917 
1 1 

.names unconn lNOT~918 
1 1 

.names gnd output_stream_0_din~64 
1 1 

.names gnd output_stream_1_din~64 
1 1 

.names gnd output_stream_2_din~64 
1 1 

.names gnd output_stream_3_din~64 
1 1 

.subckt CLOCK_GATING I=clk

.end 


.model adder 

.inputs cin b a 

.outputs sumout cout 

.blackbox 


.end 


.model dual_port_ram 

.inputs clk addr1[0] addr1[1] addr1[2] addr1[3] addr1[4] addr1[5] addr1[6] addr1[7] addr1[8] addr1[9] addr1[10] addr2[0] \
 addr2[1] addr2[2] addr2[3] addr2[4] addr2[5] addr2[6] addr2[7] addr2[8] addr2[9] addr2[10] data1 data2 we1 we2 

.outputs out1 out2 

.blackbox 


.end 


.model multiply 

.inputs b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] b[15] b[16] b[17] b[18] b[19] b[20] \
 b[21] b[22] b[23] b[24] b[25] b[26] a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] a[8] a[9] a[10] a[11] a[12] a[13] a[14] a[15] \
 a[16] a[17] a[18] a[19] a[20] a[21] a[22] a[23] a[24] a[25] a[26] 

.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] \
 out[15] out[16] out[17] out[18] out[19] out[20] out[21] out[22] out[23] out[24] out[25] out[26] out[27] out[28] out[29] \
 out[30] out[31] out[32] out[33] out[34] out[35] out[36] out[37] out[38] out[39] out[40] out[41] out[42] out[43] out[44] \
 out[45] out[46] out[47] out[48] out[49] out[50] out[51] out[52] out[53] 

.blackbox 


.end 


.model single_port_ram 

.inputs we data addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8] addr[9] addr[10] clk 

.outputs out 

.blackbox 


.end 

.model CLOCK_GATING
.inputs I
.blackbox
.end

