17
0
0
0
255
255
255
255
255
255
255
171
188
205
222
239
255
255
255
255
255
255
0
1
100
0
9
139
87
176
92
95
178
87
120
23
169
81
45
79
57
53
6
119
228
15
44
39
176
88
136
178
114
37
40
254
76
158
228
147
117
178
65
241
56
9
149
39
64
58
108
161
18
63
43
66
219
38
243
179
108
8
200
250
131
63
243
78
76
212
164
41
39
55
220
160
83
242
62
23

E:\FYP\HLS\MAC_SAP\fyp\solution1\sim\verilog>set PATH= 

E:\FYP\HLS\MAC_SAP\fyp\solution1\sim\verilog>call D:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_send_frame_top glbl -prj send_frame.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s send_frame -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_send_frame_top glbl -prj send_frame.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s send_frame -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/AESL_automem_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/AESL_automem_mac_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mac_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/AESL_automem_source_addr_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_source_addr_mac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/backoff_vo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module backoff_vo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/compose_mac_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compose_mac_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/enqueue_dequeue_fram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enqueue_dequeue_fram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/initial_edca_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initial_edca_process
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/ma_unitdatax_requdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_unitdatax_requdEe_ram
INFO: [VRFC 10-311] analyzing module ma_unitdatax_requdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/ma_unitdatax_requeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_unitdatax_requeOg_ram
INFO: [VRFC 10-311] analyzing module ma_unitdatax_requeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/ma_unitdatax_request.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_unitdatax_request
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/ma_unitdatax_status_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ma_unitdatax_status_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_data_request.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_data_request
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_data_request_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_data_request_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_txend_confirm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_txend_confirm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/phy_txend_request.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_txend_request
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/random_int_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_int_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/send_frame.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_send_frame_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/send_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/send_frame_edca_qfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_frame_edca_qfYi_ram
INFO: [VRFC 10-311] analyzing module send_frame_edca_qfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/send_frame_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_frame_frame_ram
INFO: [VRFC 10-311] analyzing module send_frame_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/send_frame_mul_mucud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_frame_mul_mucud_DSP48_0
INFO: [VRFC 10-311] analyzing module send_frame_mul_mucud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/send_frame_urem_3bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_frame_urem_3bkb_div_u
INFO: [VRFC 10-311] analyzing module send_frame_urem_3bkb_div
INFO: [VRFC 10-311] analyzing module send_frame_urem_3bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/slot_boundary_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slot_boundary_timing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/start_backoff_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_backoff_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/start_backoff_bk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_backoff_bk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/start_backoff_vi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_backoff_vi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/start_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/start_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_tx
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.send_frame_edca_qfYi_ram
Compiling module xil_defaultlib.send_frame_edca_qfYi(DataWidth=8...
Compiling module xil_defaultlib.send_frame_frame_ram
Compiling module xil_defaultlib.send_frame_frame(DataWidth=8,Add...
Compiling module xil_defaultlib.enqueue_dequeue_fram
Compiling module xil_defaultlib.start_tx
Compiling module xil_defaultlib.send_frame_urem_3bkb_div_u(in1_W...
Compiling module xil_defaultlib.send_frame_urem_3bkb_div(in1_WID...
Compiling module xil_defaultlib.send_frame_urem_3bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.send_frame_mul_mucud_DSP48_0
Compiling module xil_defaultlib.send_frame_mul_mucud(ID=1,NUM_ST...
Compiling module xil_defaultlib.random_int_gen
Compiling module xil_defaultlib.backoff_vo
Compiling module xil_defaultlib.start_backoff_vi
Compiling module xil_defaultlib.start_backoff_be
Compiling module xil_defaultlib.start_backoff_bk
Compiling module xil_defaultlib.start_timer
Compiling module xil_defaultlib.slot_boundary_timing
Compiling module xil_defaultlib.initial_edca_process
Compiling module xil_defaultlib.phy_txend_confirm
Compiling module xil_defaultlib.ma_unitdatax_requdEe_ram
Compiling module xil_defaultlib.ma_unitdatax_requdEe(DataWidth=8...
Compiling module xil_defaultlib.ma_unitdatax_requeOg_ram
Compiling module xil_defaultlib.ma_unitdatax_requeOg(DataWidth=8...
Compiling module xil_defaultlib.compose_mac_frame
Compiling module xil_defaultlib.ma_unitdatax_status_s
Compiling module xil_defaultlib.ma_unitdatax_request
Compiling module xil_defaultlib.phy_data_request
Compiling module xil_defaultlib.phy_txend_request
Compiling module xil_defaultlib.phy_data_request_1
Compiling module xil_defaultlib.send_frame
Compiling module xil_defaultlib.AESL_automem_source_addr_mac
Compiling module xil_defaultlib.AESL_automem_data
Compiling module xil_defaultlib.AESL_automem_mac_frame
Compiling module xil_defaultlib.apatb_send_frame_top
Compiling module work.glbl
Built simulation snapshot send_frame

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/xsim.dir/send_frame/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/xsim.dir/send_frame/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 19 12:18:01 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 12:18:01 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/send_frame/xsim_script.tcl
# xsim {send_frame} -autoloadwcfg -tclbatch {send_frame.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source send_frame.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set current_txop_holder_group [add_wave_group current_txop_holder(wire) -into $cinoutgroup]
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/current_txop_holder_o_ap_vld -into $current_txop_holder_group -color #ffff00 -radix hex
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/current_txop_holder_o -into $current_txop_holder_group -radix hex
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/current_txop_holder_i -into $current_txop_holder_group -radix hex
## set mac_frame_group [add_wave_group mac_frame(memory) -into $cinoutgroup]
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/mac_frame_q0 -into $mac_frame_group -radix hex
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/mac_frame_d0 -into $mac_frame_group -radix hex
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/mac_frame_we0 -into $mac_frame_group -color #ffff00 -radix hex
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/mac_frame_ce0 -into $mac_frame_group -color #ffff00 -radix hex
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/mac_frame_address0 -into $mac_frame_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set medium_state_group [add_wave_group medium_state(wire) -into $cinputgroup]
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/medium_state -into $medium_state_group -radix hex
## set expiry_time_group [add_wave_group expiry_time(wire) -into $cinputgroup]
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/expiry_time -into $expiry_time_group -radix hex
## set tx_power_lvl_group [add_wave_group tx_power_lvl(wire) -into $cinputgroup]
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/tx_power_lvl -into $tx_power_lvl_group -radix hex
## set d_rate_group [add_wave_group d_rate(wire) -into $cinputgroup]
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/d_rate -into $d_rate_group -radix hex
## set t_slot_group [add_wave_group t_slot(wire) -into $cinputgroup]
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/t_slot -into $t_slot_group -radix hex
## set c_identifier_group [add_wave_group c_identifier(wire) -into $cinputgroup]
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/c_identifier_channel_number -into $c_identifier_group -radix hex
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/c_identifier_operating_class -into $c_identifier_group -radix hex
## set s_class_group [add_wave_group s_class(wire) -into $cinputgroup]
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/s_class -into $s_class_group -radix hex
## set up_group [add_wave_group up(wire) -into $cinputgroup]
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/up -into $up_group -radix hex
## set data_group [add_wave_group data(memory) -into $cinputgroup]
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/data_q0 -into $data_group -radix hex
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/data_ce0 -into $data_group -color #ffff00 -radix hex
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/data_address0 -into $data_group -radix hex
## set source_addr_group [add_wave_group source_addr(memory) -into $cinputgroup]
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/source_addr_mac_q1 -into $source_addr_group -radix hex
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/source_addr_mac_ce1 -into $source_addr_group -color #ffff00 -radix hex
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/source_addr_mac_address1 -into $source_addr_group -radix hex
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/source_addr_mac_q0 -into $source_addr_group -radix hex
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/source_addr_mac_ce0 -into $source_addr_group -color #ffff00 -radix hex
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/source_addr_mac_address0 -into $source_addr_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/ap_start -into $blocksiggroup
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/ap_done -into $blocksiggroup
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/ap_idle -into $blocksiggroup
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_send_frame_top/AESL_inst_send_frame/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_send_frame_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_send_frame_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_send_frame_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_send_frame_top/LENGTH_source_addr_mac -into $tb_portdepth_group -radix hex
## add_wave /apatb_send_frame_top/LENGTH_data -into $tb_portdepth_group -radix hex
## add_wave /apatb_send_frame_top/LENGTH_up -into $tb_portdepth_group -radix hex
## add_wave /apatb_send_frame_top/LENGTH_s_class -into $tb_portdepth_group -radix hex
## add_wave /apatb_send_frame_top/LENGTH_c_identifier_operating_class -into $tb_portdepth_group -radix hex
## add_wave /apatb_send_frame_top/LENGTH_c_identifier_channel_number -into $tb_portdepth_group -radix hex
## add_wave /apatb_send_frame_top/LENGTH_d_rate -into $tb_portdepth_group -radix hex
## add_wave /apatb_send_frame_top/LENGTH_tx_power_lvl -into $tb_portdepth_group -radix hex
## add_wave /apatb_send_frame_top/LENGTH_mac_frame -into $tb_portdepth_group -radix hex
## add_wave /apatb_send_frame_top/LENGTH_medium_state -into $tb_portdepth_group -radix hex
## add_wave /apatb_send_frame_top/LENGTH_current_txop_holder -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_current_txop_holder_group [add_wave_group current_txop_holder(wire) -into $tbcinoutgroup]
## add_wave /apatb_send_frame_top/current_txop_holder_o_ap_vld -into $tb_current_txop_holder_group -color #ffff00 -radix hex
## add_wave /apatb_send_frame_top/current_txop_holder_o -into $tb_current_txop_holder_group -radix hex
## add_wave /apatb_send_frame_top/current_txop_holder_i -into $tb_current_txop_holder_group -radix hex
## set tb_mac_frame_group [add_wave_group mac_frame(memory) -into $tbcinoutgroup]
## add_wave /apatb_send_frame_top/mac_frame_q0 -into $tb_mac_frame_group -radix hex
## add_wave /apatb_send_frame_top/mac_frame_d0 -into $tb_mac_frame_group -radix hex
## add_wave /apatb_send_frame_top/mac_frame_we0 -into $tb_mac_frame_group -color #ffff00 -radix hex
## add_wave /apatb_send_frame_top/mac_frame_ce0 -into $tb_mac_frame_group -color #ffff00 -radix hex
## add_wave /apatb_send_frame_top/mac_frame_address0 -into $tb_mac_frame_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_medium_state_group [add_wave_group medium_state(wire) -into $tbcinputgroup]
## add_wave /apatb_send_frame_top/medium_state -into $tb_medium_state_group -radix hex
## set tb_expiry_time_group [add_wave_group expiry_time(wire) -into $tbcinputgroup]
## add_wave /apatb_send_frame_top/expiry_time -into $tb_expiry_time_group -radix hex
## set tb_tx_power_lvl_group [add_wave_group tx_power_lvl(wire) -into $tbcinputgroup]
## add_wave /apatb_send_frame_top/tx_power_lvl -into $tb_tx_power_lvl_group -radix hex
## set tb_d_rate_group [add_wave_group d_rate(wire) -into $tbcinputgroup]
## add_wave /apatb_send_frame_top/d_rate -into $tb_d_rate_group -radix hex
## set tb_t_slot_group [add_wave_group t_slot(wire) -into $tbcinputgroup]
## add_wave /apatb_send_frame_top/t_slot -into $tb_t_slot_group -radix hex
## set tb_c_identifier_group [add_wave_group c_identifier(wire) -into $tbcinputgroup]
## add_wave /apatb_send_frame_top/c_identifier_channel_number -into $tb_c_identifier_group -radix hex
## add_wave /apatb_send_frame_top/c_identifier_operating_class -into $tb_c_identifier_group -radix hex
## set tb_s_class_group [add_wave_group s_class(wire) -into $tbcinputgroup]
## add_wave /apatb_send_frame_top/s_class -into $tb_s_class_group -radix hex
## set tb_up_group [add_wave_group up(wire) -into $tbcinputgroup]
## add_wave /apatb_send_frame_top/up -into $tb_up_group -radix hex
## set tb_data_group [add_wave_group data(memory) -into $tbcinputgroup]
## add_wave /apatb_send_frame_top/data_q0 -into $tb_data_group -radix hex
## add_wave /apatb_send_frame_top/data_ce0 -into $tb_data_group -color #ffff00 -radix hex
## add_wave /apatb_send_frame_top/data_address0 -into $tb_data_group -radix hex
## set tb_source_addr_group [add_wave_group source_addr(memory) -into $tbcinputgroup]
## add_wave /apatb_send_frame_top/source_addr_mac_q1 -into $tb_source_addr_group -radix hex
## add_wave /apatb_send_frame_top/source_addr_mac_ce1 -into $tb_source_addr_group -color #ffff00 -radix hex
## add_wave /apatb_send_frame_top/source_addr_mac_address1 -into $tb_source_addr_group -radix hex
## add_wave /apatb_send_frame_top/source_addr_mac_q0 -into $tb_source_addr_group -radix hex
## add_wave /apatb_send_frame_top/source_addr_mac_ce0 -into $tb_source_addr_group -color #ffff00 -radix hex
## add_wave /apatb_send_frame_top/source_addr_mac_address0 -into $tb_source_addr_group -radix hex
## save_wave_config send_frame.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "65325000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 65365 ns : File "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/send_frame.autotb.v" Line 960
## quit
INFO: [Common 17-206] Exiting xsim at Thu Nov 19 12:18:11 2020...
17
0
0
0
255
255
255
255
255
255
255
171
188
205
222
239
255
255
255
255
255
255
0
1
100
0
9
139
87
176
92
95
178
87
120
23
169
81
45
79
57
53
6
119
228
15
44
39
176
88
136
178
114
37
40
254
76
158
228
147
117
178
65
241
56
9
149
39
64
58
108
161
18
63
43
66
219
38
243
179
108
8
200
250
131
63
243
78
76
212
164
41
39
55
220
160
83
242
62
23
