{
    "ML/always_or_event/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/always_or_event/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "always_or_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.9,
        "exec_time(ms)": 377.2,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/always_or_event/k6_N10_40nm": {
        "test_name": "ML/always_or_event/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "always_or_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 162.3,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/always_or_event/k6_N10_mem32K_40nm": {
        "test_name": "ML/always_or_event/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "always_or_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 366.3,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/always_or_event/no_arch": {
        "test_name": "ML/always_or_event/no_arch",
        "architecture": "n/a",
        "verilog": "always_or_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 11,
        "exec_time(ms)": 87.5,
        "synthesis_time(ms)": 85.3,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/always_star_event/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/always_star_event/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "always_star_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.9,
        "exec_time(ms)": 366.9,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/always_star_event/k6_N10_40nm": {
        "test_name": "ML/always_star_event/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "always_star_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 156.4,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/always_star_event/k6_N10_mem32K_40nm": {
        "test_name": "ML/always_star_event/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "always_star_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 361.1,
        "synthesis_time(ms)": 0.5,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/always_star_event/no_arch": {
        "test_name": "ML/always_star_event/no_arch",
        "architecture": "n/a",
        "verilog": "always_star_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 16,
        "synthesis_time(ms)": 13.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/case_default/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/case_default/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "case_default.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 367.5,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 13,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 13
    },
    "ML/case_default/k6_N10_40nm": {
        "test_name": "ML/case_default/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "case_default.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 159.9,
        "synthesis_time(ms)": 4.2,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 13,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 13
    },
    "ML/case_default/k6_N10_mem32K_40nm": {
        "test_name": "ML/case_default/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "case_default.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 380.6,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 13,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 13
    },
    "ML/case_default/no_arch": {
        "test_name": "ML/case_default/no_arch",
        "architecture": "n/a",
        "verilog": "case_default.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 16.8,
        "synthesis_time(ms)": 14.5,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 13,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "ML/case/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/case/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "case.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 84.2,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 15,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 21,
        "Total Node": 15
    },
    "ML/case/k6_N10_40nm": {
        "test_name": "ML/case/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "case.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 15.6,
        "exec_time(ms)": 12.3,
        "synthesis_time(ms)": 2.3,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 15,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 21,
        "Total Node": 15
    },
    "ML/case/k6_N10_mem32K_40nm": {
        "test_name": "ML/case/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "case.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 73.5,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 15,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 21,
        "Total Node": 15
    },
    "ML/case_multiple_defaults/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/case_multiple_defaults/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "case_multiple_defaults.v",
        "exit": 134,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/case_multiple_defaults/k6_N10_40nm": {
        "test_name": "ML/case_multiple_defaults/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "case_multiple_defaults.v",
        "exit": 134,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/case_multiple_defaults/k6_N10_mem32K_40nm": {
        "test_name": "ML/case_multiple_defaults/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "case_multiple_defaults.v",
        "exit": 134,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/case_multiple_defaults/no_arch": {
        "test_name": "ML/case_multiple_defaults/no_arch",
        "architecture": "n/a",
        "verilog": "case_multiple_defaults.v",
        "exit": 134,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/case/no_arch": {
        "test_name": "ML/case/no_arch",
        "architecture": "n/a",
        "verilog": "case.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 3.5,
        "synthesis_time(ms)": 2.1,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 15,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 15
    },
    "ML/clog_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/clog_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "clog_test.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 50.8,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/clog_test/k6_N10_40nm": {
        "test_name": "ML/clog_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "clog_test.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 5.7,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/clog_test/k6_N10_mem32K_40nm": {
        "test_name": "ML/clog_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "clog_test.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 75.9,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/clog_test/no_arch": {
        "test_name": "ML/clog_test/no_arch",
        "architecture": "n/a",
        "verilog": "clog_test.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 12,
        "exec_time(ms)": 2.8,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/defparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/defparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "defparam.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam.v:29 there are no ports for the module (params)",
            "NETLIST defparam.v:9 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven."
        ],
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 71,
        "synthesis_time(ms)": 3,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 6,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/defparam/k6_N10_40nm": {
        "test_name": "ML/defparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "defparam.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam.v:29 there are no ports for the module (params)",
            "NETLIST defparam.v:9 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven."
        ],
        "max_rss(MiB)": 16.8,
        "exec_time(ms)": 7.1,
        "synthesis_time(ms)": 2.2,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 6,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/defparam/k6_N10_mem32K_40nm": {
        "test_name": "ML/defparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "defparam.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam.v:29 there are no ports for the module (params)",
            "NETLIST defparam.v:9 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven."
        ],
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 79.2,
        "synthesis_time(ms)": 3.1,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 6,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/defparam/no_arch": {
        "test_name": "ML/defparam/no_arch",
        "architecture": "n/a",
        "verilog": "defparam.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam.v:29 there are no ports for the module (params)",
            "NETLIST defparam.v:9 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven."
        ],
        "max_rss(MiB)": 13.5,
        "exec_time(ms)": 4.2,
        "synthesis_time(ms)": 2.9,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 6,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/defparam_string/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/defparam_string/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "defparam_string.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_string.v:22 there are no ports for the module (param)"
        ],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 66.9,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 0,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 0,
        "Total Node": 2
    },
    "ML/defparam_string/k6_N10_40nm": {
        "test_name": "ML/defparam_string/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "defparam_string.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_string.v:22 there are no ports for the module (param)"
        ],
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 8.5,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 0,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 0,
        "Total Node": 2
    },
    "ML/defparam_string/k6_N10_mem32K_40nm": {
        "test_name": "ML/defparam_string/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "defparam_string.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_string.v:22 there are no ports for the module (param)"
        ],
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 63.6,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 0,
        "latch": 1,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 0,
        "Total Node": 2
    },
    "ML/defparam_string/no_arch": {
        "test_name": "ML/defparam_string/no_arch",
        "architecture": "n/a",
        "verilog": "defparam_string.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_string.v:22 there are no ports for the module (param)"
        ],
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 2.7,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 0,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 0,
        "Total Node": 2
    },
    "ML/for_loop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/for_loop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "for_loop.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 72.3,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/for_loop/k6_N10_40nm": {
        "test_name": "ML/for_loop/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "for_loop.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 9.1,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/for_loop/k6_N10_mem32K_40nm": {
        "test_name": "ML/for_loop/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "for_loop.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.4,
        "exec_time(ms)": 68.8,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/for_loop/no_arch": {
        "test_name": "ML/for_loop/no_arch",
        "architecture": "n/a",
        "verilog": "for_loop.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.1,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_case_00/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/generate_case_00/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_case_00.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 81.8,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_case_00/k6_N10_40nm": {
        "test_name": "ML/generate_case_00/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_case_00.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 9.4,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_case_00/k6_N10_mem32K_40nm": {
        "test_name": "ML/generate_case_00/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_case_00.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.5,
        "exec_time(ms)": 61.8,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_case_00/no_arch": {
        "test_name": "ML/generate_case_00/no_arch",
        "architecture": "n/a",
        "verilog": "generate_case_00.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 2.9,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_case_01/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/generate_case_01/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_case_01.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 75.8,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_case_01/k6_N10_40nm": {
        "test_name": "ML/generate_case_01/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_case_01.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 8.9,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_case_01/k6_N10_mem32K_40nm": {
        "test_name": "ML/generate_case_01/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_case_01.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.4,
        "exec_time(ms)": 78.6,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_case_01/no_arch": {
        "test_name": "ML/generate_case_01/no_arch",
        "architecture": "n/a",
        "verilog": "generate_case_01.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 2.8,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_case_10/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/generate_case_10/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_case_10.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 81.3,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_case_10/k6_N10_40nm": {
        "test_name": "ML/generate_case_10/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_case_10.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 6.2,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_case_10/k6_N10_mem32K_40nm": {
        "test_name": "ML/generate_case_10/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_case_10.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.4,
        "exec_time(ms)": 68.8,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_case_10/no_arch": {
        "test_name": "ML/generate_case_10/no_arch",
        "architecture": "n/a",
        "verilog": "generate_case_10.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 2.7,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_case_11/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/generate_case_11/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_case_11.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.9,
        "exec_time(ms)": 79.3,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_case_11/k6_N10_40nm": {
        "test_name": "ML/generate_case_11/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_case_11.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 20.4,
        "synthesis_time(ms)": 12.6,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_case_11/k6_N10_mem32K_40nm": {
        "test_name": "ML/generate_case_11/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_case_11.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 73.6,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_case_11/no_arch": {
        "test_name": "ML/generate_case_11/no_arch",
        "architecture": "n/a",
        "verilog": "generate_case_11.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 3,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_else_if_0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/generate_else_if_0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_else_if_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 76.5,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/generate_else_if_0/k6_N10_40nm": {
        "test_name": "ML/generate_else_if_0/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_else_if_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 9.1,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/generate_else_if_0/k6_N10_mem32K_40nm": {
        "test_name": "ML/generate_else_if_0/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_else_if_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.2,
        "exec_time(ms)": 60.7,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/generate_else_if_0/no_arch": {
        "test_name": "ML/generate_else_if_0/no_arch",
        "architecture": "n/a",
        "verilog": "generate_else_if_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 1.9,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/generate_else_if_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/generate_else_if_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_else_if_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 56.1,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/generate_else_if_1/k6_N10_40nm": {
        "test_name": "ML/generate_else_if_1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_else_if_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 6.6,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/generate_else_if_1/k6_N10_mem32K_40nm": {
        "test_name": "ML/generate_else_if_1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_else_if_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.2,
        "exec_time(ms)": 67.6,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/generate_else_if_1/no_arch": {
        "test_name": "ML/generate_else_if_1/no_arch",
        "architecture": "n/a",
        "verilog": "generate_else_if_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 2.6,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/generate_for/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/generate_for/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_for.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 53,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_for/k6_N10_40nm": {
        "test_name": "ML/generate_for/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_for.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 21.6,
        "synthesis_time(ms)": 13.9,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_for/k6_N10_mem32K_40nm": {
        "test_name": "ML/generate_for/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_for.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 71.9,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_for/no_arch": {
        "test_name": "ML/generate_for/no_arch",
        "architecture": "n/a",
        "verilog": "generate_for.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.3,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/generate_if_else_0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/generate_if_else_0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_if_else_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 80.6,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/generate_if_else_0/k6_N10_40nm": {
        "test_name": "ML/generate_if_else_0/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_if_else_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 6.7,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/generate_if_else_0/k6_N10_mem32K_40nm": {
        "test_name": "ML/generate_if_else_0/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_if_else_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 77.6,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/generate_if_else_0/no_arch": {
        "test_name": "ML/generate_if_else_0/no_arch",
        "architecture": "n/a",
        "verilog": "generate_if_else_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 2.9,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/generate_if_else_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/generate_if_else_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_if_else_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 73.1,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/generate_if_else_1/k6_N10_40nm": {
        "test_name": "ML/generate_if_else_1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_if_else_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.5,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/generate_if_else_1/k6_N10_mem32K_40nm": {
        "test_name": "ML/generate_if_else_1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_if_else_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.2,
        "exec_time(ms)": 78.8,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/generate_if_else_1/no_arch": {
        "test_name": "ML/generate_if_else_1/no_arch",
        "architecture": "n/a",
        "verilog": "generate_if_else_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 2.5,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "ML/initial_delays/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/initial_delays/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "initial_delays.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_delays.v:3 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_delays.v:3 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_delays.v:3 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out2~0) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out2~1) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out2~2) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out3~0) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out3~1) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out3~2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "NETLIST Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "NETLIST Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "NETLIST Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "NETLIST Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "NETLIST Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven."
        ],
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 82.7,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/initial_delays/k6_N10_40nm": {
        "test_name": "ML/initial_delays/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "initial_delays.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_delays.v:3 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_delays.v:3 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_delays.v:3 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out2~0) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out2~1) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out2~2) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out3~0) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out3~1) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out3~2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "NETLIST Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "NETLIST Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "NETLIST Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "NETLIST Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "NETLIST Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven."
        ],
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 9.3,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/initial_delays/k6_N10_mem32K_40nm": {
        "test_name": "ML/initial_delays/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "initial_delays.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_delays.v:3 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_delays.v:3 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_delays.v:3 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out2~0) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out2~1) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out2~2) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out3~0) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out3~1) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out3~2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "NETLIST Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "NETLIST Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "NETLIST Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "NETLIST Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "NETLIST Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven."
        ],
        "max_rss(MiB)": 32.2,
        "exec_time(ms)": 78.3,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/initial_delays/no_arch": {
        "test_name": "ML/initial_delays/no_arch",
        "architecture": "n/a",
        "verilog": "initial_delays.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_delays.v:3 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_delays.v:3 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_delays.v:3 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out2~0) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out2~1) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out2~2) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out3~0) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out3~1) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out3~2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "NETLIST Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "NETLIST Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "NETLIST Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "NETLIST Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "NETLIST Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven."
        ],
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/initial_multiple_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/initial_multiple_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "initial_multiple_block.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_multiple_block.v:4 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_multiple_block.v:4 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_multiple_block.v:4 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_multiple_block.v:5 This output is undriven (simple_op^out2~0) and will be removed",
            "NETLIST initial_multiple_block.v:5 This output is undriven (simple_op^out2~1) and will be removed",
            "NETLIST initial_multiple_block.v:5 This output is undriven (simple_op^out2~2) and will be removed",
            "NETLIST initial_multiple_block.v:6 This output is undriven (simple_op^out3~0) and will be removed",
            "NETLIST initial_multiple_block.v:6 This output is undriven (simple_op^out3~1) and will be removed",
            "NETLIST initial_multiple_block.v:6 This output is undriven (simple_op^out3~2) and will be removed",
            "NETLIST initial_multiple_block.v:7 This output is undriven (simple_op^out4~0) and will be removed",
            "NETLIST initial_multiple_block.v:7 This output is undriven (simple_op^out4~1) and will be removed",
            "NETLIST initial_multiple_block.v:7 This output is undriven (simple_op^out4~2) and will be removed",
            "NETLIST initial_multiple_block.v:8 This output is undriven (simple_op^out5~0) and will be removed",
            "NETLIST initial_multiple_block.v:8 This output is undriven (simple_op^out5~1) and will be removed",
            "NETLIST initial_multiple_block.v:8 This output is undriven (simple_op^out5~2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "NETLIST Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "NETLIST Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "NETLIST Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "NETLIST Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "NETLIST Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven.",
            "NETLIST Net simple_op^out4~0 driving node simple_op^out4~0 is itself undriven.",
            "NETLIST Net simple_op^out4~1 driving node simple_op^out4~1 is itself undriven.",
            "NETLIST Net simple_op^out4~2 driving node simple_op^out4~2 is itself undriven.",
            "NETLIST Net simple_op^out5~0 driving node simple_op^out5~0 is itself undriven.",
            "NETLIST Net simple_op^out5~1 driving node simple_op^out5~1 is itself undriven.",
            "NETLIST Net simple_op^out5~2 driving node simple_op^out5~2 is itself undriven."
        ],
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 83.6,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 15,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/initial_multiple_block/k6_N10_40nm": {
        "test_name": "ML/initial_multiple_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "initial_multiple_block.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_multiple_block.v:4 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_multiple_block.v:4 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_multiple_block.v:4 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_multiple_block.v:5 This output is undriven (simple_op^out2~0) and will be removed",
            "NETLIST initial_multiple_block.v:5 This output is undriven (simple_op^out2~1) and will be removed",
            "NETLIST initial_multiple_block.v:5 This output is undriven (simple_op^out2~2) and will be removed",
            "NETLIST initial_multiple_block.v:6 This output is undriven (simple_op^out3~0) and will be removed",
            "NETLIST initial_multiple_block.v:6 This output is undriven (simple_op^out3~1) and will be removed",
            "NETLIST initial_multiple_block.v:6 This output is undriven (simple_op^out3~2) and will be removed",
            "NETLIST initial_multiple_block.v:7 This output is undriven (simple_op^out4~0) and will be removed",
            "NETLIST initial_multiple_block.v:7 This output is undriven (simple_op^out4~1) and will be removed",
            "NETLIST initial_multiple_block.v:7 This output is undriven (simple_op^out4~2) and will be removed",
            "NETLIST initial_multiple_block.v:8 This output is undriven (simple_op^out5~0) and will be removed",
            "NETLIST initial_multiple_block.v:8 This output is undriven (simple_op^out5~1) and will be removed",
            "NETLIST initial_multiple_block.v:8 This output is undriven (simple_op^out5~2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "NETLIST Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "NETLIST Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "NETLIST Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "NETLIST Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "NETLIST Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven.",
            "NETLIST Net simple_op^out4~0 driving node simple_op^out4~0 is itself undriven.",
            "NETLIST Net simple_op^out4~1 driving node simple_op^out4~1 is itself undriven.",
            "NETLIST Net simple_op^out4~2 driving node simple_op^out4~2 is itself undriven.",
            "NETLIST Net simple_op^out5~0 driving node simple_op^out5~0 is itself undriven.",
            "NETLIST Net simple_op^out5~1 driving node simple_op^out5~1 is itself undriven.",
            "NETLIST Net simple_op^out5~2 driving node simple_op^out5~2 is itself undriven."
        ],
        "max_rss(MiB)": 15.8,
        "exec_time(ms)": 10.3,
        "synthesis_time(ms)": 2.1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 15,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/initial_multiple_block/k6_N10_mem32K_40nm": {
        "test_name": "ML/initial_multiple_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "initial_multiple_block.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_multiple_block.v:4 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_multiple_block.v:4 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_multiple_block.v:4 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_multiple_block.v:5 This output is undriven (simple_op^out2~0) and will be removed",
            "NETLIST initial_multiple_block.v:5 This output is undriven (simple_op^out2~1) and will be removed",
            "NETLIST initial_multiple_block.v:5 This output is undriven (simple_op^out2~2) and will be removed",
            "NETLIST initial_multiple_block.v:6 This output is undriven (simple_op^out3~0) and will be removed",
            "NETLIST initial_multiple_block.v:6 This output is undriven (simple_op^out3~1) and will be removed",
            "NETLIST initial_multiple_block.v:6 This output is undriven (simple_op^out3~2) and will be removed",
            "NETLIST initial_multiple_block.v:7 This output is undriven (simple_op^out4~0) and will be removed",
            "NETLIST initial_multiple_block.v:7 This output is undriven (simple_op^out4~1) and will be removed",
            "NETLIST initial_multiple_block.v:7 This output is undriven (simple_op^out4~2) and will be removed",
            "NETLIST initial_multiple_block.v:8 This output is undriven (simple_op^out5~0) and will be removed",
            "NETLIST initial_multiple_block.v:8 This output is undriven (simple_op^out5~1) and will be removed",
            "NETLIST initial_multiple_block.v:8 This output is undriven (simple_op^out5~2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "NETLIST Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "NETLIST Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "NETLIST Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "NETLIST Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "NETLIST Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven.",
            "NETLIST Net simple_op^out4~0 driving node simple_op^out4~0 is itself undriven.",
            "NETLIST Net simple_op^out4~1 driving node simple_op^out4~1 is itself undriven.",
            "NETLIST Net simple_op^out4~2 driving node simple_op^out4~2 is itself undriven.",
            "NETLIST Net simple_op^out5~0 driving node simple_op^out5~0 is itself undriven.",
            "NETLIST Net simple_op^out5~1 driving node simple_op^out5~1 is itself undriven.",
            "NETLIST Net simple_op^out5~2 driving node simple_op^out5~2 is itself undriven."
        ],
        "max_rss(MiB)": 32.7,
        "exec_time(ms)": 72.1,
        "synthesis_time(ms)": 2,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 15,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/initial_multiple_block/no_arch": {
        "test_name": "ML/initial_multiple_block/no_arch",
        "architecture": "n/a",
        "verilog": "initial_multiple_block.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_multiple_block.v:4 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_multiple_block.v:4 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_multiple_block.v:4 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_multiple_block.v:5 This output is undriven (simple_op^out2~0) and will be removed",
            "NETLIST initial_multiple_block.v:5 This output is undriven (simple_op^out2~1) and will be removed",
            "NETLIST initial_multiple_block.v:5 This output is undriven (simple_op^out2~2) and will be removed",
            "NETLIST initial_multiple_block.v:6 This output is undriven (simple_op^out3~0) and will be removed",
            "NETLIST initial_multiple_block.v:6 This output is undriven (simple_op^out3~1) and will be removed",
            "NETLIST initial_multiple_block.v:6 This output is undriven (simple_op^out3~2) and will be removed",
            "NETLIST initial_multiple_block.v:7 This output is undriven (simple_op^out4~0) and will be removed",
            "NETLIST initial_multiple_block.v:7 This output is undriven (simple_op^out4~1) and will be removed",
            "NETLIST initial_multiple_block.v:7 This output is undriven (simple_op^out4~2) and will be removed",
            "NETLIST initial_multiple_block.v:8 This output is undriven (simple_op^out5~0) and will be removed",
            "NETLIST initial_multiple_block.v:8 This output is undriven (simple_op^out5~1) and will be removed",
            "NETLIST initial_multiple_block.v:8 This output is undriven (simple_op^out5~2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "NETLIST Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "NETLIST Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "NETLIST Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "NETLIST Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "NETLIST Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven.",
            "NETLIST Net simple_op^out4~0 driving node simple_op^out4~0 is itself undriven.",
            "NETLIST Net simple_op^out4~1 driving node simple_op^out4~1 is itself undriven.",
            "NETLIST Net simple_op^out4~2 driving node simple_op^out4~2 is itself undriven.",
            "NETLIST Net simple_op^out5~0 driving node simple_op^out5~0 is itself undriven.",
            "NETLIST Net simple_op^out5~1 driving node simple_op^out5~1 is itself undriven.",
            "NETLIST Net simple_op^out5~2 driving node simple_op^out5~2 is itself undriven."
        ],
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 3.4,
        "synthesis_time(ms)": 2,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 15,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/initial_multiple_statements/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/initial_multiple_statements/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "initial_multiple_statements.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~3) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~4) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~5) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~6) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~7) and will be removed",
            "NETLIST initial_multiple_statements.v:4 This output is undriven (simple_op^out2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out1~3 driving node simple_op^out1~3 is itself undriven.",
            "NETLIST Net simple_op^out1~4 driving node simple_op^out1~4 is itself undriven.",
            "NETLIST Net simple_op^out1~5 driving node simple_op^out1~5 is itself undriven.",
            "NETLIST Net simple_op^out1~6 driving node simple_op^out1~6 is itself undriven.",
            "NETLIST Net simple_op^out1~7 driving node simple_op^out1~7 is itself undriven.",
            "NETLIST Net simple_op^out2 driving node simple_op^out2 is itself undriven."
        ],
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 80.9,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/initial_multiple_statements/k6_N10_40nm": {
        "test_name": "ML/initial_multiple_statements/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "initial_multiple_statements.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~3) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~4) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~5) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~6) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~7) and will be removed",
            "NETLIST initial_multiple_statements.v:4 This output is undriven (simple_op^out2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out1~3 driving node simple_op^out1~3 is itself undriven.",
            "NETLIST Net simple_op^out1~4 driving node simple_op^out1~4 is itself undriven.",
            "NETLIST Net simple_op^out1~5 driving node simple_op^out1~5 is itself undriven.",
            "NETLIST Net simple_op^out1~6 driving node simple_op^out1~6 is itself undriven.",
            "NETLIST Net simple_op^out1~7 driving node simple_op^out1~7 is itself undriven.",
            "NETLIST Net simple_op^out2 driving node simple_op^out2 is itself undriven."
        ],
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 6.5,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/initial_multiple_statements/k6_N10_mem32K_40nm": {
        "test_name": "ML/initial_multiple_statements/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "initial_multiple_statements.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~3) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~4) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~5) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~6) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~7) and will be removed",
            "NETLIST initial_multiple_statements.v:4 This output is undriven (simple_op^out2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out1~3 driving node simple_op^out1~3 is itself undriven.",
            "NETLIST Net simple_op^out1~4 driving node simple_op^out1~4 is itself undriven.",
            "NETLIST Net simple_op^out1~5 driving node simple_op^out1~5 is itself undriven.",
            "NETLIST Net simple_op^out1~6 driving node simple_op^out1~6 is itself undriven.",
            "NETLIST Net simple_op^out1~7 driving node simple_op^out1~7 is itself undriven.",
            "NETLIST Net simple_op^out2 driving node simple_op^out2 is itself undriven."
        ],
        "max_rss(MiB)": 32.2,
        "exec_time(ms)": 59.9,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/initial_multiple_statements/no_arch": {
        "test_name": "ML/initial_multiple_statements/no_arch",
        "architecture": "n/a",
        "verilog": "initial_multiple_statements.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~3) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~4) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~5) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~6) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~7) and will be removed",
            "NETLIST initial_multiple_statements.v:4 This output is undriven (simple_op^out2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out1~3 driving node simple_op^out1~3 is itself undriven.",
            "NETLIST Net simple_op^out1~4 driving node simple_op^out1~4 is itself undriven.",
            "NETLIST Net simple_op^out1~5 driving node simple_op^out1~5 is itself undriven.",
            "NETLIST Net simple_op^out1~6 driving node simple_op^out1~6 is itself undriven.",
            "NETLIST Net simple_op^out1~7 driving node simple_op^out1~7 is itself undriven.",
            "NETLIST Net simple_op^out2 driving node simple_op^out2 is itself undriven."
        ],
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 3.1,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/negedge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/negedge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "negedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 62.7,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "ML/negedge/k6_N10_40nm": {
        "test_name": "ML/negedge/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "negedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 15,
        "exec_time(ms)": 8.8,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "ML/negedge/k6_N10_mem32K_40nm": {
        "test_name": "ML/negedge/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "negedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.2,
        "exec_time(ms)": 73.6,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "ML/negedge/no_arch": {
        "test_name": "ML/negedge/no_arch",
        "architecture": "n/a",
        "verilog": "negedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 2.5,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "ML/parameter_override/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/parameter_override/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "parameter_override.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/parameter_override/k6_N10_40nm": {
        "test_name": "ML/parameter_override/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "parameter_override.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/parameter_override/k6_N10_mem32K_40nm": {
        "test_name": "ML/parameter_override/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "parameter_override.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/parameter_override/no_arch": {
        "test_name": "ML/parameter_override/no_arch",
        "architecture": "n/a",
        "verilog": "parameter_override.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "ML/ports_inside_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/ports_inside_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ports_inside_module.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.9,
        "exec_time(ms)": 78.7,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/ports_inside_module/k6_N10_40nm": {
        "test_name": "ML/ports_inside_module/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ports_inside_module.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.9,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/ports_inside_module/k6_N10_mem32K_40nm": {
        "test_name": "ML/ports_inside_module/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ports_inside_module.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32,
        "exec_time(ms)": 75.9,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/ports_inside_module/no_arch": {
        "test_name": "ML/ports_inside_module/no_arch",
        "architecture": "n/a",
        "verilog": "ports_inside_module.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 1.8,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "ML/posedge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "ML/posedge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "posedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 69.4,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "ML/posedge/k6_N10_40nm": {
        "test_name": "ML/posedge/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "posedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 9.3,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "ML/posedge/k6_N10_mem32K_40nm": {
        "test_name": "ML/posedge/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "posedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 69.8,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "ML/posedge/no_arch": {
        "test_name": "ML/posedge/no_arch",
        "architecture": "n/a",
        "verilog": "posedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 1.8,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    }
}
