(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2025-12-02T09:46:02Z")
 (DESIGN "CY_CKIT_TEST")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "CY_CKIT_TEST")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_XBEE\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_BACK\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_BACK\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_FRONT\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_FRONT\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_XBEE\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb inter_uart.clock (0.000:0.000:0.000))
    (INTERCONNECT Net_693.q PWM2_AR_G\(0\).pin_input (5.479:5.479:5.479))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_693.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_747.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_766.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_767.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_BACK\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_BACK\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_BACK\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_BACK\:PWMUDB\:prevCompare2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_BACK\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_BACK\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_BACK\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_BACK\:PWMUDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_FRONT\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_FRONT\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_FRONT\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_FRONT\:PWMUDB\:prevCompare2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_FRONT\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_FRONT\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_FRONT\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_FRONT\:PWMUDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_747.q PWM1_AR_D\(0\).pin_input (7.026:7.026:7.026))
    (INTERCONNECT Net_766.q PWM_AV_D\(0\).pin_input (8.909:8.909:8.909))
    (INTERCONNECT Net_767.q PWM_AV_G\(0\).pin_input (7.298:7.298:7.298))
    (INTERCONNECT Rx_XBEE\(0\).fb \\UART_XBEE\:BUART\:pollcount_0\\.main_2 (5.884:5.884:5.884))
    (INTERCONNECT Rx_XBEE\(0\).fb \\UART_XBEE\:BUART\:pollcount_1\\.main_3 (5.884:5.884:5.884))
    (INTERCONNECT Rx_XBEE\(0\).fb \\UART_XBEE\:BUART\:rx_last\\.main_0 (4.976:4.976:4.976))
    (INTERCONNECT Rx_XBEE\(0\).fb \\UART_XBEE\:BUART\:rx_postpoll\\.main_1 (5.884:5.884:5.884))
    (INTERCONNECT Rx_XBEE\(0\).fb \\UART_XBEE\:BUART\:rx_state_0\\.main_9 (4.976:4.976:4.976))
    (INTERCONNECT Rx_XBEE\(0\).fb \\UART_XBEE\:BUART\:rx_state_2\\.main_8 (4.988:4.988:4.988))
    (INTERCONNECT Rx_XBEE\(0\).fb \\UART_XBEE\:BUART\:rx_status_3\\.main_6 (4.988:4.988:4.988))
    (INTERCONNECT ClockBlock.dclk_2 inter_uart.interrupt (4.905:4.905:4.905))
    (INTERCONNECT PWM1_AR_D\(0\).pad_out PWM1_AR_D\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM2_AR_G\(0\).pad_out PWM2_AR_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_AV_D\(0\).pad_out PWM_AV_D\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_AV_G\(0\).pad_out PWM_AV_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_693.main_1 (2.639:2.639:2.639))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_BACK\:PWMUDB\:prevCompare1\\.main_0 (4.148:4.148:4.148))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_BACK\:PWMUDB\:status_0\\.main_1 (4.148:4.148:4.148))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_747.main_1 (3.203:3.203:3.203))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\PWM_BACK\:PWMUDB\:prevCompare2\\.main_0 (3.975:3.975:3.975))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\PWM_BACK\:PWMUDB\:status_1\\.main_1 (2.298:2.298:2.298))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_BACK\:PWMUDB\:runmode_enable\\.main_0 (3.672:3.672:3.672))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:prevCompare1\\.q \\PWM_BACK\:PWMUDB\:status_0\\.main_0 (2.290:2.290:2.290))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:prevCompare2\\.q \\PWM_BACK\:PWMUDB\:status_1\\.main_0 (3.650:3.650:3.650))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:runmode_enable\\.q Net_693.main_0 (3.962:3.962:3.962))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:runmode_enable\\.q Net_747.main_0 (4.908:4.908:4.908))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:runmode_enable\\.q \\PWM_BACK\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (3.995:3.995:3.995))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:runmode_enable\\.q \\PWM_BACK\:PWMUDB\:status_2\\.main_0 (3.989:3.989:3.989))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:status_0\\.q \\PWM_BACK\:PWMUDB\:genblk8\:stsreg\\.status_0 (6.692:6.692:6.692))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:status_1\\.q \\PWM_BACK\:PWMUDB\:genblk8\:stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:status_2\\.q \\PWM_BACK\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_BACK\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_BACK\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.780:2.780:2.780))
    (INTERCONNECT \\PWM_BACK\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_BACK\:PWMUDB\:status_2\\.main_1 (2.777:2.777:2.777))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_766.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_FRONT\:PWMUDB\:prevCompare1\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_FRONT\:PWMUDB\:status_0\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_767.main_1 (2.319:2.319:2.319))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\PWM_FRONT\:PWMUDB\:prevCompare2\\.main_0 (2.319:2.319:2.319))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\PWM_FRONT\:PWMUDB\:status_1\\.main_1 (2.319:2.319:2.319))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_FRONT\:PWMUDB\:runmode_enable\\.main_0 (2.349:2.349:2.349))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:prevCompare1\\.q \\PWM_FRONT\:PWMUDB\:status_0\\.main_0 (2.304:2.304:2.304))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:prevCompare2\\.q \\PWM_FRONT\:PWMUDB\:status_1\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:runmode_enable\\.q Net_766.main_0 (3.092:3.092:3.092))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:runmode_enable\\.q Net_767.main_0 (2.971:2.971:2.971))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:runmode_enable\\.q \\PWM_FRONT\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (3.102:3.102:3.102))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:runmode_enable\\.q \\PWM_FRONT\:PWMUDB\:status_2\\.main_0 (2.971:2.971:2.971))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:status_0\\.q \\PWM_FRONT\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:status_1\\.q \\PWM_FRONT\:PWMUDB\:genblk8\:stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:status_2\\.q \\PWM_FRONT\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_FRONT\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_FRONT\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.604:2.604:2.604))
    (INTERCONNECT \\PWM_FRONT\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_FRONT\:PWMUDB\:status_2\\.main_1 (2.611:2.611:2.611))
    (INTERCONNECT \\UART_XBEE\:BUART\:pollcount_0\\.q \\UART_XBEE\:BUART\:pollcount_0\\.main_3 (2.289:2.289:2.289))
    (INTERCONNECT \\UART_XBEE\:BUART\:pollcount_0\\.q \\UART_XBEE\:BUART\:pollcount_1\\.main_4 (2.289:2.289:2.289))
    (INTERCONNECT \\UART_XBEE\:BUART\:pollcount_0\\.q \\UART_XBEE\:BUART\:rx_postpoll\\.main_2 (2.289:2.289:2.289))
    (INTERCONNECT \\UART_XBEE\:BUART\:pollcount_0\\.q \\UART_XBEE\:BUART\:rx_state_0\\.main_10 (4.085:4.085:4.085))
    (INTERCONNECT \\UART_XBEE\:BUART\:pollcount_0\\.q \\UART_XBEE\:BUART\:rx_status_3\\.main_7 (4.665:4.665:4.665))
    (INTERCONNECT \\UART_XBEE\:BUART\:pollcount_1\\.q \\UART_XBEE\:BUART\:pollcount_1\\.main_2 (2.632:2.632:2.632))
    (INTERCONNECT \\UART_XBEE\:BUART\:pollcount_1\\.q \\UART_XBEE\:BUART\:rx_postpoll\\.main_0 (2.632:2.632:2.632))
    (INTERCONNECT \\UART_XBEE\:BUART\:pollcount_1\\.q \\UART_XBEE\:BUART\:rx_state_0\\.main_8 (3.564:3.564:3.564))
    (INTERCONNECT \\UART_XBEE\:BUART\:pollcount_1\\.q \\UART_XBEE\:BUART\:rx_status_3\\.main_5 (3.584:3.584:3.584))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_bitclk_enable\\.q \\UART_XBEE\:BUART\:rx_load_fifo\\.main_2 (3.420:3.420:3.420))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_bitclk_enable\\.q \\UART_XBEE\:BUART\:rx_state_0\\.main_2 (3.543:3.543:3.543))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_bitclk_enable\\.q \\UART_XBEE\:BUART\:rx_state_2\\.main_2 (3.420:3.420:3.420))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_bitclk_enable\\.q \\UART_XBEE\:BUART\:rx_state_3\\.main_2 (3.543:3.543:3.543))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_bitclk_enable\\.q \\UART_XBEE\:BUART\:rx_status_3\\.main_2 (3.420:3.420:3.420))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_bitclk_enable\\.q \\UART_XBEE\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.647:2.647:2.647))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_XBEE\:BUART\:rx_bitclk_enable\\.main_2 (2.947:2.947:2.947))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_XBEE\:BUART\:pollcount_0\\.main_1 (2.935:2.935:2.935))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_XBEE\:BUART\:pollcount_1\\.main_1 (2.935:2.935:2.935))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_XBEE\:BUART\:rx_bitclk_enable\\.main_1 (2.935:2.935:2.935))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_XBEE\:BUART\:pollcount_0\\.main_0 (2.934:2.934:2.934))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_XBEE\:BUART\:pollcount_1\\.main_0 (2.934:2.934:2.934))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_XBEE\:BUART\:rx_bitclk_enable\\.main_0 (2.934:2.934:2.934))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_XBEE\:BUART\:rx_load_fifo\\.main_7 (2.800:2.800:2.800))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_XBEE\:BUART\:rx_state_0\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_XBEE\:BUART\:rx_state_2\\.main_7 (2.800:2.800:2.800))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_XBEE\:BUART\:rx_state_3\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_XBEE\:BUART\:rx_load_fifo\\.main_6 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_XBEE\:BUART\:rx_state_0\\.main_6 (2.823:2.823:2.823))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_XBEE\:BUART\:rx_state_2\\.main_6 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_XBEE\:BUART\:rx_state_3\\.main_6 (2.823:2.823:2.823))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_XBEE\:BUART\:rx_load_fifo\\.main_5 (2.783:2.783:2.783))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_XBEE\:BUART\:rx_state_0\\.main_5 (2.822:2.822:2.822))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_XBEE\:BUART\:rx_state_2\\.main_5 (2.783:2.783:2.783))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_XBEE\:BUART\:rx_state_3\\.main_5 (2.822:2.822:2.822))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_counter_load\\.q \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.load (2.316:2.316:2.316))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_XBEE\:BUART\:rx_status_4\\.main_1 (2.885:2.885:2.885))
    (INTERCONNECT \\UART_XBEE\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_XBEE\:BUART\:rx_status_5\\.main_0 (2.293:2.293:2.293))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_last\\.q \\UART_XBEE\:BUART\:rx_state_2\\.main_9 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_load_fifo\\.q \\UART_XBEE\:BUART\:rx_status_4\\.main_0 (2.646:2.646:2.646))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_load_fifo\\.q \\UART_XBEE\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.406:3.406:3.406))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_postpoll\\.q \\UART_XBEE\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.291:2.291:2.291))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_0\\.q \\UART_XBEE\:BUART\:rx_counter_load\\.main_1 (3.070:3.070:3.070))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_0\\.q \\UART_XBEE\:BUART\:rx_load_fifo\\.main_1 (3.076:3.076:3.076))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_0\\.q \\UART_XBEE\:BUART\:rx_state_0\\.main_1 (2.949:2.949:2.949))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_0\\.q \\UART_XBEE\:BUART\:rx_state_2\\.main_1 (3.076:3.076:3.076))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_0\\.q \\UART_XBEE\:BUART\:rx_state_3\\.main_1 (2.949:2.949:2.949))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_0\\.q \\UART_XBEE\:BUART\:rx_state_stop1_reg\\.main_1 (5.345:5.345:5.345))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_0\\.q \\UART_XBEE\:BUART\:rx_status_3\\.main_1 (3.076:3.076:3.076))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_0\\.q \\UART_XBEE\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.793:4.793:4.793))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_1\\.q \\UART_XBEE\:BUART\:rx_counter_load\\.main_0 (4.181:4.181:4.181))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_1\\.q \\UART_XBEE\:BUART\:rx_load_fifo\\.main_0 (3.620:3.620:3.620))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_1\\.q \\UART_XBEE\:BUART\:rx_state_0\\.main_0 (3.579:3.579:3.579))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_1\\.q \\UART_XBEE\:BUART\:rx_state_2\\.main_0 (3.620:3.620:3.620))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_1\\.q \\UART_XBEE\:BUART\:rx_state_3\\.main_0 (3.579:3.579:3.579))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_1\\.q \\UART_XBEE\:BUART\:rx_state_stop1_reg\\.main_0 (5.677:5.677:5.677))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_1\\.q \\UART_XBEE\:BUART\:rx_status_3\\.main_0 (3.620:3.620:3.620))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_1\\.q \\UART_XBEE\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (5.671:5.671:5.671))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_2\\.q \\UART_XBEE\:BUART\:rx_counter_load\\.main_3 (3.531:3.531:3.531))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_2\\.q \\UART_XBEE\:BUART\:rx_load_fifo\\.main_4 (4.509:4.509:4.509))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_2\\.q \\UART_XBEE\:BUART\:rx_state_0\\.main_4 (3.949:3.949:3.949))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_2\\.q \\UART_XBEE\:BUART\:rx_state_2\\.main_4 (4.509:4.509:4.509))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_2\\.q \\UART_XBEE\:BUART\:rx_state_3\\.main_4 (3.949:3.949:3.949))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_2\\.q \\UART_XBEE\:BUART\:rx_state_stop1_reg\\.main_3 (4.448:4.448:4.448))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_2\\.q \\UART_XBEE\:BUART\:rx_status_3\\.main_4 (4.509:4.509:4.509))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_3\\.q \\UART_XBEE\:BUART\:rx_counter_load\\.main_2 (3.100:3.100:3.100))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_3\\.q \\UART_XBEE\:BUART\:rx_load_fifo\\.main_3 (3.105:3.105:3.105))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_3\\.q \\UART_XBEE\:BUART\:rx_state_0\\.main_3 (2.948:2.948:2.948))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_3\\.q \\UART_XBEE\:BUART\:rx_state_2\\.main_3 (3.105:3.105:3.105))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_3\\.q \\UART_XBEE\:BUART\:rx_state_3\\.main_3 (2.948:2.948:2.948))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_3\\.q \\UART_XBEE\:BUART\:rx_state_stop1_reg\\.main_2 (4.021:4.021:4.021))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_3\\.q \\UART_XBEE\:BUART\:rx_status_3\\.main_3 (3.105:3.105:3.105))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_state_stop1_reg\\.q \\UART_XBEE\:BUART\:rx_status_5\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_status_3\\.q \\UART_XBEE\:BUART\:sRX\:RxSts\\.status_3 (2.903:2.903:2.903))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_status_4\\.q \\UART_XBEE\:BUART\:sRX\:RxSts\\.status_4 (2.900:2.900:2.900))
    (INTERCONNECT \\UART_XBEE\:BUART\:rx_status_5\\.q \\UART_XBEE\:BUART\:sRX\:RxSts\\.status_5 (2.302:2.302:2.302))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_XBEE\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_XBEE\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_XBEE\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_XBEE\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_XBEE\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_XBEE\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_XBEE\:BUART\:rx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_XBEE\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_XBEE\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_XBEE\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_XBEE\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_XBEE\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_XBEE\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_XBEE\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT IN_B2_AR_G\(0\)_PAD IN_B2_AR_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IN_A2_AR_G\(0\)_PAD IN_A2_AR_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM2_AR_G\(0\).pad_out PWM2_AR_G\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PWM2_AR_G\(0\)_PAD PWM2_AR_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM1_AR_D\(0\).pad_out PWM1_AR_D\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PWM1_AR_D\(0\)_PAD PWM1_AR_D\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IN_B1_AR_D\(0\)_PAD IN_B1_AR_D\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IN_A1_AR_D\(0\)_PAD IN_A1_AR_D\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_AV_D\(0\).pad_out PWM_AV_D\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PWM_AV_D\(0\)_PAD PWM_AV_D\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_AV_G\(0\).pad_out PWM_AV_G\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PWM_AV_G\(0\)_PAD PWM_AV_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IN_A2_AV_D\(0\)_PAD IN_A2_AV_D\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IN_B2_AV_D\(0\)_PAD IN_B2_AV_D\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IN_A1_AV_G\(0\)_PAD IN_A1_AV_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IN_B1_AV_G\(0\)_PAD IN_B1_AV_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_XBEE\(0\)_PAD Rx_XBEE\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
