digisys_miniproject
===================

A mini-project(Simulation in Verilog) under the Digital Systems Course.

