reg q_next;
reg q;  // Declare q as a reg variable

module TopModule (
    input clk,
    input j,
    input k,
    output reg Q
);

assign q = $unsigned($signed(Q)); // Initialize q with the value of Q on initial clock edge

always @(posedge clk) begin
    if (j == 1 && k == 0)
        q_next = ~q;
    else if (j == 0 && k == 1)
        q_next = ~q;
    else if (j == 1 && k == 1)
        q_next = ~q;
    else
        q_next = q;

    assign Q = q_next; // Bind output to reg variable 'q' using the assign keyword
end

endmodule