{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526419983075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526419983084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 15 16:33:02 2018 " "Processing started: Tue May 15 16:33:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526419983084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526419983084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM_SERVO -c PWM_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM_SERVO -c PWM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526419983084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526419984423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526419984423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_test-behavioral " "Found design unit 1: PWM_test-behavioral" {  } { { "PWM_test.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526420003699 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_test " "Found entity 1: PWM_test" {  } { { "PWM_test.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526420003699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526420003699 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM_test " "Elaborating entity \"PWM_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526420003739 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse_length PWM_test.vhd(51) " "VHDL Process Statement warning at PWM_test.vhd(51): signal \"pulse_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM_test.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_test.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526420003742 "|PWM_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hold PWM_test.vhd(60) " "VHDL Process Statement warning at PWM_test.vhd(60): signal \"hold\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM_test.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_test.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526420003743 "|PWM_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button1 PWM_test.vhd(68) " "VHDL Process Statement warning at PWM_test.vhd(68): signal \"button1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM_test.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_test.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526420003743 "|PWM_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse_length PWM_test.vhd(69) " "VHDL Process Statement warning at PWM_test.vhd(69): signal \"pulse_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM_test.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_test.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526420003743 "|PWM_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button2 PWM_test.vhd(70) " "VHDL Process Statement warning at PWM_test.vhd(70): signal \"button2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM_test.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_test.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526420003743 "|PWM_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse_length PWM_test.vhd(70) " "VHDL Process Statement warning at PWM_test.vhd(70): signal \"pulse_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM_test.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_test.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526420003744 "|PWM_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse_length PWM_test.vhd(71) " "VHDL Process Statement warning at PWM_test.vhd(71): signal \"pulse_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM_test.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_test.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526420003744 "|PWM_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse_length PWM_test.vhd(79) " "VHDL Process Statement warning at PWM_test.vhd(79): signal \"pulse_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM_test.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_test.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526420003744 "|PWM_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hold PWM_test.vhd(88) " "VHDL Process Statement warning at PWM_test.vhd(88): signal \"hold\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM_test.vhd" "" { Text "C:/Users/Graehme/Documents/College/EECS/392/IK_Project/vhdl/IK/PWM/PWM_test.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526420003745 "|PWM_test"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526420005090 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526420005790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526420005790 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526420005929 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526420005929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526420005929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526420005929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526420006000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 15 16:33:25 2018 " "Processing ended: Tue May 15 16:33:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526420006000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526420006000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526420006000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526420006000 ""}
