Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Mar  3 17:29:06 2024
| Host         : QPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.710        0.000                      0                   55        0.216        0.000                      0                   55        3.000        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.710        0.000                      0                   55        0.216        0.000                      0                   55       19.500        0.000                       0                    32  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.710ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c3/ff_01/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 1.214ns (25.504%)  route 3.546ns (74.496%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.625    -0.887    sync/hcounter/c1/clk
    SLICE_X1Y29          FDRE                                         r  sync/hcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  sync/hcounter/c1/ff_04/Q
                         net (fo=7, routed)           0.878     0.448    sync/hcounter/c1/h[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I1_O)        0.152     0.600 f  sync/hcounter/c1/ff_01_i_5__0/O
                         net (fo=8, routed)           0.835     1.435    sync/hcounter/c2/ff_01_1
    SLICE_X2Y27          LUT6 (Prop_lut6_I4_O)        0.332     1.767 f  sync/hcounter/c2/ff_01_i_4__1/O
                         net (fo=6, routed)           0.464     2.230    sync/vcounter/c1/ff_01_1
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     2.354 f  sync/vcounter/c1/ff_01_i_4__0/O
                         net (fo=9, routed)           1.010     3.364    sync/vcounter/c1/ff_03_0
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.150     3.514 r  sync/vcounter/c1/ff_01_i_1__1/O
                         net (fo=5, routed)           0.359     3.873    sync/vcounter/c3/CE0
    SLICE_X0Y26          FDRE                                         r  sync/vcounter/c3/ff_01/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.504    38.509    sync/vcounter/c3/clk
    SLICE_X0Y26          FDRE                                         r  sync/vcounter/c3/ff_01/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X0Y26          FDRE (Setup_fdre_C_CE)      -0.409    38.583    sync/vcounter/c3/ff_01
  -------------------------------------------------------------------
                         required time                         38.583    
                         arrival time                          -3.873    
  -------------------------------------------------------------------
                         slack                                 34.710    

Slack (MET) :             34.710ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c3/ff_02/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 1.214ns (25.504%)  route 3.546ns (74.496%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.625    -0.887    sync/hcounter/c1/clk
    SLICE_X1Y29          FDRE                                         r  sync/hcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  sync/hcounter/c1/ff_04/Q
                         net (fo=7, routed)           0.878     0.448    sync/hcounter/c1/h[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I1_O)        0.152     0.600 f  sync/hcounter/c1/ff_01_i_5__0/O
                         net (fo=8, routed)           0.835     1.435    sync/hcounter/c2/ff_01_1
    SLICE_X2Y27          LUT6 (Prop_lut6_I4_O)        0.332     1.767 f  sync/hcounter/c2/ff_01_i_4__1/O
                         net (fo=6, routed)           0.464     2.230    sync/vcounter/c1/ff_01_1
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     2.354 f  sync/vcounter/c1/ff_01_i_4__0/O
                         net (fo=9, routed)           1.010     3.364    sync/vcounter/c1/ff_03_0
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.150     3.514 r  sync/vcounter/c1/ff_01_i_1__1/O
                         net (fo=5, routed)           0.359     3.873    sync/vcounter/c3/CE0
    SLICE_X0Y26          FDRE                                         r  sync/vcounter/c3/ff_02/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.504    38.509    sync/vcounter/c3/clk
    SLICE_X0Y26          FDRE                                         r  sync/vcounter/c3/ff_02/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X0Y26          FDRE (Setup_fdre_C_CE)      -0.409    38.583    sync/vcounter/c3/ff_02
  -------------------------------------------------------------------
                         required time                         38.583    
                         arrival time                          -3.873    
  -------------------------------------------------------------------
                         slack                                 34.710    

Slack (MET) :             34.710ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c3/ff_03/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 1.214ns (25.504%)  route 3.546ns (74.496%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.625    -0.887    sync/hcounter/c1/clk
    SLICE_X1Y29          FDRE                                         r  sync/hcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  sync/hcounter/c1/ff_04/Q
                         net (fo=7, routed)           0.878     0.448    sync/hcounter/c1/h[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I1_O)        0.152     0.600 f  sync/hcounter/c1/ff_01_i_5__0/O
                         net (fo=8, routed)           0.835     1.435    sync/hcounter/c2/ff_01_1
    SLICE_X2Y27          LUT6 (Prop_lut6_I4_O)        0.332     1.767 f  sync/hcounter/c2/ff_01_i_4__1/O
                         net (fo=6, routed)           0.464     2.230    sync/vcounter/c1/ff_01_1
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     2.354 f  sync/vcounter/c1/ff_01_i_4__0/O
                         net (fo=9, routed)           1.010     3.364    sync/vcounter/c1/ff_03_0
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.150     3.514 r  sync/vcounter/c1/ff_01_i_1__1/O
                         net (fo=5, routed)           0.359     3.873    sync/vcounter/c3/CE0
    SLICE_X0Y26          FDRE                                         r  sync/vcounter/c3/ff_03/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.504    38.509    sync/vcounter/c3/clk
    SLICE_X0Y26          FDRE                                         r  sync/vcounter/c3/ff_03/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X0Y26          FDRE (Setup_fdre_C_CE)      -0.409    38.583    sync/vcounter/c3/ff_03
  -------------------------------------------------------------------
                         required time                         38.583    
                         arrival time                          -3.873    
  -------------------------------------------------------------------
                         slack                                 34.710    

Slack (MET) :             34.725ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c3/ff_04/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 1.214ns (25.597%)  route 3.529ns (74.403%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.625    -0.887    sync/hcounter/c1/clk
    SLICE_X1Y29          FDRE                                         r  sync/hcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  sync/hcounter/c1/ff_04/Q
                         net (fo=7, routed)           0.878     0.448    sync/hcounter/c1/h[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I1_O)        0.152     0.600 f  sync/hcounter/c1/ff_01_i_5__0/O
                         net (fo=8, routed)           0.835     1.435    sync/hcounter/c2/ff_01_1
    SLICE_X2Y27          LUT6 (Prop_lut6_I4_O)        0.332     1.767 f  sync/hcounter/c2/ff_01_i_4__1/O
                         net (fo=6, routed)           0.464     2.230    sync/vcounter/c1/ff_01_1
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     2.354 f  sync/vcounter/c1/ff_01_i_4__0/O
                         net (fo=9, routed)           1.010     3.364    sync/vcounter/c1/ff_03_0
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.150     3.514 r  sync/vcounter/c1/ff_01_i_1__1/O
                         net (fo=5, routed)           0.342     3.856    sync/vcounter/c3/CE0
    SLICE_X0Y25          FDRE                                         r  sync/vcounter/c3/ff_04/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.502    38.507    sync/vcounter/c3/clk
    SLICE_X0Y25          FDRE                                         r  sync/vcounter/c3/ff_04/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X0Y25          FDRE (Setup_fdre_C_CE)      -0.409    38.581    sync/vcounter/c3/ff_04
  -------------------------------------------------------------------
                         required time                         38.581    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                 34.725    

Slack (MET) :             34.725ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c3/ff_05/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 1.214ns (25.597%)  route 3.529ns (74.403%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.625    -0.887    sync/hcounter/c1/clk
    SLICE_X1Y29          FDRE                                         r  sync/hcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  sync/hcounter/c1/ff_04/Q
                         net (fo=7, routed)           0.878     0.448    sync/hcounter/c1/h[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I1_O)        0.152     0.600 f  sync/hcounter/c1/ff_01_i_5__0/O
                         net (fo=8, routed)           0.835     1.435    sync/hcounter/c2/ff_01_1
    SLICE_X2Y27          LUT6 (Prop_lut6_I4_O)        0.332     1.767 f  sync/hcounter/c2/ff_01_i_4__1/O
                         net (fo=6, routed)           0.464     2.230    sync/vcounter/c1/ff_01_1
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     2.354 f  sync/vcounter/c1/ff_01_i_4__0/O
                         net (fo=9, routed)           1.010     3.364    sync/vcounter/c1/ff_03_0
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.150     3.514 r  sync/vcounter/c1/ff_01_i_1__1/O
                         net (fo=5, routed)           0.342     3.856    sync/vcounter/c3/CE0
    SLICE_X0Y25          FDRE                                         r  sync/vcounter/c3/ff_05/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.502    38.507    sync/vcounter/c3/clk
    SLICE_X0Y25          FDRE                                         r  sync/vcounter/c3/ff_05/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X0Y25          FDRE (Setup_fdre_C_CE)      -0.409    38.581    sync/vcounter/c3/ff_05
  -------------------------------------------------------------------
                         required time                         38.581    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                 34.725    

Slack (MET) :             34.802ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c2/ff_01/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 1.188ns (24.208%)  route 3.719ns (75.792%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.625    -0.887    sync/hcounter/c1/clk
    SLICE_X1Y29          FDRE                                         r  sync/hcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  sync/hcounter/c1/ff_04/Q
                         net (fo=7, routed)           0.878     0.448    sync/hcounter/c1/h[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I1_O)        0.152     0.600 f  sync/hcounter/c1/ff_01_i_5__0/O
                         net (fo=8, routed)           0.835     1.435    sync/hcounter/c2/ff_01_1
    SLICE_X2Y27          LUT6 (Prop_lut6_I4_O)        0.332     1.767 f  sync/hcounter/c2/ff_01_i_4__1/O
                         net (fo=6, routed)           0.464     2.230    sync/vcounter/c1/ff_01_1
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     2.354 f  sync/vcounter/c1/ff_01_i_4__0/O
                         net (fo=9, routed)           1.010     3.364    sync/vcounter/c1/ff_03_0
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  sync/vcounter/c1/ff_01_i_1__2/O
                         net (fo=5, routed)           0.533     4.021    sync/vcounter/c2/CE0
    SLICE_X2Y26          FDRE                                         r  sync/vcounter/c2/ff_01/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.504    38.509    sync/vcounter/c2/clk
    SLICE_X2Y26          FDRE                                         r  sync/vcounter/c2/ff_01/C
                         clock pessimism              0.578    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X2Y26          FDRE (Setup_fdre_C_CE)      -0.169    38.823    sync/vcounter/c2/ff_01
  -------------------------------------------------------------------
                         required time                         38.823    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                 34.802    

Slack (MET) :             34.941ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c2/ff_02/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.188ns (24.924%)  route 3.579ns (75.076%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.625    -0.887    sync/hcounter/c1/clk
    SLICE_X1Y29          FDRE                                         r  sync/hcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  sync/hcounter/c1/ff_04/Q
                         net (fo=7, routed)           0.878     0.448    sync/hcounter/c1/h[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I1_O)        0.152     0.600 f  sync/hcounter/c1/ff_01_i_5__0/O
                         net (fo=8, routed)           0.835     1.435    sync/hcounter/c2/ff_01_1
    SLICE_X2Y27          LUT6 (Prop_lut6_I4_O)        0.332     1.767 f  sync/hcounter/c2/ff_01_i_4__1/O
                         net (fo=6, routed)           0.464     2.230    sync/vcounter/c1/ff_01_1
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     2.354 f  sync/vcounter/c1/ff_01_i_4__0/O
                         net (fo=9, routed)           1.010     3.364    sync/vcounter/c1/ff_03_0
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  sync/vcounter/c1/ff_01_i_1__2/O
                         net (fo=5, routed)           0.392     3.880    sync/vcounter/c2/CE0
    SLICE_X2Y25          FDRE                                         r  sync/vcounter/c2/ff_02/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.502    38.507    sync/vcounter/c2/clk
    SLICE_X2Y25          FDRE                                         r  sync/vcounter/c2/ff_02/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X2Y25          FDRE (Setup_fdre_C_CE)      -0.169    38.821    sync/vcounter/c2/ff_02
  -------------------------------------------------------------------
                         required time                         38.821    
                         arrival time                          -3.880    
  -------------------------------------------------------------------
                         slack                                 34.941    

Slack (MET) :             34.941ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c2/ff_03/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.188ns (24.924%)  route 3.579ns (75.076%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.625    -0.887    sync/hcounter/c1/clk
    SLICE_X1Y29          FDRE                                         r  sync/hcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  sync/hcounter/c1/ff_04/Q
                         net (fo=7, routed)           0.878     0.448    sync/hcounter/c1/h[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I1_O)        0.152     0.600 f  sync/hcounter/c1/ff_01_i_5__0/O
                         net (fo=8, routed)           0.835     1.435    sync/hcounter/c2/ff_01_1
    SLICE_X2Y27          LUT6 (Prop_lut6_I4_O)        0.332     1.767 f  sync/hcounter/c2/ff_01_i_4__1/O
                         net (fo=6, routed)           0.464     2.230    sync/vcounter/c1/ff_01_1
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     2.354 f  sync/vcounter/c1/ff_01_i_4__0/O
                         net (fo=9, routed)           1.010     3.364    sync/vcounter/c1/ff_03_0
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  sync/vcounter/c1/ff_01_i_1__2/O
                         net (fo=5, routed)           0.392     3.880    sync/vcounter/c2/CE0
    SLICE_X2Y25          FDRE                                         r  sync/vcounter/c2/ff_03/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.502    38.507    sync/vcounter/c2/clk
    SLICE_X2Y25          FDRE                                         r  sync/vcounter/c2/ff_03/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X2Y25          FDRE (Setup_fdre_C_CE)      -0.169    38.821    sync/vcounter/c2/ff_03
  -------------------------------------------------------------------
                         required time                         38.821    
                         arrival time                          -3.880    
  -------------------------------------------------------------------
                         slack                                 34.941    

Slack (MET) :             34.941ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c2/ff_04/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.188ns (24.924%)  route 3.579ns (75.076%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.625    -0.887    sync/hcounter/c1/clk
    SLICE_X1Y29          FDRE                                         r  sync/hcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  sync/hcounter/c1/ff_04/Q
                         net (fo=7, routed)           0.878     0.448    sync/hcounter/c1/h[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I1_O)        0.152     0.600 f  sync/hcounter/c1/ff_01_i_5__0/O
                         net (fo=8, routed)           0.835     1.435    sync/hcounter/c2/ff_01_1
    SLICE_X2Y27          LUT6 (Prop_lut6_I4_O)        0.332     1.767 f  sync/hcounter/c2/ff_01_i_4__1/O
                         net (fo=6, routed)           0.464     2.230    sync/vcounter/c1/ff_01_1
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     2.354 f  sync/vcounter/c1/ff_01_i_4__0/O
                         net (fo=9, routed)           1.010     3.364    sync/vcounter/c1/ff_03_0
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  sync/vcounter/c1/ff_01_i_1__2/O
                         net (fo=5, routed)           0.392     3.880    sync/vcounter/c2/CE0
    SLICE_X2Y25          FDRE                                         r  sync/vcounter/c2/ff_04/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.502    38.507    sync/vcounter/c2/clk
    SLICE_X2Y25          FDRE                                         r  sync/vcounter/c2/ff_04/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X2Y25          FDRE (Setup_fdre_C_CE)      -0.169    38.821    sync/vcounter/c2/ff_04
  -------------------------------------------------------------------
                         required time                         38.821    
                         arrival time                          -3.880    
  -------------------------------------------------------------------
                         slack                                 34.941    

Slack (MET) :             34.941ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c2/ff_05/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.188ns (24.924%)  route 3.579ns (75.076%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.625    -0.887    sync/hcounter/c1/clk
    SLICE_X1Y29          FDRE                                         r  sync/hcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  sync/hcounter/c1/ff_04/Q
                         net (fo=7, routed)           0.878     0.448    sync/hcounter/c1/h[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I1_O)        0.152     0.600 f  sync/hcounter/c1/ff_01_i_5__0/O
                         net (fo=8, routed)           0.835     1.435    sync/hcounter/c2/ff_01_1
    SLICE_X2Y27          LUT6 (Prop_lut6_I4_O)        0.332     1.767 f  sync/hcounter/c2/ff_01_i_4__1/O
                         net (fo=6, routed)           0.464     2.230    sync/vcounter/c1/ff_01_1
    SLICE_X1Y26          LUT6 (Prop_lut6_I3_O)        0.124     2.354 f  sync/vcounter/c1/ff_01_i_4__0/O
                         net (fo=9, routed)           1.010     3.364    sync/vcounter/c1/ff_03_0
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.124     3.488 r  sync/vcounter/c1/ff_01_i_1__2/O
                         net (fo=5, routed)           0.392     3.880    sync/vcounter/c2/CE0
    SLICE_X2Y25          FDRE                                         r  sync/vcounter/c2/ff_05/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          1.502    38.507    sync/vcounter/c2/clk
    SLICE_X2Y25          FDRE                                         r  sync/vcounter/c2/ff_05/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X2Y25          FDRE (Setup_fdre_C_CE)      -0.169    38.821    sync/vcounter/c2/ff_05
  -------------------------------------------------------------------
                         required time                         38.821    
                         arrival time                          -3.880    
  -------------------------------------------------------------------
                         slack                                 34.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sync/vcounter/c1/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c1/ff_04/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.539%)  route 0.137ns (42.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.583    -0.598    sync/vcounter/c1/clk
    SLICE_X3Y26          FDRE                                         r  sync/vcounter/c1/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sync/vcounter/c1/ff_05/Q
                         net (fo=7, routed)           0.137    -0.320    sync/vcounter/c1/ff_05_0
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.045    -0.275 r  sync/vcounter/c1/ff_04_i_1__1/O
                         net (fo=1, routed)           0.000    -0.275    sync/vcounter/c1/B_1
    SLICE_X3Y27          FDRE                                         r  sync/vcounter/c1/ff_04/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.853    -0.837    sync/vcounter/c1/clk
    SLICE_X3Y27          FDRE                                         r  sync/vcounter/c1/ff_04/C
                         clock pessimism              0.253    -0.583    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.092    -0.491    sync/vcounter/c1/ff_04
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 sync/vcounter/c3/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c3/ff_03/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.909%)  route 0.166ns (47.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.582    -0.599    sync/vcounter/c3/clk
    SLICE_X0Y25          FDRE                                         r  sync/vcounter/c3/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sync/vcounter/c3/ff_05/Q
                         net (fo=6, routed)           0.166    -0.293    sync/vcounter/c3/ff_05_0[0]
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.045    -0.248 r  sync/vcounter/c3/ff_03_i_1__4/O
                         net (fo=1, routed)           0.000    -0.248    sync/vcounter/c3/B_2
    SLICE_X0Y26          FDRE                                         r  sync/vcounter/c3/ff_03/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.851    -0.839    sync/vcounter/c3/clk
    SLICE_X0Y26          FDRE                                         r  sync/vcounter/c3/ff_03/C
                         clock pessimism              0.253    -0.585    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.092    -0.493    sync/vcounter/c3/ff_03
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 sync/hcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c1/ff_03/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.841%)  route 0.170ns (48.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.586    -0.595    sync/hcounter/c1/clk
    SLICE_X1Y29          FDRE                                         r  sync/hcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sync/hcounter/c1/ff_04/Q
                         net (fo=7, routed)           0.170    -0.284    sync/hcounter/c1/h[1]
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.042    -0.242 r  sync/hcounter/c1/ff_03_i_1/O
                         net (fo=1, routed)           0.000    -0.242    sync/hcounter/c1/B_2
    SLICE_X1Y29          FDRE                                         r  sync/hcounter/c1/ff_03/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.855    -0.835    sync/hcounter/c1/clk
    SLICE_X1Y29          FDRE                                         r  sync/hcounter/c1/ff_03/C
                         clock pessimism              0.239    -0.595    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.107    -0.488    sync/hcounter/c1/ff_03
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sync/hcounter/c3/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c3/ff_03/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.212ns (53.618%)  route 0.183ns (46.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.585    -0.596    sync/hcounter/c3/clk
    SLICE_X2Y27          FDRE                                         r  sync/hcounter/c3/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sync/hcounter/c3/ff_04/Q
                         net (fo=6, routed)           0.183    -0.249    sync/hcounter/c3/h[11]
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.048    -0.201 r  sync/hcounter/c3/ff_03_i_1__1/O
                         net (fo=1, routed)           0.000    -0.201    sync/hcounter/c3/B_2
    SLICE_X2Y28          FDRE                                         r  sync/hcounter/c3/ff_03/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.854    -0.836    sync/hcounter/c3/clk
    SLICE_X2Y28          FDRE                                         r  sync/hcounter/c3/ff_03/C
                         clock pessimism              0.253    -0.582    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.131    -0.451    sync/hcounter/c3/ff_03
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sync/hcounter/c3/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c3/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.812%)  route 0.179ns (46.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.585    -0.596    sync/hcounter/c3/clk
    SLICE_X2Y27          FDRE                                         r  sync/hcounter/c3/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sync/hcounter/c3/ff_04/Q
                         net (fo=6, routed)           0.179    -0.253    sync/hcounter/c3/h[11]
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.045    -0.208 r  sync/hcounter/c3/ff_01_i_2__0/O
                         net (fo=1, routed)           0.000    -0.208    sync/hcounter/c3/B_4
    SLICE_X2Y28          FDRE                                         r  sync/hcounter/c3/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.854    -0.836    sync/hcounter/c3/clk
    SLICE_X2Y28          FDRE                                         r  sync/hcounter/c3/ff_01/C
                         clock pessimism              0.253    -0.582    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120    -0.462    sync/hcounter/c3/ff_01
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 sync/vcounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c1/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.172%)  route 0.171ns (47.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.585    -0.596    sync/vcounter/c1/clk
    SLICE_X3Y27          FDRE                                         r  sync/vcounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sync/vcounter/c1/ff_02/Q
                         net (fo=8, routed)           0.171    -0.285    sync/vcounter/c1/ff_01_0[0]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  sync/vcounter/c1/ff_01_i_2__2/O
                         net (fo=1, routed)           0.000    -0.240    sync/vcounter/c1/B_4_1
    SLICE_X3Y26          FDRE                                         r  sync/vcounter/c1/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.851    -0.839    sync/vcounter/c1/clk
    SLICE_X3Y26          FDRE                                         r  sync/vcounter/c1/ff_01/C
                         clock pessimism              0.253    -0.585    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091    -0.494    sync/vcounter/c1/ff_01
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 sync/vcounter/c2/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c1/ff_05/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.764%)  route 0.153ns (42.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.583    -0.598    sync/vcounter/c2/clk
    SLICE_X2Y26          FDRE                                         r  sync/vcounter/c2/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.434 f  sync/vcounter/c2/ff_01/Q
                         net (fo=13, routed)          0.153    -0.282    sync/vcounter/c1/ff_05_1[1]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.045    -0.237 r  sync/vcounter/c1/ff_05_i_1__1/O
                         net (fo=1, routed)           0.000    -0.237    sync/vcounter/c1/B_0_0
    SLICE_X3Y26          FDRE                                         r  sync/vcounter/c1/ff_05/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.851    -0.839    sync/vcounter/c1/clk
    SLICE_X3Y26          FDRE                                         r  sync/vcounter/c1/ff_05/C
                         clock pessimism              0.253    -0.585    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.092    -0.493    sync/vcounter/c1/ff_05
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 sync/hcounter/c3/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c3/ff_02/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.263%)  route 0.183ns (46.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.585    -0.596    sync/hcounter/c3/clk
    SLICE_X2Y27          FDRE                                         r  sync/hcounter/c3/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sync/hcounter/c3/ff_04/Q
                         net (fo=6, routed)           0.183    -0.249    sync/hcounter/c3/h[11]
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.045    -0.204 r  sync/hcounter/c3/ff_02_i_1__1/O
                         net (fo=1, routed)           0.000    -0.204    sync/hcounter/c3/B_3
    SLICE_X2Y28          FDRE                                         r  sync/hcounter/c3/ff_02/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.854    -0.836    sync/hcounter/c3/clk
    SLICE_X2Y28          FDRE                                         r  sync/hcounter/c3/ff_02/C
                         clock pessimism              0.253    -0.582    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121    -0.461    sync/hcounter/c3/ff_02
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sync/hcounter/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c1/ff_02/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.247%)  route 0.170ns (47.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.586    -0.595    sync/hcounter/c1/clk
    SLICE_X1Y29          FDRE                                         r  sync/hcounter/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  sync/hcounter/c1/ff_04/Q
                         net (fo=7, routed)           0.170    -0.284    sync/hcounter/c1/h[1]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.045    -0.239 r  sync/hcounter/c1/ff_02_i_1/O
                         net (fo=1, routed)           0.000    -0.239    sync/hcounter/c1/B_3
    SLICE_X1Y29          FDRE                                         r  sync/hcounter/c1/ff_02/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.855    -0.835    sync/hcounter/c1/clk
    SLICE_X1Y29          FDRE                                         r  sync/hcounter/c1/ff_02/C
                         clock pessimism              0.239    -0.595    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092    -0.503    sync/hcounter/c1/ff_02
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 sync/vcounter/c2/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c2/ff_05/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.089%)  route 0.185ns (46.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.582    -0.599    sync/vcounter/c2/clk
    SLICE_X2Y25          FDRE                                         r  sync/vcounter/c2/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  sync/vcounter/c2/ff_05/Q
                         net (fo=8, routed)           0.185    -0.251    sync/vcounter/c1/ff_05_1[0]
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.045    -0.206 r  sync/vcounter/c1/ff_05_i_1__2/O
                         net (fo=1, routed)           0.000    -0.206    sync/vcounter/c2/B_0_0
    SLICE_X2Y25          FDRE                                         r  sync/vcounter/c2/ff_05/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=30, routed)          0.850    -0.840    sync/vcounter/c2/clk
    SLICE_X2Y25          FDRE                                         r  sync/vcounter/c2/ff_05/C
                         clock pessimism              0.240    -0.599    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.121    -0.478    sync/vcounter/c2/ff_05
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y29      sync/hcounter/c1/ff_01/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y29      sync/hcounter/c1/ff_02/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y29      sync/hcounter/c1/ff_03/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y29      sync/hcounter/c1/ff_04/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y29      sync/hcounter/c1/ff_05/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y28      sync/hcounter/c2/ff_01/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y28      sync/hcounter/c2/ff_02/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y27      sync/hcounter/c2/ff_03/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      sync/hcounter/c1/ff_01/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      sync/hcounter/c1/ff_01/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      sync/hcounter/c1/ff_02/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      sync/hcounter/c1/ff_02/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      sync/hcounter/c1/ff_03/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      sync/hcounter/c1/ff_03/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      sync/hcounter/c1/ff_04/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      sync/hcounter/c1/ff_04/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      sync/hcounter/c1/ff_05/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      sync/hcounter/c1/ff_05/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      sync/hcounter/c1/ff_01/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y29      sync/hcounter/c1/ff_01/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      sync/hcounter/c1/ff_02/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      sync/hcounter/c1/ff_02/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      sync/hcounter/c1/ff_03/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      sync/hcounter/c1/ff_03/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      sync/hcounter/c1/ff_04/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      sync/hcounter/c1/ff_04/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      sync/hcounter/c1/ff_05/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29      sync/hcounter/c1/ff_05/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



