#Build: Synplify Pro L-2016.03L-1, Build 097R, Jul  4 2016
#install: C:\lscc\diamond\3.8_x64\synpbase
#OS: Windows 7 6.1
#Hostname: USER-PC

# Fri Jan 13 11:14:35 2017

#Implementation: rev_1

Synopsys HDL Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\ecp5um5g.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\user\mygit\Daryl-Workspace\activeHDL\ebr_fifo\ebr_fifo.sv" (library work)
Verilog syntax check successful!
Selecting top level module ebr_fifo
@N: CG364 :"C:\Users\user\mygit\Daryl-Workspace\activeHDL\ebr_fifo\ebr_fifo.sv":5:7:5:14|Synthesizing module ebr_fifo in library work.

@N: CG179 :"C:\Users\user\mygit\Daryl-Workspace\activeHDL\ebr_fifo\ebr_fifo.sv":60:32:60:42|Removing redundant assignment.
@N: CL134 :"C:\Users\user\mygit\Daryl-Workspace\activeHDL\ebr_fifo\ebr_fifo.sv":25:0:25:8|Found RAM buffer, depth=1024, width=8
@N: CL201 :"C:\Users\user\mygit\Daryl-Workspace\activeHDL\ebr_fifo\ebr_fifo.sv":72:0:72:8|Trying to extract state machine for register curr_state.
Extracted state machine for register curr_state
State machine has 4 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
@W: CL260 :"C:\Users\user\mygit\Daryl-Workspace\activeHDL\ebr_fifo\ebr_fifo.sv":37:0:37:8|Pruning register bit 10 of tail[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\user\mygit\Daryl-Workspace\activeHDL\ebr_fifo\ebr_fifo.sv":37:0:37:8|Pruning register bit 10 of head[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 13 11:14:35 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\user\mygit\Daryl-Workspace\activeHDL\ebr_fifo\ebr_fifo.sv":5:7:5:14|Selected library: work cell: ebr_fifo view verilog as top level
@N: NF107 :"C:\Users\user\mygit\Daryl-Workspace\activeHDL\ebr_fifo\ebr_fifo.sv":5:7:5:14|Selected library: work cell: ebr_fifo view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 13 11:14:35 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 13 11:14:35 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\user\mygit\Daryl-Workspace\activeHDL\ebr_fifo\ebr_fifo.sv":5:7:5:14|Selected library: work cell: ebr_fifo view verilog as top level
@N: NF107 :"C:\Users\user\mygit\Daryl-Workspace\activeHDL\ebr_fifo\ebr_fifo.sv":5:7:5:14|Selected library: work cell: ebr_fifo view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 13 11:14:36 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: Z:\Daryl-Workspace\lattice\test3\rev_1\test3_scck.rpt 
Printing clock  summary report in "Z:\Daryl-Workspace\lattice\test3\rev_1\test3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=56  set on top level netlist ebr_fifo

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                     Clock
Clock                Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------
ebr_fifo|i_clock     566.2 MHz     1.766         inferred     Autoconstr_clkgroup_0     43   
=============================================================================================

@W: MT529 :"c:\users\user\mygit\daryl-workspace\activehdl\ebr_fifo\ebr_fifo.sv":72:0:72:8|Found inferred clock ebr_fifo|i_clock which controls 43 sequential elements including curr_state[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Encoding state machine curr_state[3:0] (in view: work.ebr_fifo(verilog))
original code -> new code
   00000000000000000000000000000000 -> 00
   00000000000000000000000000000001 -> 01
   00000000000000000000000000000010 -> 10
   00000000000000000000000000000011 -> 11
@N: MO225 :"c:\users\user\mygit\daryl-workspace\activehdl\ebr_fifo\ebr_fifo.sv":72:0:72:8|There are no possible illegal states for state machine curr_state[3:0] (in view: work.ebr_fifo(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 13 11:14:37 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Encoding state machine curr_state[3:0] (in view: work.ebr_fifo(verilog))
original code -> new code
   00000000000000000000000000000000 -> 00
   00000000000000000000000000000001 -> 01
   00000000000000000000000000000010 -> 10
   00000000000000000000000000000011 -> 11
@N: MO225 :"c:\users\user\mygit\daryl-workspace\activehdl\ebr_fifo\ebr_fifo.sv":72:0:72:8|There are no possible illegal states for state machine curr_state[3:0] (in view: work.ebr_fifo(verilog)); safe FSM implementation is not required.
@N:"c:\users\user\mygit\daryl-workspace\activehdl\ebr_fifo\ebr_fifo.sv":37:0:37:8|Found counter in view:work.ebr_fifo(verilog) inst head[9:0]
@N:"c:\users\user\mygit\daryl-workspace\activehdl\ebr_fifo\ebr_fifo.sv":37:0:37:8|Found counter in view:work.ebr_fifo(verilog) inst tail[9:0]

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.94ns		  23 /        33
   2		0h:00m:00s		    -0.94ns		  23 /        33
   3		0h:00m:00s		    -0.94ns		  23 /        33
   4		0h:00m:00s		    -0.94ns		  23 /        33
   5		0h:00m:00s		    -0.94ns		  23 /        33
   6		0h:00m:00s		    -0.94ns		  23 /        33

   7		0h:00m:00s		    -0.94ns		  23 /        33


   8		0h:00m:00s		    -0.94ns		  22 /        33

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"c:\users\user\mygit\daryl-workspace\activehdl\ebr_fifo\ebr_fifo.sv":25:0:25:8|Generating RAM buffer[7:0]
Replicating head[3], loads=129, segments=4
Replicating head[2], loads=129, segments=4
Replicating head[1], loads=129, segments=4
Replicating head[0], loads=129, segments=4
Replicating tail[3], loads=129, segments=4
Replicating tail[2], loads=129, segments=4
Replicating tail[1], loads=129, segments=4
Replicating tail[0], loads=129, segments=4
replication done = 8

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 185 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       i_clock             port                   185        tail_r3[0]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 143MB)

Writing Analyst data base Z:\Daryl-Workspace\lattice\test3\rev_1\synwork\test3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: Z:\Daryl-Workspace\lattice\test3\rev_1\test3.edn
L-2016.03L-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

@W: MT420 |Found inferred clock ebr_fifo|i_clock with period 2.88ns. Please declare a user-defined clock on object "p:i_clock"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 13 11:14:39 2017
#


Top view:               ebr_fifo
Requested Frequency:    347.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: -0.508

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
ebr_fifo|i_clock     347.6 MHz     295.5 MHz     2.877         3.385         -0.508     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
ebr_fifo|i_clock  ebr_fifo|i_clock  |  2.877       -0.508  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ebr_fifo|i_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                    Arrival           
Instance           Reference            Type        Pin     Net                Time        Slack 
                   Clock                                                                         
-------------------------------------------------------------------------------------------------
curr_state[1]      ebr_fifo|i_clock     FD1S3AX     Q       o_out_valid_c      0.918       -0.508
curr_state[0]      ebr_fifo|i_clock     FD1S3AX     Q       curr_state[0]      0.913       -0.503
water_level[4]     ebr_fifo|i_clock     FD1S3IX     Q       water_level[4]     0.838       -0.129
water_level[5]     ebr_fifo|i_clock     FD1S3IX     Q       water_level[5]     0.838       -0.129
water_level[6]     ebr_fifo|i_clock     FD1S3IX     Q       water_level[6]     0.838       -0.129
water_level[9]     ebr_fifo|i_clock     FD1S3IX     Q       water_level[9]     0.838       -0.129
head[4]            ebr_fifo|i_clock     FD1P3AX     Q       head[4]            1.007       0.151 
water_level[0]     ebr_fifo|i_clock     FD1S3IX     Q       water_level[0]     0.863       0.176 
head[5]            ebr_fifo|i_clock     FD1P3AX     Q       head[5]            1.007       0.210 
head[6]            ebr_fifo|i_clock     FD1P3AX     Q       head[6]            1.007       0.210 
=================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                         Required           
Instance            Reference            Type        Pin     Net                     Time         Slack 
                    Clock                                                                               
--------------------------------------------------------------------------------------------------------
water_level[9]      ebr_fifo|i_clock     FD1S3IX     D       un1_water_level[9]      2.666        -0.508
water_level[10]     ebr_fifo|i_clock     FD1S3IX     D       un1_water_level[10]     2.666        -0.508
water_level[7]      ebr_fifo|i_clock     FD1S3IX     D       un1_water_level[7]      2.666        -0.449
water_level[8]      ebr_fifo|i_clock     FD1S3IX     D       un1_water_level[8]      2.666        -0.449
water_level[5]      ebr_fifo|i_clock     FD1S3IX     D       un1_water_level[5]      2.666        -0.390
water_level[6]      ebr_fifo|i_clock     FD1S3IX     D       un1_water_level[6]      2.666        -0.390
water_level[3]      ebr_fifo|i_clock     FD1S3IX     D       un1_water_level[3]      2.666        -0.331
water_level[4]      ebr_fifo|i_clock     FD1S3IX     D       un1_water_level[4]      2.666        -0.331
water_level[1]      ebr_fifo|i_clock     FD1S3IX     D       un1_water_level[1]      2.666        -0.211
water_level[2]      ebr_fifo|i_clock     FD1S3IX     D       un1_water_level[2]      2.666        -0.211
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.877
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.666

    - Propagation time:                      3.174
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.508

    Number of logic level(s):                6
    Starting point:                          curr_state[1] / Q
    Ending point:                            water_level[10] / D
    The start point is clocked by            ebr_fifo|i_clock [rising] on pin CK
    The end   point is clocked by            ebr_fifo|i_clock [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
curr_state[1]                    FD1S3AX      Q        Out     0.918     0.918       -         
o_out_valid_c                    Net          -        -       -         -           11        
un1_water_level16_a2_1_a2[0]     ORCALUT4     B        In      0.000     0.918       -         
un1_water_level16_a2_1_a2[0]     ORCALUT4     Z        Out     0.688     1.606       -         
N_160                            Net          -        -       -         -           11        
un1_water_level_cry_1_0          CCU2C        C0       In      0.000     1.606       -         
un1_water_level_cry_1_0          CCU2C        COUT     Out     0.784     2.390       -         
un1_water_level_cry_2            Net          -        -       -         -           1         
un1_water_level_cry_3_0          CCU2C        CIN      In      0.000     2.390       -         
un1_water_level_cry_3_0          CCU2C        COUT     Out     0.059     2.449       -         
un1_water_level_cry_4            Net          -        -       -         -           1         
un1_water_level_cry_5_0          CCU2C        CIN      In      0.000     2.449       -         
un1_water_level_cry_5_0          CCU2C        COUT     Out     0.059     2.508       -         
un1_water_level_cry_6            Net          -        -       -         -           1         
un1_water_level_cry_7_0          CCU2C        CIN      In      0.000     2.508       -         
un1_water_level_cry_7_0          CCU2C        COUT     Out     0.059     2.567       -         
un1_water_level_cry_8            Net          -        -       -         -           1         
un1_water_level_cry_9_0          CCU2C        CIN      In      0.000     2.567       -         
un1_water_level_cry_9_0          CCU2C        S1       Out     0.607     3.174       -         
un1_water_level[10]              Net          -        -       -         -           1         
water_level[10]                  FD1S3IX      D        In      0.000     3.174       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      2.877
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.666

    - Propagation time:                      3.174
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.508

    Number of logic level(s):                6
    Starting point:                          curr_state[1] / Q
    Ending point:                            water_level[10] / D
    The start point is clocked by            ebr_fifo|i_clock [rising] on pin CK
    The end   point is clocked by            ebr_fifo|i_clock [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
curr_state[1]                    FD1S3AX      Q        Out     0.918     0.918       -         
o_out_valid_c                    Net          -        -       -         -           11        
un1_water_level16_a2_1_a2[0]     ORCALUT4     B        In      0.000     0.918       -         
un1_water_level16_a2_1_a2[0]     ORCALUT4     Z        Out     0.688     1.606       -         
N_160                            Net          -        -       -         -           11        
un1_water_level_cry_1_0          CCU2C        C1       In      0.000     1.606       -         
un1_water_level_cry_1_0          CCU2C        COUT     Out     0.784     2.390       -         
un1_water_level_cry_2            Net          -        -       -         -           1         
un1_water_level_cry_3_0          CCU2C        CIN      In      0.000     2.390       -         
un1_water_level_cry_3_0          CCU2C        COUT     Out     0.059     2.449       -         
un1_water_level_cry_4            Net          -        -       -         -           1         
un1_water_level_cry_5_0          CCU2C        CIN      In      0.000     2.449       -         
un1_water_level_cry_5_0          CCU2C        COUT     Out     0.059     2.508       -         
un1_water_level_cry_6            Net          -        -       -         -           1         
un1_water_level_cry_7_0          CCU2C        CIN      In      0.000     2.508       -         
un1_water_level_cry_7_0          CCU2C        COUT     Out     0.059     2.567       -         
un1_water_level_cry_8            Net          -        -       -         -           1         
un1_water_level_cry_9_0          CCU2C        CIN      In      0.000     2.567       -         
un1_water_level_cry_9_0          CCU2C        S1       Out     0.607     3.174       -         
un1_water_level[10]              Net          -        -       -         -           1         
water_level[10]                  FD1S3IX      D        In      0.000     3.174       -         
===============================================================================================


Path information for path number 3: 
      Requested Period:                      2.877
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.666

    - Propagation time:                      3.174
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.508

    Number of logic level(s):                6
    Starting point:                          curr_state[1] / Q
    Ending point:                            water_level[9] / D
    The start point is clocked by            ebr_fifo|i_clock [rising] on pin CK
    The end   point is clocked by            ebr_fifo|i_clock [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
curr_state[1]                    FD1S3AX      Q        Out     0.918     0.918       -         
o_out_valid_c                    Net          -        -       -         -           11        
un1_water_level16_a2_1_a2[0]     ORCALUT4     B        In      0.000     0.918       -         
un1_water_level16_a2_1_a2[0]     ORCALUT4     Z        Out     0.688     1.606       -         
N_160                            Net          -        -       -         -           11        
un1_water_level_cry_1_0          CCU2C        C0       In      0.000     1.606       -         
un1_water_level_cry_1_0          CCU2C        COUT     Out     0.784     2.390       -         
un1_water_level_cry_2            Net          -        -       -         -           1         
un1_water_level_cry_3_0          CCU2C        CIN      In      0.000     2.390       -         
un1_water_level_cry_3_0          CCU2C        COUT     Out     0.059     2.449       -         
un1_water_level_cry_4            Net          -        -       -         -           1         
un1_water_level_cry_5_0          CCU2C        CIN      In      0.000     2.449       -         
un1_water_level_cry_5_0          CCU2C        COUT     Out     0.059     2.508       -         
un1_water_level_cry_6            Net          -        -       -         -           1         
un1_water_level_cry_7_0          CCU2C        CIN      In      0.000     2.508       -         
un1_water_level_cry_7_0          CCU2C        COUT     Out     0.059     2.567       -         
un1_water_level_cry_8            Net          -        -       -         -           1         
un1_water_level_cry_9_0          CCU2C        CIN      In      0.000     2.567       -         
un1_water_level_cry_9_0          CCU2C        S0       Out     0.607     3.174       -         
un1_water_level[9]               Net          -        -       -         -           1         
water_level[9]                   FD1S3IX      D        In      0.000     3.174       -         
===============================================================================================


Path information for path number 4: 
      Requested Period:                      2.877
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.666

    - Propagation time:                      3.174
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.508

    Number of logic level(s):                6
    Starting point:                          curr_state[1] / Q
    Ending point:                            water_level[9] / D
    The start point is clocked by            ebr_fifo|i_clock [rising] on pin CK
    The end   point is clocked by            ebr_fifo|i_clock [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
curr_state[1]                    FD1S3AX      Q        Out     0.918     0.918       -         
o_out_valid_c                    Net          -        -       -         -           11        
un1_water_level16_a2_1_a2[0]     ORCALUT4     B        In      0.000     0.918       -         
un1_water_level16_a2_1_a2[0]     ORCALUT4     Z        Out     0.688     1.606       -         
N_160                            Net          -        -       -         -           11        
un1_water_level_cry_1_0          CCU2C        C1       In      0.000     1.606       -         
un1_water_level_cry_1_0          CCU2C        COUT     Out     0.784     2.390       -         
un1_water_level_cry_2            Net          -        -       -         -           1         
un1_water_level_cry_3_0          CCU2C        CIN      In      0.000     2.390       -         
un1_water_level_cry_3_0          CCU2C        COUT     Out     0.059     2.449       -         
un1_water_level_cry_4            Net          -        -       -         -           1         
un1_water_level_cry_5_0          CCU2C        CIN      In      0.000     2.449       -         
un1_water_level_cry_5_0          CCU2C        COUT     Out     0.059     2.508       -         
un1_water_level_cry_6            Net          -        -       -         -           1         
un1_water_level_cry_7_0          CCU2C        CIN      In      0.000     2.508       -         
un1_water_level_cry_7_0          CCU2C        COUT     Out     0.059     2.567       -         
un1_water_level_cry_8            Net          -        -       -         -           1         
un1_water_level_cry_9_0          CCU2C        CIN      In      0.000     2.567       -         
un1_water_level_cry_9_0          CCU2C        S0       Out     0.607     3.174       -         
un1_water_level[9]               Net          -        -       -         -           1         
water_level[9]                   FD1S3IX      D        In      0.000     3.174       -         
===============================================================================================


Path information for path number 5: 
      Requested Period:                      2.877
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.666

    - Propagation time:                      3.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.503

    Number of logic level(s):                6
    Starting point:                          curr_state[0] / Q
    Ending point:                            water_level[10] / D
    The start point is clocked by            ebr_fifo|i_clock [rising] on pin CK
    The end   point is clocked by            ebr_fifo|i_clock [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
curr_state[0]                    FD1S3AX      Q        Out     0.913     0.913       -         
curr_state[0]                    Net          -        -       -         -           9         
un1_water_level16_a2_1_a2[0]     ORCALUT4     A        In      0.000     0.913       -         
un1_water_level16_a2_1_a2[0]     ORCALUT4     Z        Out     0.688     1.601       -         
N_160                            Net          -        -       -         -           11        
un1_water_level_cry_1_0          CCU2C        C0       In      0.000     1.601       -         
un1_water_level_cry_1_0          CCU2C        COUT     Out     0.784     2.385       -         
un1_water_level_cry_2            Net          -        -       -         -           1         
un1_water_level_cry_3_0          CCU2C        CIN      In      0.000     2.385       -         
un1_water_level_cry_3_0          CCU2C        COUT     Out     0.059     2.444       -         
un1_water_level_cry_4            Net          -        -       -         -           1         
un1_water_level_cry_5_0          CCU2C        CIN      In      0.000     2.444       -         
un1_water_level_cry_5_0          CCU2C        COUT     Out     0.059     2.503       -         
un1_water_level_cry_6            Net          -        -       -         -           1         
un1_water_level_cry_7_0          CCU2C        CIN      In      0.000     2.503       -         
un1_water_level_cry_7_0          CCU2C        COUT     Out     0.059     2.562       -         
un1_water_level_cry_8            Net          -        -       -         -           1         
un1_water_level_cry_9_0          CCU2C        CIN      In      0.000     2.562       -         
un1_water_level_cry_9_0          CCU2C        S1       Out     0.607     3.168       -         
un1_water_level[10]              Net          -        -       -         -           1         
water_level[10]                  FD1S3IX      D        In      0.000     3.168       -         
===============================================================================================



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)

---------------------------------------
Resource Usage Report
Part: lfe5um5g_25f-8

Register bits: 57 of 24288 (0%)
PIC Latch:       0
I/O cells:       22


Details:
CCU2C:          18
DPR16X4C:       128
FD1P3AX:        44
FD1S3AX:        2
FD1S3IX:        11
GSR:            1
IB:             12
MUX81:          72
OB:             10
ORCALUT4:       150
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 32MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 13 11:14:39 2017

###########################################################]
