{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543502474468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543502474502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 22:41:13 2018 " "Processing started: Thu Nov 29 22:41:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543502474502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543502474502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off addsub -c addsub " "Command: quartus_map --read_settings_files=on --write_settings_files=off addsub -c addsub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543502474517 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543502475730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Found entity 1: hex_7seg" {  } { { "hex_7seg.v" "" { Text "D:/Verilog/addsub/hex_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543502476164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543502476164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fouradd_sub.v 2 2 " "Found 2 design units, including 2 entities, in source file fouradd_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 fouradd_sub " "Found entity 1: fouradd_sub" {  } { { "fouradd_sub.v" "" { Text "D:/Verilog/addsub/fouradd_sub.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543502476181 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_add " "Found entity 2: full_add" {  } { { "fouradd_sub.v" "" { Text "D:/Verilog/addsub/fouradd_sub.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543502476181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543502476181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543502476184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543502476184 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w8 fouradd_sub.v(14) " "Verilog HDL Implicit Net warning at fouradd_sub.v(14): created implicit net for \"w8\"" {  } { { "fouradd_sub.v" "" { Text "D:/Verilog/addsub/fouradd_sub.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543502476184 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w9 fouradd_sub.v(15) " "Verilog HDL Implicit Net warning at fouradd_sub.v(15): created implicit net for \"w9\"" {  } { { "fouradd_sub.v" "" { Text "D:/Verilog/addsub/fouradd_sub.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543502476184 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w10 fouradd_sub.v(16) " "Verilog HDL Implicit Net warning at fouradd_sub.v(16): created implicit net for \"w10\"" {  } { { "fouradd_sub.v" "" { Text "D:/Verilog/addsub/fouradd_sub.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543502476184 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w11 fouradd_sub.v(17) " "Verilog HDL Implicit Net warning at fouradd_sub.v(17): created implicit net for \"w11\"" {  } { { "fouradd_sub.v" "" { Text "D:/Verilog/addsub/fouradd_sub.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543502476184 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bin addsub.v(32) " "Verilog HDL Implicit Net warning at addsub.v(32): created implicit net for \"bin\"" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543502476184 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "addsub.v(35) " "Verilog HDL Instantiation warning at addsub.v(35): instance has no name" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1543502476185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "addsub " "Elaborating entity \"addsub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543502476340 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bin addsub.v(32) " "Verilog HDL or VHDL warning at addsub.v(32): object \"bin\" assigned a value but never read" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543502476359 "|addsub"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A addsub.v(30) " "Verilog HDL or VHDL warning at addsub.v(30): object \"A\" assigned a value but never read" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543502476359 "|addsub"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ONES addsub.v(16) " "Output port \"ONES\" at addsub.v(16) has no driver" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1543502476361 "|addsub"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TENS addsub.v(16) " "Output port \"TENS\" at addsub.v(16) has no driver" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1543502476361 "|addsub"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HUNDREDS addsub.v(17) " "Output port \"HUNDREDS\" at addsub.v(17) has no driver" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1543502476361 "|addsub"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG addsub.v(19) " "Output port \"LEDG\" at addsub.v(19) has no driver" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1543502476361 "|addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fouradd_sub fouradd_sub:comb_94 " "Elaborating entity \"fouradd_sub\" for hierarchy \"fouradd_sub:comb_94\"" {  } { { "addsub.v" "comb_94" { Text "D:/Verilog/addsub/addsub.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543502476655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add fouradd_sub:comb_94\|full_add:f1 " "Elaborating entity \"full_add\" for hierarchy \"fouradd_sub:comb_94\|full_add:f1\"" {  } { { "fouradd_sub.v" "f1" { Text "D:/Verilog/addsub/fouradd_sub.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543502476768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg hex_7seg:dsp0 " "Elaborating entity \"hex_7seg\" for hierarchy \"hex_7seg:dsp0\"" {  } { { "addsub.v" "dsp0" { Text "D:/Verilog/addsub/addsub.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543502476918 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1543502478633 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[1\] GND " "Pin \"count\[1\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|count[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[2\] GND " "Pin \"count\[2\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|count[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[3\] GND " "Pin \"count\[3\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|count[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ONES\[0\] GND " "Pin \"ONES\[0\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|ONES[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ONES\[1\] GND " "Pin \"ONES\[1\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|ONES[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ONES\[2\] GND " "Pin \"ONES\[2\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|ONES[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ONES\[3\] GND " "Pin \"ONES\[3\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|ONES[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TENS\[0\] GND " "Pin \"TENS\[0\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|TENS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TENS\[1\] GND " "Pin \"TENS\[1\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|TENS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TENS\[2\] GND " "Pin \"TENS\[2\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|TENS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TENS\[3\] GND " "Pin \"TENS\[3\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|TENS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HUNDREDS\[0\] GND " "Pin \"HUNDREDS\[0\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HUNDREDS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HUNDREDS\[1\] GND " "Pin \"HUNDREDS\[1\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HUNDREDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HUNDREDS\[2\] GND " "Pin \"HUNDREDS\[2\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HUNDREDS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HUNDREDS\[3\] GND " "Pin \"HUNDREDS\[3\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|HUNDREDS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543502478663 "|addsub|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543502478663 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543502478841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543502480254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543502480254 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543502481836 "|addsub|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543502481836 "|addsub|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543502481836 "|addsub|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543502481836 "|addsub|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543502481836 "|addsub|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M " "No output dependent on input pin \"M\"" {  } { { "addsub.v" "" { Text "D:/Verilog/addsub/addsub.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543502481836 "|addsub|M"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1543502481836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543502481852 ""} { "Info" "ICUT_CUT_TM_OPINS" "103 " "Implemented 103 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543502481852 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1543502481852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543502481852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543502481852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543502481934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 22:41:21 2018 " "Processing ended: Thu Nov 29 22:41:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543502481934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543502481934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543502481934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543502481934 ""}
