
Work with clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ec8  080001d0  080001d0  000101d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002098  08002098  00012098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080020d0  080020d0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080020d0  080020d0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080020d0  080020d0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080020d0  080020d0  000120d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080020d4  080020d4  000120d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080020d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000003c  2000000c  080020e4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000048  080020e4  00020048  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004e29  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000153e  00000000  00000000  00024e5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005b8  00000000  00000000  000263a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000500  00000000  00000000  00026958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f805  00000000  00000000  00026e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000068ab  00000000  00000000  0003665d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005d4fe  00000000  00000000  0003cf08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0009a406  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000014c4  00000000  00000000  0009a45c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000000c 	.word	0x2000000c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002080 	.word	0x08002080

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000010 	.word	0x20000010
 800020c:	08002080 	.word	0x08002080

08000210 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000214:	f000 f9ef 	bl	80005f6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000218:	f000 f83c 	bl	8000294 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800021c:	f000 f8dc 	bl	80003d8 <MX_GPIO_Init>
  MX_RTC_Init();
 8000220:	f000 f890 	bl	8000344 <MX_RTC_Init>





 if(TIME.Hours ==  0 && TIME.Minutes == 0 && TIME.Seconds == 14)
 8000224:	4b16      	ldr	r3, [pc, #88]	; (8000280 <main+0x70>)
 8000226:	781b      	ldrb	r3, [r3, #0]
 8000228:	2b00      	cmp	r3, #0
 800022a:	d10c      	bne.n	8000246 <main+0x36>
 800022c:	4b14      	ldr	r3, [pc, #80]	; (8000280 <main+0x70>)
 800022e:	785b      	ldrb	r3, [r3, #1]
 8000230:	2b00      	cmp	r3, #0
 8000232:	d108      	bne.n	8000246 <main+0x36>
 8000234:	4b12      	ldr	r3, [pc, #72]	; (8000280 <main+0x70>)
 8000236:	789b      	ldrb	r3, [r3, #2]
 8000238:	2b0e      	cmp	r3, #14
 800023a:	d104      	bne.n	8000246 <main+0x36>

 {

	 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 800023c:	2201      	movs	r2, #1
 800023e:	2180      	movs	r1, #128	; 0x80
 8000240:	4810      	ldr	r0, [pc, #64]	; (8000284 <main+0x74>)
 8000242:	f000 fc99 	bl	8000b78 <HAL_GPIO_WritePin>
 }

 if(TIME.Hours ==  0 && TIME.Minutes == 0 && TIME.Seconds == 15)
 8000246:	4b0e      	ldr	r3, [pc, #56]	; (8000280 <main+0x70>)
 8000248:	781b      	ldrb	r3, [r3, #0]
 800024a:	2b00      	cmp	r3, #0
 800024c:	d10d      	bne.n	800026a <main+0x5a>
 800024e:	4b0c      	ldr	r3, [pc, #48]	; (8000280 <main+0x70>)
 8000250:	785b      	ldrb	r3, [r3, #1]
 8000252:	2b00      	cmp	r3, #0
 8000254:	d109      	bne.n	800026a <main+0x5a>
 8000256:	4b0a      	ldr	r3, [pc, #40]	; (8000280 <main+0x70>)
 8000258:	789b      	ldrb	r3, [r3, #2]
 800025a:	2b0f      	cmp	r3, #15
 800025c:	d105      	bne.n	800026a <main+0x5a>

 {

	 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800025e:	2201      	movs	r2, #1
 8000260:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000264:	4808      	ldr	r0, [pc, #32]	; (8000288 <main+0x78>)
 8000266:	f000 fc87 	bl	8000b78 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_RTC_GetTime(&hrtc, &TIME, RTC_FORMAT_BIN);
 800026a:	2200      	movs	r2, #0
 800026c:	4904      	ldr	r1, [pc, #16]	; (8000280 <main+0x70>)
 800026e:	4807      	ldr	r0, [pc, #28]	; (800028c <main+0x7c>)
 8000270:	f001 faaa 	bl	80017c8 <HAL_RTC_GetTime>
	  HAL_RTC_SetDate(&hrtc, &DATE, RTC_FORMAT_BIN);
 8000274:	2200      	movs	r2, #0
 8000276:	4906      	ldr	r1, [pc, #24]	; (8000290 <main+0x80>)
 8000278:	4804      	ldr	r0, [pc, #16]	; (800028c <main+0x7c>)
 800027a:	f001 fb7d 	bl	8001978 <HAL_RTC_SetDate>
	  HAL_RTC_GetTime(&hrtc, &TIME, RTC_FORMAT_BIN);
 800027e:	e7f4      	b.n	800026a <main+0x5a>
 8000280:	20000028 	.word	0x20000028
 8000284:	40010800 	.word	0x40010800
 8000288:	40011000 	.word	0x40011000
 800028c:	20000030 	.word	0x20000030
 8000290:	2000002c 	.word	0x2000002c

08000294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b092      	sub	sp, #72	; 0x48
 8000298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800029a:	f107 0320 	add.w	r3, r7, #32
 800029e:	2228      	movs	r2, #40	; 0x28
 80002a0:	2100      	movs	r1, #0
 80002a2:	4618      	mov	r0, r3
 80002a4:	f001 fee4 	bl	8002070 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a8:	f107 030c 	add.w	r3, r7, #12
 80002ac:	2200      	movs	r2, #0
 80002ae:	601a      	str	r2, [r3, #0]
 80002b0:	605a      	str	r2, [r3, #4]
 80002b2:	609a      	str	r2, [r3, #8]
 80002b4:	60da      	str	r2, [r3, #12]
 80002b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002b8:	463b      	mov	r3, r7
 80002ba:	2200      	movs	r2, #0
 80002bc:	601a      	str	r2, [r3, #0]
 80002be:	605a      	str	r2, [r3, #4]
 80002c0:	609a      	str	r2, [r3, #8]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80002c2:	2306      	movs	r3, #6
 80002c4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80002c6:	2301      	movs	r3, #1
 80002c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ca:	2301      	movs	r3, #1
 80002cc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ce:	2310      	movs	r3, #16
 80002d0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002d2:	2302      	movs	r3, #2
 80002d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80002d6:	2300      	movs	r3, #0
 80002d8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80002da:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80002de:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002e0:	f107 0320 	add.w	r3, r7, #32
 80002e4:	4618      	mov	r0, r3
 80002e6:	f000 fc6b 	bl	8000bc0 <HAL_RCC_OscConfig>
 80002ea:	4603      	mov	r3, r0
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d001      	beq.n	80002f4 <SystemClock_Config+0x60>
  {
    Error_Handler();
 80002f0:	f000 f8d2 	bl	8000498 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f4:	230f      	movs	r3, #15
 80002f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002f8:	2302      	movs	r3, #2
 80002fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002fc:	2300      	movs	r3, #0
 80002fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000300:	2300      	movs	r3, #0
 8000302:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000304:	2300      	movs	r3, #0
 8000306:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000308:	f107 030c 	add.w	r3, r7, #12
 800030c:	2100      	movs	r1, #0
 800030e:	4618      	mov	r0, r3
 8000310:	f000 fed6 	bl	80010c0 <HAL_RCC_ClockConfig>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d001      	beq.n	800031e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800031a:	f000 f8bd 	bl	8000498 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800031e:	2301      	movs	r3, #1
 8000320:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000322:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000326:	607b      	str	r3, [r7, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000328:	463b      	mov	r3, r7
 800032a:	4618      	mov	r0, r3
 800032c:	f001 f820 	bl	8001370 <HAL_RCCEx_PeriphCLKConfig>
 8000330:	4603      	mov	r3, r0
 8000332:	2b00      	cmp	r3, #0
 8000334:	d001      	beq.n	800033a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000336:	f000 f8af 	bl	8000498 <Error_Handler>
  }
}
 800033a:	bf00      	nop
 800033c:	3748      	adds	r7, #72	; 0x48
 800033e:	46bd      	mov	sp, r7
 8000340:	bd80      	pop	{r7, pc}
	...

08000344 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b082      	sub	sp, #8
 8000348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800034a:	1d3b      	adds	r3, r7, #4
 800034c:	2100      	movs	r1, #0
 800034e:	460a      	mov	r2, r1
 8000350:	801a      	strh	r2, [r3, #0]
 8000352:	460a      	mov	r2, r1
 8000354:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8000356:	2300      	movs	r3, #0
 8000358:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800035a:	4b1d      	ldr	r3, [pc, #116]	; (80003d0 <MX_RTC_Init+0x8c>)
 800035c:	4a1d      	ldr	r2, [pc, #116]	; (80003d4 <MX_RTC_Init+0x90>)
 800035e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000360:	4b1b      	ldr	r3, [pc, #108]	; (80003d0 <MX_RTC_Init+0x8c>)
 8000362:	f04f 32ff 	mov.w	r2, #4294967295
 8000366:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8000368:	4b19      	ldr	r3, [pc, #100]	; (80003d0 <MX_RTC_Init+0x8c>)
 800036a:	2200      	movs	r2, #0
 800036c:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800036e:	4818      	ldr	r0, [pc, #96]	; (80003d0 <MX_RTC_Init+0x8c>)
 8000370:	f001 f8fc 	bl	800156c <HAL_RTC_Init>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d001      	beq.n	800037e <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 800037a:	f000 f88d 	bl	8000498 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 800037e:	2300      	movs	r3, #0
 8000380:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8000382:	2300      	movs	r3, #0
 8000384:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8000386:	2300      	movs	r3, #0
 8000388:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800038a:	1d3b      	adds	r3, r7, #4
 800038c:	2200      	movs	r2, #0
 800038e:	4619      	mov	r1, r3
 8000390:	480f      	ldr	r0, [pc, #60]	; (80003d0 <MX_RTC_Init+0x8c>)
 8000392:	f001 f981 	bl	8001698 <HAL_RTC_SetTime>
 8000396:	4603      	mov	r3, r0
 8000398:	2b00      	cmp	r3, #0
 800039a:	d001      	beq.n	80003a0 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 800039c:	f000 f87c 	bl	8000498 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80003a0:	2301      	movs	r3, #1
 80003a2:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80003a4:	2301      	movs	r3, #1
 80003a6:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 1;
 80003a8:	2301      	movs	r3, #1
 80003aa:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0;
 80003ac:	2300      	movs	r3, #0
 80003ae:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 80003b0:	463b      	mov	r3, r7
 80003b2:	2200      	movs	r2, #0
 80003b4:	4619      	mov	r1, r3
 80003b6:	4806      	ldr	r0, [pc, #24]	; (80003d0 <MX_RTC_Init+0x8c>)
 80003b8:	f001 fade 	bl	8001978 <HAL_RTC_SetDate>
 80003bc:	4603      	mov	r3, r0
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d001      	beq.n	80003c6 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80003c2:	f000 f869 	bl	8000498 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80003c6:	bf00      	nop
 80003c8:	3708      	adds	r7, #8
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}
 80003ce:	bf00      	nop
 80003d0:	20000030 	.word	0x20000030
 80003d4:	40002800 	.word	0x40002800

080003d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b088      	sub	sp, #32
 80003dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003de:	f107 0310 	add.w	r3, r7, #16
 80003e2:	2200      	movs	r2, #0
 80003e4:	601a      	str	r2, [r3, #0]
 80003e6:	605a      	str	r2, [r3, #4]
 80003e8:	609a      	str	r2, [r3, #8]
 80003ea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003ec:	4b27      	ldr	r3, [pc, #156]	; (800048c <MX_GPIO_Init+0xb4>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	4a26      	ldr	r2, [pc, #152]	; (800048c <MX_GPIO_Init+0xb4>)
 80003f2:	f043 0310 	orr.w	r3, r3, #16
 80003f6:	6193      	str	r3, [r2, #24]
 80003f8:	4b24      	ldr	r3, [pc, #144]	; (800048c <MX_GPIO_Init+0xb4>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	f003 0310 	and.w	r3, r3, #16
 8000400:	60fb      	str	r3, [r7, #12]
 8000402:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000404:	4b21      	ldr	r3, [pc, #132]	; (800048c <MX_GPIO_Init+0xb4>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	4a20      	ldr	r2, [pc, #128]	; (800048c <MX_GPIO_Init+0xb4>)
 800040a:	f043 0320 	orr.w	r3, r3, #32
 800040e:	6193      	str	r3, [r2, #24]
 8000410:	4b1e      	ldr	r3, [pc, #120]	; (800048c <MX_GPIO_Init+0xb4>)
 8000412:	699b      	ldr	r3, [r3, #24]
 8000414:	f003 0320 	and.w	r3, r3, #32
 8000418:	60bb      	str	r3, [r7, #8]
 800041a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800041c:	4b1b      	ldr	r3, [pc, #108]	; (800048c <MX_GPIO_Init+0xb4>)
 800041e:	699b      	ldr	r3, [r3, #24]
 8000420:	4a1a      	ldr	r2, [pc, #104]	; (800048c <MX_GPIO_Init+0xb4>)
 8000422:	f043 0304 	orr.w	r3, r3, #4
 8000426:	6193      	str	r3, [r2, #24]
 8000428:	4b18      	ldr	r3, [pc, #96]	; (800048c <MX_GPIO_Init+0xb4>)
 800042a:	699b      	ldr	r3, [r3, #24]
 800042c:	f003 0304 	and.w	r3, r3, #4
 8000430:	607b      	str	r3, [r7, #4]
 8000432:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PA_7_GPIO_Port, PA_7_Pin, GPIO_PIN_RESET);
 8000434:	2200      	movs	r2, #0
 8000436:	2180      	movs	r1, #128	; 0x80
 8000438:	4815      	ldr	r0, [pc, #84]	; (8000490 <MX_GPIO_Init+0xb8>)
 800043a:	f000 fb9d 	bl	8000b78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC_8_Pin|PC_9_Pin, GPIO_PIN_RESET);
 800043e:	2200      	movs	r2, #0
 8000440:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000444:	4813      	ldr	r0, [pc, #76]	; (8000494 <MX_GPIO_Init+0xbc>)
 8000446:	f000 fb97 	bl	8000b78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA_7_Pin */
  GPIO_InitStruct.Pin = PA_7_Pin;
 800044a:	2380      	movs	r3, #128	; 0x80
 800044c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800044e:	2301      	movs	r3, #1
 8000450:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000452:	2300      	movs	r3, #0
 8000454:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000456:	2302      	movs	r3, #2
 8000458:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PA_7_GPIO_Port, &GPIO_InitStruct);
 800045a:	f107 0310 	add.w	r3, r7, #16
 800045e:	4619      	mov	r1, r3
 8000460:	480b      	ldr	r0, [pc, #44]	; (8000490 <MX_GPIO_Init+0xb8>)
 8000462:	f000 fa05 	bl	8000870 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC_8_Pin PC_9_Pin */
  GPIO_InitStruct.Pin = PC_8_Pin|PC_9_Pin;
 8000466:	f44f 7340 	mov.w	r3, #768	; 0x300
 800046a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800046c:	2301      	movs	r3, #1
 800046e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000470:	2300      	movs	r3, #0
 8000472:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000474:	2302      	movs	r3, #2
 8000476:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000478:	f107 0310 	add.w	r3, r7, #16
 800047c:	4619      	mov	r1, r3
 800047e:	4805      	ldr	r0, [pc, #20]	; (8000494 <MX_GPIO_Init+0xbc>)
 8000480:	f000 f9f6 	bl	8000870 <HAL_GPIO_Init>

}
 8000484:	bf00      	nop
 8000486:	3720      	adds	r7, #32
 8000488:	46bd      	mov	sp, r7
 800048a:	bd80      	pop	{r7, pc}
 800048c:	40021000 	.word	0x40021000
 8000490:	40010800 	.word	0x40010800
 8000494:	40011000 	.word	0x40011000

08000498 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800049c:	b672      	cpsid	i
}
 800049e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004a0:	e7fe      	b.n	80004a0 <Error_Handler+0x8>
	...

080004a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b085      	sub	sp, #20
 80004a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004aa:	4b15      	ldr	r3, [pc, #84]	; (8000500 <HAL_MspInit+0x5c>)
 80004ac:	699b      	ldr	r3, [r3, #24]
 80004ae:	4a14      	ldr	r2, [pc, #80]	; (8000500 <HAL_MspInit+0x5c>)
 80004b0:	f043 0301 	orr.w	r3, r3, #1
 80004b4:	6193      	str	r3, [r2, #24]
 80004b6:	4b12      	ldr	r3, [pc, #72]	; (8000500 <HAL_MspInit+0x5c>)
 80004b8:	699b      	ldr	r3, [r3, #24]
 80004ba:	f003 0301 	and.w	r3, r3, #1
 80004be:	60bb      	str	r3, [r7, #8]
 80004c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004c2:	4b0f      	ldr	r3, [pc, #60]	; (8000500 <HAL_MspInit+0x5c>)
 80004c4:	69db      	ldr	r3, [r3, #28]
 80004c6:	4a0e      	ldr	r2, [pc, #56]	; (8000500 <HAL_MspInit+0x5c>)
 80004c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004cc:	61d3      	str	r3, [r2, #28]
 80004ce:	4b0c      	ldr	r3, [pc, #48]	; (8000500 <HAL_MspInit+0x5c>)
 80004d0:	69db      	ldr	r3, [r3, #28]
 80004d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004d6:	607b      	str	r3, [r7, #4]
 80004d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004da:	4b0a      	ldr	r3, [pc, #40]	; (8000504 <HAL_MspInit+0x60>)
 80004dc:	685b      	ldr	r3, [r3, #4]
 80004de:	60fb      	str	r3, [r7, #12]
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004e6:	60fb      	str	r3, [r7, #12]
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004ee:	60fb      	str	r3, [r7, #12]
 80004f0:	4a04      	ldr	r2, [pc, #16]	; (8000504 <HAL_MspInit+0x60>)
 80004f2:	68fb      	ldr	r3, [r7, #12]
 80004f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004f6:	bf00      	nop
 80004f8:	3714      	adds	r7, #20
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bc80      	pop	{r7}
 80004fe:	4770      	bx	lr
 8000500:	40021000 	.word	0x40021000
 8000504:	40010000 	.word	0x40010000

08000508 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b084      	sub	sp, #16
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	4a0b      	ldr	r2, [pc, #44]	; (8000544 <HAL_RTC_MspInit+0x3c>)
 8000516:	4293      	cmp	r3, r2
 8000518:	d110      	bne.n	800053c <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800051a:	f000 fb45 	bl	8000ba8 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800051e:	4b0a      	ldr	r3, [pc, #40]	; (8000548 <HAL_RTC_MspInit+0x40>)
 8000520:	69db      	ldr	r3, [r3, #28]
 8000522:	4a09      	ldr	r2, [pc, #36]	; (8000548 <HAL_RTC_MspInit+0x40>)
 8000524:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000528:	61d3      	str	r3, [r2, #28]
 800052a:	4b07      	ldr	r3, [pc, #28]	; (8000548 <HAL_RTC_MspInit+0x40>)
 800052c:	69db      	ldr	r3, [r3, #28]
 800052e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000532:	60fb      	str	r3, [r7, #12]
 8000534:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000536:	4b05      	ldr	r3, [pc, #20]	; (800054c <HAL_RTC_MspInit+0x44>)
 8000538:	2201      	movs	r2, #1
 800053a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800053c:	bf00      	nop
 800053e:	3710      	adds	r7, #16
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}
 8000544:	40002800 	.word	0x40002800
 8000548:	40021000 	.word	0x40021000
 800054c:	4242043c 	.word	0x4242043c

08000550 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000554:	e7fe      	b.n	8000554 <NMI_Handler+0x4>

08000556 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000556:	b480      	push	{r7}
 8000558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800055a:	e7fe      	b.n	800055a <HardFault_Handler+0x4>

0800055c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000560:	e7fe      	b.n	8000560 <MemManage_Handler+0x4>

08000562 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000562:	b480      	push	{r7}
 8000564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000566:	e7fe      	b.n	8000566 <BusFault_Handler+0x4>

08000568 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800056c:	e7fe      	b.n	800056c <UsageFault_Handler+0x4>

0800056e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800056e:	b480      	push	{r7}
 8000570:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000572:	bf00      	nop
 8000574:	46bd      	mov	sp, r7
 8000576:	bc80      	pop	{r7}
 8000578:	4770      	bx	lr

0800057a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800057a:	b480      	push	{r7}
 800057c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800057e:	bf00      	nop
 8000580:	46bd      	mov	sp, r7
 8000582:	bc80      	pop	{r7}
 8000584:	4770      	bx	lr

08000586 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000586:	b480      	push	{r7}
 8000588:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800058a:	bf00      	nop
 800058c:	46bd      	mov	sp, r7
 800058e:	bc80      	pop	{r7}
 8000590:	4770      	bx	lr

08000592 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000592:	b580      	push	{r7, lr}
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000596:	f000 f86b 	bl	8000670 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800059a:	bf00      	nop
 800059c:	bd80      	pop	{r7, pc}

0800059e <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800059e:	b480      	push	{r7}
 80005a0:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005a2:	bf00      	nop
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bc80      	pop	{r7}
 80005a8:	4770      	bx	lr
	...

080005ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005ac:	480c      	ldr	r0, [pc, #48]	; (80005e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80005ae:	490d      	ldr	r1, [pc, #52]	; (80005e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80005b0:	4a0d      	ldr	r2, [pc, #52]	; (80005e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80005b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005b4:	e002      	b.n	80005bc <LoopCopyDataInit>

080005b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005ba:	3304      	adds	r3, #4

080005bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005c0:	d3f9      	bcc.n	80005b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005c2:	4a0a      	ldr	r2, [pc, #40]	; (80005ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80005c4:	4c0a      	ldr	r4, [pc, #40]	; (80005f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80005c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005c8:	e001      	b.n	80005ce <LoopFillZerobss>

080005ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005cc:	3204      	adds	r2, #4

080005ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005d0:	d3fb      	bcc.n	80005ca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80005d2:	f7ff ffe4 	bl	800059e <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005d6:	f001 fd27 	bl	8002028 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005da:	f7ff fe19 	bl	8000210 <main>
  bx lr
 80005de:	4770      	bx	lr
  ldr r0, =_sdata
 80005e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005e4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80005e8:	080020d8 	.word	0x080020d8
  ldr r2, =_sbss
 80005ec:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80005f0:	20000048 	.word	0x20000048

080005f4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005f4:	e7fe      	b.n	80005f4 <ADC1_IRQHandler>

080005f6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005f6:	b580      	push	{r7, lr}
 80005f8:	af00      	add	r7, sp, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005fa:	2003      	movs	r0, #3
 80005fc:	f000 f904 	bl	8000808 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000600:	200f      	movs	r0, #15
 8000602:	f000 f805 	bl	8000610 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000606:	f7ff ff4d 	bl	80004a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800060a:	2300      	movs	r3, #0
}
 800060c:	4618      	mov	r0, r3
 800060e:	bd80      	pop	{r7, pc}

08000610 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000618:	4b12      	ldr	r3, [pc, #72]	; (8000664 <HAL_InitTick+0x54>)
 800061a:	681a      	ldr	r2, [r3, #0]
 800061c:	4b12      	ldr	r3, [pc, #72]	; (8000668 <HAL_InitTick+0x58>)
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	4619      	mov	r1, r3
 8000622:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000626:	fbb3 f3f1 	udiv	r3, r3, r1
 800062a:	fbb2 f3f3 	udiv	r3, r2, r3
 800062e:	4618      	mov	r0, r3
 8000630:	f000 f911 	bl	8000856 <HAL_SYSTICK_Config>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800063a:	2301      	movs	r3, #1
 800063c:	e00e      	b.n	800065c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	2b0f      	cmp	r3, #15
 8000642:	d80a      	bhi.n	800065a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000644:	2200      	movs	r2, #0
 8000646:	6879      	ldr	r1, [r7, #4]
 8000648:	f04f 30ff 	mov.w	r0, #4294967295
 800064c:	f000 f8e7 	bl	800081e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000650:	4a06      	ldr	r2, [pc, #24]	; (800066c <HAL_InitTick+0x5c>)
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000656:	2300      	movs	r3, #0
 8000658:	e000      	b.n	800065c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800065a:	2301      	movs	r3, #1
}
 800065c:	4618      	mov	r0, r3
 800065e:	3708      	adds	r7, #8
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	20000000 	.word	0x20000000
 8000668:	20000008 	.word	0x20000008
 800066c:	20000004 	.word	0x20000004

08000670 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000674:	4b05      	ldr	r3, [pc, #20]	; (800068c <HAL_IncTick+0x1c>)
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	461a      	mov	r2, r3
 800067a:	4b05      	ldr	r3, [pc, #20]	; (8000690 <HAL_IncTick+0x20>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4413      	add	r3, r2
 8000680:	4a03      	ldr	r2, [pc, #12]	; (8000690 <HAL_IncTick+0x20>)
 8000682:	6013      	str	r3, [r2, #0]
}
 8000684:	bf00      	nop
 8000686:	46bd      	mov	sp, r7
 8000688:	bc80      	pop	{r7}
 800068a:	4770      	bx	lr
 800068c:	20000008 	.word	0x20000008
 8000690:	20000044 	.word	0x20000044

08000694 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  return uwTick;
 8000698:	4b02      	ldr	r3, [pc, #8]	; (80006a4 <HAL_GetTick+0x10>)
 800069a:	681b      	ldr	r3, [r3, #0]
}
 800069c:	4618      	mov	r0, r3
 800069e:	46bd      	mov	sp, r7
 80006a0:	bc80      	pop	{r7}
 80006a2:	4770      	bx	lr
 80006a4:	20000044 	.word	0x20000044

080006a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b085      	sub	sp, #20
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	f003 0307 	and.w	r3, r3, #7
 80006b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006b8:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <__NVIC_SetPriorityGrouping+0x44>)
 80006ba:	68db      	ldr	r3, [r3, #12]
 80006bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006be:	68ba      	ldr	r2, [r7, #8]
 80006c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006c4:	4013      	ands	r3, r2
 80006c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006da:	4a04      	ldr	r2, [pc, #16]	; (80006ec <__NVIC_SetPriorityGrouping+0x44>)
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	60d3      	str	r3, [r2, #12]
}
 80006e0:	bf00      	nop
 80006e2:	3714      	adds	r7, #20
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bc80      	pop	{r7}
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	e000ed00 	.word	0xe000ed00

080006f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006f4:	4b04      	ldr	r3, [pc, #16]	; (8000708 <__NVIC_GetPriorityGrouping+0x18>)
 80006f6:	68db      	ldr	r3, [r3, #12]
 80006f8:	0a1b      	lsrs	r3, r3, #8
 80006fa:	f003 0307 	and.w	r3, r3, #7
}
 80006fe:	4618      	mov	r0, r3
 8000700:	46bd      	mov	sp, r7
 8000702:	bc80      	pop	{r7}
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	e000ed00 	.word	0xe000ed00

0800070c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800070c:	b480      	push	{r7}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
 8000712:	4603      	mov	r3, r0
 8000714:	6039      	str	r1, [r7, #0]
 8000716:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000718:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800071c:	2b00      	cmp	r3, #0
 800071e:	db0a      	blt.n	8000736 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000720:	683b      	ldr	r3, [r7, #0]
 8000722:	b2da      	uxtb	r2, r3
 8000724:	490c      	ldr	r1, [pc, #48]	; (8000758 <__NVIC_SetPriority+0x4c>)
 8000726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072a:	0112      	lsls	r2, r2, #4
 800072c:	b2d2      	uxtb	r2, r2
 800072e:	440b      	add	r3, r1
 8000730:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000734:	e00a      	b.n	800074c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	b2da      	uxtb	r2, r3
 800073a:	4908      	ldr	r1, [pc, #32]	; (800075c <__NVIC_SetPriority+0x50>)
 800073c:	79fb      	ldrb	r3, [r7, #7]
 800073e:	f003 030f 	and.w	r3, r3, #15
 8000742:	3b04      	subs	r3, #4
 8000744:	0112      	lsls	r2, r2, #4
 8000746:	b2d2      	uxtb	r2, r2
 8000748:	440b      	add	r3, r1
 800074a:	761a      	strb	r2, [r3, #24]
}
 800074c:	bf00      	nop
 800074e:	370c      	adds	r7, #12
 8000750:	46bd      	mov	sp, r7
 8000752:	bc80      	pop	{r7}
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop
 8000758:	e000e100 	.word	0xe000e100
 800075c:	e000ed00 	.word	0xe000ed00

08000760 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000760:	b480      	push	{r7}
 8000762:	b089      	sub	sp, #36	; 0x24
 8000764:	af00      	add	r7, sp, #0
 8000766:	60f8      	str	r0, [r7, #12]
 8000768:	60b9      	str	r1, [r7, #8]
 800076a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	f003 0307 	and.w	r3, r3, #7
 8000772:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000774:	69fb      	ldr	r3, [r7, #28]
 8000776:	f1c3 0307 	rsb	r3, r3, #7
 800077a:	2b04      	cmp	r3, #4
 800077c:	bf28      	it	cs
 800077e:	2304      	movcs	r3, #4
 8000780:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000782:	69fb      	ldr	r3, [r7, #28]
 8000784:	3304      	adds	r3, #4
 8000786:	2b06      	cmp	r3, #6
 8000788:	d902      	bls.n	8000790 <NVIC_EncodePriority+0x30>
 800078a:	69fb      	ldr	r3, [r7, #28]
 800078c:	3b03      	subs	r3, #3
 800078e:	e000      	b.n	8000792 <NVIC_EncodePriority+0x32>
 8000790:	2300      	movs	r3, #0
 8000792:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000794:	f04f 32ff 	mov.w	r2, #4294967295
 8000798:	69bb      	ldr	r3, [r7, #24]
 800079a:	fa02 f303 	lsl.w	r3, r2, r3
 800079e:	43da      	mvns	r2, r3
 80007a0:	68bb      	ldr	r3, [r7, #8]
 80007a2:	401a      	ands	r2, r3
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007a8:	f04f 31ff 	mov.w	r1, #4294967295
 80007ac:	697b      	ldr	r3, [r7, #20]
 80007ae:	fa01 f303 	lsl.w	r3, r1, r3
 80007b2:	43d9      	mvns	r1, r3
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007b8:	4313      	orrs	r3, r2
         );
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3724      	adds	r7, #36	; 0x24
 80007be:	46bd      	mov	sp, r7
 80007c0:	bc80      	pop	{r7}
 80007c2:	4770      	bx	lr

080007c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	3b01      	subs	r3, #1
 80007d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007d4:	d301      	bcc.n	80007da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007d6:	2301      	movs	r3, #1
 80007d8:	e00f      	b.n	80007fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007da:	4a0a      	ldr	r2, [pc, #40]	; (8000804 <SysTick_Config+0x40>)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	3b01      	subs	r3, #1
 80007e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007e2:	210f      	movs	r1, #15
 80007e4:	f04f 30ff 	mov.w	r0, #4294967295
 80007e8:	f7ff ff90 	bl	800070c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007ec:	4b05      	ldr	r3, [pc, #20]	; (8000804 <SysTick_Config+0x40>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007f2:	4b04      	ldr	r3, [pc, #16]	; (8000804 <SysTick_Config+0x40>)
 80007f4:	2207      	movs	r2, #7
 80007f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007f8:	2300      	movs	r3, #0
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	e000e010 	.word	0xe000e010

08000808 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	f7ff ff49 	bl	80006a8 <__NVIC_SetPriorityGrouping>
}
 8000816:	bf00      	nop
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800081e:	b580      	push	{r7, lr}
 8000820:	b086      	sub	sp, #24
 8000822:	af00      	add	r7, sp, #0
 8000824:	4603      	mov	r3, r0
 8000826:	60b9      	str	r1, [r7, #8]
 8000828:	607a      	str	r2, [r7, #4]
 800082a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800082c:	2300      	movs	r3, #0
 800082e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000830:	f7ff ff5e 	bl	80006f0 <__NVIC_GetPriorityGrouping>
 8000834:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000836:	687a      	ldr	r2, [r7, #4]
 8000838:	68b9      	ldr	r1, [r7, #8]
 800083a:	6978      	ldr	r0, [r7, #20]
 800083c:	f7ff ff90 	bl	8000760 <NVIC_EncodePriority>
 8000840:	4602      	mov	r2, r0
 8000842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000846:	4611      	mov	r1, r2
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff ff5f 	bl	800070c <__NVIC_SetPriority>
}
 800084e:	bf00      	nop
 8000850:	3718      	adds	r7, #24
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}

08000856 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000856:	b580      	push	{r7, lr}
 8000858:	b082      	sub	sp, #8
 800085a:	af00      	add	r7, sp, #0
 800085c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800085e:	6878      	ldr	r0, [r7, #4]
 8000860:	f7ff ffb0 	bl	80007c4 <SysTick_Config>
 8000864:	4603      	mov	r3, r0
}
 8000866:	4618      	mov	r0, r3
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
	...

08000870 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000870:	b480      	push	{r7}
 8000872:	b08b      	sub	sp, #44	; 0x2c
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
 8000878:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800087a:	2300      	movs	r3, #0
 800087c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800087e:	2300      	movs	r3, #0
 8000880:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000882:	e169      	b.n	8000b58 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000884:	2201      	movs	r2, #1
 8000886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000888:	fa02 f303 	lsl.w	r3, r2, r3
 800088c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	69fa      	ldr	r2, [r7, #28]
 8000894:	4013      	ands	r3, r2
 8000896:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000898:	69ba      	ldr	r2, [r7, #24]
 800089a:	69fb      	ldr	r3, [r7, #28]
 800089c:	429a      	cmp	r2, r3
 800089e:	f040 8158 	bne.w	8000b52 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	685b      	ldr	r3, [r3, #4]
 80008a6:	4a9a      	ldr	r2, [pc, #616]	; (8000b10 <HAL_GPIO_Init+0x2a0>)
 80008a8:	4293      	cmp	r3, r2
 80008aa:	d05e      	beq.n	800096a <HAL_GPIO_Init+0xfa>
 80008ac:	4a98      	ldr	r2, [pc, #608]	; (8000b10 <HAL_GPIO_Init+0x2a0>)
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d875      	bhi.n	800099e <HAL_GPIO_Init+0x12e>
 80008b2:	4a98      	ldr	r2, [pc, #608]	; (8000b14 <HAL_GPIO_Init+0x2a4>)
 80008b4:	4293      	cmp	r3, r2
 80008b6:	d058      	beq.n	800096a <HAL_GPIO_Init+0xfa>
 80008b8:	4a96      	ldr	r2, [pc, #600]	; (8000b14 <HAL_GPIO_Init+0x2a4>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d86f      	bhi.n	800099e <HAL_GPIO_Init+0x12e>
 80008be:	4a96      	ldr	r2, [pc, #600]	; (8000b18 <HAL_GPIO_Init+0x2a8>)
 80008c0:	4293      	cmp	r3, r2
 80008c2:	d052      	beq.n	800096a <HAL_GPIO_Init+0xfa>
 80008c4:	4a94      	ldr	r2, [pc, #592]	; (8000b18 <HAL_GPIO_Init+0x2a8>)
 80008c6:	4293      	cmp	r3, r2
 80008c8:	d869      	bhi.n	800099e <HAL_GPIO_Init+0x12e>
 80008ca:	4a94      	ldr	r2, [pc, #592]	; (8000b1c <HAL_GPIO_Init+0x2ac>)
 80008cc:	4293      	cmp	r3, r2
 80008ce:	d04c      	beq.n	800096a <HAL_GPIO_Init+0xfa>
 80008d0:	4a92      	ldr	r2, [pc, #584]	; (8000b1c <HAL_GPIO_Init+0x2ac>)
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d863      	bhi.n	800099e <HAL_GPIO_Init+0x12e>
 80008d6:	4a92      	ldr	r2, [pc, #584]	; (8000b20 <HAL_GPIO_Init+0x2b0>)
 80008d8:	4293      	cmp	r3, r2
 80008da:	d046      	beq.n	800096a <HAL_GPIO_Init+0xfa>
 80008dc:	4a90      	ldr	r2, [pc, #576]	; (8000b20 <HAL_GPIO_Init+0x2b0>)
 80008de:	4293      	cmp	r3, r2
 80008e0:	d85d      	bhi.n	800099e <HAL_GPIO_Init+0x12e>
 80008e2:	2b12      	cmp	r3, #18
 80008e4:	d82a      	bhi.n	800093c <HAL_GPIO_Init+0xcc>
 80008e6:	2b12      	cmp	r3, #18
 80008e8:	d859      	bhi.n	800099e <HAL_GPIO_Init+0x12e>
 80008ea:	a201      	add	r2, pc, #4	; (adr r2, 80008f0 <HAL_GPIO_Init+0x80>)
 80008ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008f0:	0800096b 	.word	0x0800096b
 80008f4:	08000945 	.word	0x08000945
 80008f8:	08000957 	.word	0x08000957
 80008fc:	08000999 	.word	0x08000999
 8000900:	0800099f 	.word	0x0800099f
 8000904:	0800099f 	.word	0x0800099f
 8000908:	0800099f 	.word	0x0800099f
 800090c:	0800099f 	.word	0x0800099f
 8000910:	0800099f 	.word	0x0800099f
 8000914:	0800099f 	.word	0x0800099f
 8000918:	0800099f 	.word	0x0800099f
 800091c:	0800099f 	.word	0x0800099f
 8000920:	0800099f 	.word	0x0800099f
 8000924:	0800099f 	.word	0x0800099f
 8000928:	0800099f 	.word	0x0800099f
 800092c:	0800099f 	.word	0x0800099f
 8000930:	0800099f 	.word	0x0800099f
 8000934:	0800094d 	.word	0x0800094d
 8000938:	08000961 	.word	0x08000961
 800093c:	4a79      	ldr	r2, [pc, #484]	; (8000b24 <HAL_GPIO_Init+0x2b4>)
 800093e:	4293      	cmp	r3, r2
 8000940:	d013      	beq.n	800096a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000942:	e02c      	b.n	800099e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	68db      	ldr	r3, [r3, #12]
 8000948:	623b      	str	r3, [r7, #32]
          break;
 800094a:	e029      	b.n	80009a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	68db      	ldr	r3, [r3, #12]
 8000950:	3304      	adds	r3, #4
 8000952:	623b      	str	r3, [r7, #32]
          break;
 8000954:	e024      	b.n	80009a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	68db      	ldr	r3, [r3, #12]
 800095a:	3308      	adds	r3, #8
 800095c:	623b      	str	r3, [r7, #32]
          break;
 800095e:	e01f      	b.n	80009a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	68db      	ldr	r3, [r3, #12]
 8000964:	330c      	adds	r3, #12
 8000966:	623b      	str	r3, [r7, #32]
          break;
 8000968:	e01a      	b.n	80009a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	689b      	ldr	r3, [r3, #8]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d102      	bne.n	8000978 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000972:	2304      	movs	r3, #4
 8000974:	623b      	str	r3, [r7, #32]
          break;
 8000976:	e013      	b.n	80009a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	689b      	ldr	r3, [r3, #8]
 800097c:	2b01      	cmp	r3, #1
 800097e:	d105      	bne.n	800098c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000980:	2308      	movs	r3, #8
 8000982:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	69fa      	ldr	r2, [r7, #28]
 8000988:	611a      	str	r2, [r3, #16]
          break;
 800098a:	e009      	b.n	80009a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800098c:	2308      	movs	r3, #8
 800098e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	69fa      	ldr	r2, [r7, #28]
 8000994:	615a      	str	r2, [r3, #20]
          break;
 8000996:	e003      	b.n	80009a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000998:	2300      	movs	r3, #0
 800099a:	623b      	str	r3, [r7, #32]
          break;
 800099c:	e000      	b.n	80009a0 <HAL_GPIO_Init+0x130>
          break;
 800099e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009a0:	69bb      	ldr	r3, [r7, #24]
 80009a2:	2bff      	cmp	r3, #255	; 0xff
 80009a4:	d801      	bhi.n	80009aa <HAL_GPIO_Init+0x13a>
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	e001      	b.n	80009ae <HAL_GPIO_Init+0x13e>
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	3304      	adds	r3, #4
 80009ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80009b0:	69bb      	ldr	r3, [r7, #24]
 80009b2:	2bff      	cmp	r3, #255	; 0xff
 80009b4:	d802      	bhi.n	80009bc <HAL_GPIO_Init+0x14c>
 80009b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	e002      	b.n	80009c2 <HAL_GPIO_Init+0x152>
 80009bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009be:	3b08      	subs	r3, #8
 80009c0:	009b      	lsls	r3, r3, #2
 80009c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	681a      	ldr	r2, [r3, #0]
 80009c8:	210f      	movs	r1, #15
 80009ca:	693b      	ldr	r3, [r7, #16]
 80009cc:	fa01 f303 	lsl.w	r3, r1, r3
 80009d0:	43db      	mvns	r3, r3
 80009d2:	401a      	ands	r2, r3
 80009d4:	6a39      	ldr	r1, [r7, #32]
 80009d6:	693b      	ldr	r3, [r7, #16]
 80009d8:	fa01 f303 	lsl.w	r3, r1, r3
 80009dc:	431a      	orrs	r2, r3
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	685b      	ldr	r3, [r3, #4]
 80009e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	f000 80b1 	beq.w	8000b52 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009f0:	4b4d      	ldr	r3, [pc, #308]	; (8000b28 <HAL_GPIO_Init+0x2b8>)
 80009f2:	699b      	ldr	r3, [r3, #24]
 80009f4:	4a4c      	ldr	r2, [pc, #304]	; (8000b28 <HAL_GPIO_Init+0x2b8>)
 80009f6:	f043 0301 	orr.w	r3, r3, #1
 80009fa:	6193      	str	r3, [r2, #24]
 80009fc:	4b4a      	ldr	r3, [pc, #296]	; (8000b28 <HAL_GPIO_Init+0x2b8>)
 80009fe:	699b      	ldr	r3, [r3, #24]
 8000a00:	f003 0301 	and.w	r3, r3, #1
 8000a04:	60bb      	str	r3, [r7, #8]
 8000a06:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a08:	4a48      	ldr	r2, [pc, #288]	; (8000b2c <HAL_GPIO_Init+0x2bc>)
 8000a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a0c:	089b      	lsrs	r3, r3, #2
 8000a0e:	3302      	adds	r3, #2
 8000a10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a14:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a18:	f003 0303 	and.w	r3, r3, #3
 8000a1c:	009b      	lsls	r3, r3, #2
 8000a1e:	220f      	movs	r2, #15
 8000a20:	fa02 f303 	lsl.w	r3, r2, r3
 8000a24:	43db      	mvns	r3, r3
 8000a26:	68fa      	ldr	r2, [r7, #12]
 8000a28:	4013      	ands	r3, r2
 8000a2a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	4a40      	ldr	r2, [pc, #256]	; (8000b30 <HAL_GPIO_Init+0x2c0>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d013      	beq.n	8000a5c <HAL_GPIO_Init+0x1ec>
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	4a3f      	ldr	r2, [pc, #252]	; (8000b34 <HAL_GPIO_Init+0x2c4>)
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	d00d      	beq.n	8000a58 <HAL_GPIO_Init+0x1e8>
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	4a3e      	ldr	r2, [pc, #248]	; (8000b38 <HAL_GPIO_Init+0x2c8>)
 8000a40:	4293      	cmp	r3, r2
 8000a42:	d007      	beq.n	8000a54 <HAL_GPIO_Init+0x1e4>
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	4a3d      	ldr	r2, [pc, #244]	; (8000b3c <HAL_GPIO_Init+0x2cc>)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d101      	bne.n	8000a50 <HAL_GPIO_Init+0x1e0>
 8000a4c:	2303      	movs	r3, #3
 8000a4e:	e006      	b.n	8000a5e <HAL_GPIO_Init+0x1ee>
 8000a50:	2304      	movs	r3, #4
 8000a52:	e004      	b.n	8000a5e <HAL_GPIO_Init+0x1ee>
 8000a54:	2302      	movs	r3, #2
 8000a56:	e002      	b.n	8000a5e <HAL_GPIO_Init+0x1ee>
 8000a58:	2301      	movs	r3, #1
 8000a5a:	e000      	b.n	8000a5e <HAL_GPIO_Init+0x1ee>
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a60:	f002 0203 	and.w	r2, r2, #3
 8000a64:	0092      	lsls	r2, r2, #2
 8000a66:	4093      	lsls	r3, r2
 8000a68:	68fa      	ldr	r2, [r7, #12]
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a6e:	492f      	ldr	r1, [pc, #188]	; (8000b2c <HAL_GPIO_Init+0x2bc>)
 8000a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a72:	089b      	lsrs	r3, r3, #2
 8000a74:	3302      	adds	r3, #2
 8000a76:	68fa      	ldr	r2, [r7, #12]
 8000a78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d006      	beq.n	8000a96 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a88:	4b2d      	ldr	r3, [pc, #180]	; (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000a8a:	681a      	ldr	r2, [r3, #0]
 8000a8c:	492c      	ldr	r1, [pc, #176]	; (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000a8e:	69bb      	ldr	r3, [r7, #24]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	600b      	str	r3, [r1, #0]
 8000a94:	e006      	b.n	8000aa4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a96:	4b2a      	ldr	r3, [pc, #168]	; (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000a98:	681a      	ldr	r2, [r3, #0]
 8000a9a:	69bb      	ldr	r3, [r7, #24]
 8000a9c:	43db      	mvns	r3, r3
 8000a9e:	4928      	ldr	r1, [pc, #160]	; (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	685b      	ldr	r3, [r3, #4]
 8000aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d006      	beq.n	8000abe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ab0:	4b23      	ldr	r3, [pc, #140]	; (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000ab2:	685a      	ldr	r2, [r3, #4]
 8000ab4:	4922      	ldr	r1, [pc, #136]	; (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000ab6:	69bb      	ldr	r3, [r7, #24]
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	604b      	str	r3, [r1, #4]
 8000abc:	e006      	b.n	8000acc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000abe:	4b20      	ldr	r3, [pc, #128]	; (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000ac0:	685a      	ldr	r2, [r3, #4]
 8000ac2:	69bb      	ldr	r3, [r7, #24]
 8000ac4:	43db      	mvns	r3, r3
 8000ac6:	491e      	ldr	r1, [pc, #120]	; (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000ac8:	4013      	ands	r3, r2
 8000aca:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d006      	beq.n	8000ae6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ad8:	4b19      	ldr	r3, [pc, #100]	; (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000ada:	689a      	ldr	r2, [r3, #8]
 8000adc:	4918      	ldr	r1, [pc, #96]	; (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000ade:	69bb      	ldr	r3, [r7, #24]
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	608b      	str	r3, [r1, #8]
 8000ae4:	e006      	b.n	8000af4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ae6:	4b16      	ldr	r3, [pc, #88]	; (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000ae8:	689a      	ldr	r2, [r3, #8]
 8000aea:	69bb      	ldr	r3, [r7, #24]
 8000aec:	43db      	mvns	r3, r3
 8000aee:	4914      	ldr	r1, [pc, #80]	; (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000af0:	4013      	ands	r3, r2
 8000af2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d021      	beq.n	8000b44 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b00:	4b0f      	ldr	r3, [pc, #60]	; (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000b02:	68da      	ldr	r2, [r3, #12]
 8000b04:	490e      	ldr	r1, [pc, #56]	; (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000b06:	69bb      	ldr	r3, [r7, #24]
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	60cb      	str	r3, [r1, #12]
 8000b0c:	e021      	b.n	8000b52 <HAL_GPIO_Init+0x2e2>
 8000b0e:	bf00      	nop
 8000b10:	10320000 	.word	0x10320000
 8000b14:	10310000 	.word	0x10310000
 8000b18:	10220000 	.word	0x10220000
 8000b1c:	10210000 	.word	0x10210000
 8000b20:	10120000 	.word	0x10120000
 8000b24:	10110000 	.word	0x10110000
 8000b28:	40021000 	.word	0x40021000
 8000b2c:	40010000 	.word	0x40010000
 8000b30:	40010800 	.word	0x40010800
 8000b34:	40010c00 	.word	0x40010c00
 8000b38:	40011000 	.word	0x40011000
 8000b3c:	40011400 	.word	0x40011400
 8000b40:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b44:	4b0b      	ldr	r3, [pc, #44]	; (8000b74 <HAL_GPIO_Init+0x304>)
 8000b46:	68da      	ldr	r2, [r3, #12]
 8000b48:	69bb      	ldr	r3, [r7, #24]
 8000b4a:	43db      	mvns	r3, r3
 8000b4c:	4909      	ldr	r1, [pc, #36]	; (8000b74 <HAL_GPIO_Init+0x304>)
 8000b4e:	4013      	ands	r3, r2
 8000b50:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b54:	3301      	adds	r3, #1
 8000b56:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	f47f ae8e 	bne.w	8000884 <HAL_GPIO_Init+0x14>
  }
}
 8000b68:	bf00      	nop
 8000b6a:	bf00      	nop
 8000b6c:	372c      	adds	r7, #44	; 0x2c
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bc80      	pop	{r7}
 8000b72:	4770      	bx	lr
 8000b74:	40010400 	.word	0x40010400

08000b78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	460b      	mov	r3, r1
 8000b82:	807b      	strh	r3, [r7, #2]
 8000b84:	4613      	mov	r3, r2
 8000b86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b88:	787b      	ldrb	r3, [r7, #1]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d003      	beq.n	8000b96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b8e:	887a      	ldrh	r2, [r7, #2]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000b94:	e003      	b.n	8000b9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000b96:	887b      	ldrh	r3, [r7, #2]
 8000b98:	041a      	lsls	r2, r3, #16
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	611a      	str	r2, [r3, #16]
}
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bc80      	pop	{r7}
 8000ba6:	4770      	bx	lr

08000ba8 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8000bac:	4b03      	ldr	r3, [pc, #12]	; (8000bbc <HAL_PWR_EnableBkUpAccess+0x14>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	601a      	str	r2, [r3, #0]
}
 8000bb2:	bf00      	nop
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bc80      	pop	{r7}
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	420e0020 	.word	0x420e0020

08000bc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b086      	sub	sp, #24
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d101      	bne.n	8000bd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	e26c      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	f000 8087 	beq.w	8000cee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000be0:	4b92      	ldr	r3, [pc, #584]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	f003 030c 	and.w	r3, r3, #12
 8000be8:	2b04      	cmp	r3, #4
 8000bea:	d00c      	beq.n	8000c06 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bec:	4b8f      	ldr	r3, [pc, #572]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f003 030c 	and.w	r3, r3, #12
 8000bf4:	2b08      	cmp	r3, #8
 8000bf6:	d112      	bne.n	8000c1e <HAL_RCC_OscConfig+0x5e>
 8000bf8:	4b8c      	ldr	r3, [pc, #560]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c04:	d10b      	bne.n	8000c1e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c06:	4b89      	ldr	r3, [pc, #548]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d06c      	beq.n	8000cec <HAL_RCC_OscConfig+0x12c>
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d168      	bne.n	8000cec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e246      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c26:	d106      	bne.n	8000c36 <HAL_RCC_OscConfig+0x76>
 8000c28:	4b80      	ldr	r3, [pc, #512]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a7f      	ldr	r2, [pc, #508]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000c2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c32:	6013      	str	r3, [r2, #0]
 8000c34:	e02e      	b.n	8000c94 <HAL_RCC_OscConfig+0xd4>
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d10c      	bne.n	8000c58 <HAL_RCC_OscConfig+0x98>
 8000c3e:	4b7b      	ldr	r3, [pc, #492]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a7a      	ldr	r2, [pc, #488]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000c44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c48:	6013      	str	r3, [r2, #0]
 8000c4a:	4b78      	ldr	r3, [pc, #480]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4a77      	ldr	r2, [pc, #476]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000c50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c54:	6013      	str	r3, [r2, #0]
 8000c56:	e01d      	b.n	8000c94 <HAL_RCC_OscConfig+0xd4>
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c60:	d10c      	bne.n	8000c7c <HAL_RCC_OscConfig+0xbc>
 8000c62:	4b72      	ldr	r3, [pc, #456]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4a71      	ldr	r2, [pc, #452]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000c68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c6c:	6013      	str	r3, [r2, #0]
 8000c6e:	4b6f      	ldr	r3, [pc, #444]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a6e      	ldr	r2, [pc, #440]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000c74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c78:	6013      	str	r3, [r2, #0]
 8000c7a:	e00b      	b.n	8000c94 <HAL_RCC_OscConfig+0xd4>
 8000c7c:	4b6b      	ldr	r3, [pc, #428]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a6a      	ldr	r2, [pc, #424]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000c82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c86:	6013      	str	r3, [r2, #0]
 8000c88:	4b68      	ldr	r3, [pc, #416]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a67      	ldr	r2, [pc, #412]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000c8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c92:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d013      	beq.n	8000cc4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c9c:	f7ff fcfa 	bl	8000694 <HAL_GetTick>
 8000ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ca2:	e008      	b.n	8000cb6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ca4:	f7ff fcf6 	bl	8000694 <HAL_GetTick>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	693b      	ldr	r3, [r7, #16]
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	2b64      	cmp	r3, #100	; 0x64
 8000cb0:	d901      	bls.n	8000cb6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000cb2:	2303      	movs	r3, #3
 8000cb4:	e1fa      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cb6:	4b5d      	ldr	r3, [pc, #372]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d0f0      	beq.n	8000ca4 <HAL_RCC_OscConfig+0xe4>
 8000cc2:	e014      	b.n	8000cee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cc4:	f7ff fce6 	bl	8000694 <HAL_GetTick>
 8000cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cca:	e008      	b.n	8000cde <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ccc:	f7ff fce2 	bl	8000694 <HAL_GetTick>
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	693b      	ldr	r3, [r7, #16]
 8000cd4:	1ad3      	subs	r3, r2, r3
 8000cd6:	2b64      	cmp	r3, #100	; 0x64
 8000cd8:	d901      	bls.n	8000cde <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000cda:	2303      	movs	r3, #3
 8000cdc:	e1e6      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cde:	4b53      	ldr	r3, [pc, #332]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d1f0      	bne.n	8000ccc <HAL_RCC_OscConfig+0x10c>
 8000cea:	e000      	b.n	8000cee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f003 0302 	and.w	r3, r3, #2
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d063      	beq.n	8000dc2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000cfa:	4b4c      	ldr	r3, [pc, #304]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	f003 030c 	and.w	r3, r3, #12
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d00b      	beq.n	8000d1e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d06:	4b49      	ldr	r3, [pc, #292]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	f003 030c 	and.w	r3, r3, #12
 8000d0e:	2b08      	cmp	r3, #8
 8000d10:	d11c      	bne.n	8000d4c <HAL_RCC_OscConfig+0x18c>
 8000d12:	4b46      	ldr	r3, [pc, #280]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d116      	bne.n	8000d4c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d1e:	4b43      	ldr	r3, [pc, #268]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f003 0302 	and.w	r3, r3, #2
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d005      	beq.n	8000d36 <HAL_RCC_OscConfig+0x176>
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	691b      	ldr	r3, [r3, #16]
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d001      	beq.n	8000d36 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e1ba      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d36:	4b3d      	ldr	r3, [pc, #244]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	695b      	ldr	r3, [r3, #20]
 8000d42:	00db      	lsls	r3, r3, #3
 8000d44:	4939      	ldr	r1, [pc, #228]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000d46:	4313      	orrs	r3, r2
 8000d48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d4a:	e03a      	b.n	8000dc2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	691b      	ldr	r3, [r3, #16]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d020      	beq.n	8000d96 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d54:	4b36      	ldr	r3, [pc, #216]	; (8000e30 <HAL_RCC_OscConfig+0x270>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d5a:	f7ff fc9b 	bl	8000694 <HAL_GetTick>
 8000d5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d60:	e008      	b.n	8000d74 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d62:	f7ff fc97 	bl	8000694 <HAL_GetTick>
 8000d66:	4602      	mov	r2, r0
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	1ad3      	subs	r3, r2, r3
 8000d6c:	2b02      	cmp	r3, #2
 8000d6e:	d901      	bls.n	8000d74 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d70:	2303      	movs	r3, #3
 8000d72:	e19b      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d74:	4b2d      	ldr	r3, [pc, #180]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f003 0302 	and.w	r3, r3, #2
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d0f0      	beq.n	8000d62 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d80:	4b2a      	ldr	r3, [pc, #168]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	695b      	ldr	r3, [r3, #20]
 8000d8c:	00db      	lsls	r3, r3, #3
 8000d8e:	4927      	ldr	r1, [pc, #156]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000d90:	4313      	orrs	r3, r2
 8000d92:	600b      	str	r3, [r1, #0]
 8000d94:	e015      	b.n	8000dc2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d96:	4b26      	ldr	r3, [pc, #152]	; (8000e30 <HAL_RCC_OscConfig+0x270>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d9c:	f7ff fc7a 	bl	8000694 <HAL_GetTick>
 8000da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000da2:	e008      	b.n	8000db6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000da4:	f7ff fc76 	bl	8000694 <HAL_GetTick>
 8000da8:	4602      	mov	r2, r0
 8000daa:	693b      	ldr	r3, [r7, #16]
 8000dac:	1ad3      	subs	r3, r2, r3
 8000dae:	2b02      	cmp	r3, #2
 8000db0:	d901      	bls.n	8000db6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000db2:	2303      	movs	r3, #3
 8000db4:	e17a      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000db6:	4b1d      	ldr	r3, [pc, #116]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f003 0302 	and.w	r3, r3, #2
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d1f0      	bne.n	8000da4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f003 0308 	and.w	r3, r3, #8
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d03a      	beq.n	8000e44 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	699b      	ldr	r3, [r3, #24]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d019      	beq.n	8000e0a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dd6:	4b17      	ldr	r3, [pc, #92]	; (8000e34 <HAL_RCC_OscConfig+0x274>)
 8000dd8:	2201      	movs	r2, #1
 8000dda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ddc:	f7ff fc5a 	bl	8000694 <HAL_GetTick>
 8000de0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000de2:	e008      	b.n	8000df6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000de4:	f7ff fc56 	bl	8000694 <HAL_GetTick>
 8000de8:	4602      	mov	r2, r0
 8000dea:	693b      	ldr	r3, [r7, #16]
 8000dec:	1ad3      	subs	r3, r2, r3
 8000dee:	2b02      	cmp	r3, #2
 8000df0:	d901      	bls.n	8000df6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000df2:	2303      	movs	r3, #3
 8000df4:	e15a      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000df6:	4b0d      	ldr	r3, [pc, #52]	; (8000e2c <HAL_RCC_OscConfig+0x26c>)
 8000df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dfa:	f003 0302 	and.w	r3, r3, #2
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d0f0      	beq.n	8000de4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e02:	2001      	movs	r0, #1
 8000e04:	f000 fa96 	bl	8001334 <RCC_Delay>
 8000e08:	e01c      	b.n	8000e44 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e0a:	4b0a      	ldr	r3, [pc, #40]	; (8000e34 <HAL_RCC_OscConfig+0x274>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e10:	f7ff fc40 	bl	8000694 <HAL_GetTick>
 8000e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e16:	e00f      	b.n	8000e38 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e18:	f7ff fc3c 	bl	8000694 <HAL_GetTick>
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	1ad3      	subs	r3, r2, r3
 8000e22:	2b02      	cmp	r3, #2
 8000e24:	d908      	bls.n	8000e38 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e26:	2303      	movs	r3, #3
 8000e28:	e140      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>
 8000e2a:	bf00      	nop
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	42420000 	.word	0x42420000
 8000e34:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e38:	4b9e      	ldr	r3, [pc, #632]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e3c:	f003 0302 	and.w	r3, r3, #2
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d1e9      	bne.n	8000e18 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f003 0304 	and.w	r3, r3, #4
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	f000 80a6 	beq.w	8000f9e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e52:	2300      	movs	r3, #0
 8000e54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e56:	4b97      	ldr	r3, [pc, #604]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000e58:	69db      	ldr	r3, [r3, #28]
 8000e5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d10d      	bne.n	8000e7e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e62:	4b94      	ldr	r3, [pc, #592]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000e64:	69db      	ldr	r3, [r3, #28]
 8000e66:	4a93      	ldr	r2, [pc, #588]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000e68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e6c:	61d3      	str	r3, [r2, #28]
 8000e6e:	4b91      	ldr	r3, [pc, #580]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000e70:	69db      	ldr	r3, [r3, #28]
 8000e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e76:	60bb      	str	r3, [r7, #8]
 8000e78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e7e:	4b8e      	ldr	r3, [pc, #568]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d118      	bne.n	8000ebc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e8a:	4b8b      	ldr	r3, [pc, #556]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a8a      	ldr	r2, [pc, #552]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000e90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e96:	f7ff fbfd 	bl	8000694 <HAL_GetTick>
 8000e9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e9c:	e008      	b.n	8000eb0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e9e:	f7ff fbf9 	bl	8000694 <HAL_GetTick>
 8000ea2:	4602      	mov	r2, r0
 8000ea4:	693b      	ldr	r3, [r7, #16]
 8000ea6:	1ad3      	subs	r3, r2, r3
 8000ea8:	2b64      	cmp	r3, #100	; 0x64
 8000eaa:	d901      	bls.n	8000eb0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000eac:	2303      	movs	r3, #3
 8000eae:	e0fd      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eb0:	4b81      	ldr	r3, [pc, #516]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d0f0      	beq.n	8000e9e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d106      	bne.n	8000ed2 <HAL_RCC_OscConfig+0x312>
 8000ec4:	4b7b      	ldr	r3, [pc, #492]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000ec6:	6a1b      	ldr	r3, [r3, #32]
 8000ec8:	4a7a      	ldr	r2, [pc, #488]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000eca:	f043 0301 	orr.w	r3, r3, #1
 8000ece:	6213      	str	r3, [r2, #32]
 8000ed0:	e02d      	b.n	8000f2e <HAL_RCC_OscConfig+0x36e>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	68db      	ldr	r3, [r3, #12]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d10c      	bne.n	8000ef4 <HAL_RCC_OscConfig+0x334>
 8000eda:	4b76      	ldr	r3, [pc, #472]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000edc:	6a1b      	ldr	r3, [r3, #32]
 8000ede:	4a75      	ldr	r2, [pc, #468]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000ee0:	f023 0301 	bic.w	r3, r3, #1
 8000ee4:	6213      	str	r3, [r2, #32]
 8000ee6:	4b73      	ldr	r3, [pc, #460]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000ee8:	6a1b      	ldr	r3, [r3, #32]
 8000eea:	4a72      	ldr	r2, [pc, #456]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000eec:	f023 0304 	bic.w	r3, r3, #4
 8000ef0:	6213      	str	r3, [r2, #32]
 8000ef2:	e01c      	b.n	8000f2e <HAL_RCC_OscConfig+0x36e>
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	2b05      	cmp	r3, #5
 8000efa:	d10c      	bne.n	8000f16 <HAL_RCC_OscConfig+0x356>
 8000efc:	4b6d      	ldr	r3, [pc, #436]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000efe:	6a1b      	ldr	r3, [r3, #32]
 8000f00:	4a6c      	ldr	r2, [pc, #432]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000f02:	f043 0304 	orr.w	r3, r3, #4
 8000f06:	6213      	str	r3, [r2, #32]
 8000f08:	4b6a      	ldr	r3, [pc, #424]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000f0a:	6a1b      	ldr	r3, [r3, #32]
 8000f0c:	4a69      	ldr	r2, [pc, #420]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000f0e:	f043 0301 	orr.w	r3, r3, #1
 8000f12:	6213      	str	r3, [r2, #32]
 8000f14:	e00b      	b.n	8000f2e <HAL_RCC_OscConfig+0x36e>
 8000f16:	4b67      	ldr	r3, [pc, #412]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000f18:	6a1b      	ldr	r3, [r3, #32]
 8000f1a:	4a66      	ldr	r2, [pc, #408]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000f1c:	f023 0301 	bic.w	r3, r3, #1
 8000f20:	6213      	str	r3, [r2, #32]
 8000f22:	4b64      	ldr	r3, [pc, #400]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000f24:	6a1b      	ldr	r3, [r3, #32]
 8000f26:	4a63      	ldr	r2, [pc, #396]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000f28:	f023 0304 	bic.w	r3, r3, #4
 8000f2c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	68db      	ldr	r3, [r3, #12]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d015      	beq.n	8000f62 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f36:	f7ff fbad 	bl	8000694 <HAL_GetTick>
 8000f3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f3c:	e00a      	b.n	8000f54 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f3e:	f7ff fba9 	bl	8000694 <HAL_GetTick>
 8000f42:	4602      	mov	r2, r0
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	1ad3      	subs	r3, r2, r3
 8000f48:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d901      	bls.n	8000f54 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f50:	2303      	movs	r3, #3
 8000f52:	e0ab      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f54:	4b57      	ldr	r3, [pc, #348]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000f56:	6a1b      	ldr	r3, [r3, #32]
 8000f58:	f003 0302 	and.w	r3, r3, #2
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d0ee      	beq.n	8000f3e <HAL_RCC_OscConfig+0x37e>
 8000f60:	e014      	b.n	8000f8c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f62:	f7ff fb97 	bl	8000694 <HAL_GetTick>
 8000f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f68:	e00a      	b.n	8000f80 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f6a:	f7ff fb93 	bl	8000694 <HAL_GetTick>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	693b      	ldr	r3, [r7, #16]
 8000f72:	1ad3      	subs	r3, r2, r3
 8000f74:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d901      	bls.n	8000f80 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	e095      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f80:	4b4c      	ldr	r3, [pc, #304]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000f82:	6a1b      	ldr	r3, [r3, #32]
 8000f84:	f003 0302 	and.w	r3, r3, #2
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d1ee      	bne.n	8000f6a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000f8c:	7dfb      	ldrb	r3, [r7, #23]
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d105      	bne.n	8000f9e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f92:	4b48      	ldr	r3, [pc, #288]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000f94:	69db      	ldr	r3, [r3, #28]
 8000f96:	4a47      	ldr	r2, [pc, #284]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000f98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f9c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	69db      	ldr	r3, [r3, #28]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	f000 8081 	beq.w	80010aa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fa8:	4b42      	ldr	r3, [pc, #264]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f003 030c 	and.w	r3, r3, #12
 8000fb0:	2b08      	cmp	r3, #8
 8000fb2:	d061      	beq.n	8001078 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	69db      	ldr	r3, [r3, #28]
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d146      	bne.n	800104a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fbc:	4b3f      	ldr	r3, [pc, #252]	; (80010bc <HAL_RCC_OscConfig+0x4fc>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fc2:	f7ff fb67 	bl	8000694 <HAL_GetTick>
 8000fc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fc8:	e008      	b.n	8000fdc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fca:	f7ff fb63 	bl	8000694 <HAL_GetTick>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	693b      	ldr	r3, [r7, #16]
 8000fd2:	1ad3      	subs	r3, r2, r3
 8000fd4:	2b02      	cmp	r3, #2
 8000fd6:	d901      	bls.n	8000fdc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000fd8:	2303      	movs	r3, #3
 8000fda:	e067      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fdc:	4b35      	ldr	r3, [pc, #212]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d1f0      	bne.n	8000fca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6a1b      	ldr	r3, [r3, #32]
 8000fec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ff0:	d108      	bne.n	8001004 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ff2:	4b30      	ldr	r3, [pc, #192]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8000ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ff6:	f023 020f 	bic.w	r2, r3, #15
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	492d      	ldr	r1, [pc, #180]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8001000:	4313      	orrs	r3, r2
 8001002:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001004:	4b2b      	ldr	r3, [pc, #172]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6a19      	ldr	r1, [r3, #32]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001014:	430b      	orrs	r3, r1
 8001016:	4927      	ldr	r1, [pc, #156]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8001018:	4313      	orrs	r3, r2
 800101a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800101c:	4b27      	ldr	r3, [pc, #156]	; (80010bc <HAL_RCC_OscConfig+0x4fc>)
 800101e:	2201      	movs	r2, #1
 8001020:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001022:	f7ff fb37 	bl	8000694 <HAL_GetTick>
 8001026:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001028:	e008      	b.n	800103c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800102a:	f7ff fb33 	bl	8000694 <HAL_GetTick>
 800102e:	4602      	mov	r2, r0
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	1ad3      	subs	r3, r2, r3
 8001034:	2b02      	cmp	r3, #2
 8001036:	d901      	bls.n	800103c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001038:	2303      	movs	r3, #3
 800103a:	e037      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800103c:	4b1d      	ldr	r3, [pc, #116]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001044:	2b00      	cmp	r3, #0
 8001046:	d0f0      	beq.n	800102a <HAL_RCC_OscConfig+0x46a>
 8001048:	e02f      	b.n	80010aa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800104a:	4b1c      	ldr	r3, [pc, #112]	; (80010bc <HAL_RCC_OscConfig+0x4fc>)
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001050:	f7ff fb20 	bl	8000694 <HAL_GetTick>
 8001054:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001056:	e008      	b.n	800106a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001058:	f7ff fb1c 	bl	8000694 <HAL_GetTick>
 800105c:	4602      	mov	r2, r0
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	2b02      	cmp	r3, #2
 8001064:	d901      	bls.n	800106a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001066:	2303      	movs	r3, #3
 8001068:	e020      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800106a:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001072:	2b00      	cmp	r3, #0
 8001074:	d1f0      	bne.n	8001058 <HAL_RCC_OscConfig+0x498>
 8001076:	e018      	b.n	80010aa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	69db      	ldr	r3, [r3, #28]
 800107c:	2b01      	cmp	r3, #1
 800107e:	d101      	bne.n	8001084 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001080:	2301      	movs	r3, #1
 8001082:	e013      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001084:	4b0b      	ldr	r3, [pc, #44]	; (80010b4 <HAL_RCC_OscConfig+0x4f4>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6a1b      	ldr	r3, [r3, #32]
 8001094:	429a      	cmp	r2, r3
 8001096:	d106      	bne.n	80010a6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010a2:	429a      	cmp	r2, r3
 80010a4:	d001      	beq.n	80010aa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e000      	b.n	80010ac <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80010aa:	2300      	movs	r3, #0
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3718      	adds	r7, #24
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	40021000 	.word	0x40021000
 80010b8:	40007000 	.word	0x40007000
 80010bc:	42420060 	.word	0x42420060

080010c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d101      	bne.n	80010d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010d0:	2301      	movs	r3, #1
 80010d2:	e0a0      	b.n	8001216 <HAL_RCC_ClockConfig+0x156>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f003 0302 	and.w	r3, r3, #2
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d020      	beq.n	8001122 <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f003 0304 	and.w	r3, r3, #4
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d005      	beq.n	80010f8 <HAL_RCC_ClockConfig+0x38>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010ec:	4b4c      	ldr	r3, [pc, #304]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	4a4b      	ldr	r2, [pc, #300]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 80010f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80010f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f003 0308 	and.w	r3, r3, #8
 8001100:	2b00      	cmp	r3, #0
 8001102:	d005      	beq.n	8001110 <HAL_RCC_ClockConfig+0x50>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001104:	4b46      	ldr	r3, [pc, #280]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	4a45      	ldr	r2, [pc, #276]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 800110a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800110e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001110:	4b43      	ldr	r3, [pc, #268]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	4940      	ldr	r1, [pc, #256]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 800111e:	4313      	orrs	r3, r2
 8001120:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	2b00      	cmp	r3, #0
 800112c:	d040      	beq.n	80011b0 <HAL_RCC_ClockConfig+0xf0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	2b01      	cmp	r3, #1
 8001134:	d107      	bne.n	8001146 <HAL_RCC_ClockConfig+0x86>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001136:	4b3a      	ldr	r3, [pc, #232]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800113e:	2b00      	cmp	r3, #0
 8001140:	d115      	bne.n	800116e <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e067      	b.n	8001216 <HAL_RCC_ClockConfig+0x156>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	2b02      	cmp	r3, #2
 800114c:	d107      	bne.n	800115e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800114e:	4b34      	ldr	r3, [pc, #208]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001156:	2b00      	cmp	r3, #0
 8001158:	d109      	bne.n	800116e <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e05b      	b.n	8001216 <HAL_RCC_ClockConfig+0x156>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800115e:	4b30      	ldr	r3, [pc, #192]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 0302 	and.w	r3, r3, #2
 8001166:	2b00      	cmp	r3, #0
 8001168:	d101      	bne.n	800116e <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e053      	b.n	8001216 <HAL_RCC_ClockConfig+0x156>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800116e:	4b2c      	ldr	r3, [pc, #176]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f023 0203 	bic.w	r2, r3, #3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	4929      	ldr	r1, [pc, #164]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 800117c:	4313      	orrs	r3, r2
 800117e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001180:	f7ff fa88 	bl	8000694 <HAL_GetTick>
 8001184:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001186:	e00a      	b.n	800119e <HAL_RCC_ClockConfig+0xde>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001188:	f7ff fa84 	bl	8000694 <HAL_GetTick>
 800118c:	4602      	mov	r2, r0
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	f241 3288 	movw	r2, #5000	; 0x1388
 8001196:	4293      	cmp	r3, r2
 8001198:	d901      	bls.n	800119e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_TIMEOUT;
 800119a:	2303      	movs	r3, #3
 800119c:	e03b      	b.n	8001216 <HAL_RCC_ClockConfig+0x156>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800119e:	4b20      	ldr	r3, [pc, #128]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	f003 020c 	and.w	r2, r3, #12
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d1eb      	bne.n	8001188 <HAL_RCC_ClockConfig+0xc8>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f003 0304 	and.w	r3, r3, #4
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d008      	beq.n	80011ce <HAL_RCC_ClockConfig+0x10e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011bc:	4b18      	ldr	r3, [pc, #96]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	4915      	ldr	r1, [pc, #84]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 80011ca:	4313      	orrs	r3, r2
 80011cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 0308 	and.w	r3, r3, #8
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d009      	beq.n	80011ee <HAL_RCC_ClockConfig+0x12e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80011da:	4b11      	ldr	r3, [pc, #68]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	691b      	ldr	r3, [r3, #16]
 80011e6:	00db      	lsls	r3, r3, #3
 80011e8:	490d      	ldr	r1, [pc, #52]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 80011ea:	4313      	orrs	r3, r2
 80011ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80011ee:	f000 f81f 	bl	8001230 <HAL_RCC_GetSysClockFreq>
 80011f2:	4602      	mov	r2, r0
 80011f4:	4b0a      	ldr	r3, [pc, #40]	; (8001220 <HAL_RCC_ClockConfig+0x160>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	091b      	lsrs	r3, r3, #4
 80011fa:	f003 030f 	and.w	r3, r3, #15
 80011fe:	4909      	ldr	r1, [pc, #36]	; (8001224 <HAL_RCC_ClockConfig+0x164>)
 8001200:	5ccb      	ldrb	r3, [r1, r3]
 8001202:	fa22 f303 	lsr.w	r3, r2, r3
 8001206:	4a08      	ldr	r2, [pc, #32]	; (8001228 <HAL_RCC_ClockConfig+0x168>)
 8001208:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800120a:	4b08      	ldr	r3, [pc, #32]	; (800122c <HAL_RCC_ClockConfig+0x16c>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff f9fe 	bl	8000610 <HAL_InitTick>

  return HAL_OK;
 8001214:	2300      	movs	r3, #0
}
 8001216:	4618      	mov	r0, r3
 8001218:	3710      	adds	r7, #16
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	40021000 	.word	0x40021000
 8001224:	080020b8 	.word	0x080020b8
 8001228:	20000000 	.word	0x20000000
 800122c:	20000004 	.word	0x20000004

08001230 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001230:	b490      	push	{r4, r7}
 8001232:	b08e      	sub	sp, #56	; 0x38
 8001234:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001236:	4b2b      	ldr	r3, [pc, #172]	; (80012e4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001238:	f107 0414 	add.w	r4, r7, #20
 800123c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800123e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8001242:	4b29      	ldr	r3, [pc, #164]	; (80012e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001244:	1d3c      	adds	r4, r7, #4
 8001246:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001248:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800124c:	2300      	movs	r3, #0
 800124e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001250:	2300      	movs	r3, #0
 8001252:	62bb      	str	r3, [r7, #40]	; 0x28
 8001254:	2300      	movs	r3, #0
 8001256:	637b      	str	r3, [r7, #52]	; 0x34
 8001258:	2300      	movs	r3, #0
 800125a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800125c:	2300      	movs	r3, #0
 800125e:	633b      	str	r3, [r7, #48]	; 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001260:	4b22      	ldr	r3, [pc, #136]	; (80012ec <HAL_RCC_GetSysClockFreq+0xbc>)
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001268:	f003 030c 	and.w	r3, r3, #12
 800126c:	2b04      	cmp	r3, #4
 800126e:	d002      	beq.n	8001276 <HAL_RCC_GetSysClockFreq+0x46>
 8001270:	2b08      	cmp	r3, #8
 8001272:	d003      	beq.n	800127c <HAL_RCC_GetSysClockFreq+0x4c>
 8001274:	e02c      	b.n	80012d0 <HAL_RCC_GetSysClockFreq+0xa0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001276:	4b1e      	ldr	r3, [pc, #120]	; (80012f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001278:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800127a:	e02c      	b.n	80012d6 <HAL_RCC_GetSysClockFreq+0xa6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800127c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800127e:	0c9b      	lsrs	r3, r3, #18
 8001280:	f003 030f 	and.w	r3, r3, #15
 8001284:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001288:	4413      	add	r3, r2
 800128a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800128e:	627b      	str	r3, [r7, #36]	; 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001290:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001292:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d012      	beq.n	80012c0 <HAL_RCC_GetSysClockFreq+0x90>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 800129a:	4b14      	ldr	r3, [pc, #80]	; (80012ec <HAL_RCC_GetSysClockFreq+0xbc>)
 800129c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800129e:	f003 030f 	and.w	r3, r3, #15
 80012a2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80012a6:	4413      	add	r3, r2
 80012a8:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80012ac:	62bb      	str	r3, [r7, #40]	; 0x28
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012b0:	4a0f      	ldr	r2, [pc, #60]	; (80012f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 80012b2:	fb02 f203 	mul.w	r2, r2, r3
 80012b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80012bc:	637b      	str	r3, [r7, #52]	; 0x34
 80012be:	e004      	b.n	80012ca <HAL_RCC_GetSysClockFreq+0x9a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80012c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c2:	4a0c      	ldr	r2, [pc, #48]	; (80012f4 <HAL_RCC_GetSysClockFreq+0xc4>)
 80012c4:	fb02 f303 	mul.w	r3, r2, r3
 80012c8:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllclk;
 80012ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012cc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80012ce:	e002      	b.n	80012d6 <HAL_RCC_GetSysClockFreq+0xa6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80012d0:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 80012d2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80012d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80012d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3738      	adds	r7, #56	; 0x38
 80012dc:	46bd      	mov	sp, r7
 80012de:	bc90      	pop	{r4, r7}
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	08002098 	.word	0x08002098
 80012e8:	080020a8 	.word	0x080020a8
 80012ec:	40021000 	.word	0x40021000
 80012f0:	007a1200 	.word	0x007a1200
 80012f4:	003d0900 	.word	0x003d0900

080012f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012fc:	4b02      	ldr	r3, [pc, #8]	; (8001308 <HAL_RCC_GetHCLKFreq+0x10>)
 80012fe:	681b      	ldr	r3, [r3, #0]
}
 8001300:	4618      	mov	r0, r3
 8001302:	46bd      	mov	sp, r7
 8001304:	bc80      	pop	{r7}
 8001306:	4770      	bx	lr
 8001308:	20000000 	.word	0x20000000

0800130c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001310:	f7ff fff2 	bl	80012f8 <HAL_RCC_GetHCLKFreq>
 8001314:	4602      	mov	r2, r0
 8001316:	4b05      	ldr	r3, [pc, #20]	; (800132c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	0adb      	lsrs	r3, r3, #11
 800131c:	f003 0307 	and.w	r3, r3, #7
 8001320:	4903      	ldr	r1, [pc, #12]	; (8001330 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001322:	5ccb      	ldrb	r3, [r1, r3]
 8001324:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001328:	4618      	mov	r0, r3
 800132a:	bd80      	pop	{r7, pc}
 800132c:	40021000 	.word	0x40021000
 8001330:	080020c8 	.word	0x080020c8

08001334 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800133c:	4b0a      	ldr	r3, [pc, #40]	; (8001368 <RCC_Delay+0x34>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a0a      	ldr	r2, [pc, #40]	; (800136c <RCC_Delay+0x38>)
 8001342:	fba2 2303 	umull	r2, r3, r2, r3
 8001346:	0a5b      	lsrs	r3, r3, #9
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001350:	bf00      	nop
  }
  while (Delay --);
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	1e5a      	subs	r2, r3, #1
 8001356:	60fa      	str	r2, [r7, #12]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d1f9      	bne.n	8001350 <RCC_Delay+0x1c>
}
 800135c:	bf00      	nop
 800135e:	bf00      	nop
 8001360:	3714      	adds	r7, #20
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr
 8001368:	20000000 	.word	0x20000000
 800136c:	10624dd3 	.word	0x10624dd3

08001370 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001378:	2300      	movs	r3, #0
 800137a:	613b      	str	r3, [r7, #16]
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f003 0301 	and.w	r3, r3, #1
 8001388:	2b00      	cmp	r3, #0
 800138a:	d07d      	beq.n	8001488 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800138c:	2300      	movs	r3, #0
 800138e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001390:	4b47      	ldr	r3, [pc, #284]	; (80014b0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001392:	69db      	ldr	r3, [r3, #28]
 8001394:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001398:	2b00      	cmp	r3, #0
 800139a:	d10d      	bne.n	80013b8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800139c:	4b44      	ldr	r3, [pc, #272]	; (80014b0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800139e:	69db      	ldr	r3, [r3, #28]
 80013a0:	4a43      	ldr	r2, [pc, #268]	; (80014b0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80013a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013a6:	61d3      	str	r3, [r2, #28]
 80013a8:	4b41      	ldr	r3, [pc, #260]	; (80014b0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80013aa:	69db      	ldr	r3, [r3, #28]
 80013ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013b0:	60bb      	str	r3, [r7, #8]
 80013b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013b4:	2301      	movs	r3, #1
 80013b6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013b8:	4b3e      	ldr	r3, [pc, #248]	; (80014b4 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d118      	bne.n	80013f6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013c4:	4b3b      	ldr	r3, [pc, #236]	; (80014b4 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a3a      	ldr	r2, [pc, #232]	; (80014b4 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80013ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013d0:	f7ff f960 	bl	8000694 <HAL_GetTick>
 80013d4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013d6:	e008      	b.n	80013ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013d8:	f7ff f95c 	bl	8000694 <HAL_GetTick>
 80013dc:	4602      	mov	r2, r0
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	2b64      	cmp	r3, #100	; 0x64
 80013e4:	d901      	bls.n	80013ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e05e      	b.n	80014a8 <HAL_RCCEx_PeriphCLKConfig+0x138>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ea:	4b32      	ldr	r3, [pc, #200]	; (80014b4 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d0f0      	beq.n	80013d8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80013f6:	4b2e      	ldr	r3, [pc, #184]	; (80014b0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80013f8:	6a1b      	ldr	r3, [r3, #32]
 80013fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80013fe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d02e      	beq.n	8001464 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	429a      	cmp	r2, r3
 8001412:	d027      	beq.n	8001464 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001414:	4b26      	ldr	r3, [pc, #152]	; (80014b0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001416:	6a1b      	ldr	r3, [r3, #32]
 8001418:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800141c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800141e:	4b26      	ldr	r3, [pc, #152]	; (80014b8 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8001420:	2201      	movs	r2, #1
 8001422:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001424:	4b24      	ldr	r3, [pc, #144]	; (80014b8 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800142a:	4a21      	ldr	r2, [pc, #132]	; (80014b0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	f003 0301 	and.w	r3, r3, #1
 8001436:	2b00      	cmp	r3, #0
 8001438:	d014      	beq.n	8001464 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800143a:	f7ff f92b 	bl	8000694 <HAL_GetTick>
 800143e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001440:	e00a      	b.n	8001458 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001442:	f7ff f927 	bl	8000694 <HAL_GetTick>
 8001446:	4602      	mov	r2, r0
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001450:	4293      	cmp	r3, r2
 8001452:	d901      	bls.n	8001458 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e027      	b.n	80014a8 <HAL_RCCEx_PeriphCLKConfig+0x138>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001458:	4b15      	ldr	r3, [pc, #84]	; (80014b0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800145a:	6a1b      	ldr	r3, [r3, #32]
 800145c:	f003 0302 	and.w	r3, r3, #2
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0ee      	beq.n	8001442 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001464:	4b12      	ldr	r3, [pc, #72]	; (80014b0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001466:	6a1b      	ldr	r3, [r3, #32]
 8001468:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	490f      	ldr	r1, [pc, #60]	; (80014b0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001472:	4313      	orrs	r3, r2
 8001474:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001476:	7dfb      	ldrb	r3, [r7, #23]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d105      	bne.n	8001488 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800147c:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800147e:	69db      	ldr	r3, [r3, #28]
 8001480:	4a0b      	ldr	r2, [pc, #44]	; (80014b0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001482:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001486:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0302 	and.w	r3, r3, #2
 8001490:	2b00      	cmp	r3, #0
 8001492:	d008      	beq.n	80014a6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001494:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	4903      	ldr	r1, [pc, #12]	; (80014b0 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80014a2:	4313      	orrs	r3, r2
 80014a4:	604b      	str	r3, [r1, #4]
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3718      	adds	r7, #24
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40021000 	.word	0x40021000
 80014b4:	40007000 	.word	0x40007000
 80014b8:	42420440 	.word	0x42420440

080014bc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  const uint8_t aPredivFactorTable[2] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80014c4:	2300      	movs	r3, #0
 80014c6:	60bb      	str	r3, [r7, #8]
 80014c8:	2300      	movs	r3, #0
 80014ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d003      	beq.n	80014da <HAL_RCCEx_GetPeriphCLKFreq+0x1e>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d033      	beq.n	8001540 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80014d8:	e041      	b.n	800155e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
      temp_reg = RCC->BDCR;
 80014da:	4b23      	ldr	r3, [pc, #140]	; (8001568 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80014dc:	6a1b      	ldr	r3, [r3, #32]
 80014de:	60bb      	str	r3, [r7, #8]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80014e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014ea:	d108      	bne.n	80014fe <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d003      	beq.n	80014fe <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        frequency = LSE_VALUE;
 80014f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	e01f      	b.n	800153e <HAL_RCCEx_GetPeriphCLKFreq+0x82>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001504:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001508:	d109      	bne.n	800151e <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 800150a:	4b17      	ldr	r3, [pc, #92]	; (8001568 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800150c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d003      	beq.n	800151e <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = LSI_VALUE;
 8001516:	f649 4340 	movw	r3, #40000	; 0x9c40
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	e00f      	b.n	800153e <HAL_RCCEx_GetPeriphCLKFreq+0x82>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001524:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001528:	d118      	bne.n	800155c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
 800152a:	4b0f      	ldr	r3, [pc, #60]	; (8001568 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001532:	2b00      	cmp	r3, #0
 8001534:	d012      	beq.n	800155c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        frequency = HSE_VALUE / 128U;
 8001536:	f24f 4324 	movw	r3, #62500	; 0xf424
 800153a:	60fb      	str	r3, [r7, #12]
      break;
 800153c:	e00e      	b.n	800155c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
 800153e:	e00d      	b.n	800155c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001540:	f7ff fee4 	bl	800130c <HAL_RCC_GetPCLK2Freq>
 8001544:	4602      	mov	r2, r0
 8001546:	4b08      	ldr	r3, [pc, #32]	; (8001568 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	0b9b      	lsrs	r3, r3, #14
 800154c:	f003 0303 	and.w	r3, r3, #3
 8001550:	3301      	adds	r3, #1
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	fbb2 f3f3 	udiv	r3, r2, r3
 8001558:	60fb      	str	r3, [r7, #12]
      break;
 800155a:	e000      	b.n	800155e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
      break;
 800155c:	bf00      	nop
    }
  }
  return (frequency);
 800155e:	68fb      	ldr	r3, [r7, #12]
}
 8001560:	4618      	mov	r0, r3
 8001562:	3710      	adds	r7, #16
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40021000 	.word	0x40021000

0800156c <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8001574:	2300      	movs	r3, #0
 8001576:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d101      	bne.n	8001582 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e084      	b.n	800168c <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	7c5b      	ldrb	r3, [r3, #17]
 8001586:	b2db      	uxtb	r3, r3
 8001588:	2b00      	cmp	r3, #0
 800158a:	d105      	bne.n	8001598 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7fe ffb8 	bl	8000508 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2202      	movs	r2, #2
 800159c:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f000 faa0 	bl	8001ae4 <HAL_RTC_WaitForSynchro>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d004      	beq.n	80015b4 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2204      	movs	r2, #4
 80015ae:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e06b      	b.n	800168c <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f000 fb59 	bl	8001c6c <RTC_EnterInitMode>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d004      	beq.n	80015ca <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2204      	movs	r2, #4
 80015c4:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e060      	b.n	800168c <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	685a      	ldr	r2, [r3, #4]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f022 0207 	bic.w	r2, r2, #7
 80015d8:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d005      	beq.n	80015ee <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80015e2:	4b2c      	ldr	r3, [pc, #176]	; (8001694 <HAL_RTC_Init+0x128>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e6:	4a2b      	ldr	r2, [pc, #172]	; (8001694 <HAL_RTC_Init+0x128>)
 80015e8:	f023 0301 	bic.w	r3, r3, #1
 80015ec:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80015ee:	4b29      	ldr	r3, [pc, #164]	; (8001694 <HAL_RTC_Init+0x128>)
 80015f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015f2:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	4926      	ldr	r1, [pc, #152]	; (8001694 <HAL_RTC_Init+0x128>)
 80015fc:	4313      	orrs	r3, r2
 80015fe:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001608:	d003      	beq.n	8001612 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	e00e      	b.n	8001630 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8001612:	2001      	movs	r0, #1
 8001614:	f7ff ff52 	bl	80014bc <HAL_RCCEx_GetPeriphCLKFreq>
 8001618:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d104      	bne.n	800162a <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2204      	movs	r2, #4
 8001624:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e030      	b.n	800168c <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	3b01      	subs	r3, #1
 800162e:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	f023 010f 	bic.w	r1, r3, #15
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	0c1a      	lsrs	r2, r3, #16
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	430a      	orrs	r2, r1
 8001644:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	0c1b      	lsrs	r3, r3, #16
 800164e:	041b      	lsls	r3, r3, #16
 8001650:	68fa      	ldr	r2, [r7, #12]
 8001652:	b291      	uxth	r1, r2
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	6812      	ldr	r2, [r2, #0]
 8001658:	430b      	orrs	r3, r1
 800165a:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	f000 fb2d 	bl	8001cbc <RTC_ExitInitMode>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d004      	beq.n	8001672 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2204      	movs	r2, #4
 800166c:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e00c      	b.n	800168c <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2201      	movs	r2, #1
 800167c:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2201      	movs	r2, #1
 8001682:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2201      	movs	r2, #1
 8001688:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800168a:	2300      	movs	r3, #0
  }
}
 800168c:	4618      	mov	r0, r3
 800168e:	3710      	adds	r7, #16
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40006c00 	.word	0x40006c00

08001698 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001698:	b590      	push	{r4, r7, lr}
 800169a:	b087      	sub	sp, #28
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
 80016a8:	2300      	movs	r3, #0
 80016aa:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d002      	beq.n	80016b8 <HAL_RTC_SetTime+0x20>
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d101      	bne.n	80016bc <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	e080      	b.n	80017be <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	7c1b      	ldrb	r3, [r3, #16]
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d101      	bne.n	80016c8 <HAL_RTC_SetTime+0x30>
 80016c4:	2302      	movs	r3, #2
 80016c6:	e07a      	b.n	80017be <HAL_RTC_SetTime+0x126>
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	2201      	movs	r2, #1
 80016cc:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	2202      	movs	r2, #2
 80016d2:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d113      	bne.n	8001702 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	461a      	mov	r2, r3
 80016e0:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80016e4:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	785b      	ldrb	r3, [r3, #1]
 80016ec:	4619      	mov	r1, r3
 80016ee:	460b      	mov	r3, r1
 80016f0:	011b      	lsls	r3, r3, #4
 80016f2:	1a5b      	subs	r3, r3, r1
 80016f4:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80016f6:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 80016f8:	68ba      	ldr	r2, [r7, #8]
 80016fa:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80016fc:	4413      	add	r3, r2
 80016fe:	617b      	str	r3, [r7, #20]
 8001700:	e01e      	b.n	8001740 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	4618      	mov	r0, r3
 8001708:	f000 fb1d 	bl	8001d46 <RTC_Bcd2ToByte>
 800170c:	4603      	mov	r3, r0
 800170e:	461a      	mov	r2, r3
 8001710:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001714:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	785b      	ldrb	r3, [r3, #1]
 800171c:	4618      	mov	r0, r3
 800171e:	f000 fb12 	bl	8001d46 <RTC_Bcd2ToByte>
 8001722:	4603      	mov	r3, r0
 8001724:	461a      	mov	r2, r3
 8001726:	4613      	mov	r3, r2
 8001728:	011b      	lsls	r3, r3, #4
 800172a:	1a9b      	subs	r3, r3, r2
 800172c:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800172e:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	789b      	ldrb	r3, [r3, #2]
 8001734:	4618      	mov	r0, r3
 8001736:	f000 fb06 	bl	8001d46 <RTC_Bcd2ToByte>
 800173a:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800173c:	4423      	add	r3, r4
 800173e:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001740:	6979      	ldr	r1, [r7, #20]
 8001742:	68f8      	ldr	r0, [r7, #12]
 8001744:	f000 fa2b 	bl	8001b9e <RTC_WriteTimeCounter>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d007      	beq.n	800175e <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	2204      	movs	r2, #4
 8001752:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	2200      	movs	r2, #0
 8001758:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e02f      	b.n	80017be <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	685a      	ldr	r2, [r3, #4]
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f022 0205 	bic.w	r2, r2, #5
 800176c:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800176e:	68f8      	ldr	r0, [r7, #12]
 8001770:	f000 fa3c 	bl	8001bec <RTC_ReadAlarmCounter>
 8001774:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800177c:	d018      	beq.n	80017b0 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 800177e:	693a      	ldr	r2, [r7, #16]
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	429a      	cmp	r2, r3
 8001784:	d214      	bcs.n	80017b0 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800178c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001790:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001792:	6939      	ldr	r1, [r7, #16]
 8001794:	68f8      	ldr	r0, [r7, #12]
 8001796:	f000 fa42 	bl	8001c1e <RTC_WriteAlarmCounter>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d007      	beq.n	80017b0 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	2204      	movs	r2, #4
 80017a4:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	2200      	movs	r2, #0
 80017aa:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
 80017ae:	e006      	b.n	80017be <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2201      	movs	r2, #1
 80017b4:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	2200      	movs	r2, #0
 80017ba:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 80017bc:	2300      	movs	r3, #0
  }
}
 80017be:	4618      	mov	r0, r3
 80017c0:	371c      	adds	r7, #28
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd90      	pop	{r4, r7, pc}
	...

080017c8 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b088      	sub	sp, #32
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 80017d4:	2300      	movs	r3, #0
 80017d6:	61bb      	str	r3, [r7, #24]
 80017d8:	2300      	movs	r3, #0
 80017da:	61fb      	str	r3, [r7, #28]
 80017dc:	2300      	movs	r3, #0
 80017de:	617b      	str	r3, [r7, #20]
 80017e0:	2300      	movs	r3, #0
 80017e2:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d002      	beq.n	80017f0 <HAL_RTC_GetTime+0x28>
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d101      	bne.n	80017f4 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e0b5      	b.n	8001960 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f003 0304 	and.w	r3, r3, #4
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e0ac      	b.n	8001960 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8001806:	68f8      	ldr	r0, [r7, #12]
 8001808:	f000 f999 	bl	8001b3e <RTC_ReadTimeCounter>
 800180c:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800180e:	69bb      	ldr	r3, [r7, #24]
 8001810:	4a55      	ldr	r2, [pc, #340]	; (8001968 <HAL_RTC_GetTime+0x1a0>)
 8001812:	fba2 2303 	umull	r2, r3, r2, r3
 8001816:	0adb      	lsrs	r3, r3, #11
 8001818:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	4b52      	ldr	r3, [pc, #328]	; (8001968 <HAL_RTC_GetTime+0x1a0>)
 800181e:	fba3 1302 	umull	r1, r3, r3, r2
 8001822:	0adb      	lsrs	r3, r3, #11
 8001824:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001828:	fb01 f303 	mul.w	r3, r1, r3
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	4a4f      	ldr	r2, [pc, #316]	; (800196c <HAL_RTC_GetTime+0x1a4>)
 8001830:	fba2 2303 	umull	r2, r3, r2, r3
 8001834:	095b      	lsrs	r3, r3, #5
 8001836:	b2da      	uxtb	r2, r3
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	4a4a      	ldr	r2, [pc, #296]	; (8001968 <HAL_RTC_GetTime+0x1a0>)
 8001840:	fba2 1203 	umull	r1, r2, r2, r3
 8001844:	0ad2      	lsrs	r2, r2, #11
 8001846:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800184a:	fb01 f202 	mul.w	r2, r1, r2
 800184e:	1a9a      	subs	r2, r3, r2
 8001850:	4b46      	ldr	r3, [pc, #280]	; (800196c <HAL_RTC_GetTime+0x1a4>)
 8001852:	fba3 1302 	umull	r1, r3, r3, r2
 8001856:	0959      	lsrs	r1, r3, #5
 8001858:	460b      	mov	r3, r1
 800185a:	011b      	lsls	r3, r3, #4
 800185c:	1a5b      	subs	r3, r3, r1
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	1ad1      	subs	r1, r2, r3
 8001862:	b2ca      	uxtb	r2, r1
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	2b17      	cmp	r3, #23
 800186c:	d955      	bls.n	800191a <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	4a3f      	ldr	r2, [pc, #252]	; (8001970 <HAL_RTC_GetTime+0x1a8>)
 8001872:	fba2 2303 	umull	r2, r3, r2, r3
 8001876:	091b      	lsrs	r3, r3, #4
 8001878:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 800187a:	6939      	ldr	r1, [r7, #16]
 800187c:	4b3c      	ldr	r3, [pc, #240]	; (8001970 <HAL_RTC_GetTime+0x1a8>)
 800187e:	fba3 2301 	umull	r2, r3, r3, r1
 8001882:	091a      	lsrs	r2, r3, #4
 8001884:	4613      	mov	r3, r2
 8001886:	005b      	lsls	r3, r3, #1
 8001888:	4413      	add	r3, r2
 800188a:	00db      	lsls	r3, r3, #3
 800188c:	1aca      	subs	r2, r1, r3
 800188e:	b2d2      	uxtb	r2, r2
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001894:	68f8      	ldr	r0, [r7, #12]
 8001896:	f000 f9a9 	bl	8001bec <RTC_ReadAlarmCounter>
 800189a:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018a2:	d008      	beq.n	80018b6 <HAL_RTC_GetTime+0xee>
 80018a4:	69fa      	ldr	r2, [r7, #28]
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d904      	bls.n	80018b6 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 80018ac:	69fa      	ldr	r2, [r7, #28]
 80018ae:	69bb      	ldr	r3, [r7, #24]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	61fb      	str	r3, [r7, #28]
 80018b4:	e002      	b.n	80018bc <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 80018b6:	f04f 33ff 	mov.w	r3, #4294967295
 80018ba:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	4a2d      	ldr	r2, [pc, #180]	; (8001974 <HAL_RTC_GetTime+0x1ac>)
 80018c0:	fb02 f303 	mul.w	r3, r2, r3
 80018c4:	69ba      	ldr	r2, [r7, #24]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80018ca:	69b9      	ldr	r1, [r7, #24]
 80018cc:	68f8      	ldr	r0, [r7, #12]
 80018ce:	f000 f966 	bl	8001b9e <RTC_WriteTimeCounter>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e041      	b.n	8001960 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018e2:	d00c      	beq.n	80018fe <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 80018e4:	69fa      	ldr	r2, [r7, #28]
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	4413      	add	r3, r2
 80018ea:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80018ec:	69f9      	ldr	r1, [r7, #28]
 80018ee:	68f8      	ldr	r0, [r7, #12]
 80018f0:	f000 f995 	bl	8001c1e <RTC_WriteAlarmCounter>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d00a      	beq.n	8001910 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	e030      	b.n	8001960 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80018fe:	69f9      	ldr	r1, [r7, #28]
 8001900:	68f8      	ldr	r0, [r7, #12]
 8001902:	f000 f98c 	bl	8001c1e <RTC_WriteAlarmCounter>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e027      	b.n	8001960 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8001910:	6979      	ldr	r1, [r7, #20]
 8001912:	68f8      	ldr	r0, [r7, #12]
 8001914:	f000 fa34 	bl	8001d80 <RTC_DateUpdate>
 8001918:	e003      	b.n	8001922 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	b2da      	uxtb	r2, r3
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d01a      	beq.n	800195e <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	4618      	mov	r0, r3
 800192e:	f000 f9ed 	bl	8001d0c <RTC_ByteToBcd2>
 8001932:	4603      	mov	r3, r0
 8001934:	461a      	mov	r2, r3
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	785b      	ldrb	r3, [r3, #1]
 800193e:	4618      	mov	r0, r3
 8001940:	f000 f9e4 	bl	8001d0c <RTC_ByteToBcd2>
 8001944:	4603      	mov	r3, r0
 8001946:	461a      	mov	r2, r3
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	789b      	ldrb	r3, [r3, #2]
 8001950:	4618      	mov	r0, r3
 8001952:	f000 f9db 	bl	8001d0c <RTC_ByteToBcd2>
 8001956:	4603      	mov	r3, r0
 8001958:	461a      	mov	r2, r3
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800195e:	2300      	movs	r3, #0
}
 8001960:	4618      	mov	r0, r3
 8001962:	3720      	adds	r7, #32
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	91a2b3c5 	.word	0x91a2b3c5
 800196c:	88888889 	.word	0x88888889
 8001970:	aaaaaaab 	.word	0xaaaaaaab
 8001974:	00015180 	.word	0x00015180

08001978 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b088      	sub	sp, #32
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8001984:	2300      	movs	r3, #0
 8001986:	61fb      	str	r3, [r7, #28]
 8001988:	2300      	movs	r3, #0
 800198a:	61bb      	str	r3, [r7, #24]
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d002      	beq.n	800199c <HAL_RTC_SetDate+0x24>
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d101      	bne.n	80019a0 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	e097      	b.n	8001ad0 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	7c1b      	ldrb	r3, [r3, #16]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d101      	bne.n	80019ac <HAL_RTC_SetDate+0x34>
 80019a8:	2302      	movs	r3, #2
 80019aa:	e091      	b.n	8001ad0 <HAL_RTC_SetDate+0x158>
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	2201      	movs	r2, #1
 80019b0:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2202      	movs	r2, #2
 80019b6:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d10c      	bne.n	80019d8 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	78da      	ldrb	r2, [r3, #3]
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	785a      	ldrb	r2, [r3, #1]
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	789a      	ldrb	r2, [r3, #2]
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	739a      	strb	r2, [r3, #14]
 80019d6:	e01a      	b.n	8001a0e <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	78db      	ldrb	r3, [r3, #3]
 80019dc:	4618      	mov	r0, r3
 80019de:	f000 f9b2 	bl	8001d46 <RTC_Bcd2ToByte>
 80019e2:	4603      	mov	r3, r0
 80019e4:	461a      	mov	r2, r3
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	785b      	ldrb	r3, [r3, #1]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f000 f9a9 	bl	8001d46 <RTC_Bcd2ToByte>
 80019f4:	4603      	mov	r3, r0
 80019f6:	461a      	mov	r2, r3
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	789b      	ldrb	r3, [r3, #2]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f000 f9a0 	bl	8001d46 <RTC_Bcd2ToByte>
 8001a06:	4603      	mov	r3, r0
 8001a08:	461a      	mov	r2, r3
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	7bdb      	ldrb	r3, [r3, #15]
 8001a12:	4618      	mov	r0, r3
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	7b59      	ldrb	r1, [r3, #13]
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	7b9b      	ldrb	r3, [r3, #14]
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	f000 fa8b 	bl	8001f38 <RTC_WeekDayNum>
 8001a22:	4603      	mov	r3, r0
 8001a24:	461a      	mov	r2, r3
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	7b1a      	ldrb	r2, [r3, #12]
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8001a32:	68f8      	ldr	r0, [r7, #12]
 8001a34:	f000 f883 	bl	8001b3e <RTC_ReadTimeCounter>
 8001a38:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	4a26      	ldr	r2, [pc, #152]	; (8001ad8 <HAL_RTC_SetDate+0x160>)
 8001a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a42:	0adb      	lsrs	r3, r3, #11
 8001a44:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	2b18      	cmp	r3, #24
 8001a4a:	d93a      	bls.n	8001ac2 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	4a23      	ldr	r2, [pc, #140]	; (8001adc <HAL_RTC_SetDate+0x164>)
 8001a50:	fba2 2303 	umull	r2, r3, r2, r3
 8001a54:	091b      	lsrs	r3, r3, #4
 8001a56:	4a22      	ldr	r2, [pc, #136]	; (8001ae0 <HAL_RTC_SetDate+0x168>)
 8001a58:	fb02 f303 	mul.w	r3, r2, r3
 8001a5c:	69fa      	ldr	r2, [r7, #28]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001a62:	69f9      	ldr	r1, [r7, #28]
 8001a64:	68f8      	ldr	r0, [r7, #12]
 8001a66:	f000 f89a 	bl	8001b9e <RTC_WriteTimeCounter>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d007      	beq.n	8001a80 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	2204      	movs	r2, #4
 8001a74:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e027      	b.n	8001ad0 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001a80:	68f8      	ldr	r0, [r7, #12]
 8001a82:	f000 f8b3 	bl	8001bec <RTC_ReadAlarmCounter>
 8001a86:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a8e:	d018      	beq.n	8001ac2 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d214      	bcs.n	8001ac2 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8001a98:	69bb      	ldr	r3, [r7, #24]
 8001a9a:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8001a9e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001aa2:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001aa4:	69b9      	ldr	r1, [r7, #24]
 8001aa6:	68f8      	ldr	r0, [r7, #12]
 8001aa8:	f000 f8b9 	bl	8001c1e <RTC_WriteAlarmCounter>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d007      	beq.n	8001ac2 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	2204      	movs	r2, #4
 8001ab6:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2200      	movs	r2, #0
 8001abc:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e006      	b.n	8001ad0 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2200      	movs	r2, #0
 8001acc:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8001ace:	2300      	movs	r3, #0
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3720      	adds	r7, #32
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	91a2b3c5 	.word	0x91a2b3c5
 8001adc:	aaaaaaab 	.word	0xaaaaaaab
 8001ae0:	00015180 	.word	0x00015180

08001ae4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001aec:	2300      	movs	r3, #0
 8001aee:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d101      	bne.n	8001afa <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e01d      	b.n	8001b36 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	685a      	ldr	r2, [r3, #4]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f022 0208 	bic.w	r2, r2, #8
 8001b08:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8001b0a:	f7fe fdc3 	bl	8000694 <HAL_GetTick>
 8001b0e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8001b10:	e009      	b.n	8001b26 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8001b12:	f7fe fdbf 	bl	8000694 <HAL_GetTick>
 8001b16:	4602      	mov	r2, r0
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b20:	d901      	bls.n	8001b26 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e007      	b.n	8001b36 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f003 0308 	and.w	r3, r3, #8
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d0ee      	beq.n	8001b12 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	b087      	sub	sp, #28
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8001b46:	2300      	movs	r3, #0
 8001b48:	827b      	strh	r3, [r7, #18]
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	823b      	strh	r3, [r7, #16]
 8001b4e:	2300      	movs	r3, #0
 8001b50:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8001b52:	2300      	movs	r3, #0
 8001b54:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	69db      	ldr	r3, [r3, #28]
 8001b64:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8001b6e:	8a7a      	ldrh	r2, [r7, #18]
 8001b70:	8a3b      	ldrh	r3, [r7, #16]
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d008      	beq.n	8001b88 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8001b76:	8a3b      	ldrh	r3, [r7, #16]
 8001b78:	041a      	lsls	r2, r3, #16
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	69db      	ldr	r3, [r3, #28]
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	4313      	orrs	r3, r2
 8001b84:	617b      	str	r3, [r7, #20]
 8001b86:	e004      	b.n	8001b92 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8001b88:	8a7b      	ldrh	r3, [r7, #18]
 8001b8a:	041a      	lsls	r2, r3, #16
 8001b8c:	89fb      	ldrh	r3, [r7, #14]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8001b92:	697b      	ldr	r3, [r7, #20]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	371c      	adds	r7, #28
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bc80      	pop	{r7}
 8001b9c:	4770      	bx	lr

08001b9e <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b084      	sub	sp, #16
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
 8001ba6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f000 f85d 	bl	8001c6c <RTC_EnterInitMode>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d002      	beq.n	8001bbe <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	73fb      	strb	r3, [r7, #15]
 8001bbc:	e011      	b.n	8001be2 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	683a      	ldr	r2, [r7, #0]
 8001bc4:	0c12      	lsrs	r2, r2, #16
 8001bc6:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	b292      	uxth	r2, r2
 8001bd0:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f000 f872 	bl	8001cbc <RTC_ExitInitMode>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8001be2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3710      	adds	r7, #16
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	81fb      	strh	r3, [r7, #14]
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	6a1b      	ldr	r3, [r3, #32]
 8001c02:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0a:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8001c0c:	89fb      	ldrh	r3, [r7, #14]
 8001c0e:	041a      	lsls	r2, r3, #16
 8001c10:	89bb      	ldrh	r3, [r7, #12]
 8001c12:	4313      	orrs	r3, r2
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3714      	adds	r7, #20
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bc80      	pop	{r7}
 8001c1c:	4770      	bx	lr

08001c1e <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b084      	sub	sp, #16
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	6078      	str	r0, [r7, #4]
 8001c26:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f000 f81d 	bl	8001c6c <RTC_EnterInitMode>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d002      	beq.n	8001c3e <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	73fb      	strb	r3, [r7, #15]
 8001c3c:	e011      	b.n	8001c62 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	683a      	ldr	r2, [r7, #0]
 8001c44:	0c12      	lsrs	r2, r2, #16
 8001c46:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	683a      	ldr	r2, [r7, #0]
 8001c4e:	b292      	uxth	r2, r2
 8001c50:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f000 f832 	bl	8001cbc <RTC_ExitInitMode>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8001c62:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3710      	adds	r7, #16
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c74:	2300      	movs	r3, #0
 8001c76:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8001c78:	f7fe fd0c 	bl	8000694 <HAL_GetTick>
 8001c7c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8001c7e:	e009      	b.n	8001c94 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8001c80:	f7fe fd08 	bl	8000694 <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c8e:	d901      	bls.n	8001c94 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8001c90:	2303      	movs	r3, #3
 8001c92:	e00f      	b.n	8001cb4 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f003 0320 	and.w	r3, r3, #32
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d0ee      	beq.n	8001c80 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	685a      	ldr	r2, [r3, #4]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f042 0210 	orr.w	r2, r2, #16
 8001cb0:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8001cb2:	2300      	movs	r3, #0
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3710      	adds	r7, #16
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}

08001cbc <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	685a      	ldr	r2, [r3, #4]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f022 0210 	bic.w	r2, r2, #16
 8001cd6:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8001cd8:	f7fe fcdc 	bl	8000694 <HAL_GetTick>
 8001cdc:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8001cde:	e009      	b.n	8001cf4 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8001ce0:	f7fe fcd8 	bl	8000694 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001cee:	d901      	bls.n	8001cf4 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e007      	b.n	8001d04 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f003 0320 	and.w	r3, r3, #32
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d0ee      	beq.n	8001ce0 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8001d02:	2300      	movs	r3, #0
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3710      	adds	r7, #16
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b085      	sub	sp, #20
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	4603      	mov	r3, r0
 8001d14:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8001d16:	2300      	movs	r3, #0
 8001d18:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8001d1a:	e005      	b.n	8001d28 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	3301      	adds	r3, #1
 8001d20:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8001d22:	79fb      	ldrb	r3, [r7, #7]
 8001d24:	3b0a      	subs	r3, #10
 8001d26:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8001d28:	79fb      	ldrb	r3, [r7, #7]
 8001d2a:	2b09      	cmp	r3, #9
 8001d2c:	d8f6      	bhi.n	8001d1c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	011b      	lsls	r3, r3, #4
 8001d34:	b2da      	uxtb	r2, r3
 8001d36:	79fb      	ldrb	r3, [r7, #7]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	b2db      	uxtb	r3, r3
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3714      	adds	r7, #20
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bc80      	pop	{r7}
 8001d44:	4770      	bx	lr

08001d46 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8001d46:	b480      	push	{r7}
 8001d48:	b085      	sub	sp, #20
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8001d50:	2300      	movs	r3, #0
 8001d52:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8001d54:	79fb      	ldrb	r3, [r7, #7]
 8001d56:	091b      	lsrs	r3, r3, #4
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	4413      	add	r3, r2
 8001d62:	005b      	lsls	r3, r3, #1
 8001d64:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	f003 030f 	and.w	r3, r3, #15
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	4413      	add	r3, r2
 8001d74:	b2db      	uxtb	r3, r3
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3714      	adds	r7, #20
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bc80      	pop	{r7}
 8001d7e:	4770      	bx	lr

08001d80 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	617b      	str	r3, [r7, #20]
 8001d8e:	2300      	movs	r3, #0
 8001d90:	613b      	str	r3, [r7, #16]
 8001d92:	2300      	movs	r3, #0
 8001d94:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8001d96:	2300      	movs	r3, #0
 8001d98:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	7bdb      	ldrb	r3, [r3, #15]
 8001d9e:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	7b5b      	ldrb	r3, [r3, #13]
 8001da4:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	7b9b      	ldrb	r3, [r3, #14]
 8001daa:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8001dac:	2300      	movs	r3, #0
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	e06f      	b.n	8001e92 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d011      	beq.n	8001ddc <RTC_DateUpdate+0x5c>
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	2b03      	cmp	r3, #3
 8001dbc:	d00e      	beq.n	8001ddc <RTC_DateUpdate+0x5c>
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	2b05      	cmp	r3, #5
 8001dc2:	d00b      	beq.n	8001ddc <RTC_DateUpdate+0x5c>
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	2b07      	cmp	r3, #7
 8001dc8:	d008      	beq.n	8001ddc <RTC_DateUpdate+0x5c>
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	2b08      	cmp	r3, #8
 8001dce:	d005      	beq.n	8001ddc <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	2b0a      	cmp	r3, #10
 8001dd4:	d002      	beq.n	8001ddc <RTC_DateUpdate+0x5c>
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	2b0c      	cmp	r3, #12
 8001dda:	d117      	bne.n	8001e0c <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2b1e      	cmp	r3, #30
 8001de0:	d803      	bhi.n	8001dea <RTC_DateUpdate+0x6a>
      {
        day++;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	3301      	adds	r3, #1
 8001de6:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8001de8:	e050      	b.n	8001e8c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	2b0c      	cmp	r3, #12
 8001dee:	d005      	beq.n	8001dfc <RTC_DateUpdate+0x7c>
        {
          month++;
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	3301      	adds	r3, #1
 8001df4:	613b      	str	r3, [r7, #16]
          day = 1U;
 8001df6:	2301      	movs	r3, #1
 8001df8:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8001dfa:	e047      	b.n	8001e8c <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	613b      	str	r3, [r7, #16]
          day = 1U;
 8001e00:	2301      	movs	r3, #1
 8001e02:	60fb      	str	r3, [r7, #12]
          year++;
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	3301      	adds	r3, #1
 8001e08:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8001e0a:	e03f      	b.n	8001e8c <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	2b04      	cmp	r3, #4
 8001e10:	d008      	beq.n	8001e24 <RTC_DateUpdate+0xa4>
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	2b06      	cmp	r3, #6
 8001e16:	d005      	beq.n	8001e24 <RTC_DateUpdate+0xa4>
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	2b09      	cmp	r3, #9
 8001e1c:	d002      	beq.n	8001e24 <RTC_DateUpdate+0xa4>
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	2b0b      	cmp	r3, #11
 8001e22:	d10c      	bne.n	8001e3e <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2b1d      	cmp	r3, #29
 8001e28:	d803      	bhi.n	8001e32 <RTC_DateUpdate+0xb2>
      {
        day++;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8001e30:	e02c      	b.n	8001e8c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	3301      	adds	r3, #1
 8001e36:	613b      	str	r3, [r7, #16]
        day = 1U;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8001e3c:	e026      	b.n	8001e8c <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	2b02      	cmp	r3, #2
 8001e42:	d123      	bne.n	8001e8c <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2b1b      	cmp	r3, #27
 8001e48:	d803      	bhi.n	8001e52 <RTC_DateUpdate+0xd2>
      {
        day++;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	e01c      	b.n	8001e8c <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2b1c      	cmp	r3, #28
 8001e56:	d111      	bne.n	8001e7c <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f000 f839 	bl	8001ed4 <RTC_IsLeapYear>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d003      	beq.n	8001e70 <RTC_DateUpdate+0xf0>
        {
          day++;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	e00d      	b.n	8001e8c <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	3301      	adds	r3, #1
 8001e74:	613b      	str	r3, [r7, #16]
          day = 1U;
 8001e76:	2301      	movs	r3, #1
 8001e78:	60fb      	str	r3, [r7, #12]
 8001e7a:	e007      	b.n	8001e8c <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2b1d      	cmp	r3, #29
 8001e80:	d104      	bne.n	8001e8c <RTC_DateUpdate+0x10c>
      {
        month++;
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	3301      	adds	r3, #1
 8001e86:	613b      	str	r3, [r7, #16]
        day = 1U;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	3301      	adds	r3, #1
 8001e90:	60bb      	str	r3, [r7, #8]
 8001e92:	68ba      	ldr	r2, [r7, #8]
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d38b      	bcc.n	8001db2 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	b2da      	uxtb	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	b2da      	uxtb	r2, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	b2da      	uxtb	r2, r3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	b2d2      	uxtb	r2, r2
 8001eba:	4619      	mov	r1, r3
 8001ebc:	6978      	ldr	r0, [r7, #20]
 8001ebe:	f000 f83b 	bl	8001f38 <RTC_WeekDayNum>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	731a      	strb	r2, [r3, #12]
}
 8001eca:	bf00      	nop
 8001ecc:	3718      	adds	r7, #24
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
	...

08001ed4 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	4603      	mov	r3, r0
 8001edc:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8001ede:	88fb      	ldrh	r3, [r7, #6]
 8001ee0:	f003 0303 	and.w	r3, r3, #3
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8001eea:	2300      	movs	r3, #0
 8001eec:	e01d      	b.n	8001f2a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8001eee:	88fb      	ldrh	r3, [r7, #6]
 8001ef0:	4a10      	ldr	r2, [pc, #64]	; (8001f34 <RTC_IsLeapYear+0x60>)
 8001ef2:	fba2 1203 	umull	r1, r2, r2, r3
 8001ef6:	0952      	lsrs	r2, r2, #5
 8001ef8:	2164      	movs	r1, #100	; 0x64
 8001efa:	fb01 f202 	mul.w	r2, r1, r2
 8001efe:	1a9b      	subs	r3, r3, r2
 8001f00:	b29b      	uxth	r3, r3
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e00f      	b.n	8001f2a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8001f0a:	88fb      	ldrh	r3, [r7, #6]
 8001f0c:	4a09      	ldr	r2, [pc, #36]	; (8001f34 <RTC_IsLeapYear+0x60>)
 8001f0e:	fba2 1203 	umull	r1, r2, r2, r3
 8001f12:	09d2      	lsrs	r2, r2, #7
 8001f14:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8001f18:	fb01 f202 	mul.w	r2, r1, r2
 8001f1c:	1a9b      	subs	r3, r3, r2
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d101      	bne.n	8001f28 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e000      	b.n	8001f2a <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8001f28:	2300      	movs	r3, #0
  }
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bc80      	pop	{r7}
 8001f32:	4770      	bx	lr
 8001f34:	51eb851f 	.word	0x51eb851f

08001f38 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	460b      	mov	r3, r1
 8001f42:	70fb      	strb	r3, [r7, #3]
 8001f44:	4613      	mov	r3, r2
 8001f46:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	60bb      	str	r3, [r7, #8]
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8001f56:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8001f58:	78fb      	ldrb	r3, [r7, #3]
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d82d      	bhi.n	8001fba <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8001f5e:	78fa      	ldrb	r2, [r7, #3]
 8001f60:	4613      	mov	r3, r2
 8001f62:	005b      	lsls	r3, r3, #1
 8001f64:	4413      	add	r3, r2
 8001f66:	00db      	lsls	r3, r3, #3
 8001f68:	1a9b      	subs	r3, r3, r2
 8001f6a:	4a2c      	ldr	r2, [pc, #176]	; (800201c <RTC_WeekDayNum+0xe4>)
 8001f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f70:	085a      	lsrs	r2, r3, #1
 8001f72:	78bb      	ldrb	r3, [r7, #2]
 8001f74:	441a      	add	r2, r3
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	441a      	add	r2, r3
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	3b01      	subs	r3, #1
 8001f7e:	089b      	lsrs	r3, r3, #2
 8001f80:	441a      	add	r2, r3
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	3b01      	subs	r3, #1
 8001f86:	4926      	ldr	r1, [pc, #152]	; (8002020 <RTC_WeekDayNum+0xe8>)
 8001f88:	fba1 1303 	umull	r1, r3, r1, r3
 8001f8c:	095b      	lsrs	r3, r3, #5
 8001f8e:	1ad2      	subs	r2, r2, r3
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	3b01      	subs	r3, #1
 8001f94:	4922      	ldr	r1, [pc, #136]	; (8002020 <RTC_WeekDayNum+0xe8>)
 8001f96:	fba1 1303 	umull	r1, r3, r1, r3
 8001f9a:	09db      	lsrs	r3, r3, #7
 8001f9c:	4413      	add	r3, r2
 8001f9e:	1d1a      	adds	r2, r3, #4
 8001fa0:	4b20      	ldr	r3, [pc, #128]	; (8002024 <RTC_WeekDayNum+0xec>)
 8001fa2:	fba3 1302 	umull	r1, r3, r3, r2
 8001fa6:	1ad1      	subs	r1, r2, r3
 8001fa8:	0849      	lsrs	r1, r1, #1
 8001faa:	440b      	add	r3, r1
 8001fac:	0899      	lsrs	r1, r3, #2
 8001fae:	460b      	mov	r3, r1
 8001fb0:	00db      	lsls	r3, r3, #3
 8001fb2:	1a5b      	subs	r3, r3, r1
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	e029      	b.n	800200e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8001fba:	78fa      	ldrb	r2, [r7, #3]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	4413      	add	r3, r2
 8001fc2:	00db      	lsls	r3, r3, #3
 8001fc4:	1a9b      	subs	r3, r3, r2
 8001fc6:	4a15      	ldr	r2, [pc, #84]	; (800201c <RTC_WeekDayNum+0xe4>)
 8001fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fcc:	085a      	lsrs	r2, r3, #1
 8001fce:	78bb      	ldrb	r3, [r7, #2]
 8001fd0:	441a      	add	r2, r3
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	441a      	add	r2, r3
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	089b      	lsrs	r3, r3, #2
 8001fda:	441a      	add	r2, r3
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	4910      	ldr	r1, [pc, #64]	; (8002020 <RTC_WeekDayNum+0xe8>)
 8001fe0:	fba1 1303 	umull	r1, r3, r1, r3
 8001fe4:	095b      	lsrs	r3, r3, #5
 8001fe6:	1ad2      	subs	r2, r2, r3
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	490d      	ldr	r1, [pc, #52]	; (8002020 <RTC_WeekDayNum+0xe8>)
 8001fec:	fba1 1303 	umull	r1, r3, r1, r3
 8001ff0:	09db      	lsrs	r3, r3, #7
 8001ff2:	4413      	add	r3, r2
 8001ff4:	1c9a      	adds	r2, r3, #2
 8001ff6:	4b0b      	ldr	r3, [pc, #44]	; (8002024 <RTC_WeekDayNum+0xec>)
 8001ff8:	fba3 1302 	umull	r1, r3, r3, r2
 8001ffc:	1ad1      	subs	r1, r2, r3
 8001ffe:	0849      	lsrs	r1, r1, #1
 8002000:	440b      	add	r3, r1
 8002002:	0899      	lsrs	r1, r3, #2
 8002004:	460b      	mov	r3, r1
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	1a5b      	subs	r3, r3, r1
 800200a:	1ad3      	subs	r3, r2, r3
 800200c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	b2db      	uxtb	r3, r3
}
 8002012:	4618      	mov	r0, r3
 8002014:	3714      	adds	r7, #20
 8002016:	46bd      	mov	sp, r7
 8002018:	bc80      	pop	{r7}
 800201a:	4770      	bx	lr
 800201c:	38e38e39 	.word	0x38e38e39
 8002020:	51eb851f 	.word	0x51eb851f
 8002024:	24924925 	.word	0x24924925

08002028 <__libc_init_array>:
 8002028:	b570      	push	{r4, r5, r6, lr}
 800202a:	2600      	movs	r6, #0
 800202c:	4d0c      	ldr	r5, [pc, #48]	; (8002060 <__libc_init_array+0x38>)
 800202e:	4c0d      	ldr	r4, [pc, #52]	; (8002064 <__libc_init_array+0x3c>)
 8002030:	1b64      	subs	r4, r4, r5
 8002032:	10a4      	asrs	r4, r4, #2
 8002034:	42a6      	cmp	r6, r4
 8002036:	d109      	bne.n	800204c <__libc_init_array+0x24>
 8002038:	f000 f822 	bl	8002080 <_init>
 800203c:	2600      	movs	r6, #0
 800203e:	4d0a      	ldr	r5, [pc, #40]	; (8002068 <__libc_init_array+0x40>)
 8002040:	4c0a      	ldr	r4, [pc, #40]	; (800206c <__libc_init_array+0x44>)
 8002042:	1b64      	subs	r4, r4, r5
 8002044:	10a4      	asrs	r4, r4, #2
 8002046:	42a6      	cmp	r6, r4
 8002048:	d105      	bne.n	8002056 <__libc_init_array+0x2e>
 800204a:	bd70      	pop	{r4, r5, r6, pc}
 800204c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002050:	4798      	blx	r3
 8002052:	3601      	adds	r6, #1
 8002054:	e7ee      	b.n	8002034 <__libc_init_array+0xc>
 8002056:	f855 3b04 	ldr.w	r3, [r5], #4
 800205a:	4798      	blx	r3
 800205c:	3601      	adds	r6, #1
 800205e:	e7f2      	b.n	8002046 <__libc_init_array+0x1e>
 8002060:	080020d0 	.word	0x080020d0
 8002064:	080020d0 	.word	0x080020d0
 8002068:	080020d0 	.word	0x080020d0
 800206c:	080020d4 	.word	0x080020d4

08002070 <memset>:
 8002070:	4603      	mov	r3, r0
 8002072:	4402      	add	r2, r0
 8002074:	4293      	cmp	r3, r2
 8002076:	d100      	bne.n	800207a <memset+0xa>
 8002078:	4770      	bx	lr
 800207a:	f803 1b01 	strb.w	r1, [r3], #1
 800207e:	e7f9      	b.n	8002074 <memset+0x4>

08002080 <_init>:
 8002080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002082:	bf00      	nop
 8002084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002086:	bc08      	pop	{r3}
 8002088:	469e      	mov	lr, r3
 800208a:	4770      	bx	lr

0800208c <_fini>:
 800208c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800208e:	bf00      	nop
 8002090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002092:	bc08      	pop	{r3}
 8002094:	469e      	mov	lr, r3
 8002096:	4770      	bx	lr
