// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/13/2022 20:05:08"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module projetoProcessador (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	DIN,
	Resetn,
	Clock,
	Run,
	Done);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	[4:0] DIN;
input 	Resetn;
input 	Clock;
input 	Run;
output 	Done;

// Design Ports Information
// DIN[0]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DIN[1]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DIN[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DIN[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DIN[4]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Done	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Resetn	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Run	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("projetoProcessador_v_fast.sdo");
// synopsys translate_on

wire \regG|R_OUT[2]~22_combout ;
wire \regG|R_OUT[4]~26_combout ;
wire \regG|R_OUT[5]~28_combout ;
wire \regG|R_OUT[8]~34_combout ;
wire \regG|R_OUT[9]~36_combout ;
wire \regG|R_OUT[11]~40_combout ;
wire \regG|R_OUT[12]~42_combout ;
wire \regG|R_OUT[13]~45 ;
wire \regG|R_OUT[14]~47 ;
wire \regG|R_OUT[14]~46_combout ;
wire \regG|R_OUT[15]~48_combout ;
wire \reg_7|saida_pc[6]~29_combout ;
wire \reg_7|saida_pc[10]~37_combout ;
wire \reg_7|saida_pc[12]~41_combout ;
wire \reg_7|saida_pc[13]~44 ;
wire \reg_7|saida_pc[14]~46 ;
wire \reg_7|saida_pc[14]~45_combout ;
wire \reg_7|saida_pc[15]~47_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \Selector7~0_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \Mux27~4_combout ;
wire \Mux27~5_combout ;
wire \alu|Add0~0_combout ;
wire \Mux26~1_combout ;
wire \Mux26~2_combout ;
wire \alu|Add0~1_combout ;
wire \Mux25~3_combout ;
wire \Mux25~4_combout ;
wire \alu|Add0~2_combout ;
wire \alu|Add0~3_combout ;
wire \alu|Res~2_combout ;
wire \Mux24~1_combout ;
wire \Mux24~2_combout ;
wire \Mux24~3_combout ;
wire \alu|Add0~4_combout ;
wire \Mux23~0_combout ;
wire \Mux23~3_combout ;
wire \Mux23~4_combout ;
wire \alu|Res~4_combout ;
wire \Mux22~0_combout ;
wire \alu|Add0~6_combout ;
wire \alu|Res~5_combout ;
wire \Mux21~1_combout ;
wire \Mux21~2_combout ;
wire \Mux21~3_combout ;
wire \Mux21~4_combout ;
wire \Mux21~5_combout ;
wire \Mux20~1_combout ;
wire \Mux20~2_combout ;
wire \Mux20~3_combout ;
wire \Mux20~4_combout ;
wire \Mux20~5_combout ;
wire \Mux19~0_combout ;
wire \Mux19~3_combout ;
wire \Mux19~4_combout ;
wire \alu|Res~8_combout ;
wire \Mux18~0_combout ;
wire \Mux18~1_combout ;
wire \Mux18~2_combout ;
wire \alu|Res~9_combout ;
wire \alu|Add0~11_combout ;
wire \Mux16~0_combout ;
wire \Mux16~3_combout ;
wire \Mux16~4_combout ;
wire \alu|Res~11_combout ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \Mux15~2_combout ;
wire \alu|Res~12_combout ;
wire \Mux14~1_combout ;
wire \Mux14~3_combout ;
wire \Mux14~4_combout ;
wire \Mux13~0_combout ;
wire \Mux13~3_combout ;
wire \Mux13~4_combout ;
wire \alu|Add0~15_combout ;
wire \alu|Res~14_combout ;
wire \Mux12~0_combout ;
wire \Mux12~3_combout ;
wire \alu|Add0~16_combout ;
wire \alu|Res~15_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \Selector5~1_combout ;
wire \Selector5~5_combout ;
wire \Selector5~6_combout ;
wire \Selector5~8_combout ;
wire \Selector5~9_combout ;
wire \Selector5~10_combout ;
wire \Selector5~11_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \Selector0~2_combout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \Selector0~3_combout ;
wire \Selector0~4_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \Selector1~0_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \Selector2~5_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \reg_0|R_OUT[2]~feeder_combout ;
wire \reg_4|R_OUT[6]~feeder_combout ;
wire \reg_0|R_OUT[6]~feeder_combout ;
wire \reg_4|R_OUT[7]~feeder_combout ;
wire \reg_0|R_OUT[11]~feeder_combout ;
wire \reg_3|R_OUT[14]~feeder_combout ;
wire \Clock~combout ;
wire \Clock~clkctrl_outclk ;
wire \reg_7|saida_pc[0]~16_combout ;
wire \reg_7|saida_pc[0]~17 ;
wire \reg_7|saida_pc[1]~19_combout ;
wire \Decoder5~0_combout ;
wire \regG|R_OUT[0]~17_cout ;
wire \regG|R_OUT[0]~19 ;
wire \regG|R_OUT[1]~20_combout ;
wire \alu|Res~1_combout ;
wire \reg_7|saida_pc[1]~20 ;
wire \reg_7|saida_pc[2]~21_combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ;
wire \~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13 ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15 ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19 ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21 ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23 ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \regG|R_OUT[1]~21 ;
wire \regG|R_OUT[2]~23 ;
wire \regG|R_OUT[3]~24_combout ;
wire \alu|Res~3_combout ;
wire \Selector5~0_combout ;
wire \Mux24~0_combout ;
wire \Tstep_D.T5~0_combout ;
wire \Resetn~combout ;
wire \Resetn~clkctrl_outclk ;
wire \Tstep_Q.T5~regout ;
wire \reg_7|saida_pc[2]~22 ;
wire \reg_7|saida_pc[3]~23_combout ;
wire \pc_in~0_combout ;
wire \Run~combout ;
wire \Tstep_D.T1~0_combout ;
wire \Tstep_Q.T1~regout ;
wire \Tstep_Q.T2~regout ;
wire \Tstep_Q.T3~regout ;
wire \Selector1~1_combout ;
wire \Tstep_Q.T0~regout ;
wire \reg_7|saida_pc[0]~18_combout ;
wire \reg_7|saida_pc[3]~24 ;
wire \reg_7|saida_pc[4]~25_combout ;
wire \Selector5~3_combout ;
wire \Selector9~0_combout ;
wire \Selector9~1_combout ;
wire \Selector9~2_combout ;
wire \Selector5~2_combout ;
wire \Selector5~4_combout ;
wire \Selector5~7_combout ;
wire \Selector2~3_combout ;
wire \Selector2~2_combout ;
wire \Selector2~4_combout ;
wire \Mux27~6_combout ;
wire \Selector8~0_combout ;
wire \decX|Y[5]~0_combout ;
wire \decX|Y[6]~1_combout ;
wire \reg_5|R_OUT[4]~feeder_combout ;
wire \decX|Y[5]~2_combout ;
wire \decX|Y[4]~3_combout ;
wire \Mux23~1_combout ;
wire \Mux23~2_combout ;
wire \Mux23~5_combout ;
wire \alu|Add0~7_combout ;
wire \alu|Add0~5_combout ;
wire \regG|R_OUT[3]~25 ;
wire \regG|R_OUT[4]~27 ;
wire \regG|R_OUT[5]~29 ;
wire \regG|R_OUT[6]~30_combout ;
wire \alu|Res~6_combout ;
wire \Mux21~0_combout ;
wire \reg_4|R_OUT[8]~feeder_combout ;
wire \Mux19~1_combout ;
wire \reg_7|saida_pc[4]~26 ;
wire \reg_7|saida_pc[5]~28 ;
wire \reg_7|saida_pc[6]~30 ;
wire \reg_7|saida_pc[7]~31_combout ;
wire \reg_7|saida_pc[7]~32 ;
wire \reg_7|saida_pc[8]~33_combout ;
wire \Mux19~2_combout ;
wire \Mux19~5_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \decX|Y[0]~4_combout ;
wire \decX|Y[2]~5_combout ;
wire \decX|Y[0]~7_combout ;
wire \Mux18~3_combout ;
wire \decX|Y[1]~6_combout ;
wire \decX|Y[3]~8_combout ;
wire \Mux18~4_combout ;
wire \Mux18~5_combout ;
wire \Mux17~1_combout ;
wire \Mux17~2_combout ;
wire \reg_0|R_OUT[10]~feeder_combout ;
wire \Mux17~3_combout ;
wire \Mux17~4_combout ;
wire \Mux17~5_combout ;
wire \alu|Add0~10_combout ;
wire \alu|Add0~9_combout ;
wire \alu|Add0~8_combout ;
wire \regG|R_OUT[6]~31 ;
wire \regG|R_OUT[7]~33 ;
wire \regG|R_OUT[8]~35 ;
wire \regG|R_OUT[9]~37 ;
wire \regG|R_OUT[10]~38_combout ;
wire \alu|Res~10_combout ;
wire \Mux17~0_combout ;
wire \Mux27~1_combout ;
wire \Mux17~combout ;
wire \alu|Add0~14_combout ;
wire \alu|Add0~13_combout ;
wire \alu|Add0~12_combout ;
wire \regG|R_OUT[10]~39 ;
wire \regG|R_OUT[11]~41 ;
wire \regG|R_OUT[12]~43 ;
wire \regG|R_OUT[13]~44_combout ;
wire \alu|Res~13_combout ;
wire \Mux14~0_combout ;
wire \reg_7|saida_pc[8]~34 ;
wire \reg_7|saida_pc[9]~35_combout ;
wire \reg_7|saida_pc[9]~36 ;
wire \reg_7|saida_pc[10]~38 ;
wire \reg_7|saida_pc[11]~39_combout ;
wire \reg_7|saida_pc[11]~40 ;
wire \reg_7|saida_pc[12]~42 ;
wire \reg_7|saida_pc[13]~43_combout ;
wire \Mux14~2_combout ;
wire \Mux14~5_combout ;
wire \Mux14~combout ;
wire \reg_4|R_OUT[14]~feeder_combout ;
wire \Mux13~1_combout ;
wire \Mux13~2_combout ;
wire \Mux13~5_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \Mux12~1_combout ;
wire \Mux12~2_combout ;
wire \Mux12~4_combout ;
wire \Mux12~5_combout ;
wire \Mux12~combout ;
wire \Mux13~combout ;
wire \Mux15~3_combout ;
wire \Mux15~4_combout ;
wire \Mux15~5_combout ;
wire \Mux15~combout ;
wire \reg_4|R_OUT[11]~feeder_combout ;
wire \Mux16~1_combout ;
wire \Mux16~2_combout ;
wire \Mux16~5_combout ;
wire \Mux16~combout ;
wire \Mux18~combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \Mux19~combout ;
wire \regG|R_OUT[7]~32_combout ;
wire \alu|Res~7_combout ;
wire \Mux20~0_combout ;
wire \Mux20~combout ;
wire \Mux21~combout ;
wire \Mux22~3_combout ;
wire \Mux22~4_combout ;
wire \reg_7|saida_pc[5]~27_combout ;
wire \Mux22~1_combout ;
wire \Mux22~2_combout ;
wire \Mux22~5_combout ;
wire \Mux22~combout ;
wire \Mux23~combout ;
wire \Mux24~4_combout ;
wire \Mux24~5_combout ;
wire \Mux24~combout ;
wire \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \Mux25~0_combout ;
wire \Mux25~1_combout ;
wire \Mux25~2_combout ;
wire \Mux25~5_combout ;
wire \Mux25~combout ;
wire \Decoder4~0_combout ;
wire \Selector7~1_combout ;
wire \Selector7~3_combout ;
wire \Selector7~4_combout ;
wire \Tstep_D.T4~0_combout ;
wire \Tstep_Q.T4~regout ;
wire \ALU_and~0_combout ;
wire \Mux26~0_combout ;
wire \Mux26~3_combout ;
wire \Mux26~4_combout ;
wire \Mux26~5_combout ;
wire \Mux26~combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \Selector3~1clkctrl_outclk ;
wire \regG|R_OUT[0]~18_combout ;
wire \alu|Res~0_combout ;
wire \Mux27~0_combout ;
wire \Mux27~2_combout ;
wire \Mux27~3_combout ;
wire \Mux27~7_combout ;
wire \Mux27~combout ;
wire \Selector7~2_combout ;
wire \Selector7~5_combout ;
wire \altera_reserved_tms~combout ;
wire \altera_internal_jtag~TDO ;
wire [15:0] \memInstr|altsyncram_component|auto_generated|q_a ;
wire [3:0] \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [15:0] \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [3:0] Select;
wire [3:0] \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [15:0] \reg_7|saida_pc ;
wire [7:0] \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [15:0] \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [4:0] \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \regIR|R_OUT ;
wire [15:0] \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [3:0] \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [5:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [15:0] \reg_0|R_OUT ;
wire [15:0] \reg_1|R_OUT ;
wire [15:0] \reg_2|R_OUT ;
wire [15:0] \reg_3|R_OUT ;
wire [15:0] \reg_4|R_OUT ;
wire [15:0] \reg_5|R_OUT ;
wire [15:0] \reg_6|R_OUT ;
wire [15:0] \A|R_OUT ;
wire [15:0] \regG|R_OUT ;

wire [15:0] \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [15:0] \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [9:0] \memInstr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [9];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [10];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [11];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [12];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [13];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [14];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [15];

assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [9];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [10];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [11];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [12];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [13];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [14];
assign \memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [15];

assign \memInstr|altsyncram_component|auto_generated|q_a [0] = \memInstr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memInstr|altsyncram_component|auto_generated|q_a [1] = \memInstr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \memInstr|altsyncram_component|auto_generated|q_a [2] = \memInstr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \memInstr|altsyncram_component|auto_generated|q_a [9] = \memInstr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \memInstr|altsyncram_component|auto_generated|q_a [10] = \memInstr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \memInstr|altsyncram_component|auto_generated|q_a [11] = \memInstr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \memInstr|altsyncram_component|auto_generated|q_a [12] = \memInstr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \memInstr|altsyncram_component|auto_generated|q_a [13] = \memInstr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \memInstr|altsyncram_component|auto_generated|q_a [14] = \memInstr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \memInstr|altsyncram_component|auto_generated|q_a [15] = \memInstr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];

// Location: LCFF_X32_Y26_N23
cycloneii_lcell_ff \regG|R_OUT[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\regG|R_OUT[2]~22_combout ),
	.sdata(\alu|Res~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ALU_and~0_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|R_OUT [2]));

// Location: LCFF_X32_Y26_N27
cycloneii_lcell_ff \regG|R_OUT[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\regG|R_OUT[4]~26_combout ),
	.sdata(\alu|Res~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ALU_and~0_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|R_OUT [4]));

// Location: LCFF_X32_Y26_N29
cycloneii_lcell_ff \regG|R_OUT[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\regG|R_OUT[5]~28_combout ),
	.sdata(\alu|Res~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ALU_and~0_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|R_OUT [5]));

// Location: LCFF_X32_Y25_N3
cycloneii_lcell_ff \regG|R_OUT[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\regG|R_OUT[8]~34_combout ),
	.sdata(\alu|Res~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ALU_and~0_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|R_OUT [8]));

// Location: LCFF_X32_Y25_N5
cycloneii_lcell_ff \regG|R_OUT[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\regG|R_OUT[9]~36_combout ),
	.sdata(\alu|Res~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ALU_and~0_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|R_OUT [9]));

// Location: LCFF_X32_Y25_N9
cycloneii_lcell_ff \regG|R_OUT[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\regG|R_OUT[11]~40_combout ),
	.sdata(\alu|Res~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ALU_and~0_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|R_OUT [11]));

// Location: LCFF_X32_Y25_N11
cycloneii_lcell_ff \regG|R_OUT[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\regG|R_OUT[12]~42_combout ),
	.sdata(\alu|Res~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ALU_and~0_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|R_OUT [12]));

// Location: LCFF_X32_Y25_N15
cycloneii_lcell_ff \regG|R_OUT[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\regG|R_OUT[14]~46_combout ),
	.sdata(\alu|Res~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ALU_and~0_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|R_OUT [14]));

// Location: LCFF_X32_Y25_N17
cycloneii_lcell_ff \regG|R_OUT[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\regG|R_OUT[15]~48_combout ),
	.sdata(\alu|Res~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ALU_and~0_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|R_OUT [15]));

// Location: M4K_X26_Y23
cycloneii_ram_block \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Mux12~combout ,\Mux13~combout ,\Mux14~combout ,\Mux15~combout ,\Mux16~combout ,\Mux17~combout ,\Mux18~combout ,\Mux19~combout ,\Mux20~combout ,\Mux21~combout ,\Mux22~combout ,\Mux23~combout ,\Mux24~combout ,\Mux25~combout ,\Mux26~combout ,\Mux27~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],
\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],
\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],
\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],
\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],
\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],
\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "data_memory.mif";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "memory:memPrincipal|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_m5a2:altsyncram1|ALTSYNCRAM";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 8;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_in_clear = "none";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 16;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 255;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 256;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 8;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clear = "none";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 16;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 255;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 256;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M4K";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .safe_write = "err_on_2clk";
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memPrincipal|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000F000E000D000C000B000A000900080007000600050004000300020001;
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cycloneii_lcell_comb \regG|R_OUT[2]~22 (
// Equation(s):
// \regG|R_OUT[2]~22_combout  = (\alu|Add0~3_combout  & ((\A|R_OUT [2] & (\regG|R_OUT[1]~21  & VCC)) # (!\A|R_OUT [2] & (!\regG|R_OUT[1]~21 )))) # (!\alu|Add0~3_combout  & ((\A|R_OUT [2] & (!\regG|R_OUT[1]~21 )) # (!\A|R_OUT [2] & ((\regG|R_OUT[1]~21 ) # 
// (GND)))))
// \regG|R_OUT[2]~23  = CARRY((\alu|Add0~3_combout  & (!\A|R_OUT [2] & !\regG|R_OUT[1]~21 )) # (!\alu|Add0~3_combout  & ((!\regG|R_OUT[1]~21 ) # (!\A|R_OUT [2]))))

	.dataa(\alu|Add0~3_combout ),
	.datab(\A|R_OUT [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\regG|R_OUT[1]~21 ),
	.combout(\regG|R_OUT[2]~22_combout ),
	.cout(\regG|R_OUT[2]~23 ));
// synopsys translate_off
defparam \regG|R_OUT[2]~22 .lut_mask = 16'h9617;
defparam \regG|R_OUT[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneii_lcell_comb \regG|R_OUT[4]~26 (
// Equation(s):
// \regG|R_OUT[4]~26_combout  = (\A|R_OUT [4] & ((\alu|Add0~5_combout  & (\regG|R_OUT[3]~25  & VCC)) # (!\alu|Add0~5_combout  & (!\regG|R_OUT[3]~25 )))) # (!\A|R_OUT [4] & ((\alu|Add0~5_combout  & (!\regG|R_OUT[3]~25 )) # (!\alu|Add0~5_combout  & 
// ((\regG|R_OUT[3]~25 ) # (GND)))))
// \regG|R_OUT[4]~27  = CARRY((\A|R_OUT [4] & (!\alu|Add0~5_combout  & !\regG|R_OUT[3]~25 )) # (!\A|R_OUT [4] & ((!\regG|R_OUT[3]~25 ) # (!\alu|Add0~5_combout ))))

	.dataa(\A|R_OUT [4]),
	.datab(\alu|Add0~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regG|R_OUT[3]~25 ),
	.combout(\regG|R_OUT[4]~26_combout ),
	.cout(\regG|R_OUT[4]~27 ));
// synopsys translate_off
defparam \regG|R_OUT[4]~26 .lut_mask = 16'h9617;
defparam \regG|R_OUT[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneii_lcell_comb \regG|R_OUT[5]~28 (
// Equation(s):
// \regG|R_OUT[5]~28_combout  = ((\alu|Add0~6_combout  $ (\A|R_OUT [5] $ (!\regG|R_OUT[4]~27 )))) # (GND)
// \regG|R_OUT[5]~29  = CARRY((\alu|Add0~6_combout  & ((\A|R_OUT [5]) # (!\regG|R_OUT[4]~27 ))) # (!\alu|Add0~6_combout  & (\A|R_OUT [5] & !\regG|R_OUT[4]~27 )))

	.dataa(\alu|Add0~6_combout ),
	.datab(\A|R_OUT [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\regG|R_OUT[4]~27 ),
	.combout(\regG|R_OUT[5]~28_combout ),
	.cout(\regG|R_OUT[5]~29 ));
// synopsys translate_off
defparam \regG|R_OUT[5]~28 .lut_mask = 16'h698E;
defparam \regG|R_OUT[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y26_N13
cycloneii_lcell_ff \reg_7|saida_pc[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_7|saida_pc[6]~29_combout ),
	.sdata(\Mux21~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\pc_in~0_combout ),
	.ena(\reg_7|saida_pc[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|saida_pc [6]));

// Location: LCCOMB_X32_Y25_N2
cycloneii_lcell_comb \regG|R_OUT[8]~34 (
// Equation(s):
// \regG|R_OUT[8]~34_combout  = (\A|R_OUT [8] & ((\alu|Add0~9_combout  & (\regG|R_OUT[7]~33  & VCC)) # (!\alu|Add0~9_combout  & (!\regG|R_OUT[7]~33 )))) # (!\A|R_OUT [8] & ((\alu|Add0~9_combout  & (!\regG|R_OUT[7]~33 )) # (!\alu|Add0~9_combout  & 
// ((\regG|R_OUT[7]~33 ) # (GND)))))
// \regG|R_OUT[8]~35  = CARRY((\A|R_OUT [8] & (!\alu|Add0~9_combout  & !\regG|R_OUT[7]~33 )) # (!\A|R_OUT [8] & ((!\regG|R_OUT[7]~33 ) # (!\alu|Add0~9_combout ))))

	.dataa(\A|R_OUT [8]),
	.datab(\alu|Add0~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regG|R_OUT[7]~33 ),
	.combout(\regG|R_OUT[8]~34_combout ),
	.cout(\regG|R_OUT[8]~35 ));
// synopsys translate_off
defparam \regG|R_OUT[8]~34 .lut_mask = 16'h9617;
defparam \regG|R_OUT[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneii_lcell_comb \regG|R_OUT[9]~36 (
// Equation(s):
// \regG|R_OUT[9]~36_combout  = ((\A|R_OUT [9] $ (\alu|Add0~10_combout  $ (!\regG|R_OUT[8]~35 )))) # (GND)
// \regG|R_OUT[9]~37  = CARRY((\A|R_OUT [9] & ((\alu|Add0~10_combout ) # (!\regG|R_OUT[8]~35 ))) # (!\A|R_OUT [9] & (\alu|Add0~10_combout  & !\regG|R_OUT[8]~35 )))

	.dataa(\A|R_OUT [9]),
	.datab(\alu|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regG|R_OUT[8]~35 ),
	.combout(\regG|R_OUT[9]~36_combout ),
	.cout(\regG|R_OUT[9]~37 ));
// synopsys translate_off
defparam \regG|R_OUT[9]~36 .lut_mask = 16'h698E;
defparam \regG|R_OUT[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y26_N21
cycloneii_lcell_ff \reg_7|saida_pc[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_7|saida_pc[10]~37_combout ),
	.sdata(\Mux17~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\pc_in~0_combout ),
	.ena(\reg_7|saida_pc[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|saida_pc [10]));

// Location: LCCOMB_X32_Y25_N8
cycloneii_lcell_comb \regG|R_OUT[11]~40 (
// Equation(s):
// \regG|R_OUT[11]~40_combout  = ((\A|R_OUT [11] $ (\alu|Add0~12_combout  $ (!\regG|R_OUT[10]~39 )))) # (GND)
// \regG|R_OUT[11]~41  = CARRY((\A|R_OUT [11] & ((\alu|Add0~12_combout ) # (!\regG|R_OUT[10]~39 ))) # (!\A|R_OUT [11] & (\alu|Add0~12_combout  & !\regG|R_OUT[10]~39 )))

	.dataa(\A|R_OUT [11]),
	.datab(\alu|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regG|R_OUT[10]~39 ),
	.combout(\regG|R_OUT[11]~40_combout ),
	.cout(\regG|R_OUT[11]~41 ));
// synopsys translate_off
defparam \regG|R_OUT[11]~40 .lut_mask = 16'h698E;
defparam \regG|R_OUT[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y26_N25
cycloneii_lcell_ff \reg_7|saida_pc[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_7|saida_pc[12]~41_combout ),
	.sdata(\Mux15~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\pc_in~0_combout ),
	.ena(\reg_7|saida_pc[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|saida_pc [12]));

// Location: LCCOMB_X32_Y25_N10
cycloneii_lcell_comb \regG|R_OUT[12]~42 (
// Equation(s):
// \regG|R_OUT[12]~42_combout  = (\A|R_OUT [12] & ((\alu|Add0~13_combout  & (\regG|R_OUT[11]~41  & VCC)) # (!\alu|Add0~13_combout  & (!\regG|R_OUT[11]~41 )))) # (!\A|R_OUT [12] & ((\alu|Add0~13_combout  & (!\regG|R_OUT[11]~41 )) # (!\alu|Add0~13_combout  & 
// ((\regG|R_OUT[11]~41 ) # (GND)))))
// \regG|R_OUT[12]~43  = CARRY((\A|R_OUT [12] & (!\alu|Add0~13_combout  & !\regG|R_OUT[11]~41 )) # (!\A|R_OUT [12] & ((!\regG|R_OUT[11]~41 ) # (!\alu|Add0~13_combout ))))

	.dataa(\A|R_OUT [12]),
	.datab(\alu|Add0~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regG|R_OUT[11]~41 ),
	.combout(\regG|R_OUT[12]~42_combout ),
	.cout(\regG|R_OUT[12]~43 ));
// synopsys translate_off
defparam \regG|R_OUT[12]~42 .lut_mask = 16'h9617;
defparam \regG|R_OUT[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneii_lcell_comb \regG|R_OUT[13]~44 (
// Equation(s):
// \regG|R_OUT[13]~44_combout  = ((\A|R_OUT [13] $ (\alu|Add0~14_combout  $ (!\regG|R_OUT[12]~43 )))) # (GND)
// \regG|R_OUT[13]~45  = CARRY((\A|R_OUT [13] & ((\alu|Add0~14_combout ) # (!\regG|R_OUT[12]~43 ))) # (!\A|R_OUT [13] & (\alu|Add0~14_combout  & !\regG|R_OUT[12]~43 )))

	.dataa(\A|R_OUT [13]),
	.datab(\alu|Add0~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regG|R_OUT[12]~43 ),
	.combout(\regG|R_OUT[13]~44_combout ),
	.cout(\regG|R_OUT[13]~45 ));
// synopsys translate_off
defparam \regG|R_OUT[13]~44 .lut_mask = 16'h698E;
defparam \regG|R_OUT[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y26_N29
cycloneii_lcell_ff \reg_7|saida_pc[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_7|saida_pc[14]~45_combout ),
	.sdata(\Mux13~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\pc_in~0_combout ),
	.ena(\reg_7|saida_pc[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|saida_pc [14]));

// Location: LCCOMB_X32_Y25_N14
cycloneii_lcell_comb \regG|R_OUT[14]~46 (
// Equation(s):
// \regG|R_OUT[14]~46_combout  = (\A|R_OUT [14] & ((\alu|Add0~15_combout  & (\regG|R_OUT[13]~45  & VCC)) # (!\alu|Add0~15_combout  & (!\regG|R_OUT[13]~45 )))) # (!\A|R_OUT [14] & ((\alu|Add0~15_combout  & (!\regG|R_OUT[13]~45 )) # (!\alu|Add0~15_combout  & 
// ((\regG|R_OUT[13]~45 ) # (GND)))))
// \regG|R_OUT[14]~47  = CARRY((\A|R_OUT [14] & (!\alu|Add0~15_combout  & !\regG|R_OUT[13]~45 )) # (!\A|R_OUT [14] & ((!\regG|R_OUT[13]~45 ) # (!\alu|Add0~15_combout ))))

	.dataa(\A|R_OUT [14]),
	.datab(\alu|Add0~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regG|R_OUT[13]~45 ),
	.combout(\regG|R_OUT[14]~46_combout ),
	.cout(\regG|R_OUT[14]~47 ));
// synopsys translate_off
defparam \regG|R_OUT[14]~46 .lut_mask = 16'h9617;
defparam \regG|R_OUT[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y26_N31
cycloneii_lcell_ff \reg_7|saida_pc[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_7|saida_pc[15]~47_combout ),
	.sdata(\Mux12~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\pc_in~0_combout ),
	.ena(\reg_7|saida_pc[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|saida_pc [15]));

// Location: LCCOMB_X32_Y25_N16
cycloneii_lcell_comb \regG|R_OUT[15]~48 (
// Equation(s):
// \regG|R_OUT[15]~48_combout  = \A|R_OUT [15] $ (\regG|R_OUT[14]~47  $ (!\alu|Add0~16_combout ))

	.dataa(vcc),
	.datab(\A|R_OUT [15]),
	.datac(vcc),
	.datad(\alu|Add0~16_combout ),
	.cin(\regG|R_OUT[14]~47 ),
	.combout(\regG|R_OUT[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \regG|R_OUT[15]~48 .lut_mask = 16'h3CC3;
defparam \regG|R_OUT[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneii_lcell_comb \reg_7|saida_pc[6]~29 (
// Equation(s):
// \reg_7|saida_pc[6]~29_combout  = (\reg_7|saida_pc [6] & (\reg_7|saida_pc[5]~28  $ (GND))) # (!\reg_7|saida_pc [6] & (!\reg_7|saida_pc[5]~28  & VCC))
// \reg_7|saida_pc[6]~30  = CARRY((\reg_7|saida_pc [6] & !\reg_7|saida_pc[5]~28 ))

	.dataa(\reg_7|saida_pc [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg_7|saida_pc[5]~28 ),
	.combout(\reg_7|saida_pc[6]~29_combout ),
	.cout(\reg_7|saida_pc[6]~30 ));
// synopsys translate_off
defparam \reg_7|saida_pc[6]~29 .lut_mask = 16'hA50A;
defparam \reg_7|saida_pc[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneii_lcell_comb \reg_7|saida_pc[10]~37 (
// Equation(s):
// \reg_7|saida_pc[10]~37_combout  = (\reg_7|saida_pc [10] & (\reg_7|saida_pc[9]~36  $ (GND))) # (!\reg_7|saida_pc [10] & (!\reg_7|saida_pc[9]~36  & VCC))
// \reg_7|saida_pc[10]~38  = CARRY((\reg_7|saida_pc [10] & !\reg_7|saida_pc[9]~36 ))

	.dataa(\reg_7|saida_pc [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg_7|saida_pc[9]~36 ),
	.combout(\reg_7|saida_pc[10]~37_combout ),
	.cout(\reg_7|saida_pc[10]~38 ));
// synopsys translate_off
defparam \reg_7|saida_pc[10]~37 .lut_mask = 16'hA50A;
defparam \reg_7|saida_pc[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneii_lcell_comb \reg_7|saida_pc[12]~41 (
// Equation(s):
// \reg_7|saida_pc[12]~41_combout  = (\reg_7|saida_pc [12] & (\reg_7|saida_pc[11]~40  $ (GND))) # (!\reg_7|saida_pc [12] & (!\reg_7|saida_pc[11]~40  & VCC))
// \reg_7|saida_pc[12]~42  = CARRY((\reg_7|saida_pc [12] & !\reg_7|saida_pc[11]~40 ))

	.dataa(\reg_7|saida_pc [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg_7|saida_pc[11]~40 ),
	.combout(\reg_7|saida_pc[12]~41_combout ),
	.cout(\reg_7|saida_pc[12]~42 ));
// synopsys translate_off
defparam \reg_7|saida_pc[12]~41 .lut_mask = 16'hA50A;
defparam \reg_7|saida_pc[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneii_lcell_comb \reg_7|saida_pc[13]~43 (
// Equation(s):
// \reg_7|saida_pc[13]~43_combout  = (\reg_7|saida_pc [13] & (!\reg_7|saida_pc[12]~42 )) # (!\reg_7|saida_pc [13] & ((\reg_7|saida_pc[12]~42 ) # (GND)))
// \reg_7|saida_pc[13]~44  = CARRY((!\reg_7|saida_pc[12]~42 ) # (!\reg_7|saida_pc [13]))

	.dataa(vcc),
	.datab(\reg_7|saida_pc [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg_7|saida_pc[12]~42 ),
	.combout(\reg_7|saida_pc[13]~43_combout ),
	.cout(\reg_7|saida_pc[13]~44 ));
// synopsys translate_off
defparam \reg_7|saida_pc[13]~43 .lut_mask = 16'h3C3F;
defparam \reg_7|saida_pc[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneii_lcell_comb \reg_7|saida_pc[14]~45 (
// Equation(s):
// \reg_7|saida_pc[14]~45_combout  = (\reg_7|saida_pc [14] & (\reg_7|saida_pc[13]~44  $ (GND))) # (!\reg_7|saida_pc [14] & (!\reg_7|saida_pc[13]~44  & VCC))
// \reg_7|saida_pc[14]~46  = CARRY((\reg_7|saida_pc [14] & !\reg_7|saida_pc[13]~44 ))

	.dataa(vcc),
	.datab(\reg_7|saida_pc [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg_7|saida_pc[13]~44 ),
	.combout(\reg_7|saida_pc[14]~45_combout ),
	.cout(\reg_7|saida_pc[14]~46 ));
// synopsys translate_off
defparam \reg_7|saida_pc[14]~45 .lut_mask = 16'hC30C;
defparam \reg_7|saida_pc[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneii_lcell_comb \reg_7|saida_pc[15]~47 (
// Equation(s):
// \reg_7|saida_pc[15]~47_combout  = \reg_7|saida_pc[14]~46  $ (\reg_7|saida_pc [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\reg_7|saida_pc [15]),
	.cin(\reg_7|saida_pc[14]~46 ),
	.combout(\reg_7|saida_pc[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|saida_pc[15]~47 .lut_mask = 16'h0FF0;
defparam \reg_7|saida_pc[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(vcc),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X26_Y26
cycloneii_ram_block \memInstr|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(10'b0000000000),
	.portaaddr({\reg_7|saida_pc [4],\reg_7|saida_pc [3],\reg_7|saida_pc [2],\reg_7|saida_pc [1],\reg_7|saida_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memInstr|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .init_file = "intr_memory.mif";
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ALTSYNCRAM";
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \memInstr|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 320'h0000000000000000000000000000000000000000000000000000000000000035114A01A054982044;
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cycloneii_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\Tstep_Q.T5~regout  & ((\regIR|R_OUT [14]) # ((\regIR|R_OUT [15] & !\regIR|R_OUT [13]))))

	.dataa(\Tstep_Q.T5~regout ),
	.datab(\regIR|R_OUT [15]),
	.datac(\regIR|R_OUT [14]),
	.datad(\regIR|R_OUT [13]),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hA0A8;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N16
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\regG|R_OUT [2] & (!\regG|R_OUT [3] & (!\regG|R_OUT [1] & !\regG|R_OUT [0])))

	.dataa(\regG|R_OUT [2]),
	.datab(\regG|R_OUT [3]),
	.datac(\regG|R_OUT [1]),
	.datad(\regG|R_OUT [0]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\regG|R_OUT [4] & (!\regG|R_OUT [7] & (!\regG|R_OUT [5] & !\regG|R_OUT [6])))

	.dataa(\regG|R_OUT [4]),
	.datab(\regG|R_OUT [7]),
	.datac(\regG|R_OUT [5]),
	.datad(\regG|R_OUT [6]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!\regG|R_OUT [11] & (!\regG|R_OUT [10] & (!\regG|R_OUT [9] & !\regG|R_OUT [8])))

	.dataa(\regG|R_OUT [11]),
	.datab(\regG|R_OUT [10]),
	.datac(\regG|R_OUT [9]),
	.datad(\regG|R_OUT [8]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N2
cycloneii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!\regG|R_OUT [15] & (!\regG|R_OUT [13] & (!\regG|R_OUT [12] & !\regG|R_OUT [14])))

	.dataa(\regG|R_OUT [15]),
	.datab(\regG|R_OUT [13]),
	.datac(\regG|R_OUT [12]),
	.datad(\regG|R_OUT [14]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneii_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~0_combout  & (\Equal0~3_combout  & (\Equal0~1_combout  & \Equal0~2_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N13
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCFF_X24_Y24_N3
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X24_Y24_N12
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE04;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N19
cycloneii_lcell_ff \reg_2|R_OUT[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux27~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|R_OUT [0]));

// Location: LCFF_X33_Y24_N1
cycloneii_lcell_ff \reg_1|R_OUT[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux27~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|R_OUT [0]));

// Location: LCFF_X33_Y24_N3
cycloneii_lcell_ff \reg_0|R_OUT[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux27~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|R_OUT [0]));

// Location: LCCOMB_X33_Y24_N2
cycloneii_lcell_comb \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = (Select[1] & (Select[0])) # (!Select[1] & ((Select[0] & ((\reg_1|R_OUT [0]))) # (!Select[0] & (\reg_0|R_OUT [0]))))

	.dataa(Select[1]),
	.datab(Select[0]),
	.datac(\reg_0|R_OUT [0]),
	.datad(\reg_1|R_OUT [0]),
	.cin(gnd),
	.combout(\Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~4 .lut_mask = 16'hDC98;
defparam \Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N13
cycloneii_lcell_ff \reg_3|R_OUT[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux27~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|R_OUT [0]));

// Location: LCCOMB_X34_Y26_N12
cycloneii_lcell_comb \Mux27~5 (
// Equation(s):
// \Mux27~5_combout  = (\Mux27~4_combout  & (((\reg_3|R_OUT [0])) # (!Select[1]))) # (!\Mux27~4_combout  & (Select[1] & ((\reg_2|R_OUT [0]))))

	.dataa(\Mux27~4_combout ),
	.datab(Select[1]),
	.datac(\reg_3|R_OUT [0]),
	.datad(\reg_2|R_OUT [0]),
	.cin(gnd),
	.combout(\Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~5 .lut_mask = 16'hE6A2;
defparam \Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneii_lcell_comb \alu|Add0~0 (
// Equation(s):
// \alu|Add0~0_combout  = \Mux27~combout  $ (((\Tstep_Q.T4~regout  & \Decoder5~0_combout )))

	.dataa(\Tstep_Q.T4~regout ),
	.datab(vcc),
	.datac(\Mux27~combout ),
	.datad(\Decoder5~0_combout ),
	.cin(gnd),
	.combout(\alu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~0 .lut_mask = 16'h5AF0;
defparam \alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y26_N3
cycloneii_lcell_ff \reg_6|R_OUT[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux26~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|R_OUT [1]));

// Location: LCFF_X34_Y25_N29
cycloneii_lcell_ff \reg_5|R_OUT[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux26~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|R_OUT [1]));

// Location: LCFF_X34_Y25_N15
cycloneii_lcell_ff \reg_4|R_OUT[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux26~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|R_OUT [1]));

// Location: LCCOMB_X34_Y25_N14
cycloneii_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (Select[1] & (Select[0])) # (!Select[1] & ((Select[0] & ((\reg_5|R_OUT [1]))) # (!Select[0] & (\reg_4|R_OUT [1]))))

	.dataa(Select[1]),
	.datab(Select[0]),
	.datac(\reg_4|R_OUT [1]),
	.datad(\reg_5|R_OUT [1]),
	.cin(gnd),
	.combout(\Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = 16'hDC98;
defparam \Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N2
cycloneii_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = (Select[1] & ((\Mux26~1_combout  & (\reg_7|saida_pc [1])) # (!\Mux26~1_combout  & ((\reg_6|R_OUT [1]))))) # (!Select[1] & (((\Mux26~1_combout ))))

	.dataa(\reg_7|saida_pc [1]),
	.datab(Select[1]),
	.datac(\reg_6|R_OUT [1]),
	.datad(\Mux26~1_combout ),
	.cin(gnd),
	.combout(\Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~2 .lut_mask = 16'hBBC0;
defparam \Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N17
cycloneii_lcell_ff \reg_2|R_OUT[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux26~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|R_OUT [1]));

// Location: LCCOMB_X32_Y26_N10
cycloneii_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_combout  = \Mux26~combout  $ (((\Decoder5~0_combout  & \Tstep_Q.T4~regout )))

	.dataa(\Mux26~combout ),
	.datab(\Decoder5~0_combout ),
	.datac(vcc),
	.datad(\Tstep_Q.T4~regout ),
	.cin(gnd),
	.combout(\alu|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~1 .lut_mask = 16'h66AA;
defparam \alu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N25
cycloneii_lcell_ff \reg_5|R_OUT[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux25~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|R_OUT [2]));

// Location: LCFF_X34_Y26_N25
cycloneii_lcell_ff \reg_2|R_OUT[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux25~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|R_OUT [2]));

// Location: LCFF_X33_Y24_N9
cycloneii_lcell_ff \reg_1|R_OUT[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux25~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|R_OUT [2]));

// Location: LCFF_X33_Y24_N27
cycloneii_lcell_ff \reg_0|R_OUT[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_0|R_OUT[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|R_OUT [2]));

// Location: LCCOMB_X33_Y24_N8
cycloneii_lcell_comb \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = (Select[1] & (Select[0])) # (!Select[1] & ((Select[0] & (\reg_1|R_OUT [2])) # (!Select[0] & ((\reg_0|R_OUT [2])))))

	.dataa(Select[1]),
	.datab(Select[0]),
	.datac(\reg_1|R_OUT [2]),
	.datad(\reg_0|R_OUT [2]),
	.cin(gnd),
	.combout(\Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~3 .lut_mask = 16'hD9C8;
defparam \Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N3
cycloneii_lcell_ff \reg_3|R_OUT[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux25~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|R_OUT [2]));

// Location: LCCOMB_X34_Y26_N24
cycloneii_lcell_comb \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = (\Mux25~3_combout  & (((\reg_3|R_OUT [2])) # (!Select[1]))) # (!\Mux25~3_combout  & (Select[1] & (\reg_2|R_OUT [2])))

	.dataa(\Mux25~3_combout ),
	.datab(Select[1]),
	.datac(\reg_2|R_OUT [2]),
	.datad(\reg_3|R_OUT [2]),
	.cin(gnd),
	.combout(\Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~4 .lut_mask = 16'hEA62;
defparam \Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneii_lcell_comb \alu|Add0~2 (
// Equation(s):
// \alu|Add0~2_combout  = (\Mux27~1_combout  & ((\Mux25~5_combout  & (\Mux25~0_combout )) # (!\Mux25~5_combout  & ((\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [2]))))) # (!\Mux27~1_combout  & (((\Mux25~5_combout ))))

	.dataa(\Mux27~1_combout ),
	.datab(\Mux25~0_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\Mux25~5_combout ),
	.cin(gnd),
	.combout(\alu|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~2 .lut_mask = 16'hDDA0;
defparam \alu|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneii_lcell_comb \alu|Add0~3 (
// Equation(s):
// \alu|Add0~3_combout  = \alu|Add0~2_combout  $ (((\Decoder5~0_combout  & \Tstep_Q.T4~regout )))

	.dataa(\alu|Add0~2_combout ),
	.datab(\Decoder5~0_combout ),
	.datac(vcc),
	.datad(\Tstep_Q.T4~regout ),
	.cin(gnd),
	.combout(\alu|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~3 .lut_mask = 16'h66AA;
defparam \alu|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N12
cycloneii_lcell_comb \alu|Res~2 (
// Equation(s):
// \alu|Res~2_combout  = (\Mux25~combout  & \A|R_OUT [2])

	.dataa(vcc),
	.datab(\Mux25~combout ),
	.datac(\A|R_OUT [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Res~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Res~2 .lut_mask = 16'hC0C0;
defparam \alu|Res~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y26_N25
cycloneii_lcell_ff \reg_6|R_OUT[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Mux24~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|R_OUT [3]));

// Location: LCFF_X34_Y25_N5
cycloneii_lcell_ff \reg_5|R_OUT[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux24~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|R_OUT [3]));

// Location: LCFF_X34_Y25_N7
cycloneii_lcell_ff \reg_4|R_OUT[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux24~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|R_OUT [3]));

// Location: LCCOMB_X34_Y25_N6
cycloneii_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = (Select[1] & (((Select[0])))) # (!Select[1] & ((Select[0] & (\reg_5|R_OUT [3])) # (!Select[0] & ((\reg_4|R_OUT [3])))))

	.dataa(Select[1]),
	.datab(\reg_5|R_OUT [3]),
	.datac(\reg_4|R_OUT [3]),
	.datad(Select[0]),
	.cin(gnd),
	.combout(\Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~1 .lut_mask = 16'hEE50;
defparam \Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cycloneii_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = (Select[1] & ((\Mux24~1_combout  & ((\reg_7|saida_pc [3]))) # (!\Mux24~1_combout  & (\reg_6|R_OUT [3])))) # (!Select[1] & (((\Mux24~1_combout ))))

	.dataa(\reg_6|R_OUT [3]),
	.datab(\reg_7|saida_pc [3]),
	.datac(Select[1]),
	.datad(\Mux24~1_combout ),
	.cin(gnd),
	.combout(\Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~2 .lut_mask = 16'hCFA0;
defparam \Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N13
cycloneii_lcell_ff \reg_1|R_OUT[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux24~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|R_OUT [3]));

// Location: LCFF_X33_Y24_N15
cycloneii_lcell_ff \reg_0|R_OUT[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux24~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|R_OUT [3]));

// Location: LCCOMB_X33_Y24_N14
cycloneii_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = (Select[1] & (Select[0])) # (!Select[1] & ((Select[0] & ((\reg_1|R_OUT [3]))) # (!Select[0] & (\reg_0|R_OUT [3]))))

	.dataa(Select[1]),
	.datab(Select[0]),
	.datac(\reg_0|R_OUT [3]),
	.datad(\reg_1|R_OUT [3]),
	.cin(gnd),
	.combout(\Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~3 .lut_mask = 16'hDC98;
defparam \Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneii_lcell_comb \alu|Add0~4 (
// Equation(s):
// \alu|Add0~4_combout  = \Mux24~combout  $ (((\Tstep_Q.T4~regout  & \Decoder5~0_combout )))

	.dataa(\Tstep_Q.T4~regout ),
	.datab(\Mux24~combout ),
	.datac(vcc),
	.datad(\Decoder5~0_combout ),
	.cin(gnd),
	.combout(\alu|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~4 .lut_mask = 16'h66CC;
defparam \alu|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cycloneii_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\regG|R_OUT [4] & !Select[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\regG|R_OUT [4]),
	.datad(Select[0]),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'h00F0;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N1
cycloneii_lcell_ff \reg_2|R_OUT[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux23~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|R_OUT [4]));

// Location: LCFF_X33_Y24_N17
cycloneii_lcell_ff \reg_1|R_OUT[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux23~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|R_OUT [4]));

// Location: LCFF_X33_Y24_N19
cycloneii_lcell_ff \reg_0|R_OUT[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux23~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|R_OUT [4]));

// Location: LCCOMB_X33_Y24_N18
cycloneii_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = (Select[0] & ((\reg_1|R_OUT [4]) # ((Select[1])))) # (!Select[0] & (((\reg_0|R_OUT [4] & !Select[1]))))

	.dataa(\reg_1|R_OUT [4]),
	.datab(Select[0]),
	.datac(\reg_0|R_OUT [4]),
	.datad(Select[1]),
	.cin(gnd),
	.combout(\Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~3 .lut_mask = 16'hCCB8;
defparam \Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N27
cycloneii_lcell_ff \reg_3|R_OUT[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux23~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|R_OUT [4]));

// Location: LCCOMB_X34_Y24_N26
cycloneii_lcell_comb \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = (Select[1] & ((\Mux23~3_combout  & (\reg_3|R_OUT [4])) # (!\Mux23~3_combout  & ((\reg_2|R_OUT [4]))))) # (!Select[1] & (\Mux23~3_combout ))

	.dataa(Select[1]),
	.datab(\Mux23~3_combout ),
	.datac(\reg_3|R_OUT [4]),
	.datad(\reg_2|R_OUT [4]),
	.cin(gnd),
	.combout(\Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~4 .lut_mask = 16'hE6C4;
defparam \Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N31
cycloneii_lcell_ff \A|R_OUT[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux23~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|R_OUT [4]));

// Location: LCCOMB_X31_Y26_N30
cycloneii_lcell_comb \alu|Res~4 (
// Equation(s):
// \alu|Res~4_combout  = (\Mux23~combout  & \A|R_OUT [4])

	.dataa(vcc),
	.datab(\Mux23~combout ),
	.datac(\A|R_OUT [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Res~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Res~4 .lut_mask = 16'hC0C0;
defparam \alu|Res~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneii_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (!Select[0] & \regG|R_OUT [5])

	.dataa(vcc),
	.datab(Select[0]),
	.datac(vcc),
	.datad(\regG|R_OUT [5]),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'h3300;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneii_lcell_comb \alu|Add0~6 (
// Equation(s):
// \alu|Add0~6_combout  = \Mux22~combout  $ (((\Tstep_Q.T4~regout  & \Decoder5~0_combout )))

	.dataa(\Tstep_Q.T4~regout ),
	.datab(\Mux22~combout ),
	.datac(vcc),
	.datad(\Decoder5~0_combout ),
	.cin(gnd),
	.combout(\alu|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~6 .lut_mask = 16'h66CC;
defparam \alu|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cycloneii_lcell_comb \alu|Res~5 (
// Equation(s):
// \alu|Res~5_combout  = (\Mux22~combout  & \A|R_OUT [5])

	.dataa(\Mux22~combout ),
	.datab(vcc),
	.datac(\A|R_OUT [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Res~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Res~5 .lut_mask = 16'hA0A0;
defparam \alu|Res~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N21
cycloneii_lcell_ff \reg_6|R_OUT[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Mux21~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|R_OUT [6]));

// Location: LCFF_X34_Y25_N19
cycloneii_lcell_ff \reg_5|R_OUT[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux21~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|R_OUT [6]));

// Location: LCFF_X34_Y25_N13
cycloneii_lcell_ff \reg_4|R_OUT[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_4|R_OUT[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|R_OUT [6]));

// Location: LCCOMB_X34_Y25_N18
cycloneii_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = (Select[1] & (Select[0])) # (!Select[1] & ((Select[0] & (\reg_5|R_OUT [6])) # (!Select[0] & ((\reg_4|R_OUT [6])))))

	.dataa(Select[1]),
	.datab(Select[0]),
	.datac(\reg_5|R_OUT [6]),
	.datad(\reg_4|R_OUT [6]),
	.cin(gnd),
	.combout(\Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~1 .lut_mask = 16'hD9C8;
defparam \Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneii_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = (\Mux21~1_combout  & ((\reg_7|saida_pc [6]) # ((!Select[1])))) # (!\Mux21~1_combout  & (((\reg_6|R_OUT [6] & Select[1]))))

	.dataa(\reg_7|saida_pc [6]),
	.datab(\reg_6|R_OUT [6]),
	.datac(\Mux21~1_combout ),
	.datad(Select[1]),
	.cin(gnd),
	.combout(\Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~2 .lut_mask = 16'hACF0;
defparam \Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N25
cycloneii_lcell_ff \reg_2|R_OUT[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux21~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|R_OUT [6]));

// Location: LCFF_X33_Y24_N25
cycloneii_lcell_ff \reg_1|R_OUT[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux21~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|R_OUT [6]));

// Location: LCFF_X33_Y24_N11
cycloneii_lcell_ff \reg_0|R_OUT[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_0|R_OUT[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|R_OUT [6]));

// Location: LCCOMB_X33_Y24_N24
cycloneii_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = (Select[1] & (Select[0])) # (!Select[1] & ((Select[0] & (\reg_1|R_OUT [6])) # (!Select[0] & ((\reg_0|R_OUT [6])))))

	.dataa(Select[1]),
	.datab(Select[0]),
	.datac(\reg_1|R_OUT [6]),
	.datad(\reg_0|R_OUT [6]),
	.cin(gnd),
	.combout(\Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~3 .lut_mask = 16'hD9C8;
defparam \Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N19
cycloneii_lcell_ff \reg_3|R_OUT[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux21~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|R_OUT [6]));

// Location: LCCOMB_X32_Y24_N24
cycloneii_lcell_comb \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = (Select[1] & ((\Mux21~3_combout  & (\reg_3|R_OUT [6])) # (!\Mux21~3_combout  & ((\reg_2|R_OUT [6]))))) # (!Select[1] & (((\Mux21~3_combout ))))

	.dataa(Select[1]),
	.datab(\reg_3|R_OUT [6]),
	.datac(\reg_2|R_OUT [6]),
	.datad(\Mux21~3_combout ),
	.cin(gnd),
	.combout(\Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~4 .lut_mask = 16'hDDA0;
defparam \Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneii_lcell_comb \Mux21~5 (
// Equation(s):
// \Mux21~5_combout  = (\Mux27~6_combout  & (!Select[3] & ((\Mux21~2_combout )))) # (!\Mux27~6_combout  & ((Select[3]) # ((\Mux21~4_combout ))))

	.dataa(\Mux27~6_combout ),
	.datab(Select[3]),
	.datac(\Mux21~4_combout ),
	.datad(\Mux21~2_combout ),
	.cin(gnd),
	.combout(\Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~5 .lut_mask = 16'h7654;
defparam \Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N1
cycloneii_lcell_ff \reg_6|R_OUT[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Mux20~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|R_OUT [7]));

// Location: LCFF_X30_Y26_N25
cycloneii_lcell_ff \reg_5|R_OUT[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux20~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|R_OUT [7]));

// Location: LCFF_X30_Y26_N3
cycloneii_lcell_ff \reg_4|R_OUT[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_4|R_OUT[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|R_OUT [7]));

// Location: LCCOMB_X30_Y26_N24
cycloneii_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = (Select[0] & ((Select[1]) # ((\reg_5|R_OUT [7])))) # (!Select[0] & (!Select[1] & ((\reg_4|R_OUT [7]))))

	.dataa(Select[0]),
	.datab(Select[1]),
	.datac(\reg_5|R_OUT [7]),
	.datad(\reg_4|R_OUT [7]),
	.cin(gnd),
	.combout(\Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~1 .lut_mask = 16'hB9A8;
defparam \Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneii_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = (Select[1] & ((\Mux20~1_combout  & ((\reg_7|saida_pc [7]))) # (!\Mux20~1_combout  & (\reg_6|R_OUT [7])))) # (!Select[1] & (((\Mux20~1_combout ))))

	.dataa(\reg_6|R_OUT [7]),
	.datab(Select[1]),
	.datac(\Mux20~1_combout ),
	.datad(\reg_7|saida_pc [7]),
	.cin(gnd),
	.combout(\Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~2 .lut_mask = 16'hF838;
defparam \Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N13
cycloneii_lcell_ff \reg_2|R_OUT[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux20~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|R_OUT [7]));

// Location: LCFF_X33_Y24_N21
cycloneii_lcell_ff \reg_1|R_OUT[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux20~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|R_OUT [7]));

// Location: LCFF_X33_Y24_N7
cycloneii_lcell_ff \reg_0|R_OUT[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux20~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|R_OUT [7]));

// Location: LCCOMB_X33_Y24_N20
cycloneii_lcell_comb \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = (Select[1] & (Select[0])) # (!Select[1] & ((Select[0] & (\reg_1|R_OUT [7])) # (!Select[0] & ((\reg_0|R_OUT [7])))))

	.dataa(Select[1]),
	.datab(Select[0]),
	.datac(\reg_1|R_OUT [7]),
	.datad(\reg_0|R_OUT [7]),
	.cin(gnd),
	.combout(\Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~3 .lut_mask = 16'hD9C8;
defparam \Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N21
cycloneii_lcell_ff \reg_3|R_OUT[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux20~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|R_OUT [7]));

// Location: LCCOMB_X32_Y24_N12
cycloneii_lcell_comb \Mux20~4 (
// Equation(s):
// \Mux20~4_combout  = (Select[1] & ((\Mux20~3_combout  & (\reg_3|R_OUT [7])) # (!\Mux20~3_combout  & ((\reg_2|R_OUT [7]))))) # (!Select[1] & (((\Mux20~3_combout ))))

	.dataa(Select[1]),
	.datab(\reg_3|R_OUT [7]),
	.datac(\reg_2|R_OUT [7]),
	.datad(\Mux20~3_combout ),
	.cin(gnd),
	.combout(\Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~4 .lut_mask = 16'hDDA0;
defparam \Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneii_lcell_comb \Mux20~5 (
// Equation(s):
// \Mux20~5_combout  = (\Mux27~6_combout  & (((\Mux20~2_combout  & !Select[3])))) # (!\Mux27~6_combout  & ((\Mux20~4_combout ) # ((Select[3]))))

	.dataa(\Mux20~4_combout ),
	.datab(\Mux20~2_combout ),
	.datac(\Mux27~6_combout ),
	.datad(Select[3]),
	.cin(gnd),
	.combout(\Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~5 .lut_mask = 16'h0FCA;
defparam \Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneii_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (!Select[0] & \regG|R_OUT [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(Select[0]),
	.datad(\regG|R_OUT [8]),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'h0F00;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N1
cycloneii_lcell_ff \reg_1|R_OUT[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux19~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|R_OUT [8]));

// Location: LCFF_X30_Y24_N1
cycloneii_lcell_ff \reg_2|R_OUT[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux19~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|R_OUT [8]));

// Location: LCFF_X30_Y24_N11
cycloneii_lcell_ff \reg_0|R_OUT[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux19~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|R_OUT [8]));

// Location: LCCOMB_X30_Y24_N0
cycloneii_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = (Select[1] & (((\reg_2|R_OUT [8]) # (Select[0])))) # (!Select[1] & (\reg_0|R_OUT [8] & ((!Select[0]))))

	.dataa(\reg_0|R_OUT [8]),
	.datab(Select[1]),
	.datac(\reg_2|R_OUT [8]),
	.datad(Select[0]),
	.cin(gnd),
	.combout(\Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~3 .lut_mask = 16'hCCE2;
defparam \Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N19
cycloneii_lcell_ff \reg_3|R_OUT[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux19~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|R_OUT [8]));

// Location: LCCOMB_X31_Y24_N0
cycloneii_lcell_comb \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = (\Mux19~3_combout  & (((\reg_3|R_OUT [8])) # (!Select[0]))) # (!\Mux19~3_combout  & (Select[0] & (\reg_1|R_OUT [8])))

	.dataa(\Mux19~3_combout ),
	.datab(Select[0]),
	.datac(\reg_1|R_OUT [8]),
	.datad(\reg_3|R_OUT [8]),
	.cin(gnd),
	.combout(\Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~4 .lut_mask = 16'hEA62;
defparam \Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N13
cycloneii_lcell_ff \A|R_OUT[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux19~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|R_OUT [8]));

// Location: LCCOMB_X33_Y25_N12
cycloneii_lcell_comb \alu|Res~8 (
// Equation(s):
// \alu|Res~8_combout  = (\Mux19~combout  & \A|R_OUT [8])

	.dataa(\Mux19~combout ),
	.datab(vcc),
	.datac(\A|R_OUT [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Res~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Res~8 .lut_mask = 16'hA0A0;
defparam \alu|Res~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cycloneii_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (!Select[0] & \regG|R_OUT [9])

	.dataa(vcc),
	.datab(Select[0]),
	.datac(\regG|R_OUT [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'h3030;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N23
cycloneii_lcell_ff \reg_6|R_OUT[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Mux18~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|R_OUT [9]));

// Location: LCFF_X30_Y26_N1
cycloneii_lcell_ff \reg_5|R_OUT[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux18~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|R_OUT [9]));

// Location: LCFF_X30_Y26_N19
cycloneii_lcell_ff \reg_4|R_OUT[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux18~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|R_OUT [9]));

// Location: LCCOMB_X30_Y26_N18
cycloneii_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (Select[0] & ((Select[1]) # ((\reg_5|R_OUT [9])))) # (!Select[0] & (!Select[1] & (\reg_4|R_OUT [9])))

	.dataa(Select[0]),
	.datab(Select[1]),
	.datac(\reg_4|R_OUT [9]),
	.datad(\reg_5|R_OUT [9]),
	.cin(gnd),
	.combout(\Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = 16'hBA98;
defparam \Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneii_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = (Select[1] & ((\Mux18~1_combout  & ((\reg_7|saida_pc [9]))) # (!\Mux18~1_combout  & (\reg_6|R_OUT [9])))) # (!Select[1] & (((\Mux18~1_combout ))))

	.dataa(Select[1]),
	.datab(\reg_6|R_OUT [9]),
	.datac(\reg_7|saida_pc [9]),
	.datad(\Mux18~1_combout ),
	.cin(gnd),
	.combout(\Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~2 .lut_mask = 16'hF588;
defparam \Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N17
cycloneii_lcell_ff \A|R_OUT[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux18~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|R_OUT [9]));

// Location: LCCOMB_X33_Y25_N16
cycloneii_lcell_comb \alu|Res~9 (
// Equation(s):
// \alu|Res~9_combout  = (\Mux18~combout  & \A|R_OUT [9])

	.dataa(\Mux18~combout ),
	.datab(vcc),
	.datac(\A|R_OUT [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Res~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Res~9 .lut_mask = 16'hA0A0;
defparam \alu|Res~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N7
cycloneii_lcell_ff \reg_4|R_OUT[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux17~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|R_OUT [10]));

// Location: LCCOMB_X33_Y25_N26
cycloneii_lcell_comb \alu|Add0~11 (
// Equation(s):
// \alu|Add0~11_combout  = \Mux17~combout  $ (((\Tstep_Q.T4~regout  & \Decoder5~0_combout )))

	.dataa(vcc),
	.datab(\Tstep_Q.T4~regout ),
	.datac(\Mux17~combout ),
	.datad(\Decoder5~0_combout ),
	.cin(gnd),
	.combout(\alu|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~11 .lut_mask = 16'h3CF0;
defparam \alu|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneii_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (!Select[0] & \regG|R_OUT [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(Select[0]),
	.datad(\regG|R_OUT [11]),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'h0F00;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N21
cycloneii_lcell_ff \reg_1|R_OUT[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux16~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|R_OUT [11]));

// Location: LCFF_X30_Y24_N21
cycloneii_lcell_ff \reg_2|R_OUT[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux16~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|R_OUT [11]));

// Location: LCFF_X30_Y24_N31
cycloneii_lcell_ff \reg_0|R_OUT[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_0|R_OUT[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|R_OUT [11]));

// Location: LCCOMB_X30_Y24_N20
cycloneii_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = (Select[0] & (Select[1])) # (!Select[0] & ((Select[1] & (\reg_2|R_OUT [11])) # (!Select[1] & ((\reg_0|R_OUT [11])))))

	.dataa(Select[0]),
	.datab(Select[1]),
	.datac(\reg_2|R_OUT [11]),
	.datad(\reg_0|R_OUT [11]),
	.cin(gnd),
	.combout(\Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~3 .lut_mask = 16'hD9C8;
defparam \Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N7
cycloneii_lcell_ff \reg_3|R_OUT[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux16~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|R_OUT [11]));

// Location: LCCOMB_X31_Y24_N20
cycloneii_lcell_comb \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = (\Mux16~3_combout  & (((\reg_3|R_OUT [11])) # (!Select[0]))) # (!\Mux16~3_combout  & (Select[0] & (\reg_1|R_OUT [11])))

	.dataa(\Mux16~3_combout ),
	.datab(Select[0]),
	.datac(\reg_1|R_OUT [11]),
	.datad(\reg_3|R_OUT [11]),
	.cin(gnd),
	.combout(\Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~4 .lut_mask = 16'hEA62;
defparam \Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N7
cycloneii_lcell_ff \A|R_OUT[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux16~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|R_OUT [11]));

// Location: LCCOMB_X33_Y25_N6
cycloneii_lcell_comb \alu|Res~11 (
// Equation(s):
// \alu|Res~11_combout  = (\Mux16~combout  & \A|R_OUT [11])

	.dataa(vcc),
	.datab(\Mux16~combout ),
	.datac(\A|R_OUT [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Res~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Res~11 .lut_mask = 16'hC0C0;
defparam \alu|Res~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneii_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\regG|R_OUT [12] & !Select[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\regG|R_OUT [12]),
	.datad(Select[0]),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'h00F0;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N5
cycloneii_lcell_ff \reg_6|R_OUT[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Mux15~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|R_OUT [12]));

// Location: LCFF_X31_Y25_N15
cycloneii_lcell_ff \reg_5|R_OUT[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux15~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|R_OUT [12]));

// Location: LCFF_X34_Y25_N23
cycloneii_lcell_ff \reg_4|R_OUT[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux15~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|R_OUT [12]));

// Location: LCCOMB_X31_Y25_N14
cycloneii_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (Select[1] & (((Select[0])))) # (!Select[1] & ((Select[0] & ((\reg_5|R_OUT [12]))) # (!Select[0] & (\reg_4|R_OUT [12]))))

	.dataa(Select[1]),
	.datab(\reg_4|R_OUT [12]),
	.datac(\reg_5|R_OUT [12]),
	.datad(Select[0]),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hFA44;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneii_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (Select[1] & ((\Mux15~1_combout  & ((\reg_7|saida_pc [12]))) # (!\Mux15~1_combout  & (\reg_6|R_OUT [12])))) # (!Select[1] & (\Mux15~1_combout ))

	.dataa(Select[1]),
	.datab(\Mux15~1_combout ),
	.datac(\reg_6|R_OUT [12]),
	.datad(\reg_7|saida_pc [12]),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'hEC64;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N11
cycloneii_lcell_ff \A|R_OUT[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux15~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|R_OUT [12]));

// Location: LCCOMB_X33_Y25_N10
cycloneii_lcell_comb \alu|Res~12 (
// Equation(s):
// \alu|Res~12_combout  = (\Mux15~combout  & \A|R_OUT [12])

	.dataa(vcc),
	.datab(\Mux15~combout ),
	.datac(\A|R_OUT [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Res~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Res~12 .lut_mask = 16'hC0C0;
defparam \alu|Res~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N13
cycloneii_lcell_ff \reg_5|R_OUT[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux14~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|R_OUT [13]));

// Location: LCFF_X30_Y26_N15
cycloneii_lcell_ff \reg_4|R_OUT[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux14~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|R_OUT [13]));

// Location: LCCOMB_X30_Y26_N14
cycloneii_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (Select[0] & ((\reg_5|R_OUT [13]) # ((Select[1])))) # (!Select[0] & (((\reg_4|R_OUT [13] & !Select[1]))))

	.dataa(\reg_5|R_OUT [13]),
	.datab(Select[0]),
	.datac(\reg_4|R_OUT [13]),
	.datad(Select[1]),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hCCB8;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N13
cycloneii_lcell_ff \reg_1|R_OUT[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux14~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|R_OUT [13]));

// Location: LCFF_X30_Y24_N13
cycloneii_lcell_ff \reg_2|R_OUT[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux14~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|R_OUT [13]));

// Location: LCFF_X30_Y24_N7
cycloneii_lcell_ff \reg_0|R_OUT[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux14~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|R_OUT [13]));

// Location: LCCOMB_X30_Y24_N12
cycloneii_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = (Select[1] & (((\reg_2|R_OUT [13]) # (Select[0])))) # (!Select[1] & (\reg_0|R_OUT [13] & ((!Select[0]))))

	.dataa(\reg_0|R_OUT [13]),
	.datab(Select[1]),
	.datac(\reg_2|R_OUT [13]),
	.datad(Select[0]),
	.cin(gnd),
	.combout(\Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = 16'hCCE2;
defparam \Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N15
cycloneii_lcell_ff \reg_3|R_OUT[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux14~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|R_OUT [13]));

// Location: LCCOMB_X31_Y24_N12
cycloneii_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = (\Mux14~3_combout  & ((\reg_3|R_OUT [13]) # ((!Select[0])))) # (!\Mux14~3_combout  & (((\reg_1|R_OUT [13] & Select[0]))))

	.dataa(\Mux14~3_combout ),
	.datab(\reg_3|R_OUT [13]),
	.datac(\reg_1|R_OUT [13]),
	.datad(Select[0]),
	.cin(gnd),
	.combout(\Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~4 .lut_mask = 16'hD8AA;
defparam \Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneii_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (!Select[0] & \regG|R_OUT [14])

	.dataa(Select[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\regG|R_OUT [14]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'h5500;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N9
cycloneii_lcell_ff \reg_1|R_OUT[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux13~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|R_OUT [14]));

// Location: LCFF_X30_Y24_N9
cycloneii_lcell_ff \reg_2|R_OUT[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux13~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|R_OUT [14]));

// Location: LCFF_X30_Y24_N3
cycloneii_lcell_ff \reg_0|R_OUT[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Mux13~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|R_OUT [14]));

// Location: LCCOMB_X30_Y24_N8
cycloneii_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = (Select[0] & (Select[1])) # (!Select[0] & ((Select[1] & (\reg_2|R_OUT [14])) # (!Select[1] & ((\reg_0|R_OUT [14])))))

	.dataa(Select[0]),
	.datab(Select[1]),
	.datac(\reg_2|R_OUT [14]),
	.datad(\reg_0|R_OUT [14]),
	.cin(gnd),
	.combout(\Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~3 .lut_mask = 16'hD9C8;
defparam \Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N3
cycloneii_lcell_ff \reg_3|R_OUT[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_3|R_OUT[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|R_OUT [14]));

// Location: LCCOMB_X31_Y24_N8
cycloneii_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = (\Mux13~3_combout  & (((\reg_3|R_OUT [14])) # (!Select[0]))) # (!\Mux13~3_combout  & (Select[0] & (\reg_1|R_OUT [14])))

	.dataa(\Mux13~3_combout ),
	.datab(Select[0]),
	.datac(\reg_1|R_OUT [14]),
	.datad(\reg_3|R_OUT [14]),
	.cin(gnd),
	.combout(\Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~4 .lut_mask = 16'hEA62;
defparam \Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N0
cycloneii_lcell_comb \alu|Add0~15 (
// Equation(s):
// \alu|Add0~15_combout  = \Mux13~combout  $ (((\Decoder5~0_combout  & \Tstep_Q.T4~regout )))

	.dataa(\Mux13~combout ),
	.datab(\Decoder5~0_combout ),
	.datac(vcc),
	.datad(\Tstep_Q.T4~regout ),
	.cin(gnd),
	.combout(\alu|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~15 .lut_mask = 16'h66AA;
defparam \alu|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N3
cycloneii_lcell_ff \A|R_OUT[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux13~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|R_OUT [14]));

// Location: LCCOMB_X33_Y25_N2
cycloneii_lcell_comb \alu|Res~14 (
// Equation(s):
// \alu|Res~14_combout  = (\Mux13~combout  & \A|R_OUT [14])

	.dataa(\Mux13~combout ),
	.datab(vcc),
	.datac(\A|R_OUT [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Res~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Res~14 .lut_mask = 16'hA0A0;
defparam \alu|Res~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneii_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\regG|R_OUT [15] & !Select[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\regG|R_OUT [15]),
	.datad(Select[0]),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'h00F0;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N5
cycloneii_lcell_ff \reg_2|R_OUT[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux12~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|R_OUT [15]));

// Location: LCFF_X30_Y24_N15
cycloneii_lcell_ff \reg_0|R_OUT[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux12~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|R_OUT [15]));

// Location: LCCOMB_X30_Y24_N14
cycloneii_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = (Select[1] & ((\reg_2|R_OUT [15]) # ((Select[0])))) # (!Select[1] & (((\reg_0|R_OUT [15] & !Select[0]))))

	.dataa(Select[1]),
	.datab(\reg_2|R_OUT [15]),
	.datac(\reg_0|R_OUT [15]),
	.datad(Select[0]),
	.cin(gnd),
	.combout(\Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~3 .lut_mask = 16'hAAD8;
defparam \Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N4
cycloneii_lcell_comb \alu|Add0~16 (
// Equation(s):
// \alu|Add0~16_combout  = \Mux12~combout  $ (((\Decoder5~0_combout  & \Tstep_Q.T4~regout )))

	.dataa(\Mux12~combout ),
	.datab(\Decoder5~0_combout ),
	.datac(vcc),
	.datad(\Tstep_Q.T4~regout ),
	.cin(gnd),
	.combout(\alu|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~16 .lut_mask = 16'h66AA;
defparam \alu|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N23
cycloneii_lcell_ff \A|R_OUT[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux12~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|R_OUT [15]));

// Location: LCCOMB_X33_Y25_N22
cycloneii_lcell_comb \alu|Res~15 (
// Equation(s):
// \alu|Res~15_combout  = (\Mux12~combout  & \A|R_OUT [15])

	.dataa(\Mux12~combout ),
	.datab(vcc),
	.datac(\A|R_OUT [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Res~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Res~15 .lut_mask = 16'hA0A0;
defparam \alu|Res~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N13
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]));

// Location: LCFF_X24_Y23_N11
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X24_Y24_N2
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hB8B8;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneii_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = ((\regIR|R_OUT [13] & (\regIR|R_OUT [15] & \regG|R_OUT [0]))) # (!\regIR|R_OUT [14])

	.dataa(\regIR|R_OUT [13]),
	.datab(\regIR|R_OUT [15]),
	.datac(\regG|R_OUT [0]),
	.datad(\regIR|R_OUT [14]),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'h80FF;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneii_lcell_comb \Selector5~5 (
// Equation(s):
// \Selector5~5_combout  = (\regIR|R_OUT [13] & (\Tstep_Q.T3~regout  & (\regIR|R_OUT [15] $ (!\regIR|R_OUT [14]))))

	.dataa(\regIR|R_OUT [13]),
	.datab(\regIR|R_OUT [15]),
	.datac(\regIR|R_OUT [14]),
	.datad(\Tstep_Q.T3~regout ),
	.cin(gnd),
	.combout(\Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~5 .lut_mask = 16'h8200;
defparam \Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cycloneii_lcell_comb \Selector5~6 (
// Equation(s):
// \Selector5~6_combout  = (\Tstep_Q.T0~regout  & !\Selector5~5_combout )

	.dataa(vcc),
	.datab(\Tstep_Q.T0~regout ),
	.datac(vcc),
	.datad(\Selector5~5_combout ),
	.cin(gnd),
	.combout(\Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~6 .lut_mask = 16'h00CC;
defparam \Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N23
cycloneii_lcell_ff \regIR|R_OUT[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memInstr|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regIR|R_OUT [0]));

// Location: LCCOMB_X37_Y26_N22
cycloneii_lcell_comb \Selector5~8 (
// Equation(s):
// \Selector5~8_combout  = (\Selector5~3_combout  & ((\regIR|R_OUT [15]) # ((!\regIR|R_OUT [12] & \Selector5~4_combout )))) # (!\Selector5~3_combout  & (((!\regIR|R_OUT [12] & \Selector5~4_combout ))))

	.dataa(\Selector5~3_combout ),
	.datab(\regIR|R_OUT [15]),
	.datac(\regIR|R_OUT [12]),
	.datad(\Selector5~4_combout ),
	.cin(gnd),
	.combout(\Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~8 .lut_mask = 16'h8F88;
defparam \Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneii_lcell_comb \Selector5~9 (
// Equation(s):
// \Selector5~9_combout  = (\Selector5~7_combout ) # ((\Selector5~8_combout  & ((\regIR|R_OUT [0]))) # (!\Selector5~8_combout  & (\regIR|R_OUT [9])))

	.dataa(\Selector5~8_combout ),
	.datab(\regIR|R_OUT [9]),
	.datac(\regIR|R_OUT [0]),
	.datad(\Selector5~7_combout ),
	.cin(gnd),
	.combout(\Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~9 .lut_mask = 16'hFFE4;
defparam \Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cycloneii_lcell_comb \Selector5~10 (
// Equation(s):
// \Selector5~10_combout  = ((\regIR|R_OUT [15]) # ((\regIR|R_OUT [14]) # (!\Tstep_Q.T3~regout ))) # (!\regIR|R_OUT [13])

	.dataa(\regIR|R_OUT [13]),
	.datab(\regIR|R_OUT [15]),
	.datac(\regIR|R_OUT [14]),
	.datad(\Tstep_Q.T3~regout ),
	.cin(gnd),
	.combout(\Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~10 .lut_mask = 16'hFDFF;
defparam \Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneii_lcell_comb \Selector5~11 (
// Equation(s):
// \Selector5~11_combout  = (\Tstep_Q.T5~regout  & (((\Selector5~1_combout )))) # (!\Tstep_Q.T5~regout  & (\Selector5~9_combout  & (\Selector5~10_combout )))

	.dataa(\Tstep_Q.T5~regout ),
	.datab(\Selector5~9_combout ),
	.datac(\Selector5~10_combout ),
	.datad(\Selector5~1_combout ),
	.cin(gnd),
	.combout(\Selector5~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~11 .lut_mask = 16'hEA40;
defparam \Selector5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N17
cycloneii_lcell_ff \regIR|R_OUT[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memInstr|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regIR|R_OUT [2]));

// Location: LCCOMB_X37_Y26_N16
cycloneii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\Selector5~0_combout  & (!\regIR|R_OUT [12] & (\regIR|R_OUT [2] & !\Decoder4~0_combout )))

	.dataa(\Selector5~0_combout ),
	.datab(\regIR|R_OUT [12]),
	.datac(\regIR|R_OUT [2]),
	.datad(\Decoder4~0_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h0020;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cycloneii_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\regIR|R_OUT [11] & (!\regIR|R_OUT [14] & \Tstep_Q.T4~regout ))

	.dataa(\regIR|R_OUT [11]),
	.datab(vcc),
	.datac(\regIR|R_OUT [14]),
	.datad(\Tstep_Q.T4~regout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h0A00;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N20
cycloneii_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (\Decoder4~0_combout  & ((\Selector0~1_combout ) # ((\regG|R_OUT [2] & \Tstep_Q.T5~regout ))))

	.dataa(\regG|R_OUT [2]),
	.datab(\Decoder4~0_combout ),
	.datac(\Tstep_Q.T5~regout ),
	.datad(\Selector0~1_combout ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'hCC80;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N14
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\regIR|R_OUT [14] & (\regIR|R_OUT [15] & ((\regIR|R_OUT [13])))) # (!\regIR|R_OUT [14] & (!\regIR|R_OUT [15] & ((\regIR|R_OUT [12]) # (\regIR|R_OUT [13]))))

	.dataa(\regIR|R_OUT [14]),
	.datab(\regIR|R_OUT [15]),
	.datac(\regIR|R_OUT [12]),
	.datad(\regIR|R_OUT [13]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'h9910;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N24
cycloneii_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\Mux6~0_combout  & (((\regIR|R_OUT [14])))) # (!\Mux6~0_combout  & ((\regIR|R_OUT [14] & (\regIR|R_OUT [11])) # (!\regIR|R_OUT [14] & ((\regIR|R_OUT [2])))))

	.dataa(\regIR|R_OUT [11]),
	.datab(\Mux6~0_combout ),
	.datac(\regIR|R_OUT [14]),
	.datad(\regIR|R_OUT [2]),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hE3E0;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N2
cycloneii_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = ((\Mux6~1_combout  & \Tstep_Q.T3~regout )) # (!\Tstep_Q.T0~regout )

	.dataa(vcc),
	.datab(\Tstep_Q.T0~regout ),
	.datac(\Mux6~1_combout ),
	.datad(\Tstep_Q.T3~regout ),
	.cin(gnd),
	.combout(\Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~3 .lut_mask = 16'hF333;
defparam \Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N28
cycloneii_lcell_comb \Selector0~4 (
// Equation(s):
// \Selector0~4_combout  = (\Selector0~0_combout ) # ((\Selector0~3_combout ) # (\Selector0~2_combout ))

	.dataa(\Selector0~0_combout ),
	.datab(\Selector0~3_combout ),
	.datac(\Selector0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~4 .lut_mask = 16'hFEFE;
defparam \Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N17
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X24_Y23_N2
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'hFFFE;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h00A3;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneii_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\Tstep_Q.T5~regout ) # ((!\Run~combout  & !\Tstep_Q.T0~regout ))

	.dataa(\Tstep_Q.T5~regout ),
	.datab(\Run~combout ),
	.datac(\Tstep_Q.T0~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hABAB;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 (
	.dataa(vcc),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 .lut_mask = 16'h3CF0;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N7
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X24_Y23_N16
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h2A00;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h20A0;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
cycloneii_lcell_comb \Selector2~5 (
// Equation(s):
// \Selector2~5_combout  = (!\Selector5~2_combout  & ((\Selector5~5_combout ) # (!\Tstep_Q.T0~regout )))

	.dataa(\Tstep_Q.T0~regout ),
	.datab(\Selector5~5_combout ),
	.datac(\Selector5~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~5 .lut_mask = 16'h0D0D;
defparam \Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h0700;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]));

// Location: LCFF_X23_Y24_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ));

// Location: LCCOMB_X23_Y24_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'h12DE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hF7F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .lut_mask = 16'h580A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'h7430;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]));

// Location: LCCOMB_X22_Y23_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N26
cycloneii_lcell_comb \reg_0|R_OUT[2]~feeder (
// Equation(s):
// \reg_0|R_OUT[2]~feeder_combout  = \Mux25~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux25~combout ),
	.cin(gnd),
	.combout(\reg_0|R_OUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|R_OUT[2]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|R_OUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneii_lcell_comb \reg_4|R_OUT[6]~feeder (
// Equation(s):
// \reg_4|R_OUT[6]~feeder_combout  = \Mux21~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux21~combout ),
	.cin(gnd),
	.combout(\reg_4|R_OUT[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|R_OUT[6]~feeder .lut_mask = 16'hFF00;
defparam \reg_4|R_OUT[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cycloneii_lcell_comb \reg_0|R_OUT[6]~feeder (
// Equation(s):
// \reg_0|R_OUT[6]~feeder_combout  = \Mux21~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux21~combout ),
	.cin(gnd),
	.combout(\reg_0|R_OUT[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|R_OUT[6]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|R_OUT[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cycloneii_lcell_comb \reg_4|R_OUT[7]~feeder (
// Equation(s):
// \reg_4|R_OUT[7]~feeder_combout  = \Mux20~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux20~combout ),
	.cin(gnd),
	.combout(\reg_4|R_OUT[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|R_OUT[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_4|R_OUT[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cycloneii_lcell_comb \reg_0|R_OUT[11]~feeder (
// Equation(s):
// \reg_0|R_OUT[11]~feeder_combout  = \Mux16~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux16~combout ),
	.cin(gnd),
	.combout(\reg_0|R_OUT[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|R_OUT[11]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|R_OUT[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cycloneii_lcell_comb \reg_3|R_OUT[14]~feeder (
// Equation(s):
// \reg_3|R_OUT[14]~feeder_combout  = \Mux13~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux13~combout ),
	.cin(gnd),
	.combout(\reg_3|R_OUT[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|R_OUT[14]~feeder .lut_mask = 16'hFF00;
defparam \reg_3|R_OUT[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneii_lcell_comb \reg_7|saida_pc[0]~16 (
// Equation(s):
// \reg_7|saida_pc[0]~16_combout  = \reg_7|saida_pc [0] $ (VCC)
// \reg_7|saida_pc[0]~17  = CARRY(\reg_7|saida_pc [0])

	.dataa(vcc),
	.datab(\reg_7|saida_pc [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\reg_7|saida_pc[0]~16_combout ),
	.cout(\reg_7|saida_pc[0]~17 ));
// synopsys translate_off
defparam \reg_7|saida_pc[0]~16 .lut_mask = 16'h33CC;
defparam \reg_7|saida_pc[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneii_lcell_comb \reg_7|saida_pc[1]~19 (
// Equation(s):
// \reg_7|saida_pc[1]~19_combout  = (\reg_7|saida_pc [1] & (!\reg_7|saida_pc[0]~17 )) # (!\reg_7|saida_pc [1] & ((\reg_7|saida_pc[0]~17 ) # (GND)))
// \reg_7|saida_pc[1]~20  = CARRY((!\reg_7|saida_pc[0]~17 ) # (!\reg_7|saida_pc [1]))

	.dataa(vcc),
	.datab(\reg_7|saida_pc [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg_7|saida_pc[0]~17 ),
	.combout(\reg_7|saida_pc[1]~19_combout ),
	.cout(\reg_7|saida_pc[1]~20 ));
// synopsys translate_off
defparam \reg_7|saida_pc[1]~19 .lut_mask = 16'h3C3F;
defparam \reg_7|saida_pc[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y26_N29
cycloneii_lcell_ff \A|R_OUT[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Mux26~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|R_OUT [1]));

// Location: LCFF_X33_Y26_N31
cycloneii_lcell_ff \A|R_OUT[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux27~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|R_OUT [0]));

// Location: LCCOMB_X36_Y26_N24
cycloneii_lcell_comb \Decoder5~0 (
// Equation(s):
// \Decoder5~0_combout  = (\regIR|R_OUT [13] & (!\regIR|R_OUT [15] & \regIR|R_OUT [14]))

	.dataa(\regIR|R_OUT [13]),
	.datab(\regIR|R_OUT [15]),
	.datac(vcc),
	.datad(\regIR|R_OUT [14]),
	.cin(gnd),
	.combout(\Decoder5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder5~0 .lut_mask = 16'h2200;
defparam \Decoder5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneii_lcell_comb \regG|R_OUT[0]~17 (
// Equation(s):
// \regG|R_OUT[0]~17_cout  = CARRY((\Tstep_Q.T4~regout  & \Decoder5~0_combout ))

	.dataa(\Tstep_Q.T4~regout ),
	.datab(\Decoder5~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\regG|R_OUT[0]~17_cout ));
// synopsys translate_off
defparam \regG|R_OUT[0]~17 .lut_mask = 16'h0088;
defparam \regG|R_OUT[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneii_lcell_comb \regG|R_OUT[0]~18 (
// Equation(s):
// \regG|R_OUT[0]~18_combout  = (\alu|Add0~0_combout  & ((\A|R_OUT [0] & (\regG|R_OUT[0]~17_cout  & VCC)) # (!\A|R_OUT [0] & (!\regG|R_OUT[0]~17_cout )))) # (!\alu|Add0~0_combout  & ((\A|R_OUT [0] & (!\regG|R_OUT[0]~17_cout )) # (!\A|R_OUT [0] & 
// ((\regG|R_OUT[0]~17_cout ) # (GND)))))
// \regG|R_OUT[0]~19  = CARRY((\alu|Add0~0_combout  & (!\A|R_OUT [0] & !\regG|R_OUT[0]~17_cout )) # (!\alu|Add0~0_combout  & ((!\regG|R_OUT[0]~17_cout ) # (!\A|R_OUT [0]))))

	.dataa(\alu|Add0~0_combout ),
	.datab(\A|R_OUT [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\regG|R_OUT[0]~17_cout ),
	.combout(\regG|R_OUT[0]~18_combout ),
	.cout(\regG|R_OUT[0]~19 ));
// synopsys translate_off
defparam \regG|R_OUT[0]~18 .lut_mask = 16'h9617;
defparam \regG|R_OUT[0]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneii_lcell_comb \regG|R_OUT[1]~20 (
// Equation(s):
// \regG|R_OUT[1]~20_combout  = ((\alu|Add0~1_combout  $ (\A|R_OUT [1] $ (!\regG|R_OUT[0]~19 )))) # (GND)
// \regG|R_OUT[1]~21  = CARRY((\alu|Add0~1_combout  & ((\A|R_OUT [1]) # (!\regG|R_OUT[0]~19 ))) # (!\alu|Add0~1_combout  & (\A|R_OUT [1] & !\regG|R_OUT[0]~19 )))

	.dataa(\alu|Add0~1_combout ),
	.datab(\A|R_OUT [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\regG|R_OUT[0]~19 ),
	.combout(\regG|R_OUT[1]~20_combout ),
	.cout(\regG|R_OUT[1]~21 ));
// synopsys translate_off
defparam \regG|R_OUT[1]~20 .lut_mask = 16'h698E;
defparam \regG|R_OUT[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N6
cycloneii_lcell_comb \alu|Res~1 (
// Equation(s):
// \alu|Res~1_combout  = (\A|R_OUT [1] & \Mux26~combout )

	.dataa(vcc),
	.datab(\A|R_OUT [1]),
	.datac(\Mux26~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Res~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Res~1 .lut_mask = 16'hC0C0;
defparam \alu|Res~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneii_lcell_comb \reg_7|saida_pc[2]~21 (
// Equation(s):
// \reg_7|saida_pc[2]~21_combout  = (\reg_7|saida_pc [2] & (\reg_7|saida_pc[1]~20  $ (GND))) # (!\reg_7|saida_pc [2] & (!\reg_7|saida_pc[1]~20  & VCC))
// \reg_7|saida_pc[2]~22  = CARRY((\reg_7|saida_pc [2] & !\reg_7|saida_pc[1]~20 ))

	.dataa(vcc),
	.datab(\reg_7|saida_pc [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg_7|saida_pc[1]~20 ),
	.combout(\reg_7|saida_pc[2]~21_combout ),
	.cout(\reg_7|saida_pc[2]~22 ));
// synopsys translate_off
defparam \reg_7|saida_pc[2]~21 .lut_mask = 16'hC30C;
defparam \reg_7|saida_pc[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: JTAG_X1_Y19_N0
cycloneii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X23_Y22_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]));

// Location: LCCOMB_X22_Y22_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hAAA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]));

// Location: LCCOMB_X22_Y22_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]));

// Location: LCCOMB_X22_Y22_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]));

// Location: LCCOMB_X22_Y22_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]));

// Location: LCCOMB_X22_Y23_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]));

// Location: LCCOMB_X23_Y22_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h3C3C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]));

// Location: LCCOMB_X23_Y22_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]));

// Location: LCCOMB_X23_Y22_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h10FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]));

// Location: CLKCTRL_G0
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]));

// Location: LCCOMB_X23_Y22_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h5500;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]));

// Location: LCCOMB_X23_Y22_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hAA88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]));

// Location: LCCOMB_X22_Y22_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]));

// Location: LCCOMB_X22_Y22_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]));

// Location: LCCOMB_X22_Y22_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]));

// Location: LCFF_X20_Y22_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]));

// Location: LCCOMB_X20_Y22_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]));

// Location: LCCOMB_X20_Y22_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]));

// Location: LCCOMB_X20_Y22_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]));

// Location: LCCOMB_X20_Y22_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]));

// Location: LCCOMB_X20_Y22_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]));

// Location: LCFF_X20_Y22_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]));

// Location: LCCOMB_X20_Y22_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]));

// Location: LCCOMB_X20_Y22_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]));

// Location: LCCOMB_X20_Y22_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]));

// Location: LCCOMB_X20_Y22_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hAA88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ));

// Location: LCCOMB_X22_Y22_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hA080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ));

// Location: LCCOMB_X23_Y24_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .lut_mask = 16'hE4E4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.cout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ));
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .lut_mask = 16'h55AA;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 (
	.dataa(vcc),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 ),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12_combout ),
	.cout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13 ));
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 .lut_mask = 16'h3C3F;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13 ),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14_combout ),
	.cout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15 ));
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 .lut_mask = 16'hA50A;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ));

// Location: CLKCTRL_G10
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X24_Y24_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ));

// Location: LCCOMB_X24_Y24_N16
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0080;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N13
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout ),
	.sdata(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X23_Y23_N0
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N0
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ));
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .clock_type = "global clock";
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N26
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N1
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCCOMB_X23_Y24_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(vcc),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .lut_mask = 16'hA808;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]));

// Location: LCCOMB_X24_Y24_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ));

// Location: LCCOMB_X24_Y24_N20
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h00CC;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 16'hE000;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(vcc),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .lut_mask = 16'h5410;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X25_Y24_N31
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X25_Y24_N12
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h5A5F;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N14
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(vcc),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 .lut_mask = 16'h4450;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N29
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X25_Y24_N6
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(vcc),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 16'hA0A0;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N26
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 .lut_mask = 16'h00B8;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N27
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]));

// Location: LCCOMB_X25_Y24_N18
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(vcc),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hC3C3;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 .lut_mask = 16'h4450;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N9
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]));

// Location: LCCOMB_X25_Y24_N20
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0800;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hAA88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]));

// Location: LCCOMB_X25_Y24_N2
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10 .lut_mask = 16'hFF80;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N4
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~10_combout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11 .lut_mask = 16'hFF40;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N17
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14_combout ),
	.sdata(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCFF_X25_Y23_N15
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12_combout ),
	.sdata(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCCOMB_X25_Y23_N18
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15 ),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.cout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 ));
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 .lut_mask = 16'h5A5F;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 ),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18_combout ),
	.cout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19 ));
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 .lut_mask = 16'hA50A;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19 ),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20_combout ),
	.cout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21 ));
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 .lut_mask = 16'h5A5F;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21 ),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22_combout ),
	.cout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23 ));
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 .lut_mask = 16'hA50A;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23 ),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 .lut_mask = 16'h5A5A;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y23_N27
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]));

// Location: LCFF_X25_Y23_N25
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22_combout ),
	.sdata(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]));

// Location: LCFF_X25_Y23_N23
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20_combout ),
	.sdata(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]));

// Location: LCFF_X25_Y23_N21
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18_combout ),
	.sdata(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X25_Y23_N19
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16_combout ),
	.sdata(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCCOMB_X23_Y23_N6
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N7
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCCOMB_X23_Y24_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]));

// Location: LCCOMB_X24_Y24_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ));

// Location: LCCOMB_X24_Y24_N24
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF30;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N25
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCCOMB_X23_Y24_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]));

// Location: LCCOMB_X23_Y24_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h2200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .lut_mask = 16'h7250;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]));

// Location: LCCOMB_X23_Y23_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 16'h0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]));

// Location: LCCOMB_X23_Y23_N10
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N11
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCCOMB_X23_Y24_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]));

// Location: LCCOMB_X23_Y24_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .lut_mask = 16'h7430;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]));

// Location: LCCOMB_X22_Y22_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]));

// Location: LCCOMB_X22_Y22_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ));

// Location: CLKCTRL_G15
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X22_Y23_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.sdata(\~GND~combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]));

// Location: LCCOMB_X20_Y22_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ));

// Location: LCCOMB_X23_Y24_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h3000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]));

// Location: LCCOMB_X22_Y24_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]));

// Location: LCCOMB_X22_Y24_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]));

// Location: LCFF_X22_Y24_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]));

// Location: LCCOMB_X22_Y24_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]));

// Location: LCCOMB_X21_Y22_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]));

// Location: LCCOMB_X21_Y22_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 .lut_mask = 16'h5AAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y22_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]));

// Location: LCCOMB_X21_Y22_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y22_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]));

// Location: LCCOMB_X21_Y22_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 .lut_mask = 16'hA0B3;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]));

// Location: LCCOMB_X21_Y22_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .lut_mask = 16'h0012;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]));

// Location: LCCOMB_X21_Y22_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = 16'hC0EA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'h0400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'h0DF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'hCFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]));

// Location: LCCOMB_X21_Y24_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'hBEAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]));

// Location: LCCOMB_X21_Y24_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'hCF86;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]));

// Location: LCCOMB_X21_Y24_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y24_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]));

// Location: LCFF_X21_Y24_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]));

// Location: LCFF_X21_Y24_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]));

// Location: LCFF_X21_Y24_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]));

// Location: LCCOMB_X22_Y23_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]));

// Location: LCCOMB_X22_Y23_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]));

// Location: LCCOMB_X22_Y23_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]));

// Location: LCCOMB_X21_Y24_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hC30C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hD5C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hDCCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y24_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]));

// Location: LCCOMB_X20_Y24_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y24_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]));

// Location: LCFF_X20_Y24_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]));

// Location: LCCOMB_X20_Y24_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'hA001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y24_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]));

// Location: LCCOMB_X20_Y24_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h1110;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h5444;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .lut_mask = 16'hFCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y24_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]));

// Location: LCFF_X20_Y24_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]));

// Location: LCCOMB_X20_Y24_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hFF01;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hF4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y24_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]));

// Location: LCCOMB_X20_Y24_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hCC0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .lut_mask = 16'h0CCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y24_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]));

// Location: LCCOMB_X20_Y24_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hDCCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y24_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]));

// Location: LCCOMB_X21_Y24_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hE5E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hCC00;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .lut_mask = 16'h0048;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8 .lut_mask = 16'hDCCC;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N27
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]));

// Location: LCCOMB_X24_Y23_N18
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 .lut_mask = 16'hFFBF;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 .lut_mask = 16'h2A00;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N25
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]));

// Location: LCCOMB_X24_Y23_N30
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .lut_mask = 16'h6CCC;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~6_combout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .lut_mask = 16'h4C00;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N23
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]));

// Location: LCCOMB_X24_Y23_N8
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h0100;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h00EC;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .lut_mask = 16'hFECC;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N1
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCCOMB_X24_Y24_N30
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hCCAA;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(vcc),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'h0D04;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h150F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y24_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ));

// Location: LCCOMB_X21_Y24_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hD8F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .lut_mask = 16'h41E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .lut_mask = 16'hF078;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]));

// Location: LCCOMB_X23_Y22_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h004C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]));

// Location: LCCOMB_X23_Y22_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hAEA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hCC50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ));

// Location: LCCOMB_X24_Y24_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ));

// Location: LCCOMB_X24_Y24_N22
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0080;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X33_Y26_N19
cycloneii_lcell_ff \A|R_OUT[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux24~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|R_OUT [3]));

// Location: LCFF_X33_Y26_N13
cycloneii_lcell_ff \A|R_OUT[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux25~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|R_OUT [2]));

// Location: LCCOMB_X32_Y26_N24
cycloneii_lcell_comb \regG|R_OUT[3]~24 (
// Equation(s):
// \regG|R_OUT[3]~24_combout  = ((\alu|Add0~4_combout  $ (\A|R_OUT [3] $ (!\regG|R_OUT[2]~23 )))) # (GND)
// \regG|R_OUT[3]~25  = CARRY((\alu|Add0~4_combout  & ((\A|R_OUT [3]) # (!\regG|R_OUT[2]~23 ))) # (!\alu|Add0~4_combout  & (\A|R_OUT [3] & !\regG|R_OUT[2]~23 )))

	.dataa(\alu|Add0~4_combout ),
	.datab(\A|R_OUT [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\regG|R_OUT[2]~23 ),
	.combout(\regG|R_OUT[3]~24_combout ),
	.cout(\regG|R_OUT[3]~25 ));
// synopsys translate_off
defparam \regG|R_OUT[3]~24 .lut_mask = 16'h698E;
defparam \regG|R_OUT[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N18
cycloneii_lcell_comb \alu|Res~3 (
// Equation(s):
// \alu|Res~3_combout  = (\Mux24~combout  & \A|R_OUT [3])

	.dataa(\Mux24~combout ),
	.datab(vcc),
	.datac(\A|R_OUT [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Res~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Res~3 .lut_mask = 16'hA0A0;
defparam \alu|Res~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneii_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\regIR|R_OUT [14] & \Tstep_Q.T4~regout )

	.dataa(vcc),
	.datab(\regIR|R_OUT [14]),
	.datac(vcc),
	.datad(\Tstep_Q.T4~regout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hCC00;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N25
cycloneii_lcell_ff \regG|R_OUT[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\regG|R_OUT[3]~24_combout ),
	.sdata(\alu|Res~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ALU_and~0_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|R_OUT [3]));

// Location: LCCOMB_X33_Y26_N22
cycloneii_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (!Select[0] & \regG|R_OUT [3])

	.dataa(vcc),
	.datab(Select[0]),
	.datac(vcc),
	.datad(\regG|R_OUT [3]),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'h3300;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneii_lcell_comb \Tstep_D.T5~0 (
// Equation(s):
// \Tstep_D.T5~0_combout  = (!\Selector7~5_combout  & \Tstep_Q.T4~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Selector7~5_combout ),
	.datad(\Tstep_Q.T4~regout ),
	.cin(gnd),
	.combout(\Tstep_D.T5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep_D.T5~0 .lut_mask = 16'h0F00;
defparam \Tstep_D.T5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Resetn~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Resetn~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Resetn));
// synopsys translate_off
defparam \Resetn~I .input_async_reset = "none";
defparam \Resetn~I .input_power_up = "low";
defparam \Resetn~I .input_register_mode = "none";
defparam \Resetn~I .input_sync_reset = "none";
defparam \Resetn~I .oe_async_reset = "none";
defparam \Resetn~I .oe_power_up = "low";
defparam \Resetn~I .oe_register_mode = "none";
defparam \Resetn~I .oe_sync_reset = "none";
defparam \Resetn~I .operation_mode = "input";
defparam \Resetn~I .output_async_reset = "none";
defparam \Resetn~I .output_power_up = "low";
defparam \Resetn~I .output_register_mode = "none";
defparam \Resetn~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \Resetn~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Resetn~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Resetn~clkctrl_outclk ));
// synopsys translate_off
defparam \Resetn~clkctrl .clock_type = "global clock";
defparam \Resetn~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X35_Y26_N21
cycloneii_lcell_ff \Tstep_Q.T5 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Tstep_D.T5~0_combout ),
	.sdata(gnd),
	.aclr(!\Resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Tstep_Q.T5~regout ));

// Location: LCCOMB_X29_Y26_N6
cycloneii_lcell_comb \reg_7|saida_pc[3]~23 (
// Equation(s):
// \reg_7|saida_pc[3]~23_combout  = (\reg_7|saida_pc [3] & (!\reg_7|saida_pc[2]~22 )) # (!\reg_7|saida_pc [3] & ((\reg_7|saida_pc[2]~22 ) # (GND)))
// \reg_7|saida_pc[3]~24  = CARRY((!\reg_7|saida_pc[2]~22 ) # (!\reg_7|saida_pc [3]))

	.dataa(\reg_7|saida_pc [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg_7|saida_pc[2]~22 ),
	.combout(\reg_7|saida_pc[3]~23_combout ),
	.cout(\reg_7|saida_pc[3]~24 ));
// synopsys translate_off
defparam \reg_7|saida_pc[3]~23 .lut_mask = 16'h5A5F;
defparam \reg_7|saida_pc[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneii_lcell_comb \pc_in~0 (
// Equation(s):
// \pc_in~0_combout  = (\regIR|R_OUT [13] & (\regIR|R_OUT [15] & (\Tstep_Q.T5~regout  & \regIR|R_OUT [14])))

	.dataa(\regIR|R_OUT [13]),
	.datab(\regIR|R_OUT [15]),
	.datac(\Tstep_Q.T5~regout ),
	.datad(\regIR|R_OUT [14]),
	.cin(gnd),
	.combout(\pc_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc_in~0 .lut_mask = 16'h8000;
defparam \pc_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Run~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Run~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Run));
// synopsys translate_off
defparam \Run~I .input_async_reset = "none";
defparam \Run~I .input_power_up = "low";
defparam \Run~I .input_register_mode = "none";
defparam \Run~I .input_sync_reset = "none";
defparam \Run~I .oe_async_reset = "none";
defparam \Run~I .oe_power_up = "low";
defparam \Run~I .oe_register_mode = "none";
defparam \Run~I .oe_sync_reset = "none";
defparam \Run~I .operation_mode = "input";
defparam \Run~I .output_async_reset = "none";
defparam \Run~I .output_power_up = "low";
defparam \Run~I .output_register_mode = "none";
defparam \Run~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneii_lcell_comb \Tstep_D.T1~0 (
// Equation(s):
// \Tstep_D.T1~0_combout  = (\Run~combout  & !\Tstep_Q.T0~regout )

	.dataa(vcc),
	.datab(\Run~combout ),
	.datac(\Tstep_Q.T0~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Tstep_D.T1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep_D.T1~0 .lut_mask = 16'h0C0C;
defparam \Tstep_D.T1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N15
cycloneii_lcell_ff \Tstep_Q.T1 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Tstep_D.T1~0_combout ),
	.sdata(gnd),
	.aclr(!\Resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Tstep_Q.T1~regout ));

// Location: LCFF_X35_Y26_N25
cycloneii_lcell_ff \Tstep_Q.T2 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Tstep_Q.T1~regout ),
	.aclr(!\Resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Tstep_Q.T2~regout ));

// Location: LCFF_X35_Y26_N1
cycloneii_lcell_ff \Tstep_Q.T3 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Tstep_Q.T2~regout ),
	.aclr(!\Resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Tstep_Q.T3~regout ));

// Location: LCCOMB_X35_Y26_N28
cycloneii_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (!\Selector1~0_combout  & (((!\Tstep_Q.T3~regout  & !\Tstep_Q.T4~regout )) # (!\Selector7~5_combout )))

	.dataa(\Selector1~0_combout ),
	.datab(\Tstep_Q.T3~regout ),
	.datac(\Selector7~5_combout ),
	.datad(\Tstep_Q.T4~regout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'h0515;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N29
cycloneii_lcell_ff \Tstep_Q.T0 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Selector1~1_combout ),
	.sdata(gnd),
	.aclr(!\Resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Tstep_Q.T0~regout ));

// Location: LCCOMB_X37_Y26_N6
cycloneii_lcell_comb \reg_7|saida_pc[0]~18 (
// Equation(s):
// \reg_7|saida_pc[0]~18_combout  = ((\Tstep_Q.T5~regout  & (\regIR|R_OUT [14] & \Decoder4~0_combout ))) # (!\Tstep_Q.T0~regout )

	.dataa(\Tstep_Q.T5~regout ),
	.datab(\Tstep_Q.T0~regout ),
	.datac(\regIR|R_OUT [14]),
	.datad(\Decoder4~0_combout ),
	.cin(gnd),
	.combout(\reg_7|saida_pc[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_7|saida_pc[0]~18 .lut_mask = 16'hB333;
defparam \reg_7|saida_pc[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N7
cycloneii_lcell_ff \reg_7|saida_pc[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_7|saida_pc[3]~23_combout ),
	.sdata(\Mux24~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\pc_in~0_combout ),
	.ena(\reg_7|saida_pc[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|saida_pc [3]));

// Location: LCCOMB_X29_Y26_N8
cycloneii_lcell_comb \reg_7|saida_pc[4]~25 (
// Equation(s):
// \reg_7|saida_pc[4]~25_combout  = (\reg_7|saida_pc [4] & (\reg_7|saida_pc[3]~24  $ (GND))) # (!\reg_7|saida_pc [4] & (!\reg_7|saida_pc[3]~24  & VCC))
// \reg_7|saida_pc[4]~26  = CARRY((\reg_7|saida_pc [4] & !\reg_7|saida_pc[3]~24 ))

	.dataa(vcc),
	.datab(\reg_7|saida_pc [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg_7|saida_pc[3]~24 ),
	.combout(\reg_7|saida_pc[4]~25_combout ),
	.cout(\reg_7|saida_pc[4]~26 ));
// synopsys translate_off
defparam \reg_7|saida_pc[4]~25 .lut_mask = 16'hC30C;
defparam \reg_7|saida_pc[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y26_N9
cycloneii_lcell_ff \reg_7|saida_pc[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_7|saida_pc[4]~25_combout ),
	.sdata(\Mux23~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\pc_in~0_combout ),
	.ena(\reg_7|saida_pc[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|saida_pc [4]));

// Location: LCFF_X37_Y26_N9
cycloneii_lcell_ff \regIR|R_OUT[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memInstr|altsyncram_component|auto_generated|q_a [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regIR|R_OUT [12]));

// Location: LCCOMB_X36_Y26_N16
cycloneii_lcell_comb \Selector5~3 (
// Equation(s):
// \Selector5~3_combout  = (!\regIR|R_OUT [14] & \Tstep_Q.T3~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regIR|R_OUT [14]),
	.datad(\Tstep_Q.T3~regout ),
	.cin(gnd),
	.combout(\Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~3 .lut_mask = 16'h0F00;
defparam \Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N0
cycloneii_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (!\regIR|R_OUT [15] & (\Selector5~3_combout  & ((\regIR|R_OUT [13]) # (\regIR|R_OUT [12]))))

	.dataa(\regIR|R_OUT [13]),
	.datab(\regIR|R_OUT [15]),
	.datac(\regIR|R_OUT [12]),
	.datad(\Selector5~3_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'h3200;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cycloneii_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = (\Selector9~0_combout ) # ((\Selector5~0_combout  & ((\Decoder4~0_combout ) # (\regIR|R_OUT [12]))))

	.dataa(\Selector5~0_combout ),
	.datab(\Decoder4~0_combout ),
	.datac(\regIR|R_OUT [12]),
	.datad(\Selector9~0_combout ),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~1 .lut_mask = 16'hFFA8;
defparam \Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N4
cycloneii_lcell_comb \Selector9~2 (
// Equation(s):
// \Selector9~2_combout  = (\Selector9~1_combout ) # ((\Tstep_Q.T5~regout  & ((\regG|R_OUT [3]) # (!\Decoder4~0_combout ))))

	.dataa(\regG|R_OUT [3]),
	.datab(\Decoder4~0_combout ),
	.datac(\Tstep_Q.T5~regout ),
	.datad(\Selector9~1_combout ),
	.cin(gnd),
	.combout(\Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~2 .lut_mask = 16'hFFB0;
defparam \Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N30
cycloneii_lcell_comb \Select[3] (
// Equation(s):
// Select[3] = (GLOBAL(\Selector3~1clkctrl_outclk ) & (\Selector9~2_combout )) # (!GLOBAL(\Selector3~1clkctrl_outclk ) & ((Select[3])))

	.dataa(vcc),
	.datab(\Selector9~2_combout ),
	.datac(\Selector3~1clkctrl_outclk ),
	.datad(Select[3]),
	.cin(gnd),
	.combout(Select[3]),
	.cout());
// synopsys translate_off
defparam \Select[3] .lut_mask = 16'hCFC0;
defparam \Select[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N2
cycloneii_lcell_comb \Select[2] (
// Equation(s):
// Select[2] = (GLOBAL(\Selector3~1clkctrl_outclk ) & (\Selector0~4_combout )) # (!GLOBAL(\Selector3~1clkctrl_outclk ) & ((Select[2])))

	.dataa(\Selector0~4_combout ),
	.datab(vcc),
	.datac(\Selector3~1clkctrl_outclk ),
	.datad(Select[2]),
	.cin(gnd),
	.combout(Select[2]),
	.cout());
// synopsys translate_off
defparam \Select[2] .lut_mask = 16'hAFA0;
defparam \Select[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N9
cycloneii_lcell_ff \regIR|R_OUT[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memInstr|altsyncram_component|auto_generated|q_a [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regIR|R_OUT [10]));

// Location: LCFF_X35_Y26_N13
cycloneii_lcell_ff \regIR|R_OUT[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memInstr|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regIR|R_OUT [1]));

// Location: LCCOMB_X36_Y26_N6
cycloneii_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\regIR|R_OUT [13] & (\Tstep_Q.T4~regout  & (\regIR|R_OUT [14] & \regIR|R_OUT [15])))

	.dataa(\regIR|R_OUT [13]),
	.datab(\Tstep_Q.T4~regout ),
	.datac(\regIR|R_OUT [14]),
	.datad(\regIR|R_OUT [15]),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'h8000;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N26
cycloneii_lcell_comb \Selector5~4 (
// Equation(s):
// \Selector5~4_combout  = (\regIR|R_OUT [13] & (((!\regIR|R_OUT [15] & \Selector5~0_combout )))) # (!\regIR|R_OUT [13] & ((\Selector5~0_combout ) # ((\Selector5~3_combout  & !\regIR|R_OUT [15]))))

	.dataa(\regIR|R_OUT [13]),
	.datab(\Selector5~3_combout ),
	.datac(\regIR|R_OUT [15]),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~4 .lut_mask = 16'h5F04;
defparam \Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cycloneii_lcell_comb \Selector5~7 (
// Equation(s):
// \Selector5~7_combout  = ((\Selector5~2_combout ) # ((\regIR|R_OUT [12] & \Selector5~4_combout ))) # (!\Selector5~6_combout )

	.dataa(\Selector5~6_combout ),
	.datab(\Selector5~2_combout ),
	.datac(\regIR|R_OUT [12]),
	.datad(\Selector5~4_combout ),
	.cin(gnd),
	.combout(\Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~7 .lut_mask = 16'hFDDD;
defparam \Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneii_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = (!\Selector5~7_combout  & ((\Selector5~8_combout  & ((\regIR|R_OUT [1]))) # (!\Selector5~8_combout  & (\regIR|R_OUT [10]))))

	.dataa(\Selector5~8_combout ),
	.datab(\regIR|R_OUT [10]),
	.datac(\regIR|R_OUT [1]),
	.datad(\Selector5~7_combout ),
	.cin(gnd),
	.combout(\Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~3 .lut_mask = 16'h00E4;
defparam \Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneii_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = ((\regIR|R_OUT [13] & (\regG|R_OUT [1] & \regIR|R_OUT [15]))) # (!\regIR|R_OUT [14])

	.dataa(\regIR|R_OUT [13]),
	.datab(\regG|R_OUT [1]),
	.datac(\regIR|R_OUT [14]),
	.datad(\regIR|R_OUT [15]),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'h8F0F;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cycloneii_lcell_comb \Selector2~4 (
// Equation(s):
// \Selector2~4_combout  = (\Tstep_Q.T5~regout  & (((\Selector2~2_combout )))) # (!\Tstep_Q.T5~regout  & ((\Selector2~5_combout ) # ((\Selector2~3_combout ))))

	.dataa(\Selector2~5_combout ),
	.datab(\Selector2~3_combout ),
	.datac(\Selector2~2_combout ),
	.datad(\Tstep_Q.T5~regout ),
	.cin(gnd),
	.combout(\Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~4 .lut_mask = 16'hF0EE;
defparam \Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
cycloneii_lcell_comb \Select[1] (
// Equation(s):
// Select[1] = (GLOBAL(\Selector3~1clkctrl_outclk ) & (\Selector2~4_combout )) # (!GLOBAL(\Selector3~1clkctrl_outclk ) & ((Select[1])))

	.dataa(vcc),
	.datab(\Selector2~4_combout ),
	.datac(\Selector3~1clkctrl_outclk ),
	.datad(Select[1]),
	.cin(gnd),
	.combout(Select[1]),
	.cout());
// synopsys translate_off
defparam \Select[1] .lut_mask = 16'hCFC0;
defparam \Select[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneii_lcell_comb \Mux27~6 (
// Equation(s):
// \Mux27~6_combout  = (Select[3] & ((Select[1]))) # (!Select[3] & (Select[2]))

	.dataa(vcc),
	.datab(Select[2]),
	.datac(Select[3]),
	.datad(Select[1]),
	.cin(gnd),
	.combout(\Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~6 .lut_mask = 16'hFC0C;
defparam \Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N27
cycloneii_lcell_ff \regIR|R_OUT[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memInstr|altsyncram_component|auto_generated|q_a [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regIR|R_OUT [9]));

// Location: LCCOMB_X36_Y26_N2
cycloneii_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\Tstep_Q.T5~regout  & ((\regIR|R_OUT [15] & (!\regIR|R_OUT [13])) # (!\regIR|R_OUT [15] & ((\regIR|R_OUT [14])))))

	.dataa(\regIR|R_OUT [13]),
	.datab(\regIR|R_OUT [15]),
	.datac(\Tstep_Q.T5~regout ),
	.datad(\regIR|R_OUT [14]),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h7040;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N31
cycloneii_lcell_ff \regIR|R_OUT[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memInstr|altsyncram_component|auto_generated|q_a [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regIR|R_OUT [11]));

// Location: LCCOMB_X36_Y26_N30
cycloneii_lcell_comb \decX|Y[5]~0 (
// Equation(s):
// \decX|Y[5]~0_combout  = (\regIR|R_OUT [11] & ((\Selector8~0_combout ) # ((\Selector5~3_combout  & !\regIR|R_OUT [15]))))

	.dataa(\Selector5~3_combout ),
	.datab(\Selector8~0_combout ),
	.datac(\regIR|R_OUT [11]),
	.datad(\regIR|R_OUT [15]),
	.cin(gnd),
	.combout(\decX|Y[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decX|Y[5]~0 .lut_mask = 16'hC0E0;
defparam \decX|Y[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cycloneii_lcell_comb \decX|Y[6]~1 (
// Equation(s):
// \decX|Y[6]~1_combout  = (\regIR|R_OUT [10] & (!\regIR|R_OUT [9] & \decX|Y[5]~0_combout ))

	.dataa(vcc),
	.datab(\regIR|R_OUT [10]),
	.datac(\regIR|R_OUT [9]),
	.datad(\decX|Y[5]~0_combout ),
	.cin(gnd),
	.combout(\decX|Y[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decX|Y[6]~1 .lut_mask = 16'h0C00;
defparam \decX|Y[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N13
cycloneii_lcell_ff \reg_6|R_OUT[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Mux23~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|R_OUT [4]));

// Location: LCCOMB_X34_Y25_N8
cycloneii_lcell_comb \reg_5|R_OUT[4]~feeder (
// Equation(s):
// \reg_5|R_OUT[4]~feeder_combout  = \Mux23~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux23~combout ),
	.cin(gnd),
	.combout(\reg_5|R_OUT[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|R_OUT[4]~feeder .lut_mask = 16'hFF00;
defparam \reg_5|R_OUT[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneii_lcell_comb \decX|Y[5]~2 (
// Equation(s):
// \decX|Y[5]~2_combout  = (\regIR|R_OUT [9] & (!\regIR|R_OUT [10] & \decX|Y[5]~0_combout ))

	.dataa(vcc),
	.datab(\regIR|R_OUT [9]),
	.datac(\regIR|R_OUT [10]),
	.datad(\decX|Y[5]~0_combout ),
	.cin(gnd),
	.combout(\decX|Y[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \decX|Y[5]~2 .lut_mask = 16'h0C00;
defparam \decX|Y[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N9
cycloneii_lcell_ff \reg_5|R_OUT[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_5|R_OUT[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|R_OUT [4]));

// Location: LCCOMB_X35_Y26_N6
cycloneii_lcell_comb \decX|Y[4]~3 (
// Equation(s):
// \decX|Y[4]~3_combout  = (!\regIR|R_OUT [9] & (!\regIR|R_OUT [10] & \decX|Y[5]~0_combout ))

	.dataa(vcc),
	.datab(\regIR|R_OUT [9]),
	.datac(\regIR|R_OUT [10]),
	.datad(\decX|Y[5]~0_combout ),
	.cin(gnd),
	.combout(\decX|Y[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \decX|Y[4]~3 .lut_mask = 16'h0300;
defparam \decX|Y[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N27
cycloneii_lcell_ff \reg_4|R_OUT[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux23~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|R_OUT [4]));

// Location: LCCOMB_X34_Y25_N26
cycloneii_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (Select[1] & (((Select[0])))) # (!Select[1] & ((Select[0] & (\reg_5|R_OUT [4])) # (!Select[0] & ((\reg_4|R_OUT [4])))))

	.dataa(Select[1]),
	.datab(\reg_5|R_OUT [4]),
	.datac(\reg_4|R_OUT [4]),
	.datad(Select[0]),
	.cin(gnd),
	.combout(\Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = 16'hEE50;
defparam \Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cycloneii_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = (Select[1] & ((\Mux23~1_combout  & ((\reg_7|saida_pc [4]))) # (!\Mux23~1_combout  & (\reg_6|R_OUT [4])))) # (!Select[1] & (((\Mux23~1_combout ))))

	.dataa(Select[1]),
	.datab(\reg_6|R_OUT [4]),
	.datac(\reg_7|saida_pc [4]),
	.datad(\Mux23~1_combout ),
	.cin(gnd),
	.combout(\Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~2 .lut_mask = 16'hF588;
defparam \Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneii_lcell_comb \Mux23~5 (
// Equation(s):
// \Mux23~5_combout  = (Select[3] & (((!\Mux27~6_combout )))) # (!Select[3] & ((\Mux27~6_combout  & ((\Mux23~2_combout ))) # (!\Mux27~6_combout  & (\Mux23~4_combout ))))

	.dataa(\Mux23~4_combout ),
	.datab(Select[3]),
	.datac(\Mux27~6_combout ),
	.datad(\Mux23~2_combout ),
	.cin(gnd),
	.combout(\Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~5 .lut_mask = 16'h3E0E;
defparam \Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneii_lcell_comb \alu|Add0~7 (
// Equation(s):
// \alu|Add0~7_combout  = \Mux21~combout  $ (((\Tstep_Q.T4~regout  & \Decoder5~0_combout )))

	.dataa(\Tstep_Q.T4~regout ),
	.datab(vcc),
	.datac(\Mux21~combout ),
	.datad(\Decoder5~0_combout ),
	.cin(gnd),
	.combout(\alu|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~7 .lut_mask = 16'h5AF0;
defparam \alu|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N29
cycloneii_lcell_ff \A|R_OUT[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux22~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|R_OUT [5]));

// Location: LCCOMB_X32_Y26_N2
cycloneii_lcell_comb \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_combout  = \Mux23~combout  $ (((\Decoder5~0_combout  & \Tstep_Q.T4~regout )))

	.dataa(\Mux23~combout ),
	.datab(\Decoder5~0_combout ),
	.datac(vcc),
	.datad(\Tstep_Q.T4~regout ),
	.cin(gnd),
	.combout(\alu|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~5 .lut_mask = 16'h66AA;
defparam \alu|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneii_lcell_comb \regG|R_OUT[6]~30 (
// Equation(s):
// \regG|R_OUT[6]~30_combout  = (\A|R_OUT [6] & ((\alu|Add0~7_combout  & (\regG|R_OUT[5]~29  & VCC)) # (!\alu|Add0~7_combout  & (!\regG|R_OUT[5]~29 )))) # (!\A|R_OUT [6] & ((\alu|Add0~7_combout  & (!\regG|R_OUT[5]~29 )) # (!\alu|Add0~7_combout  & 
// ((\regG|R_OUT[5]~29 ) # (GND)))))
// \regG|R_OUT[6]~31  = CARRY((\A|R_OUT [6] & (!\alu|Add0~7_combout  & !\regG|R_OUT[5]~29 )) # (!\A|R_OUT [6] & ((!\regG|R_OUT[5]~29 ) # (!\alu|Add0~7_combout ))))

	.dataa(\A|R_OUT [6]),
	.datab(\alu|Add0~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regG|R_OUT[5]~29 ),
	.combout(\regG|R_OUT[6]~30_combout ),
	.cout(\regG|R_OUT[6]~31 ));
// synopsys translate_off
defparam \regG|R_OUT[6]~30 .lut_mask = 16'h9617;
defparam \regG|R_OUT[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y25_N17
cycloneii_lcell_ff \A|R_OUT[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux21~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|R_OUT [6]));

// Location: LCCOMB_X29_Y25_N16
cycloneii_lcell_comb \alu|Res~6 (
// Equation(s):
// \alu|Res~6_combout  = (\Mux21~combout  & \A|R_OUT [6])

	.dataa(vcc),
	.datab(\Mux21~combout ),
	.datac(\A|R_OUT [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Res~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Res~6 .lut_mask = 16'hC0C0;
defparam \alu|Res~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N31
cycloneii_lcell_ff \regG|R_OUT[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\regG|R_OUT[6]~30_combout ),
	.sdata(\alu|Res~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ALU_and~0_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|R_OUT [6]));

// Location: LCCOMB_X32_Y24_N26
cycloneii_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\regG|R_OUT [6] & !Select[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\regG|R_OUT [6]),
	.datad(Select[0]),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'h00F0;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N31
cycloneii_lcell_ff \reg_5|R_OUT[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux19~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|R_OUT [8]));

// Location: LCCOMB_X30_Y26_N22
cycloneii_lcell_comb \reg_4|R_OUT[8]~feeder (
// Equation(s):
// \reg_4|R_OUT[8]~feeder_combout  = \Mux19~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux19~combout ),
	.cin(gnd),
	.combout(\reg_4|R_OUT[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|R_OUT[8]~feeder .lut_mask = 16'hFF00;
defparam \reg_4|R_OUT[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N23
cycloneii_lcell_ff \reg_4|R_OUT[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_4|R_OUT[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|R_OUT [8]));

// Location: LCCOMB_X30_Y25_N30
cycloneii_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (Select[1] & (Select[0])) # (!Select[1] & ((Select[0] & (\reg_5|R_OUT [8])) # (!Select[0] & ((\reg_4|R_OUT [8])))))

	.dataa(Select[1]),
	.datab(Select[0]),
	.datac(\reg_5|R_OUT [8]),
	.datad(\reg_4|R_OUT [8]),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'hD9C8;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneii_lcell_comb \reg_7|saida_pc[5]~27 (
// Equation(s):
// \reg_7|saida_pc[5]~27_combout  = (\reg_7|saida_pc [5] & (!\reg_7|saida_pc[4]~26 )) # (!\reg_7|saida_pc [5] & ((\reg_7|saida_pc[4]~26 ) # (GND)))
// \reg_7|saida_pc[5]~28  = CARRY((!\reg_7|saida_pc[4]~26 ) # (!\reg_7|saida_pc [5]))

	.dataa(\reg_7|saida_pc [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg_7|saida_pc[4]~26 ),
	.combout(\reg_7|saida_pc[5]~27_combout ),
	.cout(\reg_7|saida_pc[5]~28 ));
// synopsys translate_off
defparam \reg_7|saida_pc[5]~27 .lut_mask = 16'h5A5F;
defparam \reg_7|saida_pc[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneii_lcell_comb \reg_7|saida_pc[7]~31 (
// Equation(s):
// \reg_7|saida_pc[7]~31_combout  = (\reg_7|saida_pc [7] & (!\reg_7|saida_pc[6]~30 )) # (!\reg_7|saida_pc [7] & ((\reg_7|saida_pc[6]~30 ) # (GND)))
// \reg_7|saida_pc[7]~32  = CARRY((!\reg_7|saida_pc[6]~30 ) # (!\reg_7|saida_pc [7]))

	.dataa(vcc),
	.datab(\reg_7|saida_pc [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg_7|saida_pc[6]~30 ),
	.combout(\reg_7|saida_pc[7]~31_combout ),
	.cout(\reg_7|saida_pc[7]~32 ));
// synopsys translate_off
defparam \reg_7|saida_pc[7]~31 .lut_mask = 16'h3C3F;
defparam \reg_7|saida_pc[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y26_N15
cycloneii_lcell_ff \reg_7|saida_pc[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_7|saida_pc[7]~31_combout ),
	.sdata(\Mux20~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\pc_in~0_combout ),
	.ena(\reg_7|saida_pc[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|saida_pc [7]));

// Location: LCCOMB_X29_Y26_N16
cycloneii_lcell_comb \reg_7|saida_pc[8]~33 (
// Equation(s):
// \reg_7|saida_pc[8]~33_combout  = (\reg_7|saida_pc [8] & (\reg_7|saida_pc[7]~32  $ (GND))) # (!\reg_7|saida_pc [8] & (!\reg_7|saida_pc[7]~32  & VCC))
// \reg_7|saida_pc[8]~34  = CARRY((\reg_7|saida_pc [8] & !\reg_7|saida_pc[7]~32 ))

	.dataa(\reg_7|saida_pc [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg_7|saida_pc[7]~32 ),
	.combout(\reg_7|saida_pc[8]~33_combout ),
	.cout(\reg_7|saida_pc[8]~34 ));
// synopsys translate_off
defparam \reg_7|saida_pc[8]~33 .lut_mask = 16'hA50A;
defparam \reg_7|saida_pc[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y26_N17
cycloneii_lcell_ff \reg_7|saida_pc[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_7|saida_pc[8]~33_combout ),
	.sdata(\Mux19~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\pc_in~0_combout ),
	.ena(\reg_7|saida_pc[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|saida_pc [8]));

// Location: LCFF_X30_Y25_N29
cycloneii_lcell_ff \reg_6|R_OUT[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Mux19~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|R_OUT [8]));

// Location: LCCOMB_X30_Y25_N0
cycloneii_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = (Select[1] & ((\Mux19~1_combout  & (\reg_7|saida_pc [8])) # (!\Mux19~1_combout  & ((\reg_6|R_OUT [8]))))) # (!Select[1] & (\Mux19~1_combout ))

	.dataa(Select[1]),
	.datab(\Mux19~1_combout ),
	.datac(\reg_7|saida_pc [8]),
	.datad(\reg_6|R_OUT [8]),
	.cin(gnd),
	.combout(\Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~2 .lut_mask = 16'hE6C4;
defparam \Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneii_lcell_comb \Mux19~5 (
// Equation(s):
// \Mux19~5_combout  = (Select[3] & (((!\Mux27~6_combout )))) # (!Select[3] & ((\Mux27~6_combout  & ((\Mux19~2_combout ))) # (!\Mux27~6_combout  & (\Mux19~4_combout ))))

	.dataa(\Mux19~4_combout ),
	.datab(\Mux19~2_combout ),
	.datac(Select[3]),
	.datad(\Mux27~6_combout ),
	.cin(gnd),
	.combout(\Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~5 .lut_mask = 16'h0CFA;
defparam \Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 .lut_mask = 16'h5C10;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N25
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X25_Y24_N22
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hFF80;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneii_lcell_comb \decX|Y[0]~4 (
// Equation(s):
// \decX|Y[0]~4_combout  = (!\regIR|R_OUT [11] & ((\Selector8~0_combout ) # ((!\regIR|R_OUT [15] & \Selector5~3_combout ))))

	.dataa(\regIR|R_OUT [15]),
	.datab(\regIR|R_OUT [11]),
	.datac(\Selector5~3_combout ),
	.datad(\Selector8~0_combout ),
	.cin(gnd),
	.combout(\decX|Y[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \decX|Y[0]~4 .lut_mask = 16'h3310;
defparam \decX|Y[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneii_lcell_comb \decX|Y[2]~5 (
// Equation(s):
// \decX|Y[2]~5_combout  = (\regIR|R_OUT [10] & (!\regIR|R_OUT [9] & \decX|Y[0]~4_combout ))

	.dataa(vcc),
	.datab(\regIR|R_OUT [10]),
	.datac(\regIR|R_OUT [9]),
	.datad(\decX|Y[0]~4_combout ),
	.cin(gnd),
	.combout(\decX|Y[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \decX|Y[2]~5 .lut_mask = 16'h0C00;
defparam \decX|Y[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N29
cycloneii_lcell_ff \reg_2|R_OUT[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux18~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|R_OUT [9]));

// Location: LCCOMB_X34_Y24_N24
cycloneii_lcell_comb \decX|Y[0]~7 (
// Equation(s):
// \decX|Y[0]~7_combout  = (!\regIR|R_OUT [10] & (!\regIR|R_OUT [9] & \decX|Y[0]~4_combout ))

	.dataa(vcc),
	.datab(\regIR|R_OUT [10]),
	.datac(\regIR|R_OUT [9]),
	.datad(\decX|Y[0]~4_combout ),
	.cin(gnd),
	.combout(\decX|Y[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \decX|Y[0]~7 .lut_mask = 16'h0300;
defparam \decX|Y[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N23
cycloneii_lcell_ff \reg_0|R_OUT[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux18~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|R_OUT [9]));

// Location: LCCOMB_X30_Y24_N28
cycloneii_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = (Select[0] & (Select[1])) # (!Select[0] & ((Select[1] & (\reg_2|R_OUT [9])) # (!Select[1] & ((\reg_0|R_OUT [9])))))

	.dataa(Select[0]),
	.datab(Select[1]),
	.datac(\reg_2|R_OUT [9]),
	.datad(\reg_0|R_OUT [9]),
	.cin(gnd),
	.combout(\Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~3 .lut_mask = 16'hD9C8;
defparam \Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cycloneii_lcell_comb \decX|Y[1]~6 (
// Equation(s):
// \decX|Y[1]~6_combout  = (!\regIR|R_OUT [10] & (\regIR|R_OUT [9] & \decX|Y[0]~4_combout ))

	.dataa(vcc),
	.datab(\regIR|R_OUT [10]),
	.datac(\regIR|R_OUT [9]),
	.datad(\decX|Y[0]~4_combout ),
	.cin(gnd),
	.combout(\decX|Y[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \decX|Y[1]~6 .lut_mask = 16'h3000;
defparam \decX|Y[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N5
cycloneii_lcell_ff \reg_1|R_OUT[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux18~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|R_OUT [9]));

// Location: LCCOMB_X34_Y24_N10
cycloneii_lcell_comb \decX|Y[3]~8 (
// Equation(s):
// \decX|Y[3]~8_combout  = (\regIR|R_OUT [10] & (\regIR|R_OUT [9] & \decX|Y[0]~4_combout ))

	.dataa(vcc),
	.datab(\regIR|R_OUT [10]),
	.datac(\regIR|R_OUT [9]),
	.datad(\decX|Y[0]~4_combout ),
	.cin(gnd),
	.combout(\decX|Y[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \decX|Y[3]~8 .lut_mask = 16'hC000;
defparam \decX|Y[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N31
cycloneii_lcell_ff \reg_3|R_OUT[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux18~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|R_OUT [9]));

// Location: LCCOMB_X31_Y24_N4
cycloneii_lcell_comb \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = (Select[0] & ((\Mux18~3_combout  & ((\reg_3|R_OUT [9]))) # (!\Mux18~3_combout  & (\reg_1|R_OUT [9])))) # (!Select[0] & (\Mux18~3_combout ))

	.dataa(Select[0]),
	.datab(\Mux18~3_combout ),
	.datac(\reg_1|R_OUT [9]),
	.datad(\reg_3|R_OUT [9]),
	.cin(gnd),
	.combout(\Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~4 .lut_mask = 16'hEC64;
defparam \Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cycloneii_lcell_comb \Mux18~5 (
// Equation(s):
// \Mux18~5_combout  = (Select[3] & (((!\Mux27~6_combout )))) # (!Select[3] & ((\Mux27~6_combout  & (\Mux18~2_combout )) # (!\Mux27~6_combout  & ((\Mux18~4_combout )))))

	.dataa(\Mux18~2_combout ),
	.datab(\Mux18~4_combout ),
	.datac(Select[3]),
	.datad(\Mux27~6_combout ),
	.cin(gnd),
	.combout(\Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~5 .lut_mask = 16'h0AFC;
defparam \Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N21
cycloneii_lcell_ff \reg_5|R_OUT[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux17~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|R_OUT [10]));

// Location: LCCOMB_X30_Y26_N20
cycloneii_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (Select[0] & (((\reg_5|R_OUT [10]) # (Select[1])))) # (!Select[0] & (\reg_4|R_OUT [10] & ((!Select[1]))))

	.dataa(\reg_4|R_OUT [10]),
	.datab(Select[0]),
	.datac(\reg_5|R_OUT [10]),
	.datad(Select[1]),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'hCCE2;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N9
cycloneii_lcell_ff \reg_6|R_OUT[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Mux17~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|R_OUT [10]));

// Location: LCCOMB_X30_Y26_N16
cycloneii_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = (Select[1] & ((\Mux17~1_combout  & (\reg_7|saida_pc [10])) # (!\Mux17~1_combout  & ((\reg_6|R_OUT [10]))))) # (!Select[1] & (((\Mux17~1_combout ))))

	.dataa(\reg_7|saida_pc [10]),
	.datab(Select[1]),
	.datac(\Mux17~1_combout ),
	.datad(\reg_6|R_OUT [10]),
	.cin(gnd),
	.combout(\Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~2 .lut_mask = 16'hBCB0;
defparam \Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N17
cycloneii_lcell_ff \reg_2|R_OUT[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux17~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|R_OUT [10]));

// Location: LCCOMB_X30_Y24_N26
cycloneii_lcell_comb \reg_0|R_OUT[10]~feeder (
// Equation(s):
// \reg_0|R_OUT[10]~feeder_combout  = \Mux17~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux17~combout ),
	.cin(gnd),
	.combout(\reg_0|R_OUT[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_0|R_OUT[10]~feeder .lut_mask = 16'hFF00;
defparam \reg_0|R_OUT[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N27
cycloneii_lcell_ff \reg_0|R_OUT[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_0|R_OUT[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|R_OUT [10]));

// Location: LCCOMB_X30_Y24_N16
cycloneii_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = (Select[0] & (Select[1])) # (!Select[0] & ((Select[1] & (\reg_2|R_OUT [10])) # (!Select[1] & ((\reg_0|R_OUT [10])))))

	.dataa(Select[0]),
	.datab(Select[1]),
	.datac(\reg_2|R_OUT [10]),
	.datad(\reg_0|R_OUT [10]),
	.cin(gnd),
	.combout(\Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~3 .lut_mask = 16'hD9C8;
defparam \Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N17
cycloneii_lcell_ff \reg_1|R_OUT[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux17~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|R_OUT [10]));

// Location: LCFF_X31_Y24_N11
cycloneii_lcell_ff \reg_3|R_OUT[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux17~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|R_OUT [10]));

// Location: LCCOMB_X31_Y24_N16
cycloneii_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = (Select[0] & ((\Mux17~3_combout  & ((\reg_3|R_OUT [10]))) # (!\Mux17~3_combout  & (\reg_1|R_OUT [10])))) # (!Select[0] & (\Mux17~3_combout ))

	.dataa(Select[0]),
	.datab(\Mux17~3_combout ),
	.datac(\reg_1|R_OUT [10]),
	.datad(\reg_3|R_OUT [10]),
	.cin(gnd),
	.combout(\Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~4 .lut_mask = 16'hEC64;
defparam \Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cycloneii_lcell_comb \Mux17~5 (
// Equation(s):
// \Mux17~5_combout  = (Select[3] & (((!\Mux27~6_combout )))) # (!Select[3] & ((\Mux27~6_combout  & (\Mux17~2_combout )) # (!\Mux27~6_combout  & ((\Mux17~4_combout )))))

	.dataa(Select[3]),
	.datab(\Mux17~2_combout ),
	.datac(\Mux27~6_combout ),
	.datad(\Mux17~4_combout ),
	.cin(gnd),
	.combout(\Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~5 .lut_mask = 16'h4F4A;
defparam \Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N21
cycloneii_lcell_ff \A|R_OUT[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux17~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|R_OUT [10]));

// Location: LCCOMB_X33_Y25_N30
cycloneii_lcell_comb \alu|Add0~10 (
// Equation(s):
// \alu|Add0~10_combout  = \Mux18~combout  $ (((\Decoder5~0_combout  & \Tstep_Q.T4~regout )))

	.dataa(\Mux18~combout ),
	.datab(\Decoder5~0_combout ),
	.datac(vcc),
	.datad(\Tstep_Q.T4~regout ),
	.cin(gnd),
	.combout(\alu|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~10 .lut_mask = 16'h66AA;
defparam \alu|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N18
cycloneii_lcell_comb \alu|Add0~9 (
// Equation(s):
// \alu|Add0~9_combout  = \Mux19~combout  $ (((\Decoder5~0_combout  & \Tstep_Q.T4~regout )))

	.dataa(\Mux19~combout ),
	.datab(\Decoder5~0_combout ),
	.datac(vcc),
	.datad(\Tstep_Q.T4~regout ),
	.cin(gnd),
	.combout(\alu|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~9 .lut_mask = 16'h66AA;
defparam \alu|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N8
cycloneii_lcell_comb \alu|Add0~8 (
// Equation(s):
// \alu|Add0~8_combout  = \Mux20~combout  $ (((\Decoder5~0_combout  & \Tstep_Q.T4~regout )))

	.dataa(vcc),
	.datab(\Decoder5~0_combout ),
	.datac(\Mux20~combout ),
	.datad(\Tstep_Q.T4~regout ),
	.cin(gnd),
	.combout(\alu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~8 .lut_mask = 16'h3CF0;
defparam \alu|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneii_lcell_comb \regG|R_OUT[7]~32 (
// Equation(s):
// \regG|R_OUT[7]~32_combout  = ((\A|R_OUT [7] $ (\alu|Add0~8_combout  $ (!\regG|R_OUT[6]~31 )))) # (GND)
// \regG|R_OUT[7]~33  = CARRY((\A|R_OUT [7] & ((\alu|Add0~8_combout ) # (!\regG|R_OUT[6]~31 ))) # (!\A|R_OUT [7] & (\alu|Add0~8_combout  & !\regG|R_OUT[6]~31 )))

	.dataa(\A|R_OUT [7]),
	.datab(\alu|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\regG|R_OUT[6]~31 ),
	.combout(\regG|R_OUT[7]~32_combout ),
	.cout(\regG|R_OUT[7]~33 ));
// synopsys translate_off
defparam \regG|R_OUT[7]~32 .lut_mask = 16'h698E;
defparam \regG|R_OUT[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneii_lcell_comb \regG|R_OUT[10]~38 (
// Equation(s):
// \regG|R_OUT[10]~38_combout  = (\alu|Add0~11_combout  & ((\A|R_OUT [10] & (\regG|R_OUT[9]~37  & VCC)) # (!\A|R_OUT [10] & (!\regG|R_OUT[9]~37 )))) # (!\alu|Add0~11_combout  & ((\A|R_OUT [10] & (!\regG|R_OUT[9]~37 )) # (!\A|R_OUT [10] & ((\regG|R_OUT[9]~37 
// ) # (GND)))))
// \regG|R_OUT[10]~39  = CARRY((\alu|Add0~11_combout  & (!\A|R_OUT [10] & !\regG|R_OUT[9]~37 )) # (!\alu|Add0~11_combout  & ((!\regG|R_OUT[9]~37 ) # (!\A|R_OUT [10]))))

	.dataa(\alu|Add0~11_combout ),
	.datab(\A|R_OUT [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\regG|R_OUT[9]~37 ),
	.combout(\regG|R_OUT[10]~38_combout ),
	.cout(\regG|R_OUT[10]~39 ));
// synopsys translate_off
defparam \regG|R_OUT[10]~38 .lut_mask = 16'h9617;
defparam \regG|R_OUT[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cycloneii_lcell_comb \alu|Res~10 (
// Equation(s):
// \alu|Res~10_combout  = (\Mux17~combout  & \A|R_OUT [10])

	.dataa(vcc),
	.datab(\Mux17~combout ),
	.datac(\A|R_OUT [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Res~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Res~10 .lut_mask = 16'hC0C0;
defparam \alu|Res~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N7
cycloneii_lcell_ff \regG|R_OUT[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\regG|R_OUT[10]~38_combout ),
	.sdata(\alu|Res~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ALU_and~0_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|R_OUT [10]));

// Location: LCCOMB_X31_Y26_N14
cycloneii_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (!Select[0] & \regG|R_OUT [10])

	.dataa(vcc),
	.datab(Select[0]),
	.datac(vcc),
	.datad(\regG|R_OUT [10]),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'h3300;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneii_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = (Select[3] & ((Select[0]) # (!Select[1])))

	.dataa(Select[1]),
	.datab(Select[0]),
	.datac(vcc),
	.datad(Select[3]),
	.cin(gnd),
	.combout(\Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~1 .lut_mask = 16'hDD00;
defparam \Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cycloneii_lcell_comb Mux17(
// Equation(s):
// \Mux17~combout  = (\Mux17~5_combout  & (((\Mux17~0_combout ) # (!\Mux27~1_combout )))) # (!\Mux17~5_combout  & (\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [10] & ((\Mux27~1_combout ))))

	.dataa(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datab(\Mux17~5_combout ),
	.datac(\Mux17~0_combout ),
	.datad(\Mux27~1_combout ),
	.cin(gnd),
	.combout(\Mux17~combout ),
	.cout());
// synopsys translate_off
defparam Mux17.lut_mask = 16'hE2CC;
defparam Mux17.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N28
cycloneii_lcell_comb \alu|Add0~14 (
// Equation(s):
// \alu|Add0~14_combout  = \Mux14~combout  $ (((\Decoder5~0_combout  & \Tstep_Q.T4~regout )))

	.dataa(\Mux14~combout ),
	.datab(\Decoder5~0_combout ),
	.datac(vcc),
	.datad(\Tstep_Q.T4~regout ),
	.cin(gnd),
	.combout(\alu|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~14 .lut_mask = 16'h66AA;
defparam \alu|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N24
cycloneii_lcell_comb \alu|Add0~13 (
// Equation(s):
// \alu|Add0~13_combout  = \Mux15~combout  $ (((\Tstep_Q.T4~regout  & \Decoder5~0_combout )))

	.dataa(vcc),
	.datab(\Tstep_Q.T4~regout ),
	.datac(\Mux15~combout ),
	.datad(\Decoder5~0_combout ),
	.cin(gnd),
	.combout(\alu|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~13 .lut_mask = 16'h3CF0;
defparam \alu|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N20
cycloneii_lcell_comb \alu|Add0~12 (
// Equation(s):
// \alu|Add0~12_combout  = \Mux16~combout  $ (((\Tstep_Q.T4~regout  & \Decoder5~0_combout )))

	.dataa(vcc),
	.datab(\Tstep_Q.T4~regout ),
	.datac(\Mux16~combout ),
	.datad(\Decoder5~0_combout ),
	.cin(gnd),
	.combout(\alu|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~12 .lut_mask = 16'h3CF0;
defparam \alu|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N15
cycloneii_lcell_ff \A|R_OUT[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux14~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|R_OUT [13]));

// Location: LCCOMB_X33_Y25_N14
cycloneii_lcell_comb \alu|Res~13 (
// Equation(s):
// \alu|Res~13_combout  = (\Mux14~combout  & \A|R_OUT [13])

	.dataa(\Mux14~combout ),
	.datab(vcc),
	.datac(\A|R_OUT [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Res~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Res~13 .lut_mask = 16'hA0A0;
defparam \alu|Res~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N13
cycloneii_lcell_ff \regG|R_OUT[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\regG|R_OUT[13]~44_combout ),
	.sdata(\alu|Res~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ALU_and~0_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|R_OUT [13]));

// Location: LCCOMB_X31_Y25_N18
cycloneii_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\regG|R_OUT [13] & !Select[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\regG|R_OUT [13]),
	.datad(Select[0]),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'h00F0;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneii_lcell_comb \reg_7|saida_pc[9]~35 (
// Equation(s):
// \reg_7|saida_pc[9]~35_combout  = (\reg_7|saida_pc [9] & (!\reg_7|saida_pc[8]~34 )) # (!\reg_7|saida_pc [9] & ((\reg_7|saida_pc[8]~34 ) # (GND)))
// \reg_7|saida_pc[9]~36  = CARRY((!\reg_7|saida_pc[8]~34 ) # (!\reg_7|saida_pc [9]))

	.dataa(vcc),
	.datab(\reg_7|saida_pc [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg_7|saida_pc[8]~34 ),
	.combout(\reg_7|saida_pc[9]~35_combout ),
	.cout(\reg_7|saida_pc[9]~36 ));
// synopsys translate_off
defparam \reg_7|saida_pc[9]~35 .lut_mask = 16'h3C3F;
defparam \reg_7|saida_pc[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y26_N19
cycloneii_lcell_ff \reg_7|saida_pc[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_7|saida_pc[9]~35_combout ),
	.sdata(\Mux18~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\pc_in~0_combout ),
	.ena(\reg_7|saida_pc[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|saida_pc [9]));

// Location: LCCOMB_X29_Y26_N22
cycloneii_lcell_comb \reg_7|saida_pc[11]~39 (
// Equation(s):
// \reg_7|saida_pc[11]~39_combout  = (\reg_7|saida_pc [11] & (!\reg_7|saida_pc[10]~38 )) # (!\reg_7|saida_pc [11] & ((\reg_7|saida_pc[10]~38 ) # (GND)))
// \reg_7|saida_pc[11]~40  = CARRY((!\reg_7|saida_pc[10]~38 ) # (!\reg_7|saida_pc [11]))

	.dataa(vcc),
	.datab(\reg_7|saida_pc [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg_7|saida_pc[10]~38 ),
	.combout(\reg_7|saida_pc[11]~39_combout ),
	.cout(\reg_7|saida_pc[11]~40 ));
// synopsys translate_off
defparam \reg_7|saida_pc[11]~39 .lut_mask = 16'h3C3F;
defparam \reg_7|saida_pc[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y26_N23
cycloneii_lcell_ff \reg_7|saida_pc[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_7|saida_pc[11]~39_combout ),
	.sdata(\Mux16~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\pc_in~0_combout ),
	.ena(\reg_7|saida_pc[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|saida_pc [11]));

// Location: LCFF_X29_Y26_N27
cycloneii_lcell_ff \reg_7|saida_pc[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_7|saida_pc[13]~43_combout ),
	.sdata(\Mux14~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\pc_in~0_combout ),
	.ena(\reg_7|saida_pc[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|saida_pc [13]));

// Location: LCFF_X31_Y25_N21
cycloneii_lcell_ff \reg_6|R_OUT[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Mux14~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|R_OUT [13]));

// Location: LCCOMB_X31_Y25_N22
cycloneii_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (\Mux14~1_combout  & ((\reg_7|saida_pc [13]) # ((!Select[1])))) # (!\Mux14~1_combout  & (((\reg_6|R_OUT [13] & Select[1]))))

	.dataa(\Mux14~1_combout ),
	.datab(\reg_7|saida_pc [13]),
	.datac(\reg_6|R_OUT [13]),
	.datad(Select[1]),
	.cin(gnd),
	.combout(\Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = 16'hD8AA;
defparam \Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneii_lcell_comb \Mux14~5 (
// Equation(s):
// \Mux14~5_combout  = (Select[3] & (((!\Mux27~6_combout )))) # (!Select[3] & ((\Mux27~6_combout  & ((\Mux14~2_combout ))) # (!\Mux27~6_combout  & (\Mux14~4_combout ))))

	.dataa(\Mux14~4_combout ),
	.datab(Select[3]),
	.datac(\Mux27~6_combout ),
	.datad(\Mux14~2_combout ),
	.cin(gnd),
	.combout(\Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~5 .lut_mask = 16'h3E0E;
defparam \Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneii_lcell_comb Mux14(
// Equation(s):
// \Mux14~combout  = (\Mux14~5_combout  & (((\Mux14~0_combout ) # (!\Mux27~1_combout )))) # (!\Mux14~5_combout  & (\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [13] & ((\Mux27~1_combout ))))

	.dataa(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datab(\Mux14~0_combout ),
	.datac(\Mux14~5_combout ),
	.datad(\Mux27~1_combout ),
	.cin(gnd),
	.combout(\Mux14~combout ),
	.cout());
// synopsys translate_off
defparam Mux14.lut_mask = 16'hCAF0;
defparam Mux14.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y26_N21
cycloneii_lcell_ff \reg_6|R_OUT[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux13~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|R_OUT [14]));

// Location: LCFF_X30_Y26_N9
cycloneii_lcell_ff \reg_5|R_OUT[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux13~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|R_OUT [14]));

// Location: LCCOMB_X30_Y26_N26
cycloneii_lcell_comb \reg_4|R_OUT[14]~feeder (
// Equation(s):
// \reg_4|R_OUT[14]~feeder_combout  = \Mux13~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux13~combout ),
	.cin(gnd),
	.combout(\reg_4|R_OUT[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|R_OUT[14]~feeder .lut_mask = 16'hFF00;
defparam \reg_4|R_OUT[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N27
cycloneii_lcell_ff \reg_4|R_OUT[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_4|R_OUT[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|R_OUT [14]));

// Location: LCCOMB_X30_Y26_N8
cycloneii_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (Select[0] & ((Select[1]) # ((\reg_5|R_OUT [14])))) # (!Select[0] & (!Select[1] & ((\reg_4|R_OUT [14]))))

	.dataa(Select[0]),
	.datab(Select[1]),
	.datac(\reg_5|R_OUT [14]),
	.datad(\reg_4|R_OUT [14]),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hB9A8;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N20
cycloneii_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (Select[1] & ((\Mux13~1_combout  & (\reg_7|saida_pc [14])) # (!\Mux13~1_combout  & ((\reg_6|R_OUT [14]))))) # (!Select[1] & (((\Mux13~1_combout ))))

	.dataa(\reg_7|saida_pc [14]),
	.datab(Select[1]),
	.datac(\reg_6|R_OUT [14]),
	.datad(\Mux13~1_combout ),
	.cin(gnd),
	.combout(\Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = 16'hBBC0;
defparam \Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneii_lcell_comb \Mux13~5 (
// Equation(s):
// \Mux13~5_combout  = (Select[3] & (((!\Mux27~6_combout )))) # (!Select[3] & ((\Mux27~6_combout  & ((\Mux13~2_combout ))) # (!\Mux27~6_combout  & (\Mux13~4_combout ))))

	.dataa(\Mux13~4_combout ),
	.datab(Select[3]),
	.datac(\Mux27~6_combout ),
	.datad(\Mux13~2_combout ),
	.cin(gnd),
	.combout(\Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~5 .lut_mask = 16'h3E0E;
defparam \Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hACAC;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 (
	.dataa(vcc),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(vcc),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .lut_mask = 16'hFFCC;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N7
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]));

// Location: LCCOMB_X27_Y23_N28
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datab(vcc),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hAFA0;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N29
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]));

// Location: LCCOMB_X27_Y23_N10
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(vcc),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hF3C0;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N11
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]));

// Location: LCCOMB_X27_Y23_N8
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datab(vcc),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hAFA0;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N9
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]));

// Location: LCCOMB_X27_Y23_N30
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(vcc),
	.datab(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hCFC0;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N31
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]));

// Location: LCCOMB_X27_Y23_N4
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(vcc),
	.datab(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hCFC0;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N5
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]));

// Location: LCCOMB_X27_Y23_N2
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hACAC;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N3
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]));

// Location: LCFF_X30_Y26_N31
cycloneii_lcell_ff \reg_4|R_OUT[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux12~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|R_OUT [15]));

// Location: LCFF_X30_Y26_N29
cycloneii_lcell_ff \reg_5|R_OUT[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux12~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|R_OUT [15]));

// Location: LCCOMB_X30_Y26_N30
cycloneii_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (Select[0] & ((Select[1]) # ((\reg_5|R_OUT [15])))) # (!Select[0] & (!Select[1] & (\reg_4|R_OUT [15])))

	.dataa(Select[0]),
	.datab(Select[1]),
	.datac(\reg_4|R_OUT [15]),
	.datad(\reg_5|R_OUT [15]),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hBA98;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N31
cycloneii_lcell_ff \reg_6|R_OUT[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Mux12~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|R_OUT [15]));

// Location: LCCOMB_X34_Y26_N22
cycloneii_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (\Mux12~1_combout  & ((\reg_7|saida_pc [15]) # ((!Select[1])))) # (!\Mux12~1_combout  & (((Select[1] & \reg_6|R_OUT [15]))))

	.dataa(\reg_7|saida_pc [15]),
	.datab(\Mux12~1_combout ),
	.datac(Select[1]),
	.datad(\reg_6|R_OUT [15]),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'hBC8C;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N23
cycloneii_lcell_ff \reg_3|R_OUT[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux12~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|R_OUT [15]));

// Location: LCFF_X31_Y24_N29
cycloneii_lcell_ff \reg_1|R_OUT[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux12~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|R_OUT [15]));

// Location: LCCOMB_X31_Y24_N22
cycloneii_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = (\Mux12~3_combout  & (((\reg_3|R_OUT [15])) # (!Select[0]))) # (!\Mux12~3_combout  & (Select[0] & ((\reg_1|R_OUT [15]))))

	.dataa(\Mux12~3_combout ),
	.datab(Select[0]),
	.datac(\reg_3|R_OUT [15]),
	.datad(\reg_1|R_OUT [15]),
	.cin(gnd),
	.combout(\Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~4 .lut_mask = 16'hE6A2;
defparam \Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneii_lcell_comb \Mux12~5 (
// Equation(s):
// \Mux12~5_combout  = (Select[3] & (((!\Mux27~6_combout )))) # (!Select[3] & ((\Mux27~6_combout  & (\Mux12~2_combout )) # (!\Mux27~6_combout  & ((\Mux12~4_combout )))))

	.dataa(Select[3]),
	.datab(\Mux12~2_combout ),
	.datac(\Mux27~6_combout ),
	.datad(\Mux12~4_combout ),
	.cin(gnd),
	.combout(\Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~5 .lut_mask = 16'h4F4A;
defparam \Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneii_lcell_comb Mux12(
// Equation(s):
// \Mux12~combout  = (\Mux27~1_combout  & ((\Mux12~5_combout  & (\Mux12~0_combout )) # (!\Mux12~5_combout  & ((\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [15]))))) # (!\Mux27~1_combout  & (((\Mux12~5_combout ))))

	.dataa(\Mux12~0_combout ),
	.datab(\Mux27~1_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\Mux12~5_combout ),
	.cin(gnd),
	.combout(\Mux12~combout ),
	.cout());
// synopsys translate_off
defparam Mux12.lut_mask = 16'hBBC0;
defparam Mux12.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneii_lcell_comb Mux13(
// Equation(s):
// \Mux13~combout  = (\Mux13~5_combout  & ((\Mux13~0_combout ) # ((!\Mux27~1_combout )))) # (!\Mux13~5_combout  & (((\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [14] & \Mux27~1_combout ))))

	.dataa(\Mux13~0_combout ),
	.datab(\Mux13~5_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datad(\Mux27~1_combout ),
	.cin(gnd),
	.combout(\Mux13~combout ),
	.cout());
// synopsys translate_off
defparam Mux13.lut_mask = 16'hB8CC;
defparam Mux13.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N25
cycloneii_lcell_ff \reg_2|R_OUT[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux15~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|R_OUT [12]));

// Location: LCFF_X30_Y24_N19
cycloneii_lcell_ff \reg_0|R_OUT[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux15~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|R_OUT [12]));

// Location: LCCOMB_X30_Y24_N24
cycloneii_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = (Select[0] & (Select[1])) # (!Select[0] & ((Select[1] & (\reg_2|R_OUT [12])) # (!Select[1] & ((\reg_0|R_OUT [12])))))

	.dataa(Select[0]),
	.datab(Select[1]),
	.datac(\reg_2|R_OUT [12]),
	.datad(\reg_0|R_OUT [12]),
	.cin(gnd),
	.combout(\Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = 16'hD9C8;
defparam \Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N25
cycloneii_lcell_ff \reg_1|R_OUT[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux15~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|R_OUT [12]));

// Location: LCFF_X31_Y24_N27
cycloneii_lcell_ff \reg_3|R_OUT[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux15~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|R_OUT [12]));

// Location: LCCOMB_X31_Y24_N24
cycloneii_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = (Select[0] & ((\Mux15~3_combout  & ((\reg_3|R_OUT [12]))) # (!\Mux15~3_combout  & (\reg_1|R_OUT [12])))) # (!Select[0] & (\Mux15~3_combout ))

	.dataa(Select[0]),
	.datab(\Mux15~3_combout ),
	.datac(\reg_1|R_OUT [12]),
	.datad(\reg_3|R_OUT [12]),
	.cin(gnd),
	.combout(\Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~4 .lut_mask = 16'hEC64;
defparam \Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneii_lcell_comb \Mux15~5 (
// Equation(s):
// \Mux15~5_combout  = (\Mux27~6_combout  & (\Mux15~2_combout  & ((!Select[3])))) # (!\Mux27~6_combout  & (((\Mux15~4_combout ) # (Select[3]))))

	.dataa(\Mux15~2_combout ),
	.datab(\Mux15~4_combout ),
	.datac(\Mux27~6_combout ),
	.datad(Select[3]),
	.cin(gnd),
	.combout(\Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~5 .lut_mask = 16'h0FAC;
defparam \Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneii_lcell_comb Mux15(
// Equation(s):
// \Mux15~combout  = (\Mux15~5_combout  & ((\Mux15~0_combout ) # ((!\Mux27~1_combout )))) # (!\Mux15~5_combout  & (((\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [12] & \Mux27~1_combout ))))

	.dataa(\Mux15~0_combout ),
	.datab(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datac(\Mux15~5_combout ),
	.datad(\Mux27~1_combout ),
	.cin(gnd),
	.combout(\Mux15~combout ),
	.cout());
// synopsys translate_off
defparam Mux15.lut_mask = 16'hACF0;
defparam Mux15.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N9
cycloneii_lcell_ff \reg_5|R_OUT[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux16~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|R_OUT [11]));

// Location: LCCOMB_X30_Y26_N10
cycloneii_lcell_comb \reg_4|R_OUT[11]~feeder (
// Equation(s):
// \reg_4|R_OUT[11]~feeder_combout  = \Mux16~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux16~combout ),
	.cin(gnd),
	.combout(\reg_4|R_OUT[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|R_OUT[11]~feeder .lut_mask = 16'hFF00;
defparam \reg_4|R_OUT[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N11
cycloneii_lcell_ff \reg_4|R_OUT[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_4|R_OUT[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|R_OUT [11]));

// Location: LCCOMB_X30_Y25_N8
cycloneii_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (Select[1] & (Select[0])) # (!Select[1] & ((Select[0] & (\reg_5|R_OUT [11])) # (!Select[0] & ((\reg_4|R_OUT [11])))))

	.dataa(Select[1]),
	.datab(Select[0]),
	.datac(\reg_5|R_OUT [11]),
	.datad(\reg_4|R_OUT [11]),
	.cin(gnd),
	.combout(\Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = 16'hD9C8;
defparam \Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N7
cycloneii_lcell_ff \reg_6|R_OUT[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Mux16~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|R_OUT [11]));

// Location: LCCOMB_X30_Y25_N18
cycloneii_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = (Select[1] & ((\Mux16~1_combout  & (\reg_7|saida_pc [11])) # (!\Mux16~1_combout  & ((\reg_6|R_OUT [11]))))) # (!Select[1] & (\Mux16~1_combout ))

	.dataa(Select[1]),
	.datab(\Mux16~1_combout ),
	.datac(\reg_7|saida_pc [11]),
	.datad(\reg_6|R_OUT [11]),
	.cin(gnd),
	.combout(\Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~2 .lut_mask = 16'hE6C4;
defparam \Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cycloneii_lcell_comb \Mux16~5 (
// Equation(s):
// \Mux16~5_combout  = (Select[3] & (((!\Mux27~6_combout )))) # (!Select[3] & ((\Mux27~6_combout  & ((\Mux16~2_combout ))) # (!\Mux27~6_combout  & (\Mux16~4_combout ))))

	.dataa(\Mux16~4_combout ),
	.datab(\Mux16~2_combout ),
	.datac(Select[3]),
	.datad(\Mux27~6_combout ),
	.cin(gnd),
	.combout(\Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~5 .lut_mask = 16'h0CFA;
defparam \Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
cycloneii_lcell_comb Mux16(
// Equation(s):
// \Mux16~combout  = (\Mux16~5_combout  & ((\Mux16~0_combout ) # ((!\Mux27~1_combout )))) # (!\Mux16~5_combout  & (((\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [11] & \Mux27~1_combout ))))

	.dataa(\Mux16~0_combout ),
	.datab(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datac(\Mux16~5_combout ),
	.datad(\Mux27~1_combout ),
	.cin(gnd),
	.combout(\Mux16~combout ),
	.cout());
// synopsys translate_off
defparam Mux16.lut_mask = 16'hACF0;
defparam Mux16.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneii_lcell_comb Mux18(
// Equation(s):
// \Mux18~combout  = (\Mux18~5_combout  & ((\Mux18~0_combout ) # ((!\Mux27~1_combout )))) # (!\Mux18~5_combout  & (((\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [9] & \Mux27~1_combout ))))

	.dataa(\Mux18~0_combout ),
	.datab(\Mux18~5_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datad(\Mux27~1_combout ),
	.cin(gnd),
	.combout(\Mux18~combout ),
	.cout());
// synopsys translate_off
defparam Mux18.lut_mask = 16'hB8CC;
defparam Mux18.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(vcc),
	.datab(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hCFC0;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N17
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]));

// Location: LCCOMB_X27_Y23_N14
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hB8B8;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N15
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X27_Y23_N12
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(vcc),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFC30;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N13
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X27_Y23_N26
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datab(vcc),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hAFA0;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N27
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X27_Y23_N24
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(vcc),
	.datab(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hCFC0;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N25
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X27_Y23_N22
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hB8B8;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N23
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X27_Y23_N20
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(vcc),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF3C0;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N21
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X27_Y23_N18
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hE2E2;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N19
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCCOMB_X30_Y25_N28
cycloneii_lcell_comb Mux19(
// Equation(s):
// \Mux19~combout  = (\Mux19~5_combout  & ((\Mux19~0_combout ) # ((!\Mux27~1_combout )))) # (!\Mux19~5_combout  & (((\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [8] & \Mux27~1_combout ))))

	.dataa(\Mux19~0_combout ),
	.datab(\Mux19~5_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datad(\Mux27~1_combout ),
	.cin(gnd),
	.combout(\Mux19~combout ),
	.cout());
// synopsys translate_off
defparam Mux19.lut_mask = 16'hB8CC;
defparam Mux19.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N31
cycloneii_lcell_ff \A|R_OUT[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux20~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|R_OUT [7]));

// Location: LCCOMB_X32_Y23_N30
cycloneii_lcell_comb \alu|Res~7 (
// Equation(s):
// \alu|Res~7_combout  = (\Mux20~combout  & \A|R_OUT [7])

	.dataa(\Mux20~combout ),
	.datab(vcc),
	.datac(\A|R_OUT [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Res~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Res~7 .lut_mask = 16'hA0A0;
defparam \alu|Res~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N1
cycloneii_lcell_ff \regG|R_OUT[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\regG|R_OUT[7]~32_combout ),
	.sdata(\alu|Res~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ALU_and~0_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|R_OUT [7]));

// Location: LCCOMB_X31_Y25_N6
cycloneii_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\regG|R_OUT [7] & !Select[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\regG|R_OUT [7]),
	.datad(Select[0]),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'h00F0;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneii_lcell_comb Mux20(
// Equation(s):
// \Mux20~combout  = (\Mux20~5_combout  & (((\Mux20~0_combout ) # (!\Mux27~1_combout )))) # (!\Mux20~5_combout  & (\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\Mux27~1_combout ))))

	.dataa(\Mux20~5_combout ),
	.datab(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datac(\Mux20~0_combout ),
	.datad(\Mux27~1_combout ),
	.cin(gnd),
	.combout(\Mux20~combout ),
	.cout());
// synopsys translate_off
defparam Mux20.lut_mask = 16'hE4AA;
defparam Mux20.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneii_lcell_comb Mux21(
// Equation(s):
// \Mux21~combout  = (\Mux21~5_combout  & ((\Mux21~0_combout ) # ((!\Mux27~1_combout )))) # (!\Mux21~5_combout  & (((\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [6] & \Mux27~1_combout ))))

	.dataa(\Mux21~5_combout ),
	.datab(\Mux21~0_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datad(\Mux27~1_combout ),
	.cin(gnd),
	.combout(\Mux21~combout ),
	.cout());
// synopsys translate_off
defparam Mux21.lut_mask = 16'hD8AA;
defparam Mux21.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N1
cycloneii_lcell_ff \reg_3|R_OUT[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux22~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|R_OUT [5]));

// Location: LCFF_X32_Y24_N23
cycloneii_lcell_ff \reg_2|R_OUT[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux22~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|R_OUT [5]));

// Location: LCFF_X33_Y24_N29
cycloneii_lcell_ff \reg_1|R_OUT[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux22~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|R_OUT [5]));

// Location: LCFF_X33_Y24_N23
cycloneii_lcell_ff \reg_0|R_OUT[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux22~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|R_OUT [5]));

// Location: LCCOMB_X33_Y24_N28
cycloneii_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = (Select[1] & (Select[0])) # (!Select[1] & ((Select[0] & (\reg_1|R_OUT [5])) # (!Select[0] & ((\reg_0|R_OUT [5])))))

	.dataa(Select[1]),
	.datab(Select[0]),
	.datac(\reg_1|R_OUT [5]),
	.datad(\reg_0|R_OUT [5]),
	.cin(gnd),
	.combout(\Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~3 .lut_mask = 16'hD9C8;
defparam \Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneii_lcell_comb \Mux22~4 (
// Equation(s):
// \Mux22~4_combout  = (Select[1] & ((\Mux22~3_combout  & (\reg_3|R_OUT [5])) # (!\Mux22~3_combout  & ((\reg_2|R_OUT [5]))))) # (!Select[1] & (((\Mux22~3_combout ))))

	.dataa(Select[1]),
	.datab(\reg_3|R_OUT [5]),
	.datac(\reg_2|R_OUT [5]),
	.datad(\Mux22~3_combout ),
	.cin(gnd),
	.combout(\Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~4 .lut_mask = 16'hDDA0;
defparam \Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N11
cycloneii_lcell_ff \reg_7|saida_pc[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_7|saida_pc[5]~27_combout ),
	.sdata(\Mux22~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\pc_in~0_combout ),
	.ena(\reg_7|saida_pc[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|saida_pc [5]));

// Location: LCFF_X31_Y26_N11
cycloneii_lcell_ff \reg_6|R_OUT[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Mux22~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|R_OUT [5]));

// Location: LCFF_X34_Y25_N17
cycloneii_lcell_ff \reg_4|R_OUT[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux22~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|R_OUT [5]));

// Location: LCFF_X34_Y25_N31
cycloneii_lcell_ff \reg_5|R_OUT[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux22~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|R_OUT [5]));

// Location: LCCOMB_X34_Y25_N16
cycloneii_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = (Select[1] & (Select[0])) # (!Select[1] & ((Select[0] & ((\reg_5|R_OUT [5]))) # (!Select[0] & (\reg_4|R_OUT [5]))))

	.dataa(Select[1]),
	.datab(Select[0]),
	.datac(\reg_4|R_OUT [5]),
	.datad(\reg_5|R_OUT [5]),
	.cin(gnd),
	.combout(\Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~1 .lut_mask = 16'hDC98;
defparam \Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneii_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = (Select[1] & ((\Mux22~1_combout  & (\reg_7|saida_pc [5])) # (!\Mux22~1_combout  & ((\reg_6|R_OUT [5]))))) # (!Select[1] & (((\Mux22~1_combout ))))

	.dataa(Select[1]),
	.datab(\reg_7|saida_pc [5]),
	.datac(\reg_6|R_OUT [5]),
	.datad(\Mux22~1_combout ),
	.cin(gnd),
	.combout(\Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~2 .lut_mask = 16'hDDA0;
defparam \Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneii_lcell_comb \Mux22~5 (
// Equation(s):
// \Mux22~5_combout  = (\Mux27~6_combout  & (((!Select[3] & \Mux22~2_combout )))) # (!\Mux27~6_combout  & ((\Mux22~4_combout ) # ((Select[3]))))

	.dataa(\Mux27~6_combout ),
	.datab(\Mux22~4_combout ),
	.datac(Select[3]),
	.datad(\Mux22~2_combout ),
	.cin(gnd),
	.combout(\Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~5 .lut_mask = 16'h5E54;
defparam \Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cycloneii_lcell_comb Mux22(
// Equation(s):
// \Mux22~combout  = (\Mux22~5_combout  & ((\Mux22~0_combout ) # ((!\Mux27~1_combout )))) # (!\Mux22~5_combout  & (((\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [5] & \Mux27~1_combout ))))

	.dataa(\Mux22~0_combout ),
	.datab(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(\Mux22~5_combout ),
	.datad(\Mux27~1_combout ),
	.cin(gnd),
	.combout(\Mux22~combout ),
	.cout());
// synopsys translate_off
defparam Mux22.lut_mask = 16'hACF0;
defparam Mux22.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneii_lcell_comb Mux23(
// Equation(s):
// \Mux23~combout  = (\Mux23~5_combout  & ((\Mux23~0_combout ) # ((!\Mux27~1_combout )))) # (!\Mux23~5_combout  & (((\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [4] & \Mux27~1_combout ))))

	.dataa(\Mux23~0_combout ),
	.datab(\Mux23~5_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(\Mux27~1_combout ),
	.cin(gnd),
	.combout(\Mux23~combout ),
	.cout());
// synopsys translate_off
defparam Mux23.lut_mask = 16'hB8CC;
defparam Mux23.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N27
cycloneii_lcell_ff \reg_3|R_OUT[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux24~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|R_OUT [3]));

// Location: LCFF_X34_Y26_N9
cycloneii_lcell_ff \reg_2|R_OUT[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux24~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_2|R_OUT [3]));

// Location: LCCOMB_X34_Y26_N26
cycloneii_lcell_comb \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = (\Mux24~3_combout  & (((\reg_3|R_OUT [3])) # (!Select[1]))) # (!\Mux24~3_combout  & (Select[1] & ((\reg_2|R_OUT [3]))))

	.dataa(\Mux24~3_combout ),
	.datab(Select[1]),
	.datac(\reg_3|R_OUT [3]),
	.datad(\reg_2|R_OUT [3]),
	.cin(gnd),
	.combout(\Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~4 .lut_mask = 16'hE6A2;
defparam \Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneii_lcell_comb \Mux24~5 (
// Equation(s):
// \Mux24~5_combout  = (Select[3] & (((!\Mux27~6_combout )))) # (!Select[3] & ((\Mux27~6_combout  & (\Mux24~2_combout )) # (!\Mux27~6_combout  & ((\Mux24~4_combout )))))

	.dataa(\Mux24~2_combout ),
	.datab(Select[3]),
	.datac(\Mux27~6_combout ),
	.datad(\Mux24~4_combout ),
	.cin(gnd),
	.combout(\Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~5 .lut_mask = 16'h2F2C;
defparam \Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N24
cycloneii_lcell_comb Mux24(
// Equation(s):
// \Mux24~combout  = (\Mux27~1_combout  & ((\Mux24~5_combout  & (\Mux24~0_combout )) # (!\Mux24~5_combout  & ((\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [3]))))) # (!\Mux27~1_combout  & (((\Mux24~5_combout ))))

	.dataa(\Mux27~1_combout ),
	.datab(\Mux24~0_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\Mux24~5_combout ),
	.cin(gnd),
	.combout(\Mux24~combout ),
	.cout());
// synopsys translate_off
defparam Mux24.lut_mask = 16'hDDA0;
defparam Mux24.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneii_lcell_comb \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(vcc),
	.datab(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hCFC0;
defparam \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N1
cycloneii_lcell_ff \memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memPrincipal|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCCOMB_X33_Y26_N0
cycloneii_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\regG|R_OUT [2] & !Select[0])

	.dataa(\regG|R_OUT [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(Select[0]),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'h00AA;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N11
cycloneii_lcell_ff \reg_4|R_OUT[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux25~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|R_OUT [2]));

// Location: LCCOMB_X34_Y25_N10
cycloneii_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = (Select[0] & ((\reg_5|R_OUT [2]) # ((Select[1])))) # (!Select[0] & (((\reg_4|R_OUT [2] & !Select[1]))))

	.dataa(\reg_5|R_OUT [2]),
	.datab(Select[0]),
	.datac(\reg_4|R_OUT [2]),
	.datad(Select[1]),
	.cin(gnd),
	.combout(\Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~1 .lut_mask = 16'hCCB8;
defparam \Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y26_N11
cycloneii_lcell_ff \reg_6|R_OUT[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Mux25~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|R_OUT [2]));

// Location: LCCOMB_X34_Y26_N14
cycloneii_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = (\Mux25~1_combout  & ((\reg_7|saida_pc [2]) # ((!Select[1])))) # (!\Mux25~1_combout  & (((Select[1] & \reg_6|R_OUT [2]))))

	.dataa(\reg_7|saida_pc [2]),
	.datab(\Mux25~1_combout ),
	.datac(Select[1]),
	.datad(\reg_6|R_OUT [2]),
	.cin(gnd),
	.combout(\Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~2 .lut_mask = 16'hBC8C;
defparam \Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cycloneii_lcell_comb \Mux25~5 (
// Equation(s):
// \Mux25~5_combout  = (Select[3] & (((!\Mux27~6_combout )))) # (!Select[3] & ((\Mux27~6_combout  & ((\Mux25~2_combout ))) # (!\Mux27~6_combout  & (\Mux25~4_combout ))))

	.dataa(\Mux25~4_combout ),
	.datab(Select[3]),
	.datac(\Mux25~2_combout ),
	.datad(\Mux27~6_combout ),
	.cin(gnd),
	.combout(\Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~5 .lut_mask = 16'h30EE;
defparam \Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N10
cycloneii_lcell_comb Mux25(
// Equation(s):
// \Mux25~combout  = (\Mux27~1_combout  & ((\Mux25~5_combout  & ((\Mux25~0_combout ))) # (!\Mux25~5_combout  & (\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [2])))) # (!\Mux27~1_combout  & (((\Mux25~5_combout ))))

	.dataa(\Mux27~1_combout ),
	.datab(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\Mux25~0_combout ),
	.datad(\Mux25~5_combout ),
	.cin(gnd),
	.combout(\Mux25~combout ),
	.cout());
// synopsys translate_off
defparam Mux25.lut_mask = 16'hF588;
defparam Mux25.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N5
cycloneii_lcell_ff \reg_7|saida_pc[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_7|saida_pc[2]~21_combout ),
	.sdata(\Mux25~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\pc_in~0_combout ),
	.ena(\reg_7|saida_pc[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|saida_pc [2]));

// Location: LCFF_X36_Y26_N13
cycloneii_lcell_ff \regIR|R_OUT[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memInstr|altsyncram_component|auto_generated|q_a [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regIR|R_OUT [13]));

// Location: LCCOMB_X36_Y26_N18
cycloneii_lcell_comb \Decoder4~0 (
// Equation(s):
// \Decoder4~0_combout  = (\regIR|R_OUT [15] & \regIR|R_OUT [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\regIR|R_OUT [15]),
	.datad(\regIR|R_OUT [13]),
	.cin(gnd),
	.combout(\Decoder4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder4~0 .lut_mask = 16'hF000;
defparam \Decoder4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneii_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\Selector7~0_combout ) # ((!\regIR|R_OUT [14] & (\Decoder4~0_combout  & \Tstep_Q.T4~regout )))

	.dataa(\Selector7~0_combout ),
	.datab(\regIR|R_OUT [14]),
	.datac(\Decoder4~0_combout ),
	.datad(\Tstep_Q.T4~regout ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hBAAA;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneii_lcell_comb \Selector7~3 (
// Equation(s):
// \Selector7~3_combout  = (\regIR|R_OUT [14] & (!\regIR|R_OUT [11] & (\regIR|R_OUT [13] & \regIR|R_OUT [15])))

	.dataa(\regIR|R_OUT [14]),
	.datab(\regIR|R_OUT [11]),
	.datac(\regIR|R_OUT [13]),
	.datad(\regIR|R_OUT [15]),
	.cin(gnd),
	.combout(\Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~3 .lut_mask = 16'h2000;
defparam \Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneii_lcell_comb \Selector7~4 (
// Equation(s):
// \Selector7~4_combout  = (\Selector7~3_combout  & ((\Equal0~4_combout  & (\regIR|R_OUT [10] & !\regIR|R_OUT [9])) # (!\Equal0~4_combout  & (!\regIR|R_OUT [10] & \regIR|R_OUT [9]))))

	.dataa(\Equal0~4_combout ),
	.datab(\Selector7~3_combout ),
	.datac(\regIR|R_OUT [10]),
	.datad(\regIR|R_OUT [9]),
	.cin(gnd),
	.combout(\Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~4 .lut_mask = 16'h0480;
defparam \Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneii_lcell_comb \Tstep_D.T4~0 (
// Equation(s):
// \Tstep_D.T4~0_combout  = (!\Selector7~2_combout  & (!\Selector7~1_combout  & (!\Selector7~4_combout  & \Tstep_Q.T3~regout )))

	.dataa(\Selector7~2_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\Selector7~4_combout ),
	.datad(\Tstep_Q.T3~regout ),
	.cin(gnd),
	.combout(\Tstep_D.T4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep_D.T4~0 .lut_mask = 16'h0100;
defparam \Tstep_D.T4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N19
cycloneii_lcell_ff \Tstep_Q.T4 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Tstep_D.T4~0_combout ),
	.sdata(gnd),
	.aclr(!\Resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Tstep_Q.T4~regout ));

// Location: LCCOMB_X36_Y26_N26
cycloneii_lcell_comb \ALU_and~0 (
// Equation(s):
// \ALU_and~0_combout  = (!\regIR|R_OUT [13] & (\Tstep_Q.T4~regout  & (\regIR|R_OUT [14] & \regIR|R_OUT [15])))

	.dataa(\regIR|R_OUT [13]),
	.datab(\Tstep_Q.T4~regout ),
	.datac(\regIR|R_OUT [14]),
	.datad(\regIR|R_OUT [15]),
	.cin(gnd),
	.combout(\ALU_and~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_and~0 .lut_mask = 16'h4000;
defparam \ALU_and~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N21
cycloneii_lcell_ff \regG|R_OUT[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\regG|R_OUT[1]~20_combout ),
	.sdata(\alu|Res~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ALU_and~0_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|R_OUT [1]));

// Location: LCCOMB_X33_Y26_N8
cycloneii_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\regG|R_OUT [1] & !Select[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\regG|R_OUT [1]),
	.datad(Select[0]),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'h00F0;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N11
cycloneii_lcell_ff \reg_3|R_OUT[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux26~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_3|R_OUT [1]));

// Location: LCFF_X33_Y24_N5
cycloneii_lcell_ff \reg_1|R_OUT[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux26~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_1|R_OUT [1]));

// Location: LCFF_X33_Y24_N31
cycloneii_lcell_ff \reg_0|R_OUT[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux26~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_0|R_OUT [1]));

// Location: LCCOMB_X33_Y24_N30
cycloneii_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = (Select[1] & (((Select[0])))) # (!Select[1] & ((Select[0] & (\reg_1|R_OUT [1])) # (!Select[0] & ((\reg_0|R_OUT [1])))))

	.dataa(Select[1]),
	.datab(\reg_1|R_OUT [1]),
	.datac(\reg_0|R_OUT [1]),
	.datad(Select[0]),
	.cin(gnd),
	.combout(\Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~3 .lut_mask = 16'hEE50;
defparam \Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneii_lcell_comb \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = (Select[1] & ((\Mux26~3_combout  & ((\reg_3|R_OUT [1]))) # (!\Mux26~3_combout  & (\reg_2|R_OUT [1])))) # (!Select[1] & (((\Mux26~3_combout ))))

	.dataa(\reg_2|R_OUT [1]),
	.datab(Select[1]),
	.datac(\reg_3|R_OUT [1]),
	.datad(\Mux26~3_combout ),
	.cin(gnd),
	.combout(\Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~4 .lut_mask = 16'hF388;
defparam \Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneii_lcell_comb \Mux26~5 (
// Equation(s):
// \Mux26~5_combout  = (Select[3] & (((!\Mux27~6_combout )))) # (!Select[3] & ((\Mux27~6_combout  & (\Mux26~2_combout )) # (!\Mux27~6_combout  & ((\Mux26~4_combout )))))

	.dataa(\Mux26~2_combout ),
	.datab(Select[3]),
	.datac(\Mux27~6_combout ),
	.datad(\Mux26~4_combout ),
	.cin(gnd),
	.combout(\Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~5 .lut_mask = 16'h2F2C;
defparam \Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N28
cycloneii_lcell_comb Mux26(
// Equation(s):
// \Mux26~combout  = (\Mux27~1_combout  & ((\Mux26~5_combout  & (\Mux26~0_combout )) # (!\Mux26~5_combout  & ((\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [1]))))) # (!\Mux27~1_combout  & (((\Mux26~5_combout ))))

	.dataa(\Mux27~1_combout ),
	.datab(\Mux26~0_combout ),
	.datac(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\Mux26~5_combout ),
	.cin(gnd),
	.combout(\Mux26~combout ),
	.cout());
// synopsys translate_off
defparam Mux26.lut_mask = 16'hDDA0;
defparam Mux26.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N3
cycloneii_lcell_ff \reg_7|saida_pc[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_7|saida_pc[1]~19_combout ),
	.sdata(\Mux26~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\pc_in~0_combout ),
	.ena(\reg_7|saida_pc[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|saida_pc [1]));

// Location: LCFF_X36_Y26_N1
cycloneii_lcell_ff \regIR|R_OUT[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memInstr|altsyncram_component|auto_generated|q_a [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regIR|R_OUT [14]));

// Location: LCCOMB_X35_Y26_N30
cycloneii_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\regIR|R_OUT [15] & ((\regIR|R_OUT [13] & ((!\Tstep_Q.T5~regout ))) # (!\regIR|R_OUT [13] & (!\Tstep_Q.T4~regout )))) # (!\regIR|R_OUT [15] & (((!\Tstep_Q.T4~regout  & !\Tstep_Q.T5~regout ))))

	.dataa(\regIR|R_OUT [13]),
	.datab(\Tstep_Q.T4~regout ),
	.datac(\Tstep_Q.T5~regout ),
	.datad(\regIR|R_OUT [15]),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h1B03;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneii_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (!\Tstep_Q.T1~regout  & (!\Tstep_Q.T2~regout  & ((\regIR|R_OUT [14]) # (\Selector3~0_combout ))))

	.dataa(\Tstep_Q.T1~regout ),
	.datab(\regIR|R_OUT [14]),
	.datac(\Tstep_Q.T2~regout ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'h0504;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \Selector3~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Selector3~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Selector3~1clkctrl_outclk ));
// synopsys translate_off
defparam \Selector3~1clkctrl .clock_type = "global clock";
defparam \Selector3~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneii_lcell_comb \Select[0] (
// Equation(s):
// Select[0] = (GLOBAL(\Selector3~1clkctrl_outclk ) & (\Selector5~11_combout )) # (!GLOBAL(\Selector3~1clkctrl_outclk ) & ((Select[0])))

	.dataa(\Selector5~11_combout ),
	.datab(vcc),
	.datac(\Selector3~1clkctrl_outclk ),
	.datad(Select[0]),
	.cin(gnd),
	.combout(Select[0]),
	.cout());
// synopsys translate_off
defparam \Select[0] .lut_mask = 16'hAFA0;
defparam \Select[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N30
cycloneii_lcell_comb \alu|Res~0 (
// Equation(s):
// \alu|Res~0_combout  = (\Mux27~combout  & \A|R_OUT [0])

	.dataa(vcc),
	.datab(\Mux27~combout ),
	.datac(\A|R_OUT [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Res~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Res~0 .lut_mask = 16'hC0C0;
defparam \alu|Res~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N19
cycloneii_lcell_ff \regG|R_OUT[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\regG|R_OUT[0]~18_combout ),
	.sdata(\alu|Res~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ALU_and~0_combout ),
	.ena(\Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|R_OUT [0]));

// Location: LCCOMB_X33_Y26_N26
cycloneii_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (!Select[0] & \regG|R_OUT [0])

	.dataa(vcc),
	.datab(Select[0]),
	.datac(vcc),
	.datad(\regG|R_OUT [0]),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'h3300;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y26_N5
cycloneii_lcell_ff \reg_6|R_OUT[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Mux27~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decX|Y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_6|R_OUT [0]));

// Location: LCFF_X34_Y25_N3
cycloneii_lcell_ff \reg_4|R_OUT[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux27~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_4|R_OUT [0]));

// Location: LCFF_X34_Y25_N1
cycloneii_lcell_ff \reg_5|R_OUT[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux27~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decX|Y[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_5|R_OUT [0]));

// Location: LCCOMB_X34_Y25_N2
cycloneii_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = (Select[1] & (Select[0])) # (!Select[1] & ((Select[0] & ((\reg_5|R_OUT [0]))) # (!Select[0] & (\reg_4|R_OUT [0]))))

	.dataa(Select[1]),
	.datab(Select[0]),
	.datac(\reg_4|R_OUT [0]),
	.datad(\reg_5|R_OUT [0]),
	.cin(gnd),
	.combout(\Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~2 .lut_mask = 16'hDC98;
defparam \Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneii_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = (Select[1] & ((\Mux27~2_combout  & (\reg_7|saida_pc [0])) # (!\Mux27~2_combout  & ((\reg_6|R_OUT [0]))))) # (!Select[1] & (((\Mux27~2_combout ))))

	.dataa(Select[1]),
	.datab(\reg_7|saida_pc [0]),
	.datac(\reg_6|R_OUT [0]),
	.datad(\Mux27~2_combout ),
	.cin(gnd),
	.combout(\Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~3 .lut_mask = 16'hDDA0;
defparam \Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneii_lcell_comb \Mux27~7 (
// Equation(s):
// \Mux27~7_combout  = (Select[3] & (((!\Mux27~6_combout )))) # (!Select[3] & ((\Mux27~6_combout  & ((\Mux27~3_combout ))) # (!\Mux27~6_combout  & (\Mux27~5_combout ))))

	.dataa(\Mux27~5_combout ),
	.datab(Select[3]),
	.datac(\Mux27~6_combout ),
	.datad(\Mux27~3_combout ),
	.cin(gnd),
	.combout(\Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~7 .lut_mask = 16'h3E0E;
defparam \Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N4
cycloneii_lcell_comb Mux27(
// Equation(s):
// \Mux27~combout  = (\Mux27~7_combout  & (((\Mux27~0_combout ) # (!\Mux27~1_combout )))) # (!\Mux27~7_combout  & (\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [0] & ((\Mux27~1_combout ))))

	.dataa(\memPrincipal|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\Mux27~0_combout ),
	.datac(\Mux27~7_combout ),
	.datad(\Mux27~1_combout ),
	.cin(gnd),
	.combout(\Mux27~combout ),
	.cout());
// synopsys translate_off
defparam Mux27.lut_mask = 16'hCAF0;
defparam Mux27.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N1
cycloneii_lcell_ff \reg_7|saida_pc[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\reg_7|saida_pc[0]~16_combout ),
	.sdata(\Mux27~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\pc_in~0_combout ),
	.ena(\reg_7|saida_pc[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg_7|saida_pc [0]));

// Location: LCFF_X36_Y26_N19
cycloneii_lcell_ff \regIR|R_OUT[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memInstr|altsyncram_component|auto_generated|q_a [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regIR|R_OUT [15]));

// Location: LCCOMB_X35_Y26_N10
cycloneii_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = (!\regIR|R_OUT [15] & !\regIR|R_OUT [14])

	.dataa(vcc),
	.datab(\regIR|R_OUT [15]),
	.datac(\regIR|R_OUT [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~2 .lut_mask = 16'h0303;
defparam \Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneii_lcell_comb \Selector7~5 (
// Equation(s):
// \Selector7~5_combout  = (\Selector7~1_combout ) # ((\Tstep_Q.T3~regout  & ((\Selector7~2_combout ) # (\Selector7~4_combout ))))

	.dataa(\Selector7~2_combout ),
	.datab(\Selector7~1_combout ),
	.datac(\Tstep_Q.T3~regout ),
	.datad(\Selector7~4_combout ),
	.cin(gnd),
	.combout(\Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~5 .lut_mask = 16'hFCEC;
defparam \Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N0
cycloneii_lcell_comb \auto_hub|~GND (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DIN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[0]));
// synopsys translate_off
defparam \DIN[0]~I .input_async_reset = "none";
defparam \DIN[0]~I .input_power_up = "low";
defparam \DIN[0]~I .input_register_mode = "none";
defparam \DIN[0]~I .input_sync_reset = "none";
defparam \DIN[0]~I .oe_async_reset = "none";
defparam \DIN[0]~I .oe_power_up = "low";
defparam \DIN[0]~I .oe_register_mode = "none";
defparam \DIN[0]~I .oe_sync_reset = "none";
defparam \DIN[0]~I .operation_mode = "input";
defparam \DIN[0]~I .output_async_reset = "none";
defparam \DIN[0]~I .output_power_up = "low";
defparam \DIN[0]~I .output_register_mode = "none";
defparam \DIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DIN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[1]));
// synopsys translate_off
defparam \DIN[1]~I .input_async_reset = "none";
defparam \DIN[1]~I .input_power_up = "low";
defparam \DIN[1]~I .input_register_mode = "none";
defparam \DIN[1]~I .input_sync_reset = "none";
defparam \DIN[1]~I .oe_async_reset = "none";
defparam \DIN[1]~I .oe_power_up = "low";
defparam \DIN[1]~I .oe_register_mode = "none";
defparam \DIN[1]~I .oe_sync_reset = "none";
defparam \DIN[1]~I .operation_mode = "input";
defparam \DIN[1]~I .output_async_reset = "none";
defparam \DIN[1]~I .output_power_up = "low";
defparam \DIN[1]~I .output_register_mode = "none";
defparam \DIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DIN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[2]));
// synopsys translate_off
defparam \DIN[2]~I .input_async_reset = "none";
defparam \DIN[2]~I .input_power_up = "low";
defparam \DIN[2]~I .input_register_mode = "none";
defparam \DIN[2]~I .input_sync_reset = "none";
defparam \DIN[2]~I .oe_async_reset = "none";
defparam \DIN[2]~I .oe_power_up = "low";
defparam \DIN[2]~I .oe_register_mode = "none";
defparam \DIN[2]~I .oe_sync_reset = "none";
defparam \DIN[2]~I .operation_mode = "input";
defparam \DIN[2]~I .output_async_reset = "none";
defparam \DIN[2]~I .output_power_up = "low";
defparam \DIN[2]~I .output_register_mode = "none";
defparam \DIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DIN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[3]));
// synopsys translate_off
defparam \DIN[3]~I .input_async_reset = "none";
defparam \DIN[3]~I .input_power_up = "low";
defparam \DIN[3]~I .input_register_mode = "none";
defparam \DIN[3]~I .input_sync_reset = "none";
defparam \DIN[3]~I .oe_async_reset = "none";
defparam \DIN[3]~I .oe_power_up = "low";
defparam \DIN[3]~I .oe_register_mode = "none";
defparam \DIN[3]~I .oe_sync_reset = "none";
defparam \DIN[3]~I .operation_mode = "input";
defparam \DIN[3]~I .output_async_reset = "none";
defparam \DIN[3]~I .output_power_up = "low";
defparam \DIN[3]~I .output_register_mode = "none";
defparam \DIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DIN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DIN[4]));
// synopsys translate_off
defparam \DIN[4]~I .input_async_reset = "none";
defparam \DIN[4]~I .input_power_up = "low";
defparam \DIN[4]~I .input_register_mode = "none";
defparam \DIN[4]~I .input_sync_reset = "none";
defparam \DIN[4]~I .oe_async_reset = "none";
defparam \DIN[4]~I .oe_power_up = "low";
defparam \DIN[4]~I .oe_register_mode = "none";
defparam \DIN[4]~I .oe_sync_reset = "none";
defparam \DIN[4]~I .operation_mode = "input";
defparam \DIN[4]~I .output_async_reset = "none";
defparam \DIN[4]~I .output_power_up = "low";
defparam \DIN[4]~I .output_register_mode = "none";
defparam \DIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Done~I (
	.datain(\Selector7~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Done));
// synopsys translate_off
defparam \Done~I .input_async_reset = "none";
defparam \Done~I .input_power_up = "low";
defparam \Done~I .input_register_mode = "none";
defparam \Done~I .input_sync_reset = "none";
defparam \Done~I .oe_async_reset = "none";
defparam \Done~I .oe_power_up = "low";
defparam \Done~I .oe_register_mode = "none";
defparam \Done~I .oe_sync_reset = "none";
defparam \Done~I .operation_mode = "output";
defparam \Done~I .output_async_reset = "none";
defparam \Done~I .output_power_up = "low";
defparam \Done~I .output_register_mode = "none";
defparam \Done~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
