#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun May 12 16:38:04 2019
# Process ID: 5200
# Current directory: D:/Class Materials/Prime_Checker/HDL_test.runs/synth_1
# Command line: vivado.exe -log prime_checker.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source prime_checker.tcl
# Log file: D:/Class Materials/Prime_Checker/HDL_test.runs/synth_1/prime_checker.vds
# Journal file: D:/Class Materials/Prime_Checker/HDL_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source prime_checker.tcl -notrace
Command: synth_design -top prime_checker -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6368 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 349.246 ; gain = 96.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'prime_checker' [D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/prime_checker.vhd:15]
	Parameter N bound to: 32 - type: integer 
	Parameter number_of_modules bound to: 10 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/prime_checker.vhd:61]
INFO: [Synth 8-638] synthesizing module 'modulo' [D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/modulo.vhd:13]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'modulo' (1#1) [D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/modulo.vhd:13]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/prime_checker.vhd:61]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/prime_checker.vhd:61]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/prime_checker.vhd:61]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/prime_checker.vhd:61]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/prime_checker.vhd:61]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/prime_checker.vhd:61]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/prime_checker.vhd:61]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/prime_checker.vhd:61]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/prime_checker.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'prime_checker' (2#1) [D:/Class Materials/Prime_Checker/HDL_test.srcs/sources_1/new/prime_checker.vhd:15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 402.344 ; gain = 149.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 402.344 ; gain = 149.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 402.344 ; gain = 149.371
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'modulo'
INFO: [Synth 8-5545] ROM "divides_evenly" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'prime_checker'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_internal[9]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "go_internal" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'modulo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
              processing |                              010 |                               01
                finished |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'prime_checker'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 404.980 ; gain = 152.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 10    
	   2 Input     32 Bit       Adders := 9     
	   2 Input     31 Bit       Adders := 10    
+---Registers : 
	               65 Bit    Registers := 10    
	               32 Bit    Registers := 30    
	               31 Bit    Registers := 10    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     65 Bit        Muxes := 10    
	   3 Input     65 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     31 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 63    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module prime_checker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
+---Registers : 
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
Module modulo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   3 Input     65 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divides_evenly" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divides_evenly" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divides_evenly" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divides_evenly" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divides_evenly" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divides_evenly" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divides_evenly" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divides_evenly" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divides_evenly" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divides_evenly" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 621.320 ; gain = 368.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 621.320 ; gain = 368.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 621.320 ; gain = 368.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 621.320 ; gain = 368.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 621.320 ; gain = 368.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 621.320 ; gain = 368.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 621.320 ; gain = 368.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 621.320 ; gain = 368.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 621.320 ; gain = 368.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   318|
|3     |LUT1   |   331|
|4     |LUT2   |   362|
|5     |LUT3   |    10|
|6     |LUT4   |   712|
|7     |LUT5   |   672|
|8     |LUT6   |    84|
|9     |FDRE   |  1965|
|10    |IBUF   |    67|
|11    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+---------+------+
|      |Instance                  |Module   |Cells |
+------+--------------------------+---------+------+
|1     |top                       |         |  4524|
|2     |  \GEN_MODULO[0].MODULOX  |modulo   |   371|
|3     |  \GEN_MODULO[1].MODULOX  |modulo_0 |   370|
|4     |  \GEN_MODULO[2].MODULOX  |modulo_1 |   370|
|5     |  \GEN_MODULO[3].MODULOX  |modulo_2 |   371|
|6     |  \GEN_MODULO[4].MODULOX  |modulo_3 |   370|
|7     |  \GEN_MODULO[5].MODULOX  |modulo_4 |   370|
|8     |  \GEN_MODULO[6].MODULOX  |modulo_5 |   371|
|9     |  \GEN_MODULO[7].MODULOX  |modulo_6 |   370|
|10    |  \GEN_MODULO[8].MODULOX  |modulo_7 |   374|
|11    |  \GEN_MODULO[9].MODULOX  |modulo_8 |   371|
+------+--------------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 621.320 ; gain = 368.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 621.320 ; gain = 368.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 621.320 ; gain = 368.348
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 385 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 667.313 ; gain = 426.059
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Class Materials/Prime_Checker/HDL_test.runs/synth_1/prime_checker.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file prime_checker_utilization_synth.rpt -pb prime_checker_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.091 . Memory (MB): peak = 667.313 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 12 16:38:34 2019...
