#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jul  4 02:11:01 2019
# Process ID: 17712
# Current directory: /home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/project.runs/synth_1
# Command line: vivado -log solution.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source solution.tcl
# Log file: /home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/project.runs/synth_1/solution.vds
# Journal file: /home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source solution.tcl -notrace
Command: synth_design -top solution -part xc7z020clg400-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17715 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1277.285 ; gain = 88.895 ; free physical = 185 ; free virtual = 2688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'solution' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution.v:12]
	Parameter ap_ST_fsm_state1 bound to: 30'b000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 30'b000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 30'b000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 30'b000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 30'b000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 30'b000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 30'b000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 30'b000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 30'b000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 30'b000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 30'b000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 30'b000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 30'b000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 30'b000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 30'b000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 30'b000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 30'b000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 30'b000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 30'b000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 30'b000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 30'b000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 30'b000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 30'b000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 30'b000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 30'b000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 30'b000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 30'b000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 30'b001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 30'b010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 30'b100000000000000000000000000000 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTRL_BUS1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS1_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTRL_BUS1_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTRL_BUS1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTRL_BUS1_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTRL_BUS1_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTRL_BUS2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS2_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTRL_BUS2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTRL_BUS2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTRL_BUS2_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTRL_BUS2_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_CTRL_BUS3_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS3_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTRL_BUS3_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTRL_BUS3_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS3_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS3_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS3_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS3_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTRL_BUS3_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTRL_BUS3_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTRL_BUS3_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_CTRL_BUS1_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_CTRL_BUS2_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_CTRL_BUS3_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution.v:405]
INFO: [Synth 8-6157] synthesizing module 'solution_res_f_0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_res_f_0.v:61]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_res_f_0_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_res_f_0.v:9]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 54 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_res_f_0.v:25]
INFO: [Synth 8-3876] $readmem data file './solution_res_f_0_ram.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_res_f_0.v:28]
INFO: [Synth 8-6155] done synthesizing module 'solution_res_f_0_ram' (1#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_res_f_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_res_f_0' (2#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_res_f_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'solution_ccRet_cp_0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_cp_0.v:49]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_ccRet_cp_0_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_cp_0.v:9]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_cp_0.v:22]
INFO: [Synth 8-3876] $readmem data file './solution_ccRet_cp_0_ram.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_cp_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'solution_ccRet_cp_0_ram' (3#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_cp_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_ccRet_cp_0' (4#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_cp_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'solution_ccRet_ep_0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_ep_0.v:49]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_ccRet_ep_0_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_ep_0.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_ep_0.v:22]
INFO: [Synth 8-3876] $readmem data file './solution_ccRet_ep_0_ram.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_ep_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'solution_ccRet_ep_0_ram' (5#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_ep_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_ccRet_ep_0' (6#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_ep_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'solution_ccRet_co_0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_co_0.v:49]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_ccRet_co_0_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_co_0.v:9]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_co_0.v:22]
INFO: [Synth 8-3876] $readmem data file './solution_ccRet_co_0_ram.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_co_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'solution_ccRet_co_0_ram' (7#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_co_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_ccRet_co_0' (8#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_co_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'solution_ccRet_eo_0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_eo_0.v:49]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_ccRet_eo_0_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_eo_0.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_eo_0.v:22]
INFO: [Synth 8-3876] $readmem data file './solution_ccRet_eo_0_ram.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_eo_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'solution_ccRet_eo_0_ram' (9#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_eo_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_ccRet_eo_0' (10#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_ccRet_eo_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_s_axi' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_MAXDEPTH_DATA_0 bound to: 8'b10000000 
	Parameter ADDR_MAXDEPTH_CTRL bound to: 8'b10000100 
	Parameter ADDR_UNSOLVABLE_DATA_0 bound to: 8'b10001000 
	Parameter ADDR_UNSOLVABLE_CTRL bound to: 8'b10001100 
	Parameter ADDR_ENCODE_LENGTH_DATA_0 bound to: 8'b10010000 
	Parameter ADDR_ENCODE_LENGTH_CTRL bound to: 8'b10010100 
	Parameter ADDR_TWISTMOVE2_DATA_0 bound to: 8'b00010000 
	Parameter ADDR_TWISTMOVE2_CTRL bound to: 8'b00010100 
	Parameter ADDR_FLIPMOVE2_DATA_0 bound to: 8'b00011000 
	Parameter ADDR_FLIPMOVE2_CTRL bound to: 8'b00011100 
	Parameter ADDR_FRTOBR_MOVE2_DATA_0 bound to: 8'b00100000 
	Parameter ADDR_FRTOBR_MOVE2_CTRL bound to: 8'b00100100 
	Parameter ADDR_URFTODLF_MOVE2_DATA_0 bound to: 8'b00101000 
	Parameter ADDR_URFTODLF_MOVE2_CTRL bound to: 8'b00101100 
	Parameter ADDR_URTODF_MOVE2_DATA_0 bound to: 8'b00110000 
	Parameter ADDR_URTODF_MOVE2_CTRL bound to: 8'b00110100 
	Parameter ADDR_URTOUL_MOVE2_DATA_0 bound to: 8'b00111000 
	Parameter ADDR_URTOUL_MOVE2_CTRL bound to: 8'b00111100 
	Parameter ADDR_UBTODF_MOVE2_DATA_0 bound to: 8'b10011000 
	Parameter ADDR_UBTODF_MOVE2_CTRL bound to: 8'b10011100 
	Parameter ADDR_MERGEURTOULANDUBTODF2_DATA_0 bound to: 8'b11000000 
	Parameter ADDR_MERGEURTOULANDUBTODF2_CTRL bound to: 8'b11000100 
	Parameter ADDR_SLICE_URFTODLF_PARITY_PRUN2_DATA_0 bound to: 8'b11001000 
	Parameter ADDR_SLICE_URFTODLF_PARITY_PRUN2_CTRL bound to: 8'b11001100 
	Parameter ADDR_SLICE_URTODF_PARITY_PRUN2_DATA_0 bound to: 8'b11010000 
	Parameter ADDR_SLICE_URTODF_PARITY_PRUN2_CTRL bound to: 8'b11010100 
	Parameter ADDR_SLICE_TWIST_PRUN2_DATA_0 bound to: 8'b11011000 
	Parameter ADDR_SLICE_TWIST_PRUN2_CTRL bound to: 8'b11011100 
	Parameter ADDR_SLICE_FLIP_PRUN2_DATA_0 bound to: 8'b11100000 
	Parameter ADDR_SLICE_FLIP_PRUN2_CTRL bound to: 8'b11100100 
	Parameter ADDR_FACELETS_BASE bound to: 8'b01000000 
	Parameter ADDR_FACELETS_HIGH bound to: 8'b01111111 
	Parameter ADDR_ENCODE_ARRAY_BASE bound to: 8'b10100000 
	Parameter ADDR_ENCODE_ARRAY_HIGH bound to: 8'b10111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_s_axi_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:860]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_s_axi_ram' (11#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:860]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS_s_axi_ram__parameterized0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:860]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_s_axi_ram__parameterized0' (11#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:860]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:399]
WARNING: [Synth 8-6014] Unused sequential element int_encode_array_shift_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:850]
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS_s_axi' (12#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS1_m_axi' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS1_m_axi_throttl' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS1_m_axi_throttl' (13#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS1_m_axi_write' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS1_m_axi_fifo' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS1_m_axi_fifo' (14#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS1_m_axi_decoder' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS1_m_axi_decoder' (15#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS1_m_axi_reg_slice' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS1_m_axi_reg_slice' (16#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS1_m_axi_fifo__parameterized0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS1_m_axi_fifo__parameterized0' (16#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS1_m_axi_buffer' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS1_m_axi_buffer' (17#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS1_m_axi_fifo__parameterized1' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS1_m_axi_fifo__parameterized1' (17#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS1_m_axi_fifo__parameterized2' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS1_m_axi_fifo__parameterized2' (17#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS1_m_axi_write' (18#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS1_m_axi_read' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS1_m_axi_buffer__parameterized0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS1_m_axi_buffer__parameterized0' (18#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS1_m_axi_reg_slice__parameterized0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS1_m_axi_reg_slice__parameterized0' (18#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS1_m_axi_read' (19#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS1_m_axi' (20#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS2_m_axi' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS2_m_axi_throttl' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS2_m_axi_throttl' (21#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS2_m_axi_write' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS2_m_axi_fifo' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS2_m_axi_fifo' (22#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS2_m_axi_decoder' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS2_m_axi_decoder' (23#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS2_m_axi_reg_slice' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS2_m_axi_reg_slice' (24#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS2_m_axi_fifo__parameterized0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS2_m_axi_fifo__parameterized0' (24#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS2_m_axi_buffer' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS2_m_axi_buffer' (25#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS2_m_axi_fifo__parameterized1' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS2_m_axi_fifo__parameterized1' (25#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS2_m_axi_fifo__parameterized2' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS2_m_axi_fifo__parameterized2' (25#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS2_m_axi_write' (26#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS2_m_axi_read' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS2_m_axi_buffer__parameterized0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS2_m_axi_buffer__parameterized0' (26#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS2_m_axi_reg_slice__parameterized0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS2_m_axi_reg_slice__parameterized0' (26#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS2_m_axi_read' (27#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS2_m_axi' (28#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS3_m_axi' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS3_m_axi_throttl' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS3_m_axi_throttl' (29#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS3_m_axi_write' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS3_m_axi_fifo' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS3_m_axi_fifo' (30#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS3_m_axi_decoder' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS3_m_axi_decoder' (31#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS3_m_axi_reg_slice' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS3_m_axi_reg_slice' (32#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS3_m_axi_fifo__parameterized0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS3_m_axi_fifo__parameterized0' (32#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS3_m_axi_buffer' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS3_m_axi_buffer' (33#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS3_m_axi_fifo__parameterized1' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS3_m_axi_fifo__parameterized1' (33#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS3_m_axi_fifo__parameterized2' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS3_m_axi_fifo__parameterized2' (33#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS3_m_axi_write' (34#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS3_m_axi_read' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS3_m_axi_buffer__parameterized0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS3_m_axi_buffer__parameterized0' (34#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'solution_CTRL_BUS3_m_axi_reg_slice__parameterized0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS3_m_axi_reg_slice__parameterized0' (34#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS3_m_axi_read' (35#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'solution_CTRL_BUS3_m_axi' (36#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'solution_count' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_count.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_count_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_count.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_count.v:22]
INFO: [Synth 8-6155] done synthesizing module 'solution_count_ram' (37#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_count.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_count' (38#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_count.v:46]
INFO: [Synth 8-6157] synthesizing module 'solution_P1Buffervdy' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P1Buffervdy.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 8000 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_P1Buffervdy_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P1Buffervdy.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 8000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P1Buffervdy.v:22]
INFO: [Synth 8-6155] done synthesizing module 'solution_P1Buffervdy_ram' (39#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P1Buffervdy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_P1Buffervdy' (40#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P1Buffervdy.v:46]
INFO: [Synth 8-6157] synthesizing module 'solution_P1Bufferyd2' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P1Bufferyd2.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8000 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_P1Bufferyd2_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P1Bufferyd2.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 8000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P1Bufferyd2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'solution_P1Bufferyd2_ram' (41#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P1Bufferyd2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_P1Bufferyd2' (42#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P1Bufferyd2.v:46]
INFO: [Synth 8-6157] synthesizing module 'solution_P1BufferAem' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P1BufferAem.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 248000 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_P1BufferAem_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P1BufferAem.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 18 - type: integer 
	Parameter MEM_SIZE bound to: 248000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P1BufferAem.v:22]
INFO: [Synth 8-6155] done synthesizing module 'solution_P1BufferAem_ram' (43#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P1BufferAem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_P1BufferAem' (44#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P1BufferAem.v:46]
INFO: [Synth 8-6157] synthesizing module 'solution_P3BufferBew' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferBew.v:46]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_P3BufferBew_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferBew.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferBew.v:22]
INFO: [Synth 8-6155] done synthesizing module 'solution_P3BufferBew_ram' (45#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferBew.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_P3BufferBew' (46#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferBew.v:46]
INFO: [Synth 8-6157] synthesizing module 'solution_P3BufferCeG' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferCeG.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_P3BufferCeG_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferCeG.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferCeG.v:22]
INFO: [Synth 8-6155] done synthesizing module 'solution_P3BufferCeG_ram' (47#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferCeG.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_P3BufferCeG' (48#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferCeG.v:46]
INFO: [Synth 8-6157] synthesizing module 'solution_P3BufferFfa' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferFfa.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_P3BufferFfa_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferFfa.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferFfa.v:22]
INFO: [Synth 8-6155] done synthesizing module 'solution_P3BufferFfa_ram' (49#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferFfa.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_P3BufferFfa' (50#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferFfa.v:46]
INFO: [Synth 8-6157] synthesizing module 'solution_P3BufferGfk' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferGfk.v:66]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 31000 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_P3BufferGfk_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferGfk.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 31000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferGfk.v:27]
INFO: [Synth 8-6155] done synthesizing module 'solution_P3BufferGfk_ram' (51#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferGfk.v:9]
INFO: [Synth 8-6155] done synthesizing module 'solution_P3BufferGfk' (52#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_P3BufferGfk.v:66]
INFO: [Synth 8-6157] synthesizing module 'blockP1' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP1.v:567]
INFO: [Synth 8-6157] synthesizing module 'parallel_v2_label_0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_label_0.v:43]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'parallel_v2_label_0_rom' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_label_0.v:9]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_label_0.v:21]
INFO: [Synth 8-3876] $readmem data file './parallel_v2_label_0_rom.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_label_0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'parallel_v2_label_0_rom' (53#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_label_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'parallel_v2_label_0' (54#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_label_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'parallel_v2_label_1' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_label_1.v:43]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'parallel_v2_label_1_rom' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_label_1.v:9]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_label_1.v:21]
INFO: [Synth 8-3876] $readmem data file './parallel_v2_label_1_rom.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_label_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'parallel_v2_label_1_rom' (55#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_label_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'parallel_v2_label_1' (56#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_label_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'blockP2' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2.v:715]
INFO: [Synth 8-6157] synthesizing module 'blockP2_search_soudo' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2_search_soudo.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'blockP2_search_soudo_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2_search_soudo.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 31 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2_search_soudo.v:25]
INFO: [Synth 8-3876] $readmem data file './blockP2_search_soudo_ram.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2_search_soudo.v:28]
INFO: [Synth 8-6155] done synthesizing module 'blockP2_search_soudo_ram' (57#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2_search_soudo.v:9]
INFO: [Synth 8-6155] done synthesizing module 'blockP2_search_soudo' (58#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2_search_soudo.v:61]
INFO: [Synth 8-6157] synthesizing module 'phase2' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 50'b00000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 50'b00000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 50'b00000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 50'b00000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 50'b00000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 50'b00000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 50'b00000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 50'b00000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 50'b00000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 50'b00000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 50'b00000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 50'b00000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 50'b00000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 50'b00000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 50'b00000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 50'b00000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 50'b00000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 50'b00000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 50'b00000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 50'b00000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 50'b00000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 50'b00000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 50'b00000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 50'b00000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 50'b00000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 50'b00000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 50'b00000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 50'b00000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 50'b00000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 50'b00000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 50'b00000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 50'b00000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 50'b00000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 50'b00000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 50'b00000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 50'b00000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 50'b00000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 50'b00000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 50'b00000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 50'b00000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 50'b00000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 50'b00000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 50'b00000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 50'b00000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 50'b00000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 50'b00001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 50'b00010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 50'b00100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 50'b01000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 50'b10000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2.v:778]
INFO: [Synth 8-6157] synthesizing module 'P2_parityMove' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_parityMove.v:43]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'P2_parityMove_rom' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_parityMove.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_parityMove.v:21]
INFO: [Synth 8-3876] $readmem data file './P2_parityMove_rom.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_parityMove.v:24]
INFO: [Synth 8-6155] done synthesizing module 'P2_parityMove_rom' (59#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_parityMove.v:9]
INFO: [Synth 8-6155] done synthesizing module 'P2_parityMove' (60#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_parityMove.v:43]
INFO: [Synth 8-6157] synthesizing module 'phase2_search_0_i' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2_search_0_i.v:66]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'phase2_search_0_i_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2_search_0_i.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 31 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2_search_0_i.v:27]
INFO: [Synth 8-6155] done synthesizing module 'phase2_search_0_i_ram' (61#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2_search_0_i.v:9]
INFO: [Synth 8-6155] done synthesizing module 'phase2_search_0_i' (62#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2_search_0_i.v:66]
INFO: [Synth 8-6157] synthesizing module 'P2' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 35'b00000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 35'b00000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 35'b00000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 35'b00000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 35'b00000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 35'b00000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 35'b00000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 35'b00000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 35'b00000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 35'b00000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 35'b00000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 35'b00000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 35'b00000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 35'b00000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 35'b00000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 35'b00000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 35'b00000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 35'b00000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 35'b00000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 35'b00000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 35'b00000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 35'b00000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 35'b00000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 35'b00000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 35'b00000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 35'b00000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 35'b00000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 35'b00000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 35'b00000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 35'b00000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 35'b00001000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 35'b00010000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 35'b00100000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 35'b01000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 35'b10000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:478]
INFO: [Synth 8-6157] synthesizing module 'parallel_v2_twistmb6' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_twistmb6.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'parallel_v2_twistmb6_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_twistmb6.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_twistmb6.v:22]
INFO: [Synth 8-3876] $readmem data file './parallel_v2_twistmb6_ram.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_twistmb6.v:25]
INFO: [Synth 8-6155] done synthesizing module 'parallel_v2_twistmb6_ram' (63#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_twistmb6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'parallel_v2_twistmb6' (64#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_twistmb6.v:49]
INFO: [Synth 8-6157] synthesizing module 'P2_label3_0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_label3_0.v:43]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'P2_label3_0_rom' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_label3_0.v:9]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_label3_0.v:21]
INFO: [Synth 8-3876] $readmem data file './P2_label3_0_rom.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_label3_0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'P2_label3_0_rom' (65#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_label3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'P2_label3_0' (66#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_label3_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'P2_label3_1' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_label3_1.v:43]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'P2_label3_1_rom' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_label3_1.v:9]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_label3_1.v:21]
INFO: [Synth 8-3876] $readmem data file './P2_label3_1_rom.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_label3_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'P2_label3_1_rom' (67#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_label3_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'P2_label3_1' (68#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2_label3_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'parallel_v2_searcpcA' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_searcpcA.v:58]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'parallel_v2_searcpcA_ram' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_searcpcA.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 31 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_searcpcA.v:25]
INFO: [Synth 8-6155] done synthesizing module 'parallel_v2_searcpcA_ram' (69#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_searcpcA.v:9]
INFO: [Synth 8-6155] done synthesizing module 'parallel_v2_searcpcA' (70#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2_searcpcA.v:58]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:2402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:2634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:2856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:2886]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:3036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:3068]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:3076]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:3114]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:3198]
INFO: [Synth 8-6155] done synthesizing module 'P2' (71#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:10]
INFO: [Synth 8-6157] synthesizing module 'getPruning_2' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning_2.v:140]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning_2.v:358]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning_2.v:470]
INFO: [Synth 8-6155] done synthesizing module 'getPruning_2' (72#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'getPruning_228' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning_228.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning_228.v:140]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning_228.v:358]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning_228.v:470]
INFO: [Synth 8-6155] done synthesizing module 'getPruning_228' (73#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning_228.v:10]
INFO: [Synth 8-6157] synthesizing module 'solution_mac_mulatde' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_mac_mulatde.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_mac_mulatde_DSP48_3' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_mac_mulatde.v:10]
INFO: [Synth 8-6155] done synthesizing module 'solution_mac_mulatde_DSP48_3' (74#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_mac_mulatde.v:10]
INFO: [Synth 8-6155] done synthesizing module 'solution_mac_mulatde' (75#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_mac_mulatde.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2.v:3728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2.v:3982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2.v:3984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2.v:4124]
INFO: [Synth 8-6155] done synthesizing module 'phase2' (76#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2.v:2215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2.v:2217]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2.v:2273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2.v:2279]
INFO: [Synth 8-6155] done synthesizing module 'blockP2' (77#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2.v:10]
INFO: [Synth 8-6157] synthesizing module 'parallel_v2' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 42'b000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 42'b000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 42'b000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 42'b000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 42'b000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 42'b000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 42'b000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 42'b000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 42'b000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 42'b000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 42'b000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 42'b000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 42'b000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 42'b000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 42'b000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 42'b000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 42'b000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 42'b000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 42'b000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 42'b000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 42'b000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 42'b000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 42'b000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 42'b000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 42'b000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 42'b000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 42'b000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 42'b000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 42'b000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 42'b000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 42'b000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 42'b000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 42'b000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 42'b000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 42'b000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 42'b000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 42'b000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 42'b000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 42'b000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 42'b001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 42'b010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 42'b100000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:709]
INFO: [Synth 8-6157] synthesizing module 'getPruning_1' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning_1.v:140]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning_1.v:353]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning_1.v:455]
INFO: [Synth 8-6155] done synthesizing module 'getPruning_1' (78#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'getPruning' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning.v:140]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning.v:353]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning.v:455]
INFO: [Synth 8-6155] done synthesizing module 'getPruning' (79#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getPruning.v:10]
INFO: [Synth 8-6157] synthesizing module 'solution_mac_mulaqcK' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_mac_mulaqcK.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'solution_mac_mulaqcK_DSP48_0' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_mac_mulaqcK.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'solution_mac_mulaqcK_DSP48_0' (80#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_mac_mulaqcK.v:10]
INFO: [Synth 8-6155] done synthesizing module 'solution_mac_mulaqcK' (81#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_mac_mulaqcK.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_mul_mul_rcU_DSP48_1' (82#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_mul_mul_rcU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'solution_mul_mul_rcU' (83#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_mul_mul_rcU.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'solution_mac_mulasc4_DSP48_2' (84#1) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_mac_mulasc4.v:10]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:3635]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:3637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:3653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:3669]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:3677]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:3699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:3703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:3765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:3791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:3809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:3849]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1000 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1000 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 11'b01111101000 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 11'b01111101000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP1.v:3891]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/get_coordcube.v:112]
	Parameter ap_ST_fsm_state1 bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 48'b000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 48'b000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 48'b000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 48'b000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 48'b000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 48'b000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 48'b000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 48'b000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 48'b000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 48'b000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 48'b000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 48'b000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 48'b000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 48'b000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 48'b000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 48'b000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 48'b000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 48'b000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 48'b000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 48'b000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 48'b000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 48'b000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 48'b000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 48'b000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 48'b000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 48'b000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 48'b000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 48'b000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 48'b000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 48'b000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 48'b000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 48'b000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 48'b000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 48'b000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 48'b000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 48'b000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 48'b000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 48'b000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 48'b000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 48'b000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 48'b000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 48'b000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 48'b000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 48'b001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 48'b010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 48'b100000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getFRtoBR.v:89]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getFRtoBR.v:988]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getFRtoBR.v:990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getFRtoBR.v:992]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getFRtoBR.v:994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getFRtoBR.v:1022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getFRtoBR.v:1024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getFRtoBR.v:1026]
	Parameter ap_ST_fsm_state1 bound to: 47'b00000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 47'b00000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 47'b00000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 47'b00000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 47'b00000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 47'b00000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 47'b00000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 47'b00000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 47'b00000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 47'b00000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 47'b00000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 47'b00000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 47'b00000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 47'b00000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 47'b00000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 47'b00000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 47'b00000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 47'b00000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 47'b00000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 47'b00000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 47'b00000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 47'b00000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 47'b00000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 47'b00000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 47'b00000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 47'b00000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 47'b00000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 47'b00000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 47'b00000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 47'b00000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 47'b00000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 47'b00000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 47'b00000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 47'b00000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 47'b00000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 47'b00000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 47'b00000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 47'b00000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 47'b00000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 47'b00000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 47'b00000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 47'b00000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 47'b00001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 47'b00010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 47'b00100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 47'b01000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 47'b10000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getUBtoDF.v:88]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getUBtoDF.v:776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getUBtoDF.v:786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getUBtoDF.v:788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getUBtoDF.v:790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getUBtoDF.v:792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getUBtoDF.v:822]
	Parameter ap_ST_fsm_state1 bound to: 47'b00000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 47'b00000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 47'b00000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 47'b00000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 47'b00000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 47'b00000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 47'b00000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 47'b00000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 47'b00000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 47'b00000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 47'b00000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 47'b00000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 47'b00000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 47'b00000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 47'b00000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 47'b00000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 47'b00000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 47'b00000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 47'b00000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 47'b00000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 47'b00000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 47'b00000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 47'b00000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 47'b00000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 47'b00000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 47'b00000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 47'b00000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 47'b00000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 47'b00000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 47'b00000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 47'b00000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 47'b00000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 47'b00000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 47'b00000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 47'b00000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 47'b00000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 47'b00000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 47'b00000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 47'b00000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 47'b00000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 47'b00000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 47'b00000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 47'b00001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 47'b00010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 47'b00100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 47'b01000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 47'b10000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoUL.v:88]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoUL.v:777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoUL.v:787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoUL.v:789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoUL.v:791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoUL.v:793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoUL.v:821]
	Parameter ap_ST_fsm_state1 bound to: 51'b000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 51'b000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 51'b000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 51'b000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 51'b000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 51'b000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 51'b000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 51'b000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 51'b000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 51'b000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 51'b000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 51'b000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 51'b000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 51'b000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 51'b000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 51'b000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 51'b000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 51'b000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 51'b000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 51'b000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 51'b000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 51'b000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 51'b000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 51'b000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 51'b000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 51'b000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 51'b000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 51'b000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 51'b000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 51'b000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 51'b000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 51'b000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 51'b000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 51'b000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 51'b000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 51'b000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 51'b000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 51'b000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 51'b000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 51'b000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 51'b000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 51'b000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 51'b000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 51'b000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 51'b000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 51'b000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 51'b000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 51'b000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 51'b001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 51'b010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 51'b100000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:91]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF_corner6.v:22]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:760]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoDF.v:48]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoDF_edge6.v:22]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/get_coordcube.v:751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/get_coordcube.v:763]
	Parameter ap_ST_fsm_state1 bound to: 22'b0000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 22'b0000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 22'b0000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 22'b0000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 22'b0000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 22'b0000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 22'b0000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 22'b0000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 22'b0000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 22'b0000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 22'b0000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 22'b0000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 22'b0000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 22'b0000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 22'b0000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 22'b0000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 22'b0000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 22'b0000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 22'b0001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 22'b0010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 22'b0100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 22'b1000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube.v:115]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube_cornebkb.v:24]
INFO: [Synth 8-3876] $readmem data file './toCubieCube_cornebkb_rom.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube_cornebkb.v:27]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube_cornecud.v:21]
INFO: [Synth 8-3876] $readmem data file './toCubieCube_cornecud_rom.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube_cornecud.v:24]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube_cornedEe.v:21]
INFO: [Synth 8-3876] $readmem data file './toCubieCube_cornedEe_rom.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube_cornedEe.v:24]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube_edgeFeOg.v:21]
INFO: [Synth 8-3876] $readmem data file './toCubieCube_edgeFeOg_rom.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube_edgeFeOg.v:24]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube_edgeFfYi.v:21]
INFO: [Synth 8-3876] $readmem data file './toCubieCube_edgeFfYi_rom.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube_edgeFfYi.v:24]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube_edgeCg8j.v:21]
INFO: [Synth 8-3876] $readmem data file './toCubieCube_edgeCg8j_rom.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube_edgeCg8j.v:24]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube_edgeChbi.v:21]
INFO: [Synth 8-3876] $readmem data file './toCubieCube_edgeChbi_rom.dat' is read successfully [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube_edgeChbi.v:24]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/convert_edge.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube.v:1036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube.v:1078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube.v:1084]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube.v:1094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube.v:1108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube.v:1120]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube.v:1124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube.v:1212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube.v:1224]
	Parameter ap_ST_fsm_state1 bound to: 34'b0000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 34'b0000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 34'b0000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 34'b0000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 34'b0000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 34'b0000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 34'b0000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 34'b0000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 34'b0000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 34'b0000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 34'b0000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 34'b0000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 34'b0000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 34'b0000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 34'b0000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 34'b0000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 34'b0000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 34'b0000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 34'b0000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 34'b0000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 34'b0000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 34'b0000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 34'b0000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 34'b0000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 34'b0000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 34'b0000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 34'b0000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 34'b0000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 34'b0000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 34'b0000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 34'b0001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 34'b0010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 34'b0100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 34'b1000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/verify.v:98]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/verify_edgeCount.v:22]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/verify_cornerCount.v:22]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter cal_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/verify.v:1003]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/verify.v:1005]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/verify.v:1007]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/verify.v:1049]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/verify.v:1071]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/get_facecube_fromstr.v:53]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution.v:2838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution.v:2918]
WARNING: [Synth 8-3331] design verify_cornerCount has unconnected port reset
WARNING: [Synth 8-3331] design verify_edgeCount has unconnected port reset
WARNING: [Synth 8-3331] design toCubieCube_edgeChbi has unconnected port reset
WARNING: [Synth 8-3331] design toCubieCube_edgeCg8j has unconnected port reset
WARNING: [Synth 8-3331] design toCubieCube_edgeFfYi has unconnected port reset
WARNING: [Synth 8-3331] design toCubieCube_edgeFeOg has unconnected port reset
WARNING: [Synth 8-3331] design toCubieCube_cornedEe has unconnected port reset
WARNING: [Synth 8-3331] design toCubieCube_cornecud has unconnected port reset
WARNING: [Synth 8-3331] design toCubieCube_cornebkb has unconnected port reset
WARNING: [Synth 8-3331] design getURtoDF_edge6 has unconnected port reset
WARNING: [Synth 8-3331] design getURFtoDLF_corner6 has unconnected port reset
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_AWREADY
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_WREADY
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_RLAST
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_RID[0]
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_RUSER[0]
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_RRESP[1]
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_RRESP[0]
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_BVALID
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_BRESP[1]
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_BRESP[0]
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_BID[0]
WARNING: [Synth 8-3331] design getPruning has unconnected port m_axi_table_r_BUSER[0]
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_AWREADY
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_WREADY
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_RLAST
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_RID[0]
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_RUSER[0]
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_RRESP[1]
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_RRESP[0]
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_BVALID
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_BRESP[1]
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_BRESP[0]
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_BID[0]
WARNING: [Synth 8-3331] design getPruning_1 has unconnected port m_axi_table_r_BUSER[0]
WARNING: [Synth 8-3331] design parallel_v2_searcpcA has unconnected port reset
WARNING: [Synth 8-3331] design parallel_v2_label_1 has unconnected port reset
WARNING: [Synth 8-3331] design parallel_v2_label_0 has unconnected port reset
WARNING: [Synth 8-3331] design parallel_v2_twistmb6 has unconnected port reset
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_twistMove2_AWREADY
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_twistMove2_WREADY
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_twistMove2_BVALID
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_twistMove2_BRESP[1]
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_twistMove2_BRESP[0]
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_twistMove2_BID[0]
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_twistMove2_BUSER[0]
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_flipMove2_AWREADY
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_flipMove2_WREADY
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_flipMove2_BVALID
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_flipMove2_BRESP[1]
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_flipMove2_BRESP[0]
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_flipMove2_BID[0]
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_flipMove2_BUSER[0]
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_FRtoBR_Move2_AWREADY
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_FRtoBR_Move2_WREADY
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_FRtoBR_Move2_RLAST
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_FRtoBR_Move2_RID[0]
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_FRtoBR_Move2_RUSER[0]
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_FRtoBR_Move2_RRESP[1]
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_FRtoBR_Move2_RRESP[0]
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_FRtoBR_Move2_BVALID
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_FRtoBR_Move2_BRESP[1]
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_FRtoBR_Move2_BRESP[0]
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_FRtoBR_Move2_BID[0]
WARNING: [Synth 8-3331] design parallel_v2 has unconnected port m_axi_FRtoBR_Move2_BUSER[0]
WARNING: [Synth 8-3331] design getPruning_228 has unconnected port m_axi_table_r_AWREADY
WARNING: [Synth 8-3331] design getPruning_228 has unconnected port m_axi_table_r_WREADY
WARNING: [Synth 8-3331] design getPruning_228 has unconnected port m_axi_table_r_RLAST
WARNING: [Synth 8-3331] design getPruning_228 has unconnected port m_axi_table_r_RID[0]
WARNING: [Synth 8-3331] design getPruning_228 has unconnected port m_axi_table_r_RUSER[0]
WARNING: [Synth 8-3331] design getPruning_228 has unconnected port m_axi_table_r_RRESP[1]
WARNING: [Synth 8-3331] design getPruning_228 has unconnected port m_axi_table_r_RRESP[0]
WARNING: [Synth 8-3331] design getPruning_228 has unconnected port m_axi_table_r_BVALID
WARNING: [Synth 8-3331] design getPruning_228 has unconnected port m_axi_table_r_BRESP[1]
WARNING: [Synth 8-3331] design getPruning_228 has unconnected port m_axi_table_r_BRESP[0]
WARNING: [Synth 8-3331] design getPruning_228 has unconnected port m_axi_table_r_BID[0]
WARNING: [Synth 8-3331] design getPruning_228 has unconnected port m_axi_table_r_BUSER[0]
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_AWREADY
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_WREADY
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_RLAST
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_RID[0]
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_RUSER[0]
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_RRESP[1]
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_RRESP[0]
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_BVALID
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_BRESP[1]
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_BRESP[0]
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_BID[0]
WARNING: [Synth 8-3331] design getPruning_2 has unconnected port m_axi_table_r_BUSER[0]
WARNING: [Synth 8-3331] design P2_parityMove has unconnected port reset
WARNING: [Synth 8-3331] design P2_label3_1 has unconnected port reset
WARNING: [Synth 8-3331] design P2_label3_0 has unconnected port reset
WARNING: [Synth 8-3331] design P2 has unconnected port m_axi_FRtoBR_Move2_AWREADY
WARNING: [Synth 8-3331] design P2 has unconnected port m_axi_FRtoBR_Move2_WREADY
WARNING: [Synth 8-3331] design P2 has unconnected port m_axi_FRtoBR_Move2_RLAST
WARNING: [Synth 8-3331] design P2 has unconnected port m_axi_FRtoBR_Move2_RID[0]
WARNING: [Synth 8-3331] design P2 has unconnected port m_axi_FRtoBR_Move2_RUSER[0]
WARNING: [Synth 8-3331] design P2 has unconnected port m_axi_FRtoBR_Move2_RRESP[1]
WARNING: [Synth 8-3331] design P2 has unconnected port m_axi_FRtoBR_Move2_RRESP[0]
WARNING: [Synth 8-3331] design P2 has unconnected port m_axi_FRtoBR_Move2_BVALID
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1445.559 ; gain = 257.168 ; free physical = 176 ; free virtual = 2587
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1445.559 ; gain = 257.168 ; free physical = 213 ; free virtual = 2624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1445.559 ; gain = 257.168 ; free physical = 213 ; free virtual = 2624
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution.xdc]
Finished Parsing XDC File [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1823.535 ; gain = 6.000 ; free physical = 121 ; free virtual = 2247
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:01:01 . Memory (MB): peak = 1823.535 ; gain = 635.145 ; free physical = 286 ; free virtual = 2418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:01:01 . Memory (MB): peak = 1823.535 ; gain = 635.145 ; free physical = 286 ; free virtual = 2418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:01 . Memory (MB): peak = 1823.535 ; gain = 635.145 ; free physical = 288 ; free virtual = 2421
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element int_facelets_shift_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:773]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'solution_CTRL_BUS1_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'solution_CTRL_BUS1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'solution_CTRL_BUS2_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'solution_CTRL_BUS2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'solution_CTRL_BUS3_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'solution_CTRL_BUS3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'sext6_reg_2629_reg[63:31]' into 'sext5_reg_2624_reg[63:31]' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:2962]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1652]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1650]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1648]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1646]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1644]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1642]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1670]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1668]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1666]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1664]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_288_reg_2811_reg' and it is trimmed from '16' to '15' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1517]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_277_reg_2787_reg' and it is trimmed from '16' to '15' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1433]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_227_reg_2135_reg' and it is trimmed from '16' to '15' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1493]
WARNING: [Synth 8-3936] Found unconnected internal register 'nOld_reg' and it is trimmed from '32' to '16' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1400]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_2065_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_1147_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_260_fu_1857_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_908_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_1398_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_240_fu_2054_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_238_fu_1374_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'tmp_i_cast_reg_2246_reg[7:0]' into 'start_assign_reg_2215_reg[7:0]' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1419]
WARNING: [Synth 8-6014] Unused sequential element tmp_i_cast_reg_2246_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1419]
INFO: [Synth 8-5544] ROM "exitcond_fu_2065_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_1147_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_260_fu_1857_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_908_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_1398_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_240_fu_2054_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_238_fu_1374_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "m_axi_URFtoDLF_Move2_ARLEN" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_271_cast_fu_1295_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_271_cast_reg_2523" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'sext_cast_reg_2785_reg[32:31]' into 'sext2_cast_reg_2780_reg[32:31]' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2.v:4068]
INFO: [Synth 8-4471] merging register 'sext6_cast_reg_2790_reg[32:31]' into 'sext2_cast_reg_2780_reg[32:31]' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2.v:4064]
INFO: [Synth 8-4471] merging register 'sext9_cast_reg_2795_reg[32:31]' into 'sext2_cast_reg_2780_reg[32:31]' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2.v:4056]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_93_reg_2770_reg' and it is trimmed from '7' to '5' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2.v:2009]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_117_fu_2486_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_2416_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_113_fu_2389_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_i_cast_reg_2958_reg[7:0]' into 'search_0_n_reg_2928_reg[7:0]' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2.v:1938]
WARNING: [Synth 8-6014] Unused sequential element tmp_i_cast_reg_2958_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/phase2.v:1938]
INFO: [Synth 8-5545] ROM "tmp_117_fu_2486_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_2416_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_113_fu_2389_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "search_0_i_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_123_cast_fu_2022_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_i_45_reg_1508_reg' and it is trimmed from '7' to '5' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2.v:1400]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_184_reg_1460_reg' and it is trimmed from '8' to '7' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2.v:1378]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_190_reg_1476_reg' and it is trimmed from '8' to '7' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2.v:1381]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'P1Buffer_0_flip_add_1_reg_3145_reg[12:0]' into 'P1Buffer_0_depthPha_2_reg_3160_reg[12:0]' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:1642]
INFO: [Synth 8-4471] merging register 'P1Buffer_0_n_addr_1_reg_3165_reg[12:0]' into 'P1Buffer_0_depthPha_2_reg_3160_reg[12:0]' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:1643]
INFO: [Synth 8-4471] merging register 'P1Buffer_0_slice_ad_1_reg_3155_reg[12:0]' into 'P1Buffer_0_depthPha_2_reg_3160_reg[12:0]' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:1644]
INFO: [Synth 8-4471] merging register 'P1Buffer_0_twist_ad_1_reg_3150_reg[12:0]' into 'P1Buffer_0_depthPha_2_reg_3160_reg[12:0]' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:1645]
WARNING: [Synth 8-6014] Unused sequential element P1Buffer_0_flip_add_1_reg_3145_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:1642]
WARNING: [Synth 8-6014] Unused sequential element P1Buffer_0_n_addr_1_reg_3165_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:1643]
WARNING: [Synth 8-6014] Unused sequential element P1Buffer_0_slice_ad_1_reg_3155_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:1644]
WARNING: [Synth 8-6014] Unused sequential element P1Buffer_0_twist_ad_1_reg_3150_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:1645]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:3653]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_161_reg_3178_reg' and it is trimmed from '19' to '18' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:1801]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_104_reg_2591_reg' and it is trimmed from '8' to '7' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:1719]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_160_reg_3140_reg' and it is trimmed from '19' to '18' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:1646]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_119_reg_2444_reg' and it is trimmed from '19' to '18' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:1789]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i2_fu_2329_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_1662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1935_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_137_fu_2051_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_i2_fu_2329_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_1662_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1935_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_137_fu_2051_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/fifo_w16_d1000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/fifo_w8_d1000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/fifo_w1_d1000_A.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_224_fu_1658_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_198_fu_762_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_s_fu_395_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "arr_load_phi_i_reg_306" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_i_fu_782_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_i_fu_776_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_151_fu_495_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_152_fu_501_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_154_fu_513_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_156_fu_525_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_158_fu_537_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_160_fu_549_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_162_fu_561_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_164_fu_573_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_166_fu_585_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_168_fu_597_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_170_fu_609_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_172_fu_621_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_184_fu_536_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_381_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_i_fu_642_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond2_fu_552_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_160_fu_520_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_377_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_i_fu_616_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond1_fu_526_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_175_reg_600_reg' and it is trimmed from '32' to '16' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:382]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_s_fu_272_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_292_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_174_fu_413_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tmp_175_reg_600_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:382]
INFO: [Synth 8-5544] ROM "tmp_s_fu_272_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_292_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_174_fu_413_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube.v:308]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_43_reg_1081_reg' and it is trimmed from '4' to '3' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube.v:570]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_31_reg_1022_reg' and it is trimmed from '6' to '5' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube.v:540]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_20_reg_1016_reg' and it is trimmed from '4' to '3' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/toCubieCube.v:539]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '5' to '4' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_urem_5nsibs.v:42]
INFO: [Synth 8-4471] merging register 'i_i7_cast_reg_1059_reg[3:3]' into 'i_i_cast_reg_1011_reg[4:4]' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/verify.v:1115]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_497_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_15_fu_582_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_497_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_15_fu_582_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_131_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_88_fu_1977_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_82_fu_1849_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_fu_1815_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_88_fu_1977_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_82_fu_1849_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_fu_1815_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'solution_CTRL_BUS1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'solution_CTRL_BUS1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'solution_CTRL_BUS2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'solution_CTRL_BUS2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'solution_CTRL_BUS3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'solution_CTRL_BUS3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:01:14 . Memory (MB): peak = 1823.535 ; gain = 635.145 ; free physical = 264 ; free virtual = 2400
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |blockP1__GB0   |           1|     28888|
|2     |blockP1__GB1   |           1|      9799|
|3     |solution__GCB0 |           1|     23350|
|4     |solution__GCB1 |           1|     14910|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 90    
	   3 Input     32 Bit       Adders := 4     
	   4 Input     22 Bit       Adders := 4     
	   2 Input     21 Bit       Adders := 9     
	   2 Input     20 Bit       Adders := 6     
	   2 Input     18 Bit       Adders := 6     
	   3 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 4     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 117   
	   2 Input      9 Bit       Adders := 25    
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 33    
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 8     
	   4 Input      6 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 18    
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 16    
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 30    
	   2 Input      3 Bit       Adders := 52    
	   2 Input      2 Bit       Adders := 14    
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               64 Bit    Registers := 18    
	               51 Bit    Registers := 1     
	               50 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               42 Bit    Registers := 1     
	               35 Bit    Registers := 10    
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 7     
	               32 Bit    Registers := 179   
	               31 Bit    Registers := 22    
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 2     
	               23 Bit    Registers := 4     
	               22 Bit    Registers := 5     
	               20 Bit    Registers := 6     
	               18 Bit    Registers := 18    
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 96    
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 98    
	                9 Bit    Registers := 33    
	                8 Bit    Registers := 239   
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 21    
	                5 Bit    Registers := 26    
	                4 Bit    Registers := 112   
	                3 Bit    Registers := 80    
	                2 Bit    Registers := 80    
	                1 Bit    Registers := 477   
+---Multipliers : 
	                 4x32  Multipliers := 2     
	                32x32  Multipliers := 4     
	                 3x32  Multipliers := 2     
+---RAMs : 
	            1937K Bit         RAMs := 1     
	             242K Bit         RAMs := 1     
	             125K Bit         RAMs := 3     
	              62K Bit         RAMs := 2     
	              15K Bit         RAMs := 9     
	               8K Bit         RAMs := 3     
	               7K Bit         RAMs := 34    
	               4K Bit         RAMs := 3     
	              448 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              248 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     51 Bit        Muxes := 1     
	  52 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 5     
	   3 Input     50 Bit        Muxes := 1     
	  51 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 2     
	  49 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	  48 Input     47 Bit        Muxes := 2     
	   2 Input     46 Bit        Muxes := 3     
	   2 Input     45 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 2     
	   2 Input     43 Bit        Muxes := 4     
	   3 Input     42 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 8     
	  43 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 5     
	   2 Input     39 Bit        Muxes := 1     
	  36 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 3     
	   2 Input     34 Bit        Muxes := 6     
	   3 Input     34 Bit        Muxes := 1     
	  35 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 153   
	  22 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 7     
	   3 Input     30 Bit        Muxes := 1     
	  31 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 4     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 10    
	   2 Input     16 Bit        Muxes := 38    
	   2 Input     15 Bit        Muxes := 7     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 10    
	   4 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 5     
	  12 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 99    
	   2 Input      9 Bit        Muxes := 5     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 87    
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 158   
	  11 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 70    
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 214   
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 31    
	   5 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 640   
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module solution 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 12    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 14    
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     30 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 4     
	  31 Input     30 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module parallel_v2_label_0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module parallel_v2_label_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module blockP2_search_soudo_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module P2_parityMove_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module phase2_search_0_i_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              248 Bit         RAMs := 1     
Module parallel_v2_twistmb6_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module parallel_v2_twistmb6_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module parallel_v2_twistmb6_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module P2_label3_0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module P2_label3_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module P2_parityMove_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module parallel_v2_searcpcA_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module P2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   4 Input     22 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 3     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 3     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               31 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 16    
	               15 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 26    
	                8 Bit    Registers := 19    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	  36 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module getPruning_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module getPruning_228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module phase2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   4 Input     22 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               31 Bit    Registers := 4     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 8     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 36    
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     50 Bit        Muxes := 5     
	   3 Input     50 Bit        Muxes := 1     
	  51 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 19    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 49    
Module blockP2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module parallel_v2_twistmb6_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module parallel_v2_twistmb6_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module parallel_v2_twistmb6_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module parallel_v2_label_0_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module parallel_v2_label_1_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module parallel_v2_searcpcA_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module getPruning_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module getPruning 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module parallel_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     21 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               42 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	               13 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 37    
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   3 Input     42 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 2     
	  43 Input     42 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 20    
Module fifo_w16_d1000_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1000_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1000_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w1_d1000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w8_d1000_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d1000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1000_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1000_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module blockP1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 27    
Module solution_res_f_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module solution_ccRet_cp_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module solution_ccRet_ep_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module solution_ccRet_co_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module solution_ccRet_eo_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module solution_CTRL_BUS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              448 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module solution_CTRL_BUS_s_axi_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module solution_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 13    
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	  22 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module solution_count_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module solution_P1Buffervdy_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             125K Bit         RAMs := 1     
Module solution_P1Buffervdy_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             125K Bit         RAMs := 1     
Module solution_P1Buffervdy_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             125K Bit         RAMs := 1     
Module solution_P1Bufferyd2_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module solution_P1BufferAem_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	            1937K Bit         RAMs := 1     
Module solution_P3BufferCeG_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module solution_P3BufferGfk_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             242K Bit         RAMs := 1     
Module solution_mux_42_4jbC__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_4jbC__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_4jbC__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_sdiv_32nkbM_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module solution_sdiv_32nkbM_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module solution_mux_42_4jbC__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_1lbW 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module solution_mux_42_4jbC__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_4jbC__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_4jbC__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module solution_mux_42_4jbC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module getFRtoBR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                 4x32  Multipliers := 1     
	                32x32  Multipliers := 1     
+---Muxes : 
	  49 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 1     
Module solution_sdiv_32nkbM_div_u__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module solution_sdiv_32nkbM_div__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module getUBtoDF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               47 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 3x32  Multipliers := 1     
	                32x32  Multipliers := 1     
+---Muxes : 
	  48 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module solution_sdiv_32nkbM_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module solution_sdiv_32nkbM_div__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module getURtoUL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               47 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 3x32  Multipliers := 1     
	                32x32  Multipliers := 1     
+---Muxes : 
	  48 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module getURFtoDLF_corner6_ram 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module solution_sdiv_32nkbM_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module solution_sdiv_32nkbM_div__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module getURFtoDLF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               51 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	               28 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 4x32  Multipliers := 1     
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	  52 Input     51 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module getURtoDF_edge6_ram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module getURtoDF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module get_coordcube 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module toCubieCube_cornebkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module toCubieCube_cornecud_rom 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module toCubieCube_cornedEe_rom 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module toCubieCube_edgeFeOg_rom 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module toCubieCube_edgeFfYi_rom 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module toCubieCube_edgeCg8j_rom 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module toCubieCube_edgeChbi_rom 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module convert_edge 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	  11 Input      1 Bit        Muxes := 1     
Module toCubieCube 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               22 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
Module verify_edgeCount_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module verify_cornerCount_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module solution_urem_5nsibs_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module solution_urem_5nsibs_div 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module verify 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 4     
	   3 Input     34 Bit        Muxes := 1     
	  35 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module get_facecube_fromstr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module solution_P3BufferFfa_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module solution_P3BufferCeG_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module solution_P3BufferCeG_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module solution_P3BufferBew_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module solution_P1Bufferyd2_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              62K Bit         RAMs := 1     
Module solution_CTRL_BUS3_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module solution_CTRL_BUS3_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS3_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS3_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS3_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS3_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS3_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS3_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module solution_CTRL_BUS3_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS3_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS3_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS3_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS3_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS3_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS3_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module solution_CTRL_BUS2_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module solution_CTRL_BUS2_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS2_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS2_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS2_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS2_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS2_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS2_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module solution_CTRL_BUS2_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS2_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS2_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS2_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS2_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS2_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS2_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module solution_CTRL_BUS1_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module solution_CTRL_BUS1_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS1_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS1_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS1_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS1_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS1_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS1_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module solution_CTRL_BUS1_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS1_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS1_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS1_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS1_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS1_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module solution_CTRL_BUS1_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_263_reg_2848_reg' and it is trimmed from '9' to '5' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1505]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_262_reg_2838_reg' and it is trimmed from '9' to '5' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/P2.v:1342]
INFO: [Synth 8-5546] ROM "tmp_240_fu_2054_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_238_fu_1374_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_117_fu_2486_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP solution_mac_mulatde_U162/solution_mac_mulatde_DSP48_3_U/p, operation Mode is: C'+A2*(B:0x150).
DSP Report: register p_3_reg_1580_reg is absorbed into DSP solution_mac_mulatde_U162/solution_mac_mulatde_DSP48_3_U/p.
DSP Report: register p_2_reg_1570_reg is absorbed into DSP solution_mac_mulatde_U162/solution_mac_mulatde_DSP48_3_U/p.
DSP Report: operator solution_mac_mulatde_U162/solution_mac_mulatde_DSP48_3_U/p is absorbed into DSP solution_mac_mulatde_U162/solution_mac_mulatde_DSP48_3_U/p.
DSP Report: operator solution_mac_mulatde_U162/solution_mac_mulatde_DSP48_3_U/m is absorbed into DSP solution_mac_mulatde_U162/solution_mac_mulatde_DSP48_3_U/p.
WARNING: [Synth 8-6014] Unused sequential element tmp_190_reg_1476_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2.v:1381]
WARNING: [Synth 8-6014] Unused sequential element tmp_187_reg_1465_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2.v:1379]
WARNING: [Synth 8-6014] Unused sequential element tmp_184_reg_1460_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2.v:1378]
WARNING: [Synth 8-6014] Unused sequential element tmp_181_reg_1449_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/blockP2.v:1376]
INFO: [Synth 8-5545] ROM "tmp_137_fu_2051_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element tmp_104_reg_2591_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:1719]
WARNING: [Synth 8-6014] Unused sequential element tmp_101_reg_2580_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/parallel_v2.v:1717]
DSP Report: Generating DSP solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p, operation Mode is: (A:0x15556)*B2.
DSP Report: register FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg is absorbed into DSP solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p.
DSP Report: operator solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p is absorbed into DSP solution_mul_mul_rcU_U65/solution_mul_mul_rcU_DSP48_1_U/p.
DSP Report: Generating DSP FRtoBR_Move2_addr_reg_2618_reg, operation Mode is: C+A2*(B:0x1b0).
DSP Report: register c_reg_2538_reg is absorbed into DSP FRtoBR_Move2_addr_reg_2618_reg.
DSP Report: register FRtoBR_Move2_addr_reg_2618_reg is absorbed into DSP FRtoBR_Move2_addr_reg_2618_reg.
DSP Report: operator solution_mac_mulaqcK_U64/solution_mac_mulaqcK_DSP48_0_U/p is absorbed into DSP FRtoBR_Move2_addr_reg_2618_reg.
DSP Report: operator solution_mac_mulaqcK_U64/solution_mac_mulaqcK_DSP48_0_U/m is absorbed into DSP FRtoBR_Move2_addr_reg_2618_reg.
DSP Report: Generating DSP tmp_149_reg_2966_reg, operation Mode is: C+A''*(B:0x1ef).
DSP Report: register flipMove3_U/parallel_v2_twistmb6_ram_U/q0_reg is absorbed into DSP tmp_149_reg_2966_reg.
DSP Report: register search_new_0_flip_reg_2953_reg is absorbed into DSP tmp_149_reg_2966_reg.
DSP Report: register tmp_149_reg_2966_reg is absorbed into DSP tmp_149_reg_2966_reg.
DSP Report: operator solution_mac_mulasc4_U66/solution_mac_mulasc4_DSP48_2_U/p is absorbed into DSP tmp_149_reg_2966_reg.
DSP Report: operator solution_mac_mulasc4_U66/solution_mac_mulasc4_DSP48_2_U/m is absorbed into DSP tmp_149_reg_2966_reg.
DSP Report: Generating DSP tmp_152_reg_2971_reg, operation Mode is: C+A''*(B:0x1ef).
DSP Report: register twistMove3_U/parallel_v2_twistmb6_ram_U/q0_reg is absorbed into DSP tmp_152_reg_2971_reg.
DSP Report: register search_new_0_twist_reg_2930_reg is absorbed into DSP tmp_152_reg_2971_reg.
DSP Report: register tmp_152_reg_2971_reg is absorbed into DSP tmp_152_reg_2971_reg.
DSP Report: operator solution_mac_mulasc4_U67/solution_mac_mulasc4_DSP48_2_U/p is absorbed into DSP tmp_152_reg_2971_reg.
DSP Report: operator solution_mac_mulasc4_U67/solution_mac_mulasc4_DSP48_2_U/m is absorbed into DSP tmp_152_reg_2971_reg.
INFO: [Synth 8-5545] ROM "tmp_224_fu_1658_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element solution_sdiv_32nkbM_U27/solution_sdiv_32nkbM_div_U/done_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_sdiv_32nkbM.v:154]
WARNING: [Synth 8-6014] Unused sequential element solution_sdiv_32nkbM_U27/solution_sdiv_32nkbM_div_U/remd_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_sdiv_32nkbM.v:171]
WARNING: [Synth 8-3936] Found unconnected internal register 'solution_sdiv_32nkbM_U27/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_sdiv_32nkbM.v:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getFRtoBR.v:1032]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getFRtoBR.v:1112]
WARNING: [Synth 8-6014] Unused sequential element tmp_204_reg_1275_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getFRtoBR.v:672]
WARNING: [Synth 8-6014] Unused sequential element s_reg_1169_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getFRtoBR.v:309]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getFRtoBR.v:1032]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getFRtoBR.v:309]
DSP Report: Generating DSP s_fu_700_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP s_fu_700_p2.
DSP Report: operator s_fu_700_p2 is absorbed into DSP s_fu_700_p2.
DSP Report: operator s_fu_700_p2 is absorbed into DSP s_fu_700_p2.
DSP Report: Generating DSP s_reg_1169_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP s_reg_1169_reg.
DSP Report: register s_reg_1169_reg is absorbed into DSP s_reg_1169_reg.
DSP Report: operator s_fu_700_p2 is absorbed into DSP s_reg_1169_reg.
DSP Report: operator s_fu_700_p2 is absorbed into DSP s_reg_1169_reg.
DSP Report: Generating DSP s_fu_700_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP s_fu_700_p2.
DSP Report: operator s_fu_700_p2 is absorbed into DSP s_fu_700_p2.
DSP Report: operator s_fu_700_p2 is absorbed into DSP s_fu_700_p2.
DSP Report: Generating DSP s_reg_1169_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP s_reg_1169_reg.
DSP Report: register s_reg_1169_reg is absorbed into DSP s_reg_1169_reg.
DSP Report: operator s_fu_700_p2 is absorbed into DSP s_reg_1169_reg.
DSP Report: operator s_fu_700_p2 is absorbed into DSP s_reg_1169_reg.
WARNING: [Synth 8-6014] Unused sequential element solution_sdiv_32nkbM_U43/solution_sdiv_32nkbM_div_U/done_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_sdiv_32nkbM.v:154]
WARNING: [Synth 8-6014] Unused sequential element solution_sdiv_32nkbM_U43/solution_sdiv_32nkbM_div_U/remd_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_sdiv_32nkbM.v:171]
WARNING: [Synth 8-3936] Found unconnected internal register 'solution_sdiv_32nkbM_U43/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_sdiv_32nkbM.v:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getUBtoDF.v:826]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getUBtoDF.v:856]
WARNING: [Synth 8-6014] Unused sequential element tmp_190_reg_900_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getUBtoDF.v:479]
WARNING: [Synth 8-6014] Unused sequential element s_reg_819_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getUBtoDF.v:219]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getUBtoDF.v:826]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getUBtoDF.v:826]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getUBtoDF.v:826]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getUBtoDF.v:219]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP s_fu_486_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP s_fu_486_p2.
DSP Report: register A is absorbed into DSP s_fu_486_p2.
DSP Report: operator s_fu_486_p2 is absorbed into DSP s_fu_486_p2.
DSP Report: operator s_fu_486_p2 is absorbed into DSP s_fu_486_p2.
DSP Report: Generating DSP s_reg_819_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP s_reg_819_reg.
DSP Report: register A is absorbed into DSP s_reg_819_reg.
DSP Report: register s_reg_819_reg is absorbed into DSP s_reg_819_reg.
DSP Report: operator s_fu_486_p2 is absorbed into DSP s_reg_819_reg.
DSP Report: operator s_fu_486_p2 is absorbed into DSP s_reg_819_reg.
DSP Report: Generating DSP s_fu_486_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP s_fu_486_p2.
DSP Report: register A is absorbed into DSP s_fu_486_p2.
DSP Report: operator s_fu_486_p2 is absorbed into DSP s_fu_486_p2.
DSP Report: operator s_fu_486_p2 is absorbed into DSP s_fu_486_p2.
DSP Report: Generating DSP s_reg_819_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP s_reg_819_reg.
DSP Report: register A is absorbed into DSP s_reg_819_reg.
DSP Report: register s_reg_819_reg is absorbed into DSP s_reg_819_reg.
DSP Report: operator s_fu_486_p2 is absorbed into DSP s_reg_819_reg.
DSP Report: operator s_fu_486_p2 is absorbed into DSP s_reg_819_reg.
WARNING: [Synth 8-6014] Unused sequential element solution_sdiv_32nkbM_U41/solution_sdiv_32nkbM_div_U/done_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_sdiv_32nkbM.v:154]
WARNING: [Synth 8-6014] Unused sequential element solution_sdiv_32nkbM_U41/solution_sdiv_32nkbM_div_U/remd_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_sdiv_32nkbM.v:171]
WARNING: [Synth 8-3936] Found unconnected internal register 'solution_sdiv_32nkbM_U41/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_sdiv_32nkbM.v:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoUL.v:825]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoUL.v:851]
WARNING: [Synth 8-6014] Unused sequential element tmp_165_reg_874_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoUL.v:474]
WARNING: [Synth 8-6014] Unused sequential element s_reg_793_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoUL.v:215]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoUL.v:825]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoUL.v:825]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoUL.v:825]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURtoUL.v:215]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP s_fu_470_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP s_fu_470_p2.
DSP Report: register A is absorbed into DSP s_fu_470_p2.
DSP Report: operator s_fu_470_p2 is absorbed into DSP s_fu_470_p2.
DSP Report: operator s_fu_470_p2 is absorbed into DSP s_fu_470_p2.
DSP Report: Generating DSP s_reg_793_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP s_reg_793_reg.
DSP Report: register A is absorbed into DSP s_reg_793_reg.
DSP Report: register s_reg_793_reg is absorbed into DSP s_reg_793_reg.
DSP Report: operator s_fu_470_p2 is absorbed into DSP s_reg_793_reg.
DSP Report: operator s_fu_470_p2 is absorbed into DSP s_reg_793_reg.
DSP Report: Generating DSP s_fu_470_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP s_fu_470_p2.
DSP Report: register A is absorbed into DSP s_fu_470_p2.
DSP Report: operator s_fu_470_p2 is absorbed into DSP s_fu_470_p2.
DSP Report: operator s_fu_470_p2 is absorbed into DSP s_fu_470_p2.
DSP Report: Generating DSP s_reg_793_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP s_reg_793_reg.
DSP Report: register A is absorbed into DSP s_reg_793_reg.
DSP Report: register s_reg_793_reg is absorbed into DSP s_reg_793_reg.
DSP Report: operator s_fu_470_p2 is absorbed into DSP s_reg_793_reg.
DSP Report: operator s_fu_470_p2 is absorbed into DSP s_reg_793_reg.
INFO: [Synth 8-4471] merging register 'a_1_fu_68_reg[31:0]' into 'a_1_fu_68_reg[31:0]' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:235]
INFO: [Synth 8-4471] merging register 'b_reg_219_reg[31:0]' into 'b_reg_219_reg[31:0]' [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:243]
WARNING: [Synth 8-6014] Unused sequential element solution_sdiv_32nkbM_U38/solution_sdiv_32nkbM_div_U/done_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_sdiv_32nkbM.v:154]
WARNING: [Synth 8-6014] Unused sequential element solution_sdiv_32nkbM_U38/solution_sdiv_32nkbM_div_U/remd_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_sdiv_32nkbM.v:171]
WARNING: [Synth 8-6014] Unused sequential element a_1_fu_68_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:235]
WARNING: [Synth 8-6014] Unused sequential element b_reg_219_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:243]
WARNING: [Synth 8-3936] Found unconnected internal register 'solution_sdiv_32nkbM_U38/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_sdiv_32nkbM.v:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:768]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:794]
WARNING: [Synth 8-6014] Unused sequential element tmp_180_reg_636_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:394]
WARNING: [Synth 8-6014] Unused sequential element s_reg_572_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:219]
WARNING: [Synth 8-6014] Unused sequential element tmp_175_reg_600_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:382]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:768]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:768]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:768]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/getURFtoDLF.v:219]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP s_fu_370_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP s_fu_370_p2.
DSP Report: register A is absorbed into DSP s_fu_370_p2.
DSP Report: operator s_fu_370_p2 is absorbed into DSP s_fu_370_p2.
DSP Report: operator s_fu_370_p2 is absorbed into DSP s_fu_370_p2.
DSP Report: Generating DSP s_reg_572_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP s_reg_572_reg.
DSP Report: register A is absorbed into DSP s_reg_572_reg.
DSP Report: register s_reg_572_reg is absorbed into DSP s_reg_572_reg.
DSP Report: operator s_fu_370_p2 is absorbed into DSP s_reg_572_reg.
DSP Report: operator s_fu_370_p2 is absorbed into DSP s_reg_572_reg.
DSP Report: Generating DSP s_fu_370_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP s_fu_370_p2.
DSP Report: register A is absorbed into DSP s_fu_370_p2.
DSP Report: operator s_fu_370_p2 is absorbed into DSP s_fu_370_p2.
DSP Report: operator s_fu_370_p2 is absorbed into DSP s_fu_370_p2.
DSP Report: Generating DSP s_reg_572_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP s_reg_572_reg.
DSP Report: register A is absorbed into DSP s_reg_572_reg.
DSP Report: register s_reg_572_reg is absorbed into DSP s_reg_572_reg.
DSP Report: operator s_fu_370_p2 is absorbed into DSP s_reg_572_reg.
DSP Report: operator s_fu_370_p2 is absorbed into DSP s_reg_572_reg.
DSP Report: Generating DSP tmp_176_fu_490_p2, operation Mode is: C'+(A2*(B:0x2d0))'.
DSP Report: register a_1_fu_68_reg is absorbed into DSP tmp_176_fu_490_p2.
DSP Report: register b_reg_219_reg is absorbed into DSP tmp_176_fu_490_p2.
DSP Report: register tmp_175_reg_600_reg is absorbed into DSP tmp_176_fu_490_p2.
DSP Report: operator tmp_176_fu_490_p2 is absorbed into DSP tmp_176_fu_490_p2.
DSP Report: operator tmp_175_fu_424_p2 is absorbed into DSP tmp_176_fu_490_p2.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element solution_urem_5nsibs_U16/solution_urem_5nsibs_div_U/done_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_urem_5nsibs.v:142]
WARNING: [Synth 8-6014] Unused sequential element solution_urem_5nsibs_U16/solution_urem_5nsibs_div_U/quot_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_urem_5nsibs.v:148]
INFO: [Synth 8-5545] ROM "tmp_s_fu_497_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_15_fu_582_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_82_fu_1849_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_88_fu_1977_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP solution_mul_mul_rcU_U378/solution_mul_mul_rcU_DSP48_1_U/p, operation Mode is: (A:0x15556)*B2.
DSP Report: register result_FRtoBR_0_reg is absorbed into DSP solution_mul_mul_rcU_U378/solution_mul_mul_rcU_DSP48_1_U/p.
DSP Report: operator solution_mul_mul_rcU_U378/solution_mul_mul_rcU_DSP48_1_U/p is absorbed into DSP solution_mul_mul_rcU_U378/solution_mul_mul_rcU_DSP48_1_U/p.
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS3_m_axi.v:456]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS2_m_axi.v:456]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS1_m_axi.v:456]
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS1_AWQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS1_AWQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS1_AWQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS1_AWQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS1_AWREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS1_AWREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS1_AWREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS1_AWREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS2_AWQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS2_AWQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS2_AWQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS2_AWQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS2_AWREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS2_AWREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS2_AWREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS2_AWREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS3_AWQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS3_AWQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS3_AWQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS3_AWQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS3_AWREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS3_AWREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS3_AWREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design solution has port m_axi_CTRL_BUS3_AWREGION[0] driven by constant 0
INFO: [Synth 8-3971] The signal search_0_i_U/phase2_search_0_i_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 16 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-3971] The signal solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element solution_CTRL_BUS_s_axi_U/int_encode_array/q0_reg was removed.  [/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/solution_CTRL_BUS_s_axi.v:900]
INFO: [Synth 8-3971] The signal solution_CTRL_BUS_s_axi_U/int_encode_array/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg was recognized as a true dual port RAM template.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/tmp_37_cast_reg_2813_reg[1]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/tmp_103_reg_2818_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/tmp_37_cast_reg_2813_reg[2]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/tmp_103_reg_2818_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/\tmp_271_cast_reg_2523_reg[5] )
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_271_cast_reg_2523_reg[4]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_271_cast_reg_2523_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/\tmp_271_cast_reg_2523_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/\tmp_271_cast_reg_2523_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/\tmp_271_cast_reg_2523_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/tmp_37_cast_reg_2813_reg[0]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/tmp_103_reg_2818_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_102_reg_2585_reg[0]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/i_reg_2575_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_249_reg_2706_reg[0]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_251_reg_2711_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/search_new_0_i_addr_2_reg_2682_reg[3]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/n_reg_2669_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/search_new_0_i_addr_2_reg_2682_reg[2]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/n_reg_2669_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/search_new_0_i_addr_2_reg_2682_reg[1]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/n_reg_2669_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/search_new_0_i_addr_2_reg_2682_reg[0]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/n_reg_2669_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/search_sol_i_addr_reg_2549_reg[3]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_240_cast_reg_2544_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/search_sol_i_addr_reg_2549_reg[2]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_240_cast_reg_2544_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/search_sol_i_addr_reg_2549_reg[1]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_240_cast_reg_2544_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/search_sol_i_addr_reg_2549_reg[0]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_240_cast_reg_2544_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_1_fu_1604/tmp_reg_225_reg[23]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_1_fu_1604/tmp_reg_225_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_1_fu_1604/tmp_reg_225_reg[24]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_1_fu_1604/tmp_reg_225_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_1_fu_1604/tmp_reg_225_reg[25]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_1_fu_1604/tmp_reg_225_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_1_fu_1604/tmp_reg_225_reg[26]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_1_fu_1604/tmp_reg_225_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_1_fu_1604/tmp_reg_225_reg[27]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_1_fu_1604/tmp_reg_225_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_1_fu_1604/tmp_reg_225_reg[28]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_1_fu_1604/tmp_reg_225_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/tmp_188_reg_233_reg[22]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/tmp_188_reg_233_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/tmp_188_reg_233_reg[23]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/tmp_188_reg_233_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/tmp_188_reg_233_reg[24]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/tmp_188_reg_233_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/tmp_188_reg_233_reg[25]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/tmp_188_reg_233_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/tmp_188_reg_233_reg[26]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/tmp_188_reg_233_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/tmp_188_reg_233_reg[27]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/tmp_188_reg_233_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/tmp_188_reg_233_reg[28]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_228_fu_1750/tmp_188_reg_233_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_249_reg_2706_reg[1]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_251_reg_2711_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_249_reg_2706_reg[2]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_251_reg_2711_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_249_reg_2706_reg[21]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_196_reg_2716_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/search_new_0_i_addr_2_reg_2682_reg[4]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/n_reg_2669_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_110_reg_2948_reg[0]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_107_reg_2937_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_110_reg_2948_reg[1]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_107_reg_2937_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_110_reg_2948_reg[2]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_107_reg_2937_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_110_reg_2948_reg[3]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_107_reg_2937_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_110_reg_2948_reg[4]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_107_reg_2937_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_110_reg_2948_reg[5]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_107_reg_2937_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_110_reg_2948_reg[6]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_107_reg_2937_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_110_reg_2948_reg[7]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_107_reg_2937_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_110_reg_2948_reg[8]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_107_reg_2937_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_110_reg_2948_reg[9]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_107_reg_2937_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_110_reg_2948_reg[10]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_107_reg_2937_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_110_reg_2948_reg[11]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/tmp_107_reg_2937_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_fu_1612/tmp_reg_225_reg[23]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_fu_1612/tmp_reg_225_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_fu_1612/tmp_reg_225_reg[24]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_fu_1612/tmp_reg_225_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_fu_1612/tmp_reg_225_reg[25]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_fu_1612/tmp_reg_225_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_fu_1612/tmp_reg_225_reg[26]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_fu_1612/tmp_reg_225_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_fu_1612/tmp_reg_225_reg[27]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_fu_1612/tmp_reg_225_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_fu_1612/tmp_reg_225_reg[28]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/grp_getPruning_fu_1612/tmp_reg_225_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/\depthPhase1_cast_reg_2516_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/\depthPhase1_cast_reg_2516_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456/\depthPhase1_cast_reg_2516_reg[7] )
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/tmp_195_reg_233_reg[22]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/tmp_195_reg_233_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/tmp_195_reg_233_reg[23]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/tmp_195_reg_233_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/tmp_195_reg_233_reg[24]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/tmp_195_reg_233_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/tmp_195_reg_233_reg[25]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/tmp_195_reg_233_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/tmp_195_reg_233_reg[26]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/tmp_195_reg_233_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/tmp_195_reg_233_reg[27]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/tmp_195_reg_233_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/tmp_195_reg_233_reg[28]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_getPruning_2_fu_1742/tmp_195_reg_233_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_251_reg_2711_reg[21]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_201_reg_2726_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/\sext5_reg_2624_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/\sext2_cast_reg_2780_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/search_sol_i_addr_reg_2549_reg[4]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/tmp_240_cast_reg_2544_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/tmp_180_reg_1431_reg[0]' (FDE) to 'grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/s_reg_1424_reg[7]'
WARNING: [Synth 8-3332] Sequential element (tmp_271_cast_reg_2523_reg[6]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (tmp_271_cast_reg_2523_reg[5]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (tmp_271_cast_reg_2523_reg[3]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (tmp_271_cast_reg_2523_reg[2]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (tmp_271_cast_reg_2523_reg[0]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (i2_2_reg_2279_reg[8]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (i2_2_reg_2279_reg[7]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (i2_2_reg_2279_reg[6]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (i2_2_reg_2279_reg[5]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (i1_2_reg_2274_reg[8]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (i1_2_reg_2274_reg[7]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (i1_2_reg_2274_reg[6]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (i1_2_reg_2274_reg[5]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (tmp_292_cast_reg_2533_reg[8]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (tmp_292_cast_reg_2533_reg[7]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (tmp_292_cast_reg_2533_reg[6]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (tmp_292_cast_reg_2533_reg[5]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (i2_1_reg_2833_reg[8]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (i2_1_reg_2833_reg[7]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (i2_1_reg_2833_reg[6]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (i2_1_reg_2833_reg[5]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (tmp5_reg_2820_reg[8]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (tmp5_reg_2820_reg[7]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (tmp5_reg_2820_reg[6]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (tmp5_reg_2820_reg[5]) is unused and will be removed from module P2.
WARNING: [Synth 8-3332] Sequential element (ap_reg_ioackin_m_axi_table_r_ARREADY_reg) is unused and will be removed from module getPruning_2.
WARNING: [Synth 8-3332] Sequential element (ap_reg_ioackin_m_axi_table_r_ARREADY_reg) is unused and will be removed from module getPruning_228.
WARNING: [Synth 8-3332] Sequential element (ap_reg_ioackin_m_axi_URtoDF_Move2_ARREADY_reg) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[31]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[30]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[29]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[28]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[27]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[26]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[25]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[24]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[23]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[22]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[21]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[20]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[19]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[18]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[17]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[16]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[15]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[14]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[13]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[12]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[11]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[10]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[9]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_1670_reg[8]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[31]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[30]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[29]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[28]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[27]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[26]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[25]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[24]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[23]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[22]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[21]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[20]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[19]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[18]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[17]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[16]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[15]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[14]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[13]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[12]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[11]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[10]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[9]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (ap_return_preg_reg[8]) is unused and will be removed from module phase2.
WARNING: [Synth 8-3332] Sequential element (i_36_0) is unused and will be removed from module blockP2.
WARNING: [Synth 8-3332] Sequential element (i_36_19) is unused and will be removed from module blockP2.
WARNING: [Synth 8-3332] Sequential element (grp_getPruning_1_fu_1604/ap_reg_ioackin_m_axi_table_r_ARREADY_reg) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (grp_getPruning_fu_1612/ap_reg_ioackin_m_axi_table_r_ARREADY_reg) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (i_36_1) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[14]) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[13]) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[12]) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[11]) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[10]) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[9]) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[8]) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[7]) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[6]) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[5]) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[4]) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[3]) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[2]) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[1]) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/q0_reg[0]) is unused and will be removed from module parallel_v2.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[9]) is unused and will be removed from module fifo_w16_d1000_A__1.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[8]) is unused and will be removed from module fifo_w16_d1000_A__1.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[7]) is unused and will be removed from module fifo_w16_d1000_A__1.
WARNING: [Synth 8-3332] Sequential element (waddr_reg[6]) is unused and will be removed from module fifo_w16_d1000_A__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_3/depthPhase1_cast1_reg_1800_reg[5]' (FD) to 'grp_blockP1_fu_1276i_36_3/depthPhase1_cast1_reg_1800_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_blockP1_fu_1276i_36_3/depthPhase1_cast1_reg_1800_reg[6]' (FD) to 'grp_blockP1_fu_1276i_36_3/depthPhase1_cast1_reg_1800_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_blockP1_fu_1276i_36_3/\depthPhase1_cast1_reg_1800_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_toCubieCube_fu_1467/tmp_31_reg_1022_reg[0]' (FDE) to 'i_36_0/grp_toCubieCube_fu_1467/tmp_20_reg_1016_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_36_0/\grp_verify_fu_1495/solution_urem_5nsibs_U16/solution_urem_5nsibs_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_36_0/\grp_verify_fu_1495/solution_urem_5nsibs_U16/solution_urem_5nsibs_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/\grp_verify_fu_1495/solution_urem_5nsibs_U16/solution_urem_5nsibs_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/\i_i6_cast_reg_496_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/\tmp_201_reg_1200_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/\tmp_201_reg_1200_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_verify_fu_1495/solution_urem_5nsibs_U16/solution_urem_5nsibs_div_U/solution_urem_5nsibs_div_u_0/divisor0_reg[0]' (FDE) to 'i_36_0/grp_verify_fu_1495/solution_urem_5nsibs_U16/solution_urem_5nsibs_div_U/solution_urem_5nsibs_div_u_0/divisor0_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/\grp_verify_fu_1495/i_i_cast_reg_1011_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/tmp_189_reg_875_reg[0]' (FDE) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/j_reg_880_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\n_assign_cast4_reg_751_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\tmp_225_cast_reg_845_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/\tmp_225_cast_reg_845_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/tmp_164_reg_849_reg[0]' (FDE) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/j_reg_854_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\n_assign_cast5_reg_725_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\j_1_cast4_reg_816_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\j_1_cast4_reg_816_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/\j_1_cast4_reg_816_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[4]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[5]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[6]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[7]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[8]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[9]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[10]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[11]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[12]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[13]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[14]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[15]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[16]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[17]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[18]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[19]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[20]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[21]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[22]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[23]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[24]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[25]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[26]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[27]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[28]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[29]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[30]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/n_assign_cast3_reg_526_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/\n_assign_cast3_reg_526_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_36_0/grp_get_coordcube_fu_1441/grp_getURtoDF_fu_213/r_assign_cast3_reg_316_reg[3]' (FD) to 'i_36_0/grp_get_coordcube_fu_1441/grp_getURtoDF_fu_213/r_assign_cast3_reg_316_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/grp_get_coordcube_fu_1441/grp_getURtoDF_fu_213/\r_assign_cast3_reg_316_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_36_0/tmp_49_reg_2078_reg[0]' (FDE) to 'i_36_0/tmp_49_reg_2078_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_36_0/tmp_49_reg_2078_reg[1]' (FDE) to 'i_36_0/tmp_49_reg_2078_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_36_0/tmp_49_reg_2078_reg[2]' (FDE) to 'i_36_0/tmp_49_reg_2078_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_36_0/result_parity_0_reg[6]' (FDE) to 'i_36_0/result_parity_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_36_0/result_parity_0_reg[7]' (FDE) to 'i_36_0/result_parity_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_36_0/result_parity_0_reg[4]' (FDE) to 'i_36_0/result_parity_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_36_0/result_parity_0_reg[5]' (FDE) to 'i_36_0/result_parity_0_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_36_0/\grp_verify_fu_1495/solution_urem_5nsibs_U16/solution_urem_5nsibs_div_U/solution_urem_5nsibs_div_u_0/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_0/\grp_verify_fu_1495/solution_urem_5nsibs_U16/solution_urem_5nsibs_div_U/solution_urem_5nsibs_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_36_1/solution_CTRL_BUS1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[46] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:43 . Memory (MB): peak = 1854.168 ; gain = 665.777 ; free physical = 278 ; free virtual = 2330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|parallel_v2_label_0_rom  | p_0_out    | 32x3          | LUT            | 
|parallel_v2_label_1_rom  | p_0_out    | 32x2          | LUT            | 
|P2_parityMove_rom        | p_0_out    | 64x1          | LUT            | 
|P2_label3_0_rom          | p_0_out    | 16x3          | LUT            | 
|P2_label3_1_rom          | p_0_out    | 16x2          | LUT            | 
|toCubieCube_cornebkb_rom | p_0_out    | 32x6          | LUT            | 
|toCubieCube_cornebkb_rom | p_0_out    | 32x6          | LUT            | 
|toCubieCube_cornecud_rom | p_0_out    | 8x3           | LUT            | 
|toCubieCube_cornedEe_rom | p_0_out    | 8x3           | LUT            | 
|toCubieCube_edgeFeOg_rom | p_0_out    | 16x6          | LUT            | 
|toCubieCube_edgeFfYi_rom | p_0_out    | 16x6          | LUT            | 
|toCubieCube_edgeCg8j_rom | p_0_out    | 16x3          | LUT            | 
|toCubieCube_edgeChbi_rom | p_0_out    | 16x3          | LUT            | 
|P2                       | p_0_out    | 16x3          | LUT            | 
|P2                       | p_0_out    | 16x2          | LUT            | 
|P2                       | p_0_out    | 64x1          | LUT            | 
|phase2                   | p_0_out    | 64x1          | LUT            | 
|parallel_v2              | p_0_out    | 32x3          | LUT            | 
|parallel_v2              | p_0_out    | 32x2          | LUT            | 
|solution                 | p_0_out    | 32x3          | LUT            | 
|solution                 | p_0_out    | 32x2          | LUT            | 
|toCubieCube              | p_0_out    | 16x3          | LUT            | 
|toCubieCube              | p_0_out    | 16x3          | LUT            | 
|toCubieCube              | p_0_out    | 32x6          | LUT            | 
|toCubieCube              | p_0_out    | 32x6          | LUT            | 
|toCubieCube              | p_0_out    | 16x6          | LUT            | 
|toCubieCube              | p_0_out    | 16x6          | LUT            | 
+-------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                      | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|phase2_search_0_i_ram:                           | ram_reg              | 32 x 8(WRITE_FIRST)    | W | R | 32 x 8(WRITE_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|solution_CTRL_BUS_s_axi_ram:                     | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|solution_CTRL_BUS_s_axi_ram__parameterized0:     | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|solution_P1Buffervdy_ram:                        | ram_reg              | 8 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|solution_P1Buffervdy_ram:                        | ram_reg              | 8 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|solution_P1Buffervdy_ram:                        | ram_reg              | 8 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|solution_P1Bufferyd2_ram:                        | ram_reg              | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|solution_P1BufferAem_ram:                        | ram_reg              | 256 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 64     | 
|solution_P3BufferCeG_ram:                        | ram_reg              | 1 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|solution_P3BufferGfk_ram:                        | ram_reg              | 32 K x 8(WRITE_FIRST)  | W | R | 32 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 8      | 
|solution_P3BufferFfa_ram:                        | ram_reg              | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|solution_P3BufferCeG_ram:                        | ram_reg              | 1 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|solution_P3BufferCeG_ram:                        | ram_reg              | 1 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|solution_P1Bufferyd2_ram:                        | ram_reg              | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|solution_CTRL_BUS3_m_axi_buffer__parameterized0: | mem_reg              | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|solution_CTRL_BUS2_m_axi_buffer__parameterized0: | mem_reg              | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|solution_CTRL_BUS1_m_axi_buffer__parameterized0: | mem_reg              | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------+----------------------+--------------------------------------------------------------------------+
|Module Name                                                                    | RTL Object                                                        | Inference      | Size (Depth x Width) | Primitives                                                               | 
+-------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------+----------------------+--------------------------------------------------------------------------+
|grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689 | search_0_i_U/parallel_v2_searcpcA_ram_U/ram_reg                   | User Attribute | 32 x 8               | RAM16X1D x 16                                                            | 
|grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689 | URFtoDLF_Move3_U/parallel_v2_twistmb6_ram_U/ram_reg               | User Attribute | 32 x 16              | RAM16X1S x 32                                                            | 
|grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689 | FRtoBR_Move3_2_U/parallel_v2_twistmb6_ram_U/ram_reg               | User Attribute | 32 x 16              | RAM16X1S x 32                                                            | 
|grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689 | URtoDF_Move3_U/parallel_v2_twistmb6_ram_U/ram_reg                 | User Attribute | 32 x 16              | RAM16X1S x 32                                                            | 
|grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316                                  | search_sol_i_U/blockP2_search_soudo_ram_U/ram_reg                 | User Attribute | 32 x 8               | RAM16X1D x 16                                                            | 
|grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456                              | search_new_0_i_U/parallel_v2_searcpcA_ram_U/ram_reg               | User Attribute | 32 x 8               | RAM16X1D x 16                                                            | 
|grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456                              | flipMove3_U/parallel_v2_twistmb6_ram_U/ram_reg                    | User Attribute | 32 x 16              | RAM16X1S x 32                                                            | 
|grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456                              | twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg                   | User Attribute | 32 x 16              | RAM16X1S x 32                                                            | 
|grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456                              | FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/ram_reg                 | User Attribute | 32 x 16              | RAM16X1S x 32                                                            | 
|solution                                                                       | count_U/solution_count_ram_U/ram_reg                              | User Attribute | 8 x 32               | RAM16X1S x 32                                                            | 
|i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207                        | corner6_U/getURFtoDLF_corner6_ram_U/ram_reg                       | User Attribute | 8 x 3                | RAM16X1S x 3                                                             | 
|i_36_0/grp_get_coordcube_fu_1441/grp_getURtoDF_fu_213                          | edge6_U/getURtoDF_edge6_ram_U/ram_reg                             | User Attribute | 8 x 4                | RAM16X1S x 4                                                             | 
|solution                                                                       | grp_verify_fu_1495/edgeCount_U/verify_edgeCount_ram_U/ram_reg     | User Attribute | 16 x 32              | RAM16X1S x 32                                                            | 
|solution                                                                       | grp_verify_fu_1495/cornerCount_U/verify_cornerCount_ram_U/ram_reg | User Attribute | 8 x 32               | RAM16X1S x 32                                                            | 
|solution                                                                       | res_f_0_U/solution_res_f_0_ram_U/ram_reg                          | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                                               | 
|solution                                                                       | ccRet_cp_0_U/solution_ccRet_cp_0_ram_U/ram_reg                    | User Attribute | 8 x 3                | RAM16X1S x 3                                                             | 
|solution                                                                       | ccRet_ep_0_U/solution_ccRet_ep_0_ram_U/ram_reg                    | User Attribute | 16 x 4               | RAM16X1S x 4                                                             | 
|solution                                                                       | ccRet_co_0_U/solution_ccRet_co_0_ram_U/ram_reg                    | User Attribute | 8 x 2                | RAM16X1S x 2                                                             | 
|solution                                                                       | ccRet_eo_0_U/solution_ccRet_eo_0_ram_U/ram_reg                    | User Attribute | 16 x 1               | RAM16X1S x 1                                                             | 
|solution                                                                       | P3Buffer_parity_0_U/solution_P3BufferBew_ram_U/ram_reg            | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM32X1S x 1  RAM64X1S x 1  RAM128X1S x 1  RAM256X1S x 3   | 
+-------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------+----------------------+--------------------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|phase2      | C'+A2*(B:0x150)    | 16     | 10     | 16     | -      | 25     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|parallel_v2 | (A:0x15556)*B2     | 18     | 16     | -      | -      | 34     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|parallel_v2 | C+A2*(B:0x1b0)     | 16     | 10     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|parallel_v2 | C+A''*(B:0x1ef)    | 16     | 10     | 15     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|parallel_v2 | C+A''*(B:0x1ef)    | 16     | 10     | 15     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 1    | 
|getFRtoBR   | A*B2               | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|getFRtoBR   | (PCIN>>17)+A2*B    | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|getFRtoBR   | A2*B               | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|getFRtoBR   | (PCIN>>17)+A2*B    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|getUBtoDF   | A2*B2              | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|getUBtoDF   | (PCIN>>17)+A2*B2   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|getUBtoDF   | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|getUBtoDF   | (PCIN>>17)+A2*B2   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|getURtoUL   | A2*B2              | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|getURtoUL   | (PCIN>>17)+A2*B2   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|getURtoUL   | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|getURtoUL   | (PCIN>>17)+A2*B2   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|getURFtoDLF | A2*B2              | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|getURFtoDLF | (PCIN>>17)+A2*B2   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|getURFtoDLF | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|getURFtoDLF | (PCIN>>17)+A2*B2   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|getURFtoDLF | C'+(A2*(B:0x2d0))' | 16     | 11     | 16     | -      | 16     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|solution    | (A:0x15556)*B2     | 18     | 16     | -      | -      | 34     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/i_36_0/search_0_i_U/phase2_search_0_i_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/i_36_0/search_0_i_U/phase2_search_0_i_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_depthPhas_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_0_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_1_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_10_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_11_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_12_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_13_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_14_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_15_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_16_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_17_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_18_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_19_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_2_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_20_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_21_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_22_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_2/P2Buffer_V_i_23_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_3/P2Buffer_V_i_9_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_3/P2Buffer_V_i_8_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_3/P2Buffer_V_i_7_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_3/P2Buffer_V_i_6_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_3/P2Buffer_V_i_5_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_3/P2Buffer_V_i_4_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_3/P2Buffer_V_i_30_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_3/P2Buffer_V_i_3_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_3/P2Buffer_V_i_29_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_3/P2Buffer_V_i_28_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_3/P2Buffer_V_i_27_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_3/P2Buffer_V_i_26_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_3/P2Buffer_V_i_25_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_blockP1_fu_1276i_36_3/P2Buffer_V_i_24_fifo_U/i_36_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_1/solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_1/solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_2/solution_CTRL_BUS_s_axi_U/int_encode_array/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_42/P1Buffer_flip_0_U/solution_P1Buffervdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_42/P1Buffer_flip_0_U/solution_P1Buffervdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_42/P1Buffer_flip_0_U/solution_P1Buffervdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_42/P1Buffer_flip_0_U/solution_P1Buffervdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_43/P1Buffer_twist_0_U/solution_P1Buffervdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_43/P1Buffer_twist_0_U/solution_P1Buffervdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_43/P1Buffer_twist_0_U/solution_P1Buffervdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_43/P1Buffer_twist_0_U/solution_P1Buffervdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_44/P1Buffer_slice_0_U/solution_P1Buffervdy_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_44/P1Buffer_slice_0_U/solution_P1Buffervdy_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_44/P1Buffer_slice_0_U/solution_P1Buffervdy_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_44/P1Buffer_slice_0_U/solution_P1Buffervdy_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_45/P1Buffer_depthPhase1_U/solution_P1Bufferyd2_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_45/P1Buffer_depthPhase1_U/solution_P1Bufferyd2_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_46/P1Buffer_0_i_U/solution_P1BufferAem_ram_U/ram_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_47/P3Buffer_URFtoDLF_0_U/solution_P3BufferCeG_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_48/P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_48/P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_48/P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_48/P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_48/P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_48/P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_48/P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_48/P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_48/P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_48/P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_48/P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_48/P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_48/P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_48/P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_48/P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_36_0/i_36_48/P3Buffer_0_i_U/solution_P3BufferGfk_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |blockP1__GB0   |           1|     18930|
|2     |blockP1__GB1   |           1|      4213|
|3     |solution__GCB0 |           1|     14231|
|4     |solution__GCB1 |           1|      5184|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:25 ; elapsed = 00:03:00 . Memory (MB): peak = 1854.168 ; gain = 665.777 ; free physical = 113 ; free virtual = 2180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:03:09 . Memory (MB): peak = 1854.168 ; gain = 665.777 ; free physical = 123 ; free virtual = 2151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                      | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|phase2_search_0_i_ram:                           | ram_reg              | 32 x 8(WRITE_FIRST)    | W | R | 32 x 8(WRITE_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:                                 | mem_reg              | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|solution_CTRL_BUS_s_axi_ram:                     | gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|solution_CTRL_BUS_s_axi_ram__parameterized0:     | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|solution_P1Buffervdy_ram:                        | ram_reg              | 8 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|solution_P1Buffervdy_ram:                        | ram_reg              | 8 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|solution_P1Buffervdy_ram:                        | ram_reg              | 8 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|solution_P1Bufferyd2_ram:                        | ram_reg              | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|solution_P1BufferAem_ram:                        | ram_reg              | 256 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 64     | 
|solution_P3BufferCeG_ram:                        | ram_reg              | 1 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|solution_P3BufferGfk_ram:                        | ram_reg              | 32 K x 8(WRITE_FIRST)  | W | R | 32 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 8      | 
|solution_P3BufferFfa_ram:                        | ram_reg              | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|solution_P3BufferCeG_ram:                        | ram_reg              | 1 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|solution_P3BufferCeG_ram:                        | ram_reg              | 1 K x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|solution_P1Bufferyd2_ram:                        | ram_reg              | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|solution_CTRL_BUS3_m_axi_buffer__parameterized0: | mem_reg              | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|solution_CTRL_BUS2_m_axi_buffer__parameterized0: | mem_reg              | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|solution_CTRL_BUS1_m_axi_buffer__parameterized0: | mem_reg              | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------+----------------------+--------------------------------------------------------------------------+
|Module Name                                                                    | RTL Object                                                        | Inference      | Size (Depth x Width) | Primitives                                                               | 
+-------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------+----------------------+--------------------------------------------------------------------------+
|grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689 | search_0_i_U/parallel_v2_searcpcA_ram_U/ram_reg                   | User Attribute | 32 x 8               | RAM16X1D x 16                                                            | 
|grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689 | URFtoDLF_Move3_U/parallel_v2_twistmb6_ram_U/ram_reg               | User Attribute | 32 x 16              | RAM16X1S x 32                                                            | 
|grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689 | FRtoBR_Move3_2_U/parallel_v2_twistmb6_ram_U/ram_reg               | User Attribute | 32 x 16              | RAM16X1S x 32                                                            | 
|grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689 | URtoDF_Move3_U/parallel_v2_twistmb6_ram_U/ram_reg                 | User Attribute | 32 x 16              | RAM16X1S x 32                                                            | 
|grp_blockP1_fu_1276i_36_2/grp_blockP2_fu_1316                                  | search_sol_i_U/blockP2_search_soudo_ram_U/ram_reg                 | User Attribute | 32 x 8               | RAM16X1D x 16                                                            | 
|grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456                              | search_new_0_i_U/parallel_v2_searcpcA_ram_U/ram_reg               | User Attribute | 32 x 8               | RAM16X1D x 16                                                            | 
|grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456                              | flipMove3_U/parallel_v2_twistmb6_ram_U/ram_reg                    | User Attribute | 32 x 16              | RAM16X1S x 32                                                            | 
|grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456                              | twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg                   | User Attribute | 32 x 16              | RAM16X1S x 32                                                            | 
|grp_blockP1_fu_1276i_36_2/grp_parallel_v2_fu_1456                              | FRtoBR_Move3_U/parallel_v2_twistmb6_ram_U/ram_reg                 | User Attribute | 32 x 16              | RAM16X1S x 32                                                            | 
|solution                                                                       | count_U/solution_count_ram_U/ram_reg                              | User Attribute | 8 x 32               | RAM16X1S x 32                                                            | 
|i_36_0/grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207                        | corner6_U/getURFtoDLF_corner6_ram_U/ram_reg                       | User Attribute | 8 x 3                | RAM16X1S x 3                                                             | 
|i_36_0/grp_get_coordcube_fu_1441/grp_getURtoDF_fu_213                          | edge6_U/getURtoDF_edge6_ram_U/ram_reg                             | User Attribute | 8 x 4                | RAM16X1S x 4                                                             | 
|solution                                                                       | grp_verify_fu_1495/edgeCount_U/verify_edgeCount_ram_U/ram_reg     | User Attribute | 16 x 32              | RAM16X1S x 32                                                            | 
|solution                                                                       | grp_verify_fu_1495/cornerCount_U/verify_cornerCount_ram_U/ram_reg | User Attribute | 8 x 32               | RAM16X1S x 32                                                            | 
|solution                                                                       | res_f_0_U/solution_res_f_0_ram_U/ram_reg                          | User Attribute | 64 x 3               | RAM16X1D x 6  RAM32X1D x 3                                               | 
|solution                                                                       | ccRet_cp_0_U/solution_ccRet_cp_0_ram_U/ram_reg                    | User Attribute | 8 x 3                | RAM16X1S x 3                                                             | 
|solution                                                                       | ccRet_ep_0_U/solution_ccRet_ep_0_ram_U/ram_reg                    | User Attribute | 16 x 4               | RAM16X1S x 4                                                             | 
|solution                                                                       | ccRet_co_0_U/solution_ccRet_co_0_ram_U/ram_reg                    | User Attribute | 8 x 2                | RAM16X1S x 2                                                             | 
|solution                                                                       | ccRet_eo_0_U/solution_ccRet_eo_0_ram_U/ram_reg                    | User Attribute | 16 x 1               | RAM16X1S x 1                                                             | 
|solution                                                                       | P3Buffer_parity_0_U/solution_P3BufferBew_ram_U/ram_reg            | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM32X1S x 1  RAM64X1S x 1  RAM128X1S x 1  RAM256X1S x 3   | 
+-------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------+----------------------+--------------------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |blockP1__GB0   |           1|     18930|
|2     |blockP1__GB1   |           1|      4213|
|3     |solution__GCB0 |           1|     14231|
|4     |solution__GCB1 |           1|      5184|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:52 ; elapsed = 00:03:27 . Memory (MB): peak = 1918.582 ; gain = 730.191 ; free physical = 158 ; free virtual = 2156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net grp_blockP1_fu_1276_P3Buffer_0_i_we1 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_blockP1_fu_1276_P3Buffer_0_i_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_36_13552 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_36_13551 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_36_13550 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_36_13549 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_36_6550 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:55 ; elapsed = 00:03:30 . Memory (MB): peak = 1918.582 ; gain = 730.191 ; free physical = 154 ; free virtual = 2152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:55 ; elapsed = 00:03:31 . Memory (MB): peak = 1918.582 ; gain = 730.191 ; free physical = 154 ; free virtual = 2152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:58 ; elapsed = 00:03:33 . Memory (MB): peak = 1918.582 ; gain = 730.191 ; free physical = 152 ; free virtual = 2150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:58 ; elapsed = 00:03:33 . Memory (MB): peak = 1918.582 ; gain = 730.191 ; free physical = 152 ; free virtual = 2151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:58 ; elapsed = 00:03:34 . Memory (MB): peak = 1918.582 ; gain = 730.191 ; free physical = 152 ; free virtual = 2150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:59 ; elapsed = 00:03:34 . Memory (MB): peak = 1918.582 ; gain = 730.191 ; free physical = 152 ; free virtual = 2150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|solution    | grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/solution_sdiv_32nkbM_U27/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[32]   | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|solution    | grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/ap_CS_fsm_reg[39]                                                                                  | 35     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|solution    | grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/solution_sdiv_32nkbM_U43/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[32]   | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|solution    | grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/ap_CS_fsm_reg[39]                                                                                  | 35     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|solution    | grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/solution_sdiv_32nkbM_U41/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[32]   | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|solution    | grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/solution_sdiv_32nkbM_U38/solution_sdiv_32nkbM_div_U/solution_sdiv_32nkbM_div_u_0/r_stage_reg[32] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|solution    | grp_verify_fu_1495/solution_urem_5nsibs_U16/solution_urem_5nsibs_div_U/solution_urem_5nsibs_div_u_0/r_stage_reg[5]                                | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]       | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]       | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]       | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]       | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]       | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]       | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[4]       | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[4]       | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[4]       | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__12    | SRL_SIG_reg[999] | 1      | 1          | 0      | 32      | 16     | 8      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1257|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     3|
|4     |DSP48E1_3  |     2|
|5     |DSP48E1_4  |     7|
|6     |DSP48E1_5  |     3|
|7     |DSP48E1_7  |     1|
|8     |DSP48E1_8  |     1|
|9     |LUT1       |  1381|
|10    |LUT2       |  2850|
|11    |LUT3       |  2900|
|12    |LUT4       |  1503|
|13    |LUT5       |  1626|
|14    |LUT6       |  2211|
|15    |MUXF7      |    43|
|16    |RAM128X1S  |     1|
|17    |RAM16X1D   |    54|
|18    |RAM16X1S   |   306|
|19    |RAM256X1S  |     3|
|20    |RAM32X1D   |     3|
|21    |RAM32X1S   |     1|
|22    |RAM64X1S   |     1|
|23    |RAMB18E1   |     1|
|24    |RAMB18E1_1 |    32|
|25    |RAMB18E1_3 |     3|
|26    |RAMB18E1_4 |     4|
|27    |RAMB36E1   |     2|
|28    |RAMB36E1_1 |     4|
|29    |RAMB36E1_2 |    32|
|30    |RAMB36E1_3 |    32|
|31    |RAMB36E1_5 |    10|
|32    |RAMB36E1_6 |     8|
|33    |SRL16E     |   121|
|34    |SRLC32E    |     8|
|35    |FDRE       | 11607|
|36    |FDSE       |    99|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+---------------------------------------------------+------+
|      |Instance                                 |Module                                             |Cells |
+------+-----------------------------------------+---------------------------------------------------+------+
|1     |top                                      |                                                   | 26122|
|2     |  P3Buffer_parity_0_U                    |solution_P3BufferBew                               |    11|
|3     |    solution_P3BufferBew_ram_U           |solution_P3BufferBew_ram                           |    11|
|4     |  P1Buffer_0_i_U                         |solution_P1BufferAem                               |    74|
|5     |    solution_P1BufferAem_ram_U           |solution_P1BufferAem_ram                           |    74|
|6     |  P1Buffer_flip_0_U                      |solution_P1Buffervdy                               |    45|
|7     |    solution_P1Buffervdy_ram_U           |solution_P1Buffervdy_ram_76                        |    45|
|8     |  P1Buffer_n_0_U                         |solution_P1Bufferyd2                               |    42|
|9     |    solution_P1Bufferyd2_ram_U           |solution_P1Bufferyd2_ram                           |    42|
|10    |  P1Buffer_slice_0_U                     |solution_P1Buffervdy_0                             |     4|
|11    |    solution_P1Buffervdy_ram_U           |solution_P1Buffervdy_ram_75                        |     4|
|12    |  P1Buffer_twist_0_U                     |solution_P1Buffervdy_1                             |    44|
|13    |    solution_P1Buffervdy_ram_U           |solution_P1Buffervdy_ram                           |    44|
|14    |  P3Buffer_0_i_U                         |solution_P3BufferGfk                               |    16|
|15    |    solution_P3BufferGfk_ram_U           |solution_P3BufferGfk_ram                           |    16|
|16    |  P3Buffer_FRtoBR_0_U                    |solution_P3BufferCeG                               |    26|
|17    |    solution_P3BufferCeG_ram_U           |solution_P3BufferCeG_ram_74                        |    26|
|18    |  P3Buffer_URFtoDLF_0_U                  |solution_P3BufferCeG_2                             |    41|
|19    |    solution_P3BufferCeG_ram_U           |solution_P3BufferCeG_ram_73                        |    41|
|20    |  P3Buffer_URtoDF_0_U                    |solution_P3BufferCeG_3                             |    26|
|21    |    solution_P3BufferCeG_ram_U           |solution_P3BufferCeG_ram                           |    26|
|22    |  P3Buffer_n_0_U                         |solution_P3BufferFfa                               |    11|
|23    |    solution_P3BufferFfa_ram_U           |solution_P3BufferFfa_ram                           |    11|
|24    |  ccRet_co_0_U                           |solution_ccRet_co_0                                |     9|
|25    |    solution_ccRet_co_0_ram_U            |solution_ccRet_co_0_ram                            |     9|
|26    |  ccRet_cp_0_U                           |solution_ccRet_cp_0                                |    16|
|27    |    solution_ccRet_cp_0_ram_U            |solution_ccRet_cp_0_ram                            |    16|
|28    |  ccRet_eo_0_U                           |solution_ccRet_eo_0                                |     2|
|29    |    solution_ccRet_eo_0_ram_U            |solution_ccRet_eo_0_ram                            |     2|
|30    |  ccRet_ep_0_U                           |solution_ccRet_ep_0                                |    20|
|31    |    solution_ccRet_ep_0_ram_U            |solution_ccRet_ep_0_ram                            |    20|
|32    |  count_U                                |solution_count                                     |   162|
|33    |    solution_count_ram_U                 |solution_count_ram                                 |   162|
|34    |  grp_blockP1_fu_1276                    |blockP1                                            | 12268|
|35    |    P2Buffer_V_FRtoBR_fifo_U             |fifo_w16_d1000_A                                   |    37|
|36    |    P2Buffer_V_URFtoDLF_fifo_U           |fifo_w16_d1000_A_16                                |    37|
|37    |    P2Buffer_V_URtoDF_fifo_U             |fifo_w16_d1000_A_17                                |    36|
|38    |    P2Buffer_V_depthPhas_fifo_U          |fifo_w8_d1000_A                                    |   115|
|39    |    P2Buffer_V_flip_fifo_U               |fifo_w16_d1000_A_18                                |    36|
|40    |    P2Buffer_V_i_0_fifo_U                |fifo_w8_d1000_A_19                                 |   121|
|41    |    P2Buffer_V_i_10_fifo_U               |fifo_w8_d1000_A_20                                 |   119|
|42    |    P2Buffer_V_i_11_fifo_U               |fifo_w8_d1000_A_21                                 |   118|
|43    |    P2Buffer_V_i_12_fifo_U               |fifo_w8_d1000_A_22                                 |   119|
|44    |    P2Buffer_V_i_13_fifo_U               |fifo_w8_d1000_A_23                                 |   118|
|45    |    P2Buffer_V_i_14_fifo_U               |fifo_w8_d1000_A_24                                 |   120|
|46    |    P2Buffer_V_i_15_fifo_U               |fifo_w8_d1000_A_25                                 |   118|
|47    |    P2Buffer_V_i_16_fifo_U               |fifo_w8_d1000_A_26                                 |   119|
|48    |    P2Buffer_V_i_17_fifo_U               |fifo_w8_d1000_A_27                                 |   120|
|49    |    P2Buffer_V_i_18_fifo_U               |fifo_w8_d1000_A_28                                 |   118|
|50    |    P2Buffer_V_i_19_fifo_U               |fifo_w8_d1000_A_29                                 |   120|
|51    |    P2Buffer_V_i_1_fifo_U                |fifo_w8_d1000_A_30                                 |   119|
|52    |    P2Buffer_V_i_20_fifo_U               |fifo_w8_d1000_A_31                                 |   118|
|53    |    P2Buffer_V_i_21_fifo_U               |fifo_w8_d1000_A_32                                 |   119|
|54    |    P2Buffer_V_i_22_fifo_U               |fifo_w8_d1000_A_33                                 |   119|
|55    |    P2Buffer_V_i_23_fifo_U               |fifo_w8_d1000_A_34                                 |   118|
|56    |    P2Buffer_V_i_24_fifo_U               |fifo_w8_d1000_A_35                                 |   120|
|57    |    P2Buffer_V_i_25_fifo_U               |fifo_w8_d1000_A_36                                 |   120|
|58    |    P2Buffer_V_i_26_fifo_U               |fifo_w8_d1000_A_37                                 |   120|
|59    |    P2Buffer_V_i_27_fifo_U               |fifo_w8_d1000_A_38                                 |   120|
|60    |    P2Buffer_V_i_28_fifo_U               |fifo_w8_d1000_A_39                                 |   119|
|61    |    P2Buffer_V_i_29_fifo_U               |fifo_w8_d1000_A_40                                 |   121|
|62    |    P2Buffer_V_i_2_fifo_U                |fifo_w8_d1000_A_41                                 |   124|
|63    |    P2Buffer_V_i_30_fifo_U               |fifo_w8_d1000_A_42                                 |   119|
|64    |    P2Buffer_V_i_3_fifo_U                |fifo_w8_d1000_A_43                                 |   121|
|65    |    P2Buffer_V_i_4_fifo_U                |fifo_w8_d1000_A_44                                 |   121|
|66    |    P2Buffer_V_i_5_fifo_U                |fifo_w8_d1000_A_45                                 |   121|
|67    |    P2Buffer_V_i_6_fifo_U                |fifo_w8_d1000_A_46                                 |   122|
|68    |    P2Buffer_V_i_7_fifo_U                |fifo_w8_d1000_A_47                                 |   119|
|69    |    P2Buffer_V_i_8_fifo_U                |fifo_w8_d1000_A_48                                 |   120|
|70    |    P2Buffer_V_i_9_fifo_U                |fifo_w8_d1000_A_49                                 |   121|
|71    |    P2Buffer_V_n_fifo_U                  |fifo_w8_d1000_A_50                                 |    38|
|72    |    P2Buffer_V_parity_fifo_U             |fifo_w1_d1000_A                                    |    37|
|73    |    P2Buffer_V_slice_fifo_U              |fifo_w16_d1000_A_51                                |    36|
|74    |    P2Buffer_V_twist_fifo_U              |fifo_w16_d1000_A_52                                |    39|
|75    |    grp_blockP2_fu_1316                  |blockP2                                            |  5500|
|76    |      grp_phase2_fu_967                  |phase2                                             |  5254|
|77    |        grp_P2_fu_1689                   |P2                                                 |  2846|
|78    |          FRtoBR_Move3_2_U               |parallel_v2_twistmb6_63                            |    86|
|79    |            parallel_v2_twistmb6_ram_U   |parallel_v2_twistmb6_ram_72                        |    86|
|80    |          URFtoDLF_Move3_U               |parallel_v2_twistmb6_64                            |   103|
|81    |            parallel_v2_twistmb6_ram_U   |parallel_v2_twistmb6_ram_71                        |   103|
|82    |          URtoDF_Move3_U                 |parallel_v2_twistmb6_65                            |   107|
|83    |            parallel_v2_twistmb6_ram_U   |parallel_v2_twistmb6_ram_70                        |   107|
|84    |          label3_0_U                     |P2_label3_0                                        |    21|
|85    |            P2_label3_0_rom_U            |P2_label3_0_rom                                    |    21|
|86    |          label3_1_U                     |P2_label3_1                                        |     4|
|87    |            P2_label3_1_rom_U            |P2_label3_1_rom                                    |     4|
|88    |          parityMove_U                   |P2_parityMove_66                                   |     7|
|89    |            P2_parityMove_rom_U          |P2_parityMove_rom_69                               |     7|
|90    |          search_0_i_U                   |parallel_v2_searcpcA_67                            |   122|
|91    |            parallel_v2_searcpcA_ram_U   |parallel_v2_searcpcA_ram_68                        |   122|
|92    |        grp_getPruning_228_fu_1750       |getPruning_228                                     |   229|
|93    |        grp_getPruning_2_fu_1742         |getPruning_2                                       |   228|
|94    |        parityMove_U                     |P2_parityMove                                      |     1|
|95    |          P2_parityMove_rom_U            |P2_parityMove_rom                                  |     1|
|96    |        search_0_i_U                     |phase2_search_0_i                                  |   175|
|97    |          phase2_search_0_i_ram_U        |phase2_search_0_i_ram                              |   175|
|98    |        solution_mac_mulatde_U162        |solution_mac_mulatde                               |    44|
|99    |          solution_mac_mulatde_DSP48_3_U |solution_mac_mulatde_DSP48_3                       |    44|
|100   |      search_sol_i_U                     |blockP2_search_soudo                               |    57|
|101   |        blockP2_search_soudo_ram_U       |blockP2_search_soudo_ram                           |    57|
|102   |    grp_parallel_v2_fu_1456              |parallel_v2                                        |  2416|
|103   |      FRtoBR_Move3_U                     |parallel_v2_twistmb6                               |    54|
|104   |        parallel_v2_twistmb6_ram_U       |parallel_v2_twistmb6_ram_62                        |    54|
|105   |      flipMove3_U                        |parallel_v2_twistmb6_53                            |    70|
|106   |        parallel_v2_twistmb6_ram_U       |parallel_v2_twistmb6_ram_61                        |    70|
|107   |      grp_getPruning_1_fu_1604           |getPruning_1                                       |   268|
|108   |      grp_getPruning_fu_1612             |getPruning                                         |   295|
|109   |      label_0_U                          |parallel_v2_label_0_54                             |     7|
|110   |        parallel_v2_label_0_rom_U        |parallel_v2_label_0_rom_60                         |     7|
|111   |      label_1_U                          |parallel_v2_label_1_55                             |     3|
|112   |        parallel_v2_label_1_rom_U        |parallel_v2_label_1_rom_59                         |     3|
|113   |      search_new_0_i_U                   |parallel_v2_searcpcA                               |   119|
|114   |        parallel_v2_searcpcA_ram_U       |parallel_v2_searcpcA_ram                           |   119|
|115   |      solution_mul_mul_rcU_U65           |solution_mul_mul_rcU_56                            |    78|
|116   |        solution_mul_mul_rcU_DSP48_1_U   |solution_mul_mul_rcU_DSP48_1_58                    |    78|
|117   |      twistMove3_U                       |parallel_v2_twistmb6_57                            |    64|
|118   |        parallel_v2_twistmb6_ram_U       |parallel_v2_twistmb6_ram                           |    64|
|119   |    label_0_U                            |parallel_v2_label_0                                |     3|
|120   |      parallel_v2_label_0_rom_U          |parallel_v2_label_0_rom                            |     3|
|121   |    label_1_U                            |parallel_v2_label_1                                |     2|
|122   |      parallel_v2_label_1_rom_U          |parallel_v2_label_1_rom                            |     2|
|123   |  grp_get_coordcube_fu_1441              |get_coordcube                                      |  6722|
|124   |    grp_getFRtoBR_fu_189                 |getFRtoBR                                          |  1673|
|125   |      solution_sdiv_32nkbM_U27           |solution_sdiv_32nkbM_13                            |   612|
|126   |        solution_sdiv_32nkbM_div_U       |solution_sdiv_32nkbM_div_14                        |   612|
|127   |          solution_sdiv_32nkbM_div_u_0   |solution_sdiv_32nkbM_div_u_15                      |   277|
|128   |    grp_getUBtoDF_fu_195                 |getUBtoDF                                          |  1603|
|129   |      solution_sdiv_32nkbM_U43           |solution_sdiv_32nkbM_10                            |   612|
|130   |        solution_sdiv_32nkbM_div_U       |solution_sdiv_32nkbM_div_11                        |   612|
|131   |          solution_sdiv_32nkbM_div_u_0   |solution_sdiv_32nkbM_div_u_12                      |   277|
|132   |    grp_getURFtoDLF_fu_207               |getURFtoDLF                                        |  1544|
|133   |      corner6_U                          |getURFtoDLF_corner6                                |    52|
|134   |        getURFtoDLF_corner6_ram_U        |getURFtoDLF_corner6_ram                            |    52|
|135   |      solution_sdiv_32nkbM_U38           |solution_sdiv_32nkbM_7                             |   612|
|136   |        solution_sdiv_32nkbM_div_U       |solution_sdiv_32nkbM_div_8                         |   612|
|137   |          solution_sdiv_32nkbM_div_u_0   |solution_sdiv_32nkbM_div_u_9                       |   277|
|138   |    grp_getURtoDF_fu_213                 |getURtoDF                                          |   130|
|139   |      edge6_U                            |getURtoDF_edge6                                    |    41|
|140   |        getURtoDF_edge6_ram_U            |getURtoDF_edge6_ram                                |    41|
|141   |    grp_getURtoUL_fu_201                 |getURtoUL                                          |  1573|
|142   |      solution_sdiv_32nkbM_U41           |solution_sdiv_32nkbM                               |   612|
|143   |        solution_sdiv_32nkbM_div_U       |solution_sdiv_32nkbM_div                           |   612|
|144   |          solution_sdiv_32nkbM_div_u_0   |solution_sdiv_32nkbM_div_u                         |   277|
|145   |  grp_get_facecube_fromstr_fu_1507       |get_facecube_fromstr                               |    55|
|146   |  grp_toCubieCube_fu_1467                |toCubieCube                                        |   359|
|147   |    cornerColor_1_U                      |toCubieCube_cornecud                               |     7|
|148   |      toCubieCube_cornecud_rom_U         |toCubieCube_cornecud_rom                           |     7|
|149   |    cornerColor_2_U                      |toCubieCube_cornedEe                               |    12|
|150   |      toCubieCube_cornedEe_rom_U         |toCubieCube_cornedEe_rom                           |    12|
|151   |    cornerFacelet_U                      |toCubieCube_cornebkb                               |    36|
|152   |      toCubieCube_cornebkb_rom_U         |toCubieCube_cornebkb_rom                           |    36|
|153   |    edgeColor_0_U                        |toCubieCube_edgeCg8j                               |     7|
|154   |      toCubieCube_edgeCg8j_rom_U         |toCubieCube_edgeCg8j_rom                           |     7|
|155   |    edgeColor_1_U                        |toCubieCube_edgeChbi                               |    19|
|156   |      toCubieCube_edgeChbi_rom_U         |toCubieCube_edgeChbi_rom                           |    19|
|157   |    edgeFacelet_0_U                      |toCubieCube_edgeFeOg                               |    18|
|158   |      toCubieCube_edgeFeOg_rom_U         |toCubieCube_edgeFeOg_rom                           |    18|
|159   |    edgeFacelet_1_U                      |toCubieCube_edgeFfYi                               |    20|
|160   |      toCubieCube_edgeFfYi_rom_U         |toCubieCube_edgeFfYi_rom                           |    20|
|161   |    grp_convert_edge_fu_430              |convert_edge                                       |    52|
|162   |  grp_verify_fu_1495                     |verify                                             |   750|
|163   |    cornerCount_U                        |verify_cornerCount                                 |   155|
|164   |      verify_cornerCount_ram_U           |verify_cornerCount_ram                             |   155|
|165   |    edgeCount_U                          |verify_edgeCount                                   |   162|
|166   |      verify_edgeCount_ram_U             |verify_edgeCount_ram                               |   162|
|167   |    solution_urem_5nsibs_U16             |solution_urem_5nsibs                               |    50|
|168   |      solution_urem_5nsibs_div_U         |solution_urem_5nsibs_div                           |    50|
|169   |        solution_urem_5nsibs_div_u_0     |solution_urem_5nsibs_div_u                         |    28|
|170   |  res_f_0_U                              |solution_res_f_0                                   |    35|
|171   |    solution_res_f_0_ram_U               |solution_res_f_0_ram                               |    35|
|172   |  solution_CTRL_BUS1_m_axi_U             |solution_CTRL_BUS1_m_axi                           |   990|
|173   |    bus_read                             |solution_CTRL_BUS1_m_axi_read                      |   987|
|174   |      buff_rdata                         |solution_CTRL_BUS1_m_axi_buffer__parameterized0    |   195|
|175   |      \bus_wide_gen.fifo_burst           |solution_CTRL_BUS1_m_axi_fifo                      |    56|
|176   |      fifo_rctl                          |solution_CTRL_BUS1_m_axi_fifo__parameterized1      |    21|
|177   |      fifo_rreq                          |solution_CTRL_BUS1_m_axi_fifo__parameterized0      |   115|
|178   |      rs_rdata                           |solution_CTRL_BUS1_m_axi_reg_slice__parameterized0 |    64|
|179   |      rs_rreq                            |solution_CTRL_BUS1_m_axi_reg_slice_6               |   114|
|180   |    bus_write                            |solution_CTRL_BUS1_m_axi_write                     |     3|
|181   |      rs_wreq                            |solution_CTRL_BUS1_m_axi_reg_slice                 |     3|
|182   |  solution_CTRL_BUS2_m_axi_U             |solution_CTRL_BUS2_m_axi                           |   989|
|183   |    bus_read                             |solution_CTRL_BUS2_m_axi_read                      |   986|
|184   |      buff_rdata                         |solution_CTRL_BUS2_m_axi_buffer__parameterized0    |   195|
|185   |      \bus_wide_gen.fifo_burst           |solution_CTRL_BUS2_m_axi_fifo                      |    56|
|186   |      fifo_rctl                          |solution_CTRL_BUS2_m_axi_fifo__parameterized1      |    21|
|187   |      fifo_rreq                          |solution_CTRL_BUS2_m_axi_fifo__parameterized0      |   115|
|188   |      rs_rdata                           |solution_CTRL_BUS2_m_axi_reg_slice__parameterized0 |    64|
|189   |      rs_rreq                            |solution_CTRL_BUS2_m_axi_reg_slice_5               |   113|
|190   |    bus_write                            |solution_CTRL_BUS2_m_axi_write                     |     3|
|191   |      rs_wreq                            |solution_CTRL_BUS2_m_axi_reg_slice                 |     3|
|192   |  solution_CTRL_BUS3_m_axi_U             |solution_CTRL_BUS3_m_axi                           |   985|
|193   |    bus_read                             |solution_CTRL_BUS3_m_axi_read                      |   982|
|194   |      buff_rdata                         |solution_CTRL_BUS3_m_axi_buffer__parameterized0    |   195|
|195   |      \bus_wide_gen.fifo_burst           |solution_CTRL_BUS3_m_axi_fifo                      |    56|
|196   |      fifo_rctl                          |solution_CTRL_BUS3_m_axi_fifo__parameterized1      |    21|
|197   |      fifo_rreq                          |solution_CTRL_BUS3_m_axi_fifo__parameterized0      |   115|
|198   |      rs_rdata                           |solution_CTRL_BUS3_m_axi_reg_slice__parameterized0 |    62|
|199   |      rs_rreq                            |solution_CTRL_BUS3_m_axi_reg_slice_4               |   111|
|200   |    bus_write                            |solution_CTRL_BUS3_m_axi_write                     |     3|
|201   |      rs_wreq                            |solution_CTRL_BUS3_m_axi_reg_slice                 |     3|
|202   |  solution_CTRL_BUS_s_axi_U              |solution_CTRL_BUS_s_axi                            |  1334|
|203   |    int_encode_array                     |solution_CTRL_BUS_s_axi_ram__parameterized0        |    46|
|204   |    int_facelets                         |solution_CTRL_BUS_s_axi_ram                        |   145|
|205   |  solution_mul_mul_rcU_U378              |solution_mul_mul_rcU                               |    75|
|206   |    solution_mul_mul_rcU_DSP48_1_U       |solution_mul_mul_rcU_DSP48_1                       |    75|
+------+-----------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:59 ; elapsed = 00:03:34 . Memory (MB): peak = 1918.582 ; gain = 730.191 ; free physical = 152 ; free virtual = 2150
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2740 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:37 ; elapsed = 00:02:52 . Memory (MB): peak = 1918.582 ; gain = 352.215 ; free physical = 218 ; free virtual = 2216
Synthesis Optimization Complete : Time (s): cpu = 00:02:59 ; elapsed = 00:03:34 . Memory (MB): peak = 1918.590 ; gain = 730.191 ; free physical = 218 ; free virtual = 2216
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1816 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 369 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 54 instances
  RAM16X1S => RAM32X1S (RAMS32): 306 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 3 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32X1S => RAM32X1S (RAMS32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
849 Infos, 394 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:08 ; elapsed = 00:03:43 . Memory (MB): peak = 1918.590 ; gain = 730.305 ; free physical = 269 ; free virtual = 2269
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/jinyeeng/Downloads/RubikCube-af660b02594911b39652037663f50280ce7ec755/kociemba/kociembaHls/solution1/impl/verilog/project.runs/synth_1/solution.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1942.594 ; gain = 24.004 ; free physical = 267 ; free virtual = 2273
INFO: [runtcl-4] Executing : report_utilization -file solution_utilization_synth.rpt -pb solution_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:01 . Memory (MB): peak = 1942.594 ; gain = 0.000 ; free physical = 258 ; free virtual = 2272
INFO: [Common 17-206] Exiting Vivado at Thu Jul  4 02:15:01 2019...
