

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Wed Dec 25 23:13:47 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lab11_z1
* Solution:       solution4
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.006|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   18|   18|   18|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Add     |   17|   17|         4|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   138|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   105|
|Register         |        -|      -|     33|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|     33|   243|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|   ~0  |     3|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |a_d0                  |     +    |      0|  0|  39|          32|          32|
    |a_d1                  |     +    |      0|  0|  39|          32|          32|
    |i_1_3_fu_204_p2       |     +    |      0|  0|  15|           3|           5|
    |exitcond_1_fu_188_p2  |   icmp   |      0|  0|  11|           5|           5|
    |i_1_1_fu_210_p2       |    or    |      0|  0|  11|           4|           2|
    |i_1_2_fu_221_p2       |    or    |      0|  0|  11|           4|           2|
    |i_1_s_fu_182_p2       |    or    |      0|  0|  12|           5|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 138|          85|          79|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |a_address0  |  21|          4|    5|         20|
    |ap_NS_fsm   |  33|          6|    1|          6|
    |b_address0  |  21|          4|    5|         20|
    |c_address0  |  21|          4|    5|         20|
    |i_reg_157   |   9|          2|    5|         10|
    +------------+----+-----------+-----+-----------+
    |Total       | 105|         20|   21|         76|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  5|   0|    5|          0|
    |i_1_3_reg_278  |  5|   0|    5|          0|
    |i_reg_157      |  5|   0|    5|          0|
    |tmp_2_reg_283  |  3|   0|   64|         61|
    |tmp_3_reg_298  |  2|   0|   64|         62|
    |tmp_4_reg_272  |  4|   0|    4|          0|
    |tmp_reg_239    |  5|   0|   64|         59|
    |tmp_s_reg_257  |  4|   0|   64|         60|
    +---------------+---+----+-----+-----------+
    |Total          | 33|   0|  275|        242|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      foo     | return value |
|a_address0  | out |    5|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_we0       | out |    1|  ap_memory |       a      |     array    |
|a_d0        | out |   32|  ap_memory |       a      |     array    |
|a_address1  | out |    5|  ap_memory |       a      |     array    |
|a_ce1       | out |    1|  ap_memory |       a      |     array    |
|a_we1       | out |    1|  ap_memory |       a      |     array    |
|a_d1        | out |   32|  ap_memory |       a      |     array    |
|b_address0  | out |    5|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
|b_address1  | out |    5|  ap_memory |       b      |     array    |
|b_ce1       | out |    1|  ap_memory |       b      |     array    |
|b_q1        |  in |   32|  ap_memory |       b      |     array    |
|c_address0  | out |    5|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|c_address1  | out |    5|  ap_memory |       c      |     array    |
|c_ce1       | out |    1|  ap_memory |       c      |     array    |
|c_q1        |  in |   32|  ap_memory |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

