# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:39 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins_valid[0] ins_valid[1] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] \
 outs_valid index[0] index[1] index_valid

.latch        n50 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n55 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n60 control.tehb.dataReg[0]  0
.latch        n65 control.tehb.dataReg[1]  0
.latch        n70 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n41
01 1
.names control.tehb.control.fullReg new_n41 ins_ready[1]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n43
11 1
.names ins_ready[1] new_n43 index[0]
00 0
.names ins[0] index[0] new_n45
10 1
.names ins[4] index[0] new_n46
11 1
.names new_n45 new_n46 new_n47
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names new_n47 index[1] outs[0]
00 1
.names ins[1] index[0] new_n50_1
10 1
.names ins[5] index[0] new_n51
11 1
.names new_n50_1 new_n51 new_n52
00 1
.names index[1] new_n52 outs[1]
00 1
.names ins[2] index[0] new_n54
10 1
.names ins[6] index[0] new_n55_1
11 1
.names new_n54 new_n55_1 new_n56
00 1
.names index[1] new_n56 outs[2]
00 1
.names ins[3] index[0] new_n58
10 1
.names ins[7] index[0] new_n59
11 1
.names new_n58 new_n59 new_n60_1
00 1
.names index[1] new_n60_1 outs[3]
00 1
.names ins_valid[0] new_n41 new_n62
00 1
.names control.tehb.control.fullReg new_n62 new_n63
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n63 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n63 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n66
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n67
01 1
.names new_n66 new_n67 new_n68
00 1
.names rst new_n68 new_n69
00 1
.names new_n63 new_n69 n70
01 1
.names new_n66 n70 n50
01 0
.names new_n67 n70 n55
01 0
.names control.tehb.control.fullReg new_n62 new_n73
00 1
.names new_n68 new_n73 new_n74
01 1
.names control.tehb.dataReg[0] new_n74 new_n75
10 1
.names new_n41 new_n74 new_n76
11 1
.names new_n75 new_n76 new_n77
00 1
.names rst new_n77 n60
00 1
.names rst control.tehb.dataReg[1] new_n79
01 1
.names new_n74 new_n79 n65
01 1
.end
