###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Tue Jan 19 01:21:05 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.350
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.125 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.124 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.063 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.002 |  -0.060 |   -0.061 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.084 | 0.074 |   0.014 |    0.014 | 
     | sb_1b/out_2_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.084 | 0.001 |   0.015 |    0.015 | 
     | sb_1b/out_2_2_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.027 | 0.164 |   0.179 |    0.179 | 
     | sb_1b/FE_RC_9_0          |              | AOI22D1BWP40               | 0.027 | 0.000 |   0.180 |    0.179 | 
     | sb_1b/FE_RC_9_0          | B2 v -> ZN ^ | AOI22D1BWP40               | 0.094 | 0.088 |   0.267 |    0.267 | 
     | sb_1b/FE_RC_10_0         |              | CKND3BWP40                 | 0.094 | 0.000 |   0.268 |    0.267 | 
     | sb_1b/FE_RC_10_0         | I ^ -> ZN v  | CKND3BWP40                 | 0.082 | 0.081 |   0.348 |    0.348 | 
     | sb_1b                    | out_2_2[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.350 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.082 | 0.002 |   0.350 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.350
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.125 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.124 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.063 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.002 |  -0.060 |   -0.060 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.084 | 0.074 |   0.014 |    0.014 | 
     | sb_1b/out_1_4_id1_reg_0_ |              | EDFQD0BWP40                | 0.084 | 0.001 |   0.015 |    0.015 | 
     | sb_1b/out_1_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD0BWP40                | 0.088 | 0.195 |   0.210 |    0.209 | 
     | sb_1b/FE_RC_23_0         |              | AOI22D2BWP40               | 0.088 | 0.000 |   0.210 |    0.210 | 
     | sb_1b/FE_RC_23_0         | A2 ^ -> ZN v | AOI22D2BWP40               | 0.043 | 0.047 |   0.257 |    0.257 | 
     | sb_1b/FE_RC_24_0         |              | INVD2BWP40                 | 0.043 | 0.000 |   0.257 |    0.257 | 
     | sb_1b/FE_RC_24_0         | I v -> ZN ^  | INVD2BWP40                 | 0.129 | 0.092 |   0.349 |    0.348 | 
     | sb_1b                    | out_1_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.350 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.129 | 0.002 |   0.350 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_11_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[11]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.054
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.224
- Arrival Time                  0.222
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_3_1[11] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.002 | 
     | sb_wide/U250                |              | AOI22D0BWP40               | 0.036 | 0.000 |   0.000 |    0.002 | 
     | sb_wide/U250                | B1 v -> ZN ^ | AOI22D0BWP40               | 0.109 | 0.079 |   0.079 |    0.080 | 
     | sb_wide/U251                |              | ND2D2BWP40                 | 0.109 | 0.000 |   0.079 |    0.080 | 
     | sb_wide/U251                | A2 ^ -> ZN v | ND2D2BWP40                 | 0.137 | 0.139 |   0.218 |    0.220 | 
     | sb_wide/out_0_1_id1_reg_11_ |              | DFQD0BWP40                 | 0.137 | 0.004 |   0.222 |    0.224 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.135 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.134 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.095 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.092 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.040 | 
     | sb_wide/out_0_1_id1_reg_11_            |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_10_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[10]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.053
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.225
- Arrival Time                  0.224
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_3_1[10] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.002 | 
     | sb_wide/U586                |              | AOI22D0BWP40               | 0.037 | 0.000 |   0.000 |    0.002 | 
     | sb_wide/U586                | B1 v -> ZN ^ | AOI22D0BWP40               | 0.109 | 0.080 |   0.080 |    0.082 | 
     | sb_wide/U587                |              | ND2D2BWP40                 | 0.109 | 0.000 |   0.080 |    0.082 | 
     | sb_wide/U587                | A2 ^ -> ZN v | ND2D2BWP40                 | 0.133 | 0.139 |   0.219 |    0.221 | 
     | sb_wide/out_0_1_id1_reg_10_ |              | DFQD0BWP40                 | 0.133 | 0.004 |   0.224 |    0.225 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.135 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.134 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.095 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.092 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.040 | 
     | sb_wide/out_0_1_id1_reg_10_            |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_13_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[13]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.054
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.223
- Arrival Time                  0.221
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_1[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.002 | 
     | sb_wide/U329                |              | AOI22D0BWP40               | 0.038 | 0.000 |   0.000 |    0.002 | 
     | sb_wide/U329                | B1 v -> ZN ^ | AOI22D0BWP40               | 0.100 | 0.077 |   0.077 |    0.079 | 
     | sb_wide/U331                |              | ND2D2BWP40                 | 0.100 | 0.000 |   0.077 |    0.079 | 
     | sb_wide/U331                | A1 ^ -> ZN v | ND2D2BWP40                 | 0.139 | 0.140 |   0.218 |    0.219 | 
     | sb_wide/out_0_1_id1_reg_13_ |              | DFQD0BWP40                 | 0.139 | 0.004 |   0.221 |    0.223 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.135 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.134 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.095 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.092 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.040 | 
     | sb_wide/out_0_1_id1_reg_13_            |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[0]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.348
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.123 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.121 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.055 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.006 |  -0.051 |   -0.049 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.075 | 0.082 |   0.031 |    0.033 | 
     | sb_wide/out_1_1_id1_reg_0_             |              | DFQD2BWP40                 | 0.075 | 0.000 |   0.031 |    0.033 | 
     | sb_wide/out_1_1_id1_reg_0_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.085 | 0.178 |   0.209 |    0.211 | 
     | sb_wide/U1416                          |              | AO22D4BWP40                | 0.085 | 0.000 |   0.209 |    0.211 | 
     | sb_wide/U1416                          | A1 ^ -> Z ^  | AO22D4BWP40                | 0.149 | 0.134 |   0.343 |    0.345 | 
     | sb_wide                                | out_1_1[0] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.348 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.149 | 0.005 |   0.348 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[0]           (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_2_id1_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.348
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.123 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.121 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.055 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.005 |  -0.052 |   -0.050 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.067 | 0.078 |   0.026 |    0.028 | 
     | sb_wide/out_1_2_id1_reg_0_             |              | DFQD2BWP40                 | 0.067 | 0.001 |   0.027 |    0.029 | 
     | sb_wide/out_1_2_id1_reg_0_             | CP ^ -> Q ^  | DFQD2BWP40                 | 0.082 | 0.175 |   0.202 |    0.204 | 
     | sb_wide/U1420                          |              | AO22D4BWP40                | 0.082 | 0.000 |   0.203 |    0.205 | 
     | sb_wide/U1420                          | A2 ^ -> Z ^  | AO22D4BWP40                | 0.157 | 0.141 |   0.344 |    0.346 | 
     | sb_wide                                | out_1_2[0] ^ | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.348 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.157 | 0.004 |   0.348 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_15_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[15]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.053
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.224
- Arrival Time                  0.222
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_3_1[15] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.003 | 
     | sb_wide/U35                 |              | AOI22D0BWP40               | 0.037 | 0.000 |   0.000 |    0.003 | 
     | sb_wide/U35                 | B1 v -> ZN ^ | AOI22D0BWP40               | 0.118 | 0.083 |   0.083 |    0.086 | 
     | sb_wide/U36                 |              | ND2D2BWP40                 | 0.118 | 0.000 |   0.083 |    0.086 | 
     | sb_wide/U36                 | A2 ^ -> ZN v | ND2D2BWP40                 | 0.135 | 0.135 |   0.218 |    0.221 | 
     | sb_wide/out_0_1_id1_reg_15_ |              | DFQD0BWP40                 | 0.135 | 0.004 |   0.222 |    0.224 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.136 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.135 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.096 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.093 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.041 | 
     | sb_wide/out_0_1_id1_reg_15_            |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin sb_wide/out_2_0_id1_reg_13_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_0[13]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.036
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.246
- Arrival Time                  0.243
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_0[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.003 | 
     | sb_wide/U881                |              | AOI22D1BWP40               | 0.046 | 0.000 |   0.000 |    0.003 | 
     | sb_wide/U881                | B1 v -> ZN ^ | AOI22D1BWP40               | 0.126 | 0.127 |   0.127 |    0.130 | 
     | sb_wide/U883                |              | ND2D1BWP40                 | 0.126 | 0.000 |   0.127 |    0.130 | 
     | sb_wide/U883                | A1 ^ -> ZN v | ND2D1BWP40                 | 0.114 | 0.115 |   0.242 |    0.245 | 
     | sb_wide/out_2_0_id1_reg_13_ |              | DFQD2BWP40                 | 0.114 | 0.001 |   0.243 |    0.246 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.136 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.135 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.092 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.042 | 0.007 |  -0.083 |   -0.086 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.045 | 0.050 |  -0.033 |   -0.036 | 
     | sb_wide/out_2_0_id1_reg_13_            |             | DFQD2BWP40   | 0.045 | 0.000 |  -0.033 |   -0.036 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_12_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[12]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.024
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.258
- Arrival Time                  0.254
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_1[12] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.003 | 
     | sb_wide/U509                |              | AOI22D1BWP40               | 0.040 | 0.000 |   0.000 |    0.003 | 
     | sb_wide/U509                | B2 v -> ZN ^ | AOI22D1BWP40               | 0.196 | 0.180 |   0.180 |    0.183 | 
     | sb_wide/U511                |              | ND2D2BWP40                 | 0.196 | 0.000 |   0.180 |    0.183 | 
     | sb_wide/U511                | A1 ^ -> ZN v | ND2D2BWP40                 | 0.080 | 0.074 |   0.254 |    0.257 | 
     | sb_wide/out_3_1_id1_reg_12_ |              | DFQD2BWP40                 | 0.080 | 0.000 |   0.254 |    0.258 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.137 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.135 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.093 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.090 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.053 |  -0.033 |   -0.037 | 
     | sb_wide/out_3_1_id1_reg_12_            |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.033 |   -0.036 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_1_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[1]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.050
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.228
- Arrival Time                  0.224
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[1] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.004 | 
     | sb_wide/U414               |              | AOI22D0BWP40               | 0.049 | 0.000 |   0.000 |    0.004 | 
     | sb_wide/U414               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.119 | 0.090 |   0.090 |    0.093 | 
     | sb_wide/U415               |              | ND2D2BWP40                 | 0.119 | 0.000 |   0.090 |    0.093 | 
     | sb_wide/U415               | A2 ^ -> ZN v | ND2D2BWP40                 | 0.124 | 0.132 |   0.221 |    0.225 | 
     | sb_wide/out_0_1_id1_reg_1_ |              | DFQD0BWP40                 | 0.125 | 0.003 |   0.224 |    0.228 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.137 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.136 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.097 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.094 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.042 | 
     | sb_wide/out_0_1_id1_reg_1_             |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_9_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[9]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.043
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.235
- Arrival Time                  0.231
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[9] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.004 | 
     | sb_wide/U266               |              | AOI22D0BWP40               | 0.035 | 0.000 |   0.000 |    0.004 | 
     | sb_wide/U266               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.115 | 0.086 |   0.086 |    0.090 | 
     | sb_wide/U267               |              | ND2D2BWP40                 | 0.115 | 0.000 |   0.086 |    0.090 | 
     | sb_wide/U267               | A2 ^ -> ZN v | ND2D2BWP40                 | 0.144 | 0.140 |   0.227 |    0.230 | 
     | sb_wide/out_0_1_id1_reg_9_ |              | DFQD2BWP40                 | 0.144 | 0.004 |   0.231 |    0.235 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.137 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.136 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.097 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.094 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.042 | 
     | sb_wide/out_0_1_id1_reg_9_             |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.037 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_7_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[7]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.057
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.221
- Arrival Time                  0.217
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[7] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.004 | 
     | sb_wide/U410               |              | AOI22D0BWP40               | 0.034 | 0.000 |   0.000 |    0.004 | 
     | sb_wide/U410               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.098 | 0.076 |   0.076 |    0.080 | 
     | sb_wide/U411               |              | ND2D2BWP40                 | 0.098 | 0.000 |   0.076 |    0.080 | 
     | sb_wide/U411               | A2 ^ -> ZN v | ND2D2BWP40                 | 0.146 | 0.136 |   0.213 |    0.217 | 
     | sb_wide/out_0_1_id1_reg_7_ |              | DFQD0BWP40                 | 0.147 | 0.005 |   0.217 |    0.221 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.137 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.136 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.097 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.094 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.042 | 
     | sb_wide/out_0_1_id1_reg_7_             |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.346
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.121 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.120 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.059 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.002 |  -0.060 |   -0.056 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.084 | 0.074 |   0.014 |    0.018 | 
     | sb_1b/out_1_3_id1_reg_0_ |              | EDFQD0BWP40                | 0.084 | 0.001 |   0.015 |    0.019 | 
     | sb_1b/out_1_3_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.057 | 0.204 |   0.219 |    0.223 | 
     | sb_1b/FE_RC_28_0         |              | AOI22D2BWP40               | 0.057 | 0.000 |   0.219 |    0.223 | 
     | sb_1b/FE_RC_28_0         | A2 v -> ZN ^ | AOI22D2BWP40               | 0.077 | 0.069 |   0.288 |    0.292 | 
     | sb_1b/FE_RC_29_0         |              | INVD3BWP40                 | 0.077 | 0.000 |   0.288 |    0.292 | 
     | sb_1b/FE_RC_29_0         | I ^ -> ZN v  | INVD3BWP40                 | 0.058 | 0.056 |   0.344 |    0.348 | 
     | sb_1b                    | out_1_3[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.346 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.058 | 0.002 |   0.346 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.346
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.120 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.119 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.058 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.050 | 0.002 |  -0.060 |   -0.056 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.084 | 0.074 |   0.014 |    0.019 | 
     | sb_1b/out_3_4_id1_reg_0_ |              | EDFQD0BWP40                | 0.084 | 0.001 |   0.015 |    0.019 | 
     | sb_1b/out_3_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD0BWP40                | 0.098 | 0.213 |   0.228 |    0.232 | 
     | sb_1b/FE_RC_24_1         |              | ND2D1BWP40                 | 0.098 | 0.000 |   0.228 |    0.232 | 
     | sb_1b/FE_RC_24_1         | A2 ^ -> ZN v | ND2D1BWP40                 | 0.043 | 0.053 |   0.281 |    0.286 | 
     | sb_1b/FE_RC_23_1         |              | ND2D3BWP40                 | 0.043 | 0.000 |   0.281 |    0.286 | 
     | sb_1b/FE_RC_23_1         | A2 v -> ZN ^ | ND2D3BWP40                 | 0.081 | 0.063 |   0.344 |    0.349 | 
     | sb_1b                    | out_3_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.346 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.081 | 0.001 |   0.346 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[10]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.345
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.120 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.118 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.052 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |               | CKLNQD3BWP40               | 0.060 | 0.003 |  -0.054 |   -0.049 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.080 | 0.085 |   0.031 |    0.036 | 
     | sb_wide/out_2_4_id1_reg_10_            |               | DFQD2BWP40                 | 0.080 | 0.000 |   0.031 |    0.036 | 
     | sb_wide/out_2_4_id1_reg_10_            | CP ^ -> Q v   | DFQD2BWP40                 | 0.019 | 0.158 |   0.189 |    0.194 | 
     | sb_wide/FE_RC_13_0                     |               | AOI22D3BWP40               | 0.019 | 0.000 |   0.189 |    0.194 | 
     | sb_wide/FE_RC_13_0                     | A2 v -> ZN ^  | AOI22D3BWP40               | 0.094 | 0.074 |   0.263 |    0.268 | 
     | sb_wide/FE_RC_14_0                     |               | INVD5BWP40                 | 0.094 | 0.001 |   0.263 |    0.268 | 
     | sb_wide/FE_RC_14_0                     | I ^ -> ZN v   | INVD5BWP40                 | 0.085 | 0.074 |   0.337 |    0.342 | 
     | sb_wide                                | out_2_4[10] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.345 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.086 | 0.008 |   0.345 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_9_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[9]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.254
- Arrival Time                  0.249
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_1[9] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.005 | 
     | sb_wide/U301               |              | AOI22D0BWP40               | 0.039 | 0.000 |   0.000 |    0.005 | 
     | sb_wide/U301               | B2 v -> ZN ^ | AOI22D0BWP40               | 0.224 | 0.160 |   0.160 |    0.165 | 
     | sb_wide/U303               |              | CKND2D2BWP40               | 0.224 | 0.000 |   0.160 |    0.165 | 
     | sb_wide/U303               | A1 ^ -> ZN v | CKND2D2BWP40               | 0.094 | 0.088 |   0.248 |    0.253 | 
     | sb_wide/out_3_1_id1_reg_9_ |              | DFQD2BWP40                 | 0.094 | 0.000 |   0.249 |    0.254 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.139 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.137 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.095 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.092 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.053 |  -0.033 |   -0.039 | 
     | sb_wide/out_3_1_id1_reg_9_             |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.033 |   -0.038 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin sb_wide/out_3_4_id1_reg_12_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_4[12]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.031
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.246
- Arrival Time                  0.241
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_4[12] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.005 | 
     | sb_wide/U1093               |              | AOI22D0BWP40               | 0.053 | 0.000 |   0.000 |    0.005 | 
     | sb_wide/U1093               | B2 v -> ZN ^ | AOI22D0BWP40               | 0.146 | 0.136 |   0.136 |    0.141 | 
     | sb_wide/U1095               |              | ND2D1BWP40                 | 0.146 | 0.000 |   0.136 |    0.141 | 
     | sb_wide/U1095               | A1 ^ -> ZN v | ND2D1BWP40                 | 0.095 | 0.104 |   0.241 |    0.246 | 
     | sb_wide/out_3_4_id1_reg_12_ |              | DFQD2BWP40                 | 0.095 | 0.000 |   0.241 |    0.246 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.139 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.137 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.095 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.002 |  -0.088 |   -0.093 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.045 | 0.050 |  -0.038 |   -0.044 | 
     | sb_wide/out_3_4_id1_reg_12_            |             | DFQD2BWP40   | 0.045 | 0.000 |  -0.038 |   -0.043 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_6_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[6]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.033
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.250
- Arrival Time                  0.243
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_1[6] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.007 | 
     | sb_wide/U721               |              | AOI22D1BWP40               | 0.031 | 0.000 |   0.000 |    0.007 | 
     | sb_wide/U721               | B2 v -> ZN ^ | AOI22D1BWP40               | 0.141 | 0.123 |   0.123 |    0.129 | 
     | sb_wide/U723               |              | ND2D1BWP40                 | 0.141 | 0.000 |   0.123 |    0.130 | 
     | sb_wide/U723               | A1 ^ -> ZN v | ND2D1BWP40                 | 0.108 | 0.119 |   0.242 |    0.249 | 
     | sb_wide/out_3_1_id1_reg_6_ |              | DFQD2BWP40                 | 0.108 | 0.000 |   0.243 |    0.250 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.140 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.139 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.096 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.093 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.053 |  -0.033 |   -0.040 | 
     | sb_wide/out_3_1_id1_reg_6_             |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.033 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_14_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[14]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.045
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.233
- Arrival Time                  0.226
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_1[14] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.007 | 
     | sb_wide/U613                |              | AOI22D0BWP40               | 0.041 | 0.000 |   0.000 |    0.007 | 
     | sb_wide/U613                | B1 v -> ZN ^ | AOI22D0BWP40               | 0.097 | 0.077 |   0.077 |    0.084 | 
     | sb_wide/U615                |              | ND2D2BWP40                 | 0.097 | 0.000 |   0.077 |    0.084 | 
     | sb_wide/U615                | A1 ^ -> ZN v | ND2D2BWP40                 | 0.150 | 0.145 |   0.221 |    0.228 | 
     | sb_wide/out_0_1_id1_reg_14_ |              | DFQD2BWP40                 | 0.150 | 0.005 |   0.226 |    0.233 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.140 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.139 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.100 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.097 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.045 | 
     | sb_wide/out_0_1_id1_reg_14_            |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.037 |   -0.044 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_7_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_4[7]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.258
- Arrival Time                  0.251
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_4[7] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.007 | 
     | sb_wide/U1025              |              | AOI22D0BWP40               | 0.056 | 0.000 |   0.000 |    0.007 | 
     | sb_wide/U1025              | B1 v -> ZN ^ | AOI22D0BWP40               | 0.176 | 0.157 |   0.157 |    0.165 | 
     | sb_wide/U1027              |              | CKND2D2BWP40               | 0.176 | 0.000 |   0.158 |    0.165 | 
     | sb_wide/U1027              | A1 ^ -> ZN v | CKND2D2BWP40               | 0.089 | 0.092 |   0.250 |    0.257 | 
     | sb_wide/out_2_4_id1_reg_7_ |              | DFQD2BWP40                 | 0.089 | 0.001 |   0.251 |    0.258 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.141 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.139 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.097 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.086 |   -0.094 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.055 |  -0.032 |   -0.039 | 
     | sb_wide/out_2_4_id1_reg_7_             |             | DFQD2BWP40   | 0.054 | 0.000 |  -0.031 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_12_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_4[12]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.259
- Arrival Time                  0.251
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_4[12] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.007 | 
     | sb_wide/U1137               |              | AOI22D0BWP40               | 0.053 | 0.000 |   0.000 |    0.007 | 
     | sb_wide/U1137               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.174 | 0.155 |   0.155 |    0.162 | 
     | sb_wide/U1139               |              | CKND2D2BWP40               | 0.174 | 0.000 |   0.155 |    0.162 | 
     | sb_wide/U1139               | A1 ^ -> ZN v | CKND2D2BWP40               | 0.088 | 0.095 |   0.250 |    0.258 | 
     | sb_wide/out_2_4_id1_reg_12_ |              | DFQD2BWP40                 | 0.088 | 0.001 |   0.251 |    0.259 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.141 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.139 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.097 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.086 |   -0.094 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.055 |  -0.032 |   -0.039 | 
     | sb_wide/out_2_4_id1_reg_12_            |             | DFQD2BWP40   | 0.054 | 0.001 |  -0.031 |   -0.038 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_3_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[3]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.040
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.238
- Arrival Time                  0.230
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[3] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.007 | 
     | sb_wide/U478               |              | AOI22D0BWP40               | 0.033 | 0.000 |   0.000 |    0.007 | 
     | sb_wide/U478               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.129 | 0.089 |   0.088 |    0.096 | 
     | sb_wide/U479               |              | CKND2D2BWP40               | 0.129 | 0.000 |   0.089 |    0.096 | 
     | sb_wide/U479               | A2 ^ -> ZN v | CKND2D2BWP40               | 0.135 | 0.137 |   0.226 |    0.233 | 
     | sb_wide/out_0_1_id1_reg_3_ |              | DFQD2BWP40                 | 0.135 | 0.004 |   0.230 |    0.238 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.141 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.140 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.101 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.097 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.045 | 
     | sb_wide/out_0_1_id1_reg_3_             |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.037 |   -0.045 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin sb_wide/out_3_0_id1_reg_8_/CP 
Endpoint:   sb_wide/out_3_0_id1_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_0[8]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.035
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.243
- Arrival Time                  0.235
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_0[8] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.008 | 
     | sb_wide/U557               |              | AOI22D0BWP40               | 0.033 | 0.000 |   0.000 |    0.008 | 
     | sb_wide/U557               | B2 v -> ZN ^ | AOI22D0BWP40               | 0.126 | 0.111 |   0.111 |    0.119 | 
     | sb_wide/U559               |              | ND2D1BWP40                 | 0.126 | 0.000 |   0.112 |    0.119 | 
     | sb_wide/U559               | A1 ^ -> ZN v | ND2D1BWP40                 | 0.108 | 0.123 |   0.235 |    0.243 | 
     | sb_wide/out_3_0_id1_reg_8_ |              | DFQD2BWP40                 | 0.108 | 0.000 |   0.235 |    0.243 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.141 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.140 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.097 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.095 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.043 | 0.049 |  -0.038 |   -0.045 | 
     | sb_wide/out_3_0_id1_reg_8_             |             | DFQD2BWP40   | 0.043 | 0.001 |  -0.037 |   -0.045 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin sb_wide/out_0_3_id1_reg_8_/CP 
Endpoint:   sb_wide/out_0_3_id1_reg_8_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_3[8]            (^) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.051
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.231
- Arrival Time                  0.223
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_3[8] ^  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.009 | 
     | sb_wide/U502               |              | AOI22D0BWP40               | 0.087 | 0.000 |   0.000 |    0.009 | 
     | sb_wide/U502               | B1 ^ -> ZN v | AOI22D0BWP40               | 0.125 | 0.067 |   0.067 |    0.075 | 
     | sb_wide/U503               |              | ND2D1BWP40                 | 0.125 | 0.000 |   0.067 |    0.075 | 
     | sb_wide/U503               | A2 v -> ZN ^ | ND2D1BWP40                 | 0.155 | 0.155 |   0.221 |    0.230 | 
     | sb_wide/out_0_3_id1_reg_8_ |              | DFQD2BWP40                 | 0.155 | 0.001 |   0.223 |    0.231 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.142 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.141 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.102 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |             | CKLNQD2BWP40 | 0.035 | 0.004 |  -0.090 |   -0.098 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.066 | 0.056 |  -0.034 |   -0.042 | 
     | sb_wide/out_0_3_id1_reg_8_             |             | DFQD2BWP40   | 0.066 | 0.001 |  -0.033 |   -0.042 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[15]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.341
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |               | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.050 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD2BWP40               | 0.104 | 0.089 |   0.031 |    0.040 | 
     | sb_wide/out_0_4_id1_reg_15_            |               | DFQD0BWP40                 | 0.104 | 0.000 |   0.031 |    0.040 | 
     | sb_wide/out_0_4_id1_reg_15_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.046 | 0.183 |   0.214 |    0.223 | 
     | sb_wide/U49                            |               | AO22D4BWP40                | 0.046 | 0.000 |   0.215 |    0.223 | 
     | sb_wide/U49                            | A2 v -> Z v   | AO22D4BWP40                | 0.084 | 0.124 |   0.338 |    0.347 | 
     | sb_wide                                | out_0_4[15] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.341 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.084 | 0.003 |   0.341 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_8_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[8]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.039
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.239
- Arrival Time                  0.229
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[8] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.009 | 
     | sb_wide/U514               |              | AOI22D0BWP40               | 0.041 | 0.000 |   0.000 |    0.009 | 
     | sb_wide/U514               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.128 | 0.091 |   0.091 |    0.100 | 
     | sb_wide/U515               |              | ND2D2BWP40                 | 0.128 | 0.000 |   0.091 |    0.101 | 
     | sb_wide/U515               | A2 ^ -> ZN v | ND2D2BWP40                 | 0.131 | 0.134 |   0.226 |    0.235 | 
     | sb_wide/out_0_1_id1_reg_8_ |              | DFQD2BWP40                 | 0.131 | 0.004 |   0.229 |    0.239 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.143 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.142 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.103 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.099 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.047 | 
     | sb_wide/out_0_1_id1_reg_8_             |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.037 |   -0.046 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_6_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[6]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.053
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.225
- Arrival Time                  0.216
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[6] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.009 | 
     | sb_wide/U710               |              | AOI22D1BWP40               | 0.034 | 0.000 |   0.000 |    0.009 | 
     | sb_wide/U710               | B1 v -> ZN ^ | AOI22D1BWP40               | 0.110 | 0.084 |   0.084 |    0.094 | 
     | sb_wide/U711               |              | ND2D2BWP40                 | 0.110 | 0.000 |   0.084 |    0.094 | 
     | sb_wide/U711               | A2 ^ -> ZN v | ND2D2BWP40                 | 0.133 | 0.127 |   0.211 |    0.221 | 
     | sb_wide/out_0_1_id1_reg_6_ |              | DFQD0BWP40                 | 0.133 | 0.005 |   0.216 |    0.225 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.143 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.142 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.103 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.099 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.047 | 
     | sb_wide/out_0_1_id1_reg_6_             |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.046 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin sb_wide/out_3_2_id1_reg_5_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_2[5]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.047
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.236
- Arrival Time                  0.224
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_2[5] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.012 | 
     | sb_wide/U441               |              | AOI22D1BWP40               | 0.042 | 0.000 |   0.000 |    0.012 | 
     | sb_wide/U441               | B2 v -> ZN ^ | AOI22D1BWP40               | 0.066 | 0.072 |   0.072 |    0.084 | 
     | sb_wide/U443               |              | ND2D0BWP40                 | 0.066 | 0.000 |   0.072 |    0.084 | 
     | sb_wide/U443               | A1 ^ -> ZN v | ND2D0BWP40                 | 0.162 | 0.152 |   0.224 |    0.235 | 
     | sb_wide/out_3_2_id1_reg_5_ |              | DFQD2BWP40                 | 0.162 | 0.000 |   0.224 |    0.236 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.145 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.144 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.102 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.098 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.054 |  -0.033 |   -0.044 | 
     | sb_wide/out_3_2_id1_reg_5_             |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.032 |   -0.044 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[3]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.338
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.113 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.112 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.050 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.046 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.104 | 0.089 |   0.031 |    0.043 | 
     | sb_wide/out_0_4_id1_reg_3_             |              | DFQD0BWP40                 | 0.104 | 0.000 |   0.031 |    0.044 | 
     | sb_wide/out_0_4_id1_reg_3_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.044 | 0.180 |   0.212 |    0.224 | 
     | sb_wide/U364                           |              | AO22D4BWP40                | 0.044 | 0.000 |   0.212 |    0.224 | 
     | sb_wide/U364                           | A2 v -> Z v  | AO22D4BWP40                | 0.084 | 0.123 |   0.335 |    0.347 | 
     | sb_wide                                | out_0_4[3] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.338 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.084 | 0.003 |   0.338 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin sb_wide/out_3_4_id1_reg_13_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_4[13]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.031
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.245
- Arrival Time                  0.233
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_4[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.012 | 
     | sb_wide/U789                |              | AOI22D1BWP40               | 0.050 | 0.000 |   0.000 |    0.012 | 
     | sb_wide/U789                | B2 v -> ZN ^ | AOI22D1BWP40               | 0.116 | 0.127 |   0.127 |    0.139 | 
     | sb_wide/U791                |              | ND2D1BWP40                 | 0.116 | 0.000 |   0.127 |    0.139 | 
     | sb_wide/U791                | A1 ^ -> ZN v | ND2D1BWP40                 | 0.097 | 0.106 |   0.233 |    0.245 | 
     | sb_wide/out_3_4_id1_reg_13_ |              | DFQD2BWP40                 | 0.097 | 0.000 |   0.233 |    0.245 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.146 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.144 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.102 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.002 |  -0.088 |   -0.100 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.045 | 0.050 |  -0.038 |   -0.051 | 
     | sb_wide/out_3_4_id1_reg_13_            |             | DFQD2BWP40   | 0.045 | 0.000 |  -0.038 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_2_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[2]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.052
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.226
- Arrival Time                  0.213
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[2] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.012 | 
     | sb_wide/U738               |              | AOI22D0BWP40               | 0.033 | 0.000 |   0.000 |    0.012 | 
     | sb_wide/U738               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.098 | 0.077 |   0.077 |    0.089 | 
     | sb_wide/U739               |              | ND2D2BWP40                 | 0.098 | 0.000 |   0.077 |    0.089 | 
     | sb_wide/U739               | A2 ^ -> ZN v | ND2D2BWP40                 | 0.131 | 0.132 |   0.209 |    0.222 | 
     | sb_wide/out_0_1_id1_reg_2_ |              | DFQD0BWP40                 | 0.131 | 0.004 |   0.213 |    0.226 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.146 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.145 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.106 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.103 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.050 | 
     | sb_wide/out_0_1_id1_reg_2_             |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[13]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_13_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.110 | 
     | CTS_ccl_a_buf_00013                    |               | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.108 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^    | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.042 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |               | CKLNQD3BWP40               | 0.060 | 0.006 |  -0.051 |   -0.036 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^   | CKLNQD3BWP40               | 0.073 | 0.081 |   0.031 |    0.045 | 
     | sb_wide/out_2_1_id1_reg_13_            |               | DFQD0BWP40                 | 0.073 | 0.001 |   0.031 |    0.046 | 
     | sb_wide/out_2_1_id1_reg_13_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.043 | 0.171 |   0.202 |    0.217 | 
     | sb_wide/U904                           |               | AO22D4BWP40                | 0.043 | 0.000 |   0.202 |    0.217 | 
     | sb_wide/U904                           | A2 v -> Z v   | AO22D4BWP40                | 0.093 | 0.129 |   0.332 |    0.347 | 
     | sb_wide                                | out_2_1[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.335 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.093 | 0.003 |   0.335 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[8]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.110 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.108 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.042 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.003 |  -0.054 |   -0.039 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.075 | 0.083 |   0.028 |    0.043 | 
     | sb_wide/out_3_1_id1_reg_8_             |              | DFQD2BWP40                 | 0.075 | 0.001 |   0.029 |    0.044 | 
     | sb_wide/out_3_1_id1_reg_8_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.019 | 0.155 |   0.185 |    0.200 | 
     | sb_wide/U632                           |              | AO22D2BWP40                | 0.019 | 0.000 |   0.185 |    0.200 | 
     | sb_wide/U632                           | A2 v -> Z v  | AO22D2BWP40                | 0.035 | 0.080 |   0.265 |    0.280 | 
     | sb_wide                                | out_3_1[8] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.265 |    0.280 | 
     | FE_OCPC12_out_BUS16_S3_T1_8            |              | BUFFD8BWP40                | 0.035 | 0.000 |   0.265 |    0.280 | 
     | FE_OCPC12_out_BUS16_S3_T1_8            | I v -> Z v   | BUFFD8BWP40                | 0.049 | 0.061 |   0.327 |    0.342 | 
     |                                        |              | pe_tile_new_unq1           | 0.052 | 0.008 |   0.335 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[9]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.110 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.108 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.042 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.006 |  -0.051 |   -0.036 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.073 | 0.081 |   0.031 |    0.046 | 
     | sb_wide/out_2_1_id1_reg_9_             |              | DFQD0BWP40                 | 0.073 | 0.000 |   0.031 |    0.046 | 
     | sb_wide/out_2_1_id1_reg_9_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.044 | 0.171 |   0.202 |    0.217 | 
     | sb_wide/U860                           |              | AO22D4BWP40                | 0.044 | 0.000 |   0.203 |    0.218 | 
     | sb_wide/U860                           | A2 v -> Z v  | AO22D4BWP40                | 0.090 | 0.130 |   0.332 |    0.347 | 
     | sb_wide                                | out_2_1[9] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.335 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.090 | 0.003 |   0.335 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[12]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.110 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.109 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |               | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.043 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD2BWP40               | 0.100 | 0.087 |   0.029 |    0.045 | 
     | sb_wide/out_1_4_id1_reg_12_            |               | DFQD2BWP40                 | 0.100 | 0.001 |   0.030 |    0.045 | 
     | sb_wide/out_1_4_id1_reg_12_            | CP ^ -> Q v   | DFQD2BWP40                 | 0.024 | 0.168 |   0.198 |    0.213 | 
     | sb_wide/U1172                          |               | AO22D4BWP40                | 0.024 | 0.000 |   0.198 |    0.214 | 
     | sb_wide/U1172                          | A2 v -> Z v   | AO22D4BWP40                | 0.104 | 0.125 |   0.323 |    0.338 | 
     | sb_wide                                | out_1_4[12] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.335 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.107 | 0.012 |   0.335 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.109 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.108 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.043 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.104 | 0.089 |   0.031 |    0.046 | 
     | sb_wide/out_0_4_id1_reg_7_             |              | DFQD0BWP40                 | 0.104 | 0.001 |   0.032 |    0.047 | 
     | sb_wide/out_0_4_id1_reg_7_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.040 | 0.178 |   0.210 |    0.225 | 
     | sb_wide/U408                           |              | AO22D4BWP40                | 0.040 | 0.000 |   0.210 |    0.225 | 
     | sb_wide/U408                           | A2 v -> Z v  | AO22D4BWP40                | 0.082 | 0.122 |   0.332 |    0.347 | 
     | sb_wide                                | out_0_4[7] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.335 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.082 | 0.002 |   0.335 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[11]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_11_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.109 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.108 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |               | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.043 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD2BWP40               | 0.104 | 0.089 |   0.031 |    0.046 | 
     | sb_wide/out_0_4_id1_reg_11_            |               | DFQD0BWP40                 | 0.104 | 0.001 |   0.032 |    0.047 | 
     | sb_wide/out_0_4_id1_reg_11_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.040 | 0.179 |   0.211 |    0.226 | 
     | sb_wide/U240                           |               | AO22D4BWP40                | 0.040 | 0.000 |   0.211 |    0.226 | 
     | sb_wide/U240                           | A2 v -> Z v   | AO22D4BWP40                | 0.083 | 0.121 |   0.332 |    0.347 | 
     | sb_wide                                | out_0_4[11] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.335 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.083 | 0.003 |   0.335 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.109 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.108 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.043 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.104 | 0.089 |   0.031 |    0.047 | 
     | sb_wide/out_0_4_id1_reg_2_             |              | DFQD0BWP40                 | 0.104 | 0.000 |   0.031 |    0.047 | 
     | sb_wide/out_0_4_id1_reg_2_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.039 | 0.178 |   0.210 |    0.225 | 
     | sb_wide/U644                           |              | AO22D4BWP40                | 0.039 | 0.000 |   0.210 |    0.225 | 
     | sb_wide/U644                           | A2 v -> Z v  | AO22D4BWP40                | 0.085 | 0.121 |   0.331 |    0.346 | 
     | sb_wide                                | out_0_4[2] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.334 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.086 | 0.004 |   0.334 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin sb_wide/out_2_3_id1_reg_8_/CP 
Endpoint:   sb_wide/out_2_3_id1_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_3[8]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.257
- Arrival Time                  0.242
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_3[8] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.016 | 
     | sb_wide/U1245              |              | AOI22D0BWP40               | 0.044 | 0.000 |   0.000 |    0.016 | 
     | sb_wide/U1245              | B1 v -> ZN ^ | AOI22D0BWP40               | 0.162 | 0.154 |   0.154 |    0.170 | 
     | sb_wide/U1247              |              | ND2D1BWP40                 | 0.162 | 0.000 |   0.154 |    0.170 | 
     | sb_wide/U1247              | A1 ^ -> ZN v | ND2D1BWP40                 | 0.086 | 0.087 |   0.241 |    0.257 | 
     | sb_wide/out_2_3_id1_reg_8_ |              | DFQD2BWP40                 | 0.086 | 0.000 |   0.242 |    0.257 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.149 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.147 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.105 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.102 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.054 |  -0.033 |   -0.048 | 
     | sb_wide/out_2_3_id1_reg_8_             |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.032 |   -0.048 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[7]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.109 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.108 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.042 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.006 |  -0.051 |   -0.035 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.073 | 0.081 |   0.031 |    0.046 | 
     | sb_wide/out_2_1_id1_reg_7_             |              | DFQD0BWP40                 | 0.073 | 0.000 |   0.031 |    0.047 | 
     | sb_wide/out_2_1_id1_reg_7_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.043 | 0.171 |   0.202 |    0.217 | 
     | sb_wide/U1076                          |              | AO22D4BWP40                | 0.043 | 0.000 |   0.202 |    0.218 | 
     | sb_wide/U1076                          | A2 v -> Z v  | AO22D4BWP40                | 0.091 | 0.130 |   0.332 |    0.348 | 
     | sb_wide                                | out_2_1[7] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.334 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.091 | 0.002 |   0.334 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[10]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.109 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.108 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |               | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.043 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD2BWP40               | 0.104 | 0.089 |   0.031 |    0.047 | 
     | sb_wide/out_0_4_id1_reg_10_            |               | DFQD0BWP40                 | 0.104 | 0.001 |   0.032 |    0.047 | 
     | sb_wide/out_0_4_id1_reg_10_            | CP ^ -> Q v   | DFQD0BWP40                 | 0.040 | 0.178 |   0.210 |    0.226 | 
     | sb_wide/U568                           |               | AO22D4BWP40                | 0.040 | 0.000 |   0.210 |    0.226 | 
     | sb_wide/U568                           | A2 v -> Z v   | AO22D4BWP40                | 0.083 | 0.121 |   0.331 |    0.347 | 
     | sb_wide                                | out_0_4[10] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.334 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.084 | 0.003 |   0.334 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[13]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_13_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |               |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^      |                            | 0.058 |       |  -0.125 |   -0.109 | 
     | CTS_ccl_a_buf_00011                    |               | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.108 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^    | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.047 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |               | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.042 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^   | CKLNQD2BWP40               | 0.100 | 0.087 |   0.029 |    0.045 | 
     | sb_wide/out_1_4_id1_reg_13_            |               | DFQD2BWP40                 | 0.100 | 0.000 |   0.030 |    0.046 | 
     | sb_wide/out_1_4_id1_reg_13_            | CP ^ -> Q v   | DFQD2BWP40                 | 0.026 | 0.169 |   0.199 |    0.215 | 
     | sb_wide/U824                           |               | AO22D4BWP40                | 0.026 | 0.000 |   0.199 |    0.215 | 
     | sb_wide/U824                           | A2 v -> Z v   | AO22D4BWP40                | 0.105 | 0.124 |   0.323 |    0.339 | 
     | sb_wide                                | out_1_4[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.334 |    0.350 | 
     |                                        |               | pe_tile_new_unq1           | 0.107 | 0.011 |   0.334 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[2]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.108 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.107 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.041 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.003 |  -0.054 |   -0.038 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.080 | 0.085 |   0.031 |    0.047 | 
     | sb_wide/out_2_4_id1_reg_2_             |              | DFQD2BWP40                 | 0.080 | 0.001 |   0.032 |    0.048 | 
     | sb_wide/out_2_4_id1_reg_2_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.020 | 0.158 |   0.190 |    0.206 | 
     | sb_wide/U1372                          |              | AO22D4BWP40                | 0.020 | 0.000 |   0.190 |    0.206 | 
     | sb_wide/U1372                          | A2 v -> Z v  | AO22D4BWP40                | 0.109 | 0.125 |   0.315 |    0.332 | 
     | sb_wide                                | out_2_4[2] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.334 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.114 | 0.018 |   0.334 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[9]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.333
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.108 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.107 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.046 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.041 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.100 | 0.087 |   0.029 |    0.046 | 
     | sb_wide/out_1_4_id1_reg_9_             |              | DFQD2BWP40                 | 0.100 | 0.000 |   0.030 |    0.047 | 
     | sb_wide/out_1_4_id1_reg_9_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.023 | 0.167 |   0.196 |    0.213 | 
     | sb_wide/U836                           |              | AO22D4BWP40                | 0.023 | 0.000 |   0.196 |    0.213 | 
     | sb_wide/U836                           | A2 v -> Z v  | AO22D4BWP40                | 0.108 | 0.123 |   0.319 |    0.336 | 
     | sb_wide                                | out_1_4[9] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.333 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.112 | 0.014 |   0.333 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin sb_wide/out_3_2_id1_reg_9_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_2[9]            (v) triggered by  leading edge of '@'
Path Groups: {ideal_clock}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.256
- Arrival Time                  0.239
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_2[9] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.017 | 
     | sb_wide/U337               |              | AOI22D1BWP40               | 0.040 | 0.000 |   0.000 |    0.017 | 
     | sb_wide/U337               | B2 v -> ZN ^ | AOI22D1BWP40               | 0.143 | 0.142 |   0.142 |    0.159 | 
     | sb_wide/U339               |              | ND2D1BWP40                 | 0.143 | 0.001 |   0.142 |    0.159 | 
     | sb_wide/U339               | A1 ^ -> ZN v | ND2D1BWP40                 | 0.093 | 0.096 |   0.238 |    0.255 | 
     | sb_wide/out_3_2_id1_reg_9_ |              | DFQD2BWP40                 | 0.093 | 0.000 |   0.239 |    0.256 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.151 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.149 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.107 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.104 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.054 |  -0.033 |   -0.050 | 
     | sb_wide/out_3_2_id1_reg_9_             |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.032 |   -0.049 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[5]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_2_id1_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.333
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.108 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.106 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.040 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |              | CKLNQD3BWP40               | 0.060 | 0.005 |  -0.052 |   -0.035 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^  | CKLNQD3BWP40               | 0.067 | 0.078 |   0.026 |    0.043 | 
     | sb_wide/out_1_2_id1_reg_5_             |              | DFQD0BWP40                 | 0.067 | 0.001 |   0.027 |    0.044 | 
     | sb_wide/out_1_2_id1_reg_5_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.045 | 0.172 |   0.198 |    0.216 | 
     | sb_wide/U996                           |              | AO22D4BWP40                | 0.045 | 0.000 |   0.199 |    0.216 | 
     | sb_wide/U996                           | A2 v -> Z v  | AO22D4BWP40                | 0.095 | 0.130 |   0.329 |    0.346 | 
     | sb_wide                                | out_1_2[5] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.333 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.096 | 0.004 |   0.333 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[1]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.333
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.108 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.106 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.045 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.041 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.104 | 0.089 |   0.031 |    0.048 | 
     | sb_wide/out_0_4_id1_reg_1_             |              | DFQD0BWP40                 | 0.104 | 0.001 |   0.032 |    0.049 | 
     | sb_wide/out_0_4_id1_reg_1_             | CP ^ -> Q v  | DFQD0BWP40                 | 0.039 | 0.177 |   0.209 |    0.226 | 
     | sb_wide/U400                           |              | AO22D4BWP40                | 0.039 | 0.000 |   0.209 |    0.226 | 
     | sb_wide/U400                           | A2 v -> Z v  | AO22D4BWP40                | 0.084 | 0.121 |   0.330 |    0.347 | 
     | sb_wide                                | out_0_4[1] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.333 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.084 | 0.003 |   0.333 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[6]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.333
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.108 | 
     | CTS_ccl_a_buf_00011                    |              | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.106 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^   | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.045 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |              | CKLNQD2BWP40               | 0.050 | 0.004 |  -0.058 |   -0.041 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.100 | 0.087 |   0.029 |    0.047 | 
     | sb_wide/out_1_4_id1_reg_6_             |              | DFQD2BWP40                 | 0.100 | 0.000 |   0.030 |    0.047 | 
     | sb_wide/out_1_4_id1_reg_6_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.022 | 0.167 |   0.196 |    0.214 | 
     | sb_wide/U1396                          |              | AO22D4BWP40                | 0.022 | 0.000 |   0.197 |    0.214 | 
     | sb_wide/U1396                          | A2 v -> Z v  | AO22D4BWP40                | 0.109 | 0.122 |   0.319 |    0.336 | 
     | sb_wide                                | out_1_4[6] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.333 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.112 | 0.014 |   0.333 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[8]           (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.333
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |              |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk_in ^     |                            | 0.058 |       |  -0.125 |   -0.107 | 
     | CTS_ccl_a_buf_00013                    |              | CKBD16BWP40                | 0.058 | 0.002 |  -0.123 |   -0.106 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^   | CKBD16BWP40                | 0.059 | 0.066 |  -0.057 |   -0.040 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch |              | CKLNQD2BWP40               | 0.060 | 0.005 |  -0.052 |   -0.035 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40               | 0.094 | 0.086 |   0.034 |    0.052 | 
     | sb_wide/out_1_3_id1_reg_8_             |              | DFQD2BWP40                 | 0.094 | 0.000 |   0.034 |    0.052 | 
     | sb_wide/out_1_3_id1_reg_8_             | CP ^ -> Q v  | DFQD2BWP40                 | 0.020 | 0.162 |   0.196 |    0.214 | 
     | sb_wide/U1204                          |              | AO22D4BWP40                | 0.020 | 0.000 |   0.196 |    0.214 | 
     | sb_wide/U1204                          | A2 v -> Z v  | AO22D4BWP40                | 0.102 | 0.125 |   0.321 |    0.339 | 
     | sb_wide                                | out_1_3[8] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.333 |    0.350 | 
     |                                        |              | pe_tile_new_unq1           | 0.104 | 0.011 |   0.333 |    0.350 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

