*********************************************************************************
Commit: 3334424102a4242f4fea062442e1e8ceb863bacb 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg], [CPU], [PCH]

  Update files for ADL 1491.00
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
  ClientOneSiliconPkg/Include/ConfigBlock/Fia/FiaMuxConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen11/GraphicsConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver2/HostBridgeConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/EnterprisePcieConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsCommonConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsDxeConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsPeiConfig.h
  ClientOneSiliconPkg/Include/FusaInfoHob.h
  ClientOneSiliconPkg/Include/IpStatusHob.h
  ClientOneSiliconPkg/Include/Library/FiaOverrideStatusHob.h
  ClientOneSiliconPkg/Include/Library/GpioGsxLib.h
  ClientOneSiliconPkg/Include/Library/GpioLib.h
  ClientOneSiliconPkg/Include/Library/HeciCommonLib.h
  ClientOneSiliconPkg/Include/Library/HeciConfigureLib.h
  ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
  ClientOneSiliconPkg/Include/Library/HeciTransportCoreLib.h
  ClientOneSiliconPkg/Include/Library/IioDmiApi.h
  ClientOneSiliconPkg/Include/Library/IocAccessLib.h
  ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
  ClientOneSiliconPkg/Include/Library/MeGetConfigBlock.h
  ClientOneSiliconPkg/Include/Library/OcPlatformLib.h
  ClientOneSiliconPkg/Include/Library/PeiFiaMuxConfigInitLib.h
  ClientOneSiliconPkg/Include/Library/PttPtpLib.h
  ClientOneSiliconPkg/Include/Library/SiAssertErrorHandlerLib.h
  ClientOneSiliconPkg/Include/Library/SpsDxeLib.h
  ClientOneSiliconPkg/Include/Library/SpsGetDxeConfigBlock.h
  ClientOneSiliconPkg/Include/Library/VpuInfoLib.h
  ClientOneSiliconPkg/Include/Pins/GpioPinsVer1N.h
  ClientOneSiliconPkg/Include/Pins/GpioPinsVer3.h
  ClientOneSiliconPkg/Include/Ppi/HeciTransportPpi.h
  ClientOneSiliconPkg/Include/Ppi/NvmOwnershipAcquiredPpi.h
  ClientOneSiliconPkg/Include/Ppi/ReadOnlyVariablePreMemoryDescriptorPpi.h
  ClientOneSiliconPkg/Include/Ppi/VariableStoragePpi.h
  ClientOneSiliconPkg/Include/Ppi/VariableStorageSelectorPpi.h
  ClientOneSiliconPkg/Include/Protocol/EdkiiSmmVariable.h
  ClientOneSiliconPkg/Include/Protocol/HeciTransportProtocol.h
  ClientOneSiliconPkg/Include/Protocol/ScsEmmcSoftwareTuning.h
  ClientOneSiliconPkg/Include/Protocol/VariableStorageIoCompletionProtocol.h
  ClientOneSiliconPkg/Include/Protocol/VariableStorageProtocol.h
  ClientOneSiliconPkg/Include/Protocol/VariableStorageSelectorProtocol.h
  ClientOneSiliconPkg/Include/Protocol/VariableStorageSupportProtocol.h
  ClientOneSiliconPkg/Include/Register/FlashRegsVer1.h
  ClientOneSiliconPkg/Include/Register/GpioRegsVer1.h
  ClientOneSiliconPkg/Include/Register/GpioRegsVer3.h
  ClientOneSiliconPkg/IpBlock/Amt/Library/DxeMebxDisplayWrapperLib/MebxDisplayWrapperLib.c
  ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLibNull/PeiAmtPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/PeiActiveManagementLib.inf
  ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiDxeAsfMsgLib/AsfMsgLib.c
  ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxRemoteAssistance.c
  ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
  ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/PeiBiosGuardLib.inf
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibHelperVer2.c
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLibNull/PeiCnviLibNull.c
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLibNull/PeiCnviLibNull.inf
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLibNull/PeiCnviPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLibNull/PeiCnviPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuDmi/Library/CpuDmiInfoLib/CpuDmiInfoLib.inf
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmi16.c
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieDekelInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieHsPhyInfoLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/PeiDxeSmmCpuPcieInitCommonLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLibNull/PeiCpuPcieDekelInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLibNull/PeiCpuPcieHsPhyInfoLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLibNull/PeiCpuPcieHsPhyInfoLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.c
  ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/PeiDxeSmmDciPrivateLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.inf
  ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLib.inf
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.h
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer2.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer3.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer4.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer6.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer6.inf
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaPolicyLib/PeiFiaPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaPolicyLib/PeiFiaPreMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaE2eCtcLib.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcCoreIdi.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcDisplayIsochPort.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcIoPort.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.inf
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLibInternal.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLlcEcc.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcOpiLink.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.inf
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.inf
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.inf
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLibNull/PeiFusaPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLibNull/PeiFusaPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbePolicyLib/PeiGbePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Gna/Library/PeiDxeSmmGnaInfoLib/PeiDxeSmmGnaInfoLib.inf
  ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLibNull/PeiGnaInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLibNull/PeiGnaPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLibNull/PeiGnaPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Gpio/AcpiTables/GpioAcpiDefines.h
  ClientOneSiliconPkg/IpBlock/Gpio/AcpiTables/GpioCommon.asl
  ClientOneSiliconPkg/IpBlock/Gpio/AcpiTables/GpioLibCommon.asl
  ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLib/BaseGpioCheckConflictLib.inf
  ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLibNull/BaseGpioCheckConflictLibNull.c
  ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLibNull/BaseGpioCheckConflictLibNull.inf
  ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioNames.c
  ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxDataIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxDataVer3.c
  ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxLibrary.h
  ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/PeiDxeSmmGsxLibIbl.inf
  ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/PeiDxeSmmGsxLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/BaseGpioHelpersLibNull/BaseGpioHelpersLibNull.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/DxeGpioPolicyLib/DxeGpioPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer3.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer6.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer6.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer6.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer6.inf
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiGpioHelpersLib/PeiGpioHelpersLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.c
  ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsInitLib/DxeGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLibNull/DxeGraphicsPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLibNull/DxeGraphicsPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14/PeiDisplayInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14/PeiDisplayInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLibNull/PeiDisplayLibNull.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/AdditionalDisableSteps.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/AdditionalDisableSteps.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibNull/PeiGraphicsPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibNull/PeiGraphicsPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiAceInitLib.h
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/DxeHdaPolicyLib/DxeHdaPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.inf
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.inf
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.c
  ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.inf
  ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.asm
  ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.inc
  ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
  ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c
  ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer2.c
  ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer2.inf
  ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
  ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.inf
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLibNull/PeiHybridGraphicsPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer3.c
  ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLib/PeiIehPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLibNull/PeiIehPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLibNull/PeiIehPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Ipu/AcpiTables/Ipu.asl
  ClientOneSiliconPkg/IpBlock/Ipu/AcpiTables/IpuSsdt.inf
  ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInitLib.inf
  ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer5.h
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer2.c
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiIoApicLib/PeiIoApicLib.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer3.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer3.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer3.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer3.inf
  ClientOneSiliconPkg/IpBlock/McSmb/Include/McSmbCtrl.h
  ClientOneSiliconPkg/IpBlock/McSmb/IncludePrivate/Library/PeiMcSmbLib.h
  ClientOneSiliconPkg/IpBlock/McSmb/IncludePrivate/Register/McSmbRegs.h
  ClientOneSiliconPkg/IpBlock/McSmb/LibraryPrivate/PeiMcSmbLib/PeiMcSmbLib.c
  ClientOneSiliconPkg/IpBlock/McSmb/LibraryPrivate/PeiMcSmbLib/PeiMcSmbLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxeSmm.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonDxeSmmLib.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonLib.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.h
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceMini.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceMiniLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceNull.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceNullLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCore.h
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreDxeSmm.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCorePei.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPeiPreMem.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPeiPreMem.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPeiPrePostMem.c
  ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/DxeTouchHeciMsgsLib.h
  ClientOneSiliconPkg/IpBlock/Me/Jhi/DxeJhiSupportLib/File.h
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLibNull/DxeMePolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLibNull/DxeMePolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLibVer3.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeShowBufferLib/PeiDxeMeShowBufferLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciLegacyCore.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciLegacyCore.h
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciPpiInitVer3.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLibVer3.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLibNull/PeiMePolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLibNull/PeiMePolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCoreVer3.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLibNull/MeEnhancedDebugSupportNull.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLibNull/PeiMeEnhancedDebugLibNull.inf
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInitVer3.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataVer3.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c
  ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType131.c
  ClientOneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.c
  ClientOneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl0xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl11xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl14xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl15xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Cxxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Dxxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Exxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Fxxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl2xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl3xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl4xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl5xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl8xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl9xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglCxxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglDxxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglExxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglFxxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl0xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl11xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl14xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl15xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Cxxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Dxxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Exxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Fxxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl2xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl3xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl4xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl5xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl8xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl9xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglCxxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglDxxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglExxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglFxxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/Pci000Tgl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4Registers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.S
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.S
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.S
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.S
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/Build.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/Cln.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/MinBuild.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/MiniBios.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/FindEntryPoint.exe
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/Fwpad.exe
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/PLACEPE.exe
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/Split.exe
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/CpuRc16.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/crcpm32.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/near_jump.bin
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/CpuRc32.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crc.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcinit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcmacros.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcoem.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcoemhook.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcsetup.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcstart.asm
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/LICENSE.TXT
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_02_90670_80000013.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_82_90671_80000006.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/ConfigBlock.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuGenInfo.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuRegs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/EcCommands.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioLibrary.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativeLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativeLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativePrivateLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativePrivateLibIcl.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativePrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPinsIclLp.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPinsIclN.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPrivateLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPrivateLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPrivateLibIcl.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Io.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Io.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/MemoryUtils.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/MemoryUtils.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchAccess.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchInfoLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchLimits.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPcrLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPcrLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLibIcl.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchReservedResources.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLibIcl.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLibInternal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoUartLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PciLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PciSegmentLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PciSegmentLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PeiDxeSmmPchSerialIoUartLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PeiKscLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PeiKscLib.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PlatformBoardId.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsDmi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsGpio.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsGpioIcl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsIsh.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsLpc.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsLpcIcl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPcr.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPmc.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPmcCnl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPsf.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPsfIcl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsSerialIo.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsSerialIoIcl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsSmbus.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Smb.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Smb.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/uart16550.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/uart16550.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MiniMrc.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcOemPlatform.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2008_Win7.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2010.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2010_Win7.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2012_Win7.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2013_Win7.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2015_Win7.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2017_Win7.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBios_VS2008.bat
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Prep.bat
  ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLib/DxeOcPlatformLib.c
  ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLib/DxeOcPlatformLib.inf
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiDxeSmmOcCommonLib/OcCommonLib.c
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiDxeSmmOcCommonLib/PeiDxeSmmOcCommonLib.inf
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiDxeSmmOcCommonLibNull/OcCommonLibNull.c
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiDxeSmmOcCommonLibNull/PeiDxeSmmOcCommonLibNull.inf
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.inf
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLibNull/PeiOcInitLibNull.c
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLibNull/PeiOcInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.h
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/PeiOcLib.inf
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLibNull/OcLibraryNull.c
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLibNull/PeiOcLibNull.inf
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLibNull/PeiOcPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLibNull/PeiOcPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/CpuSbiAccessLib.c
  ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/CpuSbiAccessLibNull.c
  ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/PeiDxeSmmCpuSbiAccessLibNull.inf
  ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPolicyLib/PeiP2sbPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiWithS3Lib.c
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPreMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/PchRlink/IncludePrivate/Library/PeiPchRlinkLib.h
  ClientOneSiliconPkg/IpBlock/PchRlink/IncludePrivate/Register/PchRlinkRegs.h
  ClientOneSiliconPkg/IpBlock/PchRlink/LibraryPrivate/PeiPchRlinkLib/PeiPchRlinkLib.c
  ClientOneSiliconPkg/IpBlock/PchRlink/LibraryPrivate/PeiPchRlinkLib/PeiPchRlinkLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PcieRpHandleLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiEnterprisePcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/PchPcieRpDev.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/EnterprisePcieRpRegs.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieCfgRegs.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMmioExpptmbarRegs.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMmioExpptmbarSbRegs.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieMsgRegs.h
  ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer1.c
  ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer3.c
  ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer6.c
  ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer1.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer3.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer6.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieBifurcation.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieCapsInit.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieEqualization.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPciSegmentRegAccessLib/PeiPciSegmentRegAccessLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer6.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer6.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpPolicyLib/PeiPcieRpPolicyLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpPolicyLib/PeiPcieRpPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPrivateLib2.h
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcHandle.h
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.inf
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.inf
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLibFivr.c
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfLib/PeiPsfLib.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfPolicyLib/PeiPsfPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/Library/PeiPsmiPolicyLib.h
  ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer1.c
  ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/Rst/AcpiTables/PchRstPcieStorage.asl
  ClientOneSiliconPkg/IpBlock/Rst/AcpiTables/RstRaid.asl
  ClientOneSiliconPkg/IpBlock/Rst/AcpiTables/RstRemapping.asl
  ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/PeiDxeSmmRstCrLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer3.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLibNull/PeiHybridStorageLibNull.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLibNull/PeiHybridStorageLibNull.inf
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibVer1.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibNoRemap.inf
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemappingNull.c
  ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Scs/AcpiTables/ScsEmmc.asl
  ClientOneSiliconPkg/IpBlock/Scs/AcpiTables/ScsSdCard.asl
  ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcCardCommunication.c
  ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.c
  ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.h
  ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.inf
  ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2Ocp.c
  ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoI2cCommon.asl
  ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoSpiController.asl
  ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/PeiSerialIoI2cMasterLib/PeiSerialIoI2cMasterLib.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/PeiDxeSerialIoI2cMasterCommonLib.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer3.h
  ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer6.h
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer3.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer6.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cNull.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer6.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI3c.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI3cNull.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI3cVer6.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiNull.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer6.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer3.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer6.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI3cLibVer6.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLibVer6.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.c
  ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartLib.c
  ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusDxe.inf
  ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiDxeSmmSmbusCommonLib/SmbusExec.c
  ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf
  ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/SmbusDma/IncludePrivate/Library/PeiSmbusDmaLib.h
  ClientOneSiliconPkg/IpBlock/SmbusDma/IncludePrivate/Register/SmbusDmaRegs.h
  ClientOneSiliconPkg/IpBlock/SmbusDma/LibraryPrivate/SmbusDmaInitLib.c
  ClientOneSiliconPkg/IpBlock/SmbusDma/LibraryPrivate/SmbusDmaInitLib.inf
  ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/PeiDxeSmmSpiAccessLib.inf
  ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c
  ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiDxeSmmSpiAccessPrivateLib/SpiAccessPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiExtendedDecodeLib/PeiSpiExtendedDecodeLib.c
  ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiExtendedDecodeLib/PeiSpiExtendedDecodeLib.inf
  ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/DxeSmm/HeciAccessDxe.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/DxeSmm/HeciAccessDxeSmm.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/DxeSmm/HeciAccessSmm.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessCoreLib/HeciAccessCoreLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessCoreLib/HeciAccessCoreLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfig.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfig.h
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfig.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfigEbg.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfigEbg.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPei.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPei.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPeiPreMem.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPeiPreMem.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/Pei/HeciAccessPeiPrePostMem.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/DxeSmm/HeciControlDxe.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/DxeSmm/HeciControlDxeSmm.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/DxeSmm/HeciControlSmm.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlCoreLib/HeciControlCoreLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlCoreLib/HeciControlCoreLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilter.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilter.h
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterDfxDxe.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterDfxPei.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterDfxSmm.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterDxeLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterPeiLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSmmEbgLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSpsDxe.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSpsPei.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSpsSmm.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterSpsSmmEbg.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterWsDxe.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterWsPei.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlFilterWsSmm.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/HeciControlFilterLib/HeciControlInitializationFilter.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPei.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPei.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPeiPreMem.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPeiPreMem.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciControl/Pei/HeciControlPeiPrePostMem.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyCore.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyCore.h
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyDxe.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyDxe.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureDxeSmm.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureNull.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureNullLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigurePei.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/MePmInitPei/MePmInitPei.c
  ClientOneSiliconPkg/IpBlock/Sps/Heci/MePmInitPei/MePmInitPei.inf
  ClientOneSiliconPkg/IpBlock/Sps/Include/CpuAndRevisionDefines.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/DualBiosMsgs.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Guid/MeFiaMuxVariable.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Guid/MeRcVariable.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Guid/SpsAcpiTableLocatorGuid.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Guid/SpsInfoHobGuid.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Library/CpuAndRevisionLib.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Library/DxeSpsPolicyLib.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Library/HeciAccessCoreLib.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Library/HeciAccessDeviceConfigLib.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Library/HeciControlCoreLib.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Library/HeciControlFilterLib.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeConfigLib.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeCosignLib.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeMeasurementsLib.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeSmmLib.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeStorageLib.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeTypeGetLib.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Library/MeWatchdogControlLib.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Library/PchMultiPchBase.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Library/ServerDxeMeLib.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Library/SpsPeiLib.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/MeAccess.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/MeDefines.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/MeRcConfiguration.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Ppi/MeUmaPpi.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Ppi/SpsHwChangePpi.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Private/MeStorageLibInternal.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsPolicyProtocol.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsRasNotifyProtocol.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsSmmBiosUpdateProtocol.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsSmmHmrfpoExtProtocol.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsSmmHmrfpoProtocol.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Protocol/SpsSmmMeStorageProtocol.h
  ClientOneSiliconPkg/IpBlock/Sps/Include/Sps.h
  ClientOneSiliconPkg/IpBlock/Sps/Library/DxeMeLib/HeciMsgDxeLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/DxeMeLib/ServerDxeMeLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/DxePttHeciLib/DxePttHeciLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/DxePttHeciLib/DxePttHeciLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLib/DxeSpsPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLib/DxeSpsPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLib/DxeSpsPolicyLibrary.h
  ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLibNull/DxeSpsPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLibNull/DxeSpsPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigDxe.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigPei.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeConfigLib/MeConfigPeiDxe.h
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeCosignLib/MeCosignLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeCosignLib/MeCosignLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeCosignLib/MeCosignLibInternal.h
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeDummyLib/MeDummy.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeDummyLib/MeDummyLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxDxeLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxPeiLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxStrapsNullLib/MeFiaMuxStrapsNullLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxStrapsNullLib/MeFiaMuxStrapsPeiNullLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeGetPeiConfigBlock/MeGetPeiConfigBlock.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeGetPeiConfigBlock/MeGetPeiConfigBlock.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeGetPeiConfigBlockNull/MeGetPeiConfigBlockNull.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeGetPeiConfigBlockNull/MeGetPeiConfigBlockNull.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurements.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurements.h
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurementsLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurementsLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurementsVer2.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeSmmLib/MeSmmLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeSmmLib/MeSmmLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeStorageLib/DxeMeStorageLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeStorageLib/DxeMeStorageLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeStorageLib/PeiMeStorageLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeStorageLib/PeiMeStorageLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeGetLib/MeTypeGetHeciPeiLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeGetLib/MeTypePeiHeciLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeDxeLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeDxeLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeHob.h
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypeLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypePeiLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeTypeLib/MeTypePeiLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeWatchdogControlLib/MeWatchdogControl.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeWatchdogControlLib/MeWatchdogControlLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeWatchdogControlLib/MeWatchdogControlSmmCom.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLib/PeiFiaMuxConfigInitLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLib/PeiFiaMuxConfigInitLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLib/PeiFiaMuxConfigInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/PeiSpsPreMemPolicyLib/PeiSpsPreMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/PeiSpsPreMemPolicyLib/PeiSpsPreMemPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/PeiSpsPreMemPolicyLib/PeiSpsPreMemPolicyLibrary.h
  ClientOneSiliconPkg/IpBlock/Sps/Library/PeiSpsPreMemPolicyLib/PeiSpsPreMemPolicyNullLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeDependencyCheck.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeDependencyCheck.h
  ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeLibVer2.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/SpsGetDxeConfigBlock/SpsGetDxeConfigBlock.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/SpsGetDxeConfigBlock/SpsGetDxeConfigBlock.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/SpsPeiLib/SpsPeiLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/SpsPeiLib/SpsPeiLib.inf
  ClientOneSiliconPkg/IpBlock/Sps/Library/SpsPeiLibNull/SpsPeiLibNull.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/SpsPeiLibNull/SpsPeiLibNull.inf
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/Callbacks.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/CpuInfoData.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/DualBiosWatchdog.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/DualBiosWatchdog.h
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/SpsDxe.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/SpsDxe.h
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/SpsDxe.inf
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/X64/fn.nasm
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/IA32/fn.nasm
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPei.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPei.h
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPei.inf
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiCommon.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiCommon.h
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiFsp.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPostMem.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPostMem.inf
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPreMem.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPreMem.inf
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/MeStorageSmm.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/MeWatchdogControlSmm.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/MeWatchdogControlSmm.h
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsRasNotify.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsRasNotify.h
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmm.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmm.h
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmm.inf
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmmHmrfpoExt.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/SpsSmmHmrfpoExt.h
  ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbt.asl
  ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtMailBox.asl
  ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtNvs.asl
  ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiTbtCommonInitLib.h
  ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.c
  ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.inf
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/ITbtPrintPolicyNull.c
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibrary.h
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLib/PeiTbtTaskDispatchLib.c
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLibNull/PeiTbtTaskDispatchLibNull.c
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLibNull/PeiTbtTaskDispatchLibNull.inf
  ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/ExtraHostBus.asl
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/SegSsdt.asl
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/SegSsdt.inf
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
  ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInInitLib.h
  ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/TcssInfoLib.c
  ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/TcssInfoLib.inf
  ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLibNull/TcssInfoLibNull.c
  ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLibNull/TcssInfoLibNull.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInitLib.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLibNull/DxeTcssInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.c
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.c
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/PeiDpInPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/PeiDpInPolicyPreMemLib.c
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyPreMemLibNull.c
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/PeiDxeSmmTcssPmcLib.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/TcssPmcLib.c
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLibNull/PeiDxeSmmTcssPmcLibNull.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLibNull/TcssPmcLibNull.c
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/PeiTcssPmcLib.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/TcssPmcLib.c
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLibNull/PeiTcssPmcLibNull.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLibNull/TcssPmcLibNull.c
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLibNull/PeiTcssPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLibNull/PeiTcssPolicyPreMemLibNull.c
  ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLib/PeiDxeTelemetryLib.c
  ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLibNull/PeiDxeTelemetryLibNull.c
  ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLibNull/PeiDxeTelemetryLibNull.inf
  ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.inf
  ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLibNull/PeiDxeTelemetryPrivateLibNull.c
  ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLibNull/PeiDxeTelemetryPrivateLibNull.inf
  ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLibNull/PeiTelemetryPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLibNull/PeiTelemetryPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/PeiThcInitLib.h
  ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLibNull/PeiThcPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLibNull/PeiThcPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcComponentName.h
  ClientOneSiliconPkg/IpBlock/Tme/Dxe/TmeInitDxe.c
  ClientOneSiliconPkg/IpBlock/Tme/Dxe/TmeInitDxe.inf
  ClientOneSiliconPkg/IpBlock/Tme/Library/TmeInfoLib.inf
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.c
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/AcpiTables/CpuTraceHub/CpuTraceHubSsdt.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/AcpiTables/CpuTraceHub/TraceHub.asl
  ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiCpuAndPchTraceHubLib.h
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/BasePchTraceHubLibNull/BasePchTraceHubLibNull.c
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/BasePchTraceHubLibNull/BasePchTraceHubLibNull.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/DxeTraceHubInitLibNull/DxeTraceHubInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/DxeTraceHubInitLibNull/DxeTraceHubInitNull.c
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLibNull/PeiCpuTraceHubLibNull.c
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLibNull/PeiCpuTraceHubLibNull.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLibNull/PeiCpuTraceHubPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLibNull/PeiCpuTraceHubPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLib/PeiPchTraceHubPolicyLib.c
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLibNull/PeiPchTraceHubPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLibNull/PeiPchTraceHubPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
  ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.inf
  ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLibNull/PeiTsnInitLibNull.c
  ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLibNull/PeiTsnPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiExternalUsb2PhyLib/ExternalUsb2PhyLib.c
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiExternalUsb2PhyLib/PeiExternalUsb2PhyLib.inf
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/PeiUsb2PhyLib.inf
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLibNull/PeiVmdInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarAcpiTablesVer1.inf
  ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarAcpiTablesVer2.inf
  ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarVer2.aslc
  ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/PeiDxeSmmVtdInfoLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/PeiDxeSmmVtdInfoLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/VtdInfoLibVer1.c
  ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/VtdInfoLibVer2.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLibNull/DxeVtdPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLibNull/DxeVtdPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLibNull/PeiVtdInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLibNull/PeiVtdPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLibNull/PeiVtdPolicyLibNull.inf
  ClientOneSiliconPkg/Library/BasePostCodeToScratchPadLib/BasePostCodeToScratchPadLib.c
  ClientOneSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
  ClientOneSiliconPkg/Pch/Include/Library/PchRasLib.h
  ClientOneSiliconPkg/Pch/Include/Library/PchRtcLib.h
  ClientOneSiliconPkg/Pch/Include/Library/SecPchLib.h
  ClientOneSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.inf
  ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/DxeSmmPchRasLib.inf
  ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/PchRasLib.c
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicyVer3.c
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibVer3.inf
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c
  ClientOneSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLib.inc
  ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibEbg.c
  ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibEbg.inf
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.c
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.inf
  ClientOneSiliconPkg/SiPkg.dec
  LICENSE.txt
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Oem: Acer

*********************************************************************************
Commit: 4a39956e36b91afe128550ff1094201c54fd97f1 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][bug][14013045247][ADL-S][DDR5][RDVC1D fails in 2DPC 2R-2R]
  
  Issue:
  RDVC1D step fails with zero margin in DDR5 2DPC 2R-2R config
  
  Root cause:
  CPGC ADDRESS_SIZE register is configured to 7 column bits for both DDR4 and DDR5.
  In DDR5 it should be 6 bits because of BL16.
  
  Solution:
  Fix SetupIOTestBasicVA to use correct number of column bits for DDR5.
  
  [
  Hsd-es-id: 14013045247
  Change-Id: Iade8d45123d88be431fb139bfef4faeff620b3b1
  Original commit hash: 7d1ac3010736375aefd02d4d198c8ae5680090b4
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 42d2dd1f467ce3ff7d367a4f05ddfb591b7eb94a 
*********************************************************************************

[BoardPkg]

  ADL-S: Support S11 Single Rail RVP
  
  The power input change is from multi rail ATX power supply to single 12V rail input.
  All HSIO/GPIO remains same as S06 Fab-2.
  Refer to ADL_S11_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p1_ww47p2.xlsx.
  
  internal-only:
  Hsd-es-id: 1508569373
  Change-Id: Id9ad613acac3f30fe2475f201a1ee18025759dbc
  Original commit hash: bf873100dc25418c6f4de360cf7e6101637679a1
  
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: abc43cff92c5a3c2d3f2596ef5341a2e8a96cfa1 
*********************************************************************************

[SiliconPkg]

  C1S/IBL/PSF: Create NULL PSF library for IBL
  
  There is no Primary Scalable Fabric (PSF)
  in Integrated Boot Logic (IBL) but there are some
  PSF library dependencies in BIOS code that prevents
  from removing all PSF related code from IBL.
  This change intoduces Null library for PSF that
  is used by IBL code.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: N/A
  Change-Id: If54b67acca6515b44693cf488318479c89a74f0a
  Original commit hash: 241b4f94de041b290b55327ff57f072a88f178ff
  
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibNull.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibNull.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 4078839b2c40c15c39073b0ca7034cea27061cf1 
*********************************************************************************

[SiliconPkg]

  Allow BIOS to create a HOB for ME perf data
  
  Added Extended Performance data structure.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 18013880422
  Change-Id: Idd09172ebcea0b41ec9edcbcf440e689696c0671
  Original commit hash: c901f2a25ff2039247ce39cb6f3475ea637fe635
  
  ClientOneSiliconPkg/Include/MeBiosPayloadData.h
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 64db36ad5b316217752668ad48c9cb93339c0226 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][sighting_central][sighting][1308185986][ADL-P][LP5] [ADL-P][J0][LPDDR5] Jedec WCK training failing spordically
  
  Program PM_CONTROL.Dclk_en_reset_bgf_run = 0 when de-asserting EnableDclk
  Issue:
  Lp5 Wck Training was failing randomly at MC0 or MC1
  
  Root Cause:
  MC resets BGF and SPID when Dclk_Enable is de-asserted from MRC. This breaks PHY's 4x boundary condition for CA commands.
  As a result of this CA commands gets clipped and DRAM doesnt understand the operation from MC.
  
  WorkAround/Fix:
  BGF design is different between TGL to ADL MC.
  In TGL asserting/deasserting Dclk_en does not force the SPID to reset and the 4x boundary in PHY is maintained.
  MC Design suggested to program cbit : pm_control_0_0_0_mchbar.dclk_en_reset_bgf_run = 0 when stopping the CK through MRC.
  If PM_CONTROL_Dclk_en_reset_bgf_run bit is set to 0, BGF will continue to run even if dclk_enable is cleared.
  
  Hsd-es-id: 1308185986
  Change-Id: I28212a8c915feb27052a90b2b0d2f0e31ac35022
  Original commit hash: ce7e16f8fe25382f16f6190ede51bea05ce39b06
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: d89fdcc12c4b3b7acf0969e76fc823e968f53550 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [TCSS] Add Platform control option to hide Discrete Thunderbolt related BIOS setup option.
  
  All of the Alderlake platform doesn't support Discrete Thunderbolt.
  So we should add Platform control option to hide Discrete Thunderbolt
  related BIOS setup option.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012195258
  Change-Id: I35d2e83d04e1792b2c48d9e488e1be3d45cb912e
  Original commit hash: de19f36d42e39d1aa5a6e7f4558fb2dd7e36d4cc
  
  AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: f9dc3404ec3670fb668a050cf686e85e627e2930 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][14013029663][ADL-S | DDR5][2DPC support]
  
  Implement initial 2DPC support for DDR5, focusing on 1R-1R and 2R-2R.
  
  - Added CCC ODT table for 2DPC
  1R-1R: {{ 480, 0, 0 },{  80, 40, 40 }}
  2R-2R: {{ 480, 0, 0 },{ 240, 40, 40 }}
  - Updated DQ ODT tables:
  1R-1R: {  48,48,48,240,240 }
  2R-2R: { 120,60,60,240,240 }
  - CccOdtEncode_DDR5: bug fix, missing "break" for 480
  - MrcSetOdtMatrix: add DDR5 support: Assert NomRd / NomWr on both ranks of the non-target DIMM
  - DDR5 CATM: EarlyCsTrainSweep1D: per-channel composite results were stored in the current rank instead of FirstRank
  - DDR5 CATM: EarlyCsTrainSweep1D: per-channel composite results were incorrectly calculated when eyes don't overlap
  - DDR5 CATM: Sweep2D: final best VrefCA was only programmed on the first rank, it has to be programmed on each rank.
  - DDR5 CATM: MrcDdr5EarlyCaTraining: zero out Samples array before each phase
  - DDR5 CATM: Increased VrefCA sweep range from [65..75] to [65..80], change step size from 3 to 4
  - DDR5 CSTM: Change VrefCS sweep range from [70..80.5] to [60..70]
  - MrcSetDefaultRxVref: set initial RxVref to 0.902mV for 2DPC case
  - DDR5 JWL: RankOut->Ddr5PdaMr3 value was not stored correctly for ranks 2 and 3.
  
  [
  Hsd-es-id: 14013029663
  Change-Id: I2c4c38f30a5f02f09d32b7c8f5d90fe83ad737b4
  Original commit hash: b2562b0b886020769857c6c6bb9ceb517b29faa1
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 5ef912947c1281e2307506ccbb0ad0b2cde0f61e 
*********************************************************************************

[PlatformPkg]

  [ADL] Remote Platform Erase - CSME Unconfigure
  
  Added code to support CSME Unconfigure flow.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012123186
  Change-Id: I9babd4d0b7af6085bdbccfec0ca7995ad7cff8cd
  Original commit hash: 06b1ab4a4b338d36bae53ce1f9ea357f9316244f
  
  AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
  AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
  AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
  AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
  AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
  ClientOneSiliconPkg/Include/IntelAsfExtensions.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e03672e0dea2b126562435e24a5fffb77fe5903b 
*********************************************************************************

[SiliconPkg]

  Boot with eDebug mode enabled takes 30 seconds for OS to boot and no boot at all with debug
  
  Added missing code, which installs EDebugHob
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 18013625167
  Change-Id: I7592c9f3748401bb385cfe8072d816c7fd2e299f
  Original commit hash: 2b9daee141d4d2a470eac0fdfaa037aa974816e9
  
  ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
  ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/PeiMeEnhancedDebugLib.h
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf
  Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1bf7b6b9d5c6517dfe85e18e6d42efc440b4967e 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  [ADL-P][AEP] - DG02 384 board support - Rtd3 support
  
  - Rtd3 support for DG02 384 board
  - Added for SD card controller
  - Removed WWAN , CPU SSD1, Touch panel 2 and GLAN.
  - Board Id changed to BoardIdAdlPDdr5Dg384Aep and Sku Id to SkuIdAdlPDdr5Dg384Aep
  - PCIe clock assignment change
  - Changes to Type C pcd configuration
  - CPU USB bit map update (TCP2,TCP3 - 0x0C)
  - Port map changes
  
  Hsd-es-id: 16012111505
  Change-Id: Ia921337d5424976e4945a9cfeb146dbe5e38b443
  Original commit hash: 426cecd5559180b8360de5da9c57121c2015b330
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPAepDgRtd3.asl
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 890c107da41490450949ecded90ac2fab39953c0 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/Pmc: Increasing the timeout for CRID update
  
  Bios is asserting due to timeout while updating the CRID.
  
  internal-only: Not required for master
  Hsd-es-id: N/A
  Change-Id: I7fa11d8154380219080cfc781ef0e1b3c226292b
  Original commit hash: 976bca2a940abd06975be29a43e70d481b3e03da
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 3cbc1030dc5b3e43b48a9baccb1f026f210cb071 
*********************************************************************************

[SiliconPkg]

  [C1S] Close source code change to use MpService2 PPI - PART2.
  
  PeiServices has been removed by previous patch
  So need to remove it in FspMpServiceWrapper.nasm
  
  And also add MpWrapperStartupAllCPUs function to both C and NASM.
  
  internal-only:
  Hsd-es-id: 16012155266
  Change-Id: I02669cc233aba4b98be86ae9f6134f7d58d55b30
  Original commit hash: 3793fbebaeb955f1052b71217ed37a736f06bfaf
  
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.h
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspMpServiceWrapper.c
  ClientOneSiliconPkg/Fsp/FspInit/Pei/Ia32/FspMpServiceWrapper.nasm
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: f3b662667dd9795045090c64b1860772e0a2ca98 
*********************************************************************************

[SiliconPkg]

  [ADL-S] Policy default mismatch with Setup Default - CpuPowerMgmtVrConfig
  
  Fix policy default mismatch with Setup Default in CpuPowerMgmtVrConfig
  
  internal-only:
  Hsd-es-id: 1508576294
  Change-Id: I4a0f0be7f68db92e34a1f4e6b4ef26c0ec681997
  Original commit hash: bcee7e16a1c187308f54903eabcd00ebf44d24d5
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: ed51a229f32be42d86452e73ea86005c89d68fc9 
*********************************************************************************

[SiliconPkg]

  Peg10&11 BWG settings mismatch in BIOS 1413
  
  internal-only:
  Issue:
  Register "G3L0SCTL" [0x478] values are overriden by CpuPcieSetGen3TxOverride()
  Fix:
  Changed LTCO offset as below,
  R_PCIE_LTCO1  0x470 ///< Local Transmitter Coefficient Override 1
  R_PCIE_LTCO2  0x474 ///< Local Transmitter Coefficient Override 2
  R_PCIE_LTCO3  0x598 ///< Local Transmitter Coefficient Override 3
  R_PCIE_LTCO4  0x59C ///< Local Transmitter Coefficient Override 4
  R_PCIE_LTCO5  0x5A0 ///< Local Transmitter Coefficient Override 5
  R_PCIE_LTCO6  0x5A4 ///< Local Transmitter Coefficient Override 6
  R_PCIE_LTCO7  0x5A8 ///< Local Transmitter Coefficient Override 7
  R_PCIE_LTCO8  0x5AC ///< Local Transmitter Coefficient Override 8
  
  Hsd-es-id: 16011966247
  Change-Id: Iab757ed4a8096843e8811cd4a7434addf2ad4a61
  Original commit hash: 6412e91699944aae57e76cd46be3ee754ba59b37
  
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 65332745a68979be6d43dde8d9e283125d1658d6 
*********************************************************************************

[PlatformPkg]

  Adding Extra TCSS Debug Messages.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: NA
  Change-Id: I3882abf91282042fd0f2b95ec39db0e803f7b148
  Original commit hash: 12fd3a9a5305af994f7b3843d2ff88462786a764
  
  AlderLakePlatSamplePkg/Setup/SaSetup.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 356e541ead8b274c2563db8119befa03dcb5980c 
*********************************************************************************

[SiliconPkg]

  [TCSS][PCIE]-Incorrect PCIE segment default value.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012161946
  
  Note:
  1. From ADL Program onwards it was excepted that iTBT RP SEGMET register HW
  default value should be set to 0x0. However it was having some garbage value.
  2. So only for ADL Program we are adding workaround to Clear iTBT RP segment
  register HW default value.
  3. This is the reason why we have defined 'R_SA_PCIESEGMAP' MARCO only for
  Alderlake CPU.
  4. Masking update of iTBT RP Function Map Register to only update iTBT
  RP Function number and not clear other register.
  
  Change-Id: If6373a9301b208b26da7ef0c0f1c04e481d6be97
  Original commit hash: 4b257ffbd0118e7edc835618086dfbaa1a6cfe9f
  
  ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: c191675740f5cd7a2cf4a79efc712f61fb0f6c86 
*********************************************************************************

[SiliconPkg]

  Enable _CPC nominal  performance and _CPC nominal frequency in performance scale
  - Updating the Scaling factor for Atom and Big Core
  
  internal-only:
  Hsd-es-id: 16012200335
  Change-Id: Ieae81b635dc29aac4aeb22088771b9e6a1f38078
  Original commit hash: cf226a3d847775bf9ffa2413650d366c07ecabfe
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 257985e0a4e8fb3e26675c0d8e1546424d46154b 
*********************************************************************************

[BoardPkg]

  [ADL-P]:Removing gpio pins E22 and E23 from gpio table
  1) Remove the pins from gpio table
  2) Remove the occurance of E22 and E23 pin for AuxOverride.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012098982
  
  Change-Id: I0584044167dcb66c26e95bf109eefaef882318ae
  Original commit hash: 9b607aeb0a550528bc20ce086c309ebd17f99c87
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 27fa11a4d199061ce6148aaae95065ed7fb29dad 
*********************************************************************************

[PlatformPkg]

  Fixing VT-D option is getting as grayed out by default in BIOS page.
  
  1. Removing dependency of "DisableTbtPcieTreeBme" BIOS setup option on VT-D.
  2. Linking few of the VT-D realted policy with EnableVtd BIOS Setup option.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012157227
  Change-Id: I7e2298ccbe59db64c607606a08413fad3f93ed31
  Original commit hash: c7dbe1a54e6665a75ca7ee84063c844c8437bb7b
  
  AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  AlderLakePlatSamplePkg/Setup/TbtSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 94f0719615dd8324fb577a17ec65f2ff490cd756 
*********************************************************************************

[CPU]

  [C1S] Remove CpuPolicyCommon.h from Public Include
  
  SiPolicy.h is the only consumer of this Public header.
  
  CpuPolicyCommon.h has just only the Config Block includes.
  Remove the header and include the necessary includes
  
  internal-only:
  Hsd-es-id: 1508558213
  Change-Id: Ic501369abe0d68cfa12798261829edeb8d5dfeda
  Original commit hash: 1412f8392caf4f48feb09d4a8317b7e38e1a6d48
  
  ClientOneSiliconPkg/Cpu/Include/CpuPolicyCommon.h
  ClientOneSiliconPkg/Product/AlderLake/Include/Ppi/SiPolicy.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: b660ab7fd58dd22ad696115230906d86af418a44 
*********************************************************************************

[CPU]

  KW issues in ClientOneSilliconPkg\Cpu\..\PowerMgnt
  - Updated the type cast for BIT1.
  
  internal-only:
  Hsd-es-id: 16012200448
  Change-Id: Idb4787d152d814090eede4aab21c19139ede75fb
  Original commit hash: 200de8e6d85794f2af229cfb928187c2015cc1b5
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1acab642a775f0236f8285cbaeeacd811eca7653 
*********************************************************************************

[PlatformPkg]

  ACE/VP: ALC701/ALC711 endpoints are not enumerated for HD-A interface with MTL BIOS
  
  Fix access to unmapped memory.
  Change HWID for ALC701.
  Waiting for IRV bit after sending command to codec insted of
  instant return.
  Assume codec revision id when unreadable from codec.
  
  Hsd-es-id: 18013713144
  Change-Id: Ied9a49d129515b1a7218116d6b9b5646c7b5697f
  Original commit hash: 320d495c652ffdf4ecc462d15045c51d42a04bef
  
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaLib/PeiHdaLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: a2121653c27c7f93465d9f36fcc868cac2fc635e 
*********************************************************************************

[CPU]

  Update the Socket information in SMBIOS Type4 Table
  - Added the Socket type for ADL processors
  
  internal-only:
  Hsd-es-id: 16012189645
  Change-Id: If06c4af9cb7c99af67066626682b963c76469418
  Original commit hash: 32ee311e43de74aaf5b8e6c7b185d00767fa071e
  
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: b9547f1484cba96a4e4cb6e040d91321060c157b 
*********************************************************************************

[SiliconPkg]

  C1S/IBL/GPIO: Create GPIO libaries instances for IBL
  
  Initially GPIO definition for IBL has been copied from EBG PCH.
  The definition shall be updated for IBL.
  To complete this new instance of GPIO Private Library
  (PeiDxeSmmGpioPrivateLibIbl) has been created.
  The definition has been updated for 5 native/hardwired
  GPIO pins.
  GPIO ACPI code has been updated as well.
  Dependent GPIO Platform BIOS code has been updated.
  Notes:
  1. Virtual GPIOs (vGPIO) support shall be implemented in separate change.
  2. GPIO definition update has been based on version V.28 of GPIO HAS
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Link to HAS: https://wiki.ith.intel.com/display/PCHLESS/viewpage.action?pageId=1377310966
  Hsd-es-id: 18013844596
  
  Change-Id: I9c5e2d0cff697e693ba3bd7ea32ccf2701c30a69
  Original commit hash: 7b086ea3344282c86b25060883d836d570520c22
  
  ClientOneSiliconPkg/Include/Pins/GpioPinsIbl.h
  ClientOneSiliconPkg/Include/Register/GpioRegsIbl.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibIbl.inf
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsIbl.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 828a5964892440194f0c1b23a9640fee6f79e277 
*********************************************************************************

[SiliconPkg]

  [ClientOneSiliconPkg\PcieRp]  Updating the  Pcie  initilization  as per  BWG
  
  FCTL  is invalid register for  ADP P
  ADP P  supports max payload size of 256.
  
  internal-only:  Changes need to be ported to master
  Testing: Boot to OS in simics
  Hsd-es-id: 16012133611
  Change-Id: If5ce1044802d12523af5e3898d414e2c2710957e
  Original commit hash: 66a69ac1db3c3b9d16c401df5f76517f87b76294
  
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 8bbfb667b629555195aaa94f3400f552bc016f33 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][bug][1308151981][ADL-S][B0][DDR5] WrT margin drop after RTL
  
  Issue:
  Observed WrT margin drop (shift) after RTL step in MRC, however next RMT that comes after RTL fixes the margins. The issue exposed more on high speeds.
  
  Root cause:
  Issue is related to Generic MRS FSM in MC.
  In the last section of JEDEC Init we use Generic MRS FSM to issue PDA MRs.
  MRS FSM expects at least one MR in non-PDA mode, and then PDA MRs.
  We have only MR10 and MR3 in this group, both are PDA once WRVC1D is done.
  This caused JEDEC Reset to not program WrV per-device properly, hurting WrT margins.
  
  Solution:
  Merge NonPDA & PDA Registers into a single sequence for Generic MRS FSM.
  PerformGenericMrsFsmSequence: configure the NonPDA MR's first, followed by PDA MR's, in a single FSM invocation
  
  [
  Hsd-es-id: 1308151981
  Change-Id: I498b0980647dd277537fd8a7267b5ac0bc7c19bc
  Original commit hash: 2a87c8eb4ad43e17f1a93529df5f5bd62728b7af
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: db29b465c1442a5a837d8818f71d9703aebd9589 
*********************************************************************************

[SiliconPkg]

  Peg10&11 BWG settings mismatch in BIOS 1413
  
  +-----------------------------+-------------+-----------------+
  |      Register               | Offset      | BWG Recommended |
  |                             | [BitField]  | value           |
  +-----------------------------+-------------+-----------------+
  |PTMECFG.PGTSCFF              |03B0h[11:9]  | 0x2             |
  |PCIEPMECTL.DLSULPPGE         |0420h[30]    | 0               |
  |LPHYCP4.DPMDNDBFE            |1434h[12]    | 1               |
  |LPHYCP4.OSUSSP               |1434h[9:8]   | 0x2             |
  |LPHYCP4.LGUSSP               |1434h[7:6]   | 1               |
  |LPHYCP4.OSCCLKSQEXITDBTIMERS |1434h[5:3]   | 0x2             |
  |LPHYCP4.LGCLKSQEXITDBTIMERS  |1434h[2:0]   | 0x2             |
  +-----------------------------+-------------+-----------------+
  
  Added ADVMCTRL [0x5BC] programming for PEG11 also.
  
  internal-only:
  Hsd-es-id: 16011966247
  Change-Id: I9109e15b3f617cd814f67adfb54a02b65e3beeb6
  Original commit hash: 1215bb10e7ee6ad9156caf67c25ef8124d67ee26
  
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: LG
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 60e159b22413e708f583226a0a98dba4138eebeb 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: xHCI init code cleanup
  
  Removed unused IP V17_0 definition from IP_VERSION enum. Properly marked
  CPX programming for ADP-S.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: n/a
  Change-Id: I80e882da740d46dbb3ed310a39d132ad3a4a087d
  Original commit hash: 38735179940aba853828b53d679f77b93944d9c2
  
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
  ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 0c08044804d26da0f6bfae67e13032e5c6339105 
*********************************************************************************

[SiliconPkg]

  18013880552: [ME][SPS] Modify Delayed Authentication Mode (DAM) HECI Interface (Revert changes)
  
  This reverts commit e99feecd95a35beba0d0ccfa67f358a7615333c4.
  SPS decided not to change DAM API, so BIOS changes for DAM has to be reverted
  DAM changes has to be applied before CoreBiosDone.
  
  Hsd-es-id: 18013880552
  Change-Id: I75f17c57654159ade93ebdad7c35af77e87988b1
  Original commit hash: 35f0ae3c829ac6f4ef7241d4e9a9e4730463dd47
  
  ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDamLib/SpsDamLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDamLib/SpsDamLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 0a0f7e4a529eec0ec11ced0453ff2a2f6c5bd063 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/Fru/MtlSoc: MTL UFS support
  
  Added UFS initialization code to MTL SoC FRU. Additionaly, created routine
  to support UFS Inline Encryption feature, and setup option to control
  this - it is enabled on MTL by default.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 18013772817
  Change-Id: Ie8c2f61619553160fa481d8c8d6e05831328c60e
  Original commit hash: e6b4149f629010c5a6c24549e8e7ffdde001c931
  
  ClientOneSiliconPkg/Include/ConfigBlock/Scs/ScsConfig.h
  ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Register/ScsIosf2OcpBridgeRegs.h
  ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2Ocp.c
  ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiIosf2Ocp.h
  ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsUfs.c
  ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 6bf8d4af443a5934f530eea74fdbbcf40035e49c 
*********************************************************************************

[SiliconPkg]

  ClientOnePkg/Gpio: Max Pax number for VGPIO gpio group is inreased to 29
  
  For THC  two more VGPIO pads are added
  
  internal-only: The changes are for ADP P and should go in master
  Hsd-es-id: 16012187552
  Change-Id: I657aca41f8c5c26fa4377812213897da8e3aaa4a
  Original commit hash: 591760b0f9f952e2021ecf1e93ccc235df00deb9
  
  ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 30b27fc094373ef00f1525d5701c63614fe6fb4d 
*********************************************************************************

[CPU]

  [TXT] Disable TXT in case SACM reports TXT failure
  
  The change will allow to unlock memory in SCLEAN flow, then
  later it will disable TXT mode.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 22011170745
  Change-Id: Ie4507b8e75539ba3e5e41affcff7a3762620cfa3
  Original commit hash: 696b39f0d85f7700c30096165ca5fa9d41fb3188
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: ac8133ca3ec016f71695366f8a80cb1fcfd1f22a 
*********************************************************************************

[BoardPkg], [ASL]

  AlderLakeBoardPkg: [ADL-S] Power Meter support for CRB
  
  Add ADL-S power meter support for below CRB SKUs.
  Three power meter tables are required for the corresponding SKUs.
  
  Table #1 (DDR4 ERB/CRB)
  03_ADL_S_ADL_PCH_DDR4_UDIMM_2DPC_RVP(ERB/FAB1/FAB2)
  04_ADL_S_ADL_PCH_DDR4_UDIMM_2DPC_EVCRB
  05_ADL_S_ADL_PCH_DDR4_UDIMM_2DPC_CPV_RVP(FAB1)
  
  Table #2 (DDR5 ERB/CRB)
  06_ADL_S_ADP_S_DDR5_UDIMM_1DPC_CRB_FAB1/FAB2
  08_ADL_S_ADL_PCH_DDR5_SODIMM_2DPC_RVP FAB1
  09_ADL-S-ADP-S-UD5-1DPC-PPV FAB1/FAB2
  
  Table #3 (DDR4 S12 Board)
  12_ADL_S_ADL_PCH_DDR4_SODIMM_1DPC_RVP
  
  Hsd-es-id: 1508506399
  Change-Id: I7450dffc3dcbdea97ce895cbf0d99043a68f8c8b
  Original commit hash: 6e1c496b8b105acd01826e7f519796094283abb6
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 8ff2a71105757dc744eee87c2fd2225601e86acb 
*********************************************************************************

[PlatformPkg], [CPU]

  [C1S] Close source code change to use MpService2 PPI
  
  Issue:
  [ADL] UefiCpuPkg/CpuFeaturePei caused hang in FSP API mode bootloader
  when FspsUpd->CpuMpPpi set to MpServices V1 produced by bootloader.
  The reason is that Cpu RC started to use UefiCpuPkg/CpuFeaturePei module which depends on MpServices V2 PPI.
  
  Solution:
  Discussed with bootloader team and aligned that only MpServices V2 will be provided by bootloader.
  It requires RC code to change all existing dependency to MpServices V1 to V2. Otherwise RC code cannot work with bootloader.
  
  internal-only:
  Hsd-es-id: 16012155266
  Change-Id: Ie423dda9b933b57971ad7dedf10e8db97c789387
  Original commit hash: 7238c5d21c7caa4b4c2cdb2843ef3ded839cedc2
  
  AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
  AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInitLib.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/Thermal.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.h
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspMpServiceWrapper.c
  ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 44d39de3d45c31c0f87d85a369cbb1f9529e6dc9 
*********************************************************************************

[CPU]

  ClientOneSiliconPkg/Cpu: MTRR Init Table and GDT needs to be 64 byte aligned for eSPI
  
  Sync the modification of OEMx.
  
  internal-only:
  Hsd-es-id: 1508553179
  Change-Id: I46d534e55c2cab0b129e213263d9af68dd85ef5e
  Original commit hash: 373da6172262ec17f76bf8a0a36b2b4b3dfbff37
  
  ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 240593b2672771f1652c2761da6d1000e851a4c3 
*********************************************************************************

[BoardPkg]

  ADL-S: Update WA of pad termination
  
  Apply 20K PU on ISH GP Pins to all Sku.
  Apply 20K PU on GPP_F4 to S03 Fab1/Fab2.
  
  internal-only:
  Hsd-es-id: 22011296196 1508250611
  Change-Id: I0d478c940197f41c95ff6aba531d9983435a8226
  Original commit hash: ed1989723d30d794eb95557443a07a59fd7a2fad
  
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/Include/Library/SiliconInitLib.h
  AlderLakeBoardPkg/Library/SiliconInitLib/SiliconInitPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 73f16f0ef5326e7dc9c8fc9de75610e7a7160e06 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/Scs: Bios need to program IOSF-OCP programming for UFS
  
  If the UFS is not the boot medion bios need to program the power and clock management fields.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 1508566474
  Change-Id: I999fe7fee1af3dc33f1243366bcba31faf415256
  Original commit hash: e0e3c1c6cc12c7bfbc05d4fbf116864a589eb079
  
  ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsUfs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e134a37f10a0d9017f7cd928d83e80e433dadae9 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/PmcPrivateLib: PMC Pwrmbase programming on IBL
  
  Added correct PwrmBase enabling via ACPI Control register. PCI_COMMAND
  writes are w/a for Simics and should be removed when proper enabling
  will be supported.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: N/A
  Change-Id: I765fbdedf3a523eb7ac7a7aaa1cd405c53fe5ccd
  Original commit hash: 74b9e23c846fe21c80eed5294085f4d3b2dd058b
  
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 0e666db4a56f3a013e64b6e2091548b47a8b60cd 
*********************************************************************************

[SiliconPkg]

  ADL Platform VR POR file WW4720
  - Updates to ADL S ICCMAX, TDC, PL2, PL4 values
  
  internal-only:
  Hsd-es-id: 16012161788
  Change-Id: Ie780a8eedda581aff9f518a7d76cc3f3b43101bb
  Original commit hash: a3297fafa985b43ea97641650bae40725f885964
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 8b8d109ce9436907778553e05c2e644c4622a1fb 
*********************************************************************************

[PlatformPkg]

  [HSD-ES][client_platf][integration_step_event][1308179058][ADL-S | DDR5][Enable Write0 Feature]
  
  Enable Write0 Feature for DDR5
  New GetSet items:
  GsmIocWrite0En       DDRSCRAM_CR_DDRMISCCONTROL0.write0_enable
  GsmIocScramWrite0En  DDRSCRAM_CR_DDRMISCCONTROL0.wrp_d5_wr_0
  GsmMccWrite0En       SC_GS_CFG.write0_enable
  
  Additional changes:
  - Re-enable DDR4 SAGV on B-step
  - Add S-10 DDR5 OC RVP support to MiniBios
  
  [
  Hsd-es-id: 1308179058
  Change-Id: Ib36bee98f57cde3f93ede76b17fc82450b8c4add
  Original commit hash: 49612d04a64bac4199cad7bd9e6b84a06d1c28d4
  
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.uni
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 57599cceb171cfd58308b1aa9b19daabcb9a67ce 
*********************************************************************************

[PlatformPkg]

  [ADL] Add Vsys_crit support in BIOS menu
  
  Add BIOS menu entry to enable Vsys_crit and change settings by using BIOS mailbox.
  
  internal-only:
  Hsd-es-id: 16011783441
  Change-Id: Ie8a8d8269bcfdf39039841f96d5c9f5c16d52861
  Original commit hash: a75f973337459c2a95bc7424df6b6dfd5ddc92e4
  
  AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
  ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 989edf8e34bace0a0289d494db3b7c9b0bff0eeb 
*********************************************************************************

[SiliconPkg]

  Removed checking Max value of IccMax.
  - Already added the MAX ICC value to BIOS Setup Knob
  
  internal-only:
  Hsd-es-id: 1308089822
  Change-Id: Iffb00fe476c9aa9bd145f4dad56ebccac0e63408
  Original commit hash: b25dbc654940ef707bce05c2116a8219ea81eaf9
  
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: da553544f69a87a864a84122b8037716e1b393d3 
*********************************************************************************

[BoardPkg], [PlatformPkg], [CPU], [SA]

  Eliminate the direct usage of EFI_CPUID_REGISTER from Client BIOS.
  
  As for as an CPUID register is defined in Cpuid.h. Should leverage the define from there.
  
  internal-only:
  Hsd-es-id: 16012145433
  Change-Id: I5f61a22bbedf62a280dbec26b4e09f6db35e1c73
  Original commit hash: 1c95e399af877d18de6be0e6485ea4e4574ef394
  
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
  ClientOneSiliconPkg/Cpu/Include/CpuDataStruct.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Microcode.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 5503f8979dc376d76e96431d8c2e12f251a7e780 
*********************************************************************************

[PlatformPkg]

  [ADL][OC]Correction in programing of Atom OC L2 Voltage and Offset.
  
  Also added setup correction to rename Atom to Atom L2 domain.
  
  internal-only:
  Hsd-es-id: 14013005758
  Change-Id: Ia0c130e4ff0eea1a2eecb1de9338227f3f943290
  Original commit hash: 6fb72e50f2958fd83b4285a5a35f339e7f4b83bb
  
  AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 36fed62b44a918db4d3f5798ebf19d177291be85 
*********************************************************************************

[SiliconPkg]

  C1S/AdlPch: Handling a scenario in PchPeiReset, when the System Agent is missing
  
  AdlPch is used with and without the System Agent. When the System Agent is enabled
  there is a dependency on a suitable Config Block. But on projects without the SA (FHF),
  part of the constrains should be skiped.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 1508473333
  Change-Id: Id4e1867d650d45796ed6db2c654574070a0166a9
  Original commit hash: 7cc6c9afcd34e30ec593265a6e73b734eda0a9b3
  
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 90b1ceaf8a890cd77b45329ffd1d153d51d3aa73 
*********************************************************************************

[CPU]

  ClientOneSiliconPkg: Disable SMX at end of boot when TXT is enabled.
  
  The OS Virtualization Based Security (VBS) will not enable when SMX bit is set before OS.
  The EDK2 change introduced static enabling of SMX that kept SMX enabled rest of BIOS boot.
  Install BIOS ReadyToBoot Callback to disable SMX before OS hand-off.
  
  Hsd-es-id: 16012105518
  Change-Id: Ia1c0d9c3a0d44785402c3eb354ef33e27fa5b168
  Original commit hash: aa9c6a9b2c0722ac99c105404a7da525195692a9
  
  ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 12278fc7764c3332a07a8c844965086788bc4d4b 
*********************************************************************************

[PlatformPkg]

  [ADL] Require G3 (Discrete side) camera card LEDs to be turned off when all Control Logics and Camera links are disabled in BIOS
  
  internal-only:
  Hsd-es-id: 16011768855
  Change-Id: Ida8b2f26b8c242181b4ba1ac22b702a20ffadcce
  Original commit hash: d38537fd7e86255c15198c206c77e1273dc04d50
  
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 4ead483080939c9beedd418e5e8b73e24b2aacc0 
*********************************************************************************

[SiliconPkg]

  [ADL-P PO] Integrate GOP 1015
  
  internal-only:
  - [GOP][ADLP] Fixes for ADLP-PO (#27)
  Hsd-es-id: N/A
  
  Change-Id: I08be755dedd4eb2dfe77938894728918fb433197
  Original commit hash: b2a844e750fe21220fc42f7abdea7638c7fb8568
  
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 423f925236d146044ad6dfadf380cf1819d410d1 
*********************************************************************************

[SiliconPkg]

  Revert "C1S/HDA: Abstract PCR registers access"
  
  This reverts commit 106effe536e3889e9e7e1c399f2a7ae86ce1f471.
  
  Hsd-es-id: 16012154172
  [
  Change-Id: I99e61bdfcb636ad0a49bb8d031eac7bc56d452ef
  Original commit hash: 8142f0ade6539fe74e7e6d2e0c60b7afcffefbdd
  
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 7b9aa93282cf8637aa1b817a42621b242ed73491 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][1308146990][ADL-S | DDR5] [Toggle preamble changes]
  
  Use 4tCK Read Preamble in DDR5 Unmatched path at 3600 and above.
  Use 2tCK preamble below 3600 (2000 and 3200)
  
  Additional changes, per DE recommendations:
  - RxDFE disabled below 5200
  - Change initial DDR5 VrefCA to 68% of VDDQ, and change VrefCA sweep range in ECT to 65..75%
  - Set DataSrzCtl.Bits.cktop_cmn_bonus[7] to bit [0] of UiLock (Block SDL With Rcven)
  - DataDqRxCtl1.dqrx_cmn_rxvrefvdd2gmfc = 7 for DDR4/5
  - DataDqRxCtl1.dqrx_cmn_rxvrefvssmfc   = 7 for LP4/5
  - AfeMiscCtrl1.dqrx_cmn_dlydfenumuin = 1
  - Removed ForceRcomp from MrcFrequencySwitch, it's not needed and we should not issue COMP cycle before PHY init.
  - Added ForceRcomp at the end of PhyInitSeq3.
  - Set FwdClkOffsetPs = 0 in LockUi calibration for B-step, to see the right side of the RdT eye.
  - Decrement UiLock if FwdP/N codes are above 60, to avoid case of saturated RdT margin on the right.
  
  [
  Hsd-es-id: 1308146990
  Change-Id: I16162ed00acdb3a5490b42f1329276d603209d17
  Original commit hash: 6cabc5476150c1c0185912bbf2572feb2d395128
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 6190a3fe13fb742852bd1c671ea3ed4c5fe043c2 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/Usb2PhyLib Revert to old P2SB SBI access
  
  - Revert to old P2SB SBI access due regression related with new access to P2SB
  
  Hsd-es-id: 18013813005
  Change-Id: I732ea913b95cffb80cf4ebb5776111884fb5032f
  Original commit hash: e060c2e383cc57a8d2e934234e2a748e7d9d01d7
  
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 078ab94717bf173570f0c3d172c9faba7a151982 
*********************************************************************************

[BoardPkg]

  ADL A0 Production patch ID 0x00000019
  
  internal-only:
  Hsd-es-id: NA
  Change-Id: Ifd2acd824a3daf5527cda7154ece3a6655751425
  Original commit hash: 0303b53885ed09847a9ac78bd8d763663d94976f
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: b7a080eaef85398268424eaee43c01510dbf1dad 
*********************************************************************************

[PlatformPkg], [CPU]

  ADL Platform VR POR file WW4520
  - Updated VR Overrides for IA domain TDC with/without iRMS and TDC time.
  - SA parameters added for ADL M Specific.
  - Updated ADL M SKU's Pmic, Discrete and Hybrid.
  
  internal-only:
  Hsd-es-id: 16012071790
  Change-Id: I80422ba0e77a9699993ab1c359eed75ffe7b57fd
  Original commit hash: 3fef54776c6fbb3eb38352e79218538b77354827
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.c
  ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 217ebe472a8ab3b33991b36c978b534f24745336 
*********************************************************************************

[BoardPkg]

  ADL-S: Support S12 SODIMM 6L DDR4 RVP
  
  Refer to ADL_S_S12_SODIMM_6L_RVP_Platform_Mapping_document_Rev0p82_ww46p3.xlsx.
  
  internal-only:
  Hsd-es-id: 16012018610
  Change-Id: Ib26850285ffbe0b926137e017517dc1efc278e1a
  Original commit hash: 2769ea37849b3b0863e06d52db7cb66a0542629d
  
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: a6644370bc077284d8da5be109a48f679245359f 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: System Hang on DMI ASPM L1 - set appropriate Squelch Direction Propagation Override
  
  Squelch Direction Propagation Override and Squelch Direction Control is project dependedt.
  This change applies programming in accordance with project.
  
  internal-only:
  Hsd-es-id: 14012895473
  Change-Id: I73e132592d3258ab0291ab3ae8d27d4b4fe7115b
  Original commit hash: b268c6b025dc362a3667af4097eb818bf0801e27
  
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 2029878664a689fe320f879a229caf65c1f9d7d1 
*********************************************************************************

[BoardPkg]

  [ADL-P] S3 resume fail with engineering craff and official craff on Daily BIOS v1453_00_548
  Keep DTBT Enable in master
  
  internal-only:
  Hsd-es-id: 1508511337
  Change-Id: I27dec20c42dc13778bbbbbaf90f44aa7adf6f14d
  Original commit hash: 582447804967c5887ac8b26766ab0e71828c4dde
  
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 33ae8b7c1824b930d7fd42007096adfc1e2a00a2 
*********************************************************************************

[SiliconPkg], [PCH]

  C1S/IBL/DMI: Remove DMI dependency for IBL
  
  There is no DMI interface in Integrated Boot Logic (IBL)
  but there are some DMI library dependencies in current IBL code.
  The dependences shall be removed from the code and then PchDmiLib
  shall be removed from IBL related build targets.
  This change introduces an instance of PchCycyleDecodingLib for IBL
  that allow to remove PchDmiLib for IBL BIOS.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: N/A
  Change-Id: I05018b565afe197b775a308a52f4a63a75fc0bbb
  Original commit hash: 28047d486fe953c78d1a92b537e6a1dd83fc105c
  
  ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiLpcLib/PeiLpcLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLib.inf
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  ClientOneSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e11ef9ea2e85e5913872c11e9bfd60af20d07c7f 
*********************************************************************************

[SiliconPkg]

  [PSMI] SPECIAL RESERVATION REPORT TIMING for PsmiHandler
  - PSMI Result Should write the register described in SPECIAL_RESERVATION_REPORT with the PSMI_HANDLER_RESULT and PSMI_HANDLER_BASE fields before MRC_DONE.
  
  internal-only:
  Hsd-es-id: 22011128704
  Change-Id: I918b7238748a051f0b8be7e7bad96bc8a1845e2a
  Original commit hash: e63e6245a502aa974b904eca1ae0a090af1023d6
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
  ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/Library/PsmiInitLib.h
  ClientOneSiliconPkg/IpBlock/Psmi/IncludePrivate/PsmiDataHob.h
  ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLibNull/PeiPsmiInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: bfe174252cec9de7ea459a1208b1fe5cc88e0be1 
*********************************************************************************

[CPU]

  Enable _CPC nominal  performance and _CPC nominal frequency in performance scale
  - Update to Nominal Frequency reported in CPC Object.
  - BIOS should set the nominal performance field by nominal ratio * core scaling factor
  --- PLATFORM_INFO. Maximum Non-Turbo Ratio * core_type_Constant
  
  internal-only:
  Hsd-es-id: 16011889024
  Change-Id: I077bea169d93d730f215507265937c11f1f51067
  Original commit hash: f6e6da94e43b910877d8cc0569a1e7385e8ba2fc
  
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 348a09706127d6617b72830f1708bde232cbdbe6 
*********************************************************************************

[BoardPkg]

  Revert "AlderLakeBoardPkg/Vpd: Enable the GCC support in Fsp Wrapper - Platform"
  
  This reverts commit 5bbeccf413513467e27c3f67e0de084e0387b03c.
  
  Hsd-es-id: 1508491131
  Change-Id: Id6c5f5a0e3de169f8da6a14f3bd3b8b8103b17af
  Original commit hash: b783f44a8e598fada2cbb31e2fdfb0b31dc6f477
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlMPcieClocks.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSimicsPcieClocks.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 90cee855453c5e2a75ac33215c8519c1371a6ee0 
*********************************************************************************

[PlatformPkg]

  FmpDeviceLib: Add LastAttemptStatus compatibility
  
  Makes the changes necessary for these library instances of
  FmpDeviceLib to be compatible with new functions added recently
  to FmpDeviceLib.
  
  In Edk2 open source repo, two new functions were introduced in FmpDeviceLib
  to allow a library instance to return a Last Attempt Status code during
  check image and set image operations:
  1. FmpDeviceCheckImageWithStatus ( )
  2. FmpDeviceSetImageWithStatus ( )
  
  FmpDxe (in FmpDevicePkg) will begin calling these new functions
  instead of the previous functions. Therefore, this change:
  1. Adds these functions to all the FmpDeviceLib instances in Intel repo.
  2. Moves the main functionality to these new functions
  3. Updates the old functions to call the new functions
  (for backward compatibility)
  
  Hsd-es-id: N/A
  Change-Id: Ic3c7097b7d72d6fb4d9609b786d89f1bbe44d808
  Original commit hash: f9c42a3b47bd042ed439585d0edfb339e0b09c70
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLibIshPdt.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLib.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: a9893063983c7d3e6b322477e0d2a508a5469488 
*********************************************************************************

[CPU]

  ClientOneSiliconPkg: BIOS GP# fault on MK-TME disable SKU
  
  MK-TME MSRs should only be accesses if the hardware supports MK-TME.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 14012896145
  Change-Id: If729395baceaf2d1ee63984e14cac45d027d269c
  Original commit hash: 0eb4234e8c234dccf3be61050d9ef8ea3718449e
  
  ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/IpBlock/Tme/IncludePrivate/Library/TmeLib.h
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: hardware
  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1ade41e718daa64822537f622c918cacabf142a6 
*********************************************************************************

[CPU]

  System is not booting while disabling HWPS (Legacy P-State enabled)
  - Added HWP Voting rights BIT1 to the HWP disable flow
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 1308133941
  Change-Id: I45c27351b782c9ca0888fe9f807a9d55cb2a27b5
  Original commit hash: 6dd6693299d106c653efe97889b440870c80dab7
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 94aa3f9acab0501c2f8f31020f852f176dbd1537 
*********************************************************************************

[SiliconPkg]

  Build error with MTL latest code base on VS15
  --fixed with adding Braces at appropriate place.
  
  internal-only:
  Hsd-es-id: 16012056761
  Change-Id: I89925c66ed7b289cfbab187caced32af74111c4a
  Original commit hash: 884a56ef685d9ef470f5494694a845b4c00ff883
  
  ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 9d310789ac5840c7a2b5b1c320634c977f600ca3 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  AlderLakePlatSamplePkg/ChasmFalls: Enable the GCC support in Fsp Wrapper - Platform
  
  FwUpdateEfiLib.lib is CLANGPDB/MSFT compiler specific, and it can't use on GCC compiler. But FwUpdateEfiLib.lib don't release for GCC version for CSME.
  Currently, ChasmFalls is por for OEMx not GCC. For GCC using NULL lib to unlock build failure.
  
  Hsd-es-id: 1508491131
  [
  Change-Id: Ie88d3b947e0da980af9b137da32112355c19981c
  Original commit hash: 9fba15eb11f4504c04e97ff577f63514b1d6e2ec
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.inf
  AlderLakePlatSamplePkg/PlatformCommonLib.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: MSFT

*********************************************************************************
Commit: 1e5830a4485b76f0c5cb7067f863373e8eae448d 
*********************************************************************************

[SiliconPkg]

  [PSMI] Expose Range Compatible only when PSMI ContinuoesTrace Region is Disabled.
  - capture error Out of Resources if No/less above 4G memory for alignment moved after the allocation
  - Added Support for Natual Alignment
  - when ContinuoesTrace is Enabled memory holes shloud be reversed so that PSMI can use 1 IMR to Reserve it
  
  internal-only:
  Hsd-es-id: 16011563024, 16011663734
  Change-Id: I2323db1478d97c5e1d73965379bf04628e8b39fe
  Original commit hash: 9ce897ad013fa069f9759344a342ab09f762d72e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MemoryInit.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 4ad1078043d25a433d4fa2b77ede993a24709dc0 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/Itss: Gen 6 ITSS Device interrupt tables, policy - Part 1
  
  - _PRT IRQ values updated to reflect new interrupt table
  - Updated PeiItssPolicyLib, PeiItssLib library definitions to Gen 6
  
  Hsd-es-id: 22011634494
  [
  Change-Id: I169e263eb854443bbf0283ce71ff479789983d4a
  Original commit hash: 98ce51ac4e333fbaf7ce066197208ac7084e1c97
  
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer6.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6MP.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer6.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: prt

*********************************************************************************
Commit: 7a2bda85b1df8ecaa00eed59ef4ac76986690874 
*********************************************************************************

[CPU], [ASL]

  [TXT][SINIT-ACPI-DRIVER] ASL code updated for MTL
  
  Based on MTL CPUID, SINIT driver will have it's unique identifier.
  
  internal-only:
  
  Hsd-es-id: 14012079039
  Change-Id: Ib2e90525a7db3590cff969ecda9db9c92d4f589f
  Original commit hash: 62b7b32d2f36362fb9951c46612b5a8d5d154f60
  
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: cb1814e8ba94e0dd767c3c353ac46bd91253f699 
*********************************************************************************

[SiliconPkg]

  [ADL-S][B0][PO] - Dekel Recipe update for DMI and PEG60 - Must for ADL S & ADL P B0 and beyond
  adding DMI dekel recipe for B0 and beyond stepping
  
  Hsd-es-id: 14012743156
  
  Change-Id: Ibef911b0cad377021dfbc964b9da59979863399d
  Original commit hash: c934aeac515a896905dbcb62a380d245564c1b5b
  
  ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.inf
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/PeiCpuDmiDekelInitLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: b084131d5bfe8f075cbae8aca44015eadc7f9671 
*********************************************************************************

[SiliconPkg]

  [ADL-S] Blank display observed with AlderLake_Daily1457_00_552
  
  internal-only:
  Hsd-es-id: 16012110405
  Change-Id: I7c614de985e2c0b7b01d94abb9665ef69cdfde5e
  Original commit hash: 3d398521082b33247d7ec4cee8592ecc67969e87
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 305697dcfa1fd92f3bebf5a1a6bade58e7165f09 
*********************************************************************************

[PlatformPkg]

  [ADL-S] - Change CPU Fan to 100% until HW thermal issue root caused and fixed -Part2
  
  Add test option "CPU Fan Control"
  - 0:   Fan control by OS/BIOS/DTT
  - 75:  Fan is always running in 75% speed
  - 100: Fan is always running in full speed
  
  Hsd-es-id: 1308082472
  Change-Id: Idb75c315ac7923ce2772ccb5059103e5c9acc276
  Original commit hash: a918076770ecdb3b46f65e6a7f09df42a1ba4249
  
  AlderLakePlatSamplePkg/EC/EC.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 0ac228a1b82644d647dd7323750e9cade72f73be 
*********************************************************************************

[PlatformPkg]

  Seamless Recovery: add post code to indicate the status of capsule update for recovery validation.
  
  internal-only: N/A
  Hsd-es-id: 1508473491
  Change-Id: Iadbee449d1b355eb93279e656a954ff22310b0b7
  Original commit hash: 5f4337853afdc29bb44ae8f8d588539abdf7f21c
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 67dfffd4f964fc22ee387f15011e86c06a6abf09 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  fdf changes: make fdf support debug and release two types, and adjust the
  space to leave more rooms to microcode
  
  internal-only: N/A
  Hsd-es-id: 1508514133
  Change-Id: Id22ac854024463bcabdbb08e9bd292f009ebeb05
  Original commit hash: a2c661936f6d0961f52340a049592c716b00f2d8
  
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  AlderLakeBoardPkg/Tools/StripFlashmap.py
  AlderLakeBoardPkg/bld.bat
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e4559b0e0e7e2ddb508c0c994232b53ce05b759c 
*********************************************************************************

[SiliconPkg]

  [RPL] Add RPL CPUIDs
  
  Add RPL CPUIDs
  
  Hsd-es-id: 1508496350
  internal-only:
  
  Change-Id: Id5947540935b25282f24ec0d0a1760c869d719ed
  Original commit hash: f1cd896f0b7bb2c9fc0c5416c969fded6b5a7221
  
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 2e184d5df3922e2a44cc80cff13698c4531c3190 
*********************************************************************************

[SiliconPkg]

  MeteorLake: Need a new editable field in BIOS to change SSID in PCI header cfg space for HDA bus ctrl.
  
  Allow to programm Sub System Ids in BIOS settup. In ACE version of Audio SSID should be programmed by mirrors registers.
  
  internal-only:
  Hsd-es-id: 16011473641
  Change-Id: Iab22c1468c1b4281b2a9c5098b14e3a418bcc191
  Original commit hash: adb4b40f9d91dc4129587801dcb345a4e0eedf98
  
  ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d4403531766c8c840041eaae697c1e34d4be05a6 
*********************************************************************************

[SiliconPkg], [PCH]

  ClientOneSiliconPkg PCH HSIO - Refactor for IP block. Added I/O Expander HSIO init flow
  
  - Refactor HSIO for IP block
  - Modified related flows for USB3/SATA/PCIe
  - Added I/O Expander flow for init HSIO
  
  Hsd-es-id: 18013580764
  Change-Id: Ie3fc115593a555e67f7bd7228dd33fc9055b76d7
  Original commit hash: d95d8744bf3eac154efe86cf7acc9432f666b356
  
  ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/HsioSocLib.h
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HsioSocLib/HsioSocLibAdl.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HsioSocLib/HsioSocLibAdl.inf
  ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/HsioHandle.h
  ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/HsioLane.h
  ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/PeiHsioLib.h
  ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/HsioLane.c
  ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/HsioPreMem.c
  ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.c
  ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
  ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchGbe.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchRpInit.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 4320b93b19ca1a5ee1ff749d3ac1cbd0a49e0a3d 
*********************************************************************************

[BoardPkg]

  AlderLakeBoardPkg/Gcc: Enable the GCC support in Fsp Wrapper - Platform
  
  Remove GCC workaround in long time ago
  
  Hsd-es-id: 1508491131
  Change-Id: I2b3befe040724199b8d116115819088daef5fb70
  Original commit hash: ce1b0749875385b5e7df8db8122fbfc4ffd79ebe
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 4ce276917276987e40baa6a08cbb71764713e31d 
*********************************************************************************

[BoardPkg]

  AlderLakeBoardPkg/SystemAgent: Enable the GCC support in Fsp Wrapper - Platform
  
  Align SkuType ussage with #if .. #else .. #endif to prevent ununsed variable.
  
  Hsd-es-id: 1508491131
  Change-Id: I50e60837290ad4db6a3c6131693a51ebc716e043
  Original commit hash: 4d231509ed75dd843e668f456ce5a80dcc8ed9ac
  
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfigPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: bef395b6fbea42a77dee3ac50c9e3937096362ed 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][22011682423][ADL-S | LP4 DDR5][J0 updates from poweron]
  
  ADL J0 power on updates and fixes for headless mode.
  - Enable GlobalVsshiBypass for DDR5 on J0
  - Use ReadMPR in Headless MRC while keeping only ERDMPR2D in regular MRC.
  - DdrIoTranslateCccToMcChannel: Fix CCC mapping for DDR5 on ADL-P
  - MrcGetTxFifoSeparation: update separation for ADL-P DDR5 and LP4
  - Read Leveling: wrong variable used instead of EnDqsNRcvEnGateSave.
  - ProgramDeswizzleRegisters: fix Strobe argument in usage of GsmMccDeswizzleBit for LPDDR
  - Phy init changes for ADL-P:
  - CccClkAlignCtl2.d0tosig_offset  = 0xDB
  - CompUpdateCtrl.compupdatecntval = 0x40
  - MrcPhyInitSeq3: add timeout during CccPmFsm.initdone_status polling
  - Skip MrcSetMcCplInterleave in STUB mode
  - Add J0 ucode patch 0x80000006
  
  [
  Hsd-es-id: 22011682423
  Change-Id: I5450525b0be82d547706f1bac3663fd0559742f7
  Original commit hash: c72ea88aed24cf13efbae235e2d810a159b7bb51
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 1de5f80e7482d7f0d801fe7a67f89692598ca03e 
*********************************************************************************

[SiliconPkg]

  [ADL-S] Integrate GOP 1045
  Revert "[ADL-S] Integrate GOP 1046"
  This reverts commit 6cc1f8735123c130d740d0a3addf36fb3809a779.
  
  No video output at BIOS Menu using GOP 1046
  
  Hsd-es-id: 16012007160
  [
  Change-Id: I4c32c923e5570cfe499223bd70c8e8a96db6ee85
  Original commit hash: 0cb63fafbda524dd2a48357042caf45da488a007
  
  AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
  AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f7b12630076f1036e72ee3c9a0c909ed9ef7c696 
*********************************************************************************

[SiliconPkg]

  EagleStreamRpPkg/SmmCore: Change to hybrid core to support standalone MM.
  
  Standalone MM driver is required for Seamless SMM Driver Update feature.
  This patch is to add a hybrid SMM Core to Eagle Stream platform as first
  step to support standalone MM driver dispatch. The driver runtime update
  and reload will be added based on the hybrid SMM Core later.
  
  The change is only added to seamless build target ('-su').
  
  Hsd-es-id: 1508317865
  Change-Id: I82aebe8c31709bdd75ef03da09b966b7a752fb02
  Original commit hash: b00f9939818c4d472c05518bb7968b186e420cef
  
  ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/PeiDxeSmmSerialIoUartLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 48f378099b1a0087c249ce81f27901621a02d79f 
*********************************************************************************

[BoardPkg]

  [ADL-P]: Board PCDs correction: Bluetooth Usb Port
  
  Corrected the PcdBleUsbInterfaceNumber PCD Value.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012098016
  Change-Id: I1db549de2888368ae8cea087451a146318f49ac7
  Original commit hash: 6733acfd3d7f275c29537265e6afb3406447ea39
  
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1dbec6d0e8028e70c73b5762523f07e11ddc7549 
*********************************************************************************

[SiliconPkg]

  [NO_HSD][Disable SAGV on B-step]
  
  Keep SAGV disabled on B-step
  
  Hsd-es-id: N/A
  Change-Id: Icd5dc7cff61882a03ea063552931f0632c3e8d14
  Original commit hash: 8564409290c9410a4ba7b7d7b66c907bc77e6354
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 9029c9f352203cbeb84afbdd0e635b2ff3a098f7 
*********************************************************************************

[SiliconPkg], [SA]

  [ADL-S] Reverting the BIOS WA for RESET_CPL register programming since a pcode patch is available.
  
  Hsd-es-id: 16011776762
  [
  Change-Id: I0b19c31b54a33371fe2308ef812c46f9729a5a94
  Original commit hash: 0e4649909e8c3200eb3644d630d3240c5b16f341
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 62ed456d2a39e0e8fe658fc796c113a0fe9317fe 
*********************************************************************************

[BoardPkg]

  BoardPkg DSC, FDF: Remove temporary workaround to invoke EFI Shell
  
  There's a temporary WA implemented which was needed to invoke EfiShell.
  DxeMain didn't support signature verification services initially,
  so the FvApp, which is signed, was not verified and could not be dispatched.
  This commit adds RSA2048Sha256 support to DxeMain so DXE dispatcher will
  verify a signature of FvApp.
  
  Hsd-es-id: 22011247117
  [
  Change-Id: Ia8e3c55b36c8ffc0d61277653df14142e0ed1f61
  Original commit hash: 2d8274cc86a5a5f70665aeb2af6fb2bbbb318364
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 039c28d694208dcfdcc30b2aa5c52dc3021b1f16 
*********************************************************************************

[SiliconPkg]

  [ADL-P] GOP 1014
  
  internal-only:
  - EDP Port-Sync implementation
  - Implement new private Platform PPI for to get Lid Status in PEIM driver
  Hsd-es-id: 16012084478
  
  Change-Id: I444e2345e8c1773ad659eb5186ebd5bf4ca439bc
  Original commit hash: e53ff1e211720314788579e233791b3c0f631f52
  
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 9801fc3605249bd9cb4ede25a12148a9ebc83d80 
*********************************************************************************

[BoardPkg], [ASL]

  [TGL-U] [Regression] BSOD (ACPI BIOS ERROR) occurs when ACPI D3Cold support is disabled in BIOS
  
  Added VMD RTD3 support for TBT platform configurations
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 18012980284
  Change-Id: I540172b1155ffaae22e8d3ad70e3d1439166224b
  Original commit hash: f92ccc6895ccf7c0abb048da3b25fd5e1e130399
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 381025b68d02ba1e2b4d122c3f4951f65bbd1635 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Incorrect SATAGC REGLOCK register value
  
  32 bit Pci write during Parity Error handling set blocks SATAGC.REGLOCK
  bit which is set on EndOfDxe
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 18013652275
  Change-Id: Idea5e4b3b2a6d7f64af885707f2ddad0284e12f2
  Original commit hash: fc2ec3a0bacd3a4e9e7906ad43722bce43a731f2
  
  ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d7dc25eec86ef06fb9f9115378d5792f097329dc 
*********************************************************************************

[PlatformPkg]

  PlatSamplePkg/Security: Enable the GCC support in Fsp Wrapper - Platform
  
  1. Remove unused variable on SecureIntegratedGraphicsConfiguration.c
  2. For array assign value, need to use static to prevent _memcpy error on PeiCpuPolicyUpdatePreMem.c
  3. Remove unused variable on SecuritySetup.c
  
  Hsd-es-id: 1508491131
  [
  Change-Id: I6e9ba42b5ffbc7a833835480159413442c664561
  Original commit hash: c34b8123e52625e15597250dc77fdc6fb32f5227
  
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Setup/SecuritySetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 00e5420a72fef04678a1af4ec48432f72c91b6c7 
*********************************************************************************

[SiliconPkg]

  Added PD Spec for ADL P 682 15W PO SKU.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: NA
  Change-Id: Id1aa30b5949620e0af9254b3776e6a3204f752e9
  Original commit hash: af451f816eddd94cd8b685266871ec0479177c43
  
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 2b89c20fb32ed76acda5862daa774de111daa3f0 
*********************************************************************************

[SiliconPkg]

  BIOS doesn't support 601 SKU(DID isn't correct)
  - Added ADL S 601 DID to CPU identifier
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012071898
  Change-Id: Ib16e6a662b1c3ba3a387993c8e0e0d3a4fd8c847
  Original commit hash: fa00aa3b0051a10d0124d6b4680126592f750c83
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 4feb2b9c90d2f282e7a6b7bdd68e66c08c0407a9 
*********************************************************************************

[PlatformPkg]

  [ADLCPU+ADP BiG][Security] BIOS Guard Module Update 0x1307 (2.0.4871)
  
  * Integrate BIOS Guard module 0x1307 (2.0.4871) - NPW Signed
  * Increased BIOS SVN to 1451
  * Module 0x1307 supports ADL-S/P/M CPU
  
  Hsd-es-id: 16011853303
  Change-Id: I32d39c66cad2a93671ff0cfdd04a98d6f92d217e
  Original commit hash: 53d94fb819d6d86c50df8e7c0f00fce18f6867fb
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/capsulebuild.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 3e04fdfaaf4b082f42267fd4c803e2e681b026cb 
*********************************************************************************

[BoardPkg]

  Add ADL S A0 Production Patch 0x18
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: NA
  Change-Id: I4f9791ab8c987fc6fad0f3f34db722d841cecfe4
  Original commit hash: 176d33537262e566142fb027dbdd750b8560bc00
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 5679ec4f519ce9e529704aee13256093186b86ff 
*********************************************************************************

[ASL], [SA]

  [ACPI] CPU PCIE RP ACPI Device dynamic address support.
  
  Dynamic PCI Address (Device and function number) detection of CPU PCIE RP
  ACPI device's _ADR ACPI Method. CPU PCIE RP address may vary from SKU to SKU.
  So based the SKU detection we will save the CPU PCIE RP address in NVS
  variable and pass it to AML code to be used by _ADR method.
  
  Hsd-es-id: 1508478065
  [
  Change-Id: Ib5c3f7bcec7432ce6e64ede8e3672b175f3272f1
  Original commit hash: da3aac745f4a6563fb51f74b6ce3a482551d4a94
  
  ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/AcpiTables/HostBus.asl
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
  ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: c04b9120ccaf0fc5bae0c4a5c43d1e99b6cd22a0 
*********************************************************************************

[BoardPkg]

  Revert "AlderLake FSP: Adjust fsp m and s size to have more rooms to other bios component"
  
  This reverts commit 224c8eae9b75d220d5f5ee14fb02043f55698716.
  
  Hsd-es-id: 1508473491
  [
  Change-Id: Ifd160d5c1746078d3e5959a3dacc82bd42161e6e
  Original commit hash: df9f11270148f102f2e02a6d38f6d05b74a75956
  
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
  AlderLakeFspPkg/AlderLakeFspPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: bfa95084e77419939c297d4b404581959a2deb26 
*********************************************************************************

[BoardPkg]

  Revert "Revert "AlderLake FSP: Adjust fsp m and s size to have more rooms to other bios component""
  Reverting this change so that program branch and master are in sync
  
  This reverts commit a6ef86e4f302862ac4cbd03e235ebdcb31840cf2.
  
  cherry picked from commit a87b6c6b880ccb350bb6bc19129046faa4794fa9
  
  Fri Nov 6 12:25:48 2020 +0530
  Original commit hash: a70f15228e97c06c77ffe8a8fa8e499a8c006365
  
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
  AlderLakeFspPkg/AlderLakeFspPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 3918f5cd3dd168a5e14b0c6c204e5c5c8d5daf90 
*********************************************************************************

[BoardPkg]

  Revert "AlderLake FSP: Adjust fsp m and s size to have more rooms to other bios component"
  
  This reverts commit 73b1d252eed6652f9b2daece3697c64d06497d28.
  
  Reverted commit from Program Branch
  
  Tue Nov 3 11:09:14 2020 +0530
  Original commit hash: a6ef86e4f302862ac4cbd03e235ebdcb31840cf2
  
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
  AlderLakeFspPkg/AlderLakeFspPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: bc1604115a720711083e3f01ff4f5888e0f567ac 
*********************************************************************************

[SiliconPkg]

  [ADL-S] Responsiveness cold boot delay due to PreMemSaOnPolicy Module
  
  Moved the CpuPcieCheckforLinkActive() call to post-mem for all Root ports.
  
  Hsd-es-id: 22011571914
  [
  Change-Id: I3a0248da103bb984538eaf7ea55cc527db312ca9
  Original commit hash: d82e0fa67e2c7e3807d1a8d3277fb344abaf40d4
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 7f8b11a3cbda989e05fbbb9d10ec5c12f206adbf 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][14012871621][ADL-S | DDR5] ECT updates from ADL-P CTE
  
  1. MrcIssueMpc: no need to go to 1N mode
  2. Roundtrip Match should be called after DDR5 ECT, because we only do partial JEDEC Reset before ECT.
  Move MrcRoundTripMatch to a separate task in the MRC call table, invoked right after ReadLeveling.
  This way it will be called at the right spot in silicon and CTE as well, in gate and training steps cases.
  3. Added more Device ID values for ADL-P
  4. Add MrcChannelExist check in ProgramDeswizzleRegisters where we dump DESWIZZLE registers.
  5. DDR5 ECT: FindCsTrainingLimits: shift CS PI to 0 after the sweep, and before CADB stop.
  This is to avoid DRAM latching a wrong command because CS PI is shifted to the right and CA pins will change value during CADB stop.
  
  Hsd-es-id: 14012871621
  [
  Change-Id: Ic45e1b8aaa86043a32bbfe9245220b3d425d3dbb
  Original commit hash: 3f5c288c09d088b37bad708d7fefc3a35c424113
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: c2c530b95f0e633ee4430eca6f3ed52c5e056362 
*********************************************************************************

[BoardPkg]

  [ADL] When we click on Httpv4 boot option for downloading , it returns back to BIOS page.
  
  Merging 44f85cfcf63b2af6d004c7151aee0da73453fcbf from TGL to ADL.
  
  Hsd-es-id: 16011934468
  Change-Id: I3229e9c7536acaf7fe35ef7866f2e6f26e167032
  Original commit hash: 1200492a8093c5822175099b18f45cf23da35f3e
  
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 1cecbb26f150cd5796c375cbc837cbe97d474ea7 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][16011991617] [ADL-P | DDR4 DDR5 LP4 LP5] PhyInit delta updates from B0 to J0.
  
  Changes:
  J0: DATA_CR_DDRCRDATACONTROL0.internalclockson = !Lpddr
  CCC_CR_MDLLCTL1.mdll_cmn_picapsel = 3 (for all steppings)
  J0: DDRVCCDLL_CR_AFE_CTRL1_NEW.iolvrtop_cmn_lvroffsetcal = 0x10
  CCC_CR_DDRCRPINSUSED.CCCMuxSelect = 0 for LP5 Descending
  CCC_CR_DDRCRPINSUSED.AltMuxLp5DEn = 1 for LP5 Descending
  
  Other Changes:
  - CtlGrpPi Hash update for LP5 per CCC ascending/descending config.
  - Use CccIndexToFub[] on ADL-S only
  
  Hsd-es-id: 16011991617
  Change-Id: I170ba92c29b1547d3d464e6a7975284faf656a1e
  Original commit hash: 77f6f8c44e49d43b5312db95bae33d91d70489c5
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 1657d3455bca122ca9ad6ca278055a34283fdc98 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][1308107060][ADL-S][A0][DDR5] Windows hang w SAGV on 2R dimms
  
  Issue:
  Windows hangs w\ SAGV enabled on 2R dimms
  
  Root cause:
  Generic MRS FSM sends ACT instead of NOP on non refreshing ranks
  
  Solution:
  Clear TC_RFP.HPRefOnMRS as a permanent WA, on LP5/DDR5 which use Generic MRS FSM
  
  Hsd-es-id: 1308107060
  [
  Change-Id: Iad7797e82e6dfc62505eab4937057f3edda4e8c5
  Original commit hash: 2e86efc2fd45f173f3c5eee46ae583c9eac83eba
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: HP

*********************************************************************************
Commit: d56c711ce857a34d93b161f3f433eb8576647b40 
*********************************************************************************

[SiliconPkg], [PCH]

  Revert "ClientOneSiliconPkg: PsfLib refactor: remove wrappers for SOC functions"
  
  This reverts commit 516246eab4496372a47f39be74925c71d1d545e3.
  
  Hsd-es-id: 18011980290
  Change-Id: I42094ca6020a4bd254fb237dd5feff74da3c6f13
  Original commit hash: d9e45232dc6317405847e88443ee4c319e99955e
  
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
  ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: da122b6ece0fe29793919570e2c2a7740cc0733a 
*********************************************************************************

[BoardPkg]

  AlderLakeBoardPkg: Revert override when building process finish
  
  This issue was introduced in 888c5aed3c66f38b88acb73bbd22b051ba1f97e5.
  The microcode_padding.py script will re-generation MicrocodeVersion.data
  binary file when doing building process. If this file is changed, will
  affects code submission with CR process. So we should revert this file
  when building process finish.
  
  For the new payload in MicrocodeFv, we should not need MicrocodeArray.data
  any more, remove it.
  
  Hsd-es-id: N/A
  Change-Id: I1814e2a7b50789c625ce4f00612fc7257634a297
  Original commit hash: 8f2250b3fe475967d5a3d8dc407c8bb3a5c7738f
  
  AlderLakeBoardPkg/microcode_padding.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 988716af426e70de62f15990226877d9967f8540 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg], [CPU]

  Revert "[C1S][ADL][MTL]Lean SMM POC:Remove DigitalThermalSensor SMI handlers or refactor not to use SMI"
  
  This reverts commit ef20e905371b9efcbb245d86ea0ec36a670aeb12.
  
  Hsd-es-id: 22010434906
  Change-Id: I277cf0bec008e81eda98092cd674d8a3b0954295
  Original commit hash: 071b9e370cd78f23159f4923405a808269ba0a06
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
  AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
  AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
  AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
  AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
  ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDtsLib.h
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
  ClientOneSiliconPkg/Product/AlderLake/SiPkgDxe.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: ba0c971f566c091f424997c1b2339e0eb4be8d53 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][14012832751][ADL-S | DDR4 DDR5] [Add special flow for unpopulated MC]
  
  MRC needs to program the following registers on the empty MC when going to Normal mode, from B-step and on:
  mc_init_state.rank_occupancy = 0
  mcdecs_second_cbit.mock_insr = 1
  mcdecs_second_cbit.mock_insr_for_mc = 1
  pm_control.override_ddrpldraindone_cbit = 1
  normalmode_cfg = 1
  
  Hsd-es-id: 14012832751
  [
  Change-Id: I3067b1b291b6665c36f3e3acea7e11b52f31791a
  Original commit hash: 76cc5e7660b3528881b5429ff4014115e24ba9da
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

################################################################################

Report Summary: Backstop found 107 suspect commits for review 

Warnings Found:
  Commit: 3334424    --Commit Message Contains Key Word: internal
  Commit: 3334424    --Commit Message Contains Oem: Acer
  Commit: 4a39956    --Commit Message Contains Key Word: step
  Commit: 42d2dd1    --Commit Message Contains Key Word: internal
  Commit: abc43cf    --Commit Message Contains Key Word: restricted
  Commit: abc43cf    --Commit Message Contains Key Word: internal
  Commit: 4078839    --Commit Message Contains Key Word: restricted
  Commit: 4078839    --Commit Message Contains Key Word: internal
  Commit: 64db36a    --Commit Message Contains Key Word: Workaround
  Commit: d89fdcc    --Commit Message Contains Key Word: restricted
  Commit: d89fdcc    --Commit Message Contains Key Word: internal
  Commit: f9dc340    --Commit Message Contains Key Word: step
  Commit: 5ef9129    --Commit Message Contains Key Word: restricted
  Commit: 5ef9129    --Commit Message Contains Key Word: internal
  Commit: e03672e    --Commit Message Contains Key Word: restricted
  Commit: e03672e    --Commit Message Contains Key Word: internal
  Commit: 1bf7b6b    --Commit Message Contains Key Word: sku
  Commit: 890c107    --Commit Message Contains Key Word: internal
  Commit: 3cbc103    --Commit Message Contains Key Word: internal
  Commit: f3b6626    --Commit Message Contains Key Word: internal
  Commit: ed51a22    --Commit Message Contains Key Word: internal
  Commit: 6533274    --Commit Message Contains Key Word: restricted
  Commit: 6533274    --Commit Message Contains Key Word: internal
  Commit: 356e541    --Commit Message Contains Key Word: restricted
  Commit: 356e541    --Commit Message Contains Key Word: internal
  Commit: 356e541    --Commit Message Contains Key Word: HW
  Commit: 356e541    --Commit Message Contains Key Word: Workaround
  Commit: c191675    --Commit Message Contains Key Word: internal
  Commit: 257985e    --Commit Message Contains Key Word: restricted
  Commit: 257985e    --Commit Message Contains Key Word: internal
  Commit: 27fa11a    --Commit Message Contains Key Word: restricted
  Commit: 27fa11a    --Commit Message Contains Key Word: internal
  Commit: 94f0719    --Commit Message Contains Oem: NEC
  Commit: 94f0719    --Commit Message Contains Key Word: internal
  Commit: b660ab7    --Commit Message Contains Key Word: internal
  Commit: 1acab64    --Commit Message Contains Key Word: HW
  Commit: a212165    --Commit Message Contains Key Word: internal
  Commit: b9547f1    --Commit Message Contains Key Word: restricted
  Commit: b9547f1    --Commit Message Contains Key Word: internal
  Commit: b9547f1    --Commit Message Contains Key Word: http
  Commit: 828a596    --Commit Message Contains Key Word: internal
  Commit: 8bbfb66    --Commit Message Contains Key Word: step
  Commit: db29b46    --Commit Message Contains Oem: LG
  Commit: db29b46    --Commit Message Contains Key Word: internal
  Commit: 60e159b    --Commit Message Contains Key Word: restricted
  Commit: 60e159b    --Commit Message Contains Key Word: internal
  Commit: 0c08044    --Commit Message Contains Key Word: revert
  Commit: 0a0f7e4    --Commit Message Contains Key Word: restricted
  Commit: 0a0f7e4    --Commit Message Contains Key Word: internal
  Commit: 6bf8d4a    --Commit Message Contains Key Word: internal
  Commit: 30b27fc    --Commit Message Contains Key Word: restricted
  Commit: 30b27fc    --Commit Message Contains Key Word: internal
  Commit: ac8133c    --Commit Message Contains Key Word: sku
  Commit: 8ff2a71    --Commit Message Contains Key Word: internal
  Commit: 44d39de    --Commit Message Contains Key Word: internal
  Commit: 240593b    --Commit Message Contains Key Word: sku
  Commit: 240593b    --Commit Message Contains Key Word: internal
  Commit: 73f16f0    --Commit Message Contains Key Word: restricted
  Commit: 73f16f0    --Commit Message Contains Key Word: internal
  Commit: e134a37    --Commit Message Contains Key Word: restricted
  Commit: e134a37    --Commit Message Contains Key Word: internal
  Commit: 0e666db    --Commit Message Contains Key Word: internal
  Commit: 8b8d109    --Commit Message Contains Key Word: step
  Commit: 57599cc    --Commit Message Contains Key Word: internal
  Commit: 989edf8    --Commit Message Contains Key Word: internal
  Commit: da55354    --Commit Message Contains Key Word: internal
  Commit: 5503f89    --Commit Message Contains Key Word: internal
  Commit: 36fed62    --Commit Message Contains Key Word: restricted
  Commit: 36fed62    --Commit Message Contains Key Word: internal
  Commit: 90b1cea    --Commit Message Contains Key Word: security
  Commit: 12278fc    --Commit Message Contains Key Word: internal
  Commit: 4ead483    --Commit Message Contains Key Word: internal
  Commit: 423f925    --Commit Message Contains Key Word: revert
  Commit: 7b9aa93    --Commit Message Contains Key Word: step
  Commit: 6190a3f    --Commit Message Contains Key Word: revert
  Commit: 078ab94    --Commit Message Contains Key Word: internal
  Commit: b7a080e    --Commit Message Contains Key Word: sku
  Commit: b7a080e    --Commit Message Contains Key Word: internal
  Commit: 217ebe4    --Commit Message Contains Key Word: internal
  Commit: a664437    --Commit Message Contains Key Word: internal
  Commit: 2029878    --Commit Message Contains Key Word: internal
  Commit: 33ae8b7    --Commit Message Contains Key Word: restricted
  Commit: 33ae8b7    --Commit Message Contains Key Word: internal
  Commit: e11ef9e    --Commit Message Contains Key Word: internal
  Commit: bfe1742    --Commit Message Contains Key Word: internal
  Commit: 348a097    --Commit Message Contains Key Word: revert
  Commit: 90cee85    --Commit Message Contains Oem: NEC
  Commit: a989306    --Commit Message Contains Key Word: sku
  Commit: a989306    --Commit Message Contains Key Word: hardware
  Commit: a989306    --Commit Message Contains Key Word: restricted
  Commit: a989306    --Commit Message Contains Key Word: internal
  Commit: 1ade41e    --Commit Message Contains Key Word: HW
  Commit: 1ade41e    --Commit Message Contains Key Word: restricted
  Commit: 1ade41e    --Commit Message Contains Key Word: internal
  Commit: 94aa3f9    --Commit Message Contains Key Word: internal
  Commit: 9d31078    --Commit Message Contains Oem: MSFT
  Commit: 1e5830a    --Commit Message Contains Key Word: internal
  Commit: 4ad1078    --Commit Message Contains Key Word: prt
  Commit: 7a2bda8    --Commit Message Contains Key Word: internal
  Commit: cb1814e    --Commit Message Contains Key Word: step
  Commit: cb1814e    --Commit Message Contains Key Word: stepping
  Commit: b084131    --Commit Message Contains Key Word: internal
  Commit: 305697d    --Commit Message Contains Key Word: HW
  Commit: 0ac228a    --Commit Message Contains Key Word: internal
  Commit: 67dfffd    --Commit Message Contains Key Word: internal
  Commit: e4559b0    --Commit Message Contains Key Word: internal
  Commit: 2e184d5    --Commit Message Contains Key Word: internal
  Commit: d440353    --Commit Message Contains Key Word: internal
  Commit: 4320b93    --Commit Message Contains Key Word: Workaround
  Commit: 4ce2769    --Commit Message Contains Key Word: sku
  Commit: bef395b    --Commit Message Contains Key Word: bypass
  Commit: 1de5f80    --Commit Message Contains Key Word: revert
  Commit: f7b1263    --Commit Message Contains Key Word: step
  Commit: 48f3780    --Commit Message Contains Key Word: restricted
  Commit: 48f3780    --Commit Message Contains Key Word: internal
  Commit: 1dbec6d    --Commit Message Contains Key Word: step
  Commit: 9029c9f    --Commit Message Contains Key Word: revert
  Commit: 62ed456    --Commit Message Contains Key Word: Workaround
  Commit: 039c28d    --Commit Message Contains Key Word: internal
  Commit: 9801fc3    --Commit Message Contains Key Word: restricted
  Commit: 9801fc3    --Commit Message Contains Key Word: internal
  Commit: 381025b    --Commit Message Contains Key Word: restricted
  Commit: 381025b    --Commit Message Contains Key Word: internal
  Commit: d7dc25e    --Commit Message Contains Key Word: security
  Commit: 00e5420    --Commit Message Contains Key Word: sku
  Commit: 00e5420    --Commit Message Contains Key Word: restricted
  Commit: 00e5420    --Commit Message Contains Key Word: internal
  Commit: 2b89c20    --Commit Message Contains Key Word: sku
  Commit: 2b89c20    --Commit Message Contains Key Word: restricted
  Commit: 2b89c20    --Commit Message Contains Key Word: internal
  Commit: 4feb2b9    --Commit Message Contains Key Word: security
  Commit: 3e04fdf    --Commit Message Contains Key Word: restricted
  Commit: 3e04fdf    --Commit Message Contains Key Word: internal
  Commit: 5679ec4    --Commit Message Contains Key Word: sku
  Commit: c04b912    --Commit Message Contains Key Word: revert
  Commit: bfa9508    --Commit Message Contains Key Word: revert
  Commit: 3918f5c    --Commit Message Contains Key Word: revert
  Commit: bc16041    --Commit Message Contains Key Word: internal
  Commit: 7f8b11a    --Commit Message Contains Key Word: step
  Commit: c2c530b    --Commit Message Contains Key Word: http
  Commit: 1cecbb2    --Commit Message Contains Key Word: internal
  Commit: 1cecbb2    --Commit Message Contains Key Word: step
  Commit: 1cecbb2    --Commit Message Contains Key Word: stepping
  Commit: 1657d34    --Commit Message Contains Oem: HP
  Commit: d56c711    --Commit Message Contains Key Word: revert
  Commit: da122b6    --Commit Message Contains Key Word: revert
  Commit: 988716a    --Commit Message Contains Key Word: revert
  Commit: ba0c971    --Commit Message Contains Key Word: step
