<dec f='llvm/llvm/lib/CodeGen/SplitKit.h' l='317' type='llvm::SplitEditor::RegAssignMap'/>
<offset>1536</offset>
<doc f='llvm/llvm/lib/CodeGen/SplitKit.h' l='314'>/// RegAssign - Map of the assigned register indexes.
  /// Edit.get(RegAssign.lookup(Idx)) is the register that should be live at
  /// Idx.</doc>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='368' u='w' c='_ZN4llvm11SplitEditorC1ERNS_13SplitAnalysisERNS_9AAResultsERNS_13LiveIntervalsERNS_10VirtRegMapERNS_20MachineDominatorTreeERNS_25MachineBlockFrequencyInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='374' u='m' c='_ZN4llvm11SplitEditor5resetERNS_13LiveRangeEditENS0_19ComplementSpillModeE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='753' u='m' c='_ZN4llvm11SplitEditor14enterIntvAtEndERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='766' u='m' c='_ZN4llvm11SplitEditor7useIntvENS_9SlotIndexES1_'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='834' u='m' c='_ZN4llvm11SplitEditor14leaveIntvAtTopERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='851' u='m' c='_ZN4llvm11SplitEditor11overlapIntvENS_9SlotIndexES1_'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='863' u='r' c='_ZN4llvm11SplitEditor16removeBackCopiesERNS_15SmallVectorImplIPNS_6VNInfoEEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1134' u='m' c='_ZN4llvm11SplitEditor14transferValuesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1281' u='m' c='_ZN4llvm11SplitEditor19extendPHIKillRangesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1296' u='m' c='_ZN4llvm11SplitEditor19extendPHIKillRangesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1345' u='m' c='_ZN4llvm11SplitEditor15rewriteAssignedEb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1490' u='m' c='_ZN4llvm11SplitEditor6finishEPNS_15SmallVectorImplIjEE'/>
