
---------- Begin Simulation Statistics ----------
final_tick                               156984750000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 391927                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662176                       # Number of bytes of host memory used
host_op_rate                                   392697                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   255.15                       # Real time elapsed on the host
host_tick_rate                              615265632                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.156985                       # Number of seconds simulated
sim_ticks                                156984750000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.569847                       # CPI: cycles per instruction
system.cpu.discardedOps                        191205                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        24707174                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.637005                       # IPC: instructions per cycle
system.cpu.numCycles                        156984750                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       132277576                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       139548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        287579                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           80                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       421172                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1183                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       843665                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1192                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485771                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735236                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80996                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103995                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101877                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899334                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             696                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              407                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51598723                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51598723                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51599289                       # number of overall hits
system.cpu.dcache.overall_hits::total        51599289                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       449982                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         449982                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       457835                       # number of overall misses
system.cpu.dcache.overall_misses::total        457835                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26843965000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26843965000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26843965000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26843965000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52048705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52048705                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52057124                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52057124                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008645                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008645                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008795                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008795                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59655.641781                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59655.641781                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58632.400319                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58632.400319                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       368474                       # number of writebacks
system.cpu.dcache.writebacks::total            368474                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31959                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31959                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       418023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       418023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       421979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       421979                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23090659000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23090659000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23513900000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23513900000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008106                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008106                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55237.771606                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55237.771606                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55722.915121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55722.915121                       # average overall mshr miss latency
system.cpu.dcache.replacements                 420955                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40886073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40886073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       213401                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        213401                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9627826000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9627826000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41099474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41099474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45116.124104                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45116.124104                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2592                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2592                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       210809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       210809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9076968000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9076968000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43057.782163                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43057.782163                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10712650                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10712650                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       236581                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       236581                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17216139000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17216139000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021607                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021607                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72770.590200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72770.590200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29367                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29367                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       207214                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       207214                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14013691000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14013691000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018925                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018925                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67629.074290                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67629.074290                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          566                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           566                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7853                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7853                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.932771                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.932771                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3956                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3956                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    423241000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    423241000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469890                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469890                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106987.108190                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106987.108190                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 156984750000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.574907                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021344                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            421979                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.279462                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.574907                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987866                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987866                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          694                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         833337179                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        833337179                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156984750000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156984750000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156984750000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685054                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474238                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025802                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8087416                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8087416                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8087416                       # number of overall hits
system.cpu.icache.overall_hits::total         8087416                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          516                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            516                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          516                       # number of overall misses
system.cpu.icache.overall_misses::total           516                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49091000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49091000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49091000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49091000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8087932                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8087932                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8087932                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8087932                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95137.596899                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95137.596899                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95137.596899                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95137.596899                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          215                       # number of writebacks
system.cpu.icache.writebacks::total               215                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          516                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48059000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48059000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93137.596899                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93137.596899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93137.596899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93137.596899                       # average overall mshr miss latency
system.cpu.icache.replacements                    215                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8087416                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8087416                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          516                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           516                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49091000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49091000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8087932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8087932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95137.596899                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95137.596899                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48059000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48059000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93137.596899                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93137.596899                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 156984750000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           259.979545                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8087932                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               516                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15674.286822                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   259.979545                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.507773                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.507773                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8088448                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8088448                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156984750000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156984750000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156984750000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 156984750000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               274348                       # number of demand (read+write) hits
system.l2.demand_hits::total                   274448                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 100                       # number of overall hits
system.l2.overall_hits::.cpu.data              274348                       # number of overall hits
system.l2.overall_hits::total                  274448                       # number of overall hits
system.l2.demand_misses::.cpu.inst                416                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             147631                       # number of demand (read+write) misses
system.l2.demand_misses::total                 148047                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               416                       # number of overall misses
system.l2.overall_misses::.cpu.data            147631                       # number of overall misses
system.l2.overall_misses::total                148047                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     44287000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16460384000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16504671000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44287000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16460384000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16504671000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              516                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           421979                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               422495                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             516                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          421979                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              422495                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.806202                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.349854                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.350411                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.806202                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.349854                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.350411                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106459.134615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111496.799453                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111482.644025                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106459.134615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111496.799453                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111482.644025                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               97514                       # number of writebacks
system.l2.writebacks::total                     97514                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        147626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            148042                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       147626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           148042                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35967000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13507206000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13543173000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35967000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13507206000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13543173000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.806202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.349842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.350399                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.806202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.349842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.350399                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86459.134615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91496.118570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91481.964578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86459.134615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91496.118570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91481.964578                       # average overall mshr miss latency
system.l2.replacements                         140685                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       368474                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           368474                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       368474                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       368474                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          203                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              203                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          203                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          203                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           44                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            44                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            108914                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                108914                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           98300                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               98300                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11098850000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11098850000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        207214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            207214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.474389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.474389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 112907.934893                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112907.934893                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        98300                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          98300                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9132850000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9132850000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.474389                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474389                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92907.934893                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92907.934893                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44287000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44287000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.806202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.806202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106459.134615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106459.134615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          416                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          416                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35967000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35967000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.806202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.806202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86459.134615                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86459.134615                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        165434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            165434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        49331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           49331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5361534000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5361534000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       214765                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        214765                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.229698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.229698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108684.883745                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108684.883745                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        49326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        49326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4374356000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4374356000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.229674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.229674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88682.560921                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88682.560921                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 156984750000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8063.943011                       # Cycle average of tags in use
system.l2.tags.total_refs                      843536                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    148877                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.665993                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      50.875656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.784076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7986.283279                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.974888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984368                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1444                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4935                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1696                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3523217                       # Number of tag accesses
system.l2.tags.data_accesses                  3523217                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156984750000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    195028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    294842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007518832500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11518                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11518                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              568263                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             183717                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      148042                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      97514                       # Number of write requests accepted
system.mem_ctrls.readBursts                    296084                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   195028                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    410                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                296084                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               195028                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  140349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.669561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.169728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11312     98.21%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          182      1.58%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           12      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11518                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.930630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.894163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.129059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6493     56.37%     56.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              135      1.17%     57.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4461     38.73%     96.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              115      1.00%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              280      2.43%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.12%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11518                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   26240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18949376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12481792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    120.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  156984579000                       # Total gap between requests
system.mem_ctrls.avgGap                     639302.56                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        53248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18869888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12480448                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 339192.182680164755                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 120202045.103107139468                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 79501021.596046745777                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          832                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       295252                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       195028                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     27117500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  11087632500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3639603337500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32593.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37553.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18661952.83                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        53248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18896128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18949376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12481792                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12481792                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          416                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       147626                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         148042                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        97514                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         97514                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       339192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    120369195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        120708387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       339192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       339192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     79509583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        79509583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     79509583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       339192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    120369195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       200217970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               295674                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              195007                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        18282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        18076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19773                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        19524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        20092                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18082                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11752                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        13610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13574                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12002                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11736                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5570862500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1478370000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        11114750000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18841.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37591.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              228381                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             147003                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           75.38                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       115287                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   272.383183                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   183.767536                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   307.007946                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         6321      5.48%      5.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        79372     68.85%     74.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8064      6.99%     81.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3343      2.90%     84.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1006      0.87%     85.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1088      0.94%     86.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          925      0.80%     86.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          717      0.62%     87.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        14451     12.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       115287                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18923136                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12480448                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              120.541237                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               79.501022                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 156984750000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       415041060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       220580580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1060461360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     512969400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12391757040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  28745654610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  36075276960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   79421741010                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   505.920104                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  93464383500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5241860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  58278506500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       408179520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       216933585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1050651000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     504967140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12391757040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  28922210400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  35926598400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   79421297085                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.917276                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  93079690250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5241860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  58663199750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 156984750000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49742                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        97514                       # Transaction distribution
system.membus.trans_dist::CleanEvict            42023                       # Transaction distribution
system.membus.trans_dist::ReadExReq             98300                       # Transaction distribution
system.membus.trans_dist::ReadExResp            98300                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49742                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       435621                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 435621                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31431168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31431168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            148042                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  148042    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              148042                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 156984750000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1067691000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1388794250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            215281                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       465988                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          215                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           95652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207214                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           516                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       214765                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1247                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1264913                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1266160                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        93568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    101177984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              101271552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          140685                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12481792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           563180                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002278                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048009                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 561906     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1265      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             563180                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 156984750000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2318421000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2580000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2109899995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
