timestamp 1676642707
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_95137167_X1_Y1_1676553145_1676553145 PMOS_S_95137167_X1_Y1_1676553145_1676553145_0 -1 0 516 0 1 1512
use NMOS_S_54129001_X1_Y1_1676553144_1676553145 NMOS_S_54129001_X1_Y1_1676553144_1676553145_0 -1 0 516 0 -1 1512
node "m1_398_560#" 5 875.944 398 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
node "li_405_1411#" 52 172.343 405 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10100 504 7616 496 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_398_560#" "li_405_1411#" 110.718
cap "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_200_252#" "NMOS_S_54129001_X1_Y1_1676553144_1676553145_0/a_147_483#" 214.446
cap "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_230_399#" "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_200_252#" 6.43488
cap "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_230_399#" "NMOS_S_54129001_X1_Y1_1676553144_1676553145_0/a_147_483#" 6.65526
cap "NMOS_S_54129001_X1_Y1_1676553144_1676553145_0/a_147_483#" "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" 18.7641
cap "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_200_252#" "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" 3.40916
cap "NMOS_S_54129001_X1_Y1_1676553144_1676553145_0/a_147_483#" "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_230_399#" 5.4743
cap "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_200_252#" 281.322
cap "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_230_399#" 64.5762
cap "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_200_252#" "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_230_399#" 31.2008
cap "NMOS_S_54129001_X1_Y1_1676553144_1676553145_0/a_147_483#" "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" 30.5211
cap "NMOS_S_54129001_X1_Y1_1676553144_1676553145_0/a_147_483#" "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_200_252#" 0.463889
merge "NMOS_S_54129001_X1_Y1_1676553144_1676553145_0/a_200_252#" "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_200_252#" -512.236 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_200_252#" "m1_398_560#"
merge "NMOS_S_54129001_X1_Y1_1676553144_1676553145_0/a_147_483#" "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/VSUBS" "VSUBS"
merge "NMOS_S_54129001_X1_Y1_1676553144_1676553145_0/a_230_483#" "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_230_399#" -196.061 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7616 -496 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_230_399#" "li_405_1411#"
