m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.0
vfull_adder
Z0 !s110 1615435927
!i10b 1
!s100 1_ao`WCIL3g^f25Ne^21E2
IAaR0:;mLMK>6b=9?iA]hm1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/sim
w1615002053
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/rtl/full_adder.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/rtl/full_adder.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1615435927.000000
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/rtl/full_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/rtl/full_adder.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vfull_adder_tb
R0
!i10b 1
!s100 ]QeP3cF^GNGVnnNen0d8Z1
I4`kZBg`aJ6jcnMITj][eh2
R1
R2
w1615002078
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/tb/full_adder_tb.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/tb/full_adder_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/tb/full_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/tb/full_adder_tb.v|
!i113 1
R5
R6
vhalf_adder
Z7 !s110 1615436525
!i10b 1
!s100 lT;fYnF=m_=l1kQS?g]Zo1
I?9FdG32Q>ng<kBkhkc_P=1
R1
R2
w1615002046
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/rtl/half_adder.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/rtl/half_adder.v
L0 1
R3
r1
!s85 0
31
Z8 !s108 1615436525.000000
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/rtl/half_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/rtl/half_adder.v|
!i113 1
R5
R6
vhalf_adder_tb
R7
!i10b 1
!s100 3bH0FKak`TPQjhGc8WKU<1
IZ1[SbO8`]0ARjC^zW>j<>2
R1
R2
w1615002086
8D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/tb/half_adder_tb.v
FD:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/tb/half_adder_tb.v
L0 1
R3
r1
!s85 0
31
R8
!s107 D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/tb/half_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Maven Silicon/Practicals/Verilog_Lab_Solutions/lab1. full_adder/tb/half_adder_tb.v|
!i113 1
R5
R6
