{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Full Version " "Info: Version 11.1 Build 173 11/01/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 14 23:39:18 2015 " "Info: Processing started: Sat Mar 14 23:39:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off vm1 -c vm1 " "Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off vm1 -c vm1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "vm1 EP3C16F484C6 " "Info (119006): Selected device EP3C16F484C6 for design \"vm1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Warning (171002): Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info (176445): Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info (176445): Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info (176445): Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info (169124): Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 3498 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 3500 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 3502 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 3504 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|din_out\|combout " "Warning (335094): Node \"cpu\|core\|din_out\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 516 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|dout_out\|combout " "Warning (335094): Node \"cpu\|core\|dout_out\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 171 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oe_set_h\|combout " "Warning (335094): Node \"cpu\|core\|oe_set_h\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 164 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|sync_out_h\|combout " "Warning (335094): Node \"cpu\|core\|sync_out_h\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 191 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plrt\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|plrt\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 427 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|sync_ena\|combout " "Warning (335094): Node \"cpu\|core\|sync_ena\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 192 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|din_out_l\|combout " "Warning (335094): Node \"cpu\|core\|din_out_l\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 178 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rply_ack\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|rply_ack\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 459 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qbus_flag\|combout " "Warning (335094): Node \"cpu\|core\|qbus_flag\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 188 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|dout_req\|combout " "Warning (335094): Node \"cpu\|core\|dout_req\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rply_ack\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|rply_ack\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 459 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|dout_out_l\|combout " "Warning (335094): Node \"cpu\|core\|dout_out_l\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 172 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|sync_out\|combout " "Warning (335094): Node \"cpu\|core\|sync_out\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 547 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plrtz\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|plrtz\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 427 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|init_out\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|init_out\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1051 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rply_ack\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|rply_ack\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 459 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|abtos\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|abtos\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1024 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rply_ack\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|rply_ack\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 459 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qbus_gnt_l\|combout " "Warning (335094): Node \"cpu\|core\|qbus_gnt_l\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 197 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|iak_flag\|combout " "Warning (335094): Node \"cpu\|core\|iak_flag\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 155 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qbus_own\|combout " "Warning (335094): Node \"cpu\|core\|qbus_own\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 187 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|dmr_req\|combout " "Warning (335094): Node \"cpu\|core\|dmr_req\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 149 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qbus_win_h\|combout " "Warning (335094): Node \"cpu\|core\|qbus_win_h\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 186 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qbus_seq\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|qbus_seq\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 621 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oe_clr_h\|combout " "Warning (335094): Node \"cpu\|core\|oe_clr_h\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 164 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[23\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[23\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qbus_win\|combout " "Warning (335094): Node \"cpu\|core\|qbus_win\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 185 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm_ena\|combout " "Warning (335094): Node \"cpu\|core\|plm_ena\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 111 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qbus_seq\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|qbus_seq\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 621 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[23\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[23\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|exc_uop\|combout " "Warning (335094): Node \"cpu\|core\|exc_uop\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 79 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plrt\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|plrt\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 427 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ctrl_oe\|combout " "Warning (335094): Node \"cpu\|core\|ctrl_oe\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 162 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qbus_free_h\|combout " "Warning (335094): Node \"cpu\|core\|qbus_free_h\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 199 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qbus_nosr_h\|combout " "Warning (335094): Node \"cpu\|core\|qbus_nosr_h\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 195 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[27\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[27\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[28\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[28\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|dmr_req_l\|combout " "Warning (335094): Node \"cpu\|core\|dmr_req_l\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 150 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm_stb\|combout " "Warning (335094): Node \"cpu\|core\|plm_stb\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 111 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qbus_seq\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|qbus_seq\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 621 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plrtz\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|plrtz\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 427 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[26\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[26\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[25\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[25\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[27\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[27\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[28\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[28\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|alu_nrdy\|combout " "Warning (335094): Node \"cpu\|core\|alu_nrdy\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 239 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|sop_out\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|sop_out\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 321 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ustb_h\|combout " "Warning (335094): Node \"cpu\|core\|ustb_h\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 235 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ustb1\|combout " "Warning (335094): Node \"cpu\|core\|ustb1\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 236 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ustb1_h\|combout " "Warning (335094): Node \"cpu\|core\|ustb1_h\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 236 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[26\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[26\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[25\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[25\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|vsel\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|vsel\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 971 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|vsel\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|vsel\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 971 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|vsel\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|vsel\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 971 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|vsel\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|vsel\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 971 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|sop_out\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|sop_out\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 321 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|sop_out\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|sop_out\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 321 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|sop_out\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|sop_out\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 321 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ustb\|combout " "Warning (335094): Node \"cpu\|core\|ustb\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 235 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ma\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|ma\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ma\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|ma\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ma\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|ma\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ma\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|ma\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|ir\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|ir\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|ir\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|ir\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|ir\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|ir\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|ir\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|ir\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|ir\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|ir\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|ir\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|ir\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ma\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|ma\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[21\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[21\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|pli_ena_h\|combout " "Warning (335094): Node \"cpu\|core\|pli_ena_h\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 106 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|pli_lat\|combout " "Warning (335094): Node \"cpu\|core\|pli_lat\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 105 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[22\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[22\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[20\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[20\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|ir\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ma\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|ma\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|mj\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ma\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|ma\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|mj\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|mj\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ma\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|ma\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ma\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|ma\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|mj\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ira\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|ira\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir_stb2\|combout " "Warning (335094): Node \"cpu\|core\|ir_stb2\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 96 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ira\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|ira\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|ir\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|ir\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ira\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|ira\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ma\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|ma\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|ir\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ira\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|ira\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ira\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|ira\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ma\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|ma\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ira\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|ira\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ira\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|ira\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ira\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|ira\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ira\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|ira\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ira\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|ira\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ira\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|ira\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ira\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|ira\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|mj\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rq\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|rq\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rq\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|rq\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[21\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[21\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|pli_ena\|combout " "Warning (335094): Node \"cpu\|core\|pli_ena\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 104 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr18r\|combout " "Warning (335094): Node \"cpu\|core\|plr18r\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 94 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rq\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|rq\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rq\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|rq\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rq\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|rq\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rq\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|rq\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rq\[16\]\|combout " "Warning (335094): Node \"cpu\|core\|rq\[16\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[22\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[22\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rq\[18\]\|combout " "Warning (335094): Node \"cpu\|core\|rq\[18\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rq\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|rq\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rq\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|rq\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rq\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|rq\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[20\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[20\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ira\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|ira\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|mj\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[19\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[19\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|mj\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[24\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[24\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|mj\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|mj\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|fsel\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|fsel\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1228 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir_set\|combout " "Warning (335094): Node \"cpu\|core\|ir_set\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 98 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ira\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|ira\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ira\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|ira\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|mj\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ira\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|ira\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1112 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj_res_h\|combout " "Warning (335094): Node \"cpu\|core\|mj_res_h\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 129 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|alu_nrdy_h\|combout " "Warning (335094): Node \"cpu\|core\|alu_nrdy_h\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 240 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir_stop\|combout " "Warning (335094): Node \"cpu\|core\|ir_stop\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 99 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|mj\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qbus_rmw\|combout " "Warning (335094): Node \"cpu\|core\|qbus_rmw\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|tplm\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|tplm\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ma\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|ma\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rq\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|rq\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plir\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|plir\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 886 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rq\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|rq\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rq\[17\]\|combout " "Warning (335094): Node \"cpu\|core\|rq\[17\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|pli_stb_h\|combout " "Warning (335094): Node \"cpu\|core\|pli_stb_h\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 107 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|pli_req\|combout " "Warning (335094): Node \"cpu\|core\|pli_req\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 108 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[18\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[18\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|uop\|combout " "Warning (335094): Node \"cpu\|core\|uop\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 75 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oat\|combout " "Warning (335094): Node \"cpu\|core\|oat\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 76 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|psw\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rq\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|rq\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rq\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|rq\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 841 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|psw\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|psw\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ustb1_hl\|combout " "Warning (335094): Node \"cpu\|core\|ustb1_hl\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 237 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj_stb1\|combout " "Warning (335094): Node \"cpu\|core\|mj_stb1\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 118 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|tplm\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|tplm\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|tplm\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|tplm\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|mj\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|areg\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|areg\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|acok\|combout " "Warning (335094): Node \"cpu\|core\|acok\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 72 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ivto\|combout " "Warning (335094): Node \"cpu\|core\|ivto\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 77 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[18\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[18\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|irq2\|combout " "Warning (335094): Node \"cpu\|core\|irq2\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 73 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|psw\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|irq3\|combout " "Warning (335094): Node \"cpu\|core\|irq3\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 74 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ma\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|ma\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw_mj\|combout " "Warning (335094): Node \"cpu\|core\|psw_mj\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 120 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|psw\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|areg\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|areg\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|sel_xx\|combout " "Warning (335094): Node \"cpu\|core\|sel_xx\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 142 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir_seq\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|ir_seq\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 303 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|areg\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|areg\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|areg\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|areg\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|areg\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|areg\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|areg\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|areg\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|au_ta0\|combout " "Warning (335094): Node \"cpu\|core\|au_ta0\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 259 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qreg\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|qreg\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qreg\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|qreg\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|reg_csr0_h\|combout " "Warning (335094): Node \"cpu\|core\|reg_csr0_h\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 201 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[16\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[16\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|areg\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|areg\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qreg\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|qreg\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qreg\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|qreg\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qreg\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|qreg\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qreg\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|qreg\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|areg\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|areg\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|areg\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|areg\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qreg\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|qreg\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qreg\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|qreg\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|tplmz\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|tplmz\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|areg\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|areg\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qreg\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|qreg\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qreg\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|qreg\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|areg\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|areg\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|areg\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|areg\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qreg\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|qreg\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plrt\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|plrt\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 427 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|aclo\|combout " "Warning (335094): Node \"cpu\|core\|aclo\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 71 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plir\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|plir\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 886 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|mj\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|areg\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|areg\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|t5843\|combout " "Warning (335094): Node \"cpu\|core\|t5843\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 120 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|sel_02\|combout " "Warning (335094): Node \"cpu\|core\|sel_02\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 138 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qreg\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|qreg\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|sel_12\|combout " "Warning (335094): Node \"cpu\|core\|sel_12\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 140 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|sel_10\|combout " "Warning (335094): Node \"cpu\|core\|sel_10\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 140 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|sel_06\|combout " "Warning (335094): Node \"cpu\|core\|sel_06\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 139 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|sel_16\|combout " "Warning (335094): Node \"cpu\|core\|sel_16\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|sel_14\|combout " "Warning (335094): Node \"cpu\|core\|sel_14\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 801 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|tplmz\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|tplmz\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|tplmz\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|tplmz\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 404 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ir_seq\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|ir_seq\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 303 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|areg\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|areg\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qreg\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|qreg\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|areg\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|areg\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qreg\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|qreg\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qreg\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|qreg\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[17\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[17\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|areg\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|areg\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1490 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|sel_04\|combout " "Warning (335094): Node \"cpu\|core\|sel_04\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 139 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|sel_00\|combout " "Warning (335094): Node \"cpu\|core\|sel_00\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 138 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[16\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[16\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plrtz\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|plrtz\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 427 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|exc_dbl\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|exc_dbl\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plir\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|plir\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 886 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plir\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|plir\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 886 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr33r\|combout " "Warning (335094): Node \"cpu\|core\|plr33r\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 94 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|fsel\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|fsel\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1228 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|reg_err\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|reg_err\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw_stb\|combout " "Warning (335094): Node \"cpu\|core\|psw_stb\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 119 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[17\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[17\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|qreg\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|qreg\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1475 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|reg_csr\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|reg_csr\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 688 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|psw\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|exc_dbl\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|exc_dbl\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|exc_dbl\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|exc_dbl\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|axy\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|axy\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oxy\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|oxy\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[9\]\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[9\]\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[11\]\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[11\]\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[6\]\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[6\]\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[33\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[33\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[30\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[30\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[32\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[32\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plr\[31\]\|combout " "Warning (335094): Node \"cpu\|core\|plr\[31\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oxy\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|oxy\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[9\]\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[9\]\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[11\]\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[11\]\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[6\]\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[6\]\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[6\]\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[6\]\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|axy\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|axy\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oxy\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|oxy\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oxy\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|oxy\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|axy\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|axy\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|psw\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|psw\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|psw\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|psw\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|psw\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|axy\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|axy\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oxy\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|oxy\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[7\]\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[7\]\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[11\]\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[11\]\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[6\]\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[6\]\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oxy\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|oxy\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|axy\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|axy\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[7\]\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[7\]\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[0\]\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[0\]\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[33\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[33\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[30\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[30\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[32\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[32\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|plm\[31\]\|combout " "Warning (335094): Node \"cpu\|core\|plm\[31\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|axy\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|axy\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oxy\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|oxy\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[7\]\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[7\]\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[11\]\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[11\]\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[6\]\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[6\]\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|axy\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|axy\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oxy\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|oxy\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|axy\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|axy\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|axy\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|axy\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oxy\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|oxy\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|axy\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|axy\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oxy\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|oxy\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|axy\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|axy\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oxy\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|oxy\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[7\]\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[7\]\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[0\]\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[0\]\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[7\]\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[7\]\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[11\]\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[11\]\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[0\]\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[0\]\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ma\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|ma\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|ma\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|ma\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1088 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|psw\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oxy\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|oxy\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|axy\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|axy\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[9\]\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[9\]\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[11\]\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[11\]\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[6\]\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[6\]\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|psw\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[7\]\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[7\]\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[11\]\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[11\]\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[6\]\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[6\]\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[7\]\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[7\]\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[11\]\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[11\]\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[6\]\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[6\]\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[7\]\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[7\]\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[11\]\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[11\]\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[6\]\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[6\]\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[7\]\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[7\]\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[11\]\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[11\]\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[9\]\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[9\]\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[11\]\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[11\]\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[6\]\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[6\]\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[9\]\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[9\]\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[11\]\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[11\]\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[6\]\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[6\]\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|fsel\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|fsel\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1228 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oxy\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|oxy\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|axy\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|axy\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[9\]\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[9\]\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[0\]\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[0\]\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|xreg\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|xreg\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|yreg\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|yreg\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oxy\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|oxy\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|axy\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|axy\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|axy\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|axy\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oxy\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|oxy\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[1\]\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[1\]\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[5\]\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[5\]\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[12\]\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[12\]\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[10\]\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[10\]\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[8\]\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[8\]\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[9\]\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[9\]\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[0\]\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[0\]\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|yreg\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|yreg\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|xreg\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|xreg\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[1\]\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[1\]\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[5\]\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[5\]\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[12\]\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[12\]\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[10\]\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[10\]\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[8\]\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[8\]\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[9\]\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[9\]\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[12\]\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[12\]\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[10\]\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[10\]\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[8\]\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[8\]\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|xreg\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|xreg\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|yreg\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|yreg\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|mj\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|mj\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1190 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[9\]\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[9\]\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[11\]\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[11\]\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[6\]\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[6\]\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|yreg\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|yreg\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|xreg\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|xreg\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|oxy\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|oxy\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|axy\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|axy\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[7\]\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[7\]\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[0\]\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[0\]\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[9\]\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[9\]\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[11\]\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[11\]\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[7\]\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[7\]\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[11\]\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[11\]\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[6\]\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[6\]\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[9\]\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[9\]\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[0\]\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[0\]\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[9\]\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[9\]\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[11\]\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[11\]\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[6\]\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[6\]\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[9\]\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[9\]\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[0\]\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[0\]\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[9\]\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[9\]\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[0\]\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[0\]\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[6\]\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[6\]\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[9\]\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[9\]\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[7\]\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[7\]\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[0\]\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[0\]\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|fsel\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|fsel\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1228 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw_stbc\|combout " "Warning (335094): Node \"cpu\|core\|psw_stbc\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 119 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[7\]\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[7\]\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[0\]\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[0\]\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|xreg\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|xreg\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|yreg\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|yreg\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[3\]\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[3\]\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[5\]\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[5\]\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[12\]\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[12\]\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[10\]\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[10\]\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[8\]\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[8\]\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|yreg\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|yreg\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|xreg\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|xreg\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[3\]\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[3\]\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[13\]\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[13\]\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[4\]\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[4\]\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[2\]\[4\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[2\]\[4\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|xreg\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|xreg\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|yreg\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|yreg\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[3\]\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[3\]\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[5\]\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[5\]\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[12\]\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[12\]\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[10\]\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[10\]\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[8\]\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[8\]\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|yreg\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|yreg\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|xreg\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|xreg\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|xreg\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|xreg\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|yreg\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|yreg\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|xreg\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|xreg\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|yreg\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|yreg\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|xreg\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|xreg\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|yreg\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|yreg\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[3\]\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[3\]\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[13\]\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[13\]\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[4\]\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[4\]\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[2\]\[10\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[2\]\[10\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[3\]\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[3\]\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[5\]\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[5\]\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[4\]\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[4\]\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[2\]\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[2\]\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[7\]\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[7\]\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[0\]\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[0\]\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|yreg\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|yreg\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|xreg\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|xreg\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[1\]\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[1\]\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[5\]\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[5\]\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[12\]\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[12\]\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[10\]\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[10\]\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[8\]\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[8\]\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[6\]\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[6\]\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|psw\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|psw\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1237 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[7\]\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[7\]\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[9\]\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[9\]\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[0\]\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[0\]\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[3\]\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[3\]\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[5\]\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[5\]\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[12\]\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[12\]\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[10\]\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[10\]\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[8\]\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[8\]\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[7\]\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[7\]\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[0\]\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[0\]\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[3\]\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[3\]\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[5\]\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[5\]\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[12\]\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[12\]\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[10\]\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[10\]\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[8\]\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[8\]\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[3\]\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[3\]\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[5\]\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[5\]\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[12\]\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[12\]\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[10\]\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[10\]\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[8\]\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[8\]\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[0\]\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[0\]\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[3\]\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[3\]\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[5\]\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[5\]\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[1\]\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[1\]\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[5\]\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[5\]\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[12\]\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[12\]\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[10\]\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[10\]\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[8\]\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[8\]\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[1\]\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[1\]\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[5\]\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[5\]\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[12\]\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[12\]\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[10\]\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[10\]\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[8\]\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[8\]\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|yreg\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|yreg\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|xreg\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|xreg\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[1\]\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[1\]\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[13\]\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[13\]\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[4\]\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[4\]\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[2\]\[1\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[2\]\[1\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|yreg\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|yreg\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|xreg\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|xreg\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|xreg\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|xreg\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|yreg\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|yreg\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[1\]\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[1\]\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[13\]\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[13\]\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[4\]\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[4\]\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[2\]\[7\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[2\]\[7\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[1\]\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[1\]\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[13\]\[11\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[13\]\[11\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|mj_stb2\|combout " "Warning (335094): Node \"cpu\|core\|mj_stb2\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 118 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[1\]\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[1\]\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[5\]\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[5\]\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[12\]\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[12\]\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[10\]\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[10\]\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[8\]\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[8\]\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|yreg\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|yreg\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|xreg\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|xreg\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1514 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[3\]\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[3\]\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[13\]\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[13\]\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[4\]\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[4\]\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[2\]\[2\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[2\]\[2\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[0\]\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[0\]\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[1\]\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[1\]\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[5\]\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[5\]\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[3\]\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[3\]\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[5\]\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[5\]\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[12\]\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[12\]\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[10\]\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[10\]\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[8\]\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[8\]\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[1\]\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[1\]\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[13\]\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[13\]\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[4\]\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[4\]\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[2\]\[3\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[2\]\[3\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[1\]\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[1\]\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[5\]\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[5\]\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[12\]\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[12\]\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[10\]\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[10\]\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[8\]\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[8\]\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[1\]\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[1\]\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[13\]\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[13\]\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[4\]\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[4\]\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[2\]\[5\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[2\]\[5\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[1\]\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[1\]\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[13\]\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[13\]\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[4\]\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[4\]\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[2\]\[15\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[2\]\[15\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[12\]\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[12\]\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[10\]\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[10\]\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[8\]\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[8\]\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[1\]\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[1\]\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[13\]\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[13\]\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[3\]\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[3\]\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[13\]\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[13\]\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[4\]\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[4\]\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[2\]\[14\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[2\]\[14\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[3\]\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[3\]\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[13\]\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[13\]\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[4\]\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[4\]\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[2\]\[0\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[2\]\[0\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[3\]\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[3\]\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[13\]\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[13\]\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[4\]\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[4\]\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[2\]\[6\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[2\]\[6\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[12\]\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[12\]\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[10\]\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[10\]\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[8\]\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[8\]\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[3\]\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[3\]\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[13\]\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[13\]\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[1\]\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[1\]\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[13\]\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[13\]\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[4\]\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[4\]\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[2\]\[13\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[2\]\[13\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[3\]\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[3\]\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[13\]\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[13\]\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[4\]\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[4\]\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[2\]\[8\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[2\]\[8\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[4\]\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[4\]\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[2\]\[9\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[2\]\[9\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[4\]\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[4\]\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|gpr\[2\]\[12\]\|combout " "Warning (335094): Node \"cpu\|core\|gpr\[2\]\[12\]\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rply_s2\|combout " "Warning (335094): Node \"cpu\|core\|rply_s2\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 144 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|start_irq\|combout " "Warning (335094): Node \"cpu\|core\|start_irq\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 78 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|rply_s1\|combout " "Warning (335094): Node \"cpu\|core\|rply_s1\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 145 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu\|core\|dmgi_in_l\|combout " "Warning (335094): Node \"cpu\|core\|dmgi_in_l\|combout\" is a latch" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 182 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "vm1.sdc " "Info (332104): Reading SDC File: 'vm1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 332151 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning (332125): Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|core\|plm\[29\]\|combout " "Warning (332126): Node \"cpu\|core\|plm\[29\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|plm\[29\]~0\|datac " "Warning (332126): Node \"cpu\|core\|plm\[29\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|plm\[29\]~0\|combout " "Warning (332126): Node \"cpu\|core\|plm\[29\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|plm\[29\]\|datab " "Warning (332126): Node \"cpu\|core\|plm\[29\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Warning (332125): Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[1\]~29\|combout " "Warning (332126): Node \"cpu\|core\|d\[1\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[1\]~1\|datab " "Warning (332126): Node \"cpu\|core\|reg_err\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[1\]~1\|combout " "Warning (332126): Node \"cpu\|core\|reg_err\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[1\]\|datab " "Warning (332126): Node \"cpu\|core\|reg_err\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[1\]\|combout " "Warning (332126): Node \"cpu\|core\|reg_err\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[1\]~1\|datac " "Warning (332126): Node \"cpu\|core\|reg_err\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[1\]~26\|datac " "Warning (332126): Node \"cpu\|core\|d\[1\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[1\]~26\|combout " "Warning (332126): Node \"cpu\|core\|d\[1\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[1\]~121\|datad " "Warning (332126): Node \"cpu\|core\|d\[1\]~121\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[1\]~121\|combout " "Warning (332126): Node \"cpu\|core\|d\[1\]~121\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[1\]~27\|datad " "Warning (332126): Node \"cpu\|core\|d\[1\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[1\]~27\|combout " "Warning (332126): Node \"cpu\|core\|d\[1\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[1\]~29\|datac " "Warning (332126): Node \"cpu\|core\|d\[1\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 133 -1 0 } } { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "19 " "Warning (332125): Found combinational loop of 19 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[0\]~22\|combout " "Warning (332126): Node \"cpu\|core\|d\[0\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_csr\[0\]~0\|datab " "Warning (332126): Node \"cpu\|core\|reg_csr\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_csr\[0\]~0\|combout " "Warning (332126): Node \"cpu\|core\|reg_csr\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_csr\[0\]\|datab " "Warning (332126): Node \"cpu\|core\|reg_csr\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_csr\[0\]\|combout " "Warning (332126): Node \"cpu\|core\|reg_csr\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_csr\[0\]~0\|datac " "Warning (332126): Node \"cpu\|core\|reg_csr\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[0\]~17\|datab " "Warning (332126): Node \"cpu\|core\|d\[0\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[0\]~17\|combout " "Warning (332126): Node \"cpu\|core\|d\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[0\]~21\|datac " "Warning (332126): Node \"cpu\|core\|d\[0\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[0\]~21\|combout " "Warning (332126): Node \"cpu\|core\|d\[0\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[0\]~22\|datad " "Warning (332126): Node \"cpu\|core\|d\[0\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[0\]~0\|datab " "Warning (332126): Node \"cpu\|core\|reg_err\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[0\]~0\|combout " "Warning (332126): Node \"cpu\|core\|reg_err\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[0\]\|datab " "Warning (332126): Node \"cpu\|core\|reg_err\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[0\]\|combout " "Warning (332126): Node \"cpu\|core\|reg_err\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[0\]~16\|datab " "Warning (332126): Node \"cpu\|core\|d\[0\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[0\]~16\|combout " "Warning (332126): Node \"cpu\|core\|d\[0\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[0\]~17\|datac " "Warning (332126): Node \"cpu\|core\|d\[0\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[0\]~0\|datac " "Warning (332126): Node \"cpu\|core\|reg_err\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 133 -1 0 } } { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 688 -1 0 } } { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "11 " "Warning (332125): Found combinational loop of 11 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[7\]~66\|combout " "Warning (332126): Node \"cpu\|core\|d\[7\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[7\]~5\|datab " "Warning (332126): Node \"cpu\|core\|reg_err\[7\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[7\]~5\|combout " "Warning (332126): Node \"cpu\|core\|reg_err\[7\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[7\]\|datab " "Warning (332126): Node \"cpu\|core\|reg_err\[7\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[7\]\|combout " "Warning (332126): Node \"cpu\|core\|reg_err\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[7\]~5\|datac " "Warning (332126): Node \"cpu\|core\|reg_err\[7\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[7\]~61\|datab " "Warning (332126): Node \"cpu\|core\|d\[7\]~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[7\]~61\|combout " "Warning (332126): Node \"cpu\|core\|d\[7\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[7\]~63\|datac " "Warning (332126): Node \"cpu\|core\|d\[7\]~63\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[7\]~63\|combout " "Warning (332126): Node \"cpu\|core\|d\[7\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[7\]~66\|dataa " "Warning (332126): Node \"cpu\|core\|d\[7\]~66\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 133 -1 0 } } { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "11 " "Warning (332125): Found combinational loop of 11 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[3\]~42\|combout " "Warning (332126): Node \"cpu\|core\|d\[3\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[3\]~3\|datab " "Warning (332126): Node \"cpu\|core\|reg_err\[3\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[3\]~3\|combout " "Warning (332126): Node \"cpu\|core\|reg_err\[3\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[3\]\|datab " "Warning (332126): Node \"cpu\|core\|reg_err\[3\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[3\]\|combout " "Warning (332126): Node \"cpu\|core\|reg_err\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[3\]~3\|datac " "Warning (332126): Node \"cpu\|core\|reg_err\[3\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[3\]~37\|datab " "Warning (332126): Node \"cpu\|core\|d\[3\]~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[3\]~37\|combout " "Warning (332126): Node \"cpu\|core\|d\[3\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[3\]~39\|datac " "Warning (332126): Node \"cpu\|core\|d\[3\]~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[3\]~39\|combout " "Warning (332126): Node \"cpu\|core\|d\[3\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[3\]~42\|dataa " "Warning (332126): Node \"cpu\|core\|d\[3\]~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 133 -1 0 } } { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "19 " "Warning (332125): Found combinational loop of 19 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[2\]~36\|combout " "Warning (332126): Node \"cpu\|core\|d\[2\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[2\]~2\|datab " "Warning (332126): Node \"cpu\|core\|reg_err\[2\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[2\]~2\|combout " "Warning (332126): Node \"cpu\|core\|reg_err\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[2\]\|datab " "Warning (332126): Node \"cpu\|core\|reg_err\[2\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[2\]\|combout " "Warning (332126): Node \"cpu\|core\|reg_err\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[2\]~2\|datac " "Warning (332126): Node \"cpu\|core\|reg_err\[2\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[2\]~30\|datad " "Warning (332126): Node \"cpu\|core\|d\[2\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[2\]~30\|combout " "Warning (332126): Node \"cpu\|core\|d\[2\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[2\]~31\|datac " "Warning (332126): Node \"cpu\|core\|d\[2\]~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[2\]~31\|combout " "Warning (332126): Node \"cpu\|core\|d\[2\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[2\]~33\|datac " "Warning (332126): Node \"cpu\|core\|d\[2\]~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[2\]~33\|combout " "Warning (332126): Node \"cpu\|core\|d\[2\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[2\]~36\|dataa " "Warning (332126): Node \"cpu\|core\|d\[2\]~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_csr\[2\]~1\|datab " "Warning (332126): Node \"cpu\|core\|reg_csr\[2\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_csr\[2\]~1\|combout " "Warning (332126): Node \"cpu\|core\|reg_csr\[2\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_csr\[2\]\|datab " "Warning (332126): Node \"cpu\|core\|reg_csr\[2\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_csr\[2\]\|combout " "Warning (332126): Node \"cpu\|core\|reg_csr\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[2\]~31\|datab " "Warning (332126): Node \"cpu\|core\|d\[2\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_csr\[2\]~1\|datac " "Warning (332126): Node \"cpu\|core\|reg_csr\[2\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 133 -1 0 } } { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } } { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 688 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "11 " "Warning (332125): Found combinational loop of 11 nodes" { { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[4\]~48\|combout " "Warning (332126): Node \"cpu\|core\|d\[4\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[4\]~4\|datab " "Warning (332126): Node \"cpu\|core\|reg_err\[4\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[4\]~4\|combout " "Warning (332126): Node \"cpu\|core\|reg_err\[4\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[4\]\|datab " "Warning (332126): Node \"cpu\|core\|reg_err\[4\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[4\]\|combout " "Warning (332126): Node \"cpu\|core\|reg_err\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|reg_err\[4\]~4\|datac " "Warning (332126): Node \"cpu\|core\|reg_err\[4\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[4\]~43\|datab " "Warning (332126): Node \"cpu\|core\|d\[4\]~43\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[4\]~43\|combout " "Warning (332126): Node \"cpu\|core\|d\[4\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[4\]~45\|datac " "Warning (332126): Node \"cpu\|core\|d\[4\]~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[4\]~45\|combout " "Warning (332126): Node \"cpu\|core\|d\[4\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "cpu\|core\|d\[4\]~48\|dataa " "Warning (332126): Node \"cpu\|core\|d\[4\]~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 133 -1 0 } } { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 728 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "de0_gpio0_d\[1\] " "Warning (332060): Node: de0_gpio0_d\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|plm1x_hl " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|plm1x_hl was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|plm_ena " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|plm_ena was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|plm_stb " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|plm_stb was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|alu_nrdy " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|alu_nrdy was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|sop_out\[1\] " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|sop_out\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|ir_stb2 " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|ir_stb2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|mj_stb1 " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|mj_stb1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|tplm\[1\] " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|tplm\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|pli_ena " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|pli_ena was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|pli_ena_h " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|pli_ena_h was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|plm_ena_hl " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|plm_ena_hl was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "de0_gpio0_d\[10\] " "Warning (332060): Node: de0_gpio0_d\[10\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|qbus_win " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|qbus_win was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|exc_uop " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|exc_uop was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|din_out " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|din_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|qbus_timer\[0\] " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|qbus_timer\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|plr\[13\] " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|plr\[13\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vm1:cpu\|vm1_qbus:core\|mj_stb2 " "Warning (332060): Node: vm1:cpu\|vm1_qbus:core\|mj_stb2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "Info (332111):   20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de0_clock_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info (176353): Automatically promoted node de0_clock_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|qbus_timer\[1\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|qbus_timer\[1\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 680 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|qbus_timer[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 868 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|qbus_timer\[2\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|qbus_timer\[2\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 680 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|qbus_timer[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 867 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|qbus_timer\[3\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|qbus_timer\[3\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 680 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|qbus_timer[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 866 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|qbus_timer\[4\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|qbus_timer\[4\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 680 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|qbus_timer[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 865 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|qbus_timer\[5\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|qbus_timer\[5\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 680 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|qbus_timer[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 864 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|init_out\[2\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|init_out\[2\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1043 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|init_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 887 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|abtos\[1\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|abtos\[1\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1033 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|abtos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 888 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|plm1x_hl " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|plm1x_hl" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 110 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|plm1x_hl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1341 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|qbus_timer\[0\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|qbus_timer\[0\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 680 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|qbus_timer[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 871 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|plm_ena_hl " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|plm_ena_hl" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 112 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|plm_ena_hl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1388 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 15 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_clock_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 3492 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|alu_u  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|alu_u " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|au_rsx0 " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|au_rsx0" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 243 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|au_rsx0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1349 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|axy\[0\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|axy\[0\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|axy[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 919 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|oxy\[0\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|oxy\[0\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|oxy[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 893 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|axy\[1\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|axy\[1\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|axy[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 917 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|oxy\[1\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|oxy\[1\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|oxy[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 892 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|axy\[2\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|axy\[2\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|axy[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 914 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|oxy\[2\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|oxy\[2\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|oxy[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 891 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|axy\[3\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|axy\[3\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|axy[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 912 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|oxy\[3\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|oxy\[3\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|oxy[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 890 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|axy\[4\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|axy\[4\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|axy[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 910 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 255 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|alu_u } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1383 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|plm_stb  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|plm_stb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|plm\[11\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|plm\[11\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|plm[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1101 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|plm\[13\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|plm\[13\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|plm[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1103 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|plm\[12\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|plm\[12\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1122 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|plm[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1102 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|plm_stb " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|plm_stb" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 111 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|plm_stb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1416 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|sop_out\[0\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|sop_out\[0\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 321 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|sop_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 853 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 111 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|plm_stb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1416 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|sop_up  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|sop_up " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|plm_stb " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|plm_stb" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 111 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|plm_stb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1416 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 114 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|sop_up } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1251 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|au_astb~4  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|au_astb~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|always14~0 " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|always14~0" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|always14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1441 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|dmr_req " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|dmr_req" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 149 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|dmr_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1266 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|qbus_seq\[1\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|qbus_seq\[1\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 621 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|qbus_seq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1196 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|qbus_seq\[0\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|qbus_seq\[0\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 621 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|qbus_seq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 863 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 248 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|au_astb~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 3027 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|axy\[0\]~1  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|axy\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|axy[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 2436 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|ir_seq~0  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|ir_seq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 100 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|ir_seq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 2933 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|ir_stb2  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|ir_stb2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|sop_out~1 " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|sop_out~1" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 113 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|sop_out~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 2931 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|ir_stb2 " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|ir_stb2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 96 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|ir_stb2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1257 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|t5843 " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|t5843" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 120 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|t5843 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1387 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 96 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|ir_stb2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1257 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|oxy\[0\]~1  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|oxy\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1583 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|oxy[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 2439 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|pli_ena  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|pli_ena " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|pli_ena_h " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|pli_ena_h" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 106 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|pli_ena_h } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1391 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|pli_ena " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|pli_ena" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 104 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|pli_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1327 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 104 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|pli_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1327 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|plm_ena  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|plm_ena " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|plm_ena_hl " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|plm_ena_hl" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 112 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|plm_ena_hl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1388 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|exc_uop~0 " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|exc_uop~0" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 79 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|exc_uop~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1574 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|always26~1 " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|always26~1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|always26~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1676 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|always2~0 " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|always2~0" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|always2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 2512 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|pli_req~0 " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|pli_req~0" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 108 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|pli_req~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 2521 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|ir_seq~2 " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|ir_seq~2" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 100 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|ir_seq~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 3025 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|plm1x~0 " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|plm1x~0" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 109 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|plm1x~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1560 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|alu_nrdy~0 " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|alu_nrdy~0" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 239 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|alu_nrdy~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1603 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|plr\[23\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|plr\[23\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|plr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1084 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vm1:cpu\|vm1_qbus:core\|plr\[10\] " "Info (176357): Destination node vm1:cpu\|vm1_qbus:core\|plr\[10\]" {  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1170 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|plr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1074 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 111 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|plm_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 1252 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[0\]~47  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[0\]~47 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|gpr[0][0]~47 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 3055 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[8\]~34  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|gpr\[0\]\[8\]~34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|gpr[0][8]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 2491 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[0\]~50  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[0\]~50 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|gpr[10][0]~50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 3058 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[8\]~38  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|gpr\[10\]\[8\]~38 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|gpr[10][8]~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 2495 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[0\]~45  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[0\]~45 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|gpr[11][0]~45 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 3053 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[8\]~32  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|gpr\[11\]\[8\]~32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|gpr[11][8]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 2489 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[0\]~48  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[0\]~48 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|gpr[12][0]~48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 3056 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[8\]~35  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|gpr\[12\]\[8\]~35 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|gpr[12][8]~35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 2492 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[0\]~43  " "Info (176353): Automatically promoted node vm1:cpu\|vm1_qbus:core\|gpr\[13\]\[0\]~43 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "source/vm1_qbus.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/vm1_qbus.v" 1421 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vm1:cpu|vm1_qbus:core|gpr[13][0]~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 3051 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info (170195): Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X21_Y10 X30_Y19 " "Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "134 Cyclone III " "Warning (169177): 134 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_clock_50_2 3.3-V LVTTL B12 " "Info (169178): Pin de0_clock_50_2 uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_clock_50_2 } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_clock_50_2" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 16 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_clock_50_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 257 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_button\[0\] 3.3-V LVTTL H2 " "Info (169178): Pin de0_button\[0\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_button[0] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_button\[0\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 18 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_button[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 171 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_button\[1\] 3.3-V LVTTL G3 " "Info (169178): Pin de0_button\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_button[1] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_button\[1\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 18 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_button[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 172 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_button\[2\] 3.3-V LVTTL F1 " "Info (169178): Pin de0_button\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_button[2] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_button\[2\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 18 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_button[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 173 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_sw\[0\] 3.3-V LVTTL J6 " "Info (169178): Pin de0_sw\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sw[0] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sw\[0\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 174 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_sw\[1\] 3.3-V LVTTL H5 " "Info (169178): Pin de0_sw\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sw[1] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sw\[1\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 175 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_sw\[2\] 3.3-V LVTTL H6 " "Info (169178): Pin de0_sw\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sw[2] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sw\[2\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 176 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_sw\[3\] 3.3-V LVTTL G4 " "Info (169178): Pin de0_sw\[3\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sw[3] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sw\[3\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sw[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 177 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_sw\[4\] 3.3-V LVTTL G5 " "Info (169178): Pin de0_sw\[4\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sw[4] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sw\[4\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sw[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 178 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_sw\[5\] 3.3-V LVTTL J7 " "Info (169178): Pin de0_sw\[5\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sw[5] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sw\[5\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sw[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 179 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_sw\[6\] 3.3-V LVTTL H7 " "Info (169178): Pin de0_sw\[6\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sw[6] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sw\[6\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sw[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 180 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_sw\[7\] 3.3-V LVTTL E3 " "Info (169178): Pin de0_sw\[7\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sw[7] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sw\[7\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sw[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 181 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_sw\[8\] 3.3-V LVTTL E4 " "Info (169178): Pin de0_sw\[8\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sw[8] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sw\[8\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sw[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 182 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_sw\[9\] 3.3-V LVTTL D2 " "Info (169178): Pin de0_sw\[9\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sw[9] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sw\[9\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 20 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sw[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 183 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_uart_rxd 3.3-V LVTTL U22 " "Info (169178): Pin de0_uart_rxd uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_uart_rxd } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_uart_rxd" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 28 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_uart_rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 258 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_uart_rts 3.3-V LVTTL V22 " "Info (169178): Pin de0_uart_rts uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_uart_rts } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_uart_rts" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 30 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_uart_rts } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 259 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_rb 3.3-V LVTTL M7 " "Info (169178): Pin de0_fl_rb uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_rb } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_rb" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 52 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_rb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 274 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_sd_wp_n 3.3-V LVTTL W20 " "Info (169178): Pin de0_sd_wp_n uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sd_wp_n } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sd_wp_n" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 64 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sd_wp_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 280 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_clkin\[0\] 3.3-V LVTTL AB12 " "Info (169178): Pin de0_gpio0_clkin\[0\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_clkin[0] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_clkin\[0\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 77 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_clkin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 227 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_clkin\[1\] 3.3-V LVTTL AA12 " "Info (169178): Pin de0_gpio0_clkin\[1\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_clkin[1] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_clkin\[1\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 77 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_clkin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 228 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_clkin\[0\] 3.3-V LVTTL AB11 " "Info (169178): Pin de0_gpio1_clkin\[0\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_clkin[0] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_clkin\[0\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 81 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_clkin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 243 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_clkin\[1\] 3.3-V LVTTL AA11 " "Info (169178): Pin de0_gpio1_clkin\[1\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_clkin[1] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_clkin\[1\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 81 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_clkin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 244 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_dram_dq\[0\] 3.3-V LVTTL D10 " "Info (169178): Pin de0_dram_dq\[0\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_dram_dq[0] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_dram_dq\[0\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 32 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_dram_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 184 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_dram_dq\[1\] 3.3-V LVTTL G10 " "Info (169178): Pin de0_dram_dq\[1\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_dram_dq[1] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_dram_dq\[1\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 32 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_dram_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 185 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_dram_dq\[2\] 3.3-V LVTTL H10 " "Info (169178): Pin de0_dram_dq\[2\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_dram_dq[2] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_dram_dq\[2\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 32 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_dram_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 186 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_dram_dq\[3\] 3.3-V LVTTL E9 " "Info (169178): Pin de0_dram_dq\[3\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_dram_dq[3] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_dram_dq\[3\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 32 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_dram_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 187 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_dram_dq\[4\] 3.3-V LVTTL F9 " "Info (169178): Pin de0_dram_dq\[4\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_dram_dq[4] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_dram_dq\[4\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 32 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_dram_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 188 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_dram_dq\[5\] 3.3-V LVTTL G9 " "Info (169178): Pin de0_dram_dq\[5\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_dram_dq[5] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_dram_dq\[5\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 32 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_dram_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 189 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_dram_dq\[6\] 3.3-V LVTTL H9 " "Info (169178): Pin de0_dram_dq\[6\] uses I/O standard 3.3-V LVTTL at H9" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_dram_dq[6] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_dram_dq\[6\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 32 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_dram_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 190 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_dram_dq\[7\] 3.3-V LVTTL F8 " "Info (169178): Pin de0_dram_dq\[7\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_dram_dq[7] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_dram_dq\[7\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 32 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_dram_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 191 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_dram_dq\[8\] 3.3-V LVTTL A8 " "Info (169178): Pin de0_dram_dq\[8\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_dram_dq[8] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_dram_dq\[8\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 32 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_dram_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 192 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_dram_dq\[9\] 3.3-V LVTTL B9 " "Info (169178): Pin de0_dram_dq\[9\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_dram_dq[9] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_dram_dq\[9\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 32 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_dram_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 193 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_dram_dq\[10\] 3.3-V LVTTL A9 " "Info (169178): Pin de0_dram_dq\[10\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_dram_dq[10] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_dram_dq\[10\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 32 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_dram_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 194 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_dram_dq\[11\] 3.3-V LVTTL C10 " "Info (169178): Pin de0_dram_dq\[11\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_dram_dq[11] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_dram_dq\[11\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 32 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_dram_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 195 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_dram_dq\[12\] 3.3-V LVTTL B10 " "Info (169178): Pin de0_dram_dq\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_dram_dq[12] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_dram_dq\[12\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 32 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_dram_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 196 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_dram_dq\[13\] 3.3-V LVTTL A10 " "Info (169178): Pin de0_dram_dq\[13\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_dram_dq[13] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_dram_dq\[13\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 32 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_dram_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 197 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_dram_dq\[14\] 3.3-V LVTTL E10 " "Info (169178): Pin de0_dram_dq\[14\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_dram_dq[14] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_dram_dq\[14\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 32 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_dram_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 198 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_dram_dq\[15\] 3.3-V LVTTL F10 " "Info (169178): Pin de0_dram_dq\[15\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_dram_dq[15] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_dram_dq\[15\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 32 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_dram_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 199 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_dq\[0\] 3.3-V LVTTL R7 " "Info (169178): Pin de0_fl_dq\[0\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[0] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[0\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 147 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_dq\[1\] 3.3-V LVTTL P8 " "Info (169178): Pin de0_fl_dq\[1\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[1] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[1\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 148 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_dq\[2\] 3.3-V LVTTL R8 " "Info (169178): Pin de0_fl_dq\[2\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[2] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[2\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 149 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_dq\[3\] 3.3-V LVTTL U1 " "Info (169178): Pin de0_fl_dq\[3\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[3] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[3\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 150 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_dq\[4\] 3.3-V LVTTL V2 " "Info (169178): Pin de0_fl_dq\[4\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[4] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[4\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 151 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_dq\[5\] 3.3-V LVTTL V3 " "Info (169178): Pin de0_fl_dq\[5\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[5] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[5\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 152 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_dq\[6\] 3.3-V LVTTL W1 " "Info (169178): Pin de0_fl_dq\[6\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[6] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[6\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 153 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_dq\[7\] 3.3-V LVTTL Y1 " "Info (169178): Pin de0_fl_dq\[7\] uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[7] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[7\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 154 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_dq\[8\] 3.3-V LVTTL T5 " "Info (169178): Pin de0_fl_dq\[8\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[8] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[8\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 155 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_dq\[9\] 3.3-V LVTTL T7 " "Info (169178): Pin de0_fl_dq\[9\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[9] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[9\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 156 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_dq\[10\] 3.3-V LVTTL T4 " "Info (169178): Pin de0_fl_dq\[10\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[10] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[10\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 157 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_dq\[11\] 3.3-V LVTTL U2 " "Info (169178): Pin de0_fl_dq\[11\] uses I/O standard 3.3-V LVTTL at U2" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[11] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[11\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 158 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_dq\[12\] 3.3-V LVTTL V1 " "Info (169178): Pin de0_fl_dq\[12\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[12] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[12\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 159 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_dq\[13\] 3.3-V LVTTL V4 " "Info (169178): Pin de0_fl_dq\[13\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[13] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[13\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 160 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_dq\[14\] 3.3-V LVTTL W2 " "Info (169178): Pin de0_fl_dq\[14\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[14] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[14\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 161 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_fl_dq\[15\] 3.3-V LVTTL Y2 " "Info (169178): Pin de0_fl_dq\[15\] uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[15] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[15\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 162 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_lcd_data\[0\] 3.3-V LVTTL D22 " "Info (169178): Pin de0_lcd_data\[0\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_lcd_data[0] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_lcd_data\[0\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 58 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_lcd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 117 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_lcd_data\[1\] 3.3-V LVTTL D21 " "Info (169178): Pin de0_lcd_data\[1\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_lcd_data[1] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_lcd_data\[1\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 58 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_lcd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 118 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_lcd_data\[2\] 3.3-V LVTTL C22 " "Info (169178): Pin de0_lcd_data\[2\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_lcd_data[2] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_lcd_data\[2\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 58 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_lcd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 119 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_lcd_data\[3\] 3.3-V LVTTL C21 " "Info (169178): Pin de0_lcd_data\[3\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_lcd_data[3] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_lcd_data\[3\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 58 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_lcd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 120 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_lcd_data\[4\] 3.3-V LVTTL B22 " "Info (169178): Pin de0_lcd_data\[4\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_lcd_data[4] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_lcd_data\[4\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 58 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_lcd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 121 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_lcd_data\[5\] 3.3-V LVTTL B21 " "Info (169178): Pin de0_lcd_data\[5\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_lcd_data[5] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_lcd_data\[5\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 58 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_lcd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 122 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_lcd_data\[6\] 3.3-V LVTTL D20 " "Info (169178): Pin de0_lcd_data\[6\] uses I/O standard 3.3-V LVTTL at D20" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_lcd_data[6] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_lcd_data\[6\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 58 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_lcd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 123 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_lcd_data\[7\] 3.3-V LVTTL C20 " "Info (169178): Pin de0_lcd_data\[7\] uses I/O standard 3.3-V LVTTL at C20" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_lcd_data[7] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_lcd_data\[7\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 58 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_lcd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 124 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_sd_dat0 3.3-V LVTTL AA22 " "Info (169178): Pin de0_sd_dat0 uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sd_dat0 } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sd_dat0" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 60 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sd_dat0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 253 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_sd_dat3 3.3-V LVTTL W21 " "Info (169178): Pin de0_sd_dat3 uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sd_dat3 } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sd_dat3" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 61 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sd_dat3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 252 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_sd_cmd 3.3-V LVTTL Y22 " "Info (169178): Pin de0_sd_cmd uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sd_cmd } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sd_cmd" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 62 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sd_cmd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 251 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_ps2_kbdat 3.3-V LVTTL P21 " "Info (169178): Pin de0_ps2_kbdat uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_ps2_kbdat } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_ps2_kbdat" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 66 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_ps2_kbdat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 250 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_ps2_kbclk 3.3-V LVTTL P22 " "Info (169178): Pin de0_ps2_kbclk uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_ps2_kbclk } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_ps2_kbclk" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 67 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_ps2_kbclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 249 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_ps2_msdat 3.3-V LVTTL R22 " "Info (169178): Pin de0_ps2_msdat uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_ps2_msdat } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_ps2_msdat" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 68 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_ps2_msdat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 248 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_ps2_msclk 3.3-V LVTTL R21 " "Info (169178): Pin de0_ps2_msclk uses I/O standard 3.3-V LVTTL at R21" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_ps2_msclk } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_ps2_msclk" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 69 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_ps2_msclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 247 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[0\] 3.3-V LVTTL AB16 " "Info (169178): Pin de0_gpio0_d\[0\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[0] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[0\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 231 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[1\] 3.3-V LVTTL AA16 " "Info (169178): Pin de0_gpio0_d\[1\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[1] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[1\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 170 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[2\] 3.3-V LVTTL AA15 " "Info (169178): Pin de0_gpio0_d\[2\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[2] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[2\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 169 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[3\] 3.3-V LVTTL AB15 " "Info (169178): Pin de0_gpio0_d\[3\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[3] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[3\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 168 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[4\] 3.3-V LVTTL AA14 " "Info (169178): Pin de0_gpio0_d\[4\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[4] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[4\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 167 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[5\] 3.3-V LVTTL AB14 " "Info (169178): Pin de0_gpio0_d\[5\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[5] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[5\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 166 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[6\] 3.3-V LVTTL AB13 " "Info (169178): Pin de0_gpio0_d\[6\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[6] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[6\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 165 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[7\] 3.3-V LVTTL AA13 " "Info (169178): Pin de0_gpio0_d\[7\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[7] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[7\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 232 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[8\] 3.3-V LVTTL AB10 " "Info (169178): Pin de0_gpio0_d\[8\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[8] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[8\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 233 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[9\] 3.3-V LVTTL AA10 " "Info (169178): Pin de0_gpio0_d\[9\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[9] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[9\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 234 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[10\] 3.3-V LVTTL AB8 " "Info (169178): Pin de0_gpio0_d\[10\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[10] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[10\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 235 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[11\] 3.3-V LVTTL AA8 " "Info (169178): Pin de0_gpio0_d\[11\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[11] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[11\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 236 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[12\] 3.3-V LVTTL AB5 " "Info (169178): Pin de0_gpio0_d\[12\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[12] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[12\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 237 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[13\] 3.3-V LVTTL AA5 " "Info (169178): Pin de0_gpio0_d\[13\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[13] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[13\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 238 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[14\] 3.3-V LVTTL AB4 " "Info (169178): Pin de0_gpio0_d\[14\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[14] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[14\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 164 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[15\] 3.3-V LVTTL AA4 " "Info (169178): Pin de0_gpio0_d\[15\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[15] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[15\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 239 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[16\] 3.3-V LVTTL V14 " "Info (169178): Pin de0_gpio0_d\[16\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[16] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[16\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 163 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[17\] 3.3-V LVTTL U14 " "Info (169178): Pin de0_gpio0_d\[17\] uses I/O standard 3.3-V LVTTL at U14" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[17] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[17\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 240 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[18\] 3.3-V LVTTL Y13 " "Info (169178): Pin de0_gpio0_d\[18\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[18] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[18\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 241 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[19\] 3.3-V LVTTL W13 " "Info (169178): Pin de0_gpio0_d\[19\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[19] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[19\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 242 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[20\] 3.3-V LVTTL U13 " "Info (169178): Pin de0_gpio0_d\[20\] uses I/O standard 3.3-V LVTTL at U13" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[20] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[20\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 105 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[21\] 3.3-V LVTTL V12 " "Info (169178): Pin de0_gpio0_d\[21\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[21] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[21\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 106 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[22\] 3.3-V LVTTL R10 " "Info (169178): Pin de0_gpio0_d\[22\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[22] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[22\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 107 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[23\] 3.3-V LVTTL V11 " "Info (169178): Pin de0_gpio0_d\[23\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[23] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[23\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 108 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[24\] 3.3-V LVTTL Y10 " "Info (169178): Pin de0_gpio0_d\[24\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[24] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[24\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 109 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[25\] 3.3-V LVTTL W10 " "Info (169178): Pin de0_gpio0_d\[25\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[25] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[25\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 110 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[26\] 3.3-V LVTTL T8 " "Info (169178): Pin de0_gpio0_d\[26\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[26] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[26\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 111 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[27\] 3.3-V LVTTL V8 " "Info (169178): Pin de0_gpio0_d\[27\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[27] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[27\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 112 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[28\] 3.3-V LVTTL W7 " "Info (169178): Pin de0_gpio0_d\[28\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[28] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[28\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 113 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[29\] 3.3-V LVTTL W6 " "Info (169178): Pin de0_gpio0_d\[29\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[29] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[29\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 114 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[30\] 3.3-V LVTTL V5 " "Info (169178): Pin de0_gpio0_d\[30\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[30] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[30\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 115 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio0_d\[31\] 3.3-V LVTTL U7 " "Info (169178): Pin de0_gpio0_d\[31\] uses I/O standard 3.3-V LVTTL at U7" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[31] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[31\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 116 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[0\] 3.3-V LVTTL AA20 " "Info (169178): Pin de0_gpio1_d\[0\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[0] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[0\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 73 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[1\] 3.3-V LVTTL AB20 " "Info (169178): Pin de0_gpio1_d\[1\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[1] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[1\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 74 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[2\] 3.3-V LVTTL AA19 " "Info (169178): Pin de0_gpio1_d\[2\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[2] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[2\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 75 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[3\] 3.3-V LVTTL AB19 " "Info (169178): Pin de0_gpio1_d\[3\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[3] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[3\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 76 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[4\] 3.3-V LVTTL AB18 " "Info (169178): Pin de0_gpio1_d\[4\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[4] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[4\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 77 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[5\] 3.3-V LVTTL AA18 " "Info (169178): Pin de0_gpio1_d\[5\] uses I/O standard 3.3-V LVTTL at AA18" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[5] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[5\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 78 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[6\] 3.3-V LVTTL AA17 " "Info (169178): Pin de0_gpio1_d\[6\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[6] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[6\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 79 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[7\] 3.3-V LVTTL AB17 " "Info (169178): Pin de0_gpio1_d\[7\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[7] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[7\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 80 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[8\] 3.3-V LVTTL Y17 " "Info (169178): Pin de0_gpio1_d\[8\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[8] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[8\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 81 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[9\] 3.3-V LVTTL W17 " "Info (169178): Pin de0_gpio1_d\[9\] uses I/O standard 3.3-V LVTTL at W17" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[9] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[9\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 82 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[10\] 3.3-V LVTTL U15 " "Info (169178): Pin de0_gpio1_d\[10\] uses I/O standard 3.3-V LVTTL at U15" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[10] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[10\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 83 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[11\] 3.3-V LVTTL T15 " "Info (169178): Pin de0_gpio1_d\[11\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[11] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[11\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 84 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[12\] 3.3-V LVTTL W15 " "Info (169178): Pin de0_gpio1_d\[12\] uses I/O standard 3.3-V LVTTL at W15" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[12] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[12\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 85 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[13\] 3.3-V LVTTL V15 " "Info (169178): Pin de0_gpio1_d\[13\] uses I/O standard 3.3-V LVTTL at V15" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[13] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[13\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 86 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[14\] 3.3-V LVTTL AB9 " "Info (169178): Pin de0_gpio1_d\[14\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[14] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[14\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 87 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[15\] 3.3-V LVTTL AA9 " "Info (169178): Pin de0_gpio1_d\[15\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[15] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[15\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 88 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[16\] 3.3-V LVTTL AA7 " "Info (169178): Pin de0_gpio1_d\[16\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[16] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[16\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 89 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[17\] 3.3-V LVTTL AB7 " "Info (169178): Pin de0_gpio1_d\[17\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[17] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[17\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 90 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[18\] 3.3-V LVTTL T14 " "Info (169178): Pin de0_gpio1_d\[18\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[18] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[18\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 91 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[19\] 3.3-V LVTTL R14 " "Info (169178): Pin de0_gpio1_d\[19\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[19] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[19\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 92 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[20\] 3.3-V LVTTL U12 " "Info (169178): Pin de0_gpio1_d\[20\] uses I/O standard 3.3-V LVTTL at U12" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[20] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[20\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 93 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[21\] 3.3-V LVTTL T12 " "Info (169178): Pin de0_gpio1_d\[21\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[21] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[21\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 94 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[22\] 3.3-V LVTTL R11 " "Info (169178): Pin de0_gpio1_d\[22\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[22] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[22\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 95 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[23\] 3.3-V LVTTL R12 " "Info (169178): Pin de0_gpio1_d\[23\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[23] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[23\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 96 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[24\] 3.3-V LVTTL U10 " "Info (169178): Pin de0_gpio1_d\[24\] uses I/O standard 3.3-V LVTTL at U10" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[24] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[24\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 97 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[25\] 3.3-V LVTTL T10 " "Info (169178): Pin de0_gpio1_d\[25\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[25] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[25\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 98 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[26\] 3.3-V LVTTL U9 " "Info (169178): Pin de0_gpio1_d\[26\] uses I/O standard 3.3-V LVTTL at U9" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[26] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[26\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 99 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[27\] 3.3-V LVTTL T9 " "Info (169178): Pin de0_gpio1_d\[27\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[27] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[27\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 100 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[28\] 3.3-V LVTTL Y7 " "Info (169178): Pin de0_gpio1_d\[28\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[28] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[28\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 101 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[29\] 3.3-V LVTTL U8 " "Info (169178): Pin de0_gpio1_d\[29\] uses I/O standard 3.3-V LVTTL at U8" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[29] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[29\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 102 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[30\] 3.3-V LVTTL V6 " "Info (169178): Pin de0_gpio1_d\[30\] uses I/O standard 3.3-V LVTTL at V6" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[30] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[30\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 103 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_gpio1_d\[31\] 3.3-V LVTTL V7 " "Info (169178): Pin de0_gpio1_d\[31\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[31] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[31\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 104 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "de0_clock_50 3.3-V LVTTL G21 " "Info (169178): Pin de0_clock_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_clock_50 } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_clock_50" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 15 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_clock_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 256 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "85 " "Warning (169064): Following 85 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_fl_dq\[0\] a permanently disabled " "Info (169065): Pin de0_fl_dq\[0\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[0] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[0\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 147 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_fl_dq\[1\] a permanently disabled " "Info (169065): Pin de0_fl_dq\[1\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[1] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[1\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 148 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_fl_dq\[2\] a permanently disabled " "Info (169065): Pin de0_fl_dq\[2\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[2] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[2\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 149 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_fl_dq\[3\] a permanently disabled " "Info (169065): Pin de0_fl_dq\[3\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[3] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[3\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 150 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_fl_dq\[4\] a permanently disabled " "Info (169065): Pin de0_fl_dq\[4\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[4] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[4\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 151 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_fl_dq\[5\] a permanently disabled " "Info (169065): Pin de0_fl_dq\[5\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[5] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[5\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 152 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_fl_dq\[6\] a permanently disabled " "Info (169065): Pin de0_fl_dq\[6\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[6] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[6\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 153 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_fl_dq\[7\] a permanently disabled " "Info (169065): Pin de0_fl_dq\[7\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[7] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[7\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 154 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_fl_dq\[8\] a permanently disabled " "Info (169065): Pin de0_fl_dq\[8\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[8] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[8\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 155 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_fl_dq\[9\] a permanently disabled " "Info (169065): Pin de0_fl_dq\[9\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[9] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[9\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 156 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_fl_dq\[10\] a permanently disabled " "Info (169065): Pin de0_fl_dq\[10\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[10] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[10\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 157 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_fl_dq\[11\] a permanently disabled " "Info (169065): Pin de0_fl_dq\[11\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[11] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[11\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 158 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_fl_dq\[12\] a permanently disabled " "Info (169065): Pin de0_fl_dq\[12\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[12] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[12\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 159 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_fl_dq\[13\] a permanently disabled " "Info (169065): Pin de0_fl_dq\[13\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[13] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[13\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 160 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_fl_dq\[14\] a permanently disabled " "Info (169065): Pin de0_fl_dq\[14\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[14] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[14\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 161 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_fl_dq\[15\] a permanently disabled " "Info (169065): Pin de0_fl_dq\[15\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_fl_dq[15] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_fl_dq\[15\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 44 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_fl_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 162 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_lcd_data\[0\] a permanently disabled " "Info (169065): Pin de0_lcd_data\[0\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_lcd_data[0] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_lcd_data\[0\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 58 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_lcd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 117 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_lcd_data\[1\] a permanently disabled " "Info (169065): Pin de0_lcd_data\[1\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_lcd_data[1] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_lcd_data\[1\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 58 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_lcd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 118 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_lcd_data\[2\] a permanently disabled " "Info (169065): Pin de0_lcd_data\[2\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_lcd_data[2] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_lcd_data\[2\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 58 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_lcd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 119 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_lcd_data\[3\] a permanently disabled " "Info (169065): Pin de0_lcd_data\[3\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_lcd_data[3] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_lcd_data\[3\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 58 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_lcd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 120 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_lcd_data\[4\] a permanently disabled " "Info (169065): Pin de0_lcd_data\[4\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_lcd_data[4] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_lcd_data\[4\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 58 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_lcd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 121 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_lcd_data\[5\] a permanently disabled " "Info (169065): Pin de0_lcd_data\[5\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_lcd_data[5] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_lcd_data\[5\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 58 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_lcd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 122 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_lcd_data\[6\] a permanently disabled " "Info (169065): Pin de0_lcd_data\[6\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_lcd_data[6] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_lcd_data\[6\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 58 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_lcd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 123 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_lcd_data\[7\] a permanently disabled " "Info (169065): Pin de0_lcd_data\[7\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_lcd_data[7] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_lcd_data\[7\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 58 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_lcd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 124 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_sd_dat0 a permanently disabled " "Info (169065): Pin de0_sd_dat0 has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sd_dat0 } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sd_dat0" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 60 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sd_dat0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 253 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_sd_dat3 a permanently disabled " "Info (169065): Pin de0_sd_dat3 has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sd_dat3 } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sd_dat3" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 61 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sd_dat3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 252 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_sd_cmd a permanently disabled " "Info (169065): Pin de0_sd_cmd has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_sd_cmd } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_sd_cmd" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 62 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_sd_cmd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 251 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_ps2_kbdat a permanently disabled " "Info (169065): Pin de0_ps2_kbdat has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_ps2_kbdat } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_ps2_kbdat" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 66 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_ps2_kbdat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 250 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_ps2_kbclk a permanently disabled " "Info (169065): Pin de0_ps2_kbclk has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_ps2_kbclk } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_ps2_kbclk" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 67 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_ps2_kbclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 249 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_ps2_msdat a permanently disabled " "Info (169065): Pin de0_ps2_msdat has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_ps2_msdat } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_ps2_msdat" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 68 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_ps2_msdat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 248 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_ps2_msclk a permanently disabled " "Info (169065): Pin de0_ps2_msclk has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_ps2_msclk } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_ps2_msclk" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 69 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_ps2_msclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 247 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[1\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[1\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[1] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[1\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 170 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[2\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[2\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[2] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[2\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 169 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[3\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[3\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[3] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[3\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 168 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[4\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[4\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[4] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[4\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 167 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[5\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[5\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[5] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[5\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 166 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[6\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[6\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[6] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[6\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 165 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[12\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[12\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[12] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[12\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 237 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[13\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[13\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[13] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[13\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 238 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[14\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[14\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[14] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[14\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 164 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[16\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[16\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[16] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[16\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 163 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[20\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[20\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[20] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[20\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 105 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[21\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[21\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[21] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[21\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 106 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[22\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[22\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[22] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[22\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 107 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[23\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[23\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[23] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[23\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 108 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[24\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[24\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[24] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[24\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 109 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[25\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[25\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[25] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[25\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 110 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[26\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[26\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[26] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[26\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 111 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[27\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[27\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[27] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[27\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 112 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[28\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[28\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[28] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[28\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 113 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[29\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[29\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[29] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[29\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 114 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[30\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[30\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[30] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[30\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 115 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio0_d\[31\] a permanently disabled " "Info (169065): Pin de0_gpio0_d\[31\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio0_d[31] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio0_d\[31\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 79 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio0_d[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 116 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[0\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[0\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[0] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[0\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 73 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[1\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[1\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[1] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[1\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 74 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[2\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[2\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[2] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[2\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 75 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[3\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[3\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[3] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[3\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 76 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[4\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[4\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[4] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[4\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 77 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[5\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[5\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[5] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[5\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 78 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[6\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[6\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[6] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[6\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 79 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[7\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[7\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[7] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[7\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 80 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[8\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[8\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[8] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[8\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 81 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[9\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[9\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[9] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[9\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 82 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[10\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[10\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[10] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[10\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 83 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[11\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[11\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[11] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[11\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 84 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[12\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[12\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[12] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[12\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 85 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[13\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[13\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[13] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[13\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 86 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[14\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[14\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[14] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[14\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 87 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[15\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[15\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[15] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[15\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 88 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[16\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[16\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[16] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[16\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 89 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[17\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[17\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[17] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[17\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 90 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[18\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[18\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[18] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[18\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 91 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[19\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[19\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[19] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[19\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 92 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[20\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[20\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[20] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[20\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 93 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[21\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[21\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[21] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[21\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 94 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[22\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[22\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[22] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[22\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 95 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[23\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[23\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[23] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[23\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 96 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[24\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[24\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[24] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[24\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 97 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[25\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[25\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[25] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[25\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 98 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[26\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[26\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[26] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[26\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 99 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[27\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[27\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[27] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[27\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 100 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[28\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[28\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[28] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[28\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 101 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[29\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[29\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[29] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[29\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 102 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[30\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[30\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[30] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[30\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 103 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "de0_gpio1_d\[31\] a permanently disabled " "Info (169065): Pin de0_gpio1_d\[31\] has a permanently disabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { de0_gpio1_d[31] } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de0_gpio1_d\[31\]" } } } } { "source/de0top.v" "" { Text "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/source/de0top.v" 84 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { de0_gpio1_d[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/" { { 0 { 0 ""} 0 104 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/output_files/vm1.fit.smsg " "Info (144001): Generated suppressed messages file C:/Users/V/Desktop/FPGA/1801VM1_verilog_model/vm1_rev10a/Model/output_files/vm1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 702 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 702 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "615 " "Info: Peak virtual memory: 615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 14 23:39:54 2015 " "Info: Processing ended: Sat Mar 14 23:39:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Info: Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Info: Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
