

================================================================
== Vitis HLS Report for 'covariance_Pipeline_VITIS_LOOP_5_1'
================================================================
* Date:           Wed Apr  5 23:28:22 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.422 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1042|     1042|  5.210 us|  5.210 us|  1042|  1042|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |     1040|     1040|        49|         32|          1|    32|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 49


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 1
  Pipeline-0 : II = 32, D = 49, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 52 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_7_2"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:5]   --->   Operation 56 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.78ns)   --->   "%icmp_ln5 = icmp_eq  i6 %j_1, i6 32" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:5]   --->   Operation 58 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.78ns)   --->   "%add_ln5 = add i6 %j_1, i6 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:5]   --->   Operation 60 'add' 'add_ln5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %VITIS_LOOP_7_2.split, void %for.body30.lr.ph.preheader.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:5]   --->   Operation 61 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.35ns)   --->   "%xor_ln8 = xor i6 %j_1, i6 32" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 62 'xor' 'xor_ln8' <Predicate = (!icmp_ln5)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %j_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 63 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln8_1 = sext i7 %tmp_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 64 'sext' 'sext_ln8_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln8_8 = zext i8 %sext_ln8_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 65 'zext' 'zext_ln8_8' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_addr_6 = getelementptr i32 %data, i64 0, i64 %zext_ln8_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 66 'getelementptr' 'data_addr_6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln8_2 = sext i6 %xor_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 67 'sext' 'sext_ln8_2' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln8_9 = zext i8 %sext_ln8_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 68 'zext' 'zext_ln8_9' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data_addr_7 = getelementptr i32 %data, i64 0, i64 %zext_ln8_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 69 'getelementptr' 'data_addr_7' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%data_load_6 = load i10 %data_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 70 'load' 'data_load_6' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%data_load_7 = load i10 %data_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 71 'load' 'data_load_7' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln5 = store i6 %add_ln5, i6 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:5]   --->   Operation 72 'store' 'store_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln8_5 = sext i7 %tmp_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 73 'sext' 'sext_ln8_5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln8_16 = zext i9 %sext_ln8_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 74 'zext' 'zext_ln8_16' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%data_addr_14 = getelementptr i32 %data, i64 0, i64 %zext_ln8_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 75 'getelementptr' 'data_addr_14' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln8_6 = sext i6 %xor_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 76 'sext' 'sext_ln8_6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln8_17 = zext i9 %sext_ln8_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 77 'zext' 'zext_ln8_17' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%data_addr_15 = getelementptr i32 %data, i64 0, i64 %zext_ln8_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 78 'getelementptr' 'data_addr_15' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 79 [1/2] (1.23ns)   --->   "%data_load_6 = load i10 %data_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 79 'load' 'data_load_6' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln8_6 = trunc i32 %data_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 80 'trunc' 'trunc_ln8_6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 81 [1/2] (1.23ns)   --->   "%data_load_7 = load i10 %data_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 81 'load' 'data_load_7' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln8_7 = trunc i32 %data_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 82 'trunc' 'trunc_ln8_7' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (1.23ns)   --->   "%data_load_14 = load i10 %data_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 83 'load' 'data_load_14' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 84 [2/2] (1.23ns)   --->   "%data_load_15 = load i10 %data_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 84 'load' 'data_load_15' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 85 [1/1] (1.00ns)   --->   "%add_ln9_5 = add i31 %trunc_ln8_6, i31 %trunc_ln8_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 85 'add' 'add_ln9_5' <Predicate = (!icmp_ln5)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.24>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i6 %j_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 86 'zext' 'zext_ln8' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %j_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 87 'bitconcatenate' 'tmp_8_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln8_20 = zext i10 %tmp_8_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 88 'zext' 'zext_ln8_20' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%data_addr_18 = getelementptr i32 %data, i64 0, i64 %zext_ln8_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 89 'getelementptr' 'data_addr_18' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.78ns)   --->   "%add_ln8_4 = add i10 %zext_ln8, i10 608" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 90 'add' 'add_ln8_4' <Predicate = (!icmp_ln5)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln8_21 = zext i10 %add_ln8_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 91 'zext' 'zext_ln8_21' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%data_addr_19 = getelementptr i32 %data, i64 0, i64 %zext_ln8_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 92 'getelementptr' 'data_addr_19' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 93 [1/2] (1.23ns)   --->   "%data_load_14 = load i10 %data_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 93 'load' 'data_load_14' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln8_14 = trunc i32 %data_load_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 94 'trunc' 'trunc_ln8_14' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 95 [1/2] (1.23ns)   --->   "%data_load_15 = load i10 %data_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 95 'load' 'data_load_15' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln8_15 = trunc i32 %data_load_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 96 'trunc' 'trunc_ln8_15' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (1.23ns)   --->   "%data_load_18 = load i10 %data_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 97 'load' 'data_load_18' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 98 [2/2] (1.23ns)   --->   "%data_load_19 = load i10 %data_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 98 'load' 'data_load_19' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 99 [1/1] (1.00ns)   --->   "%add_ln9_12 = add i31 %trunc_ln8_14, i31 %trunc_ln8_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 99 'add' 'add_ln9_12' <Predicate = (!icmp_ln5)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.24>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %j_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 100 'bitconcatenate' 'tmp_10_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln8_24 = zext i10 %tmp_10_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 101 'zext' 'zext_ln8_24' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%data_addr_22 = getelementptr i32 %data, i64 0, i64 %zext_ln8_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 102 'getelementptr' 'data_addr_22' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.78ns)   --->   "%add_ln8_6 = add i10 %zext_ln8, i10 736" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 103 'add' 'add_ln8_6' <Predicate = (!icmp_ln5)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln8_25 = zext i10 %add_ln8_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 104 'zext' 'zext_ln8_25' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%data_addr_23 = getelementptr i32 %data, i64 0, i64 %zext_ln8_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 105 'getelementptr' 'data_addr_23' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (1.23ns)   --->   "%data_load_18 = load i10 %data_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 106 'load' 'data_load_18' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln8_18 = trunc i32 %data_load_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 107 'trunc' 'trunc_ln8_18' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 108 [1/2] (1.23ns)   --->   "%data_load_19 = load i10 %data_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 108 'load' 'data_load_19' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln8_19 = trunc i32 %data_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 109 'trunc' 'trunc_ln8_19' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 110 [2/2] (1.23ns)   --->   "%data_load_22 = load i10 %data_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 110 'load' 'data_load_22' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 111 [2/2] (1.23ns)   --->   "%data_load_23 = load i10 %data_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 111 'load' 'data_load_23' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 112 [1/1] (1.00ns)   --->   "%add_ln9_17 = add i31 %trunc_ln8_18, i31 %trunc_ln8_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 112 'add' 'add_ln9_17' <Predicate = (!icmp_ln5)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.24>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln8_2 = zext i6 %j_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 113 'zext' 'zext_ln8_2' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %j_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 114 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.77ns)   --->   "%add_ln8_1 = add i9 %zext_ln8_2, i9 288" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 115 'add' 'add_ln8_1' <Predicate = (!icmp_ln5)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln8_7 = sext i9 %tmp_3_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 116 'sext' 'sext_ln8_7' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln8_26 = zext i10 %sext_ln8_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 117 'zext' 'zext_ln8_26' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%data_addr_24 = getelementptr i32 %data, i64 0, i64 %zext_ln8_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 118 'getelementptr' 'data_addr_24' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln8_8 = sext i9 %add_ln8_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 119 'sext' 'sext_ln8_8' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln8_27 = zext i10 %sext_ln8_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 120 'zext' 'zext_ln8_27' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%data_addr_25 = getelementptr i32 %data, i64 0, i64 %zext_ln8_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 121 'getelementptr' 'data_addr_25' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 122 [1/2] (1.23ns)   --->   "%data_load_22 = load i10 %data_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 122 'load' 'data_load_22' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln8_22 = trunc i32 %data_load_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 123 'trunc' 'trunc_ln8_22' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 124 [1/2] (1.23ns)   --->   "%data_load_23 = load i10 %data_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 124 'load' 'data_load_23' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln8_23 = trunc i32 %data_load_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 125 'trunc' 'trunc_ln8_23' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 126 [2/2] (1.23ns)   --->   "%data_load_24 = load i10 %data_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 126 'load' 'data_load_24' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 127 [2/2] (1.23ns)   --->   "%data_load_25 = load i10 %data_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 127 'load' 'data_load_25' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 128 [1/1] (1.00ns)   --->   "%add_ln9_20 = add i31 %trunc_ln8_22, i31 %trunc_ln8_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 128 'add' 'add_ln9_20' <Predicate = (!icmp_ln5)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.24>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %j_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 129 'bitconcatenate' 'tmp_4_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.77ns)   --->   "%add_ln8_2 = add i9 %zext_ln8_2, i9 352" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 130 'add' 'add_ln8_2' <Predicate = (!icmp_ln5)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln8_9 = sext i9 %tmp_4_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 131 'sext' 'sext_ln8_9' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln8_28 = zext i10 %sext_ln8_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 132 'zext' 'zext_ln8_28' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%data_addr_26 = getelementptr i32 %data, i64 0, i64 %zext_ln8_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 133 'getelementptr' 'data_addr_26' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln8_10 = sext i9 %add_ln8_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 134 'sext' 'sext_ln8_10' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln8_29 = zext i10 %sext_ln8_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 135 'zext' 'zext_ln8_29' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%data_addr_27 = getelementptr i32 %data, i64 0, i64 %zext_ln8_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 136 'getelementptr' 'data_addr_27' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_6 : Operation 137 [1/2] (1.23ns)   --->   "%data_load_24 = load i10 %data_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 137 'load' 'data_load_24' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln8_24 = trunc i32 %data_load_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 138 'trunc' 'trunc_ln8_24' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_6 : Operation 139 [1/2] (1.23ns)   --->   "%data_load_25 = load i10 %data_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 139 'load' 'data_load_25' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln8_25 = trunc i32 %data_load_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 140 'trunc' 'trunc_ln8_25' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_6 : Operation 141 [2/2] (1.23ns)   --->   "%data_load_26 = load i10 %data_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 141 'load' 'data_load_26' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 142 [2/2] (1.23ns)   --->   "%data_load_27 = load i10 %data_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 142 'load' 'data_load_27' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 143 [1/1] (1.00ns)   --->   "%add_ln9_23 = add i31 %trunc_ln8_24, i31 %trunc_ln8_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 143 'add' 'add_ln9_23' <Predicate = (!icmp_ln5)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.24>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln8_13 = sext i7 %tmp_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 144 'sext' 'sext_ln8_13' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln8_32 = zext i10 %sext_ln8_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 145 'zext' 'zext_ln8_32' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%data_addr_30 = getelementptr i32 %data, i64 0, i64 %zext_ln8_32" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 146 'getelementptr' 'data_addr_30' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln8_14 = sext i6 %xor_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 147 'sext' 'sext_ln8_14' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln8_33 = zext i10 %sext_ln8_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 148 'zext' 'zext_ln8_33' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%data_addr_31 = getelementptr i32 %data, i64 0, i64 %zext_ln8_33" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 149 'getelementptr' 'data_addr_31' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_7 : Operation 150 [1/2] (1.23ns)   --->   "%data_load_26 = load i10 %data_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 150 'load' 'data_load_26' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln8_26 = trunc i32 %data_load_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 151 'trunc' 'trunc_ln8_26' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_7 : Operation 152 [1/2] (1.23ns)   --->   "%data_load_27 = load i10 %data_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 152 'load' 'data_load_27' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln8_27 = trunc i32 %data_load_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 153 'trunc' 'trunc_ln8_27' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_7 : Operation 154 [2/2] (1.23ns)   --->   "%data_load_30 = load i10 %data_addr_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 154 'load' 'data_load_30' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 155 [2/2] (1.23ns)   --->   "%data_load_31 = load i10 %data_addr_31" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 155 'load' 'data_load_31' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 156 [1/1] (1.00ns)   --->   "%add_ln9_24 = add i31 %trunc_ln8_26, i31 %trunc_ln8_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 156 'add' 'add_ln9_24' <Predicate = (!icmp_ln5)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.24>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%j_cast = zext i6 %j_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:5]   --->   Operation 157 'zext' 'j_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %j_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 158 'getelementptr' 'data_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln8_3 = zext i6 %xor_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 159 'zext' 'zext_ln8_3' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr i32 %data, i64 0, i64 %zext_ln8_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 160 'getelementptr' 'data_addr_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (1.23ns)   --->   "%data_load = load i10 %data_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 161 'load' 'data_load' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 162 [2/2] (1.23ns)   --->   "%data_load_1 = load i10 %data_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 162 'load' 'data_load_1' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 163 [1/2] (1.23ns)   --->   "%data_load_30 = load i10 %data_addr_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 163 'load' 'data_load_30' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln8_30 = trunc i32 %data_load_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 164 'trunc' 'trunc_ln8_30' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_8 : Operation 165 [1/2] (1.23ns)   --->   "%data_load_31 = load i10 %data_addr_31" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 165 'load' 'data_load_31' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln8_31 = trunc i32 %data_load_31" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 166 'trunc' 'trunc_ln8_31' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (1.00ns)   --->   "%add_ln9_27 = add i31 %trunc_ln8_30, i31 %trunc_ln8_31" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 167 'add' 'add_ln9_27' <Predicate = (!icmp_ln5)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.24>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln8_4 = zext i7 %tmp_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 168 'zext' 'zext_ln8_4' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr i32 %data, i64 0, i64 %zext_ln8_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 169 'getelementptr' 'data_addr_2' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i6 %xor_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 170 'sext' 'sext_ln8' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln8_5 = zext i7 %sext_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 171 'zext' 'zext_ln8_5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%data_addr_3 = getelementptr i32 %data, i64 0, i64 %zext_ln8_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 172 'getelementptr' 'data_addr_3' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_9 : Operation 173 [1/2] (1.23ns)   --->   "%data_load = load i10 %data_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 173 'load' 'data_load' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 174 [1/2] (1.23ns)   --->   "%data_load_1 = load i10 %data_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 174 'load' 'data_load_1' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i32 %data_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 175 'trunc' 'trunc_ln8' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln8_1 = trunc i32 %data_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 176 'trunc' 'trunc_ln8_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_9 : Operation 177 [2/2] (1.23ns)   --->   "%data_load_2 = load i10 %data_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 177 'load' 'data_load_2' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 178 [2/2] (1.23ns)   --->   "%data_load_3 = load i10 %data_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 178 'load' 'data_load_3' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 179 [1/1] (1.00ns)   --->   "%add_ln9_1 = add i31 %trunc_ln8_1, i31 %trunc_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 179 'add' 'add_ln9_1' <Predicate = (!icmp_ln5)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.24>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i6 %j_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 180 'zext' 'zext_ln8_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_1_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %j_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 181 'bitconcatenate' 'tmp_1_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln8_6 = zext i8 %tmp_1_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 182 'zext' 'zext_ln8_6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%data_addr_4 = getelementptr i32 %data, i64 0, i64 %zext_ln8_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 183 'getelementptr' 'data_addr_4' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.76ns)   --->   "%add_ln8 = add i8 %zext_ln8_1, i8 160" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 184 'add' 'add_ln8' <Predicate = (!icmp_ln5)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln8_7 = zext i8 %add_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 185 'zext' 'zext_ln8_7' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%data_addr_5 = getelementptr i32 %data, i64 0, i64 %zext_ln8_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 186 'getelementptr' 'data_addr_5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_10 : Operation 187 [1/2] (1.23ns)   --->   "%data_load_2 = load i10 %data_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 187 'load' 'data_load_2' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln8_2 = trunc i32 %data_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 188 'trunc' 'trunc_ln8_2' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_10 : Operation 189 [1/2] (1.23ns)   --->   "%data_load_3 = load i10 %data_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 189 'load' 'data_load_3' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln8_3 = trunc i32 %data_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 190 'trunc' 'trunc_ln8_3' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_10 : Operation 191 [2/2] (1.23ns)   --->   "%data_load_4 = load i10 %data_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 191 'load' 'data_load_4' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 192 [2/2] (1.23ns)   --->   "%data_load_5 = load i10 %data_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 192 'load' 'data_load_5' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 193 [1/1] (1.00ns)   --->   "%add_ln9_2 = add i31 %trunc_ln8_2, i31 %trunc_ln8_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 193 'add' 'add_ln9_2' <Predicate = (!icmp_ln5)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.69>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln8_10 = zext i9 %tmp_3_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 194 'zext' 'zext_ln8_10' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%data_addr_8 = getelementptr i32 %data, i64 0, i64 %zext_ln8_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 195 'getelementptr' 'data_addr_8' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln8_11 = zext i9 %add_ln8_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 196 'zext' 'zext_ln8_11' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%data_addr_9 = getelementptr i32 %data, i64 0, i64 %zext_ln8_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 197 'getelementptr' 'data_addr_9' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_11 : Operation 198 [1/2] (1.23ns)   --->   "%data_load_4 = load i10 %data_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 198 'load' 'data_load_4' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln8_4 = trunc i32 %data_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 199 'trunc' 'trunc_ln8_4' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_11 : Operation 200 [1/2] (1.23ns)   --->   "%data_load_5 = load i10 %data_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 200 'load' 'data_load_5' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln8_5 = trunc i32 %data_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 201 'trunc' 'trunc_ln8_5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_11 : Operation 202 [2/2] (1.23ns)   --->   "%data_load_8 = load i10 %data_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 202 'load' 'data_load_8' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 203 [2/2] (1.23ns)   --->   "%data_load_9 = load i10 %data_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 203 'load' 'data_load_9' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_3 = add i31 %add_ln9_2, i31 %add_ln9_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 204 'add' 'add_ln9_3' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_4 = add i31 %trunc_ln8_4, i31 %trunc_ln8_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 205 'add' 'add_ln9_4' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 206 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln9_6 = add i31 %add_ln9_5, i31 %add_ln9_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 206 'add' 'add_ln9_6' <Predicate = (!icmp_ln5)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 207 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln9_7 = add i31 %add_ln9_6, i31 %add_ln9_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 207 'add' 'add_ln9_7' <Predicate = (!icmp_ln5)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.24>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln8_12 = zext i9 %tmp_4_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 208 'zext' 'zext_ln8_12' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%data_addr_10 = getelementptr i32 %data, i64 0, i64 %zext_ln8_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 209 'getelementptr' 'data_addr_10' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln8_13 = zext i9 %add_ln8_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 210 'zext' 'zext_ln8_13' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%data_addr_11 = getelementptr i32 %data, i64 0, i64 %zext_ln8_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 211 'getelementptr' 'data_addr_11' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_12 : Operation 212 [1/2] (1.23ns)   --->   "%data_load_8 = load i10 %data_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 212 'load' 'data_load_8' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln8_8 = trunc i32 %data_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 213 'trunc' 'trunc_ln8_8' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_12 : Operation 214 [1/2] (1.23ns)   --->   "%data_load_9 = load i10 %data_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 214 'load' 'data_load_9' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln8_9 = trunc i32 %data_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 215 'trunc' 'trunc_ln8_9' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_12 : Operation 216 [2/2] (1.23ns)   --->   "%data_load_10 = load i10 %data_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 216 'load' 'data_load_10' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 217 [2/2] (1.23ns)   --->   "%data_load_11 = load i10 %data_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 217 'load' 'data_load_11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 218 [1/1] (1.00ns)   --->   "%add_ln9_8 = add i31 %trunc_ln8_8, i31 %trunc_ln8_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 218 'add' 'add_ln9_8' <Predicate = (!icmp_ln5)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.24>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln8_3 = sext i8 %tmp_1_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 219 'sext' 'sext_ln8_3' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln8_14 = zext i9 %sext_ln8_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 220 'zext' 'zext_ln8_14' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%data_addr_12 = getelementptr i32 %data, i64 0, i64 %zext_ln8_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 221 'getelementptr' 'data_addr_12' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln8_4 = sext i8 %add_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 222 'sext' 'sext_ln8_4' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln8_15 = zext i9 %sext_ln8_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 223 'zext' 'zext_ln8_15' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%data_addr_13 = getelementptr i32 %data, i64 0, i64 %zext_ln8_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 224 'getelementptr' 'data_addr_13' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_13 : Operation 225 [1/2] (1.23ns)   --->   "%data_load_10 = load i10 %data_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 225 'load' 'data_load_10' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln8_10 = trunc i32 %data_load_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 226 'trunc' 'trunc_ln8_10' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_13 : Operation 227 [1/2] (1.23ns)   --->   "%data_load_11 = load i10 %data_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 227 'load' 'data_load_11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln8_11 = trunc i32 %data_load_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 228 'trunc' 'trunc_ln8_11' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_13 : Operation 229 [2/2] (1.23ns)   --->   "%data_load_12 = load i10 %data_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 229 'load' 'data_load_12' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 230 [2/2] (1.23ns)   --->   "%data_load_13 = load i10 %data_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 230 'load' 'data_load_13' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 231 [1/1] (1.00ns)   --->   "%add_ln9_9 = add i31 %trunc_ln8_10, i31 %trunc_ln8_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 231 'add' 'add_ln9_9' <Predicate = (!icmp_ln5)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.69>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %j_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 232 'bitconcatenate' 'tmp_7_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln8_18 = zext i10 %tmp_7_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 233 'zext' 'zext_ln8_18' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%data_addr_16 = getelementptr i32 %data, i64 0, i64 %zext_ln8_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 234 'getelementptr' 'data_addr_16' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.78ns)   --->   "%add_ln8_3 = add i10 %zext_ln8, i10 544" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 235 'add' 'add_ln8_3' <Predicate = (!icmp_ln5)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln8_19 = zext i10 %add_ln8_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 236 'zext' 'zext_ln8_19' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%data_addr_17 = getelementptr i32 %data, i64 0, i64 %zext_ln8_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 237 'getelementptr' 'data_addr_17' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_14 : Operation 238 [1/2] (1.23ns)   --->   "%data_load_12 = load i10 %data_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 238 'load' 'data_load_12' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln8_12 = trunc i32 %data_load_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 239 'trunc' 'trunc_ln8_12' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_14 : Operation 240 [1/2] (1.23ns)   --->   "%data_load_13 = load i10 %data_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 240 'load' 'data_load_13' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln8_13 = trunc i32 %data_load_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 241 'trunc' 'trunc_ln8_13' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_14 : Operation 242 [2/2] (1.23ns)   --->   "%data_load_16 = load i10 %data_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 242 'load' 'data_load_16' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 243 [2/2] (1.23ns)   --->   "%data_load_17 = load i10 %data_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 243 'load' 'data_load_17' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_10 = add i31 %add_ln9_9, i31 %add_ln9_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 244 'add' 'add_ln9_10' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_11 = add i31 %trunc_ln8_12, i31 %trunc_ln8_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 245 'add' 'add_ln9_11' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 246 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln9_13 = add i31 %add_ln9_12, i31 %add_ln9_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 246 'add' 'add_ln9_13' <Predicate = (!icmp_ln5)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 247 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln9_14 = add i31 %add_ln9_13, i31 %add_ln9_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 247 'add' 'add_ln9_14' <Predicate = (!icmp_ln5)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.02>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %j_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 248 'bitconcatenate' 'tmp_9_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln8_22 = zext i10 %tmp_9_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 249 'zext' 'zext_ln8_22' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%data_addr_20 = getelementptr i32 %data, i64 0, i64 %zext_ln8_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 250 'getelementptr' 'data_addr_20' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.78ns)   --->   "%add_ln8_5 = add i10 %zext_ln8, i10 672" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 251 'add' 'add_ln8_5' <Predicate = (!icmp_ln5)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln8_23 = zext i10 %add_ln8_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 252 'zext' 'zext_ln8_23' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%data_addr_21 = getelementptr i32 %data, i64 0, i64 %zext_ln8_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 253 'getelementptr' 'data_addr_21' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_15 : Operation 254 [1/2] (1.23ns)   --->   "%data_load_16 = load i10 %data_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 254 'load' 'data_load_16' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln8_16 = trunc i32 %data_load_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 255 'trunc' 'trunc_ln8_16' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_15 : Operation 256 [1/2] (1.23ns)   --->   "%data_load_17 = load i10 %data_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 256 'load' 'data_load_17' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln8_17 = trunc i32 %data_load_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 257 'trunc' 'trunc_ln8_17' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_15 : Operation 258 [2/2] (1.23ns)   --->   "%data_load_20 = load i10 %data_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 258 'load' 'data_load_20' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 259 [2/2] (1.23ns)   --->   "%data_load_21 = load i10 %data_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 259 'load' 'data_load_21' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_16 = add i31 %trunc_ln8_16, i31 %trunc_ln8_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 260 'add' 'add_ln9_16' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 261 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln9_18 = add i31 %add_ln9_17, i31 %add_ln9_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 261 'add' 'add_ln9_18' <Predicate = (!icmp_ln5)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 1.96>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln8_11 = sext i8 %tmp_1_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 262 'sext' 'sext_ln8_11' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln8_30 = zext i10 %sext_ln8_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 263 'zext' 'zext_ln8_30' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%data_addr_28 = getelementptr i32 %data, i64 0, i64 %zext_ln8_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 264 'getelementptr' 'data_addr_28' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln8_12 = sext i8 %add_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 265 'sext' 'sext_ln8_12' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln8_31 = zext i10 %sext_ln8_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 266 'zext' 'zext_ln8_31' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%data_addr_29 = getelementptr i32 %data, i64 0, i64 %zext_ln8_31" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 267 'getelementptr' 'data_addr_29' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_16 : Operation 268 [1/2] (1.23ns)   --->   "%data_load_20 = load i10 %data_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 268 'load' 'data_load_20' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln8_20 = trunc i32 %data_load_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 269 'trunc' 'trunc_ln8_20' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_16 : Operation 270 [1/2] (1.23ns)   --->   "%data_load_21 = load i10 %data_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 270 'load' 'data_load_21' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln8_21 = trunc i32 %data_load_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 271 'trunc' 'trunc_ln8_21' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_16 : Operation 272 [2/2] (1.23ns)   --->   "%data_load_28 = load i10 %data_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 272 'load' 'data_load_28' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 273 [2/2] (1.23ns)   --->   "%data_load_29 = load i10 %data_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 273 'load' 'data_load_29' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_19 = add i31 %trunc_ln8_20, i31 %trunc_ln8_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 274 'add' 'add_ln9_19' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 275 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln9_21 = add i31 %add_ln9_20, i31 %add_ln9_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 275 'add' 'add_ln9_21' <Predicate = (!icmp_ln5)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.42>
ST_17 : Operation 276 [1/2] (1.23ns)   --->   "%data_load_28 = load i10 %data_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 276 'load' 'data_load_28' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln8_28 = trunc i32 %data_load_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 277 'trunc' 'trunc_ln8_28' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_17 : Operation 278 [1/2] (1.23ns)   --->   "%data_load_29 = load i10 %data_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 278 'load' 'data_load_29' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln8_29 = trunc i32 %data_load_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8]   --->   Operation 279 'trunc' 'trunc_ln8_29' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_22 = add i31 %add_ln9_21, i31 %add_ln9_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 280 'add' 'add_ln9_22' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_25 = add i31 %add_ln9_24, i31 %add_ln9_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 281 'add' 'add_ln9_25' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_26 = add i31 %trunc_ln8_28, i31 %trunc_ln8_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 282 'add' 'add_ln9_26' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 283 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln9_28 = add i31 %add_ln9_27, i31 %add_ln9_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 283 'add' 'add_ln9_28' <Predicate = (!icmp_ln5)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 284 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln9_29 = add i31 %add_ln9_28, i31 %add_ln9_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 284 'add' 'add_ln9_29' <Predicate = (!icmp_ln5)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 285 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln9_30 = add i31 %add_ln9_29, i31 %add_ln9_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 285 'add' 'add_ln9_30' <Predicate = (!icmp_ln5)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 355 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 355 'ret' 'ret_ln0' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.98>
ST_18 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_15 = add i31 %add_ln9_14, i31 %add_ln9_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 286 'add' 'add_ln9_15' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 287 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln9 = add i31 %add_ln9_30, i31 %add_ln9_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 287 'add' 'add_ln9' <Predicate = (!icmp_ln5)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%m = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %add_ln9, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9]   --->   Operation 288 'bitconcatenate' 'm' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (1.01ns)   --->   "%sub_ln11 = sub i32 %data_load, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 289 'sub' 'sub_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 290 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11, i10 %data_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 290 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 291 [1/1] (1.01ns)   --->   "%sub_ln11_1 = sub i32 %data_load_1, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 291 'sub' 'sub_ln11_1' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 292 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_1, i10 %data_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 292 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 293 [1/1] (1.01ns)   --->   "%sub_ln11_2 = sub i32 %data_load_2, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 293 'sub' 'sub_ln11_2' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 294 [1/1] (1.01ns)   --->   "%sub_ln11_3 = sub i32 %data_load_3, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 294 'sub' 'sub_ln11_3' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 295 [1/1] (1.01ns)   --->   "%sub_ln11_4 = sub i32 %data_load_4, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 295 'sub' 'sub_ln11_4' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 296 [1/1] (1.01ns)   --->   "%sub_ln11_5 = sub i32 %data_load_5, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 296 'sub' 'sub_ln11_5' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 297 [1/1] (1.01ns)   --->   "%sub_ln11_6 = sub i32 %data_load_6, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 297 'sub' 'sub_ln11_6' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 298 [1/1] (1.01ns)   --->   "%sub_ln11_7 = sub i32 %data_load_7, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 298 'sub' 'sub_ln11_7' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 299 [1/1] (1.01ns)   --->   "%sub_ln11_8 = sub i32 %data_load_8, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 299 'sub' 'sub_ln11_8' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 300 [1/1] (1.01ns)   --->   "%sub_ln11_9 = sub i32 %data_load_9, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 300 'sub' 'sub_ln11_9' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 301 [1/1] (1.01ns)   --->   "%sub_ln11_10 = sub i32 %data_load_10, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 301 'sub' 'sub_ln11_10' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 302 [1/1] (1.01ns)   --->   "%sub_ln11_11 = sub i32 %data_load_11, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 302 'sub' 'sub_ln11_11' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 303 [1/1] (1.01ns)   --->   "%sub_ln11_12 = sub i32 %data_load_12, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 303 'sub' 'sub_ln11_12' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 304 [1/1] (1.01ns)   --->   "%sub_ln11_13 = sub i32 %data_load_13, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 304 'sub' 'sub_ln11_13' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 305 [1/1] (1.01ns)   --->   "%sub_ln11_14 = sub i32 %data_load_14, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 305 'sub' 'sub_ln11_14' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 306 [1/1] (1.01ns)   --->   "%sub_ln11_15 = sub i32 %data_load_15, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 306 'sub' 'sub_ln11_15' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 307 [1/1] (1.01ns)   --->   "%sub_ln11_16 = sub i32 %data_load_16, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 307 'sub' 'sub_ln11_16' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 308 [1/1] (1.01ns)   --->   "%sub_ln11_17 = sub i32 %data_load_17, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 308 'sub' 'sub_ln11_17' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 309 [1/1] (1.01ns)   --->   "%sub_ln11_18 = sub i32 %data_load_18, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 309 'sub' 'sub_ln11_18' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 310 [1/1] (1.01ns)   --->   "%sub_ln11_19 = sub i32 %data_load_19, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 310 'sub' 'sub_ln11_19' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 311 [1/1] (1.01ns)   --->   "%sub_ln11_20 = sub i32 %data_load_20, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 311 'sub' 'sub_ln11_20' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 312 [1/1] (1.01ns)   --->   "%sub_ln11_21 = sub i32 %data_load_21, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 312 'sub' 'sub_ln11_21' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 313 [1/1] (1.01ns)   --->   "%sub_ln11_22 = sub i32 %data_load_22, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 313 'sub' 'sub_ln11_22' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 314 [1/1] (1.01ns)   --->   "%sub_ln11_23 = sub i32 %data_load_23, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 314 'sub' 'sub_ln11_23' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 315 [1/1] (1.01ns)   --->   "%sub_ln11_24 = sub i32 %data_load_24, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 315 'sub' 'sub_ln11_24' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 316 [1/1] (1.01ns)   --->   "%sub_ln11_25 = sub i32 %data_load_25, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 316 'sub' 'sub_ln11_25' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 317 [1/1] (1.01ns)   --->   "%sub_ln11_26 = sub i32 %data_load_26, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 317 'sub' 'sub_ln11_26' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 318 [1/1] (1.01ns)   --->   "%sub_ln11_27 = sub i32 %data_load_27, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 318 'sub' 'sub_ln11_27' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 319 [1/1] (1.01ns)   --->   "%sub_ln11_28 = sub i32 %data_load_28, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 319 'sub' 'sub_ln11_28' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 320 [1/1] (1.01ns)   --->   "%sub_ln11_29 = sub i32 %data_load_29, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 320 'sub' 'sub_ln11_29' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 321 [1/1] (1.01ns)   --->   "%sub_ln11_30 = sub i32 %data_load_30, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 321 'sub' 'sub_ln11_30' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 322 [1/1] (1.01ns)   --->   "%sub_ln11_31 = sub i32 %data_load_31, i32 %m" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 322 'sub' 'sub_ln11_31' <Predicate = (!icmp_ln5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.23>
ST_19 : Operation 323 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_2, i10 %data_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 323 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 324 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_3, i10 %data_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 324 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 20 <SV = 19> <Delay = 1.23>
ST_20 : Operation 325 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_4, i10 %data_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 325 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 326 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_5, i10 %data_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 326 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 20> <Delay = 1.23>
ST_21 : Operation 327 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_6, i10 %data_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 327 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 328 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_7, i10 %data_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 328 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 22 <SV = 21> <Delay = 1.23>
ST_22 : Operation 329 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_8, i10 %data_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 329 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 330 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_9, i10 %data_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 330 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 23 <SV = 22> <Delay = 1.23>
ST_23 : Operation 331 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_10, i10 %data_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 331 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 332 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_11, i10 %data_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 332 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 24 <SV = 23> <Delay = 1.23>
ST_24 : Operation 333 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_12, i10 %data_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 333 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 334 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_13, i10 %data_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 334 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 335 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_14, i10 %data_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 335 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 336 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_15, i10 %data_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 336 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 337 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_16, i10 %data_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 337 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 338 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_17, i10 %data_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 338 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 27 <SV = 26> <Delay = 1.23>
ST_27 : Operation 339 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_18, i10 %data_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 339 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 340 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_19, i10 %data_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 340 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 28 <SV = 27> <Delay = 1.23>
ST_28 : Operation 341 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_20, i10 %data_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 341 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 342 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_21, i10 %data_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 342 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 28> <Delay = 1.23>
ST_29 : Operation 343 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_22, i10 %data_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 343 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 344 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_23, i10 %data_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 344 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 29> <Delay = 1.23>
ST_30 : Operation 345 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_24, i10 %data_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 345 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 346 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_25, i10 %data_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 346 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 30> <Delay = 1.23>
ST_31 : Operation 347 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_26, i10 %data_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 347 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 348 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_27, i10 %data_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 348 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 31> <Delay = 1.23>
ST_32 : Operation 349 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_28, i10 %data_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 349 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 350 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_29, i10 %data_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 350 'store' 'store_ln11' <Predicate = (!icmp_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 32> <Delay = 0.00>

State 34 <SV = 33> <Delay = 0.00>

State 35 <SV = 34> <Delay = 0.00>

State 36 <SV = 35> <Delay = 0.00>

State 37 <SV = 36> <Delay = 0.00>

State 38 <SV = 37> <Delay = 0.00>

State 39 <SV = 38> <Delay = 0.00>

State 40 <SV = 39> <Delay = 0.00>

State 41 <SV = 40> <Delay = 0.00>

State 42 <SV = 41> <Delay = 0.00>

State 43 <SV = 42> <Delay = 0.00>

State 44 <SV = 43> <Delay = 0.00>

State 45 <SV = 44> <Delay = 0.00>

State 46 <SV = 45> <Delay = 0.00>

State 47 <SV = 46> <Delay = 0.00>

State 48 <SV = 47> <Delay = 0.00>

State 49 <SV = 48> <Delay = 1.23>
ST_49 : Operation 351 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:6]   --->   Operation 351 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 352 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_30, i10 %data_addr_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 352 'store' 'store_ln11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 353 [1/1] (1.23ns)   --->   "%store_ln11 = store i32 %sub_ln11_31, i10 %data_addr_31" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11]   --->   Operation 353 'store' 'store_ln11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln5 = br void %VITIS_LOOP_7_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:5]   --->   Operation 354 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('j') [2]  (0 ns)
	'load' operation ('j', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:5) on local variable 'j' [7]  (0 ns)
	'xor' operation ('xor_ln8', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) [19]  (0.354 ns)
	'getelementptr' operation ('data_addr_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) [39]  (0 ns)
	'load' operation ('data_load_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [127]  (1.24 ns)

 <State 2>: 2.24ns
The critical path consists of the following:
	'load' operation ('data_load_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [125]  (1.24 ns)
	'add' operation ('add_ln9_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [181]  (1.01 ns)

 <State 3>: 2.24ns
The critical path consists of the following:
	'load' operation ('data_load_14', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [141]  (1.24 ns)
	'add' operation ('add_ln9_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [188]  (1.01 ns)

 <State 4>: 2.24ns
The critical path consists of the following:
	'load' operation ('data_load_18', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [149]  (1.24 ns)
	'add' operation ('add_ln9_17', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [193]  (1.01 ns)

 <State 5>: 2.24ns
The critical path consists of the following:
	'load' operation ('data_load_22', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [157]  (1.24 ns)
	'add' operation ('add_ln9_20', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [196]  (1.01 ns)

 <State 6>: 2.24ns
The critical path consists of the following:
	'load' operation ('data_load_24', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [161]  (1.24 ns)
	'add' operation ('add_ln9_23', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [199]  (1.01 ns)

 <State 7>: 2.24ns
The critical path consists of the following:
	'load' operation ('data_load_26', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [165]  (1.24 ns)
	'add' operation ('add_ln9_24', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [200]  (1.01 ns)

 <State 8>: 2.24ns
The critical path consists of the following:
	'load' operation ('data_load_30', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [173]  (1.24 ns)
	'add' operation ('add_ln9_27', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [203]  (1.01 ns)

 <State 9>: 2.24ns
The critical path consists of the following:
	'load' operation ('data_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [113]  (1.24 ns)
	'add' operation ('add_ln9_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [177]  (1.01 ns)

 <State 10>: 2.24ns
The critical path consists of the following:
	'load' operation ('data_load_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [117]  (1.24 ns)
	'add' operation ('add_ln9_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [178]  (1.01 ns)

 <State 11>: 2.69ns
The critical path consists of the following:
	'load' operation ('data_load_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [121]  (1.24 ns)
	'add' operation ('add_ln9_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [180]  (0 ns)
	'add' operation ('add_ln9_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [182]  (0.728 ns)
	'add' operation ('add_ln9_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [183]  (0.728 ns)

 <State 12>: 2.24ns
The critical path consists of the following:
	'load' operation ('data_load_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [129]  (1.24 ns)
	'add' operation ('add_ln9_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [184]  (1.01 ns)

 <State 13>: 2.24ns
The critical path consists of the following:
	'load' operation ('data_load_10', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [133]  (1.24 ns)
	'add' operation ('add_ln9_9', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [185]  (1.01 ns)

 <State 14>: 2.69ns
The critical path consists of the following:
	'load' operation ('data_load_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [137]  (1.24 ns)
	'add' operation ('add_ln9_11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [187]  (0 ns)
	'add' operation ('add_ln9_13', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [189]  (0.728 ns)
	'add' operation ('add_ln9_14', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [190]  (0.728 ns)

 <State 15>: 2.02ns
The critical path consists of the following:
	'add' operation ('add_ln8_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) [79]  (0.787 ns)
	'getelementptr' operation ('data_addr_21', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) [81]  (0 ns)
	'load' operation ('data_load_21', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [155]  (1.24 ns)

 <State 16>: 1.97ns
The critical path consists of the following:
	'load' operation ('data_load_20', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [153]  (1.24 ns)
	'add' operation ('add_ln9_19', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [195]  (0 ns)
	'add' operation ('add_ln9_21', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [197]  (0.728 ns)

 <State 17>: 3.42ns
The critical path consists of the following:
	'load' operation ('data_load_28', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' [169]  (1.24 ns)
	'add' operation ('add_ln9_26', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [202]  (0 ns)
	'add' operation ('add_ln9_28', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [204]  (0.728 ns)
	'add' operation ('add_ln9_29', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [205]  (0.728 ns)
	'add' operation ('add_ln9_30', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [206]  (0.728 ns)

 <State 18>: 2.98ns
The critical path consists of the following:
	'add' operation ('add_ln9_15', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [191]  (0 ns)
	'add' operation ('add_ln9', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:9) [207]  (0.728 ns)
	'sub' operation ('sub_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) [209]  (1.02 ns)
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' [210]  (1.24 ns)

 <State 19>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' [214]  (1.24 ns)

 <State 20>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' [218]  (1.24 ns)

 <State 21>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' [222]  (1.24 ns)

 <State 22>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' [226]  (1.24 ns)

 <State 23>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_10', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' [230]  (1.24 ns)

 <State 24>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' [234]  (1.24 ns)

 <State 25>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_14', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' [238]  (1.24 ns)

 <State 26>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_16', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' [242]  (1.24 ns)

 <State 27>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_18', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' [246]  (1.24 ns)

 <State 28>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_20', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' [250]  (1.24 ns)

 <State 29>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_22', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' [254]  (1.24 ns)

 <State 30>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_24', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' [258]  (1.24 ns)

 <State 31>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_26', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' [262]  (1.24 ns)

 <State 32>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_28', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' [266]  (1.24 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_30', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' [270]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
