a.out
*.vcd
/verilog/build
__pycache__
/src

