// Seed: 3104733344
module module_0;
  wire [1  &&  -1 : 1] id_1;
  wire id_2, id_3;
  assign module_2.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd88
) (
    input  tri1  id_0,
    output logic id_1,
    input  wor   id_2,
    input  tri0  _id_3,
    input  uwire id_4
);
  logic [id_3 : -1 'b0] id_6 = id_6;
  module_0 modCall_1 ();
  assign id_1 = id_3;
  id_7 :
  assert property (@(id_7) 1 | -1)
  else id_1 = -1;
endmodule
module module_2 #(
    parameter id_2 = 32'd92
) (
    output wand id_0,
    output tri0 id_1,
    output uwire _id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5,
    output tri id_6,
    output tri0 id_7,
    output wand id_8
);
  logic [1 : id_2] id_10;
  logic id_11;
  ;
  module_0 modCall_1 ();
  assign id_6 = 1;
endmodule
