<p>Like SRA, except a 0 is put into bit 7. The bits are all shifted right, with bit 0 put into the carry flag.</p>
<h2 id="toc0"><span>Syntax</span></h2>
<div class="code">
<pre>
<code>SRL A
SRL B
SRL C
SRL D
SRL E
SRL H
SRL L
SRL (HL)
SRL (IX+d)
SRL (IY+d)</code>
</pre></div>
<h3 id="toc1"><span>Allowed Instructions</span></h3>
<div class="code"></div>
<h2 id="toc2"><span>Effects</span></h2>
<p>S, H, and N flags reset, Z if result is zero, P/V set if parity is even, C from bit 0.</p>
<h2 id="toc3"><span>Uses</span></h2>
<h2 id="toc4"><span>T-States</span></h2>
<p>r denotes 8-bit register.<br /></p>
<table class="wiki-content-table">
<tr>
<td>r</td>
<td>8</td>
</tr>
<tr>
<td>(hl)</td>
<td>15</td>
</tr>
<tr>
<td>(ix+X)</td>
<td>23</td>
</tr>
<tr>
<td>(iy+X)</td>
<td>23</td>
</tr>
</table>
