$date
	Sun Oct 11 19:15:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bancopruebas $end
$var wire 1 ! reset $end
$var wire 1 " error $end
$var wire 16 # data_out_bus [15:0] $end
$var wire 16 $ data_bus [15:0] $end
$var wire 4 % control_out [3:0] $end
$var wire 1 & clk $end
$scope module u_probador $end
$var wire 1 " error $end
$var wire 16 ' data_out_bus [15:0] $end
$var wire 4 ( control_out [3:0] $end
$var reg 1 & clk $end
$var reg 16 ) data_bus [15:0] $end
$var reg 1 ! reset $end
$upscope $end
$scope module u_state_machine $end
$var wire 1 & clk $end
$var wire 16 * data_bus [15:0] $end
$var wire 1 ! reset $end
$var reg 4 + buffer [3:0] $end
$var reg 4 , control_out [3:0] $end
$var reg 5 - counter [4:0] $end
$var reg 16 . data_out_bus [15:0] $end
$var reg 1 " error $end
$var reg 4 / f_code [3:0] $end
$var reg 1 0 next_error $end
$var reg 5 1 next_state [4:0] $end
$var reg 5 2 state [4:0] $end
$var integer 32 3 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 3
bx 2
bx 1
x0
bx /
bx .
bx -
bx ,
b0 +
b0 *
b0 )
bx (
bx '
0&
bx %
b0 $
bx #
x"
0!
$end
#15
00
b1 1
b0 -
0"
b0 %
b0 (
b0 ,
b0 3
b0 #
b0 '
b0 .
b0 2
1&
#30
0&
#45
b1 1
1!
b1111101110100000 $
b1111101110100000 )
b1111101110100000 *
1&
#60
0&
#75
b1 +
b1 2
b1111101110100001 $
b1111101110100001 )
b1111101110100001 *
b10 1
b1 -
b100 3
b1111 /
1&
#90
0&
#105
b10 +
b1111101110100010 $
b1111101110100010 )
b1111101110100010 *
b10 2
00
b10 1
b10 -
b100 3
1&
#120
0&
#135
b11 +
b1010101110100011 $
b1010101110100011 )
b1010101110100011 *
10
b11 1
b0 -
b100 3
1&
#150
0&
#165
00
b1 1
b0 +
b1111101110100000 $
b1111101110100000 )
b1111101110100000 *
b11 2
1"
b100 3
1&
#180
0&
#195
10
b1001 +
b1 2
b1111101110101001 $
b1111101110101001 )
b1111101110101001 *
b100 1
b0 -
b100 3
1&
#210
0&
#225
00
b1 1
b100 2
b100 3
1&
#240
0&
#255
10
b1 2
b100 1
b0 -
b100 3
1&
#270
0&
#285
00
b1 1
b100 2
b100 3
1&
#300
0&
#315
10
b1 2
b100 1
b0 -
b100 3
1&
