Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr 29 19:19:33 2019
| Host         : luminary running 64-bit unknown
| Command      : report_methodology -file rotinom_methodology_drc_routed.rpt -pb rotinom_methodology_drc_routed.pb -rpx rotinom_methodology_drc_routed.rpx
| Design       : rotinom
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1153
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 1130       |
| TIMING-17 | Warning  | Non-clocked sequential cell  | 23         |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4247, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31036/A/next_val_reg/CLR, agc/U31036/A/prev_val_reg/CLR, agc/U31036/A/y_reg/CLR, agc/U31036/B/next_val_reg/CLR, agc/U31036/B/prev_val_reg/CLR, agc/U31036/B/y_reg/CLR, agc/U31036/C/next_val_reg/PRE, agc/U31036/C/prev_val_reg/PRE, agc/U31036/C/y_reg/PRE, agc/U31036/D/next_val_reg/CLR, agc/U31036/D/prev_val_reg/CLR, agc/U31036/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4248, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31026/A/next_val_reg/CLR, agc/U31026/A/prev_val_reg/CLR, agc/U31026/A/y_reg/CLR, agc/U31026/B/next_val_reg/CLR, agc/U31026/B/prev_val_reg/CLR, agc/U31026/B/y_reg/CLR, agc/U31026/C/next_val_reg/PRE, agc/U31026/C/prev_val_reg/PRE, agc/U31026/C/y_reg/PRE, agc/U31026/D/next_val_reg/CLR, agc/U31026/D/prev_val_reg/CLR, agc/U31026/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4249, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31018/A/next_val_reg/CLR, agc/U31018/A/prev_val_reg/CLR, agc/U31018/A/y_reg/CLR, agc/U31018/B/next_val_reg/CLR, agc/U31018/B/prev_val_reg/CLR, agc/U31018/B/y_reg/CLR, agc/U31018/C/next_val_reg/CLR, agc/U31018/C/prev_val_reg/CLR, agc/U31018/C/y_reg/CLR, agc/U31018/D/next_val_reg/CLR, agc/U31018/D/prev_val_reg/CLR, agc/U31018/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4250, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31010/A/next_val_reg/CLR, agc/U31010/A/prev_val_reg/CLR, agc/U31010/A/y_reg/CLR, agc/U31010/B/next_val_reg/PRE, agc/U31010/B/prev_val_reg/PRE, agc/U31010/B/y_reg/PRE, agc/U31010/C/next_val_reg/CLR, agc/U31010/C/prev_val_reg/CLR, agc/U31010/C/y_reg/CLR, agc/U31010/D/next_val_reg/CLR, agc/U31010/D/prev_val_reg/CLR, agc/U31010/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4251, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31009/A/next_val_reg/CLR, agc/U31009/A/prev_val_reg/CLR, agc/U31009/A/y_reg/CLR, agc/U31009/B/next_val_reg/CLR, agc/U31009/B/prev_val_reg/CLR, agc/U31009/B/y_reg/CLR, agc/U31009/C/next_val_reg/CLR, agc/U31009/C/prev_val_reg/CLR, agc/U31009/C/y_reg/CLR, agc/U31009/D/next_val_reg/CLR, agc/U31009/D/prev_val_reg/CLR, agc/U31009/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4252, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31008/A/next_val_reg/CLR, agc/U31008/A/prev_val_reg/CLR, agc/U31008/A/y_reg/CLR, agc/U31008/B/next_val_reg/CLR, agc/U31008/B/prev_val_reg/CLR, agc/U31008/B/y_reg/CLR, agc/U31008/C/next_val_reg/CLR, agc/U31008/C/prev_val_reg/CLR, agc/U31008/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4253, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31007/A/next_val_reg/CLR, agc/U31007/A/prev_val_reg/CLR, agc/U31007/A/y_reg/CLR, agc/U31007/B/next_val_reg/CLR, agc/U31007/B/prev_val_reg/CLR, agc/U31007/B/y_reg/CLR, agc/U31007/C/next_val_reg/CLR, agc/U31007/C/prev_val_reg/CLR, agc/U31007/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4254, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31006/A/next_val_reg/CLR, agc/U31006/A/prev_val_reg/CLR, agc/U31006/A/y_reg/CLR, agc/U31006/B/next_val_reg/CLR, agc/U31006/B/prev_val_reg/CLR, agc/U31006/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4255, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31005/A/next_val_reg/CLR, agc/U31005/A/prev_val_reg/CLR, agc/U31005/A/y_reg/CLR, agc/U31005/B/next_val_reg/CLR, agc/U31005/B/prev_val_reg/CLR, agc/U31005/B/y_reg/CLR, agc/U31005/C/next_val_reg/CLR, agc/U31005/C/prev_val_reg/CLR, agc/U31005/C/y_reg/CLR, agc/U31005/D/next_val_reg/CLR, agc/U31005/D/prev_val_reg/CLR, agc/U31005/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4256, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31004/A/next_val_reg/CLR, agc/U31004/A/prev_val_reg/CLR, agc/U31004/A/y_reg/CLR, agc/U31004/B/next_val_reg/CLR, agc/U31004/B/prev_val_reg/CLR, agc/U31004/B/y_reg/CLR, agc/U31004/C/next_val_reg/CLR, agc/U31004/C/prev_val_reg/CLR, agc/U31004/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4257, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31003/A/next_val_reg/CLR, agc/U31003/A/prev_val_reg/CLR, agc/U31003/A/y_reg/CLR, agc/U31003/B/next_val_reg/CLR, agc/U31003/B/prev_val_reg/CLR, agc/U31003/B/y_reg/CLR, agc/U31003/C/next_val_reg/CLR, agc/U31003/C/prev_val_reg/CLR, agc/U31003/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4258, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24003/A/next_val_reg/CLR, agc/U24003/A/y_reg/CLR, agc/U24003/B/next_val_reg/CLR, agc/U24003/B/y_reg/CLR, agc/U24003/C/next_val_reg/CLR, agc/U24003/C/y_reg/CLR, agc/U24003/D/next_val_reg/CLR, agc/U24003/D/y_reg/CLR, agc/U24003/E/next_val_reg/CLR, agc/U24003/E/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4259, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24002/A/next_val_reg/CLR, agc/U24002/A/y_reg/CLR, agc/U24002/B/next_val_reg/CLR, agc/U24002/B/y_reg/CLR, agc/U24002/C/next_val_reg/CLR, agc/U24002/C/y_reg/CLR, agc/U24002/D/next_val_reg/CLR, agc/U24002/D/y_reg/CLR, agc/U24002/E/next_val_reg/CLR, agc/U24002/E/y_reg/CLR, agc/U24002/F/next_val_reg/CLR, agc/U24002/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4260, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24001/A/next_val_reg/CLR, agc/U24001/A/y_reg/CLR, agc/U24001/B/next_val_reg/CLR, agc/U24001/B/y_reg/CLR, agc/U24001/C/next_val_reg/CLR, agc/U24001/C/y_reg/CLR, agc/U24001/D/next_val_reg/CLR, agc/U24001/D/y_reg/CLR, agc/U24001/E/next_val_reg/CLR, agc/U24001/E/y_reg/CLR, agc/U24001/F/next_val_reg/CLR, agc/U24001/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4261, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23056/B/next_val_reg/CLR, agc/U23056/B/y_reg/CLR, agc/U23056/C/next_val_reg/CLR, agc/U23056/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4262, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23018/A/next_val_reg/CLR, agc/U23018/A/y_reg/CLR, agc/U23018/B/next_val_reg/PRE, agc/U23018/B/y_reg/PRE, agc/U23018/C/next_val_reg/PRE, agc/U23018/C/y_reg/PRE, agc/U23018/E/next_val_reg/CLR, agc/U23018/E/y_reg/CLR, agc/U23018/F/next_val_reg/CLR, agc/U23018/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4263, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21058/A/next_val_reg/CLR, agc/U21058/A/y_reg/CLR, agc/U21058/B/next_val_reg/CLR, agc/U21058/B/y_reg/CLR, agc/U21058/C/next_val_reg/CLR, agc/U21058/C/y_reg/CLR, agc/U21058/D/next_val_reg/CLR, agc/U21058/D/y_reg/CLR, agc/U21058/E/next_val_reg/CLR, agc/U21058/E/y_reg/CLR, agc/U21058/F/next_val_reg/CLR, agc/U21058/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4264, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21031/A/next_val_reg/CLR, agc/U21031/A/y_reg/CLR, agc/U21031/B/next_val_reg/CLR, agc/U21031/B/y_reg/CLR, agc/U21031/C/next_val_reg/CLR, agc/U21031/C/y_reg/CLR, agc/U21031/D/next_val_reg/CLR, agc/U21031/D/y_reg/CLR, agc/U21031/E/next_val_reg/PRE, agc/U21031/E/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4265, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20031/A/next_val_reg/CLR, agc/U20031/A/y_reg/CLR, agc/U20031/B/next_val_reg/CLR, agc/U20031/B/y_reg/CLR, agc/U20031/C/next_val_reg/CLR, agc/U20031/C/y_reg/CLR, agc/U20031/D/next_val_reg/CLR, agc/U20031/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4266, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19054/B/next_val_reg/PRE, agc/U19054/B/y_reg/PRE, agc/U19054/C/next_val_reg/CLR, agc/U19054/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4267, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18053/A/next_val_reg/CLR, agc/U18053/A/y_reg/CLR, agc/U18053/B/next_val_reg/CLR, agc/U18053/B/y_reg/CLR, agc/U18053/C/next_val_reg/CLR, agc/U18053/C/y_reg/CLR, agc/U18053/D/next_val_reg/CLR, agc/U18053/D/y_reg/CLR, agc/U18053/E/next_val_reg/CLR, agc/U18053/E/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4268, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18052/A/next_val_reg/CLR, agc/U18052/A/prev_val_reg/CLR, agc/U18052/A/y_reg/CLR, agc/U18052/B/next_val_reg/CLR, agc/U18052/B/prev_val_reg/CLR, agc/U18052/B/y_reg/CLR, agc/U18052/C/next_val_reg/CLR, agc/U18052/C/prev_val_reg/CLR, agc/U18052/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4269, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15047/A/next_val_reg/CLR, agc/U15047/A/prev_val_reg/CLR, agc/U15047/A/y_reg/CLR, agc/U15047/B/next_val_reg/CLR, agc/U15047/B/prev_val_reg/CLR, agc/U15047/B/y_reg/CLR, agc/U15047/C/next_val_reg/CLR, agc/U15047/C/prev_val_reg/CLR, agc/U15047/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4270, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14045/A/next_val_reg/CLR, agc/U14045/A/prev_val_reg/CLR, agc/U14045/A/y_reg/CLR, agc/U14045/B/next_val_reg/CLR, agc/U14045/B/prev_val_reg/CLR, agc/U14045/B/y_reg/CLR, agc/U14045/C/next_val_reg/CLR, agc/U14045/C/prev_val_reg/CLR, agc/U14045/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4271, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14043/A/next_val_reg/CLR, agc/U14043/A/prev_val_reg/CLR, agc/U14043/A/y_reg/CLR, agc/U14043/B/next_val_reg/CLR, agc/U14043/B/prev_val_reg/CLR, agc/U14043/B/y_reg/CLR, agc/U14043/C/next_val_reg/CLR, agc/U14043/C/prev_val_reg/CLR, agc/U14043/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4272, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14041/A/next_val_reg/CLR, agc/U14041/A/prev_val_reg/CLR, agc/U14041/A/y_reg/CLR, agc/U14041/B/next_val_reg/CLR, agc/U14041/B/prev_val_reg/CLR, agc/U14041/B/y_reg/CLR, agc/U14041/C/next_val_reg/CLR, agc/U14041/C/prev_val_reg/CLR, agc/U14041/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4273, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14037/A/next_val_reg/CLR, agc/U14037/A/prev_val_reg/CLR, agc/U14037/A/y_reg/CLR, agc/U14037/B/next_val_reg/CLR, agc/U14037/B/prev_val_reg/CLR, agc/U14037/B/y_reg/CLR, agc/U14037/C/next_val_reg/CLR, agc/U14037/C/prev_val_reg/CLR, agc/U14037/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4274, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14035/A/next_val_reg/CLR, agc/U14035/A/prev_val_reg/CLR, agc/U14035/A/y_reg/CLR, agc/U14035/B/next_val_reg/CLR, agc/U14035/B/prev_val_reg/CLR, agc/U14035/B/y_reg/CLR, agc/U14035/C/next_val_reg/CLR, agc/U14035/C/prev_val_reg/CLR, agc/U14035/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_1__4275, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13001/A/next_val_reg/PRE, agc/U13001/A/y_reg/PRE, agc/U13001/B/next_val_reg/CLR, agc/U13001/B/y_reg/CLR, agc/U13001/C/next_val_reg/CLR, agc/U13001/C/y_reg/CLR, agc/U13001/D/next_val_reg/CLR, agc/U13001/D/y_reg/CLR, agc/U13001/E/next_val_reg/CLR, agc/U13001/E/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__100, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23053/D/next_val_reg/CLR, agc/U23053/D/y_reg/CLR, agc/U23053/E/next_val_reg/PRE, agc/U23053/E/y_reg/PRE, agc/U23053/F/next_val_reg/CLR, agc/U23053/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1000, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5027/A/next_val_reg/CLR, agc/U5027/A/prev_val_reg/CLR, agc/U5027/A/y_reg/CLR, agc/U5027/B/next_val_reg/CLR, agc/U5027/B/prev_val_reg/CLR, agc/U5027/B/y_reg/CLR, agc/U5027/C/next_val_reg/CLR, agc/U5027/C/prev_val_reg/CLR, agc/U5027/C/y_reg/CLR, agc/U5027/D/next_val_reg/CLR, agc/U5027/D/prev_val_reg/CLR, agc/U5027/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1001, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5026/A/next_val_reg/CLR, agc/U5026/A/prev_val_reg/CLR, agc/U5026/A/y_reg/CLR, agc/U5026/B/next_val_reg/CLR, agc/U5026/B/prev_val_reg/CLR, agc/U5026/B/y_reg/CLR, agc/U5026/C/next_val_reg/CLR, agc/U5026/C/prev_val_reg/CLR, agc/U5026/C/y_reg/CLR, agc/U5026/D/next_val_reg/CLR, agc/U5026/D/prev_val_reg/CLR, agc/U5026/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1002, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5025/A/next_val_reg/CLR, agc/U5025/A/prev_val_reg/CLR, agc/U5025/A/y_reg/CLR, agc/U5025/B/next_val_reg/CLR, agc/U5025/B/prev_val_reg/CLR, agc/U5025/B/y_reg/CLR, agc/U5025/C/next_val_reg/CLR, agc/U5025/C/prev_val_reg/CLR, agc/U5025/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1003, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5023/A/next_val_reg/CLR, agc/U5023/A/prev_val_reg/CLR, agc/U5023/A/y_reg/CLR, agc/U5023/B/next_val_reg/CLR, agc/U5023/B/prev_val_reg/CLR, agc/U5023/B/y_reg/CLR, agc/U5023/C/next_val_reg/CLR, agc/U5023/C/prev_val_reg/CLR, agc/U5023/C/y_reg/CLR, agc/U5023/D/next_val_reg/CLR, agc/U5023/D/prev_val_reg/CLR, agc/U5023/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1004, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5022/A/next_val_reg/CLR, agc/U5022/A/y_reg/CLR, agc/U5022/B/next_val_reg/CLR, agc/U5022/B/y_reg/CLR, agc/U5022/C/next_val_reg/CLR, agc/U5022/C/y_reg/CLR, agc/U5022/D/next_val_reg/CLR, agc/U5022/D/y_reg/CLR, agc/U5022/E/next_val_reg/CLR, agc/U5022/E/y_reg/CLR, agc/U5022/F/next_val_reg/CLR, agc/U5022/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1005, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5021/A/next_val_reg/CLR, agc/U5021/A/prev_val_reg/CLR, agc/U5021/A/y_reg/CLR, agc/U5021/B/next_val_reg/PRE, agc/U5021/B/prev_val_reg/PRE, agc/U5021/B/y_reg/PRE, agc/U5021/C/next_val_reg/CLR, agc/U5021/C/prev_val_reg/CLR, agc/U5021/C/y_reg/CLR, agc/U5021/D/next_val_reg/CLR, agc/U5021/D/prev_val_reg/CLR, agc/U5021/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1006, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5020/A/next_val_reg/CLR, agc/U5020/A/prev_val_reg/CLR, agc/U5020/A/y_reg/CLR, agc/U5020/B/next_val_reg/CLR, agc/U5020/B/prev_val_reg/CLR, agc/U5020/B/y_reg/CLR, agc/U5020/C/next_val_reg/CLR, agc/U5020/C/prev_val_reg/CLR, agc/U5020/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1007, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5019/A/next_val_reg/CLR, agc/U5019/A/prev_val_reg/CLR, agc/U5019/A/y_reg/CLR, agc/U5019/B/next_val_reg/CLR, agc/U5019/B/prev_val_reg/CLR, agc/U5019/B/y_reg/CLR, agc/U5019/C/next_val_reg/PRE, agc/U5019/C/prev_val_reg/PRE, agc/U5019/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1008, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5017/A/next_val_reg/CLR, agc/U5017/A/prev_val_reg/CLR, agc/U5017/A/y_reg/CLR, agc/U5017/B/next_val_reg/CLR, agc/U5017/B/prev_val_reg/CLR, agc/U5017/B/y_reg/CLR, agc/U5017/C/next_val_reg/PRE, agc/U5017/C/prev_val_reg/PRE, agc/U5017/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1009, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5016/A/next_val_reg/CLR, agc/U5016/A/prev_val_reg/CLR, agc/U5016/A/y_reg/CLR, agc/U5016/B/next_val_reg/CLR, agc/U5016/B/prev_val_reg/CLR, agc/U5016/B/y_reg/CLR, agc/U5016/C/next_val_reg/CLR, agc/U5016/C/prev_val_reg/CLR, agc/U5016/C/y_reg/CLR, agc/U5016/D/next_val_reg/CLR, agc/U5016/D/prev_val_reg/CLR, agc/U5016/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__101, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23052/A/next_val_reg/CLR, agc/U23052/A/prev_val_reg/CLR, agc/U23052/A/y_reg/CLR, agc/U23052/B/next_val_reg/PRE, agc/U23052/B/prev_val_reg/PRE, agc/U23052/B/y_reg/PRE, agc/U23052/C/next_val_reg/CLR, agc/U23052/C/prev_val_reg/CLR, agc/U23052/C/y_reg/CLR, agc/U23052/D/next_val_reg/CLR, agc/U23052/D/prev_val_reg/CLR, agc/U23052/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1010, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5015/A/next_val_reg/CLR, agc/U5015/A/prev_val_reg/CLR, agc/U5015/A/y_reg/CLR, agc/U5015/B/next_val_reg/CLR, agc/U5015/B/prev_val_reg/CLR, agc/U5015/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1011, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5014/A/next_val_reg/CLR, agc/U5014/A/prev_val_reg/CLR, agc/U5014/A/y_reg/CLR, agc/U5014/B/next_val_reg/PRE, agc/U5014/B/prev_val_reg/PRE, agc/U5014/B/y_reg/PRE, agc/U5014/C/next_val_reg/PRE, agc/U5014/C/prev_val_reg/PRE, agc/U5014/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1012, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5013/A/next_val_reg/CLR, agc/U5013/A/prev_val_reg/CLR, agc/U5013/A/y_reg/CLR, agc/U5013/B/next_val_reg/CLR, agc/U5013/B/prev_val_reg/CLR, agc/U5013/B/y_reg/CLR, agc/U5013/C/next_val_reg/CLR, agc/U5013/C/prev_val_reg/CLR, agc/U5013/C/y_reg/CLR, agc/U5013/D/next_val_reg/CLR, agc/U5013/D/prev_val_reg/CLR, agc/U5013/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1013, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5011/A/next_val_reg/CLR, agc/U5011/A/prev_val_reg/CLR, agc/U5011/A/y_reg/CLR, agc/U5011/B/next_val_reg/CLR, agc/U5011/B/prev_val_reg/CLR, agc/U5011/B/y_reg/CLR, agc/U5011/C/next_val_reg/CLR, agc/U5011/C/prev_val_reg/CLR, agc/U5011/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1014, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5010/A/next_val_reg/CLR, agc/U5010/A/prev_val_reg/CLR, agc/U5010/A/y_reg/CLR, agc/U5010/B/next_val_reg/CLR, agc/U5010/B/prev_val_reg/CLR, agc/U5010/B/y_reg/CLR, agc/U5010/C/next_val_reg/CLR, agc/U5010/C/prev_val_reg/CLR, agc/U5010/C/y_reg/CLR, agc/U5010/D/next_val_reg/CLR, agc/U5010/D/prev_val_reg/CLR, agc/U5010/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1015, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5009/A/next_val_reg/PRE, agc/U5009/A/prev_val_reg/PRE, agc/U5009/A/y_reg/PRE, agc/U5009/B/next_val_reg/CLR, agc/U5009/B/prev_val_reg/CLR, agc/U5009/B/y_reg/CLR, agc/U5009/C/next_val_reg/CLR, agc/U5009/C/prev_val_reg/CLR, agc/U5009/C/y_reg/CLR, agc/U5009/D/next_val_reg/CLR, agc/U5009/D/prev_val_reg/CLR, agc/U5009/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1016, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5008/A/next_val_reg/CLR, agc/U5008/A/prev_val_reg/CLR, agc/U5008/A/y_reg/CLR, agc/U5008/B/next_val_reg/CLR, agc/U5008/B/prev_val_reg/CLR, agc/U5008/B/y_reg/CLR, agc/U5008/C/next_val_reg/CLR, agc/U5008/C/prev_val_reg/CLR, agc/U5008/C/y_reg/CLR, agc/U5008/D/next_val_reg/CLR, agc/U5008/D/prev_val_reg/CLR, agc/U5008/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1017, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5007/A/next_val_reg/CLR, agc/U5007/A/prev_val_reg/CLR, agc/U5007/A/y_reg/CLR, agc/U5007/B/next_val_reg/CLR, agc/U5007/B/prev_val_reg/CLR, agc/U5007/B/y_reg/CLR, agc/U5007/C/next_val_reg/CLR, agc/U5007/C/prev_val_reg/CLR, agc/U5007/C/y_reg/CLR, agc/U5007/D/next_val_reg/CLR, agc/U5007/D/prev_val_reg/CLR, agc/U5007/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1018, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5006/B/next_val_reg/CLR, agc/U5006/B/prev_val_reg/CLR, agc/U5006/B/y_reg/CLR, agc/U5006/C/next_val_reg/CLR, agc/U5006/C/prev_val_reg/CLR, agc/U5006/C/y_reg/CLR, agc/U5006/A/next_val_reg/CLR, agc/U5006/A/prev_val_reg/CLR, agc/U5006/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1019, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5004/A/next_val_reg/CLR, agc/U5004/A/prev_val_reg/CLR, agc/U5004/A/y_reg/CLR, agc/U5004/B/next_val_reg/PRE, agc/U5004/B/prev_val_reg/PRE, agc/U5004/B/y_reg/PRE, agc/U5004/C/next_val_reg/CLR, agc/U5004/C/prev_val_reg/CLR, agc/U5004/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__102, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23051/A/next_val_reg/CLR, agc/U23051/A/prev_val_reg/CLR, agc/U23051/A/y_reg/CLR, agc/U23051/B/next_val_reg/PRE, agc/U23051/B/prev_val_reg/PRE, agc/U23051/B/y_reg/PRE, agc/U23051/C/next_val_reg/CLR, agc/U23051/C/prev_val_reg/CLR, agc/U23051/C/y_reg/CLR, agc/U23051/D/next_val_reg/CLR, agc/U23051/D/prev_val_reg/CLR, agc/U23051/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1020, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5003/A/next_val_reg/CLR, agc/U5003/A/prev_val_reg/CLR, agc/U5003/A/y_reg/CLR, agc/U5003/B/next_val_reg/CLR, agc/U5003/B/prev_val_reg/CLR, agc/U5003/B/y_reg/CLR, agc/U5003/C/next_val_reg/CLR, agc/U5003/C/prev_val_reg/CLR, agc/U5003/C/y_reg/CLR, agc/U5003/D/next_val_reg/CLR, agc/U5003/D/prev_val_reg/CLR, agc/U5003/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1021, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5002/A/next_val_reg/CLR, agc/U5002/A/prev_val_reg/CLR, agc/U5002/A/y_reg/CLR, agc/U5002/B/next_val_reg/CLR, agc/U5002/B/prev_val_reg/CLR, agc/U5002/B/y_reg/CLR, agc/U5002/C/next_val_reg/CLR, agc/U5002/C/prev_val_reg/CLR, agc/U5002/C/y_reg/CLR, agc/U5002/D/next_val_reg/CLR, agc/U5002/D/prev_val_reg/CLR, agc/U5002/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1022, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5001/A/next_val_reg/CLR, agc/U5001/A/prev_val_reg/CLR, agc/U5001/A/y_reg/CLR, agc/U5001/B/next_val_reg/CLR, agc/U5001/B/prev_val_reg/CLR, agc/U5001/B/y_reg/CLR, agc/U5001/C/next_val_reg/CLR, agc/U5001/C/prev_val_reg/CLR, agc/U5001/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1023, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4065/B/next_val_reg/CLR, agc/U4065/B/prev_val_reg/CLR, agc/U4065/B/y_reg/CLR, agc/U4065/A/next_val_reg/CLR, agc/U4065/A/prev_val_reg/CLR, agc/U4065/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1024, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4064/A/next_val_reg/CLR, agc/U4064/A/prev_val_reg/CLR, agc/U4064/A/y_reg/CLR, agc/U4064/B/next_val_reg/CLR, agc/U4064/B/prev_val_reg/CLR, agc/U4064/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1025, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4062/A/next_val_reg/PRE, agc/U4062/A/prev_val_reg/PRE, agc/U4062/A/y_reg/PRE, agc/U4062/B/next_val_reg/CLR, agc/U4062/B/prev_val_reg/CLR, agc/U4062/B/y_reg/CLR, agc/U4062/C/next_val_reg/CLR, agc/U4062/C/prev_val_reg/CLR, agc/U4062/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1026, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4060/A/next_val_reg/CLR, agc/U4060/A/prev_val_reg/CLR, agc/U4060/A/y_reg/CLR, agc/U4060/B/next_val_reg/CLR, agc/U4060/B/prev_val_reg/CLR, agc/U4060/B/y_reg/CLR, agc/U4060/C/next_val_reg/CLR, agc/U4060/C/prev_val_reg/CLR, agc/U4060/C/y_reg/CLR, agc/U4060/D/next_val_reg/CLR, agc/U4060/D/prev_val_reg/CLR, agc/U4060/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1027, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4059/B/next_val_reg/PRE, agc/U4059/B/prev_val_reg/PRE, agc/U4059/B/y_reg/PRE, agc/U4059/C/next_val_reg/PRE, agc/U4059/C/prev_val_reg/PRE, agc/U4059/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1028, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4058/A/next_val_reg/CLR, agc/U4058/A/y_reg/CLR, agc/U4058/B/next_val_reg/PRE, agc/U4058/B/y_reg/PRE, agc/U4058/C/next_val_reg/CLR, agc/U4058/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1029, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4057/A/next_val_reg/CLR, agc/U4057/A/prev_val_reg/CLR, agc/U4057/A/y_reg/CLR, agc/U4057/B/next_val_reg/CLR, agc/U4057/B/prev_val_reg/CLR, agc/U4057/B/y_reg/CLR, agc/U4057/C/next_val_reg/CLR, agc/U4057/C/prev_val_reg/CLR, agc/U4057/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__103, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23050/A/next_val_reg/CLR, agc/U23050/A/prev_val_reg/CLR, agc/U23050/A/y_reg/CLR, agc/U23050/B/next_val_reg/PRE, agc/U23050/B/prev_val_reg/PRE, agc/U23050/B/y_reg/PRE, agc/U23050/C/next_val_reg/CLR, agc/U23050/C/prev_val_reg/CLR, agc/U23050/C/y_reg/CLR, agc/U23050/D/next_val_reg/CLR, agc/U23050/D/prev_val_reg/CLR, agc/U23050/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1030, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4056/A/next_val_reg/CLR, agc/U4056/A/prev_val_reg/CLR, agc/U4056/A/y_reg/CLR, agc/U4056/B/next_val_reg/CLR, agc/U4056/B/prev_val_reg/CLR, agc/U4056/B/y_reg/CLR, agc/U4056/C/next_val_reg/CLR, agc/U4056/C/prev_val_reg/CLR, agc/U4056/C/y_reg/CLR, agc/U4056/D/next_val_reg/CLR, agc/U4056/D/prev_val_reg/CLR, agc/U4056/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1031, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4055/A/next_val_reg/CLR, agc/U4055/A/prev_val_reg/CLR, agc/U4055/A/y_reg/CLR, agc/U4055/B/next_val_reg/CLR, agc/U4055/B/prev_val_reg/CLR, agc/U4055/B/y_reg/CLR, agc/U4055/C/next_val_reg/CLR, agc/U4055/C/prev_val_reg/CLR, agc/U4055/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1032, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4054/A/next_val_reg/CLR, agc/U4054/A/prev_val_reg/CLR, agc/U4054/A/y_reg/CLR, agc/U4054/B/next_val_reg/CLR, agc/U4054/B/prev_val_reg/CLR, agc/U4054/B/y_reg/CLR, agc/U4054/C/next_val_reg/CLR, agc/U4054/C/prev_val_reg/CLR, agc/U4054/C/y_reg/CLR, agc/U4054/D/next_val_reg/CLR, agc/U4054/D/prev_val_reg/CLR, agc/U4054/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1033, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4053/A/next_val_reg/CLR, agc/U4053/A/prev_val_reg/CLR, agc/U4053/A/y_reg/CLR, agc/U4053/B/next_val_reg/CLR, agc/U4053/B/prev_val_reg/CLR, agc/U4053/B/y_reg/CLR, agc/U4053/C/next_val_reg/CLR, agc/U4053/C/prev_val_reg/CLR, agc/U4053/C/y_reg/CLR, agc/U4053/D/next_val_reg/CLR, agc/U4053/D/prev_val_reg/CLR, agc/U4053/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1034, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4052/A/next_val_reg/CLR, agc/U4052/A/prev_val_reg/CLR, agc/U4052/A/y_reg/CLR, agc/U4052/B/next_val_reg/CLR, agc/U4052/B/prev_val_reg/CLR, agc/U4052/B/y_reg/CLR, agc/U4052/C/next_val_reg/CLR, agc/U4052/C/prev_val_reg/CLR, agc/U4052/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1035, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4051/A/next_val_reg/CLR, agc/U4051/A/prev_val_reg/CLR, agc/U4051/A/y_reg/CLR, agc/U4051/B/next_val_reg/CLR, agc/U4051/B/prev_val_reg/CLR, agc/U4051/B/y_reg/CLR, agc/U4051/C/next_val_reg/CLR, agc/U4051/C/prev_val_reg/CLR, agc/U4051/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1036, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4050/A/next_val_reg/CLR, agc/U4050/A/prev_val_reg/CLR, agc/U4050/A/y_reg/CLR, agc/U4050/B/next_val_reg/CLR, agc/U4050/B/prev_val_reg/CLR, agc/U4050/B/y_reg/CLR, agc/U4050/C/next_val_reg/CLR, agc/U4050/C/prev_val_reg/CLR, agc/U4050/C/y_reg/CLR, agc/U4050/D/next_val_reg/CLR, agc/U4050/D/prev_val_reg/CLR, agc/U4050/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1037, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4049/A/next_val_reg/CLR, agc/U4049/A/prev_val_reg/CLR, agc/U4049/A/y_reg/CLR, agc/U4049/B/next_val_reg/CLR, agc/U4049/B/prev_val_reg/CLR, agc/U4049/B/y_reg/CLR, agc/U4049/C/next_val_reg/CLR, agc/U4049/C/prev_val_reg/CLR, agc/U4049/C/y_reg/CLR, agc/U4049/D/next_val_reg/CLR, agc/U4049/D/prev_val_reg/CLR, agc/U4049/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1038, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4048/A/next_val_reg/CLR, agc/U4048/A/prev_val_reg/CLR, agc/U4048/A/y_reg/CLR, agc/U4048/B/next_val_reg/CLR, agc/U4048/B/prev_val_reg/CLR, agc/U4048/B/y_reg/CLR, agc/U4048/C/next_val_reg/CLR, agc/U4048/C/prev_val_reg/CLR, agc/U4048/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1039, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4047/A/next_val_reg/CLR, agc/U4047/A/prev_val_reg/CLR, agc/U4047/A/y_reg/CLR, agc/U4047/B/next_val_reg/CLR, agc/U4047/B/prev_val_reg/CLR, agc/U4047/B/y_reg/CLR, agc/U4047/C/next_val_reg/CLR, agc/U4047/C/prev_val_reg/CLR, agc/U4047/C/y_reg/CLR, agc/U4047/D/next_val_reg/CLR, agc/U4047/D/prev_val_reg/CLR, agc/U4047/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__104, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23049/A/next_val_reg/CLR, agc/U23049/A/prev_val_reg/CLR, agc/U23049/A/y_reg/CLR, agc/U23049/B/next_val_reg/PRE, agc/U23049/B/prev_val_reg/PRE, agc/U23049/B/y_reg/PRE, agc/U23049/C/next_val_reg/CLR, agc/U23049/C/prev_val_reg/CLR, agc/U23049/C/y_reg/CLR, agc/U23049/D/next_val_reg/CLR, agc/U23049/D/prev_val_reg/CLR, agc/U23049/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1040, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4046/A/next_val_reg/CLR, agc/U4046/A/prev_val_reg/CLR, agc/U4046/A/y_reg/CLR, agc/U4046/B/next_val_reg/CLR, agc/U4046/B/prev_val_reg/CLR, agc/U4046/B/y_reg/CLR, agc/U4046/C/next_val_reg/CLR, agc/U4046/C/prev_val_reg/CLR, agc/U4046/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1041, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4044/A/next_val_reg/CLR, agc/U4044/A/prev_val_reg/CLR, agc/U4044/A/y_reg/CLR, agc/U4044/B/next_val_reg/CLR, agc/U4044/B/prev_val_reg/CLR, agc/U4044/B/y_reg/CLR, agc/U4044/C/next_val_reg/CLR, agc/U4044/C/prev_val_reg/CLR, agc/U4044/C/y_reg/CLR, agc/U4044/D/next_val_reg/CLR, agc/U4044/D/prev_val_reg/CLR, agc/U4044/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1042, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4043/A/next_val_reg/CLR, agc/U4043/A/prev_val_reg/CLR, agc/U4043/A/y_reg/CLR, agc/U4043/B/next_val_reg/CLR, agc/U4043/B/prev_val_reg/CLR, agc/U4043/B/y_reg/CLR, agc/U4043/C/next_val_reg/CLR, agc/U4043/C/prev_val_reg/CLR, agc/U4043/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1043, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4042/A/next_val_reg/CLR, agc/U4042/A/prev_val_reg/CLR, agc/U4042/A/y_reg/CLR, agc/U4042/B/next_val_reg/CLR, agc/U4042/B/prev_val_reg/CLR, agc/U4042/B/y_reg/CLR, agc/U4042/C/next_val_reg/CLR, agc/U4042/C/prev_val_reg/CLR, agc/U4042/C/y_reg/CLR, agc/U4042/D/next_val_reg/CLR, agc/U4042/D/prev_val_reg/CLR, agc/U4042/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1044, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4041/A/next_val_reg/CLR, agc/U4041/A/prev_val_reg/CLR, agc/U4041/A/y_reg/CLR, agc/U4041/B/next_val_reg/CLR, agc/U4041/B/prev_val_reg/CLR, agc/U4041/B/y_reg/CLR, agc/U4041/C/next_val_reg/CLR, agc/U4041/C/prev_val_reg/CLR, agc/U4041/C/y_reg/CLR, agc/U4041/D/next_val_reg/CLR, agc/U4041/D/prev_val_reg/CLR, agc/U4041/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1045, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4040/A/next_val_reg/CLR, agc/U4040/A/prev_val_reg/CLR, agc/U4040/A/y_reg/CLR, agc/U4040/B/next_val_reg/CLR, agc/U4040/B/prev_val_reg/CLR, agc/U4040/B/y_reg/CLR, agc/U4040/C/y_reg/CLR, agc/U4040/C/next_val_reg/PRE, agc/U4040/C/prev_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1046, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4038/A/next_val_reg/CLR, agc/U4038/A/prev_val_reg/CLR, agc/U4038/A/y_reg/CLR, agc/U4038/B/next_val_reg/CLR, agc/U4038/B/prev_val_reg/CLR, agc/U4038/B/y_reg/CLR, agc/U4038/C/next_val_reg/CLR, agc/U4038/C/prev_val_reg/CLR, agc/U4038/C/y_reg/CLR, agc/U4038/D/next_val_reg/CLR, agc/U4038/D/prev_val_reg/CLR, agc/U4038/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1047, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4037/A/next_val_reg/CLR, agc/U4037/A/prev_val_reg/CLR, agc/U4037/A/y_reg/CLR, agc/U4037/B/next_val_reg/CLR, agc/U4037/B/prev_val_reg/CLR, agc/U4037/B/y_reg/CLR, agc/U4037/C/next_val_reg/CLR, agc/U4037/C/prev_val_reg/CLR, agc/U4037/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1048, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4036/A/next_val_reg/CLR, agc/U4036/A/prev_val_reg/CLR, agc/U4036/A/y_reg/CLR, agc/U4036/B/next_val_reg/CLR, agc/U4036/B/prev_val_reg/CLR, agc/U4036/B/y_reg/CLR, agc/U4036/C/next_val_reg/CLR, agc/U4036/C/prev_val_reg/CLR, agc/U4036/C/y_reg/CLR, agc/U4036/D/next_val_reg/CLR, agc/U4036/D/prev_val_reg/CLR, agc/U4036/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1049, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4035/A/next_val_reg/CLR, agc/U4035/A/y_reg/CLR, agc/U4035/B/next_val_reg/CLR, agc/U4035/B/y_reg/CLR, agc/U4035/C/next_val_reg/CLR, agc/U4035/C/y_reg/CLR, agc/U4035/D/next_val_reg/CLR, agc/U4035/D/y_reg/CLR, agc/U4035/E/next_val_reg/CLR, agc/U4035/E/y_reg/CLR, agc/U4035/F/next_val_reg/CLR, agc/U4035/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__105, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23048/A/next_val_reg/CLR, agc/U23048/A/prev_val_reg/CLR, agc/U23048/A/y_reg/CLR, agc/U23048/B/next_val_reg/PRE, agc/U23048/B/prev_val_reg/PRE, agc/U23048/B/y_reg/PRE, agc/U23048/C/next_val_reg/CLR, agc/U23048/C/prev_val_reg/CLR, agc/U23048/C/y_reg/CLR, agc/U23048/D/next_val_reg/CLR, agc/U23048/D/prev_val_reg/CLR, agc/U23048/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1050, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4034/A/next_val_reg/CLR, agc/U4034/A/prev_val_reg/CLR, agc/U4034/A/y_reg/CLR, agc/U4034/B/next_val_reg/CLR, agc/U4034/B/prev_val_reg/CLR, agc/U4034/B/y_reg/CLR, agc/U4034/C/next_val_reg/CLR, agc/U4034/C/prev_val_reg/CLR, agc/U4034/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1051, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4033/A/next_val_reg/CLR, agc/U4033/A/prev_val_reg/CLR, agc/U4033/A/y_reg/CLR, agc/U4033/B/next_val_reg/CLR, agc/U4033/B/prev_val_reg/CLR, agc/U4033/B/y_reg/CLR, agc/U4033/C/next_val_reg/CLR, agc/U4033/C/prev_val_reg/CLR, agc/U4033/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1052, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4032/A/next_val_reg/CLR, agc/U4032/A/y_reg/CLR, agc/U4032/B/next_val_reg/CLR, agc/U4032/B/y_reg/CLR, agc/U4032/C/next_val_reg/CLR, agc/U4032/C/y_reg/CLR, agc/U4032/D/next_val_reg/CLR, agc/U4032/D/y_reg/CLR, agc/U4032/E/next_val_reg/CLR, agc/U4032/E/y_reg/CLR, agc/U4032/F/next_val_reg/CLR, agc/U4032/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1053, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4031/A/next_val_reg/CLR, agc/U4031/A/prev_val_reg/CLR, agc/U4031/A/y_reg/CLR, agc/U4031/B/next_val_reg/CLR, agc/U4031/B/prev_val_reg/CLR, agc/U4031/B/y_reg/CLR, agc/U4031/C/next_val_reg/CLR, agc/U4031/C/prev_val_reg/CLR, agc/U4031/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1054, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4030/A/next_val_reg/CLR, agc/U4030/A/prev_val_reg/CLR, agc/U4030/A/y_reg/CLR, agc/U4030/B/next_val_reg/CLR, agc/U4030/B/prev_val_reg/CLR, agc/U4030/B/y_reg/CLR, agc/U4030/C/next_val_reg/CLR, agc/U4030/C/prev_val_reg/CLR, agc/U4030/C/y_reg/CLR, agc/U4030/D/next_val_reg/CLR, agc/U4030/D/prev_val_reg/CLR, agc/U4030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1055, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4028/A/next_val_reg/CLR, agc/U4028/A/prev_val_reg/CLR, agc/U4028/A/y_reg/CLR, agc/U4028/B/next_val_reg/PRE, agc/U4028/B/prev_val_reg/PRE, agc/U4028/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1056, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4027/A/next_val_reg/CLR, agc/U4027/A/prev_val_reg/CLR, agc/U4027/A/y_reg/CLR, agc/U4027/B/next_val_reg/CLR, agc/U4027/B/prev_val_reg/CLR, agc/U4027/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1057, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4026/A/next_val_reg/CLR, agc/U4026/A/prev_val_reg/CLR, agc/U4026/A/y_reg/CLR, agc/U4026/B/next_val_reg/CLR, agc/U4026/B/prev_val_reg/CLR, agc/U4026/B/y_reg/CLR, agc/U4026/C/next_val_reg/CLR, agc/U4026/C/prev_val_reg/CLR, agc/U4026/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1058, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4025/C/next_val_reg/CLR, agc/U4025/C/y_reg/CLR, agc/U4025/A/next_val_reg/CLR, agc/U4025/A/y_reg/CLR, agc/U4025/B/next_val_reg/CLR, agc/U4025/B/y_reg/CLR, agc/U4025/D/next_val_reg/CLR, agc/U4025/D/y_reg/CLR, agc/U4025/E/next_val_reg/CLR, agc/U4025/E/y_reg/CLR, agc/U4025/F/next_val_reg/CLR, agc/U4025/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1059, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4024/A/next_val_reg/PRE, agc/U4024/A/prev_val_reg/PRE, agc/U4024/A/y_reg/PRE, agc/U4024/B/next_val_reg/CLR, agc/U4024/B/prev_val_reg/CLR, agc/U4024/B/y_reg/CLR, agc/U4024/C/next_val_reg/CLR, agc/U4024/C/prev_val_reg/CLR, agc/U4024/C/y_reg/CLR, agc/U4024/D/next_val_reg/CLR, agc/U4024/D/prev_val_reg/CLR, agc/U4024/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__106, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23047/A/next_val_reg/PRE, agc/U23047/A/y_reg/PRE, agc/U23047/B/next_val_reg/CLR, agc/U23047/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1060, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4022/A/next_val_reg/CLR, agc/U4022/A/prev_val_reg/CLR, agc/U4022/A/y_reg/CLR, agc/U4022/B/next_val_reg/CLR, agc/U4022/B/prev_val_reg/CLR, agc/U4022/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1061, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4021/A/next_val_reg/CLR, agc/U4021/A/prev_val_reg/CLR, agc/U4021/A/y_reg/CLR, agc/U4021/B/next_val_reg/CLR, agc/U4021/B/prev_val_reg/CLR, agc/U4021/B/y_reg/CLR, agc/U4021/C/next_val_reg/CLR, agc/U4021/C/prev_val_reg/CLR, agc/U4021/C/y_reg/CLR, agc/U4021/D/next_val_reg/CLR, agc/U4021/D/prev_val_reg/CLR, agc/U4021/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1062, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4020/A/next_val_reg/CLR, agc/U4020/A/prev_val_reg/CLR, agc/U4020/A/y_reg/CLR, agc/U4020/B/next_val_reg/CLR, agc/U4020/B/prev_val_reg/CLR, agc/U4020/B/y_reg/CLR, agc/U4020/C/next_val_reg/PRE, agc/U4020/C/prev_val_reg/PRE, agc/U4020/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1063, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4019/A/next_val_reg/CLR, agc/U4019/A/prev_val_reg/CLR, agc/U4019/A/y_reg/CLR, agc/U4019/B/next_val_reg/CLR, agc/U4019/B/prev_val_reg/CLR, agc/U4019/B/y_reg/CLR, agc/U4019/C/next_val_reg/CLR, agc/U4019/C/prev_val_reg/CLR, agc/U4019/C/y_reg/CLR, agc/U4019/D/next_val_reg/CLR, agc/U4019/D/prev_val_reg/CLR, agc/U4019/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1064, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4018/A/next_val_reg/CLR, agc/U4018/A/prev_val_reg/CLR, agc/U4018/A/y_reg/CLR, agc/U4018/B/next_val_reg/CLR, agc/U4018/B/prev_val_reg/CLR, agc/U4018/B/y_reg/CLR, agc/U4018/C/next_val_reg/CLR, agc/U4018/C/prev_val_reg/CLR, agc/U4018/C/y_reg/CLR, agc/U4018/D/next_val_reg/CLR, agc/U4018/D/prev_val_reg/CLR, agc/U4018/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1065, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4017/F/next_val_reg/CLR, agc/U4017/F/y_reg/CLR, agc/U4017/A/next_val_reg/CLR, agc/U4017/A/y_reg/CLR, agc/U4017/B/next_val_reg/CLR, agc/U4017/B/y_reg/CLR, agc/U4017/C/next_val_reg/CLR, agc/U4017/C/y_reg/CLR, agc/U4017/D/next_val_reg/CLR, agc/U4017/D/y_reg/CLR, agc/U4017/E/next_val_reg/CLR, agc/U4017/E/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1066, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4016/A/next_val_reg/CLR, agc/U4016/A/prev_val_reg/CLR, agc/U4016/A/y_reg/CLR, agc/U4016/B/next_val_reg/CLR, agc/U4016/B/prev_val_reg/CLR, agc/U4016/B/y_reg/CLR, agc/U4016/C/next_val_reg/CLR, agc/U4016/C/prev_val_reg/CLR, agc/U4016/C/y_reg/CLR, agc/U4016/D/next_val_reg/CLR, agc/U4016/D/prev_val_reg/CLR, agc/U4016/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1067, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4015/A/next_val_reg/CLR, agc/U4015/A/prev_val_reg/CLR, agc/U4015/A/y_reg/CLR, agc/U4015/B/next_val_reg/CLR, agc/U4015/B/prev_val_reg/CLR, agc/U4015/B/y_reg/CLR, agc/U4015/C/next_val_reg/CLR, agc/U4015/C/prev_val_reg/CLR, agc/U4015/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1068, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4014/A/next_val_reg/CLR, agc/U4014/A/prev_val_reg/CLR, agc/U4014/A/y_reg/CLR, agc/U4014/B/next_val_reg/CLR, agc/U4014/B/prev_val_reg/CLR, agc/U4014/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1069, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4013/B/next_val_reg/CLR, agc/U4013/B/prev_val_reg/CLR, agc/U4013/B/y_reg/CLR, agc/U4013/C/next_val_reg/CLR, agc/U4013/C/prev_val_reg/CLR, agc/U4013/C/y_reg/CLR, agc/U4013/D/next_val_reg/CLR, agc/U4013/D/prev_val_reg/CLR, agc/U4013/D/y_reg/CLR, agc/U4013/A/y_reg/CLR, agc/U4013/A/next_val_reg/PRE, agc/U4013/A/prev_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__107, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23046/A/next_val_reg/CLR, agc/U23046/A/prev_val_reg/CLR, agc/U23046/A/y_reg/CLR, agc/U23046/B/next_val_reg/CLR, agc/U23046/B/prev_val_reg/CLR, agc/U23046/B/y_reg/CLR, agc/U23046/C/next_val_reg/CLR, agc/U23046/C/prev_val_reg/CLR, agc/U23046/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1070, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4012/A/next_val_reg/CLR, agc/U4012/A/prev_val_reg/CLR, agc/U4012/A/y_reg/CLR, agc/U4012/B/next_val_reg/PRE, agc/U4012/B/prev_val_reg/PRE, agc/U4012/B/y_reg/PRE, agc/U4012/C/next_val_reg/CLR, agc/U4012/C/prev_val_reg/CLR, agc/U4012/C/y_reg/CLR, agc/U4012/D/next_val_reg/CLR, agc/U4012/D/prev_val_reg/CLR, agc/U4012/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1071, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4011/A/next_val_reg/CLR, agc/U4011/A/prev_val_reg/CLR, agc/U4011/A/y_reg/CLR, agc/U4011/B/next_val_reg/CLR, agc/U4011/B/prev_val_reg/CLR, agc/U4011/B/y_reg/CLR, agc/U4011/D/next_val_reg/CLR, agc/U4011/D/prev_val_reg/CLR, agc/U4011/D/y_reg/CLR, agc/U4011/C/y_reg/CLR, agc/U4011/C/next_val_reg/PRE, agc/U4011/C/prev_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1072, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4010/A/next_val_reg/CLR, agc/U4010/A/prev_val_reg/CLR, agc/U4010/A/y_reg/CLR, agc/U4010/B/next_val_reg/CLR, agc/U4010/B/prev_val_reg/CLR, agc/U4010/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1073, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4009/A/next_val_reg/PRE, agc/U4009/A/prev_val_reg/PRE, agc/U4009/A/y_reg/PRE, agc/U4009/B/next_val_reg/CLR, agc/U4009/B/prev_val_reg/CLR, agc/U4009/B/y_reg/CLR, agc/U4009/C/next_val_reg/CLR, agc/U4009/C/prev_val_reg/CLR, agc/U4009/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1074, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4008/A/next_val_reg/CLR, agc/U4008/A/y_reg/CLR, agc/U4008/B/next_val_reg/PRE, agc/U4008/B/y_reg/PRE, agc/U4008/C/next_val_reg/PRE, agc/U4008/C/y_reg/PRE, agc/U4008/D/next_val_reg/PRE, agc/U4008/D/y_reg/PRE, agc/U4008/E/next_val_reg/CLR, agc/U4008/E/y_reg/CLR, agc/U4008/F/next_val_reg/CLR, agc/U4008/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1075, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4006/B/next_val_reg/CLR, agc/U4006/B/prev_val_reg/CLR, agc/U4006/B/y_reg/CLR, agc/U4006/C/next_val_reg/PRE, agc/U4006/C/prev_val_reg/PRE, agc/U4006/C/y_reg/PRE, agc/U4006/D/next_val_reg/CLR, agc/U4006/D/prev_val_reg/CLR, agc/U4006/D/y_reg/CLR, agc/U4006/A/y_reg/CLR, agc/U4006/A/next_val_reg/PRE, agc/U4006/A/prev_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1076, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4005/A/next_val_reg/CLR, agc/U4005/A/prev_val_reg/CLR, agc/U4005/A/y_reg/CLR, agc/U4005/B/next_val_reg/CLR, agc/U4005/B/prev_val_reg/CLR, agc/U4005/B/y_reg/CLR, agc/U4005/C/next_val_reg/CLR, agc/U4005/C/prev_val_reg/CLR, agc/U4005/C/y_reg/CLR, agc/U4005/D/next_val_reg/CLR, agc/U4005/D/prev_val_reg/CLR, agc/U4005/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1077, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4004/B/next_val_reg/PRE, agc/U4004/B/prev_val_reg/PRE, agc/U4004/B/y_reg/PRE, agc/U4004/C/next_val_reg/CLR, agc/U4004/C/prev_val_reg/CLR, agc/U4004/C/y_reg/CLR, agc/U4004/A/next_val_reg/PRE, agc/U4004/A/prev_val_reg/PRE, agc/U4004/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1078, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4002/A/next_val_reg/CLR, agc/U4002/A/prev_val_reg/CLR, agc/U4002/A/y_reg/CLR, agc/U4002/B/next_val_reg/PRE, agc/U4002/B/prev_val_reg/PRE, agc/U4002/B/y_reg/PRE, agc/U4002/C/next_val_reg/CLR, agc/U4002/C/prev_val_reg/CLR, agc/U4002/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1079, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U4001/A/next_val_reg/CLR, agc/U4001/A/prev_val_reg/CLR, agc/U4001/A/y_reg/CLR, agc/U4001/B/next_val_reg/CLR, agc/U4001/B/prev_val_reg/CLR, agc/U4001/B/y_reg/CLR, agc/U4001/C/next_val_reg/CLR, agc/U4001/C/prev_val_reg/CLR, agc/U4001/C/y_reg/CLR, agc/U4001/D/next_val_reg/PRE, agc/U4001/D/prev_val_reg/PRE, agc/U4001/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__108, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23045/A/next_val_reg/PRE, agc/U23045/A/prev_val_reg/PRE, agc/U23045/A/y_reg/PRE, agc/U23045/B/next_val_reg/CLR, agc/U23045/B/prev_val_reg/CLR, agc/U23045/B/y_reg/CLR, agc/U23045/C/next_val_reg/CLR, agc/U23045/C/prev_val_reg/CLR, agc/U23045/C/y_reg/CLR, agc/U23045/D/next_val_reg/CLR, agc/U23045/D/prev_val_reg/CLR, agc/U23045/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1080, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3052/A/next_val_reg/CLR, agc/U3052/A/prev_val_reg/CLR, agc/U3052/A/y_reg/CLR, agc/U3052/B/next_val_reg/CLR, agc/U3052/B/prev_val_reg/CLR, agc/U3052/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1081, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3050/A/next_val_reg/CLR, agc/U3050/A/prev_val_reg/CLR, agc/U3050/A/y_reg/CLR, agc/U3050/B/next_val_reg/CLR, agc/U3050/B/prev_val_reg/CLR, agc/U3050/B/y_reg/CLR, agc/U3050/C/next_val_reg/CLR, agc/U3050/C/prev_val_reg/CLR, agc/U3050/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1082, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3049/A/next_val_reg/CLR, agc/U3049/A/prev_val_reg/CLR, agc/U3049/A/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1083, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3048/A/next_val_reg/CLR, agc/U3048/A/y_reg/CLR, agc/U3048/B/next_val_reg/CLR, agc/U3048/B/y_reg/CLR, agc/U3048/C/next_val_reg/CLR, agc/U3048/C/y_reg/CLR, agc/U3048/D/next_val_reg/CLR, agc/U3048/D/y_reg/CLR, agc/U3048/E/next_val_reg/CLR, agc/U3048/E/y_reg/CLR, agc/U3048/F/next_val_reg/CLR, agc/U3048/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#123 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1084, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3047/A/next_val_reg/CLR, agc/U3047/A/prev_val_reg/CLR, agc/U3047/A/y_reg/CLR, agc/U3047/B/next_val_reg/CLR, agc/U3047/B/prev_val_reg/CLR, agc/U3047/B/y_reg/CLR, agc/U3047/C/next_val_reg/CLR, agc/U3047/C/prev_val_reg/CLR, agc/U3047/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#124 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1085, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3046/A/next_val_reg/CLR, agc/U3046/A/prev_val_reg/CLR, agc/U3046/A/y_reg/CLR, agc/U3046/B/next_val_reg/CLR, agc/U3046/B/prev_val_reg/CLR, agc/U3046/B/y_reg/CLR, agc/U3046/C/next_val_reg/CLR, agc/U3046/C/prev_val_reg/CLR, agc/U3046/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#125 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1086, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3045/E/next_val_reg/CLR, agc/U3045/E/y_reg/CLR, agc/U3045/A/next_val_reg/CLR, agc/U3045/A/y_reg/CLR, agc/U3045/B/next_val_reg/CLR, agc/U3045/B/y_reg/CLR, agc/U3045/C/next_val_reg/PRE, agc/U3045/C/y_reg/PRE, agc/U3045/D/next_val_reg/CLR, agc/U3045/D/y_reg/CLR, agc/U3045/F/next_val_reg/CLR, agc/U3045/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#126 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1087, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3044/A/next_val_reg/CLR, agc/U3044/A/prev_val_reg/CLR, agc/U3044/A/y_reg/CLR, agc/U3044/B/next_val_reg/CLR, agc/U3044/B/prev_val_reg/CLR, agc/U3044/B/y_reg/CLR, agc/U3044/C/next_val_reg/CLR, agc/U3044/C/prev_val_reg/CLR, agc/U3044/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#127 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1088, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3043/A/next_val_reg/CLR, agc/U3043/A/prev_val_reg/CLR, agc/U3043/A/y_reg/CLR, agc/U3043/B/next_val_reg/CLR, agc/U3043/B/prev_val_reg/CLR, agc/U3043/B/y_reg/CLR, agc/U3043/C/next_val_reg/PRE, agc/U3043/C/prev_val_reg/PRE, agc/U3043/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#128 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1089, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3042/A/next_val_reg/CLR, agc/U3042/A/y_reg/CLR, agc/U3042/B/next_val_reg/CLR, agc/U3042/B/y_reg/CLR, agc/U3042/C/next_val_reg/CLR, agc/U3042/C/y_reg/CLR, agc/U3042/D/next_val_reg/CLR, agc/U3042/D/y_reg/CLR, agc/U3042/E/next_val_reg/CLR, agc/U3042/E/y_reg/CLR, agc/U3042/F/next_val_reg/CLR, agc/U3042/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#129 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__109, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23044/A/next_val_reg/PRE, agc/U23044/A/prev_val_reg/PRE, agc/U23044/A/y_reg/PRE, agc/U23044/B/next_val_reg/CLR, agc/U23044/B/prev_val_reg/CLR, agc/U23044/B/y_reg/CLR, agc/U23044/C/next_val_reg/CLR, agc/U23044/C/prev_val_reg/CLR, agc/U23044/C/y_reg/CLR, agc/U23044/D/next_val_reg/CLR, agc/U23044/D/prev_val_reg/CLR, agc/U23044/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#130 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1090, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3041/A/next_val_reg/CLR, agc/U3041/A/prev_val_reg/CLR, agc/U3041/A/y_reg/CLR, agc/U3041/B/next_val_reg/PRE, agc/U3041/B/prev_val_reg/PRE, agc/U3041/B/y_reg/PRE, agc/U3041/C/next_val_reg/CLR, agc/U3041/C/prev_val_reg/CLR, agc/U3041/C/y_reg/CLR, agc/U3041/D/next_val_reg/CLR, agc/U3041/D/prev_val_reg/CLR, agc/U3041/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#131 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1091, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3040/A/next_val_reg/CLR, agc/U3040/A/prev_val_reg/CLR, agc/U3040/A/y_reg/CLR, agc/U3040/B/next_val_reg/CLR, agc/U3040/B/prev_val_reg/CLR, agc/U3040/B/y_reg/CLR, agc/U3040/C/next_val_reg/CLR, agc/U3040/C/prev_val_reg/CLR, agc/U3040/C/y_reg/CLR, agc/U3040/D/next_val_reg/CLR, agc/U3040/D/prev_val_reg/CLR, agc/U3040/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#132 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1092, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3039/A/next_val_reg/CLR, agc/U3039/A/prev_val_reg/CLR, agc/U3039/A/y_reg/CLR, agc/U3039/B/next_val_reg/CLR, agc/U3039/B/prev_val_reg/CLR, agc/U3039/B/y_reg/CLR, agc/U3039/C/next_val_reg/CLR, agc/U3039/C/prev_val_reg/CLR, agc/U3039/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#133 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1093, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3038/A/next_val_reg/CLR, agc/U3038/A/prev_val_reg/CLR, agc/U3038/A/y_reg/CLR, agc/U3038/B/next_val_reg/CLR, agc/U3038/B/prev_val_reg/CLR, agc/U3038/B/y_reg/CLR, agc/U3038/C/next_val_reg/CLR, agc/U3038/C/prev_val_reg/CLR, agc/U3038/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#134 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1094, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3037/A/next_val_reg/CLR, agc/U3037/A/y_reg/CLR, agc/U3037/B/next_val_reg/CLR, agc/U3037/B/y_reg/CLR, agc/U3037/C/next_val_reg/CLR, agc/U3037/C/y_reg/CLR, agc/U3037/D/next_val_reg/CLR, agc/U3037/D/y_reg/CLR, agc/U3037/E/next_val_reg/CLR, agc/U3037/E/y_reg/CLR, agc/U3037/F/next_val_reg/CLR, agc/U3037/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#135 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1095, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3036/A/next_val_reg/CLR, agc/U3036/A/prev_val_reg/CLR, agc/U3036/A/y_reg/CLR, agc/U3036/B/next_val_reg/CLR, agc/U3036/B/prev_val_reg/CLR, agc/U3036/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#136 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1096, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3035/A/next_val_reg/CLR, agc/U3035/A/prev_val_reg/CLR, agc/U3035/A/y_reg/CLR, agc/U3035/B/next_val_reg/CLR, agc/U3035/B/prev_val_reg/CLR, agc/U3035/B/y_reg/CLR, agc/U3035/C/next_val_reg/CLR, agc/U3035/C/prev_val_reg/CLR, agc/U3035/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#137 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1097, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3034/A/next_val_reg/CLR, agc/U3034/A/prev_val_reg/CLR, agc/U3034/A/y_reg/CLR, agc/U3034/B/next_val_reg/CLR, agc/U3034/B/prev_val_reg/CLR, agc/U3034/B/y_reg/CLR, agc/U3034/C/next_val_reg/CLR, agc/U3034/C/prev_val_reg/CLR, agc/U3034/C/y_reg/CLR, agc/U3034/D/next_val_reg/CLR, agc/U3034/D/prev_val_reg/CLR, agc/U3034/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#138 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1098, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3033/A/next_val_reg/CLR, agc/U3033/A/y_reg/CLR, agc/U3033/B/next_val_reg/CLR, agc/U3033/B/y_reg/CLR, agc/U3033/C/next_val_reg/CLR, agc/U3033/C/y_reg/CLR, agc/U3033/D/next_val_reg/CLR, agc/U3033/D/y_reg/CLR, agc/U3033/E/next_val_reg/CLR, agc/U3033/E/y_reg/CLR, agc/U3033/F/next_val_reg/CLR, agc/U3033/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#139 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1099, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3032/A/next_val_reg/CLR, agc/U3032/A/prev_val_reg/CLR, agc/U3032/A/y_reg/CLR, agc/U3032/B/next_val_reg/CLR, agc/U3032/B/prev_val_reg/CLR, agc/U3032/B/y_reg/CLR, agc/U3032/C/next_val_reg/CLR, agc/U3032/C/prev_val_reg/CLR, agc/U3032/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#140 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__110, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23043/A/next_val_reg/PRE, agc/U23043/A/prev_val_reg/PRE, agc/U23043/A/y_reg/PRE, agc/U23043/B/next_val_reg/CLR, agc/U23043/B/prev_val_reg/CLR, agc/U23043/B/y_reg/CLR, agc/U23043/C/next_val_reg/CLR, agc/U23043/C/prev_val_reg/CLR, agc/U23043/C/y_reg/CLR, agc/U23043/D/next_val_reg/CLR, agc/U23043/D/prev_val_reg/CLR, agc/U23043/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#141 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1100, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3031/A/next_val_reg/CLR, agc/U3031/A/prev_val_reg/CLR, agc/U3031/A/y_reg/CLR, agc/U3031/B/next_val_reg/CLR, agc/U3031/B/prev_val_reg/CLR, agc/U3031/B/y_reg/CLR, agc/U3031/C/next_val_reg/CLR, agc/U3031/C/prev_val_reg/CLR, agc/U3031/C/y_reg/CLR, agc/U3031/D/next_val_reg/CLR, agc/U3031/D/prev_val_reg/CLR, agc/U3031/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#142 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1101, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3030/A/next_val_reg/CLR, agc/U3030/A/prev_val_reg/CLR, agc/U3030/A/y_reg/CLR, agc/U3030/B/next_val_reg/CLR, agc/U3030/B/prev_val_reg/CLR, agc/U3030/B/y_reg/CLR, agc/U3030/C/next_val_reg/CLR, agc/U3030/C/prev_val_reg/CLR, agc/U3030/C/y_reg/CLR, agc/U3030/D/next_val_reg/CLR, agc/U3030/D/prev_val_reg/CLR, agc/U3030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#143 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1102, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3029/A/next_val_reg/CLR, agc/U3029/A/prev_val_reg/CLR, agc/U3029/A/y_reg/CLR, agc/U3029/B/next_val_reg/CLR, agc/U3029/B/prev_val_reg/CLR, agc/U3029/B/y_reg/CLR, agc/U3029/C/next_val_reg/CLR, agc/U3029/C/prev_val_reg/CLR, agc/U3029/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#144 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1103, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3028/A/next_val_reg/CLR, agc/U3028/A/prev_val_reg/CLR, agc/U3028/A/y_reg/CLR, agc/U3028/B/next_val_reg/CLR, agc/U3028/B/prev_val_reg/CLR, agc/U3028/B/y_reg/CLR, agc/U3028/C/next_val_reg/CLR, agc/U3028/C/prev_val_reg/CLR, agc/U3028/C/y_reg/CLR, agc/U3028/D/next_val_reg/CLR, agc/U3028/D/prev_val_reg/CLR, agc/U3028/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#145 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1104, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3027/A/next_val_reg/CLR, agc/U3027/A/y_reg/CLR, agc/U3027/B/next_val_reg/CLR, agc/U3027/B/y_reg/CLR, agc/U3027/C/next_val_reg/CLR, agc/U3027/C/y_reg/CLR, agc/U3027/D/next_val_reg/CLR, agc/U3027/D/y_reg/CLR, agc/U3027/E/next_val_reg/CLR, agc/U3027/E/y_reg/CLR, agc/U3027/F/next_val_reg/PRE, agc/U3027/F/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#146 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1105, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3026/A/next_val_reg/CLR, agc/U3026/A/prev_val_reg/CLR, agc/U3026/A/y_reg/CLR, agc/U3026/B/next_val_reg/CLR, agc/U3026/B/prev_val_reg/CLR, agc/U3026/B/y_reg/CLR, agc/U3026/C/next_val_reg/CLR, agc/U3026/C/prev_val_reg/CLR, agc/U3026/C/y_reg/CLR, agc/U3026/D/next_val_reg/CLR, agc/U3026/D/prev_val_reg/CLR, agc/U3026/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#147 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1106, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3025/C/next_val_reg/CLR, agc/U3025/C/y_reg/CLR, agc/U3025/D/next_val_reg/CLR, agc/U3025/D/y_reg/CLR, agc/U3025/A/next_val_reg/CLR, agc/U3025/A/y_reg/CLR, agc/U3025/B/next_val_reg/CLR, agc/U3025/B/y_reg/CLR, agc/U3025/E/next_val_reg/CLR, agc/U3025/E/y_reg/CLR, agc/U3025/F/next_val_reg/CLR, agc/U3025/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#148 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1107, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3024/A/next_val_reg/CLR, agc/U3024/A/prev_val_reg/CLR, agc/U3024/A/y_reg/CLR, agc/U3024/B/next_val_reg/CLR, agc/U3024/B/prev_val_reg/CLR, agc/U3024/B/y_reg/CLR, agc/U3024/C/next_val_reg/CLR, agc/U3024/C/prev_val_reg/CLR, agc/U3024/C/y_reg/CLR, agc/U3024/D/next_val_reg/CLR, agc/U3024/D/prev_val_reg/CLR, agc/U3024/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#149 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1108, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3023/E/next_val_reg/CLR, agc/U3023/E/y_reg/CLR, agc/U3023/A/next_val_reg/CLR, agc/U3023/A/y_reg/CLR, agc/U3023/B/next_val_reg/CLR, agc/U3023/B/y_reg/CLR, agc/U3023/C/next_val_reg/CLR, agc/U3023/C/y_reg/CLR, agc/U3023/D/next_val_reg/CLR, agc/U3023/D/y_reg/CLR, agc/U3023/F/next_val_reg/CLR, agc/U3023/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#150 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1109, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3022/A/next_val_reg/CLR, agc/U3022/A/prev_val_reg/CLR, agc/U3022/A/y_reg/CLR, agc/U3022/B/next_val_reg/CLR, agc/U3022/B/prev_val_reg/CLR, agc/U3022/B/y_reg/CLR, agc/U3022/C/next_val_reg/CLR, agc/U3022/C/prev_val_reg/CLR, agc/U3022/C/y_reg/CLR, agc/U3022/D/next_val_reg/CLR, agc/U3022/D/prev_val_reg/CLR, agc/U3022/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#151 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__111, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23042/C/next_val_reg/CLR, agc/U23042/C/prev_val_reg/CLR, agc/U23042/C/y_reg/CLR, agc/U23042/D/next_val_reg/CLR, agc/U23042/D/prev_val_reg/CLR, agc/U23042/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#152 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1110, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3021/A/next_val_reg/CLR, agc/U3021/A/y_reg/CLR, agc/U3021/B/next_val_reg/CLR, agc/U3021/B/y_reg/CLR, agc/U3021/D/next_val_reg/CLR, agc/U3021/D/y_reg/CLR, agc/U3021/E/next_val_reg/CLR, agc/U3021/E/y_reg/CLR, agc/U3021/F/next_val_reg/CLR, agc/U3021/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#153 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1111, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3020/C/next_val_reg/CLR, agc/U3020/C/prev_val_reg/CLR, agc/U3020/C/y_reg/CLR, agc/U3020/A/y_reg/CLR, agc/U3020/A/next_val_reg/PRE, agc/U3020/A/prev_val_reg/PRE, agc/U3020/B/y_reg/CLR, agc/U3020/B/next_val_reg/PRE, agc/U3020/B/prev_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#154 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1112, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3019/A/next_val_reg/CLR, agc/U3019/A/prev_val_reg/CLR, agc/U3019/A/y_reg/CLR, agc/U3019/B/next_val_reg/CLR, agc/U3019/B/prev_val_reg/CLR, agc/U3019/B/y_reg/CLR, agc/U3019/C/next_val_reg/CLR, agc/U3019/C/prev_val_reg/CLR, agc/U3019/C/y_reg/CLR, agc/U3019/D/next_val_reg/CLR, agc/U3019/D/prev_val_reg/CLR, agc/U3019/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#155 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1113, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3018/A/next_val_reg/CLR, agc/U3018/A/y_reg/CLR, agc/U3018/B/next_val_reg/CLR, agc/U3018/B/y_reg/CLR, agc/U3018/C/next_val_reg/CLR, agc/U3018/C/y_reg/CLR, agc/U3018/D/next_val_reg/CLR, agc/U3018/D/y_reg/CLR, agc/U3018/E/next_val_reg/CLR, agc/U3018/E/y_reg/CLR, agc/U3018/F/next_val_reg/CLR, agc/U3018/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#156 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1114, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3017/A/next_val_reg/CLR, agc/U3017/A/prev_val_reg/CLR, agc/U3017/A/y_reg/CLR, agc/U3017/B/next_val_reg/CLR, agc/U3017/B/prev_val_reg/CLR, agc/U3017/B/y_reg/CLR, agc/U3017/C/y_reg/CLR, agc/U3017/C/next_val_reg/PRE, agc/U3017/C/prev_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#157 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1115, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3016/A/next_val_reg/CLR, agc/U3016/A/prev_val_reg/CLR, agc/U3016/A/y_reg/CLR, agc/U3016/B/next_val_reg/CLR, agc/U3016/B/prev_val_reg/CLR, agc/U3016/B/y_reg/CLR, agc/U3016/C/next_val_reg/CLR, agc/U3016/C/prev_val_reg/CLR, agc/U3016/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#158 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1116, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3015/B/next_val_reg/CLR, agc/U3015/B/prev_val_reg/CLR, agc/U3015/B/y_reg/CLR, agc/U3015/C/next_val_reg/CLR, agc/U3015/C/prev_val_reg/CLR, agc/U3015/C/y_reg/CLR, agc/U3015/A/next_val_reg/PRE, agc/U3015/A/prev_val_reg/PRE, agc/U3015/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#159 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1117, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3014/A/next_val_reg/CLR, agc/U3014/A/prev_val_reg/CLR, agc/U3014/A/y_reg/CLR, agc/U3014/B/next_val_reg/PRE, agc/U3014/B/prev_val_reg/PRE, agc/U3014/B/y_reg/PRE, agc/U3014/C/next_val_reg/PRE, agc/U3014/C/prev_val_reg/PRE, agc/U3014/C/y_reg/PRE, agc/U3014/D/next_val_reg/CLR, agc/U3014/D/prev_val_reg/CLR, agc/U3014/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#160 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1118, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3013/A/next_val_reg/CLR, agc/U3013/A/prev_val_reg/CLR, agc/U3013/A/y_reg/CLR, agc/U3013/B/next_val_reg/CLR, agc/U3013/B/prev_val_reg/CLR, agc/U3013/B/y_reg/CLR, agc/U3013/C/next_val_reg/CLR, agc/U3013/C/prev_val_reg/CLR, agc/U3013/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#161 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1119, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3012/A/next_val_reg/PRE, agc/U3012/A/prev_val_reg/PRE, agc/U3012/A/y_reg/PRE, agc/U3012/B/y_reg/CLR, agc/U3012/B/next_val_reg/PRE, agc/U3012/B/prev_val_reg/PRE, agc/U3012/C/y_reg/CLR, agc/U3012/C/next_val_reg/PRE, agc/U3012/C/prev_val_reg/PRE, agc/U3012/D/y_reg/CLR, agc/U3012/D/next_val_reg/PRE, agc/U3012/D/prev_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#162 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__112, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23041/A/next_val_reg/PRE, agc/U23041/A/prev_val_reg/PRE, agc/U23041/A/y_reg/PRE, agc/U23041/B/next_val_reg/CLR, agc/U23041/B/prev_val_reg/CLR, agc/U23041/B/y_reg/CLR, agc/U23041/C/next_val_reg/CLR, agc/U23041/C/prev_val_reg/CLR, agc/U23041/C/y_reg/CLR, agc/U23041/D/next_val_reg/CLR, agc/U23041/D/prev_val_reg/CLR, agc/U23041/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#163 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1120, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3010/A/next_val_reg/CLR, agc/U3010/A/prev_val_reg/CLR, agc/U3010/A/y_reg/CLR, agc/U3010/B/next_val_reg/CLR, agc/U3010/B/prev_val_reg/CLR, agc/U3010/B/y_reg/CLR, agc/U3010/C/next_val_reg/CLR, agc/U3010/C/prev_val_reg/CLR, agc/U3010/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#164 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1121, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3009/A/next_val_reg/CLR, agc/U3009/A/prev_val_reg/CLR, agc/U3009/A/y_reg/CLR, agc/U3009/B/next_val_reg/CLR, agc/U3009/B/prev_val_reg/CLR, agc/U3009/B/y_reg/CLR, agc/U3009/C/next_val_reg/CLR, agc/U3009/C/prev_val_reg/CLR, agc/U3009/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#165 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1122, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3007/A/next_val_reg/CLR, agc/U3007/A/prev_val_reg/CLR, agc/U3007/A/y_reg/CLR, agc/U3007/B/next_val_reg/CLR, agc/U3007/B/prev_val_reg/CLR, agc/U3007/B/y_reg/CLR, agc/U3007/C/y_reg/CLR, agc/U3007/C/next_val_reg/PRE, agc/U3007/C/prev_val_reg/PRE, agc/U3007/D/y_reg/CLR, agc/U3007/D/next_val_reg/PRE, agc/U3007/D/prev_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#166 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1123, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3006/A/next_val_reg/PRE, agc/U3006/A/prev_val_reg/PRE, agc/U3006/A/y_reg/PRE, agc/U3006/B/next_val_reg/CLR, agc/U3006/B/prev_val_reg/CLR, agc/U3006/B/y_reg/CLR, agc/U3006/C/y_reg/CLR, agc/U3006/C/next_val_reg/PRE, agc/U3006/C/prev_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#167 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1124, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3005/A/next_val_reg/CLR, agc/U3005/A/prev_val_reg/CLR, agc/U3005/A/y_reg/CLR, agc/U3005/B/next_val_reg/CLR, agc/U3005/B/prev_val_reg/CLR, agc/U3005/B/y_reg/CLR, agc/U3005/C/next_val_reg/CLR, agc/U3005/C/prev_val_reg/CLR, agc/U3005/C/y_reg/CLR, agc/U3005/D/next_val_reg/CLR, agc/U3005/D/prev_val_reg/CLR, agc/U3005/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#168 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1125, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3004/A/next_val_reg/CLR, agc/U3004/A/prev_val_reg/CLR, agc/U3004/A/y_reg/CLR, agc/U3004/B/next_val_reg/CLR, agc/U3004/B/prev_val_reg/CLR, agc/U3004/B/y_reg/CLR, agc/U3004/C/next_val_reg/CLR, agc/U3004/C/prev_val_reg/CLR, agc/U3004/C/y_reg/CLR, agc/U3004/D/next_val_reg/PRE, agc/U3004/D/prev_val_reg/PRE, agc/U3004/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#169 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1126, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3003/E/next_val_reg/CLR, agc/U3003/E/y_reg/CLR, agc/U3003/A/next_val_reg/CLR, agc/U3003/A/y_reg/CLR, agc/U3003/B/next_val_reg/PRE, agc/U3003/B/y_reg/PRE, agc/U3003/C/next_val_reg/PRE, agc/U3003/C/y_reg/PRE, agc/U3003/D/next_val_reg/CLR, agc/U3003/D/y_reg/CLR, agc/U3003/F/next_val_reg/PRE, agc/U3003/F/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#170 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1127, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3002/A/next_val_reg/CLR, agc/U3002/A/prev_val_reg/CLR, agc/U3002/A/y_reg/CLR, agc/U3002/B/next_val_reg/CLR, agc/U3002/B/prev_val_reg/CLR, agc/U3002/B/y_reg/CLR, agc/U3002/C/next_val_reg/CLR, agc/U3002/C/prev_val_reg/CLR, agc/U3002/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#171 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1128, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U3001/A/next_val_reg/PRE, agc/U3001/A/prev_val_reg/PRE, agc/U3001/A/y_reg/PRE, agc/U3001/B/next_val_reg/CLR, agc/U3001/B/prev_val_reg/CLR, agc/U3001/B/y_reg/CLR, agc/U3001/C/next_val_reg/CLR, agc/U3001/C/prev_val_reg/CLR, agc/U3001/C/y_reg/CLR, agc/U3001/D/next_val_reg/CLR, agc/U3001/D/prev_val_reg/CLR, agc/U3001/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#172 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1129, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2044/A/next_val_reg/CLR, agc/U2044/A/prev_val_reg/CLR, agc/U2044/A/y_reg/CLR, agc/U2044/B/next_val_reg/CLR, agc/U2044/B/prev_val_reg/CLR, agc/U2044/B/y_reg/CLR, agc/U2044/C/next_val_reg/CLR, agc/U2044/C/prev_val_reg/CLR, agc/U2044/C/y_reg/CLR, agc/U2044/D/next_val_reg/CLR, agc/U2044/D/prev_val_reg/CLR, agc/U2044/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#173 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__113, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23040/C/next_val_reg/CLR, agc/U23040/C/prev_val_reg/CLR, agc/U23040/C/y_reg/CLR, agc/U23040/D/next_val_reg/CLR, agc/U23040/D/prev_val_reg/CLR, agc/U23040/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#174 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1130, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2043/A/next_val_reg/CLR, agc/U2043/A/prev_val_reg/CLR, agc/U2043/A/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#175 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1131, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2042/C/next_val_reg/CLR, agc/U2042/C/y_reg/CLR, agc/U2042/A/next_val_reg/CLR, agc/U2042/A/y_reg/CLR, agc/U2042/B/next_val_reg/CLR, agc/U2042/B/y_reg/CLR, agc/U2042/D/next_val_reg/CLR, agc/U2042/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#176 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1132, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2041/A/next_val_reg/CLR, agc/U2041/A/prev_val_reg/CLR, agc/U2041/A/y_reg/CLR, agc/U2041/B/next_val_reg/CLR, agc/U2041/B/prev_val_reg/CLR, agc/U2041/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#177 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1133, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2040/A/y_reg/CLR, agc/U2040/A/y_reg_lopt_replica/CLR, agc/U2040/A/next_val_reg/PRE, agc/U2040/B/y_reg/CLR, agc/U2040/B/y_reg_lopt_replica/CLR, agc/U2040/B/next_val_reg/PRE, agc/U2040/C/y_reg/CLR, agc/U2040/C/y_reg_lopt_replica/CLR, agc/U2040/C/next_val_reg/PRE, agc/U2040/D/y_reg/CLR, agc/U2040/D/y_reg_lopt_replica/CLR, agc/U2040/D/next_val_reg/PRE, agc/U2040/E/y_reg/CLR, agc/U2040/E/y_reg_lopt_replica/CLR, agc/U2040/E/next_val_reg/PRE (the first 15 of 18 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#178 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1134, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2039/A/y_reg/CLR, agc/U2039/A/y_reg_lopt_replica/CLR, agc/U2039/A/next_val_reg/PRE, agc/U2039/B/y_reg/CLR, agc/U2039/B/y_reg_lopt_replica/CLR, agc/U2039/B/next_val_reg/PRE, agc/U2039/C/y_reg/CLR, agc/U2039/C/y_reg_lopt_replica/CLR, agc/U2039/C/next_val_reg/PRE, agc/U2039/D/y_reg/CLR, agc/U2039/D/y_reg_lopt_replica/CLR, agc/U2039/D/next_val_reg/PRE, agc/U2039/E/y_reg/CLR, agc/U2039/E/y_reg_lopt_replica/CLR, agc/U2039/E/next_val_reg/PRE (the first 15 of 18 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#179 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1135, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2037/A/next_val_reg/CLR, agc/U2037/A/prev_val_reg/CLR, agc/U2037/A/y_reg/CLR, agc/U2037/B/next_val_reg/CLR, agc/U2037/B/prev_val_reg/CLR, agc/U2037/B/y_reg/CLR, agc/U2037/C/next_val_reg/CLR, agc/U2037/C/prev_val_reg/CLR, agc/U2037/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#180 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1136, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2036/A/next_val_reg/CLR, agc/U2036/A/prev_val_reg/CLR, agc/U2036/A/y_reg/CLR, agc/U2036/B/next_val_reg/PRE, agc/U2036/B/prev_val_reg/PRE, agc/U2036/B/y_reg/PRE, agc/U2036/C/next_val_reg/CLR, agc/U2036/C/prev_val_reg/CLR, agc/U2036/C/y_reg/CLR, agc/U2036/D/next_val_reg/CLR, agc/U2036/D/prev_val_reg/CLR, agc/U2036/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#181 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1137, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2035/A/next_val_reg/CLR, agc/U2035/A/prev_val_reg/CLR, agc/U2035/A/y_reg/CLR, agc/U2035/B/next_val_reg/CLR, agc/U2035/B/prev_val_reg/CLR, agc/U2035/B/y_reg/CLR, agc/U2035/C/next_val_reg/PRE, agc/U2035/C/prev_val_reg/PRE, agc/U2035/C/y_reg/PRE, agc/U2035/D/next_val_reg/CLR, agc/U2035/D/prev_val_reg/CLR, agc/U2035/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#182 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1138, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2034/A/next_val_reg/CLR, agc/U2034/A/prev_val_reg/CLR, agc/U2034/A/y_reg/CLR, agc/U2034/B/next_val_reg/CLR, agc/U2034/B/prev_val_reg/CLR, agc/U2034/B/y_reg/CLR, agc/U2034/C/next_val_reg/CLR, agc/U2034/C/prev_val_reg/CLR, agc/U2034/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#183 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1139, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2033/A/next_val_reg/PRE, agc/U2033/A/prev_val_reg/PRE, agc/U2033/A/y_reg/PRE, agc/U2033/B/next_val_reg/CLR, agc/U2033/B/prev_val_reg/CLR, agc/U2033/B/y_reg/CLR, agc/U2033/C/next_val_reg/CLR, agc/U2033/C/prev_val_reg/CLR, agc/U2033/C/y_reg/CLR, agc/U2033/D/next_val_reg/PRE, agc/U2033/D/prev_val_reg/PRE, agc/U2033/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#184 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__114, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23039/A/next_val_reg/PRE, agc/U23039/A/prev_val_reg/PRE, agc/U23039/A/y_reg/PRE, agc/U23039/B/next_val_reg/CLR, agc/U23039/B/prev_val_reg/CLR, agc/U23039/B/y_reg/CLR, agc/U23039/C/next_val_reg/CLR, agc/U23039/C/prev_val_reg/CLR, agc/U23039/C/y_reg/CLR, agc/U23039/D/next_val_reg/CLR, agc/U23039/D/prev_val_reg/CLR, agc/U23039/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#185 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1140, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2032/A/next_val_reg/CLR, agc/U2032/A/prev_val_reg/CLR, agc/U2032/A/y_reg/CLR, agc/U2032/B/next_val_reg/PRE, agc/U2032/B/prev_val_reg/PRE, agc/U2032/B/y_reg/PRE, agc/U2032/C/next_val_reg/CLR, agc/U2032/C/prev_val_reg/CLR, agc/U2032/C/y_reg/CLR, agc/U2032/D/next_val_reg/CLR, agc/U2032/D/prev_val_reg/CLR, agc/U2032/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#186 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1141, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2031/A/next_val_reg/CLR, agc/U2031/A/prev_val_reg/CLR, agc/U2031/A/y_reg/CLR, agc/U2031/B/next_val_reg/CLR, agc/U2031/B/prev_val_reg/CLR, agc/U2031/B/y_reg/CLR, agc/U2031/C/next_val_reg/CLR, agc/U2031/C/prev_val_reg/CLR, agc/U2031/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#187 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1142, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2030/A/next_val_reg/CLR, agc/U2030/A/prev_val_reg/CLR, agc/U2030/A/y_reg/CLR, agc/U2030/B/next_val_reg/CLR, agc/U2030/B/prev_val_reg/CLR, agc/U2030/B/y_reg/CLR, agc/U2030/C/next_val_reg/PRE, agc/U2030/C/prev_val_reg/PRE, agc/U2030/C/y_reg/PRE, agc/U2030/D/next_val_reg/CLR, agc/U2030/D/prev_val_reg/CLR, agc/U2030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#188 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1143, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2029/A/next_val_reg/PRE, agc/U2029/A/prev_val_reg/PRE, agc/U2029/A/y_reg/PRE, agc/U2029/B/next_val_reg/CLR, agc/U2029/B/prev_val_reg/CLR, agc/U2029/B/y_reg/CLR, agc/U2029/C/next_val_reg/CLR, agc/U2029/C/prev_val_reg/CLR, agc/U2029/C/y_reg/CLR, agc/U2029/D/next_val_reg/PRE, agc/U2029/D/prev_val_reg/PRE, agc/U2029/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#189 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1144, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2028/A/next_val_reg/CLR, agc/U2028/A/prev_val_reg/CLR, agc/U2028/A/y_reg/CLR, agc/U2028/B/next_val_reg/CLR, agc/U2028/B/prev_val_reg/CLR, agc/U2028/B/y_reg/CLR, agc/U2028/C/next_val_reg/CLR, agc/U2028/C/prev_val_reg/CLR, agc/U2028/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#190 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1145, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2027/A/next_val_reg/CLR, agc/U2027/A/prev_val_reg/CLR, agc/U2027/A/y_reg/CLR, agc/U2027/B/next_val_reg/PRE, agc/U2027/B/prev_val_reg/PRE, agc/U2027/B/y_reg/PRE, agc/U2027/C/next_val_reg/CLR, agc/U2027/C/prev_val_reg/CLR, agc/U2027/C/y_reg/CLR, agc/U2027/D/next_val_reg/CLR, agc/U2027/D/prev_val_reg/CLR, agc/U2027/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#191 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1146, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2026/A/next_val_reg/CLR, agc/U2026/A/prev_val_reg/CLR, agc/U2026/A/y_reg/CLR, agc/U2026/B/next_val_reg/CLR, agc/U2026/B/prev_val_reg/CLR, agc/U2026/B/y_reg/CLR, agc/U2026/C/next_val_reg/PRE, agc/U2026/C/prev_val_reg/PRE, agc/U2026/C/y_reg/PRE, agc/U2026/D/next_val_reg/CLR, agc/U2026/D/prev_val_reg/CLR, agc/U2026/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#192 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1147, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2025/A/next_val_reg/CLR, agc/U2025/A/prev_val_reg/CLR, agc/U2025/A/y_reg/CLR, agc/U2025/B/next_val_reg/CLR, agc/U2025/B/prev_val_reg/CLR, agc/U2025/B/y_reg/CLR, agc/U2025/C/next_val_reg/CLR, agc/U2025/C/prev_val_reg/CLR, agc/U2025/C/y_reg/CLR, agc/U2025/D/next_val_reg/PRE, agc/U2025/D/prev_val_reg/PRE, agc/U2025/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#193 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__1148, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U2024/A/next_val_reg/PRE, agc/U2024/A/prev_val_reg/PRE, agc/U2024/A/y_reg/PRE, agc/U2024/B/next_val_reg/CLR, agc/U2024/B/prev_val_reg/CLR, agc/U2024/B/y_reg/CLR, agc/U2024/C/next_val_reg/CLR, agc/U2024/C/prev_val_reg/CLR, agc/U2024/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#194 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__115, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23038/C/next_val_reg/CLR, agc/U23038/C/prev_val_reg/CLR, agc/U23038/C/y_reg/CLR, agc/U23038/D/next_val_reg/CLR, agc/U23038/D/prev_val_reg/CLR, agc/U23038/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#195 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__116, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23037/A/next_val_reg/CLR, agc/U23037/A/prev_val_reg/CLR, agc/U23037/A/y_reg/CLR, agc/U23037/B/next_val_reg/CLR, agc/U23037/B/prev_val_reg/CLR, agc/U23037/B/y_reg/CLR, agc/U23037/C/next_val_reg/CLR, agc/U23037/C/prev_val_reg/CLR, agc/U23037/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#196 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__117, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23036/A/next_val_reg/PRE, agc/U23036/A/prev_val_reg/PRE, agc/U23036/A/y_reg/PRE, agc/U23036/B/next_val_reg/CLR, agc/U23036/B/prev_val_reg/CLR, agc/U23036/B/y_reg/CLR, agc/U23036/C/next_val_reg/CLR, agc/U23036/C/prev_val_reg/CLR, agc/U23036/C/y_reg/CLR, agc/U23036/D/next_val_reg/CLR, agc/U23036/D/prev_val_reg/CLR, agc/U23036/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#197 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__118, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23035/C/next_val_reg/CLR, agc/U23035/C/prev_val_reg/CLR, agc/U23035/C/y_reg/CLR, agc/U23035/D/next_val_reg/CLR, agc/U23035/D/prev_val_reg/CLR, agc/U23035/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#198 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__119, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23034/A/next_val_reg/PRE, agc/U23034/A/prev_val_reg/PRE, agc/U23034/A/y_reg/PRE, agc/U23034/B/next_val_reg/CLR, agc/U23034/B/prev_val_reg/CLR, agc/U23034/B/y_reg/CLR, agc/U23034/C/next_val_reg/CLR, agc/U23034/C/prev_val_reg/CLR, agc/U23034/C/y_reg/CLR, agc/U23034/D/next_val_reg/CLR, agc/U23034/D/prev_val_reg/CLR, agc/U23034/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#199 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__120, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23033/C/next_val_reg/CLR, agc/U23033/C/prev_val_reg/CLR, agc/U23033/C/y_reg/CLR, agc/U23033/D/next_val_reg/CLR, agc/U23033/D/prev_val_reg/CLR, agc/U23033/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#200 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__121, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23032/A/next_val_reg/PRE, agc/U23032/A/y_reg/PRE, agc/U23032/B/next_val_reg/CLR, agc/U23032/B/y_reg/CLR, agc/U23032/C/next_val_reg/PRE, agc/U23032/C/y_reg/PRE, agc/U23032/D/next_val_reg/PRE, agc/U23032/D/y_reg/PRE, agc/U23032/E/next_val_reg/CLR, agc/U23032/E/y_reg/CLR, agc/U23032/F/next_val_reg/CLR, agc/U23032/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#201 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__122, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23031/A/next_val_reg/PRE, agc/U23031/A/prev_val_reg/PRE, agc/U23031/A/y_reg/PRE, agc/U23031/B/next_val_reg/CLR, agc/U23031/B/prev_val_reg/CLR, agc/U23031/B/y_reg/CLR, agc/U23031/C/next_val_reg/CLR, agc/U23031/C/prev_val_reg/CLR, agc/U23031/C/y_reg/CLR, agc/U23031/D/next_val_reg/CLR, agc/U23031/D/prev_val_reg/CLR, agc/U23031/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#202 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__123, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23030/A/next_val_reg/CLR, agc/U23030/A/prev_val_reg/CLR, agc/U23030/A/y_reg/CLR, agc/U23030/B/next_val_reg/CLR, agc/U23030/B/prev_val_reg/CLR, agc/U23030/B/y_reg/CLR, agc/U23030/C/next_val_reg/CLR, agc/U23030/C/prev_val_reg/CLR, agc/U23030/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#203 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__124, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23029/B/next_val_reg/CLR, agc/U23029/B/prev_val_reg/CLR, agc/U23029/B/y_reg/CLR, agc/U23029/C/next_val_reg/PRE, agc/U23029/C/prev_val_reg/PRE, agc/U23029/C/y_reg/PRE, agc/U23029/D/next_val_reg/CLR, agc/U23029/D/prev_val_reg/CLR, agc/U23029/D/y_reg/CLR, agc/U23029/A/next_val_reg/PRE, agc/U23029/A/prev_val_reg/PRE, agc/U23029/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#204 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__125, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23028/A/next_val_reg/CLR, agc/U23028/A/prev_val_reg/CLR, agc/U23028/A/y_reg/CLR, agc/U23028/B/next_val_reg/CLR, agc/U23028/B/prev_val_reg/CLR, agc/U23028/B/y_reg/CLR, agc/U23028/C/next_val_reg/CLR, agc/U23028/C/prev_val_reg/CLR, agc/U23028/C/y_reg/CLR, agc/U23028/D/next_val_reg/CLR, agc/U23028/D/prev_val_reg/CLR, agc/U23028/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#205 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__126, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23027/A/next_val_reg/PRE, agc/U23027/A/prev_val_reg/PRE, agc/U23027/A/y_reg/PRE, agc/U23027/B/next_val_reg/CLR, agc/U23027/B/prev_val_reg/CLR, agc/U23027/B/y_reg/CLR, agc/U23027/C/next_val_reg/CLR, agc/U23027/C/prev_val_reg/CLR, agc/U23027/C/y_reg/CLR, agc/U23027/D/next_val_reg/CLR, agc/U23027/D/prev_val_reg/CLR, agc/U23027/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#206 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__127, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23026/A/next_val_reg/CLR, agc/U23026/A/prev_val_reg/CLR, agc/U23026/A/y_reg/CLR, agc/U23026/B/next_val_reg/PRE, agc/U23026/B/prev_val_reg/PRE, agc/U23026/B/y_reg/PRE, agc/U23026/C/next_val_reg/CLR, agc/U23026/C/prev_val_reg/CLR, agc/U23026/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#207 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__128, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23025/A/next_val_reg/CLR, agc/U23025/A/prev_val_reg/CLR, agc/U23025/A/y_reg/CLR, agc/U23025/B/next_val_reg/PRE, agc/U23025/B/prev_val_reg/PRE, agc/U23025/B/y_reg/PRE, agc/U23025/C/next_val_reg/PRE, agc/U23025/C/prev_val_reg/PRE, agc/U23025/C/y_reg/PRE, agc/U23025/D/next_val_reg/CLR, agc/U23025/D/prev_val_reg/CLR, agc/U23025/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#208 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__129, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23024/A/next_val_reg/CLR, agc/U23024/A/prev_val_reg/CLR, agc/U23024/A/y_reg/CLR, agc/U23024/B/next_val_reg/CLR, agc/U23024/B/prev_val_reg/CLR, agc/U23024/B/y_reg/CLR, agc/U23024/C/next_val_reg/PRE, agc/U23024/C/prev_val_reg/PRE, agc/U23024/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#209 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__130, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23023/A/next_val_reg/CLR, agc/U23023/A/prev_val_reg/CLR, agc/U23023/A/y_reg/CLR, agc/U23023/B/next_val_reg/CLR, agc/U23023/B/prev_val_reg/CLR, agc/U23023/B/y_reg/CLR, agc/U23023/C/next_val_reg/CLR, agc/U23023/C/prev_val_reg/CLR, agc/U23023/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#210 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__131, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23022/A/next_val_reg/CLR, agc/U23022/A/prev_val_reg/CLR, agc/U23022/A/y_reg/CLR, agc/U23022/B/next_val_reg/CLR, agc/U23022/B/prev_val_reg/CLR, agc/U23022/B/y_reg/CLR, agc/U23022/C/next_val_reg/CLR, agc/U23022/C/prev_val_reg/CLR, agc/U23022/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#211 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__132, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23021/A/next_val_reg/PRE, agc/U23021/A/prev_val_reg/PRE, agc/U23021/A/y_reg/PRE, agc/U23021/B/next_val_reg/CLR, agc/U23021/B/prev_val_reg/CLR, agc/U23021/B/y_reg/CLR, agc/U23021/C/next_val_reg/CLR, agc/U23021/C/prev_val_reg/CLR, agc/U23021/C/y_reg/CLR, agc/U23021/D/next_val_reg/CLR, agc/U23021/D/prev_val_reg/CLR, agc/U23021/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#212 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__133, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23020/A/next_val_reg/CLR, agc/U23020/A/prev_val_reg/CLR, agc/U23020/A/y_reg/CLR, agc/U23020/B/next_val_reg/PRE, agc/U23020/B/prev_val_reg/PRE, agc/U23020/B/y_reg/PRE, agc/U23020/C/next_val_reg/PRE, agc/U23020/C/prev_val_reg/PRE, agc/U23020/C/y_reg/PRE, agc/U23020/D/next_val_reg/CLR, agc/U23020/D/prev_val_reg/CLR, agc/U23020/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#213 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__134, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23019/A/next_val_reg/CLR, agc/U23019/A/prev_val_reg/CLR, agc/U23019/A/y_reg/CLR, agc/U23019/B/next_val_reg/CLR, agc/U23019/B/prev_val_reg/CLR, agc/U23019/B/y_reg/CLR, agc/U23019/C/next_val_reg/CLR, agc/U23019/C/prev_val_reg/CLR, agc/U23019/C/y_reg/CLR, agc/U23019/D/next_val_reg/PRE, agc/U23019/D/prev_val_reg/PRE, agc/U23019/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#214 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__135, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23017/A/next_val_reg/CLR, agc/U23017/A/prev_val_reg/CLR, agc/U23017/A/y_reg/CLR, agc/U23017/B/next_val_reg/PRE, agc/U23017/B/prev_val_reg/PRE, agc/U23017/B/y_reg/PRE, agc/U23017/C/next_val_reg/PRE, agc/U23017/C/prev_val_reg/PRE, agc/U23017/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#215 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__136, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23016/A/next_val_reg/CLR, agc/U23016/A/prev_val_reg/CLR, agc/U23016/A/y_reg/CLR, agc/U23016/B/next_val_reg/PRE, agc/U23016/B/prev_val_reg/PRE, agc/U23016/B/y_reg/PRE, agc/U23016/C/next_val_reg/CLR, agc/U23016/C/prev_val_reg/CLR, agc/U23016/C/y_reg/CLR, agc/U23016/D/next_val_reg/CLR, agc/U23016/D/prev_val_reg/CLR, agc/U23016/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#216 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__137, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23015/A/next_val_reg/CLR, agc/U23015/A/prev_val_reg/CLR, agc/U23015/A/y_reg/CLR, agc/U23015/B/next_val_reg/CLR, agc/U23015/B/prev_val_reg/CLR, agc/U23015/B/y_reg/CLR, agc/U23015/C/next_val_reg/CLR, agc/U23015/C/prev_val_reg/CLR, agc/U23015/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#217 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__138, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23014/A/next_val_reg/CLR, agc/U23014/A/prev_val_reg/CLR, agc/U23014/A/y_reg/CLR, agc/U23014/B/next_val_reg/CLR, agc/U23014/B/prev_val_reg/CLR, agc/U23014/B/y_reg/CLR, agc/U23014/C/next_val_reg/CLR, agc/U23014/C/prev_val_reg/CLR, agc/U23014/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#218 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__139, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23013/A/next_val_reg/PRE, agc/U23013/A/prev_val_reg/PRE, agc/U23013/A/y_reg/PRE, agc/U23013/B/next_val_reg/CLR, agc/U23013/B/prev_val_reg/CLR, agc/U23013/B/y_reg/CLR, agc/U23013/C/next_val_reg/CLR, agc/U23013/C/prev_val_reg/CLR, agc/U23013/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#219 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__140, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23012/A/next_val_reg/PRE, agc/U23012/A/prev_val_reg/PRE, agc/U23012/A/y_reg/PRE, agc/U23012/B/next_val_reg/CLR, agc/U23012/B/prev_val_reg/CLR, agc/U23012/B/y_reg/CLR, agc/U23012/C/next_val_reg/CLR, agc/U23012/C/prev_val_reg/CLR, agc/U23012/C/y_reg/CLR, agc/U23012/D/next_val_reg/CLR, agc/U23012/D/prev_val_reg/CLR, agc/U23012/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#220 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__141, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23011/B/next_val_reg/CLR, agc/U23011/B/prev_val_reg/CLR, agc/U23011/B/y_reg/CLR, agc/U23011/C/next_val_reg/PRE, agc/U23011/C/prev_val_reg/PRE, agc/U23011/C/y_reg/PRE, agc/U23011/D/next_val_reg/CLR, agc/U23011/D/prev_val_reg/CLR, agc/U23011/D/y_reg/CLR, agc/U23011/A/next_val_reg/PRE, agc/U23011/A/prev_val_reg/PRE, agc/U23011/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#221 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__142, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23010/A/next_val_reg/CLR, agc/U23010/A/prev_val_reg/CLR, agc/U23010/A/y_reg/CLR, agc/U23010/B/next_val_reg/CLR, agc/U23010/B/prev_val_reg/CLR, agc/U23010/B/y_reg/CLR, agc/U23010/C/next_val_reg/PRE, agc/U23010/C/prev_val_reg/PRE, agc/U23010/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#222 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__143, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23009/A/next_val_reg/CLR, agc/U23009/A/prev_val_reg/CLR, agc/U23009/A/y_reg/CLR, agc/U23009/B/next_val_reg/CLR, agc/U23009/B/prev_val_reg/CLR, agc/U23009/B/y_reg/CLR, agc/U23009/C/next_val_reg/CLR, agc/U23009/C/prev_val_reg/CLR, agc/U23009/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#223 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__144, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23008/B/next_val_reg/CLR, agc/U23008/B/prev_val_reg/CLR, agc/U23008/B/y_reg/CLR, agc/U23008/C/next_val_reg/CLR, agc/U23008/C/prev_val_reg/CLR, agc/U23008/C/y_reg/CLR, agc/U23008/D/next_val_reg/CLR, agc/U23008/D/prev_val_reg/CLR, agc/U23008/D/y_reg/CLR, agc/U23008/A/next_val_reg/PRE, agc/U23008/A/prev_val_reg/PRE, agc/U23008/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#224 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__145, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23007/A/next_val_reg/PRE, agc/U23007/A/prev_val_reg/PRE, agc/U23007/A/y_reg/PRE, agc/U23007/B/next_val_reg/CLR, agc/U23007/B/prev_val_reg/CLR, agc/U23007/B/y_reg/CLR, agc/U23007/C/next_val_reg/CLR, agc/U23007/C/prev_val_reg/CLR, agc/U23007/C/y_reg/CLR, agc/U23007/D/next_val_reg/CLR, agc/U23007/D/prev_val_reg/CLR, agc/U23007/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#225 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__146, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23006/A/next_val_reg/CLR, agc/U23006/A/prev_val_reg/CLR, agc/U23006/A/y_reg/CLR, agc/U23006/B/next_val_reg/CLR, agc/U23006/B/prev_val_reg/CLR, agc/U23006/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#226 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__147, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23005/A/next_val_reg/PRE, agc/U23005/A/prev_val_reg/PRE, agc/U23005/A/y_reg/PRE, agc/U23005/C/next_val_reg/CLR, agc/U23005/C/prev_val_reg/CLR, agc/U23005/C/y_reg/CLR, agc/U23005/B/next_val_reg/PRE, agc/U23005/B/prev_val_reg/PRE, agc/U23005/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#227 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__148, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23004/A/next_val_reg/CLR, agc/U23004/A/prev_val_reg/CLR, agc/U23004/A/y_reg/CLR, agc/U23004/B/next_val_reg/CLR, agc/U23004/B/prev_val_reg/CLR, agc/U23004/B/y_reg/CLR, agc/U23004/D/next_val_reg/CLR, agc/U23004/D/prev_val_reg/CLR, agc/U23004/D/y_reg/CLR, agc/U23004/C/next_val_reg/CLR, agc/U23004/C/prev_val_reg/CLR, agc/U23004/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#228 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__149, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23003/A/next_val_reg/PRE, agc/U23003/A/y_reg/PRE, agc/U23003/B/next_val_reg/PRE, agc/U23003/B/y_reg/PRE, agc/U23003/C/next_val_reg/PRE, agc/U23003/C/y_reg/PRE, agc/U23003/D/next_val_reg/CLR, agc/U23003/D/y_reg/CLR, agc/U23003/E/next_val_reg/PRE, agc/U23003/E/y_reg/PRE, agc/U23003/F/next_val_reg/PRE, agc/U23003/F/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#229 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__150, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23001/A/next_val_reg/PRE, agc/U23001/A/prev_val_reg/PRE, agc/U23001/A/y_reg/PRE, agc/U23001/B/next_val_reg/PRE, agc/U23001/B/prev_val_reg/PRE, agc/U23001/B/y_reg/PRE, agc/U23001/C/next_val_reg/PRE, agc/U23001/C/prev_val_reg/PRE, agc/U23001/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#230 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__151, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21059/A/next_val_reg/CLR, agc/U21059/A/y_reg/CLR, agc/U21059/B/next_val_reg/CLR, agc/U21059/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#231 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__152, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21057/A/next_val_reg/CLR, agc/U21057/A/prev_val_reg/CLR, agc/U21057/A/y_reg/CLR, agc/U21057/B/next_val_reg/CLR, agc/U21057/B/prev_val_reg/CLR, agc/U21057/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#232 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__153, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21056/A/next_val_reg/CLR, agc/U21056/A/prev_val_reg/CLR, agc/U21056/A/y_reg/CLR, agc/U21056/B/next_val_reg/CLR, agc/U21056/B/prev_val_reg/CLR, agc/U21056/B/y_reg/CLR, agc/U21056/C/next_val_reg/CLR, agc/U21056/C/prev_val_reg/CLR, agc/U21056/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#233 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__154, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21055/A/next_val_reg/CLR, agc/U21055/A/prev_val_reg/CLR, agc/U21055/A/y_reg/CLR, agc/U21055/B/next_val_reg/PRE, agc/U21055/B/prev_val_reg/PRE, agc/U21055/B/y_reg/PRE, agc/U21055/C/next_val_reg/CLR, agc/U21055/C/prev_val_reg/CLR, agc/U21055/C/y_reg/CLR, agc/U21055/D/next_val_reg/CLR, agc/U21055/D/prev_val_reg/CLR, agc/U21055/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#234 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__155, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21054/A/next_val_reg/PRE, agc/U21054/A/prev_val_reg/PRE, agc/U21054/A/y_reg/PRE, agc/U21054/B/next_val_reg/CLR, agc/U21054/B/prev_val_reg/CLR, agc/U21054/B/y_reg/CLR, agc/U21054/C/next_val_reg/PRE, agc/U21054/C/prev_val_reg/PRE, agc/U21054/C/y_reg/PRE, agc/U21054/D/next_val_reg/PRE, agc/U21054/D/prev_val_reg/PRE, agc/U21054/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#235 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__156, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21053/A/next_val_reg/CLR, agc/U21053/A/prev_val_reg/CLR, agc/U21053/A/y_reg/CLR, agc/U21053/B/next_val_reg/PRE, agc/U21053/B/prev_val_reg/PRE, agc/U21053/B/y_reg/PRE, agc/U21053/C/next_val_reg/CLR, agc/U21053/C/prev_val_reg/CLR, agc/U21053/C/y_reg/CLR, agc/U21053/D/next_val_reg/PRE, agc/U21053/D/prev_val_reg/PRE, agc/U21053/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#236 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__157, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21052/A/next_val_reg/CLR, agc/U21052/A/y_reg/CLR, agc/U21052/B/next_val_reg/CLR, agc/U21052/B/y_reg/CLR, agc/U21052/C/next_val_reg/CLR, agc/U21052/C/y_reg/CLR, agc/U21052/D/next_val_reg/CLR, agc/U21052/D/y_reg/CLR, agc/U21052/E/next_val_reg/CLR, agc/U21052/E/y_reg/CLR, agc/U21052/F/next_val_reg/CLR, agc/U21052/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#237 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__158, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21051/A/next_val_reg/CLR, agc/U21051/A/prev_val_reg/CLR, agc/U21051/A/y_reg/CLR, agc/U21051/B/next_val_reg/CLR, agc/U21051/B/prev_val_reg/CLR, agc/U21051/B/y_reg/CLR, agc/U21051/C/next_val_reg/CLR, agc/U21051/C/prev_val_reg/CLR, agc/U21051/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#238 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__159, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21050/A/next_val_reg/CLR, agc/U21050/A/prev_val_reg/CLR, agc/U21050/A/y_reg/CLR, agc/U21050/B/next_val_reg/CLR, agc/U21050/B/prev_val_reg/CLR, agc/U21050/B/y_reg/CLR, agc/U21050/C/next_val_reg/CLR, agc/U21050/C/prev_val_reg/CLR, agc/U21050/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#239 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__160, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21049/A/next_val_reg/PRE, agc/U21049/A/prev_val_reg/PRE, agc/U21049/A/y_reg/PRE, agc/U21049/B/next_val_reg/CLR, agc/U21049/B/prev_val_reg/CLR, agc/U21049/B/y_reg/CLR, agc/U21049/C/next_val_reg/PRE, agc/U21049/C/prev_val_reg/PRE, agc/U21049/C/y_reg/PRE, agc/U21049/D/next_val_reg/CLR, agc/U21049/D/prev_val_reg/CLR, agc/U21049/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#240 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__161, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21048/A/next_val_reg/PRE, agc/U21048/A/prev_val_reg/PRE, agc/U21048/A/y_reg/PRE, agc/U21048/B/next_val_reg/CLR, agc/U21048/B/prev_val_reg/CLR, agc/U21048/B/y_reg/CLR, agc/U21048/C/next_val_reg/PRE, agc/U21048/C/prev_val_reg/PRE, agc/U21048/C/y_reg/PRE, agc/U21048/D/next_val_reg/CLR, agc/U21048/D/prev_val_reg/CLR, agc/U21048/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#241 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__162, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21047/A/next_val_reg/CLR, agc/U21047/A/prev_val_reg/CLR, agc/U21047/A/y_reg/CLR, agc/U21047/B/next_val_reg/CLR, agc/U21047/B/prev_val_reg/CLR, agc/U21047/B/y_reg/CLR, agc/U21047/C/next_val_reg/CLR, agc/U21047/C/prev_val_reg/CLR, agc/U21047/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#242 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__163, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21046/A/next_val_reg/CLR, agc/U21046/A/prev_val_reg/CLR, agc/U21046/A/y_reg/CLR, agc/U21046/B/next_val_reg/CLR, agc/U21046/B/prev_val_reg/CLR, agc/U21046/B/y_reg/CLR, agc/U21046/C/next_val_reg/PRE, agc/U21046/C/prev_val_reg/PRE, agc/U21046/C/y_reg/PRE, agc/U21046/D/next_val_reg/CLR, agc/U21046/D/prev_val_reg/CLR, agc/U21046/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#243 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__164, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21045/A/next_val_reg/CLR, agc/U21045/A/prev_val_reg/CLR, agc/U21045/A/y_reg/CLR, agc/U21045/B/next_val_reg/PRE, agc/U21045/B/prev_val_reg/PRE, agc/U21045/B/y_reg/PRE, agc/U21045/C/next_val_reg/CLR, agc/U21045/C/prev_val_reg/CLR, agc/U21045/C/y_reg/CLR, agc/U21045/D/next_val_reg/PRE, agc/U21045/D/prev_val_reg/PRE, agc/U21045/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#244 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__165, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21044/A/next_val_reg/CLR, agc/U21044/A/prev_val_reg/CLR, agc/U21044/A/y_reg/CLR, agc/U21044/B/next_val_reg/CLR, agc/U21044/B/prev_val_reg/CLR, agc/U21044/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#245 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__166, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21043/A/next_val_reg/CLR, agc/U21043/A/prev_val_reg/CLR, agc/U21043/A/y_reg/CLR, agc/U21043/B/next_val_reg/PRE, agc/U21043/B/prev_val_reg/PRE, agc/U21043/B/y_reg/PRE, agc/U21043/C/next_val_reg/CLR, agc/U21043/C/prev_val_reg/CLR, agc/U21043/C/y_reg/CLR, agc/U21043/D/next_val_reg/PRE, agc/U21043/D/prev_val_reg/PRE, agc/U21043/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#246 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__167, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21042/A/next_val_reg/PRE, agc/U21042/A/prev_val_reg/PRE, agc/U21042/A/y_reg/PRE, agc/U21042/B/next_val_reg/CLR, agc/U21042/B/prev_val_reg/CLR, agc/U21042/B/y_reg/CLR, agc/U21042/C/next_val_reg/CLR, agc/U21042/C/prev_val_reg/CLR, agc/U21042/C/y_reg/CLR, agc/U21042/D/next_val_reg/PRE, agc/U21042/D/prev_val_reg/PRE, agc/U21042/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#247 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__168, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21041/A/next_val_reg/CLR, agc/U21041/A/prev_val_reg/CLR, agc/U21041/A/y_reg/CLR, agc/U21041/B/next_val_reg/CLR, agc/U21041/B/prev_val_reg/CLR, agc/U21041/B/y_reg/CLR, agc/U21041/C/next_val_reg/CLR, agc/U21041/C/prev_val_reg/CLR, agc/U21041/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#248 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__169, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21040/A/next_val_reg/CLR, agc/U21040/A/prev_val_reg/CLR, agc/U21040/A/y_reg/CLR, agc/U21040/B/next_val_reg/CLR, agc/U21040/B/prev_val_reg/CLR, agc/U21040/B/y_reg/CLR, agc/U21040/C/next_val_reg/PRE, agc/U21040/C/prev_val_reg/PRE, agc/U21040/C/y_reg/PRE, agc/U21040/D/next_val_reg/CLR, agc/U21040/D/prev_val_reg/CLR, agc/U21040/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#249 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__170, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21039/A/next_val_reg/PRE, agc/U21039/A/prev_val_reg/PRE, agc/U21039/A/y_reg/PRE, agc/U21039/B/next_val_reg/CLR, agc/U21039/B/prev_val_reg/CLR, agc/U21039/B/y_reg/CLR, agc/U21039/C/next_val_reg/PRE, agc/U21039/C/prev_val_reg/PRE, agc/U21039/C/y_reg/PRE, agc/U21039/D/next_val_reg/PRE, agc/U21039/D/prev_val_reg/PRE, agc/U21039/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#250 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__171, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21038/A/next_val_reg/CLR, agc/U21038/A/prev_val_reg/CLR, agc/U21038/A/y_reg/CLR, agc/U21038/B/next_val_reg/CLR, agc/U21038/B/prev_val_reg/CLR, agc/U21038/B/y_reg/CLR, agc/U21038/C/next_val_reg/CLR, agc/U21038/C/prev_val_reg/CLR, agc/U21038/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#251 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__172, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21037/A/next_val_reg/CLR, agc/U21037/A/prev_val_reg/CLR, agc/U21037/A/y_reg/CLR, agc/U21037/B/next_val_reg/CLR, agc/U21037/B/prev_val_reg/CLR, agc/U21037/B/y_reg/CLR, agc/U21037/C/next_val_reg/CLR, agc/U21037/C/prev_val_reg/CLR, agc/U21037/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#252 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__173, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21036/A/next_val_reg/CLR, agc/U21036/A/prev_val_reg/CLR, agc/U21036/A/y_reg/CLR, agc/U21036/B/next_val_reg/PRE, agc/U21036/B/prev_val_reg/PRE, agc/U21036/B/y_reg/PRE, agc/U21036/C/next_val_reg/CLR, agc/U21036/C/prev_val_reg/CLR, agc/U21036/C/y_reg/CLR, agc/U21036/D/next_val_reg/CLR, agc/U21036/D/prev_val_reg/CLR, agc/U21036/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#253 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__174, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21035/A/next_val_reg/CLR, agc/U21035/A/prev_val_reg/CLR, agc/U21035/A/y_reg/CLR, agc/U21035/B/next_val_reg/PRE, agc/U21035/B/prev_val_reg/PRE, agc/U21035/B/y_reg/PRE, agc/U21035/C/next_val_reg/CLR, agc/U21035/C/prev_val_reg/CLR, agc/U21035/C/y_reg/CLR, agc/U21035/D/next_val_reg/PRE, agc/U21035/D/prev_val_reg/PRE, agc/U21035/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#254 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__175, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21034/A/next_val_reg/CLR, agc/U21034/A/prev_val_reg/CLR, agc/U21034/A/y_reg/CLR, agc/U21034/B/next_val_reg/CLR, agc/U21034/B/prev_val_reg/CLR, agc/U21034/B/y_reg/CLR, agc/U21034/C/next_val_reg/CLR, agc/U21034/C/prev_val_reg/CLR, agc/U21034/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#255 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__176, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21033/A/next_val_reg/CLR, agc/U21033/A/prev_val_reg/CLR, agc/U21033/A/y_reg/CLR, agc/U21033/B/next_val_reg/PRE, agc/U21033/B/prev_val_reg/PRE, agc/U21033/B/y_reg/PRE, agc/U21033/C/next_val_reg/CLR, agc/U21033/C/prev_val_reg/CLR, agc/U21033/C/y_reg/CLR, agc/U21033/D/next_val_reg/PRE, agc/U21033/D/prev_val_reg/PRE, agc/U21033/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#256 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__177, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21032/B/next_val_reg/CLR, agc/U21032/B/prev_val_reg/CLR, agc/U21032/B/y_reg/CLR, agc/U21032/C/next_val_reg/PRE, agc/U21032/C/prev_val_reg/PRE, agc/U21032/C/y_reg/PRE, agc/U21032/D/next_val_reg/CLR, agc/U21032/D/prev_val_reg/CLR, agc/U21032/D/y_reg/CLR, agc/U21032/A/next_val_reg/PRE, agc/U21032/A/prev_val_reg/PRE, agc/U21032/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#257 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__178, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21030/A/next_val_reg/PRE, agc/U21030/A/prev_val_reg/PRE, agc/U21030/A/y_reg/PRE, agc/U21030/B/next_val_reg/CLR, agc/U21030/B/prev_val_reg/CLR, agc/U21030/B/y_reg/CLR, agc/U21030/C/next_val_reg/PRE, agc/U21030/C/prev_val_reg/PRE, agc/U21030/C/y_reg/PRE, agc/U21030/D/next_val_reg/CLR, agc/U21030/D/prev_val_reg/CLR, agc/U21030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#258 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__179, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21029/A/next_val_reg/CLR, agc/U21029/A/prev_val_reg/CLR, agc/U21029/A/y_reg/CLR, agc/U21029/B/next_val_reg/PRE, agc/U21029/B/prev_val_reg/PRE, agc/U21029/B/y_reg/PRE, agc/U21029/C/next_val_reg/CLR, agc/U21029/C/prev_val_reg/CLR, agc/U21029/C/y_reg/CLR, agc/U21029/D/next_val_reg/CLR, agc/U21029/D/prev_val_reg/CLR, agc/U21029/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#259 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__180, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21028/A/next_val_reg/CLR, agc/U21028/A/prev_val_reg/CLR, agc/U21028/A/y_reg/CLR, agc/U21028/B/next_val_reg/PRE, agc/U21028/B/prev_val_reg/PRE, agc/U21028/B/y_reg/PRE, agc/U21028/C/next_val_reg/CLR, agc/U21028/C/prev_val_reg/CLR, agc/U21028/C/y_reg/CLR, agc/U21028/D/next_val_reg/CLR, agc/U21028/D/prev_val_reg/CLR, agc/U21028/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#260 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__181, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21026/A/next_val_reg/CLR, agc/U21026/A/prev_val_reg/CLR, agc/U21026/A/y_reg/CLR, agc/U21026/B/next_val_reg/CLR, agc/U21026/B/prev_val_reg/CLR, agc/U21026/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#261 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__182, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21025/A/next_val_reg/CLR, agc/U21025/A/prev_val_reg/CLR, agc/U21025/A/y_reg/CLR, agc/U21025/B/next_val_reg/PRE, agc/U21025/B/prev_val_reg/PRE, agc/U21025/B/y_reg/PRE, agc/U21025/C/next_val_reg/CLR, agc/U21025/C/prev_val_reg/CLR, agc/U21025/C/y_reg/CLR, agc/U21025/D/next_val_reg/CLR, agc/U21025/D/prev_val_reg/CLR, agc/U21025/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#262 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__183, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21024/A/next_val_reg/CLR, agc/U21024/A/prev_val_reg/CLR, agc/U21024/A/y_reg/CLR, agc/U21024/B/next_val_reg/CLR, agc/U21024/B/prev_val_reg/CLR, agc/U21024/B/y_reg/CLR, agc/U21024/C/next_val_reg/CLR, agc/U21024/C/prev_val_reg/CLR, agc/U21024/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#263 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__184, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21022/A/next_val_reg/CLR, agc/U21022/A/prev_val_reg/CLR, agc/U21022/A/y_reg/CLR, agc/U21022/B/next_val_reg/CLR, agc/U21022/B/prev_val_reg/CLR, agc/U21022/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#264 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__185, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21021/A/next_val_reg/CLR, agc/U21021/A/prev_val_reg/CLR, agc/U21021/A/y_reg/CLR, agc/U21021/B/next_val_reg/CLR, agc/U21021/B/prev_val_reg/CLR, agc/U21021/B/y_reg/CLR, agc/U21021/C/next_val_reg/PRE, agc/U21021/C/prev_val_reg/PRE, agc/U21021/C/y_reg/PRE, agc/U21021/D/next_val_reg/CLR, agc/U21021/D/prev_val_reg/CLR, agc/U21021/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#265 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__186, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21020/A/next_val_reg/CLR, agc/U21020/A/prev_val_reg/CLR, agc/U21020/A/y_reg/CLR, agc/U21020/B/next_val_reg/PRE, agc/U21020/B/prev_val_reg/PRE, agc/U21020/B/y_reg/PRE, agc/U21020/C/next_val_reg/CLR, agc/U21020/C/prev_val_reg/CLR, agc/U21020/C/y_reg/CLR, agc/U21020/D/next_val_reg/PRE, agc/U21020/D/prev_val_reg/PRE, agc/U21020/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#266 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__187, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21019/A/next_val_reg/CLR, agc/U21019/A/prev_val_reg/CLR, agc/U21019/A/y_reg/CLR, agc/U21019/B/next_val_reg/CLR, agc/U21019/B/prev_val_reg/CLR, agc/U21019/B/y_reg/CLR, agc/U21019/C/next_val_reg/CLR, agc/U21019/C/prev_val_reg/CLR, agc/U21019/C/y_reg/CLR, agc/U21019/D/next_val_reg/PRE, agc/U21019/D/prev_val_reg/PRE, agc/U21019/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#267 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__188, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21018/A/next_val_reg/CLR, agc/U21018/A/prev_val_reg/CLR, agc/U21018/A/y_reg/CLR, agc/U21018/B/next_val_reg/CLR, agc/U21018/B/prev_val_reg/CLR, agc/U21018/B/y_reg/CLR, agc/U21018/C/next_val_reg/CLR, agc/U21018/C/prev_val_reg/CLR, agc/U21018/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#268 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__189, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21017/A/next_val_reg/CLR, agc/U21017/A/prev_val_reg/CLR, agc/U21017/A/y_reg/CLR, agc/U21017/B/next_val_reg/CLR, agc/U21017/B/prev_val_reg/CLR, agc/U21017/B/y_reg/CLR, agc/U21017/C/next_val_reg/CLR, agc/U21017/C/prev_val_reg/CLR, agc/U21017/C/y_reg/CLR, agc/U21017/D/next_val_reg/CLR, agc/U21017/D/prev_val_reg/CLR, agc/U21017/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#269 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__190, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21016/A/next_val_reg/CLR, agc/U21016/A/prev_val_reg/CLR, agc/U21016/A/y_reg/CLR, agc/U21016/B/next_val_reg/CLR, agc/U21016/B/prev_val_reg/CLR, agc/U21016/B/y_reg/CLR, agc/U21016/C/next_val_reg/CLR, agc/U21016/C/prev_val_reg/CLR, agc/U21016/C/y_reg/CLR, agc/U21016/D/next_val_reg/CLR, agc/U21016/D/prev_val_reg/CLR, agc/U21016/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#270 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__191, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21015/A/next_val_reg/CLR, agc/U21015/A/prev_val_reg/CLR, agc/U21015/A/y_reg/CLR, agc/U21015/B/next_val_reg/CLR, agc/U21015/B/prev_val_reg/CLR, agc/U21015/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#271 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__192, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21013/A/next_val_reg/CLR, agc/U21013/A/prev_val_reg/CLR, agc/U21013/A/y_reg/CLR, agc/U21013/B/next_val_reg/CLR, agc/U21013/B/prev_val_reg/CLR, agc/U21013/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#272 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__193, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21012/A/next_val_reg/CLR, agc/U21012/A/prev_val_reg/CLR, agc/U21012/A/y_reg/CLR, agc/U21012/B/next_val_reg/CLR, agc/U21012/B/prev_val_reg/CLR, agc/U21012/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#273 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__194, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21011/A/next_val_reg/CLR, agc/U21011/A/y_reg/CLR, agc/U21011/B/next_val_reg/CLR, agc/U21011/B/y_reg/CLR, agc/U21011/C/next_val_reg/CLR, agc/U21011/C/y_reg/CLR, agc/U21011/D/next_val_reg/CLR, agc/U21011/D/y_reg/CLR, agc/U21011/E/next_val_reg/CLR, agc/U21011/E/y_reg/CLR, agc/U21011/F/next_val_reg/CLR, agc/U21011/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#274 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__195, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21009/A/next_val_reg/CLR, agc/U21009/A/prev_val_reg/CLR, agc/U21009/A/y_reg/CLR, agc/U21009/B/next_val_reg/CLR, agc/U21009/B/prev_val_reg/CLR, agc/U21009/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#275 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__196, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21008/A/next_val_reg/CLR, agc/U21008/A/prev_val_reg/CLR, agc/U21008/A/y_reg/CLR, agc/U21008/B/next_val_reg/CLR, agc/U21008/B/prev_val_reg/CLR, agc/U21008/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#276 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__197, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21007/A/next_val_reg/CLR, agc/U21007/A/prev_val_reg/CLR, agc/U21007/A/y_reg/CLR, agc/U21007/B/next_val_reg/CLR, agc/U21007/B/prev_val_reg/CLR, agc/U21007/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#277 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__198, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21005/A/next_val_reg/CLR, agc/U21005/A/prev_val_reg/CLR, agc/U21005/A/y_reg/CLR, agc/U21005/B/next_val_reg/CLR, agc/U21005/B/prev_val_reg/CLR, agc/U21005/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#278 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__199, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21004/A/next_val_reg/CLR, agc/U21004/A/prev_val_reg/CLR, agc/U21004/A/y_reg/CLR, agc/U21004/B/next_val_reg/CLR, agc/U21004/B/prev_val_reg/CLR, agc/U21004/B/y_reg/CLR, agc/U21004/C/next_val_reg/CLR, agc/U21004/C/prev_val_reg/CLR, agc/U21004/C/y_reg/CLR, agc/U21004/D/next_val_reg/CLR, agc/U21004/D/prev_val_reg/CLR, agc/U21004/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#279 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__200, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21003/A/next_val_reg/CLR, agc/U21003/A/prev_val_reg/CLR, agc/U21003/A/y_reg/CLR, agc/U21003/B/next_val_reg/CLR, agc/U21003/B/prev_val_reg/CLR, agc/U21003/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#280 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__201, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U21001/A/next_val_reg/CLR, agc/U21001/A/prev_val_reg/CLR, agc/U21001/A/y_reg/CLR, agc/U21001/B/next_val_reg/CLR, agc/U21001/B/prev_val_reg/CLR, agc/U21001/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#281 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__202, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20056/A/next_val_reg/CLR, agc/U20056/A/prev_val_reg/CLR, agc/U20056/A/y_reg/CLR, agc/U20056/B/next_val_reg/CLR, agc/U20056/B/prev_val_reg/CLR, agc/U20056/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#282 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__203, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20055/A/next_val_reg/CLR, agc/U20055/A/prev_val_reg/CLR, agc/U20055/A/y_reg/CLR, agc/U20055/B/next_val_reg/CLR, agc/U20055/B/prev_val_reg/CLR, agc/U20055/B/y_reg/CLR, agc/U20055/C/next_val_reg/CLR, agc/U20055/C/prev_val_reg/CLR, agc/U20055/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#283 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__204, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20054/A/next_val_reg/CLR, agc/U20054/A/prev_val_reg/CLR, agc/U20054/A/y_reg/CLR, agc/U20054/B/next_val_reg/PRE, agc/U20054/B/prev_val_reg/PRE, agc/U20054/B/y_reg/PRE, agc/U20054/C/next_val_reg/CLR, agc/U20054/C/prev_val_reg/CLR, agc/U20054/C/y_reg/CLR, agc/U20054/D/next_val_reg/CLR, agc/U20054/D/prev_val_reg/CLR, agc/U20054/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#284 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__205, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20053/A/next_val_reg/PRE, agc/U20053/A/prev_val_reg/PRE, agc/U20053/A/y_reg/PRE, agc/U20053/B/next_val_reg/CLR, agc/U20053/B/prev_val_reg/CLR, agc/U20053/B/y_reg/CLR, agc/U20053/C/next_val_reg/CLR, agc/U20053/C/prev_val_reg/CLR, agc/U20053/C/y_reg/CLR, agc/U20053/D/next_val_reg/PRE, agc/U20053/D/prev_val_reg/PRE, agc/U20053/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#285 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__206, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20052/A/next_val_reg/CLR, agc/U20052/A/prev_val_reg/CLR, agc/U20052/A/y_reg/CLR, agc/U20052/B/next_val_reg/PRE, agc/U20052/B/prev_val_reg/PRE, agc/U20052/B/y_reg/PRE, agc/U20052/C/next_val_reg/CLR, agc/U20052/C/prev_val_reg/CLR, agc/U20052/C/y_reg/CLR, agc/U20052/D/next_val_reg/PRE, agc/U20052/D/prev_val_reg/PRE, agc/U20052/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#286 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__207, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20051/A/next_val_reg/CLR, agc/U20051/A/prev_val_reg/CLR, agc/U20051/A/y_reg/CLR, agc/U20051/B/next_val_reg/CLR, agc/U20051/B/prev_val_reg/CLR, agc/U20051/B/y_reg/CLR, agc/U20051/C/next_val_reg/CLR, agc/U20051/C/prev_val_reg/CLR, agc/U20051/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#287 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__208, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20050/A/next_val_reg/CLR, agc/U20050/A/prev_val_reg/CLR, agc/U20050/A/y_reg/CLR, agc/U20050/B/next_val_reg/CLR, agc/U20050/B/prev_val_reg/CLR, agc/U20050/B/y_reg/CLR, agc/U20050/C/next_val_reg/CLR, agc/U20050/C/prev_val_reg/CLR, agc/U20050/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#288 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__209, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20049/A/next_val_reg/PRE, agc/U20049/A/prev_val_reg/PRE, agc/U20049/A/y_reg/PRE, agc/U20049/B/next_val_reg/CLR, agc/U20049/B/prev_val_reg/CLR, agc/U20049/B/y_reg/CLR, agc/U20049/C/next_val_reg/PRE, agc/U20049/C/prev_val_reg/PRE, agc/U20049/C/y_reg/PRE, agc/U20049/D/next_val_reg/CLR, agc/U20049/D/prev_val_reg/CLR, agc/U20049/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#289 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__210, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20048/A/next_val_reg/PRE, agc/U20048/A/prev_val_reg/PRE, agc/U20048/A/y_reg/PRE, agc/U20048/B/next_val_reg/CLR, agc/U20048/B/prev_val_reg/CLR, agc/U20048/B/y_reg/CLR, agc/U20048/C/next_val_reg/PRE, agc/U20048/C/prev_val_reg/PRE, agc/U20048/C/y_reg/PRE, agc/U20048/D/next_val_reg/CLR, agc/U20048/D/prev_val_reg/CLR, agc/U20048/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#290 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__211, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20047/A/next_val_reg/CLR, agc/U20047/A/prev_val_reg/CLR, agc/U20047/A/y_reg/CLR, agc/U20047/B/next_val_reg/CLR, agc/U20047/B/prev_val_reg/CLR, agc/U20047/B/y_reg/CLR, agc/U20047/C/next_val_reg/CLR, agc/U20047/C/prev_val_reg/CLR, agc/U20047/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#291 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__212, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20046/A/next_val_reg/CLR, agc/U20046/A/prev_val_reg/CLR, agc/U20046/A/y_reg/CLR, agc/U20046/B/next_val_reg/CLR, agc/U20046/B/prev_val_reg/CLR, agc/U20046/B/y_reg/CLR, agc/U20046/C/next_val_reg/PRE, agc/U20046/C/prev_val_reg/PRE, agc/U20046/C/y_reg/PRE, agc/U20046/D/next_val_reg/CLR, agc/U20046/D/prev_val_reg/CLR, agc/U20046/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#292 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__213, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20045/A/next_val_reg/CLR, agc/U20045/A/prev_val_reg/CLR, agc/U20045/A/y_reg/CLR, agc/U20045/B/next_val_reg/PRE, agc/U20045/B/prev_val_reg/PRE, agc/U20045/B/y_reg/PRE, agc/U20045/C/next_val_reg/CLR, agc/U20045/C/prev_val_reg/CLR, agc/U20045/C/y_reg/CLR, agc/U20045/D/next_val_reg/PRE, agc/U20045/D/prev_val_reg/PRE, agc/U20045/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#293 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__214, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20044/A/next_val_reg/CLR, agc/U20044/A/prev_val_reg/CLR, agc/U20044/A/y_reg/CLR, agc/U20044/B/next_val_reg/CLR, agc/U20044/B/prev_val_reg/CLR, agc/U20044/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#294 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__215, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20043/A/next_val_reg/CLR, agc/U20043/A/prev_val_reg/CLR, agc/U20043/A/y_reg/CLR, agc/U20043/B/next_val_reg/PRE, agc/U20043/B/prev_val_reg/PRE, agc/U20043/B/y_reg/PRE, agc/U20043/C/next_val_reg/CLR, agc/U20043/C/prev_val_reg/CLR, agc/U20043/C/y_reg/CLR, agc/U20043/D/next_val_reg/PRE, agc/U20043/D/prev_val_reg/PRE, agc/U20043/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#295 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__216, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20042/A/next_val_reg/PRE, agc/U20042/A/prev_val_reg/PRE, agc/U20042/A/y_reg/PRE, agc/U20042/B/next_val_reg/CLR, agc/U20042/B/prev_val_reg/CLR, agc/U20042/B/y_reg/CLR, agc/U20042/C/next_val_reg/CLR, agc/U20042/C/prev_val_reg/CLR, agc/U20042/C/y_reg/CLR, agc/U20042/D/next_val_reg/PRE, agc/U20042/D/prev_val_reg/PRE, agc/U20042/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#296 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__217, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20041/A/next_val_reg/CLR, agc/U20041/A/prev_val_reg/CLR, agc/U20041/A/y_reg/CLR, agc/U20041/B/next_val_reg/CLR, agc/U20041/B/prev_val_reg/CLR, agc/U20041/B/y_reg/CLR, agc/U20041/C/next_val_reg/CLR, agc/U20041/C/prev_val_reg/CLR, agc/U20041/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#297 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__218, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20040/A/next_val_reg/CLR, agc/U20040/A/prev_val_reg/CLR, agc/U20040/A/y_reg/CLR, agc/U20040/B/next_val_reg/CLR, agc/U20040/B/prev_val_reg/CLR, agc/U20040/B/y_reg/CLR, agc/U20040/C/next_val_reg/PRE, agc/U20040/C/prev_val_reg/PRE, agc/U20040/C/y_reg/PRE, agc/U20040/D/next_val_reg/CLR, agc/U20040/D/prev_val_reg/CLR, agc/U20040/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#298 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__219, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20039/A/next_val_reg/PRE, agc/U20039/A/prev_val_reg/PRE, agc/U20039/A/y_reg/PRE, agc/U20039/B/next_val_reg/CLR, agc/U20039/B/prev_val_reg/CLR, agc/U20039/B/y_reg/CLR, agc/U20039/C/next_val_reg/PRE, agc/U20039/C/prev_val_reg/PRE, agc/U20039/C/y_reg/PRE, agc/U20039/D/next_val_reg/PRE, agc/U20039/D/prev_val_reg/PRE, agc/U20039/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#299 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__220, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20038/A/next_val_reg/CLR, agc/U20038/A/prev_val_reg/CLR, agc/U20038/A/y_reg/CLR, agc/U20038/B/next_val_reg/CLR, agc/U20038/B/prev_val_reg/CLR, agc/U20038/B/y_reg/CLR, agc/U20038/C/next_val_reg/CLR, agc/U20038/C/prev_val_reg/CLR, agc/U20038/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#300 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__221, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20037/A/next_val_reg/CLR, agc/U20037/A/prev_val_reg/CLR, agc/U20037/A/y_reg/CLR, agc/U20037/B/next_val_reg/CLR, agc/U20037/B/prev_val_reg/CLR, agc/U20037/B/y_reg/CLR, agc/U20037/C/next_val_reg/CLR, agc/U20037/C/prev_val_reg/CLR, agc/U20037/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#301 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__222, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20036/A/next_val_reg/CLR, agc/U20036/A/prev_val_reg/CLR, agc/U20036/A/y_reg/CLR, agc/U20036/B/next_val_reg/PRE, agc/U20036/B/prev_val_reg/PRE, agc/U20036/B/y_reg/PRE, agc/U20036/C/next_val_reg/CLR, agc/U20036/C/prev_val_reg/CLR, agc/U20036/C/y_reg/CLR, agc/U20036/D/next_val_reg/CLR, agc/U20036/D/prev_val_reg/CLR, agc/U20036/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#302 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__223, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20035/A/next_val_reg/CLR, agc/U20035/A/prev_val_reg/CLR, agc/U20035/A/y_reg/CLR, agc/U20035/B/next_val_reg/PRE, agc/U20035/B/prev_val_reg/PRE, agc/U20035/B/y_reg/PRE, agc/U20035/C/next_val_reg/CLR, agc/U20035/C/prev_val_reg/CLR, agc/U20035/C/y_reg/CLR, agc/U20035/D/next_val_reg/PRE, agc/U20035/D/prev_val_reg/PRE, agc/U20035/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#303 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__224, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20034/A/next_val_reg/CLR, agc/U20034/A/prev_val_reg/CLR, agc/U20034/A/y_reg/CLR, agc/U20034/B/next_val_reg/CLR, agc/U20034/B/prev_val_reg/CLR, agc/U20034/B/y_reg/CLR, agc/U20034/C/next_val_reg/CLR, agc/U20034/C/prev_val_reg/CLR, agc/U20034/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#304 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__225, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20033/A/next_val_reg/CLR, agc/U20033/A/prev_val_reg/CLR, agc/U20033/A/y_reg/CLR, agc/U20033/B/next_val_reg/PRE, agc/U20033/B/prev_val_reg/PRE, agc/U20033/B/y_reg/PRE, agc/U20033/C/next_val_reg/CLR, agc/U20033/C/prev_val_reg/CLR, agc/U20033/C/y_reg/CLR, agc/U20033/D/next_val_reg/PRE, agc/U20033/D/prev_val_reg/PRE, agc/U20033/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#305 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__226, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20032/B/next_val_reg/CLR, agc/U20032/B/prev_val_reg/CLR, agc/U20032/B/y_reg/CLR, agc/U20032/C/next_val_reg/PRE, agc/U20032/C/prev_val_reg/PRE, agc/U20032/C/y_reg/PRE, agc/U20032/D/next_val_reg/CLR, agc/U20032/D/prev_val_reg/CLR, agc/U20032/D/y_reg/CLR, agc/U20032/A/next_val_reg/PRE, agc/U20032/A/prev_val_reg/PRE, agc/U20032/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#306 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__227, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20030/A/next_val_reg/PRE, agc/U20030/A/prev_val_reg/PRE, agc/U20030/A/y_reg/PRE, agc/U20030/B/next_val_reg/CLR, agc/U20030/B/prev_val_reg/CLR, agc/U20030/B/y_reg/CLR, agc/U20030/C/next_val_reg/PRE, agc/U20030/C/prev_val_reg/PRE, agc/U20030/C/y_reg/PRE, agc/U20030/D/next_val_reg/CLR, agc/U20030/D/prev_val_reg/CLR, agc/U20030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#307 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__228, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20029/A/next_val_reg/CLR, agc/U20029/A/prev_val_reg/CLR, agc/U20029/A/y_reg/CLR, agc/U20029/B/next_val_reg/CLR, agc/U20029/B/prev_val_reg/CLR, agc/U20029/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#308 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__229, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20028/A/next_val_reg/PRE, agc/U20028/A/prev_val_reg/PRE, agc/U20028/A/y_reg/PRE, agc/U20028/B/next_val_reg/CLR, agc/U20028/B/prev_val_reg/CLR, agc/U20028/B/y_reg/CLR, agc/U20028/C/next_val_reg/PRE, agc/U20028/C/prev_val_reg/PRE, agc/U20028/C/y_reg/PRE, agc/U20028/D/next_val_reg/CLR, agc/U20028/D/prev_val_reg/CLR, agc/U20028/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#309 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__230, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20027/A/next_val_reg/CLR, agc/U20027/A/prev_val_reg/CLR, agc/U20027/A/y_reg/CLR, agc/U20027/B/next_val_reg/CLR, agc/U20027/B/prev_val_reg/CLR, agc/U20027/B/y_reg/CLR, agc/U20027/C/next_val_reg/CLR, agc/U20027/C/prev_val_reg/CLR, agc/U20027/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#310 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__231, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20026/A/next_val_reg/CLR, agc/U20026/A/prev_val_reg/CLR, agc/U20026/A/y_reg/CLR, agc/U20026/B/next_val_reg/PRE, agc/U20026/B/prev_val_reg/PRE, agc/U20026/B/y_reg/PRE, agc/U20026/C/next_val_reg/CLR, agc/U20026/C/prev_val_reg/CLR, agc/U20026/C/y_reg/CLR, agc/U20026/D/next_val_reg/CLR, agc/U20026/D/prev_val_reg/CLR, agc/U20026/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#311 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__232, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20025/A/next_val_reg/PRE, agc/U20025/A/prev_val_reg/PRE, agc/U20025/A/y_reg/PRE, agc/U20025/B/next_val_reg/CLR, agc/U20025/B/prev_val_reg/CLR, agc/U20025/B/y_reg/CLR, agc/U20025/C/next_val_reg/CLR, agc/U20025/C/prev_val_reg/CLR, agc/U20025/C/y_reg/CLR, agc/U20025/D/next_val_reg/PRE, agc/U20025/D/prev_val_reg/PRE, agc/U20025/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#312 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__233, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20024/A/next_val_reg/CLR, agc/U20024/A/prev_val_reg/CLR, agc/U20024/A/y_reg/CLR, agc/U20024/B/next_val_reg/PRE, agc/U20024/B/prev_val_reg/PRE, agc/U20024/B/y_reg/PRE, agc/U20024/C/next_val_reg/CLR, agc/U20024/C/prev_val_reg/CLR, agc/U20024/C/y_reg/CLR, agc/U20024/D/next_val_reg/PRE, agc/U20024/D/prev_val_reg/PRE, agc/U20024/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#313 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__234, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20023/A/next_val_reg/CLR, agc/U20023/A/y_reg/CLR, agc/U20023/B/next_val_reg/CLR, agc/U20023/B/y_reg/CLR, agc/U20023/C/next_val_reg/CLR, agc/U20023/C/y_reg/CLR, agc/U20023/D/next_val_reg/CLR, agc/U20023/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#314 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__235, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20022/A/next_val_reg/CLR, agc/U20022/A/prev_val_reg/CLR, agc/U20022/A/y_reg/CLR, agc/U20022/B/next_val_reg/CLR, agc/U20022/B/prev_val_reg/CLR, agc/U20022/B/y_reg/CLR, agc/U20022/C/next_val_reg/CLR, agc/U20022/C/prev_val_reg/CLR, agc/U20022/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#315 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__236, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20021/A/next_val_reg/CLR, agc/U20021/A/prev_val_reg/CLR, agc/U20021/A/y_reg/CLR, agc/U20021/B/next_val_reg/CLR, agc/U20021/B/prev_val_reg/CLR, agc/U20021/B/y_reg/CLR, agc/U20021/C/next_val_reg/CLR, agc/U20021/C/prev_val_reg/CLR, agc/U20021/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#316 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__237, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20020/A/next_val_reg/PRE, agc/U20020/A/prev_val_reg/PRE, agc/U20020/A/y_reg/PRE, agc/U20020/B/next_val_reg/CLR, agc/U20020/B/prev_val_reg/CLR, agc/U20020/B/y_reg/CLR, agc/U20020/C/next_val_reg/PRE, agc/U20020/C/prev_val_reg/PRE, agc/U20020/C/y_reg/PRE, agc/U20020/D/next_val_reg/CLR, agc/U20020/D/prev_val_reg/CLR, agc/U20020/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#317 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__238, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20019/A/next_val_reg/PRE, agc/U20019/A/prev_val_reg/PRE, agc/U20019/A/y_reg/PRE, agc/U20019/B/next_val_reg/CLR, agc/U20019/B/prev_val_reg/CLR, agc/U20019/B/y_reg/CLR, agc/U20019/C/next_val_reg/PRE, agc/U20019/C/prev_val_reg/PRE, agc/U20019/C/y_reg/PRE, agc/U20019/D/next_val_reg/CLR, agc/U20019/D/prev_val_reg/CLR, agc/U20019/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#318 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__239, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20018/A/next_val_reg/CLR, agc/U20018/A/prev_val_reg/CLR, agc/U20018/A/y_reg/CLR, agc/U20018/B/next_val_reg/CLR, agc/U20018/B/prev_val_reg/CLR, agc/U20018/B/y_reg/CLR, agc/U20018/C/next_val_reg/CLR, agc/U20018/C/prev_val_reg/CLR, agc/U20018/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#319 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__240, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20017/A/next_val_reg/CLR, agc/U20017/A/prev_val_reg/CLR, agc/U20017/A/y_reg/CLR, agc/U20017/B/next_val_reg/CLR, agc/U20017/B/prev_val_reg/CLR, agc/U20017/B/y_reg/CLR, agc/U20017/C/next_val_reg/PRE, agc/U20017/C/prev_val_reg/PRE, agc/U20017/C/y_reg/PRE, agc/U20017/D/next_val_reg/CLR, agc/U20017/D/prev_val_reg/CLR, agc/U20017/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#320 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__241, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20016/A/next_val_reg/CLR, agc/U20016/A/prev_val_reg/CLR, agc/U20016/A/y_reg/CLR, agc/U20016/B/next_val_reg/PRE, agc/U20016/B/prev_val_reg/PRE, agc/U20016/B/y_reg/PRE, agc/U20016/C/next_val_reg/CLR, agc/U20016/C/prev_val_reg/CLR, agc/U20016/C/y_reg/CLR, agc/U20016/D/next_val_reg/PRE, agc/U20016/D/prev_val_reg/PRE, agc/U20016/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#321 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__242, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20015/A/next_val_reg/CLR, agc/U20015/A/prev_val_reg/CLR, agc/U20015/A/y_reg/CLR, agc/U20015/B/next_val_reg/CLR, agc/U20015/B/prev_val_reg/CLR, agc/U20015/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#322 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__243, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20014/A/next_val_reg/CLR, agc/U20014/A/prev_val_reg/CLR, agc/U20014/A/y_reg/CLR, agc/U20014/B/next_val_reg/PRE, agc/U20014/B/prev_val_reg/PRE, agc/U20014/B/y_reg/PRE, agc/U20014/C/next_val_reg/CLR, agc/U20014/C/prev_val_reg/CLR, agc/U20014/C/y_reg/CLR, agc/U20014/D/next_val_reg/PRE, agc/U20014/D/prev_val_reg/PRE, agc/U20014/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#323 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__244, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20013/A/next_val_reg/PRE, agc/U20013/A/prev_val_reg/PRE, agc/U20013/A/y_reg/PRE, agc/U20013/B/next_val_reg/CLR, agc/U20013/B/prev_val_reg/CLR, agc/U20013/B/y_reg/CLR, agc/U20013/C/next_val_reg/CLR, agc/U20013/C/prev_val_reg/CLR, agc/U20013/C/y_reg/CLR, agc/U20013/D/next_val_reg/PRE, agc/U20013/D/prev_val_reg/PRE, agc/U20013/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#324 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__245, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20012/A/next_val_reg/CLR, agc/U20012/A/prev_val_reg/CLR, agc/U20012/A/y_reg/CLR, agc/U20012/B/next_val_reg/CLR, agc/U20012/B/prev_val_reg/CLR, agc/U20012/B/y_reg/CLR, agc/U20012/C/next_val_reg/CLR, agc/U20012/C/prev_val_reg/CLR, agc/U20012/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#325 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__246, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20011/A/next_val_reg/CLR, agc/U20011/A/prev_val_reg/CLR, agc/U20011/A/y_reg/CLR, agc/U20011/B/next_val_reg/CLR, agc/U20011/B/prev_val_reg/CLR, agc/U20011/B/y_reg/CLR, agc/U20011/C/next_val_reg/PRE, agc/U20011/C/prev_val_reg/PRE, agc/U20011/C/y_reg/PRE, agc/U20011/D/next_val_reg/CLR, agc/U20011/D/prev_val_reg/CLR, agc/U20011/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#326 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__247, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20010/A/next_val_reg/PRE, agc/U20010/A/prev_val_reg/PRE, agc/U20010/A/y_reg/PRE, agc/U20010/B/next_val_reg/CLR, agc/U20010/B/prev_val_reg/CLR, agc/U20010/B/y_reg/CLR, agc/U20010/C/next_val_reg/PRE, agc/U20010/C/prev_val_reg/PRE, agc/U20010/C/y_reg/PRE, agc/U20010/D/next_val_reg/PRE, agc/U20010/D/prev_val_reg/PRE, agc/U20010/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#327 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__248, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20009/A/next_val_reg/CLR, agc/U20009/A/prev_val_reg/CLR, agc/U20009/A/y_reg/CLR, agc/U20009/B/next_val_reg/CLR, agc/U20009/B/prev_val_reg/CLR, agc/U20009/B/y_reg/CLR, agc/U20009/C/next_val_reg/CLR, agc/U20009/C/prev_val_reg/CLR, agc/U20009/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#328 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__249, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20008/A/next_val_reg/CLR, agc/U20008/A/prev_val_reg/CLR, agc/U20008/A/y_reg/CLR, agc/U20008/B/next_val_reg/CLR, agc/U20008/B/prev_val_reg/CLR, agc/U20008/B/y_reg/CLR, agc/U20008/C/next_val_reg/CLR, agc/U20008/C/prev_val_reg/CLR, agc/U20008/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#329 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__250, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20007/A/next_val_reg/CLR, agc/U20007/A/prev_val_reg/CLR, agc/U20007/A/y_reg/CLR, agc/U20007/B/next_val_reg/PRE, agc/U20007/B/prev_val_reg/PRE, agc/U20007/B/y_reg/PRE, agc/U20007/C/next_val_reg/CLR, agc/U20007/C/prev_val_reg/CLR, agc/U20007/C/y_reg/CLR, agc/U20007/D/next_val_reg/CLR, agc/U20007/D/prev_val_reg/CLR, agc/U20007/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#330 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__251, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20006/A/next_val_reg/CLR, agc/U20006/A/prev_val_reg/CLR, agc/U20006/A/y_reg/CLR, agc/U20006/B/next_val_reg/PRE, agc/U20006/B/prev_val_reg/PRE, agc/U20006/B/y_reg/PRE, agc/U20006/C/next_val_reg/CLR, agc/U20006/C/prev_val_reg/CLR, agc/U20006/C/y_reg/CLR, agc/U20006/D/next_val_reg/PRE, agc/U20006/D/prev_val_reg/PRE, agc/U20006/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#331 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__252, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20005/A/next_val_reg/CLR, agc/U20005/A/prev_val_reg/CLR, agc/U20005/A/y_reg/CLR, agc/U20005/B/next_val_reg/CLR, agc/U20005/B/prev_val_reg/CLR, agc/U20005/B/y_reg/CLR, agc/U20005/C/next_val_reg/CLR, agc/U20005/C/prev_val_reg/CLR, agc/U20005/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#332 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__253, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20004/A/next_val_reg/CLR, agc/U20004/A/prev_val_reg/CLR, agc/U20004/A/y_reg/CLR, agc/U20004/B/next_val_reg/PRE, agc/U20004/B/prev_val_reg/PRE, agc/U20004/B/y_reg/PRE, agc/U20004/C/next_val_reg/CLR, agc/U20004/C/prev_val_reg/CLR, agc/U20004/C/y_reg/CLR, agc/U20004/D/next_val_reg/PRE, agc/U20004/D/prev_val_reg/PRE, agc/U20004/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#333 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__254, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20003/B/next_val_reg/CLR, agc/U20003/B/prev_val_reg/CLR, agc/U20003/B/y_reg/CLR, agc/U20003/C/next_val_reg/PRE, agc/U20003/C/prev_val_reg/PRE, agc/U20003/C/y_reg/PRE, agc/U20003/D/next_val_reg/CLR, agc/U20003/D/prev_val_reg/CLR, agc/U20003/D/y_reg/CLR, agc/U20003/A/next_val_reg/PRE, agc/U20003/A/prev_val_reg/PRE, agc/U20003/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#334 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__255, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20002/A/next_val_reg/CLR, agc/U20002/A/y_reg/CLR, agc/U20002/B/next_val_reg/CLR, agc/U20002/B/y_reg/CLR, agc/U20002/C/next_val_reg/CLR, agc/U20002/C/y_reg/CLR, agc/U20002/D/next_val_reg/CLR, agc/U20002/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#335 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__256, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U20001/A/next_val_reg/PRE, agc/U20001/A/prev_val_reg/PRE, agc/U20001/A/y_reg/PRE, agc/U20001/B/next_val_reg/CLR, agc/U20001/B/prev_val_reg/CLR, agc/U20001/B/y_reg/CLR, agc/U20001/C/next_val_reg/PRE, agc/U20001/C/prev_val_reg/PRE, agc/U20001/C/y_reg/PRE, agc/U20001/D/next_val_reg/CLR, agc/U20001/D/prev_val_reg/CLR, agc/U20001/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#336 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__257, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19063/A/next_val_reg/CLR, agc/U19063/A/prev_val_reg/CLR, agc/U19063/A/y_reg/CLR, agc/U19063/B/next_val_reg/CLR, agc/U19063/B/prev_val_reg/CLR, agc/U19063/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#337 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__258, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19062/A/next_val_reg/CLR, agc/U19062/A/prev_val_reg/CLR, agc/U19062/A/y_reg/CLR, agc/U19062/B/next_val_reg/CLR, agc/U19062/B/prev_val_reg/CLR, agc/U19062/B/y_reg/CLR, agc/U19062/C/next_val_reg/CLR, agc/U19062/C/prev_val_reg/CLR, agc/U19062/C/y_reg/CLR, agc/U19062/D/next_val_reg/CLR, agc/U19062/D/prev_val_reg/CLR, agc/U19062/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#338 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__259, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19061/A/next_val_reg/CLR, agc/U19061/A/prev_val_reg/CLR, agc/U19061/A/y_reg/CLR, agc/U19061/B/next_val_reg/CLR, agc/U19061/B/prev_val_reg/CLR, agc/U19061/B/y_reg/CLR, agc/U19061/C/next_val_reg/CLR, agc/U19061/C/prev_val_reg/CLR, agc/U19061/C/y_reg/CLR, agc/U19061/D/next_val_reg/CLR, agc/U19061/D/prev_val_reg/CLR, agc/U19061/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#339 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__260, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19060/A/next_val_reg/CLR, agc/U19060/A/prev_val_reg/CLR, agc/U19060/A/y_reg/CLR, agc/U19060/B/next_val_reg/CLR, agc/U19060/B/prev_val_reg/CLR, agc/U19060/B/y_reg/CLR, agc/U19060/C/next_val_reg/CLR, agc/U19060/C/prev_val_reg/CLR, agc/U19060/C/y_reg/CLR, agc/U19060/D/next_val_reg/CLR, agc/U19060/D/prev_val_reg/CLR, agc/U19060/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#340 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__261, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19057/B/next_val_reg/CLR, agc/U19057/B/prev_val_reg/CLR, agc/U19057/B/y_reg/CLR, agc/U19057/C/next_val_reg/CLR, agc/U19057/C/prev_val_reg/CLR, agc/U19057/C/y_reg/CLR, agc/U19057/D/next_val_reg/CLR, agc/U19057/D/prev_val_reg/CLR, agc/U19057/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#341 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__262, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19053/A/next_val_reg/CLR, agc/U19053/A/prev_val_reg/CLR, agc/U19053/A/y_reg/CLR, agc/U19053/B/next_val_reg/CLR, agc/U19053/B/prev_val_reg/CLR, agc/U19053/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#342 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__263, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19052/A/next_val_reg/CLR, agc/U19052/A/prev_val_reg/CLR, agc/U19052/A/y_reg/CLR, agc/U19052/C/next_val_reg/PRE, agc/U19052/C/prev_val_reg/PRE, agc/U19052/C/y_reg/PRE, agc/U19052/D/next_val_reg/CLR, agc/U19052/D/prev_val_reg/CLR, agc/U19052/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#343 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__264, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19051/B/next_val_reg/CLR, agc/U19051/B/prev_val_reg/CLR, agc/U19051/B/y_reg/CLR, agc/U19051/C/next_val_reg/CLR, agc/U19051/C/prev_val_reg/CLR, agc/U19051/C/y_reg/CLR, agc/U19051/D/next_val_reg/CLR, agc/U19051/D/prev_val_reg/CLR, agc/U19051/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#344 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__265, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19050/A/next_val_reg/CLR, agc/U19050/A/prev_val_reg/CLR, agc/U19050/A/y_reg/CLR, agc/U19050/B/next_val_reg/CLR, agc/U19050/B/prev_val_reg/CLR, agc/U19050/B/y_reg/CLR, agc/U19050/C/next_val_reg/CLR, agc/U19050/C/prev_val_reg/CLR, agc/U19050/C/y_reg/CLR, agc/U19050/D/next_val_reg/PRE, agc/U19050/D/prev_val_reg/PRE, agc/U19050/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#345 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__266, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19049/C/next_val_reg/CLR, agc/U19049/C/prev_val_reg/CLR, agc/U19049/C/y_reg/CLR, agc/U19049/D/next_val_reg/PRE, agc/U19049/D/prev_val_reg/PRE, agc/U19049/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#346 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__267, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19048/C/next_val_reg/CLR, agc/U19048/C/prev_val_reg/CLR, agc/U19048/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#347 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__268, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19047/A/next_val_reg/CLR, agc/U19047/A/y_reg/CLR, agc/U19047/B/next_val_reg/PRE, agc/U19047/B/y_reg/PRE, agc/U19047/C/next_val_reg/CLR, agc/U19047/C/y_reg/CLR, agc/U19047/D/next_val_reg/PRE, agc/U19047/D/y_reg/PRE, agc/U19047/E/next_val_reg/PRE, agc/U19047/E/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#348 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__269, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19046/D/next_val_reg/CLR, agc/U19046/D/prev_val_reg/CLR, agc/U19046/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#349 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__270, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19043/A/next_val_reg/PRE, agc/U19043/A/prev_val_reg/PRE, agc/U19043/A/y_reg/PRE, agc/U19043/B/next_val_reg/CLR, agc/U19043/B/prev_val_reg/CLR, agc/U19043/B/y_reg/CLR, agc/U19043/C/next_val_reg/CLR, agc/U19043/C/prev_val_reg/CLR, agc/U19043/C/y_reg/CLR, agc/U19043/D/next_val_reg/CLR, agc/U19043/D/prev_val_reg/CLR, agc/U19043/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#350 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__271, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19042/A/next_val_reg/PRE, agc/U19042/A/prev_val_reg/PRE, agc/U19042/A/y_reg/PRE, agc/U19042/B/next_val_reg/CLR, agc/U19042/B/prev_val_reg/CLR, agc/U19042/B/y_reg/CLR, agc/U19042/C/next_val_reg/CLR, agc/U19042/C/prev_val_reg/CLR, agc/U19042/C/y_reg/CLR, agc/U19042/D/next_val_reg/CLR, agc/U19042/D/prev_val_reg/CLR, agc/U19042/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#351 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__272, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19041/A/next_val_reg/PRE, agc/U19041/A/prev_val_reg/PRE, agc/U19041/A/y_reg/PRE, agc/U19041/B/next_val_reg/CLR, agc/U19041/B/prev_val_reg/CLR, agc/U19041/B/y_reg/CLR, agc/U19041/C/next_val_reg/CLR, agc/U19041/C/prev_val_reg/CLR, agc/U19041/C/y_reg/CLR, agc/U19041/D/next_val_reg/CLR, agc/U19041/D/prev_val_reg/CLR, agc/U19041/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#352 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__273, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19040/A/next_val_reg/PRE, agc/U19040/A/prev_val_reg/PRE, agc/U19040/A/y_reg/PRE, agc/U19040/B/next_val_reg/CLR, agc/U19040/B/prev_val_reg/CLR, agc/U19040/B/y_reg/CLR, agc/U19040/C/next_val_reg/CLR, agc/U19040/C/prev_val_reg/CLR, agc/U19040/C/y_reg/CLR, agc/U19040/D/next_val_reg/CLR, agc/U19040/D/prev_val_reg/CLR, agc/U19040/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#353 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__274, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19039/A/next_val_reg/CLR, agc/U19039/A/prev_val_reg/CLR, agc/U19039/A/y_reg/CLR, agc/U19039/B/next_val_reg/PRE, agc/U19039/B/prev_val_reg/PRE, agc/U19039/B/y_reg/PRE, agc/U19039/C/next_val_reg/CLR, agc/U19039/C/prev_val_reg/CLR, agc/U19039/C/y_reg/CLR, agc/U19039/D/next_val_reg/CLR, agc/U19039/D/prev_val_reg/CLR, agc/U19039/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#354 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__275, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19038/A/next_val_reg/CLR, agc/U19038/A/prev_val_reg/CLR, agc/U19038/A/y_reg/CLR, agc/U19038/B/next_val_reg/PRE, agc/U19038/B/prev_val_reg/PRE, agc/U19038/B/y_reg/PRE, agc/U19038/C/next_val_reg/CLR, agc/U19038/C/prev_val_reg/CLR, agc/U19038/C/y_reg/CLR, agc/U19038/D/next_val_reg/CLR, agc/U19038/D/prev_val_reg/CLR, agc/U19038/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#355 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__276, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19037/A/next_val_reg/CLR, agc/U19037/A/prev_val_reg/CLR, agc/U19037/A/y_reg/CLR, agc/U19037/B/next_val_reg/PRE, agc/U19037/B/prev_val_reg/PRE, agc/U19037/B/y_reg/PRE, agc/U19037/C/next_val_reg/CLR, agc/U19037/C/prev_val_reg/CLR, agc/U19037/C/y_reg/CLR, agc/U19037/D/next_val_reg/CLR, agc/U19037/D/prev_val_reg/CLR, agc/U19037/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#356 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__277, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19035/A/next_val_reg/PRE, agc/U19035/A/prev_val_reg/PRE, agc/U19035/A/y_reg/PRE, agc/U19035/B/next_val_reg/CLR, agc/U19035/B/prev_val_reg/CLR, agc/U19035/B/y_reg/CLR, agc/U19035/D/next_val_reg/CLR, agc/U19035/D/prev_val_reg/CLR, agc/U19035/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#357 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__278, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19034/A/next_val_reg/PRE, agc/U19034/A/prev_val_reg/PRE, agc/U19034/A/y_reg/PRE, agc/U19034/B/next_val_reg/CLR, agc/U19034/B/prev_val_reg/CLR, agc/U19034/B/y_reg/CLR, agc/U19034/C/next_val_reg/CLR, agc/U19034/C/prev_val_reg/CLR, agc/U19034/C/y_reg/CLR, agc/U19034/D/next_val_reg/CLR, agc/U19034/D/prev_val_reg/CLR, agc/U19034/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#358 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__279, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19032/D/next_val_reg/CLR, agc/U19032/D/prev_val_reg/CLR, agc/U19032/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#359 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__280, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19031/A/next_val_reg/CLR, agc/U19031/A/prev_val_reg/CLR, agc/U19031/A/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#360 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__281, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19030/A/next_val_reg/CLR, agc/U19030/A/prev_val_reg/CLR, agc/U19030/A/y_reg/CLR, agc/U19030/B/next_val_reg/CLR, agc/U19030/B/prev_val_reg/CLR, agc/U19030/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#361 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__282, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19029/B/next_val_reg/CLR, agc/U19029/B/prev_val_reg/CLR, agc/U19029/B/y_reg/CLR, agc/U19029/C/next_val_reg/PRE, agc/U19029/C/prev_val_reg/PRE, agc/U19029/C/y_reg/PRE, agc/U19029/D/next_val_reg/CLR, agc/U19029/D/prev_val_reg/CLR, agc/U19029/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#362 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__283, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19028/B/next_val_reg/CLR, agc/U19028/B/prev_val_reg/CLR, agc/U19028/B/y_reg/CLR, agc/U19028/D/next_val_reg/CLR, agc/U19028/D/prev_val_reg/CLR, agc/U19028/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#363 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__284, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19026/A/next_val_reg/CLR, agc/U19026/A/prev_val_reg/CLR, agc/U19026/A/y_reg/CLR, agc/U19026/B/next_val_reg/CLR, agc/U19026/B/prev_val_reg/CLR, agc/U19026/B/y_reg/CLR, agc/U19026/C/next_val_reg/CLR, agc/U19026/C/prev_val_reg/CLR, agc/U19026/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#364 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__285, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19025/C/next_val_reg/CLR, agc/U19025/C/prev_val_reg/CLR, agc/U19025/C/y_reg/CLR, agc/U19025/D/next_val_reg/PRE, agc/U19025/D/prev_val_reg/PRE, agc/U19025/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#365 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__286, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19024/A/next_val_reg/CLR, agc/U19024/A/prev_val_reg/CLR, agc/U19024/A/y_reg/CLR, agc/U19024/B/next_val_reg/CLR, agc/U19024/B/prev_val_reg/CLR, agc/U19024/B/y_reg/CLR, agc/U19024/C/next_val_reg/CLR, agc/U19024/C/prev_val_reg/CLR, agc/U19024/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#366 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__287, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19023/A/next_val_reg/PRE, agc/U19023/A/prev_val_reg/PRE, agc/U19023/A/y_reg/PRE, agc/U19023/B/next_val_reg/CLR, agc/U19023/B/prev_val_reg/CLR, agc/U19023/B/y_reg/CLR, agc/U19023/C/next_val_reg/CLR, agc/U19023/C/prev_val_reg/CLR, agc/U19023/C/y_reg/CLR, agc/U19023/D/next_val_reg/CLR, agc/U19023/D/prev_val_reg/CLR, agc/U19023/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#367 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__288, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19022/A/next_val_reg/PRE, agc/U19022/A/prev_val_reg/PRE, agc/U19022/A/y_reg/PRE, agc/U19022/B/next_val_reg/CLR, agc/U19022/B/prev_val_reg/CLR, agc/U19022/B/y_reg/CLR, agc/U19022/C/next_val_reg/CLR, agc/U19022/C/prev_val_reg/CLR, agc/U19022/C/y_reg/CLR, agc/U19022/D/next_val_reg/CLR, agc/U19022/D/prev_val_reg/CLR, agc/U19022/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#368 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__289, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19021/A/next_val_reg/PRE, agc/U19021/A/prev_val_reg/PRE, agc/U19021/A/y_reg/PRE, agc/U19021/B/next_val_reg/CLR, agc/U19021/B/prev_val_reg/CLR, agc/U19021/B/y_reg/CLR, agc/U19021/C/next_val_reg/CLR, agc/U19021/C/prev_val_reg/CLR, agc/U19021/C/y_reg/CLR, agc/U19021/D/next_val_reg/CLR, agc/U19021/D/prev_val_reg/CLR, agc/U19021/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#369 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__290, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19020/C/next_val_reg/CLR, agc/U19020/C/prev_val_reg/CLR, agc/U19020/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#370 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__291, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19019/B/next_val_reg/CLR, agc/U19019/B/prev_val_reg/CLR, agc/U19019/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#371 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__292, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19016/A/next_val_reg/PRE, agc/U19016/A/y_reg/PRE, agc/U19016/C/next_val_reg/PRE, agc/U19016/C/y_reg/PRE, agc/U19016/D/next_val_reg/CLR, agc/U19016/D/y_reg/CLR, agc/U19016/E/next_val_reg/CLR, agc/U19016/E/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#372 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__293, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19015/A/next_val_reg/CLR, agc/U19015/A/prev_val_reg/CLR, agc/U19015/A/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#373 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__294, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19013/A/next_val_reg/CLR, agc/U19013/A/prev_val_reg/CLR, agc/U19013/A/y_reg/CLR, agc/U19013/D/next_val_reg/CLR, agc/U19013/D/prev_val_reg/CLR, agc/U19013/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#374 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__295, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19012/A/next_val_reg/CLR, agc/U19012/A/prev_val_reg/CLR, agc/U19012/A/y_reg/CLR, agc/U19012/B/next_val_reg/PRE, agc/U19012/B/prev_val_reg/PRE, agc/U19012/B/y_reg/PRE, agc/U19012/C/next_val_reg/CLR, agc/U19012/C/prev_val_reg/CLR, agc/U19012/C/y_reg/CLR, agc/U19012/D/next_val_reg/CLR, agc/U19012/D/prev_val_reg/CLR, agc/U19012/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#375 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__296, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19011/A/next_val_reg/CLR, agc/U19011/A/prev_val_reg/CLR, agc/U19011/A/y_reg/CLR, agc/U19011/B/next_val_reg/CLR, agc/U19011/B/prev_val_reg/CLR, agc/U19011/B/y_reg/CLR, agc/U19011/C/next_val_reg/CLR, agc/U19011/C/prev_val_reg/CLR, agc/U19011/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#376 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__297, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19010/A/next_val_reg/CLR, agc/U19010/A/prev_val_reg/CLR, agc/U19010/A/y_reg/CLR, agc/U19010/B/next_val_reg/PRE, agc/U19010/B/prev_val_reg/PRE, agc/U19010/B/y_reg/PRE, agc/U19010/C/next_val_reg/CLR, agc/U19010/C/prev_val_reg/CLR, agc/U19010/C/y_reg/CLR, agc/U19010/D/next_val_reg/PRE, agc/U19010/D/prev_val_reg/PRE, agc/U19010/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#377 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__298, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19009/A/next_val_reg/PRE, agc/U19009/A/prev_val_reg/PRE, agc/U19009/A/y_reg/PRE, agc/U19009/B/next_val_reg/CLR, agc/U19009/B/prev_val_reg/CLR, agc/U19009/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#378 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__299, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19008/A/next_val_reg/CLR, agc/U19008/A/prev_val_reg/CLR, agc/U19008/A/y_reg/CLR, agc/U19008/B/next_val_reg/CLR, agc/U19008/B/prev_val_reg/CLR, agc/U19008/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#379 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__300, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19007/A/next_val_reg/CLR, agc/U19007/A/prev_val_reg/CLR, agc/U19007/A/y_reg/CLR, agc/U19007/B/next_val_reg/PRE, agc/U19007/B/prev_val_reg/PRE, agc/U19007/B/y_reg/PRE, agc/U19007/C/next_val_reg/CLR, agc/U19007/C/prev_val_reg/CLR, agc/U19007/C/y_reg/CLR, agc/U19007/D/next_val_reg/CLR, agc/U19007/D/prev_val_reg/CLR, agc/U19007/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#380 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__301, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19006/B/next_val_reg/CLR, agc/U19006/B/prev_val_reg/CLR, agc/U19006/B/y_reg/CLR, agc/U19006/C/next_val_reg/PRE, agc/U19006/C/prev_val_reg/PRE, agc/U19006/C/y_reg/PRE, agc/U19006/D/next_val_reg/CLR, agc/U19006/D/prev_val_reg/CLR, agc/U19006/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#381 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__302, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19004/A/next_val_reg/CLR, agc/U19004/A/prev_val_reg/CLR, agc/U19004/A/y_reg/CLR, agc/U19004/B/next_val_reg/PRE, agc/U19004/B/prev_val_reg/PRE, agc/U19004/B/y_reg/PRE, agc/U19004/C/next_val_reg/CLR, agc/U19004/C/prev_val_reg/CLR, agc/U19004/C/y_reg/CLR, agc/U19004/D/next_val_reg/CLR, agc/U19004/D/prev_val_reg/CLR, agc/U19004/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#382 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__303, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19003/C/next_val_reg/CLR, agc/U19003/C/prev_val_reg/CLR, agc/U19003/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#383 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__304, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U19002/F/next_val_reg/PRE, agc/U19002/F/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#384 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__305, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18051/A/next_val_reg/CLR, agc/U18051/A/prev_val_reg/CLR, agc/U18051/A/y_reg/CLR, agc/U18051/B/next_val_reg/PRE, agc/U18051/B/prev_val_reg/PRE, agc/U18051/B/y_reg/PRE, agc/U18051/C/next_val_reg/PRE, agc/U18051/C/prev_val_reg/PRE, agc/U18051/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#385 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__306, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18050/F/next_val_reg/CLR, agc/U18050/F/y_reg/CLR, agc/U18050/A/next_val_reg/CLR, agc/U18050/A/y_reg/CLR, agc/U18050/B/next_val_reg/PRE, agc/U18050/B/y_reg/PRE, agc/U18050/C/next_val_reg/PRE, agc/U18050/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#386 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__307, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18049/A/next_val_reg/CLR, agc/U18049/A/prev_val_reg/CLR, agc/U18049/A/y_reg/CLR, agc/U18049/B/next_val_reg/CLR, agc/U18049/B/prev_val_reg/CLR, agc/U18049/B/y_reg/CLR, agc/U18049/C/next_val_reg/CLR, agc/U18049/C/prev_val_reg/CLR, agc/U18049/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#387 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__308, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18048/A/next_val_reg/CLR, agc/U18048/A/prev_val_reg/CLR, agc/U18048/A/y_reg/CLR, agc/U18048/B/next_val_reg/PRE, agc/U18048/B/prev_val_reg/PRE, agc/U18048/B/y_reg/PRE, agc/U18048/C/next_val_reg/CLR, agc/U18048/C/prev_val_reg/CLR, agc/U18048/C/y_reg/CLR, agc/U18048/D/next_val_reg/PRE, agc/U18048/D/prev_val_reg/PRE, agc/U18048/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#388 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__309, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18044/A/next_val_reg/PRE, agc/U18044/A/prev_val_reg/PRE, agc/U18044/A/y_reg/PRE, agc/U18044/B/next_val_reg/CLR, agc/U18044/B/prev_val_reg/CLR, agc/U18044/B/y_reg/CLR, agc/U18044/D/next_val_reg/PRE, agc/U18044/D/prev_val_reg/PRE, agc/U18044/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#389 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__310, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18043/A/next_val_reg/PRE, agc/U18043/A/prev_val_reg/PRE, agc/U18043/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#390 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__311, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18042/A/next_val_reg/PRE, agc/U18042/A/prev_val_reg/PRE, agc/U18042/A/y_reg/PRE, agc/U18042/B/next_val_reg/CLR, agc/U18042/B/prev_val_reg/CLR, agc/U18042/B/y_reg/CLR, agc/U18042/C/next_val_reg/CLR, agc/U18042/C/prev_val_reg/CLR, agc/U18042/C/y_reg/CLR, agc/U18042/D/next_val_reg/CLR, agc/U18042/D/prev_val_reg/CLR, agc/U18042/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#391 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__312, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18041/A/next_val_reg/CLR, agc/U18041/A/prev_val_reg/CLR, agc/U18041/A/y_reg/CLR, agc/U18041/B/next_val_reg/CLR, agc/U18041/B/prev_val_reg/CLR, agc/U18041/B/y_reg/CLR, agc/U18041/C/next_val_reg/CLR, agc/U18041/C/prev_val_reg/CLR, agc/U18041/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#392 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__313, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18040/A/next_val_reg/PRE, agc/U18040/A/prev_val_reg/PRE, agc/U18040/A/y_reg/PRE, agc/U18040/B/next_val_reg/CLR, agc/U18040/B/prev_val_reg/CLR, agc/U18040/B/y_reg/CLR, agc/U18040/C/next_val_reg/CLR, agc/U18040/C/prev_val_reg/CLR, agc/U18040/C/y_reg/CLR, agc/U18040/D/next_val_reg/CLR, agc/U18040/D/prev_val_reg/CLR, agc/U18040/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#393 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__314, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18039/B/next_val_reg/PRE, agc/U18039/B/prev_val_reg/PRE, agc/U18039/B/y_reg/PRE, agc/U18039/A/next_val_reg/PRE, agc/U18039/A/prev_val_reg/PRE, agc/U18039/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#394 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__315, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18038/A/next_val_reg/PRE, agc/U18038/A/prev_val_reg/PRE, agc/U18038/A/y_reg/PRE, agc/U18038/B/next_val_reg/CLR, agc/U18038/B/prev_val_reg/CLR, agc/U18038/B/y_reg/CLR, agc/U18038/C/next_val_reg/CLR, agc/U18038/C/prev_val_reg/CLR, agc/U18038/C/y_reg/CLR, agc/U18038/D/next_val_reg/CLR, agc/U18038/D/prev_val_reg/CLR, agc/U18038/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#395 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__316, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18037/A/next_val_reg/CLR, agc/U18037/A/prev_val_reg/CLR, agc/U18037/A/y_reg/CLR, agc/U18037/B/next_val_reg/CLR, agc/U18037/B/prev_val_reg/CLR, agc/U18037/B/y_reg/CLR, agc/U18037/C/next_val_reg/CLR, agc/U18037/C/prev_val_reg/CLR, agc/U18037/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#396 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__317, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18036/A/next_val_reg/PRE, agc/U18036/A/prev_val_reg/PRE, agc/U18036/A/y_reg/PRE, agc/U18036/B/next_val_reg/CLR, agc/U18036/B/prev_val_reg/CLR, agc/U18036/B/y_reg/CLR, agc/U18036/C/next_val_reg/CLR, agc/U18036/C/prev_val_reg/CLR, agc/U18036/C/y_reg/CLR, agc/U18036/D/next_val_reg/CLR, agc/U18036/D/prev_val_reg/CLR, agc/U18036/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#397 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__318, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18035/A/next_val_reg/PRE, agc/U18035/A/prev_val_reg/PRE, agc/U18035/A/y_reg/PRE, agc/U18035/B/next_val_reg/CLR, agc/U18035/B/prev_val_reg/CLR, agc/U18035/B/y_reg/CLR, agc/U18035/C/next_val_reg/CLR, agc/U18035/C/prev_val_reg/CLR, agc/U18035/C/y_reg/CLR, agc/U18035/D/next_val_reg/CLR, agc/U18035/D/prev_val_reg/CLR, agc/U18035/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#398 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__319, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18034/A/next_val_reg/PRE, agc/U18034/A/prev_val_reg/PRE, agc/U18034/A/y_reg/PRE, agc/U18034/B/next_val_reg/CLR, agc/U18034/B/prev_val_reg/CLR, agc/U18034/B/y_reg/CLR, agc/U18034/C/next_val_reg/CLR, agc/U18034/C/prev_val_reg/CLR, agc/U18034/C/y_reg/CLR, agc/U18034/D/next_val_reg/CLR, agc/U18034/D/prev_val_reg/CLR, agc/U18034/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#399 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__320, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18033/A/next_val_reg/PRE, agc/U18033/A/prev_val_reg/PRE, agc/U18033/A/y_reg/PRE, agc/U18033/B/next_val_reg/CLR, agc/U18033/B/prev_val_reg/CLR, agc/U18033/B/y_reg/CLR, agc/U18033/C/next_val_reg/CLR, agc/U18033/C/prev_val_reg/CLR, agc/U18033/C/y_reg/CLR, agc/U18033/D/next_val_reg/CLR, agc/U18033/D/prev_val_reg/CLR, agc/U18033/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#400 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__321, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18032/A/next_val_reg/CLR, agc/U18032/A/prev_val_reg/CLR, agc/U18032/A/y_reg/CLR, agc/U18032/B/next_val_reg/PRE, agc/U18032/B/prev_val_reg/PRE, agc/U18032/B/y_reg/PRE, agc/U18032/C/next_val_reg/CLR, agc/U18032/C/prev_val_reg/CLR, agc/U18032/C/y_reg/CLR, agc/U18032/D/next_val_reg/CLR, agc/U18032/D/prev_val_reg/CLR, agc/U18032/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#401 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__322, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18031/A/next_val_reg/CLR, agc/U18031/A/y_reg/CLR, agc/U18031/B/next_val_reg/CLR, agc/U18031/B/y_reg/CLR, agc/U18031/C/next_val_reg/PRE, agc/U18031/C/y_reg/PRE, agc/U18031/F/next_val_reg/PRE, agc/U18031/F/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#402 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__323, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18030/B/next_val_reg/PRE, agc/U18030/B/prev_val_reg/PRE, agc/U18030/B/y_reg/PRE, agc/U18030/C/next_val_reg/CLR, agc/U18030/C/prev_val_reg/CLR, agc/U18030/C/y_reg/CLR, agc/U18030/D/next_val_reg/CLR, agc/U18030/D/prev_val_reg/CLR, agc/U18030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#403 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__324, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18029/A/next_val_reg/CLR, agc/U18029/A/prev_val_reg/CLR, agc/U18029/A/y_reg/CLR, agc/U18029/B/next_val_reg/CLR, agc/U18029/B/prev_val_reg/CLR, agc/U18029/B/y_reg/CLR, agc/U18029/C/next_val_reg/CLR, agc/U18029/C/prev_val_reg/CLR, agc/U18029/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#404 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__325, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18028/A/next_val_reg/CLR, agc/U18028/A/prev_val_reg/CLR, agc/U18028/A/y_reg/CLR, agc/U18028/B/next_val_reg/PRE, agc/U18028/B/prev_val_reg/PRE, agc/U18028/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#405 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__326, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18027/A/next_val_reg/CLR, agc/U18027/A/prev_val_reg/CLR, agc/U18027/A/y_reg/CLR, agc/U18027/B/next_val_reg/CLR, agc/U18027/B/prev_val_reg/CLR, agc/U18027/B/y_reg/CLR, agc/U18027/C/next_val_reg/CLR, agc/U18027/C/prev_val_reg/CLR, agc/U18027/C/y_reg/CLR, agc/U18027/D/next_val_reg/PRE, agc/U18027/D/prev_val_reg/PRE, agc/U18027/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#406 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__327, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18026/A/next_val_reg/PRE, agc/U18026/A/prev_val_reg/PRE, agc/U18026/A/y_reg/PRE, agc/U18026/B/next_val_reg/CLR, agc/U18026/B/prev_val_reg/CLR, agc/U18026/B/y_reg/CLR, agc/U18026/C/next_val_reg/PRE, agc/U18026/C/prev_val_reg/PRE, agc/U18026/C/y_reg/PRE, agc/U18026/D/next_val_reg/CLR, agc/U18026/D/prev_val_reg/CLR, agc/U18026/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#407 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__328, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18025/C/next_val_reg/CLR, agc/U18025/C/y_reg/CLR, agc/U18025/D/next_val_reg/CLR, agc/U18025/D/y_reg/CLR, agc/U18025/F/next_val_reg/CLR, agc/U18025/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#408 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__329, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18023/B/next_val_reg/CLR, agc/U18023/B/prev_val_reg/CLR, agc/U18023/B/y_reg/CLR, agc/U18023/C/next_val_reg/CLR, agc/U18023/C/prev_val_reg/CLR, agc/U18023/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#409 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__330, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18018/A/next_val_reg/PRE, agc/U18018/A/prev_val_reg/PRE, agc/U18018/A/y_reg/PRE, agc/U18018/C/next_val_reg/PRE, agc/U18018/C/prev_val_reg/PRE, agc/U18018/C/y_reg/PRE, agc/U18018/D/next_val_reg/CLR, agc/U18018/D/prev_val_reg/CLR, agc/U18018/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#410 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__331, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18017/A/next_val_reg/CLR, agc/U18017/A/prev_val_reg/CLR, agc/U18017/A/y_reg/CLR, agc/U18017/B/next_val_reg/CLR, agc/U18017/B/prev_val_reg/CLR, agc/U18017/B/y_reg/CLR, agc/U18017/C/next_val_reg/CLR, agc/U18017/C/prev_val_reg/CLR, agc/U18017/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#411 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__332, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18016/A/next_val_reg/PRE, agc/U18016/A/prev_val_reg/PRE, agc/U18016/A/y_reg/PRE, agc/U18016/B/next_val_reg/CLR, agc/U18016/B/prev_val_reg/CLR, agc/U18016/B/y_reg/CLR, agc/U18016/C/next_val_reg/CLR, agc/U18016/C/prev_val_reg/CLR, agc/U18016/C/y_reg/CLR, agc/U18016/D/next_val_reg/CLR, agc/U18016/D/prev_val_reg/CLR, agc/U18016/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#412 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__333, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18015/A/next_val_reg/CLR, agc/U18015/A/prev_val_reg/CLR, agc/U18015/A/y_reg/CLR, agc/U18015/B/next_val_reg/PRE, agc/U18015/B/prev_val_reg/PRE, agc/U18015/B/y_reg/PRE, agc/U18015/C/next_val_reg/CLR, agc/U18015/C/prev_val_reg/CLR, agc/U18015/C/y_reg/CLR, agc/U18015/D/next_val_reg/CLR, agc/U18015/D/prev_val_reg/CLR, agc/U18015/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#413 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__334, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18014/A/next_val_reg/CLR, agc/U18014/A/prev_val_reg/CLR, agc/U18014/A/y_reg/CLR, agc/U18014/B/next_val_reg/CLR, agc/U18014/B/prev_val_reg/CLR, agc/U18014/B/y_reg/CLR, agc/U18014/C/next_val_reg/PRE, agc/U18014/C/prev_val_reg/PRE, agc/U18014/C/y_reg/PRE, agc/U18014/D/next_val_reg/CLR, agc/U18014/D/prev_val_reg/CLR, agc/U18014/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#414 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__335, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18013/A/next_val_reg/CLR, agc/U18013/A/y_reg/CLR, agc/U18013/B/next_val_reg/CLR, agc/U18013/B/y_reg/CLR, agc/U18013/C/next_val_reg/CLR, agc/U18013/C/y_reg/CLR, agc/U18013/D/next_val_reg/CLR, agc/U18013/D/y_reg/CLR, agc/U18013/E/next_val_reg/CLR, agc/U18013/E/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#415 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__336, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18012/A/next_val_reg/PRE, agc/U18012/A/prev_val_reg/PRE, agc/U18012/A/y_reg/PRE, agc/U18012/B/next_val_reg/CLR, agc/U18012/B/prev_val_reg/CLR, agc/U18012/B/y_reg/CLR, agc/U18012/C/next_val_reg/CLR, agc/U18012/C/prev_val_reg/CLR, agc/U18012/C/y_reg/CLR, agc/U18012/D/next_val_reg/PRE, agc/U18012/D/prev_val_reg/PRE, agc/U18012/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#416 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__337, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18011/B/next_val_reg/PRE, agc/U18011/B/prev_val_reg/PRE, agc/U18011/B/y_reg/PRE, agc/U18011/C/next_val_reg/CLR, agc/U18011/C/prev_val_reg/CLR, agc/U18011/C/y_reg/CLR, agc/U18011/D/next_val_reg/CLR, agc/U18011/D/prev_val_reg/CLR, agc/U18011/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#417 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__338, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18010/A/next_val_reg/CLR, agc/U18010/A/prev_val_reg/CLR, agc/U18010/A/y_reg/CLR, agc/U18010/B/next_val_reg/CLR, agc/U18010/B/prev_val_reg/CLR, agc/U18010/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#418 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__339, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18009/B/next_val_reg/CLR, agc/U18009/B/prev_val_reg/CLR, agc/U18009/B/y_reg/CLR, agc/U18009/C/next_val_reg/PRE, agc/U18009/C/prev_val_reg/PRE, agc/U18009/C/y_reg/PRE, agc/U18009/D/next_val_reg/CLR, agc/U18009/D/prev_val_reg/CLR, agc/U18009/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#419 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__340, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18008/B/next_val_reg/CLR, agc/U18008/B/y_reg/CLR, agc/U18008/F/next_val_reg/CLR, agc/U18008/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#420 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__341, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18006/A/next_val_reg/CLR, agc/U18006/A/prev_val_reg/CLR, agc/U18006/A/y_reg/CLR, agc/U18006/B/next_val_reg/CLR, agc/U18006/B/prev_val_reg/CLR, agc/U18006/B/y_reg/CLR, agc/U18006/C/next_val_reg/CLR, agc/U18006/C/prev_val_reg/CLR, agc/U18006/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#421 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__342, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18005/A/next_val_reg/PRE, agc/U18005/A/prev_val_reg/PRE, agc/U18005/A/y_reg/PRE, agc/U18005/B/next_val_reg/CLR, agc/U18005/B/prev_val_reg/CLR, agc/U18005/B/y_reg/CLR, agc/U18005/C/next_val_reg/CLR, agc/U18005/C/prev_val_reg/CLR, agc/U18005/C/y_reg/CLR, agc/U18005/D/next_val_reg/CLR, agc/U18005/D/prev_val_reg/CLR, agc/U18005/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#422 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__343, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18004/A/next_val_reg/CLR, agc/U18004/A/prev_val_reg/CLR, agc/U18004/A/y_reg/CLR, agc/U18004/B/next_val_reg/PRE, agc/U18004/B/prev_val_reg/PRE, agc/U18004/B/y_reg/PRE, agc/U18004/C/next_val_reg/CLR, agc/U18004/C/prev_val_reg/CLR, agc/U18004/C/y_reg/CLR, agc/U18004/D/next_val_reg/CLR, agc/U18004/D/prev_val_reg/CLR, agc/U18004/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#423 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__344, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18003/A/next_val_reg/CLR, agc/U18003/A/prev_val_reg/CLR, agc/U18003/A/y_reg/CLR, agc/U18003/B/next_val_reg/CLR, agc/U18003/B/prev_val_reg/CLR, agc/U18003/B/y_reg/CLR, agc/U18003/C/next_val_reg/PRE, agc/U18003/C/prev_val_reg/PRE, agc/U18003/C/y_reg/PRE, agc/U18003/D/next_val_reg/CLR, agc/U18003/D/prev_val_reg/CLR, agc/U18003/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#424 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__345, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18002/A/next_val_reg/CLR, agc/U18002/A/y_reg/CLR, agc/U18002/B/next_val_reg/CLR, agc/U18002/B/y_reg/CLR, agc/U18002/C/next_val_reg/CLR, agc/U18002/C/y_reg/CLR, agc/U18002/D/next_val_reg/CLR, agc/U18002/D/y_reg/CLR, agc/U18002/E/next_val_reg/CLR, agc/U18002/E/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#425 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__346, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U18001/A/next_val_reg/PRE, agc/U18001/A/prev_val_reg/PRE, agc/U18001/A/y_reg/PRE, agc/U18001/B/next_val_reg/CLR, agc/U18001/B/prev_val_reg/CLR, agc/U18001/B/y_reg/CLR, agc/U18001/C/next_val_reg/CLR, agc/U18001/C/prev_val_reg/CLR, agc/U18001/C/y_reg/CLR, agc/U18001/D/next_val_reg/PRE, agc/U18001/D/prev_val_reg/PRE, agc/U18001/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#426 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__347, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17065/A/next_val_reg/CLR, agc/U17065/A/y_reg/CLR, agc/U17065/B/next_val_reg/CLR, agc/U17065/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#427 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__348, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17064/A/next_val_reg/CLR, agc/U17064/A/prev_val_reg/CLR, agc/U17064/A/y_reg/CLR, agc/U17064/B/next_val_reg/CLR, agc/U17064/B/prev_val_reg/CLR, agc/U17064/B/y_reg/CLR, agc/U17064/C/next_val_reg/CLR, agc/U17064/C/prev_val_reg/CLR, agc/U17064/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#428 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__349, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17063/A/next_val_reg/CLR, agc/U17063/A/prev_val_reg/CLR, agc/U17063/A/y_reg/CLR, agc/U17063/B/next_val_reg/CLR, agc/U17063/B/prev_val_reg/CLR, agc/U17063/B/y_reg/CLR, agc/U17063/C/next_val_reg/CLR, agc/U17063/C/prev_val_reg/CLR, agc/U17063/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#429 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__350, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17062/A/next_val_reg/CLR, agc/U17062/A/prev_val_reg/CLR, agc/U17062/A/y_reg/CLR, agc/U17062/B/next_val_reg/CLR, agc/U17062/B/prev_val_reg/CLR, agc/U17062/B/y_reg/CLR, agc/U17062/C/next_val_reg/CLR, agc/U17062/C/prev_val_reg/CLR, agc/U17062/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#430 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__351, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17060/A/next_val_reg/PRE, agc/U17060/A/prev_val_reg/PRE, agc/U17060/A/y_reg/PRE, agc/U17060/B/next_val_reg/CLR, agc/U17060/B/prev_val_reg/CLR, agc/U17060/B/y_reg/CLR, agc/U17060/C/next_val_reg/CLR, agc/U17060/C/prev_val_reg/CLR, agc/U17060/C/y_reg/CLR, agc/U17060/D/next_val_reg/CLR, agc/U17060/D/prev_val_reg/CLR, agc/U17060/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#431 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__352, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17059/C/next_val_reg/CLR, agc/U17059/C/y_reg/CLR, agc/U17059/D/next_val_reg/CLR, agc/U17059/D/y_reg/CLR, agc/U17059/E/next_val_reg/CLR, agc/U17059/E/y_reg/CLR, agc/U17059/F/next_val_reg/CLR, agc/U17059/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#432 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__353, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17058/A/next_val_reg/PRE, agc/U17058/A/prev_val_reg/PRE, agc/U17058/A/y_reg/PRE, agc/U17058/B/next_val_reg/CLR, agc/U17058/B/prev_val_reg/CLR, agc/U17058/B/y_reg/CLR, agc/U17058/C/next_val_reg/CLR, agc/U17058/C/prev_val_reg/CLR, agc/U17058/C/y_reg/CLR, agc/U17058/D/next_val_reg/CLR, agc/U17058/D/prev_val_reg/CLR, agc/U17058/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#433 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__354, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17057/A/next_val_reg/PRE, agc/U17057/A/prev_val_reg/PRE, agc/U17057/A/y_reg/PRE, agc/U17057/B/next_val_reg/CLR, agc/U17057/B/prev_val_reg/CLR, agc/U17057/B/y_reg/CLR, agc/U17057/C/next_val_reg/CLR, agc/U17057/C/prev_val_reg/CLR, agc/U17057/C/y_reg/CLR, agc/U17057/D/next_val_reg/CLR, agc/U17057/D/prev_val_reg/CLR, agc/U17057/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#434 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__355, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17056/A/next_val_reg/PRE, agc/U17056/A/prev_val_reg/PRE, agc/U17056/A/y_reg/PRE, agc/U17056/B/next_val_reg/CLR, agc/U17056/B/prev_val_reg/CLR, agc/U17056/B/y_reg/CLR, agc/U17056/C/next_val_reg/CLR, agc/U17056/C/prev_val_reg/CLR, agc/U17056/C/y_reg/CLR, agc/U17056/D/next_val_reg/CLR, agc/U17056/D/prev_val_reg/CLR, agc/U17056/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#435 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__356, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17055/A/next_val_reg/PRE, agc/U17055/A/prev_val_reg/PRE, agc/U17055/A/y_reg/PRE, agc/U17055/B/next_val_reg/CLR, agc/U17055/B/prev_val_reg/CLR, agc/U17055/B/y_reg/CLR, agc/U17055/C/next_val_reg/CLR, agc/U17055/C/prev_val_reg/CLR, agc/U17055/C/y_reg/CLR, agc/U17055/D/next_val_reg/CLR, agc/U17055/D/prev_val_reg/CLR, agc/U17055/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#436 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__357, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17054/A/next_val_reg/CLR, agc/U17054/A/prev_val_reg/CLR, agc/U17054/A/y_reg/CLR, agc/U17054/B/next_val_reg/CLR, agc/U17054/B/prev_val_reg/CLR, agc/U17054/B/y_reg/CLR, agc/U17054/C/next_val_reg/CLR, agc/U17054/C/prev_val_reg/CLR, agc/U17054/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#437 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__358, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17053/A/next_val_reg/PRE, agc/U17053/A/prev_val_reg/PRE, agc/U17053/A/y_reg/PRE, agc/U17053/B/next_val_reg/CLR, agc/U17053/B/prev_val_reg/CLR, agc/U17053/B/y_reg/CLR, agc/U17053/C/next_val_reg/CLR, agc/U17053/C/prev_val_reg/CLR, agc/U17053/C/y_reg/CLR, agc/U17053/D/next_val_reg/CLR, agc/U17053/D/prev_val_reg/CLR, agc/U17053/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#438 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__359, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17051/A/next_val_reg/PRE, agc/U17051/A/prev_val_reg/PRE, agc/U17051/A/y_reg/PRE, agc/U17051/B/next_val_reg/CLR, agc/U17051/B/prev_val_reg/CLR, agc/U17051/B/y_reg/CLR, agc/U17051/C/next_val_reg/CLR, agc/U17051/C/prev_val_reg/CLR, agc/U17051/C/y_reg/CLR, agc/U17051/D/next_val_reg/CLR, agc/U17051/D/prev_val_reg/CLR, agc/U17051/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#439 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__360, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17049/A/next_val_reg/PRE, agc/U17049/A/prev_val_reg/PRE, agc/U17049/A/y_reg/PRE, agc/U17049/B/next_val_reg/CLR, agc/U17049/B/prev_val_reg/CLR, agc/U17049/B/y_reg/CLR, agc/U17049/C/next_val_reg/CLR, agc/U17049/C/prev_val_reg/CLR, agc/U17049/C/y_reg/CLR, agc/U17049/D/next_val_reg/CLR, agc/U17049/D/prev_val_reg/CLR, agc/U17049/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#440 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__361, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17048/A/next_val_reg/CLR, agc/U17048/A/prev_val_reg/CLR, agc/U17048/A/y_reg/CLR, agc/U17048/B/next_val_reg/CLR, agc/U17048/B/prev_val_reg/CLR, agc/U17048/B/y_reg/CLR, agc/U17048/C/next_val_reg/CLR, agc/U17048/C/prev_val_reg/CLR, agc/U17048/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#441 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__362, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17047/A/next_val_reg/PRE, agc/U17047/A/prev_val_reg/PRE, agc/U17047/A/y_reg/PRE, agc/U17047/B/next_val_reg/CLR, agc/U17047/B/prev_val_reg/CLR, agc/U17047/B/y_reg/CLR, agc/U17047/C/next_val_reg/CLR, agc/U17047/C/prev_val_reg/CLR, agc/U17047/C/y_reg/CLR, agc/U17047/D/next_val_reg/CLR, agc/U17047/D/prev_val_reg/CLR, agc/U17047/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#442 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__363, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17046/A/next_val_reg/PRE, agc/U17046/A/prev_val_reg/PRE, agc/U17046/A/y_reg/PRE, agc/U17046/B/next_val_reg/CLR, agc/U17046/B/prev_val_reg/CLR, agc/U17046/B/y_reg/CLR, agc/U17046/C/next_val_reg/CLR, agc/U17046/C/prev_val_reg/CLR, agc/U17046/C/y_reg/CLR, agc/U17046/D/next_val_reg/CLR, agc/U17046/D/prev_val_reg/CLR, agc/U17046/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#443 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__364, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17045/A/next_val_reg/CLR, agc/U17045/A/prev_val_reg/CLR, agc/U17045/A/y_reg/CLR, agc/U17045/B/next_val_reg/CLR, agc/U17045/B/prev_val_reg/CLR, agc/U17045/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#444 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__365, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17044/A/next_val_reg/PRE, agc/U17044/A/prev_val_reg/PRE, agc/U17044/A/y_reg/PRE, agc/U17044/B/next_val_reg/CLR, agc/U17044/B/prev_val_reg/CLR, agc/U17044/B/y_reg/CLR, agc/U17044/C/next_val_reg/CLR, agc/U17044/C/prev_val_reg/CLR, agc/U17044/C/y_reg/CLR, agc/U17044/D/next_val_reg/CLR, agc/U17044/D/prev_val_reg/CLR, agc/U17044/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#445 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__366, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17043/A/next_val_reg/PRE, agc/U17043/A/prev_val_reg/PRE, agc/U17043/A/y_reg/PRE, agc/U17043/B/next_val_reg/CLR, agc/U17043/B/prev_val_reg/CLR, agc/U17043/B/y_reg/CLR, agc/U17043/C/next_val_reg/CLR, agc/U17043/C/prev_val_reg/CLR, agc/U17043/C/y_reg/CLR, agc/U17043/D/next_val_reg/CLR, agc/U17043/D/prev_val_reg/CLR, agc/U17043/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#446 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__367, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17042/A/next_val_reg/PRE, agc/U17042/A/prev_val_reg/PRE, agc/U17042/A/y_reg/PRE, agc/U17042/B/next_val_reg/CLR, agc/U17042/B/prev_val_reg/CLR, agc/U17042/B/y_reg/CLR, agc/U17042/C/next_val_reg/CLR, agc/U17042/C/prev_val_reg/CLR, agc/U17042/C/y_reg/CLR, agc/U17042/D/next_val_reg/CLR, agc/U17042/D/prev_val_reg/CLR, agc/U17042/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#447 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__368, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17040/A/next_val_reg/CLR, agc/U17040/A/prev_val_reg/CLR, agc/U17040/A/y_reg/CLR, agc/U17040/B/next_val_reg/CLR, agc/U17040/B/prev_val_reg/CLR, agc/U17040/B/y_reg/CLR, agc/U17040/C/next_val_reg/CLR, agc/U17040/C/prev_val_reg/CLR, agc/U17040/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#448 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__369, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17038/A/next_val_reg/PRE, agc/U17038/A/prev_val_reg/PRE, agc/U17038/A/y_reg/PRE, agc/U17038/B/next_val_reg/CLR, agc/U17038/B/prev_val_reg/CLR, agc/U17038/B/y_reg/CLR, agc/U17038/C/next_val_reg/CLR, agc/U17038/C/prev_val_reg/CLR, agc/U17038/C/y_reg/CLR, agc/U17038/D/next_val_reg/CLR, agc/U17038/D/prev_val_reg/CLR, agc/U17038/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#449 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__370, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17037/A/next_val_reg/PRE, agc/U17037/A/prev_val_reg/PRE, agc/U17037/A/y_reg/PRE, agc/U17037/B/next_val_reg/CLR, agc/U17037/B/prev_val_reg/CLR, agc/U17037/B/y_reg/CLR, agc/U17037/C/next_val_reg/CLR, agc/U17037/C/prev_val_reg/CLR, agc/U17037/C/y_reg/CLR, agc/U17037/D/next_val_reg/CLR, agc/U17037/D/prev_val_reg/CLR, agc/U17037/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#450 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__371, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17036/A/next_val_reg/CLR, agc/U17036/A/prev_val_reg/CLR, agc/U17036/A/y_reg/CLR, agc/U17036/B/next_val_reg/CLR, agc/U17036/B/prev_val_reg/CLR, agc/U17036/B/y_reg/CLR, agc/U17036/C/next_val_reg/CLR, agc/U17036/C/prev_val_reg/CLR, agc/U17036/C/y_reg/CLR, agc/U17036/D/next_val_reg/CLR, agc/U17036/D/prev_val_reg/CLR, agc/U17036/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#451 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__372, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17035/A/next_val_reg/CLR, agc/U17035/A/prev_val_reg/CLR, agc/U17035/A/y_reg/CLR, agc/U17035/B/next_val_reg/CLR, agc/U17035/B/prev_val_reg/CLR, agc/U17035/B/y_reg/CLR, agc/U17035/C/next_val_reg/CLR, agc/U17035/C/prev_val_reg/CLR, agc/U17035/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#452 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__373, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17034/A/next_val_reg/CLR, agc/U17034/A/prev_val_reg/CLR, agc/U17034/A/y_reg/CLR, agc/U17034/B/next_val_reg/CLR, agc/U17034/B/prev_val_reg/CLR, agc/U17034/B/y_reg/CLR, agc/U17034/C/next_val_reg/PRE, agc/U17034/C/prev_val_reg/PRE, agc/U17034/C/y_reg/PRE, agc/U17034/D/next_val_reg/CLR, agc/U17034/D/prev_val_reg/CLR, agc/U17034/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#453 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__374, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17033/A/next_val_reg/CLR, agc/U17033/A/prev_val_reg/CLR, agc/U17033/A/y_reg/CLR, agc/U17033/B/next_val_reg/CLR, agc/U17033/B/prev_val_reg/CLR, agc/U17033/B/y_reg/CLR, agc/U17033/C/next_val_reg/CLR, agc/U17033/C/prev_val_reg/CLR, agc/U17033/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#454 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__375, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17032/A/next_val_reg/CLR, agc/U17032/A/prev_val_reg/CLR, agc/U17032/A/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#455 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__376, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17031/A/next_val_reg/CLR, agc/U17031/A/prev_val_reg/CLR, agc/U17031/A/y_reg/CLR, agc/U17031/B/next_val_reg/CLR, agc/U17031/B/prev_val_reg/CLR, agc/U17031/B/y_reg/CLR, agc/U17031/C/next_val_reg/CLR, agc/U17031/C/prev_val_reg/CLR, agc/U17031/C/y_reg/CLR, agc/U17031/D/next_val_reg/PRE, agc/U17031/D/prev_val_reg/PRE, agc/U17031/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#456 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__377, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17030/A/next_val_reg/CLR, agc/U17030/A/prev_val_reg/CLR, agc/U17030/A/y_reg/CLR, agc/U17030/B/next_val_reg/CLR, agc/U17030/B/prev_val_reg/CLR, agc/U17030/B/y_reg/CLR, agc/U17030/C/next_val_reg/CLR, agc/U17030/C/prev_val_reg/CLR, agc/U17030/C/y_reg/CLR, agc/U17030/D/next_val_reg/CLR, agc/U17030/D/prev_val_reg/CLR, agc/U17030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#457 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__378, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17029/A/next_val_reg/PRE, agc/U17029/A/prev_val_reg/PRE, agc/U17029/A/y_reg/PRE, agc/U17029/B/next_val_reg/CLR, agc/U17029/B/prev_val_reg/CLR, agc/U17029/B/y_reg/CLR, agc/U17029/C/next_val_reg/CLR, agc/U17029/C/prev_val_reg/CLR, agc/U17029/C/y_reg/CLR, agc/U17029/D/next_val_reg/CLR, agc/U17029/D/prev_val_reg/CLR, agc/U17029/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#458 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__379, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17028/A/next_val_reg/CLR, agc/U17028/A/prev_val_reg/CLR, agc/U17028/A/y_reg/CLR, agc/U17028/B/next_val_reg/CLR, agc/U17028/B/prev_val_reg/CLR, agc/U17028/B/y_reg/CLR, agc/U17028/C/next_val_reg/CLR, agc/U17028/C/prev_val_reg/CLR, agc/U17028/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#459 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__380, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17026/A/next_val_reg/CLR, agc/U17026/A/prev_val_reg/CLR, agc/U17026/A/y_reg/CLR, agc/U17026/B/next_val_reg/CLR, agc/U17026/B/prev_val_reg/CLR, agc/U17026/B/y_reg/CLR, agc/U17026/C/next_val_reg/CLR, agc/U17026/C/prev_val_reg/CLR, agc/U17026/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#460 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__381, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17025/A/next_val_reg/CLR, agc/U17025/A/prev_val_reg/CLR, agc/U17025/A/y_reg/CLR, agc/U17025/C/next_val_reg/CLR, agc/U17025/C/prev_val_reg/CLR, agc/U17025/C/y_reg/CLR, agc/U17025/D/next_val_reg/CLR, agc/U17025/D/prev_val_reg/CLR, agc/U17025/D/y_reg/CLR, agc/U17025/B/next_val_reg/PRE, agc/U17025/B/prev_val_reg/PRE, agc/U17025/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#461 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__382, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17024/A/next_val_reg/CLR, agc/U17024/A/prev_val_reg/CLR, agc/U17024/A/y_reg/CLR, agc/U17024/B/next_val_reg/CLR, agc/U17024/B/prev_val_reg/CLR, agc/U17024/B/y_reg/CLR, agc/U17024/C/next_val_reg/CLR, agc/U17024/C/prev_val_reg/CLR, agc/U17024/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#462 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__383, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17023/A/next_val_reg/CLR, agc/U17023/A/prev_val_reg/CLR, agc/U17023/A/y_reg/CLR, agc/U17023/B/next_val_reg/PRE, agc/U17023/B/prev_val_reg/PRE, agc/U17023/B/y_reg/PRE, agc/U17023/C/next_val_reg/PRE, agc/U17023/C/prev_val_reg/PRE, agc/U17023/C/y_reg/PRE, agc/U17023/D/next_val_reg/CLR, agc/U17023/D/prev_val_reg/CLR, agc/U17023/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#463 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__384, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17022/A/next_val_reg/CLR, agc/U17022/A/prev_val_reg/CLR, agc/U17022/A/y_reg/CLR, agc/U17022/B/next_val_reg/CLR, agc/U17022/B/prev_val_reg/CLR, agc/U17022/B/y_reg/CLR, agc/U17022/C/next_val_reg/CLR, agc/U17022/C/prev_val_reg/CLR, agc/U17022/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#464 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__385, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17021/B/next_val_reg/CLR, agc/U17021/B/prev_val_reg/CLR, agc/U17021/B/y_reg/CLR, agc/U17021/C/next_val_reg/CLR, agc/U17021/C/prev_val_reg/CLR, agc/U17021/C/y_reg/CLR, agc/U17021/D/next_val_reg/CLR, agc/U17021/D/prev_val_reg/CLR, agc/U17021/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#465 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__386, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17020/A/next_val_reg/CLR, agc/U17020/A/prev_val_reg/CLR, agc/U17020/A/y_reg/CLR, agc/U17020/B/next_val_reg/CLR, agc/U17020/B/prev_val_reg/CLR, agc/U17020/B/y_reg/CLR, agc/U17020/C/next_val_reg/CLR, agc/U17020/C/prev_val_reg/CLR, agc/U17020/C/y_reg/CLR, agc/U17020/D/next_val_reg/CLR, agc/U17020/D/prev_val_reg/CLR, agc/U17020/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#466 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__387, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17018/A/next_val_reg/CLR, agc/U17018/A/prev_val_reg/CLR, agc/U17018/A/y_reg/CLR, agc/U17018/B/next_val_reg/CLR, agc/U17018/B/prev_val_reg/CLR, agc/U17018/B/y_reg/CLR, agc/U17018/C/next_val_reg/CLR, agc/U17018/C/prev_val_reg/CLR, agc/U17018/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#467 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__388, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17017/A/next_val_reg/CLR, agc/U17017/A/prev_val_reg/CLR, agc/U17017/A/y_reg/CLR, agc/U17017/B/next_val_reg/CLR, agc/U17017/B/prev_val_reg/CLR, agc/U17017/B/y_reg/CLR, agc/U17017/C/next_val_reg/CLR, agc/U17017/C/prev_val_reg/CLR, agc/U17017/C/y_reg/CLR, agc/U17017/D/next_val_reg/CLR, agc/U17017/D/prev_val_reg/CLR, agc/U17017/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#468 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__389, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17016/A/next_val_reg/CLR, agc/U17016/A/prev_val_reg/CLR, agc/U17016/A/y_reg/CLR, agc/U17016/B/next_val_reg/CLR, agc/U17016/B/prev_val_reg/CLR, agc/U17016/B/y_reg/CLR, agc/U17016/C/next_val_reg/CLR, agc/U17016/C/prev_val_reg/CLR, agc/U17016/C/y_reg/CLR, agc/U17016/D/next_val_reg/CLR, agc/U17016/D/prev_val_reg/CLR, agc/U17016/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#469 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__390, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17015/A/next_val_reg/CLR, agc/U17015/A/prev_val_reg/CLR, agc/U17015/A/y_reg/CLR, agc/U17015/B/next_val_reg/CLR, agc/U17015/B/prev_val_reg/CLR, agc/U17015/B/y_reg/CLR, agc/U17015/C/next_val_reg/CLR, agc/U17015/C/prev_val_reg/CLR, agc/U17015/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#470 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__391, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17014/A/next_val_reg/CLR, agc/U17014/A/prev_val_reg/CLR, agc/U17014/A/y_reg/CLR, agc/U17014/B/next_val_reg/CLR, agc/U17014/B/prev_val_reg/CLR, agc/U17014/B/y_reg/CLR, agc/U17014/C/next_val_reg/CLR, agc/U17014/C/prev_val_reg/CLR, agc/U17014/C/y_reg/CLR, agc/U17014/D/next_val_reg/CLR, agc/U17014/D/prev_val_reg/CLR, agc/U17014/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#471 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__392, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17013/A/next_val_reg/CLR, agc/U17013/A/prev_val_reg/CLR, agc/U17013/A/y_reg/CLR, agc/U17013/B/next_val_reg/CLR, agc/U17013/B/prev_val_reg/CLR, agc/U17013/B/y_reg/CLR, agc/U17013/C/next_val_reg/CLR, agc/U17013/C/prev_val_reg/CLR, agc/U17013/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#472 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__393, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17011/A/next_val_reg/CLR, agc/U17011/A/prev_val_reg/CLR, agc/U17011/A/y_reg/CLR, agc/U17011/B/next_val_reg/CLR, agc/U17011/B/prev_val_reg/CLR, agc/U17011/B/y_reg/CLR, agc/U17011/C/next_val_reg/CLR, agc/U17011/C/prev_val_reg/CLR, agc/U17011/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#473 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__394, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17010/A/next_val_reg/CLR, agc/U17010/A/prev_val_reg/CLR, agc/U17010/A/y_reg/CLR, agc/U17010/B/next_val_reg/CLR, agc/U17010/B/prev_val_reg/CLR, agc/U17010/B/y_reg/CLR, agc/U17010/C/next_val_reg/CLR, agc/U17010/C/prev_val_reg/CLR, agc/U17010/C/y_reg/CLR, agc/U17010/D/next_val_reg/CLR, agc/U17010/D/prev_val_reg/CLR, agc/U17010/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#474 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__395, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17009/A/next_val_reg/CLR, agc/U17009/A/prev_val_reg/CLR, agc/U17009/A/y_reg/CLR, agc/U17009/B/next_val_reg/CLR, agc/U17009/B/prev_val_reg/CLR, agc/U17009/B/y_reg/CLR, agc/U17009/C/next_val_reg/CLR, agc/U17009/C/prev_val_reg/CLR, agc/U17009/C/y_reg/CLR, agc/U17009/D/next_val_reg/CLR, agc/U17009/D/prev_val_reg/CLR, agc/U17009/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#475 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__396, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17008/A/next_val_reg/CLR, agc/U17008/A/prev_val_reg/CLR, agc/U17008/A/y_reg/CLR, agc/U17008/B/next_val_reg/CLR, agc/U17008/B/prev_val_reg/CLR, agc/U17008/B/y_reg/CLR, agc/U17008/C/next_val_reg/CLR, agc/U17008/C/prev_val_reg/CLR, agc/U17008/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#476 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__397, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17007/A/next_val_reg/CLR, agc/U17007/A/prev_val_reg/CLR, agc/U17007/A/y_reg/CLR, agc/U17007/B/next_val_reg/CLR, agc/U17007/B/prev_val_reg/CLR, agc/U17007/B/y_reg/CLR, agc/U17007/C/next_val_reg/CLR, agc/U17007/C/prev_val_reg/CLR, agc/U17007/C/y_reg/CLR, agc/U17007/D/next_val_reg/CLR, agc/U17007/D/prev_val_reg/CLR, agc/U17007/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#477 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__398, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17006/A/next_val_reg/CLR, agc/U17006/A/prev_val_reg/CLR, agc/U17006/A/y_reg/CLR, agc/U17006/B/next_val_reg/CLR, agc/U17006/B/prev_val_reg/CLR, agc/U17006/B/y_reg/CLR, agc/U17006/C/next_val_reg/CLR, agc/U17006/C/prev_val_reg/CLR, agc/U17006/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#478 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__399, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17005/A/next_val_reg/CLR, agc/U17005/A/prev_val_reg/CLR, agc/U17005/A/y_reg/CLR, agc/U17005/B/next_val_reg/CLR, agc/U17005/B/prev_val_reg/CLR, agc/U17005/B/y_reg/CLR, agc/U17005/C/next_val_reg/CLR, agc/U17005/C/prev_val_reg/CLR, agc/U17005/C/y_reg/CLR, agc/U17005/D/next_val_reg/CLR, agc/U17005/D/prev_val_reg/CLR, agc/U17005/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#479 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__400, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17004/A/next_val_reg/CLR, agc/U17004/A/prev_val_reg/CLR, agc/U17004/A/y_reg/CLR, agc/U17004/B/next_val_reg/CLR, agc/U17004/B/prev_val_reg/CLR, agc/U17004/B/y_reg/CLR, agc/U17004/C/next_val_reg/CLR, agc/U17004/C/prev_val_reg/CLR, agc/U17004/C/y_reg/CLR, agc/U17004/D/next_val_reg/CLR, agc/U17004/D/prev_val_reg/CLR, agc/U17004/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#480 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__401, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17002/A/next_val_reg/CLR, agc/U17002/A/y_reg/CLR, agc/U17002/B/next_val_reg/CLR, agc/U17002/B/y_reg/CLR, agc/U17002/C/next_val_reg/CLR, agc/U17002/C/y_reg/CLR, agc/U17002/D/next_val_reg/CLR, agc/U17002/D/y_reg/CLR, agc/U17002/E/next_val_reg/CLR, agc/U17002/E/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#481 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__402, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U17001/A/next_val_reg/CLR, agc/U17001/A/prev_val_reg/CLR, agc/U17001/A/y_reg/CLR, agc/U17001/B/next_val_reg/CLR, agc/U17001/B/prev_val_reg/CLR, agc/U17001/B/y_reg/CLR, agc/U17001/C/next_val_reg/CLR, agc/U17001/C/prev_val_reg/CLR, agc/U17001/C/y_reg/CLR, agc/U17001/D/next_val_reg/CLR, agc/U17001/D/prev_val_reg/CLR, agc/U17001/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#482 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__403, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16058/A/next_val_reg/CLR, agc/U16058/A/prev_val_reg/CLR, agc/U16058/A/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#483 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__404, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16057/A/next_val_reg/CLR, agc/U16057/A/y_reg/CLR, agc/U16057/B/next_val_reg/CLR, agc/U16057/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#484 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__405, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16056/A/next_val_reg/CLR, agc/U16056/A/prev_val_reg/CLR, agc/U16056/A/y_reg/CLR, agc/U16056/B/next_val_reg/PRE, agc/U16056/B/prev_val_reg/PRE, agc/U16056/B/y_reg/PRE, agc/U16056/C/next_val_reg/CLR, agc/U16056/C/prev_val_reg/CLR, agc/U16056/C/y_reg/CLR, agc/U16056/D/next_val_reg/CLR, agc/U16056/D/prev_val_reg/CLR, agc/U16056/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#485 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__406, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16055/A/next_val_reg/CLR, agc/U16055/A/prev_val_reg/CLR, agc/U16055/A/y_reg/CLR, agc/U16055/B/next_val_reg/PRE, agc/U16055/B/prev_val_reg/PRE, agc/U16055/B/y_reg/PRE, agc/U16055/C/next_val_reg/CLR, agc/U16055/C/prev_val_reg/CLR, agc/U16055/C/y_reg/CLR, agc/U16055/D/next_val_reg/CLR, agc/U16055/D/prev_val_reg/CLR, agc/U16055/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#486 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__407, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16054/A/next_val_reg/CLR, agc/U16054/A/prev_val_reg/CLR, agc/U16054/A/y_reg/CLR, agc/U16054/B/next_val_reg/PRE, agc/U16054/B/prev_val_reg/PRE, agc/U16054/B/y_reg/PRE, agc/U16054/C/next_val_reg/CLR, agc/U16054/C/prev_val_reg/CLR, agc/U16054/C/y_reg/CLR, agc/U16054/D/next_val_reg/CLR, agc/U16054/D/prev_val_reg/CLR, agc/U16054/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#487 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__408, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16053/A/next_val_reg/CLR, agc/U16053/A/prev_val_reg/CLR, agc/U16053/A/y_reg/CLR, agc/U16053/B/next_val_reg/CLR, agc/U16053/B/prev_val_reg/CLR, agc/U16053/B/y_reg/CLR, agc/U16053/C/next_val_reg/CLR, agc/U16053/C/prev_val_reg/CLR, agc/U16053/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#488 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__409, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16052/A/next_val_reg/CLR, agc/U16052/A/prev_val_reg/CLR, agc/U16052/A/y_reg/CLR, agc/U16052/B/next_val_reg/PRE, agc/U16052/B/prev_val_reg/PRE, agc/U16052/B/y_reg/PRE, agc/U16052/C/next_val_reg/CLR, agc/U16052/C/prev_val_reg/CLR, agc/U16052/C/y_reg/CLR, agc/U16052/D/next_val_reg/CLR, agc/U16052/D/prev_val_reg/CLR, agc/U16052/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#489 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__410, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16051/A/next_val_reg/CLR, agc/U16051/A/prev_val_reg/CLR, agc/U16051/A/y_reg/CLR, agc/U16051/B/next_val_reg/PRE, agc/U16051/B/prev_val_reg/PRE, agc/U16051/B/y_reg/PRE, agc/U16051/C/next_val_reg/CLR, agc/U16051/C/prev_val_reg/CLR, agc/U16051/C/y_reg/CLR, agc/U16051/D/next_val_reg/CLR, agc/U16051/D/prev_val_reg/CLR, agc/U16051/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#490 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__411, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16050/F/next_val_reg/CLR, agc/U16050/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#491 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__412, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16049/A/next_val_reg/CLR, agc/U16049/A/prev_val_reg/CLR, agc/U16049/A/y_reg/CLR, agc/U16049/B/next_val_reg/PRE, agc/U16049/B/prev_val_reg/PRE, agc/U16049/B/y_reg/PRE, agc/U16049/C/next_val_reg/CLR, agc/U16049/C/prev_val_reg/CLR, agc/U16049/C/y_reg/CLR, agc/U16049/D/next_val_reg/CLR, agc/U16049/D/prev_val_reg/CLR, agc/U16049/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#492 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__413, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16048/A/next_val_reg/CLR, agc/U16048/A/prev_val_reg/CLR, agc/U16048/A/y_reg/CLR, agc/U16048/B/next_val_reg/PRE, agc/U16048/B/prev_val_reg/PRE, agc/U16048/B/y_reg/PRE, agc/U16048/C/next_val_reg/CLR, agc/U16048/C/prev_val_reg/CLR, agc/U16048/C/y_reg/CLR, agc/U16048/D/next_val_reg/CLR, agc/U16048/D/prev_val_reg/CLR, agc/U16048/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#493 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__414, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16047/D/next_val_reg/CLR, agc/U16047/D/prev_val_reg/CLR, agc/U16047/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#494 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__415, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16046/A/next_val_reg/CLR, agc/U16046/A/prev_val_reg/CLR, agc/U16046/A/y_reg/CLR, agc/U16046/B/next_val_reg/PRE, agc/U16046/B/prev_val_reg/PRE, agc/U16046/B/y_reg/PRE, agc/U16046/C/next_val_reg/CLR, agc/U16046/C/prev_val_reg/CLR, agc/U16046/C/y_reg/CLR, agc/U16046/D/next_val_reg/CLR, agc/U16046/D/prev_val_reg/CLR, agc/U16046/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#495 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__416, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16045/A/next_val_reg/CLR, agc/U16045/A/prev_val_reg/CLR, agc/U16045/A/y_reg/CLR, agc/U16045/B/next_val_reg/PRE, agc/U16045/B/prev_val_reg/PRE, agc/U16045/B/y_reg/PRE, agc/U16045/C/next_val_reg/CLR, agc/U16045/C/prev_val_reg/CLR, agc/U16045/C/y_reg/CLR, agc/U16045/D/next_val_reg/CLR, agc/U16045/D/prev_val_reg/CLR, agc/U16045/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#496 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__417, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16043/A/next_val_reg/CLR, agc/U16043/A/prev_val_reg/CLR, agc/U16043/A/y_reg/CLR, agc/U16043/B/next_val_reg/PRE, agc/U16043/B/prev_val_reg/PRE, agc/U16043/B/y_reg/PRE, agc/U16043/C/next_val_reg/CLR, agc/U16043/C/prev_val_reg/CLR, agc/U16043/C/y_reg/CLR, agc/U16043/D/next_val_reg/CLR, agc/U16043/D/prev_val_reg/CLR, agc/U16043/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#497 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__418, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16042/A/next_val_reg/CLR, agc/U16042/A/prev_val_reg/CLR, agc/U16042/A/y_reg/CLR, agc/U16042/B/next_val_reg/PRE, agc/U16042/B/prev_val_reg/PRE, agc/U16042/B/y_reg/PRE, agc/U16042/C/next_val_reg/CLR, agc/U16042/C/prev_val_reg/CLR, agc/U16042/C/y_reg/CLR, agc/U16042/D/next_val_reg/CLR, agc/U16042/D/prev_val_reg/CLR, agc/U16042/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#498 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__419, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16041/A/next_val_reg/CLR, agc/U16041/A/prev_val_reg/CLR, agc/U16041/A/y_reg/CLR, agc/U16041/B/next_val_reg/CLR, agc/U16041/B/prev_val_reg/CLR, agc/U16041/B/y_reg/CLR, agc/U16041/C/next_val_reg/CLR, agc/U16041/C/prev_val_reg/CLR, agc/U16041/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#499 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__420, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16040/A/next_val_reg/CLR, agc/U16040/A/prev_val_reg/CLR, agc/U16040/A/y_reg/CLR, agc/U16040/B/next_val_reg/PRE, agc/U16040/B/prev_val_reg/PRE, agc/U16040/B/y_reg/PRE, agc/U16040/C/next_val_reg/CLR, agc/U16040/C/prev_val_reg/CLR, agc/U16040/C/y_reg/CLR, agc/U16040/D/next_val_reg/CLR, agc/U16040/D/prev_val_reg/CLR, agc/U16040/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#500 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__421, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16039/A/next_val_reg/CLR, agc/U16039/A/prev_val_reg/CLR, agc/U16039/A/y_reg/CLR, agc/U16039/B/next_val_reg/PRE, agc/U16039/B/prev_val_reg/PRE, agc/U16039/B/y_reg/PRE, agc/U16039/C/next_val_reg/CLR, agc/U16039/C/prev_val_reg/CLR, agc/U16039/C/y_reg/CLR, agc/U16039/D/next_val_reg/CLR, agc/U16039/D/prev_val_reg/CLR, agc/U16039/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#501 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__422, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16037/A/next_val_reg/CLR, agc/U16037/A/prev_val_reg/CLR, agc/U16037/A/y_reg/CLR, agc/U16037/B/next_val_reg/PRE, agc/U16037/B/prev_val_reg/PRE, agc/U16037/B/y_reg/PRE, agc/U16037/C/next_val_reg/CLR, agc/U16037/C/prev_val_reg/CLR, agc/U16037/C/y_reg/CLR, agc/U16037/D/next_val_reg/CLR, agc/U16037/D/prev_val_reg/CLR, agc/U16037/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#502 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__423, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16036/A/next_val_reg/CLR, agc/U16036/A/prev_val_reg/CLR, agc/U16036/A/y_reg/CLR, agc/U16036/B/next_val_reg/PRE, agc/U16036/B/prev_val_reg/PRE, agc/U16036/B/y_reg/PRE, agc/U16036/C/next_val_reg/CLR, agc/U16036/C/prev_val_reg/CLR, agc/U16036/C/y_reg/CLR, agc/U16036/D/next_val_reg/CLR, agc/U16036/D/prev_val_reg/CLR, agc/U16036/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#503 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__424, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16035/A/next_val_reg/CLR, agc/U16035/A/prev_val_reg/CLR, agc/U16035/A/y_reg/CLR, agc/U16035/B/next_val_reg/PRE, agc/U16035/B/prev_val_reg/PRE, agc/U16035/B/y_reg/PRE, agc/U16035/C/next_val_reg/CLR, agc/U16035/C/prev_val_reg/CLR, agc/U16035/C/y_reg/CLR, agc/U16035/D/next_val_reg/CLR, agc/U16035/D/prev_val_reg/CLR, agc/U16035/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#504 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__425, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16034/A/next_val_reg/CLR, agc/U16034/A/prev_val_reg/CLR, agc/U16034/A/y_reg/CLR, agc/U16034/B/next_val_reg/PRE, agc/U16034/B/prev_val_reg/PRE, agc/U16034/B/y_reg/PRE, agc/U16034/C/next_val_reg/CLR, agc/U16034/C/prev_val_reg/CLR, agc/U16034/C/y_reg/CLR, agc/U16034/D/next_val_reg/CLR, agc/U16034/D/prev_val_reg/CLR, agc/U16034/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#505 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__426, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16033/A/next_val_reg/CLR, agc/U16033/A/prev_val_reg/CLR, agc/U16033/A/y_reg/CLR, agc/U16033/B/next_val_reg/PRE, agc/U16033/B/prev_val_reg/PRE, agc/U16033/B/y_reg/PRE, agc/U16033/C/next_val_reg/CLR, agc/U16033/C/prev_val_reg/CLR, agc/U16033/C/y_reg/CLR, agc/U16033/D/next_val_reg/CLR, agc/U16033/D/prev_val_reg/CLR, agc/U16033/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#506 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__427, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16032/A/next_val_reg/CLR, agc/U16032/A/prev_val_reg/CLR, agc/U16032/A/y_reg/CLR, agc/U16032/B/next_val_reg/CLR, agc/U16032/B/prev_val_reg/CLR, agc/U16032/B/y_reg/CLR, agc/U16032/C/next_val_reg/CLR, agc/U16032/C/prev_val_reg/CLR, agc/U16032/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#507 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__428, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16031/A/next_val_reg/CLR, agc/U16031/A/prev_val_reg/CLR, agc/U16031/A/y_reg/CLR, agc/U16031/B/next_val_reg/PRE, agc/U16031/B/prev_val_reg/PRE, agc/U16031/B/y_reg/PRE, agc/U16031/C/next_val_reg/CLR, agc/U16031/C/prev_val_reg/CLR, agc/U16031/C/y_reg/CLR, agc/U16031/D/next_val_reg/CLR, agc/U16031/D/prev_val_reg/CLR, agc/U16031/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#508 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__429, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16029/A/next_val_reg/CLR, agc/U16029/A/prev_val_reg/CLR, agc/U16029/A/y_reg/CLR, agc/U16029/B/next_val_reg/PRE, agc/U16029/B/prev_val_reg/PRE, agc/U16029/B/y_reg/PRE, agc/U16029/C/next_val_reg/CLR, agc/U16029/C/prev_val_reg/CLR, agc/U16029/C/y_reg/CLR, agc/U16029/D/next_val_reg/CLR, agc/U16029/D/prev_val_reg/CLR, agc/U16029/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#509 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__430, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16028/A/next_val_reg/CLR, agc/U16028/A/prev_val_reg/CLR, agc/U16028/A/y_reg/CLR, agc/U16028/B/next_val_reg/PRE, agc/U16028/B/prev_val_reg/PRE, agc/U16028/B/y_reg/PRE, agc/U16028/C/next_val_reg/CLR, agc/U16028/C/prev_val_reg/CLR, agc/U16028/C/y_reg/CLR, agc/U16028/D/next_val_reg/CLR, agc/U16028/D/prev_val_reg/CLR, agc/U16028/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#510 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__431, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16027/A/next_val_reg/CLR, agc/U16027/A/prev_val_reg/CLR, agc/U16027/A/y_reg/CLR, agc/U16027/B/next_val_reg/CLR, agc/U16027/B/prev_val_reg/CLR, agc/U16027/B/y_reg/CLR, agc/U16027/C/next_val_reg/CLR, agc/U16027/C/prev_val_reg/CLR, agc/U16027/C/y_reg/CLR, agc/U16027/D/next_val_reg/CLR, agc/U16027/D/prev_val_reg/CLR, agc/U16027/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#511 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__432, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16026/A/next_val_reg/CLR, agc/U16026/A/y_reg/CLR, agc/U16026/B/next_val_reg/CLR, agc/U16026/B/y_reg/CLR, agc/U16026/C/next_val_reg/CLR, agc/U16026/C/y_reg/CLR, agc/U16026/D/next_val_reg/CLR, agc/U16026/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#512 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__433, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16025/A/next_val_reg/CLR, agc/U16025/A/prev_val_reg/CLR, agc/U16025/A/y_reg/CLR, agc/U16025/B/next_val_reg/CLR, agc/U16025/B/prev_val_reg/CLR, agc/U16025/B/y_reg/CLR, agc/U16025/C/next_val_reg/CLR, agc/U16025/C/prev_val_reg/CLR, agc/U16025/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#513 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__434, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16024/A/next_val_reg/CLR, agc/U16024/A/prev_val_reg/CLR, agc/U16024/A/y_reg/CLR, agc/U16024/B/next_val_reg/PRE, agc/U16024/B/prev_val_reg/PRE, agc/U16024/B/y_reg/PRE, agc/U16024/C/next_val_reg/CLR, agc/U16024/C/prev_val_reg/CLR, agc/U16024/C/y_reg/CLR, agc/U16024/D/next_val_reg/CLR, agc/U16024/D/prev_val_reg/CLR, agc/U16024/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#514 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__435, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16023/A/next_val_reg/CLR, agc/U16023/A/prev_val_reg/CLR, agc/U16023/A/y_reg/CLR, agc/U16023/B/next_val_reg/PRE, agc/U16023/B/prev_val_reg/PRE, agc/U16023/B/y_reg/PRE, agc/U16023/C/next_val_reg/CLR, agc/U16023/C/prev_val_reg/CLR, agc/U16023/C/y_reg/CLR, agc/U16023/D/next_val_reg/CLR, agc/U16023/D/prev_val_reg/CLR, agc/U16023/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#515 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__436, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16022/A/next_val_reg/CLR, agc/U16022/A/prev_val_reg/CLR, agc/U16022/A/y_reg/CLR, agc/U16022/B/next_val_reg/PRE, agc/U16022/B/prev_val_reg/PRE, agc/U16022/B/y_reg/PRE, agc/U16022/C/next_val_reg/CLR, agc/U16022/C/prev_val_reg/CLR, agc/U16022/C/y_reg/CLR, agc/U16022/D/next_val_reg/CLR, agc/U16022/D/prev_val_reg/CLR, agc/U16022/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#516 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__437, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16020/A/next_val_reg/CLR, agc/U16020/A/prev_val_reg/CLR, agc/U16020/A/y_reg/CLR, agc/U16020/B/next_val_reg/CLR, agc/U16020/B/prev_val_reg/CLR, agc/U16020/B/y_reg/CLR, agc/U16020/C/next_val_reg/CLR, agc/U16020/C/prev_val_reg/CLR, agc/U16020/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#517 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__438, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16019/E/next_val_reg/CLR, agc/U16019/E/y_reg/CLR, agc/U16019/F/next_val_reg/CLR, agc/U16019/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#518 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__439, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16018/A/next_val_reg/CLR, agc/U16018/A/prev_val_reg/CLR, agc/U16018/A/y_reg/CLR, agc/U16018/B/next_val_reg/PRE, agc/U16018/B/prev_val_reg/PRE, agc/U16018/B/y_reg/PRE, agc/U16018/C/next_val_reg/CLR, agc/U16018/C/prev_val_reg/CLR, agc/U16018/C/y_reg/CLR, agc/U16018/D/next_val_reg/CLR, agc/U16018/D/prev_val_reg/CLR, agc/U16018/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#519 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__440, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16017/A/next_val_reg/CLR, agc/U16017/A/prev_val_reg/CLR, agc/U16017/A/y_reg/CLR, agc/U16017/B/next_val_reg/PRE, agc/U16017/B/prev_val_reg/PRE, agc/U16017/B/y_reg/PRE, agc/U16017/C/next_val_reg/CLR, agc/U16017/C/prev_val_reg/CLR, agc/U16017/C/y_reg/CLR, agc/U16017/D/next_val_reg/CLR, agc/U16017/D/prev_val_reg/CLR, agc/U16017/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#520 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__441, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16016/A/next_val_reg/CLR, agc/U16016/A/prev_val_reg/CLR, agc/U16016/A/y_reg/CLR, agc/U16016/B/next_val_reg/PRE, agc/U16016/B/prev_val_reg/PRE, agc/U16016/B/y_reg/PRE, agc/U16016/C/next_val_reg/CLR, agc/U16016/C/prev_val_reg/CLR, agc/U16016/C/y_reg/CLR, agc/U16016/D/next_val_reg/CLR, agc/U16016/D/prev_val_reg/CLR, agc/U16016/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#521 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__442, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16015/A/next_val_reg/CLR, agc/U16015/A/prev_val_reg/CLR, agc/U16015/A/y_reg/CLR, agc/U16015/B/next_val_reg/PRE, agc/U16015/B/prev_val_reg/PRE, agc/U16015/B/y_reg/PRE, agc/U16015/C/next_val_reg/CLR, agc/U16015/C/prev_val_reg/CLR, agc/U16015/C/y_reg/CLR, agc/U16015/D/next_val_reg/CLR, agc/U16015/D/prev_val_reg/CLR, agc/U16015/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#522 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__443, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16014/A/next_val_reg/CLR, agc/U16014/A/prev_val_reg/CLR, agc/U16014/A/y_reg/CLR, agc/U16014/B/next_val_reg/PRE, agc/U16014/B/prev_val_reg/PRE, agc/U16014/B/y_reg/PRE, agc/U16014/C/next_val_reg/CLR, agc/U16014/C/prev_val_reg/CLR, agc/U16014/C/y_reg/CLR, agc/U16014/D/next_val_reg/CLR, agc/U16014/D/prev_val_reg/CLR, agc/U16014/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#523 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__444, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16013/A/next_val_reg/CLR, agc/U16013/A/prev_val_reg/CLR, agc/U16013/A/y_reg/CLR, agc/U16013/B/next_val_reg/PRE, agc/U16013/B/prev_val_reg/PRE, agc/U16013/B/y_reg/PRE, agc/U16013/C/next_val_reg/CLR, agc/U16013/C/prev_val_reg/CLR, agc/U16013/C/y_reg/CLR, agc/U16013/D/next_val_reg/CLR, agc/U16013/D/prev_val_reg/CLR, agc/U16013/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#524 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__445, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16012/A/next_val_reg/CLR, agc/U16012/A/prev_val_reg/CLR, agc/U16012/A/y_reg/CLR, agc/U16012/B/next_val_reg/CLR, agc/U16012/B/prev_val_reg/CLR, agc/U16012/B/y_reg/CLR, agc/U16012/C/next_val_reg/CLR, agc/U16012/C/prev_val_reg/CLR, agc/U16012/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#525 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__446, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16010/A/next_val_reg/CLR, agc/U16010/A/prev_val_reg/CLR, agc/U16010/A/y_reg/CLR, agc/U16010/B/next_val_reg/PRE, agc/U16010/B/prev_val_reg/PRE, agc/U16010/B/y_reg/PRE, agc/U16010/C/next_val_reg/CLR, agc/U16010/C/prev_val_reg/CLR, agc/U16010/C/y_reg/CLR, agc/U16010/D/next_val_reg/CLR, agc/U16010/D/prev_val_reg/CLR, agc/U16010/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#526 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__447, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16009/A/next_val_reg/CLR, agc/U16009/A/prev_val_reg/CLR, agc/U16009/A/y_reg/CLR, agc/U16009/B/next_val_reg/PRE, agc/U16009/B/prev_val_reg/PRE, agc/U16009/B/y_reg/PRE, agc/U16009/C/next_val_reg/CLR, agc/U16009/C/prev_val_reg/CLR, agc/U16009/C/y_reg/CLR, agc/U16009/D/next_val_reg/CLR, agc/U16009/D/prev_val_reg/CLR, agc/U16009/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#527 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__448, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16008/A/next_val_reg/CLR, agc/U16008/A/prev_val_reg/CLR, agc/U16008/A/y_reg/CLR, agc/U16008/B/next_val_reg/PRE, agc/U16008/B/prev_val_reg/PRE, agc/U16008/B/y_reg/PRE, agc/U16008/C/next_val_reg/CLR, agc/U16008/C/prev_val_reg/CLR, agc/U16008/C/y_reg/CLR, agc/U16008/D/next_val_reg/CLR, agc/U16008/D/prev_val_reg/CLR, agc/U16008/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#528 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__449, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16007/A/next_val_reg/CLR, agc/U16007/A/prev_val_reg/CLR, agc/U16007/A/y_reg/CLR, agc/U16007/B/next_val_reg/PRE, agc/U16007/B/prev_val_reg/PRE, agc/U16007/B/y_reg/PRE, agc/U16007/C/next_val_reg/CLR, agc/U16007/C/prev_val_reg/CLR, agc/U16007/C/y_reg/CLR, agc/U16007/D/next_val_reg/CLR, agc/U16007/D/prev_val_reg/CLR, agc/U16007/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#529 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__450, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16006/A/next_val_reg/CLR, agc/U16006/A/prev_val_reg/CLR, agc/U16006/A/y_reg/CLR, agc/U16006/B/next_val_reg/PRE, agc/U16006/B/prev_val_reg/PRE, agc/U16006/B/y_reg/PRE, agc/U16006/C/next_val_reg/CLR, agc/U16006/C/prev_val_reg/CLR, agc/U16006/C/y_reg/CLR, agc/U16006/D/next_val_reg/CLR, agc/U16006/D/prev_val_reg/CLR, agc/U16006/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#530 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__451, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16005/A/next_val_reg/CLR, agc/U16005/A/prev_val_reg/CLR, agc/U16005/A/y_reg/CLR, agc/U16005/B/next_val_reg/PRE, agc/U16005/B/prev_val_reg/PRE, agc/U16005/B/y_reg/PRE, agc/U16005/C/next_val_reg/CLR, agc/U16005/C/prev_val_reg/CLR, agc/U16005/C/y_reg/CLR, agc/U16005/D/next_val_reg/CLR, agc/U16005/D/prev_val_reg/CLR, agc/U16005/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#531 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__452, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16003/A/next_val_reg/CLR, agc/U16003/A/prev_val_reg/CLR, agc/U16003/A/y_reg/CLR, agc/U16003/B/next_val_reg/CLR, agc/U16003/B/prev_val_reg/CLR, agc/U16003/B/y_reg/CLR, agc/U16003/C/next_val_reg/CLR, agc/U16003/C/prev_val_reg/CLR, agc/U16003/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#532 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__453, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U16001/A/next_val_reg/CLR, agc/U16001/A/prev_val_reg/CLR, agc/U16001/A/y_reg/CLR, agc/U16001/B/next_val_reg/PRE, agc/U16001/B/prev_val_reg/PRE, agc/U16001/B/y_reg/PRE, agc/U16001/C/next_val_reg/CLR, agc/U16001/C/prev_val_reg/CLR, agc/U16001/C/y_reg/CLR, agc/U16001/D/next_val_reg/CLR, agc/U16001/D/prev_val_reg/CLR, agc/U16001/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#533 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__454, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15059/A/next_val_reg/CLR, agc/U15059/A/y_reg/CLR, agc/U15059/B/next_val_reg/CLR, agc/U15059/B/y_reg/CLR, agc/U15059/C/next_val_reg/CLR, agc/U15059/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#534 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__455, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15058/A/next_val_reg/CLR, agc/U15058/A/prev_val_reg/CLR, agc/U15058/A/y_reg/CLR, agc/U15058/B/next_val_reg/CLR, agc/U15058/B/prev_val_reg/CLR, agc/U15058/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#535 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__456, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15057/A/next_val_reg/CLR, agc/U15057/A/prev_val_reg/CLR, agc/U15057/A/y_reg/CLR, agc/U15057/B/next_val_reg/CLR, agc/U15057/B/prev_val_reg/CLR, agc/U15057/B/y_reg/CLR, agc/U15057/C/next_val_reg/CLR, agc/U15057/C/prev_val_reg/CLR, agc/U15057/C/y_reg/CLR, agc/U15057/D/next_val_reg/CLR, agc/U15057/D/prev_val_reg/CLR, agc/U15057/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#536 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__457, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15056/A/next_val_reg/CLR, agc/U15056/A/prev_val_reg/CLR, agc/U15056/A/y_reg/CLR, agc/U15056/B/next_val_reg/CLR, agc/U15056/B/prev_val_reg/CLR, agc/U15056/B/y_reg/CLR, agc/U15056/C/next_val_reg/CLR, agc/U15056/C/prev_val_reg/CLR, agc/U15056/C/y_reg/CLR, agc/U15056/D/next_val_reg/CLR, agc/U15056/D/prev_val_reg/CLR, agc/U15056/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#537 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__458, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15055/A/next_val_reg/CLR, agc/U15055/A/prev_val_reg/CLR, agc/U15055/A/y_reg/CLR, agc/U15055/B/next_val_reg/CLR, agc/U15055/B/prev_val_reg/CLR, agc/U15055/B/y_reg/CLR, agc/U15055/C/next_val_reg/CLR, agc/U15055/C/prev_val_reg/CLR, agc/U15055/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#538 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__459, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15054/A/next_val_reg/CLR, agc/U15054/A/prev_val_reg/CLR, agc/U15054/A/y_reg/CLR, agc/U15054/B/next_val_reg/CLR, agc/U15054/B/prev_val_reg/CLR, agc/U15054/B/y_reg/CLR, agc/U15054/C/next_val_reg/CLR, agc/U15054/C/prev_val_reg/CLR, agc/U15054/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#539 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__460, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15053/A/next_val_reg/CLR, agc/U15053/A/y_reg/CLR, agc/U15053/B/next_val_reg/CLR, agc/U15053/B/y_reg/CLR, agc/U15053/C/next_val_reg/CLR, agc/U15053/C/y_reg/CLR, agc/U15053/D/next_val_reg/CLR, agc/U15053/D/y_reg/CLR, agc/U15053/E/next_val_reg/CLR, agc/U15053/E/y_reg/CLR, agc/U15053/F/next_val_reg/CLR, agc/U15053/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#540 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__461, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15052/A/next_val_reg/CLR, agc/U15052/A/prev_val_reg/CLR, agc/U15052/A/y_reg/CLR, agc/U15052/B/next_val_reg/CLR, agc/U15052/B/prev_val_reg/CLR, agc/U15052/B/y_reg/CLR, agc/U15052/C/next_val_reg/CLR, agc/U15052/C/prev_val_reg/CLR, agc/U15052/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#541 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__462, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15051/A/next_val_reg/CLR, agc/U15051/A/prev_val_reg/CLR, agc/U15051/A/y_reg/CLR, agc/U15051/B/next_val_reg/CLR, agc/U15051/B/prev_val_reg/CLR, agc/U15051/B/y_reg/CLR, agc/U15051/C/next_val_reg/CLR, agc/U15051/C/prev_val_reg/CLR, agc/U15051/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#542 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__463, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15050/A/next_val_reg/CLR, agc/U15050/A/prev_val_reg/CLR, agc/U15050/A/y_reg/CLR, agc/U15050/B/next_val_reg/CLR, agc/U15050/B/prev_val_reg/CLR, agc/U15050/B/y_reg/CLR, agc/U15050/C/next_val_reg/CLR, agc/U15050/C/prev_val_reg/CLR, agc/U15050/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#543 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__464, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15049/A/next_val_reg/CLR, agc/U15049/A/y_reg/CLR, agc/U15049/B/next_val_reg/CLR, agc/U15049/B/y_reg/CLR, agc/U15049/C/next_val_reg/CLR, agc/U15049/C/y_reg/CLR, agc/U15049/D/next_val_reg/CLR, agc/U15049/D/y_reg/CLR, agc/U15049/E/next_val_reg/CLR, agc/U15049/E/y_reg/CLR, agc/U15049/F/next_val_reg/CLR, agc/U15049/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#544 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__465, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15048/A/next_val_reg/CLR, agc/U15048/A/prev_val_reg/CLR, agc/U15048/A/y_reg/CLR, agc/U15048/B/next_val_reg/CLR, agc/U15048/B/prev_val_reg/CLR, agc/U15048/B/y_reg/CLR, agc/U15048/C/next_val_reg/CLR, agc/U15048/C/prev_val_reg/CLR, agc/U15048/C/y_reg/CLR, agc/U15048/D/next_val_reg/CLR, agc/U15048/D/prev_val_reg/CLR, agc/U15048/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#545 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__466, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15046/A/next_val_reg/CLR, agc/U15046/A/prev_val_reg/CLR, agc/U15046/A/y_reg/CLR, agc/U15046/B/next_val_reg/CLR, agc/U15046/B/prev_val_reg/CLR, agc/U15046/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#546 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__467, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15045/A/next_val_reg/CLR, agc/U15045/A/prev_val_reg/CLR, agc/U15045/A/y_reg/CLR, agc/U15045/B/next_val_reg/CLR, agc/U15045/B/prev_val_reg/CLR, agc/U15045/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#547 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__468, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15044/A/next_val_reg/CLR, agc/U15044/A/y_reg/CLR, agc/U15044/B/next_val_reg/CLR, agc/U15044/B/y_reg/CLR, agc/U15044/C/next_val_reg/CLR, agc/U15044/C/y_reg/CLR, agc/U15044/D/next_val_reg/CLR, agc/U15044/D/y_reg/CLR, agc/U15044/E/next_val_reg/CLR, agc/U15044/E/y_reg/CLR, agc/U15044/F/next_val_reg/CLR, agc/U15044/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#548 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__469, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15043/A/next_val_reg/CLR, agc/U15043/A/prev_val_reg/CLR, agc/U15043/A/y_reg/CLR, agc/U15043/B/next_val_reg/CLR, agc/U15043/B/prev_val_reg/CLR, agc/U15043/B/y_reg/CLR, agc/U15043/C/next_val_reg/CLR, agc/U15043/C/prev_val_reg/CLR, agc/U15043/C/y_reg/CLR, agc/U15043/D/next_val_reg/CLR, agc/U15043/D/prev_val_reg/CLR, agc/U15043/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#549 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__470, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15042/A/next_val_reg/CLR, agc/U15042/A/prev_val_reg/CLR, agc/U15042/A/y_reg/CLR, agc/U15042/B/next_val_reg/CLR, agc/U15042/B/prev_val_reg/CLR, agc/U15042/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#550 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__471, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15041/A/next_val_reg/CLR, agc/U15041/A/prev_val_reg/CLR, agc/U15041/A/y_reg/CLR, agc/U15041/B/next_val_reg/CLR, agc/U15041/B/prev_val_reg/CLR, agc/U15041/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#551 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__472, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15040/A/next_val_reg/CLR, agc/U15040/A/prev_val_reg/CLR, agc/U15040/A/y_reg/CLR, agc/U15040/B/next_val_reg/CLR, agc/U15040/B/prev_val_reg/CLR, agc/U15040/B/y_reg/CLR, agc/U15040/C/next_val_reg/CLR, agc/U15040/C/prev_val_reg/CLR, agc/U15040/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#552 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__473, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15038/A/next_val_reg/CLR, agc/U15038/A/prev_val_reg/CLR, agc/U15038/A/y_reg/CLR, agc/U15038/B/next_val_reg/CLR, agc/U15038/B/prev_val_reg/CLR, agc/U15038/B/y_reg/CLR, agc/U15038/C/next_val_reg/CLR, agc/U15038/C/prev_val_reg/CLR, agc/U15038/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#553 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__474, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15037/A/next_val_reg/CLR, agc/U15037/A/prev_val_reg/CLR, agc/U15037/A/y_reg/CLR, agc/U15037/B/next_val_reg/CLR, agc/U15037/B/prev_val_reg/CLR, agc/U15037/B/y_reg/CLR, agc/U15037/C/next_val_reg/CLR, agc/U15037/C/prev_val_reg/CLR, agc/U15037/C/y_reg/CLR, agc/U15037/D/next_val_reg/CLR, agc/U15037/D/prev_val_reg/CLR, agc/U15037/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#554 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__475, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15036/A/next_val_reg/CLR, agc/U15036/A/prev_val_reg/CLR, agc/U15036/A/y_reg/CLR, agc/U15036/B/next_val_reg/CLR, agc/U15036/B/prev_val_reg/CLR, agc/U15036/B/y_reg/CLR, agc/U15036/C/next_val_reg/CLR, agc/U15036/C/prev_val_reg/CLR, agc/U15036/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#555 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__476, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15035/A/next_val_reg/CLR, agc/U15035/A/prev_val_reg/CLR, agc/U15035/A/y_reg/CLR, agc/U15035/B/next_val_reg/CLR, agc/U15035/B/prev_val_reg/CLR, agc/U15035/B/y_reg/CLR, agc/U15035/C/next_val_reg/CLR, agc/U15035/C/prev_val_reg/CLR, agc/U15035/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#556 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__477, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15034/A/next_val_reg/CLR, agc/U15034/A/prev_val_reg/CLR, agc/U15034/A/y_reg/CLR, agc/U15034/B/next_val_reg/CLR, agc/U15034/B/prev_val_reg/CLR, agc/U15034/B/y_reg/CLR, agc/U15034/C/next_val_reg/PRE, agc/U15034/C/prev_val_reg/PRE, agc/U15034/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#557 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__478, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15033/A/next_val_reg/PRE, agc/U15033/A/prev_val_reg/PRE, agc/U15033/A/y_reg/PRE, agc/U15033/B/next_val_reg/PRE, agc/U15033/B/prev_val_reg/PRE, agc/U15033/B/y_reg/PRE, agc/U15033/C/next_val_reg/PRE, agc/U15033/C/prev_val_reg/PRE, agc/U15033/C/y_reg/PRE, agc/U15033/D/next_val_reg/CLR, agc/U15033/D/prev_val_reg/CLR, agc/U15033/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#558 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__479, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15032/A/next_val_reg/CLR, agc/U15032/A/prev_val_reg/CLR, agc/U15032/A/y_reg/CLR, agc/U15032/B/next_val_reg/CLR, agc/U15032/B/prev_val_reg/CLR, agc/U15032/B/y_reg/CLR, agc/U15032/C/next_val_reg/CLR, agc/U15032/C/prev_val_reg/CLR, agc/U15032/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#559 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__48, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31041/A/next_val_reg/PRE, agc/U31041/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#560 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__480, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15031/A/next_val_reg/CLR, agc/U15031/A/prev_val_reg/CLR, agc/U15031/A/y_reg/CLR, agc/U15031/B/next_val_reg/CLR, agc/U15031/B/prev_val_reg/CLR, agc/U15031/B/y_reg/CLR, agc/U15031/C/next_val_reg/CLR, agc/U15031/C/prev_val_reg/CLR, agc/U15031/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#561 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__481, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15030/A/next_val_reg/CLR, agc/U15030/A/prev_val_reg/CLR, agc/U15030/A/y_reg/CLR, agc/U15030/B/next_val_reg/CLR, agc/U15030/B/prev_val_reg/CLR, agc/U15030/B/y_reg/CLR, agc/U15030/C/next_val_reg/CLR, agc/U15030/C/prev_val_reg/CLR, agc/U15030/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#562 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__482, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15029/A/next_val_reg/PRE, agc/U15029/A/prev_val_reg/PRE, agc/U15029/A/y_reg/PRE, agc/U15029/B/next_val_reg/PRE, agc/U15029/B/prev_val_reg/PRE, agc/U15029/B/y_reg/PRE, agc/U15029/C/next_val_reg/PRE, agc/U15029/C/prev_val_reg/PRE, agc/U15029/C/y_reg/PRE, agc/U15029/D/next_val_reg/PRE, agc/U15029/D/prev_val_reg/PRE, agc/U15029/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#563 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__483, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15028/A/next_val_reg/CLR, agc/U15028/A/prev_val_reg/CLR, agc/U15028/A/y_reg/CLR, agc/U15028/B/next_val_reg/CLR, agc/U15028/B/prev_val_reg/CLR, agc/U15028/B/y_reg/CLR, agc/U15028/C/next_val_reg/CLR, agc/U15028/C/prev_val_reg/CLR, agc/U15028/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#564 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__484, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15027/A/next_val_reg/CLR, agc/U15027/A/prev_val_reg/CLR, agc/U15027/A/y_reg/CLR, agc/U15027/B/next_val_reg/CLR, agc/U15027/B/prev_val_reg/CLR, agc/U15027/B/y_reg/CLR, agc/U15027/C/next_val_reg/PRE, agc/U15027/C/prev_val_reg/PRE, agc/U15027/C/y_reg/PRE, agc/U15027/D/next_val_reg/CLR, agc/U15027/D/prev_val_reg/CLR, agc/U15027/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#565 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__485, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15026/A/next_val_reg/CLR, agc/U15026/A/prev_val_reg/CLR, agc/U15026/A/y_reg/CLR, agc/U15026/B/next_val_reg/CLR, agc/U15026/B/prev_val_reg/CLR, agc/U15026/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#566 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__486, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15025/A/next_val_reg/CLR, agc/U15025/A/prev_val_reg/CLR, agc/U15025/A/y_reg/CLR, agc/U15025/B/next_val_reg/CLR, agc/U15025/B/prev_val_reg/CLR, agc/U15025/B/y_reg/CLR, agc/U15025/C/next_val_reg/CLR, agc/U15025/C/prev_val_reg/CLR, agc/U15025/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#567 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__487, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15024/A/next_val_reg/PRE, agc/U15024/A/prev_val_reg/PRE, agc/U15024/A/y_reg/PRE, agc/U15024/B/next_val_reg/PRE, agc/U15024/B/prev_val_reg/PRE, agc/U15024/B/y_reg/PRE, agc/U15024/C/next_val_reg/PRE, agc/U15024/C/prev_val_reg/PRE, agc/U15024/C/y_reg/PRE, agc/U15024/D/next_val_reg/CLR, agc/U15024/D/prev_val_reg/CLR, agc/U15024/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#568 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__488, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15023/A/next_val_reg/CLR, agc/U15023/A/prev_val_reg/CLR, agc/U15023/A/y_reg/CLR, agc/U15023/B/next_val_reg/CLR, agc/U15023/B/prev_val_reg/CLR, agc/U15023/B/y_reg/CLR, agc/U15023/C/next_val_reg/CLR, agc/U15023/C/prev_val_reg/CLR, agc/U15023/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#569 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__489, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15022/A/next_val_reg/CLR, agc/U15022/A/y_reg/CLR, agc/U15022/B/next_val_reg/CLR, agc/U15022/B/y_reg/CLR, agc/U15022/C/next_val_reg/CLR, agc/U15022/C/y_reg/CLR, agc/U15022/D/next_val_reg/CLR, agc/U15022/D/y_reg/CLR, agc/U15022/E/next_val_reg/CLR, agc/U15022/E/y_reg/CLR, agc/U15022/F/next_val_reg/CLR, agc/U15022/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#570 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__49, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31040/A/next_val_reg/CLR, agc/U31040/A/prev_val_reg/CLR, agc/U31040/A/y_reg/CLR, agc/U31040/B/next_val_reg/PRE, agc/U31040/B/prev_val_reg/PRE, agc/U31040/B/y_reg/PRE, agc/U31040/C/next_val_reg/PRE, agc/U31040/C/prev_val_reg/PRE, agc/U31040/C/y_reg/PRE, agc/U31040/D/next_val_reg/CLR, agc/U31040/D/prev_val_reg/CLR, agc/U31040/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#571 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__490, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15021/A/next_val_reg/CLR, agc/U15021/A/prev_val_reg/CLR, agc/U15021/A/y_reg/CLR, agc/U15021/B/next_val_reg/CLR, agc/U15021/B/prev_val_reg/CLR, agc/U15021/B/y_reg/CLR, agc/U15021/C/next_val_reg/CLR, agc/U15021/C/prev_val_reg/CLR, agc/U15021/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#572 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__491, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15020/A/next_val_reg/CLR, agc/U15020/A/prev_val_reg/CLR, agc/U15020/A/y_reg/CLR, agc/U15020/B/next_val_reg/CLR, agc/U15020/B/prev_val_reg/CLR, agc/U15020/B/y_reg/CLR, agc/U15020/C/next_val_reg/CLR, agc/U15020/C/prev_val_reg/CLR, agc/U15020/C/y_reg/CLR, agc/U15020/D/next_val_reg/CLR, agc/U15020/D/prev_val_reg/CLR, agc/U15020/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#573 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__492, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15019/A/next_val_reg/CLR, agc/U15019/A/y_reg/CLR, agc/U15019/B/next_val_reg/CLR, agc/U15019/B/y_reg/CLR, agc/U15019/C/next_val_reg/CLR, agc/U15019/C/y_reg/CLR, agc/U15019/D/next_val_reg/CLR, agc/U15019/D/y_reg/CLR, agc/U15019/E/next_val_reg/CLR, agc/U15019/E/y_reg/CLR, agc/U15019/F/next_val_reg/CLR, agc/U15019/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#574 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__493, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15018/A/next_val_reg/CLR, agc/U15018/A/prev_val_reg/CLR, agc/U15018/A/y_reg/CLR, agc/U15018/B/next_val_reg/CLR, agc/U15018/B/prev_val_reg/CLR, agc/U15018/B/y_reg/CLR, agc/U15018/C/next_val_reg/CLR, agc/U15018/C/prev_val_reg/CLR, agc/U15018/C/y_reg/CLR, agc/U15018/D/next_val_reg/CLR, agc/U15018/D/prev_val_reg/CLR, agc/U15018/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#575 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__494, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15017/B/next_val_reg/PRE, agc/U15017/B/prev_val_reg/PRE, agc/U15017/B/y_reg/PRE, agc/U15017/A/next_val_reg/PRE, agc/U15017/A/prev_val_reg/PRE, agc/U15017/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#576 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__495, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15015/A/next_val_reg/CLR, agc/U15015/A/prev_val_reg/CLR, agc/U15015/A/y_reg/CLR, agc/U15015/B/next_val_reg/CLR, agc/U15015/B/prev_val_reg/CLR, agc/U15015/B/y_reg/CLR, agc/U15015/C/next_val_reg/CLR, agc/U15015/C/prev_val_reg/CLR, agc/U15015/C/y_reg/CLR, agc/U15015/D/next_val_reg/CLR, agc/U15015/D/prev_val_reg/CLR, agc/U15015/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#577 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__496, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15014/A/next_val_reg/CLR, agc/U15014/A/prev_val_reg/CLR, agc/U15014/A/y_reg/CLR, agc/U15014/B/next_val_reg/CLR, agc/U15014/B/prev_val_reg/CLR, agc/U15014/B/y_reg/CLR, agc/U15014/C/next_val_reg/CLR, agc/U15014/C/prev_val_reg/CLR, agc/U15014/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#578 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__497, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15013/A/next_val_reg/CLR, agc/U15013/A/prev_val_reg/CLR, agc/U15013/A/y_reg/CLR, agc/U15013/B/next_val_reg/CLR, agc/U15013/B/prev_val_reg/CLR, agc/U15013/B/y_reg/CLR, agc/U15013/C/next_val_reg/CLR, agc/U15013/C/prev_val_reg/CLR, agc/U15013/C/y_reg/CLR, agc/U15013/D/next_val_reg/CLR, agc/U15013/D/prev_val_reg/CLR, agc/U15013/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#579 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__498, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15012/A/next_val_reg/PRE, agc/U15012/A/prev_val_reg/PRE, agc/U15012/A/y_reg/PRE, agc/U15012/B/next_val_reg/PRE, agc/U15012/B/prev_val_reg/PRE, agc/U15012/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#580 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__499, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15011/A/next_val_reg/CLR, agc/U15011/A/prev_val_reg/CLR, agc/U15011/A/y_reg/CLR, agc/U15011/B/next_val_reg/CLR, agc/U15011/B/prev_val_reg/CLR, agc/U15011/B/y_reg/CLR, agc/U15011/C/next_val_reg/CLR, agc/U15011/C/prev_val_reg/CLR, agc/U15011/C/y_reg/CLR, agc/U15011/D/next_val_reg/CLR, agc/U15011/D/prev_val_reg/CLR, agc/U15011/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#581 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__50, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31039/A/next_val_reg/CLR, agc/U31039/A/prev_val_reg/CLR, agc/U31039/A/y_reg/CLR, agc/U31039/B/next_val_reg/CLR, agc/U31039/B/prev_val_reg/CLR, agc/U31039/B/y_reg/CLR, agc/U31039/C/next_val_reg/PRE, agc/U31039/C/prev_val_reg/PRE, agc/U31039/C/y_reg/PRE, agc/U31039/D/next_val_reg/CLR, agc/U31039/D/prev_val_reg/CLR, agc/U31039/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#582 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__500, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15010/A/next_val_reg/CLR, agc/U15010/A/prev_val_reg/CLR, agc/U15010/A/y_reg/CLR, agc/U15010/B/next_val_reg/PRE, agc/U15010/B/prev_val_reg/PRE, agc/U15010/B/y_reg/PRE, agc/U15010/C/next_val_reg/CLR, agc/U15010/C/prev_val_reg/CLR, agc/U15010/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#583 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__501, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15009/A/next_val_reg/CLR, agc/U15009/A/prev_val_reg/CLR, agc/U15009/A/y_reg/CLR, agc/U15009/B/next_val_reg/CLR, agc/U15009/B/prev_val_reg/CLR, agc/U15009/B/y_reg/CLR, agc/U15009/C/next_val_reg/CLR, agc/U15009/C/prev_val_reg/CLR, agc/U15009/C/y_reg/CLR, agc/U15009/D/next_val_reg/CLR, agc/U15009/D/prev_val_reg/CLR, agc/U15009/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#584 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__502, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15008/A/next_val_reg/CLR, agc/U15008/A/prev_val_reg/CLR, agc/U15008/A/y_reg/CLR, agc/U15008/B/next_val_reg/PRE, agc/U15008/B/prev_val_reg/PRE, agc/U15008/B/y_reg/PRE, agc/U15008/C/next_val_reg/CLR, agc/U15008/C/prev_val_reg/CLR, agc/U15008/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#585 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__503, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15007/A/next_val_reg/CLR, agc/U15007/A/prev_val_reg/CLR, agc/U15007/A/y_reg/CLR, agc/U15007/B/next_val_reg/CLR, agc/U15007/B/prev_val_reg/CLR, agc/U15007/B/y_reg/CLR, agc/U15007/C/next_val_reg/CLR, agc/U15007/C/prev_val_reg/CLR, agc/U15007/C/y_reg/CLR, agc/U15007/D/next_val_reg/CLR, agc/U15007/D/prev_val_reg/CLR, agc/U15007/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#586 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__504, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15006/A/next_val_reg/CLR, agc/U15006/A/prev_val_reg/CLR, agc/U15006/A/y_reg/CLR, agc/U15006/B/next_val_reg/CLR, agc/U15006/B/prev_val_reg/CLR, agc/U15006/B/y_reg/CLR, agc/U15006/C/next_val_reg/CLR, agc/U15006/C/prev_val_reg/CLR, agc/U15006/C/y_reg/CLR, agc/U15006/D/next_val_reg/CLR, agc/U15006/D/prev_val_reg/CLR, agc/U15006/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#587 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__505, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15005/A/next_val_reg/PRE, agc/U15005/A/prev_val_reg/PRE, agc/U15005/A/y_reg/PRE, agc/U15005/B/next_val_reg/CLR, agc/U15005/B/prev_val_reg/CLR, agc/U15005/B/y_reg/CLR, agc/U15005/C/next_val_reg/PRE, agc/U15005/C/prev_val_reg/PRE, agc/U15005/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#588 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__506, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15003/A/next_val_reg/CLR, agc/U15003/A/y_reg/CLR, agc/U15003/C/next_val_reg/CLR, agc/U15003/C/y_reg/CLR, agc/U15003/D/next_val_reg/CLR, agc/U15003/D/y_reg/CLR, agc/U15003/E/next_val_reg/CLR, agc/U15003/E/y_reg/CLR, agc/U15003/F/next_val_reg/CLR, agc/U15003/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#589 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__507, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15002/A/next_val_reg/PRE, agc/U15002/A/prev_val_reg/PRE, agc/U15002/A/y_reg/PRE, agc/U15002/B/next_val_reg/CLR, agc/U15002/B/prev_val_reg/CLR, agc/U15002/B/y_reg/CLR, agc/U15002/C/next_val_reg/CLR, agc/U15002/C/prev_val_reg/CLR, agc/U15002/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#590 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__508, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U15001/A/next_val_reg/CLR, agc/U15001/A/prev_val_reg/CLR, agc/U15001/A/y_reg/CLR, agc/U15001/B/next_val_reg/CLR, agc/U15001/B/prev_val_reg/CLR, agc/U15001/B/y_reg/CLR, agc/U15001/C/next_val_reg/CLR, agc/U15001/C/prev_val_reg/CLR, agc/U15001/C/y_reg/CLR, agc/U15001/D/next_val_reg/CLR, agc/U15001/D/prev_val_reg/CLR, agc/U15001/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#591 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__509, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14060/A/next_val_reg/CLR, agc/U14060/A/prev_val_reg/CLR, agc/U14060/A/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#592 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__51, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31038/A/next_val_reg/CLR, agc/U31038/A/y_reg/CLR, agc/U31038/B/next_val_reg/CLR, agc/U31038/B/y_reg/CLR, agc/U31038/C/next_val_reg/CLR, agc/U31038/C/y_reg/CLR, agc/U31038/D/next_val_reg/PRE, agc/U31038/D/y_reg/PRE, agc/U31038/E/next_val_reg/CLR, agc/U31038/E/y_reg/CLR, agc/U31038/F/next_val_reg/PRE, agc/U31038/F/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#593 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__510, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14059/B/next_val_reg/CLR, agc/U14059/B/y_reg/CLR, agc/U14059/D/next_val_reg/CLR, agc/U14059/D/y_reg/CLR, agc/U14059/F/next_val_reg/CLR, agc/U14059/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#594 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__511, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14058/B/next_val_reg/CLR, agc/U14058/B/y_reg/CLR, agc/U14058/D/next_val_reg/CLR, agc/U14058/D/y_reg/CLR, agc/U14058/F/next_val_reg/CLR, agc/U14058/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#595 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__512, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14055/F/next_val_reg/CLR, agc/U14055/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#596 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__513, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14053/A/next_val_reg/CLR, agc/U14053/A/prev_val_reg/CLR, agc/U14053/A/y_reg/CLR, agc/U14053/B/next_val_reg/CLR, agc/U14053/B/prev_val_reg/CLR, agc/U14053/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#597 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__514, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14052/A/next_val_reg/CLR, agc/U14052/A/y_reg/CLR, agc/U14052/B/next_val_reg/CLR, agc/U14052/B/y_reg/CLR, agc/U14052/C/next_val_reg/CLR, agc/U14052/C/y_reg/CLR, agc/U14052/D/next_val_reg/CLR, agc/U14052/D/y_reg/CLR, agc/U14052/E/next_val_reg/CLR, agc/U14052/E/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#598 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__515, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14051/A/next_val_reg/CLR, agc/U14051/A/prev_val_reg/CLR, agc/U14051/A/y_reg/CLR, agc/U14051/B/next_val_reg/CLR, agc/U14051/B/prev_val_reg/CLR, agc/U14051/B/y_reg/CLR, agc/U14051/C/next_val_reg/CLR, agc/U14051/C/prev_val_reg/CLR, agc/U14051/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#599 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__516, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14050/A/next_val_reg/CLR, agc/U14050/A/y_reg/CLR, agc/U14050/B/next_val_reg/CLR, agc/U14050/B/y_reg/CLR, agc/U14050/C/next_val_reg/CLR, agc/U14050/C/y_reg/CLR, agc/U14050/D/next_val_reg/CLR, agc/U14050/D/y_reg/CLR, agc/U14050/E/next_val_reg/CLR, agc/U14050/E/y_reg/CLR, agc/U14050/F/next_val_reg/CLR, agc/U14050/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#600 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__517, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14049/A/next_val_reg/CLR, agc/U14049/A/prev_val_reg/CLR, agc/U14049/A/y_reg/CLR, agc/U14049/B/next_val_reg/CLR, agc/U14049/B/prev_val_reg/CLR, agc/U14049/B/y_reg/CLR, agc/U14049/C/next_val_reg/CLR, agc/U14049/C/prev_val_reg/CLR, agc/U14049/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#601 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__518, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14048/A/next_val_reg/CLR, agc/U14048/A/y_reg/CLR, agc/U14048/B/next_val_reg/CLR, agc/U14048/B/y_reg/CLR, agc/U14048/D/next_val_reg/CLR, agc/U14048/D/y_reg/CLR, agc/U14048/E/next_val_reg/CLR, agc/U14048/E/y_reg/CLR, agc/U14048/F/next_val_reg/CLR, agc/U14048/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#602 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__519, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14047/A/next_val_reg/CLR, agc/U14047/A/prev_val_reg/CLR, agc/U14047/A/y_reg/CLR, agc/U14047/B/next_val_reg/CLR, agc/U14047/B/prev_val_reg/CLR, agc/U14047/B/y_reg/CLR, agc/U14047/C/next_val_reg/CLR, agc/U14047/C/prev_val_reg/CLR, agc/U14047/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#603 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__52, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31037/A/next_val_reg/CLR, agc/U31037/A/y_reg/CLR, agc/U31037/B/next_val_reg/CLR, agc/U31037/B/y_reg/CLR, agc/U31037/C/next_val_reg/CLR, agc/U31037/C/y_reg/CLR, agc/U31037/D/next_val_reg/PRE, agc/U31037/D/y_reg/PRE, agc/U31037/E/next_val_reg/CLR, agc/U31037/E/y_reg/CLR, agc/U31037/F/next_val_reg/PRE, agc/U31037/F/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#604 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__520, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14046/A/next_val_reg/CLR, agc/U14046/A/y_reg/CLR, agc/U14046/B/next_val_reg/CLR, agc/U14046/B/y_reg/CLR, agc/U14046/C/next_val_reg/CLR, agc/U14046/C/y_reg/CLR, agc/U14046/D/next_val_reg/CLR, agc/U14046/D/y_reg/CLR, agc/U14046/E/next_val_reg/CLR, agc/U14046/E/y_reg/CLR, agc/U14046/F/next_val_reg/CLR, agc/U14046/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#605 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__521, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14044/A/next_val_reg/CLR, agc/U14044/A/y_reg/CLR, agc/U14044/B/next_val_reg/CLR, agc/U14044/B/y_reg/CLR, agc/U14044/C/next_val_reg/CLR, agc/U14044/C/y_reg/CLR, agc/U14044/D/next_val_reg/CLR, agc/U14044/D/y_reg/CLR, agc/U14044/E/next_val_reg/CLR, agc/U14044/E/y_reg/CLR, agc/U14044/F/next_val_reg/CLR, agc/U14044/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#606 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__522, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14042/A/next_val_reg/CLR, agc/U14042/A/y_reg/CLR, agc/U14042/C/next_val_reg/CLR, agc/U14042/C/y_reg/CLR, agc/U14042/D/next_val_reg/CLR, agc/U14042/D/y_reg/CLR, agc/U14042/E/next_val_reg/CLR, agc/U14042/E/y_reg/CLR, agc/U14042/F/next_val_reg/CLR, agc/U14042/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#607 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__523, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14040/A/next_val_reg/CLR, agc/U14040/A/y_reg/CLR, agc/U14040/B/next_val_reg/CLR, agc/U14040/B/y_reg/CLR, agc/U14040/C/next_val_reg/CLR, agc/U14040/C/y_reg/CLR, agc/U14040/D/next_val_reg/CLR, agc/U14040/D/y_reg/CLR, agc/U14040/E/next_val_reg/CLR, agc/U14040/E/y_reg/CLR, agc/U14040/F/next_val_reg/CLR, agc/U14040/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#608 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__524, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14039/A/next_val_reg/CLR, agc/U14039/A/prev_val_reg/CLR, agc/U14039/A/y_reg/CLR, agc/U14039/B/next_val_reg/CLR, agc/U14039/B/prev_val_reg/CLR, agc/U14039/B/y_reg/CLR, agc/U14039/C/next_val_reg/CLR, agc/U14039/C/prev_val_reg/CLR, agc/U14039/C/y_reg/CLR, agc/U14039/D/next_val_reg/CLR, agc/U14039/D/prev_val_reg/CLR, agc/U14039/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#609 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__525, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14038/A/next_val_reg/CLR, agc/U14038/A/y_reg/CLR, agc/U14038/B/next_val_reg/CLR, agc/U14038/B/y_reg/CLR, agc/U14038/C/next_val_reg/CLR, agc/U14038/C/y_reg/CLR, agc/U14038/D/next_val_reg/CLR, agc/U14038/D/y_reg/CLR, agc/U14038/E/next_val_reg/CLR, agc/U14038/E/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#610 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__526, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14036/A/next_val_reg/CLR, agc/U14036/A/y_reg/CLR, agc/U14036/B/next_val_reg/CLR, agc/U14036/B/y_reg/CLR, agc/U14036/C/next_val_reg/CLR, agc/U14036/C/y_reg/CLR, agc/U14036/D/next_val_reg/CLR, agc/U14036/D/y_reg/CLR, agc/U14036/E/next_val_reg/CLR, agc/U14036/E/y_reg/CLR, agc/U14036/F/next_val_reg/CLR, agc/U14036/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#611 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__527, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14034/A/next_val_reg/CLR, agc/U14034/A/y_reg/CLR, agc/U14034/C/next_val_reg/CLR, agc/U14034/C/y_reg/CLR, agc/U14034/D/next_val_reg/CLR, agc/U14034/D/y_reg/CLR, agc/U14034/E/next_val_reg/CLR, agc/U14034/E/y_reg/CLR, agc/U14034/F/next_val_reg/CLR, agc/U14034/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#612 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__528, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14032/A/next_val_reg/CLR, agc/U14032/A/prev_val_reg/CLR, agc/U14032/A/y_reg/CLR, agc/U14032/B/next_val_reg/CLR, agc/U14032/B/prev_val_reg/CLR, agc/U14032/B/y_reg/CLR, agc/U14032/C/next_val_reg/CLR, agc/U14032/C/prev_val_reg/CLR, agc/U14032/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#613 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__529, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14031/B/next_val_reg/CLR, agc/U14031/B/prev_val_reg/CLR, agc/U14031/B/y_reg/CLR, agc/U14031/C/next_val_reg/CLR, agc/U14031/C/prev_val_reg/CLR, agc/U14031/C/y_reg/CLR, agc/U14031/D/next_val_reg/CLR, agc/U14031/D/prev_val_reg/CLR, agc/U14031/D/y_reg/CLR, agc/U14031/A/next_val_reg/PRE, agc/U14031/A/prev_val_reg/PRE, agc/U14031/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#614 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__53, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31035/A/next_val_reg/PRE, agc/U31035/A/prev_val_reg/PRE, agc/U31035/A/y_reg/PRE, agc/U31035/B/next_val_reg/CLR, agc/U31035/B/prev_val_reg/CLR, agc/U31035/B/y_reg/CLR, agc/U31035/C/next_val_reg/CLR, agc/U31035/C/prev_val_reg/CLR, agc/U31035/C/y_reg/CLR, agc/U31035/D/next_val_reg/PRE, agc/U31035/D/prev_val_reg/PRE, agc/U31035/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#615 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__530, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14030/A/next_val_reg/CLR, agc/U14030/A/prev_val_reg/CLR, agc/U14030/A/y_reg/CLR, agc/U14030/B/next_val_reg/PRE, agc/U14030/B/prev_val_reg/PRE, agc/U14030/B/y_reg/PRE, agc/U14030/C/next_val_reg/CLR, agc/U14030/C/prev_val_reg/CLR, agc/U14030/C/y_reg/CLR, agc/U14030/D/next_val_reg/CLR, agc/U14030/D/prev_val_reg/CLR, agc/U14030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#616 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__531, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14029/A/next_val_reg/CLR, agc/U14029/A/prev_val_reg/CLR, agc/U14029/A/y_reg/CLR, agc/U14029/B/next_val_reg/CLR, agc/U14029/B/prev_val_reg/CLR, agc/U14029/B/y_reg/CLR, agc/U14029/C/next_val_reg/CLR, agc/U14029/C/prev_val_reg/CLR, agc/U14029/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#617 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__532, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14028/A/next_val_reg/CLR, agc/U14028/A/y_reg/CLR, agc/U14028/B/next_val_reg/CLR, agc/U14028/B/y_reg/CLR, agc/U14028/C/next_val_reg/CLR, agc/U14028/C/y_reg/CLR, agc/U14028/D/next_val_reg/CLR, agc/U14028/D/y_reg/CLR, agc/U14028/E/next_val_reg/CLR, agc/U14028/E/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#618 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__533, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14027/A/next_val_reg/CLR, agc/U14027/A/prev_val_reg/CLR, agc/U14027/A/y_reg/CLR, agc/U14027/B/next_val_reg/CLR, agc/U14027/B/prev_val_reg/CLR, agc/U14027/B/y_reg/CLR, agc/U14027/C/next_val_reg/PRE, agc/U14027/C/prev_val_reg/PRE, agc/U14027/C/y_reg/PRE, agc/U14027/D/next_val_reg/PRE, agc/U14027/D/prev_val_reg/PRE, agc/U14027/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#619 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__534, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14026/A/next_val_reg/CLR, agc/U14026/A/prev_val_reg/CLR, agc/U14026/A/y_reg/CLR, agc/U14026/B/next_val_reg/CLR, agc/U14026/B/prev_val_reg/CLR, agc/U14026/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#620 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__535, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14025/A/next_val_reg/PRE, agc/U14025/A/prev_val_reg/PRE, agc/U14025/A/y_reg/PRE, agc/U14025/B/next_val_reg/CLR, agc/U14025/B/prev_val_reg/CLR, agc/U14025/B/y_reg/CLR, agc/U14025/C/next_val_reg/CLR, agc/U14025/C/prev_val_reg/CLR, agc/U14025/C/y_reg/CLR, agc/U14025/D/next_val_reg/PRE, agc/U14025/D/prev_val_reg/PRE, agc/U14025/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#621 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__536, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14024/A/next_val_reg/CLR, agc/U14024/A/prev_val_reg/CLR, agc/U14024/A/y_reg/CLR, agc/U14024/B/next_val_reg/CLR, agc/U14024/B/prev_val_reg/CLR, agc/U14024/B/y_reg/CLR, agc/U14024/C/next_val_reg/CLR, agc/U14024/C/prev_val_reg/CLR, agc/U14024/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#622 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__537, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14023/A/next_val_reg/CLR, agc/U14023/A/prev_val_reg/CLR, agc/U14023/A/y_reg/CLR, agc/U14023/B/next_val_reg/CLR, agc/U14023/B/prev_val_reg/CLR, agc/U14023/B/y_reg/CLR, agc/U14023/C/next_val_reg/CLR, agc/U14023/C/prev_val_reg/CLR, agc/U14023/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#623 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__538, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14022/A/next_val_reg/PRE, agc/U14022/A/prev_val_reg/PRE, agc/U14022/A/y_reg/PRE, agc/U14022/B/next_val_reg/CLR, agc/U14022/B/prev_val_reg/CLR, agc/U14022/B/y_reg/CLR, agc/U14022/D/next_val_reg/CLR, agc/U14022/D/prev_val_reg/CLR, agc/U14022/D/y_reg/CLR, agc/U14022/C/next_val_reg/PRE, agc/U14022/C/prev_val_reg/PRE, agc/U14022/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#624 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__539, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14021/A/next_val_reg/CLR, agc/U14021/A/prev_val_reg/CLR, agc/U14021/A/y_reg/CLR, agc/U14021/B/next_val_reg/CLR, agc/U14021/B/prev_val_reg/CLR, agc/U14021/B/y_reg/CLR, agc/U14021/C/next_val_reg/CLR, agc/U14021/C/prev_val_reg/CLR, agc/U14021/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#625 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__54, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31034/A/next_val_reg/CLR, agc/U31034/A/prev_val_reg/CLR, agc/U31034/A/y_reg/CLR, agc/U31034/B/next_val_reg/PRE, agc/U31034/B/prev_val_reg/PRE, agc/U31034/B/y_reg/PRE, agc/U31034/C/next_val_reg/CLR, agc/U31034/C/prev_val_reg/CLR, agc/U31034/C/y_reg/CLR, agc/U31034/D/next_val_reg/CLR, agc/U31034/D/prev_val_reg/CLR, agc/U31034/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#626 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__540, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14020/A/next_val_reg/PRE, agc/U14020/A/prev_val_reg/PRE, agc/U14020/A/y_reg/PRE, agc/U14020/B/next_val_reg/PRE, agc/U14020/B/prev_val_reg/PRE, agc/U14020/B/y_reg/PRE, agc/U14020/C/next_val_reg/CLR, agc/U14020/C/prev_val_reg/CLR, agc/U14020/C/y_reg/CLR, agc/U14020/D/next_val_reg/CLR, agc/U14020/D/prev_val_reg/CLR, agc/U14020/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#627 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__541, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14019/A/next_val_reg/CLR, agc/U14019/A/prev_val_reg/CLR, agc/U14019/A/y_reg/CLR, agc/U14019/B/next_val_reg/CLR, agc/U14019/B/prev_val_reg/CLR, agc/U14019/B/y_reg/CLR, agc/U14019/C/next_val_reg/CLR, agc/U14019/C/prev_val_reg/CLR, agc/U14019/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#628 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__542, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14018/A/next_val_reg/PRE, agc/U14018/A/prev_val_reg/PRE, agc/U14018/A/y_reg/PRE, agc/U14018/B/next_val_reg/CLR, agc/U14018/B/prev_val_reg/CLR, agc/U14018/B/y_reg/CLR, agc/U14018/C/next_val_reg/CLR, agc/U14018/C/prev_val_reg/CLR, agc/U14018/C/y_reg/CLR, agc/U14018/D/next_val_reg/PRE, agc/U14018/D/prev_val_reg/PRE, agc/U14018/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#629 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__543, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14017/A/next_val_reg/CLR, agc/U14017/A/prev_val_reg/CLR, agc/U14017/A/y_reg/CLR, agc/U14017/B/next_val_reg/PRE, agc/U14017/B/prev_val_reg/PRE, agc/U14017/B/y_reg/PRE, agc/U14017/D/next_val_reg/CLR, agc/U14017/D/prev_val_reg/CLR, agc/U14017/D/y_reg/CLR, agc/U14017/C/next_val_reg/PRE, agc/U14017/C/prev_val_reg/PRE, agc/U14017/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#630 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__544, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14016/A/next_val_reg/CLR, agc/U14016/A/prev_val_reg/CLR, agc/U14016/A/y_reg/CLR, agc/U14016/B/next_val_reg/CLR, agc/U14016/B/prev_val_reg/CLR, agc/U14016/B/y_reg/CLR, agc/U14016/C/next_val_reg/CLR, agc/U14016/C/prev_val_reg/CLR, agc/U14016/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#631 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__545, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14015/A/next_val_reg/CLR, agc/U14015/A/prev_val_reg/CLR, agc/U14015/A/y_reg/CLR, agc/U14015/B/next_val_reg/CLR, agc/U14015/B/prev_val_reg/CLR, agc/U14015/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#632 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__546, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14013/A/next_val_reg/CLR, agc/U14013/A/prev_val_reg/CLR, agc/U14013/A/y_reg/CLR, agc/U14013/B/next_val_reg/CLR, agc/U14013/B/prev_val_reg/CLR, agc/U14013/B/y_reg/CLR, agc/U14013/C/next_val_reg/CLR, agc/U14013/C/prev_val_reg/CLR, agc/U14013/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#633 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__547, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14012/A/next_val_reg/CLR, agc/U14012/A/y_reg/CLR, agc/U14012/B/next_val_reg/CLR, agc/U14012/B/y_reg/CLR, agc/U14012/D/next_val_reg/CLR, agc/U14012/D/y_reg/CLR, agc/U14012/E/next_val_reg/CLR, agc/U14012/E/y_reg/CLR, agc/U14012/F/next_val_reg/CLR, agc/U14012/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#634 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__548, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14011/B/next_val_reg/CLR, agc/U14011/B/prev_val_reg/CLR, agc/U14011/B/y_reg/CLR, agc/U14011/C/next_val_reg/CLR, agc/U14011/C/prev_val_reg/CLR, agc/U14011/C/y_reg/CLR, agc/U14011/D/next_val_reg/PRE, agc/U14011/D/prev_val_reg/PRE, agc/U14011/D/y_reg/PRE, agc/U14011/A/next_val_reg/PRE, agc/U14011/A/prev_val_reg/PRE, agc/U14011/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#635 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__549, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14010/A/next_val_reg/CLR, agc/U14010/A/prev_val_reg/CLR, agc/U14010/A/y_reg/CLR, agc/U14010/B/next_val_reg/CLR, agc/U14010/B/prev_val_reg/CLR, agc/U14010/B/y_reg/CLR, agc/U14010/C/next_val_reg/CLR, agc/U14010/C/prev_val_reg/CLR, agc/U14010/C/y_reg/CLR, agc/U14010/D/next_val_reg/CLR, agc/U14010/D/prev_val_reg/CLR, agc/U14010/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#636 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__55, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31033/A/next_val_reg/CLR, agc/U31033/A/prev_val_reg/CLR, agc/U31033/A/y_reg/CLR, agc/U31033/B/next_val_reg/CLR, agc/U31033/B/prev_val_reg/CLR, agc/U31033/B/y_reg/CLR, agc/U31033/C/next_val_reg/PRE, agc/U31033/C/prev_val_reg/PRE, agc/U31033/C/y_reg/PRE, agc/U31033/D/next_val_reg/CLR, agc/U31033/D/prev_val_reg/CLR, agc/U31033/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#637 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__550, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14009/A/next_val_reg/CLR, agc/U14009/A/prev_val_reg/CLR, agc/U14009/A/y_reg/CLR, agc/U14009/B/next_val_reg/CLR, agc/U14009/B/prev_val_reg/CLR, agc/U14009/B/y_reg/CLR, agc/U14009/C/next_val_reg/CLR, agc/U14009/C/prev_val_reg/CLR, agc/U14009/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#638 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__551, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14008/A/next_val_reg/CLR, agc/U14008/A/y_reg/CLR, agc/U14008/B/next_val_reg/CLR, agc/U14008/B/y_reg/CLR, agc/U14008/C/next_val_reg/CLR, agc/U14008/C/y_reg/CLR, agc/U14008/D/next_val_reg/CLR, agc/U14008/D/y_reg/CLR, agc/U14008/E/next_val_reg/CLR, agc/U14008/E/y_reg/CLR, agc/U14008/F/next_val_reg/CLR, agc/U14008/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#639 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__552, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14007/A/next_val_reg/CLR, agc/U14007/A/prev_val_reg/CLR, agc/U14007/A/y_reg/CLR, agc/U14007/B/next_val_reg/CLR, agc/U14007/B/prev_val_reg/CLR, agc/U14007/B/y_reg/CLR, agc/U14007/C/next_val_reg/CLR, agc/U14007/C/prev_val_reg/CLR, agc/U14007/C/y_reg/CLR, agc/U14007/D/next_val_reg/CLR, agc/U14007/D/prev_val_reg/CLR, agc/U14007/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#640 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__553, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14006/A/next_val_reg/CLR, agc/U14006/A/prev_val_reg/CLR, agc/U14006/A/y_reg/CLR, agc/U14006/B/next_val_reg/CLR, agc/U14006/B/prev_val_reg/CLR, agc/U14006/B/y_reg/CLR, agc/U14006/C/next_val_reg/CLR, agc/U14006/C/prev_val_reg/CLR, agc/U14006/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#641 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__554, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14005/B/next_val_reg/CLR, agc/U14005/B/prev_val_reg/CLR, agc/U14005/B/y_reg/CLR, agc/U14005/C/next_val_reg/CLR, agc/U14005/C/prev_val_reg/CLR, agc/U14005/C/y_reg/CLR, agc/U14005/D/next_val_reg/PRE, agc/U14005/D/prev_val_reg/PRE, agc/U14005/D/y_reg/PRE, agc/U14005/A/next_val_reg/PRE, agc/U14005/A/prev_val_reg/PRE, agc/U14005/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#642 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__555, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14004/A/next_val_reg/CLR, agc/U14004/A/prev_val_reg/CLR, agc/U14004/A/y_reg/CLR, agc/U14004/B/next_val_reg/CLR, agc/U14004/B/prev_val_reg/CLR, agc/U14004/B/y_reg/CLR, agc/U14004/C/next_val_reg/CLR, agc/U14004/C/prev_val_reg/CLR, agc/U14004/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#643 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__556, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14003/A/next_val_reg/CLR, agc/U14003/A/y_reg/CLR, agc/U14003/C/next_val_reg/CLR, agc/U14003/C/y_reg/CLR, agc/U14003/D/next_val_reg/CLR, agc/U14003/D/y_reg/CLR, agc/U14003/E/next_val_reg/CLR, agc/U14003/E/y_reg/CLR, agc/U14003/F/next_val_reg/CLR, agc/U14003/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#644 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__557, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U14001/A/next_val_reg/CLR, agc/U14001/A/prev_val_reg/CLR, agc/U14001/A/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#645 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__558, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13050/F/next_val_reg/CLR, agc/U13050/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#646 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__559, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13049/A/next_val_reg/CLR, agc/U13049/A/prev_val_reg/CLR, agc/U13049/A/y_reg/CLR, agc/U13049/B/next_val_reg/CLR, agc/U13049/B/prev_val_reg/CLR, agc/U13049/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#647 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__56, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31032/A/next_val_reg/PRE, agc/U31032/A/prev_val_reg/PRE, agc/U31032/A/y_reg/PRE, agc/U31032/B/next_val_reg/CLR, agc/U31032/B/prev_val_reg/CLR, agc/U31032/B/y_reg/CLR, agc/U31032/C/next_val_reg/CLR, agc/U31032/C/prev_val_reg/CLR, agc/U31032/C/y_reg/CLR, agc/U31032/D/next_val_reg/PRE, agc/U31032/D/prev_val_reg/PRE, agc/U31032/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#648 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__560, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13048/A/next_val_reg/CLR, agc/U13048/A/prev_val_reg/CLR, agc/U13048/A/y_reg/CLR, agc/U13048/B/next_val_reg/CLR, agc/U13048/B/prev_val_reg/CLR, agc/U13048/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#649 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__561, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13047/A/next_val_reg/CLR, agc/U13047/A/y_reg/CLR, agc/U13047/C/next_val_reg/CLR, agc/U13047/C/y_reg/CLR, agc/U13047/D/next_val_reg/CLR, agc/U13047/D/y_reg/CLR, agc/U13047/E/next_val_reg/CLR, agc/U13047/E/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#650 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__562, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13046/A/next_val_reg/PRE, agc/U13046/A/prev_val_reg/PRE, agc/U13046/A/y_reg/PRE, agc/U13046/B/next_val_reg/CLR, agc/U13046/B/prev_val_reg/CLR, agc/U13046/B/y_reg/CLR, agc/U13046/D/next_val_reg/CLR, agc/U13046/D/prev_val_reg/CLR, agc/U13046/D/y_reg/CLR, agc/U13046/C/next_val_reg/CLR, agc/U13046/C/prev_val_reg/CLR, agc/U13046/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#651 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__563, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13045/A/next_val_reg/CLR, agc/U13045/A/prev_val_reg/CLR, agc/U13045/A/y_reg/CLR, agc/U13045/B/next_val_reg/PRE, agc/U13045/B/prev_val_reg/PRE, agc/U13045/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#652 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__564, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13044/A/next_val_reg/CLR, agc/U13044/A/prev_val_reg/CLR, agc/U13044/A/y_reg/CLR, agc/U13044/B/next_val_reg/CLR, agc/U13044/B/prev_val_reg/CLR, agc/U13044/B/y_reg/CLR, agc/U13044/C/next_val_reg/CLR, agc/U13044/C/prev_val_reg/CLR, agc/U13044/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#653 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__565, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13043/D/next_val_reg/CLR, agc/U13043/D/y_reg/CLR, agc/U13043/A/next_val_reg/CLR, agc/U13043/A/y_reg/CLR, agc/U13043/B/next_val_reg/CLR, agc/U13043/B/y_reg/CLR, agc/U13043/C/next_val_reg/CLR, agc/U13043/C/y_reg/CLR, agc/U13043/F/next_val_reg/CLR, agc/U13043/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#654 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__566, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13042/A/next_val_reg/CLR, agc/U13042/A/prev_val_reg/CLR, agc/U13042/A/y_reg/CLR, agc/U13042/B/next_val_reg/CLR, agc/U13042/B/prev_val_reg/CLR, agc/U13042/B/y_reg/CLR, agc/U13042/C/next_val_reg/CLR, agc/U13042/C/prev_val_reg/CLR, agc/U13042/C/y_reg/CLR, agc/U13042/D/next_val_reg/CLR, agc/U13042/D/prev_val_reg/CLR, agc/U13042/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#655 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__567, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13041/A/next_val_reg/CLR, agc/U13041/A/prev_val_reg/CLR, agc/U13041/A/y_reg/CLR, agc/U13041/B/next_val_reg/CLR, agc/U13041/B/prev_val_reg/CLR, agc/U13041/B/y_reg/CLR, agc/U13041/C/next_val_reg/CLR, agc/U13041/C/prev_val_reg/CLR, agc/U13041/C/y_reg/CLR, agc/U13041/D/next_val_reg/CLR, agc/U13041/D/prev_val_reg/CLR, agc/U13041/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#656 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__568, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13040/A/next_val_reg/CLR, agc/U13040/A/prev_val_reg/CLR, agc/U13040/A/y_reg/CLR, agc/U13040/B/next_val_reg/CLR, agc/U13040/B/prev_val_reg/CLR, agc/U13040/B/y_reg/CLR, agc/U13040/C/next_val_reg/CLR, agc/U13040/C/prev_val_reg/CLR, agc/U13040/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#657 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__569, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13039/A/next_val_reg/PRE, agc/U13039/A/prev_val_reg/PRE, agc/U13039/A/y_reg/PRE, agc/U13039/B/next_val_reg/PRE, agc/U13039/B/prev_val_reg/PRE, agc/U13039/B/y_reg/PRE, agc/U13039/C/next_val_reg/CLR, agc/U13039/C/prev_val_reg/CLR, agc/U13039/C/y_reg/CLR, agc/U13039/D/next_val_reg/PRE, agc/U13039/D/prev_val_reg/PRE, agc/U13039/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#658 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__57, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31031/A/next_val_reg/CLR, agc/U31031/A/prev_val_reg/CLR, agc/U31031/A/y_reg/CLR, agc/U31031/B/next_val_reg/PRE, agc/U31031/B/prev_val_reg/PRE, agc/U31031/B/y_reg/PRE, agc/U31031/C/next_val_reg/CLR, agc/U31031/C/prev_val_reg/CLR, agc/U31031/C/y_reg/CLR, agc/U31031/D/next_val_reg/CLR, agc/U31031/D/prev_val_reg/CLR, agc/U31031/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#659 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__570, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13038/A/next_val_reg/CLR, agc/U13038/A/prev_val_reg/CLR, agc/U13038/A/y_reg/CLR, agc/U13038/B/next_val_reg/CLR, agc/U13038/B/prev_val_reg/CLR, agc/U13038/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#660 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__571, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13037/A/next_val_reg/CLR, agc/U13037/A/prev_val_reg/CLR, agc/U13037/A/y_reg/CLR, agc/U13037/B/next_val_reg/CLR, agc/U13037/B/prev_val_reg/CLR, agc/U13037/B/y_reg/CLR, agc/U13037/C/next_val_reg/CLR, agc/U13037/C/prev_val_reg/CLR, agc/U13037/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#661 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__572, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13035/A/next_val_reg/PRE, agc/U13035/A/prev_val_reg/PRE, agc/U13035/A/y_reg/PRE, agc/U13035/B/next_val_reg/PRE, agc/U13035/B/prev_val_reg/PRE, agc/U13035/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#662 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__573, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13034/B/next_val_reg/PRE, agc/U13034/B/prev_val_reg/PRE, agc/U13034/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#663 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__574, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13033/A/next_val_reg/PRE, agc/U13033/A/prev_val_reg/PRE, agc/U13033/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#664 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__575, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13032/C/next_val_reg/CLR, agc/U13032/C/y_reg/CLR, agc/U13032/D/next_val_reg/CLR, agc/U13032/D/y_reg/CLR, agc/U13032/E/next_val_reg/CLR, agc/U13032/E/y_reg/CLR, agc/U13032/F/next_val_reg/CLR, agc/U13032/F/y_reg/CLR, agc/U13032/B/next_val_reg/CLR, agc/U13032/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#665 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__576, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13031/B/next_val_reg/PRE, agc/U13031/B/prev_val_reg/PRE, agc/U13031/B/y_reg/PRE, agc/U13031/C/next_val_reg/PRE, agc/U13031/C/prev_val_reg/PRE, agc/U13031/C/y_reg/PRE, agc/U13031/D/next_val_reg/PRE, agc/U13031/D/prev_val_reg/PRE, agc/U13031/D/y_reg/PRE, agc/U13031/A/next_val_reg/CLR, agc/U13031/A/prev_val_reg/CLR, agc/U13031/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#666 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__577, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13030/A/next_val_reg/CLR, agc/U13030/A/prev_val_reg/CLR, agc/U13030/A/y_reg/CLR, agc/U13030/B/next_val_reg/CLR, agc/U13030/B/prev_val_reg/CLR, agc/U13030/B/y_reg/CLR, agc/U13030/C/next_val_reg/CLR, agc/U13030/C/prev_val_reg/CLR, agc/U13030/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#667 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__578, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13029/A/next_val_reg/CLR, agc/U13029/A/prev_val_reg/CLR, agc/U13029/A/y_reg/CLR, agc/U13029/B/next_val_reg/PRE, agc/U13029/B/prev_val_reg/PRE, agc/U13029/B/y_reg/PRE, agc/U13029/C/next_val_reg/CLR, agc/U13029/C/prev_val_reg/CLR, agc/U13029/C/y_reg/CLR, agc/U13029/D/next_val_reg/PRE, agc/U13029/D/prev_val_reg/PRE, agc/U13029/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#668 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__579, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13014/A/next_val_reg/PRE, agc/U13014/A/prev_val_reg/PRE, agc/U13014/A/y_reg/PRE, agc/U13014/B/next_val_reg/CLR, agc/U13014/B/prev_val_reg/CLR, agc/U13014/B/y_reg/CLR, agc/U13014/C/next_val_reg/CLR, agc/U13014/C/prev_val_reg/CLR, agc/U13014/C/y_reg/CLR, agc/U13014/D/next_val_reg/CLR, agc/U13014/D/prev_val_reg/CLR, agc/U13014/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#669 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__58, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31030/A/next_val_reg/CLR, agc/U31030/A/prev_val_reg/CLR, agc/U31030/A/y_reg/CLR, agc/U31030/B/next_val_reg/CLR, agc/U31030/B/prev_val_reg/CLR, agc/U31030/B/y_reg/CLR, agc/U31030/C/next_val_reg/PRE, agc/U31030/C/prev_val_reg/PRE, agc/U31030/C/y_reg/PRE, agc/U31030/D/next_val_reg/CLR, agc/U31030/D/prev_val_reg/CLR, agc/U31030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#670 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__580, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13013/A/next_val_reg/CLR, agc/U13013/A/prev_val_reg/CLR, agc/U13013/A/y_reg/CLR, agc/U13013/C/next_val_reg/CLR, agc/U13013/C/prev_val_reg/CLR, agc/U13013/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#671 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__581, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13012/A/next_val_reg/PRE, agc/U13012/A/prev_val_reg/PRE, agc/U13012/A/y_reg/PRE, agc/U13012/B/next_val_reg/CLR, agc/U13012/B/prev_val_reg/CLR, agc/U13012/B/y_reg/CLR, agc/U13012/C/next_val_reg/CLR, agc/U13012/C/prev_val_reg/CLR, agc/U13012/C/y_reg/CLR, agc/U13012/D/next_val_reg/CLR, agc/U13012/D/prev_val_reg/CLR, agc/U13012/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#672 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__582, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13011/A/next_val_reg/PRE, agc/U13011/A/prev_val_reg/PRE, agc/U13011/A/y_reg/PRE, agc/U13011/B/next_val_reg/PRE, agc/U13011/B/prev_val_reg/PRE, agc/U13011/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#673 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__583, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13010/A/next_val_reg/CLR, agc/U13010/A/prev_val_reg/CLR, agc/U13010/A/y_reg/CLR, agc/U13010/B/next_val_reg/PRE, agc/U13010/B/prev_val_reg/PRE, agc/U13010/B/y_reg/PRE, agc/U13010/C/next_val_reg/CLR, agc/U13010/C/prev_val_reg/CLR, agc/U13010/C/y_reg/CLR, agc/U13010/D/next_val_reg/CLR, agc/U13010/D/prev_val_reg/CLR, agc/U13010/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#674 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__584, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13009/A/next_val_reg/CLR, agc/U13009/A/prev_val_reg/CLR, agc/U13009/A/y_reg/CLR, agc/U13009/B/next_val_reg/PRE, agc/U13009/B/prev_val_reg/PRE, agc/U13009/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#675 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__585, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13008/A/next_val_reg/PRE, agc/U13008/A/prev_val_reg/PRE, agc/U13008/A/y_reg/PRE, agc/U13008/B/next_val_reg/CLR, agc/U13008/B/prev_val_reg/CLR, agc/U13008/B/y_reg/CLR, agc/U13008/C/next_val_reg/CLR, agc/U13008/C/prev_val_reg/CLR, agc/U13008/C/y_reg/CLR, agc/U13008/D/next_val_reg/CLR, agc/U13008/D/prev_val_reg/CLR, agc/U13008/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#676 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__586, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13007/A/next_val_reg/PRE, agc/U13007/A/prev_val_reg/PRE, agc/U13007/A/y_reg/PRE, agc/U13007/B/next_val_reg/CLR, agc/U13007/B/prev_val_reg/CLR, agc/U13007/B/y_reg/CLR, agc/U13007/C/next_val_reg/CLR, agc/U13007/C/prev_val_reg/CLR, agc/U13007/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#677 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__587, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13005/A/next_val_reg/CLR, agc/U13005/A/prev_val_reg/CLR, agc/U13005/A/y_reg/CLR, agc/U13005/B/next_val_reg/CLR, agc/U13005/B/prev_val_reg/CLR, agc/U13005/B/y_reg/CLR, agc/U13005/C/next_val_reg/CLR, agc/U13005/C/prev_val_reg/CLR, agc/U13005/C/y_reg/CLR, agc/U13005/D/next_val_reg/CLR, agc/U13005/D/prev_val_reg/CLR, agc/U13005/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#678 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__588, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13004/A/next_val_reg/CLR, agc/U13004/A/prev_val_reg/CLR, agc/U13004/A/y_reg/CLR, agc/U13004/B/next_val_reg/CLR, agc/U13004/B/prev_val_reg/CLR, agc/U13004/B/y_reg/CLR, agc/U13004/C/next_val_reg/CLR, agc/U13004/C/prev_val_reg/CLR, agc/U13004/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#679 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__589, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13003/A/next_val_reg/PRE, agc/U13003/A/prev_val_reg/PRE, agc/U13003/A/y_reg/PRE, agc/U13003/B/next_val_reg/CLR, agc/U13003/B/prev_val_reg/CLR, agc/U13003/B/y_reg/CLR, agc/U13003/C/next_val_reg/PRE, agc/U13003/C/prev_val_reg/PRE, agc/U13003/C/y_reg/PRE, agc/U13003/D/next_val_reg/CLR, agc/U13003/D/prev_val_reg/CLR, agc/U13003/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#680 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__59, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31029/A/next_val_reg/PRE, agc/U31029/A/prev_val_reg/PRE, agc/U31029/A/y_reg/PRE, agc/U31029/B/next_val_reg/CLR, agc/U31029/B/prev_val_reg/CLR, agc/U31029/B/y_reg/CLR, agc/U31029/C/next_val_reg/CLR, agc/U31029/C/prev_val_reg/CLR, agc/U31029/C/y_reg/CLR, agc/U31029/D/next_val_reg/PRE, agc/U31029/D/prev_val_reg/PRE, agc/U31029/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#681 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__590, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U13002/A/next_val_reg/CLR, agc/U13002/A/prev_val_reg/CLR, agc/U13002/A/y_reg/CLR, agc/U13002/B/next_val_reg/PRE, agc/U13002/B/prev_val_reg/PRE, agc/U13002/B/y_reg/PRE, agc/U13002/C/next_val_reg/CLR, agc/U13002/C/prev_val_reg/CLR, agc/U13002/C/y_reg/CLR, agc/U13002/D/next_val_reg/CLR, agc/U13002/D/prev_val_reg/CLR, agc/U13002/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#682 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__591, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12049/A/next_val_reg/CLR, agc/U12049/A/prev_val_reg/CLR, agc/U12049/A/y_reg/CLR, agc/U12049/B/next_val_reg/CLR, agc/U12049/B/prev_val_reg/CLR, agc/U12049/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#683 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__592, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12048/B/next_val_reg/CLR, agc/U12048/B/prev_val_reg/CLR, agc/U12048/B/y_reg/CLR, agc/U12048/A/next_val_reg/PRE, agc/U12048/A/prev_val_reg/PRE, agc/U12048/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#684 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__593, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12047/A/next_val_reg/CLR, agc/U12047/A/prev_val_reg/CLR, agc/U12047/A/y_reg/CLR, agc/U12047/B/next_val_reg/PRE, agc/U12047/B/prev_val_reg/PRE, agc/U12047/B/y_reg/PRE, agc/U12047/C/next_val_reg/CLR, agc/U12047/C/prev_val_reg/CLR, agc/U12047/C/y_reg/CLR, agc/U12047/D/next_val_reg/PRE, agc/U12047/D/prev_val_reg/PRE, agc/U12047/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#685 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__594, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12046/A/next_val_reg/CLR, agc/U12046/A/prev_val_reg/CLR, agc/U12046/A/y_reg/CLR, agc/U12046/B/next_val_reg/CLR, agc/U12046/B/prev_val_reg/CLR, agc/U12046/B/y_reg/CLR, agc/U12046/C/next_val_reg/CLR, agc/U12046/C/prev_val_reg/CLR, agc/U12046/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#686 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__595, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12045/B/next_val_reg/PRE, agc/U12045/B/prev_val_reg/PRE, agc/U12045/B/y_reg/PRE, agc/U12045/C/next_val_reg/CLR, agc/U12045/C/prev_val_reg/CLR, agc/U12045/C/y_reg/CLR, agc/U12045/D/next_val_reg/PRE, agc/U12045/D/prev_val_reg/PRE, agc/U12045/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#687 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__596, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12044/B/next_val_reg/CLR, agc/U12044/B/prev_val_reg/CLR, agc/U12044/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#688 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__597, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12043/A/next_val_reg/CLR, agc/U12043/A/y_reg/CLR, agc/U12043/C/next_val_reg/CLR, agc/U12043/C/y_reg/CLR, agc/U12043/D/next_val_reg/CLR, agc/U12043/D/y_reg/CLR, agc/U12043/E/next_val_reg/CLR, agc/U12043/E/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#689 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__598, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12042/A/next_val_reg/CLR, agc/U12042/A/prev_val_reg/CLR, agc/U12042/A/y_reg/CLR, agc/U12042/B/next_val_reg/PRE, agc/U12042/B/prev_val_reg/PRE, agc/U12042/B/y_reg/PRE, agc/U12042/C/next_val_reg/CLR, agc/U12042/C/prev_val_reg/CLR, agc/U12042/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#690 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__599, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12041/A/next_val_reg/CLR, agc/U12041/A/y_reg/CLR, agc/U12041/B/next_val_reg/CLR, agc/U12041/B/y_reg/CLR, agc/U12041/C/next_val_reg/CLR, agc/U12041/C/y_reg/CLR, agc/U12041/D/next_val_reg/CLR, agc/U12041/D/y_reg/CLR, agc/U12041/E/next_val_reg/CLR, agc/U12041/E/y_reg/CLR, agc/U12041/F/next_val_reg/CLR, agc/U12041/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#691 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__60, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31028/A/next_val_reg/CLR, agc/U31028/A/prev_val_reg/CLR, agc/U31028/A/y_reg/CLR, agc/U31028/B/next_val_reg/PRE, agc/U31028/B/prev_val_reg/PRE, agc/U31028/B/y_reg/PRE, agc/U31028/C/next_val_reg/CLR, agc/U31028/C/prev_val_reg/CLR, agc/U31028/C/y_reg/CLR, agc/U31028/D/next_val_reg/CLR, agc/U31028/D/prev_val_reg/CLR, agc/U31028/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#692 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__600, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12040/A/next_val_reg/CLR, agc/U12040/A/prev_val_reg/CLR, agc/U12040/A/y_reg/CLR, agc/U12040/B/next_val_reg/CLR, agc/U12040/B/prev_val_reg/CLR, agc/U12040/B/y_reg/CLR, agc/U12040/C/next_val_reg/PRE, agc/U12040/C/prev_val_reg/PRE, agc/U12040/C/y_reg/PRE, agc/U12040/D/next_val_reg/CLR, agc/U12040/D/prev_val_reg/CLR, agc/U12040/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#693 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__601, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12039/A/next_val_reg/PRE, agc/U12039/A/prev_val_reg/PRE, agc/U12039/A/y_reg/PRE, agc/U12039/B/next_val_reg/CLR, agc/U12039/B/prev_val_reg/CLR, agc/U12039/B/y_reg/CLR, agc/U12039/C/next_val_reg/CLR, agc/U12039/C/prev_val_reg/CLR, agc/U12039/C/y_reg/CLR, agc/U12039/D/next_val_reg/PRE, agc/U12039/D/prev_val_reg/PRE, agc/U12039/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#694 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__602, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12038/A/next_val_reg/CLR, agc/U12038/A/prev_val_reg/CLR, agc/U12038/A/y_reg/CLR, agc/U12038/B/next_val_reg/PRE, agc/U12038/B/prev_val_reg/PRE, agc/U12038/B/y_reg/PRE, agc/U12038/C/next_val_reg/CLR, agc/U12038/C/prev_val_reg/CLR, agc/U12038/C/y_reg/CLR, agc/U12038/D/next_val_reg/CLR, agc/U12038/D/prev_val_reg/CLR, agc/U12038/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#695 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__603, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12037/A/next_val_reg/CLR, agc/U12037/A/y_reg/CLR, agc/U12037/B/next_val_reg/CLR, agc/U12037/B/y_reg/CLR, agc/U12037/C/next_val_reg/CLR, agc/U12037/C/y_reg/CLR, agc/U12037/D/next_val_reg/CLR, agc/U12037/D/y_reg/CLR, agc/U12037/E/next_val_reg/CLR, agc/U12037/E/y_reg/CLR, agc/U12037/F/next_val_reg/CLR, agc/U12037/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#696 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__604, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12036/A/next_val_reg/CLR, agc/U12036/A/prev_val_reg/CLR, agc/U12036/A/y_reg/CLR, agc/U12036/B/next_val_reg/CLR, agc/U12036/B/prev_val_reg/CLR, agc/U12036/B/y_reg/CLR, agc/U12036/C/next_val_reg/PRE, agc/U12036/C/prev_val_reg/PRE, agc/U12036/C/y_reg/PRE, agc/U12036/D/next_val_reg/CLR, agc/U12036/D/prev_val_reg/CLR, agc/U12036/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#697 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__605, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12035/A/next_val_reg/CLR, agc/U12035/A/prev_val_reg/CLR, agc/U12035/A/y_reg/CLR, agc/U12035/B/next_val_reg/CLR, agc/U12035/B/prev_val_reg/CLR, agc/U12035/B/y_reg/CLR, agc/U12035/C/next_val_reg/CLR, agc/U12035/C/prev_val_reg/CLR, agc/U12035/C/y_reg/CLR, agc/U12035/D/next_val_reg/PRE, agc/U12035/D/prev_val_reg/PRE, agc/U12035/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#698 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__606, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12034/A/next_val_reg/CLR, agc/U12034/A/prev_val_reg/CLR, agc/U12034/A/y_reg/CLR, agc/U12034/B/next_val_reg/CLR, agc/U12034/B/prev_val_reg/CLR, agc/U12034/B/y_reg/CLR, agc/U12034/C/next_val_reg/CLR, agc/U12034/C/prev_val_reg/CLR, agc/U12034/C/y_reg/CLR, agc/U12034/D/next_val_reg/CLR, agc/U12034/D/prev_val_reg/CLR, agc/U12034/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#699 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__607, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12033/A/next_val_reg/CLR, agc/U12033/A/y_reg/CLR, agc/U12033/B/next_val_reg/CLR, agc/U12033/B/y_reg/CLR, agc/U12033/C/next_val_reg/CLR, agc/U12033/C/y_reg/CLR, agc/U12033/D/next_val_reg/CLR, agc/U12033/D/y_reg/CLR, agc/U12033/E/next_val_reg/CLR, agc/U12033/E/y_reg/CLR, agc/U12033/F/next_val_reg/CLR, agc/U12033/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#700 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__608, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12032/A/next_val_reg/CLR, agc/U12032/A/prev_val_reg/CLR, agc/U12032/A/y_reg/CLR, agc/U12032/B/next_val_reg/CLR, agc/U12032/B/prev_val_reg/CLR, agc/U12032/B/y_reg/CLR, agc/U12032/C/next_val_reg/PRE, agc/U12032/C/prev_val_reg/PRE, agc/U12032/C/y_reg/PRE, agc/U12032/D/next_val_reg/CLR, agc/U12032/D/prev_val_reg/CLR, agc/U12032/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#701 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__609, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12031/A/next_val_reg/CLR, agc/U12031/A/prev_val_reg/CLR, agc/U12031/A/y_reg/CLR, agc/U12031/B/next_val_reg/CLR, agc/U12031/B/prev_val_reg/CLR, agc/U12031/B/y_reg/CLR, agc/U12031/C/next_val_reg/PRE, agc/U12031/C/prev_val_reg/PRE, agc/U12031/C/y_reg/PRE, agc/U12031/D/next_val_reg/CLR, agc/U12031/D/prev_val_reg/CLR, agc/U12031/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#702 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__61, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31027/A/next_val_reg/PRE, agc/U31027/A/y_reg/PRE, agc/U31027/B/next_val_reg/PRE, agc/U31027/B/y_reg/PRE, agc/U31027/C/next_val_reg/CLR, agc/U31027/C/y_reg/CLR, agc/U31027/D/next_val_reg/PRE, agc/U31027/D/y_reg/PRE, agc/U31027/E/next_val_reg/PRE, agc/U31027/E/y_reg/PRE, agc/U31027/F/next_val_reg/PRE, agc/U31027/F/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#703 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__610, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12030/A/next_val_reg/CLR, agc/U12030/A/prev_val_reg/CLR, agc/U12030/A/y_reg/CLR, agc/U12030/B/next_val_reg/CLR, agc/U12030/B/prev_val_reg/CLR, agc/U12030/B/y_reg/CLR, agc/U12030/C/next_val_reg/PRE, agc/U12030/C/prev_val_reg/PRE, agc/U12030/C/y_reg/PRE, agc/U12030/D/next_val_reg/CLR, agc/U12030/D/prev_val_reg/CLR, agc/U12030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#704 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__611, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12029/A/next_val_reg/CLR, agc/U12029/A/y_reg/CLR, agc/U12029/B/next_val_reg/CLR, agc/U12029/B/y_reg/CLR, agc/U12029/C/next_val_reg/CLR, agc/U12029/C/y_reg/CLR, agc/U12029/D/next_val_reg/CLR, agc/U12029/D/y_reg/CLR, agc/U12029/E/next_val_reg/CLR, agc/U12029/E/y_reg/CLR, agc/U12029/F/next_val_reg/CLR, agc/U12029/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#705 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__612, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12028/A/next_val_reg/CLR, agc/U12028/A/prev_val_reg/CLR, agc/U12028/A/y_reg/CLR, agc/U12028/B/next_val_reg/CLR, agc/U12028/B/prev_val_reg/CLR, agc/U12028/B/y_reg/CLR, agc/U12028/C/next_val_reg/PRE, agc/U12028/C/prev_val_reg/PRE, agc/U12028/C/y_reg/PRE, agc/U12028/D/next_val_reg/CLR, agc/U12028/D/prev_val_reg/CLR, agc/U12028/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#706 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__613, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12026/A/next_val_reg/CLR, agc/U12026/A/prev_val_reg/CLR, agc/U12026/A/y_reg/CLR, agc/U12026/B/next_val_reg/CLR, agc/U12026/B/prev_val_reg/CLR, agc/U12026/B/y_reg/CLR, agc/U12026/C/next_val_reg/CLR, agc/U12026/C/prev_val_reg/CLR, agc/U12026/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#707 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__614, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12025/A/next_val_reg/CLR, agc/U12025/A/prev_val_reg/CLR, agc/U12025/A/y_reg/CLR, agc/U12025/B/next_val_reg/CLR, agc/U12025/B/prev_val_reg/CLR, agc/U12025/B/y_reg/CLR, agc/U12025/C/next_val_reg/CLR, agc/U12025/C/prev_val_reg/CLR, agc/U12025/C/y_reg/CLR, agc/U12025/D/next_val_reg/CLR, agc/U12025/D/prev_val_reg/CLR, agc/U12025/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#708 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__615, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12024/A/next_val_reg/CLR, agc/U12024/A/y_reg/CLR, agc/U12024/B/next_val_reg/CLR, agc/U12024/B/y_reg/CLR, agc/U12024/B/y_reg_lopt_replica/CLR, agc/U12024/D/next_val_reg/CLR, agc/U12024/D/y_reg/CLR, agc/U12024/E/next_val_reg/CLR, agc/U12024/E/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#709 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__616, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12023/A/next_val_reg/CLR, agc/U12023/A/prev_val_reg/CLR, agc/U12023/A/y_reg/CLR, agc/U12023/B/next_val_reg/CLR, agc/U12023/B/prev_val_reg/CLR, agc/U12023/B/y_reg/CLR, agc/U12023/C/next_val_reg/CLR, agc/U12023/C/prev_val_reg/CLR, agc/U12023/C/y_reg/CLR, agc/U12023/D/next_val_reg/CLR, agc/U12023/D/prev_val_reg/CLR, agc/U12023/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#710 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__617, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12022/A/next_val_reg/CLR, agc/U12022/A/prev_val_reg/CLR, agc/U12022/A/y_reg/CLR, agc/U12022/B/next_val_reg/PRE, agc/U12022/B/prev_val_reg/PRE, agc/U12022/B/y_reg/PRE, agc/U12022/C/next_val_reg/CLR, agc/U12022/C/prev_val_reg/CLR, agc/U12022/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#711 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__618, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12021/A/next_val_reg/CLR, agc/U12021/A/prev_val_reg/CLR, agc/U12021/A/y_reg/CLR, agc/U12021/B/next_val_reg/CLR, agc/U12021/B/prev_val_reg/CLR, agc/U12021/B/y_reg/CLR, agc/U12021/C/next_val_reg/CLR, agc/U12021/C/prev_val_reg/CLR, agc/U12021/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#712 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__619, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12020/A/next_val_reg/CLR, agc/U12020/A/prev_val_reg/CLR, agc/U12020/A/y_reg/CLR, agc/U12020/B/next_val_reg/CLR, agc/U12020/B/prev_val_reg/CLR, agc/U12020/B/y_reg/CLR, agc/U12020/C/next_val_reg/CLR, agc/U12020/C/prev_val_reg/CLR, agc/U12020/C/y_reg/CLR, agc/U12020/D/next_val_reg/CLR, agc/U12020/D/prev_val_reg/CLR, agc/U12020/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#713 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__62, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31022/A/next_val_reg/CLR, agc/U31022/A/prev_val_reg/CLR, agc/U31022/A/y_reg/CLR, agc/U31022/B/next_val_reg/CLR, agc/U31022/B/prev_val_reg/CLR, agc/U31022/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#714 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__620, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12019/A/next_val_reg/CLR, agc/U12019/A/prev_val_reg/CLR, agc/U12019/A/y_reg/CLR, agc/U12019/B/next_val_reg/CLR, agc/U12019/B/prev_val_reg/CLR, agc/U12019/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#715 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__621, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12018/A/next_val_reg/CLR, agc/U12018/A/prev_val_reg/CLR, agc/U12018/A/y_reg/CLR, agc/U12018/B/next_val_reg/CLR, agc/U12018/B/prev_val_reg/CLR, agc/U12018/B/y_reg/CLR, agc/U12018/C/next_val_reg/CLR, agc/U12018/C/prev_val_reg/CLR, agc/U12018/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#716 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__622, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12017/A/next_val_reg/CLR, agc/U12017/A/y_reg/CLR, agc/U12017/B/next_val_reg/CLR, agc/U12017/B/y_reg/CLR, agc/U12017/C/next_val_reg/CLR, agc/U12017/C/y_reg/CLR, agc/U12017/D/next_val_reg/CLR, agc/U12017/D/y_reg/CLR, agc/U12017/E/next_val_reg/CLR, agc/U12017/E/y_reg/CLR, agc/U12017/F/next_val_reg/CLR, agc/U12017/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#717 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__623, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12015/A/next_val_reg/CLR, agc/U12015/A/prev_val_reg/CLR, agc/U12015/A/y_reg/CLR, agc/U12015/B/next_val_reg/CLR, agc/U12015/B/prev_val_reg/CLR, agc/U12015/B/y_reg/CLR, agc/U12015/C/next_val_reg/CLR, agc/U12015/C/prev_val_reg/CLR, agc/U12015/C/y_reg/CLR, agc/U12015/D/next_val_reg/CLR, agc/U12015/D/prev_val_reg/CLR, agc/U12015/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#718 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__624, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12014/A/next_val_reg/CLR, agc/U12014/A/prev_val_reg/CLR, agc/U12014/A/y_reg/CLR, agc/U12014/B/next_val_reg/PRE, agc/U12014/B/prev_val_reg/PRE, agc/U12014/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#719 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__625, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12013/A/next_val_reg/CLR, agc/U12013/A/prev_val_reg/CLR, agc/U12013/A/y_reg/CLR, agc/U12013/B/next_val_reg/CLR, agc/U12013/B/prev_val_reg/CLR, agc/U12013/B/y_reg/CLR, agc/U12013/C/next_val_reg/CLR, agc/U12013/C/prev_val_reg/CLR, agc/U12013/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#720 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__626, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12012/A/next_val_reg/CLR, agc/U12012/A/y_reg/CLR, agc/U12012/B/next_val_reg/CLR, agc/U12012/B/y_reg/CLR, agc/U12012/C/next_val_reg/CLR, agc/U12012/C/y_reg/CLR, agc/U12012/D/next_val_reg/CLR, agc/U12012/D/y_reg/CLR, agc/U12012/E/next_val_reg/CLR, agc/U12012/E/y_reg/CLR, agc/U12012/F/next_val_reg/CLR, agc/U12012/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#721 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__627, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12011/A/next_val_reg/CLR, agc/U12011/A/prev_val_reg/CLR, agc/U12011/A/y_reg/CLR, agc/U12011/B/next_val_reg/CLR, agc/U12011/B/prev_val_reg/CLR, agc/U12011/B/y_reg/CLR, agc/U12011/C/next_val_reg/CLR, agc/U12011/C/prev_val_reg/CLR, agc/U12011/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#722 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__628, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12010/A/next_val_reg/CLR, agc/U12010/A/prev_val_reg/CLR, agc/U12010/A/y_reg/CLR, agc/U12010/B/next_val_reg/CLR, agc/U12010/B/prev_val_reg/CLR, agc/U12010/B/y_reg/CLR, agc/U12010/C/next_val_reg/CLR, agc/U12010/C/prev_val_reg/CLR, agc/U12010/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#723 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__629, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12009/A/next_val_reg/CLR, agc/U12009/A/y_reg/CLR, agc/U12009/B/next_val_reg/CLR, agc/U12009/B/y_reg/CLR, agc/U12009/C/next_val_reg/CLR, agc/U12009/C/y_reg/CLR, agc/U12009/D/next_val_reg/CLR, agc/U12009/D/y_reg/CLR, agc/U12009/E/next_val_reg/CLR, agc/U12009/E/y_reg/CLR, agc/U12009/F/next_val_reg/CLR, agc/U12009/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#724 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__63, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31021/A/next_val_reg/CLR, agc/U31021/A/prev_val_reg/CLR, agc/U31021/A/y_reg/CLR, agc/U31021/B/next_val_reg/CLR, agc/U31021/B/prev_val_reg/CLR, agc/U31021/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#725 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__630, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12008/A/next_val_reg/CLR, agc/U12008/A/prev_val_reg/CLR, agc/U12008/A/y_reg/CLR, agc/U12008/B/next_val_reg/CLR, agc/U12008/B/prev_val_reg/CLR, agc/U12008/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#726 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__631, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12007/A/next_val_reg/CLR, agc/U12007/A/prev_val_reg/CLR, agc/U12007/A/y_reg/CLR, agc/U12007/B/next_val_reg/CLR, agc/U12007/B/prev_val_reg/CLR, agc/U12007/B/y_reg/CLR, agc/U12007/C/next_val_reg/CLR, agc/U12007/C/prev_val_reg/CLR, agc/U12007/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#727 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__632, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12006/A/next_val_reg/CLR, agc/U12006/A/prev_val_reg/CLR, agc/U12006/A/y_reg/CLR, agc/U12006/B/next_val_reg/CLR, agc/U12006/B/prev_val_reg/CLR, agc/U12006/B/y_reg/CLR, agc/U12006/C/next_val_reg/CLR, agc/U12006/C/prev_val_reg/CLR, agc/U12006/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#728 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__633, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12005/A/next_val_reg/CLR, agc/U12005/A/y_reg/CLR, agc/U12005/B/next_val_reg/CLR, agc/U12005/B/y_reg/CLR, agc/U12005/C/next_val_reg/CLR, agc/U12005/C/y_reg/CLR, agc/U12005/D/next_val_reg/CLR, agc/U12005/D/y_reg/CLR, agc/U12005/E/next_val_reg/CLR, agc/U12005/E/y_reg/CLR, agc/U12005/F/next_val_reg/CLR, agc/U12005/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#729 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__634, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12004/A/next_val_reg/CLR, agc/U12004/A/prev_val_reg/CLR, agc/U12004/A/y_reg/CLR, agc/U12004/B/next_val_reg/CLR, agc/U12004/B/prev_val_reg/CLR, agc/U12004/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#730 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__635, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12003/A/next_val_reg/CLR, agc/U12003/A/prev_val_reg/CLR, agc/U12003/A/y_reg/CLR, agc/U12003/B/next_val_reg/CLR, agc/U12003/B/prev_val_reg/CLR, agc/U12003/B/y_reg/CLR, agc/U12003/C/next_val_reg/CLR, agc/U12003/C/prev_val_reg/CLR, agc/U12003/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#731 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__636, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12002/A/next_val_reg/CLR, agc/U12002/A/prev_val_reg/CLR, agc/U12002/A/y_reg/CLR, agc/U12002/B/next_val_reg/CLR, agc/U12002/B/prev_val_reg/CLR, agc/U12002/B/y_reg/CLR, agc/U12002/C/next_val_reg/CLR, agc/U12002/C/prev_val_reg/CLR, agc/U12002/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#732 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__637, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U12001/A/next_val_reg/CLR, agc/U12001/A/y_reg/CLR, agc/U12001/B/next_val_reg/CLR, agc/U12001/B/y_reg/CLR, agc/U12001/C/next_val_reg/CLR, agc/U12001/C/y_reg/CLR, agc/U12001/D/next_val_reg/CLR, agc/U12001/D/y_reg/CLR, agc/U12001/E/next_val_reg/CLR, agc/U12001/E/y_reg/CLR, agc/U12001/F/next_val_reg/CLR, agc/U12001/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#733 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__638, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11067/A/next_val_reg/CLR, agc/U11067/A/prev_val_reg/CLR, agc/U11067/A/y_reg/CLR, agc/U11067/B/next_val_reg/CLR, agc/U11067/B/prev_val_reg/CLR, agc/U11067/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#734 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__639, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11066/A/next_val_reg/CLR, agc/U11066/A/prev_val_reg/CLR, agc/U11066/A/y_reg/CLR, agc/U11066/B/next_val_reg/CLR, agc/U11066/B/prev_val_reg/CLR, agc/U11066/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#735 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__64, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31020/A/next_val_reg/CLR, agc/U31020/A/prev_val_reg/CLR, agc/U31020/A/y_reg/CLR, agc/U31020/B/next_val_reg/CLR, agc/U31020/B/prev_val_reg/CLR, agc/U31020/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#736 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__640, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11065/B/next_val_reg/CLR, agc/U11065/B/y_reg/CLR, agc/U11065/A/next_val_reg/CLR, agc/U11065/A/y_reg/CLR, agc/U11065/C/next_val_reg/CLR, agc/U11065/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#737 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__641, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11064/A/next_val_reg/CLR, agc/U11064/A/prev_val_reg/CLR, agc/U11064/A/y_reg/CLR, agc/U11064/B/next_val_reg/CLR, agc/U11064/B/prev_val_reg/CLR, agc/U11064/B/y_reg/CLR, agc/U11064/C/next_val_reg/CLR, agc/U11064/C/prev_val_reg/CLR, agc/U11064/C/y_reg/CLR, agc/U11064/D/next_val_reg/CLR, agc/U11064/D/prev_val_reg/CLR, agc/U11064/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#738 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__642, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11063/A/next_val_reg/CLR, agc/U11063/A/prev_val_reg/CLR, agc/U11063/A/y_reg/CLR, agc/U11063/B/next_val_reg/PRE, agc/U11063/B/prev_val_reg/PRE, agc/U11063/B/y_reg/PRE, agc/U11063/C/next_val_reg/CLR, agc/U11063/C/prev_val_reg/CLR, agc/U11063/C/y_reg/CLR, agc/U11063/D/next_val_reg/CLR, agc/U11063/D/prev_val_reg/CLR, agc/U11063/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#739 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__643, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11062/A/next_val_reg/CLR, agc/U11062/A/prev_val_reg/CLR, agc/U11062/A/y_reg/CLR, agc/U11062/B/next_val_reg/PRE, agc/U11062/B/prev_val_reg/PRE, agc/U11062/B/y_reg/PRE, agc/U11062/C/next_val_reg/CLR, agc/U11062/C/prev_val_reg/CLR, agc/U11062/C/y_reg/CLR, agc/U11062/D/next_val_reg/CLR, agc/U11062/D/prev_val_reg/CLR, agc/U11062/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#740 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__644, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11060/A/next_val_reg/CLR, agc/U11060/A/prev_val_reg/CLR, agc/U11060/A/y_reg/CLR, agc/U11060/B/next_val_reg/PRE, agc/U11060/B/prev_val_reg/PRE, agc/U11060/B/y_reg/PRE, agc/U11060/C/next_val_reg/CLR, agc/U11060/C/prev_val_reg/CLR, agc/U11060/C/y_reg/CLR, agc/U11060/D/next_val_reg/CLR, agc/U11060/D/prev_val_reg/CLR, agc/U11060/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#741 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__645, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11059/A/next_val_reg/CLR, agc/U11059/A/prev_val_reg/CLR, agc/U11059/A/y_reg/CLR, agc/U11059/B/next_val_reg/CLR, agc/U11059/B/prev_val_reg/CLR, agc/U11059/B/y_reg/CLR, agc/U11059/C/next_val_reg/CLR, agc/U11059/C/prev_val_reg/CLR, agc/U11059/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#742 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__646, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11058/A/next_val_reg/CLR, agc/U11058/A/prev_val_reg/CLR, agc/U11058/A/y_reg/CLR, agc/U11058/B/next_val_reg/CLR, agc/U11058/B/prev_val_reg/CLR, agc/U11058/B/y_reg/CLR, agc/U11058/C/next_val_reg/CLR, agc/U11058/C/prev_val_reg/CLR, agc/U11058/C/y_reg/CLR, agc/U11058/D/next_val_reg/CLR, agc/U11058/D/prev_val_reg/CLR, agc/U11058/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#743 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__647, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11057/B/next_val_reg/CLR, agc/U11057/B/prev_val_reg/CLR, agc/U11057/B/y_reg/CLR, agc/U11057/A/next_val_reg/PRE, agc/U11057/A/prev_val_reg/PRE, agc/U11057/A/y_reg/PRE, agc/U11057/C/next_val_reg/PRE, agc/U11057/C/prev_val_reg/PRE, agc/U11057/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#744 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__648, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11056/A/next_val_reg/CLR, agc/U11056/A/prev_val_reg/CLR, agc/U11056/A/y_reg/CLR, agc/U11056/B/next_val_reg/CLR, agc/U11056/B/prev_val_reg/CLR, agc/U11056/B/y_reg/CLR, agc/U11056/C/next_val_reg/CLR, agc/U11056/C/prev_val_reg/CLR, agc/U11056/C/y_reg/CLR, agc/U11056/D/next_val_reg/CLR, agc/U11056/D/prev_val_reg/CLR, agc/U11056/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#745 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__649, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11055/A/next_val_reg/CLR, agc/U11055/A/prev_val_reg/CLR, agc/U11055/A/y_reg/CLR, agc/U11055/B/next_val_reg/CLR, agc/U11055/B/prev_val_reg/CLR, agc/U11055/B/y_reg/CLR, agc/U11055/D/next_val_reg/CLR, agc/U11055/D/prev_val_reg/CLR, agc/U11055/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#746 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__65, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31019/A/next_val_reg/CLR, agc/U31019/A/prev_val_reg/CLR, agc/U31019/A/y_reg/CLR, agc/U31019/B/next_val_reg/CLR, agc/U31019/B/prev_val_reg/CLR, agc/U31019/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#747 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__650, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11054/A/next_val_reg/PRE, agc/U11054/A/prev_val_reg/PRE, agc/U11054/A/y_reg/PRE, agc/U11054/B/next_val_reg/CLR, agc/U11054/B/prev_val_reg/CLR, agc/U11054/B/y_reg/CLR, agc/U11054/C/next_val_reg/PRE, agc/U11054/C/prev_val_reg/PRE, agc/U11054/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#748 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__651, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11053/A/next_val_reg/CLR, agc/U11053/A/prev_val_reg/CLR, agc/U11053/A/y_reg/CLR, agc/U11053/B/next_val_reg/CLR, agc/U11053/B/prev_val_reg/CLR, agc/U11053/B/y_reg/CLR, agc/U11053/C/next_val_reg/CLR, agc/U11053/C/prev_val_reg/CLR, agc/U11053/C/y_reg/CLR, agc/U11053/D/next_val_reg/CLR, agc/U11053/D/prev_val_reg/CLR, agc/U11053/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#749 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__652, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11052/A/next_val_reg/PRE, agc/U11052/A/prev_val_reg/PRE, agc/U11052/A/y_reg/PRE, agc/U11052/B/next_val_reg/PRE, agc/U11052/B/prev_val_reg/PRE, agc/U11052/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#750 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__653, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11051/A/next_val_reg/CLR, agc/U11051/A/prev_val_reg/CLR, agc/U11051/A/y_reg/CLR, agc/U11051/B/next_val_reg/CLR, agc/U11051/B/prev_val_reg/CLR, agc/U11051/B/y_reg/CLR, agc/U11051/C/next_val_reg/CLR, agc/U11051/C/prev_val_reg/CLR, agc/U11051/C/y_reg/CLR, agc/U11051/D/next_val_reg/CLR, agc/U11051/D/prev_val_reg/CLR, agc/U11051/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#751 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__654, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11049/A/next_val_reg/CLR, agc/U11049/A/prev_val_reg/CLR, agc/U11049/A/y_reg/CLR, agc/U11049/B/next_val_reg/CLR, agc/U11049/B/prev_val_reg/CLR, agc/U11049/B/y_reg/CLR, agc/U11049/C/next_val_reg/CLR, agc/U11049/C/prev_val_reg/CLR, agc/U11049/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#752 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__655, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11048/A/next_val_reg/CLR, agc/U11048/A/prev_val_reg/CLR, agc/U11048/A/y_reg/CLR, agc/U11048/B/next_val_reg/CLR, agc/U11048/B/prev_val_reg/CLR, agc/U11048/B/y_reg/CLR, agc/U11048/C/next_val_reg/CLR, agc/U11048/C/prev_val_reg/CLR, agc/U11048/C/y_reg/CLR, agc/U11048/D/next_val_reg/CLR, agc/U11048/D/prev_val_reg/CLR, agc/U11048/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#753 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__656, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11047/A/next_val_reg/CLR, agc/U11047/A/prev_val_reg/CLR, agc/U11047/A/y_reg/CLR, agc/U11047/B/next_val_reg/CLR, agc/U11047/B/prev_val_reg/CLR, agc/U11047/B/y_reg/CLR, agc/U11047/C/next_val_reg/PRE, agc/U11047/C/prev_val_reg/PRE, agc/U11047/C/y_reg/PRE, agc/U11047/D/next_val_reg/CLR, agc/U11047/D/prev_val_reg/CLR, agc/U11047/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#754 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__657, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11046/A/next_val_reg/CLR, agc/U11046/A/prev_val_reg/CLR, agc/U11046/A/y_reg/CLR, agc/U11046/B/next_val_reg/CLR, agc/U11046/B/prev_val_reg/CLR, agc/U11046/B/y_reg/CLR, agc/U11046/C/next_val_reg/PRE, agc/U11046/C/prev_val_reg/PRE, agc/U11046/C/y_reg/PRE, agc/U11046/D/next_val_reg/CLR, agc/U11046/D/prev_val_reg/CLR, agc/U11046/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#755 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__658, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11045/B/next_val_reg/CLR, agc/U11045/B/prev_val_reg/CLR, agc/U11045/B/y_reg/CLR, agc/U11045/C/next_val_reg/PRE, agc/U11045/C/prev_val_reg/PRE, agc/U11045/C/y_reg/PRE, agc/U11045/D/next_val_reg/CLR, agc/U11045/D/prev_val_reg/CLR, agc/U11045/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#756 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__659, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11044/A/next_val_reg/CLR, agc/U11044/A/prev_val_reg/CLR, agc/U11044/A/y_reg/CLR, agc/U11044/B/next_val_reg/CLR, agc/U11044/B/prev_val_reg/CLR, agc/U11044/B/y_reg/CLR, agc/U11044/C/next_val_reg/CLR, agc/U11044/C/prev_val_reg/CLR, agc/U11044/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#757 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__66, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31017/A/next_val_reg/PRE, agc/U31017/A/prev_val_reg/PRE, agc/U31017/A/y_reg/PRE, agc/U31017/B/next_val_reg/CLR, agc/U31017/B/prev_val_reg/CLR, agc/U31017/B/y_reg/CLR, agc/U31017/C/next_val_reg/PRE, agc/U31017/C/prev_val_reg/PRE, agc/U31017/C/y_reg/PRE, agc/U31017/D/next_val_reg/CLR, agc/U31017/D/prev_val_reg/CLR, agc/U31017/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#758 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__660, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11043/A/next_val_reg/CLR, agc/U11043/A/prev_val_reg/CLR, agc/U11043/A/y_reg/CLR, agc/U11043/B/next_val_reg/CLR, agc/U11043/B/prev_val_reg/CLR, agc/U11043/B/y_reg/CLR, agc/U11043/C/next_val_reg/CLR, agc/U11043/C/prev_val_reg/CLR, agc/U11043/C/y_reg/CLR, agc/U11043/D/next_val_reg/CLR, agc/U11043/D/prev_val_reg/CLR, agc/U11043/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#759 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__661, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11042/B/next_val_reg/CLR, agc/U11042/B/prev_val_reg/CLR, agc/U11042/B/y_reg/CLR, agc/U11042/A/next_val_reg/PRE, agc/U11042/A/prev_val_reg/PRE, agc/U11042/A/y_reg/PRE, agc/U11042/C/next_val_reg/PRE, agc/U11042/C/prev_val_reg/PRE, agc/U11042/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#760 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__662, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11040/A/next_val_reg/CLR, agc/U11040/A/prev_val_reg/CLR, agc/U11040/A/y_reg/CLR, agc/U11040/B/next_val_reg/CLR, agc/U11040/B/prev_val_reg/CLR, agc/U11040/B/y_reg/CLR, agc/U11040/C/next_val_reg/CLR, agc/U11040/C/prev_val_reg/CLR, agc/U11040/C/y_reg/CLR, agc/U11040/D/next_val_reg/CLR, agc/U11040/D/prev_val_reg/CLR, agc/U11040/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#761 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__663, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11039/C/next_val_reg/CLR, agc/U11039/C/y_reg/CLR, agc/U11039/A/next_val_reg/CLR, agc/U11039/A/y_reg/CLR, agc/U11039/D/next_val_reg/CLR, agc/U11039/D/y_reg/CLR, agc/U11039/F/next_val_reg/CLR, agc/U11039/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#762 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__664, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11038/B/next_val_reg/CLR, agc/U11038/B/prev_val_reg/CLR, agc/U11038/B/y_reg/CLR, agc/U11038/A/next_val_reg/PRE, agc/U11038/A/prev_val_reg/PRE, agc/U11038/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#763 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__665, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11037/A/next_val_reg/CLR, agc/U11037/A/prev_val_reg/CLR, agc/U11037/A/y_reg/CLR, agc/U11037/B/next_val_reg/CLR, agc/U11037/B/prev_val_reg/CLR, agc/U11037/B/y_reg/CLR, agc/U11037/C/next_val_reg/CLR, agc/U11037/C/prev_val_reg/CLR, agc/U11037/C/y_reg/CLR, agc/U11037/D/next_val_reg/CLR, agc/U11037/D/prev_val_reg/CLR, agc/U11037/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#764 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__666, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11036/A/next_val_reg/PRE, agc/U11036/A/prev_val_reg/PRE, agc/U11036/A/y_reg/PRE, agc/U11036/B/next_val_reg/CLR, agc/U11036/B/prev_val_reg/CLR, agc/U11036/B/y_reg/CLR, agc/U11036/C/next_val_reg/PRE, agc/U11036/C/prev_val_reg/PRE, agc/U11036/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#765 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__667, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11035/A/next_val_reg/CLR, agc/U11035/A/prev_val_reg/CLR, agc/U11035/A/y_reg/CLR, agc/U11035/B/next_val_reg/CLR, agc/U11035/B/prev_val_reg/CLR, agc/U11035/B/y_reg/CLR, agc/U11035/C/next_val_reg/CLR, agc/U11035/C/prev_val_reg/CLR, agc/U11035/C/y_reg/CLR, agc/U11035/D/next_val_reg/CLR, agc/U11035/D/prev_val_reg/CLR, agc/U11035/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#766 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__668, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11034/B/next_val_reg/CLR, agc/U11034/B/y_reg/CLR, agc/U11034/A/next_val_reg/CLR, agc/U11034/A/y_reg/CLR, agc/U11034/C/next_val_reg/CLR, agc/U11034/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#767 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__669, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11033/A/next_val_reg/CLR, agc/U11033/A/prev_val_reg/CLR, agc/U11033/A/y_reg/CLR, agc/U11033/B/next_val_reg/CLR, agc/U11033/B/prev_val_reg/CLR, agc/U11033/B/y_reg/CLR, agc/U11033/C/next_val_reg/CLR, agc/U11033/C/prev_val_reg/CLR, agc/U11033/C/y_reg/CLR, agc/U11033/D/next_val_reg/CLR, agc/U11033/D/prev_val_reg/CLR, agc/U11033/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#768 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__67, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31016/A/next_val_reg/CLR, agc/U31016/A/y_reg/CLR, agc/U31016/B/next_val_reg/PRE, agc/U31016/B/y_reg/PRE, agc/U31016/C/next_val_reg/PRE, agc/U31016/C/y_reg/PRE, agc/U31016/D/next_val_reg/PRE, agc/U31016/D/y_reg/PRE, agc/U31016/E/next_val_reg/CLR, agc/U31016/E/y_reg/CLR, agc/U31016/F/next_val_reg/PRE, agc/U31016/F/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#769 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__670, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11032/A/next_val_reg/CLR, agc/U11032/A/prev_val_reg/CLR, agc/U11032/A/y_reg/CLR, agc/U11032/B/next_val_reg/CLR, agc/U11032/B/prev_val_reg/CLR, agc/U11032/B/y_reg/CLR, agc/U11032/C/next_val_reg/CLR, agc/U11032/C/prev_val_reg/CLR, agc/U11032/C/y_reg/CLR, agc/U11032/D/next_val_reg/CLR, agc/U11032/D/prev_val_reg/CLR, agc/U11032/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#770 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__671, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11031/A/next_val_reg/CLR, agc/U11031/A/prev_val_reg/CLR, agc/U11031/A/y_reg/CLR, agc/U11031/B/next_val_reg/PRE, agc/U11031/B/prev_val_reg/PRE, agc/U11031/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#771 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__672, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11030/A/next_val_reg/CLR, agc/U11030/A/prev_val_reg/CLR, agc/U11030/A/y_reg/CLR, agc/U11030/B/next_val_reg/PRE, agc/U11030/B/prev_val_reg/PRE, agc/U11030/B/y_reg/PRE, agc/U11030/C/next_val_reg/CLR, agc/U11030/C/prev_val_reg/CLR, agc/U11030/C/y_reg/CLR, agc/U11030/D/next_val_reg/CLR, agc/U11030/D/prev_val_reg/CLR, agc/U11030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#772 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__673, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11029/A/next_val_reg/CLR, agc/U11029/A/prev_val_reg/CLR, agc/U11029/A/y_reg/CLR, agc/U11029/B/next_val_reg/PRE, agc/U11029/B/prev_val_reg/PRE, agc/U11029/B/y_reg/PRE, agc/U11029/C/next_val_reg/CLR, agc/U11029/C/prev_val_reg/CLR, agc/U11029/C/y_reg/CLR, agc/U11029/D/next_val_reg/CLR, agc/U11029/D/prev_val_reg/CLR, agc/U11029/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#773 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__674, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11027/A/next_val_reg/CLR, agc/U11027/A/prev_val_reg/CLR, agc/U11027/A/y_reg/CLR, agc/U11027/B/next_val_reg/PRE, agc/U11027/B/prev_val_reg/PRE, agc/U11027/B/y_reg/PRE, agc/U11027/C/next_val_reg/CLR, agc/U11027/C/prev_val_reg/CLR, agc/U11027/C/y_reg/CLR, agc/U11027/D/next_val_reg/CLR, agc/U11027/D/prev_val_reg/CLR, agc/U11027/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#774 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__675, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11026/A/next_val_reg/CLR, agc/U11026/A/prev_val_reg/CLR, agc/U11026/A/y_reg/CLR, agc/U11026/B/next_val_reg/CLR, agc/U11026/B/prev_val_reg/CLR, agc/U11026/B/y_reg/CLR, agc/U11026/C/next_val_reg/CLR, agc/U11026/C/prev_val_reg/CLR, agc/U11026/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#775 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__676, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11025/A/next_val_reg/CLR, agc/U11025/A/prev_val_reg/CLR, agc/U11025/A/y_reg/CLR, agc/U11025/B/next_val_reg/CLR, agc/U11025/B/prev_val_reg/CLR, agc/U11025/B/y_reg/CLR, agc/U11025/C/next_val_reg/CLR, agc/U11025/C/prev_val_reg/CLR, agc/U11025/C/y_reg/CLR, agc/U11025/D/next_val_reg/CLR, agc/U11025/D/prev_val_reg/CLR, agc/U11025/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#776 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__677, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11024/B/next_val_reg/CLR, agc/U11024/B/prev_val_reg/CLR, agc/U11024/B/y_reg/CLR, agc/U11024/A/next_val_reg/PRE, agc/U11024/A/prev_val_reg/PRE, agc/U11024/A/y_reg/PRE, agc/U11024/C/next_val_reg/PRE, agc/U11024/C/prev_val_reg/PRE, agc/U11024/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#777 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__678, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11023/A/next_val_reg/CLR, agc/U11023/A/prev_val_reg/CLR, agc/U11023/A/y_reg/CLR, agc/U11023/B/next_val_reg/CLR, agc/U11023/B/prev_val_reg/CLR, agc/U11023/B/y_reg/CLR, agc/U11023/C/next_val_reg/CLR, agc/U11023/C/prev_val_reg/CLR, agc/U11023/C/y_reg/CLR, agc/U11023/D/next_val_reg/CLR, agc/U11023/D/prev_val_reg/CLR, agc/U11023/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#778 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__679, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11022/A/next_val_reg/PRE, agc/U11022/A/prev_val_reg/PRE, agc/U11022/A/y_reg/PRE, agc/U11022/B/next_val_reg/CLR, agc/U11022/B/prev_val_reg/CLR, agc/U11022/B/y_reg/CLR, agc/U11022/C/next_val_reg/CLR, agc/U11022/C/prev_val_reg/CLR, agc/U11022/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#779 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__68, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31015/A/next_val_reg/CLR, agc/U31015/A/y_reg/CLR, agc/U31015/B/next_val_reg/PRE, agc/U31015/B/y_reg/PRE, agc/U31015/C/next_val_reg/CLR, agc/U31015/C/y_reg/CLR, agc/U31015/D/next_val_reg/PRE, agc/U31015/D/y_reg/PRE, agc/U31015/E/next_val_reg/CLR, agc/U31015/E/y_reg/CLR, agc/U31015/F/next_val_reg/PRE, agc/U31015/F/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#780 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__680, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11021/A/next_val_reg/CLR, agc/U11021/A/prev_val_reg/CLR, agc/U11021/A/y_reg/CLR, agc/U11021/B/next_val_reg/CLR, agc/U11021/B/prev_val_reg/CLR, agc/U11021/B/y_reg/CLR, agc/U11021/C/next_val_reg/CLR, agc/U11021/C/prev_val_reg/CLR, agc/U11021/C/y_reg/CLR, agc/U11021/D/next_val_reg/CLR, agc/U11021/D/prev_val_reg/CLR, agc/U11021/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#781 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__681, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11020/A/next_val_reg/PRE, agc/U11020/A/prev_val_reg/PRE, agc/U11020/A/y_reg/PRE, agc/U11020/B/next_val_reg/CLR, agc/U11020/B/prev_val_reg/CLR, agc/U11020/B/y_reg/CLR, agc/U11020/C/next_val_reg/PRE, agc/U11020/C/prev_val_reg/PRE, agc/U11020/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#782 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__682, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11019/A/next_val_reg/CLR, agc/U11019/A/prev_val_reg/CLR, agc/U11019/A/y_reg/CLR, agc/U11019/B/next_val_reg/CLR, agc/U11019/B/prev_val_reg/CLR, agc/U11019/B/y_reg/CLR, agc/U11019/C/next_val_reg/CLR, agc/U11019/C/prev_val_reg/CLR, agc/U11019/C/y_reg/CLR, agc/U11019/D/next_val_reg/CLR, agc/U11019/D/prev_val_reg/CLR, agc/U11019/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#783 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__683, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11018/A/next_val_reg/PRE, agc/U11018/A/prev_val_reg/PRE, agc/U11018/A/y_reg/PRE, agc/U11018/B/next_val_reg/PRE, agc/U11018/B/prev_val_reg/PRE, agc/U11018/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#784 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__684, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11017/B/next_val_reg/CLR, agc/U11017/B/prev_val_reg/CLR, agc/U11017/B/y_reg/CLR, agc/U11017/C/next_val_reg/CLR, agc/U11017/C/prev_val_reg/CLR, agc/U11017/C/y_reg/CLR, agc/U11017/A/next_val_reg/PRE, agc/U11017/A/prev_val_reg/PRE, agc/U11017/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#785 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__685, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11016/A/next_val_reg/CLR, agc/U11016/A/prev_val_reg/CLR, agc/U11016/A/y_reg/CLR, agc/U11016/B/next_val_reg/CLR, agc/U11016/B/prev_val_reg/CLR, agc/U11016/B/y_reg/CLR, agc/U11016/C/next_val_reg/CLR, agc/U11016/C/prev_val_reg/CLR, agc/U11016/C/y_reg/CLR, agc/U11016/D/next_val_reg/CLR, agc/U11016/D/prev_val_reg/CLR, agc/U11016/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#786 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__686, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11015/B/next_val_reg/CLR, agc/U11015/B/prev_val_reg/CLR, agc/U11015/B/y_reg/CLR, agc/U11015/A/next_val_reg/PRE, agc/U11015/A/prev_val_reg/PRE, agc/U11015/A/y_reg/PRE, agc/U11015/C/next_val_reg/PRE, agc/U11015/C/prev_val_reg/PRE, agc/U11015/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#787 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__687, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11014/A/next_val_reg/CLR, agc/U11014/A/prev_val_reg/CLR, agc/U11014/A/y_reg/CLR, agc/U11014/B/next_val_reg/CLR, agc/U11014/B/prev_val_reg/CLR, agc/U11014/B/y_reg/CLR, agc/U11014/C/next_val_reg/CLR, agc/U11014/C/prev_val_reg/CLR, agc/U11014/C/y_reg/CLR, agc/U11014/D/next_val_reg/CLR, agc/U11014/D/prev_val_reg/CLR, agc/U11014/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#788 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__688, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11012/A/next_val_reg/CLR, agc/U11012/A/prev_val_reg/CLR, agc/U11012/A/y_reg/CLR, agc/U11012/B/next_val_reg/CLR, agc/U11012/B/prev_val_reg/CLR, agc/U11012/B/y_reg/CLR, agc/U11012/C/next_val_reg/PRE, agc/U11012/C/prev_val_reg/PRE, agc/U11012/C/y_reg/PRE, agc/U11012/D/next_val_reg/CLR, agc/U11012/D/prev_val_reg/CLR, agc/U11012/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#789 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__689, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11011/A/next_val_reg/CLR, agc/U11011/A/prev_val_reg/CLR, agc/U11011/A/y_reg/CLR, agc/U11011/B/next_val_reg/CLR, agc/U11011/B/prev_val_reg/CLR, agc/U11011/B/y_reg/CLR, agc/U11011/C/next_val_reg/CLR, agc/U11011/C/prev_val_reg/CLR, agc/U11011/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#790 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__69, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31014/A/next_val_reg/CLR, agc/U31014/A/prev_val_reg/CLR, agc/U31014/A/y_reg/CLR, agc/U31014/B/next_val_reg/PRE, agc/U31014/B/prev_val_reg/PRE, agc/U31014/B/y_reg/PRE, agc/U31014/C/next_val_reg/CLR, agc/U31014/C/prev_val_reg/CLR, agc/U31014/C/y_reg/CLR, agc/U31014/D/next_val_reg/CLR, agc/U31014/D/prev_val_reg/CLR, agc/U31014/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#791 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__690, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11010/A/next_val_reg/CLR, agc/U11010/A/prev_val_reg/CLR, agc/U11010/A/y_reg/CLR, agc/U11010/B/next_val_reg/CLR, agc/U11010/B/prev_val_reg/CLR, agc/U11010/B/y_reg/CLR, agc/U11010/C/next_val_reg/PRE, agc/U11010/C/prev_val_reg/PRE, agc/U11010/C/y_reg/PRE, agc/U11010/D/next_val_reg/CLR, agc/U11010/D/prev_val_reg/CLR, agc/U11010/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#792 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__691, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11009/A/next_val_reg/CLR, agc/U11009/A/prev_val_reg/CLR, agc/U11009/A/y_reg/CLR, agc/U11009/B/next_val_reg/CLR, agc/U11009/B/prev_val_reg/CLR, agc/U11009/B/y_reg/CLR, agc/U11009/C/next_val_reg/PRE, agc/U11009/C/prev_val_reg/PRE, agc/U11009/C/y_reg/PRE, agc/U11009/D/next_val_reg/CLR, agc/U11009/D/prev_val_reg/CLR, agc/U11009/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#793 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__692, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11008/A/next_val_reg/CLR, agc/U11008/A/prev_val_reg/CLR, agc/U11008/A/y_reg/CLR, agc/U11008/B/next_val_reg/CLR, agc/U11008/B/prev_val_reg/CLR, agc/U11008/B/y_reg/CLR, agc/U11008/C/next_val_reg/CLR, agc/U11008/C/prev_val_reg/CLR, agc/U11008/C/y_reg/CLR, agc/U11008/D/next_val_reg/CLR, agc/U11008/D/prev_val_reg/CLR, agc/U11008/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#794 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__693, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11006/A/next_val_reg/CLR, agc/U11006/A/prev_val_reg/CLR, agc/U11006/A/y_reg/CLR, agc/U11006/B/next_val_reg/CLR, agc/U11006/B/prev_val_reg/CLR, agc/U11006/B/y_reg/CLR, agc/U11006/C/next_val_reg/CLR, agc/U11006/C/prev_val_reg/CLR, agc/U11006/C/y_reg/CLR, agc/U11006/D/next_val_reg/CLR, agc/U11006/D/prev_val_reg/CLR, agc/U11006/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#795 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__694, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11005/C/next_val_reg/CLR, agc/U11005/C/y_reg/CLR, agc/U11005/A/next_val_reg/CLR, agc/U11005/A/y_reg/CLR, agc/U11005/B/next_val_reg/CLR, agc/U11005/B/y_reg/CLR, agc/U11005/D/next_val_reg/CLR, agc/U11005/D/y_reg/CLR, agc/U11005/F/next_val_reg/CLR, agc/U11005/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#796 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__695, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11004/A/next_val_reg/CLR, agc/U11004/A/prev_val_reg/CLR, agc/U11004/A/y_reg/CLR, agc/U11004/B/next_val_reg/CLR, agc/U11004/B/prev_val_reg/CLR, agc/U11004/B/y_reg/CLR, agc/U11004/C/next_val_reg/CLR, agc/U11004/C/prev_val_reg/CLR, agc/U11004/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#797 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__696, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11003/A/next_val_reg/CLR, agc/U11003/A/prev_val_reg/CLR, agc/U11003/A/y_reg/CLR, agc/U11003/B/next_val_reg/CLR, agc/U11003/B/prev_val_reg/CLR, agc/U11003/B/y_reg/CLR, agc/U11003/C/next_val_reg/CLR, agc/U11003/C/prev_val_reg/CLR, agc/U11003/C/y_reg/CLR, agc/U11003/D/next_val_reg/CLR, agc/U11003/D/prev_val_reg/CLR, agc/U11003/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#798 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__697, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11002/A/next_val_reg/PRE, agc/U11002/A/prev_val_reg/PRE, agc/U11002/A/y_reg/PRE, agc/U11002/B/next_val_reg/CLR, agc/U11002/B/prev_val_reg/CLR, agc/U11002/B/y_reg/CLR, agc/U11002/C/next_val_reg/PRE, agc/U11002/C/prev_val_reg/PRE, agc/U11002/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#799 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__698, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U11001/A/next_val_reg/CLR, agc/U11001/A/prev_val_reg/CLR, agc/U11001/A/y_reg/CLR, agc/U11001/B/next_val_reg/CLR, agc/U11001/B/prev_val_reg/CLR, agc/U11001/B/y_reg/CLR, agc/U11001/C/next_val_reg/CLR, agc/U11001/C/prev_val_reg/CLR, agc/U11001/C/y_reg/CLR, agc/U11001/D/next_val_reg/CLR, agc/U11001/D/prev_val_reg/CLR, agc/U11001/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#800 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__699, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10067/A/next_val_reg/CLR, agc/U10067/A/prev_val_reg/CLR, agc/U10067/A/y_reg/CLR, agc/U10067/B/next_val_reg/CLR, agc/U10067/B/prev_val_reg/CLR, agc/U10067/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#801 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__70, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31013/B/next_val_reg/CLR, agc/U31013/B/prev_val_reg/CLR, agc/U31013/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#802 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__700, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10066/A/next_val_reg/CLR, agc/U10066/A/prev_val_reg/CLR, agc/U10066/A/y_reg/CLR, agc/U10066/B/next_val_reg/CLR, agc/U10066/B/prev_val_reg/CLR, agc/U10066/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#803 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__701, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10065/B/next_val_reg/CLR, agc/U10065/B/y_reg/CLR, agc/U10065/A/next_val_reg/CLR, agc/U10065/A/y_reg/CLR, agc/U10065/C/next_val_reg/CLR, agc/U10065/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#804 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__702, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10064/A/next_val_reg/CLR, agc/U10064/A/prev_val_reg/CLR, agc/U10064/A/y_reg/CLR, agc/U10064/B/next_val_reg/CLR, agc/U10064/B/prev_val_reg/CLR, agc/U10064/B/y_reg/CLR, agc/U10064/C/next_val_reg/CLR, agc/U10064/C/prev_val_reg/CLR, agc/U10064/C/y_reg/CLR, agc/U10064/D/next_val_reg/CLR, agc/U10064/D/prev_val_reg/CLR, agc/U10064/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#805 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__703, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10063/A/next_val_reg/CLR, agc/U10063/A/prev_val_reg/CLR, agc/U10063/A/y_reg/CLR, agc/U10063/B/next_val_reg/PRE, agc/U10063/B/prev_val_reg/PRE, agc/U10063/B/y_reg/PRE, agc/U10063/C/next_val_reg/CLR, agc/U10063/C/prev_val_reg/CLR, agc/U10063/C/y_reg/CLR, agc/U10063/D/next_val_reg/CLR, agc/U10063/D/prev_val_reg/CLR, agc/U10063/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#806 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__704, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10062/A/next_val_reg/CLR, agc/U10062/A/prev_val_reg/CLR, agc/U10062/A/y_reg/CLR, agc/U10062/B/next_val_reg/PRE, agc/U10062/B/prev_val_reg/PRE, agc/U10062/B/y_reg/PRE, agc/U10062/C/next_val_reg/CLR, agc/U10062/C/prev_val_reg/CLR, agc/U10062/C/y_reg/CLR, agc/U10062/D/next_val_reg/CLR, agc/U10062/D/prev_val_reg/CLR, agc/U10062/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#807 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__705, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10060/A/next_val_reg/CLR, agc/U10060/A/prev_val_reg/CLR, agc/U10060/A/y_reg/CLR, agc/U10060/B/next_val_reg/PRE, agc/U10060/B/prev_val_reg/PRE, agc/U10060/B/y_reg/PRE, agc/U10060/C/next_val_reg/CLR, agc/U10060/C/prev_val_reg/CLR, agc/U10060/C/y_reg/CLR, agc/U10060/D/next_val_reg/CLR, agc/U10060/D/prev_val_reg/CLR, agc/U10060/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#808 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__706, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10059/A/next_val_reg/CLR, agc/U10059/A/prev_val_reg/CLR, agc/U10059/A/y_reg/CLR, agc/U10059/B/next_val_reg/CLR, agc/U10059/B/prev_val_reg/CLR, agc/U10059/B/y_reg/CLR, agc/U10059/C/next_val_reg/CLR, agc/U10059/C/prev_val_reg/CLR, agc/U10059/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#809 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__707, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10058/A/next_val_reg/CLR, agc/U10058/A/prev_val_reg/CLR, agc/U10058/A/y_reg/CLR, agc/U10058/B/next_val_reg/CLR, agc/U10058/B/prev_val_reg/CLR, agc/U10058/B/y_reg/CLR, agc/U10058/C/next_val_reg/CLR, agc/U10058/C/prev_val_reg/CLR, agc/U10058/C/y_reg/CLR, agc/U10058/D/next_val_reg/CLR, agc/U10058/D/prev_val_reg/CLR, agc/U10058/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#810 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__708, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10057/B/next_val_reg/CLR, agc/U10057/B/prev_val_reg/CLR, agc/U10057/B/y_reg/CLR, agc/U10057/A/next_val_reg/PRE, agc/U10057/A/prev_val_reg/PRE, agc/U10057/A/y_reg/PRE, agc/U10057/C/next_val_reg/PRE, agc/U10057/C/prev_val_reg/PRE, agc/U10057/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#811 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__709, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10056/A/next_val_reg/CLR, agc/U10056/A/prev_val_reg/CLR, agc/U10056/A/y_reg/CLR, agc/U10056/B/next_val_reg/CLR, agc/U10056/B/prev_val_reg/CLR, agc/U10056/B/y_reg/CLR, agc/U10056/C/next_val_reg/CLR, agc/U10056/C/prev_val_reg/CLR, agc/U10056/C/y_reg/CLR, agc/U10056/D/next_val_reg/CLR, agc/U10056/D/prev_val_reg/CLR, agc/U10056/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#812 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__71, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31012/A/next_val_reg/CLR, agc/U31012/A/y_reg/CLR, agc/U31012/B/next_val_reg/PRE, agc/U31012/B/y_reg/PRE, agc/U31012/C/next_val_reg/PRE, agc/U31012/C/y_reg/PRE, agc/U31012/D/next_val_reg/PRE, agc/U31012/D/y_reg/PRE, agc/U31012/E/next_val_reg/PRE, agc/U31012/E/y_reg/PRE, agc/U31012/F/next_val_reg/PRE, agc/U31012/F/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#813 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__710, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10055/A/next_val_reg/CLR, agc/U10055/A/prev_val_reg/CLR, agc/U10055/A/y_reg/CLR, agc/U10055/B/next_val_reg/CLR, agc/U10055/B/prev_val_reg/CLR, agc/U10055/B/y_reg/CLR, agc/U10055/D/next_val_reg/CLR, agc/U10055/D/prev_val_reg/CLR, agc/U10055/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#814 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__711, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10054/A/next_val_reg/PRE, agc/U10054/A/prev_val_reg/PRE, agc/U10054/A/y_reg/PRE, agc/U10054/B/next_val_reg/CLR, agc/U10054/B/prev_val_reg/CLR, agc/U10054/B/y_reg/CLR, agc/U10054/C/next_val_reg/PRE, agc/U10054/C/prev_val_reg/PRE, agc/U10054/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#815 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__712, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10053/A/next_val_reg/CLR, agc/U10053/A/prev_val_reg/CLR, agc/U10053/A/y_reg/CLR, agc/U10053/B/next_val_reg/CLR, agc/U10053/B/prev_val_reg/CLR, agc/U10053/B/y_reg/CLR, agc/U10053/C/next_val_reg/CLR, agc/U10053/C/prev_val_reg/CLR, agc/U10053/C/y_reg/CLR, agc/U10053/D/next_val_reg/CLR, agc/U10053/D/prev_val_reg/CLR, agc/U10053/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#816 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__713, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10052/A/next_val_reg/PRE, agc/U10052/A/prev_val_reg/PRE, agc/U10052/A/y_reg/PRE, agc/U10052/B/next_val_reg/PRE, agc/U10052/B/prev_val_reg/PRE, agc/U10052/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#817 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__714, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10051/A/next_val_reg/CLR, agc/U10051/A/prev_val_reg/CLR, agc/U10051/A/y_reg/CLR, agc/U10051/B/next_val_reg/CLR, agc/U10051/B/prev_val_reg/CLR, agc/U10051/B/y_reg/CLR, agc/U10051/C/next_val_reg/CLR, agc/U10051/C/prev_val_reg/CLR, agc/U10051/C/y_reg/CLR, agc/U10051/D/next_val_reg/CLR, agc/U10051/D/prev_val_reg/CLR, agc/U10051/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#818 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__715, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10049/A/next_val_reg/CLR, agc/U10049/A/prev_val_reg/CLR, agc/U10049/A/y_reg/CLR, agc/U10049/B/next_val_reg/CLR, agc/U10049/B/prev_val_reg/CLR, agc/U10049/B/y_reg/CLR, agc/U10049/C/next_val_reg/CLR, agc/U10049/C/prev_val_reg/CLR, agc/U10049/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#819 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__716, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10048/A/next_val_reg/CLR, agc/U10048/A/prev_val_reg/CLR, agc/U10048/A/y_reg/CLR, agc/U10048/B/next_val_reg/CLR, agc/U10048/B/prev_val_reg/CLR, agc/U10048/B/y_reg/CLR, agc/U10048/C/next_val_reg/CLR, agc/U10048/C/prev_val_reg/CLR, agc/U10048/C/y_reg/CLR, agc/U10048/D/next_val_reg/CLR, agc/U10048/D/prev_val_reg/CLR, agc/U10048/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#820 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__717, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10047/A/next_val_reg/CLR, agc/U10047/A/prev_val_reg/CLR, agc/U10047/A/y_reg/CLR, agc/U10047/B/next_val_reg/CLR, agc/U10047/B/prev_val_reg/CLR, agc/U10047/B/y_reg/CLR, agc/U10047/C/next_val_reg/PRE, agc/U10047/C/prev_val_reg/PRE, agc/U10047/C/y_reg/PRE, agc/U10047/D/next_val_reg/CLR, agc/U10047/D/prev_val_reg/CLR, agc/U10047/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#821 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__718, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10046/A/next_val_reg/CLR, agc/U10046/A/prev_val_reg/CLR, agc/U10046/A/y_reg/CLR, agc/U10046/B/next_val_reg/CLR, agc/U10046/B/prev_val_reg/CLR, agc/U10046/B/y_reg/CLR, agc/U10046/C/next_val_reg/PRE, agc/U10046/C/prev_val_reg/PRE, agc/U10046/C/y_reg/PRE, agc/U10046/D/next_val_reg/CLR, agc/U10046/D/prev_val_reg/CLR, agc/U10046/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#822 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__719, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10045/B/next_val_reg/CLR, agc/U10045/B/prev_val_reg/CLR, agc/U10045/B/y_reg/CLR, agc/U10045/C/next_val_reg/PRE, agc/U10045/C/prev_val_reg/PRE, agc/U10045/C/y_reg/PRE, agc/U10045/D/next_val_reg/CLR, agc/U10045/D/prev_val_reg/CLR, agc/U10045/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#823 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__72, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31011/A/next_val_reg/CLR, agc/U31011/A/y_reg/CLR, agc/U31011/B/next_val_reg/CLR, agc/U31011/B/y_reg/CLR, agc/U31011/C/next_val_reg/CLR, agc/U31011/C/y_reg/CLR, agc/U31011/D/next_val_reg/CLR, agc/U31011/D/y_reg/CLR, agc/U31011/E/next_val_reg/CLR, agc/U31011/E/y_reg/CLR, agc/U31011/F/next_val_reg/CLR, agc/U31011/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#824 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__720, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10044/A/next_val_reg/CLR, agc/U10044/A/prev_val_reg/CLR, agc/U10044/A/y_reg/CLR, agc/U10044/B/next_val_reg/CLR, agc/U10044/B/prev_val_reg/CLR, agc/U10044/B/y_reg/CLR, agc/U10044/C/next_val_reg/CLR, agc/U10044/C/prev_val_reg/CLR, agc/U10044/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#825 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__721, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10043/A/next_val_reg/CLR, agc/U10043/A/prev_val_reg/CLR, agc/U10043/A/y_reg/CLR, agc/U10043/B/next_val_reg/CLR, agc/U10043/B/prev_val_reg/CLR, agc/U10043/B/y_reg/CLR, agc/U10043/C/next_val_reg/CLR, agc/U10043/C/prev_val_reg/CLR, agc/U10043/C/y_reg/CLR, agc/U10043/D/next_val_reg/CLR, agc/U10043/D/prev_val_reg/CLR, agc/U10043/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#826 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__722, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10042/B/next_val_reg/CLR, agc/U10042/B/prev_val_reg/CLR, agc/U10042/B/y_reg/CLR, agc/U10042/A/next_val_reg/PRE, agc/U10042/A/prev_val_reg/PRE, agc/U10042/A/y_reg/PRE, agc/U10042/C/next_val_reg/PRE, agc/U10042/C/prev_val_reg/PRE, agc/U10042/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#827 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__723, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10040/A/next_val_reg/CLR, agc/U10040/A/prev_val_reg/CLR, agc/U10040/A/y_reg/CLR, agc/U10040/B/next_val_reg/CLR, agc/U10040/B/prev_val_reg/CLR, agc/U10040/B/y_reg/CLR, agc/U10040/C/next_val_reg/CLR, agc/U10040/C/prev_val_reg/CLR, agc/U10040/C/y_reg/CLR, agc/U10040/D/next_val_reg/CLR, agc/U10040/D/prev_val_reg/CLR, agc/U10040/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#828 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__724, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10039/C/next_val_reg/CLR, agc/U10039/C/y_reg/CLR, agc/U10039/A/next_val_reg/CLR, agc/U10039/A/y_reg/CLR, agc/U10039/B/next_val_reg/CLR, agc/U10039/B/y_reg/CLR, agc/U10039/D/next_val_reg/CLR, agc/U10039/D/y_reg/CLR, agc/U10039/F/next_val_reg/CLR, agc/U10039/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#829 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__725, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10038/B/next_val_reg/CLR, agc/U10038/B/prev_val_reg/CLR, agc/U10038/B/y_reg/CLR, agc/U10038/C/next_val_reg/CLR, agc/U10038/C/prev_val_reg/CLR, agc/U10038/C/y_reg/CLR, agc/U10038/A/next_val_reg/PRE, agc/U10038/A/prev_val_reg/PRE, agc/U10038/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#830 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__726, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10037/A/next_val_reg/CLR, agc/U10037/A/prev_val_reg/CLR, agc/U10037/A/y_reg/CLR, agc/U10037/B/next_val_reg/CLR, agc/U10037/B/prev_val_reg/CLR, agc/U10037/B/y_reg/CLR, agc/U10037/C/next_val_reg/CLR, agc/U10037/C/prev_val_reg/CLR, agc/U10037/C/y_reg/CLR, agc/U10037/D/next_val_reg/CLR, agc/U10037/D/prev_val_reg/CLR, agc/U10037/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#831 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__727, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10036/A/next_val_reg/PRE, agc/U10036/A/prev_val_reg/PRE, agc/U10036/A/y_reg/PRE, agc/U10036/B/next_val_reg/CLR, agc/U10036/B/prev_val_reg/CLR, agc/U10036/B/y_reg/CLR, agc/U10036/C/next_val_reg/PRE, agc/U10036/C/prev_val_reg/PRE, agc/U10036/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#832 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__728, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10035/A/next_val_reg/CLR, agc/U10035/A/prev_val_reg/CLR, agc/U10035/A/y_reg/CLR, agc/U10035/B/next_val_reg/CLR, agc/U10035/B/prev_val_reg/CLR, agc/U10035/B/y_reg/CLR, agc/U10035/C/next_val_reg/CLR, agc/U10035/C/prev_val_reg/CLR, agc/U10035/C/y_reg/CLR, agc/U10035/D/next_val_reg/CLR, agc/U10035/D/prev_val_reg/CLR, agc/U10035/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#833 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__729, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10034/B/next_val_reg/CLR, agc/U10034/B/y_reg/CLR, agc/U10034/A/next_val_reg/CLR, agc/U10034/A/y_reg/CLR, agc/U10034/C/next_val_reg/CLR, agc/U10034/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#834 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__73, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U31002/A/next_val_reg/CLR, agc/U31002/A/y_reg/CLR, agc/U31002/B/next_val_reg/CLR, agc/U31002/B/y_reg/CLR, agc/U31002/C/next_val_reg/CLR, agc/U31002/C/y_reg/CLR, agc/U31002/D/next_val_reg/CLR, agc/U31002/D/y_reg/CLR, agc/U31002/E/next_val_reg/CLR, agc/U31002/E/y_reg/CLR, agc/U31002/F/next_val_reg/CLR, agc/U31002/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#835 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__730, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10033/A/next_val_reg/CLR, agc/U10033/A/prev_val_reg/CLR, agc/U10033/A/y_reg/CLR, agc/U10033/B/next_val_reg/CLR, agc/U10033/B/prev_val_reg/CLR, agc/U10033/B/y_reg/CLR, agc/U10033/C/next_val_reg/CLR, agc/U10033/C/prev_val_reg/CLR, agc/U10033/C/y_reg/CLR, agc/U10033/D/next_val_reg/CLR, agc/U10033/D/prev_val_reg/CLR, agc/U10033/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#836 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__731, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10032/A/next_val_reg/CLR, agc/U10032/A/prev_val_reg/CLR, agc/U10032/A/y_reg/CLR, agc/U10032/B/next_val_reg/CLR, agc/U10032/B/prev_val_reg/CLR, agc/U10032/B/y_reg/CLR, agc/U10032/C/next_val_reg/CLR, agc/U10032/C/prev_val_reg/CLR, agc/U10032/C/y_reg/CLR, agc/U10032/D/next_val_reg/CLR, agc/U10032/D/prev_val_reg/CLR, agc/U10032/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#837 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__732, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10031/A/next_val_reg/CLR, agc/U10031/A/prev_val_reg/CLR, agc/U10031/A/y_reg/CLR, agc/U10031/C/next_val_reg/CLR, agc/U10031/C/prev_val_reg/CLR, agc/U10031/C/y_reg/CLR, agc/U10031/B/next_val_reg/PRE, agc/U10031/B/prev_val_reg/PRE, agc/U10031/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#838 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__733, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10030/A/next_val_reg/CLR, agc/U10030/A/prev_val_reg/CLR, agc/U10030/A/y_reg/CLR, agc/U10030/B/next_val_reg/PRE, agc/U10030/B/prev_val_reg/PRE, agc/U10030/B/y_reg/PRE, agc/U10030/C/next_val_reg/CLR, agc/U10030/C/prev_val_reg/CLR, agc/U10030/C/y_reg/CLR, agc/U10030/D/next_val_reg/CLR, agc/U10030/D/prev_val_reg/CLR, agc/U10030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#839 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__734, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10029/A/next_val_reg/CLR, agc/U10029/A/prev_val_reg/CLR, agc/U10029/A/y_reg/CLR, agc/U10029/B/next_val_reg/PRE, agc/U10029/B/prev_val_reg/PRE, agc/U10029/B/y_reg/PRE, agc/U10029/C/next_val_reg/CLR, agc/U10029/C/prev_val_reg/CLR, agc/U10029/C/y_reg/CLR, agc/U10029/D/next_val_reg/CLR, agc/U10029/D/prev_val_reg/CLR, agc/U10029/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#840 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__735, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10027/A/next_val_reg/CLR, agc/U10027/A/prev_val_reg/CLR, agc/U10027/A/y_reg/CLR, agc/U10027/B/next_val_reg/PRE, agc/U10027/B/prev_val_reg/PRE, agc/U10027/B/y_reg/PRE, agc/U10027/C/next_val_reg/CLR, agc/U10027/C/prev_val_reg/CLR, agc/U10027/C/y_reg/CLR, agc/U10027/D/next_val_reg/CLR, agc/U10027/D/prev_val_reg/CLR, agc/U10027/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#841 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__736, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10026/A/next_val_reg/CLR, agc/U10026/A/prev_val_reg/CLR, agc/U10026/A/y_reg/CLR, agc/U10026/B/next_val_reg/CLR, agc/U10026/B/prev_val_reg/CLR, agc/U10026/B/y_reg/CLR, agc/U10026/C/next_val_reg/CLR, agc/U10026/C/prev_val_reg/CLR, agc/U10026/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#842 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__737, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10025/A/next_val_reg/CLR, agc/U10025/A/prev_val_reg/CLR, agc/U10025/A/y_reg/CLR, agc/U10025/B/next_val_reg/CLR, agc/U10025/B/prev_val_reg/CLR, agc/U10025/B/y_reg/CLR, agc/U10025/C/next_val_reg/CLR, agc/U10025/C/prev_val_reg/CLR, agc/U10025/C/y_reg/CLR, agc/U10025/D/next_val_reg/CLR, agc/U10025/D/prev_val_reg/CLR, agc/U10025/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#843 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__738, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10024/B/next_val_reg/CLR, agc/U10024/B/prev_val_reg/CLR, agc/U10024/B/y_reg/CLR, agc/U10024/A/next_val_reg/PRE, agc/U10024/A/prev_val_reg/PRE, agc/U10024/A/y_reg/PRE, agc/U10024/C/next_val_reg/PRE, agc/U10024/C/prev_val_reg/PRE, agc/U10024/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#844 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__739, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10023/A/next_val_reg/CLR, agc/U10023/A/prev_val_reg/CLR, agc/U10023/A/y_reg/CLR, agc/U10023/B/next_val_reg/CLR, agc/U10023/B/prev_val_reg/CLR, agc/U10023/B/y_reg/CLR, agc/U10023/C/next_val_reg/CLR, agc/U10023/C/prev_val_reg/CLR, agc/U10023/C/y_reg/CLR, agc/U10023/D/next_val_reg/CLR, agc/U10023/D/prev_val_reg/CLR, agc/U10023/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#845 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__74, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24037/A/next_val_reg/CLR, agc/U24037/A/prev_val_reg/CLR, agc/U24037/A/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#846 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__740, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10022/A/next_val_reg/PRE, agc/U10022/A/prev_val_reg/PRE, agc/U10022/A/y_reg/PRE, agc/U10022/B/next_val_reg/CLR, agc/U10022/B/prev_val_reg/CLR, agc/U10022/B/y_reg/CLR, agc/U10022/C/next_val_reg/CLR, agc/U10022/C/prev_val_reg/CLR, agc/U10022/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#847 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__741, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10021/A/next_val_reg/CLR, agc/U10021/A/prev_val_reg/CLR, agc/U10021/A/y_reg/CLR, agc/U10021/B/next_val_reg/CLR, agc/U10021/B/prev_val_reg/CLR, agc/U10021/B/y_reg/CLR, agc/U10021/C/next_val_reg/CLR, agc/U10021/C/prev_val_reg/CLR, agc/U10021/C/y_reg/CLR, agc/U10021/D/next_val_reg/CLR, agc/U10021/D/prev_val_reg/CLR, agc/U10021/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#848 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__742, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10020/A/next_val_reg/PRE, agc/U10020/A/prev_val_reg/PRE, agc/U10020/A/y_reg/PRE, agc/U10020/B/next_val_reg/CLR, agc/U10020/B/prev_val_reg/CLR, agc/U10020/B/y_reg/CLR, agc/U10020/C/next_val_reg/PRE, agc/U10020/C/prev_val_reg/PRE, agc/U10020/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#849 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__743, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10019/A/next_val_reg/CLR, agc/U10019/A/prev_val_reg/CLR, agc/U10019/A/y_reg/CLR, agc/U10019/B/next_val_reg/CLR, agc/U10019/B/prev_val_reg/CLR, agc/U10019/B/y_reg/CLR, agc/U10019/C/next_val_reg/CLR, agc/U10019/C/prev_val_reg/CLR, agc/U10019/C/y_reg/CLR, agc/U10019/D/next_val_reg/CLR, agc/U10019/D/prev_val_reg/CLR, agc/U10019/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#850 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__744, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10018/A/next_val_reg/PRE, agc/U10018/A/prev_val_reg/PRE, agc/U10018/A/y_reg/PRE, agc/U10018/B/next_val_reg/PRE, agc/U10018/B/prev_val_reg/PRE, agc/U10018/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#851 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__745, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10017/B/next_val_reg/CLR, agc/U10017/B/prev_val_reg/CLR, agc/U10017/B/y_reg/CLR, agc/U10017/C/next_val_reg/CLR, agc/U10017/C/prev_val_reg/CLR, agc/U10017/C/y_reg/CLR, agc/U10017/A/next_val_reg/PRE, agc/U10017/A/prev_val_reg/PRE, agc/U10017/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#852 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__746, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10016/A/next_val_reg/CLR, agc/U10016/A/prev_val_reg/CLR, agc/U10016/A/y_reg/CLR, agc/U10016/B/next_val_reg/CLR, agc/U10016/B/prev_val_reg/CLR, agc/U10016/B/y_reg/CLR, agc/U10016/C/next_val_reg/CLR, agc/U10016/C/prev_val_reg/CLR, agc/U10016/C/y_reg/CLR, agc/U10016/D/next_val_reg/CLR, agc/U10016/D/prev_val_reg/CLR, agc/U10016/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#853 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__747, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10015/B/next_val_reg/CLR, agc/U10015/B/prev_val_reg/CLR, agc/U10015/B/y_reg/CLR, agc/U10015/A/next_val_reg/PRE, agc/U10015/A/prev_val_reg/PRE, agc/U10015/A/y_reg/PRE, agc/U10015/C/next_val_reg/PRE, agc/U10015/C/prev_val_reg/PRE, agc/U10015/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#854 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__748, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10014/A/next_val_reg/CLR, agc/U10014/A/prev_val_reg/CLR, agc/U10014/A/y_reg/CLR, agc/U10014/B/next_val_reg/CLR, agc/U10014/B/prev_val_reg/CLR, agc/U10014/B/y_reg/CLR, agc/U10014/C/next_val_reg/CLR, agc/U10014/C/prev_val_reg/CLR, agc/U10014/C/y_reg/CLR, agc/U10014/D/next_val_reg/CLR, agc/U10014/D/prev_val_reg/CLR, agc/U10014/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#855 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__749, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10012/A/next_val_reg/CLR, agc/U10012/A/prev_val_reg/CLR, agc/U10012/A/y_reg/CLR, agc/U10012/B/next_val_reg/CLR, agc/U10012/B/prev_val_reg/CLR, agc/U10012/B/y_reg/CLR, agc/U10012/C/next_val_reg/PRE, agc/U10012/C/prev_val_reg/PRE, agc/U10012/C/y_reg/PRE, agc/U10012/D/next_val_reg/CLR, agc/U10012/D/prev_val_reg/CLR, agc/U10012/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#856 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__75, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24035/A/next_val_reg/CLR, agc/U24035/A/prev_val_reg/CLR, agc/U24035/A/y_reg/CLR, agc/U24035/B/next_val_reg/CLR, agc/U24035/B/prev_val_reg/CLR, agc/U24035/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#857 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__750, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10011/A/next_val_reg/CLR, agc/U10011/A/prev_val_reg/CLR, agc/U10011/A/y_reg/CLR, agc/U10011/B/next_val_reg/CLR, agc/U10011/B/prev_val_reg/CLR, agc/U10011/B/y_reg/CLR, agc/U10011/C/next_val_reg/CLR, agc/U10011/C/prev_val_reg/CLR, agc/U10011/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#858 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__751, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10010/A/next_val_reg/CLR, agc/U10010/A/prev_val_reg/CLR, agc/U10010/A/y_reg/CLR, agc/U10010/B/next_val_reg/CLR, agc/U10010/B/prev_val_reg/CLR, agc/U10010/B/y_reg/CLR, agc/U10010/C/next_val_reg/PRE, agc/U10010/C/prev_val_reg/PRE, agc/U10010/C/y_reg/PRE, agc/U10010/D/next_val_reg/CLR, agc/U10010/D/prev_val_reg/CLR, agc/U10010/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#859 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__752, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10009/A/next_val_reg/CLR, agc/U10009/A/prev_val_reg/CLR, agc/U10009/A/y_reg/CLR, agc/U10009/B/next_val_reg/CLR, agc/U10009/B/prev_val_reg/CLR, agc/U10009/B/y_reg/CLR, agc/U10009/C/next_val_reg/PRE, agc/U10009/C/prev_val_reg/PRE, agc/U10009/C/y_reg/PRE, agc/U10009/D/next_val_reg/CLR, agc/U10009/D/prev_val_reg/CLR, agc/U10009/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#860 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__753, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10008/A/next_val_reg/CLR, agc/U10008/A/prev_val_reg/CLR, agc/U10008/A/y_reg/CLR, agc/U10008/B/next_val_reg/CLR, agc/U10008/B/prev_val_reg/CLR, agc/U10008/B/y_reg/CLR, agc/U10008/C/next_val_reg/CLR, agc/U10008/C/prev_val_reg/CLR, agc/U10008/C/y_reg/CLR, agc/U10008/D/next_val_reg/CLR, agc/U10008/D/prev_val_reg/CLR, agc/U10008/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#861 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__754, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10006/A/next_val_reg/CLR, agc/U10006/A/prev_val_reg/CLR, agc/U10006/A/y_reg/CLR, agc/U10006/B/next_val_reg/CLR, agc/U10006/B/prev_val_reg/CLR, agc/U10006/B/y_reg/CLR, agc/U10006/C/next_val_reg/CLR, agc/U10006/C/prev_val_reg/CLR, agc/U10006/C/y_reg/CLR, agc/U10006/D/next_val_reg/CLR, agc/U10006/D/prev_val_reg/CLR, agc/U10006/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#862 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__755, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10005/C/next_val_reg/CLR, agc/U10005/C/y_reg/CLR, agc/U10005/A/next_val_reg/CLR, agc/U10005/A/y_reg/CLR, agc/U10005/B/next_val_reg/CLR, agc/U10005/B/y_reg/CLR, agc/U10005/D/next_val_reg/CLR, agc/U10005/D/y_reg/CLR, agc/U10005/F/next_val_reg/CLR, agc/U10005/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#863 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__756, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10004/A/next_val_reg/CLR, agc/U10004/A/prev_val_reg/CLR, agc/U10004/A/y_reg/CLR, agc/U10004/B/next_val_reg/CLR, agc/U10004/B/prev_val_reg/CLR, agc/U10004/B/y_reg/CLR, agc/U10004/C/next_val_reg/CLR, agc/U10004/C/prev_val_reg/CLR, agc/U10004/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#864 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__757, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10003/A/next_val_reg/CLR, agc/U10003/A/prev_val_reg/CLR, agc/U10003/A/y_reg/CLR, agc/U10003/B/next_val_reg/CLR, agc/U10003/B/prev_val_reg/CLR, agc/U10003/B/y_reg/CLR, agc/U10003/C/next_val_reg/CLR, agc/U10003/C/prev_val_reg/CLR, agc/U10003/C/y_reg/CLR, agc/U10003/D/next_val_reg/CLR, agc/U10003/D/prev_val_reg/CLR, agc/U10003/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#865 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__758, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10002/A/next_val_reg/PRE, agc/U10002/A/prev_val_reg/PRE, agc/U10002/A/y_reg/PRE, agc/U10002/B/next_val_reg/CLR, agc/U10002/B/prev_val_reg/CLR, agc/U10002/B/y_reg/CLR, agc/U10002/C/next_val_reg/PRE, agc/U10002/C/prev_val_reg/PRE, agc/U10002/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#866 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__759, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U10001/A/next_val_reg/CLR, agc/U10001/A/prev_val_reg/CLR, agc/U10001/A/y_reg/CLR, agc/U10001/B/next_val_reg/CLR, agc/U10001/B/prev_val_reg/CLR, agc/U10001/B/y_reg/CLR, agc/U10001/C/next_val_reg/CLR, agc/U10001/C/prev_val_reg/CLR, agc/U10001/C/y_reg/CLR, agc/U10001/D/next_val_reg/CLR, agc/U10001/D/prev_val_reg/CLR, agc/U10001/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#867 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__76, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24034/A/next_val_reg/CLR, agc/U24034/A/prev_val_reg/CLR, agc/U24034/A/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#868 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__760, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9067/A/next_val_reg/CLR, agc/U9067/A/prev_val_reg/CLR, agc/U9067/A/y_reg/CLR, agc/U9067/B/next_val_reg/CLR, agc/U9067/B/prev_val_reg/CLR, agc/U9067/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#869 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__761, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9066/A/next_val_reg/CLR, agc/U9066/A/prev_val_reg/CLR, agc/U9066/A/y_reg/CLR, agc/U9066/B/next_val_reg/CLR, agc/U9066/B/prev_val_reg/CLR, agc/U9066/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#870 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__762, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9065/B/next_val_reg/CLR, agc/U9065/B/y_reg/CLR, agc/U9065/A/next_val_reg/CLR, agc/U9065/A/y_reg/CLR, agc/U9065/C/next_val_reg/CLR, agc/U9065/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#871 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__763, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9064/A/next_val_reg/CLR, agc/U9064/A/prev_val_reg/CLR, agc/U9064/A/y_reg/CLR, agc/U9064/B/next_val_reg/CLR, agc/U9064/B/prev_val_reg/CLR, agc/U9064/B/y_reg/CLR, agc/U9064/C/next_val_reg/CLR, agc/U9064/C/prev_val_reg/CLR, agc/U9064/C/y_reg/CLR, agc/U9064/D/next_val_reg/CLR, agc/U9064/D/prev_val_reg/CLR, agc/U9064/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#872 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__764, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9063/A/next_val_reg/CLR, agc/U9063/A/prev_val_reg/CLR, agc/U9063/A/y_reg/CLR, agc/U9063/B/next_val_reg/PRE, agc/U9063/B/prev_val_reg/PRE, agc/U9063/B/y_reg/PRE, agc/U9063/C/next_val_reg/CLR, agc/U9063/C/prev_val_reg/CLR, agc/U9063/C/y_reg/CLR, agc/U9063/D/next_val_reg/CLR, agc/U9063/D/prev_val_reg/CLR, agc/U9063/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#873 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__765, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9062/A/next_val_reg/CLR, agc/U9062/A/prev_val_reg/CLR, agc/U9062/A/y_reg/CLR, agc/U9062/B/next_val_reg/PRE, agc/U9062/B/prev_val_reg/PRE, agc/U9062/B/y_reg/PRE, agc/U9062/C/next_val_reg/CLR, agc/U9062/C/prev_val_reg/CLR, agc/U9062/C/y_reg/CLR, agc/U9062/D/next_val_reg/CLR, agc/U9062/D/prev_val_reg/CLR, agc/U9062/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#874 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__766, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9060/A/next_val_reg/CLR, agc/U9060/A/prev_val_reg/CLR, agc/U9060/A/y_reg/CLR, agc/U9060/B/next_val_reg/PRE, agc/U9060/B/prev_val_reg/PRE, agc/U9060/B/y_reg/PRE, agc/U9060/C/next_val_reg/CLR, agc/U9060/C/prev_val_reg/CLR, agc/U9060/C/y_reg/CLR, agc/U9060/D/next_val_reg/CLR, agc/U9060/D/prev_val_reg/CLR, agc/U9060/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#875 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__767, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9059/A/next_val_reg/CLR, agc/U9059/A/prev_val_reg/CLR, agc/U9059/A/y_reg/CLR, agc/U9059/B/next_val_reg/CLR, agc/U9059/B/prev_val_reg/CLR, agc/U9059/B/y_reg/CLR, agc/U9059/C/next_val_reg/CLR, agc/U9059/C/prev_val_reg/CLR, agc/U9059/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#876 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__768, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9058/A/next_val_reg/CLR, agc/U9058/A/prev_val_reg/CLR, agc/U9058/A/y_reg/CLR, agc/U9058/B/next_val_reg/CLR, agc/U9058/B/prev_val_reg/CLR, agc/U9058/B/y_reg/CLR, agc/U9058/C/next_val_reg/CLR, agc/U9058/C/prev_val_reg/CLR, agc/U9058/C/y_reg/CLR, agc/U9058/D/next_val_reg/CLR, agc/U9058/D/prev_val_reg/CLR, agc/U9058/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#877 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__769, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9057/B/next_val_reg/CLR, agc/U9057/B/prev_val_reg/CLR, agc/U9057/B/y_reg/CLR, agc/U9057/A/next_val_reg/PRE, agc/U9057/A/prev_val_reg/PRE, agc/U9057/A/y_reg/PRE, agc/U9057/C/next_val_reg/PRE, agc/U9057/C/prev_val_reg/PRE, agc/U9057/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#878 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__77, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24033/A/next_val_reg/PRE, agc/U24033/A/y_reg/PRE, agc/U24033/B/next_val_reg/PRE, agc/U24033/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#879 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__770, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9056/A/next_val_reg/CLR, agc/U9056/A/prev_val_reg/CLR, agc/U9056/A/y_reg/CLR, agc/U9056/B/next_val_reg/CLR, agc/U9056/B/prev_val_reg/CLR, agc/U9056/B/y_reg/CLR, agc/U9056/C/next_val_reg/CLR, agc/U9056/C/prev_val_reg/CLR, agc/U9056/C/y_reg/CLR, agc/U9056/D/next_val_reg/CLR, agc/U9056/D/prev_val_reg/CLR, agc/U9056/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#880 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__771, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9055/A/next_val_reg/CLR, agc/U9055/A/prev_val_reg/CLR, agc/U9055/A/y_reg/CLR, agc/U9055/B/next_val_reg/CLR, agc/U9055/B/prev_val_reg/CLR, agc/U9055/B/y_reg/CLR, agc/U9055/D/next_val_reg/CLR, agc/U9055/D/prev_val_reg/CLR, agc/U9055/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#881 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__772, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9054/A/next_val_reg/PRE, agc/U9054/A/prev_val_reg/PRE, agc/U9054/A/y_reg/PRE, agc/U9054/B/next_val_reg/CLR, agc/U9054/B/prev_val_reg/CLR, agc/U9054/B/y_reg/CLR, agc/U9054/C/next_val_reg/PRE, agc/U9054/C/prev_val_reg/PRE, agc/U9054/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#882 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__773, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9053/A/next_val_reg/CLR, agc/U9053/A/prev_val_reg/CLR, agc/U9053/A/y_reg/CLR, agc/U9053/B/next_val_reg/CLR, agc/U9053/B/prev_val_reg/CLR, agc/U9053/B/y_reg/CLR, agc/U9053/C/next_val_reg/CLR, agc/U9053/C/prev_val_reg/CLR, agc/U9053/C/y_reg/CLR, agc/U9053/D/next_val_reg/CLR, agc/U9053/D/prev_val_reg/CLR, agc/U9053/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#883 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__774, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9052/A/next_val_reg/PRE, agc/U9052/A/prev_val_reg/PRE, agc/U9052/A/y_reg/PRE, agc/U9052/B/next_val_reg/PRE, agc/U9052/B/prev_val_reg/PRE, agc/U9052/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#884 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__775, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9051/A/next_val_reg/CLR, agc/U9051/A/prev_val_reg/CLR, agc/U9051/A/y_reg/CLR, agc/U9051/B/next_val_reg/CLR, agc/U9051/B/prev_val_reg/CLR, agc/U9051/B/y_reg/CLR, agc/U9051/C/next_val_reg/CLR, agc/U9051/C/prev_val_reg/CLR, agc/U9051/C/y_reg/CLR, agc/U9051/D/next_val_reg/CLR, agc/U9051/D/prev_val_reg/CLR, agc/U9051/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#885 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__776, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9049/A/next_val_reg/CLR, agc/U9049/A/prev_val_reg/CLR, agc/U9049/A/y_reg/CLR, agc/U9049/B/next_val_reg/CLR, agc/U9049/B/prev_val_reg/CLR, agc/U9049/B/y_reg/CLR, agc/U9049/C/next_val_reg/CLR, agc/U9049/C/prev_val_reg/CLR, agc/U9049/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#886 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__777, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9048/A/next_val_reg/CLR, agc/U9048/A/prev_val_reg/CLR, agc/U9048/A/y_reg/CLR, agc/U9048/B/next_val_reg/CLR, agc/U9048/B/prev_val_reg/CLR, agc/U9048/B/y_reg/CLR, agc/U9048/C/next_val_reg/CLR, agc/U9048/C/prev_val_reg/CLR, agc/U9048/C/y_reg/CLR, agc/U9048/D/next_val_reg/CLR, agc/U9048/D/prev_val_reg/CLR, agc/U9048/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#887 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__778, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9047/A/next_val_reg/CLR, agc/U9047/A/prev_val_reg/CLR, agc/U9047/A/y_reg/CLR, agc/U9047/B/next_val_reg/CLR, agc/U9047/B/prev_val_reg/CLR, agc/U9047/B/y_reg/CLR, agc/U9047/C/next_val_reg/PRE, agc/U9047/C/prev_val_reg/PRE, agc/U9047/C/y_reg/PRE, agc/U9047/D/next_val_reg/CLR, agc/U9047/D/prev_val_reg/CLR, agc/U9047/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#888 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__779, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9046/A/next_val_reg/CLR, agc/U9046/A/prev_val_reg/CLR, agc/U9046/A/y_reg/CLR, agc/U9046/B/next_val_reg/CLR, agc/U9046/B/prev_val_reg/CLR, agc/U9046/B/y_reg/CLR, agc/U9046/C/next_val_reg/PRE, agc/U9046/C/prev_val_reg/PRE, agc/U9046/C/y_reg/PRE, agc/U9046/D/next_val_reg/CLR, agc/U9046/D/prev_val_reg/CLR, agc/U9046/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#889 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__78, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24032/C/next_val_reg/CLR, agc/U24032/C/prev_val_reg/CLR, agc/U24032/C/y_reg/CLR, agc/U24032/D/next_val_reg/CLR, agc/U24032/D/prev_val_reg/CLR, agc/U24032/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#890 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__780, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9045/B/next_val_reg/CLR, agc/U9045/B/prev_val_reg/CLR, agc/U9045/B/y_reg/CLR, agc/U9045/C/next_val_reg/PRE, agc/U9045/C/prev_val_reg/PRE, agc/U9045/C/y_reg/PRE, agc/U9045/D/next_val_reg/CLR, agc/U9045/D/prev_val_reg/CLR, agc/U9045/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#891 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__781, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9044/A/next_val_reg/CLR, agc/U9044/A/prev_val_reg/CLR, agc/U9044/A/y_reg/CLR, agc/U9044/B/next_val_reg/CLR, agc/U9044/B/prev_val_reg/CLR, agc/U9044/B/y_reg/CLR, agc/U9044/C/next_val_reg/CLR, agc/U9044/C/prev_val_reg/CLR, agc/U9044/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#892 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__782, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9043/A/next_val_reg/CLR, agc/U9043/A/prev_val_reg/CLR, agc/U9043/A/y_reg/CLR, agc/U9043/B/next_val_reg/CLR, agc/U9043/B/prev_val_reg/CLR, agc/U9043/B/y_reg/CLR, agc/U9043/C/next_val_reg/CLR, agc/U9043/C/prev_val_reg/CLR, agc/U9043/C/y_reg/CLR, agc/U9043/D/next_val_reg/CLR, agc/U9043/D/prev_val_reg/CLR, agc/U9043/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#893 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__783, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9042/B/next_val_reg/CLR, agc/U9042/B/prev_val_reg/CLR, agc/U9042/B/y_reg/CLR, agc/U9042/A/next_val_reg/PRE, agc/U9042/A/prev_val_reg/PRE, agc/U9042/A/y_reg/PRE, agc/U9042/C/next_val_reg/PRE, agc/U9042/C/prev_val_reg/PRE, agc/U9042/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#894 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__784, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9040/A/next_val_reg/CLR, agc/U9040/A/prev_val_reg/CLR, agc/U9040/A/y_reg/CLR, agc/U9040/B/next_val_reg/CLR, agc/U9040/B/prev_val_reg/CLR, agc/U9040/B/y_reg/CLR, agc/U9040/C/next_val_reg/CLR, agc/U9040/C/prev_val_reg/CLR, agc/U9040/C/y_reg/CLR, agc/U9040/D/next_val_reg/CLR, agc/U9040/D/prev_val_reg/CLR, agc/U9040/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#895 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__785, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9039/C/next_val_reg/CLR, agc/U9039/C/y_reg/CLR, agc/U9039/A/next_val_reg/CLR, agc/U9039/A/y_reg/CLR, agc/U9039/B/next_val_reg/CLR, agc/U9039/B/y_reg/CLR, agc/U9039/D/next_val_reg/CLR, agc/U9039/D/y_reg/CLR, agc/U9039/F/next_val_reg/CLR, agc/U9039/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#896 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__786, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9038/B/next_val_reg/CLR, agc/U9038/B/prev_val_reg/CLR, agc/U9038/B/y_reg/CLR, agc/U9038/C/next_val_reg/CLR, agc/U9038/C/prev_val_reg/CLR, agc/U9038/C/y_reg/CLR, agc/U9038/A/next_val_reg/PRE, agc/U9038/A/prev_val_reg/PRE, agc/U9038/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#897 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__787, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9037/A/next_val_reg/CLR, agc/U9037/A/prev_val_reg/CLR, agc/U9037/A/y_reg/CLR, agc/U9037/B/next_val_reg/CLR, agc/U9037/B/prev_val_reg/CLR, agc/U9037/B/y_reg/CLR, agc/U9037/C/next_val_reg/CLR, agc/U9037/C/prev_val_reg/CLR, agc/U9037/C/y_reg/CLR, agc/U9037/D/next_val_reg/CLR, agc/U9037/D/prev_val_reg/CLR, agc/U9037/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#898 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__788, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9036/A/next_val_reg/PRE, agc/U9036/A/prev_val_reg/PRE, agc/U9036/A/y_reg/PRE, agc/U9036/B/next_val_reg/CLR, agc/U9036/B/prev_val_reg/CLR, agc/U9036/B/y_reg/CLR, agc/U9036/C/next_val_reg/PRE, agc/U9036/C/prev_val_reg/PRE, agc/U9036/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#899 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__789, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9035/A/next_val_reg/CLR, agc/U9035/A/prev_val_reg/CLR, agc/U9035/A/y_reg/CLR, agc/U9035/B/next_val_reg/CLR, agc/U9035/B/prev_val_reg/CLR, agc/U9035/B/y_reg/CLR, agc/U9035/C/next_val_reg/CLR, agc/U9035/C/prev_val_reg/CLR, agc/U9035/C/y_reg/CLR, agc/U9035/D/next_val_reg/CLR, agc/U9035/D/prev_val_reg/CLR, agc/U9035/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#900 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__79, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24031/A/next_val_reg/CLR, agc/U24031/A/prev_val_reg/CLR, agc/U24031/A/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#901 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__790, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9034/B/next_val_reg/CLR, agc/U9034/B/y_reg/CLR, agc/U9034/A/next_val_reg/CLR, agc/U9034/A/y_reg/CLR, agc/U9034/C/next_val_reg/CLR, agc/U9034/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#902 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__791, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9033/A/next_val_reg/CLR, agc/U9033/A/prev_val_reg/CLR, agc/U9033/A/y_reg/CLR, agc/U9033/B/next_val_reg/CLR, agc/U9033/B/prev_val_reg/CLR, agc/U9033/B/y_reg/CLR, agc/U9033/C/next_val_reg/CLR, agc/U9033/C/prev_val_reg/CLR, agc/U9033/C/y_reg/CLR, agc/U9033/D/next_val_reg/CLR, agc/U9033/D/prev_val_reg/CLR, agc/U9033/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#903 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__792, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9032/A/next_val_reg/CLR, agc/U9032/A/prev_val_reg/CLR, agc/U9032/A/y_reg/CLR, agc/U9032/B/next_val_reg/CLR, agc/U9032/B/prev_val_reg/CLR, agc/U9032/B/y_reg/CLR, agc/U9032/C/next_val_reg/CLR, agc/U9032/C/prev_val_reg/CLR, agc/U9032/C/y_reg/CLR, agc/U9032/D/next_val_reg/CLR, agc/U9032/D/prev_val_reg/CLR, agc/U9032/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#904 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__793, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9031/A/next_val_reg/CLR, agc/U9031/A/prev_val_reg/CLR, agc/U9031/A/y_reg/CLR, agc/U9031/C/next_val_reg/CLR, agc/U9031/C/prev_val_reg/CLR, agc/U9031/C/y_reg/CLR, agc/U9031/B/next_val_reg/PRE, agc/U9031/B/prev_val_reg/PRE, agc/U9031/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#905 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__794, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9030/A/next_val_reg/CLR, agc/U9030/A/prev_val_reg/CLR, agc/U9030/A/y_reg/CLR, agc/U9030/B/next_val_reg/PRE, agc/U9030/B/prev_val_reg/PRE, agc/U9030/B/y_reg/PRE, agc/U9030/C/next_val_reg/CLR, agc/U9030/C/prev_val_reg/CLR, agc/U9030/C/y_reg/CLR, agc/U9030/D/next_val_reg/CLR, agc/U9030/D/prev_val_reg/CLR, agc/U9030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#906 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__795, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9029/A/next_val_reg/CLR, agc/U9029/A/prev_val_reg/CLR, agc/U9029/A/y_reg/CLR, agc/U9029/B/next_val_reg/PRE, agc/U9029/B/prev_val_reg/PRE, agc/U9029/B/y_reg/PRE, agc/U9029/C/next_val_reg/CLR, agc/U9029/C/prev_val_reg/CLR, agc/U9029/C/y_reg/CLR, agc/U9029/D/next_val_reg/CLR, agc/U9029/D/prev_val_reg/CLR, agc/U9029/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#907 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__796, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9027/A/next_val_reg/CLR, agc/U9027/A/prev_val_reg/CLR, agc/U9027/A/y_reg/CLR, agc/U9027/B/next_val_reg/PRE, agc/U9027/B/prev_val_reg/PRE, agc/U9027/B/y_reg/PRE, agc/U9027/C/next_val_reg/CLR, agc/U9027/C/prev_val_reg/CLR, agc/U9027/C/y_reg/CLR, agc/U9027/D/next_val_reg/CLR, agc/U9027/D/prev_val_reg/CLR, agc/U9027/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#908 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__797, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9026/A/next_val_reg/CLR, agc/U9026/A/prev_val_reg/CLR, agc/U9026/A/y_reg/CLR, agc/U9026/B/next_val_reg/CLR, agc/U9026/B/prev_val_reg/CLR, agc/U9026/B/y_reg/CLR, agc/U9026/C/next_val_reg/CLR, agc/U9026/C/prev_val_reg/CLR, agc/U9026/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#909 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__798, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9025/A/next_val_reg/CLR, agc/U9025/A/prev_val_reg/CLR, agc/U9025/A/y_reg/CLR, agc/U9025/B/next_val_reg/CLR, agc/U9025/B/prev_val_reg/CLR, agc/U9025/B/y_reg/CLR, agc/U9025/C/next_val_reg/CLR, agc/U9025/C/prev_val_reg/CLR, agc/U9025/C/y_reg/CLR, agc/U9025/D/next_val_reg/CLR, agc/U9025/D/prev_val_reg/CLR, agc/U9025/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#910 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__799, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9024/B/next_val_reg/CLR, agc/U9024/B/prev_val_reg/CLR, agc/U9024/B/y_reg/CLR, agc/U9024/A/next_val_reg/PRE, agc/U9024/A/prev_val_reg/PRE, agc/U9024/A/y_reg/PRE, agc/U9024/C/next_val_reg/PRE, agc/U9024/C/prev_val_reg/PRE, agc/U9024/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#911 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__80, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24030/A/next_val_reg/CLR, agc/U24030/A/y_reg/CLR, agc/U24030/B/next_val_reg/CLR, agc/U24030/B/y_reg/CLR, agc/U24030/E/next_val_reg/CLR, agc/U24030/E/y_reg/CLR, agc/U24030/F/next_val_reg/CLR, agc/U24030/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#912 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__800, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9023/A/next_val_reg/CLR, agc/U9023/A/prev_val_reg/CLR, agc/U9023/A/y_reg/CLR, agc/U9023/B/next_val_reg/CLR, agc/U9023/B/prev_val_reg/CLR, agc/U9023/B/y_reg/CLR, agc/U9023/C/next_val_reg/CLR, agc/U9023/C/prev_val_reg/CLR, agc/U9023/C/y_reg/CLR, agc/U9023/D/next_val_reg/CLR, agc/U9023/D/prev_val_reg/CLR, agc/U9023/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#913 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__801, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9022/A/next_val_reg/PRE, agc/U9022/A/prev_val_reg/PRE, agc/U9022/A/y_reg/PRE, agc/U9022/B/next_val_reg/CLR, agc/U9022/B/prev_val_reg/CLR, agc/U9022/B/y_reg/CLR, agc/U9022/C/next_val_reg/CLR, agc/U9022/C/prev_val_reg/CLR, agc/U9022/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#914 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__802, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9021/A/next_val_reg/CLR, agc/U9021/A/prev_val_reg/CLR, agc/U9021/A/y_reg/CLR, agc/U9021/B/next_val_reg/CLR, agc/U9021/B/prev_val_reg/CLR, agc/U9021/B/y_reg/CLR, agc/U9021/C/next_val_reg/CLR, agc/U9021/C/prev_val_reg/CLR, agc/U9021/C/y_reg/CLR, agc/U9021/D/next_val_reg/CLR, agc/U9021/D/prev_val_reg/CLR, agc/U9021/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#915 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__803, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9020/A/next_val_reg/PRE, agc/U9020/A/prev_val_reg/PRE, agc/U9020/A/y_reg/PRE, agc/U9020/B/next_val_reg/CLR, agc/U9020/B/prev_val_reg/CLR, agc/U9020/B/y_reg/CLR, agc/U9020/C/next_val_reg/PRE, agc/U9020/C/prev_val_reg/PRE, agc/U9020/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#916 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__804, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9019/A/next_val_reg/CLR, agc/U9019/A/prev_val_reg/CLR, agc/U9019/A/y_reg/CLR, agc/U9019/B/next_val_reg/CLR, agc/U9019/B/prev_val_reg/CLR, agc/U9019/B/y_reg/CLR, agc/U9019/C/next_val_reg/CLR, agc/U9019/C/prev_val_reg/CLR, agc/U9019/C/y_reg/CLR, agc/U9019/D/next_val_reg/CLR, agc/U9019/D/prev_val_reg/CLR, agc/U9019/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#917 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__805, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9018/A/next_val_reg/PRE, agc/U9018/A/prev_val_reg/PRE, agc/U9018/A/y_reg/PRE, agc/U9018/B/next_val_reg/PRE, agc/U9018/B/prev_val_reg/PRE, agc/U9018/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#918 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__806, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9017/B/next_val_reg/CLR, agc/U9017/B/prev_val_reg/CLR, agc/U9017/B/y_reg/CLR, agc/U9017/C/next_val_reg/CLR, agc/U9017/C/prev_val_reg/CLR, agc/U9017/C/y_reg/CLR, agc/U9017/A/next_val_reg/PRE, agc/U9017/A/prev_val_reg/PRE, agc/U9017/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#919 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__807, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9016/A/next_val_reg/CLR, agc/U9016/A/prev_val_reg/CLR, agc/U9016/A/y_reg/CLR, agc/U9016/B/next_val_reg/CLR, agc/U9016/B/prev_val_reg/CLR, agc/U9016/B/y_reg/CLR, agc/U9016/C/next_val_reg/CLR, agc/U9016/C/prev_val_reg/CLR, agc/U9016/C/y_reg/CLR, agc/U9016/D/next_val_reg/CLR, agc/U9016/D/prev_val_reg/CLR, agc/U9016/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#920 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__808, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9015/B/next_val_reg/CLR, agc/U9015/B/prev_val_reg/CLR, agc/U9015/B/y_reg/CLR, agc/U9015/A/next_val_reg/PRE, agc/U9015/A/prev_val_reg/PRE, agc/U9015/A/y_reg/PRE, agc/U9015/C/next_val_reg/PRE, agc/U9015/C/prev_val_reg/PRE, agc/U9015/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#921 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__809, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9014/A/next_val_reg/CLR, agc/U9014/A/prev_val_reg/CLR, agc/U9014/A/y_reg/CLR, agc/U9014/B/next_val_reg/CLR, agc/U9014/B/prev_val_reg/CLR, agc/U9014/B/y_reg/CLR, agc/U9014/C/next_val_reg/CLR, agc/U9014/C/prev_val_reg/CLR, agc/U9014/C/y_reg/CLR, agc/U9014/D/next_val_reg/CLR, agc/U9014/D/prev_val_reg/CLR, agc/U9014/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#922 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__81, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24028/A/next_val_reg/CLR, agc/U24028/A/prev_val_reg/CLR, agc/U24028/A/y_reg/CLR, agc/U24028/B/next_val_reg/CLR, agc/U24028/B/prev_val_reg/CLR, agc/U24028/B/y_reg/CLR, agc/U24028/C/next_val_reg/CLR, agc/U24028/C/prev_val_reg/CLR, agc/U24028/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#923 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__810, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9012/A/next_val_reg/CLR, agc/U9012/A/prev_val_reg/CLR, agc/U9012/A/y_reg/CLR, agc/U9012/B/next_val_reg/CLR, agc/U9012/B/prev_val_reg/CLR, agc/U9012/B/y_reg/CLR, agc/U9012/C/next_val_reg/PRE, agc/U9012/C/prev_val_reg/PRE, agc/U9012/C/y_reg/PRE, agc/U9012/D/next_val_reg/CLR, agc/U9012/D/prev_val_reg/CLR, agc/U9012/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#924 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__811, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9011/A/next_val_reg/CLR, agc/U9011/A/prev_val_reg/CLR, agc/U9011/A/y_reg/CLR, agc/U9011/B/next_val_reg/CLR, agc/U9011/B/prev_val_reg/CLR, agc/U9011/B/y_reg/CLR, agc/U9011/C/next_val_reg/CLR, agc/U9011/C/prev_val_reg/CLR, agc/U9011/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#925 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__812, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9010/A/next_val_reg/CLR, agc/U9010/A/prev_val_reg/CLR, agc/U9010/A/y_reg/CLR, agc/U9010/B/next_val_reg/CLR, agc/U9010/B/prev_val_reg/CLR, agc/U9010/B/y_reg/CLR, agc/U9010/C/next_val_reg/PRE, agc/U9010/C/prev_val_reg/PRE, agc/U9010/C/y_reg/PRE, agc/U9010/D/next_val_reg/CLR, agc/U9010/D/prev_val_reg/CLR, agc/U9010/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#926 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__813, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9009/A/next_val_reg/CLR, agc/U9009/A/prev_val_reg/CLR, agc/U9009/A/y_reg/CLR, agc/U9009/B/next_val_reg/CLR, agc/U9009/B/prev_val_reg/CLR, agc/U9009/B/y_reg/CLR, agc/U9009/C/next_val_reg/PRE, agc/U9009/C/prev_val_reg/PRE, agc/U9009/C/y_reg/PRE, agc/U9009/D/next_val_reg/CLR, agc/U9009/D/prev_val_reg/CLR, agc/U9009/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#927 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__814, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9008/A/next_val_reg/CLR, agc/U9008/A/prev_val_reg/CLR, agc/U9008/A/y_reg/CLR, agc/U9008/B/next_val_reg/CLR, agc/U9008/B/prev_val_reg/CLR, agc/U9008/B/y_reg/CLR, agc/U9008/C/next_val_reg/CLR, agc/U9008/C/prev_val_reg/CLR, agc/U9008/C/y_reg/CLR, agc/U9008/D/next_val_reg/CLR, agc/U9008/D/prev_val_reg/CLR, agc/U9008/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#928 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__815, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9006/A/next_val_reg/CLR, agc/U9006/A/prev_val_reg/CLR, agc/U9006/A/y_reg/CLR, agc/U9006/B/next_val_reg/CLR, agc/U9006/B/prev_val_reg/CLR, agc/U9006/B/y_reg/CLR, agc/U9006/C/next_val_reg/CLR, agc/U9006/C/prev_val_reg/CLR, agc/U9006/C/y_reg/CLR, agc/U9006/D/next_val_reg/CLR, agc/U9006/D/prev_val_reg/CLR, agc/U9006/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#929 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__816, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9005/C/next_val_reg/CLR, agc/U9005/C/y_reg/CLR, agc/U9005/A/next_val_reg/CLR, agc/U9005/A/y_reg/CLR, agc/U9005/B/next_val_reg/CLR, agc/U9005/B/y_reg/CLR, agc/U9005/D/next_val_reg/CLR, agc/U9005/D/y_reg/CLR, agc/U9005/F/next_val_reg/CLR, agc/U9005/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#930 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__817, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9004/A/next_val_reg/CLR, agc/U9004/A/prev_val_reg/CLR, agc/U9004/A/y_reg/CLR, agc/U9004/B/next_val_reg/CLR, agc/U9004/B/prev_val_reg/CLR, agc/U9004/B/y_reg/CLR, agc/U9004/C/next_val_reg/CLR, agc/U9004/C/prev_val_reg/CLR, agc/U9004/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#931 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__818, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9003/A/next_val_reg/CLR, agc/U9003/A/prev_val_reg/CLR, agc/U9003/A/y_reg/CLR, agc/U9003/B/next_val_reg/CLR, agc/U9003/B/prev_val_reg/CLR, agc/U9003/B/y_reg/CLR, agc/U9003/C/next_val_reg/CLR, agc/U9003/C/prev_val_reg/CLR, agc/U9003/C/y_reg/CLR, agc/U9003/D/next_val_reg/CLR, agc/U9003/D/prev_val_reg/CLR, agc/U9003/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#932 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__819, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9002/A/next_val_reg/PRE, agc/U9002/A/prev_val_reg/PRE, agc/U9002/A/y_reg/PRE, agc/U9002/B/next_val_reg/CLR, agc/U9002/B/prev_val_reg/CLR, agc/U9002/B/y_reg/CLR, agc/U9002/C/next_val_reg/PRE, agc/U9002/C/prev_val_reg/PRE, agc/U9002/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#933 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__82, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24027/A/next_val_reg/CLR, agc/U24027/A/prev_val_reg/CLR, agc/U24027/A/y_reg/CLR, agc/U24027/B/next_val_reg/CLR, agc/U24027/B/prev_val_reg/CLR, agc/U24027/B/y_reg/CLR, agc/U24027/C/next_val_reg/CLR, agc/U24027/C/prev_val_reg/CLR, agc/U24027/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#934 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__820, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U9001/A/next_val_reg/CLR, agc/U9001/A/prev_val_reg/CLR, agc/U9001/A/y_reg/CLR, agc/U9001/B/next_val_reg/CLR, agc/U9001/B/prev_val_reg/CLR, agc/U9001/B/y_reg/CLR, agc/U9001/C/next_val_reg/CLR, agc/U9001/C/prev_val_reg/CLR, agc/U9001/C/y_reg/CLR, agc/U9001/D/next_val_reg/CLR, agc/U9001/D/prev_val_reg/CLR, agc/U9001/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#935 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__821, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8067/A/next_val_reg/CLR, agc/U8067/A/prev_val_reg/CLR, agc/U8067/A/y_reg/CLR, agc/U8067/B/next_val_reg/CLR, agc/U8067/B/prev_val_reg/CLR, agc/U8067/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#936 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__822, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8066/A/next_val_reg/CLR, agc/U8066/A/prev_val_reg/CLR, agc/U8066/A/y_reg/CLR, agc/U8066/B/next_val_reg/CLR, agc/U8066/B/prev_val_reg/CLR, agc/U8066/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#937 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__823, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8065/B/next_val_reg/CLR, agc/U8065/B/y_reg/CLR, agc/U8065/A/next_val_reg/CLR, agc/U8065/A/y_reg/CLR, agc/U8065/C/next_val_reg/CLR, agc/U8065/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#938 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__824, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8064/A/next_val_reg/CLR, agc/U8064/A/prev_val_reg/CLR, agc/U8064/A/y_reg/CLR, agc/U8064/B/next_val_reg/CLR, agc/U8064/B/prev_val_reg/CLR, agc/U8064/B/y_reg/CLR, agc/U8064/C/next_val_reg/CLR, agc/U8064/C/prev_val_reg/CLR, agc/U8064/C/y_reg/CLR, agc/U8064/D/next_val_reg/CLR, agc/U8064/D/prev_val_reg/CLR, agc/U8064/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#939 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__825, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8063/A/next_val_reg/CLR, agc/U8063/A/prev_val_reg/CLR, agc/U8063/A/y_reg/CLR, agc/U8063/B/next_val_reg/PRE, agc/U8063/B/prev_val_reg/PRE, agc/U8063/B/y_reg/PRE, agc/U8063/C/next_val_reg/CLR, agc/U8063/C/prev_val_reg/CLR, agc/U8063/C/y_reg/CLR, agc/U8063/D/next_val_reg/CLR, agc/U8063/D/prev_val_reg/CLR, agc/U8063/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#940 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__826, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8062/A/next_val_reg/CLR, agc/U8062/A/prev_val_reg/CLR, agc/U8062/A/y_reg/CLR, agc/U8062/B/next_val_reg/PRE, agc/U8062/B/prev_val_reg/PRE, agc/U8062/B/y_reg/PRE, agc/U8062/C/next_val_reg/CLR, agc/U8062/C/prev_val_reg/CLR, agc/U8062/C/y_reg/CLR, agc/U8062/D/next_val_reg/CLR, agc/U8062/D/prev_val_reg/CLR, agc/U8062/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#941 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__827, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8060/A/next_val_reg/CLR, agc/U8060/A/prev_val_reg/CLR, agc/U8060/A/y_reg/CLR, agc/U8060/B/next_val_reg/PRE, agc/U8060/B/prev_val_reg/PRE, agc/U8060/B/y_reg/PRE, agc/U8060/C/next_val_reg/CLR, agc/U8060/C/prev_val_reg/CLR, agc/U8060/C/y_reg/CLR, agc/U8060/D/next_val_reg/CLR, agc/U8060/D/prev_val_reg/CLR, agc/U8060/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#942 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__828, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8059/A/next_val_reg/CLR, agc/U8059/A/prev_val_reg/CLR, agc/U8059/A/y_reg/CLR, agc/U8059/B/next_val_reg/CLR, agc/U8059/B/prev_val_reg/CLR, agc/U8059/B/y_reg/CLR, agc/U8059/C/next_val_reg/CLR, agc/U8059/C/prev_val_reg/CLR, agc/U8059/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#943 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__829, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8058/A/next_val_reg/CLR, agc/U8058/A/prev_val_reg/CLR, agc/U8058/A/y_reg/CLR, agc/U8058/B/next_val_reg/CLR, agc/U8058/B/prev_val_reg/CLR, agc/U8058/B/y_reg/CLR, agc/U8058/C/next_val_reg/CLR, agc/U8058/C/prev_val_reg/CLR, agc/U8058/C/y_reg/CLR, agc/U8058/D/next_val_reg/CLR, agc/U8058/D/prev_val_reg/CLR, agc/U8058/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#944 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__83, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24026/B/next_val_reg/CLR, agc/U24026/B/y_reg/CLR, agc/U24026/C/next_val_reg/CLR, agc/U24026/C/y_reg/CLR, agc/U24026/D/next_val_reg/CLR, agc/U24026/D/y_reg/CLR, agc/U24026/E/next_val_reg/CLR, agc/U24026/E/y_reg/CLR, agc/U24026/F/next_val_reg/CLR, agc/U24026/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#945 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__830, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8057/B/next_val_reg/CLR, agc/U8057/B/prev_val_reg/CLR, agc/U8057/B/y_reg/CLR, agc/U8057/A/next_val_reg/PRE, agc/U8057/A/prev_val_reg/PRE, agc/U8057/A/y_reg/PRE, agc/U8057/C/next_val_reg/PRE, agc/U8057/C/prev_val_reg/PRE, agc/U8057/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#946 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__831, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8056/A/next_val_reg/CLR, agc/U8056/A/prev_val_reg/CLR, agc/U8056/A/y_reg/CLR, agc/U8056/B/next_val_reg/CLR, agc/U8056/B/prev_val_reg/CLR, agc/U8056/B/y_reg/CLR, agc/U8056/C/next_val_reg/CLR, agc/U8056/C/prev_val_reg/CLR, agc/U8056/C/y_reg/CLR, agc/U8056/D/next_val_reg/CLR, agc/U8056/D/prev_val_reg/CLR, agc/U8056/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#947 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__832, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8055/A/next_val_reg/CLR, agc/U8055/A/prev_val_reg/CLR, agc/U8055/A/y_reg/CLR, agc/U8055/B/next_val_reg/CLR, agc/U8055/B/prev_val_reg/CLR, agc/U8055/B/y_reg/CLR, agc/U8055/D/next_val_reg/CLR, agc/U8055/D/prev_val_reg/CLR, agc/U8055/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#948 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__833, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8054/A/next_val_reg/PRE, agc/U8054/A/prev_val_reg/PRE, agc/U8054/A/y_reg/PRE, agc/U8054/B/next_val_reg/CLR, agc/U8054/B/prev_val_reg/CLR, agc/U8054/B/y_reg/CLR, agc/U8054/C/next_val_reg/PRE, agc/U8054/C/prev_val_reg/PRE, agc/U8054/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#949 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__834, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8053/A/next_val_reg/CLR, agc/U8053/A/prev_val_reg/CLR, agc/U8053/A/y_reg/CLR, agc/U8053/B/next_val_reg/CLR, agc/U8053/B/prev_val_reg/CLR, agc/U8053/B/y_reg/CLR, agc/U8053/C/next_val_reg/CLR, agc/U8053/C/prev_val_reg/CLR, agc/U8053/C/y_reg/CLR, agc/U8053/D/next_val_reg/CLR, agc/U8053/D/prev_val_reg/CLR, agc/U8053/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#950 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__835, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8052/A/next_val_reg/PRE, agc/U8052/A/prev_val_reg/PRE, agc/U8052/A/y_reg/PRE, agc/U8052/B/next_val_reg/PRE, agc/U8052/B/prev_val_reg/PRE, agc/U8052/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#951 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__836, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8051/A/next_val_reg/CLR, agc/U8051/A/prev_val_reg/CLR, agc/U8051/A/y_reg/CLR, agc/U8051/B/next_val_reg/CLR, agc/U8051/B/prev_val_reg/CLR, agc/U8051/B/y_reg/CLR, agc/U8051/C/next_val_reg/CLR, agc/U8051/C/prev_val_reg/CLR, agc/U8051/C/y_reg/CLR, agc/U8051/D/next_val_reg/CLR, agc/U8051/D/prev_val_reg/CLR, agc/U8051/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#952 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__837, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8049/A/next_val_reg/CLR, agc/U8049/A/prev_val_reg/CLR, agc/U8049/A/y_reg/CLR, agc/U8049/B/next_val_reg/CLR, agc/U8049/B/prev_val_reg/CLR, agc/U8049/B/y_reg/CLR, agc/U8049/C/next_val_reg/CLR, agc/U8049/C/prev_val_reg/CLR, agc/U8049/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#953 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__838, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8048/A/next_val_reg/CLR, agc/U8048/A/prev_val_reg/CLR, agc/U8048/A/y_reg/CLR, agc/U8048/B/next_val_reg/CLR, agc/U8048/B/prev_val_reg/CLR, agc/U8048/B/y_reg/CLR, agc/U8048/C/next_val_reg/CLR, agc/U8048/C/prev_val_reg/CLR, agc/U8048/C/y_reg/CLR, agc/U8048/D/next_val_reg/CLR, agc/U8048/D/prev_val_reg/CLR, agc/U8048/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#954 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__839, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8047/A/next_val_reg/CLR, agc/U8047/A/prev_val_reg/CLR, agc/U8047/A/y_reg/CLR, agc/U8047/B/next_val_reg/CLR, agc/U8047/B/prev_val_reg/CLR, agc/U8047/B/y_reg/CLR, agc/U8047/C/next_val_reg/PRE, agc/U8047/C/prev_val_reg/PRE, agc/U8047/C/y_reg/PRE, agc/U8047/D/next_val_reg/CLR, agc/U8047/D/prev_val_reg/CLR, agc/U8047/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#955 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__84, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24025/B/next_val_reg/CLR, agc/U24025/B/prev_val_reg/CLR, agc/U24025/B/y_reg/CLR, agc/U24025/C/next_val_reg/CLR, agc/U24025/C/prev_val_reg/CLR, agc/U24025/C/y_reg/CLR, agc/U24025/D/next_val_reg/CLR, agc/U24025/D/prev_val_reg/CLR, agc/U24025/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#956 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__840, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8046/A/next_val_reg/CLR, agc/U8046/A/prev_val_reg/CLR, agc/U8046/A/y_reg/CLR, agc/U8046/B/next_val_reg/CLR, agc/U8046/B/prev_val_reg/CLR, agc/U8046/B/y_reg/CLR, agc/U8046/C/next_val_reg/PRE, agc/U8046/C/prev_val_reg/PRE, agc/U8046/C/y_reg/PRE, agc/U8046/D/next_val_reg/CLR, agc/U8046/D/prev_val_reg/CLR, agc/U8046/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#957 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__841, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8045/B/next_val_reg/CLR, agc/U8045/B/prev_val_reg/CLR, agc/U8045/B/y_reg/CLR, agc/U8045/C/next_val_reg/PRE, agc/U8045/C/prev_val_reg/PRE, agc/U8045/C/y_reg/PRE, agc/U8045/D/next_val_reg/CLR, agc/U8045/D/prev_val_reg/CLR, agc/U8045/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#958 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__842, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8044/A/next_val_reg/CLR, agc/U8044/A/prev_val_reg/CLR, agc/U8044/A/y_reg/CLR, agc/U8044/B/next_val_reg/CLR, agc/U8044/B/prev_val_reg/CLR, agc/U8044/B/y_reg/CLR, agc/U8044/C/next_val_reg/CLR, agc/U8044/C/prev_val_reg/CLR, agc/U8044/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#959 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__843, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8043/A/next_val_reg/CLR, agc/U8043/A/prev_val_reg/CLR, agc/U8043/A/y_reg/CLR, agc/U8043/B/next_val_reg/CLR, agc/U8043/B/prev_val_reg/CLR, agc/U8043/B/y_reg/CLR, agc/U8043/C/next_val_reg/CLR, agc/U8043/C/prev_val_reg/CLR, agc/U8043/C/y_reg/CLR, agc/U8043/D/next_val_reg/CLR, agc/U8043/D/prev_val_reg/CLR, agc/U8043/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#960 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__844, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8042/B/next_val_reg/CLR, agc/U8042/B/prev_val_reg/CLR, agc/U8042/B/y_reg/CLR, agc/U8042/A/next_val_reg/PRE, agc/U8042/A/prev_val_reg/PRE, agc/U8042/A/y_reg/PRE, agc/U8042/C/next_val_reg/PRE, agc/U8042/C/prev_val_reg/PRE, agc/U8042/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#961 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__845, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8040/A/next_val_reg/CLR, agc/U8040/A/prev_val_reg/CLR, agc/U8040/A/y_reg/CLR, agc/U8040/B/next_val_reg/CLR, agc/U8040/B/prev_val_reg/CLR, agc/U8040/B/y_reg/CLR, agc/U8040/C/next_val_reg/CLR, agc/U8040/C/prev_val_reg/CLR, agc/U8040/C/y_reg/CLR, agc/U8040/D/next_val_reg/CLR, agc/U8040/D/prev_val_reg/CLR, agc/U8040/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#962 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__846, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8039/C/next_val_reg/CLR, agc/U8039/C/y_reg/CLR, agc/U8039/A/next_val_reg/CLR, agc/U8039/A/y_reg/CLR, agc/U8039/B/next_val_reg/CLR, agc/U8039/B/y_reg/CLR, agc/U8039/D/next_val_reg/CLR, agc/U8039/D/y_reg/CLR, agc/U8039/F/next_val_reg/CLR, agc/U8039/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#963 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__847, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8038/B/next_val_reg/CLR, agc/U8038/B/prev_val_reg/CLR, agc/U8038/B/y_reg/CLR, agc/U8038/C/next_val_reg/CLR, agc/U8038/C/prev_val_reg/CLR, agc/U8038/C/y_reg/CLR, agc/U8038/A/next_val_reg/PRE, agc/U8038/A/prev_val_reg/PRE, agc/U8038/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#964 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__848, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8037/A/next_val_reg/CLR, agc/U8037/A/prev_val_reg/CLR, agc/U8037/A/y_reg/CLR, agc/U8037/B/next_val_reg/CLR, agc/U8037/B/prev_val_reg/CLR, agc/U8037/B/y_reg/CLR, agc/U8037/C/next_val_reg/CLR, agc/U8037/C/prev_val_reg/CLR, agc/U8037/C/y_reg/CLR, agc/U8037/D/next_val_reg/CLR, agc/U8037/D/prev_val_reg/CLR, agc/U8037/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#965 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__849, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8036/A/next_val_reg/PRE, agc/U8036/A/prev_val_reg/PRE, agc/U8036/A/y_reg/PRE, agc/U8036/B/next_val_reg/CLR, agc/U8036/B/prev_val_reg/CLR, agc/U8036/B/y_reg/CLR, agc/U8036/C/next_val_reg/PRE, agc/U8036/C/prev_val_reg/PRE, agc/U8036/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#966 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__85, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24024/A/next_val_reg/CLR, agc/U24024/A/prev_val_reg/CLR, agc/U24024/A/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#967 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__850, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8035/A/next_val_reg/CLR, agc/U8035/A/prev_val_reg/CLR, agc/U8035/A/y_reg/CLR, agc/U8035/B/next_val_reg/CLR, agc/U8035/B/prev_val_reg/CLR, agc/U8035/B/y_reg/CLR, agc/U8035/C/next_val_reg/CLR, agc/U8035/C/prev_val_reg/CLR, agc/U8035/C/y_reg/CLR, agc/U8035/D/next_val_reg/CLR, agc/U8035/D/prev_val_reg/CLR, agc/U8035/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#968 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__851, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8034/B/next_val_reg/CLR, agc/U8034/B/y_reg/CLR, agc/U8034/A/next_val_reg/CLR, agc/U8034/A/y_reg/CLR, agc/U8034/C/next_val_reg/CLR, agc/U8034/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#969 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__852, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8033/A/next_val_reg/CLR, agc/U8033/A/prev_val_reg/CLR, agc/U8033/A/y_reg/CLR, agc/U8033/B/next_val_reg/CLR, agc/U8033/B/prev_val_reg/CLR, agc/U8033/B/y_reg/CLR, agc/U8033/C/next_val_reg/CLR, agc/U8033/C/prev_val_reg/CLR, agc/U8033/C/y_reg/CLR, agc/U8033/D/next_val_reg/CLR, agc/U8033/D/prev_val_reg/CLR, agc/U8033/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#970 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__853, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8032/A/next_val_reg/CLR, agc/U8032/A/prev_val_reg/CLR, agc/U8032/A/y_reg/CLR, agc/U8032/B/next_val_reg/CLR, agc/U8032/B/prev_val_reg/CLR, agc/U8032/B/y_reg/CLR, agc/U8032/C/next_val_reg/CLR, agc/U8032/C/prev_val_reg/CLR, agc/U8032/C/y_reg/CLR, agc/U8032/D/next_val_reg/CLR, agc/U8032/D/prev_val_reg/CLR, agc/U8032/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#971 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__854, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8031/A/next_val_reg/CLR, agc/U8031/A/prev_val_reg/CLR, agc/U8031/A/y_reg/CLR, agc/U8031/C/next_val_reg/CLR, agc/U8031/C/prev_val_reg/CLR, agc/U8031/C/y_reg/CLR, agc/U8031/B/next_val_reg/PRE, agc/U8031/B/prev_val_reg/PRE, agc/U8031/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#972 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__855, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8030/A/next_val_reg/CLR, agc/U8030/A/prev_val_reg/CLR, agc/U8030/A/y_reg/CLR, agc/U8030/B/next_val_reg/PRE, agc/U8030/B/prev_val_reg/PRE, agc/U8030/B/y_reg/PRE, agc/U8030/C/next_val_reg/CLR, agc/U8030/C/prev_val_reg/CLR, agc/U8030/C/y_reg/CLR, agc/U8030/D/next_val_reg/CLR, agc/U8030/D/prev_val_reg/CLR, agc/U8030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#973 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__856, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8029/A/next_val_reg/CLR, agc/U8029/A/prev_val_reg/CLR, agc/U8029/A/y_reg/CLR, agc/U8029/B/next_val_reg/PRE, agc/U8029/B/prev_val_reg/PRE, agc/U8029/B/y_reg/PRE, agc/U8029/C/next_val_reg/CLR, agc/U8029/C/prev_val_reg/CLR, agc/U8029/C/y_reg/CLR, agc/U8029/D/next_val_reg/CLR, agc/U8029/D/prev_val_reg/CLR, agc/U8029/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#974 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__857, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8027/A/next_val_reg/CLR, agc/U8027/A/prev_val_reg/CLR, agc/U8027/A/y_reg/CLR, agc/U8027/B/next_val_reg/PRE, agc/U8027/B/prev_val_reg/PRE, agc/U8027/B/y_reg/PRE, agc/U8027/C/next_val_reg/CLR, agc/U8027/C/prev_val_reg/CLR, agc/U8027/C/y_reg/CLR, agc/U8027/D/next_val_reg/CLR, agc/U8027/D/prev_val_reg/CLR, agc/U8027/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#975 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__858, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8026/A/next_val_reg/CLR, agc/U8026/A/prev_val_reg/CLR, agc/U8026/A/y_reg/CLR, agc/U8026/B/next_val_reg/CLR, agc/U8026/B/prev_val_reg/CLR, agc/U8026/B/y_reg/CLR, agc/U8026/C/next_val_reg/CLR, agc/U8026/C/prev_val_reg/CLR, agc/U8026/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#976 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__859, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8025/A/next_val_reg/CLR, agc/U8025/A/prev_val_reg/CLR, agc/U8025/A/y_reg/CLR, agc/U8025/B/next_val_reg/CLR, agc/U8025/B/prev_val_reg/CLR, agc/U8025/B/y_reg/CLR, agc/U8025/C/next_val_reg/CLR, agc/U8025/C/prev_val_reg/CLR, agc/U8025/C/y_reg/CLR, agc/U8025/D/next_val_reg/CLR, agc/U8025/D/prev_val_reg/CLR, agc/U8025/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#977 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__86, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24023/A/next_val_reg/CLR, agc/U24023/A/prev_val_reg/CLR, agc/U24023/A/y_reg/CLR, agc/U24023/B/next_val_reg/CLR, agc/U24023/B/prev_val_reg/CLR, agc/U24023/B/y_reg/CLR, agc/U24023/C/next_val_reg/CLR, agc/U24023/C/prev_val_reg/CLR, agc/U24023/C/y_reg/CLR, agc/U24023/D/next_val_reg/PRE, agc/U24023/D/prev_val_reg/PRE, agc/U24023/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#978 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__860, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8024/B/next_val_reg/CLR, agc/U8024/B/prev_val_reg/CLR, agc/U8024/B/y_reg/CLR, agc/U8024/A/next_val_reg/PRE, agc/U8024/A/prev_val_reg/PRE, agc/U8024/A/y_reg/PRE, agc/U8024/C/next_val_reg/PRE, agc/U8024/C/prev_val_reg/PRE, agc/U8024/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#979 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__861, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8023/A/next_val_reg/CLR, agc/U8023/A/prev_val_reg/CLR, agc/U8023/A/y_reg/CLR, agc/U8023/B/next_val_reg/CLR, agc/U8023/B/prev_val_reg/CLR, agc/U8023/B/y_reg/CLR, agc/U8023/C/next_val_reg/CLR, agc/U8023/C/prev_val_reg/CLR, agc/U8023/C/y_reg/CLR, agc/U8023/D/next_val_reg/CLR, agc/U8023/D/prev_val_reg/CLR, agc/U8023/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#980 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__862, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8022/A/next_val_reg/PRE, agc/U8022/A/prev_val_reg/PRE, agc/U8022/A/y_reg/PRE, agc/U8022/B/next_val_reg/CLR, agc/U8022/B/prev_val_reg/CLR, agc/U8022/B/y_reg/CLR, agc/U8022/C/next_val_reg/CLR, agc/U8022/C/prev_val_reg/CLR, agc/U8022/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#981 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__863, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8021/A/next_val_reg/CLR, agc/U8021/A/prev_val_reg/CLR, agc/U8021/A/y_reg/CLR, agc/U8021/B/next_val_reg/CLR, agc/U8021/B/prev_val_reg/CLR, agc/U8021/B/y_reg/CLR, agc/U8021/C/next_val_reg/CLR, agc/U8021/C/prev_val_reg/CLR, agc/U8021/C/y_reg/CLR, agc/U8021/D/next_val_reg/CLR, agc/U8021/D/prev_val_reg/CLR, agc/U8021/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#982 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__864, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8020/A/next_val_reg/PRE, agc/U8020/A/prev_val_reg/PRE, agc/U8020/A/y_reg/PRE, agc/U8020/B/next_val_reg/CLR, agc/U8020/B/prev_val_reg/CLR, agc/U8020/B/y_reg/CLR, agc/U8020/C/next_val_reg/PRE, agc/U8020/C/prev_val_reg/PRE, agc/U8020/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#983 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__865, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8019/A/next_val_reg/CLR, agc/U8019/A/prev_val_reg/CLR, agc/U8019/A/y_reg/CLR, agc/U8019/B/next_val_reg/CLR, agc/U8019/B/prev_val_reg/CLR, agc/U8019/B/y_reg/CLR, agc/U8019/C/next_val_reg/CLR, agc/U8019/C/prev_val_reg/CLR, agc/U8019/C/y_reg/CLR, agc/U8019/D/next_val_reg/CLR, agc/U8019/D/prev_val_reg/CLR, agc/U8019/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#984 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__866, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8018/A/next_val_reg/PRE, agc/U8018/A/prev_val_reg/PRE, agc/U8018/A/y_reg/PRE, agc/U8018/B/next_val_reg/PRE, agc/U8018/B/prev_val_reg/PRE, agc/U8018/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#985 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__867, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8017/B/next_val_reg/CLR, agc/U8017/B/prev_val_reg/CLR, agc/U8017/B/y_reg/CLR, agc/U8017/C/next_val_reg/CLR, agc/U8017/C/prev_val_reg/CLR, agc/U8017/C/y_reg/CLR, agc/U8017/A/next_val_reg/PRE, agc/U8017/A/prev_val_reg/PRE, agc/U8017/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#986 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__868, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8016/A/next_val_reg/CLR, agc/U8016/A/prev_val_reg/CLR, agc/U8016/A/y_reg/CLR, agc/U8016/B/next_val_reg/CLR, agc/U8016/B/prev_val_reg/CLR, agc/U8016/B/y_reg/CLR, agc/U8016/C/next_val_reg/CLR, agc/U8016/C/prev_val_reg/CLR, agc/U8016/C/y_reg/CLR, agc/U8016/D/next_val_reg/CLR, agc/U8016/D/prev_val_reg/CLR, agc/U8016/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#987 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__869, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8015/B/next_val_reg/CLR, agc/U8015/B/prev_val_reg/CLR, agc/U8015/B/y_reg/CLR, agc/U8015/A/next_val_reg/PRE, agc/U8015/A/prev_val_reg/PRE, agc/U8015/A/y_reg/PRE, agc/U8015/C/next_val_reg/PRE, agc/U8015/C/prev_val_reg/PRE, agc/U8015/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#988 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__87, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24022/A/next_val_reg/CLR, agc/U24022/A/prev_val_reg/CLR, agc/U24022/A/y_reg/CLR, agc/U24022/B/next_val_reg/CLR, agc/U24022/B/prev_val_reg/CLR, agc/U24022/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#989 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__870, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8014/A/next_val_reg/CLR, agc/U8014/A/prev_val_reg/CLR, agc/U8014/A/y_reg/CLR, agc/U8014/B/next_val_reg/CLR, agc/U8014/B/prev_val_reg/CLR, agc/U8014/B/y_reg/CLR, agc/U8014/C/next_val_reg/CLR, agc/U8014/C/prev_val_reg/CLR, agc/U8014/C/y_reg/CLR, agc/U8014/D/next_val_reg/CLR, agc/U8014/D/prev_val_reg/CLR, agc/U8014/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#990 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__871, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8012/A/next_val_reg/CLR, agc/U8012/A/prev_val_reg/CLR, agc/U8012/A/y_reg/CLR, agc/U8012/B/next_val_reg/CLR, agc/U8012/B/prev_val_reg/CLR, agc/U8012/B/y_reg/CLR, agc/U8012/C/next_val_reg/PRE, agc/U8012/C/prev_val_reg/PRE, agc/U8012/C/y_reg/PRE, agc/U8012/D/next_val_reg/CLR, agc/U8012/D/prev_val_reg/CLR, agc/U8012/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#991 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__872, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8011/A/next_val_reg/CLR, agc/U8011/A/prev_val_reg/CLR, agc/U8011/A/y_reg/CLR, agc/U8011/B/next_val_reg/CLR, agc/U8011/B/prev_val_reg/CLR, agc/U8011/B/y_reg/CLR, agc/U8011/C/next_val_reg/CLR, agc/U8011/C/prev_val_reg/CLR, agc/U8011/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#992 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__873, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8010/A/next_val_reg/CLR, agc/U8010/A/prev_val_reg/CLR, agc/U8010/A/y_reg/CLR, agc/U8010/B/next_val_reg/CLR, agc/U8010/B/prev_val_reg/CLR, agc/U8010/B/y_reg/CLR, agc/U8010/C/next_val_reg/PRE, agc/U8010/C/prev_val_reg/PRE, agc/U8010/C/y_reg/PRE, agc/U8010/D/next_val_reg/CLR, agc/U8010/D/prev_val_reg/CLR, agc/U8010/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#993 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__874, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8009/A/next_val_reg/CLR, agc/U8009/A/prev_val_reg/CLR, agc/U8009/A/y_reg/CLR, agc/U8009/B/next_val_reg/CLR, agc/U8009/B/prev_val_reg/CLR, agc/U8009/B/y_reg/CLR, agc/U8009/C/next_val_reg/PRE, agc/U8009/C/prev_val_reg/PRE, agc/U8009/C/y_reg/PRE, agc/U8009/D/next_val_reg/CLR, agc/U8009/D/prev_val_reg/CLR, agc/U8009/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#994 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__875, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8008/A/next_val_reg/CLR, agc/U8008/A/prev_val_reg/CLR, agc/U8008/A/y_reg/CLR, agc/U8008/B/next_val_reg/CLR, agc/U8008/B/prev_val_reg/CLR, agc/U8008/B/y_reg/CLR, agc/U8008/C/next_val_reg/CLR, agc/U8008/C/prev_val_reg/CLR, agc/U8008/C/y_reg/CLR, agc/U8008/D/next_val_reg/CLR, agc/U8008/D/prev_val_reg/CLR, agc/U8008/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#995 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__876, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8006/A/next_val_reg/CLR, agc/U8006/A/prev_val_reg/CLR, agc/U8006/A/y_reg/CLR, agc/U8006/B/next_val_reg/CLR, agc/U8006/B/prev_val_reg/CLR, agc/U8006/B/y_reg/CLR, agc/U8006/C/next_val_reg/CLR, agc/U8006/C/prev_val_reg/CLR, agc/U8006/C/y_reg/CLR, agc/U8006/D/next_val_reg/CLR, agc/U8006/D/prev_val_reg/CLR, agc/U8006/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#996 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__877, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8005/C/next_val_reg/CLR, agc/U8005/C/y_reg/CLR, agc/U8005/A/next_val_reg/CLR, agc/U8005/A/y_reg/CLR, agc/U8005/B/next_val_reg/CLR, agc/U8005/B/y_reg/CLR, agc/U8005/D/next_val_reg/CLR, agc/U8005/D/y_reg/CLR, agc/U8005/F/next_val_reg/CLR, agc/U8005/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#997 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__878, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8004/A/next_val_reg/CLR, agc/U8004/A/prev_val_reg/CLR, agc/U8004/A/y_reg/CLR, agc/U8004/B/next_val_reg/CLR, agc/U8004/B/prev_val_reg/CLR, agc/U8004/B/y_reg/CLR, agc/U8004/C/next_val_reg/CLR, agc/U8004/C/prev_val_reg/CLR, agc/U8004/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#998 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__879, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8003/A/next_val_reg/CLR, agc/U8003/A/prev_val_reg/CLR, agc/U8003/A/y_reg/CLR, agc/U8003/B/next_val_reg/CLR, agc/U8003/B/prev_val_reg/CLR, agc/U8003/B/y_reg/CLR, agc/U8003/C/next_val_reg/CLR, agc/U8003/C/prev_val_reg/CLR, agc/U8003/C/y_reg/CLR, agc/U8003/D/next_val_reg/CLR, agc/U8003/D/prev_val_reg/CLR, agc/U8003/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#999 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__88, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24020/A/next_val_reg/CLR, agc/U24020/A/prev_val_reg/CLR, agc/U24020/A/y_reg/CLR, agc/U24020/B/next_val_reg/CLR, agc/U24020/B/prev_val_reg/CLR, agc/U24020/B/y_reg/CLR, agc/U24020/C/next_val_reg/CLR, agc/U24020/C/prev_val_reg/CLR, agc/U24020/C/y_reg/CLR, agc/U24020/D/next_val_reg/CLR, agc/U24020/D/prev_val_reg/CLR, agc/U24020/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1000 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__880, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8002/A/next_val_reg/PRE, agc/U8002/A/prev_val_reg/PRE, agc/U8002/A/y_reg/PRE, agc/U8002/B/next_val_reg/CLR, agc/U8002/B/prev_val_reg/CLR, agc/U8002/B/y_reg/CLR, agc/U8002/C/next_val_reg/PRE, agc/U8002/C/prev_val_reg/PRE, agc/U8002/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1001 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__881, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U8001/A/next_val_reg/CLR, agc/U8001/A/prev_val_reg/CLR, agc/U8001/A/y_reg/CLR, agc/U8001/B/next_val_reg/CLR, agc/U8001/B/prev_val_reg/CLR, agc/U8001/B/y_reg/CLR, agc/U8001/C/next_val_reg/CLR, agc/U8001/C/prev_val_reg/CLR, agc/U8001/C/y_reg/CLR, agc/U8001/D/next_val_reg/CLR, agc/U8001/D/prev_val_reg/CLR, agc/U8001/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1002 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__882, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7037/A/next_val_reg/CLR, agc/U7037/A/y_reg/CLR, agc/U7037/B/next_val_reg/PRE, agc/U7037/B/y_reg/PRE, agc/U7037/C/next_val_reg/CLR, agc/U7037/C/y_reg/CLR, agc/U7037/D/next_val_reg/CLR, agc/U7037/D/y_reg/CLR, agc/U7037/F/next_val_reg/PRE, agc/U7037/F/y_reg/PRE, agc/U7037/E/y_reg/CLR, agc/U7037/E/y_reg_lopt_replica/CLR, agc/U7037/E/next_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1003 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__883, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7036/A/next_val_reg/CLR, agc/U7036/A/prev_val_reg/CLR, agc/U7036/A/y_reg/CLR, agc/U7036/B/next_val_reg/CLR, agc/U7036/B/prev_val_reg/CLR, agc/U7036/B/y_reg/CLR, agc/U7036/C/next_val_reg/CLR, agc/U7036/C/prev_val_reg/CLR, agc/U7036/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1004 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__884, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7035/A/next_val_reg/PRE, agc/U7035/A/prev_val_reg/PRE, agc/U7035/A/y_reg/PRE, agc/U7035/B/next_val_reg/CLR, agc/U7035/B/prev_val_reg/CLR, agc/U7035/B/y_reg/CLR, agc/U7035/C/next_val_reg/CLR, agc/U7035/C/prev_val_reg/CLR, agc/U7035/C/y_reg/CLR, agc/U7035/D/next_val_reg/CLR, agc/U7035/D/prev_val_reg/CLR, agc/U7035/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1005 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__885, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7034/B/next_val_reg/CLR, agc/U7034/B/prev_val_reg/CLR, agc/U7034/B/y_reg/CLR, agc/U7034/C/next_val_reg/CLR, agc/U7034/C/prev_val_reg/CLR, agc/U7034/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1006 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__886, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7033/D/next_val_reg/CLR, agc/U7033/D/y_reg/CLR, agc/U7033/E/next_val_reg/PRE, agc/U7033/E/y_reg/PRE, agc/U7033/F/next_val_reg/CLR, agc/U7033/F/y_reg/CLR, agc/U7033/A/y_reg/CLR, agc/U7033/A/y_reg_lopt_replica/CLR, agc/U7033/A/next_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1007 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__887, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7032/B/next_val_reg/CLR, agc/U7032/B/prev_val_reg/CLR, agc/U7032/B/y_reg/CLR, agc/U7032/C/next_val_reg/CLR, agc/U7032/C/prev_val_reg/CLR, agc/U7032/C/y_reg/CLR, agc/U7032/D/next_val_reg/CLR, agc/U7032/D/prev_val_reg/CLR, agc/U7032/D/y_reg/CLR, agc/U7032/A/next_val_reg/CLR, agc/U7032/A/prev_val_reg/CLR, agc/U7032/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1008 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__888, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7031/A/next_val_reg/CLR, agc/U7031/A/y_reg/CLR, agc/U7031/B/next_val_reg/CLR, agc/U7031/B/y_reg/CLR, agc/U7031/D/next_val_reg/CLR, agc/U7031/D/y_reg/CLR, agc/U7031/E/next_val_reg/CLR, agc/U7031/E/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1009 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__889, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7030/A/next_val_reg/CLR, agc/U7030/A/prev_val_reg/CLR, agc/U7030/A/y_reg/CLR, agc/U7030/B/next_val_reg/CLR, agc/U7030/B/prev_val_reg/CLR, agc/U7030/B/y_reg/CLR, agc/U7030/C/next_val_reg/CLR, agc/U7030/C/prev_val_reg/CLR, agc/U7030/C/y_reg/CLR, agc/U7030/D/next_val_reg/CLR, agc/U7030/D/prev_val_reg/CLR, agc/U7030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1010 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__89, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24019/A/next_val_reg/CLR, agc/U24019/A/prev_val_reg/CLR, agc/U24019/A/y_reg/CLR, agc/U24019/B/next_val_reg/CLR, agc/U24019/B/prev_val_reg/CLR, agc/U24019/B/y_reg/CLR, agc/U24019/C/next_val_reg/CLR, agc/U24019/C/prev_val_reg/CLR, agc/U24019/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1011 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__890, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7029/B/next_val_reg/CLR, agc/U7029/B/prev_val_reg/CLR, agc/U7029/B/y_reg/CLR, agc/U7029/C/next_val_reg/CLR, agc/U7029/C/prev_val_reg/CLR, agc/U7029/C/y_reg/CLR, agc/U7029/A/next_val_reg/CLR, agc/U7029/A/prev_val_reg/CLR, agc/U7029/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1012 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__891, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7028/A/next_val_reg/CLR, agc/U7028/A/prev_val_reg/CLR, agc/U7028/A/y_reg/CLR, agc/U7028/B/next_val_reg/CLR, agc/U7028/B/prev_val_reg/CLR, agc/U7028/B/y_reg/CLR, agc/U7028/C/next_val_reg/CLR, agc/U7028/C/prev_val_reg/CLR, agc/U7028/C/y_reg/CLR, agc/U7028/D/next_val_reg/CLR, agc/U7028/D/prev_val_reg/CLR, agc/U7028/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1013 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__892, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7027/A/next_val_reg/CLR, agc/U7027/A/prev_val_reg/CLR, agc/U7027/A/y_reg/CLR, agc/U7027/B/next_val_reg/CLR, agc/U7027/B/prev_val_reg/CLR, agc/U7027/B/y_reg/CLR, agc/U7027/D/next_val_reg/CLR, agc/U7027/D/prev_val_reg/CLR, agc/U7027/D/y_reg/CLR, agc/U7027/C/next_val_reg/CLR, agc/U7027/C/prev_val_reg/CLR, agc/U7027/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1014 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__893, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7026/F/next_val_reg/CLR, agc/U7026/F/y_reg/CLR, agc/U7026/B/next_val_reg/CLR, agc/U7026/B/y_reg/PRE, agc/U7026/B/y_reg_lopt_replica/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1015 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__894, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7025/A/next_val_reg/CLR, agc/U7025/A/prev_val_reg/CLR, agc/U7025/A/y_reg/CLR, agc/U7025/B/next_val_reg/CLR, agc/U7025/B/prev_val_reg/CLR, agc/U7025/B/y_reg/CLR, agc/U7025/D/next_val_reg/CLR, agc/U7025/D/prev_val_reg/CLR, agc/U7025/D/y_reg/CLR, agc/U7025/C/y_reg/CLR, agc/U7025/C/next_val_reg/PRE, agc/U7025/C/prev_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1016 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__895, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7024/A/next_val_reg/CLR, agc/U7024/A/prev_val_reg/CLR, agc/U7024/A/y_reg/CLR, agc/U7024/B/next_val_reg/CLR, agc/U7024/B/prev_val_reg/CLR, agc/U7024/B/y_reg/CLR, agc/U7024/C/next_val_reg/CLR, agc/U7024/C/prev_val_reg/CLR, agc/U7024/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1017 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__896, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7023/A/next_val_reg/CLR, agc/U7023/A/prev_val_reg/CLR, agc/U7023/A/y_reg/CLR, agc/U7023/B/next_val_reg/CLR, agc/U7023/B/prev_val_reg/CLR, agc/U7023/B/y_reg/CLR, agc/U7023/C/next_val_reg/CLR, agc/U7023/C/prev_val_reg/CLR, agc/U7023/C/y_reg/CLR, agc/U7023/D/next_val_reg/CLR, agc/U7023/D/prev_val_reg/CLR, agc/U7023/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1018 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__897, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7022/A/next_val_reg/PRE, agc/U7022/A/y_reg/PRE, agc/U7022/B/next_val_reg/PRE, agc/U7022/B/y_reg/PRE, agc/U7022/C/next_val_reg/CLR, agc/U7022/C/y_reg/CLR, agc/U7022/F/y_reg/CLR, agc/U7022/F/y_reg_lopt_replica/CLR, agc/U7022/F/next_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1019 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__898, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7021/A/next_val_reg/CLR, agc/U7021/A/prev_val_reg/CLR, agc/U7021/A/y_reg/CLR, agc/U7021/B/next_val_reg/CLR, agc/U7021/B/prev_val_reg/CLR, agc/U7021/B/y_reg/CLR, agc/U7021/C/next_val_reg/CLR, agc/U7021/C/prev_val_reg/CLR, agc/U7021/C/y_reg/CLR, agc/U7021/D/next_val_reg/CLR, agc/U7021/D/prev_val_reg/CLR, agc/U7021/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1020 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__899, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7020/A/next_val_reg/CLR, agc/U7020/A/prev_val_reg/CLR, agc/U7020/A/y_reg/CLR, agc/U7020/B/next_val_reg/CLR, agc/U7020/B/prev_val_reg/CLR, agc/U7020/B/y_reg/CLR, agc/U7020/C/next_val_reg/CLR, agc/U7020/C/prev_val_reg/CLR, agc/U7020/C/y_reg/CLR, agc/U7020/D/next_val_reg/CLR, agc/U7020/D/prev_val_reg/CLR, agc/U7020/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1021 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__90, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24018/A/next_val_reg/CLR, agc/U24018/A/prev_val_reg/CLR, agc/U24018/A/y_reg/CLR, agc/U24018/B/next_val_reg/CLR, agc/U24018/B/prev_val_reg/CLR, agc/U24018/B/y_reg/CLR, agc/U24018/C/next_val_reg/CLR, agc/U24018/C/prev_val_reg/CLR, agc/U24018/C/y_reg/CLR, agc/U24018/D/next_val_reg/CLR, agc/U24018/D/prev_val_reg/CLR, agc/U24018/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1022 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__900, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7019/A/next_val_reg/CLR, agc/U7019/A/prev_val_reg/CLR, agc/U7019/A/y_reg/CLR, agc/U7019/B/next_val_reg/CLR, agc/U7019/B/prev_val_reg/CLR, agc/U7019/B/y_reg/CLR, agc/U7019/C/next_val_reg/CLR, agc/U7019/C/prev_val_reg/CLR, agc/U7019/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1023 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__901, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7018/A/next_val_reg/CLR, agc/U7018/A/prev_val_reg/CLR, agc/U7018/A/y_reg/CLR, agc/U7018/B/next_val_reg/CLR, agc/U7018/B/prev_val_reg/CLR, agc/U7018/B/y_reg/CLR, agc/U7018/C/next_val_reg/CLR, agc/U7018/C/prev_val_reg/CLR, agc/U7018/C/y_reg/CLR, agc/U7018/D/next_val_reg/CLR, agc/U7018/D/prev_val_reg/CLR, agc/U7018/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1024 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__902, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7017/B/next_val_reg/CLR, agc/U7017/B/prev_val_reg/CLR, agc/U7017/B/y_reg/CLR, agc/U7017/A/y_reg/CLR, agc/U7017/A/next_val_reg/PRE, agc/U7017/A/prev_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1025 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__903, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7016/E/next_val_reg/CLR, agc/U7016/E/y_reg/CLR, agc/U7016/F/next_val_reg/PRE, agc/U7016/F/y_reg/PRE, agc/U7016/A/y_reg/CLR, agc/U7016/A/y_reg_lopt_replica/CLR, agc/U7016/A/next_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1026 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__904, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7015/A/next_val_reg/CLR, agc/U7015/A/prev_val_reg/CLR, agc/U7015/A/y_reg/CLR, agc/U7015/B/next_val_reg/CLR, agc/U7015/B/prev_val_reg/CLR, agc/U7015/B/y_reg/CLR, agc/U7015/C/next_val_reg/CLR, agc/U7015/C/prev_val_reg/CLR, agc/U7015/C/y_reg/CLR, agc/U7015/D/next_val_reg/CLR, agc/U7015/D/prev_val_reg/CLR, agc/U7015/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1027 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__905, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7014/A/next_val_reg/CLR, agc/U7014/A/prev_val_reg/CLR, agc/U7014/A/y_reg/CLR, agc/U7014/B/next_val_reg/CLR, agc/U7014/B/prev_val_reg/CLR, agc/U7014/B/y_reg/CLR, agc/U7014/C/next_val_reg/CLR, agc/U7014/C/prev_val_reg/CLR, agc/U7014/C/y_reg/CLR, agc/U7014/D/y_reg/CLR, agc/U7014/D/next_val_reg/PRE, agc/U7014/D/prev_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1028 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__906, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7013/A/next_val_reg/CLR, agc/U7013/A/prev_val_reg/CLR, agc/U7013/A/y_reg/CLR, agc/U7013/B/next_val_reg/CLR, agc/U7013/B/prev_val_reg/CLR, agc/U7013/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1029 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__907, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7012/A/next_val_reg/CLR, agc/U7012/A/prev_val_reg/CLR, agc/U7012/A/y_reg/CLR, agc/U7012/C/next_val_reg/CLR, agc/U7012/C/prev_val_reg/CLR, agc/U7012/C/y_reg/CLR, agc/U7012/B/y_reg/CLR, agc/U7012/B/next_val_reg/PRE, agc/U7012/B/prev_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1030 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__908, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7011/A/next_val_reg/CLR, agc/U7011/A/prev_val_reg/CLR, agc/U7011/A/y_reg/CLR, agc/U7011/B/next_val_reg/CLR, agc/U7011/B/prev_val_reg/CLR, agc/U7011/B/y_reg/CLR, agc/U7011/C/next_val_reg/CLR, agc/U7011/C/prev_val_reg/CLR, agc/U7011/C/y_reg/CLR, agc/U7011/D/next_val_reg/CLR, agc/U7011/D/prev_val_reg/CLR, agc/U7011/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1031 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__909, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7010/A/next_val_reg/PRE, agc/U7010/A/prev_val_reg/PRE, agc/U7010/A/y_reg/PRE, agc/U7010/B/next_val_reg/CLR, agc/U7010/B/prev_val_reg/CLR, agc/U7010/B/y_reg/CLR, agc/U7010/C/next_val_reg/CLR, agc/U7010/C/prev_val_reg/CLR, agc/U7010/C/y_reg/CLR, agc/U7010/D/y_reg/CLR, agc/U7010/D/next_val_reg/PRE, agc/U7010/D/prev_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1032 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__91, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24016/A/next_val_reg/CLR, agc/U24016/A/prev_val_reg/CLR, agc/U24016/A/y_reg/CLR, agc/U24016/B/next_val_reg/CLR, agc/U24016/B/prev_val_reg/CLR, agc/U24016/B/y_reg/CLR, agc/U24016/C/next_val_reg/CLR, agc/U24016/C/prev_val_reg/CLR, agc/U24016/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1033 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__910, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7009/A/next_val_reg/PRE, agc/U7009/A/y_reg/PRE, agc/U7009/B/next_val_reg/PRE, agc/U7009/B/y_reg/PRE, agc/U7009/C/next_val_reg/PRE, agc/U7009/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1034 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__911, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7008/A/next_val_reg/CLR, agc/U7008/A/prev_val_reg/CLR, agc/U7008/A/y_reg/CLR, agc/U7008/B/next_val_reg/CLR, agc/U7008/B/prev_val_reg/CLR, agc/U7008/B/y_reg/CLR, agc/U7008/C/next_val_reg/CLR, agc/U7008/C/prev_val_reg/CLR, agc/U7008/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1035 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__912, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7006/A/next_val_reg/CLR, agc/U7006/A/prev_val_reg/CLR, agc/U7006/A/y_reg/CLR, agc/U7006/B/next_val_reg/CLR, agc/U7006/B/prev_val_reg/CLR, agc/U7006/B/y_reg/CLR, agc/U7006/C/next_val_reg/CLR, agc/U7006/C/prev_val_reg/CLR, agc/U7006/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1036 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__913, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7005/A/next_val_reg/CLR, agc/U7005/A/prev_val_reg/CLR, agc/U7005/A/y_reg/CLR, agc/U7005/B/next_val_reg/CLR, agc/U7005/B/prev_val_reg/CLR, agc/U7005/B/y_reg/CLR, agc/U7005/C/next_val_reg/CLR, agc/U7005/C/prev_val_reg/CLR, agc/U7005/C/y_reg/CLR, agc/U7005/D/next_val_reg/PRE, agc/U7005/D/prev_val_reg/PRE, agc/U7005/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1037 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__914, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7004/A/next_val_reg/PRE, agc/U7004/A/y_reg/PRE, agc/U7004/B/next_val_reg/PRE, agc/U7004/B/y_reg/PRE, agc/U7004/F/next_val_reg/PRE, agc/U7004/F/y_reg/PRE, agc/U7004/C/y_reg/CLR, agc/U7004/C/y_reg_lopt_replica/CLR, agc/U7004/C/next_val_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1038 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__915, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7003/B/next_val_reg/CLR, agc/U7003/B/prev_val_reg/CLR, agc/U7003/B/y_reg/CLR, agc/U7003/C/next_val_reg/CLR, agc/U7003/C/prev_val_reg/CLR, agc/U7003/C/y_reg/CLR, agc/U7003/D/next_val_reg/PRE, agc/U7003/D/prev_val_reg/PRE, agc/U7003/D/y_reg/PRE, agc/U7003/A/next_val_reg/CLR, agc/U7003/A/prev_val_reg/CLR, agc/U7003/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1039 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__916, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7002/A/next_val_reg/PRE, agc/U7002/A/y_reg/PRE, agc/U7002/B/next_val_reg/CLR, agc/U7002/B/y_reg/CLR, agc/U7002/C/next_val_reg/CLR, agc/U7002/C/y_reg/CLR, agc/U7002/D/next_val_reg/PRE, agc/U7002/D/y_reg/PRE, agc/U7002/E/next_val_reg/PRE, agc/U7002/E/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1040 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__917, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U7001/A/next_val_reg/CLR, agc/U7001/A/prev_val_reg/CLR, agc/U7001/A/y_reg/CLR, agc/U7001/C/next_val_reg/CLR, agc/U7001/C/prev_val_reg/CLR, agc/U7001/C/y_reg/CLR, agc/U7001/D/next_val_reg/CLR, agc/U7001/D/prev_val_reg/CLR, agc/U7001/D/y_reg/CLR, agc/U7001/B/next_val_reg/PRE, agc/U7001/B/prev_val_reg/PRE, agc/U7001/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1041 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__918, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6057/A/next_val_reg/PRE, agc/U6057/A/prev_val_reg/PRE, agc/U6057/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1042 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__919, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6056/A/next_val_reg/PRE, agc/U6056/A/y_reg/PRE, agc/U6056/B/next_val_reg/CLR, agc/U6056/B/y_reg/CLR, agc/U6056/C/next_val_reg/PRE, agc/U6056/C/y_reg/PRE, agc/U6056/F/next_val_reg/CLR, agc/U6056/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1043 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__92, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24015/A/next_val_reg/CLR, agc/U24015/A/prev_val_reg/CLR, agc/U24015/A/y_reg/CLR, agc/U24015/B/next_val_reg/CLR, agc/U24015/B/prev_val_reg/CLR, agc/U24015/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1044 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__920, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6055/A/next_val_reg/CLR, agc/U6055/A/y_reg/CLR, agc/U6055/B/next_val_reg/CLR, agc/U6055/B/y_reg/CLR, agc/U6055/C/next_val_reg/CLR, agc/U6055/C/y_reg/CLR, agc/U6055/D/next_val_reg/PRE, agc/U6055/D/y_reg/PRE, agc/U6055/E/next_val_reg/CLR, agc/U6055/E/y_reg/CLR, agc/U6055/F/next_val_reg/CLR, agc/U6055/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1045 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__921, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6054/A/next_val_reg/PRE, agc/U6054/A/prev_val_reg/PRE, agc/U6054/A/y_reg/PRE, agc/U6054/B/next_val_reg/CLR, agc/U6054/B/prev_val_reg/CLR, agc/U6054/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1046 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__922, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6053/A/next_val_reg/PRE, agc/U6053/A/prev_val_reg/PRE, agc/U6053/A/y_reg/PRE, agc/U6053/B/next_val_reg/CLR, agc/U6053/B/prev_val_reg/CLR, agc/U6053/B/y_reg/CLR, agc/U6053/C/next_val_reg/CLR, agc/U6053/C/prev_val_reg/CLR, agc/U6053/C/y_reg/CLR, agc/U6053/D/next_val_reg/CLR, agc/U6053/D/prev_val_reg/CLR, agc/U6053/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1047 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__923, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6051/A/next_val_reg/CLR, agc/U6051/A/prev_val_reg/CLR, agc/U6051/A/y_reg/CLR, agc/U6051/B/next_val_reg/CLR, agc/U6051/B/prev_val_reg/CLR, agc/U6051/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1048 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__924, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6050/A/next_val_reg/CLR, agc/U6050/A/prev_val_reg/CLR, agc/U6050/A/y_reg/CLR, agc/U6050/B/next_val_reg/CLR, agc/U6050/B/prev_val_reg/CLR, agc/U6050/B/y_reg/CLR, agc/U6050/C/next_val_reg/CLR, agc/U6050/C/prev_val_reg/CLR, agc/U6050/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1049 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__925, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6049/A/next_val_reg/CLR, agc/U6049/A/prev_val_reg/CLR, agc/U6049/A/y_reg/CLR, agc/U6049/B/next_val_reg/CLR, agc/U6049/B/prev_val_reg/CLR, agc/U6049/B/y_reg/CLR, agc/U6049/C/next_val_reg/CLR, agc/U6049/C/prev_val_reg/CLR, agc/U6049/C/y_reg/CLR, agc/U6049/D/next_val_reg/CLR, agc/U6049/D/prev_val_reg/CLR, agc/U6049/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1050 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__926, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6048/A/next_val_reg/CLR, agc/U6048/A/prev_val_reg/CLR, agc/U6048/A/y_reg/CLR, agc/U6048/B/next_val_reg/CLR, agc/U6048/B/prev_val_reg/CLR, agc/U6048/B/y_reg/CLR, agc/U6048/C/next_val_reg/CLR, agc/U6048/C/prev_val_reg/CLR, agc/U6048/C/y_reg/CLR, agc/U6048/D/next_val_reg/CLR, agc/U6048/D/prev_val_reg/CLR, agc/U6048/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1051 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__927, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6046/A/next_val_reg/PRE, agc/U6046/A/prev_val_reg/PRE, agc/U6046/A/y_reg/PRE, agc/U6046/B/next_val_reg/CLR, agc/U6046/B/prev_val_reg/CLR, agc/U6046/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1052 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__928, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6045/A/next_val_reg/CLR, agc/U6045/A/prev_val_reg/CLR, agc/U6045/A/y_reg/CLR, agc/U6045/B/next_val_reg/PRE, agc/U6045/B/prev_val_reg/PRE, agc/U6045/B/y_reg/PRE, agc/U6045/C/next_val_reg/CLR, agc/U6045/C/prev_val_reg/CLR, agc/U6045/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1053 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__929, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6044/A/next_val_reg/CLR, agc/U6044/A/prev_val_reg/CLR, agc/U6044/A/y_reg/CLR, agc/U6044/B/next_val_reg/CLR, agc/U6044/B/prev_val_reg/CLR, agc/U6044/B/y_reg/CLR, agc/U6044/C/next_val_reg/CLR, agc/U6044/C/prev_val_reg/CLR, agc/U6044/C/y_reg/CLR, agc/U6044/D/next_val_reg/CLR, agc/U6044/D/prev_val_reg/CLR, agc/U6044/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1054 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__93, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24014/A/next_val_reg/CLR, agc/U24014/A/prev_val_reg/CLR, agc/U24014/A/y_reg/CLR, agc/U24014/B/next_val_reg/CLR, agc/U24014/B/prev_val_reg/CLR, agc/U24014/B/y_reg/CLR, agc/U24014/C/next_val_reg/CLR, agc/U24014/C/prev_val_reg/CLR, agc/U24014/C/y_reg/CLR, agc/U24014/D/next_val_reg/CLR, agc/U24014/D/prev_val_reg/CLR, agc/U24014/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1055 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__930, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6043/A/next_val_reg/CLR, agc/U6043/A/prev_val_reg/CLR, agc/U6043/A/y_reg/CLR, agc/U6043/B/next_val_reg/CLR, agc/U6043/B/prev_val_reg/CLR, agc/U6043/B/y_reg/CLR, agc/U6043/C/next_val_reg/CLR, agc/U6043/C/prev_val_reg/CLR, agc/U6043/C/y_reg/CLR, agc/U6043/D/next_val_reg/CLR, agc/U6043/D/prev_val_reg/CLR, agc/U6043/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1056 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__931, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6042/A/next_val_reg/CLR, agc/U6042/A/prev_val_reg/CLR, agc/U6042/A/y_reg/CLR, agc/U6042/B/next_val_reg/PRE, agc/U6042/B/prev_val_reg/PRE, agc/U6042/B/y_reg/PRE, agc/U6042/C/next_val_reg/CLR, agc/U6042/C/prev_val_reg/CLR, agc/U6042/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1057 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__932, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6040/A/next_val_reg/CLR, agc/U6040/A/prev_val_reg/CLR, agc/U6040/A/y_reg/CLR, agc/U6040/B/next_val_reg/CLR, agc/U6040/B/prev_val_reg/CLR, agc/U6040/B/y_reg/CLR, agc/U6040/C/next_val_reg/CLR, agc/U6040/C/prev_val_reg/CLR, agc/U6040/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1058 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__933, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6039/A/next_val_reg/CLR, agc/U6039/A/prev_val_reg/CLR, agc/U6039/A/y_reg/CLR, agc/U6039/B/next_val_reg/CLR, agc/U6039/B/prev_val_reg/CLR, agc/U6039/B/y_reg/CLR, agc/U6039/C/next_val_reg/CLR, agc/U6039/C/prev_val_reg/CLR, agc/U6039/C/y_reg/CLR, agc/U6039/D/next_val_reg/CLR, agc/U6039/D/prev_val_reg/CLR, agc/U6039/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1059 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__934, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6038/A/next_val_reg/CLR, agc/U6038/A/prev_val_reg/CLR, agc/U6038/A/y_reg/CLR, agc/U6038/B/next_val_reg/CLR, agc/U6038/B/prev_val_reg/CLR, agc/U6038/B/y_reg/CLR, agc/U6038/C/next_val_reg/PRE, agc/U6038/C/prev_val_reg/PRE, agc/U6038/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1060 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__935, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6036/A/next_val_reg/CLR, agc/U6036/A/prev_val_reg/CLR, agc/U6036/A/y_reg/CLR, agc/U6036/B/next_val_reg/CLR, agc/U6036/B/prev_val_reg/CLR, agc/U6036/B/y_reg/CLR, agc/U6036/C/next_val_reg/CLR, agc/U6036/C/prev_val_reg/CLR, agc/U6036/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1061 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__936, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6035/A/next_val_reg/CLR, agc/U6035/A/prev_val_reg/CLR, agc/U6035/A/y_reg/CLR, agc/U6035/B/next_val_reg/CLR, agc/U6035/B/prev_val_reg/CLR, agc/U6035/B/y_reg/CLR, agc/U6035/C/next_val_reg/CLR, agc/U6035/C/prev_val_reg/CLR, agc/U6035/C/y_reg/CLR, agc/U6035/D/next_val_reg/CLR, agc/U6035/D/prev_val_reg/CLR, agc/U6035/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1062 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__937, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6034/A/next_val_reg/CLR, agc/U6034/A/y_reg/CLR, agc/U6034/B/next_val_reg/CLR, agc/U6034/B/y_reg/CLR, agc/U6034/C/next_val_reg/CLR, agc/U6034/C/y_reg/CLR, agc/U6034/D/next_val_reg/CLR, agc/U6034/D/y_reg/CLR, agc/U6034/E/next_val_reg/CLR, agc/U6034/E/y_reg/CLR, agc/U6034/F/next_val_reg/CLR, agc/U6034/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1063 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__938, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6033/A/next_val_reg/CLR, agc/U6033/A/prev_val_reg/CLR, agc/U6033/A/y_reg/CLR, agc/U6033/B/next_val_reg/CLR, agc/U6033/B/prev_val_reg/CLR, agc/U6033/B/y_reg/CLR, agc/U6033/C/next_val_reg/CLR, agc/U6033/C/prev_val_reg/CLR, agc/U6033/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1064 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__939, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6032/A/next_val_reg/CLR, agc/U6032/A/prev_val_reg/CLR, agc/U6032/A/y_reg/CLR, agc/U6032/B/next_val_reg/CLR, agc/U6032/B/prev_val_reg/CLR, agc/U6032/B/y_reg/CLR, agc/U6032/C/next_val_reg/CLR, agc/U6032/C/prev_val_reg/CLR, agc/U6032/C/y_reg/CLR, agc/U6032/D/next_val_reg/CLR, agc/U6032/D/prev_val_reg/CLR, agc/U6032/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1065 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__94, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24013/A/next_val_reg/CLR, agc/U24013/A/prev_val_reg/CLR, agc/U24013/A/y_reg/CLR, agc/U24013/B/next_val_reg/CLR, agc/U24013/B/prev_val_reg/CLR, agc/U24013/B/y_reg/CLR, agc/U24013/C/next_val_reg/CLR, agc/U24013/C/prev_val_reg/CLR, agc/U24013/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1066 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__940, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6031/A/next_val_reg/CLR, agc/U6031/A/prev_val_reg/CLR, agc/U6031/A/y_reg/CLR, agc/U6031/B/next_val_reg/PRE, agc/U6031/B/prev_val_reg/PRE, agc/U6031/B/y_reg/PRE, agc/U6031/C/next_val_reg/PRE, agc/U6031/C/prev_val_reg/PRE, agc/U6031/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1067 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__941, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6030/A/next_val_reg/CLR, agc/U6030/A/prev_val_reg/CLR, agc/U6030/A/y_reg/CLR, agc/U6030/B/next_val_reg/CLR, agc/U6030/B/prev_val_reg/CLR, agc/U6030/B/y_reg/CLR, agc/U6030/C/next_val_reg/CLR, agc/U6030/C/prev_val_reg/CLR, agc/U6030/C/y_reg/CLR, agc/U6030/D/next_val_reg/CLR, agc/U6030/D/prev_val_reg/CLR, agc/U6030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1068 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__942, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6028/A/next_val_reg/CLR, agc/U6028/A/prev_val_reg/CLR, agc/U6028/A/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1069 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__943, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6027/A/next_val_reg/CLR, agc/U6027/A/prev_val_reg/CLR, agc/U6027/A/y_reg/CLR, agc/U6027/B/next_val_reg/CLR, agc/U6027/B/prev_val_reg/CLR, agc/U6027/B/y_reg/CLR, agc/U6027/C/next_val_reg/CLR, agc/U6027/C/prev_val_reg/CLR, agc/U6027/C/y_reg/CLR, agc/U6027/D/next_val_reg/CLR, agc/U6027/D/prev_val_reg/CLR, agc/U6027/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1070 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__944, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6026/A/next_val_reg/CLR, agc/U6026/A/prev_val_reg/CLR, agc/U6026/A/y_reg/CLR, agc/U6026/B/next_val_reg/CLR, agc/U6026/B/prev_val_reg/CLR, agc/U6026/B/y_reg/CLR, agc/U6026/C/next_val_reg/CLR, agc/U6026/C/prev_val_reg/CLR, agc/U6026/C/y_reg/CLR, agc/U6026/D/next_val_reg/CLR, agc/U6026/D/prev_val_reg/CLR, agc/U6026/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1071 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__945, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6025/A/next_val_reg/PRE, agc/U6025/A/y_reg/PRE, agc/U6025/B/next_val_reg/CLR, agc/U6025/B/y_reg/CLR, agc/U6025/C/next_val_reg/PRE, agc/U6025/C/y_reg/PRE, agc/U6025/D/next_val_reg/CLR, agc/U6025/D/y_reg/CLR, agc/U6025/E/next_val_reg/PRE, agc/U6025/E/y_reg/PRE, agc/U6025/F/next_val_reg/CLR, agc/U6025/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1072 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__946, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6024/A/next_val_reg/CLR, agc/U6024/A/prev_val_reg/CLR, agc/U6024/A/y_reg/CLR, agc/U6024/B/next_val_reg/PRE, agc/U6024/B/prev_val_reg/PRE, agc/U6024/B/y_reg/PRE, agc/U6024/C/next_val_reg/CLR, agc/U6024/C/prev_val_reg/CLR, agc/U6024/C/y_reg/CLR, agc/U6024/D/next_val_reg/CLR, agc/U6024/D/prev_val_reg/CLR, agc/U6024/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1073 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__947, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6023/A/next_val_reg/CLR, agc/U6023/A/y_reg/CLR, agc/U6023/B/next_val_reg/CLR, agc/U6023/B/y_reg/CLR, agc/U6023/C/next_val_reg/PRE, agc/U6023/C/y_reg/PRE, agc/U6023/D/next_val_reg/CLR, agc/U6023/D/y_reg/CLR, agc/U6023/E/next_val_reg/PRE, agc/U6023/E/y_reg/PRE, agc/U6023/F/next_val_reg/CLR, agc/U6023/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1074 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__948, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6022/A/next_val_reg/CLR, agc/U6022/A/prev_val_reg/CLR, agc/U6022/A/y_reg/CLR, agc/U6022/B/next_val_reg/PRE, agc/U6022/B/prev_val_reg/PRE, agc/U6022/B/y_reg/PRE, agc/U6022/C/next_val_reg/CLR, agc/U6022/C/prev_val_reg/CLR, agc/U6022/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1075 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__949, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6021/A/next_val_reg/CLR, agc/U6021/A/prev_val_reg/CLR, agc/U6021/A/y_reg/CLR, agc/U6021/B/next_val_reg/PRE, agc/U6021/B/prev_val_reg/PRE, agc/U6021/B/y_reg/PRE, agc/U6021/C/next_val_reg/PRE, agc/U6021/C/prev_val_reg/PRE, agc/U6021/C/y_reg/PRE, agc/U6021/D/next_val_reg/PRE, agc/U6021/D/prev_val_reg/PRE, agc/U6021/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1076 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__95, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U24012/A/next_val_reg/CLR, agc/U24012/A/prev_val_reg/CLR, agc/U24012/A/y_reg/CLR, agc/U24012/B/next_val_reg/CLR, agc/U24012/B/prev_val_reg/CLR, agc/U24012/B/y_reg/CLR, agc/U24012/C/next_val_reg/CLR, agc/U24012/C/prev_val_reg/CLR, agc/U24012/C/y_reg/CLR, agc/U24012/D/next_val_reg/CLR, agc/U24012/D/prev_val_reg/CLR, agc/U24012/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1077 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__950, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6020/A/next_val_reg/PRE, agc/U6020/A/prev_val_reg/PRE, agc/U6020/A/y_reg/PRE, agc/U6020/B/next_val_reg/CLR, agc/U6020/B/prev_val_reg/CLR, agc/U6020/B/y_reg/CLR, agc/U6020/C/next_val_reg/CLR, agc/U6020/C/prev_val_reg/CLR, agc/U6020/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1078 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__951, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6018/A/next_val_reg/CLR, agc/U6018/A/prev_val_reg/CLR, agc/U6018/A/y_reg/CLR, agc/U6018/B/next_val_reg/CLR, agc/U6018/B/prev_val_reg/CLR, agc/U6018/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1079 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__952, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6017/A/next_val_reg/CLR, agc/U6017/A/prev_val_reg/CLR, agc/U6017/A/y_reg/CLR, agc/U6017/B/next_val_reg/PRE, agc/U6017/B/prev_val_reg/PRE, agc/U6017/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1080 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__953, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6016/A/next_val_reg/PRE, agc/U6016/A/prev_val_reg/PRE, agc/U6016/A/y_reg/PRE, agc/U6016/B/next_val_reg/PRE, agc/U6016/B/prev_val_reg/PRE, agc/U6016/B/y_reg/PRE, agc/U6016/C/next_val_reg/PRE, agc/U6016/C/prev_val_reg/PRE, agc/U6016/C/y_reg/PRE, agc/U6016/D/next_val_reg/PRE, agc/U6016/D/prev_val_reg/PRE, agc/U6016/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1081 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__954, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6015/A/next_val_reg/PRE, agc/U6015/A/prev_val_reg/PRE, agc/U6015/A/y_reg/PRE, agc/U6015/B/next_val_reg/CLR, agc/U6015/B/prev_val_reg/CLR, agc/U6015/B/y_reg/CLR, agc/U6015/C/next_val_reg/PRE, agc/U6015/C/prev_val_reg/PRE, agc/U6015/C/y_reg/PRE, agc/U6015/D/next_val_reg/CLR, agc/U6015/D/prev_val_reg/CLR, agc/U6015/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1082 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__955, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6013/A/next_val_reg/PRE, agc/U6013/A/prev_val_reg/PRE, agc/U6013/A/y_reg/PRE, agc/U6013/B/next_val_reg/CLR, agc/U6013/B/prev_val_reg/CLR, agc/U6013/B/y_reg/CLR, agc/U6013/C/next_val_reg/PRE, agc/U6013/C/prev_val_reg/PRE, agc/U6013/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1083 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__956, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6012/B/next_val_reg/PRE, agc/U6012/B/prev_val_reg/PRE, agc/U6012/B/y_reg/PRE, agc/U6012/C/next_val_reg/PRE, agc/U6012/C/prev_val_reg/PRE, agc/U6012/C/y_reg/PRE, agc/U6012/D/next_val_reg/CLR, agc/U6012/D/prev_val_reg/CLR, agc/U6012/D/y_reg/CLR, agc/U6012/A/next_val_reg/PRE, agc/U6012/A/prev_val_reg/PRE, agc/U6012/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1084 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__957, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6011/A/next_val_reg/CLR, agc/U6011/A/prev_val_reg/CLR, agc/U6011/A/y_reg/CLR, agc/U6011/B/next_val_reg/CLR, agc/U6011/B/prev_val_reg/CLR, agc/U6011/B/y_reg/CLR, agc/U6011/C/next_val_reg/CLR, agc/U6011/C/prev_val_reg/CLR, agc/U6011/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1085 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__958, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6010/A/next_val_reg/CLR, agc/U6010/A/y_reg/CLR, agc/U6010/B/next_val_reg/CLR, agc/U6010/B/y_reg/CLR, agc/U6010/C/next_val_reg/CLR, agc/U6010/C/y_reg/CLR, agc/U6010/D/next_val_reg/CLR, agc/U6010/D/y_reg/CLR, agc/U6010/E/next_val_reg/CLR, agc/U6010/E/y_reg/CLR, agc/U6010/F/next_val_reg/CLR, agc/U6010/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1086 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__959, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6009/A/next_val_reg/CLR, agc/U6009/A/prev_val_reg/CLR, agc/U6009/A/y_reg/CLR, agc/U6009/B/next_val_reg/CLR, agc/U6009/B/prev_val_reg/CLR, agc/U6009/B/y_reg/CLR, agc/U6009/C/next_val_reg/CLR, agc/U6009/C/prev_val_reg/CLR, agc/U6009/C/y_reg/CLR, agc/U6009/D/next_val_reg/CLR, agc/U6009/D/prev_val_reg/CLR, agc/U6009/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1087 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__96, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23058/A/next_val_reg/CLR, agc/U23058/A/prev_val_reg/CLR, agc/U23058/A/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1088 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__960, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6008/A/next_val_reg/CLR, agc/U6008/A/prev_val_reg/CLR, agc/U6008/A/y_reg/CLR, agc/U6008/B/next_val_reg/CLR, agc/U6008/B/prev_val_reg/CLR, agc/U6008/B/y_reg/CLR, agc/U6008/C/next_val_reg/CLR, agc/U6008/C/prev_val_reg/CLR, agc/U6008/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1089 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__961, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6007/B/next_val_reg/CLR, agc/U6007/B/prev_val_reg/CLR, agc/U6007/B/y_reg/CLR, agc/U6007/C/next_val_reg/CLR, agc/U6007/C/prev_val_reg/CLR, agc/U6007/C/y_reg/CLR, agc/U6007/A/next_val_reg/PRE, agc/U6007/A/prev_val_reg/PRE, agc/U6007/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1090 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__962, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6006/A/next_val_reg/CLR, agc/U6006/A/y_reg/CLR, agc/U6006/B/next_val_reg/CLR, agc/U6006/B/y_reg/CLR, agc/U6006/C/next_val_reg/CLR, agc/U6006/C/y_reg/CLR, agc/U6006/D/next_val_reg/PRE, agc/U6006/D/y_reg/PRE, agc/U6006/E/next_val_reg/CLR, agc/U6006/E/y_reg/CLR, agc/U6006/F/next_val_reg/CLR, agc/U6006/F/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1091 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__963, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6005/A/next_val_reg/PRE, agc/U6005/A/prev_val_reg/PRE, agc/U6005/A/y_reg/PRE, agc/U6005/C/next_val_reg/PRE, agc/U6005/C/prev_val_reg/PRE, agc/U6005/C/y_reg/PRE, agc/U6005/D/next_val_reg/CLR, agc/U6005/D/prev_val_reg/CLR, agc/U6005/D/y_reg/CLR, agc/U6005/B/next_val_reg/PRE, agc/U6005/B/prev_val_reg/PRE, agc/U6005/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1092 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__964, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6003/A/next_val_reg/CLR, agc/U6003/A/prev_val_reg/CLR, agc/U6003/A/y_reg/CLR, agc/U6003/B/next_val_reg/CLR, agc/U6003/B/prev_val_reg/CLR, agc/U6003/B/y_reg/CLR, agc/U6003/C/next_val_reg/PRE, agc/U6003/C/prev_val_reg/PRE, agc/U6003/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1093 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__965, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6002/A/next_val_reg/CLR, agc/U6002/A/prev_val_reg/CLR, agc/U6002/A/y_reg/CLR, agc/U6002/B/next_val_reg/CLR, agc/U6002/B/prev_val_reg/CLR, agc/U6002/B/y_reg/CLR, agc/U6002/C/next_val_reg/CLR, agc/U6002/C/prev_val_reg/CLR, agc/U6002/C/y_reg/CLR, agc/U6002/D/next_val_reg/CLR, agc/U6002/D/prev_val_reg/CLR, agc/U6002/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1094 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__966, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U6001/A/next_val_reg/CLR, agc/U6001/A/prev_val_reg/CLR, agc/U6001/A/y_reg/CLR, agc/U6001/B/next_val_reg/CLR, agc/U6001/B/prev_val_reg/CLR, agc/U6001/B/y_reg/CLR, agc/U6001/C/next_val_reg/CLR, agc/U6001/C/prev_val_reg/CLR, agc/U6001/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1095 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__967, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5067/A/next_val_reg/CLR, agc/U5067/A/prev_val_reg/CLR, agc/U5067/A/y_reg/CLR, agc/U5067/B/next_val_reg/CLR, agc/U5067/B/prev_val_reg/CLR, agc/U5067/B/y_reg/CLR, agc/U5067/C/next_val_reg/PRE, agc/U5067/C/prev_val_reg/PRE, agc/U5067/C/y_reg/PRE, agc/U5067/D/next_val_reg/CLR, agc/U5067/D/prev_val_reg/CLR, agc/U5067/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1096 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__968, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5066/A/next_val_reg/CLR, agc/U5066/A/prev_val_reg/CLR, agc/U5066/A/y_reg/CLR, agc/U5066/B/next_val_reg/CLR, agc/U5066/B/prev_val_reg/CLR, agc/U5066/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1097 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__969, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5064/A/next_val_reg/CLR, agc/U5064/A/prev_val_reg/CLR, agc/U5064/A/y_reg/CLR, agc/U5064/B/next_val_reg/CLR, agc/U5064/B/prev_val_reg/CLR, agc/U5064/B/y_reg/CLR, agc/U5064/C/next_val_reg/CLR, agc/U5064/C/prev_val_reg/CLR, agc/U5064/C/y_reg/CLR, agc/U5064/D/next_val_reg/CLR, agc/U5064/D/prev_val_reg/CLR, agc/U5064/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1098 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__97, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23057/A/next_val_reg/CLR, agc/U23057/A/prev_val_reg/CLR, agc/U23057/A/y_reg/CLR, agc/U23057/B/next_val_reg/CLR, agc/U23057/B/prev_val_reg/CLR, agc/U23057/B/y_reg/CLR, agc/U23057/C/next_val_reg/CLR, agc/U23057/C/prev_val_reg/CLR, agc/U23057/C/y_reg/CLR, agc/U23057/D/next_val_reg/CLR, agc/U23057/D/prev_val_reg/CLR, agc/U23057/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1099 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__970, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5063/A/next_val_reg/CLR, agc/U5063/A/prev_val_reg/CLR, agc/U5063/A/y_reg/CLR, agc/U5063/B/next_val_reg/CLR, agc/U5063/B/prev_val_reg/CLR, agc/U5063/B/y_reg/CLR, agc/U5063/C/next_val_reg/CLR, agc/U5063/C/prev_val_reg/CLR, agc/U5063/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1100 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__971, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5062/A/next_val_reg/CLR, agc/U5062/A/prev_val_reg/CLR, agc/U5062/A/y_reg/CLR, agc/U5062/B/next_val_reg/PRE, agc/U5062/B/prev_val_reg/PRE, agc/U5062/B/y_reg/PRE, agc/U5062/C/next_val_reg/CLR, agc/U5062/C/prev_val_reg/CLR, agc/U5062/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1101 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__972, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5061/A/next_val_reg/CLR, agc/U5061/A/prev_val_reg/CLR, agc/U5061/A/y_reg/CLR, agc/U5061/B/next_val_reg/CLR, agc/U5061/B/prev_val_reg/CLR, agc/U5061/B/y_reg/CLR, agc/U5061/C/next_val_reg/CLR, agc/U5061/C/prev_val_reg/CLR, agc/U5061/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1102 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__973, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5060/A/next_val_reg/CLR, agc/U5060/A/prev_val_reg/CLR, agc/U5060/A/y_reg/CLR, agc/U5060/B/next_val_reg/CLR, agc/U5060/B/prev_val_reg/CLR, agc/U5060/B/y_reg/CLR, agc/U5060/C/next_val_reg/CLR, agc/U5060/C/prev_val_reg/CLR, agc/U5060/C/y_reg/CLR, agc/U5060/D/next_val_reg/CLR, agc/U5060/D/prev_val_reg/CLR, agc/U5060/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1103 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__974, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5058/A/next_val_reg/CLR, agc/U5058/A/prev_val_reg/CLR, agc/U5058/A/y_reg/CLR, agc/U5058/B/next_val_reg/CLR, agc/U5058/B/prev_val_reg/CLR, agc/U5058/B/y_reg/CLR, agc/U5058/C/next_val_reg/CLR, agc/U5058/C/prev_val_reg/CLR, agc/U5058/C/y_reg/CLR, agc/U5058/D/next_val_reg/PRE, agc/U5058/D/prev_val_reg/PRE, agc/U5058/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1104 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__975, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5057/E/next_val_reg/CLR, agc/U5057/E/y_reg/CLR, agc/U5057/A/next_val_reg/PRE, agc/U5057/A/y_reg/PRE, agc/U5057/B/next_val_reg/PRE, agc/U5057/B/y_reg/PRE, agc/U5057/C/next_val_reg/PRE, agc/U5057/C/y_reg/PRE, agc/U5057/D/next_val_reg/CLR, agc/U5057/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1105 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__976, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5055/A/next_val_reg/CLR, agc/U5055/A/prev_val_reg/CLR, agc/U5055/A/y_reg/CLR, agc/U5055/B/next_val_reg/CLR, agc/U5055/B/prev_val_reg/CLR, agc/U5055/B/y_reg/CLR, agc/U5055/C/next_val_reg/CLR, agc/U5055/C/prev_val_reg/CLR, agc/U5055/C/y_reg/CLR, agc/U5055/D/next_val_reg/PRE, agc/U5055/D/prev_val_reg/PRE, agc/U5055/D/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1106 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__977, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5054/A/next_val_reg/CLR, agc/U5054/A/prev_val_reg/CLR, agc/U5054/A/y_reg/CLR, agc/U5054/B/next_val_reg/CLR, agc/U5054/B/prev_val_reg/CLR, agc/U5054/B/y_reg/CLR, agc/U5054/C/next_val_reg/CLR, agc/U5054/C/prev_val_reg/CLR, agc/U5054/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1107 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__978, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5053/A/next_val_reg/CLR, agc/U5053/A/prev_val_reg/CLR, agc/U5053/A/y_reg/CLR, agc/U5053/B/next_val_reg/PRE, agc/U5053/B/prev_val_reg/PRE, agc/U5053/B/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1108 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__979, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5052/A/next_val_reg/CLR, agc/U5052/A/prev_val_reg/CLR, agc/U5052/A/y_reg/CLR, agc/U5052/B/next_val_reg/CLR, agc/U5052/B/prev_val_reg/CLR, agc/U5052/B/y_reg/CLR, agc/U5052/C/next_val_reg/CLR, agc/U5052/C/prev_val_reg/CLR, agc/U5052/C/y_reg/CLR, agc/U5052/D/next_val_reg/CLR, agc/U5052/D/prev_val_reg/CLR, agc/U5052/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1109 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__98, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23055/A/next_val_reg/PRE, agc/U23055/A/prev_val_reg/PRE, agc/U23055/A/y_reg/PRE, agc/U23055/B/next_val_reg/CLR, agc/U23055/B/prev_val_reg/CLR, agc/U23055/B/y_reg/CLR, agc/U23055/C/next_val_reg/CLR, agc/U23055/C/prev_val_reg/CLR, agc/U23055/C/y_reg/CLR, agc/U23055/D/next_val_reg/CLR, agc/U23055/D/prev_val_reg/CLR, agc/U23055/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1110 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__980, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5051/A/next_val_reg/CLR, agc/U5051/A/prev_val_reg/CLR, agc/U5051/A/y_reg/CLR, agc/U5051/B/next_val_reg/CLR, agc/U5051/B/prev_val_reg/CLR, agc/U5051/B/y_reg/CLR, agc/U5051/C/next_val_reg/CLR, agc/U5051/C/prev_val_reg/CLR, agc/U5051/C/y_reg/CLR, agc/U5051/D/next_val_reg/CLR, agc/U5051/D/prev_val_reg/CLR, agc/U5051/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1111 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__981, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5050/A/next_val_reg/CLR, agc/U5050/A/prev_val_reg/CLR, agc/U5050/A/y_reg/CLR, agc/U5050/B/next_val_reg/CLR, agc/U5050/B/prev_val_reg/CLR, agc/U5050/B/y_reg/CLR, agc/U5050/C/next_val_reg/CLR, agc/U5050/C/prev_val_reg/CLR, agc/U5050/C/y_reg/CLR, agc/U5050/D/next_val_reg/CLR, agc/U5050/D/prev_val_reg/CLR, agc/U5050/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1112 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__982, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5048/A/next_val_reg/CLR, agc/U5048/A/prev_val_reg/CLR, agc/U5048/A/y_reg/CLR, agc/U5048/B/next_val_reg/CLR, agc/U5048/B/prev_val_reg/CLR, agc/U5048/B/y_reg/CLR, agc/U5048/C/next_val_reg/PRE, agc/U5048/C/prev_val_reg/PRE, agc/U5048/C/y_reg/PRE, agc/U5048/D/next_val_reg/CLR, agc/U5048/D/prev_val_reg/CLR, agc/U5048/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1113 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__983, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5047/A/next_val_reg/CLR, agc/U5047/A/prev_val_reg/CLR, agc/U5047/A/y_reg/CLR, agc/U5047/B/next_val_reg/CLR, agc/U5047/B/prev_val_reg/CLR, agc/U5047/B/y_reg/CLR, agc/U5047/C/next_val_reg/CLR, agc/U5047/C/prev_val_reg/CLR, agc/U5047/C/y_reg/CLR, agc/U5047/D/next_val_reg/CLR, agc/U5047/D/prev_val_reg/CLR, agc/U5047/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1114 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__984, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5046/A/next_val_reg/CLR, agc/U5046/A/prev_val_reg/CLR, agc/U5046/A/y_reg/CLR, agc/U5046/B/next_val_reg/CLR, agc/U5046/B/prev_val_reg/CLR, agc/U5046/B/y_reg/CLR, agc/U5046/C/next_val_reg/CLR, agc/U5046/C/prev_val_reg/CLR, agc/U5046/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1115 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__985, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5045/A/next_val_reg/CLR, agc/U5045/A/prev_val_reg/CLR, agc/U5045/A/y_reg/CLR, agc/U5045/B/next_val_reg/PRE, agc/U5045/B/prev_val_reg/PRE, agc/U5045/B/y_reg/PRE, agc/U5045/C/next_val_reg/CLR, agc/U5045/C/prev_val_reg/CLR, agc/U5045/C/y_reg/CLR, agc/U5045/D/next_val_reg/CLR, agc/U5045/D/prev_val_reg/CLR, agc/U5045/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1116 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__986, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5043/A/next_val_reg/CLR, agc/U5043/A/prev_val_reg/CLR, agc/U5043/A/y_reg/CLR, agc/U5043/B/next_val_reg/CLR, agc/U5043/B/prev_val_reg/CLR, agc/U5043/B/y_reg/CLR, agc/U5043/C/next_val_reg/PRE, agc/U5043/C/prev_val_reg/PRE, agc/U5043/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1117 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__987, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5042/A/next_val_reg/CLR, agc/U5042/A/prev_val_reg/CLR, agc/U5042/A/y_reg/CLR, agc/U5042/B/next_val_reg/CLR, agc/U5042/B/prev_val_reg/CLR, agc/U5042/B/y_reg/CLR, agc/U5042/C/next_val_reg/CLR, agc/U5042/C/prev_val_reg/CLR, agc/U5042/C/y_reg/CLR, agc/U5042/D/next_val_reg/CLR, agc/U5042/D/prev_val_reg/CLR, agc/U5042/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1118 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__988, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5041/A/next_val_reg/CLR, agc/U5041/A/prev_val_reg/CLR, agc/U5041/A/y_reg/CLR, agc/U5041/B/next_val_reg/CLR, agc/U5041/B/prev_val_reg/CLR, agc/U5041/B/y_reg/CLR, agc/U5041/C/next_val_reg/CLR, agc/U5041/C/prev_val_reg/CLR, agc/U5041/C/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1119 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__989, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5040/A/next_val_reg/CLR, agc/U5040/A/prev_val_reg/CLR, agc/U5040/A/y_reg/CLR, agc/U5040/B/next_val_reg/CLR, agc/U5040/B/prev_val_reg/CLR, agc/U5040/B/y_reg/CLR, agc/U5040/C/next_val_reg/CLR, agc/U5040/C/prev_val_reg/CLR, agc/U5040/C/y_reg/CLR, agc/U5040/D/next_val_reg/CLR, agc/U5040/D/prev_val_reg/CLR, agc/U5040/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1120 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__99, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U23054/A/next_val_reg/CLR, agc/U23054/A/prev_val_reg/CLR, agc/U23054/A/y_reg/CLR, agc/U23054/B/next_val_reg/PRE, agc/U23054/B/prev_val_reg/PRE, agc/U23054/B/y_reg/PRE, agc/U23054/C/next_val_reg/CLR, agc/U23054/C/prev_val_reg/CLR, agc/U23054/C/y_reg/CLR, agc/U23054/D/next_val_reg/CLR, agc/U23054/D/prev_val_reg/CLR, agc/U23054/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1121 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__990, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5038/A/next_val_reg/CLR, agc/U5038/A/prev_val_reg/CLR, agc/U5038/A/y_reg/CLR, agc/U5038/B/next_val_reg/CLR, agc/U5038/B/prev_val_reg/CLR, agc/U5038/B/y_reg/CLR, agc/U5038/C/next_val_reg/PRE, agc/U5038/C/prev_val_reg/PRE, agc/U5038/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1122 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__991, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5037/A/next_val_reg/CLR, agc/U5037/A/prev_val_reg/CLR, agc/U5037/A/y_reg/CLR, agc/U5037/B/next_val_reg/CLR, agc/U5037/B/prev_val_reg/CLR, agc/U5037/B/y_reg/CLR, agc/U5037/C/next_val_reg/CLR, agc/U5037/C/prev_val_reg/CLR, agc/U5037/C/y_reg/CLR, agc/U5037/D/next_val_reg/CLR, agc/U5037/D/prev_val_reg/CLR, agc/U5037/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1123 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__992, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5036/A/next_val_reg/CLR, agc/U5036/A/prev_val_reg/CLR, agc/U5036/A/y_reg/CLR, agc/U5036/B/next_val_reg/CLR, agc/U5036/B/prev_val_reg/CLR, agc/U5036/B/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1124 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__993, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5035/A/next_val_reg/CLR, agc/U5035/A/prev_val_reg/CLR, agc/U5035/A/y_reg/CLR, agc/U5035/B/next_val_reg/CLR, agc/U5035/B/prev_val_reg/CLR, agc/U5035/B/y_reg/CLR, agc/U5035/C/next_val_reg/CLR, agc/U5035/C/prev_val_reg/CLR, agc/U5035/C/y_reg/CLR, agc/U5035/D/next_val_reg/CLR, agc/U5035/D/prev_val_reg/CLR, agc/U5035/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1125 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__994, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5033/A/next_val_reg/PRE, agc/U5033/A/prev_val_reg/PRE, agc/U5033/A/y_reg/PRE, agc/U5033/B/next_val_reg/CLR, agc/U5033/B/prev_val_reg/CLR, agc/U5033/B/y_reg/CLR, agc/U5033/C/next_val_reg/PRE, agc/U5033/C/prev_val_reg/PRE, agc/U5033/C/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1126 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__995, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5032/A/next_val_reg/CLR, agc/U5032/A/prev_val_reg/CLR, agc/U5032/A/y_reg/CLR, agc/U5032/B/next_val_reg/CLR, agc/U5032/B/prev_val_reg/CLR, agc/U5032/B/y_reg/CLR, agc/U5032/C/next_val_reg/CLR, agc/U5032/C/prev_val_reg/CLR, agc/U5032/C/y_reg/CLR, agc/U5032/D/next_val_reg/CLR, agc/U5032/D/prev_val_reg/CLR, agc/U5032/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1127 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__996, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5031/A/next_val_reg/CLR, agc/U5031/A/prev_val_reg/CLR, agc/U5031/A/y_reg/CLR, agc/U5031/B/next_val_reg/CLR, agc/U5031/B/prev_val_reg/CLR, agc/U5031/B/y_reg/CLR, agc/U5031/C/next_val_reg/CLR, agc/U5031/C/prev_val_reg/CLR, agc/U5031/C/y_reg/CLR, agc/U5031/D/next_val_reg/CLR, agc/U5031/D/prev_val_reg/CLR, agc/U5031/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1128 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__997, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5030/A/next_val_reg/CLR, agc/U5030/A/prev_val_reg/CLR, agc/U5030/A/y_reg/CLR, agc/U5030/B/next_val_reg/CLR, agc/U5030/B/prev_val_reg/CLR, agc/U5030/B/y_reg/CLR, agc/U5030/C/next_val_reg/CLR, agc/U5030/C/prev_val_reg/CLR, agc/U5030/C/y_reg/CLR, agc/U5030/D/next_val_reg/CLR, agc/U5030/D/prev_val_reg/CLR, agc/U5030/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1129 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__998, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5029/B/next_val_reg/CLR, agc/U5029/B/prev_val_reg/CLR, agc/U5029/B/y_reg/CLR, agc/U5029/C/next_val_reg/PRE, agc/U5029/C/prev_val_reg/PRE, agc/U5029/C/y_reg/PRE, agc/U5029/A/next_val_reg/PRE, agc/U5029/A/prev_val_reg/PRE, agc/U5029/A/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1130 Warning
LUT drives async reset alert  
LUT cell agc/U18154/A/next_val_i_2__999, with 2 or more inputs, drives asynchronous preset/clear pin(s) agc/U5028/A/next_val_reg/CLR, agc/U5028/A/prev_val_reg/CLR, agc/U5028/A/y_reg/CLR, agc/U5028/B/next_val_reg/CLR, agc/U5028/B/prev_val_reg/CLR, agc/U5028/B/y_reg/CLR, agc/U5028/C/next_val_reg/CLR, agc/U5028/C/prev_val_reg/CLR, agc/U5028/C/y_reg/CLR, agc/U5028/D/next_val_reg/CLR, agc/U5028/D/prev_val_reg/CLR, agc/U5028/D/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin STRT2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin moding_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin moding_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin moding_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin strt2_count_reg[9]/C is not reached by a timing clock
Related violations: <none>


