-- generated by newgenasym Fri Jun 19 15:51:52 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity LAPAS_1 is
    port (    
	BSET1_10X: IN     STD_LOGIC;    
	BSET1_1X:  IN     STD_LOGIC;    
	BSET2_10X: IN     STD_LOGIC;    
	BSET2_1X:  IN     STD_LOGIC;    
	CMADJ1_10X: IN     STD_LOGIC;    
	CMADJ2_10X: IN     STD_LOGIC;    
	CMADJ2_1X: IN     STD_LOGIC;    
	FBK1:      IN     STD_LOGIC;    
	FBK2:      IN     STD_LOGIC;    
	FBK_3:     IN     STD_LOGIC;    
	FBK_4:     IN     STD_LOGIC;    
	G2_4:      IN     STD_LOGIC;    
	GNDA_1:    INOUT  STD_LOGIC;    
	GNDA_2:    IN     STD_LOGIC;    
	GNDA_3:    IN     STD_LOGIC;    
	GNDA_4:    IN     STD_LOGIC;    
	GNDA_5:    IN     STD_LOGIC;    
	GNDA_6:    IN     STD_LOGIC;    
	GNDA_7:    IN     STD_LOGIC;    
	GNDA_8:    IN     STD_LOGIC;    
	GNDA_9:    IN     STD_LOGIC;    
	IN1:       IN     STD_LOGIC;    
	IN2:       IN     STD_LOGIC;    
	IN3:       IN     STD_LOGIC;    
	IN4:       IN     STD_LOGIC;    
	INA_1:     IN     STD_LOGIC;    
	INA_2:     IN     STD_LOGIC;    
	INA_3:     IN     STD_LOGIC;    
	INA_4:     IN     STD_LOGIC;    
	INB_1:     IN     STD_LOGIC;    
	INB_2:     IN     STD_LOGIC;    
	INB_3:     IN     STD_LOGIC;    
	INB_4:     IN     STD_LOGIC;    
	NC1:       IN     STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	NC3:       IN     STD_LOGIC;    
	NC4:       IN     STD_LOGIC;    
	O1:        OUT    STD_LOGIC;    
	O2:        OUT    STD_LOGIC;    
	O3:        OUT    STD_LOGIC;    
	O4:        OUT    STD_LOGIC;    
	OUTA_1:    OUT    STD_LOGIC;    
	OUTA_2:    OUT    STD_LOGIC;    
	OUTA_3:    OUT    STD_LOGIC;    
	OUTA_4:    OUT    STD_LOGIC;    
	OUTB_1:    OUT    STD_LOGIC;    
	OUTB_2:    OUT    STD_LOGIC;    
	OUTB_3:    OUT    STD_LOGIC;    
	OUTB_4:    OUT    STD_LOGIC;    
	SUB_1:     INOUT  STD_LOGIC;    
	SUB_2:     IN     STD_LOGIC;    
	VCC1_1:    IN     STD_LOGIC;    
	VCC1_2:    IN     STD_LOGIC;    
	VCC2_1:    IN     STD_LOGIC;    
	VCC2_2:    IN     STD_LOGIC;    
	VCC2_3:    IN     STD_LOGIC;    
	VCC2_4:    IN     STD_LOGIC;    
	VDD_1:     IN     STD_LOGIC;    
	VDD_2:     IN     STD_LOGIC;    
	VDD_3:     IN     STD_LOGIC;    
	VDD_4:     IN     STD_LOGIC;    
	VFILT2:    IN     STD_LOGIC;    
	VFILT_1:   IN     STD_LOGIC;    
	VFILT_3:   IN     STD_LOGIC;    
	VFILT_4:   IN     STD_LOGIC);
end LAPAS_1;
