// Seed: 930754297
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout tri0 id_1;
  assign id_1 = 1 ? 1'd0 : 1 & id_3 & id_2;
  logic id_4;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output wor id_2,
    input wor id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri id_6,
    output wor id_7,
    input tri1 id_8,
    input wor id_9,
    input wand id_10,
    input supply1 id_11,
    input wor id_12,
    input supply1 id_13,
    inout tri0 id_14
);
  logic id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
endmodule
