module D_latch (D, Clk, Q);
	input D, Clk;
	output reg Q;
	
	always_ff @(negedge Clk)
		if (Clk)
			Q = D;
endmodule
