

================================================================
== Vivado HLS Report for 'aqed_top'
================================================================
* Date:           Fri Apr 10 08:59:04 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        aqed_aes
* Solution:       buf4
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     9.254|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  122|  136|  122|  136|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_workload_fu_113  |workload  |  109|  109|  109|  109|   none  |
        |grp_aqed_in_fu_125   |aqed_in   |    4|   18|    4|   18|   none  |
        |grp_aqed_out_fu_161  |aqed_out  |    3|    3|    3|    3|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      -|     -|
|FIFO             |        -|      -|      -|     -|
|Instance         |        5|      -|    638|  2383|
|Memory           |        0|      -|     16|     2|
|Multiplexer      |        -|      -|      -|   122|
|Register         |        -|      -|     65|     -|
+-----------------+---------+-------+-------+------+
|Total            |        5|      0|    719|  2507|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |       12|      0|      4|    31|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+-----+------+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------+----------+---------+-------+-----+------+
    |grp_aqed_in_fu_125   |aqed_in   |        1|      0|   99|   646|
    |grp_aqed_out_fu_161  |aqed_out  |        0|      0|   62|   270|
    |grp_workload_fu_113  |workload  |        4|      0|  477|  1467|
    +---------------------+----------+---------+-------+-----+------+
    |Total                |          |        5|      0|  638|  2383|
    +---------------------+----------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |bmc_in_U  |aqed_top_bmc_in  |        0|  16|   2|    16|    8|     1|          128|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total     |                 |        0|  16|   2|    16|    8|     1|          128|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  41|          8|    1|          8|
    |bmc_in_address0  |  21|          4|    4|         16|
    |bmc_in_address1  |  15|          3|    4|         12|
    |bmc_in_ce0       |  21|          4|    1|          4|
    |bmc_in_ce1       |  15|          3|    1|          3|
    |bmc_in_we0       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 122|         24|   12|         45|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |grp_aqed_in_fu_125_ap_start_reg   |   1|   0|    1|          0|
    |grp_aqed_out_fu_161_ap_start_reg  |   1|   0|    1|          0|
    |grp_workload_fu_113_ap_start_reg  |   1|   0|    1|          0|
    |o2_qed_check_V_reg_253            |   1|   0|    1|          0|
    |o2_qed_done_V_reg_248             |   1|   0|    1|          0|
    |state_dup_idx_V                   |   2|   0|    2|          0|
    |state_dup_in_V                    |  16|   0|   16|          0|
    |state_dup_issued_V                |   1|   0|    1|          0|
    |state_dup_val_V_0                 |   8|   0|    8|          0|
    |state_dup_val_V_1                 |   8|   0|    8|          0|
    |state_orig_done_V                 |   1|   0|    1|          0|
    |state_orig_in_V                   |  16|   0|   16|          0|
    |state_orig_issued_V               |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  65|   0|   65|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   aqed_top   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   aqed_top   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   aqed_top   | return value |
|ap_done     | out |    1| ap_ctrl_hs |   aqed_top   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   aqed_top   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   aqed_top   | return value |
|agg_result  | out |   20|   ap_none  |  agg_result  |    pointer   |
|orig_V      |  in |    1|   ap_none  |    orig_V    |    scalar    |
|dup_V       |  in |    1|   ap_none  |     dup_V    |    scalar    |
|orig_idx_V  |  in |    2|   ap_none  |  orig_idx_V  |    scalar    |
|dup_idx_V   |  in |    2|   ap_none  |   dup_idx_V  |    scalar    |
|num_V       |  in |    3|   ap_none  |     num_V    |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

