library verilog;
use verilog.vl_types.all;
entity FSMtester is
end FSMtester;
