INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/DECODER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brett/source/repos/ECE449/sub_modules/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Top
