#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb  4 08:14:07 2025
# Process ID: 83347
# Current directory: /home/haoyu/workspace/riscv/riscvBoy/fpga
# Command line: vivado
# Log file: /home/haoyu/workspace/riscv/riscvBoy/fpga/vivado.log
# Journal file: /home/haoyu/workspace/riscv/riscvBoy/fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/haoyu/workspace/riscv/riscvBoy/fpga/example/example.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 6126.609 ; gain = 107.316 ; free physical = 524 ; free virtual = 3015
update_compile_order -fileset sources_1
set_property part xa7a15tcpg236-2I [current_project]
update_ip_catalog
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb  4 08:32:03 2025] Launched synth_1...
Run output will be captured here: /home/haoyu/workspace/riscv/riscvBoy/fpga/example/example.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb  4 08:33:30 2025] Launched synth_1...
Run output will be captured here: /home/haoyu/workspace/riscv/riscvBoy/fpga/example/example.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb  4 08:36:08 2025] Launched synth_1...
Run output will be captured here: /home/haoyu/workspace/riscv/riscvBoy/fpga/example/example.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb  4 08:38:57 2025] Launched synth_1...
Run output will be captured here: /home/haoyu/workspace/riscv/riscvBoy/fpga/example/example.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a15tcpg236-2I
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xa7a15tcpg236-2I
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 6635.781 ; gain = 314.938 ; free physical = 372 ; free virtual = 2454
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb  4 08:47:36 2025] Launched synth_1...
Run output will be captured here: /home/haoyu/workspace/riscv/riscvBoy/fpga/example/example.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 7009.484 ; gain = 39.566 ; free physical = 606 ; free virtual = 2185
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb  4 08:50:41 2025] Launched synth_1...
Run output will be captured here: /home/haoyu/workspace/riscv/riscvBoy/fpga/example/example.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a15tcpg236-2I
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb  4 08:54:00 2025] Launched synth_1...
Run output will be captured here: /home/haoyu/workspace/riscv/riscvBoy/fpga/example/example.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a15tcpg236-2I
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb  4 08:57:28 2025] Launched synth_1...
Run output will be captured here: /home/haoyu/workspace/riscv/riscvBoy/fpga/example/example.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a15tcpg236-2I
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb  4 08:59:10 2025] Launched synth_1...
Run output will be captured here: /home/haoyu/workspace/riscv/riscvBoy/fpga/example/example.runs/synth_1/runme.log
