// Seed: 1373117576
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    output logic id_2
);
  logic id_4;
  assign id_2 = 1'b0 + 1;
  type_14(
      1'b0, id_1, 1
  );
  assign id_1 = 1;
  logic id_5;
  assign id_1 = id_5;
  logic id_6;
  logic id_7;
  logic id_8;
  assign id_0 = id_3 | 1;
  logic id_9;
  assign id_1 = id_4 ? id_3 : 1;
  logic id_10 = id_7 - id_9;
endmodule
