module module_0 (
    input id_1,
    output logic [id_1 : id_1] id_2,
    output id_3,
    input [id_3 : id_2] id_4,
    input id_5,
    input id_6,
    output id_7,
    input [~  id_6 : id_4] id_8,
    input [id_6 : id_4] id_9,
    input [id_3 : id_8] id_10,
    input id_11,
    input id_12,
    output [id_10 : id_5] id_13,
    input logic [id_13 : id_9  &  id_1] id_14,
    output [id_14 : id_4] id_15,
    output logic [id_9 : id_8] id_16,
    output id_17,
    output [id_3 : id_16] id_18,
    id_19,
    output logic [id_4 : id_11] id_20
);
  logic id_21;
  id_22 id_23 (
      .id_11(id_18),
      .id_16(id_1),
      .id_19(id_1)
  );
endmodule
