{
  "design": {
    "design_info": {
      "boundary_crc": "0x100ACAB671FEC8B3",
      "device": "xcvu9p-flga2104-2L-e",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1_AR72944",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "microblaze_0_xlconcat": "",
      "mdm_1": "",
      "rst_clk_wiz_0_100M": "",
      "system_ila_0": "",
      "xlconstant_2": "",
      "microblaze_0": "",
      "microblaze_0_axi_intc": "",
      "axi_timer_0": "",
      "axi_gpio_0": "",
      "axi_uart16550_0": "",
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {
          "auto_pc": ""
        }
      },
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "lmb_bram": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": ""
      },
      "ddr": {
        "ddr4_0": "",
        "rst_ddr4_0_300M": "",
        "ddr4_1": "",
        "rst_ddr4_1_300M": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": "",
            "s00_data_fifo": ""
          },
          "s01_couplers": {
            "s01_regslice": "",
            "auto_us_df": ""
          },
          "s02_couplers": {
            "s02_regslice": "",
            "auto_us_df": ""
          },
          "s03_couplers": {
            "s03_regslice": "",
            "auto_us_df": ""
          },
          "s04_couplers": {
            "s04_regslice": "",
            "auto_us_df": ""
          },
          "m00_couplers": {
            "m00_data_fifo": "",
            "m00_regslice": "",
            "auto_cc": ""
          },
          "m01_couplers": {
            "m01_data_fifo": "",
            "m01_regslice": "",
            "auto_cc": ""
          }
        }
      },
      "ethernet": {
        "xlconstant_0": "",
        "axi_ethernet_0": "",
        "axi_ethernet_0_dma": "",
        "xlconstant_1": ""
      },
      "sparseDemoDS_system": {
        "sparseDemoDS_0": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {
            "auto_pc": ""
          },
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {},
          "m07_couplers": {}
        },
        "gpio_ctrl": "",
        "xlslice_sel": "",
        "xlslice_start_valid": "",
        "xlconcat_ctrl": "",
        "xlslice_end_ready": "",
        "xlslice_start_in": "",
        "bram_A_id": {
          "axi_bram_ctrl_A_id": "",
          "bram_mux_A_id0": "",
          "bram_mux_A_id1": "",
          "blk_mem_gen_A_id": "",
          "xlconstant_0": ""
        },
        "bram_A_ptr": {
          "axi_bram_ctrl_A_ptr": "",
          "bram_mux_A_ptr0": "",
          "bram_mux_A_ptr1": "",
          "blk_mem_gen_A_ptr": "",
          "xlconstant_0": ""
        },
        "bram_A_val": {
          "axi_bram_ctrl_A_val": "",
          "bram_mux_A_val0": "",
          "bram_mux_A_val1": "",
          "blk_mem_gen_A_val": "",
          "xlconstant_0": ""
        },
        "bram_B_id": {
          "axi_bram_ctrl_B_id": "",
          "bram_mux_B_id0": "",
          "bram_mux_B_id1": "",
          "blk_mem_gen_B_id": "",
          "xlconstant_0": ""
        },
        "bram_B_ptr": {
          "axi_bram_ctrl_B_ptr": "",
          "bram_mux_B_ptr0": "",
          "bram_mux_B_ptr1": "",
          "blk_mem_gen_B_ptr": "",
          "xlconstant_0": ""
        },
        "bram_B_val": {
          "axi_bram_ctrl_B_val": "",
          "bram_mux_B_val0": "",
          "bram_mux_B_val1": "",
          "blk_mem_gen_B_val": "",
          "xlconstant_0": ""
        },
        "bram_C": {
          "axi_bram_ctrl_C": "",
          "bram_mux_C0": "",
          "bram_mux_C1": "",
          "blk_mem_gen_C": "",
          "xlconstant_0": ""
        }
      }
    },
    "interface_ports": {
      "ddr4_sdram_c1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "18",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A256M16GE-083E",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        }
      },
      "default_250mhz_clk1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          }
        }
      },
      "ddr4_sdram_c2": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "18",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A256M16GE-083E",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        }
      },
      "default_250mhz_clk2": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          }
        }
      },
      "rs232_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "default_sysclk1_300": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      },
      "push_buttons_5bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "led_8bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "sgmii_lvds": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:sgmii_rtl:1.0"
      },
      "mdio_mdc": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "sgmii_phyclk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "625000000"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "phy_reset_out": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "user_prop"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_1",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "93.717"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "150"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "default_sysclk1_300"
          },
          "CLK_OUT1_PORT": {
            "value": "sys_clk"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "8.000"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_microblaze_0_xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "9"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "design_1_mdm_1_0",
        "parameters": {
          "C_ADDR_SIZE": {
            "value": "32"
          },
          "C_DBG_MEM_ACCESS": {
            "value": "0"
          },
          "C_M_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "C_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "C_USE_UART": {
            "value": "1"
          }
        }
      },
      "rst_clk_wiz_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_0_100M_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_0_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "1024"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "3"
          },
          "C_MON_TYPE": {
            "value": "INTERFACE"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "3"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          },
          "C_SLOT": {
            "value": "0"
          },
          "C_SLOT_3_INTF_TYPE": {
            "value": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "C_SLOT_4_INTF_TYPE": {
            "value": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SLOT_1_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SLOT_2_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0b10"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "design_1_microblaze_0_2",
        "parameters": {
          "C_ADDR_SIZE": {
            "value": "36"
          },
          "C_ADDR_TAG_BITS": {
            "value": "16"
          },
          "C_CACHE_BYTE_SIZE": {
            "value": "65536"
          },
          "C_DATA_SIZE": {
            "value": "64"
          },
          "C_DCACHE_ADDR_TAG": {
            "value": "16"
          },
          "C_DCACHE_BYTE_SIZE": {
            "value": "65536"
          },
          "C_DCACHE_DATA_WIDTH": {
            "value": "2"
          },
          "C_DCACHE_USE_WRITEBACK": {
            "value": "1"
          },
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_DIV_ZERO_EXCEPTION": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_ENABLE_DISCRETE_PORTS": {
            "value": "1"
          },
          "C_FPU_EXCEPTION": {
            "value": "1"
          },
          "C_ICACHE_LINE_LEN": {
            "value": "8"
          },
          "C_ICACHE_STREAMS": {
            "value": "1"
          },
          "C_ICACHE_VICTIMS": {
            "value": "8"
          },
          "C_ILL_OPCODE_EXCEPTION": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_MMU_DTLB_SIZE": {
            "value": "8"
          },
          "C_MMU_ITLB_SIZE": {
            "value": "8"
          },
          "C_MMU_ZONES": {
            "value": "2"
          },
          "C_M_AXI_D_BUS_EXCEPTION": {
            "value": "1"
          },
          "C_M_AXI_I_BUS_EXCEPTION": {
            "value": "1"
          },
          "C_NUMBER_OF_PC_BRK": {
            "value": "8"
          },
          "C_NUMBER_OF_RD_ADDR_BRK": {
            "value": "4"
          },
          "C_NUMBER_OF_WR_ADDR_BRK": {
            "value": "4"
          },
          "C_OPCODE_0x0_ILLEGAL": {
            "value": "1"
          },
          "C_PVR": {
            "value": "2"
          },
          "C_UNALIGNED_EXCEPTIONS": {
            "value": "1"
          },
          "C_USE_BARREL": {
            "value": "1"
          },
          "C_USE_BRANCH_TARGET_CACHE": {
            "value": "1"
          },
          "C_USE_DCACHE": {
            "value": "1"
          },
          "C_USE_DIV": {
            "value": "1"
          },
          "C_USE_FPU": {
            "value": "2"
          },
          "C_USE_HW_MUL": {
            "value": "2"
          },
          "C_USE_ICACHE": {
            "value": "1"
          },
          "C_USE_MMU": {
            "value": "3"
          },
          "C_USE_MSR_INSTR": {
            "value": "1"
          },
          "C_USE_PCMP_INSTR": {
            "value": "1"
          },
          "G_TEMPLATE_LIST": {
            "value": "10"
          },
          "G_USE_EXCEPTIONS": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > design_1 microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "design_1_microblaze_0_axi_intc_0",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          }
        }
      },
      "axi_timer_0": {
        "vlnv": "xilinx.com:ip:axi_timer:2.0",
        "xci_name": "design_1_axi_timer_0_0"
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_1",
        "parameters": {
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "GPIO2_BOARD_INTERFACE": {
            "value": "led_8bits"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "push_buttons_5bits"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_uart16550_0": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "design_1_axi_uart16550_0_0",
        "parameters": {
          "UART_BOARD_INTERFACE": {
            "value": "rs232_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_microblaze_0_axi_periph_1",
        "parameters": {
          "NUM_MI": {
            "value": "10"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_2",
            "parameters": {
              "NUM_MI": {
                "value": "10"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                }
              }
            },
            "interface_nets": {
              "m09_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m09_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN"
            ]
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "S_AXI_CTRL": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_CTRL1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          },
          "S_AXI_CTRL_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "design_1_dlmb_v10_0"
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "design_1_ilmb_v10_0"
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_lmb_bram_0",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "false"
              },
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Operating_Mode_B": {
                "value": "WRITE_FIRST"
              },
              "PRIM_type_to_Implement": {
                "value": "BRAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "design_1_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_CE_COUNTER_WIDTH": {
                "value": "20"
              },
              "C_CE_FAILING_REGISTERS": {
                "value": "1"
              },
              "C_ECC": {
                "value": "1"
              },
              "C_ECC_ONOFF_REGISTER": {
                "value": "1"
              },
              "C_ECC_STATUS_REGISTERS": {
                "value": "1"
              },
              "C_FAULT_INJECT": {
                "value": "1"
              },
              "C_INTERCONNECT": {
                "value": "2"
              },
              "C_NUM_LMB": {
                "value": "1"
              },
              "C_UE_FAILING_REGISTERS": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 40 > design_1 microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "design_1_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_CE_COUNTER_WIDTH": {
                "value": "20"
              },
              "C_CE_FAILING_REGISTERS": {
                "value": "1"
              },
              "C_ECC": {
                "value": "1"
              },
              "C_ECC_ONOFF_REGISTER": {
                "value": "1"
              },
              "C_ECC_STATUS_REGISTERS": {
                "value": "1"
              },
              "C_INTERCONNECT": {
                "value": "2"
              },
              "C_UE_FAILING_REGISTERS": {
                "value": "1"
              },
              "C_WRITE_ACCESS": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_axi": {
            "interface_ports": [
              "S_AXI_CTRL",
              "dlmb_bram_if_cntlr/S_AXI_CTRL"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_axi": {
            "interface_ports": [
              "S_AXI_CTRL1",
              "ilmb_bram_if_cntlr/S_AXI_CTRL"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "dlmb_bram_if_cntlr/S_AXI_CTRL_ACLK",
              "ilmb_bram_if_cntlr/LMB_Clk",
              "ilmb_bram_if_cntlr/S_AXI_CTRL_ACLK"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "ilmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "S_AXI_CTRL_ARESETN_1": {
            "ports": [
              "S_AXI_CTRL_ARESETN",
              "dlmb_bram_if_cntlr/S_AXI_CTRL_ARESETN",
              "ilmb_bram_if_cntlr/S_AXI_CTRL_ARESETN"
            ]
          }
        }
      },
      "ddr": {
        "interface_ports": {
          "default_250mhz_clk1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "ddr4_sdram_c1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "default_250mhz_clk2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "ddr4_sdram_c2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "ddr4_0": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "design_1_ddr4_0_0",
            "parameters": {
              "ADDN_UI_CLKOUT1_FREQ_HZ": {
                "value": "None"
              },
              "C0.BANK_GROUP_WIDTH": {
                "value": "1"
              },
              "C0.DDR4_AxiAddressWidth": {
                "value": "31"
              },
              "C0_CLOCK_BOARD_INTERFACE": {
                "value": "default_250mhz_clk1"
              },
              "C0_DDR4_BOARD_INTERFACE": {
                "value": "ddr4_sdram_c1"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              }
            }
          },
          "rst_ddr4_0_300M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_rst_ddr4_0_300M_0"
          },
          "ddr4_1": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "design_1_ddr4_1_0",
            "parameters": {
              "ADDN_UI_CLKOUT1_FREQ_HZ": {
                "value": "None"
              },
              "C0.BANK_GROUP_WIDTH": {
                "value": "1"
              },
              "C0.DDR4_AxiAddressWidth": {
                "value": "31"
              },
              "C0_CLOCK_BOARD_INTERFACE": {
                "value": "default_250mhz_clk2"
              },
              "C0_DDR4_BOARD_INTERFACE": {
                "value": "ddr4_sdram_c2"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              }
            }
          },
          "rst_ddr4_1_300M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_rst_ddr4_1_300M_0"
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_1_axi_interconnect_0_0",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "0"
              },
              "M00_HAS_DATA_FIFO": {
                "value": "2"
              },
              "M00_HAS_REGSLICE": {
                "value": "4"
              },
              "M01_HAS_DATA_FIFO": {
                "value": "2"
              },
              "M01_HAS_REGSLICE": {
                "value": "4"
              },
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "5"
              },
              "S00_HAS_DATA_FIFO": {
                "value": "2"
              },
              "S00_HAS_REGSLICE": {
                "value": "4"
              },
              "S01_HAS_DATA_FIFO": {
                "value": "2"
              },
              "S01_HAS_REGSLICE": {
                "value": "4"
              },
              "S02_HAS_DATA_FIFO": {
                "value": "2"
              },
              "S02_HAS_REGSLICE": {
                "value": "4"
              },
              "S03_HAS_DATA_FIFO": {
                "value": "2"
              },
              "S03_HAS_REGSLICE": {
                "value": "4"
              },
              "S04_HAS_DATA_FIFO": {
                "value": "2"
              },
              "S04_HAS_REGSLICE": {
                "value": "4"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S03_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S04_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S03_ARESETN"
                  }
                }
              },
              "S03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S04_ARESETN"
                  }
                }
              },
              "S04_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_3",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "5"
                  },
                  "STRATEGY": {
                    "value": "2"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_s00_regslice_0"
                  },
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                    "xci_name": "design_1_s00_data_fifo_0"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_data_fifo/M_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "s00_data_fifo/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  },
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "s00_data_fifo/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "s00_data_fifo/aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_s01_regslice_0"
                  },
                  "auto_us_df": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_us_df_0",
                    "parameters": {
                      "FIFO_MODE": {
                        "value": "1"
                      },
                      "MI_DATA_WIDTH": {
                        "value": "512"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_s01_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s01_regslice/S_AXI"
                    ]
                  },
                  "s01_regslice_to_auto_us_df": {
                    "interface_ports": [
                      "s01_regslice/M_AXI",
                      "auto_us_df/S_AXI"
                    ]
                  },
                  "auto_us_df_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us_df/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s01_regslice/aclk",
                      "auto_us_df/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s01_regslice/aresetn",
                      "auto_us_df/s_axi_aresetn"
                    ]
                  },
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s02_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_s02_regslice_0"
                  },
                  "auto_us_df": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_us_df_1",
                    "parameters": {
                      "FIFO_MODE": {
                        "value": "1"
                      },
                      "MI_DATA_WIDTH": {
                        "value": "512"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s02_regslice_to_auto_us_df": {
                    "interface_ports": [
                      "s02_regslice/M_AXI",
                      "auto_us_df/S_AXI"
                    ]
                  },
                  "auto_us_df_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us_df/M_AXI"
                    ]
                  },
                  "s02_couplers_to_s02_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s02_regslice/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s02_regslice/aclk",
                      "auto_us_df/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s02_regslice/aresetn",
                      "auto_us_df/s_axi_aresetn"
                    ]
                  },
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN"
                    ]
                  }
                }
              },
              "s03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s03_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_s03_regslice_0"
                  },
                  "auto_us_df": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_us_df_2",
                    "parameters": {
                      "FIFO_MODE": {
                        "value": "1"
                      },
                      "MI_DATA_WIDTH": {
                        "value": "512"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_df_to_s03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us_df/M_AXI"
                    ]
                  },
                  "s03_regslice_to_auto_us_df": {
                    "interface_ports": [
                      "s03_regslice/M_AXI",
                      "auto_us_df/S_AXI"
                    ]
                  },
                  "s03_couplers_to_s03_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s03_regslice/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s03_regslice/aclk",
                      "auto_us_df/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s03_regslice/aresetn",
                      "auto_us_df/s_axi_aresetn"
                    ]
                  },
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN"
                    ]
                  }
                }
              },
              "s04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s04_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_s04_regslice_0"
                  },
                  "auto_us_df": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_us_df_3",
                    "parameters": {
                      "FIFO_MODE": {
                        "value": "1"
                      },
                      "MI_DATA_WIDTH": {
                        "value": "512"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_df_to_s04_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us_df/M_AXI"
                    ]
                  },
                  "s04_regslice_to_auto_us_df": {
                    "interface_ports": [
                      "s04_regslice/M_AXI",
                      "auto_us_df/S_AXI"
                    ]
                  },
                  "s04_couplers_to_s04_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s04_regslice/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s04_regslice/aclk",
                      "auto_us_df/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s04_regslice/aresetn",
                      "auto_us_df/s_axi_aresetn"
                    ]
                  },
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                    "xci_name": "design_1_m00_data_fifo_0"
                  },
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_m00_regslice_0"
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_1_auto_cc_0"
                  }
                },
                "interface_nets": {
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m00_regslice/M_AXI"
                    ]
                  },
                  "m00_couplers_to_m00_data_fifo": {
                    "interface_ports": [
                      "S_AXI",
                      "m00_data_fifo/S_AXI"
                    ]
                  },
                  "m00_data_fifo_to_auto_cc": {
                    "interface_ports": [
                      "m00_data_fifo/M_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "auto_cc_to_m00_regslice": {
                    "interface_ports": [
                      "m00_regslice/S_AXI",
                      "auto_cc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "m00_data_fifo/aclk",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "m00_data_fifo/aresetn",
                      "auto_cc/s_axi_aresetn"
                    ]
                  },
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m00_regslice/aclk",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m00_regslice/aresetn",
                      "auto_cc/m_axi_aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m01_data_fifo": {
                    "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                    "xci_name": "design_1_m01_data_fifo_0"
                  },
                  "m01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_m01_regslice_0"
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_1_auto_cc_1"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_data_fifo": {
                    "interface_ports": [
                      "S_AXI",
                      "m01_data_fifo/S_AXI"
                    ]
                  },
                  "m01_regslice_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m01_regslice/M_AXI"
                    ]
                  },
                  "m01_data_fifo_to_auto_cc": {
                    "interface_ports": [
                      "m01_data_fifo/M_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "auto_cc_to_m01_regslice": {
                    "interface_ports": [
                      "m01_regslice/S_AXI",
                      "auto_cc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "m01_data_fifo/aclk",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "m01_data_fifo/aresetn",
                      "auto_cc/s_axi_aresetn"
                    ]
                  },
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m01_regslice/aclk",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m01_regslice/aresetn",
                      "auto_cc/m_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "axi_interconnect_0_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "axi_interconnect_0_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "s03_couplers_to_xbar": {
                "interface_ports": [
                  "s03_couplers/M_AXI",
                  "xbar/S03_AXI"
                ]
              },
              "axi_interconnect_0_to_s03_couplers": {
                "interface_ports": [
                  "S03_AXI",
                  "s03_couplers/S_AXI"
                ]
              },
              "axi_interconnect_0_to_s04_couplers": {
                "interface_ports": [
                  "S04_AXI",
                  "s04_couplers/S_AXI"
                ]
              },
              "s04_couplers_to_xbar": {
                "interface_ports": [
                  "s04_couplers/M_AXI",
                  "xbar/S04_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "s03_couplers/M_ACLK",
                  "s04_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "s03_couplers/M_ARESETN",
                  "s04_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "S01_ACLK_1": {
                "ports": [
                  "S01_ACLK",
                  "s01_couplers/S_ACLK"
                ]
              },
              "S01_ARESETN_1": {
                "ports": [
                  "S01_ARESETN",
                  "s01_couplers/S_ARESETN"
                ]
              },
              "S02_ACLK_1": {
                "ports": [
                  "S02_ACLK",
                  "s02_couplers/S_ACLK"
                ]
              },
              "S02_ARESETN_1": {
                "ports": [
                  "S02_ARESETN",
                  "s02_couplers/S_ARESETN"
                ]
              },
              "S03_ACLK_1": {
                "ports": [
                  "S03_ACLK",
                  "s03_couplers/S_ACLK"
                ]
              },
              "S03_ARESETN_1": {
                "ports": [
                  "S03_ARESETN",
                  "s03_couplers/S_ARESETN"
                ]
              },
              "S04_ACLK_1": {
                "ports": [
                  "S04_ACLK",
                  "s04_couplers/S_ACLK"
                ]
              },
              "S04_ARESETN_1": {
                "ports": [
                  "S04_ARESETN",
                  "s04_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S04_AXI_1": {
            "interface_ports": [
              "S04_AXI",
              "axi_interconnect_0/S04_AXI"
            ]
          },
          "S03_AXI_1": {
            "interface_ports": [
              "S03_AXI",
              "axi_interconnect_0/S03_AXI"
            ]
          },
          "ddr4_0_C0_DDR4": {
            "interface_ports": [
              "ddr4_sdram_c1",
              "ddr4_0/C0_DDR4"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "ddr4_1/C0_DDR4_S_AXI",
              "axi_interconnect_0/M01_AXI"
            ]
          },
          "microblaze_0_M_AXI_DC": {
            "interface_ports": [
              "S00_AXI",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "ddr4_0/C0_DDR4_S_AXI"
            ]
          },
          "default_250mhz_clk1_1": {
            "interface_ports": [
              "default_250mhz_clk1",
              "ddr4_0/C0_SYS_CLK"
            ]
          },
          "ddr4_1_C0_DDR4": {
            "interface_ports": [
              "ddr4_sdram_c2",
              "ddr4_1/C0_DDR4"
            ]
          },
          "microblaze_0_M_AXI_IC": {
            "interface_ports": [
              "S01_AXI",
              "axi_interconnect_0/S01_AXI"
            ]
          },
          "default_250mhz_clk2_1": {
            "interface_ports": [
              "default_250mhz_clk2",
              "ddr4_1/C0_SYS_CLK"
            ]
          },
          "S02_AXI_1": {
            "interface_ports": [
              "S02_AXI",
              "axi_interconnect_0/S02_AXI"
            ]
          }
        },
        "nets": {
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_0/c0_ddr4_ui_clk",
              "rst_ddr4_0_300M/slowest_sync_clk",
              "axi_interconnect_0/M00_ACLK"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4_0/c0_ddr4_ui_clk_sync_rst",
              "rst_ddr4_0_300M/ext_reset_in"
            ]
          },
          "rst_ddr4_0_300M_peripheral_aresetn": {
            "ports": [
              "rst_ddr4_0_300M/peripheral_aresetn",
              "axi_interconnect_0/M00_ARESETN",
              "ddr4_0/c0_ddr4_aresetn"
            ]
          },
          "ddr4_1_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_1/c0_ddr4_ui_clk",
              "rst_ddr4_1_300M/slowest_sync_clk",
              "axi_interconnect_0/M01_ACLK"
            ]
          },
          "ddr4_1_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4_1/c0_ddr4_ui_clk_sync_rst",
              "rst_ddr4_1_300M/ext_reset_in"
            ]
          },
          "rst_ddr4_1_300M_peripheral_aresetn": {
            "ports": [
              "rst_ddr4_1_300M/peripheral_aresetn",
              "axi_interconnect_0/M01_ARESETN",
              "ddr4_1/c0_ddr4_aresetn"
            ]
          },
          "reset_1": {
            "ports": [
              "reset",
              "ddr4_1/sys_rst",
              "ddr4_0/sys_rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "S00_ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/S01_ACLK",
              "axi_interconnect_0/S02_ACLK",
              "axi_interconnect_0/S03_ACLK",
              "axi_interconnect_0/S04_ACLK",
              "axi_interconnect_0/ACLK"
            ]
          },
          "rst_clk_wiz_0_100M_peripheral_aresetn": {
            "ports": [
              "S00_ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/S01_ARESETN",
              "axi_interconnect_0/S02_ARESETN",
              "axi_interconnect_0/S03_ARESETN",
              "axi_interconnect_0/S04_ARESETN",
              "axi_interconnect_0/ARESETN"
            ]
          }
        }
      },
      "ethernet": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "mdio_mdc": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
          },
          "sgmii_lvds": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:sgmii_rtl:1.0"
          },
          "sgmii_phyclk": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_SG": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "m_axi_sg_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "mac_irq": {
            "type": "intr",
            "direction": "O"
          },
          "interrupt": {
            "type": "intr",
            "direction": "O"
          },
          "phy_reset_out": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "mm2s_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_0"
          },
          "axi_ethernet_0": {
            "vlnv": "xilinx.com:ip:axi_ethernet:7.1",
            "xci_name": "design_1_axi_ethernet_0_0",
            "parameters": {
              "DIFFCLK_BOARD_INTERFACE": {
                "value": "sgmii_phyclk"
              },
              "ETHERNET_BOARD_INTERFACE": {
                "value": "sgmii_lvds"
              },
              "MCAST_EXTEND": {
                "value": "true"
              },
              "MDIO_BOARD_INTERFACE": {
                "value": "mdio_mdc"
              },
              "PHYRST_BOARD_INTERFACE": {
                "value": "phy_reset_out"
              },
              "RXCSUM": {
                "value": "Full"
              },
              "RXVLAN_STRP": {
                "value": "true"
              },
              "RXVLAN_TAG": {
                "value": "true"
              },
              "RXVLAN_TRAN": {
                "value": "true"
              },
              "TXCSUM": {
                "value": "Full"
              },
              "TXVLAN_STRP": {
                "value": "true"
              },
              "TXVLAN_TAG": {
                "value": "true"
              },
              "TXVLAN_TRAN": {
                "value": "true"
              },
              "axiliteclkrate": {
                "value": "200"
              },
              "axisclkrate": {
                "value": "200"
              }
            },
            "interface_ports": {
              "s_axi": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "memory_map_ref": "s_axi"
              },
              "s_axis_txd": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axis_txc": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis_rxd": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis_rxs": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "mdio": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
              },
              "sgmii": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:sgmii_rtl:1.0"
              },
              "lvds_clk": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "aximm_slave_decl": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0",
                      "range": "4K",
                      "width": "32",
                      "usage": "register",
                      "bank_blocks": {
                        "Memory Map for aximm_slave_decl;xilinx.com:boundary:passthru:1.0;register;NONE;NONE;NONE;NONE": {
                          "base_address": "0",
                          "range": "0",
                          "width": "32",
                          "usage": "register"
                        }
                      }
                    }
                  }
                },
                "s_axi": {
                  "address_blocks": {
                    "Reg0": {
                      "base_address": "0",
                      "range": "256K",
                      "width": "32",
                      "usage": "register",
                      "bank_blocks": {
                        "SEG_eth_buf_REG;/eth_buf/S_AXI/Reg;xilinx.com:ip:axi_ethernet_buffer:2.0;/eth_buf;S_AXI;NONE;NONE": {
                          "base_address": "0",
                          "range": "256K",
                          "width": "32",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "axi_ethernet_0_dma": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_1_axi_ethernet_0_dma_0",
            "parameters": {
              "c_addr_width": {
                "value": "36"
              },
              "c_include_mm2s_dre": {
                "value": "1"
              },
              "c_include_s2mm_dre": {
                "value": "1"
              },
              "c_sg_length_width": {
                "value": "16"
              },
              "c_sg_use_stsapp_length": {
                "value": "1"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_1_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "16"
              }
            }
          }
        },
        "interface_nets": {
          "periph_mdio_mdc": {
            "interface_ports": [
              "mdio_mdc",
              "axi_ethernet_0/mdio"
            ]
          },
          "periph_sgmii_lvds": {
            "interface_ports": [
              "sgmii_lvds",
              "axi_ethernet_0/sgmii"
            ]
          },
          "microblaze_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_ethernet_0_dma/S_AXI_LITE"
            ]
          },
          "microblaze_0_axi_periph_M05_AXI1": {
            "interface_ports": [
              "s_axi",
              "axi_ethernet_0/s_axi"
            ]
          },
          "axi_ethernet_0_m_axis_rxd": {
            "interface_ports": [
              "axi_ethernet_0_dma/S_AXIS_S2MM",
              "axi_ethernet_0/m_axis_rxd"
            ]
          },
          "S03_AXI_1": {
            "interface_ports": [
              "M_AXI_MM2S",
              "axi_ethernet_0_dma/M_AXI_MM2S"
            ]
          },
          "axi_ethernet_0_m_axis_rxs": {
            "interface_ports": [
              "axi_ethernet_0_dma/S_AXIS_STS",
              "axi_ethernet_0/m_axis_rxs"
            ]
          },
          "S04_AXI_1": {
            "interface_ports": [
              "M_AXI_S2MM",
              "axi_ethernet_0_dma/M_AXI_S2MM"
            ]
          },
          "axi_ethernet_0_dma_M_AXIS_CNTRL": {
            "interface_ports": [
              "axi_ethernet_0_dma/M_AXIS_CNTRL",
              "axi_ethernet_0/s_axis_txc"
            ]
          },
          "axi_ethernet_0_dma_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_ethernet_0_dma/M_AXIS_MM2S",
              "axi_ethernet_0/s_axis_txd"
            ]
          },
          "sgmii_phyclk_1": {
            "interface_ports": [
              "sgmii_phyclk",
              "axi_ethernet_0/lvds_clk"
            ]
          },
          "S02_AXI_1": {
            "interface_ports": [
              "M_AXI_SG",
              "axi_ethernet_0_dma/M_AXI_SG"
            ]
          }
        },
        "nets": {
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "axi_ethernet_0/signal_detect",
              "axi_ethernet_0/rx_vtc_rdy_3",
              "axi_ethernet_0/tx_vtc_rdy_3",
              "axi_ethernet_0/rx_dly_rdy_3",
              "axi_ethernet_0/tx_dly_rdy_3",
              "axi_ethernet_0/rx_vtc_rdy_2",
              "axi_ethernet_0/tx_vtc_rdy_2",
              "axi_ethernet_0/rx_dly_rdy_2",
              "axi_ethernet_0/tx_dly_rdy_2",
              "axi_ethernet_0/rx_vtc_rdy_1",
              "axi_ethernet_0/tx_vtc_rdy_1",
              "axi_ethernet_0/rx_dly_rdy_1",
              "axi_ethernet_0/tx_dly_rdy_1"
            ]
          },
          "axi_ethernet_0_dma_mm2s_prmry_reset_out_n": {
            "ports": [
              "axi_ethernet_0_dma/mm2s_prmry_reset_out_n",
              "axi_ethernet_0/axi_txd_arstn"
            ]
          },
          "axi_ethernet_0_dma_mm2s_cntrl_reset_out_n": {
            "ports": [
              "axi_ethernet_0_dma/mm2s_cntrl_reset_out_n",
              "axi_ethernet_0/axi_txc_arstn"
            ]
          },
          "axi_ethernet_0_dma_s2mm_prmry_reset_out_n": {
            "ports": [
              "axi_ethernet_0_dma/s2mm_prmry_reset_out_n",
              "axi_ethernet_0/axi_rxd_arstn"
            ]
          },
          "axi_ethernet_0_dma_s2mm_sts_reset_out_n": {
            "ports": [
              "axi_ethernet_0_dma/s2mm_sts_reset_out_n",
              "axi_ethernet_0/axi_rxs_arstn"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "axi_ethernet_0/riu_valid_3",
              "axi_ethernet_0/riu_rddata_1",
              "axi_ethernet_0/riu_rddata_2",
              "axi_ethernet_0/riu_rddata_3",
              "axi_ethernet_0/riu_prsnt_1",
              "axi_ethernet_0/riu_prsnt_2",
              "axi_ethernet_0/riu_prsnt_3",
              "axi_ethernet_0/riu_valid_1",
              "axi_ethernet_0/riu_valid_2"
            ]
          },
          "rst_clk_wiz_0_100M_peripheral_aresetn": {
            "ports": [
              "axi_resetn",
              "axi_ethernet_0_dma/axi_resetn",
              "axi_ethernet_0/s_axi_lite_resetn"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "m_axi_sg_aclk",
              "axi_ethernet_0_dma/m_axi_sg_aclk",
              "axi_ethernet_0_dma/s_axi_lite_aclk",
              "axi_ethernet_0/axis_clk",
              "axi_ethernet_0_dma/m_axi_s2mm_aclk",
              "axi_ethernet_0_dma/m_axi_mm2s_aclk",
              "axi_ethernet_0/s_axi_lite_clk"
            ]
          },
          "periph_mac_irq": {
            "ports": [
              "axi_ethernet_0/mac_irq",
              "mac_irq"
            ]
          },
          "periph_interrupt1": {
            "ports": [
              "axi_ethernet_0/interrupt",
              "interrupt"
            ]
          },
          "periph_phy_reset_out": {
            "ports": [
              "axi_ethernet_0/phy_rst_n",
              "phy_reset_out"
            ]
          },
          "periph_mm2s_introut": {
            "ports": [
              "axi_ethernet_0_dma/mm2s_introut",
              "mm2s_introut"
            ]
          },
          "periph_s2mm_introut": {
            "ports": [
              "axi_ethernet_0_dma/s2mm_introut",
              "s2mm_introut"
            ]
          }
        }
      },
      "sparseDemoDS_system": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "ip2intc_irpt": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "sparseDemoDS_0": {
            "vlnv": "pkusc.org:user:sparseDemoDS:1.0",
            "xci_name": "design_1_sparseDemoDS_0_1"
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_1_axi_interconnect_0_2",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_5",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_3",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "m04_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "m06_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "m07_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m06_couplers/M_ACLK",
                  "m07_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m06_couplers/M_ARESETN",
                  "m07_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN"
                ]
              }
            }
          },
          "gpio_ctrl": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_gpio_ctrl_1",
            "parameters": {
              "C_GPIO_WIDTH": {
                "value": "4"
              },
              "C_INTERRUPT_PRESENT": {
                "value": "1"
              }
            }
          },
          "xlslice_sel": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_sel_1",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "xlslice_start_valid": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_start_valid_1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "xlconcat_ctrl": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_ctrl_1",
            "parameters": {
              "NUM_PORTS": {
                "value": "3"
              }
            }
          },
          "xlslice_end_ready": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_end_ready_1",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "xlslice_start_in": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_start_in_1",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "bram_A_id": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AUX": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "S_AUX1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "sel": {
                "direction": "I"
              }
            },
            "components": {
              "axi_bram_ctrl_A_id": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_A_id_1"
              },
              "bram_mux_A_id0": {
                "vlnv": "pkusc.org:user:bram_mux:1.0",
                "xci_name": "design_1_bram_mux_A_id0_1"
              },
              "bram_mux_A_id1": {
                "vlnv": "pkusc.org:user:bram_mux:1.0",
                "xci_name": "design_1_bram_mux_A_id1_1"
              },
              "blk_mem_gen_A_id": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_blk_mem_gen_A_id_1",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_8",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_bram_ctrl_A_id_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_A_id/BRAM_PORTA",
                  "bram_mux_A_id0/S_CTRL"
                ]
              },
              "bram_mux_A_id0_M": {
                "interface_ports": [
                  "bram_mux_A_id0/M",
                  "blk_mem_gen_A_id/BRAM_PORTA"
                ]
              },
              "axi_bram_ctrl_A_id_BRAM_PORTB": {
                "interface_ports": [
                  "axi_bram_ctrl_A_id/BRAM_PORTB",
                  "bram_mux_A_id1/S_CTRL"
                ]
              },
              "bram_mux_A_id1_M": {
                "interface_ports": [
                  "bram_mux_A_id1/M",
                  "blk_mem_gen_A_id/BRAM_PORTB"
                ]
              },
              "axi_interconnect_0_M01_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_A_id/S_AXI"
                ]
              },
              "sparseDemoDS_0_A_id0": {
                "interface_ports": [
                  "S_AUX",
                  "bram_mux_A_id0/S_AUX"
                ]
              },
              "sparseDemoDS_0_A_id1": {
                "interface_ports": [
                  "S_AUX1",
                  "bram_mux_A_id1/S_AUX"
                ]
              }
            },
            "nets": {
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "bram_mux_A_id0/clk1",
                  "bram_mux_A_id1/clk1",
                  "bram_mux_A_id0/rst1",
                  "bram_mux_A_id1/rst1"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_A_id/s_axi_aclk"
                ]
              },
              "rst_clk_wiz_0_100M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_A_id/s_axi_aresetn"
                ]
              },
              "xlslice_sel_Dout": {
                "ports": [
                  "sel",
                  "bram_mux_A_id1/sel",
                  "bram_mux_A_id0/sel"
                ]
              }
            }
          },
          "bram_A_ptr": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AUX": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "S_AUX1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "sel": {
                "direction": "I"
              }
            },
            "components": {
              "axi_bram_ctrl_A_ptr": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_A_ptr_1"
              },
              "bram_mux_A_ptr0": {
                "vlnv": "pkusc.org:user:bram_mux:1.0",
                "xci_name": "design_1_bram_mux_A_ptr0_1"
              },
              "bram_mux_A_ptr1": {
                "vlnv": "pkusc.org:user:bram_mux:1.0",
                "xci_name": "design_1_bram_mux_A_ptr1_1"
              },
              "blk_mem_gen_A_ptr": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_blk_mem_gen_A_ptr_1",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_9",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_bram_ctrl_A_ptr_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_A_ptr/BRAM_PORTA",
                  "bram_mux_A_ptr0/S_CTRL"
                ]
              },
              "bram_mux_A_ptr1_M": {
                "interface_ports": [
                  "bram_mux_A_ptr1/M",
                  "blk_mem_gen_A_ptr/BRAM_PORTB"
                ]
              },
              "axi_bram_ctrl_A_ptr_BRAM_PORTB": {
                "interface_ports": [
                  "axi_bram_ctrl_A_ptr/BRAM_PORTB",
                  "bram_mux_A_ptr1/S_CTRL"
                ]
              },
              "bram_mux_A_ptr0_M": {
                "interface_ports": [
                  "bram_mux_A_ptr0/M",
                  "blk_mem_gen_A_ptr/BRAM_PORTA"
                ]
              },
              "sparseDemoDS_0_A_ptr1": {
                "interface_ports": [
                  "S_AUX1",
                  "bram_mux_A_ptr1/S_AUX"
                ]
              },
              "sparseDemoDS_0_A_ptr0": {
                "interface_ports": [
                  "S_AUX",
                  "bram_mux_A_ptr0/S_AUX"
                ]
              },
              "axi_interconnect_0_M02_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_A_ptr/S_AXI"
                ]
              }
            },
            "nets": {
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "bram_mux_A_ptr0/clk1",
                  "bram_mux_A_ptr1/clk1",
                  "bram_mux_A_ptr0/rst1",
                  "bram_mux_A_ptr1/rst1"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_A_ptr/s_axi_aclk"
                ]
              },
              "rst_clk_wiz_0_100M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_A_ptr/s_axi_aresetn"
                ]
              },
              "xlslice_sel_Dout": {
                "ports": [
                  "sel",
                  "bram_mux_A_ptr1/sel",
                  "bram_mux_A_ptr0/sel"
                ]
              }
            }
          },
          "bram_A_val": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AUX": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "S_AUX1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "sel": {
                "direction": "I"
              }
            },
            "components": {
              "axi_bram_ctrl_A_val": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_A_val_1"
              },
              "bram_mux_A_val0": {
                "vlnv": "pkusc.org:user:bram_mux:1.0",
                "xci_name": "design_1_bram_mux_A_val0_1"
              },
              "bram_mux_A_val1": {
                "vlnv": "pkusc.org:user:bram_mux:1.0",
                "xci_name": "design_1_bram_mux_A_val1_1"
              },
              "blk_mem_gen_A_val": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_blk_mem_gen_A_val_1",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_10",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_bram_ctrl_A_val_BRAM_PORTB": {
                "interface_ports": [
                  "axi_bram_ctrl_A_val/BRAM_PORTB",
                  "bram_mux_A_val1/S_CTRL"
                ]
              },
              "bram_mux_A_val1_M": {
                "interface_ports": [
                  "bram_mux_A_val1/M",
                  "blk_mem_gen_A_val/BRAM_PORTB"
                ]
              },
              "axi_bram_ctrl_A_val_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_A_val/BRAM_PORTA",
                  "bram_mux_A_val0/S_CTRL"
                ]
              },
              "bram_mux_A_val0_M": {
                "interface_ports": [
                  "bram_mux_A_val0/M",
                  "blk_mem_gen_A_val/BRAM_PORTA"
                ]
              },
              "axi_interconnect_0_M03_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_A_val/S_AXI"
                ]
              },
              "sparseDemoDS_0_A_val0": {
                "interface_ports": [
                  "S_AUX",
                  "bram_mux_A_val0/S_AUX"
                ]
              },
              "sparseDemoDS_0_A_val1": {
                "interface_ports": [
                  "S_AUX1",
                  "bram_mux_A_val1/S_AUX"
                ]
              }
            },
            "nets": {
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "bram_mux_A_val0/clk1",
                  "bram_mux_A_val1/clk1",
                  "bram_mux_A_val0/rst1",
                  "bram_mux_A_val1/rst1"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_A_val/s_axi_aclk"
                ]
              },
              "rst_clk_wiz_0_100M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_A_val/s_axi_aresetn"
                ]
              },
              "xlslice_sel_Dout": {
                "ports": [
                  "sel",
                  "bram_mux_A_val1/sel",
                  "bram_mux_A_val0/sel"
                ]
              }
            }
          },
          "bram_B_id": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AUX": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "S_AUX1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "sel": {
                "direction": "I"
              }
            },
            "components": {
              "axi_bram_ctrl_B_id": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_B_id_1"
              },
              "bram_mux_B_id0": {
                "vlnv": "pkusc.org:user:bram_mux:1.0",
                "xci_name": "design_1_bram_mux_B_id0_1"
              },
              "bram_mux_B_id1": {
                "vlnv": "pkusc.org:user:bram_mux:1.0",
                "xci_name": "design_1_bram_mux_B_id1_1"
              },
              "blk_mem_gen_B_id": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_blk_mem_gen_B_id_1",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_11",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "bram_mux_B_id0_M": {
                "interface_ports": [
                  "bram_mux_B_id0/M",
                  "blk_mem_gen_B_id/BRAM_PORTA"
                ]
              },
              "bram_mux_B_id1_M": {
                "interface_ports": [
                  "bram_mux_B_id1/M",
                  "blk_mem_gen_B_id/BRAM_PORTB"
                ]
              },
              "axi_bram_ctrl_B_id_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_B_id/BRAM_PORTA",
                  "bram_mux_B_id0/S_CTRL"
                ]
              },
              "axi_bram_ctrl_B_id_BRAM_PORTB": {
                "interface_ports": [
                  "axi_bram_ctrl_B_id/BRAM_PORTB",
                  "bram_mux_B_id1/S_CTRL"
                ]
              },
              "axi_interconnect_0_M04_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_B_id/S_AXI"
                ]
              },
              "sparseDemoDS_0_B_id1": {
                "interface_ports": [
                  "S_AUX1",
                  "bram_mux_B_id1/S_AUX"
                ]
              },
              "sparseDemoDS_0_B_id0": {
                "interface_ports": [
                  "S_AUX",
                  "bram_mux_B_id0/S_AUX"
                ]
              }
            },
            "nets": {
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "bram_mux_B_id0/clk1",
                  "bram_mux_B_id1/clk1",
                  "bram_mux_B_id0/rst1",
                  "bram_mux_B_id1/rst1"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_B_id/s_axi_aclk"
                ]
              },
              "rst_clk_wiz_0_100M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_B_id/s_axi_aresetn"
                ]
              },
              "xlslice_sel_Dout": {
                "ports": [
                  "sel",
                  "bram_mux_B_id1/sel",
                  "bram_mux_B_id0/sel"
                ]
              }
            }
          },
          "bram_B_ptr": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AUX": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "S_AUX1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "sel": {
                "direction": "I"
              }
            },
            "components": {
              "axi_bram_ctrl_B_ptr": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_B_ptr_1"
              },
              "bram_mux_B_ptr0": {
                "vlnv": "pkusc.org:user:bram_mux:1.0",
                "xci_name": "design_1_bram_mux_B_ptr0_1"
              },
              "bram_mux_B_ptr1": {
                "vlnv": "pkusc.org:user:bram_mux:1.0",
                "xci_name": "design_1_bram_mux_B_ptr1_1"
              },
              "blk_mem_gen_B_ptr": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_blk_mem_gen_B_ptr_1",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_12",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_bram_ctrl_B_ptr_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_B_ptr/BRAM_PORTA",
                  "bram_mux_B_ptr0/S_CTRL"
                ]
              },
              "bram_mux_B_ptr0_M": {
                "interface_ports": [
                  "bram_mux_B_ptr0/M",
                  "blk_mem_gen_B_ptr/BRAM_PORTA"
                ]
              },
              "axi_bram_ctrl_B_ptr_BRAM_PORTB": {
                "interface_ports": [
                  "axi_bram_ctrl_B_ptr/BRAM_PORTB",
                  "bram_mux_B_ptr1/S_CTRL"
                ]
              },
              "bram_mux_B_ptr1_M": {
                "interface_ports": [
                  "bram_mux_B_ptr1/M",
                  "blk_mem_gen_B_ptr/BRAM_PORTB"
                ]
              },
              "axi_interconnect_0_M05_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_B_ptr/S_AXI"
                ]
              },
              "sparseDemoDS_0_B_ptr1": {
                "interface_ports": [
                  "S_AUX1",
                  "bram_mux_B_ptr1/S_AUX"
                ]
              },
              "sparseDemoDS_0_B_ptr0": {
                "interface_ports": [
                  "S_AUX",
                  "bram_mux_B_ptr0/S_AUX"
                ]
              }
            },
            "nets": {
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "bram_mux_B_ptr0/clk1",
                  "bram_mux_B_ptr1/clk1",
                  "bram_mux_B_ptr0/rst1",
                  "bram_mux_B_ptr1/rst1"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_B_ptr/s_axi_aclk"
                ]
              },
              "rst_clk_wiz_0_100M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_B_ptr/s_axi_aresetn"
                ]
              },
              "xlslice_sel_Dout": {
                "ports": [
                  "sel",
                  "bram_mux_B_ptr1/sel",
                  "bram_mux_B_ptr0/sel"
                ]
              }
            }
          },
          "bram_B_val": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AUX": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "S_AUX1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "sel": {
                "direction": "I"
              }
            },
            "components": {
              "axi_bram_ctrl_B_val": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_B_val_1"
              },
              "bram_mux_B_val0": {
                "vlnv": "pkusc.org:user:bram_mux:1.0",
                "xci_name": "design_1_bram_mux_B_val0_1"
              },
              "bram_mux_B_val1": {
                "vlnv": "pkusc.org:user:bram_mux:1.0",
                "xci_name": "design_1_bram_mux_B_val1_1"
              },
              "blk_mem_gen_B_val": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_blk_mem_gen_B_val_1",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_13",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "bram_mux_B_val0_M": {
                "interface_ports": [
                  "bram_mux_B_val0/M",
                  "blk_mem_gen_B_val/BRAM_PORTA"
                ]
              },
              "axi_bram_ctrl_B_val_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_B_val/BRAM_PORTA",
                  "bram_mux_B_val0/S_CTRL"
                ]
              },
              "bram_mux_B_val1_M": {
                "interface_ports": [
                  "bram_mux_B_val1/M",
                  "blk_mem_gen_B_val/BRAM_PORTB"
                ]
              },
              "axi_bram_ctrl_B_val_BRAM_PORTB": {
                "interface_ports": [
                  "axi_bram_ctrl_B_val/BRAM_PORTB",
                  "bram_mux_B_val1/S_CTRL"
                ]
              },
              "axi_interconnect_0_M06_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_B_val/S_AXI"
                ]
              },
              "sparseDemoDS_0_B_val0": {
                "interface_ports": [
                  "S_AUX",
                  "bram_mux_B_val0/S_AUX"
                ]
              },
              "sparseDemoDS_0_B_val1": {
                "interface_ports": [
                  "S_AUX1",
                  "bram_mux_B_val1/S_AUX"
                ]
              }
            },
            "nets": {
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "bram_mux_B_val0/clk1",
                  "bram_mux_B_val1/clk1",
                  "bram_mux_B_val0/rst1",
                  "bram_mux_B_val1/rst1"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_B_val/s_axi_aclk"
                ]
              },
              "rst_clk_wiz_0_100M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_B_val/s_axi_aresetn"
                ]
              },
              "xlslice_sel_Dout": {
                "ports": [
                  "sel",
                  "bram_mux_B_val1/sel",
                  "bram_mux_B_val0/sel"
                ]
              }
            }
          },
          "bram_C": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AUX": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "S_AUX1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "sel": {
                "direction": "I"
              }
            },
            "components": {
              "axi_bram_ctrl_C": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_C_1"
              },
              "bram_mux_C0": {
                "vlnv": "pkusc.org:user:bram_mux:1.0",
                "xci_name": "design_1_bram_mux_C0_1"
              },
              "bram_mux_C1": {
                "vlnv": "pkusc.org:user:bram_mux:1.0",
                "xci_name": "design_1_bram_mux_C1_1"
              },
              "blk_mem_gen_C": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_blk_mem_gen_C_1",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_0_14",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_M07_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_C/S_AXI"
                ]
              },
              "sparseDemoDS_0_C0": {
                "interface_ports": [
                  "S_AUX",
                  "bram_mux_C0/S_AUX"
                ]
              },
              "sparseDemoDS_0_C1": {
                "interface_ports": [
                  "S_AUX1",
                  "bram_mux_C1/S_AUX"
                ]
              },
              "bram_mux_C0_M": {
                "interface_ports": [
                  "bram_mux_C0/M",
                  "blk_mem_gen_C/BRAM_PORTA"
                ]
              },
              "axi_bram_ctrl_C_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_C/BRAM_PORTA",
                  "bram_mux_C0/S_CTRL"
                ]
              },
              "axi_bram_ctrl_C_BRAM_PORTB": {
                "interface_ports": [
                  "axi_bram_ctrl_C/BRAM_PORTB",
                  "bram_mux_C1/S_CTRL"
                ]
              },
              "bram_mux_C1_M": {
                "interface_ports": [
                  "bram_mux_C1/M",
                  "blk_mem_gen_C/BRAM_PORTB"
                ]
              }
            },
            "nets": {
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "bram_mux_C0/clk1",
                  "bram_mux_C1/clk1",
                  "bram_mux_C0/rst1",
                  "bram_mux_C1/rst1"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_C/s_axi_aclk"
                ]
              },
              "rst_clk_wiz_0_100M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_C/s_axi_aresetn"
                ]
              },
              "xlslice_sel_Dout": {
                "ports": [
                  "sel",
                  "bram_mux_C1/sel",
                  "bram_mux_C0/sel"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "gpio_ctrl/S_AXI"
            ]
          },
          "sparseDemoDS_0_A_id1": {
            "interface_ports": [
              "sparseDemoDS_0/A_id1",
              "bram_A_id/S_AUX1"
            ]
          },
          "sparseDemoDS_0_A_id0": {
            "interface_ports": [
              "sparseDemoDS_0/A_id0",
              "bram_A_id/S_AUX"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M01_AXI",
              "bram_A_id/S_AXI"
            ]
          },
          "sparseDemoDS_0_A_ptr0": {
            "interface_ports": [
              "sparseDemoDS_0/A_ptr0",
              "bram_A_ptr/S_AUX"
            ]
          },
          "sparseDemoDS_0_A_ptr1": {
            "interface_ports": [
              "sparseDemoDS_0/A_ptr1",
              "bram_A_ptr/S_AUX1"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M02_AXI",
              "bram_A_ptr/S_AXI"
            ]
          },
          "sparseDemoDS_0_A_val0": {
            "interface_ports": [
              "sparseDemoDS_0/A_val0",
              "bram_A_val/S_AUX"
            ]
          },
          "sparseDemoDS_0_A_val1": {
            "interface_ports": [
              "sparseDemoDS_0/A_val1",
              "bram_A_val/S_AUX1"
            ]
          },
          "axi_interconnect_0_M03_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M03_AXI",
              "bram_A_val/S_AXI"
            ]
          },
          "axi_interconnect_0_M07_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M07_AXI",
              "bram_C/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M09_AXI": {
            "interface_ports": [
              "S00_AXI",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "sparseDemoDS_0_C0": {
            "interface_ports": [
              "sparseDemoDS_0/C0",
              "bram_C/S_AUX"
            ]
          },
          "sparseDemoDS_0_C1": {
            "interface_ports": [
              "sparseDemoDS_0/C1",
              "bram_C/S_AUX1"
            ]
          },
          "sparseDemoDS_0_B_ptr0": {
            "interface_ports": [
              "sparseDemoDS_0/B_ptr0",
              "bram_B_ptr/S_AUX"
            ]
          },
          "sparseDemoDS_0_B_ptr1": {
            "interface_ports": [
              "sparseDemoDS_0/B_ptr1",
              "bram_B_ptr/S_AUX1"
            ]
          },
          "axi_interconnect_0_M05_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M05_AXI",
              "bram_B_ptr/S_AXI"
            ]
          },
          "sparseDemoDS_0_B_val1": {
            "interface_ports": [
              "sparseDemoDS_0/B_val1",
              "bram_B_val/S_AUX1"
            ]
          },
          "sparseDemoDS_0_B_val0": {
            "interface_ports": [
              "sparseDemoDS_0/B_val0",
              "bram_B_val/S_AUX"
            ]
          },
          "axi_interconnect_0_M06_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M06_AXI",
              "bram_B_val/S_AXI"
            ]
          },
          "sparseDemoDS_0_B_id0": {
            "interface_ports": [
              "sparseDemoDS_0/B_id0",
              "bram_B_id/S_AUX"
            ]
          },
          "sparseDemoDS_0_B_id1": {
            "interface_ports": [
              "sparseDemoDS_0/B_id1",
              "bram_B_id/S_AUX1"
            ]
          },
          "axi_interconnect_0_M04_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M04_AXI",
              "bram_B_id/S_AXI"
            ]
          }
        },
        "nets": {
          "xlslice_start_in_Dout": {
            "ports": [
              "xlslice_start_in/Dout",
              "sparseDemoDS_0/start_in"
            ]
          },
          "xlslice_start_valid_Dout": {
            "ports": [
              "xlslice_start_valid/Dout",
              "sparseDemoDS_0/start_valid"
            ]
          },
          "sparseDemoDS_0_start_ready": {
            "ports": [
              "sparseDemoDS_0/start_ready",
              "xlconcat_ctrl/In0"
            ]
          },
          "sparseDemoDS_0_end_out": {
            "ports": [
              "sparseDemoDS_0/end_out",
              "xlconcat_ctrl/In1"
            ]
          },
          "sparseDemoDS_0_end_valid": {
            "ports": [
              "sparseDemoDS_0/end_valid",
              "xlconcat_ctrl/In2"
            ]
          },
          "xlslice_end_ready_Dout": {
            "ports": [
              "xlslice_end_ready/Dout",
              "sparseDemoDS_0/end_ready"
            ]
          },
          "xlconcat_ctrl_dout": {
            "ports": [
              "xlconcat_ctrl/dout",
              "gpio_ctrl/gpio_io_i"
            ]
          },
          "gpio_ctrl_gpio_io_o": {
            "ports": [
              "gpio_ctrl/gpio_io_o",
              "xlslice_start_in/Din",
              "xlslice_start_valid/Din",
              "xlslice_end_ready/Din",
              "xlslice_sel/Din"
            ]
          },
          "xlslice_sel_Dout": {
            "ports": [
              "xlslice_sel/Dout",
              "bram_A_id/sel",
              "bram_A_ptr/sel",
              "bram_A_val/sel",
              "bram_B_id/sel",
              "bram_B_ptr/sel",
              "bram_B_val/sel",
              "bram_C/sel"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "s_axi_aclk",
              "gpio_ctrl/s_axi_aclk",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/M01_ACLK",
              "axi_interconnect_0/M02_ACLK",
              "axi_interconnect_0/M03_ACLK",
              "axi_interconnect_0/M04_ACLK",
              "axi_interconnect_0/M05_ACLK",
              "axi_interconnect_0/M06_ACLK",
              "axi_interconnect_0/M07_ACLK",
              "bram_A_id/s_axi_aclk",
              "bram_A_ptr/s_axi_aclk",
              "bram_A_val/s_axi_aclk",
              "bram_B_id/s_axi_aclk",
              "bram_B_ptr/s_axi_aclk",
              "bram_B_val/s_axi_aclk",
              "bram_C/s_axi_aclk",
              "sparseDemoDS_0/clk"
            ]
          },
          "rst_clk_wiz_0_100M_mb_reset": {
            "ports": [
              "rst",
              "sparseDemoDS_0/rst"
            ]
          },
          "rst_clk_wiz_0_100M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "gpio_ctrl/s_axi_aresetn",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_0/M02_ARESETN",
              "axi_interconnect_0/M03_ARESETN",
              "axi_interconnect_0/M04_ARESETN",
              "axi_interconnect_0/M05_ARESETN",
              "axi_interconnect_0/M06_ARESETN",
              "axi_interconnect_0/M07_ARESETN",
              "bram_A_id/s_axi_aresetn",
              "bram_A_ptr/s_axi_aresetn",
              "bram_A_val/s_axi_aresetn",
              "bram_B_id/s_axi_aresetn",
              "bram_B_ptr/s_axi_aresetn",
              "bram_B_val/s_axi_aresetn",
              "bram_C/s_axi_aresetn",
              "axi_interconnect_0/ARESETN"
            ]
          },
          "gpio_ctrl_ip2intc_irpt": {
            "ports": [
              "gpio_ctrl/ip2intc_irpt",
              "ip2intc_irpt"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "microblaze_0_axi_periph_M09_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M09_AXI",
          "sparseDemoDS_system/S00_AXI"
        ]
      },
      "periph_sgmii_lvds": {
        "interface_ports": [
          "sgmii_lvds",
          "ethernet/sgmii_lvds"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "push_buttons_5bits",
          "axi_gpio_0/GPIO"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "ddr4_sdram_c1",
          "ddr/ddr4_sdram_c1"
        ]
      },
      "microblaze_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M08_AXI",
          "microblaze_0_local_memory/S_AXI_CTRL1"
        ]
      },
      "ddr4_1_C0_DDR4": {
        "interface_ports": [
          "ddr4_sdram_c2",
          "ddr/ddr4_sdram_c2"
        ]
      },
      "default_sysclk1_300_1": {
        "interface_ports": [
          "default_sysclk1_300",
          "clk_wiz_0/CLK_IN1_D"
        ]
      },
      "microblaze_0_M_AXI_IC": {
        "interface_ports": [
          "microblaze_0/M_AXI_IC",
          "ddr/S01_AXI",
          "system_ila_0/SLOT_2_AXI"
        ]
      },
      "microblaze_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M06_AXI",
          "ethernet/S_AXI_LITE"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "microblaze_0_axi_intc/s_axi"
        ]
      },
      "axi_uart16550_0_UART": {
        "interface_ports": [
          "rs232_uart",
          "axi_uart16550_0/UART"
        ]
      },
      "S04_AXI_1": {
        "interface_ports": [
          "ddr/S04_AXI",
          "ethernet/M_AXI_S2MM"
        ]
      },
      "microblaze_0_M_AXI_DC": {
        "interface_ports": [
          "microblaze_0/M_AXI_DC",
          "ddr/S00_AXI",
          "system_ila_0/SLOT_1_AXI"
        ]
      },
      "default_250mhz_clk1_1": {
        "interface_ports": [
          "default_250mhz_clk1",
          "ddr/default_250mhz_clk1"
        ]
      },
      "periph_mdio_mdc": {
        "interface_ports": [
          "mdio_mdc",
          "ethernet/mdio_mdc"
        ]
      },
      "microblaze_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "axi_uart16550_0/S_AXI"
        ]
      },
      "microblaze_0_ILMB": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "led_8bits",
          "axi_gpio_0/GPIO2"
        ]
      },
      "S02_AXI_1": {
        "interface_ports": [
          "ddr/S02_AXI",
          "ethernet/M_AXI_SG"
        ]
      },
      "microblaze_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M07_AXI",
          "microblaze_0_local_memory/S_AXI_CTRL"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "axi_timer_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M05_AXI1": {
        "interface_ports": [
          "microblaze_0_axi_periph/M05_AXI",
          "ethernet/s_axi"
        ]
      },
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0_axi_intc/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      },
      "microblaze_0_DLMB": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI1": {
        "interface_ports": [
          "microblaze_0_axi_periph/M04_AXI",
          "mdm_1/S_AXI"
        ]
      },
      "default_250mhz_clk2_1": {
        "interface_ports": [
          "default_250mhz_clk2",
          "ddr/default_250mhz_clk2"
        ]
      },
      "S03_AXI_1": {
        "interface_ports": [
          "ddr/S03_AXI",
          "ethernet/M_AXI_MM2S"
        ]
      },
      "sgmii_phyclk_1": {
        "interface_ports": [
          "sgmii_phyclk",
          "ethernet/sgmii_phyclk"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "microblaze_0_axi_periph/S00_AXI",
          "microblaze_0/M_AXI_DP",
          "system_ila_0/SLOT_0_AXI"
        ]
      }
    },
    "nets": {
      "microblaze_0_intr": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_0/sys_clk",
          "rst_clk_wiz_0_100M/slowest_sync_clk",
          "mdm_1/S_AXI_ACLK",
          "system_ila_0/clk",
          "microblaze_0/Clk",
          "microblaze_0_axi_intc/s_axi_aclk",
          "microblaze_0_axi_intc/processor_clk",
          "axi_uart16550_0/s_axi_aclk",
          "axi_gpio_0/s_axi_aclk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/M01_ACLK",
          "microblaze_0_axi_periph/M02_ACLK",
          "microblaze_0_axi_periph/M03_ACLK",
          "microblaze_0_axi_periph/M04_ACLK",
          "microblaze_0_axi_periph/M05_ACLK",
          "microblaze_0_axi_periph/M06_ACLK",
          "microblaze_0_axi_periph/M07_ACLK",
          "microblaze_0_axi_periph/M08_ACLK",
          "microblaze_0_axi_periph/M09_ACLK",
          "axi_timer_0/s_axi_aclk",
          "microblaze_0_local_memory/LMB_Clk",
          "ddr/S00_ACLK",
          "ethernet/m_axi_sg_aclk",
          "sparseDemoDS_system/s_axi_aclk"
        ]
      },
      "rst_clk_wiz_0_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_0_100M/mb_reset",
          "microblaze_0/Reset",
          "microblaze_0_axi_intc/processor_rst",
          "sparseDemoDS_system/rst"
        ]
      },
      "rst_clk_wiz_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_100M/peripheral_aresetn",
          "mdm_1/S_AXI_ARESETN",
          "system_ila_0/resetn",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "axi_uart16550_0/s_axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "microblaze_0_axi_periph/M03_ARESETN",
          "microblaze_0_axi_periph/M04_ARESETN",
          "microblaze_0_axi_periph/M05_ARESETN",
          "microblaze_0_axi_periph/M06_ARESETN",
          "microblaze_0_axi_periph/M07_ARESETN",
          "microblaze_0_axi_periph/M08_ARESETN",
          "microblaze_0_axi_periph/M09_ARESETN",
          "axi_timer_0/s_axi_aresetn",
          "microblaze_0_local_memory/S_AXI_CTRL_ARESETN",
          "ddr/S00_ARESETN",
          "ethernet/axi_resetn",
          "sparseDemoDS_system/s_axi_aresetn"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_0_100M/mb_debug_sys_rst"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset",
          "rst_clk_wiz_0_100M/ext_reset_in",
          "ddr/reset"
        ]
      },
      "microblaze_0_dlmb_int": {
        "ports": [
          "axi_uart16550_0/ip2intc_irpt",
          "microblaze_0_xlconcat/In0"
        ]
      },
      "axi_timer_0_interrupt": {
        "ports": [
          "axi_timer_0/interrupt",
          "microblaze_0_xlconcat/In5"
        ]
      },
      "mdm_1_Interrupt": {
        "ports": [
          "mdm_1/Interrupt",
          "microblaze_0_xlconcat/In6"
        ]
      },
      "mb_reset_mode_0_reset_mode": {
        "ports": [
          "xlconstant_2/dout",
          "microblaze_0/Reset_Mode"
        ]
      },
      "periph_mac_irq": {
        "ports": [
          "ethernet/mac_irq",
          "microblaze_0_xlconcat/In4"
        ]
      },
      "periph_mm2s_introut": {
        "ports": [
          "ethernet/mm2s_introut",
          "microblaze_0_xlconcat/In2"
        ]
      },
      "periph_s2mm_introut": {
        "ports": [
          "ethernet/s2mm_introut",
          "microblaze_0_xlconcat/In3"
        ]
      },
      "periph_interrupt1": {
        "ports": [
          "ethernet/interrupt",
          "microblaze_0_xlconcat/In1"
        ]
      },
      "periph_phy_reset_out": {
        "ports": [
          "ethernet/phy_reset_out",
          "phy_reset_out"
        ]
      },
      "rst_clk_wiz_0_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_0_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "axi_gpio_0_ip2intc_irpt": {
        "ports": [
          "axi_gpio_0/ip2intc_irpt",
          "microblaze_0_xlconcat/In7"
        ]
      },
      "gpio_ctrl_ip2intc_irpt": {
        "ports": [
          "sparseDemoDS_system/ip2intc_irpt",
          "microblaze_0_xlconcat/In8"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "64G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_A_id_Mem0": {
                "address_block": "/sparseDemoDS_system/bram_A_id/axi_bram_ctrl_A_id/S_AXI/Mem0",
                "offset": "0x0C0000000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_A_ptr_Mem0": {
                "address_block": "/sparseDemoDS_system/bram_A_ptr/axi_bram_ctrl_A_ptr/S_AXI/Mem0",
                "offset": "0x0C2000000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_A_val_Mem0": {
                "address_block": "/sparseDemoDS_system/bram_A_val/axi_bram_ctrl_A_val/S_AXI/Mem0",
                "offset": "0x0C4000000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_B_id_Mem0": {
                "address_block": "/sparseDemoDS_system/bram_B_id/axi_bram_ctrl_B_id/S_AXI/Mem0",
                "offset": "0x0C6000000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_B_ptr_Mem0": {
                "address_block": "/sparseDemoDS_system/bram_B_ptr/axi_bram_ctrl_B_ptr/S_AXI/Mem0",
                "offset": "0x0C8000000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_B_val_Mem0": {
                "address_block": "/sparseDemoDS_system/bram_B_val/axi_bram_ctrl_B_val/S_AXI/Mem0",
                "offset": "0x0CA000000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_C_Mem0": {
                "address_block": "/sparseDemoDS_system/bram_C/axi_bram_ctrl_C/S_AXI/Mem0",
                "offset": "0x0CC000000",
                "range": "64K"
              },
              "SEG_axi_ethernet_0_Reg0": {
                "address_block": "/ethernet/axi_ethernet_0/s_axi/Reg0",
                "offset": "0x040C00000",
                "range": "256K"
              },
              "SEG_axi_ethernet_0_dma_Reg": {
                "address_block": "/ethernet/axi_ethernet_0_dma/S_AXI_LITE/Reg",
                "offset": "0x041E00000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x040000000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x041C00000",
                "range": "64K"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/axi_uart16550_0/S_AXI/Reg",
                "offset": "0x044A00000",
                "range": "64K"
              },
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x100000000",
                "range": "2G"
              },
              "SEG_ddr4_1_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr/ddr4_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x180000000",
                "range": "2G"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x000000000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Reg": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/S_AXI_CTRL/Reg",
                "offset": "0x076000000",
                "range": "64K"
              },
              "SEG_gpio_ctrl_Reg": {
                "address_block": "/sparseDemoDS_system/gpio_ctrl/S_AXI/Reg",
                "offset": "0x04D550000",
                "range": "64K"
              },
              "SEG_ilmb_bram_if_cntlr_Reg": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/S_AXI_CTRL/Reg",
                "offset": "0x076010000",
                "range": "64K"
              },
              "SEG_mdm_1_Reg": {
                "address_block": "/mdm_1/S_AXI/Reg",
                "offset": "0x041400000",
                "range": "4K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x041200000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "64G",
            "width": "32",
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x100000000",
                "range": "2G"
              },
              "SEG_ddr4_1_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr/ddr4_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x180000000",
                "range": "2G"
              },
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x000000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/ethernet/axi_ethernet_0_dma": {
        "address_spaces": {
          "Data_SG": {
            "range": "64G",
            "width": "32",
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x100000000",
                "range": "2G"
              },
              "SEG_ddr4_1_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr/ddr4_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x180000000",
                "range": "2G"
              }
            }
          },
          "Data_MM2S": {
            "range": "64G",
            "width": "32",
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x100000000",
                "range": "2G"
              },
              "SEG_ddr4_1_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr/ddr4_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x180000000",
                "range": "2G"
              }
            }
          },
          "Data_S2MM": {
            "range": "64G",
            "width": "32",
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x100000000",
                "range": "2G"
              },
              "SEG_ddr4_1_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr/ddr4_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x180000000",
                "range": "2G"
              }
            }
          }
        }
      }
    }
  }
}