Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sat Nov 30 23:37:27 2024
| Host         : Brian-Legion5i running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     24.041        0.000                      0                  204        0.163        0.000                      0                  204       16.670        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          
  CLKFBIN    {0.000 41.665}     83.330          12.000          
  clkfx      {0.000 19.860}     39.720          25.176          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                    16.670        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      16.670        0.000                       0                     2  
  clkfx            24.041        0.000                      0                  204        0.163        0.000                      0                  204       19.360        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     
(none)        clkfx                       
(none)                      clkfx         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cmt/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cmt/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { cmt/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  cmt/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfx
  To Clock:  clkfx

Setup :            0  Failing Endpoints,  Worst Slack       24.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.041ns  (required time - arrival time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_blu_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        15.283ns  (logic 8.088ns (52.923%)  route 7.195ns (47.077%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 45.487 - 39.720 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.621     6.181    clkfx_BUFG
    SLICE_X4Y21          FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     6.637 r  hcount_reg[0]/Q
                         net (fo=35, routed)          1.944     8.581    game/obj1_red3_0[0]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.705 r  game/obj1_red3_i_18/O
                         net (fo=1, routed)           0.000     8.705    game/obj1_red3_i_18_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.237 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.237    game/obj1_red3_i_10_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.571 r  game/obj1_red3_i_11/O[1]
                         net (fo=2, routed)           0.831    10.403    game/obj1_red3_i_11_n_6
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.303    10.706 r  game/obj1_red3_i_12/O
                         net (fo=4, routed)           0.823    11.529    game/obj1_red3_i_12_n_0
    SLICE_X14Y22         LUT4 (Prop_lut4_I0_O)        0.146    11.675 r  game/obj1_red3_i_3/O
                         net (fo=2, routed)           1.095    12.769    game/obj1_red3_i_3_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      4.055    16.824 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.826    game/obj1_red3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    18.344 r  game/obj1_red2/P[15]
                         net (fo=1, routed)           0.999    19.343    game/obj1_red2_n_90
    SLICE_X11Y23         LUT4 (Prop_lut4_I3_O)        0.124    19.467 r  game/obj1_red[1]_i_20/O
                         net (fo=1, routed)           0.263    19.730    game/obj1_red[1]_i_20_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.124    19.854 r  game/obj1_red[1]_i_7/O
                         net (fo=1, routed)           0.151    20.006    game/obj1_red[1]_i_7_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.130 r  game/obj1_red[1]_i_3/O
                         net (fo=7, routed)           0.483    20.612    game/obj1_red[1]_i_3_n_0
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.124    20.736 r  game/obj1_red[0]_i_2/O
                         net (fo=3, routed)           0.603    21.340    game/obj1_red[0]_i_2_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    21.464 r  game/obj1_blu[0]_i_1/O
                         net (fo=1, routed)           0.000    21.464    game/obj1_blu[0]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  game/obj1_blu_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.438    45.487    game/clkfx_BUFG
    SLICE_X9Y21          FDRE                                         r  game/obj1_blu_reg[0]/C
                         clock pessimism              0.311    45.798    
                         clock uncertainty           -0.323    45.475    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.029    45.504    game/obj1_blu_reg[0]
  -------------------------------------------------------------------
                         required time                         45.504    
                         arrival time                         -21.464    
  -------------------------------------------------------------------
                         slack                                 24.041    

Slack (MET) :             24.229ns  (required time - arrival time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        15.093ns  (logic 8.088ns (53.588%)  route 7.005ns (46.412%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.766ns = ( 45.486 - 39.720 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.621     6.181    clkfx_BUFG
    SLICE_X4Y21          FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     6.637 r  hcount_reg[0]/Q
                         net (fo=35, routed)          1.944     8.581    game/obj1_red3_0[0]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.705 r  game/obj1_red3_i_18/O
                         net (fo=1, routed)           0.000     8.705    game/obj1_red3_i_18_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.237 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.237    game/obj1_red3_i_10_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.571 r  game/obj1_red3_i_11/O[1]
                         net (fo=2, routed)           0.831    10.403    game/obj1_red3_i_11_n_6
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.303    10.706 r  game/obj1_red3_i_12/O
                         net (fo=4, routed)           0.823    11.529    game/obj1_red3_i_12_n_0
    SLICE_X14Y22         LUT4 (Prop_lut4_I0_O)        0.146    11.675 r  game/obj1_red3_i_3/O
                         net (fo=2, routed)           1.095    12.769    game/obj1_red3_i_3_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      4.055    16.824 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.826    game/obj1_red3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    18.344 r  game/obj1_red2/P[15]
                         net (fo=1, routed)           0.999    19.343    game/obj1_red2_n_90
    SLICE_X11Y23         LUT4 (Prop_lut4_I3_O)        0.124    19.467 r  game/obj1_red[1]_i_20/O
                         net (fo=1, routed)           0.263    19.730    game/obj1_red[1]_i_20_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.124    19.854 r  game/obj1_red[1]_i_7/O
                         net (fo=1, routed)           0.151    20.006    game/obj1_red[1]_i_7_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.130 r  game/obj1_red[1]_i_3/O
                         net (fo=7, routed)           0.483    20.612    game/obj1_red[1]_i_3_n_0
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.124    20.736 r  game/obj1_red[0]_i_2/O
                         net (fo=3, routed)           0.414    21.150    game/obj1_red[0]_i_2_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I4_O)        0.124    21.274 r  game/obj1_red[0]_i_1/O
                         net (fo=1, routed)           0.000    21.274    game/obj1_red[0]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  game/obj1_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.437    45.486    game/clkfx_BUFG
    SLICE_X11Y22         FDRE                                         r  game/obj1_red_reg[0]/C
                         clock pessimism              0.311    45.797    
                         clock uncertainty           -0.323    45.474    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.029    45.503    game/obj1_red_reg[0]
  -------------------------------------------------------------------
                         required time                         45.503    
                         arrival time                         -21.274    
  -------------------------------------------------------------------
                         slack                                 24.229    

Slack (MET) :             24.327ns  (required time - arrival time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_grn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        14.999ns  (logic 8.088ns (53.925%)  route 6.911ns (46.075%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 45.487 - 39.720 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.621     6.181    clkfx_BUFG
    SLICE_X4Y21          FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     6.637 r  hcount_reg[0]/Q
                         net (fo=35, routed)          1.944     8.581    game/obj1_red3_0[0]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.705 r  game/obj1_red3_i_18/O
                         net (fo=1, routed)           0.000     8.705    game/obj1_red3_i_18_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.237 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.237    game/obj1_red3_i_10_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.571 r  game/obj1_red3_i_11/O[1]
                         net (fo=2, routed)           0.831    10.403    game/obj1_red3_i_11_n_6
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.303    10.706 r  game/obj1_red3_i_12/O
                         net (fo=4, routed)           0.823    11.529    game/obj1_red3_i_12_n_0
    SLICE_X14Y22         LUT4 (Prop_lut4_I0_O)        0.146    11.675 r  game/obj1_red3_i_3/O
                         net (fo=2, routed)           1.095    12.769    game/obj1_red3_i_3_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      4.055    16.824 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.826    game/obj1_red3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    18.344 r  game/obj1_red2/P[15]
                         net (fo=1, routed)           0.999    19.343    game/obj1_red2_n_90
    SLICE_X11Y23         LUT4 (Prop_lut4_I3_O)        0.124    19.467 r  game/obj1_red[1]_i_20/O
                         net (fo=1, routed)           0.263    19.730    game/obj1_red[1]_i_20_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.124    19.854 r  game/obj1_red[1]_i_7/O
                         net (fo=1, routed)           0.151    20.006    game/obj1_red[1]_i_7_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.130 r  game/obj1_red[1]_i_3/O
                         net (fo=7, routed)           0.483    20.612    game/obj1_red[1]_i_3_n_0
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.124    20.736 r  game/obj1_red[0]_i_2/O
                         net (fo=3, routed)           0.319    21.056    game/obj1_red[0]_i_2_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    21.180 r  game/obj1_grn[0]_i_1/O
                         net (fo=1, routed)           0.000    21.180    game/obj1_grn[0]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  game/obj1_grn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.438    45.487    game/clkfx_BUFG
    SLICE_X9Y21          FDRE                                         r  game/obj1_grn_reg[0]/C
                         clock pessimism              0.311    45.798    
                         clock uncertainty           -0.323    45.475    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.031    45.506    game/obj1_grn_reg[0]
  -------------------------------------------------------------------
                         required time                         45.506    
                         arrival time                         -21.180    
  -------------------------------------------------------------------
                         slack                                 24.327    

Slack (MET) :             24.336ns  (required time - arrival time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_blu_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        14.990ns  (logic 7.964ns (53.130%)  route 7.026ns (46.870%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 45.487 - 39.720 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.621     6.181    clkfx_BUFG
    SLICE_X4Y21          FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     6.637 r  hcount_reg[0]/Q
                         net (fo=35, routed)          1.944     8.581    game/obj1_red3_0[0]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.705 r  game/obj1_red3_i_18/O
                         net (fo=1, routed)           0.000     8.705    game/obj1_red3_i_18_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.237 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.237    game/obj1_red3_i_10_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.571 r  game/obj1_red3_i_11/O[1]
                         net (fo=2, routed)           0.831    10.403    game/obj1_red3_i_11_n_6
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.303    10.706 r  game/obj1_red3_i_12/O
                         net (fo=4, routed)           0.823    11.529    game/obj1_red3_i_12_n_0
    SLICE_X14Y22         LUT4 (Prop_lut4_I0_O)        0.146    11.675 r  game/obj1_red3_i_3/O
                         net (fo=2, routed)           1.095    12.769    game/obj1_red3_i_3_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      4.055    16.824 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.826    game/obj1_red3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    18.344 f  game/obj1_red2/P[15]
                         net (fo=1, routed)           0.999    19.343    game/obj1_red2_n_90
    SLICE_X11Y23         LUT4 (Prop_lut4_I3_O)        0.124    19.467 f  game/obj1_red[1]_i_20/O
                         net (fo=1, routed)           0.263    19.730    game/obj1_red[1]_i_20_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.124    19.854 f  game/obj1_red[1]_i_7/O
                         net (fo=1, routed)           0.151    20.006    game/obj1_red[1]_i_7_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.130 f  game/obj1_red[1]_i_3/O
                         net (fo=7, routed)           0.917    21.047    game/obj1_red[1]_i_3_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I1_O)        0.124    21.171 r  game/obj1_blu[1]_i_1/O
                         net (fo=1, routed)           0.000    21.171    game/obj1_blu[1]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  game/obj1_blu_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.438    45.487    game/clkfx_BUFG
    SLICE_X9Y21          FDRE                                         r  game/obj1_blu_reg[1]/C
                         clock pessimism              0.311    45.798    
                         clock uncertainty           -0.323    45.475    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.031    45.506    game/obj1_blu_reg[1]
  -------------------------------------------------------------------
                         required time                         45.506    
                         arrival time                         -21.171    
  -------------------------------------------------------------------
                         slack                                 24.336    

Slack (MET) :             24.614ns  (required time - arrival time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_grn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 7.964ns (54.130%)  route 6.749ns (45.870%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 45.487 - 39.720 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.621     6.181    clkfx_BUFG
    SLICE_X4Y21          FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     6.637 r  hcount_reg[0]/Q
                         net (fo=35, routed)          1.944     8.581    game/obj1_red3_0[0]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.705 r  game/obj1_red3_i_18/O
                         net (fo=1, routed)           0.000     8.705    game/obj1_red3_i_18_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.237 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.237    game/obj1_red3_i_10_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.571 r  game/obj1_red3_i_11/O[1]
                         net (fo=2, routed)           0.831    10.403    game/obj1_red3_i_11_n_6
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.303    10.706 r  game/obj1_red3_i_12/O
                         net (fo=4, routed)           0.823    11.529    game/obj1_red3_i_12_n_0
    SLICE_X14Y22         LUT4 (Prop_lut4_I0_O)        0.146    11.675 r  game/obj1_red3_i_3/O
                         net (fo=2, routed)           1.095    12.769    game/obj1_red3_i_3_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      4.055    16.824 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.826    game/obj1_red3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    18.344 f  game/obj1_red2/P[15]
                         net (fo=1, routed)           0.999    19.343    game/obj1_red2_n_90
    SLICE_X11Y23         LUT4 (Prop_lut4_I3_O)        0.124    19.467 f  game/obj1_red[1]_i_20/O
                         net (fo=1, routed)           0.263    19.730    game/obj1_red[1]_i_20_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.124    19.854 f  game/obj1_red[1]_i_7/O
                         net (fo=1, routed)           0.151    20.006    game/obj1_red[1]_i_7_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I5_O)        0.124    20.130 f  game/obj1_red[1]_i_3/O
                         net (fo=7, routed)           0.640    20.770    game/obj1_red[1]_i_3_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I1_O)        0.124    20.894 r  game/obj1_grn[1]_i_1/O
                         net (fo=1, routed)           0.000    20.894    game/obj1_grn[1]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  game/obj1_grn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.438    45.487    game/clkfx_BUFG
    SLICE_X9Y21          FDRE                                         r  game/obj1_grn_reg[1]/C
                         clock pessimism              0.311    45.798    
                         clock uncertainty           -0.323    45.475    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.032    45.507    game/obj1_grn_reg[1]
  -------------------------------------------------------------------
                         required time                         45.507    
                         arrival time                         -20.894    
  -------------------------------------------------------------------
                         slack                                 24.614    

Slack (MET) :             24.887ns  (required time - arrival time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        14.438ns  (logic 7.716ns (53.443%)  route 6.722ns (46.557%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.766ns = ( 45.486 - 39.720 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.621     6.181    clkfx_BUFG
    SLICE_X4Y21          FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456     6.637 r  hcount_reg[0]/Q
                         net (fo=35, routed)          1.944     8.581    game/obj1_red3_0[0]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.705 r  game/obj1_red3_i_18/O
                         net (fo=1, routed)           0.000     8.705    game/obj1_red3_i_18_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.237 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.237    game/obj1_red3_i_10_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.571 r  game/obj1_red3_i_11/O[1]
                         net (fo=2, routed)           0.831    10.403    game/obj1_red3_i_11_n_6
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.303    10.706 r  game/obj1_red3_i_12/O
                         net (fo=4, routed)           0.823    11.529    game/obj1_red3_i_12_n_0
    SLICE_X14Y22         LUT4 (Prop_lut4_I0_O)        0.146    11.675 r  game/obj1_red3_i_3/O
                         net (fo=2, routed)           1.095    12.769    game/obj1_red3_i_3_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      4.055    16.824 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.826    game/obj1_red3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    18.344 f  game/obj1_red2/P[4]
                         net (fo=2, routed)           1.045    19.389    game/obj1_red2_n_101
    SLICE_X12Y20         LUT6 (Prop_lut6_I5_O)        0.124    19.513 r  game/obj1_red[1]_i_2/O
                         net (fo=7, routed)           0.981    20.495    game/obj1_red[1]_i_2_n_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.124    20.619 r  game/obj1_red[1]_i_1/O
                         net (fo=1, routed)           0.000    20.619    game/obj1_red[1]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  game/obj1_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.437    45.486    game/clkfx_BUFG
    SLICE_X11Y22         FDRE                                         r  game/obj1_red_reg[1]/C
                         clock pessimism              0.311    45.797    
                         clock uncertainty           -0.323    45.474    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.031    45.505    game/obj1_red_reg[1]
  -------------------------------------------------------------------
                         required time                         45.505    
                         arrival time                         -20.619    
  -------------------------------------------------------------------
                         slack                                 24.887    

Slack (MET) :             26.001ns  (required time - arrival time)
  Source:                 game/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/score_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        13.052ns  (logic 3.471ns (26.594%)  route 9.581ns (73.406%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 45.557 - 39.720 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.556     6.116    game/clkfx_BUFG
    SLICE_X9Y29          FDRE                                         r  game/ball_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     6.572 r  game/ball_x_reg[3]/Q
                         net (fo=98, routed)          0.962     7.534    game/ball_x_reg_n_0_[3]
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.150     7.684 r  game/blocks[0]_i_13/O
                         net (fo=4, routed)           1.133     8.817    game/blocks[0]_i_13_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I2_O)        0.326     9.143 f  game/obj1_red[1]_i_84/O
                         net (fo=16, routed)          0.837     9.980    game/blocks[3]_i_17_n_0
    SLICE_X11Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.104 r  game/blocks[4]_i_25/O
                         net (fo=1, routed)           0.000    10.104    game/blocks[4]_i_25_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.505 r  game/blocks_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.505    game/blocks_reg[4]_i_17_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.619 r  game/blocks_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.619    game/blocks_reg[4]_i_12_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.733 r  game/blocks_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.733    game/blocks_reg[4]_i_7_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.961 f  game/blocks_reg[4]_i_4/CO[2]
                         net (fo=1, routed)           0.475    11.435    game/is_colliding389_in
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.313    11.748 r  game/blocks[4]_i_2/O
                         net (fo=5, routed)           2.462    14.210    game/blocks[4]_i_2_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.152    14.362 r  game/blocks[24]_i_2/O
                         net (fo=7, routed)           1.001    15.363    game/blocks[24]_i_2_n_0
    SLICE_X5Y27          LUT4 (Prop_lut4_I1_O)        0.360    15.723 r  game/ball_dy[2]_i_32/O
                         net (fo=1, routed)           0.435    16.158    game/ball_dy[2]_i_32_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.332    16.490 r  game/ball_dy[2]_i_26/O
                         net (fo=1, routed)           0.162    16.652    game/ball_dy[2]_i_26_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124    16.776 r  game/ball_dy[2]_i_12/O
                         net (fo=2, routed)           0.447    17.223    game/ball_dy[2]_i_12_n_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I4_O)        0.124    17.347 r  game/score_i[5]_i_3/O
                         net (fo=7, routed)           0.818    18.165    game/score_i[5]_i_3_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.153    18.318 r  game/score_i[5]_i_1/O
                         net (fo=6, routed)           0.850    19.168    game/score_i[5]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  game/score_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.508    45.557    game/clkfx_BUFG
    SLICE_X2Y19          FDRE                                         r  game/score_i_reg[0]/C
                         clock pessimism              0.311    45.868    
                         clock uncertainty           -0.323    45.545    
    SLICE_X2Y19          FDRE (Setup_fdre_C_CE)      -0.376    45.169    game/score_i_reg[0]
  -------------------------------------------------------------------
                         required time                         45.169    
                         arrival time                         -19.168    
  -------------------------------------------------------------------
                         slack                                 26.001    

Slack (MET) :             26.001ns  (required time - arrival time)
  Source:                 game/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/score_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        13.052ns  (logic 3.471ns (26.594%)  route 9.581ns (73.406%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 45.557 - 39.720 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.556     6.116    game/clkfx_BUFG
    SLICE_X9Y29          FDRE                                         r  game/ball_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     6.572 r  game/ball_x_reg[3]/Q
                         net (fo=98, routed)          0.962     7.534    game/ball_x_reg_n_0_[3]
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.150     7.684 r  game/blocks[0]_i_13/O
                         net (fo=4, routed)           1.133     8.817    game/blocks[0]_i_13_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I2_O)        0.326     9.143 f  game/obj1_red[1]_i_84/O
                         net (fo=16, routed)          0.837     9.980    game/blocks[3]_i_17_n_0
    SLICE_X11Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.104 r  game/blocks[4]_i_25/O
                         net (fo=1, routed)           0.000    10.104    game/blocks[4]_i_25_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.505 r  game/blocks_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.505    game/blocks_reg[4]_i_17_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.619 r  game/blocks_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.619    game/blocks_reg[4]_i_12_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.733 r  game/blocks_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.733    game/blocks_reg[4]_i_7_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.961 f  game/blocks_reg[4]_i_4/CO[2]
                         net (fo=1, routed)           0.475    11.435    game/is_colliding389_in
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.313    11.748 r  game/blocks[4]_i_2/O
                         net (fo=5, routed)           2.462    14.210    game/blocks[4]_i_2_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.152    14.362 r  game/blocks[24]_i_2/O
                         net (fo=7, routed)           1.001    15.363    game/blocks[24]_i_2_n_0
    SLICE_X5Y27          LUT4 (Prop_lut4_I1_O)        0.360    15.723 r  game/ball_dy[2]_i_32/O
                         net (fo=1, routed)           0.435    16.158    game/ball_dy[2]_i_32_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.332    16.490 r  game/ball_dy[2]_i_26/O
                         net (fo=1, routed)           0.162    16.652    game/ball_dy[2]_i_26_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124    16.776 r  game/ball_dy[2]_i_12/O
                         net (fo=2, routed)           0.447    17.223    game/ball_dy[2]_i_12_n_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I4_O)        0.124    17.347 r  game/score_i[5]_i_3/O
                         net (fo=7, routed)           0.818    18.165    game/score_i[5]_i_3_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.153    18.318 r  game/score_i[5]_i_1/O
                         net (fo=6, routed)           0.850    19.168    game/score_i[5]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  game/score_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.508    45.557    game/clkfx_BUFG
    SLICE_X2Y19          FDRE                                         r  game/score_i_reg[1]/C
                         clock pessimism              0.311    45.868    
                         clock uncertainty           -0.323    45.545    
    SLICE_X2Y19          FDRE (Setup_fdre_C_CE)      -0.376    45.169    game/score_i_reg[1]
  -------------------------------------------------------------------
                         required time                         45.169    
                         arrival time                         -19.168    
  -------------------------------------------------------------------
                         slack                                 26.001    

Slack (MET) :             26.268ns  (required time - arrival time)
  Source:                 game/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/score_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        12.786ns  (logic 3.471ns (27.147%)  route 9.315ns (72.853%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 45.558 - 39.720 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.556     6.116    game/clkfx_BUFG
    SLICE_X9Y29          FDRE                                         r  game/ball_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     6.572 r  game/ball_x_reg[3]/Q
                         net (fo=98, routed)          0.962     7.534    game/ball_x_reg_n_0_[3]
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.150     7.684 r  game/blocks[0]_i_13/O
                         net (fo=4, routed)           1.133     8.817    game/blocks[0]_i_13_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I2_O)        0.326     9.143 f  game/obj1_red[1]_i_84/O
                         net (fo=16, routed)          0.837     9.980    game/blocks[3]_i_17_n_0
    SLICE_X11Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.104 r  game/blocks[4]_i_25/O
                         net (fo=1, routed)           0.000    10.104    game/blocks[4]_i_25_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.505 r  game/blocks_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.505    game/blocks_reg[4]_i_17_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.619 r  game/blocks_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.619    game/blocks_reg[4]_i_12_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.733 r  game/blocks_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.733    game/blocks_reg[4]_i_7_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.961 f  game/blocks_reg[4]_i_4/CO[2]
                         net (fo=1, routed)           0.475    11.435    game/is_colliding389_in
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.313    11.748 r  game/blocks[4]_i_2/O
                         net (fo=5, routed)           2.462    14.210    game/blocks[4]_i_2_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.152    14.362 r  game/blocks[24]_i_2/O
                         net (fo=7, routed)           1.001    15.363    game/blocks[24]_i_2_n_0
    SLICE_X5Y27          LUT4 (Prop_lut4_I1_O)        0.360    15.723 r  game/ball_dy[2]_i_32/O
                         net (fo=1, routed)           0.435    16.158    game/ball_dy[2]_i_32_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.332    16.490 r  game/ball_dy[2]_i_26/O
                         net (fo=1, routed)           0.162    16.652    game/ball_dy[2]_i_26_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124    16.776 r  game/ball_dy[2]_i_12/O
                         net (fo=2, routed)           0.447    17.223    game/ball_dy[2]_i_12_n_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I4_O)        0.124    17.347 r  game/score_i[5]_i_3/O
                         net (fo=7, routed)           0.818    18.165    game/score_i[5]_i_3_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.153    18.318 r  game/score_i[5]_i_1/O
                         net (fo=6, routed)           0.584    18.902    game/score_i[5]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  game/score_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.509    45.558    game/clkfx_BUFG
    SLICE_X2Y18          FDRE                                         r  game/score_i_reg[2]/C
                         clock pessimism              0.311    45.869    
                         clock uncertainty           -0.323    45.546    
    SLICE_X2Y18          FDRE (Setup_fdre_C_CE)      -0.376    45.170    game/score_i_reg[2]
  -------------------------------------------------------------------
                         required time                         45.170    
                         arrival time                         -18.902    
  -------------------------------------------------------------------
                         slack                                 26.268    

Slack (MET) :             26.268ns  (required time - arrival time)
  Source:                 game/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/score_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        12.786ns  (logic 3.471ns (27.147%)  route 9.315ns (72.853%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 45.558 - 39.720 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.556     6.116    game/clkfx_BUFG
    SLICE_X9Y29          FDRE                                         r  game/ball_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456     6.572 r  game/ball_x_reg[3]/Q
                         net (fo=98, routed)          0.962     7.534    game/ball_x_reg_n_0_[3]
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.150     7.684 r  game/blocks[0]_i_13/O
                         net (fo=4, routed)           1.133     8.817    game/blocks[0]_i_13_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I2_O)        0.326     9.143 f  game/obj1_red[1]_i_84/O
                         net (fo=16, routed)          0.837     9.980    game/blocks[3]_i_17_n_0
    SLICE_X11Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.104 r  game/blocks[4]_i_25/O
                         net (fo=1, routed)           0.000    10.104    game/blocks[4]_i_25_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.505 r  game/blocks_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.505    game/blocks_reg[4]_i_17_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.619 r  game/blocks_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.619    game/blocks_reg[4]_i_12_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.733 r  game/blocks_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.733    game/blocks_reg[4]_i_7_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.961 f  game/blocks_reg[4]_i_4/CO[2]
                         net (fo=1, routed)           0.475    11.435    game/is_colliding389_in
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.313    11.748 r  game/blocks[4]_i_2/O
                         net (fo=5, routed)           2.462    14.210    game/blocks[4]_i_2_n_0
    SLICE_X5Y29          LUT3 (Prop_lut3_I2_O)        0.152    14.362 r  game/blocks[24]_i_2/O
                         net (fo=7, routed)           1.001    15.363    game/blocks[24]_i_2_n_0
    SLICE_X5Y27          LUT4 (Prop_lut4_I1_O)        0.360    15.723 r  game/ball_dy[2]_i_32/O
                         net (fo=1, routed)           0.435    16.158    game/ball_dy[2]_i_32_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.332    16.490 r  game/ball_dy[2]_i_26/O
                         net (fo=1, routed)           0.162    16.652    game/ball_dy[2]_i_26_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124    16.776 r  game/ball_dy[2]_i_12/O
                         net (fo=2, routed)           0.447    17.223    game/ball_dy[2]_i_12_n_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I4_O)        0.124    17.347 r  game/score_i[5]_i_3/O
                         net (fo=7, routed)           0.818    18.165    game/score_i[5]_i_3_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.153    18.318 r  game/score_i[5]_i_1/O
                         net (fo=6, routed)           0.584    18.902    game/score_i[5]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  game/score_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.509    45.558    game/clkfx_BUFG
    SLICE_X2Y18          FDRE                                         r  game/score_i_reg[3]/C
                         clock pessimism              0.311    45.869    
                         clock uncertainty           -0.323    45.546    
    SLICE_X2Y18          FDRE (Setup_fdre_C_CE)      -0.376    45.170    game/score_i_reg[3]
  -------------------------------------------------------------------
                         required time                         45.170    
                         arrival time                         -18.902    
  -------------------------------------------------------------------
                         slack                                 26.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.806    clkfx_BUFG
    SLICE_X9Y20          FDRE                                         r  hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.947 r  hcount_reg[1]/Q
                         net (fo=37, routed)          0.110     2.057    hcount_reg[1]
    SLICE_X8Y20          LUT5 (Prop_lut5_I1_O)        0.045     2.102 r  hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     2.102    plusOp[4]
    SLICE_X8Y20          FDRE                                         r  hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.825     2.352    clkfx_BUFG
    SLICE_X8Y20          FDRE                                         r  hcount_reg[4]/C
                         clock pessimism             -0.533     1.819    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.120     1.939    hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.806    clkfx_BUFG
    SLICE_X9Y20          FDRE                                         r  hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.947 r  hcount_reg[1]/Q
                         net (fo=37, routed)          0.114     2.061    hcount_reg[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.045     2.106 r  hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     2.106    plusOp[5]
    SLICE_X8Y20          FDRE                                         r  hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.825     2.352    clkfx_BUFG
    SLICE_X8Y20          FDRE                                         r  hcount_reg[5]/C
                         clock pessimism             -0.533     1.819    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.121     1.940    hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 textElement1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            obj2_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.584     1.833    textElement1/CLK
    SLICE_X7Y20          FDRE                                         r  textElement1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     1.974 r  textElement1/pixel_reg/Q
                         net (fo=1, routed)           0.112     2.086    pixel
    SLICE_X7Y21          FDRE                                         r  obj2_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.852     2.379    clkfx_BUFG
    SLICE_X7Y21          FDRE                                         r  obj2_red_reg[0]/C
                         clock pessimism             -0.533     1.846    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.070     1.916    obj2_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 game/paddle_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/paddle_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.553     1.802    game/clkfx_BUFG
    SLICE_X15Y25         FDRE                                         r  game/paddle_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141     1.943 r  game/paddle_x_reg[0]/Q
                         net (fo=23, routed)          0.134     2.076    game/paddle_x_reg[0]
    SLICE_X14Y25         LUT3 (Prop_lut3_I2_O)        0.045     2.121 r  game/paddle_x[1]_i_1/O
                         net (fo=1, routed)           0.000     2.121    game/p_0_in__0[1]
    SLICE_X14Y25         FDRE                                         r  game/paddle_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.820     2.347    game/clkfx_BUFG
    SLICE_X14Y25         FDRE                                         r  game/paddle_x_reg[1]/C
                         clock pessimism             -0.532     1.815    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.120     1.935    game/paddle_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.035%)  route 0.108ns (33.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.806    clkfx_BUFG
    SLICE_X8Y20          FDRE                                         r  hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.970 r  hcount_reg[4]/Q
                         net (fo=45, routed)          0.108     2.077    hcount_reg[4]
    SLICE_X9Y20          LUT6 (Prop_lut6_I2_O)        0.045     2.122 r  hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     2.122    plusOp[8]
    SLICE_X9Y20          FDRE                                         r  hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.825     2.352    clkfx_BUFG
    SLICE_X9Y20          FDRE                                         r  hcount_reg[8]/C
                         clock pessimism             -0.533     1.819    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.092     1.911    hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.461%)  route 0.162ns (46.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.587     1.836    clkfx_BUFG
    SLICE_X7Y17          FDRE                                         r  vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141     1.977 f  vcount_reg[4]/Q
                         net (fo=28, routed)          0.162     2.139    vcount_reg[4]
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.045     2.184 r  vcount[0]_i_1/O
                         net (fo=1, routed)           0.000     2.184    vcount[0]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.856     2.383    clkfx_BUFG
    SLICE_X6Y17          FDRE                                         r  vcount_reg[0]/C
                         clock pessimism             -0.534     1.849    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.121     1.970    vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.515%)  route 0.110ns (34.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.587     1.836    clkfx_BUFG
    SLICE_X6Y17          FDRE                                         r  vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164     2.000 r  vcount_reg[0]/Q
                         net (fo=19, routed)          0.110     2.110    vcount_reg[0]
    SLICE_X7Y17          LUT2 (Prop_lut2_I0_O)        0.045     2.155 r  vcount[1]_i_1/O
                         net (fo=1, routed)           0.000     2.155    plusOp__0[1]
    SLICE_X7Y17          FDRE                                         r  vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.856     2.383    clkfx_BUFG
    SLICE_X7Y17          FDRE                                         r  vcount_reg[1]/C
                         clock pessimism             -0.534     1.849    
    SLICE_X7Y17          FDRE (Hold_fdre_C_D)         0.092     1.941    vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 game/score_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/score_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.967%)  route 0.152ns (42.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.587     1.836    game/clkfx_BUFG
    SLICE_X2Y19          FDRE                                         r  game/score_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     2.000 r  game/score_i_reg[0]/Q
                         net (fo=7, routed)           0.152     2.151    game/score[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.045     2.196 r  game/score_i[4]_i_1/O
                         net (fo=1, routed)           0.000     2.196    game/score_i[4]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  game/score_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.857     2.384    game/clkfx_BUFG
    SLICE_X2Y18          FDRE                                         r  game/score_i_reg[4]/C
                         clock pessimism             -0.533     1.851    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.121     1.972    game/score_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 game/blocks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/blocks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.581     1.830    game/clkfx_BUFG
    SLICE_X5Y26          FDRE                                         r  game/blocks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.971 r  game/blocks_reg[3]/Q
                         net (fo=3, routed)           0.134     2.105    game/p_6_in226_in
    SLICE_X5Y26          LUT6 (Prop_lut6_I1_O)        0.045     2.150 r  game/blocks[3]_i_1/O
                         net (fo=1, routed)           0.000     2.150    game/blocks[3]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  game/blocks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.849     2.376    game/clkfx_BUFG
    SLICE_X5Y26          FDRE                                         r  game/blocks_reg[3]/C
                         clock pessimism             -0.546     1.830    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.092     1.922    game/blocks_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 game/blocks_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/blocks_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.759%)  route 0.142ns (43.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.583     1.832    game/clkfx_BUFG
    SLICE_X3Y26          FDRE                                         r  game/blocks_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.973 r  game/blocks_reg[12]/Q
                         net (fo=4, routed)           0.142     2.114    game/p_24_in203_in
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.045     2.159 r  game/blocks[12]_i_1/O
                         net (fo=1, routed)           0.000     2.159    game/blocks[12]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  game/blocks_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.851     2.378    game/clkfx_BUFG
    SLICE_X3Y26          FDRE                                         r  game/blocks_reg[12]/C
                         clock pessimism             -0.546     1.832    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091     1.923    game/blocks_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfx
Waveform(ns):       { 0.000 19.860 }
Period(ns):         39.720
Sources:            { cmt/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.720      37.144     RAMB18_X0Y8      textElement1/fontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.720      37.565     BUFGCTRL_X0Y0    clkfx_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.720      38.471     MMCME2_ADV_X0Y0  cmt/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X6Y20      blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X7Y18      frame_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X4Y21      hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X9Y20      hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X9Y20      hcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X9Y20      hcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X8Y20      hcount_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.720      173.640    MMCME2_ADV_X0Y0  cmt/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X6Y20      blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X6Y20      blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X7Y18      frame_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X7Y18      frame_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X4Y21      hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X4Y21      hcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X9Y20      hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X9Y20      hcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X9Y20      hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X9Y20      hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X6Y20      blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X6Y20      blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X7Y18      frame_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X7Y18      frame_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X4Y21      hcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X4Y21      hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X9Y20      hcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X9Y20      hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X9Y20      hcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X9Y20      hcount_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.141 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    44.374    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    44.462 f  cmt/CLKFBOUT
                         net (fo=1, routed)           0.014    44.476    CLKFBIN
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.734 r  cmt/CLKFBOUT
                         net (fo=1, routed)           0.005     0.739    CLKFBIN
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfx
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.190ns  (logic 4.392ns (53.628%)  route 3.798ns (46.372%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.622     6.182    clkfx_BUFG
    SLICE_X6Y20          FDRE                                         r  blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     6.700 f  blank_reg/Q
                         net (fo=6, routed)           1.372     8.072    game/blank
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.146     8.218 r  game/blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.426    10.644    blue_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         3.728    14.372 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.372    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.093ns  (logic 4.411ns (54.509%)  route 3.681ns (45.491%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.622     6.182    clkfx_BUFG
    SLICE_X6Y20          FDRE                                         r  blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     6.700 f  blank_reg/Q
                         net (fo=6, routed)           0.970     7.670    game/blank
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.150     7.820 r  game/green_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.711    10.531    green_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.743    14.275 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.275    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.902ns  (logic 4.137ns (52.360%)  route 3.764ns (47.640%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.622     6.182    clkfx_BUFG
    SLICE_X6Y20          FDRE                                         r  blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     6.700 f  blank_reg/Q
                         net (fo=6, routed)           1.372     8.072    game/blank
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.124     8.196 r  game/blue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.392    10.588    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    14.084 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.084    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.699ns  (logic 4.166ns (54.106%)  route 3.533ns (45.894%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.622     6.182    clkfx_BUFG
    SLICE_X6Y20          FDRE                                         r  blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     6.700 f  blank_reg/Q
                         net (fo=6, routed)           0.970     7.670    game/blank
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.124     7.794 r  game/green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.563    10.357    green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.881 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.881    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/obj1_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.697ns  (logic 4.315ns (56.070%)  route 3.381ns (43.930%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.552     6.112    game/clkfx_BUFG
    SLICE_X11Y22         FDRE                                         r  game/obj1_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     6.568 r  game/obj1_red_reg[1]/Q
                         net (fo=1, routed)           1.041     7.609    game/obj1_red[1]
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.152     7.761 r  game/red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.340    10.101    red_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.707    13.809 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.809    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/obj1_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.262ns  (logic 4.109ns (56.581%)  route 3.153ns (43.419%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.552     6.112    game/clkfx_BUFG
    SLICE_X11Y22         FDRE                                         r  game/obj1_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.456     6.568 r  game/obj1_red_reg[0]/Q
                         net (fo=1, routed)           0.827     7.395    game/obj1_red[0]
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.124     7.519 r  game/red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.326     9.845    red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.374 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.374    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.057ns  (logic 3.959ns (65.367%)  route 2.098ns (34.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.624     6.184    clkfx_BUFG
    SLICE_X3Y21          FDRE                                         r  vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     6.640 r  vsync_reg/Q
                         net (fo=1, routed)           2.098     8.738    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.241 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.241    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.043ns  (logic 3.975ns (65.780%)  route 2.068ns (34.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.618     6.178    clkfx_BUFG
    SLICE_X3Y24          FDRE                                         r  hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     6.634 r  hsync_reg/Q
                         net (fo=1, routed)           2.068     8.702    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.220 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.220    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.361ns (72.865%)  route 0.507ns (27.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.582     1.831    clkfx_BUFG
    SLICE_X3Y24          FDRE                                         r  hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.972 r  hsync_reg/Q
                         net (fo=1, routed)           0.507     2.478    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.698 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.698    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.346ns (72.097%)  route 0.521ns (27.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.585     1.834    clkfx_BUFG
    SLICE_X3Y21          FDRE                                         r  vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.975 r  vsync_reg/Q
                         net (fo=1, routed)           0.521     2.495    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.700 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.700    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/obj1_blu_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.383ns (63.185%)  route 0.806ns (36.815%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.556     1.805    game/clkfx_BUFG
    SLICE_X9Y21          FDRE                                         r  game/obj1_blu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.946 r  game/obj1_blu_reg[0]/Q
                         net (fo=1, routed)           0.087     2.033    game/obj1_blu[0]
    SLICE_X8Y21          LUT3 (Prop_lut3_I0_O)        0.045     2.078 r  game/blue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.718     2.796    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.993 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.993    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.439ns (64.708%)  route 0.785ns (35.292%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.584     1.833    clkfx_BUFG
    SLICE_X6Y20          FDRE                                         r  blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.997 f  blank_reg/Q
                         net (fo=6, routed)           0.152     2.149    game/blank
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.045     2.194 r  game/red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.632     2.826    red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.056 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.056    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.481ns (65.211%)  route 0.790ns (34.789%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.584     1.833    clkfx_BUFG
    SLICE_X6Y20          FDRE                                         r  blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.997 f  blank_reg/Q
                         net (fo=6, routed)           0.152     2.149    game/blank
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.048     2.197 r  game/red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.637     2.835    red_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.269     4.103 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.103    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/obj1_grn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.411ns (60.264%)  route 0.930ns (39.736%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.556     1.805    game/clkfx_BUFG
    SLICE_X9Y21          FDRE                                         r  game/obj1_grn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.946 r  game/obj1_grn_reg[0]/Q
                         net (fo=1, routed)           0.148     2.094    game/obj1_grn[0]
    SLICE_X8Y21          LUT3 (Prop_lut3_I0_O)        0.045     2.139 r  game/green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.782     2.921    green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.145 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.145    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/obj1_blu_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.478ns (63.082%)  route 0.865ns (36.918%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.556     1.805    game/clkfx_BUFG
    SLICE_X9Y21          FDRE                                         r  game/obj1_blu_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.946 r  game/obj1_blu_reg[1]/Q
                         net (fo=1, routed)           0.140     2.086    game/obj1_blu[1]
    SLICE_X8Y21          LUT3 (Prop_lut3_I0_O)        0.046     2.132 r  game/blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.725     2.857    blue_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         1.291     4.147 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.147    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/obj1_grn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.479ns (58.461%)  route 1.051ns (41.539%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.556     1.805    game/clkfx_BUFG
    SLICE_X9Y21          FDRE                                         r  game/obj1_grn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.946 r  game/obj1_grn_reg[1]/Q
                         net (fo=1, routed)           0.224     2.170    game/obj1_grn[1]
    SLICE_X8Y21          LUT3 (Prop_lut3_I0_O)        0.045     2.215 r  game/green_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.827     3.042    green_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.293     4.335 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.335    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkfx

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_dy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.846ns  (logic 2.561ns (23.612%)  route 8.285ns (76.388%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT6=6)
  Clock Path Skew:        5.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=16, routed)          4.369     5.832    game/btn_IBUF[0]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.152     5.984 f  game/ball_dx[0]_i_2/O
                         net (fo=2, routed)           1.110     7.094    game/ball_dx[0]_i_2_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.326     7.420 r  game/ball_dy[1]_i_21/O
                         net (fo=1, routed)           0.973     8.393    game/ball_dy[1]_i_21_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124     8.517 f  game/ball_dy[1]_i_19/O
                         net (fo=1, routed)           0.417     8.935    game/ball_dy[1]_i_19_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.124     9.059 r  game/ball_dy[1]_i_13/O
                         net (fo=1, routed)           0.430     9.489    game/ball_dy[1]_i_13_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.124     9.613 r  game/ball_dy[1]_i_8/O
                         net (fo=1, routed)           0.576    10.189    game/ball_dy[1]_i_8_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I2_O)        0.124    10.313 r  game/ball_dy[1]_i_2/O
                         net (fo=1, routed)           0.409    10.722    game/ball_dy[1]_i_2_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.124    10.846 r  game/ball_dy[1]_i_1/O
                         net (fo=1, routed)           0.000    10.846    game/ball_dy[1]_i_1_n_0
    SLICE_X6Y28          FDRE                                         r  game/ball_dy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.505     5.834    game/clkfx_BUFG
    SLICE_X6Y28          FDRE                                         r  game/ball_dy_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/ball_dy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.069ns  (logic 2.428ns (26.775%)  route 6.641ns (73.225%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        5.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          3.928     5.385    game/btn_IBUF[1]
    SLICE_X5Y30          LUT4 (Prop_lut4_I2_O)        0.150     5.535 f  game/ball_dy[0]_i_12/O
                         net (fo=1, routed)           1.137     6.671    game/ball_dy[0]_i_12_n_0
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.326     6.997 r  game/ball_dy[0]_i_11/O
                         net (fo=1, routed)           0.414     7.411    game/ball_dy[0]_i_11_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.535 r  game/ball_dy[0]_i_8/O
                         net (fo=1, routed)           0.421     7.956    game/ball_dy[0]_i_8_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I2_O)        0.124     8.080 r  game/ball_dy[0]_i_5/O
                         net (fo=1, routed)           0.159     8.239    game/ball_dy[0]_i_5_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I2_O)        0.124     8.363 r  game/ball_dy[0]_i_2/O
                         net (fo=1, routed)           0.582     8.945    game/ball_dy[0]_i_2_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.069 r  game/ball_dy[0]_i_1/O
                         net (fo=1, routed)           0.000     9.069    game/ball_dy[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  game/ball_dy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.505     5.834    game/clkfx_BUFG
    SLICE_X5Y28          FDRE                                         r  game/ball_dy_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/paddle_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.192ns  (logic 1.952ns (23.831%)  route 6.240ns (76.169%))
  Logic Levels:           5  (IBUF=1 LUT6=4)
  Clock Path Skew:        5.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          4.331     5.788    game/btn_IBUF[1]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124     5.912 f  game/paddle_x[9]_i_5/O
                         net (fo=12, routed)          0.819     6.730    game/paddle_x[9]_i_5_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.854 r  game/paddle_x[7]_i_2/O
                         net (fo=2, routed)           0.624     7.478    game/paddle_x[7]_i_2_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.602 r  game/paddle_x[9]_i_8/O
                         net (fo=1, routed)           0.466     8.068    game/paddle_x[9]_i_8_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.192 r  game/paddle_x[9]_i_2/O
                         net (fo=1, routed)           0.000     8.192    game/p_0_in__0[9]
    SLICE_X13Y24         FDRE                                         r  game/paddle_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.433     5.762    game/clkfx_BUFG
    SLICE_X13Y24         FDRE                                         r  game/paddle_x_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/paddle_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.841ns  (logic 1.856ns (23.673%)  route 5.985ns (76.327%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          4.331     5.788    game/btn_IBUF[1]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124     5.912 f  game/paddle_x[9]_i_5/O
                         net (fo=12, routed)          0.819     6.730    game/paddle_x[9]_i_5_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.854 r  game/paddle_x[7]_i_2/O
                         net (fo=2, routed)           0.835     7.689    game/paddle_x[7]_i_2_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.152     7.841 r  game/paddle_x[7]_i_1/O
                         net (fo=1, routed)           0.000     7.841    game/p_0_in__0[7]
    SLICE_X13Y25         FDRE                                         r  game/paddle_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.433     5.762    game/clkfx_BUFG
    SLICE_X13Y25         FDRE                                         r  game/paddle_x_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/paddle_x_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.632ns  (logic 1.704ns (22.330%)  route 5.928ns (77.670%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          4.331     5.788    game/btn_IBUF[1]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  game/paddle_x[9]_i_5/O
                         net (fo=12, routed)          0.775     6.686    game/paddle_x[9]_i_5_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.810 r  game/paddle_x[9]_i_1/O
                         net (fo=10, routed)          0.822     7.632    game/paddle_x
    SLICE_X13Y24         FDRE                                         r  game/paddle_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.433     5.762    game/clkfx_BUFG
    SLICE_X13Y24         FDRE                                         r  game/paddle_x_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/paddle_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.586ns  (logic 1.828ns (24.100%)  route 5.758ns (75.900%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          4.331     5.788    game/btn_IBUF[1]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124     5.912 f  game/paddle_x[9]_i_5/O
                         net (fo=12, routed)          0.692     6.604    game/paddle_x[9]_i_5_n_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I2_O)        0.124     6.728 r  game/paddle_x[8]_i_2/O
                         net (fo=1, routed)           0.734     7.462    game/paddle_x[8]_i_2_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  game/paddle_x[8]_i_1/O
                         net (fo=1, routed)           0.000     7.586    game/p_0_in__0[8]
    SLICE_X14Y26         FDRE                                         r  game/paddle_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.435     5.764    game/clkfx_BUFG
    SLICE_X14Y26         FDRE                                         r  game/paddle_x_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/paddle_x_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.464ns  (logic 1.704ns (22.833%)  route 5.759ns (77.167%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          4.331     5.788    game/btn_IBUF[1]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  game/paddle_x[9]_i_5/O
                         net (fo=12, routed)          0.775     6.686    game/paddle_x[9]_i_5_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.810 r  game/paddle_x[9]_i_1/O
                         net (fo=10, routed)          0.653     7.464    game/paddle_x
    SLICE_X13Y25         FDRE                                         r  game/paddle_x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.433     5.762    game/clkfx_BUFG
    SLICE_X13Y25         FDRE                                         r  game/paddle_x_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_dy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.386ns  (logic 1.835ns (24.844%)  route 5.551ns (75.156%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=16, routed)          3.902     5.365    game/btn_IBUF[0]
    SLICE_X6Y29          LUT5 (Prop_lut5_I2_O)        0.124     5.489 r  game/ball_dy[2]_i_8/O
                         net (fo=1, routed)           0.823     6.312    game/ball_dy[2]_i_8_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     6.436 r  game/ball_dy[2]_i_3/O
                         net (fo=3, routed)           0.826     7.262    game/ball_dy
    SLICE_X4Y28          LUT6 (Prop_lut6_I4_O)        0.124     7.386 r  game/ball_dy[2]_i_1/O
                         net (fo=1, routed)           0.000     7.386    game/ball_dy[2]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  game/ball_dy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.505     5.834    game/clkfx_BUFG
    SLICE_X4Y28          FDRE                                         r  game/ball_dy_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/paddle_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 1.704ns (23.244%)  route 5.628ns (76.756%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          4.331     5.788    game/btn_IBUF[1]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  game/paddle_x[9]_i_5/O
                         net (fo=12, routed)          0.775     6.686    game/paddle_x[9]_i_5_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.810 r  game/paddle_x[9]_i_1/O
                         net (fo=10, routed)          0.522     7.332    game/paddle_x
    SLICE_X14Y25         FDRE                                         r  game/paddle_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.433     5.762    game/clkfx_BUFG
    SLICE_X14Y25         FDRE                                         r  game/paddle_x_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/paddle_x_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 1.704ns (23.244%)  route 5.628ns (76.756%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          4.331     5.788    game/btn_IBUF[1]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124     5.912 r  game/paddle_x[9]_i_5/O
                         net (fo=12, routed)          0.775     6.686    game/paddle_x[9]_i_5_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.810 r  game/paddle_x[9]_i_1/O
                         net (fo=10, routed)          0.522     7.332    game/paddle_x
    SLICE_X14Y25         FDRE                                         r  game/paddle_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.433     5.762    game/clkfx_BUFG
    SLICE_X14Y25         FDRE                                         r  game/paddle_x_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/ball_dy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.269ns (17.579%)  route 1.263ns (82.421%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          1.263     1.487    game/btn_IBUF[1]
    SLICE_X4Y28          LUT6 (Prop_lut6_I2_O)        0.045     1.532 r  game/ball_dy[2]_i_1/O
                         net (fo=1, routed)           0.000     1.532    game/ball_dy[2]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  game/ball_dy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.852     2.379    game/clkfx_BUFG
    SLICE_X4Y28          FDRE                                         r  game/ball_dy_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/game_started_reg/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.272ns (17.140%)  route 1.316ns (82.860%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          1.316     1.541    game/btn_IBUF[1]
    SLICE_X6Y29          LUT5 (Prop_lut5_I1_O)        0.048     1.589 r  game/game_started_i_1/O
                         net (fo=1, routed)           0.000     1.589    game/game_started_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  game/game_started_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.853     2.380    game/clkfx_BUFG
    SLICE_X6Y29          FDRE                                         r  game/game_started_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_dy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.760ns  (logic 0.321ns (18.236%)  route 1.439ns (81.764%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=16, routed)          1.266     1.497    game/btn_IBUF[0]
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.045     1.542 r  game/ball_dy[1]_i_5/O
                         net (fo=2, routed)           0.173     1.715    game/ball_dy[1]_i_5_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.045     1.760 r  game/ball_dy[0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    game/ball_dy[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  game/ball_dy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.852     2.379    game/clkfx_BUFG
    SLICE_X5Y28          FDRE                                         r  game/ball_dy_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_y_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.807ns  (logic 0.276ns (15.271%)  route 1.531ns (84.729%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=16, routed)          1.406     1.637    game/btn_IBUF[0]
    SLICE_X6Y30          LUT5 (Prop_lut5_I2_O)        0.045     1.682 r  game/ball_y[8]_i_1/O
                         net (fo=4, routed)           0.125     1.807    game/ball_y[8]_i_1_n_0
    SLICE_X7Y31          FDSE                                         r  game/ball_y_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.855     2.382    game/clkfx_BUFG
    SLICE_X7Y31          FDSE                                         r  game/ball_y_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_y_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.807ns  (logic 0.276ns (15.271%)  route 1.531ns (84.729%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=16, routed)          1.406     1.637    game/btn_IBUF[0]
    SLICE_X6Y30          LUT5 (Prop_lut5_I2_O)        0.045     1.682 r  game/ball_y[8]_i_1/O
                         net (fo=4, routed)           0.125     1.807    game/ball_y[8]_i_1_n_0
    SLICE_X7Y31          FDSE                                         r  game/ball_y_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.855     2.382    game/clkfx_BUFG
    SLICE_X7Y31          FDSE                                         r  game/ball_y_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_y_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.807ns  (logic 0.276ns (15.271%)  route 1.531ns (84.729%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=16, routed)          1.406     1.637    game/btn_IBUF[0]
    SLICE_X6Y30          LUT5 (Prop_lut5_I2_O)        0.045     1.682 r  game/ball_y[8]_i_1/O
                         net (fo=4, routed)           0.125     1.807    game/ball_y[8]_i_1_n_0
    SLICE_X7Y31          FDSE                                         r  game/ball_y_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.855     2.382    game/clkfx_BUFG
    SLICE_X7Y31          FDSE                                         r  game/ball_y_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/game_over_reg/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.889ns  (logic 0.389ns (20.590%)  route 1.500ns (79.410%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=16, routed)          1.406     1.637    game/btn_IBUF[0]
    SLICE_X6Y30          LUT4 (Prop_lut4_I0_O)        0.045     1.682 r  game/game_over_i_2/O
                         net (fo=1, routed)           0.094     1.776    game/game_over_i_2_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.113     1.889 r  game/game_over_i_1/O
                         net (fo=1, routed)           0.000     1.889    game/game_over_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  game/game_over_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.854     2.381    game/clkfx_BUFG
    SLICE_X6Y30          FDRE                                         r  game/game_over_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/blocks_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.314ns (16.473%)  route 1.594ns (83.527%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          1.482     1.707    game/btn_IBUF[1]
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.045     1.752 r  game/blocks[0]_i_5/O
                         net (fo=40, routed)          0.111     1.863    game/p_1_in[33]
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.045     1.908 r  game/blocks[11]_i_1/O
                         net (fo=1, routed)           0.000     1.908    game/blocks[11]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  game/blocks_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.850     2.377    game/clkfx_BUFG
    SLICE_X2Y25          FDRE                                         r  game/blocks_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/blocks_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.910ns  (logic 0.314ns (16.456%)  route 1.596ns (83.544%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          1.482     1.707    game/btn_IBUF[1]
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.045     1.752 r  game/blocks[0]_i_5/O
                         net (fo=40, routed)          0.113     1.865    game/p_1_in[33]
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.045     1.910 r  game/blocks[10]_i_1/O
                         net (fo=1, routed)           0.000     1.910    game/blocks[10]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  game/blocks_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.850     2.377    game/clkfx_BUFG
    SLICE_X2Y25          FDRE                                         r  game/blocks_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_dy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.918ns  (logic 0.321ns (16.732%)  route 1.597ns (83.268%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=16, routed)          1.266     1.497    game/btn_IBUF[0]
    SLICE_X5Y30          LUT3 (Prop_lut3_I2_O)        0.045     1.542 r  game/ball_dy[1]_i_5/O
                         net (fo=2, routed)           0.331     1.873    game/ball_dy[1]_i_5_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I3_O)        0.045     1.918 r  game/ball_dy[1]_i_1/O
                         net (fo=1, routed)           0.000     1.918    game/ball_dy[1]_i_1_n_0
    SLICE_X6Y28          FDRE                                         r  game/ball_dy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.852     2.379    game/clkfx_BUFG
    SLICE_X6Y28          FDRE                                         r  game/ball_dy_reg[1]/C





