# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sources_1/new/SaoMiao.v"
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sources_1/new/signZE.v"
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sources_1/new/ChsePC.v"
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sources_1/new/MUL32.v"
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sources_1/new/regFILE.v"
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sources_1/new/showwhat.v"
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sources_1/new/SegLED7.v"
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sources_1/new/Datamemory.v"
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sources_1/new/fnshow.v"
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sources_1/new/clock_div.v"
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sources_1/new/PC.v"
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sources_1/new/insmemory.v"
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sources_1/new/MUL5.v"
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sources_1/new/ControlUnit1.v"
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sources_1/new/SingleCPU.v"
verilog xil_defaultlib  "../../../Single_CPU_3.srcs/sim_1/new/CPU_Test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
