// Seed: 927277880
module module_0 (
    output wand id_0,
    output tri1 id_1,
    input  tri0 id_2
);
  wire id_4;
  assign module_3.id_9 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1
);
  logic id_3;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input  tri0 id_0,
    output wor  id_1,
    input  tri  id_2,
    output tri1 id_3
);
  assign id_1 = {1 == id_0, id_0};
  logic [-1 : -1] id_5;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_0 #(
    parameter id_15 = 32'd90
) (
    output uwire id_0,
    output supply0 id_1,
    output wire id_2,
    input wire id_3,
    input supply0 module_3,
    input supply1 id_5
    , id_21,
    input tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    input wor id_9,
    input wire id_10,
    input supply0 id_11,
    output tri1 id_12,
    input uwire id_13,
    input tri1 id_14,
    input wire _id_15,
    input tri0 id_16,
    input wor id_17,
    input supply0 id_18,
    input tri id_19
);
  logic [-1 : id_15] id_22;
  ;
  assign id_0 = id_5;
  logic id_23;
  parameter id_24 = 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_8
  );
  wire id_25;
  wire id_26;
endmodule
