{"vcs1":{"timestamp_begin":1747913245.350155032, "rt":13.71, "ut":13.99, "st":0.70}}
{"vcselab":{"timestamp_begin":1747913259.147393566, "rt":0.37, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1747913259.571817765, "rt":0.42, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747913244.537005070}
{"VCS_COMP_START_TIME": 1747913244.537005070}
{"VCS_COMP_END_TIME": 1747913260.132676527}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 614528}}
{"vcselab": {"peak_mem": 183888}}
