#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28ce5d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28ce760 .scope module, "tb" "tb" 3 64;
 .timescale -12 -12;
L_0x28bed80 .functor NOT 1, L_0x28fee70, C4<0>, C4<0>, C4<0>;
L_0x28bf320 .functor XOR 2, L_0x28fea70, L_0x28feb30, C4<00>, C4<00>;
L_0x28bfc40 .functor XOR 2, L_0x28bf320, L_0x28fed10, C4<00>, C4<00>;
v0x28fd990_0 .net *"_ivl_10", 1 0, L_0x28fed10;  1 drivers
v0x28fda90_0 .net *"_ivl_12", 1 0, L_0x28bfc40;  1 drivers
v0x28fdb70_0 .net *"_ivl_2", 1 0, L_0x28fe950;  1 drivers
v0x28fdc30_0 .net *"_ivl_4", 1 0, L_0x28fea70;  1 drivers
v0x28fdd10_0 .net *"_ivl_6", 1 0, L_0x28feb30;  1 drivers
v0x28fde40_0 .net *"_ivl_8", 1 0, L_0x28bf320;  1 drivers
v0x28fdf20_0 .net "a", 0 0, v0x28c0690_0;  1 drivers
v0x28fdfc0_0 .var "clk", 0 0;
v0x28fe060_0 .net "clock", 0 0, v0x28fcd70_0;  1 drivers
v0x28fe190_0 .net "p_dut", 0 0, v0x28fd570_0;  1 drivers
v0x28fe260_0 .net "p_ref", 0 0, v0x28bfe60_0;  1 drivers
v0x28fe330_0 .net "q_dut", 0 0, v0x28fd610_0;  1 drivers
v0x28fe400_0 .net "q_ref", 0 0, v0x28c01a0_0;  1 drivers
v0x28fe4d0_0 .var/2u "stats1", 223 0;
v0x28fe570_0 .var/2u "strobe", 0 0;
v0x28fe610_0 .net "tb_match", 0 0, L_0x28fee70;  1 drivers
v0x28fe6b0_0 .net "tb_mismatch", 0 0, L_0x28bed80;  1 drivers
v0x28fe750_0 .net "wavedrom_enable", 0 0, v0x28fce40_0;  1 drivers
v0x28fe820_0 .net "wavedrom_title", 511 0, v0x28fcee0_0;  1 drivers
L_0x28fe950 .concat [ 1 1 0 0], v0x28c01a0_0, v0x28bfe60_0;
L_0x28fea70 .concat [ 1 1 0 0], v0x28c01a0_0, v0x28bfe60_0;
L_0x28feb30 .concat [ 1 1 0 0], v0x28fd610_0, v0x28fd570_0;
L_0x28fed10 .concat [ 1 1 0 0], v0x28c01a0_0, v0x28bfe60_0;
L_0x28fee70 .cmp/eeq 2, L_0x28fe950, L_0x28bfc40;
S_0x28d36e0 .scope module, "good1" "reference_module" 3 109, 3 4 0, S_0x28ce760;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "q";
v0x28bf430_0 .net "a", 0 0, v0x28c0690_0;  alias, 1 drivers
v0x28bfd90_0 .net "clock", 0 0, v0x28fcd70_0;  alias, 1 drivers
v0x28bfe60_0 .var "p", 0 0;
v0x28c01a0_0 .var "q", 0 0;
E_0x28cd490 .event anyedge, v0x28bfd90_0, v0x28bf430_0;
E_0x28cd9e0 .event negedge, v0x28bfd90_0;
S_0x28fc650 .scope module, "stim1" "stimulus_gen" 3 104, 3 20 0, S_0x28ce760;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clock";
    .port_info 2 /OUTPUT 1 "a";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x28c0690_0 .var "a", 0 0;
v0x28c0760_0 .net "clk", 0 0, v0x28fdfc0_0;  1 drivers
v0x28fcd70_0 .var "clock", 0 0;
v0x28fce40_0 .var "wavedrom_enable", 0 0;
v0x28fcee0_0 .var "wavedrom_title", 511 0;
E_0x28cdcb0/0 .event negedge, v0x28c0760_0;
E_0x28cdcb0/1 .event posedge, v0x28c0760_0;
E_0x28cdcb0 .event/or E_0x28cdcb0/0, E_0x28cdcb0/1;
E_0x28b89f0 .event posedge, v0x28c0760_0;
E_0x28c7f20 .event negedge, v0x28c0760_0;
S_0x28fc910 .scope task, "wavedrom_start" "wavedrom_start" 3 38, 3 38 0, S_0x28fc650;
 .timescale -12 -12;
v0x28c0270_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28fcb70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 41, 3 41 0, S_0x28fc650;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28fd090 .scope module, "top_module1" "top_module" 3 115, 4 1 0, S_0x28ce760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "q";
v0x28fd350_0 .net "a", 0 0, v0x28c0690_0;  alias, 1 drivers
v0x28fd460_0 .net "clock", 0 0, v0x28fcd70_0;  alias, 1 drivers
v0x28fd570_0 .var "p", 0 0;
v0x28fd610_0 .var "q", 0 0;
E_0x28c93f0/0 .event anyedge, v0x28bf430_0;
E_0x28c93f0/1 .event posedge, v0x28bfd90_0;
E_0x28c93f0 .event/or E_0x28c93f0/0, E_0x28c93f0/1;
S_0x28fd730 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 123, 3 123 0, S_0x28ce760;
 .timescale -12 -12;
E_0x28fd910 .event anyedge, v0x28fe570_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28fe570_0;
    %nor/r;
    %assign/vec4 v0x28fe570_0, 0;
    %wait E_0x28fd910;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28fc650;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28fcd70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x28fc650;
T_4 ;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28b89f0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %load/vec4 v0x28fcd70_0;
    %inv;
    %store/vec4 v0x28fcd70_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28fc650;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28c0690_0, 0;
    %wait E_0x28cd9e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28c0690_0, 0;
    %wait E_0x28c7f20;
    %wait E_0x28b89f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28c0690_0, 0;
    %pushi/vec4 14, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28cdcb0;
    %load/vec4 v0x28c0690_0;
    %inv;
    %assign/vec4 v0x28c0690_0, 0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28cdcb0;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %pushi/vec4 8, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28cdcb0;
    %load/vec4 v0x28c0690_0;
    %inv;
    %assign/vec4 v0x28c0690_0, 0;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28fcb70;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28cdcb0;
    %vpi_func 3 58 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x28c0690_0, 0;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x28d36e0;
T_6 ;
    %wait E_0x28cd9e0;
    %load/vec4 v0x28bf430_0;
    %assign/vec4 v0x28c01a0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x28d36e0;
T_7 ;
    %wait E_0x28cd490;
    %load/vec4 v0x28bfd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x28bf430_0;
    %store/vec4 v0x28bfe60_0, 0, 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x28fd090;
T_8 ;
    %wait E_0x28cd9e0;
    %load/vec4 v0x28fd350_0;
    %store/vec4 v0x28fd610_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x28fd090;
T_9 ;
    %wait E_0x28c93f0;
    %load/vec4 v0x28fd460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x28fd350_0;
    %store/vec4 v0x28fd570_0, 0, 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x28ce760;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28fdfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28fe570_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x28ce760;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x28fdfc0_0;
    %inv;
    %store/vec4 v0x28fdfc0_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x28ce760;
T_12 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28c0760_0, v0x28fe6b0_0, v0x28fe060_0, v0x28fdf20_0, v0x28fe260_0, v0x28fe190_0, v0x28fe400_0, v0x28fe330_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x28ce760;
T_13 ;
    %load/vec4 v0x28fe4d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x28fe4d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28fe4d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has no mismatches.", "p" {0 0 0};
T_13.1 ;
    %load/vec4 v0x28fe4d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x28fe4d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28fe4d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_13.3 ;
    %load/vec4 v0x28fe4d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28fe4d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 137 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 138 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28fe4d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28fe4d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 139 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x28ce760;
T_14 ;
    %wait E_0x28cdcb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28fe4d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fe4d0_0, 4, 32;
    %load/vec4 v0x28fe610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x28fe4d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fe4d0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28fe4d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fe4d0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x28fe260_0;
    %load/vec4 v0x28fe260_0;
    %load/vec4 v0x28fe190_0;
    %xor;
    %load/vec4 v0x28fe260_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x28fe4d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 154 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fe4d0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x28fe4d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fe4d0_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x28fe400_0;
    %load/vec4 v0x28fe400_0;
    %load/vec4 v0x28fe330_0;
    %xor;
    %load/vec4 v0x28fe400_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x28fe4d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 157 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fe4d0_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x28fe4d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fe4d0_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/circuit8/circuit8_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/machine/circuit8/iter0/response5/top_module.sv";
