# compile vhdl design source files
vhdl xil_defaultlib  "../../../Mips-processor.srcs/sources_1/new/adder.vhd"
vhdl xil_defaultlib  "../../../Mips-processor.srcs/sources_1/new/adder_32bit.vhd"
vhdl xil_defaultlib  "../../../Mips-processor.srcs/sim_1/new/adder32bit_TB.vhd"

# Do not sort compile order
nosort
