library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity MixColumns is
    Port ( StateIn : in STD_LOGIC_VECTOR (127 downto 0);
           StateOut : out STD_LOGIC_VECTOR (127 downto 0));
end MixColumns;

architecture Behavioral of MixColumns is

begin


end Behavioral;
