

================================================================
== Vivado HLS Report for 'Conv1DMac_new_2'
================================================================
* Date:           Wed Apr 26 21:03:15 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.369|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12292|  12292|  12292|  12292|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                                                     |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                      |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  12290|  12290|         4|          1|          1|  12288|    yes   |
        +-----------------------------------------------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|    1002|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|      24|      12|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     515|     192|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     539|    1353|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |weights0_m_weights_V_U    |Conv1DMac_new_2_wcud  |        0|  6|   3|    24|    6|     1|          144|
    |weights0_m_weights_V_1_U  |Conv1DMac_new_2_wdEe  |        0|  6|   3|    24|    6|     1|          144|
    |weights0_m_weights_V_2_U  |Conv1DMac_new_2_weOg  |        0|  6|   3|    24|    6|     1|          144|
    |weights0_m_weights_V_3_U  |Conv1DMac_new_2_wfYi  |        0|  6|   3|    24|    6|     1|          144|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                      |        0| 24|  12|    96|   24|     4|          576|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_1125_p2               |     *    |      0|  0|  41|           6|           8|
    |p_Val2_2_fu_1201_p2               |     *    |      0|  0|  41|           6|           8|
    |p_Val2_3_fu_1277_p2               |     *    |      0|  0|  41|           6|           8|
    |p_Val2_s_142_fu_1049_p2           |     *    |      0|  0|  41|           6|           8|
    |indvar_flatten_next6_fu_561_p2    |     +    |      0|  0|  21|           1|          14|
    |indvar_flatten_op_fu_1017_p2      |     +    |      0|  0|  15|           6|           1|
    |macRegisters_0_V_fu_1385_p2       |     +    |      0|  0|   8|           8|           8|
    |macRegisters_1_V_fu_1403_p2       |     +    |      0|  0|   8|           8|           8|
    |macRegisters_2_V_fu_1421_p2       |     +    |      0|  0|   8|           8|           8|
    |macRegisters_3_V_fu_1439_p2       |     +    |      0|  0|   8|           8|           8|
    |nm_2_fu_653_p2                    |     +    |      0|  0|  13|           1|           4|
    |p_Val2_24_1_fu_1471_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_24_2_fu_1477_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_24_3_fu_1483_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_1465_p2               |     +    |      0|  0|  15|           8|           8|
    |sf_2_fu_1011_p2                   |     +    |      0|  0|  10|           2|           1|
    |tmp43_fu_1379_p2                  |     +    |      0|  0|   8|           8|           8|
    |tmp44_fu_1397_p2                  |     +    |      0|  0|   8|           8|           8|
    |tmp45_fu_1415_p2                  |     +    |      0|  0|   8|           8|           8|
    |tmp46_fu_1433_p2                  |     +    |      0|  0|   8|           8|           8|
    |tmp_104_fu_999_p2                 |     +    |      0|  0|  15|           6|           6|
    |tmp_102_mid1_fu_693_p2            |     -    |      0|  0|  15|           6|           6|
    |tmp_s_fu_309_p2                   |     -    |      0|  0|  15|           6|           6|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_3_1_fu_1191_p2          |    and   |      0|  0|   2|           1|           1|
    |qb_assign_3_2_fu_1267_p2          |    and   |      0|  0|   2|           1|           1|
    |qb_assign_3_3_fu_1343_p2          |    and   |      0|  0|   2|           1|           1|
    |qb_assign_3_fu_1115_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_103_mid_fu_647_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten6_fu_555_p2       |   icmp   |      0|  0|  13|          14|          14|
    |exitcond_flatten_fu_567_p2        |   icmp   |      0|  0|  11|           6|           5|
    |tmp_100_fu_321_p2                 |   icmp   |      0|  0|   9|           3|           1|
    |tmp_101_fu_327_p2                 |   icmp   |      0|  0|   9|           3|           2|
    |tmp_102_fu_333_p2                 |   icmp   |      0|  0|   9|           3|           2|
    |tmp_106_fu_1005_p2                |   icmp   |      0|  0|   9|           2|           3|
    |tmp_107_fu_339_p2                 |   icmp   |      0|  0|   9|           3|           4|
    |tmp_108_fu_345_p2                 |   icmp   |      0|  0|   9|           3|           3|
    |tmp_109_fu_351_p2                 |   icmp   |      0|  0|   9|           3|           3|
    |tmp_121_fu_1109_p2                |   icmp   |      0|  0|  11|           6|           1|
    |tmp_251_1_fu_1185_p2              |   icmp   |      0|  0|  11|           6|           1|
    |tmp_251_2_fu_1261_p2              |   icmp   |      0|  0|  11|           6|           1|
    |tmp_251_3_fu_1337_p2              |   icmp   |      0|  0|  11|           6|           1|
    |tmp_286_mid1_fu_707_p2            |   icmp   |      0|  0|   9|           3|           1|
    |tmp_287_mid1_fu_713_p2            |   icmp   |      0|  0|   9|           3|           1|
    |tmp_288_mid1_fu_719_p2            |   icmp   |      0|  0|   9|           3|           2|
    |tmp_289_mid1_fu_725_p2            |   icmp   |      0|  0|   9|           3|           2|
    |tmp_290_mid1_fu_731_p2            |   icmp   |      0|  0|   9|           3|           4|
    |tmp_291_mid1_fu_737_p2            |   icmp   |      0|  0|   9|           3|           3|
    |tmp_292_mid1_fu_743_p2            |   icmp   |      0|  0|   9|           3|           3|
    |tmp_357_fu_641_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |tmp_99_fu_315_p2                  |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_415_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_cond_mid1_fu_807_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_110_fu_357_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_111_fu_363_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_112_fu_369_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_113_fu_453_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_118_fu_1085_p2                |    or    |      0|  0|   2|           1|           1|
    |tmp_126_fu_1161_p2                |    or    |      0|  0|   2|           1|           1|
    |tmp_132_fu_1237_p2                |    or    |      0|  0|   2|           1|           1|
    |tmp_138_fu_1313_p2                |    or    |      0|  0|   2|           1|           1|
    |tmp_293_mid1_fu_749_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_294_mid1_fu_755_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_295_mid1_fu_761_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_308_mid1_fu_853_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_358_fu_659_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_633_fu_621_p2                 |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_1023_p3    |  select  |      0|  0|   6|           1|           1|
    |newSel10_fu_467_p3                |  select  |      0|  0|   6|           1|           6|
    |newSel10_mid1_fu_867_p3           |  select  |      0|  0|   6|           1|           6|
    |newSel11_fu_475_p3                |  select  |      0|  0|   6|           1|           1|
    |newSel11_mid1_fu_883_p3           |  select  |      0|  0|   6|           1|           1|
    |newSel12_fu_483_p3                |  select  |      0|  0|   6|           1|           6|
    |newSel12_mid1_fu_891_p3           |  select  |      0|  0|   6|           1|           6|
    |newSel13_fu_491_p3                |  select  |      0|  0|   6|           1|           1|
    |newSel13_mid1_fu_899_p3           |  select  |      0|  0|   6|           1|           1|
    |newSel14_fu_499_p3                |  select  |      0|  0|   7|           1|           6|
    |newSel14_mid1_fu_907_p3           |  select  |      0|  0|   7|           1|           6|
    |newSel15_fu_507_p3                |  select  |      0|  0|   6|           1|           6|
    |newSel15_mid1_fu_915_p3           |  select  |      0|  0|   6|           1|           6|
    |newSel16_fu_515_p3                |  select  |      0|  0|   6|           1|           6|
    |newSel16_mid1_fu_923_p3           |  select  |      0|  0|   6|           1|           6|
    |newSel17_fu_523_p3                |  select  |      0|  0|   6|           1|           6|
    |newSel17_mid1_fu_931_p3           |  select  |      0|  0|   6|           1|           6|
    |newSel18_fu_531_p3                |  select  |      0|  0|   6|           1|           6|
    |newSel18_mid1_fu_947_p3           |  select  |      0|  0|   6|           1|           6|
    |newSel19_fu_547_p3                |  select  |      0|  0|   6|           1|           6|
    |newSel19_mid1_fu_963_p3           |  select  |      0|  0|   6|           1|           6|
    |newSel1_fu_383_p3                 |  select  |      0|  0|   6|           1|           1|
    |newSel1_mid1_fu_775_p3            |  select  |      0|  0|   6|           1|           1|
    |newSel20_fu_613_p3                |  select  |      0|  0|   5|           1|           5|
    |newSel20_mid1_fu_971_p3           |  select  |      0|  0|   6|           1|           1|
    |newSel2_fu_391_p3                 |  select  |      0|  0|   7|           1|           7|
    |newSel2_mid1_fu_783_p3            |  select  |      0|  0|   7|           1|           7|
    |newSel3_fu_399_p3                 |  select  |      0|  0|   6|           1|           6|
    |newSel3_mid1_fu_791_p3            |  select  |      0|  0|   6|           1|           6|
    |newSel4_fu_407_p3                 |  select  |      0|  0|   6|           1|           6|
    |newSel4_mid1_fu_799_p3            |  select  |      0|  0|   6|           1|           6|
    |newSel57_cast_mid2_fu_829_p3      |  select  |      0|  0|   6|           1|           6|
    |newSel57_cast_mid_fu_589_p3       |  select  |      0|  0|   6|           1|           6|
    |newSel5_fu_421_p3                 |  select  |      0|  0|   6|           1|           6|
    |newSel5_mid1_fu_813_p3            |  select  |      0|  0|   6|           1|           6|
    |newSel6_fu_429_p3                 |  select  |      0|  0|   6|           1|           6|
    |newSel6_mid1_fu_821_p3            |  select  |      0|  0|   6|           1|           6|
    |newSel71_cast_mid2_fu_875_p3      |  select  |      0|  0|   6|           1|           6|
    |newSel71_cast_mid_fu_597_p3       |  select  |      0|  0|   6|           1|           1|
    |newSel7_fu_437_p3                 |  select  |      0|  0|   6|           1|           6|
    |newSel7_mid1_fu_837_p3            |  select  |      0|  0|   6|           1|           6|
    |newSel85_cast_mid2_fu_939_p3      |  select  |      0|  0|   6|           1|           6|
    |newSel85_cast_mid_fu_605_p3       |  select  |      0|  0|   6|           1|           6|
    |newSel8_fu_445_p3                 |  select  |      0|  0|   6|           1|           6|
    |newSel8_mid1_fu_845_p3            |  select  |      0|  0|   6|           1|           6|
    |newSel93_cast_cast_fu_539_p3      |  select  |      0|  0|   5|           1|           5|
    |newSel93_cast_mid1_c_fu_955_p3    |  select  |      0|  0|   5|           1|           5|
    |newSel99_cast_mid2_fu_979_p3      |  select  |      0|  0|   6|           1|           6|
    |newSel99_cast_mid_fu_627_p3       |  select  |      0|  0|   6|           1|           6|
    |newSel9_fu_459_p3                 |  select  |      0|  0|   7|           1|           1|
    |newSel9_mid1_fu_859_p3            |  select  |      0|  0|   7|           1|           1|
    |newSel_fu_375_p3                  |  select  |      0|  0|   6|           1|           1|
    |newSel_mid1_fu_767_p3             |  select  |      0|  0|   6|           1|           1|
    |nm_mid2_fu_987_p3                 |  select  |      0|  0|   4|           1|           4|
    |nm_mid_fu_573_p3                  |  select  |      0|  0|   4|           1|           1|
    |sf_mid2_fu_665_p3                 |  select  |      0|  0|   2|           1|           1|
    |tmp_102_mid2_fu_699_p3            |  select  |      0|  0|   6|           1|           6|
    |tmp_102_mid_fu_581_p3             |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_635_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1002|         325|         521|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten6_reg_225    |   9|          2|   14|         28|
    |indvar_flatten_reg_236     |   9|          2|    6|         12|
    |macRegisters_0_V_4_fu_144  |   9|          2|    8|         16|
    |macRegisters_1_V_4_fu_148  |   9|          2|    8|         16|
    |macRegisters_2_V_4_fu_152  |   9|          2|    8|         16|
    |macRegisters_3_V_4_fu_156  |   9|          2|    8|         16|
    |nm_reg_247                 |   9|          2|    4|          8|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_258                 |   9|          2|    2|          4|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   65|        132|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |exitcond_flatten6_reg_1530   |   1|   0|    1|          0|
    |indvar_flatten6_reg_225      |  14|   0|   14|          0|
    |indvar_flatten_reg_236       |   6|   0|    6|          0|
    |macRegisters_0_V_4_fu_144    |   8|   0|    8|          0|
    |macRegisters_1_V_4_fu_148    |   8|   0|    8|          0|
    |macRegisters_2_V_4_fu_152    |   8|   0|    8|          0|
    |macRegisters_3_V_4_fu_156    |   8|   0|    8|          0|
    |newSel57_cast_mid2_reg_1539  |   3|   0|    6|          3|
    |newSel71_cast_mid2_reg_1544  |   3|   0|    6|          3|
    |newSel85_cast_mid2_reg_1549  |   4|   0|    6|          2|
    |newSel99_cast_mid2_reg_1554  |   6|   0|    6|          0|
    |nm_reg_247                   |   4|   0|    4|          0|
    |qb_assign_3_1_reg_1623       |   1|   0|    1|          0|
    |qb_assign_3_2_reg_1633       |   1|   0|    1|          0|
    |qb_assign_3_3_reg_1643       |   1|   0|    1|          0|
    |qb_assign_3_reg_1613         |   1|   0|    1|          0|
    |sf_reg_258                   |   2|   0|    2|          0|
    |start_once_reg               |   1|   0|    1|          0|
    |tmp_104_reg_1564             |   6|   0|    6|          0|
    |tmp_106_reg_1569             |   1|   0|    1|          0|
    |tmp_115_reg_1608             |   7|   0|    7|          0|
    |tmp_123_reg_1618             |   7|   0|    7|          0|
    |tmp_129_reg_1628             |   7|   0|    7|          0|
    |tmp_135_reg_1638             |   7|   0|    7|          0|
    |tmp_V_reg_1583               |   8|   0|    8|          0|
    |exitcond_flatten6_reg_1530   |  64|  32|    1|          0|
    |newSel57_cast_mid2_reg_1539  |  64|  32|    6|          3|
    |newSel71_cast_mid2_reg_1544  |  64|  32|    6|          3|
    |newSel85_cast_mid2_reg_1549  |  64|  32|    6|          2|
    |newSel99_cast_mid2_reg_1554  |  64|  32|    6|          0|
    |tmp_106_reg_1569             |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 515| 192|  165|         16|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new.2 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new.2 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new.2 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new.2 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new.2 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new.2 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new.2 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new.2 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new.2 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new.2 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V     |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |     out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |     out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |     out_V_V     |    pointer   |
+----------------+-----+-----+------------+-----------------+--------------+

