
*** Running vivado
    with args -log basys3_top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source basys3_top_level.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Mar 26 05:10:17 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source basys3_top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 503.254 ; gain = 197.102
Command: read_checkpoint -auto_incremental -incremental D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/utils_1/imports/synth_1/basys3_top_level.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/utils_1/imports/synth_1/basys3_top_level.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top basys3_top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22324
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1366.875 ; gain = 450.367
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'XLEN' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:5]
WARNING: [Synth 8-11067] parameter 'RESET_VECTOR' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:10]
WARNING: [Synth 8-11067] parameter 'RESET_STACK_POINTER' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:11]
WARNING: [Synth 8-11067] parameter 'WORD_WIDTH' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:12]
WARNING: [Synth 8-11067] parameter 'NOP_INSTRUCTION' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:13]
WARNING: [Synth 8-11067] parameter 'NOOP_INSTRUCTION' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:14]
WARNING: [Synth 8-11067] parameter 'ADD_or_SUB' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:16]
WARNING: [Synth 8-11067] parameter 'SLT' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:17]
WARNING: [Synth 8-11067] parameter 'SLTU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:18]
WARNING: [Synth 8-11067] parameter 'XOR_' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:19]
WARNING: [Synth 8-11067] parameter 'OR_' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:20]
WARNING: [Synth 8-11067] parameter 'AND_' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:21]
WARNING: [Synth 8-11067] parameter 'SLL' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:22]
WARNING: [Synth 8-11067] parameter 'SRL_or_SRA' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:23]
WARNING: [Synth 8-11067] parameter 'LB_or_SB' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:24]
WARNING: [Synth 8-11067] parameter 'LH_or_SH' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:25]
WARNING: [Synth 8-11067] parameter 'LW_or_SW' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:26]
WARNING: [Synth 8-11067] parameter 'LBU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:27]
WARNING: [Synth 8-11067] parameter 'LHU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:28]
WARNING: [Synth 8-11067] parameter 'BLTU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:29]
WARNING: [Synth 8-11067] parameter 'BGEU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:30]
INFO: [Synth 8-6157] synthesizing module 'basys3_top_level' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:22]
INFO: [Synth 8-6157] synthesizing module 'basys3_rapidx_cpu' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:10]
INFO: [Synth 8-6157] synthesizing module 'basys3_ifetch_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_ifetch_unit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'basys3_ifetch_unit' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_ifetch_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:24]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:56]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:60]
WARNING: [Synth 8-11581] system task call 'fflush' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:61]
WARNING: [Synth 8-11581] system task call 'finish' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:24]
WARNING: [Synth 8-689] width (32) of port connection 'i_rd' does not match port width (5) of module 'register_file' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:118]
INFO: [Synth 8-6157] synthesizing module 'decoder_state' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_state.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'decoder_state' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_state.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_logic' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_logic.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'decoder_logic' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_logic.sv:59]
INFO: [Synth 8-6157] synthesizing module 'execute_state' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_state.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'execute_state' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_state.sv:3]
INFO: [Synth 8-6157] synthesizing module 'execute_logic' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:30]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:113]
INFO: [Synth 8-6155] done synthesizing module 'execute_logic' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:30]
INFO: [Synth 8-6157] synthesizing module 'forward_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/forwarding_unit.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'forward_unit' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/forwarding_unit.sv:24]
WARNING: [Synth 8-689] width (32) of port connection 'i_mem_rd' does not match port width (5) of module 'forward_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:179]
INFO: [Synth 8-6157] synthesizing module 'basys3_memory_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:92]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:104]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'basys3_memory_unit' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'basys3_rapidx_cpu' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:10]
INFO: [Synth 8-6157] synthesizing module 'basys3_inst_bus' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_inst_bus.sv:22]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_rom' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/synth_1/.Xil/Vivado-22104-ZephyrusG14/realtime/blk_mem_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_rom' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/synth_1/.Xil/Vivado-22104-ZephyrusG14/realtime/blk_mem_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'basys3_inst_bus' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_inst_bus.sv:22]
INFO: [Synth 8-6157] synthesizing module 'basys3_data_bus' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_data_bus.sv:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_ram' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/synth_1/.Xil/Vivado-22104-ZephyrusG14/realtime/blk_mem_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_ram' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/synth_1/.Xil/Vivado-22104-ZephyrusG14/realtime/blk_mem_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'basys3_data_bus' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_data_bus.sv:23]
INFO: [Synth 8-6157] synthesizing module 'basys3_gpio_peripheral' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_gpio_peripheral.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_gpio_peripheral.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'basys3_gpio_peripheral' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_gpio_peripheral.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'basys3_top_level' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:22]
WARNING: [Synth 8-87] always_comb on 'o_imm_reg' did not result in combinational logic [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_logic.sv:76]
WARNING: [Synth 8-87] always_comb on 'o_pc_load_reg' did not result in combinational logic [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:99]
WARNING: [Synth 8-6014] Unused sequential element ir_control_sig_reg[debug_instruction] was removed.  [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:147]
WARNING: [Synth 8-7129] Port data_out[31] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[30] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[29] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[28] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[27] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[26] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[25] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[24] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[23] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[22] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[21] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[20] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[19] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[18] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[17] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[16] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[31] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[30] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[29] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[28] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[27] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[26] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[25] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[24] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[23] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[22] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[21] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[20] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[19] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[18] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[17] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[16] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[1] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port ibus_addr[0] in module basys3_inst_bus is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][31] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][30] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][29] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][28] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][27] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][26] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][25] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][24] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][23] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][22] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][21] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][20] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][19] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][18] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][17] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][16] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][15] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][14] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][13] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][12] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][11] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][10] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][9] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][8] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][7] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][6] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][5] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][4] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][3] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][2] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][1] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][0] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1_out] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2_out] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][4] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][3] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][2] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][1] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][0] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][4] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][3] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][2] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][1] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][0] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[mem] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[iop] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][2] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][1] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][0] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][4] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][3] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][2] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][1] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][0] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][31] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][30] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][29] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][28] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][27] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][26] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][25] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][24] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][23] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][22] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][21] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[debug_instruction][20] in module register_file is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.113 ; gain = 568.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.113 ; gain = 568.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.113 ; gain = 568.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1485.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.gen/sources_1/ip/blk_mem_ram/blk_mem_ram/blk_mem_ram_in_context.xdc] for cell 'dbus/ram'
Finished Parsing XDC File [d:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.gen/sources_1/ip/blk_mem_ram/blk_mem_ram/blk_mem_ram_in_context.xdc] for cell 'dbus/ram'
Parsing XDC File [d:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.gen/sources_1/ip/blk_mem_rom/blk_mem_rom/blk_mem_rom_in_context.xdc] for cell 'ibus/rom'
Finished Parsing XDC File [d:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.gen/sources_1/ip/blk_mem_rom/blk_mem_rom/blk_mem_rom_in_context.xdc] for cell 'ibus/rom'
Parsing XDC File [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/basys3_top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/basys3_top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1583.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1583.797 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dbus/ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ibus/rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1583.828 ; gain = 667.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1583.828 ; gain = 667.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for dbus/ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ibus/rom. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1583.828 ; gain = 667.320
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'o_imm_reg' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_logic.sv:76]
WARNING: [Synth 8-327] inferring latch for variable 'o_pc_load_reg' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:99]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1583.828 ; gain = 667.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 43    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 28    
	   3 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 33    
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1583.828 ; gain = 667.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1583.828 ; gain = 667.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1583.828 ; gain = 667.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1583.828 ; gain = 667.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1583.828 ; gain = 667.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1583.828 ; gain = 667.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1583.828 ; gain = 667.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1583.828 ; gain = 667.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1583.828 ; gain = 667.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1583.828 ; gain = 667.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_ram   |         1|
|2     |blk_mem_rom   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_ram |     1|
|2     |blk_mem_rom |     1|
|3     |BUFG        |     3|
|4     |CARRY4      |    78|
|5     |LUT1        |     2|
|6     |LUT2        |   287|
|7     |LUT3        |   137|
|8     |LUT4        |   161|
|9     |LUT5        |   343|
|10    |LUT6        |  1074|
|11    |MUXF7       |   256|
|12    |MUXF8       |   128|
|13    |FDCE        |  1343|
|14    |FDPE        |     1|
|15    |FDRE        |     2|
|16    |LD          |    32|
|17    |LDC         |     1|
|18    |IBUF        |    22|
|19    |OBUF        |    16|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1583.828 ; gain = 667.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1583.828 ; gain = 568.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1583.828 ; gain = 667.320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1583.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 495 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1583.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LD => LDCE: 32 instances
  LDC => LDCE: 1 instance 

Synth Design complete | Checksum: 9cc6bfa3
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 167 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1583.828 ; gain = 1067.102
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1583.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/synth_1/basys3_top_level.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file basys3_top_level_utilization_synth.rpt -pb basys3_top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 05:11:44 2025...
