# Personal Project

Welcome. I am currently a final-year undergraduate student in NUS. This is my repository where I upload all the codes of my past project. If u have any questions, u may contact me through my [personal email](mailto:mullianayusuff@gmail.com). 

The table below is a description of the different project files in this repository.

Project File | Description
------------ | -------------
[Data Science](https://github.com/savageyusuff/Personal-Project/tree/master/Data-Science) | 
[Embedded-System](https://github.com/savageyusuff/Personal-Project/tree/master/Embedded-System) | 
[Verilog-FPGA](https://github.com/savageyusuff/Personal-Project/tree/master/Verilog-FPGA) | 






Disclaimer: This codes might not be fully tested or might have some bug in it. Please use it with caution.
