#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000027b1c85ee50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027b1c4381b0 .scope module, "csr_reg" "csr_reg" 3 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "csr_addr";
    .port_info 3 /INPUT 32 "csr_wdata";
    .port_info 4 /OUTPUT 32 "csr_rdata";
    .port_info 5 /INPUT 1 "csr_we";
    .port_info 6 /INPUT 2 "csr_op";
    .port_info 7 /INPUT 1 "exception_valid";
    .port_info 8 /INPUT 32 "exception_pc";
    .port_info 9 /INPUT 32 "exception_cause";
    .port_info 10 /INPUT 32 "exception_val";
    .port_info 11 /INPUT 1 "mret_exec";
    .port_info 12 /INPUT 1 "timer_interrupt";
    .port_info 13 /INPUT 1 "external_interrupt";
    .port_info 14 /INPUT 1 "software_interrupt";
    .port_info 15 /OUTPUT 32 "mtvec_out";
    .port_info 16 /OUTPUT 32 "mepc_out";
    .port_info 17 /OUTPUT 1 "global_ie";
    .port_info 18 /OUTPUT 1 "trap_taken";
P_0000027b1c79e4b0 .param/l "CSR_MARCHID" 1 3 59, C4<111100010010>;
P_0000027b1c79e4e8 .param/l "CSR_MCAUSE" 1 3 51, C4<001101000010>;
P_0000027b1c79e520 .param/l "CSR_MCYCLE" 1 3 54, C4<101100000000>;
P_0000027b1c79e558 .param/l "CSR_MCYCLEH" 1 3 56, C4<101110000000>;
P_0000027b1c79e590 .param/l "CSR_MEDELEG" 1 3 45, C4<001100000010>;
P_0000027b1c79e5c8 .param/l "CSR_MEPC" 1 3 50, C4<001101000001>;
P_0000027b1c79e600 .param/l "CSR_MHARTID" 1 3 61, C4<111100010100>;
P_0000027b1c79e638 .param/l "CSR_MIDELEG" 1 3 46, C4<001100000011>;
P_0000027b1c79e670 .param/l "CSR_MIE" 1 3 47, C4<001100000100>;
P_0000027b1c79e6a8 .param/l "CSR_MIMPID" 1 3 60, C4<111100010011>;
P_0000027b1c79e6e0 .param/l "CSR_MINSTRET" 1 3 55, C4<101100000010>;
P_0000027b1c79e718 .param/l "CSR_MINSTRETH" 1 3 57, C4<101110000010>;
P_0000027b1c79e750 .param/l "CSR_MIP" 1 3 53, C4<001101000100>;
P_0000027b1c79e788 .param/l "CSR_MISA" 1 3 44, C4<001100000001>;
P_0000027b1c79e7c0 .param/l "CSR_MSCRATCH" 1 3 49, C4<001101000000>;
P_0000027b1c79e7f8 .param/l "CSR_MSTATUS" 1 3 43, C4<001100000000>;
P_0000027b1c79e830 .param/l "CSR_MTVAL" 1 3 52, C4<001101000011>;
P_0000027b1c79e868 .param/l "CSR_MTVEC" 1 3 48, C4<001100000101>;
P_0000027b1c79e8a0 .param/l "CSR_MVENDORID" 1 3 58, C4<111100010001>;
L_0000027b1c827940 .functor AND 1, L_0000027b1c8c9d20, L_0000027b1c8ca040, C4<1>, C4<1>;
L_0000027b1c8274e0 .functor AND 1, L_0000027b1c8ca5e0, L_0000027b1c8c9f00, C4<1>, C4<1>;
L_0000027b1c8278d0 .functor OR 1, L_0000027b1c827940, L_0000027b1c8274e0, C4<0>, C4<0>;
L_0000027b1c826830 .functor AND 1, L_0000027b1c8c9c80, L_0000027b1c8c9e60, C4<1>, C4<1>;
L_0000027b1c826280 .functor OR 1, L_0000027b1c8278d0, L_0000027b1c826830, C4<0>, C4<0>;
L_0000027b1c827710 .functor AND 1, L_0000027b1c8c9280, L_0000027b1c826280, C4<1>, C4<1>;
o0000027b1c8600e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000027b1c826910 .functor OR 1, o0000027b1c8600e8, L_0000027b1c827710, C4<0>, C4<0>;
L_0000027b1c827320 .functor BUFZ 1, L_0000027b1c8c9280, C4<0>, C4<0>, C4<0>;
L_0000027b1c826520 .functor BUFZ 32, v0000027b1c8b0d00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027b1c826670 .functor BUFZ 32, v0000027b1c8b0120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000027b1c85ffc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000027b1c826ec0 .functor OR 32, v0000027b1c8aff40_0, o0000027b1c85ffc8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027b1c8262f0 .functor NOT 32, o0000027b1c85ffc8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027b1c827550 .functor AND 32, v0000027b1c8aff40_0, L_0000027b1c8262f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027b1c82c8d0_0 .net *"_ivl_19", 0 0, L_0000027b1c827940;  1 drivers
v0000027b1c82cf10_0 .net *"_ivl_21", 0 0, L_0000027b1c8274e0;  1 drivers
v0000027b1c82db90_0 .net *"_ivl_23", 0 0, L_0000027b1c8278d0;  1 drivers
v0000027b1c82d230_0 .net *"_ivl_25", 0 0, L_0000027b1c826830;  1 drivers
v0000027b1c82cab0_0 .net *"_ivl_27", 0 0, L_0000027b1c826280;  1 drivers
L_0000027b1c8ccf18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027b1c82cb50_0 .net/2u *"_ivl_38", 1 0, L_0000027b1c8ccf18;  1 drivers
v0000027b1c80d4d0_0 .net *"_ivl_40", 0 0, L_0000027b1c8c9460;  1 drivers
L_0000027b1c8ccf60 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027b1c80d570_0 .net/2u *"_ivl_42", 1 0, L_0000027b1c8ccf60;  1 drivers
v0000027b1c80df70_0 .net *"_ivl_44", 0 0, L_0000027b1c8c9500;  1 drivers
v0000027b1c80e010_0 .net *"_ivl_46", 31 0, L_0000027b1c826ec0;  1 drivers
L_0000027b1c8ccfa8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027b1c80d610_0 .net/2u *"_ivl_48", 1 0, L_0000027b1c8ccfa8;  1 drivers
v0000027b1c80e8d0_0 .net *"_ivl_50", 0 0, L_0000027b1c8ca0e0;  1 drivers
v0000027b1c3d8cf0_0 .net *"_ivl_52", 31 0, L_0000027b1c8262f0;  1 drivers
v0000027b1c8b09e0_0 .net *"_ivl_54", 31 0, L_0000027b1c827550;  1 drivers
v0000027b1c8affe0_0 .net *"_ivl_56", 31 0, L_0000027b1c8c95a0;  1 drivers
v0000027b1c8b06c0_0 .net *"_ivl_58", 31 0, L_0000027b1c8ca860;  1 drivers
o0000027b1c85ff08 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c8b1b60_0 .net "clk", 0 0, o0000027b1c85ff08;  0 drivers
o0000027b1c85ff38 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0000027b1c8b17a0_0 .net "csr_addr", 11 0, o0000027b1c85ff38;  0 drivers
o0000027b1c85ff68 .functor BUFZ 2, C4<zz>; HiZ drive
v0000027b1c8b18e0_0 .net "csr_op", 1 0, o0000027b1c85ff68;  0 drivers
v0000027b1c8aff40_0 .var "csr_rdata", 31 0;
v0000027b1c8b1340_0 .net "csr_wdata", 31 0, o0000027b1c85ffc8;  0 drivers
o0000027b1c85fff8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c8b1980_0 .net "csr_we", 0 0, o0000027b1c85fff8;  0 drivers
v0000027b1c8b0a80_0 .net "csr_write_data", 31 0, L_0000027b1c8c9640;  1 drivers
o0000027b1c860058 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027b1c8afcc0_0 .net "exception_cause", 31 0, o0000027b1c860058;  0 drivers
o0000027b1c860088 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027b1c8b0e40_0 .net "exception_pc", 31 0, o0000027b1c860088;  0 drivers
o0000027b1c8600b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027b1c8b1160_0 .net "exception_val", 31 0, o0000027b1c8600b8;  0 drivers
v0000027b1c8b0940_0 .net "exception_valid", 0 0, o0000027b1c8600e8;  0 drivers
o0000027b1c860118 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c8b0b20_0 .net "external_interrupt", 0 0, o0000027b1c860118;  0 drivers
v0000027b1c8b0800_0 .net "global_ie", 0 0, L_0000027b1c827320;  1 drivers
v0000027b1c8b0080_0 .net "interrupt_taken", 0 0, L_0000027b1c827710;  1 drivers
v0000027b1c8b1200_0 .var "mcause", 31 0;
v0000027b1c8b13e0_0 .var "mcycle", 63 0;
v0000027b1c8b0ee0_0 .var "medeleg", 31 0;
v0000027b1c8b0120_0 .var "mepc", 31 0;
v0000027b1c8b1480_0 .net "mepc_out", 31 0, L_0000027b1c826670;  1 drivers
v0000027b1c8b08a0_0 .var "mideleg", 31 0;
v0000027b1c8b1ac0_0 .var "mie", 31 0;
v0000027b1c8b0f80_0 .net "mie_meie", 0 0, L_0000027b1c8c9d20;  1 drivers
v0000027b1c8b0bc0_0 .net "mie_msie", 0 0, L_0000027b1c8c9c80;  1 drivers
v0000027b1c8b0580_0 .net "mie_mtie", 0 0, L_0000027b1c8ca5e0;  1 drivers
v0000027b1c8b1a20_0 .var "minstret", 63 0;
v0000027b1c8b03a0_0 .var "mip", 31 0;
v0000027b1c8b0300_0 .net "mip_meip", 0 0, L_0000027b1c8ca040;  1 drivers
v0000027b1c8b12a0_0 .net "mip_msip", 0 0, L_0000027b1c8c9e60;  1 drivers
v0000027b1c8afd60_0 .net "mip_mtip", 0 0, L_0000027b1c8c9f00;  1 drivers
v0000027b1c8b1520_0 .var "misa", 31 0;
o0000027b1c8604a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c8b15c0_0 .net "mret_exec", 0 0, o0000027b1c8604a8;  0 drivers
v0000027b1c8b0440_0 .var "mscratch", 31 0;
v0000027b1c8b1660_0 .var "mstatus", 31 0;
v0000027b1c8b0c60_0 .net "mstatus_mie", 0 0, L_0000027b1c8c9280;  1 drivers
v0000027b1c8b1840_0 .net "mstatus_mpie", 0 0, L_0000027b1c8c9000;  1 drivers
v0000027b1c8b01c0_0 .net "mstatus_mpp", 1 0, L_0000027b1c8ca400;  1 drivers
v0000027b1c8b1700_0 .var "mtval", 31 0;
v0000027b1c8b0d00_0 .var "mtvec", 31 0;
v0000027b1c8afe00_0 .net "mtvec_out", 31 0, L_0000027b1c826520;  1 drivers
o0000027b1c860658 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c8b0760_0 .net "rst_n", 0 0, o0000027b1c860658;  0 drivers
o0000027b1c860688 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c8afea0_0 .net "software_interrupt", 0 0, o0000027b1c860688;  0 drivers
o0000027b1c8606b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c8b0260_0 .net "timer_interrupt", 0 0, o0000027b1c8606b8;  0 drivers
v0000027b1c8b1020_0 .net "trap_taken", 0 0, L_0000027b1c826910;  1 drivers
E_0000027b1c8528f0/0 .event negedge, v0000027b1c8b0760_0;
E_0000027b1c8528f0/1 .event posedge, v0000027b1c8b1b60_0;
E_0000027b1c8528f0 .event/or E_0000027b1c8528f0/0, E_0000027b1c8528f0/1;
E_0000027b1c8527b0/0 .event anyedge, v0000027b1c8b17a0_0, v0000027b1c8b1660_0, v0000027b1c8b1520_0, v0000027b1c8b0ee0_0;
E_0000027b1c8527b0/1 .event anyedge, v0000027b1c8b08a0_0, v0000027b1c8b1ac0_0, v0000027b1c8b0d00_0, v0000027b1c8b0440_0;
E_0000027b1c8527b0/2 .event anyedge, v0000027b1c8b0120_0, v0000027b1c8b1200_0, v0000027b1c8b1700_0, v0000027b1c8b03a0_0;
E_0000027b1c8527b0/3 .event anyedge, v0000027b1c8b13e0_0, v0000027b1c8b1a20_0;
E_0000027b1c8527b0 .event/or E_0000027b1c8527b0/0, E_0000027b1c8527b0/1, E_0000027b1c8527b0/2, E_0000027b1c8527b0/3;
L_0000027b1c8c9280 .part v0000027b1c8b1660_0, 3, 1;
L_0000027b1c8c9000 .part v0000027b1c8b1660_0, 7, 1;
L_0000027b1c8ca400 .part v0000027b1c8b1660_0, 11, 2;
L_0000027b1c8c9c80 .part v0000027b1c8b1ac0_0, 3, 1;
L_0000027b1c8ca5e0 .part v0000027b1c8b1ac0_0, 7, 1;
L_0000027b1c8c9d20 .part v0000027b1c8b1ac0_0, 11, 1;
L_0000027b1c8c9e60 .part v0000027b1c8b03a0_0, 3, 1;
L_0000027b1c8c9f00 .part v0000027b1c8b03a0_0, 7, 1;
L_0000027b1c8ca040 .part v0000027b1c8b03a0_0, 11, 1;
L_0000027b1c8c9460 .cmp/eq 2, o0000027b1c85ff68, L_0000027b1c8ccf18;
L_0000027b1c8c9500 .cmp/eq 2, o0000027b1c85ff68, L_0000027b1c8ccf60;
L_0000027b1c8ca0e0 .cmp/eq 2, o0000027b1c85ff68, L_0000027b1c8ccfa8;
L_0000027b1c8c95a0 .functor MUXZ 32, o0000027b1c85ffc8, L_0000027b1c827550, L_0000027b1c8ca0e0, C4<>;
L_0000027b1c8ca860 .functor MUXZ 32, L_0000027b1c8c95a0, L_0000027b1c826ec0, L_0000027b1c8c9500, C4<>;
L_0000027b1c8c9640 .functor MUXZ 32, L_0000027b1c8ca860, o0000027b1c85ffc8, L_0000027b1c8c9460, C4<>;
S_0000027b1c44d480 .scope module, "mmu" "mmu" 4 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "va";
    .port_info 3 /OUTPUT 32 "pa";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "re";
    .port_info 6 /OUTPUT 1 "page_fault";
    .port_info 7 /OUTPUT 1 "access_fault";
    .port_info 8 /INPUT 32 "satp";
    .port_info 9 /INPUT 1 "mprv";
    .port_info 10 /INPUT 2 "priv_mode";
    .port_info 11 /OUTPUT 32 "mem_addr";
    .port_info 12 /INPUT 32 "mem_rdata";
    .port_info 13 /OUTPUT 1 "mem_re";
    .port_info 14 /OUTPUT 1 "mem_we";
    .port_info 15 /OUTPUT 1 "mem_busy";
    .port_info 16 /OUTPUT 32 "pt_addr";
    .port_info 17 /INPUT 32 "pt_data";
    .port_info 18 /OUTPUT 1 "pt_re";
P_0000027b1c44d610 .param/l "CHECK" 1 4 81, C4<001>;
P_0000027b1c44d648 .param/l "DONE" 1 4 84, C4<100>;
P_0000027b1c44d680 .param/l "FAULT" 1 4 85, C4<101>;
P_0000027b1c44d6b8 .param/l "IDLE" 1 4 80, C4<000>;
P_0000027b1c44d6f0 .param/l "WALK_L0" 1 4 83, C4<011>;
P_0000027b1c44d728 .param/l "WALK_L1" 1 4 82, C4<010>;
L_0000027b1c827a90 .functor AND 1, L_0000027b1c8cc840, L_0000027b1c8ccac0, C4<1>, C4<1>;
L_0000027b1c8ccff0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000027b1c8b0da0_0 .net/2u *"_ivl_28", 1 0, L_0000027b1c8ccff0;  1 drivers
v0000027b1c8b0620_0 .net *"_ivl_30", 0 0, L_0000027b1c8ccac0;  1 drivers
v0000027b1c8b10c0_0 .var "access_fault", 0 0;
o0000027b1c860b38 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c82c650_0 .net "clk", 0 0, o0000027b1c860b38;  0 drivers
v0000027b1c8ba500_0 .var "mem_addr", 31 0;
v0000027b1c8ba780_0 .var "mem_busy", 0 0;
o0000027b1c860bc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027b1c8bb360_0 .net "mem_rdata", 31 0, o0000027b1c860bc8;  0 drivers
v0000027b1c8ba140_0 .var "mem_re", 0 0;
v0000027b1c8bb4a0_0 .var "mem_we", 0 0;
v0000027b1c8bb540_0 .net "mmu_enabled", 0 0, L_0000027b1c827a90;  1 drivers
o0000027b1c860c88 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c8ba0a0_0 .net "mprv", 0 0, o0000027b1c860c88;  0 drivers
v0000027b1c8b9e20_0 .var "next_state", 2 0;
v0000027b1c8bb860_0 .var "pa", 31 0;
v0000027b1c8bb040_0 .var "page_fault", 0 0;
v0000027b1c8baaa0_0 .net "page_offset", 11 0, L_0000027b1c8cbee0;  1 drivers
v0000027b1c8badc0_0 .var "perm_ok", 0 0;
o0000027b1c860da8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000027b1c8b9ec0_0 .net "priv_mode", 1 0, o0000027b1c860da8;  0 drivers
v0000027b1c8bb400_0 .var "pt_addr", 31 0;
o0000027b1c860e08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027b1c8bb180_0 .net "pt_data", 31 0, o0000027b1c860e08;  0 drivers
v0000027b1c8bb5e0_0 .var "pt_re", 0 0;
v0000027b1c8ba6e0_0 .net "pte_a", 0 0, L_0000027b1c8ccca0;  1 drivers
v0000027b1c8b9d80_0 .net "pte_d", 0 0, L_0000027b1c8cbb20;  1 drivers
v0000027b1c8bb220_0 .net "pte_g", 0 0, L_0000027b1c8cc520;  1 drivers
v0000027b1c8bb2c0_0 .var "pte_l1", 31 0;
v0000027b1c8b9f60_0 .net "pte_ppn", 21 0, L_0000027b1c8cc660;  1 drivers
v0000027b1c8bac80_0 .net "pte_r", 0 0, L_0000027b1c8cc020;  1 drivers
v0000027b1c8ba820_0 .net "pte_u", 0 0, L_0000027b1c8cc200;  1 drivers
v0000027b1c8bad20_0 .net "pte_v", 0 0, L_0000027b1c8cb8a0;  1 drivers
v0000027b1c8bb680_0 .net "pte_w", 0 0, L_0000027b1c8ccd40;  1 drivers
v0000027b1c8ba000_0 .net "pte_x", 0 0, L_0000027b1c8cbf80;  1 drivers
o0000027b1c861048 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c8bae60_0 .net "re", 0 0, o0000027b1c861048;  0 drivers
o0000027b1c861078 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c8bb720_0 .net "rst_n", 0 0, o0000027b1c861078;  0 drivers
o0000027b1c8610a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027b1c8bbb80_0 .net "satp", 31 0, o0000027b1c8610a8;  0 drivers
v0000027b1c8ba5a0_0 .net "satp_mode", 0 0, L_0000027b1c8cc840;  1 drivers
v0000027b1c8ba460_0 .net "satp_ppn", 21 0, L_0000027b1c8cc0c0;  1 drivers
v0000027b1c8bb7c0_0 .var "state", 2 0;
o0000027b1c861168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027b1c8baa00_0 .net "va", 31 0, o0000027b1c861168;  0 drivers
v0000027b1c8bb9a0_0 .net "vpn0", 9 0, L_0000027b1c8ccb60;  1 drivers
v0000027b1c8bab40_0 .net "vpn1", 9 0, L_0000027b1c8cbe40;  1 drivers
o0000027b1c8611f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c8ba1e0_0 .net "we", 0 0, o0000027b1c8611f8;  0 drivers
E_0000027b1c852370/0 .event anyedge, v0000027b1c8baa00_0, v0000027b1c8bae60_0, v0000027b1c8bb540_0, v0000027b1c8ba1e0_0;
E_0000027b1c852370/1 .event anyedge, v0000027b1c8bb7c0_0, v0000027b1c8ba460_0, v0000027b1c8bab40_0, v0000027b1c8bac80_0;
E_0000027b1c852370/2 .event anyedge, v0000027b1c8ba000_0, v0000027b1c8b9f60_0, v0000027b1c8bb9a0_0, v0000027b1c8baaa0_0;
E_0000027b1c852370/3 .event anyedge, v0000027b1c8bb860_0;
E_0000027b1c852370 .event/or E_0000027b1c852370/0, E_0000027b1c852370/1, E_0000027b1c852370/2, E_0000027b1c852370/3;
E_0000027b1c851f30/0 .event negedge, v0000027b1c8bb720_0;
E_0000027b1c851f30/1 .event posedge, v0000027b1c82c650_0;
E_0000027b1c851f30 .event/or E_0000027b1c851f30/0, E_0000027b1c851f30/1;
E_0000027b1c8527f0/0 .event anyedge, v0000027b1c8bb7c0_0, v0000027b1c8ba1e0_0, v0000027b1c8bae60_0, v0000027b1c8bb540_0;
E_0000027b1c8527f0/1 .event anyedge, v0000027b1c8bad20_0, v0000027b1c8bac80_0, v0000027b1c8ba000_0, v0000027b1c8badc0_0;
E_0000027b1c8527f0 .event/or E_0000027b1c8527f0/0, E_0000027b1c8527f0/1;
E_0000027b1c8523b0/0 .event anyedge, v0000027b1c8bad20_0, v0000027b1c8ba1e0_0, v0000027b1c8bb680_0, v0000027b1c8bae60_0;
E_0000027b1c8523b0/1 .event anyedge, v0000027b1c8bac80_0;
E_0000027b1c8523b0 .event/or E_0000027b1c8523b0/0, E_0000027b1c8523b0/1;
L_0000027b1c8cc660 .part o0000027b1c860e08, 10, 22;
L_0000027b1c8cbb20 .part o0000027b1c860e08, 7, 1;
L_0000027b1c8ccca0 .part o0000027b1c860e08, 6, 1;
L_0000027b1c8cc520 .part o0000027b1c860e08, 5, 1;
L_0000027b1c8cc200 .part o0000027b1c860e08, 4, 1;
L_0000027b1c8cbf80 .part o0000027b1c860e08, 3, 1;
L_0000027b1c8ccd40 .part o0000027b1c860e08, 2, 1;
L_0000027b1c8cc020 .part o0000027b1c860e08, 1, 1;
L_0000027b1c8cb8a0 .part o0000027b1c860e08, 0, 1;
L_0000027b1c8cc840 .part o0000027b1c8610a8, 31, 1;
L_0000027b1c8cc0c0 .part o0000027b1c8610a8, 0, 22;
L_0000027b1c8cbe40 .part o0000027b1c861168, 22, 10;
L_0000027b1c8ccb60 .part o0000027b1c861168, 12, 10;
L_0000027b1c8cbee0 .part o0000027b1c861168, 0, 12;
L_0000027b1c8ccac0 .cmp/ne 2, o0000027b1c860da8, L_0000027b1c8ccff0;
S_0000027b1c7a2ad0 .scope module, "pmp" "pmp" 5 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /INPUT 1 "xe";
    .port_info 6 /INPUT 2 "priv_mode";
    .port_info 7 /INPUT 32 "pmpcfg0";
    .port_info 8 /INPUT 32 "pmpcfg1";
    .port_info 9 /INPUT 32 "pmpaddr0";
    .port_info 10 /INPUT 32 "pmpaddr1";
    .port_info 11 /INPUT 32 "pmpaddr2";
    .port_info 12 /INPUT 32 "pmpaddr3";
    .port_info 13 /OUTPUT 1 "access_ok";
    .port_info 14 /OUTPUT 1 "access_fault";
P_0000027b1c7f8b40 .param/l "PMP_ENTRIES" 0 5 9, +C4<00000000000000000000000000000100>;
P_0000027b1c7f8b78 .param/l "PMP_NA4" 1 5 48, C4<10>;
P_0000027b1c7f8bb0 .param/l "PMP_NAPOT" 1 5 49, C4<11>;
P_0000027b1c7f8be8 .param/l "PMP_OFF" 1 5 46, C4<00>;
P_0000027b1c7f8c20 .param/l "PMP_TOR" 1 5 47, C4<01>;
o0000027b1c862008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000027b1c8263d0 .functor BUFZ 32, o0000027b1c862008, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000027b1c862038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000027b1c8277f0 .functor BUFZ 32, o0000027b1c862038, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000027b1c862068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000027b1c8276a0 .functor BUFZ 32, o0000027b1c862068, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000027b1c862098 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000027b1c827a20 .functor BUFZ 32, o0000027b1c862098, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027b1c8bafa0_0 .var "access_allowed", 0 0;
v0000027b1c8b9ce0_0 .var "access_fault", 0 0;
v0000027b1c82c0b0_0 .var "access_ok", 0 0;
o0000027b1c861858 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027b1c8bce70_0 .net "addr", 31 0, o0000027b1c861858;  0 drivers
v0000027b1c8bc1f0 .array "addr_match", 3 0, 0 0;
v0000027b1c8bc650_0 .var "any_match", 0 0;
v0000027b1c8bd5f0 .array "cfg", 3 0;
v0000027b1c8bd5f0_0 .net v0000027b1c8bd5f0 0, 7 0, L_0000027b1c8cbd00; 1 drivers
v0000027b1c8bd5f0_1 .net v0000027b1c8bd5f0 1, 7 0, L_0000027b1c8cc980; 1 drivers
v0000027b1c8bd5f0_2 .net v0000027b1c8bd5f0 2, 7 0, L_0000027b1c915c00; 1 drivers
v0000027b1c8bd5f0_3 .net v0000027b1c8bd5f0 3, 7 0, L_0000027b1c916060; 1 drivers
o0000027b1c861a38 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c8bd550_0 .net "clk", 0 0, o0000027b1c861a38;  0 drivers
v0000027b1c8bc790_0 .var/i "j", 31 0;
v0000027b1c8bc3d0_0 .var/i "m", 31 0;
v0000027b1c8bd4b0 .array "perm_ok", 3 0, 0 0;
v0000027b1c8bc6f0 .array "pmp_a", 3 0;
v0000027b1c8bc6f0_0 .net v0000027b1c8bc6f0 0, 1 0, L_0000027b1c8cc3e0; 1 drivers
v0000027b1c8bc6f0_1 .net v0000027b1c8bc6f0 1, 1 0, L_0000027b1c8cc2a0; 1 drivers
v0000027b1c8bc6f0_2 .net v0000027b1c8bc6f0 2, 1 0, L_0000027b1c8ccde0; 1 drivers
v0000027b1c8bc6f0_3 .net v0000027b1c8bc6f0 3, 1 0, L_0000027b1c8cc7a0; 1 drivers
v0000027b1c8bd050 .array "pmp_addr", 3 0;
v0000027b1c8bd050_0 .net v0000027b1c8bd050 0, 31 0, L_0000027b1c8263d0; 1 drivers
v0000027b1c8bd050_1 .net v0000027b1c8bd050 1, 31 0, L_0000027b1c8277f0; 1 drivers
v0000027b1c8bd050_2 .net v0000027b1c8bd050 2, 31 0, L_0000027b1c8276a0; 1 drivers
v0000027b1c8bd050_3 .net v0000027b1c8bd050 3, 31 0, L_0000027b1c827a20; 1 drivers
v0000027b1c8bbed0 .array "pmp_l", 3 0;
v0000027b1c8bbed0_0 .net v0000027b1c8bbed0 0, 0 0, L_0000027b1c8cb9e0; 1 drivers
v0000027b1c8bbed0_1 .net v0000027b1c8bbed0 1, 0 0, L_0000027b1c8cbbc0; 1 drivers
v0000027b1c8bbed0_2 .net v0000027b1c8bbed0 2, 0 0, L_0000027b1c8cb940; 1 drivers
v0000027b1c8bbed0_3 .net v0000027b1c8bbed0 3, 0 0, L_0000027b1c8cb760; 1 drivers
v0000027b1c8bd690 .array "pmp_r", 3 0;
v0000027b1c8bd690_0 .net v0000027b1c8bd690 0, 0 0, L_0000027b1c8cc340; 1 drivers
v0000027b1c8bd690_1 .net v0000027b1c8bd690 1, 0 0, L_0000027b1c8cbda0; 1 drivers
v0000027b1c8bd690_2 .net v0000027b1c8bd690 2, 0 0, L_0000027b1c8cb800; 1 drivers
v0000027b1c8bd690_3 .net v0000027b1c8bd690 3, 0 0, L_0000027b1c8cbc60; 1 drivers
v0000027b1c8bc830 .array "pmp_w", 3 0;
v0000027b1c8bc830_0 .net v0000027b1c8bc830 0, 0 0, L_0000027b1c8ccc00; 1 drivers
v0000027b1c8bc830_1 .net v0000027b1c8bc830 1, 0 0, L_0000027b1c8cc5c0; 1 drivers
v0000027b1c8bc830_2 .net v0000027b1c8bc830 2, 0 0, L_0000027b1c8cba80; 1 drivers
v0000027b1c8bc830_3 .net v0000027b1c8bc830 3, 0 0, L_0000027b1c8cca20; 1 drivers
v0000027b1c8bd230 .array "pmp_x", 3 0;
v0000027b1c8bd230_0 .net v0000027b1c8bd230 0, 0 0, L_0000027b1c8cc160; 1 drivers
v0000027b1c8bd230_1 .net v0000027b1c8bd230 1, 0 0, L_0000027b1c8cc480; 1 drivers
v0000027b1c8bd230_2 .net v0000027b1c8bd230 2, 0 0, L_0000027b1c8cc700; 1 drivers
v0000027b1c8bd230_3 .net v0000027b1c8bd230 3, 0 0, L_0000027b1c8cc8e0; 1 drivers
v0000027b1c8bd730_0 .net "pmpaddr0", 31 0, o0000027b1c862008;  0 drivers
v0000027b1c8bcd30_0 .net "pmpaddr1", 31 0, o0000027b1c862038;  0 drivers
v0000027b1c8bc0b0_0 .net "pmpaddr2", 31 0, o0000027b1c862068;  0 drivers
v0000027b1c8bcf10_0 .net "pmpaddr3", 31 0, o0000027b1c862098;  0 drivers
o0000027b1c8620c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027b1c8bd2d0_0 .net "pmpcfg0", 31 0, o0000027b1c8620c8;  0 drivers
o0000027b1c8620f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027b1c8bc330_0 .net "pmpcfg1", 31 0, o0000027b1c8620f8;  0 drivers
o0000027b1c862128 .functor BUFZ 2, C4<zz>; HiZ drive
v0000027b1c8bc470_0 .net "priv_mode", 1 0, o0000027b1c862128;  0 drivers
o0000027b1c862158 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c8bd7d0_0 .net "re", 0 0, o0000027b1c862158;  0 drivers
v0000027b1c8bc510 .array "region_active", 3 0, 0 0;
v0000027b1c8bd910 .array "region_end", 3 0, 31 0;
v0000027b1c8bc8d0 .array "region_start", 3 0, 31 0;
o0000027b1c8623c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c8bcfb0_0 .net "rst_n", 0 0, o0000027b1c8623c8;  0 drivers
o0000027b1c8623f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c8bd9b0_0 .net "we", 0 0, o0000027b1c8623f8;  0 drivers
o0000027b1c862428 .functor BUFZ 1, C4<z>; HiZ drive
v0000027b1c8bd0f0_0 .net "xe", 0 0, o0000027b1c862428;  0 drivers
E_0000027b1c852470/0 .event anyedge, v0000027b1c8bc470_0, v0000027b1c8bc650_0, v0000027b1c8bafa0_0, v0000027b1c8bd9b0_0;
E_0000027b1c852470/1 .event anyedge, v0000027b1c8bd7d0_0, v0000027b1c8bd0f0_0;
E_0000027b1c852470 .event/or E_0000027b1c852470/0, E_0000027b1c852470/1;
v0000027b1c8bc510_0 .array/port v0000027b1c8bc510, 0;
v0000027b1c8bc510_1 .array/port v0000027b1c8bc510, 1;
v0000027b1c8bc510_2 .array/port v0000027b1c8bc510, 2;
v0000027b1c8bc510_3 .array/port v0000027b1c8bc510, 3;
E_0000027b1c852630/0 .event anyedge, v0000027b1c8bc510_0, v0000027b1c8bc510_1, v0000027b1c8bc510_2, v0000027b1c8bc510_3;
v0000027b1c8bc8d0_0 .array/port v0000027b1c8bc8d0, 0;
v0000027b1c8bc8d0_1 .array/port v0000027b1c8bc8d0, 1;
v0000027b1c8bc8d0_2 .array/port v0000027b1c8bc8d0, 2;
E_0000027b1c852630/1 .event anyedge, v0000027b1c8bce70_0, v0000027b1c8bc8d0_0, v0000027b1c8bc8d0_1, v0000027b1c8bc8d0_2;
v0000027b1c8bc8d0_3 .array/port v0000027b1c8bc8d0, 3;
v0000027b1c8bd910_0 .array/port v0000027b1c8bd910, 0;
v0000027b1c8bd910_1 .array/port v0000027b1c8bd910, 1;
v0000027b1c8bd910_2 .array/port v0000027b1c8bd910, 2;
E_0000027b1c852630/2 .event anyedge, v0000027b1c8bc8d0_3, v0000027b1c8bd910_0, v0000027b1c8bd910_1, v0000027b1c8bd910_2;
v0000027b1c8bd910_3 .array/port v0000027b1c8bd910, 3;
E_0000027b1c852630/3 .event anyedge, v0000027b1c8bd910_3, v0000027b1c8bd7d0_0, v0000027b1c8bd690_0, v0000027b1c8bd690_1;
E_0000027b1c852630/4 .event anyedge, v0000027b1c8bd690_2, v0000027b1c8bd690_3, v0000027b1c8bd9b0_0, v0000027b1c8bc830_0;
E_0000027b1c852630/5 .event anyedge, v0000027b1c8bc830_1, v0000027b1c8bc830_2, v0000027b1c8bc830_3, v0000027b1c8bd0f0_0;
E_0000027b1c852630/6 .event anyedge, v0000027b1c8bd230_0, v0000027b1c8bd230_1, v0000027b1c8bd230_2, v0000027b1c8bd230_3;
v0000027b1c8bc1f0_0 .array/port v0000027b1c8bc1f0, 0;
v0000027b1c8bc1f0_1 .array/port v0000027b1c8bc1f0, 1;
v0000027b1c8bc1f0_2 .array/port v0000027b1c8bc1f0, 2;
v0000027b1c8bc1f0_3 .array/port v0000027b1c8bc1f0, 3;
E_0000027b1c852630/7 .event anyedge, v0000027b1c8bc1f0_0, v0000027b1c8bc1f0_1, v0000027b1c8bc1f0_2, v0000027b1c8bc1f0_3;
v0000027b1c8bd4b0_0 .array/port v0000027b1c8bd4b0, 0;
v0000027b1c8bd4b0_1 .array/port v0000027b1c8bd4b0, 1;
v0000027b1c8bd4b0_2 .array/port v0000027b1c8bd4b0, 2;
v0000027b1c8bd4b0_3 .array/port v0000027b1c8bd4b0, 3;
E_0000027b1c852630/8 .event anyedge, v0000027b1c8bd4b0_0, v0000027b1c8bd4b0_1, v0000027b1c8bd4b0_2, v0000027b1c8bd4b0_3;
E_0000027b1c852630 .event/or E_0000027b1c852630/0, E_0000027b1c852630/1, E_0000027b1c852630/2, E_0000027b1c852630/3, E_0000027b1c852630/4, E_0000027b1c852630/5, E_0000027b1c852630/6, E_0000027b1c852630/7, E_0000027b1c852630/8;
E_0000027b1c8524b0/0 .event anyedge, v0000027b1c8bc6f0_0, v0000027b1c8bc6f0_1, v0000027b1c8bc6f0_2, v0000027b1c8bc6f0_3;
E_0000027b1c8524b0/1 .event anyedge, v0000027b1c8bd910_0, v0000027b1c8bd910_1, v0000027b1c8bd910_2, v0000027b1c8bd910_3;
E_0000027b1c8524b0/2 .event anyedge, v0000027b1c8bd050_0, v0000027b1c8bd050_1, v0000027b1c8bd050_2, v0000027b1c8bd050_3;
E_0000027b1c8524b0/3 .event anyedge, v0000027b1c8bc8d0_0, v0000027b1c8bc8d0_1, v0000027b1c8bc8d0_2, v0000027b1c8bc8d0_3;
E_0000027b1c8524b0 .event/or E_0000027b1c8524b0/0, E_0000027b1c8524b0/1, E_0000027b1c8524b0/2, E_0000027b1c8524b0/3;
L_0000027b1c8cbd00 .part o0000027b1c8620c8, 0, 8;
L_0000027b1c8cc980 .part o0000027b1c8620c8, 8, 8;
L_0000027b1c915c00 .part o0000027b1c8620c8, 16, 8;
L_0000027b1c916060 .part o0000027b1c8620c8, 24, 8;
S_0000027b1c3fd180 .scope function.vec4.s5, "count_trailing_ones" "count_trailing_ones" 5 150, 5 150 0, S_0000027b1c7a2ad0;
 .timescale 0 0;
v0000027b1c8bb0e0_0 .var "addr", 31 0;
; Variable count_trailing_ones is vec4 return value of scope S_0000027b1c3fd180
v0000027b1c8ba640_0 .var/i "k", 31 0;
TD_pmp.count_trailing_ones ;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b1c8ba640_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000027b1c8ba640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000027b1c8bb0e0_0;
    %load/vec4 v0000027b1c8ba640_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %retload/vec4 0; Load count_trailing_ones (draw_signal_vec4)
    %addi 1, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_trailing_ones (draw_signal_vec4)
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v0000027b1c8ba640_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027b1c8ba640_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000027b1c3fd310 .scope function.vec4.s32, "napot_end" "napot_end" 5 139, 5 139 0, S_0000027b1c7a2ad0;
 .timescale 0 0;
v0000027b1c8bb900_0 .var "addr", 31 0;
; Variable napot_end is vec4 return value of scope S_0000027b1c3fd310
v0000027b1c8ba8c0_0 .var "size", 31 0;
v0000027b1c8ba960_0 .var "trail_ones", 4 0;
TD_pmp.napot_end ;
    %load/vec4 v0000027b1c8bb900_0;
    %store/vec4 v0000027b1c8bb0e0_0, 0, 32;
    %callf/vec4 TD_pmp.count_trailing_ones, S_0000027b1c3fd180;
    %store/vec4 v0000027b1c8ba960_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %ix/getv 4, v0000027b1c8ba960_0;
    %shiftl 4;
    %store/vec4 v0000027b1c8ba8c0_0, 0, 32;
    %load/vec4 v0000027b1c8bb900_0;
    %store/vec4 v0000027b1c8baf00_0, 0, 32;
    %callf/vec4 TD_pmp.napot_start, S_0000027b1c3fd4a0;
    %load/vec4 v0000027b1c8ba8c0_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to napot_end (store_vec4_to_lval)
    %end;
S_0000027b1c3fd4a0 .scope function.vec4.s32, "napot_start" "napot_start" 5 128, 5 128 0, S_0000027b1c7a2ad0;
 .timescale 0 0;
v0000027b1c8baf00_0 .var "addr", 31 0;
; Variable napot_start is vec4 return value of scope S_0000027b1c3fd4a0
v0000027b1c8bbae0_0 .var "size", 31 0;
v0000027b1c8babe0_0 .var "trail_ones", 4 0;
TD_pmp.napot_start ;
    %load/vec4 v0000027b1c8baf00_0;
    %store/vec4 v0000027b1c8bb0e0_0, 0, 32;
    %callf/vec4 TD_pmp.count_trailing_ones, S_0000027b1c3fd180;
    %store/vec4 v0000027b1c8babe0_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %ix/getv 4, v0000027b1c8babe0_0;
    %shiftl 4;
    %store/vec4 v0000027b1c8bbae0_0, 0, 32;
    %load/vec4 v0000027b1c8baf00_0;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0000027b1c8bbae0_0;
    %pad/u 34;
    %subi 1, 0, 34;
    %or;
    %load/vec4 v0000027b1c8bbae0_0;
    %pad/u 34;
    %subi 1, 0, 34;
    %inv;
    %and;
    %pad/u 32;
    %ret/vec4 0, 0, 32;  Assign to napot_start (store_vec4_to_lval)
    %end;
S_0000027b1c3e51f0 .scope generate, "pmp_cfg_gen[0]" "pmp_cfg_gen[0]" 5 74, 5 74 0, S_0000027b1c7a2ad0;
 .timescale 0 0;
P_0000027b1c852570 .param/l "i" 0 5 74, +C4<00>;
L_0000027b1c8cb9e0 .part L_0000027b1c8cbd00, 7, 1;
L_0000027b1c8cc3e0 .part L_0000027b1c8cbd00, 3, 2;
L_0000027b1c8cc160 .part L_0000027b1c8cbd00, 2, 1;
L_0000027b1c8ccc00 .part L_0000027b1c8cbd00, 1, 1;
L_0000027b1c8cc340 .part L_0000027b1c8cbd00, 0, 1;
S_0000027b1c3e5380 .scope generate, "pmp_cfg_gen[1]" "pmp_cfg_gen[1]" 5 74, 5 74 0, S_0000027b1c7a2ad0;
 .timescale 0 0;
P_0000027b1c8525b0 .param/l "i" 0 5 74, +C4<01>;
L_0000027b1c8cbbc0 .part L_0000027b1c8cc980, 7, 1;
L_0000027b1c8cc2a0 .part L_0000027b1c8cc980, 3, 2;
L_0000027b1c8cc480 .part L_0000027b1c8cc980, 2, 1;
L_0000027b1c8cc5c0 .part L_0000027b1c8cc980, 1, 1;
L_0000027b1c8cbda0 .part L_0000027b1c8cc980, 0, 1;
S_0000027b1c3e5510 .scope generate, "pmp_cfg_gen[2]" "pmp_cfg_gen[2]" 5 74, 5 74 0, S_0000027b1c7a2ad0;
 .timescale 0 0;
P_0000027b1c852930 .param/l "i" 0 5 74, +C4<010>;
L_0000027b1c8cb940 .part L_0000027b1c915c00, 7, 1;
L_0000027b1c8ccde0 .part L_0000027b1c915c00, 3, 2;
L_0000027b1c8cc700 .part L_0000027b1c915c00, 2, 1;
L_0000027b1c8cba80 .part L_0000027b1c915c00, 1, 1;
L_0000027b1c8cb800 .part L_0000027b1c915c00, 0, 1;
S_0000027b1c44cb90 .scope generate, "pmp_cfg_gen[3]" "pmp_cfg_gen[3]" 5 74, 5 74 0, S_0000027b1c7a2ad0;
 .timescale 0 0;
P_0000027b1c852670 .param/l "i" 0 5 74, +C4<011>;
L_0000027b1c8cb760 .part L_0000027b1c916060, 7, 1;
L_0000027b1c8cc7a0 .part L_0000027b1c916060, 3, 2;
L_0000027b1c8cc8e0 .part L_0000027b1c916060, 2, 1;
L_0000027b1c8cca20 .part L_0000027b1c916060, 1, 1;
L_0000027b1c8cbc60 .part L_0000027b1c916060, 0, 1;
S_0000027b1c7a2c60 .scope module, "tb_riscv_cpu" "tb_riscv_cpu" 6 7;
 .timescale -9 -12;
L_0000027b1c8272b0 .functor BUFZ 32, L_0000027b1c915840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027b1c8266e0 .functor BUFZ 32, L_0000027b1c915f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027b1c8ca7c0_0 .net *"_ivl_0", 31 0, L_0000027b1c915840;  1 drivers
v0000027b1c8ca180_0 .net *"_ivl_10", 31 0, L_0000027b1c915f20;  1 drivers
v0000027b1c8c96e0_0 .net *"_ivl_13", 9 0, L_0000027b1c915d40;  1 drivers
v0000027b1c8cab80_0 .net *"_ivl_14", 11 0, L_0000027b1c915b60;  1 drivers
L_0000027b1c8cd080 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027b1c8cb440_0 .net *"_ivl_17", 1 0, L_0000027b1c8cd080;  1 drivers
v0000027b1c8cae00_0 .net *"_ivl_3", 9 0, L_0000027b1c917500;  1 drivers
v0000027b1c8cb080_0 .net *"_ivl_4", 11 0, L_0000027b1c917280;  1 drivers
L_0000027b1c8cd038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027b1c8ca540_0 .net *"_ivl_7", 1 0, L_0000027b1c8cd038;  1 drivers
v0000027b1c8c9be0_0 .var "clk", 0 0;
v0000027b1c8c9aa0 .array "dmem", 1023 0, 31 0;
v0000027b1c8cb580_0 .net "dmem_addr", 31 0, L_0000027b1c827400;  1 drivers
v0000027b1c8caea0_0 .net "dmem_rdata", 31 0, L_0000027b1c8266e0;  1 drivers
v0000027b1c8caf40_0 .net "dmem_re", 0 0, L_0000027b1c826440;  1 drivers
v0000027b1c8cb620_0 .net "dmem_wdata", 31 0, L_0000027b1c827010;  1 drivers
v0000027b1c8cb120_0 .net "dmem_we", 0 0, L_0000027b1c826a60;  1 drivers
v0000027b1c8c8f60_0 .var/i "i", 31 0;
v0000027b1c8c9b40 .array "imem", 1023 0, 31 0;
v0000027b1c8c93c0_0 .net "imem_addr", 31 0, L_0000027b1c826050;  1 drivers
v0000027b1c8ca360_0 .net "imem_data", 31 0, L_0000027b1c8272b0;  1 drivers
v0000027b1c8ca720_0 .var "rst_n", 0 0;
E_0000027b1c8536f0 .event posedge, v0000027b1c8bf1a0_0;
L_0000027b1c915840 .array/port v0000027b1c8c9b40, L_0000027b1c917280;
L_0000027b1c917500 .part L_0000027b1c826050, 2, 10;
L_0000027b1c917280 .concat [ 10 2 0 0], L_0000027b1c917500, L_0000027b1c8cd038;
L_0000027b1c915f20 .array/port v0000027b1c8c9aa0, L_0000027b1c915b60;
L_0000027b1c915d40 .part L_0000027b1c827400, 2, 10;
L_0000027b1c915b60 .concat [ 10 2 0 0], L_0000027b1c915d40, L_0000027b1c8cd080;
S_0000027b1c44cd20 .scope module, "u_dut" "riscv_cpu_top" 6 49, 7 6 0, S_0000027b1c7a2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /INPUT 32 "imem_data";
    .port_info 4 /OUTPUT 32 "dmem_addr";
    .port_info 5 /OUTPUT 32 "dmem_wdata";
    .port_info 6 /INPUT 32 "dmem_rdata";
    .port_info 7 /OUTPUT 1 "dmem_we";
    .port_info 8 /OUTPUT 1 "dmem_re";
L_0000027b1c826600 .functor BUFZ 1, L_0000027b1c8261a0, C4<0>, C4<0>, C4<0>;
L_0000027b1c826980 .functor BUFZ 32, v0000027b1c8bdd00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027b1c8cd1a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027b1c8c8790_0 .net/2u *"_ivl_0", 31 0, L_0000027b1c8cd1a0;  1 drivers
v0000027b1c8c77f0_0 .net "clk", 0 0, v0000027b1c8c9be0_0;  1 drivers
v0000027b1c8c80b0_0 .net "dmem_addr", 31 0, L_0000027b1c827400;  alias, 1 drivers
v0000027b1c8c7cf0_0 .net "dmem_rdata", 31 0, L_0000027b1c8266e0;  alias, 1 drivers
v0000027b1c8c7750_0 .net "dmem_re", 0 0, L_0000027b1c826440;  alias, 1 drivers
v0000027b1c8c88d0_0 .net "dmem_wdata", 31 0, L_0000027b1c827010;  alias, 1 drivers
v0000027b1c8c7bb0_0 .net "dmem_we", 0 0, L_0000027b1c826a60;  alias, 1 drivers
v0000027b1c8c8150_0 .net "ex_mem_alu_result", 31 0, v0000027b1c8bc010_0;  1 drivers
v0000027b1c8c79d0_0 .net "ex_mem_branch_taken", 0 0, L_0000027b1c8261a0;  1 drivers
v0000027b1c8c8a10_0 .net "ex_mem_branch_target", 31 0, v0000027b1c8bdd00_0;  1 drivers
v0000027b1c8c81f0_0 .net "ex_mem_mem_read", 0 0, v0000027b1c8be020_0;  1 drivers
v0000027b1c8c8970_0 .net "ex_mem_mem_to_reg", 0 0, v0000027b1c8bf240_0;  1 drivers
v0000027b1c8c8ab0_0 .net "ex_mem_mem_write", 0 0, v0000027b1c8be160_0;  1 drivers
v0000027b1c8c8290_0 .net "ex_mem_pc_plus4", 31 0, v0000027b1c8be3e0_0;  1 drivers
v0000027b1c8c7a70_0 .net "ex_mem_rd_addr", 4 0, v0000027b1c8bfa60_0;  1 drivers
v0000027b1c8c8bf0_0 .net "ex_mem_reg_write", 0 0, v0000027b1c8be520_0;  1 drivers
v0000027b1c8c8470_0 .net "ex_mem_rs2_data", 31 0, v0000027b1c8beb60_0;  1 drivers
v0000027b1c8c7e30_0 .net "forward_a", 1 0, v0000027b1c8be700_0;  1 drivers
v0000027b1c8c7b10_0 .net "forward_b", 1 0, v0000027b1c8be980_0;  1 drivers
v0000027b1c8c7c50_0 .net "id_ex_alu_op", 5 0, v0000027b1c8c07f0_0;  1 drivers
v0000027b1c8c7d90_0 .net "id_ex_alu_src_a", 0 0, v0000027b1c8c2550_0;  1 drivers
v0000027b1c8c7ed0_0 .net "id_ex_alu_src_b", 0 0, v0000027b1c8c0b10_0;  1 drivers
v0000027b1c8c8830_0 .net "id_ex_branch", 0 0, v0000027b1c8c25f0_0;  1 drivers
v0000027b1c8c8c90_0 .net "id_ex_flush", 0 0, v0000027b1c8bea20_0;  1 drivers
v0000027b1c8c8d30_0 .net "id_ex_imm", 31 0, v0000027b1c8c0a70_0;  1 drivers
v0000027b1c8c8330_0 .net "id_ex_jump", 0 0, v0000027b1c8c0390_0;  1 drivers
v0000027b1c8c8510_0 .net "id_ex_mem_read", 0 0, v0000027b1c8c1150_0;  1 drivers
v0000027b1c8c85b0_0 .net "id_ex_mem_to_reg", 0 0, v0000027b1c8c1830_0;  1 drivers
v0000027b1c8c8650_0 .net "id_ex_mem_write", 0 0, v0000027b1c8c0bb0_0;  1 drivers
v0000027b1c8c8dd0_0 .net "id_ex_pc", 31 0, v0000027b1c8c0f70_0;  1 drivers
v0000027b1c8c86f0_0 .net "id_ex_pc_plus4", 31 0, v0000027b1c8c1510_0;  1 drivers
v0000027b1c8c9780_0 .net "id_ex_rd_addr", 4 0, v0000027b1c8c1970_0;  1 drivers
v0000027b1c8c9820_0 .net "id_ex_reg_write", 0 0, v0000027b1c8c0890_0;  1 drivers
v0000027b1c8c90a0_0 .net "id_ex_rs1_addr", 4 0, v0000027b1c8c1a10_0;  1 drivers
v0000027b1c8cb6c0_0 .net "id_ex_rs1_data", 31 0, v0000027b1c8c2690_0;  1 drivers
v0000027b1c8cb1c0_0 .net "id_ex_rs2_addr", 4 0, v0000027b1c8c1f10_0;  1 drivers
v0000027b1c8ca4a0_0 .net "id_ex_rs2_data", 31 0, v0000027b1c8c3630_0;  1 drivers
v0000027b1c8ca680_0 .net "if_id_instr", 31 0, v0000027b1c8c2730_0;  1 drivers
v0000027b1c8c98c0_0 .net "if_id_pc", 31 0, v0000027b1c8c33b0_0;  1 drivers
v0000027b1c8cac20_0 .net "if_id_pc_plus4", 31 0, v0000027b1c8c2a50_0;  1 drivers
v0000027b1c8cb4e0_0 .net "if_id_stall", 0 0, v0000027b1c8bf600_0;  1 drivers
v0000027b1c8ca900_0 .net "imem_addr", 31 0, L_0000027b1c826050;  alias, 1 drivers
v0000027b1c8cb260_0 .net "imem_data", 31 0, L_0000027b1c8272b0;  alias, 1 drivers
v0000027b1c8c9960_0 .net "mem_wb_alu_result", 31 0, v0000027b1c8c6d50_0;  1 drivers
v0000027b1c8cb300_0 .net "mem_wb_mem_data", 31 0, v0000027b1c8c71b0_0;  1 drivers
v0000027b1c8c91e0_0 .net "mem_wb_mem_to_reg", 0 0, v0000027b1c8c5a90_0;  1 drivers
v0000027b1c8caa40_0 .net "mem_wb_pc_plus4", 31 0, v0000027b1c8c6530_0;  1 drivers
v0000027b1c8c9320_0 .net "mem_wb_rd_addr", 4 0, v0000027b1c8c67b0_0;  1 drivers
v0000027b1c8ca9a0_0 .net "mem_wb_reg_write", 0 0, v0000027b1c8c6710_0;  1 drivers
v0000027b1c8c9dc0_0 .net "pc_src", 0 0, L_0000027b1c826600;  1 drivers
v0000027b1c8cacc0_0 .net "pc_stall", 0 0, v0000027b1c8c01b0_0;  1 drivers
v0000027b1c8caae0_0 .net "pc_target", 31 0, L_0000027b1c826980;  1 drivers
v0000027b1c8ca220_0 .net "rf_rd_addr", 4 0, L_0000027b1c8264b0;  1 drivers
v0000027b1c8c9a00_0 .net "rf_rd_data", 31 0, L_0000027b1c916ba0;  1 drivers
v0000027b1c8cb3a0_0 .net "rf_reg_write", 0 0, L_0000027b1c8260c0;  1 drivers
v0000027b1c8c9140_0 .net "rf_rs1_addr", 4 0, L_0000027b1c916f60;  1 drivers
v0000027b1c8c9fa0_0 .net "rf_rs1_data", 31 0, L_0000027b1c915700;  1 drivers
v0000027b1c8cad60_0 .net "rf_rs2_addr", 4 0, L_0000027b1c915340;  1 drivers
v0000027b1c8cafe0_0 .net "rf_rs2_data", 31 0, L_0000027b1c9157a0;  1 drivers
v0000027b1c8ca2c0_0 .net "rst_n", 0 0, v0000027b1c8ca720_0;  1 drivers
L_0000027b1c9166a0 .arith/sub 32, v0000027b1c8be3e0_0, L_0000027b1c8cd1a0;
S_0000027b1c44ceb0 .scope module, "u_ex_stage" "ex_stage" 7 155, 8 6 0, S_0000027b1c44cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 6 "alu_op";
    .port_info 8 /INPUT 1 "alu_src_a";
    .port_info 9 /INPUT 1 "alu_src_b";
    .port_info 10 /INPUT 1 "mem_read";
    .port_info 11 /INPUT 1 "mem_write";
    .port_info 12 /INPUT 1 "mem_to_reg";
    .port_info 13 /INPUT 1 "reg_write";
    .port_info 14 /INPUT 1 "branch";
    .port_info 15 /INPUT 1 "jump";
    .port_info 16 /INPUT 5 "rs1_addr";
    .port_info 17 /INPUT 5 "rs2_addr";
    .port_info 18 /INPUT 5 "rd_addr";
    .port_info 19 /INPUT 32 "forward_mem_data";
    .port_info 20 /INPUT 32 "forward_wb_data";
    .port_info 21 /INPUT 2 "forward_a_sel";
    .port_info 22 /INPUT 2 "forward_b_sel";
    .port_info 23 /OUTPUT 32 "pc_plus4_out";
    .port_info 24 /OUTPUT 32 "alu_result_out";
    .port_info 25 /OUTPUT 32 "rs2_data_out";
    .port_info 26 /OUTPUT 5 "rd_addr_out";
    .port_info 27 /OUTPUT 1 "mem_read_out";
    .port_info 28 /OUTPUT 1 "mem_write_out";
    .port_info 29 /OUTPUT 1 "mem_to_reg_out";
    .port_info 30 /OUTPUT 1 "reg_write_out";
    .port_info 31 /OUTPUT 1 "branch_taken_out";
    .port_info 32 /OUTPUT 32 "branch_target_out";
L_0000027b1c826bb0 .functor AND 1, v0000027b1c8c25f0_0, v0000027b1c8bf100_0, C4<1>, C4<1>;
L_0000027b1c8261a0 .functor OR 1, L_0000027b1c826bb0, v0000027b1c8c0390_0, C4<0>, C4<0>;
L_0000027b1c8cd308 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027b1c8bda50_0 .net/2u *"_ivl_0", 1 0, L_0000027b1c8cd308;  1 drivers
L_0000027b1c8cd398 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027b1c8bbf70_0 .net/2u *"_ivl_12", 1 0, L_0000027b1c8cd398;  1 drivers
v0000027b1c8bca10_0 .net *"_ivl_14", 0 0, L_0000027b1c9153e0;  1 drivers
L_0000027b1c8cd3e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027b1c8bdaf0_0 .net/2u *"_ivl_16", 1 0, L_0000027b1c8cd3e0;  1 drivers
v0000027b1c8bcc90_0 .net *"_ivl_18", 0 0, L_0000027b1c916560;  1 drivers
v0000027b1c8bd410_0 .net *"_ivl_2", 0 0, L_0000027b1c917000;  1 drivers
v0000027b1c8bcab0_0 .net *"_ivl_20", 31 0, L_0000027b1c916100;  1 drivers
v0000027b1c8bdb90_0 .net *"_ivl_34", 0 0, L_0000027b1c826bb0;  1 drivers
L_0000027b1c8cd350 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027b1c8bbcf0_0 .net/2u *"_ivl_4", 1 0, L_0000027b1c8cd350;  1 drivers
v0000027b1c8bc5b0_0 .net *"_ivl_6", 0 0, L_0000027b1c917320;  1 drivers
v0000027b1c8bc290_0 .net *"_ivl_8", 31 0, L_0000027b1c915e80;  1 drivers
v0000027b1c8bcb50_0 .net "alu_a_final", 31 0, L_0000027b1c9152a0;  1 drivers
v0000027b1c8bcbf0_0 .net "alu_a_src", 31 0, L_0000027b1c9158e0;  1 drivers
v0000027b1c8bcdd0_0 .net "alu_b_final", 31 0, L_0000027b1c917140;  1 drivers
v0000027b1c8bbd90_0 .net "alu_op", 5 0, v0000027b1c8c07f0_0;  alias, 1 drivers
v0000027b1c8bbe30_0 .net "alu_result", 31 0, v0000027b1c8bd870_0;  1 drivers
v0000027b1c8bc010_0 .var "alu_result_out", 31 0;
v0000027b1c8be340_0 .net "alu_src_a", 0 0, v0000027b1c8c2550_0;  alias, 1 drivers
v0000027b1c8bf2e0_0 .net "alu_src_b", 0 0, v0000027b1c8c0b10_0;  alias, 1 drivers
v0000027b1c8be0c0_0 .net "branch", 0 0, v0000027b1c8c25f0_0;  alias, 1 drivers
v0000027b1c8bf100_0 .var "branch_cond", 0 0;
v0000027b1c8bde40_0 .net "branch_taken_out", 0 0, L_0000027b1c8261a0;  alias, 1 drivers
v0000027b1c8bdd00_0 .var "branch_target_out", 31 0;
v0000027b1c8bf1a0_0 .net "clk", 0 0, v0000027b1c8c9be0_0;  alias, 1 drivers
v0000027b1c8be5c0_0 .net "forward_a_sel", 1 0, v0000027b1c8be700_0;  alias, 1 drivers
v0000027b1c8bf4c0_0 .net "forward_b_sel", 1 0, v0000027b1c8be980_0;  alias, 1 drivers
v0000027b1c8bdf80_0 .net "forward_mem_data", 31 0, v0000027b1c8bc010_0;  alias, 1 drivers
v0000027b1c8bf420_0 .net "forward_wb_data", 31 0, L_0000027b1c916ba0;  alias, 1 drivers
v0000027b1c8bf740_0 .net "imm", 31 0, v0000027b1c8c0a70_0;  alias, 1 drivers
v0000027b1c8be200_0 .net "jump", 0 0, v0000027b1c8c0390_0;  alias, 1 drivers
v0000027b1c8be840_0 .net "mem_read", 0 0, v0000027b1c8c1150_0;  alias, 1 drivers
v0000027b1c8be020_0 .var "mem_read_out", 0 0;
v0000027b1c8bf6a0_0 .net "mem_to_reg", 0 0, v0000027b1c8c1830_0;  alias, 1 drivers
v0000027b1c8bf240_0 .var "mem_to_reg_out", 0 0;
v0000027b1c8bf7e0_0 .net "mem_write", 0 0, v0000027b1c8c0bb0_0;  alias, 1 drivers
v0000027b1c8be160_0 .var "mem_write_out", 0 0;
v0000027b1c8bfb00_0 .net "pc", 31 0, v0000027b1c8c0f70_0;  alias, 1 drivers
v0000027b1c8be7a0_0 .net "pc_plus4", 31 0, v0000027b1c8c1510_0;  alias, 1 drivers
v0000027b1c8be3e0_0 .var "pc_plus4_out", 31 0;
v0000027b1c8be2a0_0 .net "rd_addr", 4 0, v0000027b1c8c1970_0;  alias, 1 drivers
v0000027b1c8bfa60_0 .var "rd_addr_out", 4 0;
v0000027b1c8bdda0_0 .net "reg_write", 0 0, v0000027b1c8c0890_0;  alias, 1 drivers
v0000027b1c8be520_0 .var "reg_write_out", 0 0;
v0000027b1c8bed40_0 .net "rs1_addr", 4 0, v0000027b1c8c1a10_0;  alias, 1 drivers
v0000027b1c8bef20_0 .net "rs1_data", 31 0, v0000027b1c8c2690_0;  alias, 1 drivers
v0000027b1c8be660_0 .net "rs1_eq_rs2", 0 0, L_0000027b1c915a20;  1 drivers
v0000027b1c8bee80_0 .net "rs1_lt_rs2_signed", 0 0, L_0000027b1c915520;  1 drivers
v0000027b1c8bfba0_0 .net "rs1_lt_rs2_unsigned", 0 0, L_0000027b1c915ac0;  1 drivers
v0000027b1c8bdee0_0 .net "rs2_addr", 4 0, v0000027b1c8c1f10_0;  alias, 1 drivers
v0000027b1c8be8e0_0 .net "rs2_data", 31 0, v0000027b1c8c3630_0;  alias, 1 drivers
v0000027b1c8beb60_0 .var "rs2_data_out", 31 0;
v0000027b1c8befc0_0 .net "rs2_fwd", 31 0, L_0000027b1c9173c0;  1 drivers
v0000027b1c8bede0_0 .net "rst_n", 0 0, v0000027b1c8ca720_0;  alias, 1 drivers
E_0000027b1c8535f0/0 .event negedge, v0000027b1c8bede0_0;
E_0000027b1c8535f0/1 .event posedge, v0000027b1c8bf1a0_0;
E_0000027b1c8535f0 .event/or E_0000027b1c8535f0/0, E_0000027b1c8535f0/1;
E_0000027b1c853c30 .event anyedge, v0000027b1c8be200_0, v0000027b1c8bc150_0, v0000027b1c8bd870_0;
E_0000027b1c853730 .event anyedge, v0000027b1c8bc150_0, v0000027b1c8be660_0, v0000027b1c8bee80_0, v0000027b1c8bfba0_0;
L_0000027b1c917000 .cmp/eq 2, v0000027b1c8be700_0, L_0000027b1c8cd308;
L_0000027b1c917320 .cmp/eq 2, v0000027b1c8be700_0, L_0000027b1c8cd350;
L_0000027b1c915e80 .functor MUXZ 32, v0000027b1c8c2690_0, L_0000027b1c916ba0, L_0000027b1c917320, C4<>;
L_0000027b1c9158e0 .functor MUXZ 32, L_0000027b1c915e80, v0000027b1c8bc010_0, L_0000027b1c917000, C4<>;
L_0000027b1c9153e0 .cmp/eq 2, v0000027b1c8be980_0, L_0000027b1c8cd398;
L_0000027b1c916560 .cmp/eq 2, v0000027b1c8be980_0, L_0000027b1c8cd3e0;
L_0000027b1c916100 .functor MUXZ 32, v0000027b1c8c3630_0, L_0000027b1c916ba0, L_0000027b1c916560, C4<>;
L_0000027b1c9173c0 .functor MUXZ 32, L_0000027b1c916100, v0000027b1c8bc010_0, L_0000027b1c9153e0, C4<>;
L_0000027b1c9152a0 .functor MUXZ 32, L_0000027b1c9158e0, v0000027b1c8c0f70_0, v0000027b1c8c2550_0, C4<>;
L_0000027b1c917140 .functor MUXZ 32, L_0000027b1c9173c0, v0000027b1c8c0a70_0, v0000027b1c8c0b10_0, C4<>;
L_0000027b1c915a20 .cmp/eq 32, L_0000027b1c9158e0, L_0000027b1c9173c0;
L_0000027b1c915520 .cmp/gt.s 32, L_0000027b1c9173c0, L_0000027b1c9158e0;
L_0000027b1c915ac0 .cmp/gt 32, L_0000027b1c9173c0, L_0000027b1c9158e0;
S_0000027b1c425bf0 .scope module, "alu" "ALU" 8 70, 9 6 0, S_0000027b1c44ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 6 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
P_0000027b1c42b0a0 .param/l "ALU_ADD" 1 9 14, C4<000000>;
P_0000027b1c42b0d8 .param/l "ALU_AND" 1 9 16, C4<000010>;
P_0000027b1c42b110 .param/l "ALU_AUIPC" 1 9 31, C4<010001>;
P_0000027b1c42b148 .param/l "ALU_BEQ" 1 9 24, C4<001010>;
P_0000027b1c42b180 .param/l "ALU_BGE" 1 9 27, C4<001101>;
P_0000027b1c42b1b8 .param/l "ALU_BGEU" 1 9 29, C4<001111>;
P_0000027b1c42b1f0 .param/l "ALU_BLT" 1 9 26, C4<001100>;
P_0000027b1c42b228 .param/l "ALU_BLTU" 1 9 28, C4<001110>;
P_0000027b1c42b260 .param/l "ALU_BNE" 1 9 25, C4<001011>;
P_0000027b1c42b298 .param/l "ALU_JAL" 1 9 32, C4<010010>;
P_0000027b1c42b2d0 .param/l "ALU_JALR" 1 9 33, C4<010011>;
P_0000027b1c42b308 .param/l "ALU_LUI" 1 9 30, C4<010000>;
P_0000027b1c42b340 .param/l "ALU_OR" 1 9 17, C4<000011>;
P_0000027b1c42b378 .param/l "ALU_PASS_B" 1 9 34, C4<011000>;
P_0000027b1c42b3b0 .param/l "ALU_SLL" 1 9 19, C4<000101>;
P_0000027b1c42b3e8 .param/l "ALU_SLT" 1 9 22, C4<001000>;
P_0000027b1c42b420 .param/l "ALU_SLTU" 1 9 23, C4<001001>;
P_0000027b1c42b458 .param/l "ALU_SRA" 1 9 21, C4<000111>;
P_0000027b1c42b490 .param/l "ALU_SRL" 1 9 20, C4<000110>;
P_0000027b1c42b4c8 .param/l "ALU_SUB" 1 9 15, C4<000001>;
P_0000027b1c42b500 .param/l "ALU_XOR" 1 9 18, C4<000100>;
v0000027b1c8bd370_0 .net "a", 31 0, L_0000027b1c9152a0;  alias, 1 drivers
v0000027b1c8bc150_0 .net "alu_op", 5 0, v0000027b1c8c07f0_0;  alias, 1 drivers
v0000027b1c8bc970_0 .net "b", 31 0, L_0000027b1c917140;  alias, 1 drivers
v0000027b1c8bd870_0 .var "result", 31 0;
E_0000027b1c853830 .event anyedge, v0000027b1c8bc150_0, v0000027b1c8bd370_0, v0000027b1c8bc970_0;
S_0000027b1c441530 .scope module, "u_hazard_unit" "hazard_unit" 7 249, 10 6 0, S_0000027b1c44cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "id_ex_rs1";
    .port_info 3 /INPUT 5 "id_ex_rs2";
    .port_info 4 /INPUT 5 "id_ex_rd";
    .port_info 5 /INPUT 1 "id_ex_mem_read";
    .port_info 6 /INPUT 1 "id_ex_reg_write";
    .port_info 7 /INPUT 5 "ex_mem_rd";
    .port_info 8 /INPUT 1 "ex_mem_reg_write";
    .port_info 9 /INPUT 5 "mem_wb_rd";
    .port_info 10 /INPUT 1 "mem_wb_reg_write";
    .port_info 11 /OUTPUT 2 "forward_a";
    .port_info 12 /OUTPUT 2 "forward_b";
    .port_info 13 /OUTPUT 1 "pc_stall";
    .port_info 14 /OUTPUT 1 "if_id_stall";
    .port_info 15 /OUTPUT 1 "id_ex_stall";
    .port_info 16 /OUTPUT 1 "id_ex_flush";
v0000027b1c8be480_0 .net "clk", 0 0, v0000027b1c8c9be0_0;  alias, 1 drivers
v0000027b1c8bf560_0 .net "ex_mem_rd", 4 0, v0000027b1c8bfa60_0;  alias, 1 drivers
v0000027b1c8bf880_0 .net "ex_mem_reg_write", 0 0, v0000027b1c8be520_0;  alias, 1 drivers
v0000027b1c8be700_0 .var "forward_a", 1 0;
v0000027b1c8be980_0 .var "forward_b", 1 0;
v0000027b1c8bea20_0 .var "id_ex_flush", 0 0;
v0000027b1c8bf060_0 .net "id_ex_mem_read", 0 0, v0000027b1c8c1150_0;  alias, 1 drivers
v0000027b1c8beac0_0 .net "id_ex_rd", 4 0, v0000027b1c8c1970_0;  alias, 1 drivers
v0000027b1c8bec00_0 .net "id_ex_reg_write", 0 0, v0000027b1c8c0890_0;  alias, 1 drivers
v0000027b1c8bf920_0 .net "id_ex_rs1", 4 0, v0000027b1c8c1a10_0;  alias, 1 drivers
v0000027b1c8beca0_0 .net "id_ex_rs2", 4 0, v0000027b1c8c1f10_0;  alias, 1 drivers
v0000027b1c8bf380_0 .var "id_ex_stall", 0 0;
v0000027b1c8bf600_0 .var "if_id_stall", 0 0;
v0000027b1c8bf9c0_0 .net "mem_wb_rd", 4 0, v0000027b1c8c67b0_0;  alias, 1 drivers
v0000027b1c8c2230_0 .net "mem_wb_reg_write", 0 0, v0000027b1c8c6710_0;  alias, 1 drivers
v0000027b1c8c01b0_0 .var "pc_stall", 0 0;
v0000027b1c8c1c90_0 .net "rst_n", 0 0, v0000027b1c8ca720_0;  alias, 1 drivers
E_0000027b1c853770 .event anyedge, v0000027b1c8be840_0, v0000027b1c8be2a0_0, v0000027b1c8bed40_0, v0000027b1c8bdee0_0;
E_0000027b1c853430/0 .event anyedge, v0000027b1c8be520_0, v0000027b1c8bfa60_0, v0000027b1c8bdee0_0, v0000027b1c8c2230_0;
E_0000027b1c853430/1 .event anyedge, v0000027b1c8bf9c0_0;
E_0000027b1c853430 .event/or E_0000027b1c853430/0, E_0000027b1c853430/1;
E_0000027b1c8530b0/0 .event anyedge, v0000027b1c8be520_0, v0000027b1c8bfa60_0, v0000027b1c8bed40_0, v0000027b1c8c2230_0;
E_0000027b1c8530b0/1 .event anyedge, v0000027b1c8bf9c0_0;
E_0000027b1c8530b0 .event/or E_0000027b1c8530b0/0, E_0000027b1c8530b0/1;
S_0000027b1c4416c0 .scope module, "u_id_stage" "id_stage" 7 119, 11 6 0, S_0000027b1c44cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "rs1_data";
    .port_info 6 /INPUT 32 "rs2_data";
    .port_info 7 /OUTPUT 5 "rs1_addr";
    .port_info 8 /OUTPUT 5 "rs2_addr";
    .port_info 9 /INPUT 32 "forward_mem_data";
    .port_info 10 /INPUT 32 "forward_wb_data";
    .port_info 11 /INPUT 2 "forward_a_sel";
    .port_info 12 /INPUT 2 "forward_b_sel";
    .port_info 13 /OUTPUT 32 "pc_out";
    .port_info 14 /OUTPUT 32 "pc_plus4_out";
    .port_info 15 /OUTPUT 32 "rs1_data_out";
    .port_info 16 /OUTPUT 32 "rs2_data_out";
    .port_info 17 /OUTPUT 32 "imm_out";
    .port_info 18 /OUTPUT 5 "rs1_addr_out";
    .port_info 19 /OUTPUT 5 "rs2_addr_out";
    .port_info 20 /OUTPUT 5 "rd_addr_out";
    .port_info 21 /OUTPUT 6 "alu_op_out";
    .port_info 22 /OUTPUT 1 "alu_src_a_out";
    .port_info 23 /OUTPUT 1 "alu_src_b_out";
    .port_info 24 /OUTPUT 1 "mem_read_out";
    .port_info 25 /OUTPUT 1 "mem_write_out";
    .port_info 26 /OUTPUT 1 "mem_to_reg_out";
    .port_info 27 /OUTPUT 1 "reg_write_out";
    .port_info 28 /OUTPUT 1 "branch_out";
    .port_info 29 /OUTPUT 1 "jump_out";
    .port_info 30 /OUTPUT 1 "is_ecall";
    .port_info 31 /OUTPUT 1 "is_ebreak";
L_0000027b1c8cd230 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027b1c8c0430_0 .net/2u *"_ivl_10", 1 0, L_0000027b1c8cd230;  1 drivers
v0000027b1c8c0110_0 .net *"_ivl_12", 0 0, L_0000027b1c915fc0;  1 drivers
v0000027b1c8c22d0_0 .net *"_ivl_14", 31 0, L_0000027b1c915980;  1 drivers
L_0000027b1c8cd278 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027b1c8c09d0_0 .net/2u *"_ivl_18", 1 0, L_0000027b1c8cd278;  1 drivers
v0000027b1c8c1d30_0 .net *"_ivl_20", 0 0, L_0000027b1c916a60;  1 drivers
L_0000027b1c8cd2c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027b1c8c0250_0 .net/2u *"_ivl_22", 1 0, L_0000027b1c8cd2c0;  1 drivers
v0000027b1c8c1bf0_0 .net *"_ivl_24", 0 0, L_0000027b1c915de0;  1 drivers
v0000027b1c8c18d0_0 .net *"_ivl_26", 31 0, L_0000027b1c916b00;  1 drivers
L_0000027b1c8cd1e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027b1c8bff30_0 .net/2u *"_ivl_6", 1 0, L_0000027b1c8cd1e8;  1 drivers
v0000027b1c8c0c50_0 .net *"_ivl_8", 0 0, L_0000027b1c9162e0;  1 drivers
v0000027b1c8bffd0_0 .net "alu_op_out", 5 0, v0000027b1c8c07f0_0;  alias, 1 drivers
v0000027b1c8c1ab0_0 .net "alu_src_a_out", 0 0, v0000027b1c8c2550_0;  alias, 1 drivers
v0000027b1c8c1b50_0 .net "alu_src_b_out", 0 0, v0000027b1c8c0b10_0;  alias, 1 drivers
v0000027b1c8c04d0_0 .net "branch_out", 0 0, v0000027b1c8c25f0_0;  alias, 1 drivers
v0000027b1c8c0750_0 .net "clk", 0 0, v0000027b1c8c9be0_0;  alias, 1 drivers
v0000027b1c8c1470_0 .net "forward_a_sel", 1 0, v0000027b1c8be700_0;  alias, 1 drivers
v0000027b1c8c0930_0 .net "forward_b_sel", 1 0, v0000027b1c8be980_0;  alias, 1 drivers
v0000027b1c8c0570_0 .net "forward_mem_data", 31 0, v0000027b1c8bc010_0;  alias, 1 drivers
v0000027b1c8c15b0_0 .net "forward_wb_data", 31 0, L_0000027b1c916ba0;  alias, 1 drivers
v0000027b1c8c1dd0_0 .var "imm", 31 0;
v0000027b1c8c0a70_0 .var "imm_out", 31 0;
v0000027b1c8c0cf0_0 .net "imm_sel", 2 0, v0000027b1c8c0070_0;  1 drivers
v0000027b1c8c2190_0 .net "instr", 31 0, v0000027b1c8c2730_0;  alias, 1 drivers
v0000027b1c8c1010_0 .net "is_ebreak", 0 0, v0000027b1c8c13d0_0;  1 drivers
v0000027b1c8c0d90_0 .net "is_ecall", 0 0, v0000027b1c8c06b0_0;  1 drivers
v0000027b1c8c0e30_0 .net "jump_out", 0 0, v0000027b1c8c0390_0;  alias, 1 drivers
v0000027b1c8c11f0_0 .net "mem_read_out", 0 0, v0000027b1c8c1150_0;  alias, 1 drivers
v0000027b1c8c2370_0 .net "mem_to_reg_out", 0 0, v0000027b1c8c1830_0;  alias, 1 drivers
v0000027b1c8c0610_0 .net "mem_write_out", 0 0, v0000027b1c8c0bb0_0;  alias, 1 drivers
v0000027b1c8c0ed0_0 .net "pc", 31 0, v0000027b1c8c33b0_0;  alias, 1 drivers
v0000027b1c8c0f70_0 .var "pc_out", 31 0;
v0000027b1c8c1290_0 .net "pc_plus4", 31 0, v0000027b1c8c2a50_0;  alias, 1 drivers
v0000027b1c8c1510_0 .var "pc_plus4_out", 31 0;
v0000027b1c8c16f0_0 .net "rd_addr", 4 0, L_0000027b1c915480;  1 drivers
v0000027b1c8c1970_0 .var "rd_addr_out", 4 0;
v0000027b1c8c1330_0 .net "reg_write_out", 0 0, v0000027b1c8c0890_0;  alias, 1 drivers
v0000027b1c8c2410_0 .net "rs1_addr", 4 0, L_0000027b1c916f60;  alias, 1 drivers
v0000027b1c8c1a10_0 .var "rs1_addr_out", 4 0;
v0000027b1c8c24b0_0 .net "rs1_data", 31 0, L_0000027b1c915700;  alias, 1 drivers
v0000027b1c8c1790_0 .net "rs1_data_fwd", 31 0, L_0000027b1c916380;  1 drivers
v0000027b1c8c2690_0 .var "rs1_data_out", 31 0;
v0000027b1c8c02f0_0 .net "rs2_addr", 4 0, L_0000027b1c915340;  alias, 1 drivers
v0000027b1c8c1f10_0 .var "rs2_addr_out", 4 0;
v0000027b1c8c2050_0 .net "rs2_data", 31 0, L_0000027b1c9157a0;  alias, 1 drivers
v0000027b1c8c20f0_0 .net "rs2_data_fwd", 31 0, L_0000027b1c917640;  1 drivers
v0000027b1c8c3630_0 .var "rs2_data_out", 31 0;
v0000027b1c8c3810_0 .net "rst_n", 0 0, v0000027b1c8ca720_0;  alias, 1 drivers
E_0000027b1c8538f0 .event anyedge, v0000027b1c8c0070_0, v0000027b1c8c1e70_0;
L_0000027b1c916f60 .part v0000027b1c8c2730_0, 15, 5;
L_0000027b1c915340 .part v0000027b1c8c2730_0, 20, 5;
L_0000027b1c915480 .part v0000027b1c8c2730_0, 7, 5;
L_0000027b1c9162e0 .cmp/eq 2, v0000027b1c8be700_0, L_0000027b1c8cd1e8;
L_0000027b1c915fc0 .cmp/eq 2, v0000027b1c8be700_0, L_0000027b1c8cd230;
L_0000027b1c915980 .functor MUXZ 32, L_0000027b1c915700, L_0000027b1c916ba0, L_0000027b1c915fc0, C4<>;
L_0000027b1c916380 .functor MUXZ 32, L_0000027b1c915980, v0000027b1c8bc010_0, L_0000027b1c9162e0, C4<>;
L_0000027b1c916a60 .cmp/eq 2, v0000027b1c8be980_0, L_0000027b1c8cd278;
L_0000027b1c915de0 .cmp/eq 2, v0000027b1c8be980_0, L_0000027b1c8cd2c0;
L_0000027b1c916b00 .functor MUXZ 32, L_0000027b1c9157a0, L_0000027b1c916ba0, L_0000027b1c915de0, C4<>;
L_0000027b1c917640 .functor MUXZ 32, L_0000027b1c916b00, v0000027b1c8bc010_0, L_0000027b1c916a60, C4<>;
S_0000027b1c8c4570 .scope module, "ctrl" "control_unit" 11 86, 12 6 0, S_0000027b1c4416c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 6 "alu_op";
    .port_info 2 /OUTPUT 1 "alu_src_a";
    .port_info 3 /OUTPUT 1 "alu_src_b";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "reg_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "imm_sel";
    .port_info 11 /OUTPUT 1 "is_ecall";
    .port_info 12 /OUTPUT 1 "is_ebreak";
P_0000027b1c39aaa0 .param/l "IMM_B" 1 12 44, C4<010>;
P_0000027b1c39aad8 .param/l "IMM_I" 1 12 42, C4<000>;
P_0000027b1c39ab10 .param/l "IMM_J" 1 12 46, C4<100>;
P_0000027b1c39ab48 .param/l "IMM_S" 1 12 43, C4<001>;
P_0000027b1c39ab80 .param/l "IMM_U" 1 12 45, C4<011>;
P_0000027b1c39abb8 .param/l "OPCODE_AUIPC" 1 12 35, C4<0010111>;
P_0000027b1c39abf0 .param/l "OPCODE_BRANCH" 1 12 38, C4<1100011>;
P_0000027b1c39ac28 .param/l "OPCODE_JAL" 1 12 36, C4<1101111>;
P_0000027b1c39ac60 .param/l "OPCODE_JALR" 1 12 37, C4<1100111>;
P_0000027b1c39ac98 .param/l "OPCODE_LOAD" 1 12 30, C4<0000011>;
P_0000027b1c39acd0 .param/l "OPCODE_LUI" 1 12 34, C4<0110111>;
P_0000027b1c39ad08 .param/l "OPCODE_OP" 1 12 33, C4<0110011>;
P_0000027b1c39ad40 .param/l "OPCODE_OP_IMM" 1 12 32, C4<0010011>;
P_0000027b1c39ad78 .param/l "OPCODE_STORE" 1 12 31, C4<0100011>;
P_0000027b1c39adb0 .param/l "OPCODE_SYSTEM" 1 12 39, C4<1110011>;
v0000027b1c8c07f0_0 .var "alu_op", 5 0;
v0000027b1c8c2550_0 .var "alu_src_a", 0 0;
v0000027b1c8c0b10_0 .var "alu_src_b", 0 0;
v0000027b1c8c25f0_0 .var "branch", 0 0;
v0000027b1c8c10b0_0 .net "funct3", 2 0, L_0000027b1c916ce0;  1 drivers
v0000027b1c8c1650_0 .net "funct7", 6 0, L_0000027b1c915ca0;  1 drivers
v0000027b1c8c0070_0 .var "imm_sel", 2 0;
v0000027b1c8c1e70_0 .net "instr", 31 0, v0000027b1c8c2730_0;  alias, 1 drivers
v0000027b1c8c13d0_0 .var "is_ebreak", 0 0;
v0000027b1c8c06b0_0 .var "is_ecall", 0 0;
v0000027b1c8c0390_0 .var "jump", 0 0;
v0000027b1c8c1150_0 .var "mem_read", 0 0;
v0000027b1c8c1830_0 .var "mem_to_reg", 0 0;
v0000027b1c8c0bb0_0 .var "mem_write", 0 0;
v0000027b1c8c1fb0_0 .net "opcode", 6 0, L_0000027b1c9155c0;  1 drivers
v0000027b1c8c0890_0 .var "reg_write", 0 0;
E_0000027b1c8537b0 .event anyedge, v0000027b1c8c1fb0_0, v0000027b1c8c10b0_0, v0000027b1c8c1650_0, v0000027b1c8c1e70_0;
L_0000027b1c9155c0 .part v0000027b1c8c2730_0, 0, 7;
L_0000027b1c916ce0 .part v0000027b1c8c2730_0, 12, 3;
L_0000027b1c915ca0 .part v0000027b1c8c2730_0, 25, 7;
S_0000027b1c8c4890 .scope module, "u_if_stage" "if_stage_bp" 7 99, 13 6 0, S_0000027b1c44cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 32 "pc_target";
    .port_info 5 /INPUT 1 "branch_valid";
    .port_info 6 /INPUT 32 "branch_pc";
    .port_info 7 /INPUT 1 "branch_taken";
    .port_info 8 /INPUT 32 "branch_target";
    .port_info 9 /OUTPUT 32 "imem_addr";
    .port_info 10 /INPUT 32 "imem_data";
    .port_info 11 /OUTPUT 32 "pc_out";
    .port_info 12 /OUTPUT 32 "pc_plus4_out";
    .port_info 13 /OUTPUT 32 "instr_out";
    .port_info 14 /OUTPUT 1 "predict_taken_out";
    .port_info 15 /OUTPUT 32 "predict_target_out";
L_0000027b1c827b00 .functor AND 1, v0000027b1c8c2b90_0, v0000027b1c8c2eb0_0, C4<1>, C4<1>;
L_0000027b1c826050 .functor BUFZ 32, v0000027b1c8c6350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027b1c8c36d0_0 .net *"_ivl_1", 0 0, L_0000027b1c827b00;  1 drivers
L_0000027b1c8cd0c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027b1c8c2af0_0 .net/2u *"_ivl_4", 31 0, L_0000027b1c8cd0c8;  1 drivers
v0000027b1c8c39f0_0 .net "branch_pc", 31 0, L_0000027b1c9166a0;  1 drivers
v0000027b1c8c2c30_0 .net "branch_taken", 0 0, L_0000027b1c8261a0;  alias, 1 drivers
v0000027b1c8c2870_0 .net "branch_target", 31 0, v0000027b1c8bdd00_0;  alias, 1 drivers
v0000027b1c8c3090_0 .net "branch_valid", 0 0, L_0000027b1c8261a0;  alias, 1 drivers
v0000027b1c8c3130_0 .net "clk", 0 0, v0000027b1c8c9be0_0;  alias, 1 drivers
v0000027b1c8c3310_0 .net "imem_addr", 31 0, L_0000027b1c826050;  alias, 1 drivers
v0000027b1c8c31d0_0 .net "imem_data", 31 0, L_0000027b1c8272b0;  alias, 1 drivers
v0000027b1c8c2730_0 .var "instr_out", 31 0;
v0000027b1c8c3a90_0 .net "pc", 31 0, v0000027b1c8c6350_0;  1 drivers
v0000027b1c8c27d0_0 .net "pc_next", 31 0, L_0000027b1c916740;  1 drivers
v0000027b1c8c33b0_0 .var "pc_out", 31 0;
v0000027b1c8c29b0_0 .net "pc_plus4", 31 0, L_0000027b1c9150c0;  1 drivers
v0000027b1c8c2a50_0 .var "pc_plus4_out", 31 0;
v0000027b1c8c53b0_0 .net "pc_predicted", 31 0, L_0000027b1c916600;  1 drivers
v0000027b1c8c6350_0 .var "pc_reg", 31 0;
v0000027b1c8c5270_0 .net "pc_src", 0 0, L_0000027b1c826600;  alias, 1 drivers
v0000027b1c8c5090_0 .net "pc_stall", 0 0, v0000027b1c8c01b0_0;  alias, 1 drivers
v0000027b1c8c7110_0 .net "pc_target", 31 0, L_0000027b1c826980;  alias, 1 drivers
v0000027b1c8c72f0_0 .net "predict_taken", 0 0, v0000027b1c8c2eb0_0;  1 drivers
v0000027b1c8c65d0_0 .var "predict_taken_out", 0 0;
v0000027b1c8c56d0_0 .net "predict_target", 31 0, v0000027b1c8c3950_0;  1 drivers
v0000027b1c8c5310_0 .var "predict_target_out", 31 0;
v0000027b1c8c6850_0 .net "predict_valid", 0 0, v0000027b1c8c2b90_0;  1 drivers
v0000027b1c8c5b30_0 .net "rst_n", 0 0, v0000027b1c8ca720_0;  alias, 1 drivers
L_0000027b1c916600 .functor MUXZ 32, L_0000027b1c9150c0, v0000027b1c8c3950_0, L_0000027b1c827b00, C4<>;
L_0000027b1c9150c0 .arith/sum 32, v0000027b1c8c6350_0, L_0000027b1c8cd0c8;
L_0000027b1c916740 .functor MUXZ 32, L_0000027b1c916600, L_0000027b1c826980, L_0000027b1c826600, C4<>;
S_0000027b1c8c3f30 .scope module, "u_bp" "branch_predictor" 13 66, 14 6 0, S_0000027b1c8c4890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_target";
    .port_info 5 /OUTPUT 1 "predict_valid";
    .port_info 6 /INPUT 1 "branch_valid";
    .port_info 7 /INPUT 32 "branch_pc";
    .port_info 8 /INPUT 1 "branch_taken";
    .port_info 9 /INPUT 32 "branch_target";
    .port_info 10 /INPUT 1 "branch_is_cond";
P_0000027b1c39adf0 .param/l "ADDR_WIDTH" 0 14 8, +C4<00000000000000000000000000100000>;
P_0000027b1c39ae28 .param/l "BTB_ENTRIES" 0 14 7, +C4<00000000000000000000000000001000>;
P_0000027b1c39ae60 .param/l "STRONGLY_NOT_TAKEN" 1 14 28, C4<00>;
P_0000027b1c39ae98 .param/l "STRONGLY_TAKEN" 1 14 31, C4<11>;
P_0000027b1c39aed0 .param/l "WEAKLY_NOT_TAKEN" 1 14 29, C4<01>;
P_0000027b1c39af08 .param/l "WEAKLY_TAKEN" 1 14 30, C4<10>;
v0000027b1c8c3b30_0 .net *"_ivl_3", 26 0, L_0000027b1c9164c0;  1 drivers
L_0000027b1c8cd110 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027b1c8c3270_0 .net *"_ivl_7", 4 0, L_0000027b1c8cd110;  1 drivers
v0000027b1c8c3bd0 .array "bht", 7 0, 1 0;
L_0000027b1c8cd158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027b1c8c2e10_0 .net "branch_is_cond", 0 0, L_0000027b1c8cd158;  1 drivers
v0000027b1c8c34f0_0 .net "branch_pc", 31 0, L_0000027b1c9166a0;  alias, 1 drivers
v0000027b1c8c3450_0 .net "branch_taken", 0 0, L_0000027b1c8261a0;  alias, 1 drivers
v0000027b1c8c2cd0_0 .net "branch_target", 31 0, v0000027b1c8bdd00_0;  alias, 1 drivers
v0000027b1c8c38b0_0 .net "branch_valid", 0 0, L_0000027b1c8261a0;  alias, 1 drivers
v0000027b1c8c3c70 .array "btb_tag", 7 0, 31 0;
v0000027b1c8c3d10 .array "btb_target", 7 0, 31 0;
v0000027b1c8c2f50 .array "btb_valid", 7 0, 0 0;
v0000027b1c8c2d70_0 .net "clk", 0 0, v0000027b1c8c9be0_0;  alias, 1 drivers
v0000027b1c8c3770_0 .var/i "i", 31 0;
v0000027b1c8c2ff0_0 .net "pc", 31 0, v0000027b1c8c6350_0;  alias, 1 drivers
v0000027b1c8c3db0_0 .net "pc_index", 2 0, L_0000027b1c9176e0;  1 drivers
v0000027b1c8c3590_0 .net "pc_tag", 31 0, L_0000027b1c916920;  1 drivers
v0000027b1c8c2eb0_0 .var "predict_taken", 0 0;
v0000027b1c8c3950_0 .var "predict_target", 31 0;
v0000027b1c8c2b90_0 .var "predict_valid", 0 0;
v0000027b1c8c2910_0 .net "rst_n", 0 0, v0000027b1c8ca720_0;  alias, 1 drivers
v0000027b1c8c2f50_0 .array/port v0000027b1c8c2f50, 0;
v0000027b1c8c2f50_1 .array/port v0000027b1c8c2f50, 1;
v0000027b1c8c2f50_2 .array/port v0000027b1c8c2f50, 2;
E_0000027b1c8530f0/0 .event anyedge, v0000027b1c8c3db0_0, v0000027b1c8c2f50_0, v0000027b1c8c2f50_1, v0000027b1c8c2f50_2;
v0000027b1c8c2f50_3 .array/port v0000027b1c8c2f50, 3;
v0000027b1c8c2f50_4 .array/port v0000027b1c8c2f50, 4;
v0000027b1c8c2f50_5 .array/port v0000027b1c8c2f50, 5;
v0000027b1c8c2f50_6 .array/port v0000027b1c8c2f50, 6;
E_0000027b1c8530f0/1 .event anyedge, v0000027b1c8c2f50_3, v0000027b1c8c2f50_4, v0000027b1c8c2f50_5, v0000027b1c8c2f50_6;
v0000027b1c8c2f50_7 .array/port v0000027b1c8c2f50, 7;
v0000027b1c8c3c70_0 .array/port v0000027b1c8c3c70, 0;
v0000027b1c8c3c70_1 .array/port v0000027b1c8c3c70, 1;
v0000027b1c8c3c70_2 .array/port v0000027b1c8c3c70, 2;
E_0000027b1c8530f0/2 .event anyedge, v0000027b1c8c2f50_7, v0000027b1c8c3c70_0, v0000027b1c8c3c70_1, v0000027b1c8c3c70_2;
v0000027b1c8c3c70_3 .array/port v0000027b1c8c3c70, 3;
v0000027b1c8c3c70_4 .array/port v0000027b1c8c3c70, 4;
v0000027b1c8c3c70_5 .array/port v0000027b1c8c3c70, 5;
v0000027b1c8c3c70_6 .array/port v0000027b1c8c3c70, 6;
E_0000027b1c8530f0/3 .event anyedge, v0000027b1c8c3c70_3, v0000027b1c8c3c70_4, v0000027b1c8c3c70_5, v0000027b1c8c3c70_6;
v0000027b1c8c3c70_7 .array/port v0000027b1c8c3c70, 7;
v0000027b1c8c3d10_0 .array/port v0000027b1c8c3d10, 0;
v0000027b1c8c3d10_1 .array/port v0000027b1c8c3d10, 1;
E_0000027b1c8530f0/4 .event anyedge, v0000027b1c8c3c70_7, v0000027b1c8c3590_0, v0000027b1c8c3d10_0, v0000027b1c8c3d10_1;
v0000027b1c8c3d10_2 .array/port v0000027b1c8c3d10, 2;
v0000027b1c8c3d10_3 .array/port v0000027b1c8c3d10, 3;
v0000027b1c8c3d10_4 .array/port v0000027b1c8c3d10, 4;
v0000027b1c8c3d10_5 .array/port v0000027b1c8c3d10, 5;
E_0000027b1c8530f0/5 .event anyedge, v0000027b1c8c3d10_2, v0000027b1c8c3d10_3, v0000027b1c8c3d10_4, v0000027b1c8c3d10_5;
v0000027b1c8c3d10_6 .array/port v0000027b1c8c3d10, 6;
v0000027b1c8c3d10_7 .array/port v0000027b1c8c3d10, 7;
v0000027b1c8c3bd0_0 .array/port v0000027b1c8c3bd0, 0;
v0000027b1c8c3bd0_1 .array/port v0000027b1c8c3bd0, 1;
E_0000027b1c8530f0/6 .event anyedge, v0000027b1c8c3d10_6, v0000027b1c8c3d10_7, v0000027b1c8c3bd0_0, v0000027b1c8c3bd0_1;
v0000027b1c8c3bd0_2 .array/port v0000027b1c8c3bd0, 2;
v0000027b1c8c3bd0_3 .array/port v0000027b1c8c3bd0, 3;
v0000027b1c8c3bd0_4 .array/port v0000027b1c8c3bd0, 4;
v0000027b1c8c3bd0_5 .array/port v0000027b1c8c3bd0, 5;
E_0000027b1c8530f0/7 .event anyedge, v0000027b1c8c3bd0_2, v0000027b1c8c3bd0_3, v0000027b1c8c3bd0_4, v0000027b1c8c3bd0_5;
v0000027b1c8c3bd0_6 .array/port v0000027b1c8c3bd0, 6;
v0000027b1c8c3bd0_7 .array/port v0000027b1c8c3bd0, 7;
E_0000027b1c8530f0/8 .event anyedge, v0000027b1c8c3bd0_6, v0000027b1c8c3bd0_7;
E_0000027b1c8530f0 .event/or E_0000027b1c8530f0/0, E_0000027b1c8530f0/1, E_0000027b1c8530f0/2, E_0000027b1c8530f0/3, E_0000027b1c8530f0/4, E_0000027b1c8530f0/5, E_0000027b1c8530f0/6, E_0000027b1c8530f0/7, E_0000027b1c8530f0/8;
L_0000027b1c9176e0 .part v0000027b1c8c6350_0, 2, 3;
L_0000027b1c9164c0 .part v0000027b1c8c6350_0, 5, 27;
L_0000027b1c916920 .concat [ 27 5 0 0], L_0000027b1c9164c0, L_0000027b1c8cd110;
S_0000027b1c8c4700 .scope module, "u_mem_stage" "mem_stage" 7 192, 15 6 0, S_0000027b1c44cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "rs2_data";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /INPUT 1 "mem_to_reg";
    .port_info 9 /INPUT 1 "reg_write";
    .port_info 10 /OUTPUT 32 "dmem_addr";
    .port_info 11 /OUTPUT 32 "dmem_wdata";
    .port_info 12 /INPUT 32 "dmem_rdata";
    .port_info 13 /OUTPUT 1 "dmem_we";
    .port_info 14 /OUTPUT 1 "dmem_re";
    .port_info 15 /OUTPUT 32 "pc_plus4_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "mem_data_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 1 "mem_to_reg_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
L_0000027b1c827400 .functor BUFZ 32, v0000027b1c8bc010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027b1c827010 .functor BUFZ 32, v0000027b1c8beb60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027b1c826a60 .functor BUFZ 1, v0000027b1c8be160_0, C4<0>, C4<0>, C4<0>;
L_0000027b1c826440 .functor BUFZ 1, v0000027b1c8be020_0, C4<0>, C4<0>, C4<0>;
v0000027b1c8c51d0_0 .net "alu_result", 31 0, v0000027b1c8bc010_0;  alias, 1 drivers
v0000027b1c8c6d50_0 .var "alu_result_out", 31 0;
v0000027b1c8c5db0_0 .net "clk", 0 0, v0000027b1c8c9be0_0;  alias, 1 drivers
v0000027b1c8c6990_0 .net "dmem_addr", 31 0, L_0000027b1c827400;  alias, 1 drivers
v0000027b1c8c5f90_0 .net "dmem_rdata", 31 0, L_0000027b1c8266e0;  alias, 1 drivers
v0000027b1c8c6210_0 .net "dmem_re", 0 0, L_0000027b1c826440;  alias, 1 drivers
v0000027b1c8c6c10_0 .net "dmem_wdata", 31 0, L_0000027b1c827010;  alias, 1 drivers
v0000027b1c8c68f0_0 .net "dmem_we", 0 0, L_0000027b1c826a60;  alias, 1 drivers
v0000027b1c8c71b0_0 .var "mem_data_out", 31 0;
v0000027b1c8c5450_0 .net "mem_read", 0 0, v0000027b1c8be020_0;  alias, 1 drivers
v0000027b1c8c5950_0 .net "mem_to_reg", 0 0, v0000027b1c8bf240_0;  alias, 1 drivers
v0000027b1c8c5a90_0 .var "mem_to_reg_out", 0 0;
v0000027b1c8c6670_0 .net "mem_write", 0 0, v0000027b1c8be160_0;  alias, 1 drivers
v0000027b1c8c5e50_0 .net "pc_plus4", 31 0, v0000027b1c8be3e0_0;  alias, 1 drivers
v0000027b1c8c6530_0 .var "pc_plus4_out", 31 0;
v0000027b1c8c54f0_0 .net "rd_addr", 4 0, v0000027b1c8bfa60_0;  alias, 1 drivers
v0000027b1c8c67b0_0 .var "rd_addr_out", 4 0;
v0000027b1c8c7390_0 .net "reg_write", 0 0, v0000027b1c8be520_0;  alias, 1 drivers
v0000027b1c8c6710_0 .var "reg_write_out", 0 0;
v0000027b1c8c5770_0 .net "rs2_data", 31 0, v0000027b1c8beb60_0;  alias, 1 drivers
v0000027b1c8c5590_0 .net "rst_n", 0 0, v0000027b1c8ca720_0;  alias, 1 drivers
S_0000027b1c8c43e0 .scope module, "u_regfile" "regfile" 7 236, 16 6 0, S_0000027b1c44cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 5 "rd_addr";
    .port_info 8 /INPUT 32 "rd_data";
L_0000027b1c8cd470 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027b1c8c5630_0 .net/2u *"_ivl_0", 4 0, L_0000027b1c8cd470;  1 drivers
L_0000027b1c8cd500 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027b1c8c5130_0 .net *"_ivl_11", 1 0, L_0000027b1c8cd500;  1 drivers
L_0000027b1c8cd548 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027b1c8c5bd0_0 .net/2u *"_ivl_14", 4 0, L_0000027b1c8cd548;  1 drivers
v0000027b1c8c60d0_0 .net *"_ivl_16", 0 0, L_0000027b1c916240;  1 drivers
L_0000027b1c8cd590 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027b1c8c6e90_0 .net/2u *"_ivl_18", 31 0, L_0000027b1c8cd590;  1 drivers
v0000027b1c8c6a30_0 .net *"_ivl_2", 0 0, L_0000027b1c9167e0;  1 drivers
v0000027b1c8c6cb0_0 .net *"_ivl_20", 31 0, L_0000027b1c916c40;  1 drivers
v0000027b1c8c7070_0 .net *"_ivl_22", 6 0, L_0000027b1c915660;  1 drivers
L_0000027b1c8cd5d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027b1c8c5810_0 .net *"_ivl_25", 1 0, L_0000027b1c8cd5d8;  1 drivers
L_0000027b1c8cd4b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027b1c8c58b0_0 .net/2u *"_ivl_4", 31 0, L_0000027b1c8cd4b8;  1 drivers
v0000027b1c8c6ad0_0 .net *"_ivl_6", 31 0, L_0000027b1c916880;  1 drivers
v0000027b1c8c6fd0_0 .net *"_ivl_8", 6 0, L_0000027b1c914f80;  1 drivers
v0000027b1c8c59f0_0 .net "clk", 0 0, v0000027b1c8c9be0_0;  alias, 1 drivers
v0000027b1c8c74d0_0 .var/i "i", 31 0;
v0000027b1c8c5c70_0 .net "rd_addr", 4 0, L_0000027b1c8264b0;  alias, 1 drivers
v0000027b1c8c5d10_0 .net "rd_data", 31 0, L_0000027b1c916ba0;  alias, 1 drivers
v0000027b1c8c5ef0 .array "registers", 31 0, 31 0;
v0000027b1c8c7430_0 .net "rs1_addr", 4 0, L_0000027b1c916f60;  alias, 1 drivers
v0000027b1c8c76b0_0 .net "rs1_data", 31 0, L_0000027b1c915700;  alias, 1 drivers
v0000027b1c8c6030_0 .net "rs2_addr", 4 0, L_0000027b1c915340;  alias, 1 drivers
v0000027b1c8c7570_0 .net "rs2_data", 31 0, L_0000027b1c9157a0;  alias, 1 drivers
v0000027b1c8c7250_0 .net "rst_n", 0 0, v0000027b1c8ca720_0;  alias, 1 drivers
v0000027b1c8c6170_0 .net "we", 0 0, L_0000027b1c8260c0;  alias, 1 drivers
L_0000027b1c9167e0 .cmp/eq 5, L_0000027b1c916f60, L_0000027b1c8cd470;
L_0000027b1c916880 .array/port v0000027b1c8c5ef0, L_0000027b1c914f80;
L_0000027b1c914f80 .concat [ 5 2 0 0], L_0000027b1c916f60, L_0000027b1c8cd500;
L_0000027b1c915700 .functor MUXZ 32, L_0000027b1c916880, L_0000027b1c8cd4b8, L_0000027b1c9167e0, C4<>;
L_0000027b1c916240 .cmp/eq 5, L_0000027b1c915340, L_0000027b1c8cd548;
L_0000027b1c916c40 .array/port v0000027b1c8c5ef0, L_0000027b1c915660;
L_0000027b1c915660 .concat [ 5 2 0 0], L_0000027b1c915340, L_0000027b1c8cd5d8;
L_0000027b1c9157a0 .functor MUXZ 32, L_0000027b1c916c40, L_0000027b1c8cd590, L_0000027b1c916240, C4<>;
S_0000027b1c8c4a20 .scope module, "u_wb_stage" "wb_stage" 7 217, 17 6 0, S_0000027b1c44cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "mem_data";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 1 "mem_to_reg";
    .port_info 7 /INPUT 1 "reg_write";
    .port_info 8 /OUTPUT 5 "wb_rd_addr";
    .port_info 9 /OUTPUT 32 "wb_rd_data";
    .port_info 10 /OUTPUT 1 "wb_reg_write";
L_0000027b1c8264b0 .functor BUFZ 5, v0000027b1c8c67b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0000027b1c8260c0 .functor BUFZ 1, v0000027b1c8c6710_0, C4<0>, C4<0>, C4<0>;
L_0000027b1c8cd428 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027b1c8c62b0_0 .net/2u *"_ivl_0", 4 0, L_0000027b1c8cd428;  1 drivers
v0000027b1c8c7610_0 .net *"_ivl_2", 0 0, L_0000027b1c9170a0;  1 drivers
v0000027b1c8c4f50_0 .net *"_ivl_4", 31 0, L_0000027b1c9161a0;  1 drivers
v0000027b1c8c63f0_0 .net "alu_result", 31 0, v0000027b1c8c6d50_0;  alias, 1 drivers
v0000027b1c8c6f30_0 .net "clk", 0 0, v0000027b1c8c9be0_0;  alias, 1 drivers
v0000027b1c8c4ff0_0 .net "mem_data", 31 0, v0000027b1c8c71b0_0;  alias, 1 drivers
v0000027b1c8c6b70_0 .net "mem_to_reg", 0 0, v0000027b1c8c5a90_0;  alias, 1 drivers
v0000027b1c8c6490_0 .net "pc_plus4", 31 0, v0000027b1c8c6530_0;  alias, 1 drivers
v0000027b1c8c83d0_0 .net "rd_addr", 4 0, v0000027b1c8c67b0_0;  alias, 1 drivers
v0000027b1c8c8b50_0 .net "reg_write", 0 0, v0000027b1c8c6710_0;  alias, 1 drivers
v0000027b1c8c8010_0 .net "rst_n", 0 0, v0000027b1c8ca720_0;  alias, 1 drivers
v0000027b1c8c7890_0 .net "wb_rd_addr", 4 0, L_0000027b1c8264b0;  alias, 1 drivers
v0000027b1c8c7f70_0 .net "wb_rd_data", 31 0, L_0000027b1c916ba0;  alias, 1 drivers
v0000027b1c8c7930_0 .net "wb_reg_write", 0 0, L_0000027b1c8260c0;  alias, 1 drivers
L_0000027b1c9170a0 .cmp/eq 5, v0000027b1c8c67b0_0, L_0000027b1c8cd428;
L_0000027b1c9161a0 .functor MUXZ 32, v0000027b1c8c6d50_0, v0000027b1c8c6530_0, L_0000027b1c9170a0, C4<>;
L_0000027b1c916ba0 .functor MUXZ 32, L_0000027b1c9161a0, v0000027b1c8c71b0_0, v0000027b1c8c5a90_0, C4<>;
    .scope S_0000027b1c4381b0;
T_3 ;
    %wait E_0000027b1c8527b0;
    %load/vec4 v0000027b1c8b17a0_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 769, 0, 12;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 771, 0, 12;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 836, 0, 12;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2816, 0, 12;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2944, 0, 12;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 3857, 0, 12;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3858, 0, 12;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3859, 0, 12;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 3860, 0, 12;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.0 ;
    %load/vec4 v0000027b1c8b1660_0;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.1 ;
    %load/vec4 v0000027b1c8b1520_0;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.2 ;
    %load/vec4 v0000027b1c8b0ee0_0;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.3 ;
    %load/vec4 v0000027b1c8b08a0_0;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.4 ;
    %load/vec4 v0000027b1c8b1ac0_0;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.5 ;
    %load/vec4 v0000027b1c8b0d00_0;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.6 ;
    %load/vec4 v0000027b1c8b0440_0;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.7 ;
    %load/vec4 v0000027b1c8b0120_0;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.8 ;
    %load/vec4 v0000027b1c8b1200_0;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.9 ;
    %load/vec4 v0000027b1c8b1700_0;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.10 ;
    %load/vec4 v0000027b1c8b03a0_0;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.11 ;
    %load/vec4 v0000027b1c8b13e0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.12 ;
    %load/vec4 v0000027b1c8b1a20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.13 ;
    %load/vec4 v0000027b1c8b13e0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.14 ;
    %load/vec4 v0000027b1c8b1a20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b1c8aff40_0, 0, 32;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027b1c4381b0;
T_4 ;
    %wait E_0000027b1c8528f0;
    %load/vec4 v0000027b1c8b0760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8b1660_0, 0;
    %pushi/vec4 1073742080, 0, 32;
    %assign/vec4 v0000027b1c8b1520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8b0ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8b08a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8b1ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8b0d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8b0440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8b0120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8b1200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8b1700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8b03a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000027b1c8b13e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000027b1c8b1a20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027b1c8b13e0_0;
    %addi 1, 0, 64;
    %assign/vec4 v0000027b1c8b13e0_0, 0;
    %load/vec4 v0000027b1c8b15c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000027b1c8b1660_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b1c8b1660_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b1c8b1660_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b1c8b1660_0, 4, 5;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000027b1c8b1020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000027b1c8b0940_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.6, 8;
    %load/vec4 v0000027b1c8b0e40_0;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %load/vec4 v0000027b1c8b0120_0;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %assign/vec4 v0000027b1c8b0120_0, 0;
    %load/vec4 v0000027b1c8b0940_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.8, 8;
    %load/vec4 v0000027b1c8afcc0_0;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %load/vec4 v0000027b1c8b1200_0;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %assign/vec4 v0000027b1c8b1200_0, 0;
    %load/vec4 v0000027b1c8b1160_0;
    %assign/vec4 v0000027b1c8b1700_0, 0;
    %load/vec4 v0000027b1c8b1660_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b1c8b1660_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b1c8b1660_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b1c8b1660_0, 4, 5;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000027b1c8b1980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0000027b1c8b17a0_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 771, 0, 12;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %jmp T_4.24;
T_4.12 ;
    %load/vec4 v0000027b1c8b0a80_0;
    %assign/vec4 v0000027b1c8b1660_0, 0;
    %jmp T_4.24;
T_4.13 ;
    %load/vec4 v0000027b1c8b0a80_0;
    %assign/vec4 v0000027b1c8b0ee0_0, 0;
    %jmp T_4.24;
T_4.14 ;
    %load/vec4 v0000027b1c8b0a80_0;
    %assign/vec4 v0000027b1c8b08a0_0, 0;
    %jmp T_4.24;
T_4.15 ;
    %load/vec4 v0000027b1c8b0a80_0;
    %assign/vec4 v0000027b1c8b1ac0_0, 0;
    %jmp T_4.24;
T_4.16 ;
    %load/vec4 v0000027b1c8b0a80_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0000027b1c8b0d00_0, 0;
    %jmp T_4.24;
T_4.17 ;
    %load/vec4 v0000027b1c8b0a80_0;
    %assign/vec4 v0000027b1c8b0440_0, 0;
    %jmp T_4.24;
T_4.18 ;
    %load/vec4 v0000027b1c8b0a80_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0000027b1c8b0120_0, 0;
    %jmp T_4.24;
T_4.19 ;
    %load/vec4 v0000027b1c8b0a80_0;
    %assign/vec4 v0000027b1c8b1200_0, 0;
    %jmp T_4.24;
T_4.20 ;
    %load/vec4 v0000027b1c8b0a80_0;
    %assign/vec4 v0000027b1c8b1700_0, 0;
    %jmp T_4.24;
T_4.21 ;
    %load/vec4 v0000027b1c8b0a80_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b1c8b1a20_0, 4, 5;
    %jmp T_4.24;
T_4.22 ;
    %load/vec4 v0000027b1c8b0a80_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b1c8b1a20_0, 4, 5;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
T_4.10 ;
T_4.5 ;
T_4.3 ;
    %load/vec4 v0000027b1c8b0b20_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b1c8b03a0_0, 4, 5;
    %load/vec4 v0000027b1c8b0260_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b1c8b03a0_0, 4, 5;
    %load/vec4 v0000027b1c8afea0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027b1c8b03a0_0, 4, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027b1c44d480;
T_5 ;
    %wait E_0000027b1c8523b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8badc0_0, 0, 1;
    %load/vec4 v0000027b1c8bad20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000027b1c8ba1e0_0;
    %load/vec4 v0000027b1c8bb680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8badc0_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000027b1c8bae60_0;
    %load/vec4 v0000027b1c8bac80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8badc0_0, 0, 1;
T_5.4 ;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000027b1c44d480;
T_6 ;
    %wait E_0000027b1c8527f0;
    %load/vec4 v0000027b1c8bb7c0_0;
    %store/vec4 v0000027b1c8b9e20_0, 0, 3;
    %load/vec4 v0000027b1c8bb7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0000027b1c8ba1e0_0;
    %load/vec4 v0000027b1c8bae60_0;
    %or;
    %load/vec4 v0000027b1c8bb540_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027b1c8b9e20_0, 0, 3;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0000027b1c8ba1e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000027b1c8bae60_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.9, 9;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027b1c8b9e20_0, 0, 3;
T_6.9 ;
T_6.8 ;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0000027b1c8bad20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027b1c8b9e20_0, 0, 3;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0000027b1c8bac80_0;
    %flag_set/vec4 8;
    %load/vec4 v0000027b1c8ba000_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.13, 9;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027b1c8b9e20_0, 0, 3;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027b1c8b9e20_0, 0, 3;
T_6.14 ;
T_6.12 ;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0000027b1c8bad20_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0000027b1c8bac80_0;
    %load/vec4 v0000027b1c8ba000_0;
    %or;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.15, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027b1c8b9e20_0, 0, 3;
    %jmp T_6.16;
T_6.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027b1c8b9e20_0, 0, 3;
T_6.16 ;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0000027b1c8badc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027b1c8b9e20_0, 0, 3;
    %jmp T_6.18;
T_6.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027b1c8b9e20_0, 0, 3;
T_6.18 ;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027b1c8b9e20_0, 0, 3;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027b1c8b9e20_0, 0, 3;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027b1c44d480;
T_7 ;
    %wait E_0000027b1c851f30;
    %load/vec4 v0000027b1c8bb720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027b1c8bb7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8bb2c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000027b1c8b9e20_0;
    %assign/vec4 v0000027b1c8bb7c0_0, 0;
    %load/vec4 v0000027b1c8bb7c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0000027b1c8bb180_0;
    %assign/vec4 v0000027b1c8bb2c0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027b1c44d480;
T_8 ;
    %wait E_0000027b1c852370;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b1c8bb400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8bb5e0_0, 0, 1;
    %load/vec4 v0000027b1c8baa00_0;
    %store/vec4 v0000027b1c8ba500_0, 0, 32;
    %load/vec4 v0000027b1c8bae60_0;
    %load/vec4 v0000027b1c8bb540_0;
    %nor/r;
    %and;
    %store/vec4 v0000027b1c8ba140_0, 0, 1;
    %load/vec4 v0000027b1c8ba1e0_0;
    %load/vec4 v0000027b1c8bb540_0;
    %nor/r;
    %and;
    %store/vec4 v0000027b1c8bb4a0_0, 0, 1;
    %load/vec4 v0000027b1c8bb7c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000027b1c8bb7c0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027b1c8bb7c0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000027b1c8ba780_0, 0, 1;
    %load/vec4 v0000027b1c8baa00_0;
    %store/vec4 v0000027b1c8bb860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8bb040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8b10c0_0, 0, 1;
    %load/vec4 v0000027b1c8bb7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0000027b1c8bb540_0;
    %load/vec4 v0000027b1c8ba1e0_0;
    %load/vec4 v0000027b1c8bae60_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0000027b1c8ba460_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0000027b1c8bab40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v0000027b1c8bb400_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8bb5e0_0, 0, 1;
T_8.7 ;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0000027b1c8bac80_0;
    %flag_set/vec4 8;
    %load/vec4 v0000027b1c8ba000_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.9, 9;
    %load/vec4 v0000027b1c8b9f60_0;
    %parti/s 20, 0, 2;
    %load/vec4 v0000027b1c8bb9a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027b1c8baaa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000027b1c8bb860_0, 0, 32;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0000027b1c8b9f60_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0000027b1c8bb9a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v0000027b1c8bb400_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8bb5e0_0, 0, 1;
T_8.10 ;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0000027b1c8b9f60_0;
    %load/vec4 v0000027b1c8baaa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000027b1c8bb860_0, 0, 32;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0000027b1c8bb7c0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000027b1c8bac80_0;
    %load/vec4 v0000027b1c8ba000_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %load/vec4 v0000027b1c8b9f60_0;
    %parti/s 20, 0, 2;
    %load/vec4 v0000027b1c8bb9a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027b1c8baaa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000027b1c8bb860_0, 0, 32;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0000027b1c8b9f60_0;
    %load/vec4 v0000027b1c8baaa0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000027b1c8bb860_0, 0, 32;
T_8.12 ;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0000027b1c8bb540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %load/vec4 v0000027b1c8baa00_0;
    %store/vec4 v0000027b1c8bb860_0, 0, 32;
    %load/vec4 v0000027b1c8baa00_0;
    %store/vec4 v0000027b1c8ba500_0, 0, 32;
    %load/vec4 v0000027b1c8bae60_0;
    %store/vec4 v0000027b1c8ba140_0, 0, 1;
    %load/vec4 v0000027b1c8ba1e0_0;
    %store/vec4 v0000027b1c8bb4a0_0, 0, 1;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v0000027b1c8bb860_0;
    %store/vec4 v0000027b1c8ba500_0, 0, 32;
    %load/vec4 v0000027b1c8bae60_0;
    %store/vec4 v0000027b1c8ba140_0, 0, 1;
    %load/vec4 v0000027b1c8ba1e0_0;
    %store/vec4 v0000027b1c8bb4a0_0, 0, 1;
T_8.14 ;
    %jmp T_8.6;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8bb040_0, 0, 1;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000027b1c7a2ad0;
T_9 ;
    %wait E_0000027b1c8524b0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1c8bc8d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b1c8bc790_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000027b1c8bc790_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000027b1c8bc790_0;
    %load/vec4a v0000027b1c8bc6f0, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0000027b1c8bc790_0;
    %store/vec4a v0000027b1c8bc510, 4, 0;
    %ix/getv/s 4, v0000027b1c8bc790_0;
    %load/vec4a v0000027b1c8bc6f0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000027b1c8bc790_0;
    %store/vec4a v0000027b1c8bd910, 4, 0;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0000027b1c8bc790_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.7, 5;
    %load/vec4 v0000027b1c8bc790_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000027b1c8bd910, 4;
    %ix/getv/s 4, v0000027b1c8bc790_0;
    %store/vec4a v0000027b1c8bc8d0, 4, 0;
T_9.7 ;
    %ix/getv/s 4, v0000027b1c8bc790_0;
    %load/vec4a v0000027b1c8bd050, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %ix/getv/s 4, v0000027b1c8bc790_0;
    %store/vec4a v0000027b1c8bd910, 4, 0;
    %jmp T_9.6;
T_9.4 ;
    %ix/getv/s 4, v0000027b1c8bc790_0;
    %load/vec4a v0000027b1c8bd050, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %ix/getv/s 4, v0000027b1c8bc790_0;
    %store/vec4a v0000027b1c8bc8d0, 4, 0;
    %ix/getv/s 4, v0000027b1c8bc790_0;
    %load/vec4a v0000027b1c8bc8d0, 4;
    %addi 4, 0, 32;
    %ix/getv/s 4, v0000027b1c8bc790_0;
    %store/vec4a v0000027b1c8bd910, 4, 0;
    %jmp T_9.6;
T_9.5 ;
    %ix/getv/s 4, v0000027b1c8bc790_0;
    %load/vec4a v0000027b1c8bd050, 4;
    %store/vec4 v0000027b1c8baf00_0, 0, 32;
    %callf/vec4 TD_pmp.napot_start, S_0000027b1c3fd4a0;
    %ix/getv/s 4, v0000027b1c8bc790_0;
    %store/vec4a v0000027b1c8bc8d0, 4, 0;
    %ix/getv/s 4, v0000027b1c8bc790_0;
    %load/vec4a v0000027b1c8bd050, 4;
    %store/vec4 v0000027b1c8bb900_0, 0, 32;
    %callf/vec4 TD_pmp.napot_end, S_0000027b1c3fd310;
    %ix/getv/s 4, v0000027b1c8bc790_0;
    %store/vec4a v0000027b1c8bd910, 4, 0;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %load/vec4 v0000027b1c8bc790_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027b1c8bc790_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000027b1c7a2ad0;
T_10 ;
    %wait E_0000027b1c852630;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8bc650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8bafa0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b1c8bc3d0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000027b1c8bc3d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.1, 5;
    %ix/getv/s 4, v0000027b1c8bc3d0_0;
    %load/vec4a v0000027b1c8bc510, 4;
    %ix/getv/s 4, v0000027b1c8bc3d0_0;
    %load/vec4a v0000027b1c8bc8d0, 4;
    %load/vec4 v0000027b1c8bce70_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0000027b1c8bce70_0;
    %ix/getv/s 4, v0000027b1c8bc3d0_0;
    %load/vec4a v0000027b1c8bd910, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %ix/getv/s 4, v0000027b1c8bc3d0_0;
    %store/vec4a v0000027b1c8bc1f0, 4, 0;
    %load/vec4 v0000027b1c8bd7d0_0;
    %ix/getv/s 4, v0000027b1c8bc3d0_0;
    %load/vec4a v0000027b1c8bd690, 4;
    %and;
    %load/vec4 v0000027b1c8bd9b0_0;
    %ix/getv/s 4, v0000027b1c8bc3d0_0;
    %load/vec4a v0000027b1c8bc830, 4;
    %and;
    %or;
    %load/vec4 v0000027b1c8bd0f0_0;
    %ix/getv/s 4, v0000027b1c8bc3d0_0;
    %load/vec4a v0000027b1c8bd230, 4;
    %and;
    %or;
    %ix/getv/s 4, v0000027b1c8bc3d0_0;
    %store/vec4a v0000027b1c8bd4b0, 4, 0;
    %ix/getv/s 4, v0000027b1c8bc3d0_0;
    %load/vec4a v0000027b1c8bc1f0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8bc650_0, 0, 1;
    %ix/getv/s 4, v0000027b1c8bc3d0_0;
    %load/vec4a v0000027b1c8bd4b0, 4;
    %store/vec4 v0000027b1c8bafa0_0, 0, 1;
T_10.2 ;
    %load/vec4 v0000027b1c8bc3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027b1c8bc3d0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000027b1c7a2ad0;
T_11 ;
    %wait E_0000027b1c852470;
    %load/vec4 v0000027b1c8bc470_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0000027b1c8bc650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000027b1c8bafa0_0;
    %store/vec4 v0000027b1c82c0b0_0, 0, 1;
    %load/vec4 v0000027b1c8bafa0_0;
    %nor/r;
    %store/vec4 v0000027b1c8b9ce0_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c82c0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8b9ce0_0, 0, 1;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000027b1c8bc650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0000027b1c8bafa0_0;
    %store/vec4 v0000027b1c82c0b0_0, 0, 1;
    %load/vec4 v0000027b1c8bafa0_0;
    %nor/r;
    %store/vec4 v0000027b1c8b9ce0_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c82c0b0_0, 0, 1;
    %load/vec4 v0000027b1c8bd9b0_0;
    %load/vec4 v0000027b1c8bd7d0_0;
    %or;
    %load/vec4 v0000027b1c8bd0f0_0;
    %or;
    %store/vec4 v0000027b1c8b9ce0_0, 0, 1;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000027b1c8c3f30;
T_12 ;
    %wait E_0000027b1c8530f0;
    %load/vec4 v0000027b1c8c3db0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027b1c8c2f50, 4;
    %load/vec4 v0000027b1c8c3db0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027b1c8c3c70, 4;
    %load/vec4 v0000027b1c8c3590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c2b90_0, 0, 1;
    %load/vec4 v0000027b1c8c3db0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027b1c8c3d10, 4;
    %store/vec4 v0000027b1c8c3950_0, 0, 32;
    %load/vec4 v0000027b1c8c3db0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027b1c8c3bd0, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0000027b1c8c2eb0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8c2b90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b1c8c3950_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8c2eb0_0, 0, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000027b1c8c3f30;
T_13 ;
    %wait E_0000027b1c8535f0;
    %load/vec4 v0000027b1c8c2910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b1c8c3770_0, 0, 32;
T_13.2 ;
    %load/vec4 v0000027b1c8c3770_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0000027b1c8c3770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027b1c8c3bd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000027b1c8c3770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027b1c8c2f50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027b1c8c3770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027b1c8c3d10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027b1c8c3770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027b1c8c3c70, 0, 4;
    %load/vec4 v0000027b1c8c3770_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027b1c8c3770_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000027b1c8c38b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000027b1c8c3db0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027b1c8c2f50, 0, 4;
    %load/vec4 v0000027b1c8c2cd0_0;
    %load/vec4 v0000027b1c8c3db0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027b1c8c3d10, 0, 4;
    %load/vec4 v0000027b1c8c3590_0;
    %load/vec4 v0000027b1c8c3db0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027b1c8c3c70, 0, 4;
    %load/vec4 v0000027b1c8c3450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0000027b1c8c3db0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027b1c8c3bd0, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_13.8, 4;
    %load/vec4 v0000027b1c8c3db0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027b1c8c3bd0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0000027b1c8c3db0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027b1c8c3bd0, 0, 4;
T_13.8 ;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0000027b1c8c3db0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027b1c8c3bd0, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_13.10, 4;
    %load/vec4 v0000027b1c8c3db0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027b1c8c3bd0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0000027b1c8c3db0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027b1c8c3bd0, 0, 4;
T_13.10 ;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000027b1c8c4890;
T_14 ;
    %wait E_0000027b1c8535f0;
    %load/vec4 v0000027b1c8c5b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8c6350_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000027b1c8c5090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000027b1c8c27d0_0;
    %assign/vec4 v0000027b1c8c6350_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000027b1c8c4890;
T_15 ;
    %wait E_0000027b1c8535f0;
    %load/vec4 v0000027b1c8c5b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8c33b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8c2a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8c2730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b1c8c65d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8c5310_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000027b1c8c5090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000027b1c8c3a90_0;
    %assign/vec4 v0000027b1c8c33b0_0, 0;
    %load/vec4 v0000027b1c8c29b0_0;
    %assign/vec4 v0000027b1c8c2a50_0, 0;
    %load/vec4 v0000027b1c8c31d0_0;
    %assign/vec4 v0000027b1c8c2730_0, 0;
    %load/vec4 v0000027b1c8c72f0_0;
    %assign/vec4 v0000027b1c8c65d0_0, 0;
    %load/vec4 v0000027b1c8c56d0_0;
    %assign/vec4 v0000027b1c8c5310_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000027b1c8c4570;
T_16 ;
    %wait E_0000027b1c8537b0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8c2550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8c0b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8c1150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8c0bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8c1830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8c0890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8c25f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8c0390_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027b1c8c0070_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8c06b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8c13d0_0, 0, 1;
    %load/vec4 v0000027b1c8c1fb0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %jmp T_16.11;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c0890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c0b10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027b1c8c0070_0, 0, 3;
    %load/vec4 v0000027b1c8c10b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %jmp T_16.20;
T_16.12 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.20;
T_16.13 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.20;
T_16.14 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.20;
T_16.15 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.20;
T_16.16 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.20;
T_16.17 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.20;
T_16.18 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.20;
T_16.19 ;
    %load/vec4 v0000027b1c8c1650_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_16.21, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_16.22, 8;
T_16.21 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_16.22, 8;
 ; End of false expr.
    %blend;
T_16.22;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.20;
T_16.20 ;
    %pop/vec4 1;
    %jmp T_16.11;
T_16.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c0890_0, 0, 1;
    %load/vec4 v0000027b1c8c10b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.30, 6;
    %jmp T_16.31;
T_16.23 ;
    %load/vec4 v0000027b1c8c1650_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_16.32, 8;
    %pushi/vec4 1, 0, 6;
    %jmp/1 T_16.33, 8;
T_16.32 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_16.33, 8;
 ; End of false expr.
    %blend;
T_16.33;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.31;
T_16.24 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.31;
T_16.25 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.31;
T_16.26 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.31;
T_16.27 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.31;
T_16.28 ;
    %load/vec4 v0000027b1c8c1650_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_16.34, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_16.35, 8;
T_16.34 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_16.35, 8;
 ; End of false expr.
    %blend;
T_16.35;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.31;
T_16.29 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.31;
T_16.30 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.31;
T_16.31 ;
    %pop/vec4 1;
    %jmp T_16.11;
T_16.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c0890_0, 0, 1;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c0b10_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027b1c8c0070_0, 0, 3;
    %jmp T_16.11;
T_16.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c0890_0, 0, 1;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c2550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c0b10_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027b1c8c0070_0, 0, 3;
    %jmp T_16.11;
T_16.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c0890_0, 0, 1;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c0390_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027b1c8c0070_0, 0, 3;
    %jmp T_16.11;
T_16.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c0890_0, 0, 1;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c0b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c0390_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027b1c8c0070_0, 0, 3;
    %jmp T_16.11;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c25f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027b1c8c0070_0, 0, 3;
    %load/vec4 v0000027b1c8c10b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.41, 6;
    %jmp T_16.42;
T_16.36 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.42;
T_16.37 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.42;
T_16.38 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.42;
T_16.39 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.42;
T_16.40 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.42;
T_16.41 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %jmp T_16.42;
T_16.42 ;
    %pop/vec4 1;
    %jmp T_16.11;
T_16.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c0890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c1150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c1830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c0b10_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027b1c8c0070_0, 0, 3;
    %jmp T_16.11;
T_16.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c0bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c0b10_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000027b1c8c07f0_0, 0, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027b1c8c0070_0, 0, 3;
    %jmp T_16.11;
T_16.9 ;
    %load/vec4 v0000027b1c8c10b0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_16.43, 4;
    %load/vec4 v0000027b1c8c1e70_0;
    %parti/s 12, 20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_16.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/u;
    %jmp/1 T_16.46, 6;
    %jmp T_16.47;
T_16.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c06b0_0, 0, 1;
    %jmp T_16.47;
T_16.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c13d0_0, 0, 1;
    %jmp T_16.47;
T_16.47 ;
    %pop/vec4 1;
T_16.43 ;
    %jmp T_16.11;
T_16.11 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000027b1c4416c0;
T_17 ;
    %wait E_0000027b1c8538f0;
    %load/vec4 v0000027b1c8c0cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b1c8c1dd0_0, 0, 32;
    %jmp T_17.6;
T_17.0 ;
    %load/vec4 v0000027b1c8c2190_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027b1c8c2190_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027b1c8c1dd0_0, 0, 32;
    %jmp T_17.6;
T_17.1 ;
    %load/vec4 v0000027b1c8c2190_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027b1c8c2190_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027b1c8c2190_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027b1c8c1dd0_0, 0, 32;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0000027b1c8c2190_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027b1c8c2190_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027b1c8c2190_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027b1c8c2190_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8c1dd0_0, 0, 32;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0000027b1c8c2190_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000027b1c8c1dd0_0, 0, 32;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0000027b1c8c2190_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000027b1c8c2190_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027b1c8c2190_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027b1c8c2190_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8c1dd0_0, 0, 32;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000027b1c4416c0;
T_18 ;
    %wait E_0000027b1c8535f0;
    %load/vec4 v0000027b1c8c3810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8c0f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8c1510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8c2690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8c3630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8c0a70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027b1c8c1a10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027b1c8c1f10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027b1c8c1970_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000027b1c8c0ed0_0;
    %assign/vec4 v0000027b1c8c0f70_0, 0;
    %load/vec4 v0000027b1c8c1290_0;
    %assign/vec4 v0000027b1c8c1510_0, 0;
    %load/vec4 v0000027b1c8c1790_0;
    %assign/vec4 v0000027b1c8c2690_0, 0;
    %load/vec4 v0000027b1c8c20f0_0;
    %assign/vec4 v0000027b1c8c3630_0, 0;
    %load/vec4 v0000027b1c8c1dd0_0;
    %assign/vec4 v0000027b1c8c0a70_0, 0;
    %load/vec4 v0000027b1c8c2410_0;
    %assign/vec4 v0000027b1c8c1a10_0, 0;
    %load/vec4 v0000027b1c8c02f0_0;
    %assign/vec4 v0000027b1c8c1f10_0, 0;
    %load/vec4 v0000027b1c8c16f0_0;
    %assign/vec4 v0000027b1c8c1970_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000027b1c425bf0;
T_19 ;
    %wait E_0000027b1c853830;
    %load/vec4 v0000027b1c8bc150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b1c8bd870_0, 0, 32;
    %jmp T_19.16;
T_19.0 ;
    %load/vec4 v0000027b1c8bd370_0;
    %load/vec4 v0000027b1c8bc970_0;
    %add;
    %store/vec4 v0000027b1c8bd870_0, 0, 32;
    %jmp T_19.16;
T_19.1 ;
    %load/vec4 v0000027b1c8bd370_0;
    %load/vec4 v0000027b1c8bc970_0;
    %sub;
    %store/vec4 v0000027b1c8bd870_0, 0, 32;
    %jmp T_19.16;
T_19.2 ;
    %load/vec4 v0000027b1c8bd370_0;
    %load/vec4 v0000027b1c8bc970_0;
    %and;
    %store/vec4 v0000027b1c8bd870_0, 0, 32;
    %jmp T_19.16;
T_19.3 ;
    %load/vec4 v0000027b1c8bd370_0;
    %load/vec4 v0000027b1c8bc970_0;
    %or;
    %store/vec4 v0000027b1c8bd870_0, 0, 32;
    %jmp T_19.16;
T_19.4 ;
    %load/vec4 v0000027b1c8bd370_0;
    %load/vec4 v0000027b1c8bc970_0;
    %xor;
    %store/vec4 v0000027b1c8bd870_0, 0, 32;
    %jmp T_19.16;
T_19.5 ;
    %load/vec4 v0000027b1c8bd370_0;
    %load/vec4 v0000027b1c8bc970_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000027b1c8bd870_0, 0, 32;
    %jmp T_19.16;
T_19.6 ;
    %load/vec4 v0000027b1c8bd370_0;
    %load/vec4 v0000027b1c8bc970_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000027b1c8bd870_0, 0, 32;
    %jmp T_19.16;
T_19.7 ;
    %load/vec4 v0000027b1c8bd370_0;
    %load/vec4 v0000027b1c8bc970_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000027b1c8bd870_0, 0, 32;
    %jmp T_19.16;
T_19.8 ;
    %load/vec4 v0000027b1c8bd370_0;
    %load/vec4 v0000027b1c8bc970_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_19.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_19.18, 8;
T_19.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_19.18, 8;
 ; End of false expr.
    %blend;
T_19.18;
    %store/vec4 v0000027b1c8bd870_0, 0, 32;
    %jmp T_19.16;
T_19.9 ;
    %load/vec4 v0000027b1c8bd370_0;
    %load/vec4 v0000027b1c8bc970_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_19.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_19.20, 8;
T_19.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_19.20, 8;
 ; End of false expr.
    %blend;
T_19.20;
    %store/vec4 v0000027b1c8bd870_0, 0, 32;
    %jmp T_19.16;
T_19.10 ;
    %load/vec4 v0000027b1c8bc970_0;
    %store/vec4 v0000027b1c8bd870_0, 0, 32;
    %jmp T_19.16;
T_19.11 ;
    %load/vec4 v0000027b1c8bd370_0;
    %load/vec4 v0000027b1c8bc970_0;
    %add;
    %store/vec4 v0000027b1c8bd870_0, 0, 32;
    %jmp T_19.16;
T_19.12 ;
    %load/vec4 v0000027b1c8bd370_0;
    %addi 4, 0, 32;
    %store/vec4 v0000027b1c8bd870_0, 0, 32;
    %jmp T_19.16;
T_19.13 ;
    %load/vec4 v0000027b1c8bd370_0;
    %addi 4, 0, 32;
    %store/vec4 v0000027b1c8bd870_0, 0, 32;
    %jmp T_19.16;
T_19.14 ;
    %load/vec4 v0000027b1c8bc970_0;
    %store/vec4 v0000027b1c8bd870_0, 0, 32;
    %jmp T_19.16;
T_19.16 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000027b1c44ceb0;
T_20 ;
    %wait E_0000027b1c853730;
    %load/vec4 v0000027b1c8bbd90_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8bf100_0, 0, 1;
    %jmp T_20.7;
T_20.0 ;
    %load/vec4 v0000027b1c8be660_0;
    %store/vec4 v0000027b1c8bf100_0, 0, 1;
    %jmp T_20.7;
T_20.1 ;
    %load/vec4 v0000027b1c8be660_0;
    %nor/r;
    %store/vec4 v0000027b1c8bf100_0, 0, 1;
    %jmp T_20.7;
T_20.2 ;
    %load/vec4 v0000027b1c8bee80_0;
    %store/vec4 v0000027b1c8bf100_0, 0, 1;
    %jmp T_20.7;
T_20.3 ;
    %load/vec4 v0000027b1c8bee80_0;
    %nor/r;
    %store/vec4 v0000027b1c8bf100_0, 0, 1;
    %jmp T_20.7;
T_20.4 ;
    %load/vec4 v0000027b1c8bfba0_0;
    %store/vec4 v0000027b1c8bf100_0, 0, 1;
    %jmp T_20.7;
T_20.5 ;
    %load/vec4 v0000027b1c8bfba0_0;
    %nor/r;
    %store/vec4 v0000027b1c8bf100_0, 0, 1;
    %jmp T_20.7;
T_20.7 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000027b1c44ceb0;
T_21 ;
    %wait E_0000027b1c853c30;
    %load/vec4 v0000027b1c8be200_0;
    %load/vec4 v0000027b1c8bbd90_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000027b1c8bbe30_0;
    %parti/s 31, 1, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8bdd00_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000027b1c8bbe30_0;
    %store/vec4 v0000027b1c8bdd00_0, 0, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000027b1c44ceb0;
T_22 ;
    %wait E_0000027b1c8535f0;
    %load/vec4 v0000027b1c8bede0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8be3e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8bc010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8beb60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027b1c8bfa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b1c8be020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b1c8be160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b1c8bf240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b1c8be520_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000027b1c8be7a0_0;
    %assign/vec4 v0000027b1c8be3e0_0, 0;
    %load/vec4 v0000027b1c8bbe30_0;
    %assign/vec4 v0000027b1c8bc010_0, 0;
    %load/vec4 v0000027b1c8befc0_0;
    %assign/vec4 v0000027b1c8beb60_0, 0;
    %load/vec4 v0000027b1c8be2a0_0;
    %assign/vec4 v0000027b1c8bfa60_0, 0;
    %load/vec4 v0000027b1c8be840_0;
    %assign/vec4 v0000027b1c8be020_0, 0;
    %load/vec4 v0000027b1c8bf7e0_0;
    %assign/vec4 v0000027b1c8be160_0, 0;
    %load/vec4 v0000027b1c8bf6a0_0;
    %assign/vec4 v0000027b1c8bf240_0, 0;
    %load/vec4 v0000027b1c8bdda0_0;
    %assign/vec4 v0000027b1c8be520_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000027b1c8c4700;
T_23 ;
    %wait E_0000027b1c8535f0;
    %load/vec4 v0000027b1c8c5590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8c6530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8c6d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027b1c8c71b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027b1c8c67b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b1c8c5a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b1c8c6710_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000027b1c8c5e50_0;
    %assign/vec4 v0000027b1c8c6530_0, 0;
    %load/vec4 v0000027b1c8c51d0_0;
    %assign/vec4 v0000027b1c8c6d50_0, 0;
    %load/vec4 v0000027b1c8c5f90_0;
    %assign/vec4 v0000027b1c8c71b0_0, 0;
    %load/vec4 v0000027b1c8c54f0_0;
    %assign/vec4 v0000027b1c8c67b0_0, 0;
    %load/vec4 v0000027b1c8c5950_0;
    %assign/vec4 v0000027b1c8c5a90_0, 0;
    %load/vec4 v0000027b1c8c7390_0;
    %assign/vec4 v0000027b1c8c6710_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000027b1c8c43e0;
T_24 ;
    %wait E_0000027b1c8535f0;
    %load/vec4 v0000027b1c8c7250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b1c8c74d0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0000027b1c8c74d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027b1c8c74d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027b1c8c5ef0, 0, 4;
    %load/vec4 v0000027b1c8c74d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027b1c8c74d0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000027b1c8c6170_0;
    %load/vec4 v0000027b1c8c5c70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0000027b1c8c5d10_0;
    %load/vec4 v0000027b1c8c5c70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027b1c8c5ef0, 0, 4;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000027b1c441530;
T_25 ;
    %wait E_0000027b1c8530b0;
    %load/vec4 v0000027b1c8bf880_0;
    %load/vec4 v0000027b1c8bf560_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027b1c8bf560_0;
    %load/vec4 v0000027b1c8bf920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027b1c8be700_0, 0, 2;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000027b1c8c2230_0;
    %load/vec4 v0000027b1c8bf9c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027b1c8bf9c0_0;
    %load/vec4 v0000027b1c8bf920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027b1c8be700_0, 0, 2;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027b1c8be700_0, 0, 2;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000027b1c441530;
T_26 ;
    %wait E_0000027b1c853430;
    %load/vec4 v0000027b1c8bf880_0;
    %load/vec4 v0000027b1c8bf560_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027b1c8bf560_0;
    %load/vec4 v0000027b1c8beca0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027b1c8be980_0, 0, 2;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000027b1c8c2230_0;
    %load/vec4 v0000027b1c8bf9c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027b1c8bf9c0_0;
    %load/vec4 v0000027b1c8beca0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027b1c8be980_0, 0, 2;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027b1c8be980_0, 0, 2;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000027b1c441530;
T_27 ;
    %wait E_0000027b1c853770;
    %load/vec4 v0000027b1c8bf060_0;
    %load/vec4 v0000027b1c8beac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000027b1c8beac0_0;
    %load/vec4 v0000027b1c8bf920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000027b1c8beac0_0;
    %load/vec4 v0000027b1c8beca0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8c01b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8bf600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8bea20_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8c01b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8bf600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8bea20_0, 0, 1;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8bf380_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000027b1c7a2c60;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8c9be0_0, 0, 1;
T_28.0 ;
    %delay 5000, 0;
    %load/vec4 v0000027b1c8c9be0_0;
    %inv;
    %store/vec4 v0000027b1c8c9be0_0, 0, 1;
    %jmp T_28.0;
    %end;
    .thread T_28;
    .scope S_0000027b1c7a2c60;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b1c8ca720_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b1c8ca720_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0000027b1c7a2c60;
T_30 ;
    %wait E_0000027b1c8536f0;
    %load/vec4 v0000027b1c8cb120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000027b1c8cb620_0;
    %load/vec4 v0000027b1c8cb580_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027b1c8c9aa0, 0, 4;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000027b1c7a2c60;
T_31 ;
    %pushi/vec4 10485907, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1c8c9b40, 4, 0;
    %pushi/vec4 20971795, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1c8c9b40, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1c8c9b40, 4, 0;
    %pushi/vec4 5243411, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1c8c9b40, 4, 0;
    %pushi/vec4 4309683, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1c8c9b40, 4, 0;
    %pushi/vec4 5251107, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1c8c9b40, 4, 0;
    %pushi/vec4 8963, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1c8c9b40, 4, 0;
    %pushi/vec4 8389615, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1c8c9b40, 4, 0;
    %pushi/vec4 103810067, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1c8c9b40, 4, 0;
    %pushi/vec4 44041363, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1c8c9b40, 4, 0;
    %pushi/vec4 4292866159, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027b1c8c9b40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027b1c8c8f60_0, 0, 32;
T_31.0 ;
    %load/vec4 v0000027b1c8c8f60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_31.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000027b1c8c8f60_0;
    %store/vec4a v0000027b1c8c9aa0, 4, 0;
    %load/vec4 v0000027b1c8c8f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027b1c8c8f60_0, 0, 32;
    %jmp T_31.0;
T_31.1 ;
    %vpi_call/w 6 106 "$display", "Starting RISC-V CPU Simulation..." {0 0 0};
    %vpi_call/w 6 107 "$display", "Time\011PC\011\011Instruction" {0 0 0};
    %pushi/vec4 20, 0, 32;
T_31.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.3, 5;
    %jmp/1 T_31.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027b1c8536f0;
    %jmp T_31.2;
T_31.3 ;
    %pop/vec4 1;
    %vpi_call/w 6 112 "$display", "Simulation completed!" {0 0 0};
    %vpi_call/w 6 113 "$display", "Data memory[0] = %d", &A<v0000027b1c8c9aa0, 0> {0 0 0};
    %vpi_call/w 6 114 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_0000027b1c7a2c60;
T_32 ;
    %wait E_0000027b1c8536f0;
    %load/vec4 v0000027b1c8ca720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %vpi_call/w 6 120 "$display", "%0t\011%h\011%h", $time, v0000027b1c8c93c0_0, v0000027b1c8ca360_0 {0 0 0};
T_32.0 ;
    %jmp T_32;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "-";
    "src/utils/csr_reg.v";
    "src/utils/mmu.v";
    "src/utils/pmp.v";
    "sim/tb_riscv_cpu.v";
    "src/riscv_cpu_top.v";
    "src/pipeline/ex_stage.v";
    "src/core/ALU.v";
    "src/core/hazard_unit.v";
    "src/pipeline/id_stage.v";
    "src/core/control_unit.v";
    "src/pipeline/if_stage_bp.v";
    "src/utils/branch_predictor.v";
    "src/pipeline/mem_stage.v";
    "src/pipeline/regfile.v";
    "src/pipeline/wb_stage.v";
