// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table internal header
//
// Internal details; most calling programs do not need this header,
// unless using verilator public meta comments.

#ifndef VERILATED_VTAIGA_SIM__SYMS_H_
#define VERILATED_VTAIGA_SIM__SYMS_H_  // guard

#include "verilated.h"

// INCLUDE MODEL CLASS

#include "Vtaiga_sim.h"

// INCLUDE MODULE CLASSES
#include "Vtaiga_sim___024root.h"
#include "Vtaiga_sim___024unit.h"
#include "Vtaiga_sim_l2_memory_interface.h"
#include "Vtaiga_sim_l2_arbitration_interface.h"
#include "Vtaiga_sim_l2_requester_interface.h"
#include "Vtaiga_sim_branch_predictor_interface.h"
#include "Vtaiga_sim_ras_interface.h"
#include "Vtaiga_sim_exception_interface.h"
#include "Vtaiga_sim_tlb_interface.h"
#include "Vtaiga_sim_register_file_issue_interface__pi1.h"
#include "Vtaiga_sim_renamer_interface__N2.h"
#include "Vtaiga_sim_load_store_queue_interface.h"
#include "Vtaiga_sim_fp_renamer_interface.h"
#include "Vtaiga_sim_fp_register_file_issue_interface.h"
#include "Vtaiga_sim_axi_interface.h"
#include "Vtaiga_sim_fetch_sub_unit_interface__pi5.h"
#include "Vtaiga_sim_ls_sub_unit_interface__pi11.h"
#include "Vtaiga_sim_ls_sub_unit_interface__pi12.h"
#include "Vtaiga_sim_unit_issue_interface.h"
#include "Vtaiga_sim_unit_writeback_interface.h"
#include "Vtaiga_sim_fp_unit_writeback_interface.h"
#include "Vtaiga_sim_clz_tree.h"
#include "Vtaiga_sim_fifo_interface__D2b.h"
#include "Vtaiga_sim_fifo_interface__D20.h"
#include "Vtaiga_sim_fifo_interface__D1e.h"
#include "Vtaiga_sim_fifo_interface__D22.h"
#include "Vtaiga_sim_fifo_interface__D2c.h"
#include "Vtaiga_sim_fifo_interface__D7.h"
#include "Vtaiga_sim_fifo_interface__D23.h"
#include "Vtaiga_sim_fifo_interface__D5.h"
#include "Vtaiga_sim_fifo_interface__D3.h"
#include "Vtaiga_sim_fifo_interface__D6.h"
#include "Vtaiga_sim_fifo_interface__D12.h"
#include "Vtaiga_sim_fifo_interface__Db.h"
#include "Vtaiga_sim_fifo_interface__D52.h"
#include "Vtaiga_sim_fifo_interface__D4.h"
#include "Vtaiga_sim_fifo_interface__D110.h"
#include "Vtaiga_sim_fifo_interface__D54.h"
#include "Vtaiga_sim_unsigned_sqrt_interface__D38.h"
#include "Vtaiga_sim_fifo_interface__Db0.h"
#include "Vtaiga_sim_lfsr__W4.h"
#include "Vtaiga_sim_unsigned_division_interface.h"
#include "Vtaiga_sim_unsigned_division_interface__pi16.h"

// SYMS CLASS (contains all model state)
class Vtaiga_sim__Syms final : public VerilatedSyms {
  public:
    // INTERNAL STATE
    Vtaiga_sim* const __Vm_modelp;
    bool __Vm_didInit = false;

    // MODULE INSTANCE STATE
    Vtaiga_sim___024root           TOP;
    Vtaiga_sim_branch_predictor_interface TOP__taiga_sim__DOT__cpu__DOT__bp;
    Vtaiga_sim_renamer_interface__N2 TOP__taiga_sim__DOT__cpu__DOT__decode_rename_interface;
    Vtaiga_sim_exception_interface TOP__taiga_sim__DOT__cpu__DOT__exception__BRA__0__KET__;
    Vtaiga_sim_exception_interface TOP__taiga_sim__DOT__cpu__DOT__exception__BRA__1__KET__;
    Vtaiga_sim_fetch_sub_unit_interface__pi5 TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__bram;
    Vtaiga_sim_fifo_interface__D5  TOP__taiga_sim__DOT__cpu__DOT__fetch_block__DOT__fetch_attr_fifo;
    Vtaiga_sim_fp_renamer_interface TOP__taiga_sim__DOT__cpu__DOT__fp_decode_rename_interface;
    Vtaiga_sim_fifo_interface__D6  TOP__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__free_list;
    Vtaiga_sim_fifo_interface__D12 TOP__taiga_sim__DOT__cpu__DOT__fp_renamer_block__DOT__inuse_list;
    Vtaiga_sim_fp_register_file_issue_interface TOP__taiga_sim__DOT__cpu__DOT__fp_rf_issue;
    Vtaiga_sim_fp_unit_writeback_interface TOP__taiga_sim__DOT__cpu__DOT__fp_unit_wb__BRA__0__KET__;
    Vtaiga_sim_unit_issue_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__0__KET__;
    Vtaiga_sim_unit_issue_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__1__KET__;
    Vtaiga_sim_unit_issue_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__2__KET__;
    Vtaiga_sim_unit_issue_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__debug_fp_unit_issue__BRA__3__KET__;
    Vtaiga_sim_unsigned_division_interface__pi16 TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__div_shortened;
    Vtaiga_sim_clz_tree            TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__genblk3__DOT__frac_clz;
    Vtaiga_sim_fifo_interface__Db0 TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__input_fifo;
    Vtaiga_sim_unit_issue_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div_issue;
    Vtaiga_sim_fp_unit_writeback_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div_wb;
    Vtaiga_sim_fifo_interface__D54 TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__input_fifo;
    Vtaiga_sim_unsigned_sqrt_interface__D38 TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt__DOT__sqrt;
    Vtaiga_sim_unit_issue_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt_issue;
    Vtaiga_sim_fp_unit_writeback_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__sqrt_wb;
    Vtaiga_sim_clz_tree            TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__genblk2__DOT__frac_clz;
    Vtaiga_sim_clz_tree            TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__genblk3__DOT__frac_clz;
    Vtaiga_sim_unit_issue_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__add_issue;
    Vtaiga_sim_fifo_interface__D110 TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__fp_add_inputs_fifo;
    Vtaiga_sim_unit_issue_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__mul_issue;
    Vtaiga_sim_clz_tree            TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__pre_normalize_rs1__DOT__genblk1__DOT__frac_clz;
    Vtaiga_sim_clz_tree            TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__pre_normalize_rs2__DOT__genblk1__DOT__frac_clz;
    Vtaiga_sim_fp_unit_writeback_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__2__KET__;
    Vtaiga_sim_fp_unit_writeback_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__intermediate_unit_wb__BRA__3__KET__;
    Vtaiga_sim_fp_unit_writeback_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__i2f_wb;
    Vtaiga_sim_fp_unit_writeback_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__minmax_wb;
    Vtaiga_sim_fp_unit_writeback_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2fp_misc_inst__DOT__sign_inj_wb;
    Vtaiga_sim_unit_issue_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__class_issue;
    Vtaiga_sim_unit_writeback_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__class_wb;
    Vtaiga_sim_unit_issue_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__cmp_issue;
    Vtaiga_sim_unit_issue_interface TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__wb2int_misc_inst__DOT__f2i_issue;
    Vtaiga_sim_unsigned_division_interface TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__div;
    Vtaiga_sim_fifo_interface__D52 TOP__taiga_sim__DOT__cpu__DOT__genblk5__DOT__div_unit_block__DOT__input_fifo;
    Vtaiga_sim_fifo_interface__D4  TOP__taiga_sim__DOT__cpu__DOT__id_block__DOT__genblk1__DOT__fp_inst_id_management__DOT__oldest_fp_issued_fifo;
    Vtaiga_sim_tlb_interface       TOP__taiga_sim__DOT__cpu__DOT__itlb;
    Vtaiga_sim_ls_sub_unit_interface__pi11 TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__bram;
    Vtaiga_sim_ls_sub_unit_interface__pi12 TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__bus;
    Vtaiga_sim_fifo_interface__Db  TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__load_attributes;
    Vtaiga_sim_load_store_queue_interface TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq;
    Vtaiga_sim_fifo_interface__D2c TOP__taiga_sim__DOT__cpu__DOT__load_store_unit_block__DOT__lsq_block__DOT__lq_block__DOT__load_fifo;
    Vtaiga_sim_ras_interface       TOP__taiga_sim__DOT__cpu__DOT__ras;
    Vtaiga_sim_fifo_interface__D3  TOP__taiga_sim__DOT__cpu__DOT__ras_block__DOT__ri_fifo;
    Vtaiga_sim_fifo_interface__D6  TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__free_list;
    Vtaiga_sim_fifo_interface__D12 TOP__taiga_sim__DOT__cpu__DOT__renamer_block__DOT__inuse_list;
    Vtaiga_sim_register_file_issue_interface__pi1 TOP__taiga_sim__DOT__cpu__DOT__rf_issue;
    Vtaiga_sim_unit_issue_interface TOP__taiga_sim__DOT__cpu__DOT__unit_issue__BRA__1__KET__;
    Vtaiga_sim_unit_issue_interface TOP__taiga_sim__DOT__cpu__DOT__unit_issue__BRA__4__KET__;
    Vtaiga_sim_unit_issue_interface TOP__taiga_sim__DOT__cpu__DOT__unit_issue__BRA__5__KET__;
    Vtaiga_sim_unit_writeback_interface TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__0__KET__;
    Vtaiga_sim_unit_writeback_interface TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__1__KET__;
    Vtaiga_sim_unit_writeback_interface TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__2__KET__;
    Vtaiga_sim_unit_writeback_interface TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__3__KET__;
    Vtaiga_sim_unit_writeback_interface TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__4__KET__;
    Vtaiga_sim_unit_writeback_interface TOP__taiga_sim__DOT__cpu__DOT__unit_wb__BRA__5__KET__;
    Vtaiga_sim_l2_requester_interface TOP__taiga_sim__DOT__l2__BRA__0__KET__;
    Vtaiga_sim_l2_requester_interface TOP__taiga_sim__DOT__l2__BRA__1__KET__;
    Vtaiga_sim_l2_arbitration_interface TOP__taiga_sim__DOT__l2_arb__DOT__arb;
    Vtaiga_sim_fifo_interface__D7  TOP__taiga_sim__DOT__l2_arb__DOT__data_attributes;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_read_index;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_write_index;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__1__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_read_index;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__1__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_write_index;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__lfsr_read_index;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__lfsr_write_index;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__1__KET____DOT__input_data_fifo__DOT__genblk1__DOT__lfsr_read_index;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__1__KET____DOT__input_data_fifo__DOT__genblk1__DOT__lfsr_write_index;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__0__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__lfsr_read_index;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__0__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__lfsr_write_index;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__1__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__lfsr_read_index;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__genblk4__BRA__1__KET____DOT__inv_response_fifo__DOT__genblk1__DOT__lfsr_write_index;
    Vtaiga_sim_fifo_interface__D20 TOP__taiga_sim__DOT__l2_arb__DOT__input_data_fifos__BRA__0__KET__;
    Vtaiga_sim_fifo_interface__D20 TOP__taiga_sim__DOT__l2_arb__DOT__input_data_fifos__BRA__1__KET__;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__lfsr_read_index;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__lfsr_write_index;
    Vtaiga_sim_fifo_interface__D2b TOP__taiga_sim__DOT__l2_arb__DOT__input_fifos__BRA__0__KET__;
    Vtaiga_sim_fifo_interface__D2b TOP__taiga_sim__DOT__l2_arb__DOT__input_fifos__BRA__1__KET__;
    Vtaiga_sim_fifo_interface__D1e TOP__taiga_sim__DOT__l2_arb__DOT__inv_response_fifos__BRA__0__KET__;
    Vtaiga_sim_fifo_interface__D1e TOP__taiga_sim__DOT__l2_arb__DOT__inv_response_fifos__BRA__1__KET__;
    Vtaiga_sim_fifo_interface__D2c TOP__taiga_sim__DOT__l2_arb__DOT__mem_addr_fifo;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__lfsr_read_index;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__lfsr_write_index;
    Vtaiga_sim_fifo_interface__D20 TOP__taiga_sim__DOT__l2_arb__DOT__mem_data_fifo;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__lfsr_read_index;
    Vtaiga_sim_lfsr__W4            TOP__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__lfsr_write_index;
    Vtaiga_sim_fifo_interface__D23 TOP__taiga_sim__DOT__l2_arb__DOT__mem_returndata_fifo;
    Vtaiga_sim_fifo_interface__D22 TOP__taiga_sim__DOT__l2_arb__DOT__returndata_fifos__BRA__0__KET__;
    Vtaiga_sim_fifo_interface__D22 TOP__taiga_sim__DOT__l2_arb__DOT__returndata_fifos__BRA__1__KET__;
    Vtaiga_sim_axi_interface       TOP__taiga_sim__DOT__m_axi;
    Vtaiga_sim_l2_memory_interface TOP__taiga_sim__DOT__mem;

    // SCOPE NAMES
    VerilatedScope __Vscope_taiga_sim__cpu__decode_and_issue_block;
    VerilatedScope __Vscope_taiga_sim__cpu__decode_and_issue_block__decode_uses_rd_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__decode_and_issue_block__instruction_issued_with_rd_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__decode_and_issue_block__ls_input_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fetch_block;
    VerilatedScope __Vscope_taiga_sim__cpu__fetch_block__attributes_fifo;
    VerilatedScope __Vscope_taiga_sim__cpu__fetch_block__attributes_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fetch_block__attributes_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fetch_block__attributes_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fetch_block__spurious_fetch_complete_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fp_renamer_block__free_list_fifo;
    VerilatedScope __Vscope_taiga_sim__cpu__fp_renamer_block__free_list_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fp_renamer_block__free_list_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fp_renamer_block__inuse_list_fifo;
    VerilatedScope __Vscope_taiga_sim__cpu__fp_renamer_block__inuse_list_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fp_renamer_block__inuse_list_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fp_renamer_block__inuse_list_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fpu_block__fpu_block__div_sqrt_inst__div__fp_div_input_fifo;
    VerilatedScope __Vscope_taiga_sim__cpu__fpu_block__fpu_block__div_sqrt_inst__div__fp_div_input_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fpu_block__fpu_block__div_sqrt_inst__div__fp_div_input_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fpu_block__fpu_block__div_sqrt_inst__div__fp_div_input_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fpu_block__fpu_block__div_sqrt_inst__sqrt__sqrt_input_fifo;
    VerilatedScope __Vscope_taiga_sim__cpu__fpu_block__fpu_block__div_sqrt_inst__sqrt__sqrt_input_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fpu_block__fpu_block__div_sqrt_inst__sqrt__sqrt_input_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fpu_block__fpu_block__div_sqrt_inst__sqrt__sqrt_input_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fpu_block__fpu_block__fp_madd_inst__add_input_fifo;
    VerilatedScope __Vscope_taiga_sim__cpu__fpu_block__fpu_block__fp_madd_inst__add_input_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fpu_block__fpu_block__fp_madd_inst__add_input_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fpu_block__fpu_block__fp_madd_inst__add_input_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__fpu_block__fpu_block__norm_round_inst;
    VerilatedScope __Vscope_taiga_sim__cpu__genblk5__div_unit_block__div_input_fifo;
    VerilatedScope __Vscope_taiga_sim__cpu__genblk5__div_unit_block__div_input_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__genblk5__div_unit_block__div_input_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__genblk5__div_unit_block__div_input_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__id_block;
    VerilatedScope __Vscope_taiga_sim__cpu__id_block__decode_advanced_without_id_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__id_block__genblk1__fp_inst_id_management__fp_issued_id_fifo;
    VerilatedScope __Vscope_taiga_sim__cpu__id_block__genblk1__fp_inst_id_management__fp_issued_id_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__id_block__genblk1__fp_inst_id_management__fp_issued_id_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__id_block__genblk1__fp_inst_id_management__fp_issued_id_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__id_block__pc_id_assigned_without_pc_id_available_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__load_store_unit_block;
    VerilatedScope __Vscope_taiga_sim__cpu__load_store_unit_block__attributes_fifo;
    VerilatedScope __Vscope_taiga_sim__cpu__load_store_unit_block__attributes_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__load_store_unit_block__attributes_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__load_store_unit_block__attributes_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__load_store_unit_block__invalid_ls_address_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__load_store_unit_block__lsq_block__lq_block__load_queue_fifo;
    VerilatedScope __Vscope_taiga_sim__cpu__load_store_unit_block__lsq_block__lq_block__load_queue_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__load_store_unit_block__lsq_block__lq_block__load_queue_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__load_store_unit_block__lsq_block__lq_block__load_queue_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__load_store_unit_block__spurious_load_complete_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__ras_block__read_index_fifo;
    VerilatedScope __Vscope_taiga_sim__cpu__ras_block__read_index_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__ras_block__read_index_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__ras_block__read_index_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__register_file_block;
    VerilatedScope __Vscope_taiga_sim__cpu__register_file_block__register_file_gen__BRA__0__KET____reg_group;
    VerilatedScope __Vscope_taiga_sim__cpu__register_file_block__register_file_gen__BRA__0__KET____reg_group__write_to_zero_reg_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__register_file_block__register_file_gen__BRA__1__KET____reg_group;
    VerilatedScope __Vscope_taiga_sim__cpu__register_file_block__register_file_gen__BRA__1__KET____reg_group__write_to_zero_reg_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__register_file_block__write_to_rd_zero_assertion__BRA__0__KET__;
    VerilatedScope __Vscope_taiga_sim__cpu__register_file_block__write_to_rd_zero_assertion__BRA__1__KET__;
    VerilatedScope __Vscope_taiga_sim__cpu__renamer_block;
    VerilatedScope __Vscope_taiga_sim__cpu__renamer_block__free_list_fifo;
    VerilatedScope __Vscope_taiga_sim__cpu__renamer_block__free_list_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__renamer_block__free_list_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__renamer_block__inuse_list_fifo;
    VerilatedScope __Vscope_taiga_sim__cpu__renamer_block__inuse_list_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__renamer_block__inuse_list_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__renamer_block__inuse_list_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__renamer_block__rename_rd_zero_assertion;
    VerilatedScope __Vscope_taiga_sim__cpu__renamer_block__rename_rs_zero_assertion__BRA__0__KET__;
    VerilatedScope __Vscope_taiga_sim__cpu__renamer_block__rename_rs_zero_assertion__BRA__1__KET__;
    VerilatedScope __Vscope_taiga_sim__l2_arb__data_attributes_fifo;
    VerilatedScope __Vscope_taiga_sim__l2_arb__data_attributes_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__data_attributes_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__data_attributes_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk1__BRA__0__KET____input_fifo;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk1__BRA__0__KET____input_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk1__BRA__0__KET____input_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk1__BRA__0__KET____input_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk1__BRA__1__KET____input_fifo;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk1__BRA__1__KET____input_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk2__BRA__0__KET____input_data_fifo;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk2__BRA__0__KET____input_data_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk2__BRA__0__KET____input_data_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk2__BRA__0__KET____input_data_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk2__BRA__1__KET____input_data_fifo;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk2__BRA__1__KET____input_data_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk4__BRA__0__KET____inv_response_fifo;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk4__BRA__0__KET____inv_response_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk4__BRA__0__KET____inv_response_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk4__BRA__0__KET____inv_response_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk4__BRA__1__KET____inv_response_fifo;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk4__BRA__1__KET____inv_response_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk4__BRA__1__KET____inv_response_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk4__BRA__1__KET____inv_response_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk5__BRA__0__KET____returndata_fifo;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk5__BRA__0__KET____returndata_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk5__BRA__0__KET____returndata_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk5__BRA__0__KET____returndata_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk5__BRA__1__KET____returndata_fifo;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk5__BRA__1__KET____returndata_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk5__BRA__1__KET____returndata_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__genblk5__BRA__1__KET____returndata_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__input_fifo;
    VerilatedScope __Vscope_taiga_sim__l2_arb__input_fifo__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__input_fifo__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__input_fifo__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__mem_data;
    VerilatedScope __Vscope_taiga_sim__l2_arb__mem_data__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__mem_data__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__mem_data__fifo_underflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__mem_returndata;
    VerilatedScope __Vscope_taiga_sim__l2_arb__mem_returndata__fifo_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__mem_returndata__fifo_potenial_push_overflow_assertion;
    VerilatedScope __Vscope_taiga_sim__l2_arb__mem_returndata__fifo_underflow_assertion;

    // CONSTRUCTORS
    Vtaiga_sim__Syms(VerilatedContext* contextp, const char* namep, Vtaiga_sim* modelp);
    ~Vtaiga_sim__Syms();

    // METHODS
    const char* name() { return TOP.name(); }
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);

#endif  // guard
