{"vcs1":{"timestamp_begin":1680566073.431342263, "rt":0.65, "ut":0.18, "st":0.08}}
{"vcselab":{"timestamp_begin":1680566074.139566300, "rt":0.52, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1680566074.712296299, "rt":0.18, "ut":0.07, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680566073.068979959}
{"VCS_COMP_START_TIME": 1680566073.068979959}
{"VCS_COMP_END_TIME": 1680566074.958094306}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338324}}
{"stitch_vcselab": {"peak_mem": 238992}}
