LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY ALU IS
PORT( Op_code : IN STD_LOGIC_VECTOR( 2 DOWNTO 0 );
A, B : IN STD_LOGIC_VECTOR( 31 DOWNTO 0 );
Y : OUT STD_LOGIC_VECTOR( 31 DOWNTO 0 ) );
END ALU;

-- Architecture

architecture ALU_arch of ALU is
begin
	-- ALU process
	process
	begin
		case(Op_code) is
			when "000" =>
				Y <= A;
			when  "001" =>
				Y <= A+B;
			when "010" =>
				Y <= A-B;
			when "011" =>
				Y <= A and B;
			when "100" =>
				Y <= A or B;
			when "101" =>
				Y <= A+1;
			when "110" =>
				Y <= A-1;
			when "111" =>
				Y <= B;
			when others =>
				Y <= "UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU";
		end case;
	end process;
end ALU_arch;