
---------- Begin Simulation Statistics ----------
final_tick                                47427858000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79163                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738308                       # Number of bytes of host memory used
host_op_rate                                    79491                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   799.48                       # Real time elapsed on the host
host_tick_rate                               59323189                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63289064                       # Number of instructions simulated
sim_ops                                      63552037                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.047428                       # Number of seconds simulated
sim_ticks                                 47427858000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.703810                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               11787140                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            13915714                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2829439                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13022651                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            961809                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         969481                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7672                       # Number of indirect misses.
system.cpu0.branchPred.lookups               16075775                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         4033                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         65828                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1525713                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8105749                       # Number of branches committed
system.cpu0.commit.bw_lim_events               315341                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         197965                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       24176254                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            52851225                       # Number of instructions committed
system.cpu0.commit.committedOps              52917031                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     89115381                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.593804                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.073877                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     59371133     66.62%     66.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15630577     17.54%     84.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8872363      9.96%     94.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3674045      4.12%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       590582      0.66%     98.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       450508      0.51%     99.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        93827      0.11%     99.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       117005      0.13%     99.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       315341      0.35%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     89115381                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5636177                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1603918                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50306151                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5139563                       # Number of loads committed
system.cpu0.commit.membars                     131679                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       131688      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39928239     75.45%     75.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6136      0.01%     75.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8240      0.02%     75.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1572864      2.97%     78.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2359302      4.46%     83.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        851984      1.61%     84.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       786432      1.49%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5139833      9.71%     95.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2066718      3.91%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        65558      0.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52917031                       # Class of committed instruction
system.cpu0.commit.refs                       7272138                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   52851225                       # Number of Instructions Simulated
system.cpu0.committedOps                     52917031                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.771394                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.771394                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             28263068                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1304107                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            10355058                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              83654927                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15974311                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 45893135                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1526029                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2591098                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1058526                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   16075775                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 11535239                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     76367876                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               101617                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      94507835                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5659512                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.171712                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          13517225                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          12748949                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.009480                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          92715069                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.020048                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.295637                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                39978452     43.12%     43.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                30916605     33.35%     76.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11942752     12.88%     89.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4744569      5.12%     94.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1881939      2.03%     96.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1500550      1.62%     98.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1746610      1.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     855      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2737      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            92715069                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 11785379                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3664456                       # number of floating regfile writes
system.cpu0.idleCycles                         905282                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1676289                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11343287                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.763594                       # Inst execution rate
system.cpu0.iew.exec_refs                    10813555                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2757132                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               25489743                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8294875                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66494                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           433975                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3368230                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           77092725                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8056423                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1480749                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             71487984                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 94925                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                92753                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1526029                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               405182                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         5609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          243999                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1790                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          340                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           91                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3155312                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1235655                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           340                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        72524                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1603765                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 54776696                       # num instructions consuming a value
system.cpu0.iew.wb_count                     70921742                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821603                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 45004686                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.757546                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      71001903                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                82190677                       # number of integer regfile reads
system.cpu0.int_regfile_writes               54230405                       # number of integer regfile writes
system.cpu0.ipc                              0.564527                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.564527                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           131824      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             54966598     75.33%     75.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6166      0.01%     75.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8249      0.01%     75.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1767772      2.42%     77.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3245220      4.45%     82.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             993474      1.36%     83.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            882524      1.21%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     84.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8148470     11.17%     96.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2752473      3.77%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          65926      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            30      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              72968734                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                6955137                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           13910091                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      6909616                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           8436419                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     377891                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005179                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 337483     89.31%     89.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  5570      1.47%     90.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  10592      2.80%     93.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   26      0.01%     93.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                   78      0.02%     93.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   73      0.02%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     93.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 21907      5.80%     99.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2156      0.57%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              66259664                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         225379148                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     64012126                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         92832222                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  76894430                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 72968734                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             198295                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       24175690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           258812                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           330                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      7121424                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     92715069                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.787021                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.146225                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           50220843     54.17%     54.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24473139     26.40%     80.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11788905     12.72%     93.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2701888      2.91%     96.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1753562      1.89%     98.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1176303      1.27%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             354091      0.38%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             178892      0.19%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              67446      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       92715069                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.779411                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           508843                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          160295                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8294875                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3368230                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10376734                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5570590                       # number of misc regfile writes
system.cpu0.numCycles                        93620351                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1235366                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               27059754                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             43415073                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                893637                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                18741560                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                116073                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7011                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            106493885                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              80932044                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           65467386                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 43962838                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                125882                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1526029                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              1402794                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                22052308                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         12194521                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        94299364                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         22094                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               548                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2057989                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           546                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   165891674                       # The number of ROB reads
system.cpu0.rob.rob_writes                  157786544                       # The number of ROB writes
system.cpu0.timesIdled                          11038                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  135                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.980701                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                1018290                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1072102                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           181687                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1326280                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11168                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14658                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3490                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1631912                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1855                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         65667                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           174072                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    931510                       # Number of branches committed
system.cpu1.commit.bw_lim_events                23135                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197247                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1529338                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3814708                       # Number of instructions committed
system.cpu1.commit.committedOps               3880438                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     24064886                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.161249                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.644619                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     22037256     91.57%     91.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1067936      4.44%     96.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       393877      1.64%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       382956      1.59%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       120709      0.50%     99.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        29317      0.12%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6521      0.03%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3179      0.01%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        23135      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     24064886                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               17114                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3599050                       # Number of committed integer instructions.
system.cpu1.commit.loads                       989298                       # Number of loads committed
system.cpu1.commit.membars                     131340                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       131340      3.38%      3.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2339913     60.30%     63.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.02%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1054959     27.19%     90.89% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        353534      9.11%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3880438                       # Class of committed instruction
system.cpu1.commit.refs                       1408517                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3814708                       # Number of Instructions Simulated
system.cpu1.committedOps                      3880438                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.426706                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.426706                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             19670037                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7795                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              941337                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               6086312                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1036122                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3272327                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                174292                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13956                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               196255                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1631912                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   791100                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     23261555                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                54753                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6373116                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 363814                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.066565                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            905541                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           1029458                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.259957                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          24349033                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.264454                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.668855                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                19900137     81.73%     81.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3164210     13.00%     94.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  841386      3.46%     98.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  276577      1.14%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   90276      0.37%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   61000      0.25%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13434      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     333      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1680      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            24349033                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu1.idleCycles                         166972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              180799                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1118027                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.197897                       # Inst execution rate
system.cpu1.iew.exec_refs                     1699462                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    525157                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               18034148                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1312292                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66064                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           164216                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              614238                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5409217                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1174305                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           219771                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              4851650                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 45307                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                55308                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                174292                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               214783                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         3048                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           39609                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1892                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          338                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          125                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       322994                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       195019                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           338                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        86282                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         94517                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2202359                       # num instructions consuming a value
system.cpu1.iew.wb_count                      4743942                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785914                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1730865                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193504                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       4750098                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6094792                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3051957                       # number of integer regfile writes
system.cpu1.ipc                              0.155601                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.155601                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           131433      2.59%      2.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3159600     62.30%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 643      0.01%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1297455     25.58%     90.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             482218      9.51%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             24      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5071421                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 90                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      33969                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006698                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  11694     34.43%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 21264     62.60%     97.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1005      2.96%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4973909                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          34539186                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4743913                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          6938130                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5211766                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5071421                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             197451                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1528778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            13432                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           204                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       770379                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     24349033                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.208280                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.609184                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           20915888     85.90%     85.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2374218      9.75%     95.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             673428      2.77%     98.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             253871      1.04%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              96968      0.40%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              14268      0.06%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              15247      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3120      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               2025      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       24349033                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.206862                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           560791                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          178760                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1312292                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             614238                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     93                       # number of misc regfile reads
system.cpu1.numCycles                        24516005                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    70334793                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19046976                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2472612                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                514098                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1211287                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 48290                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  371                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7462860                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5836368                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3649924                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3233544                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 56524                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                174292                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               675235                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1177312                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7462842                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          7699                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               309                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   968769                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           302                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    29450981                       # The number of ROB reads
system.cpu1.rob.rob_writes                   11103997                       # The number of ROB writes
system.cpu1.timesIdled                           2713                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.003829                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 847373                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              882645                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           154688                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1127925                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10115                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13302                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3187                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1367369                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1773                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         65664                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           147168                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    796592                       # Number of branches committed
system.cpu2.commit.bw_lim_events                19917                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         197234                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1252338                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3400004                       # Number of instructions committed
system.cpu2.commit.committedOps               3465733                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     23266802                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.148956                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.621341                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     21460918     92.24%     92.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       948978      4.08%     96.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       350416      1.51%     97.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       335208      1.44%     99.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       115822      0.50%     99.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        28205      0.12%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4716      0.02%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2622      0.01%     99.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        19917      0.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     23266802                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               16198                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3217733                       # Number of committed integer instructions.
system.cpu2.commit.loads                       889614                       # Number of loads committed
system.cpu2.commit.membars                     131341                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       131341      3.79%      3.79% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2065593     59.60%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.02%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         955272     27.56%     90.97% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        312835      9.03%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3465733                       # Class of committed instruction
system.cpu2.commit.refs                       1268131                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3400004                       # Number of Instructions Simulated
system.cpu2.committedOps                      3465733                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.966756                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.966756                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             19586667                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 7694                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              786702                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               5297711                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  870279                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2709180                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                147355                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13589                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               188453                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1367369                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   649752                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     22587062                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                43044                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       5530468                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 309750                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.057727                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            759967                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            857488                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.233481                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          23501934                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.238133                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.646942                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                19690127     83.78%     83.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2664275     11.34%     95.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  757728      3.22%     98.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  233887      1.00%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   84077      0.36%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   56054      0.24%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   13628      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     426      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1732      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            23501934                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu2.idleCycles                         185065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              152913                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  945716                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.180184                       # Inst execution rate
system.cpu2.iew.exec_refs                     1515977                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    467801                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               17894182                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1151097                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             66062                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           137762                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              539859                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            4717543                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1048176                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           178741                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              4268027                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 24669                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                51358                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                147355                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               175862                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         2876                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           34035                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1788                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          298                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          100                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       261483                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       161342                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           298                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        72189                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         80724                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2040099                       # num instructions consuming a value
system.cpu2.iew.wb_count                      4174955                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.783598                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1598618                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.176255                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       4179308                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5378387                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2710299                       # number of integer regfile writes
system.cpu2.ipc                              0.143539                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.143539                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           131425      2.96%      2.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2735719     61.52%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 642      0.01%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1158331     26.05%     90.54% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             420578      9.46%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             25      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4446768                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     51                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      31801                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007151                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  10987     34.55%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     34.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 19792     62.24%     96.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1014      3.19%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                4      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4347093                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          32438062                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4174926                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          5969466                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   4520071                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  4446768                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             197472                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1251809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            10885                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           238                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       622530                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     23501934                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.189209                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.588335                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           20521665     87.32%     87.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2042073      8.69%     96.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             589832      2.51%     98.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             224575      0.96%     99.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              93007      0.40%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              12010      0.05%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              14072      0.06%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2804      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1896      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       23501934                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.187730                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           509826                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          155976                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1151097                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             539859                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     84                       # number of misc regfile reads
system.cpu2.numCycles                        23686999                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    71163106                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               18951798                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2233069                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                548538                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 1016520                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 39787                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  431                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6511375                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               5083380                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3214582                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2686514                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 46368                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                147355                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               692259                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  981513                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6511357                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7488                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               310                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   970151                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           306                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    27964501                       # The number of ROB reads
system.cpu2.rob.rob_writes                    9671518                       # The number of ROB writes
system.cpu2.timesIdled                           2912                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.787510                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 777913                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              829442                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           141489                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1039974                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10240                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          13598                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3358                       # Number of indirect misses.
system.cpu3.branchPred.lookups                1252841                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1862                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         65642                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           133930                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    742617                       # Number of branches committed
system.cpu3.commit.bw_lim_events                17927                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         197181                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1125674                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3223127                       # Number of instructions committed
system.cpu3.commit.committedOps               3288835                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     22893007                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.143661                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.608902                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     21173953     92.49%     92.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       905006      3.95%     96.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       334871      1.46%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       317299      1.39%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       109987      0.48%     99.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27383      0.12%     99.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         4156      0.02%     99.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2425      0.01%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        17927      0.08%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     22893007                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               15585                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3053195                       # Number of committed integer instructions.
system.cpu3.commit.loads                       850467                       # Number of loads committed
system.cpu3.commit.membars                     131319                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       131319      3.99%      3.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1947392     59.21%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.02%     63.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         916103     27.85%     91.08% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        293329      8.92%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3288835                       # Class of committed instruction
system.cpu3.commit.refs                       1209456                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3223127                       # Number of Instructions Simulated
system.cpu3.committedOps                      3288835                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.228548                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.228548                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             19538232                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 7702                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              724293                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               4947904                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  781889                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2465538                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                134107                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13873                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               185293                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    1252841                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   589437                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     22267329                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                37599                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       5153450                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 283332                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.053773                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            696044                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            788153                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.221192                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          23105059                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.225899                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.629120                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                19563971     84.67%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2436922     10.55%     95.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  734398      3.18%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  237022      1.03%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   79825      0.35%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   37626      0.16%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   13386      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     385      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1524      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            23105059                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu3.idleCycles                         193469                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              139261                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  874430                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.172266                       # Inst execution rate
system.cpu3.iew.exec_refs                     1435971                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    438758                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               17945998                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1083181                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             65992                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           124451                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              501255                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            4414118                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               997213                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           163838                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              4013533                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 45071                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                47314                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                134107                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               205837                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2885                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           31851                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1529                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          263                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           89                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       232714                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       142266                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           263                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        65205                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         74056                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1954358                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3928444                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.785635                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1535413                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.168613                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3931602                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5055080                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2562561                       # number of integer regfile writes
system.cpu3.ipc                              0.138340                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.138340                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           131394      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2551855     61.09%     64.23% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 643      0.02%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1104004     26.43%     90.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             389401      9.32%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             26      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4177371                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      31225                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007475                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  10242     32.80%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     32.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 19988     64.01%     96.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  987      3.16%     99.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                4      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4077150                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          31501881                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3928417                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          5539484                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   4216762                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  4177371                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             197356                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1125282                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            10951                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           175                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       552386                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     23105059                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.180799                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.577634                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           20316750     87.93%     87.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1900321      8.22%     96.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             558122      2.42%     98.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             210139      0.91%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              91425      0.40%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              10961      0.05%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              13238      0.06%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2368      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1735      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       23105059                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.179298                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           493066                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          147738                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1083181                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             501255                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     75                       # number of misc regfile reads
system.cpu3.numCycles                        23298528                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    71551576                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18966541                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2129364                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                488349                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  916902                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 29617                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  308                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              6076942                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               4749528                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            3024671                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2438292                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 51082                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                134107                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               640926                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  895307                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         6076924                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          8291                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               286                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   987309                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           283                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    27289082                       # The number of ROB reads
system.cpu3.rob.rob_writes                    9041286                       # The number of ROB writes
system.cpu3.timesIdled                           2782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       546250                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1058249                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       106171                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        33829                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       856697                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       441946                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1701298                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         475775                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             269251                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       383723                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict           128102                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              426                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            215                       # Transaction distribution
system.membus.trans_dist::ReadExReq            276515                       # Transaction distribution
system.membus.trans_dist::ReadExResp           276497                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        269251                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            16                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1603997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1603997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     59486208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                59486208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              593                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            546423                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  546423    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              546423                       # Request fanout histogram
system.membus.respLayer1.occupancy         2880761500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2754559500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 97                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           49                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    718507071.428571                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   4903040329.881942                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           49    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        46500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  34336206000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             49                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12221011500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  35206846500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       645622                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          645622                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       645622                       # number of overall hits
system.cpu2.icache.overall_hits::total         645622                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4130                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4130                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4130                       # number of overall misses
system.cpu2.icache.overall_misses::total         4130                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    202620500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    202620500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    202620500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    202620500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       649752                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       649752                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       649752                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       649752                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006356                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006356                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006356                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006356                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 49060.653753                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49060.653753                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 49060.653753                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49060.653753                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          292                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    97.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3321                       # number of writebacks
system.cpu2.icache.writebacks::total             3321                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          777                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          777                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          777                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          777                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3353                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3353                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3353                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3353                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    162979000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    162979000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    162979000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    162979000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005160                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005160                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005160                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005160                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 48606.919177                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48606.919177                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 48606.919177                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48606.919177                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3321                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       645622                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         645622                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4130                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4130                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    202620500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    202620500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       649752                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       649752                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006356                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006356                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 49060.653753                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49060.653753                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          777                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          777                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3353                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3353                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    162979000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    162979000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005160                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005160                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 48606.919177                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48606.919177                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.260281                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             635174                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3321                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           191.259861                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        377551000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.260281                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.945634                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.945634                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1302857                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1302857                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1151487                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1151487                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1151487                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1151487                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       160907                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        160907                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       160907                       # number of overall misses
system.cpu2.dcache.overall_misses::total       160907                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  14770995149                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14770995149                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  14770995149                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14770995149                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1312394                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1312394                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1312394                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1312394                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.122606                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.122606                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.122606                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.122606                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 91798.337854                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91798.337854                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 91798.337854                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91798.337854                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       169560                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       112772                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2454                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            592                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    69.095355                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   190.493243                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       117468                       # number of writebacks
system.cpu2.dcache.writebacks::total           117468                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        83184                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83184                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        83184                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83184                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        77723                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77723                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        77723                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77723                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   6678624845                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6678624845                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   6678624845                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6678624845                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.059222                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059222                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.059222                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059222                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85928.551973                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85928.551973                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85928.551973                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85928.551973                       # average overall mshr miss latency
system.cpu2.dcache.replacements                117468                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       890126                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         890126                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       109560                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       109560                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  10030582000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10030582000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       999686                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       999686                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.109594                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.109594                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 91553.322380                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91553.322380                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        66626                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        66626                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        42934                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42934                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3362596000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3362596000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.042947                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042947                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 78320.119253                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 78320.119253                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       261361                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        261361                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        51347                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51347                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   4740413149                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4740413149                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       312708                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       312708                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.164201                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.164201                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 92321.131692                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92321.131692                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        16558                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        16558                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34789                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34789                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   3316028845                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3316028845                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.111251                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.111251                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 95318.314553                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 95318.314553                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          135                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          135                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           62                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       911000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       911000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.314721                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.314721                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 14693.548387                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 14693.548387                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           32                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           32                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           30                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.152284                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.152284                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         4800                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4800                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           68                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           68                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           62                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       413500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       413500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.476923                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.476923                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6669.354839                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6669.354839                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           60                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           60                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       359500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       359500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.461538                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.461538                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5991.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5991.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        85500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        85500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        79500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        79500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         5283                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           5283                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        60381                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        60381                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   3900805500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   3900805500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        65664                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        65664                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.919545                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.919545                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 64603.194714                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 64603.194714                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        60381                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        60381                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   3840424500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   3840424500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.919545                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.919545                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 63603.194714                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 63603.194714                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.690641                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1294687                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           138027                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.379955                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        377562500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.690641                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.927833                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.927833                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2894825                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2894825                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 71                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           36                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    983158597.222222                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   5718571081.325245                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           36    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        60000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  34335481000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             36                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    12034148500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  35393709500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       585353                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          585353                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       585353                       # number of overall hits
system.cpu3.icache.overall_hits::total         585353                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4084                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4084                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4084                       # number of overall misses
system.cpu3.icache.overall_misses::total         4084                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    214570999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    214570999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    214570999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    214570999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       589437                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       589437                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       589437                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       589437                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006929                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006929                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006929                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006929                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 52539.421890                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52539.421890                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 52539.421890                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52539.421890                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          216                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           72                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3189                       # number of writebacks
system.cpu3.icache.writebacks::total             3189                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          863                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          863                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          863                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          863                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3221                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3221                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3221                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3221                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    168307000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    168307000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    168307000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    168307000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005465                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005465                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005465                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005465                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 52253.027010                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52253.027010                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 52253.027010                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52253.027010                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3189                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       585353                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         585353                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4084                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4084                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    214570999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    214570999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       589437                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       589437                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006929                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006929                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 52539.421890                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52539.421890                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          863                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          863                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3221                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3221                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    168307000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    168307000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005465                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005465                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 52253.027010                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52253.027010                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.739332                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             573560                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3189                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           179.855754                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        384976500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.739332                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.991854                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.991854                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1182095                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1182095                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      1089735                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1089735                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      1089735                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1089735                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       153558                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        153558                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       153558                       # number of overall misses
system.cpu3.dcache.overall_misses::total       153558                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  14321667621                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14321667621                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  14321667621                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14321667621                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1243293                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1243293                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1243293                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1243293                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.123509                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.123509                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.123509                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.123509                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 93265.525866                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 93265.525866                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 93265.525866                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 93265.525866                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       174205                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       112697                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2455                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            608                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    70.959267                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   185.356908                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       116904                       # number of writebacks
system.cpu3.dcache.writebacks::total           116904                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        76482                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        76482                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        76482                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        76482                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        77076                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        77076                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        77076                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        77076                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6633939886                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6633939886                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6633939886                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6633939886                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.061993                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061993                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.061993                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061993                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 86070.111137                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86070.111137                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 86070.111137                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86070.111137                       # average overall mshr miss latency
system.cpu3.dcache.replacements                116904                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       847296                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         847296                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       102795                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       102795                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   9642666500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9642666500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       950091                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       950091                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.108195                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.108195                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 93804.820273                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 93804.820273                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        60520                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        60520                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        42275                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42275                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   3325549000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3325549000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044496                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044496                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 78664.671792                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 78664.671792                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       242439                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        242439                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        50763                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        50763                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   4679001121                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4679001121                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       293202                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       293202                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.173133                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.173133                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 92173.455489                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 92173.455489                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        15962                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        15962                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        34801                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34801                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3308390886                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3308390886                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.118693                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.118693                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 95065.971840                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 95065.971840                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          126                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          126                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           51                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1209000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1209000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.288136                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.288136                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23705.882353                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23705.882353                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           35                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           16                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data        58500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        58500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.090395                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.090395                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  3656.250000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3656.250000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           71                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           66                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       561000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       561000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          137                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          137                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.481752                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.481752                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         8500                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         8500                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           66                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           66                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       497000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       497000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.481752                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.481752                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7530.303030                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7530.303030                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        33000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        33000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        31000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        31000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         5284                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           5284                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        60358                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        60358                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   3885569500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   3885569500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        65642                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        65642                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.919503                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.919503                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 64375.385202                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 64375.385202                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        60358                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        60358                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   3825211500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   3825211500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.919503                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.919503                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 63375.385202                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 63375.385202                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.119927                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1232574                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137328                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.975402                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        384988000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.119927                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.972498                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.972498                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2755852                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2755852                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    68631944.444444                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   195976805.913264                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        99500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    591153000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    46810170500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    617687500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11521350                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11521350                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11521350                       # number of overall hits
system.cpu0.icache.overall_hits::total       11521350                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13888                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13888                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13888                       # number of overall misses
system.cpu0.icache.overall_misses::total        13888                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    830604995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    830604995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    830604995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    830604995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     11535238                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11535238                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     11535238                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11535238                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001204                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001204                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001204                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001204                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 59807.387313                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59807.387313                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 59807.387313                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59807.387313                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4164                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.262295                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11969                       # number of writebacks
system.cpu0.icache.writebacks::total            11969                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1885                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1885                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1885                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1885                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        12003                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        12003                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        12003                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        12003                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    728751996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    728751996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    728751996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    728751996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001041                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001041                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001041                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001041                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 60714.154461                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60714.154461                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 60714.154461                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60714.154461                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11969                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11521350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11521350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13888                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13888                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    830604995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    830604995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     11535238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11535238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001204                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001204                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 59807.387313                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59807.387313                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1885                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1885                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        12003                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        12003                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    728751996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    728751996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001041                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001041                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 60714.154461                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60714.154461                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998702                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11528323                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11969                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           963.181803                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998702                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999959                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         23082477                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        23082477                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8496650                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8496650                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8496650                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8496650                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1357758                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1357758                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1357758                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1357758                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  56898659082                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  56898659082                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  56898659082                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  56898659082                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      9854408                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      9854408                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      9854408                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      9854408                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.137782                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.137782                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.137782                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.137782                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 41906.333148                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41906.333148                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 41906.333148                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41906.333148                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       277830                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       128521                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5251                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            695                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.909922                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   184.922302                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       432781                       # number of writebacks
system.cpu0.dcache.writebacks::total           432781                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       964967                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       964967                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       964967                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       964967                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       392791                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       392791                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       392791                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       392791                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  17758364270                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  17758364270                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  17758364270                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  17758364270                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.039859                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039859                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.039859                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.039859                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 45210.720892                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45210.720892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 45210.720892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45210.720892                       # average overall mshr miss latency
system.cpu0.dcache.replacements                432781                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6519849                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6519849                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1268126                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1268126                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  49375876500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  49375876500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7787975                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7787975                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.162831                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.162831                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 38936.096650                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38936.096650                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       924418                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       924418                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       343708                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       343708                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  13405474500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13405474500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.044133                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.044133                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 39002.509398                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39002.509398                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1976801                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1976801                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        89632                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89632                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7522782582                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7522782582                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2066433                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2066433                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043375                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043375                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83929.652155                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83929.652155                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        40549                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        40549                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        49083                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49083                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4352889770                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4352889770                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023753                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023753                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88684.264817                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88684.264817                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          283                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          283                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           67                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           67                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1888500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1888500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.191429                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.191429                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28186.567164                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28186.567164                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           46                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           46                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1099000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1099000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.060000                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.060000                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 52333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          242                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          242                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           70                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       353000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       353000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          312                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          312                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.224359                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.224359                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5042.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5042.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           69                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           69                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       286000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       286000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.221154                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.221154                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4144.927536                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4144.927536                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        39000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        39000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5613                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5613                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60215                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60215                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3859411500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3859411500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        65828                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        65828                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.914732                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.914732                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 64093.855352                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 64093.855352                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60214                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60214                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3799196500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3799196500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.914717                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.914717                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 63094.903179                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 63094.903179                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.453358                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8955427                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           452834                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.776402                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.453358                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.982917                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982917                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20294661                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20294661                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4143                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              188749                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2049                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               21071                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1938                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               20308                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1755                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               20231                       # number of demand (read+write) hits
system.l2.demand_hits::total                   260244                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4143                       # number of overall hits
system.l2.overall_hits::.cpu0.data             188749                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2049                       # number of overall hits
system.l2.overall_hits::.cpu1.data              21071                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1938                       # number of overall hits
system.l2.overall_hits::.cpu2.data              20308                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1755                       # number of overall hits
system.l2.overall_hits::.cpu3.data              20231                       # number of overall hits
system.l2.overall_hits::total                  260244                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7859                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            243693                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1229                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             99485                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1415                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             97499                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1466                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             96797                       # number of demand (read+write) misses
system.l2.demand_misses::total                 549443                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7859                       # number of overall misses
system.l2.overall_misses::.cpu0.data           243693                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1229                       # number of overall misses
system.l2.overall_misses::.cpu1.data            99485                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1415                       # number of overall misses
system.l2.overall_misses::.cpu2.data            97499                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1466                       # number of overall misses
system.l2.overall_misses::.cpu3.data            96797                       # number of overall misses
system.l2.overall_misses::total                549443                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    663842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  18767588998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    120182500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  10160188999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    135133000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  10001001000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    142861000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   9935481000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      49926278497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    663842000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  18767588998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    120182500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  10160188999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    135133000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  10001001000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    142861000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   9935481000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     49926278497                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           12002                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          432442                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3278                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          120556                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3353                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          117807                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3221                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          117028                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               809687                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          12002                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         432442                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3278                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         120556                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3353                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         117807                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3221                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         117028                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              809687                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.654808                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.563528                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.374924                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.825218                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.422010                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.827616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.455138                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.827127                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.678587                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.654808                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.563528                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.374924                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.825218                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.422010                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.827616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.455138                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.827127                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.678587                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84469.016414                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 77013.246166                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97788.852726                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102127.848409                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95500.353357                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 102575.421286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97449.522510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 102642.447597                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90867.075378                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84469.016414                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 77013.246166                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97788.852726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102127.848409                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95500.353357                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 102575.421286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97449.522510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 102642.447597                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90867.075378                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              383723                       # number of writebacks
system.l2.writebacks::total                    383723                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            144                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            647                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            239                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            727                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            293                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            734                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            214                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            692                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3690                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           144                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           647                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           239                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           727                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           293                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           734                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           214                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           692                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3690                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         7715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       243046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        98758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        96765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        96105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            545753                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       243046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        98758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        96765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        96105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           545753                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    575576001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  16301802498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     90306000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9134251999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    101108500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   8993278000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    111892000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   8936154000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  44244368998                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    575576001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  16301802498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     90306000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9134251999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    101108500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   8993278000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    111892000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   8936154000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  44244368998                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.642810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.562031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.302013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.819188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.334626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.821386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.388699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.821214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.674030                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.642810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.562031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.302013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.819188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.334626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.821386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.388699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.821214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.674030                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74604.795982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 67072.910058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91218.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92491.261457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90114.527629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 92939.368573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 89370.607029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 92983.237084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81070.317521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74604.795982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 67072.910058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91218.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92491.261457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90114.527629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 92939.368573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 89370.607029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 92983.237084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81070.317521                       # average overall mshr miss latency
system.l2.replacements                         986177                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       546026                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           546026                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       546026                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       546026                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       194920                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           194920                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks       194921                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       194921                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   30                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       368500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       368500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.920000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.434783                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.300000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.594595                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16021.739130                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         8375                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       468000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       205500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       159500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        60500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       893500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.920000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.434783                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.300000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.594595                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20347.826087                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20550                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19937.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20306.818182                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.315789                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.439024                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         6100                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1694.444444                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       101500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       121000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       363000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.625000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.315789                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.439024                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            11247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             8957                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             8754                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             8789                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37747                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          77810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          66174                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          66320                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          66197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              276501                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7779366998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6833196499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6850810500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6820523000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28283896997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        75131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        75074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        74986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.873710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.880782                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.883395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.882791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99979.012955                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103261.046620                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103299.313932                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 103033.717540                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102292.205081                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        77810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        66174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        66320                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        66197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         276501                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7001266998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6171456499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6187610500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6158553000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25518886997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.873710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.880782                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.883395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.882791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.879881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89979.012955                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93261.046620                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93299.313932                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 93033.717540                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92292.205081                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4143                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2049                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1938                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               9885                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7859                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1415                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11969                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    663842000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    120182500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    135133000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    142861000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1062018500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        12002                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3221                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.654808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.374924                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.422010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.455138                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.547680                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84469.016414                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97788.852726                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95500.353357                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97449.522510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88730.762804                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          144                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          239                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          293                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          214                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           890                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7715                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          990                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1252                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    575576001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     90306000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    101108500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    111892000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    878882501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.642810                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.302013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.334626                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.388699                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.506955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74604.795982                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91218.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90114.527629                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 89370.607029                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79328.684990                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       177502                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        12114                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        11554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        11442                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            212612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       165883                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        33311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        31179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        30600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          260973                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  10988222000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3326992500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   3150190500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   3114958000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20580363000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       343385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        45425                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        42733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        42042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        473585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.483082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.733319                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.729623                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.727844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.551058                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 66240.796224                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99876.692384                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 101035.648995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 101796.013072                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78860.123461                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          647                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          727                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          734                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          692                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2800                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       165236                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        32584                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        30445                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        29908                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       258173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   9300535500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2962795500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   2805667500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   2777601000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17846599500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.481197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.717314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.712447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.711384                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 56286.375245                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90927.924748                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 92155.280013                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 92871.505952                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69126.514004                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              16                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.727273                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.842105                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       155500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        60500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       311000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.727273                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.842105                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997924                       # Cycle average of tags in use
system.l2.tags.total_refs                     1546908                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    986180                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.568586                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.154861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.313859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       28.879526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.052766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.465846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.049410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.055053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.042780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.983824                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.439920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.451243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.038529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.032110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.030997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999968                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13392388                       # Number of tag accesses
system.l2.tags.data_accesses                 13392388                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        493696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      15554688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         63360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6320512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         71808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       6192960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         80128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       6150720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34927872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       493696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        63360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        71808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        80128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        708992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24558272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24558272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         243042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          98758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          96765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          96105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              545748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       383723                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             383723                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10409410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        327965222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1335924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        133265812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1514047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        130576422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1689471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        129685806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             736442114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10409410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1335924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1514047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1689471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14948851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      517802680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            517802680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      517802680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10409410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       327965222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1335924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       133265812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1514047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       130576422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1689471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       129685806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1254244794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    378673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    162815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     92969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     91126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     90565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000603795750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22925                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22925                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1077874                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             356753                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      545748                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     383724                       # Number of write requests accepted
system.mem_ctrls.readBursts                    545748                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   383724                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  97195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5051                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             53366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             68052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             61527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             72508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9252                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14127865250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2242765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22538234000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31496.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50246.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   241088                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  302113                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                545748                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               383724                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  173560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  122667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   86060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   43741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       283990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.412648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.801130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.508552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       161185     56.76%     56.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        69727     24.55%     81.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16768      5.90%     87.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8807      3.10%     90.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4878      1.72%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3024      1.06%     93.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1976      0.70%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1496      0.53%     94.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16129      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       283990                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.564406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.307960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.529845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         22924    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22925                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.516816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.489089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.988566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17536     76.49%     76.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              340      1.48%     77.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3976     17.34%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              835      3.64%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              164      0.72%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               56      0.24%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22925                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               28707392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6220480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24233472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34927872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24558336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       605.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       510.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    736.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    517.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   47427768500                       # Total gap between requests
system.mem_ctrls.avgGap                      51026.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       493696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     10420160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        63360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5950016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        71808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      5832064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        80128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      5796160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24233472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10409409.592143081129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 219705473.521490246058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1335923.709647608222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 125454031.679018676281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1514046.870933956001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 122967054.510452479124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1689471.196443238063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 122210031.074985504150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 510954384.657219767570                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       243042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        98758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        96765                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1252                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        96105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       383724                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    256048250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   7071101250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     48544250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   5067558250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     53690000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   5006355250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     59106000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   4975830750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1146048654000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33192.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29094.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49034.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51312.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47852.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     51737.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     47209.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     51774.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2986648.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1053135720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            559739730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1470768600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1083891240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       3743772240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19134960990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2098646400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        29144914920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        614.510462                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5175857500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1583660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40668340500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            974624280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            518002320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1731899820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          892651320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       3743772240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14275982310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6190417920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        28327350210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        597.272392                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15934304250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1583660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29909893750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                101                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           51                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    682351578.431373                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   4806781985.913595                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        41500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  34335878500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             51                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    12627927500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  34799930500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       787039                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          787039                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       787039                       # number of overall hits
system.cpu1.icache.overall_hits::total         787039                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4061                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4061                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4061                       # number of overall misses
system.cpu1.icache.overall_misses::total         4061                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    185662499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    185662499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    185662499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    185662499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       791100                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       791100                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       791100                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       791100                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005133                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005133                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005133                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005133                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 45718.418862                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45718.418862                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 45718.418862                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45718.418862                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          471                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    58.875000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3246                       # number of writebacks
system.cpu1.icache.writebacks::total             3246                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          783                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          783                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          783                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          783                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3278                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3278                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3278                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3278                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    148802500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    148802500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    148802500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    148802500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004144                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004144                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004144                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004144                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 45394.295302                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45394.295302                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 45394.295302                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45394.295302                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3246                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       787039                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         787039                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4061                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4061                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    185662499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    185662499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       791100                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       791100                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005133                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005133                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 45718.418862                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45718.418862                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          783                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          783                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3278                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3278                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    148802500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    148802500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004144                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004144                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 45394.295302                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45394.295302                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.023687                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             781526                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3246                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           240.765866                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        369965000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.023687                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.969490                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.969490                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1585478                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1585478                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1293913                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1293913                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1293913                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1293913                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       177369                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        177369                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       177369                       # number of overall misses
system.cpu1.dcache.overall_misses::total       177369                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  15923443073                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15923443073                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  15923443073                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15923443073                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1471282                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1471282                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1471282                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1471282                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.120554                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.120554                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.120554                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.120554                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89775.795505                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89775.795505                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89775.795505                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89775.795505                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       184189                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       132672                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2563                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            652                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.864612                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   203.484663                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       120657                       # number of writebacks
system.cpu1.dcache.writebacks::total           120657                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        96597                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        96597                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        96597                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        96597                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        80772                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80772                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        80772                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80772                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6898051886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6898051886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6898051886                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6898051886                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054899                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054899                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054899                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054899                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85401.523870                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85401.523870                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85401.523870                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85401.523870                       # average overall mshr miss latency
system.cpu1.dcache.replacements                120657                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       993000                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         993000                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       124877                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       124877                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  11093846500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11093846500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1117877                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1117877                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.111709                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.111709                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88838.188778                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88838.188778                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        79247                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79247                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        45630                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45630                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3549872500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3549872500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040818                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040818                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 77796.898970                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77796.898970                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       300913                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        300913                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        52492                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52492                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4829596573                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4829596573                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       353405                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       353405                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.148532                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.148532                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 92006.335689                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92006.335689                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17350                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17350                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        35142                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35142                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3348179386                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3348179386                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099438                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099438                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95275.720961                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95275.720961                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          138                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          138                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           59                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           59                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1482000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1482000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.299492                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.299492                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25118.644068                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25118.644068                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           34                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           34                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           25                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       174500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       174500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.126904                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.126904                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         6980                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6980                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           73                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           61                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       389500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       389500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.455224                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.455224                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6385.245902                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6385.245902                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           59                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           59                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       336500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       336500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.440299                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.440299                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5703.389831                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5703.389831                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        68000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        68000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        62000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        62000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         5377                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           5377                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        60290                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        60290                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3864456000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3864456000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        65667                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        65667                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.918117                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.918117                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 64097.793996                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 64097.793996                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        60289                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        60289                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3804166000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3804166000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.918102                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.918102                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 63098.840585                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 63098.840585                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.669820                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1440269                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           140961                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.217500                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        369976500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.669820                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927182                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927182                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3215552                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3215552                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  47427858000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            496417                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       929749                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       263458                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          602454                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             452                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           238                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            690                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           394666                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          394666                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21854                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       474565                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           19                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           19                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        35972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1318353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       382383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        10027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       373478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         9631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       371468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2511114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1534080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     55373632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       417536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     15436992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       427136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     15056320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       410240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     14970944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103626880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1068166                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29768768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1877989                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.392268                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.635258                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1248892     66.50%     66.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 560921     29.87%     96.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  36877      1.96%     98.33% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  23196      1.24%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   8103      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1877989                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1660142980                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         207672907                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5179628                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         206630924                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4943236                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         679894992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          18080811                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         212085412                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           5040191                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               123001816500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70572                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740356                       # Number of bytes of host memory used
host_op_rate                                    70686                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2552.05                       # Real time elapsed on the host
host_tick_rate                               29613027                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   180103846                       # Number of instructions simulated
sim_ops                                     180393326                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075574                       # Number of seconds simulated
sim_ticks                                 75573958500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.751084                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5038856                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             5102583                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           188632                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          5267186                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             29549                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37077                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7528                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5397265                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5565                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5681                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           181053                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4221649                       # Number of branches committed
system.cpu0.commit.bw_lim_events               381491                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22410                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        3022853                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            29981149                       # Number of instructions committed
system.cpu0.commit.committedOps              29986786                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    140991823                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.212685                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.098064                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    133615182     94.77%     94.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2761374      1.96%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       470011      0.33%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       188323      0.13%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       139729      0.10%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       132956      0.09%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1674502      1.19%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1628255      1.15%     99.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       381491      0.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    140991823                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8922805                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               59628                       # Number of function calls committed.
system.cpu0.commit.int_insts                 25428333                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8260877                       # Number of loads committed
system.cpu0.commit.membars                       9613                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        10096      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16397671     54.68%     54.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6568      0.02%     54.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             792      0.00%     54.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3949549     13.17%     67.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     67.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        442103      1.47%     69.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       120148      0.40%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        147505      0.49%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       146899      0.49%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4461769     14.88%     85.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        187085      0.62%     86.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      3804789     12.69%     98.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       311346      1.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         29986786                       # Class of committed instruction
system.cpu0.commit.refs                       8764989                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   29981149                       # Number of Instructions Simulated
system.cpu0.committedOps                     29986786                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.982176                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.982176                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            130597131                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7650                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4483994                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              34448860                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3308368                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  4736470                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                186913                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                13264                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2650980                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5397265                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   647730                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    138827721                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                14334                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      38388516                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                 388984                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.036133                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2457545                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5068405                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.257001                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         141479862                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.271407                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.706712                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               115310832     81.50%     81.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20337518     14.37%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  823259      0.58%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4456890      3.15%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  145440      0.10%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19083      0.01%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  349200      0.25%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   29618      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8022      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           141479862                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9227313                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8683042                       # number of floating regfile writes
system.cpu0.idleCycles                        7891487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              185373                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4436583                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.361560                       # Inst execution rate
system.cpu0.iew.exec_refs                    32099377                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    509658                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               49884693                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9116567                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             13584                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            92682                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              531336                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           32950914                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             31589719                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           152639                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             54006655                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                539687                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             45308009                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                186913                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             46345559                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2496133                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10227                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          153                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3794                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       855690                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        27224                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3794                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        48303                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        137070                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 25829033                       # num instructions consuming a value
system.cpu0.iew.wb_count                     30773963                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.858676                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 22178764                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.206023                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      30802221                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57587259                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17208989                       # number of integer regfile writes
system.cpu0.ipc                              0.200716                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.200716                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            12478      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17097631     31.57%     31.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6771      0.01%     31.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  792      0.00%     31.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3964487      7.32%     38.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                474      0.00%     38.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             490138      0.90%     39.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            120284      0.22%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             147505      0.27%     40.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            149220      0.28%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            18560935     34.27%     74.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             191231      0.35%     75.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       13102916     24.19%     99.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        314431      0.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              54159293                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               20533246                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           38839867                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      8998094                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10641979                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    6735419                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.124363                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 347087      5.15%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    2      0.00%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1451      0.02%      5.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   1      0.00%      5.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               681804     10.12%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 190      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4137123     61.42%     76.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7417      0.11%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1560335     23.17%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               8      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              40348988                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         217813163                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     21775869                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         25276859                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  32926869                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 54159293                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              24045                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        2964131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           119162                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1635                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      2967569                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    141479862                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.382806                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.167299                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          122431980     86.54%     86.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6361071      4.50%     91.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3057423      2.16%     93.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2355183      1.66%     94.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4095803      2.89%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1917556      1.36%     99.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             578410      0.41%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             283113      0.20%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             399323      0.28%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      141479862                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.362582                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           149772                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           92326                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9116567                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             531336                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9251769                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4806670                       # number of misc regfile writes
system.cpu0.numCycles                       149371349                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1776702                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              100465842                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             25293037                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6822912                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4358721                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26460832                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               164211                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47517485                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              33576568                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           28387640                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  5889686                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                236984                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                186913                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             30275882                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3094608                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10256964                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        37260521                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        302818                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7732                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16739046                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7591                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   173593217                       # The number of ROB reads
system.cpu0.rob.rob_writes                   66507601                       # The number of ROB writes
system.cpu0.timesIdled                          78313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2382                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.458725                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4984374                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5011500                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           177397                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5144266                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13092                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15018                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1926                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5224208                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1451                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          5384                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           172094                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4037821                       # Number of branches committed
system.cpu1.commit.bw_lim_events               364988                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          21615                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3119627                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            28959703                       # Number of instructions committed
system.cpu1.commit.committedOps              28966618                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    138992559                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.208404                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.092273                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    132028349     94.99%     94.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2541981      1.83%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       401767      0.29%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       151055      0.11%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       117618      0.08%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       125537      0.09%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1678971      1.21%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1582293      1.14%     99.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       364988      0.26%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    138992559                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   8864413                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               25090                       # Number of function calls committed.
system.cpu1.commit.int_insts                 24439740                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8032990                       # Number of loads committed
system.cpu1.commit.membars                      11275                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        11275      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15788895     54.51%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            280      0.00%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3920178     13.53%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        442928      1.53%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       121353      0.42%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       147520      0.51%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4265188     14.72%     85.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         36247      0.13%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      3773186     13.03%     98.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       311792      1.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         28966618                       # Class of committed instruction
system.cpu1.commit.refs                       8386413                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   28959703                       # Number of Instructions Simulated
system.cpu1.committedOps                     28966618                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.859466                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.859466                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            130387151                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5344                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4404559                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              33517111                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1939788                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  4354276                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                178114                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13787                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2626639                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5224208                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   523995                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    138309057                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 6629                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37515463                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 366834                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037123                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            993482                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4997466                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.266580                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         139485968                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.269092                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.700825                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               113821257     81.60%     81.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19996721     14.34%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  740745      0.53%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4424909      3.17%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  123699      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    9262      0.01%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  346028      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   22414      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     933      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           139485968                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9174888                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8630823                       # number of floating regfile writes
system.cpu1.idleCycles                        1242728                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              176182                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4257116                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.378013                       # Inst execution rate
system.cpu1.iew.exec_refs                    31927822                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    358485                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               50117490                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8921514                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             11972                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            84120                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              379570                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           32027792                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             31569337                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           144916                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             53197246                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                541079                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             45136688                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                178114                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             46179888                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2504547                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4350                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4603                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       888524                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        26147                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4603                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        38458                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        137724                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25322673                       # num instructions consuming a value
system.cpu1.iew.wb_count                     29756008                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858244                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21733044                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.211442                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      29783614                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                56499894                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16552023                       # number of integer regfile writes
system.cpu1.ipc                              0.205784                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.205784                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            13021      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16481833     30.90%     30.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 284      0.00%     30.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     30.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3935770      7.38%     38.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     38.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             494785      0.93%     39.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            121632      0.23%     39.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     39.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             147456      0.28%     39.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            150165      0.28%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18469071     34.62%     74.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              38577      0.07%     74.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       13174111     24.70%     99.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        315137      0.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53342162                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               20599521                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           38953029                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8945653                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10672165                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6778352                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.127073                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 343589      5.07%      5.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    3      0.00%      5.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1579      0.02%      5.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   1      0.00%      5.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               682634     10.07%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 106      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4174271     61.58%     76.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   27      0.00%     76.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1576136     23.25%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39507972                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         214118762                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20810355                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24421404                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  32003655                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53342162                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              24137                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3061174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           123147                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          2522                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3109389                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    139485968                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.382420                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.170584                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          120956685     86.72%     86.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6015680      4.31%     91.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2951335      2.12%     93.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2304793      1.65%     94.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4086581      2.93%     97.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1927708      1.38%     99.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             569963      0.41%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             280993      0.20%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             392230      0.28%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      139485968                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.379043                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           147055                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           92071                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8921514                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             379570                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                9200279                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4779435                       # number of misc regfile writes
system.cpu1.numCycles                       140728696                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10285653                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              100619220                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24586665                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6829820                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2974805                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              26346483                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               159555                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             46308040                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              32649030                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27774300                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  5492220                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 73614                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                178114                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29998334                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3187635                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10240394                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        36067646                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        223275                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6354                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 16619663                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6326                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   170703065                       # The number of ROB reads
system.cpu1.rob.rob_writes                   64666190                       # The number of ROB writes
system.cpu1.timesIdled                          15665                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.430269                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4969851                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4998328                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           176409                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5128226                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12953                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14468                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1515                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5207279                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1189                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          5293                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           171091                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4028564                       # Number of branches committed
system.cpu2.commit.bw_lim_events               364433                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          21538                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3089157                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28897105                       # Number of instructions committed
system.cpu2.commit.committedOps              28904061                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    138877409                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.208126                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.091455                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    131926431     94.99%     94.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2538469      1.83%     96.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       399823      0.29%     97.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       150088      0.11%     97.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       119125      0.09%     97.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       124951      0.09%     97.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1679660      1.21%     98.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1574429      1.13%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       364433      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    138877409                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   8847628                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               24759                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24385986                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8016408                       # Number of loads committed
system.cpu2.commit.membars                      11317                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        11317      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15753199     54.50%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            222      0.00%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3912162     13.53%     68.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        442544      1.53%     69.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       120984      0.42%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       147328      0.51%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4256147     14.73%     85.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         35228      0.12%     85.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      3765554     13.03%     98.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       311600      1.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         28904061                       # Class of committed instruction
system.cpu2.commit.refs                       8368529                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28897105                       # Number of Instructions Simulated
system.cpu2.committedOps                     28904061                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.866339                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.866339                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            130341605                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5338                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4391613                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33416996                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1923218                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  4300490                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                176889                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                14220                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2623871                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5207279                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   523098                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    138201953                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 6291                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      37396612                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 364414                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.037030                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            981884                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4982804                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.265935                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         139366073                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.268472                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.700097                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               113782049     81.64%     81.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                19932686     14.30%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  740532      0.53%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4410528      3.16%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  123213      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    8932      0.01%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  344803      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   22466      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     864      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           139366073                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9157067                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8612862                       # number of floating regfile writes
system.cpu2.idleCycles                        1257044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              175138                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4245457                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.378193                       # Inst execution rate
system.cpu2.iew.exec_refs                    31966861                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    357479                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               49953501                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8895753                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             11902                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            83427                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              378153                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           31934023                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             31609382                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           144387                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             53182675                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                541144                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             45281110                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                176889                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             46324809                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      2508468                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4284                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         4459                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       879345                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        26032                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          4459                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        38056                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        137082                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25263203                       # num instructions consuming a value
system.cpu2.iew.wb_count                     29682591                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.858439                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21686924                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.211079                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      29710201                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                56473188                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16509028                       # number of integer regfile writes
system.cpu2.ipc                              0.205493                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.205493                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            13003      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16437924     30.82%     30.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 224      0.00%     30.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  322      0.00%     30.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3927606      7.37%     38.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     38.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             493577      0.93%     39.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            121251      0.23%     39.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     39.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             147456      0.28%     39.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            149936      0.28%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     39.93% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            18492043     34.68%     74.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              37734      0.07%     74.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       13190891     24.74%     99.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        315095      0.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              53327062                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               20600794                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           38961009                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8927584                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10636210                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    6782906                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.127194                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 342233      5.05%      5.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      8      0.00%      5.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    8      0.00%      5.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      5.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1318      0.02%      5.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   3      0.00%      5.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      5.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               674940      9.95%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 112      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               4185653     61.71%     76.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   30      0.00%     76.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1578597     23.27%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39496171                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         213963595                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     20755007                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24332234                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  31909968                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 53327062                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              24055                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3029962                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           121501                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2517                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3080557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    139366073                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.382640                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.171104                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          120859730     86.72%     86.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            5992163      4.30%     91.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2949515      2.12%     93.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2300385      1.65%     94.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            4092354      2.94%     97.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1930241      1.39%     99.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             569487      0.41%     99.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             280413      0.20%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             391785      0.28%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      139366073                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.379220                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           146757                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           92101                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8895753                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             378153                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                9181733                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4770474                       # number of misc regfile writes
system.cpu2.numCycles                       140623117                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    10392365                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              100630507                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24534378                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6782969                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2955979                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              26284762                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               165984                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             46172792                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32552792                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           27693380                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  5439709                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 71686                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                176889                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29939766                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3159002                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10213121                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        35959671                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        223223                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              6296                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 16624789                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          6279                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   170496093                       # The number of ROB reads
system.cpu2.rob.rob_writes                   64475343                       # The number of ROB writes
system.cpu2.timesIdled                          15206                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.432019                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4988569                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             5017065                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           176742                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5144789                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12813                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          14642                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1829                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5224736                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1251                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          5426                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           171511                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4039927                       # Number of branches committed
system.cpu3.commit.bw_lim_events               366216                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          21739                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3118016                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28976825                       # Number of instructions committed
system.cpu3.commit.committedOps              28983824                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    138952819                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.208588                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.092711                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    131983151     94.98%     94.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2544565      1.83%     96.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       402268      0.29%     97.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       151395      0.11%     97.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       118413      0.09%     97.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       125986      0.09%     97.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1678547      1.21%     98.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1582278      1.14%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       366216      0.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    138952819                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   8872857                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               25020                       # Number of function calls committed.
system.cpu3.commit.int_insts                 24451427                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8037450                       # Number of loads committed
system.cpu3.commit.membars                      11386                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        11386      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15794970     54.50%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            266      0.00%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3923343     13.54%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        444464      1.53%     69.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       121931      0.42%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       148288      0.51%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4268061     14.73%     85.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         35964      0.12%     85.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      3774815     13.02%     98.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       312560      1.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28983824                       # Class of committed instruction
system.cpu3.commit.refs                       8391400                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28976825                       # Number of Instructions Simulated
system.cpu3.committedOps                     28983824                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.856123                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.856123                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            130353386                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5259                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4408222                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33531288                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1942317                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  4342079                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                177510                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13284                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2630085                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5224736                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   525339                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    138256722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 6621                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      37521412                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 365482                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.037130                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           1005904                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           5001382                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.266648                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         139445377                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.269211                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.700728                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               113773675     81.59%     81.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20000555     14.34%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  742463      0.53%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4427827      3.18%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  124254      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    8575      0.01%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  345663      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   21459      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     906      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           139445377                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9185531                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8638192                       # number of floating regfile writes
system.cpu3.idleCycles                        1269659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              175522                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4259418                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.378197                       # Inst execution rate
system.cpu3.iew.exec_refs                    31936622                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    359043                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               50041508                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8925755                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             11987                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            82066                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              380104                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           32043139                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             31577579                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           145288                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53218040                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                542444                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             45148382                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                177510                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             46193967                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      2506291                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            4286                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         4609                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       888305                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        26154                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          4609                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        37200                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        138322                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25341257                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29772512                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858085                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21744964                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.211580                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29800146                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                56517760                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16558170                       # number of integer regfile writes
system.cpu3.ipc                              0.205926                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.205926                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            13112      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16487912     30.90%     30.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 269      0.00%     30.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  322      0.00%     30.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3938996      7.38%     38.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     38.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             496166      0.93%     39.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            122182      0.23%     39.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     39.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             147456      0.28%     39.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            150936      0.28%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     40.02% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18466476     34.61%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              38331      0.07%     74.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       13185231     24.71%     99.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        315939      0.59%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53363328                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               20613987                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           38985014                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8953746                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10677491                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6774273                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.126946                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 343507      5.07%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      8      0.00%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    2      0.00%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1472      0.02%      5.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   1      0.00%      5.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               677833     10.01%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                  92      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               4173597     61.61%     76.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   80      0.00%     76.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1577666     23.29%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              15      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              39510502                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         214083683                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     20818766                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24429572                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  32018941                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53363328                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              24198                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3059315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           122391                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          2459                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3106926                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    139445377                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.382683                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.170761                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          120905351     86.70%     86.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            6016066      4.31%     91.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2958195      2.12%     93.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2308267      1.66%     94.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            4087787      2.93%     97.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1928276      1.38%     99.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             569418      0.41%     99.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             279101      0.20%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             392916      0.28%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      139445377                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.379230                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           147554                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           92875                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8925755                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             380104                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                9209997                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4785482                       # number of misc regfile writes
system.cpu3.numCycles                       140715036                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    10299559                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              100547161                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             24601124                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6821360                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2978219                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              26385419                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               165122                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             46330662                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32664682                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27787318                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  5482995                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 68424                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                177510                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             30038672                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3186194                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10247224                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        36083438                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        220820                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6304                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 16639106                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6284                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   170678394                       # The number of ROB reads
system.cpu3.rob.rob_writes                   64696524                       # The number of ROB writes
system.cpu3.timesIdled                          15467                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8979253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15658479                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      5015959                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2323913                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11012600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6694080                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23889468                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9017993                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8884132                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       204782                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6474915                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8168                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4312                       # Transaction distribution
system.membus.trans_dist::ReadExReq             82165                       # Transaction distribution
system.membus.trans_dist::ReadExResp            81359                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8884133                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24623970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24623970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    586897728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               586897728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            11340                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8978778                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8978778    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8978778                       # Request fanout histogram
system.membus.respLayer1.occupancy        46107702481                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             61.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         19285203091                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1822                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          912                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5770674.890351                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8852521.414144                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          912    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     69023500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            912                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    70311103000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5262855500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       506333                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          506333                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       506333                       # number of overall hits
system.cpu2.icache.overall_hits::total         506333                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16765                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16765                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16765                       # number of overall misses
system.cpu2.icache.overall_misses::total        16765                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1063377999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1063377999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1063377999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1063377999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       523098                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       523098                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       523098                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       523098                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.032049                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.032049                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.032049                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.032049                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63428.452073                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63428.452073                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63428.452073                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63428.452073                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          451                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    37.583333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15814                       # number of writebacks
system.cpu2.icache.writebacks::total            15814                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          951                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          951                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          951                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          951                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15814                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15814                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15814                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15814                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    995596999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    995596999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    995596999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    995596999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.030231                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.030231                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.030231                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.030231                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62956.683888                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62956.683888                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62956.683888                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62956.683888                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15814                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       506333                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         506333                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16765                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16765                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1063377999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1063377999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       523098                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       523098                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.032049                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.032049                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63428.452073                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63428.452073                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          951                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          951                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15814                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15814                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    995596999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    995596999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.030231                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.030231                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62956.683888                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62956.683888                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             535948                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15846                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            33.822290                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1062010                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1062010                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      2858002                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2858002                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      2858002                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2858002                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5730477                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5730477                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5730477                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5730477                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 429366891186                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 429366891186                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 429366891186                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 429366891186                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8588479                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8588479                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8588479                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8588479                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.667228                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.667228                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.667228                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.667228                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74926.902453                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74926.902453                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74926.902453                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74926.902453                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    108800769                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        14302                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          2539759                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            249                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    42.839013                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    57.437751                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2944926                       # number of writebacks
system.cpu2.dcache.writebacks::total          2944926                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2780783                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2780783                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2780783                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2780783                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2949694                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2949694                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2949694                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2949694                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 252442429449                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 252442429449                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 252442429449                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 252442429449                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.343448                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.343448                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.343448                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.343448                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85582.582278                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85582.582278                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85582.582278                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85582.582278                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2944926                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      2652386                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2652386                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5592507                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5592507                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 418717592000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 418717592000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8244893                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8244893                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.678300                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.678300                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74871.178883                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74871.178883                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2664927                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2664927                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2927580                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2927580                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 250844516000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 250844516000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.355078                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.355078                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85683.231884                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85683.231884                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       205616                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        205616                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137970                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137970                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10649299186                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10649299186                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       343586                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       343586                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.401559                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.401559                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77185.614162                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77185.614162                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       115856                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       115856                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        22114                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22114                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1597913449                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1597913449                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.064362                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.064362                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 72258.001673                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 72258.001673                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3110                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3110                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          978                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          978                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     34444000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     34444000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         4088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.239237                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.239237                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 35218.813906                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 35218.813906                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          451                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          451                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          527                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          527                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3793000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3793000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.128914                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.128914                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7197.343454                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7197.343454                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1484                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1484                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1446                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1446                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     11118500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     11118500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2930                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2930                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.493515                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.493515                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7689.142462                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7689.142462                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1388                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1388                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      9949500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      9949500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.473720                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.473720                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7168.227666                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7168.227666                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2744000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2744000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2525000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2525000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1073                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1073                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         4220                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         4220                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    126318000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    126318000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         5293                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         5293                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.797279                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.797279                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 29933.175355                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 29933.175355                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         4220                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         4220                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    122098000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    122098000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.797279                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.797279                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 28933.175355                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 28933.175355                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.538491                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5821604                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2952700                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.971621                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.538491                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985578                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985578                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20154252                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20154252                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1914                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          958                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5445635.699374                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   8741563.812502                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          958    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     69467500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            958                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    70357039500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   5216919000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       507791                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          507791                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       507791                       # number of overall hits
system.cpu3.icache.overall_hits::total         507791                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17548                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17548                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17548                       # number of overall misses
system.cpu3.icache.overall_misses::total        17548                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1086501500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1086501500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1086501500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1086501500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       525339                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       525339                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       525339                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       525339                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.033403                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.033403                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.033403                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.033403                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61915.973330                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61915.973330                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61915.973330                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61915.973330                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          278                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    21.384615                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16564                       # number of writebacks
system.cpu3.icache.writebacks::total            16564                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          984                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          984                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          984                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          984                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16564                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16564                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16564                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16564                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1019382000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1019382000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1019382000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1019382000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.031530                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.031530                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.031530                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.031530                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61542.018836                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61542.018836                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61542.018836                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61542.018836                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16564                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       507791                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         507791                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17548                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17548                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1086501500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1086501500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       525339                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       525339                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.033403                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.033403                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61915.973330                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61915.973330                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          984                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          984                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16564                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16564                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1019382000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1019382000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.031530                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.031530                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61542.018836                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61542.018836                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             539369                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16596                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            32.499940                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1067242                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1067242                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      2873930                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2873930                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      2873930                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2873930                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5740760                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5740760                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5740760                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5740760                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 430299256285                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 430299256285                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 430299256285                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 430299256285                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      8614690                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8614690                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      8614690                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8614690                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.666392                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.666392                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.666392                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.666392                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 74955.102858                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74955.102858                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 74955.102858                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74955.102858                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    108787442                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        16870                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          2537866                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            284                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    42.865716                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    59.401408                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2945337                       # number of writebacks
system.cpu3.dcache.writebacks::total          2945337                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2790302                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2790302                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2790302                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2790302                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2950458                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2950458                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2950458                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2950458                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 252459635675                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 252459635675                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 252459635675                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 252459635675                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.342491                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.342491                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.342491                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.342491                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85566.252994                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85566.252994                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85566.252994                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85566.252994                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2945337                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2666760                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2666760                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      5602607                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5602607                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 419787083500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 419787083500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8269367                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8269367                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.677513                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.677513                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 74927.097956                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74927.097956                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2675243                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2675243                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2927364                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2927364                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 250856154000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 250856154000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.354001                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.354001                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85693.529742                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85693.529742                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       207170                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        207170                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       138153                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       138153                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10512172785                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10512172785                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       345323                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       345323                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.400069                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.400069                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 76090.803566                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76090.803566                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       115059                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       115059                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        23094                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23094                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1603481675                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1603481675                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.066877                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.066877                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 69432.825626                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69432.825626                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3129                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3129                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          952                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          952                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     25546500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     25546500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.233276                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.233276                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26834.558824                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26834.558824                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          421                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          421                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          531                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          531                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3357000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3357000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.130115                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.130115                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6322.033898                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6322.033898                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1433                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1433                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1445                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1445                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     12030000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     12030000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2878                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2878                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.502085                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.502085                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8325.259516                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8325.259516                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1395                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1395                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     10852000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     10852000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.484712                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.484712                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7779.211470                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7779.211470                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2879000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2879000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2662000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2662000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1107                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1107                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         4319                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         4319                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    127848500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    127848500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         5426                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         5426                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.795982                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.795982                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 29601.412364                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 29601.412364                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         4316                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         4316                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    123525000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    123525000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.795429                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.795429                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 28620.250232                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 28620.250232                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.577305                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5837706                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2953199                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.976740                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.577305                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.986791                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.986791                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20207323                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20207323                       # Number of data accesses
system.cpu0.numPwrStateTransitions                650                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          325                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2733887.692308                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4374069.125360                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          325    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     14280500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            325                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    74685445000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    888513500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       570681                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          570681                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       570681                       # number of overall hits
system.cpu0.icache.overall_hits::total         570681                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77049                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77049                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77049                       # number of overall misses
system.cpu0.icache.overall_misses::total        77049                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5692300499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5692300499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5692300499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5692300499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       647730                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       647730                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       647730                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       647730                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.118952                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.118952                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.118952                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.118952                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73878.966619                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73878.966619                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73878.966619                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73878.966619                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1833                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.847826                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72424                       # number of writebacks
system.cpu0.icache.writebacks::total            72424                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4625                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4625                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4625                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4625                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72424                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72424                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72424                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72424                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5342987499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5342987499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5342987499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5342987499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111812                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111812                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111812                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111812                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73773.714501                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73773.714501                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73773.714501                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73773.714501                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72424                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       570681                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         570681                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77049                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77049                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5692300499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5692300499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       647730                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       647730                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.118952                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.118952                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73878.966619                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73878.966619                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4625                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4625                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72424                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72424                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5342987499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5342987499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111812                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111812                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73773.714501                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73773.714501                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             648133                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72456                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.945194                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1367884                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1367884                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3115603                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3115603                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3115603                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3115603                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5862158                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5862158                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5862158                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5862158                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 439033203897                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 439033203897                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 439033203897                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 439033203897                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8977761                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8977761                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8977761                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8977761                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.652964                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.652964                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.652964                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.652964                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74892.761999                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74892.761999                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74892.761999                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74892.761999                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    108616893                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        13722                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2528041                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            209                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.964846                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.655502                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2969126                       # number of writebacks
system.cpu0.dcache.writebacks::total          2969126                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2890431                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2890431                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2890431                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2890431                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2971727                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2971727                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2971727                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2971727                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 254043369443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 254043369443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 254043369443                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 254043369443                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.331010                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.331010                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.331010                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.331010                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85486.779049                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85486.779049                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85486.779049                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85486.779049                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2969126                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2803064                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2803064                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5680517                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5680517                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 425110739000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 425110739000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8483581                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8483581                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.669590                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.669590                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74836.628251                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74836.628251                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2747598                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2747598                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2932919                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2932919                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 251203762500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 251203762500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.345717                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.345717                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85649.744333                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85649.744333                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       312539                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        312539                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       181641                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       181641                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  13922464897                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13922464897                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       494180                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       494180                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.367560                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.367560                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76648.250654                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76648.250654                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       142833                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       142833                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        38808                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        38808                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2839606943                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2839606943                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.078530                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.078530                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 73170.659220                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73170.659220                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3912                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3912                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          922                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          922                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     32481500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     32481500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.190732                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.190732                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35229.392625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35229.392625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          797                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          797                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          125                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          125                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       827500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       827500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.025859                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.025859                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data         6620                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6620                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2997                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2997                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1227                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1227                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7552000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7552000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4224                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4224                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.290483                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.290483                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6154.849226                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6154.849226                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1191                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1191                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6382000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6382000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.281960                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.281960                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5358.522250                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5358.522250                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       145500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       145500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       124500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       124500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2119                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2119                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3562                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3562                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    131769500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    131769500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5681                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5681                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.627002                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.627002                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 36993.121842                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 36993.121842                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3562                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3562                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    128207500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    128207500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.627002                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.627002                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 35993.121842                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 35993.121842                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.936023                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6103048                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2973175                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.052704                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.936023                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998001                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998001                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20958144                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20958144                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9545                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              607407                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6128                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              602792                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5586                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              604691                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5981                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              604237                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2446367                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9545                       # number of overall hits
system.l2.overall_hits::.cpu0.data             607407                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6128                       # number of overall hits
system.l2.overall_hits::.cpu1.data             602792                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5586                       # number of overall hits
system.l2.overall_hits::.cpu2.data             604691                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5981                       # number of overall hits
system.l2.overall_hits::.cpu3.data             604237                       # number of overall hits
system.l2.overall_hits::total                 2446367                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62880                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2359040                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10488                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2341527                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10228                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           2341231                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             10583                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           2341282                       # number of demand (read+write) misses
system.l2.demand_misses::total                9477259                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62880                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2359040                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10488                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2341527                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10228                       # number of overall misses
system.l2.overall_misses::.cpu2.data          2341231                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            10583                       # number of overall misses
system.l2.overall_misses::.cpu3.data          2341282                       # number of overall misses
system.l2.overall_misses::total               9477259                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5117603000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 241047535473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    905422000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 239616423478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    903099999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 239522709473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    921015500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 239540892481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     967574701404                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5117603000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 241047535473                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    905422000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 239616423478                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    903099999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 239522709473                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    921015500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 239540892481                       # number of overall miss cycles
system.l2.overall_miss_latency::total    967574701404                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72425                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2966447                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16616                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2944319                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2945922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16564                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2945519                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11923626                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72425                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2966447                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16616                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2944319                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2945922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16564                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2945519                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11923626                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.868208                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.795241                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.631199                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.795269                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.646769                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.794736                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.638916                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.794862                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.794830                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.868208                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.795241                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.631199                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.795269                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.646769                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.794736                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.638916                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.794862                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.794830                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81386.816158                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102180.351106                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86329.328757                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102333.401869                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88296.832127                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 102306.312138                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87027.827648                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 102311.849867                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102094.360975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81386.816158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102180.351106                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86329.328757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102333.401869                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88296.832127                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 102306.312138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87027.827648                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 102311.849867                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102094.360975                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              204781                       # number of writebacks
system.l2.writebacks::total                    204781                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            255                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         121993                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2506                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         128077                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2345                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         127631                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2307                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         126585                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              511699                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           255                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        121993                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2506                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        128077                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2345                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        127631                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2307                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        126585                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             511699                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2237047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2213450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      2213600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         8276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      2214697                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8965560                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2237047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2213450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      2213600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         8276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      2214697                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8965560                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4478604020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 211471992989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    651391501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 209871711489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    660623004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 209780491980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    677037001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 209861841492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 847453693476                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4478604020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 211471992989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    651391501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 209871711489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    660623004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 209780491980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    677037001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 209861841492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 847453693476                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.864688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.754117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.480380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.751770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.498482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.751412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.499638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.751887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.751916                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.864688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.754117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.480380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.751770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.498482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.751412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.499638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.751887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.751916                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71514.635050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94531.761286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81607.554623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94816.558535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83803.501713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 94768.924819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 81807.274166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 94758.714845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94523.230392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71514.635050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94531.761286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81607.554623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94816.558535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83803.501713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 94768.924819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 81807.274166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 94758.714845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94523.230392                       # average overall mshr miss latency
system.l2.replacements                       15694087                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       258910                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           258910                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       258911                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       258911                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      7606253                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7606253                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7606257                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7606257                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              99                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             152                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             162                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             164                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  577                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           457                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           221                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           329                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           265                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1272                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5986000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       980000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1015500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       684000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8665500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          556                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          373                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          491                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          429                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1849                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.821942                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.592493                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.670061                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.617716                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.687939                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13098.468271                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4434.389140                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3086.626140                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2581.132075                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6812.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          456                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          218                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          328                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          264                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1266                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      9111000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4419500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      6735000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      5301999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     25567499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.820144                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.584450                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.668024                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.615385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.684694                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19980.263158                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20272.935780                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20533.536585                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20083.329545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20195.496840                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           142                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           114                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                378                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           85                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          159                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          165                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          201                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              610                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       969500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       587500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       566000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       790500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2913500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           89                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          277                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          307                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          315                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            988                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.955056                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.574007                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.537459                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.638095                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.617409                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 11405.882353                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3694.968553                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3430.303030                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3932.835821                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4776.229508                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            19                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           79                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          155                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          161                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          196                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          591                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2032500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3277000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      3501000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      4263000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     13073500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.887640                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.559567                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.524430                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.622222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.598178                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 25727.848101                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21141.935484                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21745.341615                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        21750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22120.981387                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             7440                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             6307                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             5951                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             6355                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26053                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          30643                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          16973                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          16848                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          16959                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               81423                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2749266500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1613731500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1558328500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1560941500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7482268000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        38083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        23280                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        22799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        23314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            107476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.804637                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.729081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.738980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.727417                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.757592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89719.234409                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95076.386025                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 92493.382004                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 92042.072056                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91893.789224                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        30643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        16973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        16848                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        16959                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          81423                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2442836001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1444001500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1389848500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1391351500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6668037501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.804637                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.729081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.738980                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.727417                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.757592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 79719.218125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 85076.386025                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 82493.382004                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 82042.072056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81893.783096                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9545                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6128                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5981                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              27240                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62880                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10488                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        10583                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            94179                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5117603000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    905422000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    903099999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    921015500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7847140499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         121419                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.868208                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.631199                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.646769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.638916                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.775653                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81386.816158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86329.328757                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88296.832127                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87027.827648                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83321.552565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          255                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2506                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2345                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2307                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          7413                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62625                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7982                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7883                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         8276                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        86766                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4478604020                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    651391501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    660623004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    677037001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6467655526                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.864688                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.480380                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.498482                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.499638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.714600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71514.635050                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81607.554623                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83803.501713                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 81807.274166                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74541.358666                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       599967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       596485                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       598740                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       597882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2393074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2328397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2324554                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      2324383                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2324323                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9301657                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 238298268973                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 238002691978                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 237964380973                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 237979950981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 952245292905                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2928364                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2921039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2923123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2922205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11694731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.795119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.795797                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.795171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.795400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.795372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102344.346335                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102386.389810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 102377.439937                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 102386.781433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102373.726843                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       121993                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       128077                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       127631                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       126585                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       504286                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2206404                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2196477                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      2196752                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      2197738                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8797371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 209029156988                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 208427709989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 208390643480                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 208470489992                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 834318000449                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.753460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.751951                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.751509                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.752082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.752251                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94737.480982                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94891.824494                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 94863.072154                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 94856.843715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94837.196300                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    19278471                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15694151                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.228386                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.448322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.510099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.909755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.101107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.303438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.099218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.261945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.104028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.262089                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.444505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.023595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.139215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.129741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.129093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.129095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 174027175                       # Number of tag accesses
system.l2.tags.data_accesses                174027175                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4007936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     143169536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        510848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     141660608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        504512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     141668800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        529664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     141739520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          573791424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4007936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       510848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       504512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       529664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5552960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13106048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13106048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2237024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2213447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        2213575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           8276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        2214680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8965491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       204782                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             204782                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         53033295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1894429495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6759577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1874463252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          6675739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1874571649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          7008552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1875507421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7592448978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     53033295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6759577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      6675739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      7008552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         73477162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173420160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            173420160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173420160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        53033295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1894429495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6759577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1874463252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         6675739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1874571649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         7008552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1875507421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7765869139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    116777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2211126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2189891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   2189468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      8276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   2191287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000449299750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7273                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7273                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13641362                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110216                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8965492                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     204786                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8965492                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   204786                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96954                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 88009                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             79792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             78072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            110856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2791947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3819877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1103231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             57536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           108069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           124639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           123549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           125065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            62330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            57814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 306868358785                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44342690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            473153446285                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34601.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53351.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7861535                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  105025                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8965492                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               204786                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  110239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  207040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  486862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  913014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1283724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1404144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1199744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  976427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  837855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  674881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 448596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 213066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  69516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  28060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1018759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    564.472249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   335.799920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   427.312689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       270026     26.51%     26.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116503     11.44%     37.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60257      5.91%     43.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45471      4.46%     48.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        35684      3.50%     51.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29253      2.87%     54.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23992      2.36%     57.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20684      2.03%     59.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       416889     40.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1018759                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1219.373986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    285.244490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1429.085367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4221     58.04%     58.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           46      0.63%     58.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           14      0.19%     58.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            7      0.10%     58.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           15      0.21%     59.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           30      0.41%     59.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           56      0.77%     60.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          164      2.25%     62.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          250      3.44%     66.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          415      5.71%     71.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          433      5.95%     77.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          500      6.87%     84.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          450      6.19%     90.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583          348      4.78%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839          182      2.50%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           90      1.24%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           38      0.52%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607           12      0.16%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7273                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.055960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.052422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.353402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7072     97.24%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      0.58%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              120      1.65%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               32      0.44%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7273                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              567586432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6205056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7473600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               573791488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13106304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7510.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7592.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        59.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    58.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   75574024500                       # Total gap between requests
system.mem_ctrls.avgGap                       8241.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4008000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    141512064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       510848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    140153024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       504512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    140125952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       529664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    140242368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7473600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 53034141.383503153920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1872497706.997841119766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6759577.110149655491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1854514792.949478864670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 6675738.707004477270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1854156574.317858457565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 7008551.761914125644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1855696999.119081497192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 98891207.346244812012                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2237024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2213447                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      2213575                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         8276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      2214680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       204786                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1887275750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 118088697015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    316754250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 117452219256                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    330324000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 117358190761                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    330101000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 117389884253                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1891241932500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30136.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52788.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39683.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53063.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41903.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53017.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     39886.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     53005.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9235211.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2627041620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1396317120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12582343620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          112475340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5965695840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34017800640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        373831200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57075505380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        755.227151                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    631391500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2523560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  72419007000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4646847660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2469873285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50739010560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          497090160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5965695840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34299613200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        136515360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        98754646065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1306.728508                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     49060750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2523560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  73001337750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1854                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          928                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5614303.879310                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8808243.904247                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          928    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69243500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            928                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    70363884500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5210074000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       506309                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          506309                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       506309                       # number of overall hits
system.cpu1.icache.overall_hits::total         506309                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17686                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17686                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17686                       # number of overall misses
system.cpu1.icache.overall_misses::total        17686                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1078355000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1078355000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1078355000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1078355000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       523995                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       523995                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       523995                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       523995                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.033752                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.033752                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.033752                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.033752                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60972.237928                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60972.237928                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60972.237928                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60972.237928                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1174                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    69.058824                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16616                       # number of writebacks
system.cpu1.icache.writebacks::total            16616                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1070                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1070                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1070                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1070                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16616                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16616                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16616                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16616                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1005573500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1005573500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1005573500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1005573500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.031710                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.031710                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.031710                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.031710                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60518.385893                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60518.385893                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60518.385893                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60518.385893                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16616                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       506309                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         506309                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17686                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17686                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1078355000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1078355000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       523995                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       523995                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.033752                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.033752                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60972.237928                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60972.237928                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1070                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1070                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16616                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16616                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1005573500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1005573500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.031710                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.031710                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60518.385893                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60518.385893                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             531716                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16648                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            31.938731                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1064606                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1064606                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2869539                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2869539                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2869539                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2869539                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5739843                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5739843                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5739843                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5739843                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 431089516218                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 431089516218                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 431089516218                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 431089516218                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8609382                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8609382                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8609382                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8609382                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.666696                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.666696                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.666696                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.666696                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75104.757433                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75104.757433                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75104.757433                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75104.757433                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    108805625                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        13979                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2535979                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            260                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.904782                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    53.765385                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2943447                       # number of writebacks
system.cpu1.dcache.writebacks::total          2943447                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2791668                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2791668                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2791668                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2791668                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2948175                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2948175                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2948175                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2948175                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 252515833793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 252515833793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 252515833793                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 252515833793                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.342437                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.342437                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.342437                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.342437                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85651.575566                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85651.575566                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85651.575566                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85651.575566                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2943446                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2662983                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2662983                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5601570                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5601570                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 419978096500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 419978096500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      8264553                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8264553                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.677783                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.677783                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74975.068865                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74975.068865                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2675981                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2675981                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2925589                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2925589                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 250860205000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 250860205000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.353992                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.353992                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85746.906008                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85746.906008                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       206556                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        206556                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       138273                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       138273                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  11111419718                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11111419718                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       344829                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       344829                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.400990                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.400990                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80358.563986                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80358.563986                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       115687                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       115687                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        22586                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22586                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1655628793                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1655628793                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.065499                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.065499                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 73303.320331                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73303.320331                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3166                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3166                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     27349000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     27349000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.235266                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.235266                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28079.055441                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28079.055441                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          421                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          421                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          553                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          553                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4243000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4243000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.133575                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.133575                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7672.694394                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7672.694394                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1460                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1460                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1435                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1435                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     10621000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     10621000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2895                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2895                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.495682                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.495682                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7401.393728                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7401.393728                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1377                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1377                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      9447000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      9447000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.475648                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.475648                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6860.566449                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6860.566449                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2688500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2688500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2485500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2485500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1127                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1127                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4257                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4257                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    126206500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    126206500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         5384                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         5384                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.790676                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.790676                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 29646.817007                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 29646.817007                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4257                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4257                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    121949500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    121949500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.790676                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.790676                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 28646.817007                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 28646.817007                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.595802                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5831077                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2951285                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.975776                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.595802                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987369                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987369                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20194856                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20194856                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75573958500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11836449                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           15                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       463692                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11665339                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15489309                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8680                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4691                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13371                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          660                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          660                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           114538                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          114538                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        121419                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11715046                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       217273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8912841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        49848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8842809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8847512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        49692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8848329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35815746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9270272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    379876608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2126848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    376816960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2024192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    377014208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2120192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    377014720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1526264000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15732661                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14900352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         27659255                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.615174                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.753528                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14538679     52.56%     52.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9855459     35.63%     88.20% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2689879      9.73%     97.92% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 520915      1.88%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  54323      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27659255                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23869150167                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             31.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4505178155                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          24922405                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4505590275                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26030927                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4533124004                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108820559                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4503220596                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          26207146                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
