0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/fpga/DSED_G1/P2/lab2_1_1/lab2_1_1.srcs/sim_1/imports/DSED_G1/fulladder_dataflow_tb.vhd,1506509684,vhdl,,,,fulladder_dataflow_tb,,,,,,,,
C:/Users/fpga/DSED_G1/P2/lab2_1_1/lab2_1_1.srcs/sources_1/new/fulladder_dataflow.vhd,1506510680,vhdl,,,,fulladder_dataflow,,,,,,,,
