Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 14:09:12 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_SAM/fir_SAM_ED97_6_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 Delay49No_instance/s19_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum20_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 1.170ns (33.659%)  route 2.306ns (66.341%))
  Logic Levels:           9  (CARRY8=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.442ns = ( 6.442 - 4.000 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 0.955ns, distribution 1.205ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.868ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=24303, routed)       2.160     3.097    Delay49No_instance/clk_IBUF_BUFG
    SLICE_X117Y420       FDCE                                         r  Delay49No_instance/s19_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y420       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.178 r  Delay49No_instance/s19_reg[20]/Q
                         net (fo=5, routed)           0.736     3.914    Delay49No_instance/s20_reg[33]_0[20]
    SLICE_X115Y417       LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.002 r  Delay49No_instance/geqOp_carry__0_i_14__32/O
                         net (fo=1, routed)           0.021     4.023    Sum20_impl_instance/FPAddSubOp_instance/s19_reg[30]_0[2]
    SLICE_X115Y417       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.184 r  Sum20_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.210    Sum20_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X115Y418       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.262 r  Sum20_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.412     4.674    Delay42No_instance/CO[0]
    SLICE_X113Y417       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     4.807 f  Delay42No_instance/shiftedFracY_d1[12]_i_4__32/O
                         net (fo=3, routed)           0.199     5.006    Delay49No_instance/Y_reg[23]_2[0]
    SLICE_X116Y416       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.130 f  Delay49No_instance/shiftedFracY_d1[32]_i_9__32/O
                         net (fo=3, routed)           0.102     5.232    Delay49No_instance/shiftedFracY_d1[32]_i_9__32_n_0
    SLICE_X116Y417       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.355 f  Delay49No_instance/shiftedFracY_d1[12]_i_3__32/O
                         net (fo=33, routed)          0.311     5.666    Delay49No_instance/shiftVal__5_31[0]
    SLICE_X113Y420       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.161     5.827 r  Delay49No_instance/shiftedFracY_d1[41]_i_2__32/O
                         net (fo=2, routed)           0.233     6.060    Delay49No_instance/shiftedFracY_d1[41]_i_2__32_n_0
    SLICE_X113Y417       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     6.207 r  Delay49No_instance/shiftedFracY_d1[37]_i_1__32/O
                         net (fo=2, routed)           0.207     6.414    Delay49No_instance/level4__0_33[5]
    SLICE_X115Y419       LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.514 r  Delay49No_instance/shiftedFracY_d1[21]_i_1__32/O
                         net (fo=1, routed)           0.059     6.573    Sum20_impl_instance/FPAddSubOp_instance/shiftedFracY[10]
    SLICE_X115Y419       FDRE                                         r  Sum20_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=24303, routed)       1.795     6.442    Sum20_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X115Y419       FDRE                                         r  Sum20_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.378     6.819    
                         clock uncertainty           -0.035     6.784    
    SLICE_X115Y419       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     6.809    Sum20_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                  0.236    




