# ğŸ“ SYSCONFIG KURS - Clock System for MSPM0G3507

## ğŸ“š INNHOLDSFORTEGNELSE

1. [Clock Hierarchy Overview](#clock-hierarchy)
2. [Clock Sources (SYSOSC, LFCLK, SYSPLL)](#clock-sources)
3. [Clock Tree og Derivation](#clock-tree)
4. [Peripheral Clock Assignment](#peripheral-clocks)
5. [PWM Timer Clock Deep Dive](#pwm-clocks)
6. [ADC Clock Configuration](#adc-clocks)
7. [SPI Clock Configuration](#spi-clocks)
8. [Praktiske Eksempler](#examples)
9. [Common Pitfalls](#pitfalls)

---

## ğŸŒ³ 1. CLOCK HIERARCHY OVERVIEW {#clock-hierarchy}

MSPM0G3507 har en **hierarkisk clock struktur**:

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚   SYSOSC    â”‚ 32 MHz (internal oscillator)
                    â”‚  (default)  â”‚
                    â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
                           â”‚
              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
              â”‚                         â”‚
         â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”              â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”
         â”‚ SYSPLL  â”‚              â”‚  MCLK   â”‚ Main CPU clock
         â”‚(optional)â”‚             â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
         â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                   â”‚
              â”‚                  â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”
              â”‚                  â”‚           â”‚
         â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â–¼â”€â”€â”€â”  â”Œâ”€â”€â”€â–¼â”€â”€â”€â”
         â”‚  MFCLK  â”‚        â”‚ ULPCLKâ”‚  â”‚ BUSCLKâ”‚
         â”‚ 4 MHz   â”‚        â”‚ 32kHz â”‚  â”‚  =MCLKâ”‚
         â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”¬â”€â”€â”€â”˜  â””â”€â”€â”€â”¬â”€â”€â”€â”˜
              â”‚                 â”‚           â”‚
        â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”          â”‚      â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”
        â”‚           â”‚          â”‚      â”‚Peripheralsâ”‚
    â”Œâ”€â”€â”€â–¼â”€â”€â”€â”  â”Œâ”€â”€â”€â–¼â”€â”€â”€â”     â”‚      â”‚ (ADC, SPI,â”‚
    â”‚ PWM   â”‚  â”‚ Timer â”‚     â”‚      â”‚  GPIO....) â”‚
    â”‚ Timersâ”‚  â”‚ G     â”‚     â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    â””â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
                              â”‚
                         â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”
                         â”‚  LFCLK  â”‚ Low freq peripherals
                         â”‚  32kHz  â”‚
                         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## âš¡ 2. CLOCK SOURCES {#clock-sources}

### **2.1 SYSOSC (System Oscillator)**

**Hva:** Internal RC oscillator  
**Frekvens:** 32 MHz (factory calibrated)  
**Bruk:** Default clock source for alt  
**Power:** Low power mode supported

```javascript
// I SysConfig SYSCTL module:
SYSCTL.forceDefaultClkConfig = true;  // Bruker SYSOSC
```

**Fordeler:**
- âœ… Ingen eksterne komponenter nÃ¸dvendig
- âœ… Rask oppstart
- âœ… God nok for de fleste applikasjoner

**Ulemper:**
- âš ï¸ Mindre nÃ¸yaktig enn crystal oscillator
- âš ï¸ Kan driftes av temperatur

---

### **2.2 SYSPLL (System Phase-Locked Loop)**

**Hva:** PLL som multipliserer clock frekvens  
**Input:** SYSOSC (32 MHz)  
**Output:** Opptil 80 MHz  
**Bruk:** NÃ¥r du trenger hÃ¸yere clock speeds

```javascript
// Din .syscfg har dette enabled:
SYSCTL.SYSPLL_CLK0En = true;   // Enable PLL output 0
SYSCTL.SYSPLL_CLK1En = true;   // Enable PLL output 1
SYSCTL.SYSPLL_CLK2XEn = true;  // Enable PLL 2X output
SYSCTL.SYSPLL_CLK2XDiv = 9;    // Divider for CLK2X
```

**PLL Calculation:**
```
SYSPLL_CLK2X = SYSOSC Ã— (QDIV / PDIV) Ã— 2
             = 32 MHz Ã— (default config)
             = Variable output

MCLK = SYSPLL_CLK2X / CLK2XDiv
     = SYSPLL_CLK2X / 9  (in your config)
```

**Fordeler:**
- âœ… HÃ¸yere performance
- âœ… Fleksibel clock generering

**Ulemper:**
- âš ï¸ HÃ¸yere strÃ¸mforbruk
- âš ï¸ Lengre oppstartstid
- âš ï¸ MÃ¥ sjekke `SYSPLL_GOOD` interrupt

---

### **2.3 LFCLK (Low Frequency Clock)**

**Hva:** 32 kHz oscillator  
**Bruk:** Low-power timers, RTC, WDT  
**Source:** Internal LFOSC eller external crystal

```javascript
SYSCTL.EXCLKSource = "ULPCLK";  // Ultra-low power clock
```

**NÃ¥r brukes:**
- â° Real-time clock (RTC)
- â±ï¸ Watchdog timer
- ğŸ’¤ Low-power modes

---

## ğŸŒ² 3. CLOCK TREE OG DERIVATION {#clock-tree}

### **3.1 MCLK (Main Clock)**

**Hva:** CPU core clock  
**Default:** 32 MHz (SYSOSC)  
**Max:** 80 MHz (med SYSPLL)

```javascript
// Din konfigurasjon:
SYSCTL.MCLKSource = "HSCLK";  // High-speed clock (SYSOSC eller SYSPLL)
```

**MCLK drives:**
- âœ… CPU core
- âœ… Flash memory controller
- âœ… DMA
- âœ… Debug interface

---

### **3.2 BUSCLK (Bus Clock)**

**Hva:** Peripheral bus clock  
**Relation:** BUSCLK = MCLK (typisk)  
**Bruk:** De fleste peripherals

```javascript
// BUSCLK er automatisk = MCLK
// Brukes av: ADC, SPI, I2C, GPIO, etc.
```

**BUSCLK frequency pÃ¥virker:**
- ğŸ”„ ADC sample rate (indirectly)
- ğŸ”„ SPI baud rate (max)
- ğŸ”„ Timer resolution

---

### **3.3 MFCLK (Medium Frequency Clock)**

**Hva:** Fixed 4 MHz clock  
**Source:** Derived fra SYSOSC  
**Bruk:** Spesifikke timers

```javascript
SYSCTL.MFCLKEn = true;  // Enable MFCLK
```

**Brukes av:**
- â±ï¸ TIMG0 (PWM_AUDIO i ditt prosjekt)
- â±ï¸ Andre general-purpose timers

---

### **3.4 ULPCLK (Ultra-Low Power Clock)**

**Hva:** 32 kHz low-power clock  
**Bruk:** Low-power peripherals

```javascript
SYSCTL.EXCLKSource = "ULPCLK";
SYSCTL.UDIV = "2";  // Divider
```

---

## â° 4. PERIPHERAL CLOCK ASSIGNMENT {#peripheral-clocks}

Hver peripheral fÃ¥r sin clock fra en bestemt source:

### **Peripheral Clock Sources:**

| Peripheral | Clock Source | Frequency | Configured By |
|------------|--------------|-----------|---------------|
| **CPU Core** | MCLK | 32 MHz | SYSCTL.MCLKSource |
| **ADC0/ADC1** | BUSCLK | 32 MHz | Automatic (= MCLK) |
| **SPI0/SPI1** | BUSCLK | 32 MHz | Automatic (= MCLK) |
| **I2C0/I2C1** | BUSCLK | 32 MHz | Automatic (= MCLK) |
| **TIMG0** (PWM) | MFCLK | 4 MHz | PWM1.clockSource |
| **TIMG7** (Sample) | BUSCLK | 32 MHz | TIMER1.clockSource |
| **GPIO** | BUSCLK | 32 MHz | Automatic |
| **VREF** | BUSCLK | 32 MHz | VREF.advClkSrc |

---

## ğŸµ 5. PWM TIMER CLOCK DEEP DIVE {#pwm-clocks}

### **5.1 PWM Clock Source Selection**

I SysConfig, under PWM module:

```javascript
PWM1.$name = "PWM_AUDIO";
PWM1.peripheral.$assign = "TIMG0";  // Timer Group 0
// Clock source er implicit: MFCLK (4 MHz)
```

**Hvorfor MFCLK (4 MHz)?**
- âœ… Lavere frekvens â†’ finere duty cycle resolution
- âœ… Mindre power consumption
- âœ… God nok for audio (ikke trenger 32 MHz)

---

### **5.2 PWM Frequency Calculation**

**Formula:**
```
PWM_freq = Clock_freq / (timerCount + 1)
```

**Ditt prosjekt:**
```javascript
PWM1.timerCount = 4095;  // 12-bit counter
Clock_freq = 4 MHz (MFCLK)

PWM_freq = 4,000,000 / (4095 + 1)
         = 4,000,000 / 4096
         = 976.56 Hz
```

**Dette betyr:**
- ğŸµ PWM carrier frequency: **~977 Hz**
- ğŸµ Dette er for hÃ¸yt for direkte audio!
- ğŸµ Du mÃ¥ bruke low-pass filter for Ã¥ fÃ¥ audio ut

---

### **5.3 Duty Cycle Resolution**

```
Resolution = timerCount + 1
           = 4096 levels (12-bit)

Min step = 1 / 4096 = 0.024% duty cycle change
```

**For audio synthesis:**
```c
// Duty cycle range: 0 - 4095
uint16_t duty = 2048 + audio_sample;  // 2048 = center (50%)

DL_TimerG_setCaptureCompareValue(PWM_AUDIO_INST, duty, DL_TIMER_CC_0_INDEX);
```

---

### **5.4 PWM Timer Periode Konfigurasjon**

```javascript
// Hvis du vil endre PWM frequency:
PWM1.timerCount = X;  // Periode i clock cycles

// Nye PWM_freq = Clock_freq / (X + 1)
```

**Eksempler:**

| timerCount | PWM Frequency | Resolution | Use Case |
|------------|---------------|------------|----------|
| 255 | 15.625 kHz | 8-bit | Fast switching |
| 1023 | 3.906 kHz | 10-bit | Servo control |
| 4095 | 976 Hz | 12-bit | **Audio (ditt prosjekt)** |
| 9999 | 400 Hz | High | Low frequency PWM |

---

## ğŸ”¬ 6. ADC CLOCK CONFIGURATION {#adc-clocks}

### **6.1 ADC Clock Source**

```javascript
// ADC bruker automatisk BUSCLK (= MCLK = 32 MHz)
ADC121.peripheral.$assign = "ADC0";
// Clock source: BUSCLK (implicit)
```

**Intern ADC clock derivation:**
```
ADC_CLK = BUSCLK / sampClkDiv

Din konfigurasjon:
â”œâ”€ ADC0: sampClkDiv = 1 (default)
â”‚        ADC_CLK = 32 MHz / 1 = 32 MHz
â”‚
â””â”€ ADC1: sampClkDiv = DL_ADC12_CLOCK_DIVIDE_8
         ADC_CLK = 32 MHz / 8 = 4 MHz
```

---

### **6.2 ADC Sample Time**

```javascript
ADC121.sampleTime0 = "125 us";  // Sample window
```

**Hva betyr dette?**

```
Sample time = 125 Âµs
Clock period = 1 / 32 MHz = 31.25 ns

Sample clock cycles = 125 Âµs / 31.25 ns
                    = 4000 cycles
```

**Total conversion time:**
```
T_conversion = T_sample + T_conversion_fixed
             = 125 Âµs + ~0.5 Âµs
             = ~125.5 Âµs per sample
```

**Max sample rate:**
```
Sample_rate = 1 / T_conversion
            = 1 / 125.5 Âµs
            = ~7968 Hz
```

---

### **6.3 ADC Sequence Mode**

```javascript
ADC121.samplingOperationMode = "sequence";
ADC121.endAdd = 2;  // Sample 3 channels (0, 1, 2)
```

**Total conversion time for all channels:**
```
T_total = T_conversion Ã— (endAdd + 1)
        = 125.5 Âµs Ã— 3
        = ~376.5 Âµs

Effective sample rate per channel:
= 1 / 376.5 Âµs
= ~2656 Hz per channel
```

---

### **6.4 ADC Clock Division (ADC1)**

```javascript
ADC122.sampClkDiv = "DL_ADC12_CLOCK_DIVIDE_8";
```

**Hvorfor bruke clock divider?**

- âœ… Lavere clock â†’ mindre noise i analog mÃ¥ling
- âœ… Bedre for accelerometer (trenger ikke hÃ¸y speed)
- âœ… Lower power consumption

**ADC1 sample rate:**
```
ADC_CLK = 32 MHz / 8 = 4 MHz
Sample time = 125 Âµs
Clock cycles = 125 Âµs Ã— 4 MHz = 500 cycles

Max sample rate = 1 / 125.5 Âµs â‰ˆ 8 kHz (per channel)
```

---

## ğŸ“¡ 7. SPI CLOCK CONFIGURATION {#spi-clocks}

### **7.1 SPI Clock Source**

```javascript
SPI1.peripheral.$assign = "SPI1";
// Clock source: BUSCLK (32 MHz) - implicit
```

---

### **7.2 SPI Baud Rate (Bit Rate)**

```javascript
SPI1.targetBitRate = 10000000;  // 10 MHz
```

**Hvordan fungerer dette?**

```
SPI_CLK = BUSCLK / divider

For Ã¥ oppnÃ¥ 10 MHz fra 32 MHz:
divider = 32 MHz / 10 MHz = 3.2

SysConfig velger nÃ¦rmeste divider: 4
Actual SPI_CLK = 32 MHz / 4 = 8 MHz

Derfor:
Requested: 10 MHz
Actual: 8 MHz âœ… (nÃ¦rmeste mulige)
```

---

### **7.3 SPI Clock Divider Tabell**

| Target Baud | BUSCLK (32 MHz) | Divider | Actual Baud | Error |
|-------------|-----------------|---------|-------------|-------|
| 1 MHz | 32 MHz | 32 | 1 MHz | 0% |
| 2 MHz | 32 MHz | 16 | 2 MHz | 0% |
| 4 MHz | 32 MHz | 8 | 4 MHz | 0% |
| 8 MHz | 32 MHz | 4 | 8 MHz | 0% |
| **10 MHz** | 32 MHz | 3.2 â†’ 4 | **8 MHz** | -20% |
| 16 MHz | 32 MHz | 2 | 16 MHz | 0% |

**Konklusjon:** 10 MHz er ikke perfekt mulig fra 32 MHz BUSCLK!

---

### **7.4 Hvorfor SPI Clock Speed Matter**

```
For ST7735 LCD (din setup):
â”œâ”€ Max SPI clock: 15 MHz (datasheet)
â”œâ”€ Din setting: 10 MHz (â†’ actual 8 MHz)
â””â”€ Result: Safe margin âœ…

Hvis du Ã¸ker til 16 MHz:
â”œâ”€ Actual: 16 MHz
â”œâ”€ Close to max (15 MHz)
â””â”€ Risk: Timing violations âš ï¸
```

**Anbefaling for LCD:**
- âœ… 8 MHz (divider 4) - Safe, good speed
- âš ï¸ 16 MHz (divider 2) - Risky, too fast
- âŒ 32 MHz (divider 1) - Will NOT work

---

## ğŸ’¡ 8. PRAKTISKE EKSEMPLER {#examples}

### **Eksempel 1: Endre PWM Frequency for Audio**

**Scenario:** Du vil ha 8 kHz sample rate for audio.

**LÃ¸sning:**

```javascript
// I SysConfig PWM module:
PWM1.timerCount = 499;  // New period

// Beregning:
PWM_freq = 4 MHz / (499 + 1)
         = 4 MHz / 500
         = 8000 Hz
         = 8 kHz âœ…

Resolution = 500 levels (9-bit)
```

**Trade-off:**
- âœ… Perfekt sample rate for audio
- âš ï¸ Lavere resolution (9-bit vs 12-bit)
- âš ï¸ Mindre smooth audio

---

### **Eksempel 2: Ã˜ke ADC Sample Rate**

**Scenario:** Du trenger 44.1 kHz audio sample rate.

**LÃ¸sning:**

```javascript
// I SysConfig ADC module:
ADC121.sampleTime0 = "1 us";  // Minimum sample time

// Beregning:
T_conversion = 1 Âµs + 0.5 Âµs = 1.5 Âµs
Sample_rate = 1 / 1.5 Âµs â‰ˆ 666 kHz (max per channel)

For 3 channels:
Effective rate = 666 kHz / 3 â‰ˆ 222 kHz per channel âœ…
```

**Men:**
- âš ï¸ Kortere sample time â†’ mindre nÃ¸yaktig
- âš ï¸ High-impedance sources trenger lengre sample time
- âœ… For audio: 125 Âµs er god balanse

---

### **Eksempel 3: Clock for High-Speed SPI**

**Scenario:** Du vil maksimere LCD refresh rate.

**LÃ¸sning:**

```javascript
// Ã˜k SPI clock til max safe speed:
SPI1.targetBitRate = 16000000;  // 16 MHz

// Actual: 16 MHz (divider 2)
// LCD max: 15 MHz
// Margin: 1 MHz over spec âš ï¸

// Anbefaling:
SPI1.targetBitRate = 8000000;  // 8 MHz (safer)
```

---

## âš ï¸ 9. COMMON PITFALLS {#pitfalls}

### **Pitfall 1: Clock Mismatch**

**Problem:**
```javascript
// Du setter PWM timer til Ã¥ bruke BUSCLK (32 MHz):
PWM1.timerCount = 4095;

// Men glemmer at MFCLK (4 MHz) er default!
// Actual PWM freq = 4 MHz / 4096 = 977 Hz âŒ
// Forventet: 32 MHz / 4096 = 7812 Hz
```

**LÃ¸sning:** Sjekk alltid hvilken clock source peripheral bruker!

---

### **Pitfall 2: ADC Sample Rate vs. Interrupt Rate**

**Problem:**
```javascript
// ADC sample time: 125 Âµs
// ADC sequence: 3 channels
// Total time: 375 Âµs

// Men timer interrupt hver 125 Âµs:
TIMER1.timerPeriod = "125 us";

// Konflikt! ADC ikke ferdig fÃ¸r ny interrupt! âŒ
```

**LÃ¸sning:** Timer period mÃ¥ vÃ¦re â‰¥ ADC total conversion time!

---

### **Pitfall 3: SPI Clock Too Fast**

**Problem:**
```javascript
SPI1.targetBitRate = 32000000;  // Max possible

// Men LCD max er 15 MHz!
// Result: Corrupted data pÃ¥ LCD âŒ
```

**LÃ¸sning:** Alltid sjekk peripheral datasheet for max clock!

---

### **Pitfall 4: PWM Resolution vs. Frequency**

**Problem:**
```
Ã˜nsker bÃ¥de hÃ¸y frequency OG hÃ¸y resolution:
PWM_freq = 100 kHz
Resolution = 12-bit (4096 levels)

NÃ¸dvendig clock:
Clock = PWM_freq Ã— (2^resolution)
      = 100 kHz Ã— 4096
      = 409.6 MHz âŒ (impossible!)
```

**LÃ¸sning:** Trade-off mellom frequency og resolution!

```
Med 4 MHz clock:
â”œâ”€ High freq (100 kHz) â†’ 6-bit resolution (64 levels)
â””â”€ High resolution (12-bit) â†’ Low freq (977 Hz)
```

---

## ğŸ“Š CLOCK CONFIGURATION SUMMARY FOR DITT PROSJEKT

```javascript
// SYSTEM CLOCKS
MCLK:    32 MHz  (SYSOSC â†’ HSCLK)
BUSCLK:  32 MHz  (= MCLK)
MFCLK:   4 MHz   (Fixed, for PWM)
ULPCLK:  32 kHz  (Low power)

// PERIPHERAL CLOCKS
PWM_AUDIO (TIMG0):  4 MHz   â†’ 977 Hz PWM (12-bit)
TIMER_SAMPLE (TIMG7): 32 MHz â†’ 8 kHz interrupts
ADC0 (Joy/Mic):     32 MHz  â†’ ~8 kHz sample rate
ADC1 (Accel):       4 MHz   â†’ ~8 kHz sample rate
SPI_LCD (SPI1):     32 MHz  â†’ 8 MHz actual baud
I2C0/I2C1:          32 MHz  â†’ 100 kHz/400 kHz I2C speed
```

---

## âœ… QUICK REFERENCE CHEAT SHEET

### **NÃ¥r skal jeg endre hva?**

| Ã˜nske | Endre Dette | Effect |
|-------|-------------|--------|
| Raskere CPU | `SYSCTL.MCLKSource` â†’ SYSPLL | Higher MCLK |
| Raskere ADC | `ADC.sampleTime0` â†’ lavere | Faster conversion |
| Raskere SPI | `SPI.targetBitRate` â†’ hÃ¸yere | Faster LCD refresh |
| Finere PWM | `PWM.timerCount` â†’ hÃ¸yere | More resolution |
| HÃ¸yere PWM freq | `PWM.timerCount` â†’ lavere | Less resolution |
| Spare strÃ¸m | `SYSCTL.powerPolicy` â†’ STANDBY | Lower power modes |

---

## ğŸ“ QUIZ - Test Din ForstÃ¥else!

**Q1:** Hvis MCLK = 32 MHz, hva er max SPI baud rate?  
**A:** 16 MHz (divider 2), men sjekk peripheral max fÃ¸rst!

**Q2:** PWM med timerCount = 999, MFCLK = 4 MHz. Hva er PWM freq?  
**A:** 4 MHz / 1000 = 4 kHz

**Q3:** ADC sample time = 10 Âµs, sequence = 4 channels. Total tid?  
**A:** ~40 Âµs (10 Âµs Ã— 4)

**Q4:** Kan jeg fÃ¥ 10 MHz SPI fra 32 MHz BUSCLK?  
**A:** Nei, nÃ¦rmeste er 8 MHz (divider 4) eller 16 MHz (divider 2)

**Q5:** Hvorfor bruker PWM_AUDIO 4 MHz i stedet for 32 MHz?  
**A:** For Ã¥ fÃ¥ finere duty cycle resolution ved lav PWM frequency!

---

## ğŸ”— HVOR FINNE DETTE I SYSCFG?

```
SysConfig GUI:
â”œâ”€ SYSCTL module
â”‚  â”œâ”€ Clock Configuration
â”‚  â”‚  â”œâ”€ MCLK Source
â”‚  â”‚  â”œâ”€ PLL Settings
â”‚  â”‚  â””â”€ Clock Enables
â”‚  â””â”€ Power Policy
â”‚
â”œâ”€ PWM module
â”‚  â”œâ”€ Timer Instance (TIMG0/etc)
â”‚  â”œâ”€ Timer Count (periode)
â”‚  â””â”€ PWM Mode
â”‚
â”œâ”€ ADC module
â”‚  â”œâ”€ Clock Divider
â”‚  â”œâ”€ Sample Time
â”‚  â””â”€ Sequence Configuration
â”‚
â””â”€ SPI module
   â”œâ”€ Target Bit Rate
   â””â”€ Actual calculated baud
```

---

## ğŸ“š FURTHER READING

- TI MSPM0G3507 Technical Reference Manual (TRM)
- MSPM0 SDK Clock Configuration Guide
- SysConfig User Guide

**Lykke til med clock configuration!** â°ğŸ‰