\section{R\+CC}
\label{group__RCC}\index{R\+CC@{R\+CC}}


R\+CC driver modules.  


\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\textbf{ R\+C\+C\+\_\+\+Exported\+\_\+\+Constants}
\item 
\textbf{ R\+C\+C\+\_\+\+Private\+\_\+\+Functions}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ R\+C\+C\+\_\+\+Clocks\+Type\+Def}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ R\+C\+C\+\_\+\+O\+F\+F\+S\+ET}~(\textbf{ R\+C\+C\+\_\+\+B\+A\+SE} -\/ \textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE})
\item 
\#define \textbf{ C\+R\+\_\+\+O\+F\+F\+S\+ET}~(\textbf{ R\+C\+C\+\_\+\+O\+F\+F\+S\+ET} + 0x00)
\item 
\#define \textbf{ H\+S\+I\+O\+N\+\_\+\+Bit\+Number}~0x00
\item 
\#define \textbf{ C\+R\+\_\+\+H\+S\+I\+O\+N\+\_\+\+BB}~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ H\+S\+I\+O\+N\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \textbf{ C\+S\+S\+O\+N\+\_\+\+Bit\+Number}~0x13
\item 
\#define \textbf{ C\+R\+\_\+\+C\+S\+S\+O\+N\+\_\+\+BB}~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ C\+S\+S\+O\+N\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \textbf{ P\+L\+L\+O\+N\+\_\+\+Bit\+Number}~0x18
\item 
\#define \textbf{ C\+R\+\_\+\+P\+L\+L\+O\+N\+\_\+\+BB}~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ P\+L\+L\+O\+N\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \textbf{ P\+L\+L\+I2\+S\+O\+N\+\_\+\+Bit\+Number}~0x1A
\item 
\#define \textbf{ C\+R\+\_\+\+P\+L\+L\+I2\+S\+O\+N\+\_\+\+BB}~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ P\+L\+L\+I2\+S\+O\+N\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \textbf{ C\+F\+G\+R\+\_\+\+O\+F\+F\+S\+ET}~(\textbf{ R\+C\+C\+\_\+\+O\+F\+F\+S\+ET} + 0x08)
\item 
\#define \textbf{ I2\+S\+S\+R\+C\+\_\+\+Bit\+Number}~0x17
\item 
\#define \textbf{ C\+F\+G\+R\+\_\+\+I2\+S\+S\+R\+C\+\_\+\+BB}~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ C\+F\+G\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ I2\+S\+S\+R\+C\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \textbf{ B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET}~(\textbf{ R\+C\+C\+\_\+\+O\+F\+F\+S\+ET} + 0x70)
\item 
\#define \textbf{ R\+T\+C\+E\+N\+\_\+\+Bit\+Number}~0x0F
\item 
\#define \textbf{ B\+D\+C\+R\+\_\+\+R\+T\+C\+E\+N\+\_\+\+BB}~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ R\+T\+C\+E\+N\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \textbf{ B\+D\+R\+S\+T\+\_\+\+Bit\+Number}~0x10
\item 
\#define \textbf{ B\+D\+C\+R\+\_\+\+B\+D\+R\+S\+T\+\_\+\+BB}~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ B\+D\+R\+S\+T\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \textbf{ C\+S\+R\+\_\+\+O\+F\+F\+S\+ET}~(\textbf{ R\+C\+C\+\_\+\+O\+F\+F\+S\+ET} + 0x74)
\item 
\#define \textbf{ L\+S\+I\+O\+N\+\_\+\+Bit\+Number}~0x00
\item 
\#define \textbf{ C\+S\+R\+\_\+\+L\+S\+I\+O\+N\+\_\+\+BB}~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ C\+S\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ L\+S\+I\+O\+N\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \textbf{ C\+F\+G\+R\+\_\+\+M\+C\+O2\+\_\+\+R\+E\+S\+E\+T\+\_\+\+M\+A\+SK}~((uint32\+\_\+t)0x07\+F\+F\+F\+F\+F\+F)
\item 
\#define \textbf{ C\+F\+G\+R\+\_\+\+M\+C\+O1\+\_\+\+R\+E\+S\+E\+T\+\_\+\+M\+A\+SK}~((uint32\+\_\+t)0x\+F89\+F\+F\+F\+F\+F)
\item 
\#define \textbf{ F\+L\+A\+G\+\_\+\+M\+A\+SK}~((uint8\+\_\+t)0x1\+F)
\item 
\#define \textbf{ C\+R\+\_\+\+B\+Y\+T\+E3\+\_\+\+A\+D\+D\+R\+E\+SS}~((uint32\+\_\+t)0x40023802)
\item 
\#define \textbf{ C\+I\+R\+\_\+\+B\+Y\+T\+E2\+\_\+\+A\+D\+D\+R\+E\+SS}~((uint32\+\_\+t)(\textbf{ R\+C\+C\+\_\+\+B\+A\+SE} + 0x0\+C + 0x01))
\item 
\#define \textbf{ C\+I\+R\+\_\+\+B\+Y\+T\+E3\+\_\+\+A\+D\+D\+R\+E\+SS}~((uint32\+\_\+t)(\textbf{ R\+C\+C\+\_\+\+B\+A\+SE} + 0x0\+C + 0x02))
\item 
\#define \textbf{ B\+D\+C\+R\+\_\+\+A\+D\+D\+R\+E\+SS}~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + \textbf{ B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET})
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ R\+C\+C\+\_\+\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Resets the R\+CC clock configuration to the default reset state. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+H\+S\+E\+Config} (uint8\+\_\+t R\+C\+C\+\_\+\+H\+SE)
\begin{DoxyCompactList}\small\item\em Configures the External High Speed oscillator (H\+SE). \end{DoxyCompactList}\item 
\textbf{ Error\+Status} \textbf{ R\+C\+C\+\_\+\+Wait\+For\+H\+S\+E\+Start\+Up} (void)
\begin{DoxyCompactList}\small\item\em Waits for H\+SE start-\/up. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+Adjust\+H\+S\+I\+Calibration\+Value} (uint8\+\_\+t H\+S\+I\+Calibration\+Value)
\begin{DoxyCompactList}\small\item\em Adjusts the Internal High Speed oscillator (H\+SI) calibration value. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+H\+S\+I\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal High Speed oscillator (H\+SI). \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+L\+S\+E\+Config} (uint8\+\_\+t R\+C\+C\+\_\+\+L\+SE)
\begin{DoxyCompactList}\small\item\em Configures the External Low Speed oscillator (L\+SE). \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+L\+S\+I\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal Low Speed oscillator (L\+SI). \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+P\+L\+L\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Source, uint32\+\_\+t P\+L\+LM, uint32\+\_\+t P\+L\+LN, uint32\+\_\+t P\+L\+LP, uint32\+\_\+t P\+L\+LQ)
\begin{DoxyCompactList}\small\item\em Configures the main P\+LL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+P\+L\+L\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the main P\+LL. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Config} (uint32\+\_\+t P\+L\+L\+I2\+SN, uint32\+\_\+t P\+L\+L\+I2\+SR)
\begin{DoxyCompactList}\small\item\em Configures the P\+L\+L\+I2S clock multiplication and division factors. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the P\+L\+L\+I2S. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+Clock\+Security\+System\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Clock Security System. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+M\+C\+O1\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+M\+C\+O1\+Source, uint32\+\_\+t R\+C\+C\+\_\+\+M\+C\+O1\+Div)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on M\+C\+O1 pin(\+P\+A8). \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+M\+C\+O2\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+M\+C\+O2\+Source, uint32\+\_\+t R\+C\+C\+\_\+\+M\+C\+O2\+Div)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on M\+C\+O2 pin(\+P\+C9). \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Source)
\begin{DoxyCompactList}\small\item\em Configures the system clock (S\+Y\+S\+C\+LK). \end{DoxyCompactList}\item 
uint8\+\_\+t \textbf{ R\+C\+C\+\_\+\+Get\+S\+Y\+S\+C\+L\+K\+Source} (void)
\begin{DoxyCompactList}\small\item\em Returns the clock source used as system clock. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+H\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+S\+Y\+S\+C\+LK)
\begin{DoxyCompactList}\small\item\em Configures the A\+HB clock (H\+C\+LK). \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+P\+C\+L\+K1\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+H\+C\+LK)
\begin{DoxyCompactList}\small\item\em Configures the Low Speed A\+PB clock (P\+C\+L\+K1). \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+P\+C\+L\+K2\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+H\+C\+LK)
\begin{DoxyCompactList}\small\item\em Configures the High Speed A\+PB clock (P\+C\+L\+K2). \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+Get\+Clocks\+Freq} (\textbf{ R\+C\+C\+\_\+\+Clocks\+Type\+Def} $\ast$R\+C\+C\+\_\+\+Clocks)
\begin{DoxyCompactList}\small\item\em Returns the frequencies of different on chip clocks; S\+Y\+S\+C\+LK, H\+C\+LK, P\+C\+L\+K1 and P\+C\+L\+K2. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source)
\begin{DoxyCompactList}\small\item\em Configures the R\+TC clock (R\+T\+C\+C\+LK). \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the R\+TC clock. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+Backup\+Reset\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases the Backup domain reset. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Source)
\begin{DoxyCompactList}\small\item\em Configures the I2S clock source (I2\+S\+C\+LK). \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B1\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B1 peripheral clock. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B2\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B2 peripheral clock. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B3\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B3 peripheral clock. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B1\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Low Speed A\+PB (A\+P\+B1) peripheral clock. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B2\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the High Speed A\+PB (A\+P\+B2) peripheral clock. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B1\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases A\+H\+B1 peripheral reset. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B2\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases A\+H\+B2 peripheral reset. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B3\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases A\+H\+B3 peripheral reset. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B1\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases Low Speed A\+PB (A\+P\+B1) peripheral reset. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B2\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases High Speed A\+PB (A\+P\+B2) peripheral reset. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B1\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B2\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+L\+P\+Mode\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B3\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B1\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+P\+B1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B2\+Periph, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+P\+B2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+I\+T\+Config} (uint8\+\_\+t R\+C\+C\+\_\+\+IT, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified R\+CC interrupts. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ R\+C\+C\+\_\+\+Get\+Flag\+Status} (uint8\+\_\+t R\+C\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified R\+CC flag is set or not. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+Clear\+Flag} (void)
\begin{DoxyCompactList}\small\item\em Clears the R\+CC reset flags. The reset flags are\+: R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+I\+N\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+O\+R\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+S\+F\+T\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+I\+W\+D\+G\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+W\+W\+D\+G\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+L\+P\+W\+R\+R\+ST. \end{DoxyCompactList}\item 
\textbf{ I\+T\+Status} \textbf{ R\+C\+C\+\_\+\+Get\+I\+T\+Status} (uint8\+\_\+t R\+C\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified R\+CC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \textbf{ R\+C\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit} (uint8\+\_\+t R\+C\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the R\+CC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
static \+\_\+\+\_\+I uint8\+\_\+t \textbf{ A\+P\+B\+A\+H\+B\+Presc\+Table} [16] = \{0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9\}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+CC driver modules. 



\subsection{Macro Definition Documentation}
\mbox{\label{group__RCC_ga40b5a415d697b6af7babd8a208c92435}} 
\index{R\+CC@{R\+CC}!B\+D\+C\+R\+\_\+\+A\+D\+D\+R\+E\+SS@{B\+D\+C\+R\+\_\+\+A\+D\+D\+R\+E\+SS}}
\index{B\+D\+C\+R\+\_\+\+A\+D\+D\+R\+E\+SS@{B\+D\+C\+R\+\_\+\+A\+D\+D\+R\+E\+SS}!R\+CC@{R\+CC}}
\subsubsection{B\+D\+C\+R\+\_\+\+A\+D\+D\+R\+E\+SS}
{\footnotesize\ttfamily \#define B\+D\+C\+R\+\_\+\+A\+D\+D\+R\+E\+SS~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + \textbf{ B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET})}



Definition at line \textbf{ 123} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga892fdf297b85b85cbaf0723649b31818}} 
\index{R\+CC@{R\+CC}!B\+D\+C\+R\+\_\+\+B\+D\+R\+S\+T\+\_\+\+BB@{B\+D\+C\+R\+\_\+\+B\+D\+R\+S\+T\+\_\+\+BB}}
\index{B\+D\+C\+R\+\_\+\+B\+D\+R\+S\+T\+\_\+\+BB@{B\+D\+C\+R\+\_\+\+B\+D\+R\+S\+T\+\_\+\+BB}!R\+CC@{R\+CC}}
\subsubsection{B\+D\+C\+R\+\_\+\+B\+D\+R\+S\+T\+\_\+\+BB}
{\footnotesize\ttfamily \#define B\+D\+C\+R\+\_\+\+B\+D\+R\+S\+T\+\_\+\+BB~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ B\+D\+R\+S\+T\+\_\+\+Bit\+Number} $\ast$ 4))}



Definition at line \textbf{ 99} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga5f8a0c3cb5f5c835bf7eef09515138ad}} 
\index{R\+CC@{R\+CC}!B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET@{B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET}}
\index{B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET@{B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET}!R\+CC@{R\+CC}}
\subsubsection{B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET}
{\footnotesize\ttfamily \#define B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET~(\textbf{ R\+C\+C\+\_\+\+O\+F\+F\+S\+ET} + 0x70)}



Definition at line \textbf{ 94} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_gaf70aaf70b0752ccb3a60307b2fb46038}} 
\index{R\+CC@{R\+CC}!B\+D\+C\+R\+\_\+\+R\+T\+C\+E\+N\+\_\+\+BB@{B\+D\+C\+R\+\_\+\+R\+T\+C\+E\+N\+\_\+\+BB}}
\index{B\+D\+C\+R\+\_\+\+R\+T\+C\+E\+N\+\_\+\+BB@{B\+D\+C\+R\+\_\+\+R\+T\+C\+E\+N\+\_\+\+BB}!R\+CC@{R\+CC}}
\subsubsection{B\+D\+C\+R\+\_\+\+R\+T\+C\+E\+N\+\_\+\+BB}
{\footnotesize\ttfamily \#define B\+D\+C\+R\+\_\+\+R\+T\+C\+E\+N\+\_\+\+BB~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ R\+T\+C\+E\+N\+\_\+\+Bit\+Number} $\ast$ 4))}



Definition at line \textbf{ 96} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_gae6718158034388d8fde8caaa28ffe8b9}} 
\index{R\+CC@{R\+CC}!B\+D\+R\+S\+T\+\_\+\+Bit\+Number@{B\+D\+R\+S\+T\+\_\+\+Bit\+Number}}
\index{B\+D\+R\+S\+T\+\_\+\+Bit\+Number@{B\+D\+R\+S\+T\+\_\+\+Bit\+Number}!R\+CC@{R\+CC}}
\subsubsection{B\+D\+R\+S\+T\+\_\+\+Bit\+Number}
{\footnotesize\ttfamily \#define B\+D\+R\+S\+T\+\_\+\+Bit\+Number~0x10}



Definition at line \textbf{ 98} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga9076f5ddbb262fd45584702f5d280c9e}} 
\index{R\+CC@{R\+CC}!C\+F\+G\+R\+\_\+\+I2\+S\+S\+R\+C\+\_\+\+BB@{C\+F\+G\+R\+\_\+\+I2\+S\+S\+R\+C\+\_\+\+BB}}
\index{C\+F\+G\+R\+\_\+\+I2\+S\+S\+R\+C\+\_\+\+BB@{C\+F\+G\+R\+\_\+\+I2\+S\+S\+R\+C\+\_\+\+BB}!R\+CC@{R\+CC}}
\subsubsection{C\+F\+G\+R\+\_\+\+I2\+S\+S\+R\+C\+\_\+\+BB}
{\footnotesize\ttfamily \#define C\+F\+G\+R\+\_\+\+I2\+S\+S\+R\+C\+\_\+\+BB~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ C\+F\+G\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ I2\+S\+S\+R\+C\+\_\+\+Bit\+Number} $\ast$ 4))}



Definition at line \textbf{ 90} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga51f5130a66963090dc02b4ebd47e2f83}} 
\index{R\+CC@{R\+CC}!C\+F\+G\+R\+\_\+\+M\+C\+O1\+\_\+\+R\+E\+S\+E\+T\+\_\+\+M\+A\+SK@{C\+F\+G\+R\+\_\+\+M\+C\+O1\+\_\+\+R\+E\+S\+E\+T\+\_\+\+M\+A\+SK}}
\index{C\+F\+G\+R\+\_\+\+M\+C\+O1\+\_\+\+R\+E\+S\+E\+T\+\_\+\+M\+A\+SK@{C\+F\+G\+R\+\_\+\+M\+C\+O1\+\_\+\+R\+E\+S\+E\+T\+\_\+\+M\+A\+SK}!R\+CC@{R\+CC}}
\subsubsection{C\+F\+G\+R\+\_\+\+M\+C\+O1\+\_\+\+R\+E\+S\+E\+T\+\_\+\+M\+A\+SK}
{\footnotesize\ttfamily \#define C\+F\+G\+R\+\_\+\+M\+C\+O1\+\_\+\+R\+E\+S\+E\+T\+\_\+\+M\+A\+SK~((uint32\+\_\+t)0x\+F89\+F\+F\+F\+F\+F)}



Definition at line \textbf{ 108} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_gabd7dd9cf31a9cc27fd9c0c1624f9a298}} 
\index{R\+CC@{R\+CC}!C\+F\+G\+R\+\_\+\+M\+C\+O2\+\_\+\+R\+E\+S\+E\+T\+\_\+\+M\+A\+SK@{C\+F\+G\+R\+\_\+\+M\+C\+O2\+\_\+\+R\+E\+S\+E\+T\+\_\+\+M\+A\+SK}}
\index{C\+F\+G\+R\+\_\+\+M\+C\+O2\+\_\+\+R\+E\+S\+E\+T\+\_\+\+M\+A\+SK@{C\+F\+G\+R\+\_\+\+M\+C\+O2\+\_\+\+R\+E\+S\+E\+T\+\_\+\+M\+A\+SK}!R\+CC@{R\+CC}}
\subsubsection{C\+F\+G\+R\+\_\+\+M\+C\+O2\+\_\+\+R\+E\+S\+E\+T\+\_\+\+M\+A\+SK}
{\footnotesize\ttfamily \#define C\+F\+G\+R\+\_\+\+M\+C\+O2\+\_\+\+R\+E\+S\+E\+T\+\_\+\+M\+A\+SK~((uint32\+\_\+t)0x07\+F\+F\+F\+F\+F\+F)}



Definition at line \textbf{ 107} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga8682298330c3b9bae1992e4f1a0af985}} 
\index{R\+CC@{R\+CC}!C\+F\+G\+R\+\_\+\+O\+F\+F\+S\+ET@{C\+F\+G\+R\+\_\+\+O\+F\+F\+S\+ET}}
\index{C\+F\+G\+R\+\_\+\+O\+F\+F\+S\+ET@{C\+F\+G\+R\+\_\+\+O\+F\+F\+S\+ET}!R\+CC@{R\+CC}}
\subsubsection{C\+F\+G\+R\+\_\+\+O\+F\+F\+S\+ET}
{\footnotesize\ttfamily \#define C\+F\+G\+R\+\_\+\+O\+F\+F\+S\+ET~(\textbf{ R\+C\+C\+\_\+\+O\+F\+F\+S\+ET} + 0x08)}



Definition at line \textbf{ 88} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_gaab58c3f3f81bf1ab9a14cf3fececd8c4}} 
\index{R\+CC@{R\+CC}!C\+I\+R\+\_\+\+B\+Y\+T\+E2\+\_\+\+A\+D\+D\+R\+E\+SS@{C\+I\+R\+\_\+\+B\+Y\+T\+E2\+\_\+\+A\+D\+D\+R\+E\+SS}}
\index{C\+I\+R\+\_\+\+B\+Y\+T\+E2\+\_\+\+A\+D\+D\+R\+E\+SS@{C\+I\+R\+\_\+\+B\+Y\+T\+E2\+\_\+\+A\+D\+D\+R\+E\+SS}!R\+CC@{R\+CC}}
\subsubsection{C\+I\+R\+\_\+\+B\+Y\+T\+E2\+\_\+\+A\+D\+D\+R\+E\+SS}
{\footnotesize\ttfamily \#define C\+I\+R\+\_\+\+B\+Y\+T\+E2\+\_\+\+A\+D\+D\+R\+E\+SS~((uint32\+\_\+t)(\textbf{ R\+C\+C\+\_\+\+B\+A\+SE} + 0x0\+C + 0x01))}



Definition at line \textbf{ 117} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga43f47430582c9575970901533e525bb5}} 
\index{R\+CC@{R\+CC}!C\+I\+R\+\_\+\+B\+Y\+T\+E3\+\_\+\+A\+D\+D\+R\+E\+SS@{C\+I\+R\+\_\+\+B\+Y\+T\+E3\+\_\+\+A\+D\+D\+R\+E\+SS}}
\index{C\+I\+R\+\_\+\+B\+Y\+T\+E3\+\_\+\+A\+D\+D\+R\+E\+SS@{C\+I\+R\+\_\+\+B\+Y\+T\+E3\+\_\+\+A\+D\+D\+R\+E\+SS}!R\+CC@{R\+CC}}
\subsubsection{C\+I\+R\+\_\+\+B\+Y\+T\+E3\+\_\+\+A\+D\+D\+R\+E\+SS}
{\footnotesize\ttfamily \#define C\+I\+R\+\_\+\+B\+Y\+T\+E3\+\_\+\+A\+D\+D\+R\+E\+SS~((uint32\+\_\+t)(\textbf{ R\+C\+C\+\_\+\+B\+A\+SE} + 0x0\+C + 0x02))}



Definition at line \textbf{ 120} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga9b2724575bb34217aeddcb69c41a1547}} 
\index{R\+CC@{R\+CC}!C\+R\+\_\+\+B\+Y\+T\+E3\+\_\+\+A\+D\+D\+R\+E\+SS@{C\+R\+\_\+\+B\+Y\+T\+E3\+\_\+\+A\+D\+D\+R\+E\+SS}}
\index{C\+R\+\_\+\+B\+Y\+T\+E3\+\_\+\+A\+D\+D\+R\+E\+SS@{C\+R\+\_\+\+B\+Y\+T\+E3\+\_\+\+A\+D\+D\+R\+E\+SS}!R\+CC@{R\+CC}}
\subsubsection{C\+R\+\_\+\+B\+Y\+T\+E3\+\_\+\+A\+D\+D\+R\+E\+SS}
{\footnotesize\ttfamily \#define C\+R\+\_\+\+B\+Y\+T\+E3\+\_\+\+A\+D\+D\+R\+E\+SS~((uint32\+\_\+t)0x40023802)}



Definition at line \textbf{ 114} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_gaca914aed10477ae4090fea0a9639b1ea}} 
\index{R\+CC@{R\+CC}!C\+R\+\_\+\+C\+S\+S\+O\+N\+\_\+\+BB@{C\+R\+\_\+\+C\+S\+S\+O\+N\+\_\+\+BB}}
\index{C\+R\+\_\+\+C\+S\+S\+O\+N\+\_\+\+BB@{C\+R\+\_\+\+C\+S\+S\+O\+N\+\_\+\+BB}!R\+CC@{R\+CC}}
\subsubsection{C\+R\+\_\+\+C\+S\+S\+O\+N\+\_\+\+BB}
{\footnotesize\ttfamily \#define C\+R\+\_\+\+C\+S\+S\+O\+N\+\_\+\+BB~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ C\+S\+S\+O\+N\+\_\+\+Bit\+Number} $\ast$ 4))}



Definition at line \textbf{ 78} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_gac3290a833c0e35ec17d32c2d494e6133}} 
\index{R\+CC@{R\+CC}!C\+R\+\_\+\+H\+S\+I\+O\+N\+\_\+\+BB@{C\+R\+\_\+\+H\+S\+I\+O\+N\+\_\+\+BB}}
\index{C\+R\+\_\+\+H\+S\+I\+O\+N\+\_\+\+BB@{C\+R\+\_\+\+H\+S\+I\+O\+N\+\_\+\+BB}!R\+CC@{R\+CC}}
\subsubsection{C\+R\+\_\+\+H\+S\+I\+O\+N\+\_\+\+BB}
{\footnotesize\ttfamily \#define C\+R\+\_\+\+H\+S\+I\+O\+N\+\_\+\+BB~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ H\+S\+I\+O\+N\+\_\+\+Bit\+Number} $\ast$ 4))}



Definition at line \textbf{ 75} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_gafa1d3d0ea72132df651c76fc1bdffffc}} 
\index{R\+CC@{R\+CC}!C\+R\+\_\+\+O\+F\+F\+S\+ET@{C\+R\+\_\+\+O\+F\+F\+S\+ET}}
\index{C\+R\+\_\+\+O\+F\+F\+S\+ET@{C\+R\+\_\+\+O\+F\+F\+S\+ET}!R\+CC@{R\+CC}}
\subsubsection{C\+R\+\_\+\+O\+F\+F\+S\+ET}
{\footnotesize\ttfamily \#define C\+R\+\_\+\+O\+F\+F\+S\+ET~(\textbf{ R\+C\+C\+\_\+\+O\+F\+F\+S\+ET} + 0x00)}



Definition at line \textbf{ 73} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga0c0fb27aba4eb660f7590252596bdfc5}} 
\index{R\+CC@{R\+CC}!C\+R\+\_\+\+P\+L\+L\+I2\+S\+O\+N\+\_\+\+BB@{C\+R\+\_\+\+P\+L\+L\+I2\+S\+O\+N\+\_\+\+BB}}
\index{C\+R\+\_\+\+P\+L\+L\+I2\+S\+O\+N\+\_\+\+BB@{C\+R\+\_\+\+P\+L\+L\+I2\+S\+O\+N\+\_\+\+BB}!R\+CC@{R\+CC}}
\subsubsection{C\+R\+\_\+\+P\+L\+L\+I2\+S\+O\+N\+\_\+\+BB}
{\footnotesize\ttfamily \#define C\+R\+\_\+\+P\+L\+L\+I2\+S\+O\+N\+\_\+\+BB~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ P\+L\+L\+I2\+S\+O\+N\+\_\+\+Bit\+Number} $\ast$ 4))}



Definition at line \textbf{ 84} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga3f1fb2589cb8b5ac2f7121aba1135a5f}} 
\index{R\+CC@{R\+CC}!C\+R\+\_\+\+P\+L\+L\+O\+N\+\_\+\+BB@{C\+R\+\_\+\+P\+L\+L\+O\+N\+\_\+\+BB}}
\index{C\+R\+\_\+\+P\+L\+L\+O\+N\+\_\+\+BB@{C\+R\+\_\+\+P\+L\+L\+O\+N\+\_\+\+BB}!R\+CC@{R\+CC}}
\subsubsection{C\+R\+\_\+\+P\+L\+L\+O\+N\+\_\+\+BB}
{\footnotesize\ttfamily \#define C\+R\+\_\+\+P\+L\+L\+O\+N\+\_\+\+BB~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ P\+L\+L\+O\+N\+\_\+\+Bit\+Number} $\ast$ 4))}



Definition at line \textbf{ 81} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_gaa253e36e7e5fb02998c0e4d0388abc52}} 
\index{R\+CC@{R\+CC}!C\+S\+R\+\_\+\+L\+S\+I\+O\+N\+\_\+\+BB@{C\+S\+R\+\_\+\+L\+S\+I\+O\+N\+\_\+\+BB}}
\index{C\+S\+R\+\_\+\+L\+S\+I\+O\+N\+\_\+\+BB@{C\+S\+R\+\_\+\+L\+S\+I\+O\+N\+\_\+\+BB}!R\+CC@{R\+CC}}
\subsubsection{C\+S\+R\+\_\+\+L\+S\+I\+O\+N\+\_\+\+BB}
{\footnotesize\ttfamily \#define C\+S\+R\+\_\+\+L\+S\+I\+O\+N\+\_\+\+BB~(\textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\textbf{ C\+S\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\textbf{ L\+S\+I\+O\+N\+\_\+\+Bit\+Number} $\ast$ 4))}



Definition at line \textbf{ 104} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga984cbe73312b6d3d355c5053763d499a}} 
\index{R\+CC@{R\+CC}!C\+S\+R\+\_\+\+O\+F\+F\+S\+ET@{C\+S\+R\+\_\+\+O\+F\+F\+S\+ET}}
\index{C\+S\+R\+\_\+\+O\+F\+F\+S\+ET@{C\+S\+R\+\_\+\+O\+F\+F\+S\+ET}!R\+CC@{R\+CC}}
\subsubsection{C\+S\+R\+\_\+\+O\+F\+F\+S\+ET}
{\footnotesize\ttfamily \#define C\+S\+R\+\_\+\+O\+F\+F\+S\+ET~(\textbf{ R\+C\+C\+\_\+\+O\+F\+F\+S\+ET} + 0x74)}



Definition at line \textbf{ 102} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga253fa44d87aabc55f0cd6628e77a51fd}} 
\index{R\+CC@{R\+CC}!C\+S\+S\+O\+N\+\_\+\+Bit\+Number@{C\+S\+S\+O\+N\+\_\+\+Bit\+Number}}
\index{C\+S\+S\+O\+N\+\_\+\+Bit\+Number@{C\+S\+S\+O\+N\+\_\+\+Bit\+Number}!R\+CC@{R\+CC}}
\subsubsection{C\+S\+S\+O\+N\+\_\+\+Bit\+Number}
{\footnotesize\ttfamily \#define C\+S\+S\+O\+N\+\_\+\+Bit\+Number~0x13}



Definition at line \textbf{ 77} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga890221cb651a3f30f6d1bca0d9b0e13d}} 
\index{R\+CC@{R\+CC}!F\+L\+A\+G\+\_\+\+M\+A\+SK@{F\+L\+A\+G\+\_\+\+M\+A\+SK}}
\index{F\+L\+A\+G\+\_\+\+M\+A\+SK@{F\+L\+A\+G\+\_\+\+M\+A\+SK}!R\+CC@{R\+CC}}
\subsubsection{F\+L\+A\+G\+\_\+\+M\+A\+SK}
{\footnotesize\ttfamily \#define F\+L\+A\+G\+\_\+\+M\+A\+SK~((uint8\+\_\+t)0x1\+F)}



Definition at line \textbf{ 111} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga3d3085e491cbef815d223afbe5bf1930}} 
\index{R\+CC@{R\+CC}!H\+S\+I\+O\+N\+\_\+\+Bit\+Number@{H\+S\+I\+O\+N\+\_\+\+Bit\+Number}}
\index{H\+S\+I\+O\+N\+\_\+\+Bit\+Number@{H\+S\+I\+O\+N\+\_\+\+Bit\+Number}!R\+CC@{R\+CC}}
\subsubsection{H\+S\+I\+O\+N\+\_\+\+Bit\+Number}
{\footnotesize\ttfamily \#define H\+S\+I\+O\+N\+\_\+\+Bit\+Number~0x00}



Definition at line \textbf{ 74} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga9561d436b438d8f513b754f1934c3e30}} 
\index{R\+CC@{R\+CC}!I2\+S\+S\+R\+C\+\_\+\+Bit\+Number@{I2\+S\+S\+R\+C\+\_\+\+Bit\+Number}}
\index{I2\+S\+S\+R\+C\+\_\+\+Bit\+Number@{I2\+S\+S\+R\+C\+\_\+\+Bit\+Number}!R\+CC@{R\+CC}}
\subsubsection{I2\+S\+S\+R\+C\+\_\+\+Bit\+Number}
{\footnotesize\ttfamily \#define I2\+S\+S\+R\+C\+\_\+\+Bit\+Number~0x17}



Definition at line \textbf{ 89} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga3f9dbe50769ce2a63ae12520433b9b40}} 
\index{R\+CC@{R\+CC}!L\+S\+I\+O\+N\+\_\+\+Bit\+Number@{L\+S\+I\+O\+N\+\_\+\+Bit\+Number}}
\index{L\+S\+I\+O\+N\+\_\+\+Bit\+Number@{L\+S\+I\+O\+N\+\_\+\+Bit\+Number}!R\+CC@{R\+CC}}
\subsubsection{L\+S\+I\+O\+N\+\_\+\+Bit\+Number}
{\footnotesize\ttfamily \#define L\+S\+I\+O\+N\+\_\+\+Bit\+Number~0x00}



Definition at line \textbf{ 103} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_gabae59c3e4200523e3aa5b6e10aee8c46}} 
\index{R\+CC@{R\+CC}!P\+L\+L\+I2\+S\+O\+N\+\_\+\+Bit\+Number@{P\+L\+L\+I2\+S\+O\+N\+\_\+\+Bit\+Number}}
\index{P\+L\+L\+I2\+S\+O\+N\+\_\+\+Bit\+Number@{P\+L\+L\+I2\+S\+O\+N\+\_\+\+Bit\+Number}!R\+CC@{R\+CC}}
\subsubsection{P\+L\+L\+I2\+S\+O\+N\+\_\+\+Bit\+Number}
{\footnotesize\ttfamily \#define P\+L\+L\+I2\+S\+O\+N\+\_\+\+Bit\+Number~0x1A}



Definition at line \textbf{ 83} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_gab24d7f5f8e4b3b717fd91b54f393f6a3}} 
\index{R\+CC@{R\+CC}!P\+L\+L\+O\+N\+\_\+\+Bit\+Number@{P\+L\+L\+O\+N\+\_\+\+Bit\+Number}}
\index{P\+L\+L\+O\+N\+\_\+\+Bit\+Number@{P\+L\+L\+O\+N\+\_\+\+Bit\+Number}!R\+CC@{R\+CC}}
\subsubsection{P\+L\+L\+O\+N\+\_\+\+Bit\+Number}
{\footnotesize\ttfamily \#define P\+L\+L\+O\+N\+\_\+\+Bit\+Number~0x18}



Definition at line \textbf{ 80} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga539e07c3b3c55f1f1d47231341fb11e1}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+O\+F\+F\+S\+ET@{R\+C\+C\+\_\+\+O\+F\+F\+S\+ET}}
\index{R\+C\+C\+\_\+\+O\+F\+F\+S\+ET@{R\+C\+C\+\_\+\+O\+F\+F\+S\+ET}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+O\+F\+F\+S\+ET}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+O\+F\+F\+S\+ET~(\textbf{ R\+C\+C\+\_\+\+B\+A\+SE} -\/ \textbf{ P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE})}



Definition at line \textbf{ 70} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

\mbox{\label{group__RCC_ga9302c551752124766afc4cee65436405}} 
\index{R\+CC@{R\+CC}!R\+T\+C\+E\+N\+\_\+\+Bit\+Number@{R\+T\+C\+E\+N\+\_\+\+Bit\+Number}}
\index{R\+T\+C\+E\+N\+\_\+\+Bit\+Number@{R\+T\+C\+E\+N\+\_\+\+Bit\+Number}!R\+CC@{R\+CC}}
\subsubsection{R\+T\+C\+E\+N\+\_\+\+Bit\+Number}
{\footnotesize\ttfamily \#define R\+T\+C\+E\+N\+\_\+\+Bit\+Number~0x0F}



Definition at line \textbf{ 95} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



\subsection{Function Documentation}
\mbox{\label{group__RCC_gaa2d6a35f5c2e0f86317c3beb222677fc}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+Adjust\+H\+S\+I\+Calibration\+Value@{R\+C\+C\+\_\+\+Adjust\+H\+S\+I\+Calibration\+Value}}
\index{R\+C\+C\+\_\+\+Adjust\+H\+S\+I\+Calibration\+Value@{R\+C\+C\+\_\+\+Adjust\+H\+S\+I\+Calibration\+Value}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+Adjust\+H\+S\+I\+Calibration\+Value()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+Adjust\+H\+S\+I\+Calibration\+Value (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{H\+S\+I\+Calibration\+Value }\end{DoxyParamCaption})}



Adjusts the Internal High Speed oscillator (H\+SI) calibration value. 

\begin{DoxyNote}{Note}
The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal H\+SI RC. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em H\+S\+I\+Calibration\+Value} & specifies the calibration trimming value. This parameter must be a number between 0 and 0x1F. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 292} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00293 \{
00294   uint32\_t tmpreg = 0;
00295   \textcolor{comment}{/* Check the parameters */}
00296   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
00297 
00298   tmpreg = RCC->CR;
00299 
00300   \textcolor{comment}{/* Clear HSITRIM[4:0] bits */}
00301   tmpreg &= ~RCC_CR_HSITRIM;
00302 
00303   \textcolor{comment}{/* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */}
00304   tmpreg |= (uint32\_t)HSICalibrationValue << 3;
00305 
00306   \textcolor{comment}{/* Store the new value */}
00307   RCC->CR = tmpreg;
00308 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga80c89116820d48bb38db2e7d5e5a49b9}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B1\+Periph,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the A\+H\+B1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B\+Periph} & specifies the A\+H\+B1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OA\+: G\+P\+I\+OA clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OB\+: G\+P\+I\+OB clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OC\+: G\+P\+I\+OC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OD\+: G\+P\+I\+OD clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OE\+: G\+P\+I\+OE clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OF\+: G\+P\+I\+OF clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OG\+: G\+P\+I\+OG clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OG\+: G\+P\+I\+OG clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OI\+: G\+P\+I\+OI clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+C\+RC\+: C\+RC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+B\+K\+P\+S\+R\+AM\+: B\+K\+P\+S\+R\+AM interface clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+EN C\+CM data R\+AM interface clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+D\+M\+A1\+: D\+M\+A1 clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+D\+M\+A2\+: D\+M\+A2 clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+AC\+: Ethernet M\+AC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+Tx\+: Ethernet Transmission clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+Rx\+: Ethernet Reception clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+P\+TP\+: Ethernet P\+TP clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+O\+T\+G\+\_\+\+HS\+: U\+SB O\+TG HS clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+PI\+: U\+SB O\+TG HS U\+L\+PI clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1085} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.



Referenced by \textbf{ G\+P\+I\+O\+\_\+\+Config()}, \textbf{ I2c\+Master\+\_\+\+Init()}, \textbf{ S\+T\+M\+\_\+\+E\+V\+A\+L\+\_\+\+L\+E\+D\+Init()}, \textbf{ S\+T\+M\+\_\+\+E\+V\+A\+L\+\_\+\+P\+B\+Init()}, and \textbf{ U\+S\+A\+R\+T\+\_\+\+Config()}.


\begin{DoxyCode}
01086 \{
01087   \textcolor{comment}{/* Check the parameters */}
01088   assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC\_AHB1Periph));
01089 
01090   assert_param(IS_FUNCTIONAL_STATE(NewState));
01091   \textcolor{keywordflow}{if} (NewState != DISABLE)
01092   \{
01093     RCC->AHB1ENR |= RCC\_AHB1Periph;
01094   \}
01095   \textcolor{keywordflow}{else}
01096   \{
01097     RCC->AHB1ENR &= ~RCC\_AHB1Periph;
01098   \}
01099 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga5cd0d5adbc7496d7005b208bd19ce255}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B1\+Periph,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the A\+H\+B1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B\+Periph} & specifies the A\+H\+B1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OA\+: G\+P\+I\+OA clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OB\+: G\+P\+I\+OB clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OC\+: G\+P\+I\+OC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OD\+: G\+P\+I\+OD clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OE\+: G\+P\+I\+OE clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OF\+: G\+P\+I\+OF clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OG\+: G\+P\+I\+OG clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OG\+: G\+P\+I\+OG clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OI\+: G\+P\+I\+OI clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+C\+RC\+: C\+RC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+B\+K\+P\+S\+R\+AM\+: B\+K\+P\+S\+R\+AM interface clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+D\+M\+A1\+: D\+M\+A1 clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+D\+M\+A2\+: D\+M\+A2 clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+AC\+: Ethernet M\+AC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+Tx\+: Ethernet Transmission clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+Rx\+: Ethernet Reception clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+A\+C\+\_\+\+P\+TP\+: Ethernet P\+TP clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+O\+T\+G\+\_\+\+HS\+: U\+SB O\+TG HS clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+PI\+: U\+SB O\+TG HS U\+L\+PI clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1455} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
01456 \{
01457   \textcolor{comment}{/* Check the parameters */}
01458   assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC\_AHB1Periph));
01459   assert_param(IS_FUNCTIONAL_STATE(NewState));
01460   \textcolor{keywordflow}{if} (NewState != DISABLE)
01461   \{
01462     RCC->AHB1LPENR |= RCC\_AHB1Periph;
01463   \}
01464   \textcolor{keywordflow}{else}
01465   \{
01466     RCC->AHB1LPENR &= ~RCC\_AHB1Periph;
01467   \}
01468 \}
\end{DoxyCode}
\mbox{\label{group__RCC_gaa7c450567f4731d4f0615f63586cad86}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Reset\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Reset\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Reset\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B1\+Periph,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Forces or releases A\+H\+B1 peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B1\+Periph} & specifies the A\+H\+B1 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OA\+: G\+P\+I\+OA clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OB\+: G\+P\+I\+OB clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OC\+: G\+P\+I\+OC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OD\+: G\+P\+I\+OD clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OE\+: G\+P\+I\+OE clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OF\+: G\+P\+I\+OF clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OG\+: G\+P\+I\+OG clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OG\+: G\+P\+I\+OG clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+G\+P\+I\+OI\+: G\+P\+I\+OI clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+C\+RC\+: C\+RC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+D\+M\+A1\+: D\+M\+A1 clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+D\+M\+A2\+: D\+M\+A2 clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+E\+T\+H\+\_\+\+M\+AC\+: Ethernet M\+AC clock \item R\+C\+C\+\_\+\+A\+H\+B1\+Periph\+\_\+\+O\+T\+G\+\_\+\+HS\+: U\+SB O\+TG HS clock\end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1273} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.



Referenced by \textbf{ G\+P\+I\+O\+\_\+\+De\+Init()}.


\begin{DoxyCode}
01274 \{
01275   \textcolor{comment}{/* Check the parameters */}
01276   assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC\_AHB1Periph));
01277   assert_param(IS_FUNCTIONAL_STATE(NewState));
01278 
01279   \textcolor{keywordflow}{if} (NewState != DISABLE)
01280   \{
01281     RCC->AHB1RSTR |= RCC\_AHB1Periph;
01282   \}
01283   \textcolor{keywordflow}{else}
01284   \{
01285     RCC->AHB1RSTR &= ~RCC\_AHB1Periph;
01286   \}
01287 \}
\end{DoxyCode}
\mbox{\label{group__RCC_gaadffedbd87e796f01d9776b8ee01ff5e}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B2\+Periph,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the A\+H\+B2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B\+Periph} & specifies the A\+H\+B2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+D\+C\+MI\+: D\+C\+MI clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+C\+R\+YP\+: C\+R\+YP clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+H\+A\+SH\+: H\+A\+SH clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+R\+NG\+: R\+NG clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+O\+T\+G\+\_\+\+FS\+: U\+SB O\+TG FS clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1117} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
01118 \{
01119   \textcolor{comment}{/* Check the parameters */}
01120   assert_param(IS_RCC_AHB2_PERIPH(RCC\_AHB2Periph));
01121   assert_param(IS_FUNCTIONAL_STATE(NewState));
01122 
01123   \textcolor{keywordflow}{if} (NewState != DISABLE)
01124   \{
01125     RCC->AHB2ENR |= RCC\_AHB2Periph;
01126   \}
01127   \textcolor{keywordflow}{else}
01128   \{
01129     RCC->AHB2ENR &= ~RCC\_AHB2Periph;
01130   \}
01131 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga1ac5bb9676ae9b48e50d6a95de922ce3}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B2\+Periph,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the A\+H\+B2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B\+Periph} & specifies the A\+H\+B2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+D\+C\+MI\+: D\+C\+MI clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+C\+R\+YP\+: C\+R\+YP clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+H\+A\+SH\+: H\+A\+SH clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+R\+NG\+: R\+NG clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+O\+T\+G\+\_\+\+FS\+: U\+SB O\+TG FS clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1487} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
01488 \{
01489   \textcolor{comment}{/* Check the parameters */}
01490   assert_param(IS_RCC_AHB2_PERIPH(RCC\_AHB2Periph));
01491   assert_param(IS_FUNCTIONAL_STATE(NewState));
01492   \textcolor{keywordflow}{if} (NewState != DISABLE)
01493   \{
01494     RCC->AHB2LPENR |= RCC\_AHB2Periph;
01495   \}
01496   \textcolor{keywordflow}{else}
01497   \{
01498     RCC->AHB2LPENR &= ~RCC\_AHB2Periph;
01499   \}
01500 \}
\end{DoxyCode}
\mbox{\label{group__RCC_gafb119d6d1955d1b8c361e8140845ac5a}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Reset\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Reset\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Reset\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B2\+Periph,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Forces or releases A\+H\+B2 peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B2\+Periph} & specifies the A\+H\+B2 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+D\+C\+MI\+: D\+C\+MI clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+C\+R\+YP\+: C\+R\+YP clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+H\+A\+SH\+: H\+A\+SH clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+R\+NG\+: R\+NG clock \item R\+C\+C\+\_\+\+A\+H\+B2\+Periph\+\_\+\+O\+T\+G\+\_\+\+FS\+: U\+SB O\+TG FS clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1302} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.



Referenced by \textbf{ C\+R\+Y\+P\+\_\+\+De\+Init()}, \textbf{ H\+A\+S\+H\+\_\+\+De\+Init()}, and \textbf{ R\+N\+G\+\_\+\+De\+Init()}.


\begin{DoxyCode}
01303 \{
01304   \textcolor{comment}{/* Check the parameters */}
01305   assert_param(IS_RCC_AHB2_PERIPH(RCC\_AHB2Periph));
01306   assert_param(IS_FUNCTIONAL_STATE(NewState));
01307 
01308   \textcolor{keywordflow}{if} (NewState != DISABLE)
01309   \{
01310     RCC->AHB2RSTR |= RCC\_AHB2Periph;
01311   \}
01312   \textcolor{keywordflow}{else}
01313   \{
01314     RCC->AHB2RSTR &= ~RCC\_AHB2Periph;
01315   \}
01316 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga4eb8c119f2e9bf2bd2e042d27f151338}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B3\+Periph,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the A\+H\+B3 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B\+Periph} & specifies the A\+H\+B3 peripheral to gates its clock. This parameter must be\+: R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+\_\+\+F\+S\+MC \\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1144} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
01145 \{
01146   \textcolor{comment}{/* Check the parameters */}
01147   assert_param(IS_RCC_AHB3_PERIPH(RCC\_AHB3Periph));  
01148   assert_param(IS_FUNCTIONAL_STATE(NewState));
01149 
01150   \textcolor{keywordflow}{if} (NewState != DISABLE)
01151   \{
01152     RCC->AHB3ENR |= RCC\_AHB3Periph;
01153   \}
01154   \textcolor{keywordflow}{else}
01155   \{
01156     RCC->AHB3ENR &= ~RCC\_AHB3Periph;
01157   \}
01158 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga4e1df07cdfd81c068902d9d35fcc3911}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+L\+P\+Mode\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+L\+P\+Mode\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+L\+P\+Mode\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Clock\+L\+P\+Mode\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B3\+Periph,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the A\+H\+B3 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B\+Periph} & specifies the A\+H\+B3 peripheral to gates its clock. This parameter must be\+: R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+\_\+\+F\+S\+MC \\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1514} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
01515 \{
01516   \textcolor{comment}{/* Check the parameters */}
01517   assert_param(IS_RCC_AHB3_PERIPH(RCC\_AHB3Periph));
01518   assert_param(IS_FUNCTIONAL_STATE(NewState));
01519   \textcolor{keywordflow}{if} (NewState != DISABLE)
01520   \{
01521     RCC->AHB3LPENR |= RCC\_AHB3Periph;
01522   \}
01523   \textcolor{keywordflow}{else}
01524   \{
01525     RCC->AHB3LPENR &= ~RCC\_AHB3Periph;
01526   \}
01527 \}
\end{DoxyCode}
\mbox{\label{group__RCC_gaee44f159a1ca9ebdd7117bff387cd592}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Reset\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Reset\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Reset\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+H\+B3\+Periph,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Forces or releases A\+H\+B3 peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+H\+B3\+Periph} & specifies the A\+H\+B3 peripheral to reset. This parameter must be\+: R\+C\+C\+\_\+\+A\+H\+B3\+Periph\+\_\+\+F\+S\+MC \\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1326} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
01327 \{
01328   \textcolor{comment}{/* Check the parameters */}
01329   assert_param(IS_RCC_AHB3_PERIPH(RCC\_AHB3Periph));
01330   assert_param(IS_FUNCTIONAL_STATE(NewState));
01331 
01332   \textcolor{keywordflow}{if} (NewState != DISABLE)
01333   \{
01334     RCC->AHB3RSTR |= RCC\_AHB3Periph;
01335   \}
01336   \textcolor{keywordflow}{else}
01337   \{
01338     RCC->AHB3RSTR &= ~RCC\_AHB3Periph;
01339   \}
01340 \}
\end{DoxyCode}
\mbox{\label{group__RCC_gaee7cc5d73af7fe1986fceff8afd3973e}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+P\+B1\+Periph,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the Low Speed A\+PB (A\+P\+B1) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+P\+B1\+Periph} & specifies the A\+P\+B1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M2\+: T\+I\+M2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M3\+: T\+I\+M3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M4\+: T\+I\+M4 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M5\+: T\+I\+M5 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M6\+: T\+I\+M6 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M7\+: T\+I\+M7 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M12\+: T\+I\+M12 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M13\+: T\+I\+M13 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M14\+: T\+I\+M14 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+W\+W\+DG\+: W\+W\+DG clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+S\+P\+I2\+: S\+P\+I2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+S\+P\+I3\+: S\+P\+I3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+S\+A\+R\+T2\+: U\+S\+A\+R\+T2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+S\+A\+R\+T3\+: U\+S\+A\+R\+T3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+A\+R\+T4\+: U\+A\+R\+T4 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+A\+R\+T5\+: U\+A\+R\+T5 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C1\+: I2\+C1 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C2\+: I2\+C2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C3\+: I2\+C3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+A\+N1\+: C\+A\+N1 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+A\+N2\+: C\+A\+N2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+P\+WR\+: P\+WR clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+D\+AC\+: D\+AC clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1194} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.



Referenced by \textbf{ board\+\_\+init()}, and \textbf{ I2c\+Master\+\_\+\+Init()}.


\begin{DoxyCode}
01195 \{
01196   \textcolor{comment}{/* Check the parameters */}
01197   assert_param(IS_RCC_APB1_PERIPH(RCC\_APB1Periph));  
01198   assert_param(IS_FUNCTIONAL_STATE(NewState));
01199 
01200   \textcolor{keywordflow}{if} (NewState != DISABLE)
01201   \{
01202     RCC->APB1ENR |= RCC\_APB1Periph;
01203   \}
01204   \textcolor{keywordflow}{else}
01205   \{
01206     RCC->APB1ENR &= ~RCC\_APB1Periph;
01207   \}
01208 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga84dd64badb84768cbcf19e241cadff50}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+L\+P\+Mode\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+P\+B1\+Periph,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the A\+P\+B1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+P\+B1\+Periph} & specifies the A\+P\+B1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M2\+: T\+I\+M2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M3\+: T\+I\+M3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M4\+: T\+I\+M4 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M5\+: T\+I\+M5 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M6\+: T\+I\+M6 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M7\+: T\+I\+M7 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M12\+: T\+I\+M12 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M13\+: T\+I\+M13 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M14\+: T\+I\+M14 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+W\+W\+DG\+: W\+W\+DG clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+S\+P\+I2\+: S\+P\+I2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+S\+P\+I3\+: S\+P\+I3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+S\+A\+R\+T2\+: U\+S\+A\+R\+T2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+S\+A\+R\+T3\+: U\+S\+A\+R\+T3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+A\+R\+T4\+: U\+A\+R\+T4 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+A\+R\+T5\+: U\+A\+R\+T5 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C1\+: I2\+C1 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C2\+: I2\+C2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C3\+: I2\+C3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+A\+N1\+: C\+A\+N1 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+A\+N2\+: C\+A\+N2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+P\+WR\+: P\+WR clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+D\+AC\+: D\+AC clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1564} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
01565 \{
01566   \textcolor{comment}{/* Check the parameters */}
01567   assert_param(IS_RCC_APB1_PERIPH(RCC\_APB1Periph));
01568   assert_param(IS_FUNCTIONAL_STATE(NewState));
01569   \textcolor{keywordflow}{if} (NewState != DISABLE)
01570   \{
01571     RCC->APB1LPENR |= RCC\_APB1Periph;
01572   \}
01573   \textcolor{keywordflow}{else}
01574   \{
01575     RCC->APB1LPENR &= ~RCC\_APB1Periph;
01576   \}
01577 \}
\end{DoxyCode}
\mbox{\label{group__RCC_gab197ae4369c10b92640a733b40ed2801}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+P\+B1\+Periph,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Forces or releases Low Speed A\+PB (A\+P\+B1) peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+P\+B1\+Periph} & specifies the A\+P\+B1 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M2\+: T\+I\+M2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M3\+: T\+I\+M3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M4\+: T\+I\+M4 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M5\+: T\+I\+M5 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M6\+: T\+I\+M6 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M7\+: T\+I\+M7 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M12\+: T\+I\+M12 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M13\+: T\+I\+M13 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+T\+I\+M14\+: T\+I\+M14 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+W\+W\+DG\+: W\+W\+DG clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+S\+P\+I2\+: S\+P\+I2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+S\+P\+I3\+: S\+P\+I3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+S\+A\+R\+T2\+: U\+S\+A\+R\+T2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+S\+A\+R\+T3\+: U\+S\+A\+R\+T3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+A\+R\+T4\+: U\+A\+R\+T4 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+U\+A\+R\+T5\+: U\+A\+R\+T5 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C1\+: I2\+C1 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C2\+: I2\+C2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+I2\+C3\+: I2\+C3 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+A\+N1\+: C\+A\+N1 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+C\+A\+N2\+: C\+A\+N2 clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+P\+WR\+: P\+WR clock \item R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+\_\+\+D\+AC\+: D\+AC clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1373} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.



Referenced by \textbf{ C\+A\+N\+\_\+\+De\+Init()}, \textbf{ D\+A\+C\+\_\+\+De\+Init()}, \textbf{ I2\+C\+\_\+\+De\+Init()}, \textbf{ P\+W\+R\+\_\+\+De\+Init()}, \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+De\+Init()}, \textbf{ T\+I\+M\+\_\+\+De\+Init()}, \textbf{ U\+S\+A\+R\+T\+\_\+\+De\+Init()}, and \textbf{ W\+W\+D\+G\+\_\+\+De\+Init()}.


\begin{DoxyCode}
01374 \{
01375   \textcolor{comment}{/* Check the parameters */}
01376   assert_param(IS_RCC_APB1_PERIPH(RCC\_APB1Periph));
01377   assert_param(IS_FUNCTIONAL_STATE(NewState));
01378   \textcolor{keywordflow}{if} (NewState != DISABLE)
01379   \{
01380     RCC->APB1RSTR |= RCC\_APB1Periph;
01381   \}
01382   \textcolor{keywordflow}{else}
01383   \{
01384     RCC->APB1RSTR &= ~RCC\_APB1Periph;
01385   \}
01386 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga56ff55caf8d835351916b40dd030bc87}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+P\+B2\+Periph,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the High Speed A\+PB (A\+P\+B2) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+P\+B2\+Periph} & specifies the A\+P\+B2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M1\+: T\+I\+M1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M8\+: T\+I\+M8 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+U\+S\+A\+R\+T1\+: U\+S\+A\+R\+T1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+U\+S\+A\+R\+T6\+: U\+S\+A\+R\+T6 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C1\+: A\+D\+C1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C2\+: A\+D\+C2 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C3\+: A\+D\+C3 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+D\+IO\+: S\+D\+IO clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+P\+I1\+: S\+P\+I1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+Y\+S\+C\+FG\+: S\+Y\+S\+C\+FG clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M9\+: T\+I\+M9 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M10\+: T\+I\+M10 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M11\+: T\+I\+M11 clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1234} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.



Referenced by \textbf{ G\+P\+I\+O\+\_\+\+Config()}, \textbf{ S\+T\+M\+\_\+\+E\+V\+A\+L\+\_\+\+P\+B\+Init()}, and \textbf{ U\+S\+A\+R\+T\+\_\+\+Config()}.


\begin{DoxyCode}
01235 \{
01236   \textcolor{comment}{/* Check the parameters */}
01237   assert_param(IS_RCC_APB2_PERIPH(RCC\_APB2Periph));
01238   assert_param(IS_FUNCTIONAL_STATE(NewState));
01239 
01240   \textcolor{keywordflow}{if} (NewState != DISABLE)
01241   \{
01242     RCC->APB2ENR |= RCC\_APB2Periph;
01243   \}
01244   \textcolor{keywordflow}{else}
01245   \{
01246     RCC->APB2ENR &= ~RCC\_APB2Periph;
01247   \}
01248 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga30365b9e0b4c5d7e98c2675c862ddd7e}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+L\+P\+Mode\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+P\+B2\+Periph,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the A\+P\+B2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+P\+B2\+Periph} & specifies the A\+P\+B2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M1\+: T\+I\+M1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M8\+: T\+I\+M8 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+U\+S\+A\+R\+T1\+: U\+S\+A\+R\+T1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+U\+S\+A\+R\+T6\+: U\+S\+A\+R\+T6 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C1\+: A\+D\+C1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C2\+: A\+D\+C2 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C3\+: A\+D\+C3 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+D\+IO\+: S\+D\+IO clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+P\+I1\+: S\+P\+I1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+Y\+S\+C\+FG\+: S\+Y\+S\+C\+FG clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M9\+: T\+I\+M9 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M10\+: T\+I\+M10 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M11\+: T\+I\+M11 clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1604} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
01605 \{
01606   \textcolor{comment}{/* Check the parameters */}
01607   assert_param(IS_RCC_APB2_PERIPH(RCC\_APB2Periph));
01608   assert_param(IS_FUNCTIONAL_STATE(NewState));
01609   \textcolor{keywordflow}{if} (NewState != DISABLE)
01610   \{
01611     RCC->APB2LPENR |= RCC\_APB2Periph;
01612   \}
01613   \textcolor{keywordflow}{else}
01614   \{
01615     RCC->APB2LPENR &= ~RCC\_APB2Periph;
01616   \}
01617 \}
\end{DoxyCode}
\mbox{\label{group__RCC_gad94553850ac07106a27ee85fec37efdf}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd}}
\index{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd@{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+A\+P\+B2\+Periph,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Forces or releases High Speed A\+PB (A\+P\+B2) peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+A\+P\+B2\+Periph} & specifies the A\+P\+B2 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M1\+: T\+I\+M1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M8\+: T\+I\+M8 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+U\+S\+A\+R\+T1\+: U\+S\+A\+R\+T1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+U\+S\+A\+R\+T6\+: U\+S\+A\+R\+T6 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C1\+: A\+D\+C1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C2\+: A\+D\+C2 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C3\+: A\+D\+C3 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+D\+IO\+: S\+D\+IO clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+P\+I1\+: S\+P\+I1 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+Y\+S\+C\+FG\+: S\+Y\+S\+C\+FG clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M9\+: T\+I\+M9 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M10\+: T\+I\+M10 clock \item R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+T\+I\+M11\+: T\+I\+M11 clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1409} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.



Referenced by \textbf{ A\+D\+C\+\_\+\+De\+Init()}, \textbf{ S\+D\+I\+O\+\_\+\+De\+Init()}, \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+De\+Init()}, \textbf{ S\+Y\+S\+C\+F\+G\+\_\+\+De\+Init()}, \textbf{ T\+I\+M\+\_\+\+De\+Init()}, and \textbf{ U\+S\+A\+R\+T\+\_\+\+De\+Init()}.


\begin{DoxyCode}
01410 \{
01411   \textcolor{comment}{/* Check the parameters */}
01412   assert_param(IS_RCC_APB2_RESET_PERIPH(RCC\_APB2Periph));
01413   assert_param(IS_FUNCTIONAL_STATE(NewState));
01414   \textcolor{keywordflow}{if} (NewState != DISABLE)
01415   \{
01416     RCC->APB2RSTR |= RCC\_APB2Periph;
01417   \}
01418   \textcolor{keywordflow}{else}
01419   \{
01420     RCC->APB2RSTR &= ~RCC\_APB2Periph;
01421   \}
01422 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga636c3b72f35391e67f12a551b15fa54a}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+Backup\+Reset\+Cmd@{R\+C\+C\+\_\+\+Backup\+Reset\+Cmd}}
\index{R\+C\+C\+\_\+\+Backup\+Reset\+Cmd@{R\+C\+C\+\_\+\+Backup\+Reset\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+Backup\+Reset\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+Backup\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Forces or releases the Backup domain reset. 

\begin{DoxyNote}{Note}
This function resets the R\+TC peripheral (including the backup registers) and the R\+TC clock source selection in R\+C\+C\+\_\+\+C\+SR register. 

The B\+K\+P\+S\+R\+AM is not affected by this reset. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the Backup domain reset. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1029} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



Referenced by \textbf{ board\+\_\+init()}.


\begin{DoxyCode}
01030 \{
01031   \textcolor{comment}{/* Check the parameters */}
01032   assert_param(IS_FUNCTIONAL_STATE(NewState));
01033   *(\_\_IO uint32\_t *) BDCR_BDRST_BB = (uint32\_t)NewState;
01034 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga53f909dbb15a54124419084ebda97d72}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+Clear\+Flag@{R\+C\+C\+\_\+\+Clear\+Flag}}
\index{R\+C\+C\+\_\+\+Clear\+Flag@{R\+C\+C\+\_\+\+Clear\+Flag}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+Clear\+Flag()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+Clear\+Flag (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Clears the R\+CC reset flags. The reset flags are\+: R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+I\+N\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+O\+R\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+S\+F\+T\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+I\+W\+D\+G\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+W\+W\+D\+G\+R\+ST, R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+L\+P\+W\+R\+R\+ST. 


\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1730} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
01731 \{
01732   \textcolor{comment}{/* Set RMVF bit to clear the reset flags */}
01733   RCC->CSR |= RCC_CSR_RMVF;
01734 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga529842d165910f8f87e26115da36089b}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit@{R\+C\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit}}
\index{R\+C\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit@{R\+C\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{R\+C\+C\+\_\+\+IT }\end{DoxyParamCaption})}



Clears the R\+CC\textquotesingle{}s interrupt pending bits. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+IT} & specifies the interrupt pending bit to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+I\+T\+\_\+\+L\+S\+I\+R\+DY\+: L\+SI ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+L\+S\+E\+R\+DY\+: L\+SE ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+H\+S\+I\+R\+DY\+: H\+SI ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+H\+S\+E\+R\+DY\+: H\+SE ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+P\+L\+L\+R\+DY\+: main P\+LL ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+P\+L\+L\+I2\+S\+R\+DY\+: P\+L\+L\+I2S ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+C\+SS\+: Clock Security System interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1782} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
01783 \{
01784   \textcolor{comment}{/* Check the parameters */}
01785   assert_param(IS_RCC_CLEAR_IT(RCC\_IT));
01786 
01787   \textcolor{comment}{/* Perform Byte access to RCC\_CIR[23:16] bits to clear the selected interrupt}
01788 \textcolor{comment}{     pending bits */}
01789   *(\_\_IO uint8\_t *) CIR_BYTE3_ADDRESS = RCC\_IT;
01790 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga0ff1fd7b9a8a49cdda11b7d7261c3494}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+Clock\+Security\+System\+Cmd@{R\+C\+C\+\_\+\+Clock\+Security\+System\+Cmd}}
\index{R\+C\+C\+\_\+\+Clock\+Security\+System\+Cmd@{R\+C\+C\+\_\+\+Clock\+Security\+System\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+Clock\+Security\+System\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+Clock\+Security\+System\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the Clock Security System. 

\begin{DoxyNote}{Note}
If a failure is detected on the H\+SE oscillator clock, this oscillator is automatically disabled and an interrupt is generated to inform the software about the failure (Clock Security System Interrupt, C\+S\+SI), allowing the M\+CU to perform rescue operations. The C\+S\+SI is linked to the Cortex-\/\+M4 N\+MI (Non-\/\+Maskable Interrupt) exception vector. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the Clock Security System. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 518} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00519 \{
00520   \textcolor{comment}{/* Check the parameters */}
00521   assert_param(IS_FUNCTIONAL_STATE(NewState));
00522   *(\_\_IO uint32\_t *) CR_CSSON_BB = (uint32\_t)NewState;
00523 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga413f6422be11b1334abe60b3bff2e062}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+De\+Init@{R\+C\+C\+\_\+\+De\+Init}}
\index{R\+C\+C\+\_\+\+De\+Init@{R\+C\+C\+\_\+\+De\+Init}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+De\+Init()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Resets the R\+CC clock configuration to the default reset state. 

\begin{DoxyNote}{Note}
The default reset state of the clock configuration is given below\+:
\begin{DoxyItemize}
\item H\+SI ON and used as system clock source
\item H\+SE, P\+LL and P\+L\+L\+I2S O\+FF
\item A\+HB, A\+P\+B1 and A\+P\+B2 prescaler set to 1.
\item C\+SS, M\+C\+O1 and M\+C\+O2 O\+FF
\item All interrupts disabled 
\end{DoxyItemize}

This function doesn\textquotesingle{}t modify the configuration of the
\begin{DoxyItemize}
\item Peripheral clocks
\item L\+SI, L\+SE and R\+TC clocks 
\end{DoxyItemize}
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 196} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00197 \{
00198   \textcolor{comment}{/* Set HSION bit */}
00199   RCC->CR |= (uint32\_t)0x00000001;
00200 
00201   \textcolor{comment}{/* Reset CFGR register */}
00202   RCC->CFGR = 0x00000000;
00203 
00204   \textcolor{comment}{/* Reset HSEON, CSSON and PLLON bits */}
00205   RCC->CR &= (uint32\_t)0xFEF6FFFF;
00206 
00207   \textcolor{comment}{/* Reset PLLCFGR register */}
00208   RCC->PLLCFGR = 0x24003010;
00209 
00210   \textcolor{comment}{/* Reset HSEBYP bit */}
00211   RCC->CR &= (uint32\_t)0xFFFBFFFF;
00212 
00213   \textcolor{comment}{/* Disable all interrupts */}
00214   RCC->CIR = 0x00000000;
00215 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga3e9944fd1ed734275222bbb3e3f29993}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+Get\+Clocks\+Freq@{R\+C\+C\+\_\+\+Get\+Clocks\+Freq}}
\index{R\+C\+C\+\_\+\+Get\+Clocks\+Freq@{R\+C\+C\+\_\+\+Get\+Clocks\+Freq}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+Get\+Clocks\+Freq()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+Get\+Clocks\+Freq (\begin{DoxyParamCaption}\item[{\textbf{ R\+C\+C\+\_\+\+Clocks\+Type\+Def} $\ast$}]{R\+C\+C\+\_\+\+Clocks }\end{DoxyParamCaption})}



Returns the frequencies of different on chip clocks; S\+Y\+S\+C\+LK, H\+C\+LK, P\+C\+L\+K1 and P\+C\+L\+K2. 

\begin{DoxyNote}{Note}
The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source\+: 

If S\+Y\+S\+C\+LK source is H\+SI, function returns values based on \doxyref{H\+S\+I\+\_\+\+V\+A\+L\+U\+E($\ast$)}{p.}{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37} 

If S\+Y\+S\+C\+LK source is H\+SE, function returns values based on \doxyref{H\+S\+E\+\_\+\+V\+A\+L\+U\+E($\ast$$\ast$)}{p.}{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb} 

If S\+Y\+S\+C\+LK source is P\+LL, function returns values based on \doxyref{H\+S\+E\+\_\+\+V\+A\+L\+U\+E($\ast$$\ast$)}{p.}{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb} or \doxyref{H\+S\+I\+\_\+\+V\+A\+L\+U\+E($\ast$)}{p.}{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37} multiplied/divided by the P\+LL factors. 

($\ast$) H\+S\+I\+\_\+\+V\+A\+L\+UE is a constant defined in \doxyref{stm32f4xx.\+h}{p.}{stm32f4xx_8h} file (default value 16 M\+Hz) but the real value may vary depending on the variations in voltage and temperature. 

($\ast$$\ast$) H\+S\+E\+\_\+\+V\+A\+L\+UE is a constant defined in \doxyref{stm32f4xx.\+h}{p.}{stm32f4xx_8h} file (default value 25 M\+Hz), user has to ensure that H\+S\+E\+\_\+\+V\+A\+L\+UE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.

The result of this function could be not correct when using fractional value for H\+SE crystal.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+Clocks} & pointer to a \doxyref{R\+C\+C\+\_\+\+Clocks\+Type\+Def}{p.}{structRCC__ClocksTypeDef} structure which will hold the clocks frequencies.\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
This function can be used by the user application to compute the baudrate for the communication peripherals or configure other parameters. 

Each time S\+Y\+S\+C\+LK, H\+C\+LK, P\+C\+L\+K1 and/or P\+C\+L\+K2 clock changes, this function must be called to update the structure\textquotesingle{}s field. Otherwise, any configuration based on this function will be incorrect.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 855} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ R\+C\+C\+\_\+\+Clocks\+Type\+Def\+::\+H\+C\+L\+K\+\_\+\+Frequency}, \textbf{ R\+C\+C\+\_\+\+Clocks\+Type\+Def\+::\+P\+C\+L\+K1\+\_\+\+Frequency}, \textbf{ R\+C\+C\+\_\+\+Clocks\+Type\+Def\+::\+P\+C\+L\+K2\+\_\+\+Frequency}, and \textbf{ R\+C\+C\+\_\+\+Clocks\+Type\+Def\+::\+S\+Y\+S\+C\+L\+K\+\_\+\+Frequency}.



Referenced by \textbf{ I2\+C\+\_\+\+Init()}, \textbf{ T\+I\+M4\+\_\+\+I\+R\+Q\+Handler()}, and \textbf{ U\+S\+A\+R\+T\+\_\+\+Init()}.


\begin{DoxyCode}
00856 \{
00857   uint32\_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
00858 
00859   \textcolor{comment}{/* Get SYSCLK source -------------------------------------------------------*/}
00860   tmp = RCC->CFGR & RCC_CFGR_SWS;
00861 
00862   \textcolor{keywordflow}{switch} (tmp)
00863   \{
00864     \textcolor{keywordflow}{case} 0x00:  \textcolor{comment}{/* HSI used as system clock source */}
00865       RCC\_Clocks->SYSCLK_Frequency = HSI_VALUE;
00866       \textcolor{keywordflow}{break};
00867     \textcolor{keywordflow}{case} 0x04:  \textcolor{comment}{/* HSE used as system clock  source */}
00868       RCC\_Clocks->SYSCLK_Frequency = HSE_VALUE;
00869       \textcolor{keywordflow}{break};
00870     \textcolor{keywordflow}{case} 0x08:  \textcolor{comment}{/* PLL used as system clock  source */}
00871 
00872       \textcolor{comment}{/* PLL\_VCO = (HSE\_VALUE or HSI\_VALUE / PLLM) * PLLN}
00873 \textcolor{comment}{         SYSCLK = PLL\_VCO / PLLP}
00874 \textcolor{comment}{         */}    
00875       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
00876       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
00877       
00878       \textcolor{keywordflow}{if} (pllsource != 0)
00879       \{
00880         \textcolor{comment}{/* HSE used as PLL clock source */}
00881         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
00882       \}
00883       \textcolor{keywordflow}{else}
00884       \{
00885         \textcolor{comment}{/* HSI used as PLL clock source */}
00886         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
00887       \}
00888 
00889       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
00890       RCC\_Clocks->SYSCLK_Frequency = pllvco/pllp;
00891       \textcolor{keywordflow}{break};
00892     \textcolor{keywordflow}{default}:
00893       RCC\_Clocks->SYSCLK_Frequency = HSI_VALUE;
00894       \textcolor{keywordflow}{break};
00895   \}
00896   \textcolor{comment}{/* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/}
00897 
00898   \textcolor{comment}{/* Get HCLK prescaler */}
00899   tmp = RCC->CFGR & RCC_CFGR_HPRE;
00900   tmp = tmp >> 4;
00901   presc = APBAHBPrescTable[tmp];
00902   \textcolor{comment}{/* HCLK clock frequency */}
00903   RCC\_Clocks->HCLK_Frequency = RCC\_Clocks->SYSCLK_Frequency >> presc;
00904 
00905   \textcolor{comment}{/* Get PCLK1 prescaler */}
00906   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
00907   tmp = tmp >> 10;
00908   presc = APBAHBPrescTable[tmp];
00909   \textcolor{comment}{/* PCLK1 clock frequency */}
00910   RCC\_Clocks->PCLK1_Frequency = RCC\_Clocks->HCLK_Frequency >> presc;
00911 
00912   \textcolor{comment}{/* Get PCLK2 prescaler */}
00913   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
00914   tmp = tmp >> 13;
00915   presc = APBAHBPrescTable[tmp];
00916   \textcolor{comment}{/* PCLK2 clock frequency */}
00917   RCC\_Clocks->PCLK2_Frequency = RCC\_Clocks->HCLK_Frequency >> presc;
00918 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga2897bdc52f272031c44fb1f72205d295}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+Get\+Flag\+Status@{R\+C\+C\+\_\+\+Get\+Flag\+Status}}
\index{R\+C\+C\+\_\+\+Get\+Flag\+Status@{R\+C\+C\+\_\+\+Get\+Flag\+Status}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+Get\+Flag\+Status()}
{\footnotesize\ttfamily \textbf{ Flag\+Status} R\+C\+C\+\_\+\+Get\+Flag\+Status (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{R\+C\+C\+\_\+\+F\+L\+AG }\end{DoxyParamCaption})}



Checks whether the specified R\+CC flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+F\+L\+AG} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+H\+S\+I\+R\+DY\+: H\+SI oscillator clock ready \item R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+H\+S\+E\+R\+DY\+: H\+SE oscillator clock ready \item R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+L\+L\+R\+DY\+: main P\+LL clock ready \item R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+L\+L\+I2\+S\+R\+DY\+: P\+L\+L\+I2S clock ready \item R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+L\+S\+E\+R\+DY\+: L\+SE oscillator clock ready \item R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+L\+S\+I\+R\+DY\+: L\+SI oscillator clock ready \item R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+B\+O\+R\+R\+ST\+: P\+O\+R/\+P\+DR or B\+OR reset \item R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+I\+N\+R\+ST\+: Pin reset \item R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+P\+O\+R\+R\+ST\+: P\+O\+R/\+P\+DR reset \item R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+S\+F\+T\+R\+ST\+: Software reset \item R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+I\+W\+D\+G\+R\+ST\+: Independent Watchdog reset \item R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+W\+W\+D\+G\+R\+ST\+: Window Watchdog reset \item R\+C\+C\+\_\+\+F\+L\+A\+G\+\_\+\+L\+P\+W\+R\+R\+ST\+: Low Power reset \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of R\+C\+C\+\_\+\+F\+L\+AG (S\+ET or R\+E\+S\+ET). \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1685} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ R\+E\+S\+ET}, and \textbf{ S\+ET}.



Referenced by \textbf{ R\+C\+C\+\_\+\+Wait\+For\+H\+S\+E\+Start\+Up()}.


\begin{DoxyCode}
01686 \{
01687   uint32\_t tmp = 0;
01688   uint32\_t statusreg = 0;
01689   FlagStatus bitstatus = RESET;
01690 
01691   \textcolor{comment}{/* Check the parameters */}
01692   assert_param(IS_RCC_FLAG(RCC\_FLAG));
01693 
01694   \textcolor{comment}{/* Get the RCC register index */}
01695   tmp = RCC\_FLAG >> 5;
01696   \textcolor{keywordflow}{if} (tmp == 1)               \textcolor{comment}{/* The flag to check is in CR register */}
01697   \{
01698     statusreg = RCC->CR;
01699   \}
01700   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (tmp == 2)          \textcolor{comment}{/* The flag to check is in BDCR register */}
01701   \{
01702     statusreg = RCC->BDCR;
01703   \}
01704   \textcolor{keywordflow}{else}                       \textcolor{comment}{/* The flag to check is in CSR register */}
01705   \{
01706     statusreg = RCC->CSR;
01707   \}
01708 
01709   \textcolor{comment}{/* Get the flag position */}
01710   tmp = RCC\_FLAG & FLAG_MASK;
01711   \textcolor{keywordflow}{if} ((statusreg & ((uint32\_t)1 << tmp)) != (uint32\_t)RESET)
01712   \{
01713     bitstatus = SET;
01714   \}
01715   \textcolor{keywordflow}{else}
01716   \{
01717     bitstatus = RESET;
01718   \}
01719   \textcolor{comment}{/* Return the flag status */}
01720   \textcolor{keywordflow}{return} bitstatus;
01721 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga6126c99f398ee4be410ad76ae3aee18f}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+Get\+I\+T\+Status@{R\+C\+C\+\_\+\+Get\+I\+T\+Status}}
\index{R\+C\+C\+\_\+\+Get\+I\+T\+Status@{R\+C\+C\+\_\+\+Get\+I\+T\+Status}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+Get\+I\+T\+Status()}
{\footnotesize\ttfamily \textbf{ I\+T\+Status} R\+C\+C\+\_\+\+Get\+I\+T\+Status (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{R\+C\+C\+\_\+\+IT }\end{DoxyParamCaption})}



Checks whether the specified R\+CC interrupt has occurred or not. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+IT} & specifies the R\+CC interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+I\+T\+\_\+\+L\+S\+I\+R\+DY\+: L\+SI ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+L\+S\+E\+R\+DY\+: L\+SE ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+H\+S\+I\+R\+DY\+: H\+SI ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+H\+S\+E\+R\+DY\+: H\+SE ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+P\+L\+L\+R\+DY\+: main P\+LL ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+P\+L\+L\+I2\+S\+R\+DY\+: P\+L\+L\+I2S ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+C\+SS\+: Clock Security System interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of R\+C\+C\+\_\+\+IT (S\+ET or R\+E\+S\+ET). \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1749} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ R\+E\+S\+ET}.


\begin{DoxyCode}
01750 \{
01751   ITStatus bitstatus = RESET;
01752 
01753   \textcolor{comment}{/* Check the parameters */}
01754   assert_param(IS_RCC_GET_IT(RCC\_IT));
01755 
01756   \textcolor{comment}{/* Check the status of the specified RCC interrupt */}
01757   \textcolor{keywordflow}{if} ((RCC->CIR & RCC\_IT) != (uint32\_t)RESET)
01758   \{
01759     bitstatus = SET;
01760   \}
01761   \textcolor{keywordflow}{else}
01762   \{
01763     bitstatus = RESET;
01764   \}
01765   \textcolor{comment}{/* Return the RCC\_IT status */}
01766   \textcolor{keywordflow}{return}  bitstatus;
01767 \}
\end{DoxyCode}
\mbox{\label{group__RCC_gaaeb32311c208b2a980841c9c884a41ea}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+Get\+S\+Y\+S\+C\+L\+K\+Source@{R\+C\+C\+\_\+\+Get\+S\+Y\+S\+C\+L\+K\+Source}}
\index{R\+C\+C\+\_\+\+Get\+S\+Y\+S\+C\+L\+K\+Source@{R\+C\+C\+\_\+\+Get\+S\+Y\+S\+C\+L\+K\+Source}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+Get\+S\+Y\+S\+C\+L\+K\+Source()}
{\footnotesize\ttfamily uint8\+\_\+t R\+C\+C\+\_\+\+Get\+S\+Y\+S\+C\+L\+K\+Source (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Returns the clock source used as system clock. 


\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & clock source used as system clock. The returned value can be one of the following\+:
\begin{DoxyItemize}
\item 0x00\+: H\+SI used as system clock
\item 0x04\+: H\+SE used as system clock
\item 0x08\+: P\+LL used as system clock 
\end{DoxyItemize}\\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 715} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00716 \{
00717   \textcolor{keywordflow}{return} ((uint8\_t)(RCC->CFGR & RCC_CFGR_SWS));
00718 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga9d0aec72e236c6cdf3a3a82dfb525491}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+H\+C\+L\+K\+Config@{R\+C\+C\+\_\+\+H\+C\+L\+K\+Config}}
\index{R\+C\+C\+\_\+\+H\+C\+L\+K\+Config@{R\+C\+C\+\_\+\+H\+C\+L\+K\+Config}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+H\+C\+L\+K\+Config()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+H\+C\+L\+K\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+S\+Y\+S\+C\+LK }\end{DoxyParamCaption})}



Configures the A\+HB clock (H\+C\+LK). 

\begin{DoxyNote}{Note}
Depending on the device voltage range, the software has to set correctly these bits to ensure that H\+C\+LK not exceed the maximum allowed frequency (for more details refer to section above \char`\"{}\+C\+P\+U, A\+H\+B and A\+P\+B busses clocks configuration functions\char`\"{}) 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+S\+Y\+S\+C\+LK} & defines the A\+HB clock divider. This clock is derived from the system clock (S\+Y\+S\+C\+LK). This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div1\+: A\+HB clock = S\+Y\+S\+C\+LK \item R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div2\+: A\+HB clock = S\+Y\+S\+C\+L\+K/2 \item R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div4\+: A\+HB clock = S\+Y\+S\+C\+L\+K/4 \item R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div8\+: A\+HB clock = S\+Y\+S\+C\+L\+K/8 \item R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div16\+: A\+HB clock = S\+Y\+S\+C\+L\+K/16 \item R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div64\+: A\+HB clock = S\+Y\+S\+C\+L\+K/64 \item R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div128\+: A\+HB clock = S\+Y\+S\+C\+L\+K/128 \item R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div256\+: A\+HB clock = S\+Y\+S\+C\+L\+K/256 \item R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div512\+: A\+HB clock = S\+Y\+S\+C\+L\+K/512 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 740} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00741 \{
00742   uint32\_t tmpreg = 0;
00743   
00744   \textcolor{comment}{/* Check the parameters */}
00745   assert_param(IS_RCC_HCLK(RCC\_SYSCLK));
00746 
00747   tmpreg = RCC->CFGR;
00748 
00749   \textcolor{comment}{/* Clear HPRE[3:0] bits */}
00750   tmpreg &= ~RCC_CFGR_HPRE;
00751 
00752   \textcolor{comment}{/* Set HPRE[3:0] bits according to RCC\_SYSCLK value */}
00753   tmpreg |= RCC\_SYSCLK;
00754 
00755   \textcolor{comment}{/* Store the new value */}
00756   RCC->CFGR = tmpreg;
00757 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga523b06e73f6aa8a03e42299c855066a8}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+H\+S\+E\+Config@{R\+C\+C\+\_\+\+H\+S\+E\+Config}}
\index{R\+C\+C\+\_\+\+H\+S\+E\+Config@{R\+C\+C\+\_\+\+H\+S\+E\+Config}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+H\+S\+E\+Config()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+H\+S\+E\+Config (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{R\+C\+C\+\_\+\+H\+SE }\end{DoxyParamCaption})}



Configures the External High Speed oscillator (H\+SE). 

\begin{DoxyNote}{Note}
After enabling the H\+SE (R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+ON or R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+Bypass), the application software should wait on H\+S\+E\+R\+DY flag to be set indicating that H\+SE clock is stable and can be used to clock the P\+LL and/or system clock. 

H\+SE state can not be changed if it is used directly or through the P\+LL as system clock. In this case, you have to select another source of the system clock then change the H\+SE state (ex. disable it). 

The H\+SE is stopped by hardware when entering S\+T\+OP and S\+T\+A\+N\+D\+BY modes. 

This function reset the C\+S\+S\+ON bit, so if the Clock security system(\+C\+S\+S) was previously enabled you have to enable it again after calling this function. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+H\+SE} & specifies the new state of the H\+SE. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+O\+FF\+: turn O\+FF the H\+SE oscillator, H\+S\+E\+R\+DY flag goes low after 6 H\+SE oscillator clock cycles. \item R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+ON\+: turn ON the H\+SE oscillator \item R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+Bypass\+: H\+SE oscillator bypassed with external clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 237} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00238 \{
00239   \textcolor{comment}{/* Check the parameters */}
00240   assert_param(IS_RCC_HSE(RCC\_HSE));
00241 
00242   \textcolor{comment}{/* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/}
00243   *(\_\_IO uint8\_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
00244 
00245   \textcolor{comment}{/* Set the new HSE configuration -------------------------------------------*/}
00246   *(\_\_IO uint8\_t *) CR_BYTE3_ADDRESS = RCC\_HSE;
00247 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga0c6772a1e43765909495f57815ef69e2}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+H\+S\+I\+Cmd@{R\+C\+C\+\_\+\+H\+S\+I\+Cmd}}
\index{R\+C\+C\+\_\+\+H\+S\+I\+Cmd@{R\+C\+C\+\_\+\+H\+S\+I\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+H\+S\+I\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+H\+S\+I\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the Internal High Speed oscillator (H\+SI). 

\begin{DoxyNote}{Note}
The H\+SI is stopped by hardware when entering S\+T\+OP and S\+T\+A\+N\+D\+BY modes. It is used (enabled by hardware) as system clock source after startup from Reset, wakeup from S\+T\+OP and S\+T\+A\+N\+D\+BY mode, or in case of failure of the H\+SE used directly or indirectly as system clock (if the Clock Security System C\+SS is enabled). 

H\+SI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the H\+SI. 

After enabling the H\+SI, the application software should wait on H\+S\+I\+R\+DY flag to be set indicating that H\+SI clock is stable and can be used as system clock source. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the H\+SI. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
When the H\+SI is stopped, H\+S\+I\+R\+DY flag goes low after 6 H\+SI oscillator clock cycles. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 328} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00329 \{
00330   \textcolor{comment}{/* Check the parameters */}
00331   assert_param(IS_FUNCTIONAL_STATE(NewState));
00332 
00333   *(\_\_IO uint32\_t *) CR_HSION_BB = (uint32\_t)NewState;
00334 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga6c56f8529988fcc8f4dbffbc1bab27d0}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Config@{R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Config}}
\index{R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Config@{R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Config}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Config()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Source }\end{DoxyParamCaption})}



Configures the I2S clock source (I2\+S\+C\+LK). 

\begin{DoxyNote}{Note}
This function must be called before enabling the I2S A\+PB clock. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+I2\+S\+C\+L\+K\+Source} & specifies the I2S clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+I2\+S2\+C\+L\+K\+Source\+\_\+\+P\+L\+L\+I2S\+: P\+L\+L\+I2S clock used as I2S clock source \item R\+C\+C\+\_\+\+I2\+S2\+C\+L\+K\+Source\+\_\+\+Ext\+: External clock mapped on the I2\+S\+\_\+\+C\+K\+IN pin used as I2S clock source \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1046} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
01047 \{
01048   \textcolor{comment}{/* Check the parameters */}
01049   assert_param(IS_RCC_I2SCLK_SOURCE(RCC\_I2SCLKSource));
01050 
01051   *(\_\_IO uint32\_t *) CFGR_I2SSRC_BB = RCC\_I2SCLKSource;
01052 \}
\end{DoxyCode}
\mbox{\label{group__RCC_gaa953aa226e9ce45300d535941e4dfe2f}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+I\+T\+Config@{R\+C\+C\+\_\+\+I\+T\+Config}}
\index{R\+C\+C\+\_\+\+I\+T\+Config@{R\+C\+C\+\_\+\+I\+T\+Config}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+I\+T\+Config()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+I\+T\+Config (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{R\+C\+C\+\_\+\+IT,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified R\+CC interrupts. 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+IT} & specifies the R\+CC interrupt sources to be enabled or disabled. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+I\+T\+\_\+\+L\+S\+I\+R\+DY\+: L\+SI ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+L\+S\+E\+R\+DY\+: L\+SE ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+H\+S\+I\+R\+DY\+: H\+SI ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+H\+S\+E\+R\+DY\+: H\+SE ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+P\+L\+L\+R\+DY\+: main P\+LL ready interrupt \item R\+C\+C\+\_\+\+I\+T\+\_\+\+P\+L\+L\+I2\+S\+R\+DY\+: P\+L\+L\+I2S ready interrupt \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified R\+CC interrupts. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1649} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
01650 \{
01651   \textcolor{comment}{/* Check the parameters */}
01652   assert_param(IS_RCC_IT(RCC\_IT));
01653   assert_param(IS_FUNCTIONAL_STATE(NewState));
01654   \textcolor{keywordflow}{if} (NewState != DISABLE)
01655   \{
01656     \textcolor{comment}{/* Perform Byte access to RCC\_CIR[14:8] bits to enable the selected interrupts */}
01657     *(\_\_IO uint8\_t *) CIR_BYTE2_ADDRESS |= RCC\_IT;
01658   \}
01659   \textcolor{keywordflow}{else}
01660   \{
01661     \textcolor{comment}{/* Perform Byte access to RCC\_CIR[14:8] bits to disable the selected interrupts */}
01662     *(\_\_IO uint8\_t *) CIR_BYTE2_ADDRESS &= (uint8\_t)~RCC\_IT;
01663   \}
01664 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga65209ab5c3589b249c7d70f978735ca6}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+L\+S\+E\+Config@{R\+C\+C\+\_\+\+L\+S\+E\+Config}}
\index{R\+C\+C\+\_\+\+L\+S\+E\+Config@{R\+C\+C\+\_\+\+L\+S\+E\+Config}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+L\+S\+E\+Config()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+L\+S\+E\+Config (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{R\+C\+C\+\_\+\+L\+SE }\end{DoxyParamCaption})}



Configures the External Low Speed oscillator (L\+SE). 

\begin{DoxyNote}{Note}
As the L\+SE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using P\+W\+R\+\_\+\+Backup\+Access\+Cmd(\+E\+N\+A\+B\+L\+E) function before to configure the L\+SE (to be done once after reset). 

After enabling the L\+SE (R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+ON or R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+Bypass), the application software should wait on L\+S\+E\+R\+DY flag to be set indicating that L\+SE clock is stable and can be used to clock the R\+TC. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+L\+SE} & specifies the new state of the L\+SE. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+O\+FF\+: turn O\+FF the L\+SE oscillator, L\+S\+E\+R\+DY flag goes low after 6 L\+SE oscillator clock cycles. \item R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+ON\+: turn ON the L\+SE oscillator \item R\+C\+C\+\_\+\+L\+S\+E\+\_\+\+Bypass\+: L\+SE oscillator bypassed with external clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 353} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00354 \{
00355   \textcolor{comment}{/* Check the parameters */}
00356   assert_param(IS_RCC_LSE(RCC\_LSE));
00357 
00358   \textcolor{comment}{/* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/}
00359   \textcolor{comment}{/* Reset LSEON bit */}
00360   *(\_\_IO uint8\_t *) BDCR_ADDRESS = RCC_LSE_OFF;
00361 
00362   \textcolor{comment}{/* Reset LSEBYP bit */}
00363   *(\_\_IO uint8\_t *) BDCR_ADDRESS = RCC_LSE_OFF;
00364 
00365   \textcolor{comment}{/* Configure LSE (RCC\_LSE\_OFF is already covered by the code section above) */}
00366   \textcolor{keywordflow}{switch} (RCC\_LSE)
00367   \{
00368     \textcolor{keywordflow}{case} RCC_LSE_ON:
00369       \textcolor{comment}{/* Set LSEON bit */}
00370       *(\_\_IO uint8\_t *) BDCR_ADDRESS = RCC_LSE_ON;
00371       \textcolor{keywordflow}{break};
00372     \textcolor{keywordflow}{case} RCC_LSE_Bypass:
00373       \textcolor{comment}{/* Set LSEBYP and LSEON bits */}
00374       *(\_\_IO uint8\_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
00375       \textcolor{keywordflow}{break};
00376     \textcolor{keywordflow}{default}:
00377       \textcolor{keywordflow}{break};
00378   \}
00379 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga81e3ca29fd154ac2019bba6936d6d5ed}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+L\+S\+I\+Cmd@{R\+C\+C\+\_\+\+L\+S\+I\+Cmd}}
\index{R\+C\+C\+\_\+\+L\+S\+I\+Cmd@{R\+C\+C\+\_\+\+L\+S\+I\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+L\+S\+I\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+L\+S\+I\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the Internal Low Speed oscillator (L\+SI). 

\begin{DoxyNote}{Note}
After enabling the L\+SI, the application software should wait on L\+S\+I\+R\+DY flag to be set indicating that L\+SI clock is stable and can be used to clock the I\+W\+DG and/or the R\+TC. 

L\+SI can not be disabled if the I\+W\+DG is running. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the L\+SI. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
When the L\+SI is stopped, L\+S\+I\+R\+DY flag goes low after 6 L\+SI oscillator clock cycles. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 393} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00394 \{
00395   \textcolor{comment}{/* Check the parameters */}
00396   assert_param(IS_FUNCTIONAL_STATE(NewState));
00397 
00398   *(\_\_IO uint32\_t *) CSR_LSION_BB = (uint32\_t)NewState;
00399 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga15c9ecb6ef015ed008cb28e5b7a50531}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+M\+C\+O1\+Config@{R\+C\+C\+\_\+\+M\+C\+O1\+Config}}
\index{R\+C\+C\+\_\+\+M\+C\+O1\+Config@{R\+C\+C\+\_\+\+M\+C\+O1\+Config}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+M\+C\+O1\+Config()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+M\+C\+O1\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+M\+C\+O1\+Source,  }\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+M\+C\+O1\+Div }\end{DoxyParamCaption})}



Selects the clock source to output on M\+C\+O1 pin(\+P\+A8). 

\begin{DoxyNote}{Note}
P\+A8 should be configured in alternate function mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+M\+C\+O1\+Source} & specifies the clock source to output. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+M\+C\+O1\+Source\+\_\+\+H\+SI\+: H\+SI clock selected as M\+C\+O1 source \item R\+C\+C\+\_\+\+M\+C\+O1\+Source\+\_\+\+L\+SE\+: L\+SE clock selected as M\+C\+O1 source \item R\+C\+C\+\_\+\+M\+C\+O1\+Source\+\_\+\+H\+SE\+: H\+SE clock selected as M\+C\+O1 source \item R\+C\+C\+\_\+\+M\+C\+O1\+Source\+\_\+\+P\+L\+L\+C\+LK\+: main P\+LL clock selected as M\+C\+O1 source \end{DoxyItemize}
\\
\hline
{\em R\+C\+C\+\_\+\+M\+C\+O1\+Div} & specifies the M\+C\+O1 prescaler. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+M\+C\+O1\+Div\+\_\+1\+: no division applied to M\+C\+O1 clock \item R\+C\+C\+\_\+\+M\+C\+O1\+Div\+\_\+2\+: division by 2 applied to M\+C\+O1 clock \item R\+C\+C\+\_\+\+M\+C\+O1\+Div\+\_\+3\+: division by 3 applied to M\+C\+O1 clock \item R\+C\+C\+\_\+\+M\+C\+O1\+Div\+\_\+4\+: division by 4 applied to M\+C\+O1 clock \item R\+C\+C\+\_\+\+M\+C\+O1\+Div\+\_\+5\+: division by 5 applied to M\+C\+O1 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 543} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00544 \{
00545   uint32\_t tmpreg = 0;
00546   
00547   \textcolor{comment}{/* Check the parameters */}
00548   assert_param(IS_RCC_MCO1SOURCE(RCC\_MCO1Source));
00549   assert_param(IS_RCC_MCO1DIV(RCC\_MCO1Div));  
00550 
00551   tmpreg = RCC->CFGR;
00552 
00553   \textcolor{comment}{/* Clear MCO1[1:0] and MCO1PRE[2:0] bits */}
00554   tmpreg &= CFGR_MCO1_RESET_MASK;
00555 
00556   \textcolor{comment}{/* Select MCO1 clock source and prescaler */}
00557   tmpreg |= RCC\_MCO1Source | RCC\_MCO1Div;
00558 
00559   \textcolor{comment}{/* Store the new value */}
00560   RCC->CFGR = tmpreg;  
00561 \}
\end{DoxyCode}
\mbox{\label{group__RCC_gaf50f10675b747de60c739e44e5c22aee}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+M\+C\+O2\+Config@{R\+C\+C\+\_\+\+M\+C\+O2\+Config}}
\index{R\+C\+C\+\_\+\+M\+C\+O2\+Config@{R\+C\+C\+\_\+\+M\+C\+O2\+Config}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+M\+C\+O2\+Config()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+M\+C\+O2\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+M\+C\+O2\+Source,  }\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+M\+C\+O2\+Div }\end{DoxyParamCaption})}



Selects the clock source to output on M\+C\+O2 pin(\+P\+C9). 

\begin{DoxyNote}{Note}
P\+C9 should be configured in alternate function mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+M\+C\+O2\+Source} & specifies the clock source to output. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+M\+C\+O2\+Source\+\_\+\+S\+Y\+S\+C\+LK\+: System clock (S\+Y\+S\+C\+LK) selected as M\+C\+O2 source \item R\+C\+C\+\_\+\+M\+C\+O2\+Source\+\_\+\+P\+L\+L\+I2\+S\+C\+LK\+: P\+L\+L\+I2S clock selected as M\+C\+O2 source \item R\+C\+C\+\_\+\+M\+C\+O2\+Source\+\_\+\+H\+SE\+: H\+SE clock selected as M\+C\+O2 source \item R\+C\+C\+\_\+\+M\+C\+O2\+Source\+\_\+\+P\+L\+L\+C\+LK\+: main P\+LL clock selected as M\+C\+O2 source \end{DoxyItemize}
\\
\hline
{\em R\+C\+C\+\_\+\+M\+C\+O2\+Div} & specifies the M\+C\+O2 prescaler. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+M\+C\+O2\+Div\+\_\+1\+: no division applied to M\+C\+O2 clock \item R\+C\+C\+\_\+\+M\+C\+O2\+Div\+\_\+2\+: division by 2 applied to M\+C\+O2 clock \item R\+C\+C\+\_\+\+M\+C\+O2\+Div\+\_\+3\+: division by 3 applied to M\+C\+O2 clock \item R\+C\+C\+\_\+\+M\+C\+O2\+Div\+\_\+4\+: division by 4 applied to M\+C\+O2 clock \item R\+C\+C\+\_\+\+M\+C\+O2\+Div\+\_\+5\+: division by 5 applied to M\+C\+O2 clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 581} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00582 \{
00583   uint32\_t tmpreg = 0;
00584   
00585   \textcolor{comment}{/* Check the parameters */}
00586   assert_param(IS_RCC_MCO2SOURCE(RCC\_MCO2Source));
00587   assert_param(IS_RCC_MCO2DIV(RCC\_MCO2Div));
00588   
00589   tmpreg = RCC->CFGR;
00590   
00591   \textcolor{comment}{/* Clear MCO2 and MCO2PRE[2:0] bits */}
00592   tmpreg &= CFGR_MCO2_RESET_MASK;
00593 
00594   \textcolor{comment}{/* Select MCO2 clock source and prescaler */}
00595   tmpreg |= RCC\_MCO2Source | RCC\_MCO2Div;
00596 
00597   \textcolor{comment}{/* Store the new value */}
00598   RCC->CFGR = tmpreg;  
00599 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga448137346d4292985d4e7a61dd1a824f}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+P\+C\+L\+K1\+Config@{R\+C\+C\+\_\+\+P\+C\+L\+K1\+Config}}
\index{R\+C\+C\+\_\+\+P\+C\+L\+K1\+Config@{R\+C\+C\+\_\+\+P\+C\+L\+K1\+Config}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+P\+C\+L\+K1\+Config()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+P\+C\+L\+K1\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+H\+C\+LK }\end{DoxyParamCaption})}



Configures the Low Speed A\+PB clock (P\+C\+L\+K1). 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+H\+C\+LK} & defines the A\+P\+B1 clock divider. This clock is derived from the A\+HB clock (H\+C\+LK). This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div1\+: A\+P\+B1 clock = H\+C\+LK \item R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div2\+: A\+P\+B1 clock = H\+C\+L\+K/2 \item R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div4\+: A\+P\+B1 clock = H\+C\+L\+K/4 \item R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div8\+: A\+P\+B1 clock = H\+C\+L\+K/8 \item R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div16\+: A\+P\+B1 clock = H\+C\+L\+K/16 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 772} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00773 \{
00774   uint32\_t tmpreg = 0;
00775 
00776   \textcolor{comment}{/* Check the parameters */}
00777   assert_param(IS_RCC_PCLK(RCC\_HCLK));
00778 
00779   tmpreg = RCC->CFGR;
00780 
00781   \textcolor{comment}{/* Clear PPRE1[2:0] bits */}
00782   tmpreg &= ~RCC_CFGR_PPRE1;
00783 
00784   \textcolor{comment}{/* Set PPRE1[2:0] bits according to RCC\_HCLK value */}
00785   tmpreg |= RCC\_HCLK;
00786 
00787   \textcolor{comment}{/* Store the new value */}
00788   RCC->CFGR = tmpreg;
00789 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga09f9c010a4adca9e036da42c2ca6126a}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+P\+C\+L\+K2\+Config@{R\+C\+C\+\_\+\+P\+C\+L\+K2\+Config}}
\index{R\+C\+C\+\_\+\+P\+C\+L\+K2\+Config@{R\+C\+C\+\_\+\+P\+C\+L\+K2\+Config}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+P\+C\+L\+K2\+Config()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+P\+C\+L\+K2\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+H\+C\+LK }\end{DoxyParamCaption})}



Configures the High Speed A\+PB clock (P\+C\+L\+K2). 


\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+H\+C\+LK} & defines the A\+P\+B2 clock divider. This clock is derived from the A\+HB clock (H\+C\+LK). This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div1\+: A\+P\+B2 clock = H\+C\+LK \item R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div2\+: A\+P\+B2 clock = H\+C\+L\+K/2 \item R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div4\+: A\+P\+B2 clock = H\+C\+L\+K/4 \item R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div8\+: A\+P\+B2 clock = H\+C\+L\+K/8 \item R\+C\+C\+\_\+\+H\+C\+L\+K\+\_\+\+Div16\+: A\+P\+B2 clock = H\+C\+L\+K/16 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 803} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00804 \{
00805   uint32\_t tmpreg = 0;
00806 
00807   \textcolor{comment}{/* Check the parameters */}
00808   assert_param(IS_RCC_PCLK(RCC\_HCLK));
00809 
00810   tmpreg = RCC->CFGR;
00811 
00812   \textcolor{comment}{/* Clear PPRE2[2:0] bits */}
00813   tmpreg &= ~RCC_CFGR_PPRE2;
00814 
00815   \textcolor{comment}{/* Set PPRE2[2:0] bits according to RCC\_HCLK value */}
00816   tmpreg |= RCC\_HCLK << 3;
00817 
00818   \textcolor{comment}{/* Store the new value */}
00819   RCC->CFGR = tmpreg;
00820 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga84dee53c75e58fdb53571716593c2272}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+P\+L\+L\+Cmd@{R\+C\+C\+\_\+\+P\+L\+L\+Cmd}}
\index{R\+C\+C\+\_\+\+P\+L\+L\+Cmd@{R\+C\+C\+\_\+\+P\+L\+L\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+P\+L\+L\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+P\+L\+L\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the main P\+LL. 

\begin{DoxyNote}{Note}
After enabling the main P\+LL, the application software should wait on P\+L\+L\+R\+DY flag to be set indicating that P\+LL clock is stable and can be used as system clock source. 

The main P\+LL can not be disabled if it is used as system clock source 

The main P\+LL is disabled by hardware when entering S\+T\+OP and S\+T\+A\+N\+D\+BY modes. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the main P\+LL. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 459} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00460 \{
00461   \textcolor{comment}{/* Check the parameters */}
00462   assert_param(IS_FUNCTIONAL_STATE(NewState));
00463   *(\_\_IO uint32\_t *) CR_PLLON_BB = (uint32\_t)NewState;
00464 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga154b93e90bfdede2a874244a1ff1002e}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+P\+L\+L\+Config@{R\+C\+C\+\_\+\+P\+L\+L\+Config}}
\index{R\+C\+C\+\_\+\+P\+L\+L\+Config@{R\+C\+C\+\_\+\+P\+L\+L\+Config}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+P\+L\+L\+Config()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+P\+L\+L\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+P\+L\+L\+Source,  }\item[{uint32\+\_\+t}]{P\+L\+LM,  }\item[{uint32\+\_\+t}]{P\+L\+LN,  }\item[{uint32\+\_\+t}]{P\+L\+LP,  }\item[{uint32\+\_\+t}]{P\+L\+LQ }\end{DoxyParamCaption})}



Configures the main P\+LL clock source, multiplication and division factors. 

\begin{DoxyNote}{Note}
This function must be used only when the main P\+LL is disabled.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+P\+L\+L\+Source} & specifies the P\+LL entry clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+P\+L\+L\+Source\+\_\+\+H\+SI\+: H\+SI oscillator clock selected as P\+LL clock entry \item R\+C\+C\+\_\+\+P\+L\+L\+Source\+\_\+\+H\+SE\+: H\+SE oscillator clock selected as P\+LL clock entry \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
This clock source (R\+C\+C\+\_\+\+P\+L\+L\+Source) is common for the main P\+LL and P\+L\+L\+I2S.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em P\+L\+LM} & specifies the division factor for P\+LL V\+CO input clock This parameter must be a number between 0 and 63. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+LM parameter correctly to ensure that the V\+CO input frequency ranges from 1 to 2 M\+Hz. It is recommended to select a frequency of 2 M\+Hz to limit P\+LL jitter.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em P\+L\+LN} & specifies the multiplication factor for P\+LL V\+CO output clock This parameter must be a number between 192 and 432. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+LN parameter correctly to ensure that the V\+CO output frequency is between 192 and 432 M\+Hz.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em P\+L\+LP} & specifies the division factor for main system clock (S\+Y\+S\+C\+LK) This parameter must be a number in the range \{2, 4, 6, or 8\}. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+LP parameter correctly to not exceed 168 M\+Hz on the System clock frequency.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em P\+L\+LQ} & specifies the division factor for O\+TG FS, S\+D\+IO and R\+NG clocks This parameter must be a number between 4 and 15. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If the U\+SB O\+TG FS is used in your application, you have to set the P\+L\+LQ parameter correctly to have 48 M\+Hz clock for the U\+SB. However, the S\+D\+IO and R\+NG need a frequency lower than or equal to 48 M\+Hz to work correctly.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 436} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00437 \{
00438   \textcolor{comment}{/* Check the parameters */}
00439   assert_param(IS_RCC_PLL_SOURCE(RCC\_PLLSource));
00440   assert_param(IS_RCC_PLLM_VALUE(PLLM));
00441   assert_param(IS_RCC_PLLN_VALUE(PLLN));
00442   assert_param(IS_RCC_PLLP_VALUE(PLLP));
00443   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
00444 
00445   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC\_PLLSource) |
00446                  (PLLQ << 24);
00447 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga2efe493a6337d5e0034bfcdfb0f541e4}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Cmd@{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Cmd}}
\index{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Cmd@{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the P\+L\+L\+I2S. 

\begin{DoxyNote}{Note}
The P\+L\+L\+I2S is disabled by hardware when entering S\+T\+OP and S\+T\+A\+N\+D\+BY modes. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the P\+L\+L\+I2S. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 500} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00501 \{
00502   \textcolor{comment}{/* Check the parameters */}
00503   assert_param(IS_FUNCTIONAL_STATE(NewState));
00504   *(\_\_IO uint32\_t *) CR_PLLI2SON_BB = (uint32\_t)NewState;
00505 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga4c15157382939a693c15620a4867e6ad}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Config@{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Config}}
\index{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Config@{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Config}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Config()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{P\+L\+L\+I2\+SN,  }\item[{uint32\+\_\+t}]{P\+L\+L\+I2\+SR }\end{DoxyParamCaption})}



Configures the P\+L\+L\+I2S clock multiplication and division factors. 

\begin{DoxyNote}{Note}
This function must be used only when the P\+L\+L\+I2S is disabled. 

P\+L\+L\+I2S clock source is common with the main P\+LL (configured in R\+C\+C\+\_\+\+P\+L\+L\+Config function )
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em P\+L\+L\+I2\+SN} & specifies the multiplication factor for P\+L\+L\+I2S V\+CO output clock This parameter must be a number between 192 and 432. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+L\+I2\+SN parameter correctly to ensure that the V\+CO output frequency is between 192 and 432 M\+Hz.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em P\+L\+L\+I2\+SR} & specifies the division factor for I2S clock This parameter must be a number between 2 and 7. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+L\+I2\+SR parameter correctly to not exceed 192 M\+Hz on the I2S clock frequency.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 485} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00486 \{
00487   \textcolor{comment}{/* Check the parameters */}
00488   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
00489   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
00490 
00491   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
00492 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga9802f84846df2cea8e369234ed13b159}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd@{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd}}
\index{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd@{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the R\+TC clock. 

\begin{DoxyNote}{Note}
This function must be used only after the R\+TC clock source was selected using the R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config function. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the R\+TC clock. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1012} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
01013 \{
01014   \textcolor{comment}{/* Check the parameters */}
01015   assert_param(IS_FUNCTIONAL_STATE(NewState));
01016 
01017   *(\_\_IO uint32\_t *) BDCR_RTCEN_BB = (uint32\_t)NewState;
01018 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga1473d8a5a020642966359611c44181b0}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config@{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config}}
\index{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config@{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source }\end{DoxyParamCaption})}



Configures the R\+TC clock (R\+T\+C\+C\+LK). 

\begin{DoxyNote}{Note}
As the R\+TC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using P\+W\+R\+\_\+\+Backup\+Access\+Cmd(\+E\+N\+A\+B\+L\+E) function before to configure the R\+TC clock source (to be done once after reset). 

Once the R\+TC clock is configured it can\textquotesingle{}t be changed unless the Backup domain is reset using \doxyref{R\+C\+C\+\_\+\+Backup\+Reset\+Cmd()}{p.}{group__RCC__Group3_ga636c3b72f35391e67f12a551b15fa54a} function, or by a Power On Reset (P\+OR).
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source} & specifies the R\+TC clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+L\+SE\+: L\+SE selected as R\+TC clock \item R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+L\+SI\+: L\+SI selected as R\+TC clock \item R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+H\+S\+E\+\_\+\+Divx\+: H\+SE clock divided by x selected as R\+TC clock, where x\+:[2,31]\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If the L\+SE or L\+SI is used as R\+TC clock source, the R\+TC continues to work in S\+T\+OP and S\+T\+A\+N\+D\+BY modes, and can be used as wakeup source. However, when the H\+SE clock is used as R\+TC clock source, the R\+TC cannot be used in S\+T\+OP and S\+T\+A\+N\+D\+BY modes. 

The maximum input clock frequency for R\+TC is 1\+M\+Hz (when using H\+SE as R\+TC clock source).
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 980} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00981 \{
00982   uint32\_t tmpreg = 0;
00983 
00984   \textcolor{comment}{/* Check the parameters */}
00985   assert_param(IS_RCC_RTCCLK_SOURCE(RCC\_RTCCLKSource));
00986 
00987   \textcolor{keywordflow}{if} ((RCC\_RTCCLKSource & 0x00000300) == 0x00000300)
00988   \{ \textcolor{comment}{/* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */}
00989     tmpreg = RCC->CFGR;
00990 
00991     \textcolor{comment}{/* Clear RTCPRE[4:0] bits */}
00992     tmpreg &= ~RCC_CFGR_RTCPRE;
00993 
00994     \textcolor{comment}{/* Configure HSE division factor for RTC clock */}
00995     tmpreg |= (RCC\_RTCCLKSource & 0xFFFFCFF);
00996 
00997     \textcolor{comment}{/* Store the new value */}
00998     RCC->CFGR = tmpreg;
00999   \}
01000     
01001   \textcolor{comment}{/* Select the RTC clock source */}
01002   RCC->BDCR |= (RCC\_RTCCLKSource & 0x00000FFF);
01003 \}
\end{DoxyCode}
\mbox{\label{group__RCC_ga3551a36a8f0a3dc96a74d6b939048337}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Config@{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Config}}
\index{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Config@{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Config}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Config()}
{\footnotesize\ttfamily void R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Source }\end{DoxyParamCaption})}



Configures the system clock (S\+Y\+S\+C\+LK). 

\begin{DoxyNote}{Note}
The H\+SI is used (enabled by hardware) as system clock source after startup from Reset, wake-\/up from S\+T\+OP and S\+T\+A\+N\+D\+BY mode, or in case of failure of the H\+SE used directly or indirectly as system clock (if the Clock Security System C\+SS is enabled). 

A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or P\+LL locked). If a clock source which is not yet ready is selected, the switch will occur when the clock source will be ready. You can use \doxyref{R\+C\+C\+\_\+\+Get\+S\+Y\+S\+C\+L\+K\+Source()}{p.}{group__RCC__Group2_gaaeb32311c208b2a980841c9c884a41ea} function to know which clock is currently used as system clock source. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Source} & specifies the clock source used as system clock. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Source\+\_\+\+H\+SI\+: H\+SI selected as system clock source \item R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Source\+\_\+\+H\+SE\+: H\+SE selected as system clock source \item R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Source\+\_\+\+P\+L\+L\+C\+LK\+: P\+LL selected as system clock source \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 687} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.


\begin{DoxyCode}
00688 \{
00689   uint32\_t tmpreg = 0;
00690 
00691   \textcolor{comment}{/* Check the parameters */}
00692   assert_param(IS_RCC_SYSCLK_SOURCE(RCC\_SYSCLKSource));
00693 
00694   tmpreg = RCC->CFGR;
00695 
00696   \textcolor{comment}{/* Clear SW[1:0] bits */}
00697   tmpreg &= ~RCC_CFGR_SW;
00698 
00699   \textcolor{comment}{/* Set SW[1:0] bits according to RCC\_SYSCLKSource value */}
00700   tmpreg |= RCC\_SYSCLKSource;
00701 
00702   \textcolor{comment}{/* Store the new value */}
00703   RCC->CFGR = tmpreg;
00704 \}
\end{DoxyCode}
\mbox{\label{group__RCC_gae0f15692614dd048ee4110a056f001dc}} 
\index{R\+CC@{R\+CC}!R\+C\+C\+\_\+\+Wait\+For\+H\+S\+E\+Start\+Up@{R\+C\+C\+\_\+\+Wait\+For\+H\+S\+E\+Start\+Up}}
\index{R\+C\+C\+\_\+\+Wait\+For\+H\+S\+E\+Start\+Up@{R\+C\+C\+\_\+\+Wait\+For\+H\+S\+E\+Start\+Up}!R\+CC@{R\+CC}}
\subsubsection{R\+C\+C\+\_\+\+Wait\+For\+H\+S\+E\+Start\+Up()}
{\footnotesize\ttfamily \textbf{ Error\+Status} R\+C\+C\+\_\+\+Wait\+For\+H\+S\+E\+Start\+Up (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Waits for H\+SE start-\/up. 

\begin{DoxyNote}{Note}
This functions waits on H\+S\+E\+R\+DY flag to be set and return S\+U\+C\+C\+E\+SS if this flag is set, otherwise returns E\+R\+R\+OR if the timeout is reached and this flag is not set. The timeout value is defined by the constant H\+S\+E\+\_\+\+S\+T\+A\+R\+T\+U\+P\+\_\+\+T\+I\+M\+E\+O\+UT in \doxyref{stm32f4xx.\+h}{p.}{stm32f4xx_8h} file. You can tailor it depending on the H\+SE crystal used in your application. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em An} & Error\+Status enumeration value\+:
\begin{DoxyItemize}
\item S\+U\+C\+C\+E\+SS\+: H\+SE oscillator is stable and ready to use
\item E\+R\+R\+OR\+: H\+SE oscillator not yet ready 
\end{DoxyItemize}\\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 261} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.



References \textbf{ E\+R\+R\+OR}, \textbf{ R\+C\+C\+\_\+\+Get\+Flag\+Status()}, \textbf{ R\+E\+S\+ET}, and \textbf{ S\+U\+C\+C\+E\+SS}.


\begin{DoxyCode}
00262 \{
00263   \_\_IO uint32\_t startupcounter = 0;
00264   ErrorStatus status = ERROR;
00265   FlagStatus hsestatus = RESET;
00266   \textcolor{comment}{/* Wait till HSE is ready and if Time out is reached exit */}
00267   \textcolor{keywordflow}{do}
00268   \{
00269     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
00270     startupcounter++;
00271   \} \textcolor{keywordflow}{while}((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
00272 
00273   \textcolor{keywordflow}{if} (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
00274   \{
00275     status = SUCCESS;
00276   \}
00277   \textcolor{keywordflow}{else}
00278   \{
00279     status = ERROR;
00280   \}
00281   \textcolor{keywordflow}{return} (status);
00282 \}
\end{DoxyCode}


\subsection{Variable Documentation}
\mbox{\label{group__RCC_gab4232f78d57fe4cfed7055005999ee44}} 
\index{R\+CC@{R\+CC}!A\+P\+B\+A\+H\+B\+Presc\+Table@{A\+P\+B\+A\+H\+B\+Presc\+Table}}
\index{A\+P\+B\+A\+H\+B\+Presc\+Table@{A\+P\+B\+A\+H\+B\+Presc\+Table}!R\+CC@{R\+CC}}
\subsubsection{A\+P\+B\+A\+H\+B\+Presc\+Table}
{\footnotesize\ttfamily \+\_\+\+\_\+I uint8\+\_\+t A\+P\+B\+A\+H\+B\+Presc\+Table[16] = \{0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9\}\hspace{0.3cm}{\ttfamily [static]}}



Definition at line \textbf{ 127} of file \textbf{ stm32f4xx\+\_\+rcc.\+c}.

