,INST_RETIRED,CPU_CYCLES,BR_MIS_PRED_RETIRED,BR_RETIRED,L1D_CACHE_REFILL,L1D_CACHE,L1I_CACHE_REFILL,L1I_CACHE,L2D_CACHE_REFILL,L2D_CACHE,LL_CACHE_MISS_RD,LL_CACHE_RD,L1D_TLB_REFILL,L1D_TLB,L1I_TLB_REFILL,L1I_TLB,L2TLB_REFILL,L2TLB_REQ,LD_SPEC,ST_SPEC,DP_SPEC,VFP_SPEC,ASE_SPEC
threshold0,1124454954,1024440212,29897,1019067167,35821,1033146,83946,301765648,2915,84678,0,0,9952,0,304,0,0,0,154072,79218,104128555,0,4
