<module name="L3INIT_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PM_L3INIT_PWRSTCTRL" acronym="PM_L3INIT_PWRSTCTRL" offset="0x0" width="32" description="This register controls the L3INIT power state to reach upon a domain sleep transition">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="L3INIT_BANK2_ONSTATE" width="2" begin="19" end="18" resetval="0x3" description="L3INIT BANK2 state when domain is ON. Read 0x3: Memory bank is on when the domain is ON." range="" rwaccess="R"/>
    <bitfield id="L3INIT_BANK1_ONSTATE" width="2" begin="17" end="16" resetval="0x3" description="L3INIT BANK1 state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="Mem_on" token="L3INIT_BANK1_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="L3INIT_BANK2_RETSTATE" width="1" begin="9" end="9" resetval="0x1" description="L3INIT BANK2 state when domain is RETENTION. Read 0x1: Memory bank is retained when domain is in RETENTION state." range="" rwaccess="R"/>
    <bitfield id="L3INIT_BANK1_RETSTATE" width="1" begin="8" end="8" resetval="0" description="L3INIT BANK1 state when domain is RETENTION." range="" rwaccess="R">
      <bitenum value="0" id="mem_off" token="L3INIT_BANK1_RETSTATE_0_r" description="Memory bank is off when the domain is in the RETENTION state."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOWPOWERSTATECHANGE" width="1" begin="4" end="4" resetval="0" description="Power state change request when domain has already performed a sleep transition. Allows going into deeper low power state without waking up the power domain." range="" rwaccess="RW WSpecial">
      <bitenum value="0" id="DIS" token="LOWPOWERSTATECHANGE_0" description="Do not request a low power state change."/>
      <bitenum value="1" id="EN" token="LOWPOWERSTATECHANGE_1" description="Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICRETSTATE" width="1" begin="2" end="2" resetval="1" description="Logic state when power domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" id="logic_off" token="LOGICRETSTATE_0" description="Only retention registers are retained and remaing logic is off when the domain is in RETENTION state."/>
      <bitenum value="1" id="logic_ret" token="LOGICRETSTATE_1" description="Whole logic is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x0" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" id="OFF" token="POWERSTATE_0" description="Reserved"/>
      <bitenum value="1" id="RET" token="POWERSTATE_1" description="RETENTION state"/>
      <bitenum value="2" id="INACT" token="POWERSTATE_2" description="INACTIVE state"/>
      <bitenum value="3" id="ON" token="POWERSTATE_3" description="ON State"/>
    </bitfield>
  </register>
  <register id="PM_L3INIT_PWRSTST" acronym="PM_L3INIT_PWRSTST" offset="0x4" width="32" description="This register provides a status on the current L3INIT power domain state. [warm reset insensitive]">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="25" end="24" resetval="0x0" description="Last low power state entered. Set to 0x3 upon write of the same only. This register is intended for debug purpose only." range="" rwaccess="RW W1toSet">
      <bitenum value="3" id="ON" token="LASTPOWERSTATEENTERED_3_r" description="Power domain was previously ON-ACTIVE"/>
      <bitenum value="2" id="INACTIVE" token="LASTPOWERSTATEENTERED_2_r" description="Power domain was previously ON-INACTIVE"/>
      <bitenum value="1" id="RET" token="LASTPOWERSTATEENTERED_1_r" description="Power domain was previously in RETENTION"/>
      <bitenum value="0" id="OFF" token="LASTPOWERSTATEENTERED_0_r" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="0" id="No" token="INTRANSITION_0_r" description="No on-going transition on power domain"/>
      <bitenum value="1" id="Ongoing" token="INTRANSITION_1_r" description="Power domain transition is in progress."/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="19" end="8" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="L3INIT_BANK2_STATEST" width="2" begin="7" end="6" resetval="0x3" description="L3INIT BANK2 state status Read 0x0: Reserved Read 0x1: Memory is RETENTION Read 0x2: Reserved Read 0x3: Memory is ON" range="" rwaccess="R"/>
    <bitfield id="L3INIT_BANK1_STATEST" width="2" begin="5" end="4" resetval="0x3" description="L3INIT BANK1 state status" range="" rwaccess="R">
      <bitenum value="0" id="Mem_off" token="L3INIT_BANK1_STATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="Reserved1" token="L3INIT_BANK1_STATEST_1_r" description="Reserved"/>
      <bitenum value="2" id="Reserved" token="L3INIT_BANK1_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="Mem_on" token="L3INIT_BANK1_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICSTATEST" width="1" begin="2" end="2" resetval="1" description="Logic state status" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="LOGICSTATEST_0_r" description="Logic in domain is OFF"/>
      <bitenum value="1" id="ON" token="LOGICSTATEST_1_r" description="Logic in domain is ON"/>
    </bitfield>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x3" description="Current power state status" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="POWERSTATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="RET" token="POWERSTATEST_1_r" description="Power domain is in RETENTION"/>
      <bitenum value="2" id="INACTIVE" token="POWERSTATEST_2_r" description="Power domain is ON-INACTIVE"/>
      <bitenum value="3" id="ON" token="POWERSTATEST_3_r" description="Power domain is ON-ACTIVE"/>
    </bitfield>
  </register>
  <register id="PM_L3INIT_MMC1_WKDEP" acronym="PM_L3INIT_MMC1_WKDEP" offset="0x28" width="32" description="This register controls wakeup dependency based on MMC1 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MMC1_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MMC1 module (SWakeup signal) towards DMA_SYSTEM + L3_MAIN2 + L4_PER clock domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MMC1_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MMC1_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MMC1_DSP" width="1" begin="2" end="2" resetval="0" description="Wakeup dependency from MMC1 module (SWakeup signal) towards DSP + L3_MAIN1 + L3_MAIN2 + L4_PER clock domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MMC1_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MMC1_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MMC1_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from MMC1 module (SWakeup signal) towards IPU + L3_MAIN2 + L4_PER clock domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MMC1_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MMC1_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MMC1_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MMC1 module (SWakeup signal) towards MPU + L3_MAIN1 + L3_MAIN2 + L4_PER clock domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MMC1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MMC1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L3INIT_MMC1_CONTEXT" acronym="RM_L3INIT_MMC1_CONTEXT" offset="0x2C" width="32" description="This register contains dedicated MMC1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_L3INIT_BANK1" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in L3INIT_BANK1 memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_L3INIT_BANK1_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_L3INIT_BANK1_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L3INIT_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L3INIT_MMC2_WKDEP" acronym="PM_L3INIT_MMC2_WKDEP" offset="0x30" width="32" description="This register controls wakeup dependency based on MMC2 service requests.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_MMC2_SDMA" width="1" begin="3" end="3" resetval="0" description="Wakeup dependency from MMC2 module (SWakeup signal) towards DMA_SYSTEM + L3_MAIN2 + L4_PER clock domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MMC2_SDMA_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MMC2_SDMA_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MMC2_DSP" width="1" begin="2" end="2" resetval="0" description="Wakeup dependency from MMC2 module (SWakeup signal) towards DSP + L3_MAIN1 + L3_MAIN2 + L4_PER clock domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MMC2_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MMC2_DSP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MMC2_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from MMC2 module (SWakeup signal) towards IPU + L3_MAIN2 + L4_PER clock domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MMC2_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MMC2_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_MMC2_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from MMC2 module (SWakeup signal) towards MPU + L3_MAIN1 + L3_MAIN2 + L4_PER clock domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_MMC2_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_MMC2_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L3INIT_MMC2_CONTEXT" acronym="RM_L3INIT_MMC2_CONTEXT" offset="0x34" width="32" description="This register contains dedicated MMC2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_L3INIT_BANK1" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in L3INIT_BANK1 memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_L3INIT_BANK1_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_L3INIT_BANK1_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L3INIT_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L3INIT_HSI_WKDEP" acronym="PM_L3INIT_HSI_WKDEP" offset="0x38" width="32" description="This register controls wakeup dependency based on HSI service requests.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_HSI_DSP_DSP" width="1" begin="6" end="6" resetval="1" description="Wakeup dependency from HSI module (SWakeup_DSP signal) towards DSP + L3MAIN1 + L4CFG domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_HSI_DSP_DSP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_HSI_DSP_DSP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_HSI_MCU_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from HSI module (SWakeup_MPU signal) towards IPU + L3MAIN2 + L3MAIN1 + L4CFG domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_HSI_MCU_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_HSI_MCU_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_HSI_MCU_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from HSI module (SWakeup_MPU signal) towards MPU + L3MAIN1 + L4CFG domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_HSI_MCU_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_HSI_MCU_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L3INIT_HSI_CONTEXT" acronym="RM_L3INIT_HSI_CONTEXT" offset="0x3C" width="32" description="This register contains dedicated HSI context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_L3INIT_BANK1" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in L3INIT_BANK1 memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_L3INIT_BANK1_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_L3INIT_BANK1_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L3INIT_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L3INIT_USB_HOST_HS_WKDEP" acronym="PM_L3INIT_USB_HOST_HS_WKDEP" offset="0x58" width="32" description="This register controls wakeup dependency based on USB_HOST_HS service requests.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_USB_HOST_HS_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from USB_HOST_HS module (SWakeup signal) towards IPU + L3_MAIN2 + L3_MAIN1 + L4_CFG domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_USB_HOST_HS_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_USB_HOST_HS_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_USB_HOST_HS_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from USB_HOST_HS module (SWakeup signal) towards MPU + L3_MAIN1 + L4_CFG domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_USB_HOST_HS_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_USB_HOST_HS_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L3INIT_USB_HOST_HS_CONTEXT" acronym="RM_L3INIT_USB_HOST_HS_CONTEXT" offset="0x5C" width="32" description="This register contains dedicated USB_HOST_HS context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L3INIT_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L3INIT_USB_TLL_HS_WKDEP" acronym="PM_L3INIT_USB_TLL_HS_WKDEP" offset="0x68" width="32" description="This register controls wakeup dependency based on USB_TLL_HS service requests.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_USB_TLL_HS_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from USB_TLL_HS module (SWakeup signal) towards IPU + L3_MAIN2 + L3_MAIN1 + L4_CFG domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_USB_TLL_HS_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_USB_TLL_HS_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_USB_TLL_HS_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from USB_TLL_HS module (SWakeup signal) towards MPU + L3_MAIN1 + L4_CFG domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_USB_TLL_HS_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_USB_TLL_HS_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L3INIT_USB_TLL_HS_CONTEXT" acronym="RM_L3INIT_USB_TLL_HS_CONTEXT" offset="0x6C" width="32" description="This register contains dedicated USB_TLL_HS context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L3INIT_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L3INIT_IEEE1500_2_OCP_CONTEXT" acronym="RM_L3INIT_IEEE1500_2_OCP_CONTEXT" offset="0x7C" width="32" description="This register contains dedicated IEEE1500_2_OCP context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L3INIT_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L3INIT_SATA_WKDEP" acronym="PM_L3INIT_SATA_WKDEP" offset="0x88" width="32" description="This register controls wakeup dependency based on SATA service requests.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_SATA_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from SATA module (SWakeup signal) towards MPU + L3MAIN1 + L4CFG domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_SATA_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_SATA_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L3INIT_SATA_CONTEXT" acronym="RM_L3INIT_SATA_CONTEXT" offset="0x8C" width="32" description="This register contains dedicated SATA context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_L3INIT_BANK1" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in L3INIT_BANK1 memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_L3INIT_BANK1_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_L3INIT_BANK1_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L3INIT_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3INIT_OCP2SCP1_CONTEXT" acronym="RM_L3INIT_OCP2SCP1_CONTEXT" offset="0xE4" width="32" description="This register contains dedicated OCP2SCP1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L3INIT_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3INIT_OCP2SCP3_CONTEXT" acronym="RM_L3INIT_OCP2SCP3_CONTEXT" offset="0xEC" width="32" description="This register contains dedicated OCP2SCP3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L3INIT_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L3INIT_USB_OTG_SS_WKDEP" acronym="PM_L3INIT_USB_OTG_SS_WKDEP" offset="0xF0" width="32" description="This register controls wakeup dependency based on USB_OTG_SS service requests.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_USB_OTG_SS_IPU" width="1" begin="1" end="1" resetval="0" description="Wakeup dependency from USB_OTG_SS module (SWakeup signal) towards IPU + L3_MAIN2 + L3_MAIN1 + L4_CFG domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_USB_OTG_SS_IPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_USB_OTG_SS_IPU_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_USB_OTG_SS_MPU" width="1" begin="0" end="0" resetval="0" description="Wakeup dependency from USB_OTG_SS module (SWakeup signal) towards MPU + L3_MAIN1 + L4_CFG domains" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPDEP_USB_OTG_SS_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPDEP_USB_OTG_SS_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L3INIT_USB_OTG_SS_CONTEXT" acronym="RM_L3INIT_USB_OTG_SS_CONTEXT" offset="0xF4" width="32" description="This register contains dedicated USB_OTG_SS context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_L3INIT_BANK1" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in L3INIT_BANK1 memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_L3INIT_BANK1_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_L3INIT_BANK1_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of L3INIT_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
</module>
