// Seed: 215920671
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    output id_5,
    output id_6,
    output id_7,
    input logic id_8,
    inout logic id_9
);
  assign id_7 = id_9;
  logic id_10 = id_3;
  type_21 id_11 (
      .id_0 (id_8),
      .id_1 (1),
      .id_2 (1'b0),
      .id_3 (id_9),
      .id_4 (1),
      .id_5 (1'b0),
      .id_6 (id_6 - 1),
      .id_7 (id_10),
      .id_8 (1),
      .id_9 (id_0),
      .id_10(1),
      .id_11(1),
      .id_12(""),
      .id_13(id_6 & 1'b0),
      .id_14(id_9)
  );
  logic id_12;
  always @(1 - "" - 1, negedge id_10) begin
    id_13();
  end
  logic id_14;
  logic id_15;
  logic id_16;
  logic id_17;
endmodule
