{"Source Block": ["hdl/projects/daq2/a10gx/system_top.v@191:201@HdlIdDef", "  wire              spi_miso_s;\n  wire              spi_mosi_s;\n  wire    [  7:0]   spi_csn_s;\n  wire              xcvr_pll_locked;\n  wire    [  3:0]   xcvr_rx_ready;\n  wire    [  3:0]   xcvr_tx_ready;\n\n  // daq2\n\n  assign spi_csn_adc = spi_csn_s[2];\n  assign spi_csn_dac = spi_csn_s[1];\n"], "Clone Blocks": [["hdl/projects/daq2/a10gx/system_top.v@195:205", "  wire    [  3:0]   xcvr_rx_ready;\n  wire    [  3:0]   xcvr_tx_ready;\n\n  // daq2\n\n  assign spi_csn_adc = spi_csn_s[2];\n  assign spi_csn_dac = spi_csn_s[1];\n  assign spi_csn_clk = spi_csn_s[0];\n\n  daq2_spi i_daq2_spi (\n    .spi_csn (spi_csn_s[2:0]),\n"], ["hdl/projects/daq2/a10gx/system_top.v@190:200", "  wire    [ 63:0]   gpio_o;\n  wire              spi_miso_s;\n  wire              spi_mosi_s;\n  wire    [  7:0]   spi_csn_s;\n  wire              xcvr_pll_locked;\n  wire    [  3:0]   xcvr_rx_ready;\n  wire    [  3:0]   xcvr_tx_ready;\n\n  // daq2\n\n  assign spi_csn_adc = spi_csn_s[2];\n"]], "Diff Content": {"Delete": [[196, "  wire    [  3:0]   xcvr_tx_ready;\n"]], "Add": []}}