
---------- Begin Simulation Statistics ----------
final_tick                                83671159500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137229                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665572                       # Number of bytes of host memory used
host_op_rate                                   137499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   728.71                       # Real time elapsed on the host
host_tick_rate                              114821452                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083671                       # Number of seconds simulated
sim_ticks                                 83671159500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.673423                       # CPI: cycles per instruction
system.cpu.discardedOps                        189408                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34624193                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597577                       # IPC: instructions per cycle
system.cpu.numCycles                        167342319                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132718126                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370606                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           79                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       682272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          423                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365945                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            423                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485767                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735464                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81008                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103783                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101786                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905076                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65378                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              403                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51326560                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51326560                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51327070                       # number of overall hits
system.cpu.dcache.overall_hits::total        51327070                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       737331                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         737331                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       745240                       # number of overall misses
system.cpu.dcache.overall_misses::total        745240                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24691366000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24691366000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24691366000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24691366000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52063891                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52063891                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52072310                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52072310                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014162                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014162                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014312                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33487.492049                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33487.492049                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33132.099726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33132.099726                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       212499                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3260                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.183742                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       606113                       # number of writebacks
system.cpu.dcache.writebacks::total            606113                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62448                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62448                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682788                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682788                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22401498500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22401498500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23089246999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23089246999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33193.158666                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33193.158666                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33816.128870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33816.128870                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681764                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40726121                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40726121                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388688                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388688                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8996538000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8996538000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41114809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41114809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23145.911374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23145.911374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          577                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          577                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8585934000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8585934000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22122.367055                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22122.367055                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10600439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10600439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       348643                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       348643                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15694828000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15694828000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031842                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031842                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45016.902677                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45016.902677                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61871                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61871                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13815564500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13815564500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48176.127725                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48176.127725                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    687748499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    687748499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87001.707653                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87001.707653                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83671159500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.841069                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52009934                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682788                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.172888                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.841069                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984220                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984220                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104827560                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104827560                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83671159500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83671159500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83671159500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685803                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474987                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024877                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277732                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277732                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277732                       # number of overall hits
system.cpu.icache.overall_hits::total        10277732                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          887                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            887                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          887                       # number of overall misses
system.cpu.icache.overall_misses::total           887                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     58446000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     58446000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     58446000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     58446000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278619                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278619                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278619                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278619                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65891.770011                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65891.770011                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65891.770011                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65891.770011                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          506                       # number of writebacks
system.cpu.icache.writebacks::total               506                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          887                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          887                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          887                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          887                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57559000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57559000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57559000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57559000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64891.770011                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64891.770011                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64891.770011                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64891.770011                       # average overall mshr miss latency
system.cpu.icache.replacements                    506                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277732                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277732                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          887                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           887                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     58446000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     58446000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65891.770011                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65891.770011                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          887                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          887                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57559000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57559000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64891.770011                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64891.770011                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83671159500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           298.860779                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278619                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               887                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11588.071026                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   298.860779                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.583712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.583712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279506                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279506                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83671159500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83671159500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83671159500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83671159500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  198                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               481644                       # number of demand (read+write) hits
system.l2.demand_hits::total                   481842                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 198                       # number of overall hits
system.l2.overall_hits::.cpu.data              481644                       # number of overall hits
system.l2.overall_hits::total                  481842                       # number of overall hits
system.l2.demand_misses::.cpu.inst                689                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201144                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201833                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               689                       # number of overall misses
system.l2.overall_misses::.cpu.data            201144                       # number of overall misses
system.l2.overall_misses::total                201833                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     54125000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17003306000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17057431000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     54125000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17003306000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17057431000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682788                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683675                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682788                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683675                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.776776                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.294592                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.295218                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.776776                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.294592                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.295218                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78555.878084                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84533.001233                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84512.597048                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78555.878084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84533.001233                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84512.597048                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111045                       # number of writebacks
system.l2.writebacks::total                    111045                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           689                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201827                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          689                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201827                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     47235000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14991548500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15038783500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47235000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14991548500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15038783500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.776776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.294583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.295209                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.776776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.294583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.295209                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68555.878084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74533.646054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74513.239061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68555.878084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74533.646054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74513.239061                       # average overall mshr miss latency
system.l2.replacements                         169202                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       606113                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           606113                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       606113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       606113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          485                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              485                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          485                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          485                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150687                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150687                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136085                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136085                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11801464500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11801464500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286772                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286772                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.474541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.474541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86721.273469                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86721.273469                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136085                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136085                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10440614500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10440614500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.474541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76721.273469                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76721.273469                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          689                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              689                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     54125000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     54125000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.776776                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.776776                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78555.878084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78555.878084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          689                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          689                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47235000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47235000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.776776                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.776776                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68555.878084                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68555.878084                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        330957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            330957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5201841500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5201841500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396016                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396016                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.164284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.164284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79955.755545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79955.755545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65053                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65053                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4550934000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4550934000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.164269                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.164269                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69957.327103                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69957.327103                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83671159500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31894.185481                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365860                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201970                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.762688                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      51.713638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        95.154593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31747.317250                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973333                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15793                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15670                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11128898                       # Number of tag accesses
system.l2.tags.data_accesses                 11128898                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83671159500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003612138500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6646                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6646                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525769                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104494                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201827                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111045                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201827                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111045                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201827                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111045                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.360969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.879636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.216136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6482     97.53%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           36      0.54%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          126      1.90%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6646                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.703732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.674646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.001252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4390     66.05%     66.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      0.56%     66.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2030     30.54%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      2.68%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.14%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6646                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12916928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7106880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    154.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83660688000                       # Total gap between requests
system.mem_ctrls.avgGap                     267395.89                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        44096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12870784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7104832                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 527015.524387468351                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 153825811.389646172523                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 84913750.956206128001                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          689                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201138                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111045                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18994000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6700096500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1972108876750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27567.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33310.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17759546.82                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        44096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12872832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12916928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        44096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        44096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7106880                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7106880                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          689                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201138                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201827                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111045                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111045                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       527016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    153850288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        154377304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       527016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       527016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     84938228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        84938228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     84938228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       527016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    153850288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       239315531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201795                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111013                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6989                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6939                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6997                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6922                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2935434250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1008975000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6719090500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14546.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33296.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138976                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70036                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.87                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.09                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       103796                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.875564                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.189973                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   258.124664                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68222     65.73%     65.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14421     13.89%     79.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2418      2.33%     81.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1444      1.39%     83.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9655      9.30%     92.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          940      0.91%     93.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          494      0.48%     94.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          447      0.43%     94.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5755      5.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       103796                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12914880                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7104832                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              154.352827                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               84.913751                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.87                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83671159500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       373686180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       198618915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      721118580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292831560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6604921440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21723778440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13836066720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43751021835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.892501                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35746930250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2793817000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45130412250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       367417260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       195286905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719697720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286656300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6604921440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21457223640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14060533920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43691737185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.183957                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36333284250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2793817000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44544058250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83671159500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65742                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111045                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57734                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136085                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136085                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65742                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572433                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572433                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20023808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20023808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201827                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201827    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201827                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83671159500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           852427500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1086777500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396903                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       717158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          506                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133808                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286772                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286772                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           887                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396016                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2280                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047340                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2049620                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        89152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82489664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82578816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169202                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7106880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           852877                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000591                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024302                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 852373     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    504      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             852877                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83671159500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1289591500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1330999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1024184994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
