@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":19:23:19:26|Removing wire hreg, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":21:23:21:28|Removing wire romAdd, as there is no assignment to it.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Pruning unused register increment. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":44:2:44:7|Pruning unused register programCounter[15:0]. Make sure that there are no unused intermediate registers.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|Removing wire ramOut, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|Removing wire romOut, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|Removing wire gpuOut, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|Removing wire apuOut, as there is no assignment to it.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|Removing wire clkOut, as there is no assignment to it.
@W: CG133 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":134:13:134:15|Object din is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":135:14:135:17|Removing wire dout, as there is no assignment to it.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord_15[31:0]. Make sure that there are no unused intermediate registers.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Latch generated from always block for signal bus[8]; possible missing assignment in an if or case statement.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL260 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning register bit 3 of testState[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testClock. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":160:2:160:7|Pruning unused register testWord[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":119:4:119:7|Pruning unused register bus[15]. Make sure that there are no unused intermediate registers.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[11] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[1] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[2] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[3] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[4] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[5] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[6] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":111:14:111:19|*Input ramOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":112:14:112:19|*Input romOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":113:14:113:19|*Input gpuOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":114:14:114:19|*Input apuOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\top.v":115:14:115:19|*Input clkOut[7] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL138 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Removing register 'ramAddMode' because it is only assigned 0 or its original value.
@W: CL260 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":46:2:46:7|Pruning register bit 3 of busState[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL247 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":24:22:24:29|Input port bit 6 of testWord[31:0] is unused
@W: CL247 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":24:22:24:29|Input port bit 0 of testWord[31:0] is unused
@W: CL157 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":19:23:19:26|*Output hreg has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\LinuxEnv\Cygwin\home\Gabriel\testbenches\REG\verilog\control.v":21:23:21:28|*Output romAdd has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

