// Seed: 2050513957
module module_0 (
    input tri0 id_0,
    input wor  id_1
);
  assign id_3 = 1'b0 > 1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output uwire id_3,
    input supply0 id_4,
    input tri id_5,
    input tri id_6,
    input wor id_7,
    input wand id_8,
    input tri0 id_9,
    input tri id_10,
    output supply0 id_11,
    output tri0 id_12,
    input wor id_13,
    input wor id_14,
    output supply0 id_15,
    input wand id_16,
    input wand id_17,
    output supply0 id_18,
    output uwire id_19,
    input wor id_20,
    input uwire id_21,
    output uwire id_22,
    output tri id_23,
    output supply1 id_24,
    output tri id_25
);
  wire id_27;
  module_0(
      id_20, id_16
  );
endmodule
