Info: constrained 'uart_0__rx__io' to bel 'X28/Y33/io1'
Info: constrained 'uart_0__tx__io' to bel 'X30/Y33/io1'
Info: constrained 'clk16_0__io' to bel 'X0/Y30/io0'
Info: constraining clock net 'cd_sync_clk16_0__i' to 16.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: uart_0__rx__io feeds SB_IO pin_uart_0__rx.uart_0__rx_0, removing $nextpnr_iobuf uart_0__rx__io.
Info: clk16_0__io feeds SB_IO pin_clk16_0.clk16_0_0, removing $nextpnr_iobuf clk16_0__io.
Info: uart_0__tx__io feeds SB_IO pin_uart_0__tx.uart_0__tx_0, removing $nextpnr_iobuf uart_0__tx__io.
Info: Packing LUT-FFs..
Info:       14 LCs used as LUT4 only
Info:       33 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        1 LCs used as DFF only
Info: Packing carries..
Info:        1 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting cd_sync_clk16_0__i (fanout 34)
Info: promoting cd_sync.ready_SB_LUT4_I3_O [reset] (fanout 25)
Info: Constraining chains...
Info:        4 LCs used to legalise carry chains.
Info: Checksum: 0xd49b86fb

Info: Device utilisation:
Info: 	         ICESTORM_LC:    55/ 7680     0%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:     3/  256     1%
Info: 	               SB_GB:     2/    8    25%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 3 cells based on constraints.
Info: Creating initial analytic placement for 40 cells, random placement wirelen = 1451.
Info:     at initial placer iter 0, wirelen = 49
Info:     at initial placer iter 1, wirelen = 44
Info:     at initial placer iter 2, wirelen = 35
Info:     at initial placer iter 3, wirelen = 35
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 35, spread = 126, legal = 135; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 131, spread = 131, legal = 169; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 40, spread = 77, legal = 136; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 80, spread = 112, legal = 128; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 107, spread = 107, legal = 121; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 40, spread = 81, legal = 131; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 73, spread = 99, legal = 130; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 116, spread = 116, legal = 129; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 44, spread = 97, legal = 125; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 71, spread = 101, legal = 121; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 108, spread = 108, legal = 128; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 47, spread = 83, legal = 137; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 87, spread = 106, legal = 134; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 113, spread = 113, legal = 128; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 64, spread = 87, legal = 136; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 87, spread = 135, legal = 146; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 125, spread = 125, legal = 146; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 55, spread = 90, legal = 172; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 91, spread = 127, legal = 149; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 128, spread = 128, legal = 143; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 61, spread = 106, legal = 170; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 96, spread = 142, legal = 147; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 134, spread = 134, legal = 152; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 70, spread = 131, legal = 201; time = 0.00s
Info: HeAP Placer Time: 0.04s
Info:   of which solving equations: 0.02s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 4, wirelen = 125
Info:   at iteration #5: temp = 0.000000, timing cost = 4, wirelen = 101
Info:   at iteration #6: temp = 0.000000, timing cost = 4, wirelen = 100 
Info: SA placement time 0.01s

Info: Max frequency for clock 'cd_sync_clk16_0__i_$glb_clk': 112.88 MHz (PASS at 16.00 MHz)

Info: Max delay posedge cd_sync_clk16_0__i_$glb_clk -> <async>: 2.99 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 53641,  53977) |********************* 
Info: [ 53977,  54313) |**** 
Info: [ 54313,  54649) | 
Info: [ 54649,  54985) | 
Info: [ 54985,  55321) | 
Info: [ 55321,  55657) | 
Info: [ 55657,  55993) | 
Info: [ 55993,  56329) | 
Info: [ 56329,  56665) | 
Info: [ 56665,  57001) |*************** 
Info: [ 57001,  57337) | 
Info: [ 57337,  57673) | 
Info: [ 57673,  58009) |*************** 
Info: [ 58009,  58345) | 
Info: [ 58345,  58681) |**** 
Info: [ 58681,  59017) |**** 
Info: [ 59017,  59353) |********* 
Info: [ 59353,  59689) |******* 
Info: [ 59689,  60025) |************ 
Info: [ 60025,  60361) |*************************************** 
Info: Checksum: 0xce9e6733

Info: Routing..
Info: Setting up routing queue.
Info: Routing 182 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        199 |        8        179 |    8   179 |         0|       0.05       0.05|
Info: Routing complete.
Info: Router1 time 0.05s
Info: Checksum: 0x15ee27a7

Info: Critical path report for clock 'cd_sync_clk16_0__i_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source serial.phy.tx.timer_SB_DFFESR_Q_D_SB_LUT4_O_LC.O
Info:  0.9  1.7    Net serial.phy.tx.fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0] (26,31) -> (26,31)
Info:                Sink serial.phy.tx.fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /opt/patina/.venv/lib/python3.11/site-packages/amaranth_stdio/serial.py:356
Info:  0.7  2.3  Source serial.phy.tx.fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.3  3.7    Net serial.phy.tx.fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[3] (26,31) -> (28,31)
Info:                Sink serial.phy.tx.o_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /share/ice40/cells_map.v:6.21-6.22
Info:  0.5  4.1  Source serial.phy.tx.o_SB_LUT4_O_I3_SB_DFFESR_Q_E_SB_LUT4_O_LC.O
Info:  2.4  6.5    Net serial.phy.tx.o_SB_LUT4_O_I3_SB_DFFESR_Q_E (28,31) -> (29,32)
Info:                Sink serial.phy.tx.o_SB_LUT4_O_I3_SB_DFFESR_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  6.6  Setup serial.phy.tx.o_SB_LUT4_O_I3_SB_DFFESR_Q_D_SB_LUT4_O_LC.CEN
Info: 2.0 ns logic, 4.6 ns routing

Info: Critical path report for cross-domain path 'posedge cd_sync_clk16_0__i_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source serial.phy.tx.o_SB_LUT4_O_I3_SB_DFFESR_Q_D_SB_LUT4_O_LC.O
Info:  0.9  1.7    Net serial.phy.tx.o_SB_LUT4_O_I3 (29,32) -> (29,32)
Info:                Sink serial.phy.tx.o_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /share/ice40/cells_map.v:6.21-6.22
Info:  0.5  2.1  Source serial.phy.tx.o_SB_LUT4_O_LC.O
Info:  0.9  3.0    Net pin_uart_0__tx_uart_0__tx__o (29,32) -> (30,33)
Info:                Sink pin_uart_0__tx.uart_0__tx_0.D_OUT_0
Info:                Defined in:
Info:                  /opt/patina/.venv/lib/python3.11/site-packages/amaranth/lib/wiring.py:1647
Info: 1.3 ns logic, 1.7 ns routing

Info: Max frequency for clock 'cd_sync_clk16_0__i_$glb_clk': 151.40 MHz (PASS at 16.00 MHz)

Info: Max delay posedge cd_sync_clk16_0__i_$glb_clk -> <async>: 2.99 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 55895,  56118) |* 
Info: [ 56118,  56341) |********************************* 
Info: [ 56341,  56564) |******************* 
Info: [ 56564,  56787) |* 
Info: [ 56787,  57010) | 
Info: [ 57010,  57233) | 
Info: [ 57233,  57456) |**** 
Info: [ 57456,  57679) | 
Info: [ 57679,  57902) |* 
Info: [ 57902,  58125) | 
Info: [ 58125,  58348) | 
Info: [ 58348,  58571) |* 
Info: [ 58571,  58794) |*** 
Info: [ 58794,  59017) |******* 
Info: [ 59017,  59240) |****** 
Info: [ 59240,  59463) |********* 
Info: [ 59463,  59686) |***** 
Info: [ 59686,  59909) |* 
Info: [ 59909,  60132) | 
Info: [ 60132,  60355) |*************************************** 

Info: Program finished normally.
