============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  04:05:02 am
  Module:                 mux_t_be_t_1
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5181 ps) Late External Delay Assertion at pin out
          Group: aclk
     Startpoint: (F) grst
          Clock: (R) aclk
       Endpoint: (F) out
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     419                  
             Slack:=    5181                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7 
  output_delay             2000            chip.sdc_line_8 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     F     (arrival)               134 29.0     0     0    2000    (-,-) 
  eq_40_.inst/sr/g24__6783/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R      2  1.3    40    20    2020    (-,-) 
  eq_40_.inst/g35__2802/Y    -       A->Y  F     NOR3xp33_ASAP7_75t_R      1  0.9    25    19    2039    (-,-) 
  g628__1705/Y               -       D->Y  F     OR4x1_ASAP7_75t_R         1  0.8    15    41    2080    (-,-) 
  g623__5526/Y               -       A->Y  F     OR5x1_ASAP7_75t_R         1  0.8    17    39    2119    (-,-) 
  g619__5107/Y               -       A->Y  F     OR5x1_ASAP7_75t_R         1  0.8    17    40    2158    (-,-) 
  g614__1666/Y               -       A->Y  R     NOR5xp2_ASAP7_75t_R       1  0.8    61    32    2190    (-,-) 
  g613__2346/Y               -       B->Y  F     NAND5xp2_ASAP7_75t_R      1 15.3   450   227    2418    (-,-) 
  out                        -       -     F     (port)                    -    -     -     1    2419    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (7434 ps) Setup Check with Pin temp_unary_select_reg/CLK->D
          Group: aclk
     Startpoint: (F) select[1]
          Clock: (R) aclk
       Endpoint: (R) temp_unary_select_reg/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     170                  
             Slack:=    7434                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_69_1 

#---------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  select[1]               -       -     F     (arrival)                     3  2.6     0     0    2000    (-,-) 
  g294__9315/Y            -       C->Y  R     NOR3xp33_ASAP7_75t_R          2  2.1    63    34    2034    (-,-) 
  g293__6161/Y            -       B->Y  R     AO21x1_ASAP7_75t_R            1  0.7    11    26    2059    (-,-) 
  convertor/g260/Y        -       A->Y  F     INVxp67_ASAP7_75t_R           2  1.6    19    14    2073    (-,-) 
  convertor/g254__4319/Y  -       A2->Y R     OAI21xp5_ASAP7_75t_R          2  1.5    35    23    2096    (-,-) 
  convertor/g253__6260/Y  -       A->Y  F     NAND3xp33_ASAP7_75t_R         1  0.8    27    21    2117    (-,-) 
  convertor/g251__2398/Y  -       A2->Y R     AOI211xp5_ASAP7_75t_R         1  0.9    40    26    2144    (-,-) 
  convertor/g250/Y        -       A->Y  F     INVx1_ASAP7_75t_R             1  0.9    16    14    2158    (-,-) 
  g265/Y                  -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9    13    11    2169    (-,-) 
  temp_unary_select_reg/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2170    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 3: MET (7598 ps) Setup Check with Pin temp_inputs_reg[62]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[62]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[62]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[62]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g345/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[62]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 4: MET (7598 ps) Setup Check with Pin temp_inputs_reg[61]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[61]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[61]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_3_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[61]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g392/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[61]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 5: MET (7598 ps) Setup Check with Pin temp_inputs_reg[30]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[30]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[30]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_34_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[30]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g393/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[30]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 6: MET (7598 ps) Setup Check with Pin temp_inputs_reg[60]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[60]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[60]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_4_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[60]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g388/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[60]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 7: MET (7598 ps) Setup Check with Pin temp_inputs_reg[59]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[59]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[59]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_5_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[59]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g380/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[59]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 8: MET (7598 ps) Setup Check with Pin temp_inputs_reg[29]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[29]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[29]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_35_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[29]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g390/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[29]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 9: MET (7598 ps) Setup Check with Pin temp_inputs_reg[14]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[14]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[14]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_50_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[14]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g391/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[14]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 10: MET (7598 ps) Setup Check with Pin temp_inputs_reg[58]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[58]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[58]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_6_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[58]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g364/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[58]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 11: MET (7598 ps) Setup Check with Pin temp_inputs_reg[57]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[57]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[57]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_7_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[57]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g334/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[57]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 12: MET (7598 ps) Setup Check with Pin temp_inputs_reg[28]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[28]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[28]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_36_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[28]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g384/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[28]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 13: MET (7598 ps) Setup Check with Pin temp_inputs_reg[56]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[56]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[56]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_8_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[56]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g335/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[56]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 14: MET (7598 ps) Setup Check with Pin temp_inputs_reg[55]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[55]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[55]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_9_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[55]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g365/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[55]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 15: MET (7598 ps) Setup Check with Pin temp_inputs_reg[27]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[27]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[27]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_37_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[27]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g372/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[27]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 16: MET (7598 ps) Setup Check with Pin temp_inputs_reg[13]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[13]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[13]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_51_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[13]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g386/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[13]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 17: MET (7598 ps) Setup Check with Pin temp_inputs_reg[6]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[6]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[6]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_58_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[6]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g387/Y               -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[6]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 18: MET (7598 ps) Setup Check with Pin temp_inputs_reg[54]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[54]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[54]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_10_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[54]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g336/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[54]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 19: MET (7598 ps) Setup Check with Pin temp_inputs_reg[45]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[45]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[45]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_19_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[45]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g389/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[45]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 20: MET (7598 ps) Setup Check with Pin temp_inputs_reg[26]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[26]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[26]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_38_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[26]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g350/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[26]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 21: MET (7598 ps) Setup Check with Pin temp_inputs_reg[52]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[52]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[52]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_12_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[52]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g381/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[52]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 22: MET (7598 ps) Setup Check with Pin temp_inputs_reg[51]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[51]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[51]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_13_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[51]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g366/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[51]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 23: MET (7598 ps) Setup Check with Pin temp_inputs_reg[25]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[25]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[25]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_39_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[25]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g351/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[25]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 24: MET (7598 ps) Setup Check with Pin temp_inputs_reg[12]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[12]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[12]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_52_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[12]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g376/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[12]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 25: MET (7598 ps) Setup Check with Pin temp_inputs_reg[50]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[50]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[50]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_14_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[50]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g338/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[50]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 26: MET (7598 ps) Setup Check with Pin temp_inputs_reg[49]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[49]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[49]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_15_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[49]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g339/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[49]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 27: MET (7598 ps) Setup Check with Pin temp_inputs_reg[24]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[24]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[24]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_40_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[24]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g373/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[24]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 28: MET (7598 ps) Setup Check with Pin temp_inputs_reg[48]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[48]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[48]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_16_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[48]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g367/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[48]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 29: MET (7598 ps) Setup Check with Pin temp_inputs_reg[47]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[47]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[47]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_17_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[47]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g340/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[47]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 30: MET (7598 ps) Setup Check with Pin temp_inputs_reg[23]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[23]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[23]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_41_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[23]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g352/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[23]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 31: MET (7598 ps) Setup Check with Pin temp_inputs_reg[11]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[11]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[11]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_53_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[11]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g358/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[11]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 32: MET (7598 ps) Setup Check with Pin temp_inputs_reg[5]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[5]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[5]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_59_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[5]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g378/Y               -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[5]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 33: MET (7598 ps) Setup Check with Pin temp_inputs_reg[2]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[2]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_62_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[2]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g379/Y               -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[2]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 34: MET (7598 ps) Setup Check with Pin temp_inputs_reg[46]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[46]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[46]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_18_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[46]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g341/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[46]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 35: MET (7598 ps) Setup Check with Pin temp_inputs_reg[53]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[53]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[53]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_11_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[53]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g337/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[53]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 36: MET (7598 ps) Setup Check with Pin temp_inputs_reg[22]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[22]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[22]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_42_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[22]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g353/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[22]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 37: MET (7598 ps) Setup Check with Pin temp_inputs_reg[44]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[44]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[44]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_20_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[44]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g382/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[44]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 38: MET (7598 ps) Setup Check with Pin temp_inputs_reg[43]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[43]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[43]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_21_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[43]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g368/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[43]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 39: MET (7598 ps) Setup Check with Pin temp_inputs_reg[21]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[21]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[21]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_43_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[21]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g385/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[21]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 40: MET (7598 ps) Setup Check with Pin temp_inputs_reg[10]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[10]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[10]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_54_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[10]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g359/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[10]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 41: MET (7598 ps) Setup Check with Pin temp_inputs_reg[42]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[42]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[42]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_22_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[42]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g342/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[42]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 42: MET (7598 ps) Setup Check with Pin temp_inputs_reg[41]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[41]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[41]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_23_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[41]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g343/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[41]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 43: MET (7598 ps) Setup Check with Pin temp_inputs_reg[20]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[20]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[20]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_44_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[20]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g374/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[20]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 44: MET (7598 ps) Setup Check with Pin temp_inputs_reg[40]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[40]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[40]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_24_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[40]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g369/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[40]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 45: MET (7598 ps) Setup Check with Pin temp_inputs_reg[39]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[39]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[39]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_25_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[39]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g344/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[39]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 46: MET (7598 ps) Setup Check with Pin temp_inputs_reg[19]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[19]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[19]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_45_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[19]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g354/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[19]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 47: MET (7598 ps) Setup Check with Pin temp_inputs_reg[9]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[9]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[9]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_55_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[9]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g377/Y               -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[9]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 48: MET (7598 ps) Setup Check with Pin temp_inputs_reg[4]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[4]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[4]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_60_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[4]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g360/Y               -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[4]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 49: MET (7598 ps) Setup Check with Pin temp_inputs_reg[38]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[38]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[38]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_26_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[38]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g330/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[38]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 50: MET (7598 ps) Setup Check with Pin temp_inputs_reg[37]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[37]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[37]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_27_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[37]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g383/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[37]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------

