TimeQuest Timing Analyzer report for DE0_Comm
Fri May 20 22:26:39 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. MTBF Summary
 23. Synchronizer Summary
 24. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 25. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 26. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 27. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 28. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 29. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 30. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. MTBF Summary
 54. Synchronizer Summary
 55. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 69. Fast 1200mV 0C Model Setup Summary
 70. Fast 1200mV 0C Model Hold Summary
 71. Fast 1200mV 0C Model Recovery Summary
 72. Fast 1200mV 0C Model Removal Summary
 73. Fast 1200mV 0C Model Minimum Pulse Width Summary
 74. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 75. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 76. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 77. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. MTBF Summary
 84. Synchronizer Summary
 85. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 99. Multicorner Timing Analysis Summary
100. Setup Times
101. Hold Times
102. Clock to Output Times
103. Minimum Clock to Output Times
104. Board Trace Model Assignments
105. Input Transition Times
106. Slow Corner Signal Integrity Metrics
107. Fast Corner Signal Integrity Metrics
108. Setup Transfers
109. Hold Transfers
110. Recovery Transfers
111. Removal Transfers
112. Report TCCS
113. Report RSKM
114. Unconstrained Paths
115. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE0_Comm                                                          ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE0_Comm.sdc  ; OK     ; Fri May 20 22:26:37 2016 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 114.21 MHz ; 114.21 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.622 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.292 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.525 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.020 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.502 ; 0.000              ;
+---------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 4.574      ;
; 45.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 4.278      ;
; 46.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 4.115      ;
; 46.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 4.058      ;
; 46.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 4.035      ;
; 46.208 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[0]                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 3.985      ;
; 46.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.830      ;
; 46.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.784      ;
; 46.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.784      ;
; 46.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.741      ;
; 46.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 3.681      ;
; 46.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 3.681      ;
; 46.530 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.316     ; 3.149      ;
; 46.530 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.316     ; 3.149      ;
; 46.530 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.316     ; 3.149      ;
; 46.530 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.316     ; 3.149      ;
; 46.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.610      ;
; 46.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.521      ;
; 46.687 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 3.506      ;
; 46.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.500      ;
; 46.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.500      ;
; 46.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.462      ;
; 46.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.461      ;
; 46.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[7]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.485      ; 3.673      ;
; 46.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[6]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.485      ; 3.673      ;
; 46.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[5]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.485      ; 3.673      ;
; 46.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[4]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.485      ; 3.673      ;
; 46.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[3]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.485      ; 3.673      ;
; 46.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[2]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.485      ; 3.673      ;
; 46.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[1]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.485      ; 3.673      ;
; 46.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[0]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.485      ; 3.673      ;
; 46.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 3.397      ;
; 46.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 3.397      ;
; 46.841 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.317     ; 2.837      ;
; 46.841 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.317     ; 2.837      ;
; 46.841 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.317     ; 2.837      ;
; 46.841 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.317     ; 2.837      ;
; 46.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.331      ;
; 46.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.328      ;
; 46.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[1] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.328      ;
; 46.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.328      ;
; 46.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[0] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.328      ;
; 46.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|parity6         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.328      ;
; 46.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.328      ;
; 46.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.328      ;
; 46.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.328      ;
; 46.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.328      ;
; 46.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 3.328      ;
; 46.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 3.314      ;
; 46.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 3.304      ;
; 46.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.280      ;
; 46.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.280      ;
; 47.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.188      ;
; 47.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 3.189      ;
; 47.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.178      ;
; 47.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.177      ;
; 47.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 3.177      ;
; 47.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 3.177      ;
; 47.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a6       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.179      ;
; 47.021 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.316     ; 2.658      ;
; 47.021 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.316     ; 2.658      ;
; 47.021 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.316     ; 2.658      ;
; 47.021 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.316     ; 2.658      ;
; 47.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a5       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.176      ;
; 47.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[7]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.479      ; 3.383      ;
; 47.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[6]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.479      ; 3.383      ;
; 47.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[5]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.479      ; 3.383      ;
; 47.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[4]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.479      ; 3.383      ;
; 47.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[3]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.479      ; 3.383      ;
; 47.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[2]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.479      ; 3.383      ;
; 47.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[1]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.479      ; 3.383      ;
; 47.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[0]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.479      ; 3.383      ;
; 47.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a1      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.132      ;
; 47.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 3.129      ;
; 47.080 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.317     ; 2.598      ;
; 47.080 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.317     ; 2.598      ;
; 47.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.106      ;
; 47.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.104      ;
; 47.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.096      ;
; 47.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[1] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.096      ;
; 47.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[0] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.096      ;
; 47.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|parity9          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.096      ;
; 47.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.096      ;
; 47.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.096      ;
; 47.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.096      ;
; 47.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a6       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.087      ;
; 47.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a5       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.084      ;
; 47.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.051      ;
; 47.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[1] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.051      ;
; 47.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[0] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.051      ;
; 47.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|parity9          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.051      ;
; 47.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.051      ;
; 47.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.051      ;
; 47.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.051      ;
; 47.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.021      ;
; 47.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[1] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.021      ;
; 47.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.021      ;
; 47.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[0] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.021      ;
; 47.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|parity6         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.021      ;
; 47.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.021      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.292 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[0]                                                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 0.870      ;
; 0.302 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[4]                                                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.388      ; 0.877      ;
; 0.310 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[3]                                                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.388      ; 0.885      ;
; 0.330 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[1]                                                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.388      ; 0.905      ;
; 0.334 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~portb_address_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.355      ; 0.876      ;
; 0.349 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a1                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~portb_address_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.356      ; 0.892      ;
; 0.358 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a2                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a2                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a3                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a3                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a4                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a4                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a6                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a6                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a5                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a5                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a1                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a1                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[2]                                                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.388      ; 0.935      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.589      ;
; 0.372 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[1]                 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|parity9                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.598      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.601      ;
; 0.386 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~portb_address_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.355      ; 0.928      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.605      ;
; 0.391 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a6                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.610      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.609      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.610      ;
; 0.393 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|parity9                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.620      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.620      ;
; 0.418 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.637      ;
; 0.418 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a2                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.637      ;
; 0.418 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|parity6                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.636      ;
; 0.419 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.638      ;
; 0.420 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.638      ;
; 0.421 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.639      ;
; 0.421 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a3                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.640      ;
; 0.426 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~portb_address_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.355      ; 0.968      ;
; 0.428 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a3                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.647      ;
; 0.473 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[0]                 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|parity9                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.692      ;
; 0.476 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[1]                 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|parity6                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.694      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.697      ;
; 0.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.699      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.702      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.703      ;
; 0.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.707      ;
; 0.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.707      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.713      ;
; 0.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.714      ;
; 0.496 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.714      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.725      ;
; 0.510 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a4                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.729      ;
; 0.516 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.736      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.736      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.736      ;
; 0.519 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[1]                                                                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.737      ;
; 0.519 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.737      ;
; 0.519 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.738      ;
; 0.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.737      ;
; 0.524 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a2                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.742      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.743      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 1.668      ;
; 97.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.237      ;
; 97.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.962      ;
; 97.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.962      ;
; 97.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.962      ;
; 97.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.953      ;
; 97.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.953      ;
; 98.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.887      ;
; 98.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.759      ;
; 98.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.759      ;
; 98.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.759      ;
; 98.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.759      ;
; 98.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.759      ;
; 98.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.759      ;
; 98.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.759      ;
; 98.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.759      ;
; 98.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.759      ;
; 98.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.759      ;
; 98.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.759      ;
; 98.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.759      ;
; 98.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.681      ;
; 98.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.681      ;
; 98.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.612      ;
; 98.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.359      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.020  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.238      ;
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.476      ;
; 1.302  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.517      ;
; 1.302  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.517      ;
; 1.391  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.603      ;
; 1.391  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.603      ;
; 1.391  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.603      ;
; 1.391  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.603      ;
; 1.391  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.603      ;
; 1.391  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.603      ;
; 1.391  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.603      ;
; 1.391  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.603      ;
; 1.391  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.603      ;
; 1.391  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.603      ;
; 1.391  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.603      ;
; 1.391  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.603      ;
; 1.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.730      ;
; 1.569  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.778      ;
; 1.569  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.778      ;
; 1.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.783      ;
; 1.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.783      ;
; 1.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.783      ;
; 1.840  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.063      ;
; 51.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.320      ; 1.511      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.502 ; 49.732       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 49.502 ; 49.732       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 49.503 ; 49.733       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 49.503 ; 49.733       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 49.507 ; 49.737       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[0]                             ;
; 49.507 ; 49.737       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[1]                             ;
; 49.507 ; 49.737       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[2]                             ;
; 49.507 ; 49.737       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[3]                             ;
; 49.507 ; 49.737       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[4]                             ;
; 49.507 ; 49.737       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[5]                             ;
; 49.507 ; 49.737       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[6]                             ;
; 49.507 ; 49.737       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[7]                             ;
; 49.532 ; 49.748       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                                                                                                     ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0                       ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a2                       ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a3                       ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a4                       ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a5                       ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a6                       ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|parity9                          ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[0]                 ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[1]                 ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[2]                                           ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[4]                                           ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[5]                                           ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[6]                                           ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[1]                                                   ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[2]                                                   ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[3]                                                   ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[4]                                                   ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[5]                                                   ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[6]                                                   ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0                      ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a1                      ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4                      ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5                      ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6                      ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|parity6                         ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[0]                 ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[1]                 ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                                  ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                                  ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[2]                                                  ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]                                                  ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[4]                                                  ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[5]                                                  ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[6]                                                  ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|cdr_delayed                                                                                                                     ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                                                                                                           ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                                                                                                           ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[0]                                           ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[1]                                           ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[3]                                           ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[0]                                                   ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2                      ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                 ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                     ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                         ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                         ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                         ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                         ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                      ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                      ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                      ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                      ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.178 ; 3.473 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.896 ; 7.103 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.200  ; 0.006  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.719 ; -1.908 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.818 ; 12.782 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.621 ; 10.588 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 244.762 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                              ; Synchronization Node                                                                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[4]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[0] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[6]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[5]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[1] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[2] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[2]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[4] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[5] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[6] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 244.762                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 99.247       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 97.534       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;                        ;              ;                  ; 47.981       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 244.881                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 99.101       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 97.799       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;                        ;              ;                  ; 47.981       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 245.059                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 98.738       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 97.704       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 48.617       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 245.217                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 98.723       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 98.693       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;                        ;              ;                  ; 47.801       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 245.334                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 98.712       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 98.005       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 48.617       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 245.420                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 99.248       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 98.191       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;                        ;              ;                  ; 47.981       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 245.620                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 99.100       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 98.719       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;                        ;              ;                  ; 47.801       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 245.716                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 99.245       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 98.670       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;                        ;              ;                  ; 47.801       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 245.819                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 99.102       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 98.100       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 48.617       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 245.869                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 98.732       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 98.520       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 48.617       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 245.890                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 99.245       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 98.664       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;                        ;              ;                  ; 47.981       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 246.494                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 99.097       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 98.512       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 48.885       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 246.673                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 99.100       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 98.688       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 48.885       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 246.960                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 99.245       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 98.830       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 48.885       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 126.9 MHz ; 126.9 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.060 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.290 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.754 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.917 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.445 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 4.190      ;
; 46.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.796      ;
; 46.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.791      ;
; 46.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.701      ;
; 46.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.638      ;
; 46.715 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[0]                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.534      ;
; 46.794 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.837      ;
; 46.794 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.837      ;
; 46.794 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.837      ;
; 46.794 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.837      ;
; 46.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.454      ;
; 46.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.453      ;
; 46.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.397      ;
; 46.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 3.368      ;
; 46.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 3.368      ;
; 46.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.315      ;
; 47.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.239      ;
; 47.071 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.560      ;
; 47.071 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.560      ;
; 47.071 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.560      ;
; 47.071 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.560      ;
; 47.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.168      ;
; 47.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.167      ;
; 47.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[7]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.513      ; 3.357      ;
; 47.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[6]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.513      ; 3.357      ;
; 47.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[5]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.513      ; 3.357      ;
; 47.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[4]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.513      ; 3.357      ;
; 47.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[3]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.513      ; 3.357      ;
; 47.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[2]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.513      ; 3.357      ;
; 47.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[1]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.513      ; 3.357      ;
; 47.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[0]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.513      ; 3.357      ;
; 47.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.149      ;
; 47.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 3.107      ;
; 47.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 3.107      ;
; 47.144 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.105      ;
; 47.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.051      ;
; 47.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[1] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.051      ;
; 47.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.051      ;
; 47.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[0] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.051      ;
; 47.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|parity6         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.051      ;
; 47.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.051      ;
; 47.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.051      ;
; 47.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.051      ;
; 47.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.051      ;
; 47.223 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.408      ;
; 47.223 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.408      ;
; 47.223 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.408      ;
; 47.223 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.408      ;
; 47.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.018      ;
; 47.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.018      ;
; 47.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.000      ;
; 47.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.985      ;
; 47.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 2.983      ;
; 47.282 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.349      ;
; 47.282 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.349      ;
; 47.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.952      ;
; 47.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.915      ;
; 47.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.915      ;
; 47.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a1      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 2.876      ;
; 47.401 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.367     ; 2.227      ;
; 47.401 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.367     ; 2.227      ;
; 47.401 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.367     ; 2.227      ;
; 47.401 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.367     ; 2.227      ;
; 47.407 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.224      ;
; 47.407 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.224      ;
; 47.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.841      ;
; 47.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.838      ;
; 47.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.826      ;
; 47.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.826      ;
; 47.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.821      ;
; 47.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.820      ;
; 47.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a6       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.825      ;
; 47.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a5       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.822      ;
; 47.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[7]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.510      ; 3.007      ;
; 47.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[6]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.510      ; 3.007      ;
; 47.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[5]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.510      ; 3.007      ;
; 47.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[4]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.510      ; 3.007      ;
; 47.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[3]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.510      ; 3.007      ;
; 47.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[2]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.510      ; 3.007      ;
; 47.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[1]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.510      ; 3.007      ;
; 47.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[0]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.510      ; 3.007      ;
; 47.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.790      ;
; 47.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.786      ;
; 47.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.777      ;
; 47.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a6       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.778      ;
; 47.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a5       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.775      ;
; 47.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.764      ;
; 47.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[1] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.764      ;
; 47.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[0] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.764      ;
; 47.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|parity9          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.764      ;
; 47.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.764      ;
; 47.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.764      ;
; 47.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.764      ;
; 47.500 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.131      ;
; 47.500 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.131      ;
; 47.500 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.131      ;
; 47.500 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.364     ; 2.131      ;
; 47.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.746      ;
; 47.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[1] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.746      ;
; 47.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[0] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.746      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.290 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[0]                                                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.349      ; 0.808      ;
; 0.300 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[3]                                                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 0.816      ;
; 0.300 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[4]                                                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 0.816      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a2                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a2                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a3                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a3                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a4                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a4                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a6                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a6                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a5                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a5                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.314 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.511      ;
; 0.314 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.511      ;
; 0.314 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.511      ;
; 0.314 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a1                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a1                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.511      ;
; 0.314 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.511      ;
; 0.314 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.511      ;
; 0.314 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.511      ;
; 0.319 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[1]                                                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 0.835      ;
; 0.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.529      ;
; 0.332 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[1]                 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|parity9                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.530      ;
; 0.332 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~portb_address_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.315      ; 0.816      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.538      ;
; 0.341 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.539      ;
; 0.342 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a1                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~portb_address_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.317      ; 0.828      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[2]                                                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 0.862      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.347 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|parity9                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.545      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.548      ;
; 0.349 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a6                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.547      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.552      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.563      ;
; 0.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.563      ;
; 0.372 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|parity6                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.569      ;
; 0.374 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.572      ;
; 0.375 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.572      ;
; 0.375 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a2                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.573      ;
; 0.377 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a3                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.575      ;
; 0.379 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~portb_address_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.316      ; 0.864      ;
; 0.382 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.580      ;
; 0.383 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.580      ;
; 0.386 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a3                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.584      ;
; 0.418 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~portb_address_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.316      ; 0.903      ;
; 0.421 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[0]                 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|parity9                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.619      ;
; 0.424 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[1]                 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|parity6                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.621      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.627      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.627      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.630      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.633      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.638      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.638      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.639      ;
; 0.439 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.636      ;
; 0.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.643      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.644      ;
; 0.455 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a4                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.653      ;
; 0.462 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a2                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.660      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[1]                                                                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.664      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.665      ;
; 0.469 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.666      ;
; 0.470 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.667      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.495      ;
; 97.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.014      ;
; 98.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.749      ;
; 98.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.749      ;
; 98.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.749      ;
; 98.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.742      ;
; 98.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.742      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.681      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.582      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.582      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.582      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.582      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.582      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.582      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.582      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.582      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.582      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.582      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.582      ;
; 98.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.582      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.492      ;
; 98.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.492      ;
; 98.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.432      ;
; 98.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.215      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.917  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.117      ;
; 1.142  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.338      ;
; 1.178  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.375      ;
; 1.178  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.375      ;
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.459      ;
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.459      ;
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.459      ;
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.459      ;
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.459      ;
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.459      ;
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.459      ;
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.459      ;
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.459      ;
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.459      ;
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.459      ;
; 1.262  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.459      ;
; 1.377  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.574      ;
; 1.428  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.621      ;
; 1.428  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.621      ;
; 1.430  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.624      ;
; 1.430  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.624      ;
; 1.430  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.624      ;
; 1.684  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.887      ;
; 50.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.368      ; 1.371      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.445 ; 49.675       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 49.445 ; 49.675       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 49.445 ; 49.675       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 49.451 ; 49.681       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 49.452 ; 49.682       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[0]                             ;
; 49.452 ; 49.682       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[1]                             ;
; 49.452 ; 49.682       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[2]                             ;
; 49.452 ; 49.682       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[3]                             ;
; 49.452 ; 49.682       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[4]                             ;
; 49.452 ; 49.682       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[5]                             ;
; 49.452 ; 49.682       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[6]                             ;
; 49.452 ; 49.682       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[7]                             ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0                       ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a2                       ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a3                       ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a4                       ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a5                       ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a6                       ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|parity9                          ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[0]                 ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[1]                 ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[0]                                           ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[1]                                           ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[2]                                           ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[3]                                           ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[4]                                           ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[5]                                           ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[6]                                           ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[0]                                                   ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[1]                                                   ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[2]                                                   ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[3]                                                   ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[4]                                                   ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[5]                                                   ;
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[6]                                                   ;
; 49.483 ; 49.699       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|cdr_delayed                                                                                                                     ;
; 49.484 ; 49.700       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                                                                                                           ;
; 49.484 ; 49.700       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                                                                                                           ;
; 49.484 ; 49.700       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                                                                                                     ;
; 49.485 ; 49.701       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                                  ;
; 49.485 ; 49.701       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                                  ;
; 49.485 ; 49.701       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                 ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0                      ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a1                      ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2                      ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4                      ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5                      ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6                      ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|parity6                         ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[0]                 ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[1]                 ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[2]                                                  ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]                                                  ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[4]                                                  ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[5]                                                  ;
; 49.486 ; 49.702       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[6]                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                         ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                             ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                             ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.143 ; 3.453 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.817 ; 7.052 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.042  ; -0.200 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.872 ; -2.120 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.341 ; 12.297 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.164 ; 10.122 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 245.239 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                              ; Synchronization Node                                                                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[4]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[0] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[6]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[5]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[1] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[2] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[2]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[4] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[5] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[6] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 245.239                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 99.333       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 97.789       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;                        ;              ;                  ; 48.117       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 245.341                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 99.193       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 98.031       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;                        ;              ;                  ; 48.117       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 245.499                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 98.877       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 97.937       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 48.685       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 245.645                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 98.853       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 98.832       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;                        ;              ;                  ; 47.960       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 245.759                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 98.856       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 98.218       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 48.685       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 245.830                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 99.333       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 98.380       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;                        ;              ;                  ; 48.117       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 246.013                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 99.191       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 98.862       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;                        ;              ;                  ; 47.960       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 246.103                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 99.332       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 98.811       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;                        ;              ;                  ; 47.960       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 246.194                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 99.196       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 98.313       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 48.685       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 246.230                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 98.872       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 98.673       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 48.685       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 246.248                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 99.330       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 98.801       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;                        ;              ;                  ; 48.117       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 246.791                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 99.191       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 98.684       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 48.916       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 246.947                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 99.193       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 98.838       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 48.916       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 247.207                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 99.331       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 98.960       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 48.916       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.618 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.151 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.471 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.560 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.291 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.618 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.851      ;
; 47.618 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.851      ;
; 47.618 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.851      ;
; 47.618 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.851      ;
; 47.806 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.663      ;
; 47.806 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.663      ;
; 47.806 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.663      ;
; 47.806 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.663      ;
; 47.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.597      ;
; 47.916 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.553      ;
; 47.916 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.553      ;
; 47.916 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.553      ;
; 47.916 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.553      ;
; 47.953 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.516      ;
; 47.953 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.516      ;
; 47.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.452      ;
; 48.038 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.431      ;
; 48.038 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.431      ;
; 48.048 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.521     ; 1.418      ;
; 48.048 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.521     ; 1.418      ;
; 48.048 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.521     ; 1.418      ;
; 48.048 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.521     ; 1.418      ;
; 48.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.338      ;
; 48.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.327      ;
; 48.104 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.365      ;
; 48.104 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.365      ;
; 48.104 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.365      ;
; 48.104 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                                                                               ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.518     ; 1.365      ;
; 48.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.316      ;
; 48.189 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[0]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.243      ;
; 48.193 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|cdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.527     ; 1.267      ;
; 48.193 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|cdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.527     ; 1.267      ;
; 48.193 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|cdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.527     ; 1.267      ;
; 48.193 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|cdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.527     ; 1.267      ;
; 48.236 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.521     ; 1.230      ;
; 48.236 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.521     ; 1.230      ;
; 48.236 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.521     ; 1.230      ;
; 48.236 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.521     ; 1.230      ;
; 48.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.193      ;
; 48.250 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.679     ; 1.058      ;
; 48.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.171      ;
; 48.285 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.521     ; 1.181      ;
; 48.285 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.521     ; 1.181      ;
; 48.307 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[4] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.679     ; 1.001      ;
; 48.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.127      ;
; 48.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.127      ;
; 48.316 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[2] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.679     ; 0.992      ;
; 48.326 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[0] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.679     ; 0.982      ;
; 48.327 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[1] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.679     ; 0.981      ;
; 48.353 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|rxfll                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.534     ; 1.100      ;
; 48.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.084      ;
; 48.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.084      ;
; 48.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.068      ;
; 48.381 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|cdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.527     ; 1.079      ;
; 48.381 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|cdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.527     ; 1.079      ;
; 48.381 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|cdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.527     ; 1.079      ;
; 48.381 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|cdr_delayed                                                                                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.527     ; 1.079      ;
; 48.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.046      ;
; 48.408 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[5] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.679     ; 0.900      ;
; 48.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.982      ;
; 48.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.982      ;
; 48.451 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_lsb_mux_reg       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|rxfll                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.534     ; 1.002      ;
; 48.453 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[6] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.679     ; 0.855      ;
; 48.458 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[7] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.679     ; 0.850      ;
; 48.459 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.974      ;
; 48.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[7]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.599      ; 2.082      ;
; 48.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[6]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.599      ; 2.082      ;
; 48.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[5]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.599      ; 2.082      ;
; 48.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[4]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.599      ; 2.082      ;
; 48.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[3]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.599      ; 2.082      ;
; 48.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[2]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.599      ; 2.082      ;
; 48.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[1]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.599      ; 2.082      ;
; 48.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[0]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.599      ; 2.082      ;
; 48.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.947      ;
; 48.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.947      ;
; 48.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.939      ;
; 48.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.939      ;
; 48.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.912      ;
; 48.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.881      ;
; 48.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.871      ;
; 48.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.857      ;
; 48.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.857      ;
; 48.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.862      ;
; 48.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.857      ;
; 48.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[1] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.857      ;
; 48.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.857      ;
; 48.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[0] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.857      ;
; 48.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|parity6         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.857      ;
; 48.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.857      ;
; 48.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.857      ;
; 48.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.857      ;
; 48.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.857      ;
; 48.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[7]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.595      ; 1.937      ;
; 48.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[6]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.595      ; 1.937      ;
; 48.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[5]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.595      ; 1.937      ;
; 48.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[4]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.595      ; 1.937      ;
; 48.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[3]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.595      ; 1.937      ;
; 48.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[2]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.595      ; 1.937      ;
; 48.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[1]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.595      ; 1.937      ;
; 48.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                        ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[0]             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.595      ; 1.937      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.151 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[0]                                                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.217      ; 0.472      ;
; 0.162 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[3]                                                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.214      ; 0.480      ;
; 0.162 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[4]                                                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.214      ; 0.480      ;
; 0.174 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[1]                                                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.214      ; 0.492      ;
; 0.176 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~portb_address_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.199      ; 0.479      ;
; 0.182 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a1                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~portb_address_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.200      ; 0.486      ;
; 0.185 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a2                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a2                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a3                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a3                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a4                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a4                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a6                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a6                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a5                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a5                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a1                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a1                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.191 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[1]                 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|parity9                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[2]                                                   ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.214      ; 0.510      ;
; 0.192 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~portb_address_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.199      ; 0.505      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a6                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.209 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|parity9                          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.331      ;
; 0.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.330      ;
; 0.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.330      ;
; 0.218 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.340      ;
; 0.220 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.341      ;
; 0.220 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a2                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.342      ;
; 0.221 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|parity6                         ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.342      ;
; 0.222 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.344      ;
; 0.222 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.343      ;
; 0.222 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a3                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.344      ;
; 0.224 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a3                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.346      ;
; 0.225 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~portb_address_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.199      ; 0.528      ;
; 0.250 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[0]                 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|parity9                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.372      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[1]                 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|parity6                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.373      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.379      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.380      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.383      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.383      ;
; 0.265 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.387      ;
; 0.265 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.387      ;
; 0.266 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.388      ;
; 0.267 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6                      ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.389      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.390      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[1]                                                                                                                     ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.272 ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a4                       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.394      ;
; 0.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.392      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.394      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.394      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 0.961      ;
; 98.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.345      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.143      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.143      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.143      ;
; 98.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.138      ;
; 98.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.138      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.095      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.027      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.027      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.027      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.027      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.027      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.027      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.027      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.027      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.027      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.027      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.027      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.027      ;
; 98.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.961      ;
; 98.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.961      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.919      ;
; 99.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.765      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.560  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.679      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.822      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.839      ;
; 0.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.839      ;
; 0.763  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.878      ;
; 0.763  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.878      ;
; 0.763  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.878      ;
; 0.763  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.878      ;
; 0.763  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.878      ;
; 0.763  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.878      ;
; 0.763  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.878      ;
; 0.763  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.878      ;
; 0.763  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.878      ;
; 0.763  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.878      ;
; 0.763  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.878      ;
; 0.763  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.878      ;
; 0.847  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.962      ;
; 0.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.997      ;
; 0.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.997      ;
; 0.887  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.000      ;
; 0.887  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.000      ;
; 0.887  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.000      ;
; 1.019  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.143      ;
; 50.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.524      ; 0.841      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.291 ; 49.521       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 49.291 ; 49.521       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 49.291 ; 49.521       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 49.295 ; 49.525       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 49.297 ; 49.527       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[0]                             ;
; 49.297 ; 49.527       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[1]                             ;
; 49.297 ; 49.527       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[2]                             ;
; 49.297 ; 49.527       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[3]                             ;
; 49.297 ; 49.527       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[4]                             ;
; 49.297 ; 49.527       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[5]                             ;
; 49.297 ; 49.527       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[6]                             ;
; 49.297 ; 49.527       ; 0.230          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|altsyncram_hf31:fifo_ram|q_b[7]                             ;
; 49.301 ; 49.517       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|cdr_delayed                                                                                                                     ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[2]                                           ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[4]                                           ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[5]                                           ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[6]                                           ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[4]                                                   ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[5]                                                   ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[6]                                                   ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a0                      ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a3                      ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a4                      ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a5                      ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a6                      ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|parity6                         ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[0]                 ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|sub_parity7a[1]                 ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                                  ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                                  ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[2]                                                  ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]                                                  ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[4]                                                  ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[5]                                                  ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[6]                                                  ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                 ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a0                       ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a1                       ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a2                       ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a3                       ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a4                       ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a5                       ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|counter8a6                       ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|parity9                          ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[0]                 ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_eic:wrptr_g1p|sub_parity10a[1]                 ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[0]                                           ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[1]                                           ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[3]                                           ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[0]                                                   ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[1]                                                   ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[2]                                                   ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrptr_g[3]                                                   ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a1                      ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|a_graycounter_i47:rdptr_g1p|counter5a2                      ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[0]                                                                                                                           ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|ir[1]                                                                                                                           ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|sdr_delayed                                                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[0]                                                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|bypass_v[1]                                                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[0]                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[1]                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[2]                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[3]                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[4]                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[5]                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[6]                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|shift_buffer[7]                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.363 ; 1.864 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.936 ; 3.455 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.377  ; -0.059 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.415 ; -0.842 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.946 ; 7.722 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.784 ; 6.561 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 246.643 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                              ; Synchronization Node                                                                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[3] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[4]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[0] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[6]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[5]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[2]          ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[1] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[2] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[4] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[5] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[6] ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 246.643                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 99.577       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 98.615       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;                        ;              ;                  ; 48.451       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 246.726                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 99.510       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 98.765       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;                        ;              ;                  ; 48.451       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 246.827                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 99.286       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 98.663       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 48.878       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 246.890                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 99.273       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 99.264       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;                        ;              ;                  ; 48.353       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 247.033                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 99.578       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 99.004       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;                        ;              ;                  ; 48.451       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 247.049                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 99.274       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 98.897       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 48.878       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 247.145                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 99.510       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 99.282       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;                        ;              ;                  ; 48.353       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 247.161                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 99.577       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 99.231       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;                        ;              ;                  ; 48.353       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 247.284                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 99.576       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 99.257       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_IN|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;                        ;              ;                  ; 48.451       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 247.291                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 99.511       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 98.902       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 48.878       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 247.350                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 99.283       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 99.189       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 48.878       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 247.712                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 99.507       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 99.162       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 49.043       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 247.820                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 99.509       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 99.268       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 49.043       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                       ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                       ; 247.943                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck (INVERTED)                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                          ;                        ;              ;                  ;              ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 99.575       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 99.325       ;
;  fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|buf:U_BUFFER_OUT|dcfifo:dcfifo_component|dcfifo_m0k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 49.043       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 45.622 ; 0.151 ; 48.525   ; 0.560   ; 49.291              ;
;  altera_reserved_tck ; 45.622 ; 0.151 ; 48.525   ; 0.560   ; 49.291              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.178 ; 3.473 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.896 ; 7.103 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.377  ; 0.006  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.415 ; -0.842 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.818 ; 12.782 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.784 ; 6.561 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_50mhz               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-06 V                   ; 3.08 V              ; -0.0119 V           ; 0.024 V                              ; 0.179 V                              ; 2.62e-09 s                  ; 1.77e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-06 V                  ; 3.08 V             ; -0.0119 V          ; 0.024 V                             ; 0.179 V                             ; 2.62e-09 s                 ; 1.77e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-06 V                   ; 3.08 V              ; 3.56e-06 V          ; 0.129 V                              ; 0.174 V                              ; 1.16e-08 s                  ; 7.95e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-06 V                  ; 3.08 V             ; 3.56e-06 V         ; 0.129 V                             ; 0.174 V                             ; 1.16e-08 s                 ; 7.95e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.31e-06 V                   ; 3.09 V              ; -0.018 V            ; 0.015 V                              ; 0.166 V                              ; 1.42e-09 s                  ; 1e-09 s                     ; Yes                        ; Yes                        ; 3.08 V                      ; 5.31e-06 V                  ; 3.09 V             ; -0.018 V           ; 0.015 V                             ; 0.166 V                             ; 1.42e-09 s                 ; 1e-09 s                    ; Yes                       ; Yes                       ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-06 V                   ; 3.08 V              ; -0.0119 V           ; 0.024 V                              ; 0.179 V                              ; 2.62e-09 s                  ; 1.77e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-06 V                  ; 3.08 V             ; -0.0119 V          ; 0.024 V                             ; 0.179 V                             ; 2.62e-09 s                 ; 1.77e-09 s                 ; Yes                       ; Yes                       ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.31e-06 V                   ; 3.09 V              ; -0.018 V            ; 0.015 V                              ; 0.166 V                              ; 1.42e-09 s                  ; 1e-09 s                     ; Yes                        ; Yes                        ; 3.08 V                      ; 5.31e-06 V                  ; 3.09 V             ; -0.018 V           ; 0.015 V                             ; 0.166 V                             ; 1.42e-09 s                 ; 1e-09 s                    ; Yes                       ; Yes                       ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.31e-06 V                   ; 3.09 V              ; -0.018 V            ; 0.015 V                              ; 0.166 V                              ; 1.42e-09 s                  ; 1e-09 s                     ; Yes                        ; Yes                        ; 3.08 V                      ; 5.31e-06 V                  ; 3.09 V             ; -0.018 V           ; 0.015 V                             ; 0.166 V                             ; 1.42e-09 s                 ; 1e-09 s                    ; Yes                       ; Yes                       ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.31e-06 V                   ; 3.09 V              ; -0.018 V            ; 0.015 V                              ; 0.166 V                              ; 1.42e-09 s                  ; 1e-09 s                     ; Yes                        ; Yes                        ; 3.08 V                      ; 5.31e-06 V                  ; 3.09 V             ; -0.018 V           ; 0.015 V                             ; 0.166 V                             ; 1.42e-09 s                 ; 1e-09 s                    ; Yes                       ; Yes                       ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.31e-06 V                   ; 3.09 V              ; -0.018 V            ; 0.015 V                              ; 0.166 V                              ; 1.42e-09 s                  ; 1e-09 s                     ; Yes                        ; Yes                        ; 3.08 V                      ; 5.31e-06 V                  ; 3.09 V             ; -0.018 V           ; 0.015 V                             ; 0.166 V                             ; 1.42e-09 s                 ; 1e-09 s                    ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.08e-06 V                   ; 3.1 V               ; 9.08e-06 V          ; 0.109 V                              ; 0.153 V                              ; 1.19e-09 s                  ; 3.37e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.08e-06 V                  ; 3.1 V              ; 9.08e-06 V         ; 0.109 V                             ; 0.153 V                             ; 1.19e-09 s                 ; 3.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.22e-07 V                   ; 3.48 V              ; -0.0371 V           ; 0.345 V                              ; 0.286 V                              ; 1.84e-09 s                  ; 1.32e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.22e-07 V                  ; 3.48 V             ; -0.0371 V          ; 0.345 V                             ; 0.286 V                             ; 1.84e-09 s                 ; 1.32e-09 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.22e-07 V                   ; 3.46 V              ; -0.00557 V          ; 0.239 V                              ; 0.325 V                              ; 8.32e-09 s                  ; 5.88e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.22e-07 V                  ; 3.46 V             ; -0.00557 V         ; 0.239 V                             ; 0.325 V                             ; 8.32e-09 s                 ; 5.88e-09 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.29e-07 V                   ; 3.48 V              ; -0.0514 V           ; 0.226 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.7e-10 s                   ; Yes                        ; Yes                        ; 3.46 V                      ; 3.29e-07 V                  ; 3.48 V             ; -0.0514 V          ; 0.226 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.7e-10 s                  ; Yes                       ; Yes                       ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.22e-07 V                   ; 3.48 V              ; -0.0371 V           ; 0.345 V                              ; 0.286 V                              ; 1.84e-09 s                  ; 1.32e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.22e-07 V                  ; 3.48 V             ; -0.0371 V          ; 0.345 V                             ; 0.286 V                             ; 1.84e-09 s                 ; 1.32e-09 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.29e-07 V                   ; 3.48 V              ; -0.0514 V           ; 0.226 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.7e-10 s                   ; Yes                        ; Yes                        ; 3.46 V                      ; 3.29e-07 V                  ; 3.48 V             ; -0.0514 V          ; 0.226 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.7e-10 s                  ; Yes                       ; Yes                       ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.29e-07 V                   ; 3.48 V              ; -0.0514 V           ; 0.226 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.7e-10 s                   ; Yes                        ; Yes                        ; 3.46 V                      ; 3.29e-07 V                  ; 3.48 V             ; -0.0514 V          ; 0.226 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.7e-10 s                  ; Yes                       ; Yes                       ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.29e-07 V                   ; 3.48 V              ; -0.0514 V           ; 0.226 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.7e-10 s                   ; Yes                        ; Yes                        ; 3.46 V                      ; 3.29e-07 V                  ; 3.48 V             ; -0.0514 V          ; 0.226 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.7e-10 s                  ; Yes                       ; Yes                       ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.29e-07 V                   ; 3.48 V              ; -0.0514 V           ; 0.226 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.7e-10 s                   ; Yes                        ; Yes                        ; 3.46 V                      ; 3.29e-07 V                  ; 3.48 V             ; -0.0514 V          ; 0.226 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.7e-10 s                  ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.66e-07 V                   ; 3.51 V              ; -0.00919 V          ; 0.247 V                              ; 0.285 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.66e-07 V                  ; 3.51 V             ; -0.00919 V         ; 0.247 V                             ; 0.285 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 525      ; 82       ; 213      ; 417      ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 525      ; 82       ; 213      ; 417      ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 23       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 23       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 1     ; 1    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 20 22:26:36 2016
Info: Command: quartus_sta DE0_Comm -c DE0_Comm
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_m0k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE0_Comm.sdc'
Warning (332174): Ignored filter at DE0_Comm.sdc(9): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at DE0_Comm.sdc(9): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK_50]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {U_PLL_CLOCK|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {U_PLL_CLOCK|altpll_component|auto_generated|pll1|clk[0]} {U_PLL_CLOCK|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: U_PLL_CLOCK|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: U_PLL_CLOCK|altpll_component|auto_generated|pll1|inclk[0]
Warning (332060): Node: clk_50mhz was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: fsm_jtag_vhd:U_FSM_JTAG|state.S_CNT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: fsm_jtag_vhd:U_FSM_JTAG|state.S_INIT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|rxmtt was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: U_PLL_CLOCK|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 45.622
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    45.622         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.292
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.292         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.525
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.525         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.020
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.020         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.502
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.502         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 244.762 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: U_PLL_CLOCK|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: U_PLL_CLOCK|altpll_component|auto_generated|pll1|inclk[0]
Warning (332060): Node: clk_50mhz was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: fsm_jtag_vhd:U_FSM_JTAG|state.S_CNT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: fsm_jtag_vhd:U_FSM_JTAG|state.S_INIT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|rxmtt was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: U_PLL_CLOCK|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 46.060
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    46.060         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.290
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.290         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.754
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.754         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.917
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.917         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.445         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 245.239 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: U_PLL_CLOCK|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: U_PLL_CLOCK|altpll_component|auto_generated|pll1|inclk[0]
Warning (332060): Node: clk_50mhz was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: fsm_jtag_vhd:U_FSM_JTAG|state.S_CNT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: fsm_jtag_vhd:U_FSM_JTAG|state.S_INIT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: fsm_jtag_vhd:U_FSM_JTAG|jtag_uart_vhd:U_JTAG_UART|rxmtt was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: U_PLL_CLOCK|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 47.618
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.618         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.151
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.151         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.471
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.471         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.560
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.560         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.291
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.291         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 246.643 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 474 megabytes
    Info: Processing ended: Fri May 20 22:26:39 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


