Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 24 20:21:45 2024
| Host         : Pogputer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lfsr_timing_summary_routed.rpt -pb lfsr_timing_summary_routed.pb -rpx lfsr_timing_summary_routed.rpx -warn_on_violation
| Design       : lfsr
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (90)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: m0/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (90)
-------------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    993.084        0.000                      0                   65        0.179        0.000                      0                   65      499.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               993.084        0.000                      0                   65        0.179        0.000                      0                   65      499.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      993.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             993.084ns  (required time - arrival time)
  Source:                 m0/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 2.481ns (39.245%)  route 3.841ns (60.755%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 1004.777 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    m0/clk
    SLICE_X36Y43         FDRE                                         r  m0/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m0/clkq_reg[0]/Q
                         net (fo=2, routed)           0.636     6.178    m0/clkq_reg[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  m0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.758    m0/clkq_reg[0]_i_17_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  m0/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.872    m0/clkq_reg[0]_i_16_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  m0/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.986    m0/clkq_reg[0]_i_14_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  m0/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.100    m0/clkq_reg[0]_i_15_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  m0/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.214    m0/clkq_reg[0]_i_13_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  m0/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.328    m0/clkq_reg[0]_i_11_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  m0/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.443    m0/clkq_reg[0]_i_10_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.777 r  m0/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.823     8.600    m0/p_0_in[30]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.303     8.903 r  m0/clkq[0]_i_8/O
                         net (fo=1, routed)           0.980     9.883    m0/clkq[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.007 r  m0/clkq[0]_i_1/O
                         net (fo=33, routed)          1.401    11.408    m0/clear
    SLICE_X36Y50         FDRE                                         r  m0/clkq_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436  1004.777    m0/clk
    SLICE_X36Y50         FDRE                                         r  m0/clkq_reg[28]/C
                         clock pessimism              0.180  1004.957    
                         clock uncertainty           -0.035  1004.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429  1004.492    m0/clkq_reg[28]
  -------------------------------------------------------------------
                         required time                       1004.492    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                993.084    

Slack (MET) :             993.084ns  (required time - arrival time)
  Source:                 m0/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 2.481ns (39.245%)  route 3.841ns (60.755%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 1004.777 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    m0/clk
    SLICE_X36Y43         FDRE                                         r  m0/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m0/clkq_reg[0]/Q
                         net (fo=2, routed)           0.636     6.178    m0/clkq_reg[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  m0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.758    m0/clkq_reg[0]_i_17_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  m0/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.872    m0/clkq_reg[0]_i_16_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  m0/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.986    m0/clkq_reg[0]_i_14_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  m0/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.100    m0/clkq_reg[0]_i_15_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  m0/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.214    m0/clkq_reg[0]_i_13_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  m0/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.328    m0/clkq_reg[0]_i_11_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  m0/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.443    m0/clkq_reg[0]_i_10_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.777 r  m0/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.823     8.600    m0/p_0_in[30]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.303     8.903 r  m0/clkq[0]_i_8/O
                         net (fo=1, routed)           0.980     9.883    m0/clkq[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.007 r  m0/clkq[0]_i_1/O
                         net (fo=33, routed)          1.401    11.408    m0/clear
    SLICE_X36Y50         FDRE                                         r  m0/clkq_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436  1004.777    m0/clk
    SLICE_X36Y50         FDRE                                         r  m0/clkq_reg[29]/C
                         clock pessimism              0.180  1004.957    
                         clock uncertainty           -0.035  1004.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429  1004.492    m0/clkq_reg[29]
  -------------------------------------------------------------------
                         required time                       1004.492    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                993.084    

Slack (MET) :             993.084ns  (required time - arrival time)
  Source:                 m0/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 2.481ns (39.245%)  route 3.841ns (60.755%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 1004.777 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    m0/clk
    SLICE_X36Y43         FDRE                                         r  m0/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m0/clkq_reg[0]/Q
                         net (fo=2, routed)           0.636     6.178    m0/clkq_reg[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  m0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.758    m0/clkq_reg[0]_i_17_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  m0/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.872    m0/clkq_reg[0]_i_16_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  m0/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.986    m0/clkq_reg[0]_i_14_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  m0/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.100    m0/clkq_reg[0]_i_15_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  m0/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.214    m0/clkq_reg[0]_i_13_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  m0/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.328    m0/clkq_reg[0]_i_11_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  m0/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.443    m0/clkq_reg[0]_i_10_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.777 r  m0/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.823     8.600    m0/p_0_in[30]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.303     8.903 r  m0/clkq[0]_i_8/O
                         net (fo=1, routed)           0.980     9.883    m0/clkq[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.007 r  m0/clkq[0]_i_1/O
                         net (fo=33, routed)          1.401    11.408    m0/clear
    SLICE_X36Y50         FDRE                                         r  m0/clkq_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436  1004.777    m0/clk
    SLICE_X36Y50         FDRE                                         r  m0/clkq_reg[30]/C
                         clock pessimism              0.180  1004.957    
                         clock uncertainty           -0.035  1004.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429  1004.492    m0/clkq_reg[30]
  -------------------------------------------------------------------
                         required time                       1004.492    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                993.084    

Slack (MET) :             993.084ns  (required time - arrival time)
  Source:                 m0/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 2.481ns (39.245%)  route 3.841ns (60.755%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 1004.777 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    m0/clk
    SLICE_X36Y43         FDRE                                         r  m0/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m0/clkq_reg[0]/Q
                         net (fo=2, routed)           0.636     6.178    m0/clkq_reg[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  m0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.758    m0/clkq_reg[0]_i_17_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  m0/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.872    m0/clkq_reg[0]_i_16_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  m0/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.986    m0/clkq_reg[0]_i_14_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  m0/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.100    m0/clkq_reg[0]_i_15_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  m0/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.214    m0/clkq_reg[0]_i_13_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  m0/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.328    m0/clkq_reg[0]_i_11_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  m0/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.443    m0/clkq_reg[0]_i_10_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.777 r  m0/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.823     8.600    m0/p_0_in[30]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.303     8.903 r  m0/clkq[0]_i_8/O
                         net (fo=1, routed)           0.980     9.883    m0/clkq[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.007 r  m0/clkq[0]_i_1/O
                         net (fo=33, routed)          1.401    11.408    m0/clear
    SLICE_X36Y50         FDRE                                         r  m0/clkq_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436  1004.777    m0/clk
    SLICE_X36Y50         FDRE                                         r  m0/clkq_reg[31]/C
                         clock pessimism              0.180  1004.957    
                         clock uncertainty           -0.035  1004.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429  1004.492    m0/clkq_reg[31]
  -------------------------------------------------------------------
                         required time                       1004.492    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                993.084    

Slack (MET) :             993.444ns  (required time - arrival time)
  Source:                 m0/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 2.481ns (40.886%)  route 3.587ns (59.114%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 1004.787 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    m0/clk
    SLICE_X36Y43         FDRE                                         r  m0/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m0/clkq_reg[0]/Q
                         net (fo=2, routed)           0.636     6.178    m0/clkq_reg[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  m0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.758    m0/clkq_reg[0]_i_17_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  m0/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.872    m0/clkq_reg[0]_i_16_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  m0/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.986    m0/clkq_reg[0]_i_14_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  m0/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.100    m0/clkq_reg[0]_i_15_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  m0/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.214    m0/clkq_reg[0]_i_13_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  m0/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.328    m0/clkq_reg[0]_i_11_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  m0/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.443    m0/clkq_reg[0]_i_10_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.777 r  m0/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.823     8.600    m0/p_0_in[30]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.303     8.903 r  m0/clkq[0]_i_8/O
                         net (fo=1, routed)           0.980     9.883    m0/clkq[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.007 r  m0/clkq[0]_i_1/O
                         net (fo=33, routed)          1.148    11.154    m0/clear
    SLICE_X36Y48         FDRE                                         r  m0/clkq_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446  1004.787    m0/clk
    SLICE_X36Y48         FDRE                                         r  m0/clkq_reg[20]/C
                         clock pessimism              0.275  1005.062    
                         clock uncertainty           -0.035  1005.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429  1004.598    m0/clkq_reg[20]
  -------------------------------------------------------------------
                         required time                       1004.598    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                993.444    

Slack (MET) :             993.444ns  (required time - arrival time)
  Source:                 m0/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 2.481ns (40.886%)  route 3.587ns (59.114%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 1004.787 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    m0/clk
    SLICE_X36Y43         FDRE                                         r  m0/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m0/clkq_reg[0]/Q
                         net (fo=2, routed)           0.636     6.178    m0/clkq_reg[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  m0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.758    m0/clkq_reg[0]_i_17_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  m0/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.872    m0/clkq_reg[0]_i_16_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  m0/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.986    m0/clkq_reg[0]_i_14_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  m0/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.100    m0/clkq_reg[0]_i_15_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  m0/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.214    m0/clkq_reg[0]_i_13_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  m0/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.328    m0/clkq_reg[0]_i_11_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  m0/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.443    m0/clkq_reg[0]_i_10_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.777 r  m0/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.823     8.600    m0/p_0_in[30]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.303     8.903 r  m0/clkq[0]_i_8/O
                         net (fo=1, routed)           0.980     9.883    m0/clkq[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.007 r  m0/clkq[0]_i_1/O
                         net (fo=33, routed)          1.148    11.154    m0/clear
    SLICE_X36Y48         FDRE                                         r  m0/clkq_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446  1004.787    m0/clk
    SLICE_X36Y48         FDRE                                         r  m0/clkq_reg[21]/C
                         clock pessimism              0.275  1005.062    
                         clock uncertainty           -0.035  1005.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429  1004.598    m0/clkq_reg[21]
  -------------------------------------------------------------------
                         required time                       1004.598    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                993.444    

Slack (MET) :             993.444ns  (required time - arrival time)
  Source:                 m0/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 2.481ns (40.886%)  route 3.587ns (59.114%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 1004.787 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    m0/clk
    SLICE_X36Y43         FDRE                                         r  m0/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m0/clkq_reg[0]/Q
                         net (fo=2, routed)           0.636     6.178    m0/clkq_reg[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  m0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.758    m0/clkq_reg[0]_i_17_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  m0/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.872    m0/clkq_reg[0]_i_16_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  m0/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.986    m0/clkq_reg[0]_i_14_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  m0/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.100    m0/clkq_reg[0]_i_15_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  m0/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.214    m0/clkq_reg[0]_i_13_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  m0/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.328    m0/clkq_reg[0]_i_11_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  m0/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.443    m0/clkq_reg[0]_i_10_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.777 r  m0/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.823     8.600    m0/p_0_in[30]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.303     8.903 r  m0/clkq[0]_i_8/O
                         net (fo=1, routed)           0.980     9.883    m0/clkq[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.007 r  m0/clkq[0]_i_1/O
                         net (fo=33, routed)          1.148    11.154    m0/clear
    SLICE_X36Y48         FDRE                                         r  m0/clkq_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446  1004.787    m0/clk
    SLICE_X36Y48         FDRE                                         r  m0/clkq_reg[22]/C
                         clock pessimism              0.275  1005.062    
                         clock uncertainty           -0.035  1005.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429  1004.598    m0/clkq_reg[22]
  -------------------------------------------------------------------
                         required time                       1004.598    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                993.444    

Slack (MET) :             993.444ns  (required time - arrival time)
  Source:                 m0/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 2.481ns (40.886%)  route 3.587ns (59.114%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 1004.787 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    m0/clk
    SLICE_X36Y43         FDRE                                         r  m0/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m0/clkq_reg[0]/Q
                         net (fo=2, routed)           0.636     6.178    m0/clkq_reg[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  m0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.758    m0/clkq_reg[0]_i_17_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  m0/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.872    m0/clkq_reg[0]_i_16_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  m0/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.986    m0/clkq_reg[0]_i_14_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  m0/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.100    m0/clkq_reg[0]_i_15_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  m0/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.214    m0/clkq_reg[0]_i_13_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  m0/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.328    m0/clkq_reg[0]_i_11_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  m0/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.443    m0/clkq_reg[0]_i_10_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.777 r  m0/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.823     8.600    m0/p_0_in[30]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.303     8.903 r  m0/clkq[0]_i_8/O
                         net (fo=1, routed)           0.980     9.883    m0/clkq[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.007 r  m0/clkq[0]_i_1/O
                         net (fo=33, routed)          1.148    11.154    m0/clear
    SLICE_X36Y48         FDRE                                         r  m0/clkq_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446  1004.787    m0/clk
    SLICE_X36Y48         FDRE                                         r  m0/clkq_reg[23]/C
                         clock pessimism              0.275  1005.062    
                         clock uncertainty           -0.035  1005.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429  1004.598    m0/clkq_reg[23]
  -------------------------------------------------------------------
                         required time                       1004.598    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                993.444    

Slack (MET) :             993.482ns  (required time - arrival time)
  Source:                 m0/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 2.481ns (41.144%)  route 3.549ns (58.856%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 1004.787 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    m0/clk
    SLICE_X36Y43         FDRE                                         r  m0/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m0/clkq_reg[0]/Q
                         net (fo=2, routed)           0.636     6.178    m0/clkq_reg[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  m0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.758    m0/clkq_reg[0]_i_17_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  m0/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.872    m0/clkq_reg[0]_i_16_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  m0/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.986    m0/clkq_reg[0]_i_14_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  m0/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.100    m0/clkq_reg[0]_i_15_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  m0/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.214    m0/clkq_reg[0]_i_13_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  m0/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.328    m0/clkq_reg[0]_i_11_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  m0/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.443    m0/clkq_reg[0]_i_10_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.777 r  m0/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.823     8.600    m0/p_0_in[30]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.303     8.903 r  m0/clkq[0]_i_8/O
                         net (fo=1, routed)           0.980     9.883    m0/clkq[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.007 r  m0/clkq[0]_i_1/O
                         net (fo=33, routed)          1.110    11.116    m0/clear
    SLICE_X36Y49         FDRE                                         r  m0/clkq_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446  1004.787    m0/clk
    SLICE_X36Y49         FDRE                                         r  m0/clkq_reg[24]/C
                         clock pessimism              0.275  1005.062    
                         clock uncertainty           -0.035  1005.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429  1004.598    m0/clkq_reg[24]
  -------------------------------------------------------------------
                         required time                       1004.598    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                993.482    

Slack (MET) :             993.482ns  (required time - arrival time)
  Source:                 m0/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk rise@1000.000ns - clk rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 2.481ns (41.144%)  route 3.549ns (58.856%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 1004.787 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    m0/clk
    SLICE_X36Y43         FDRE                                         r  m0/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  m0/clkq_reg[0]/Q
                         net (fo=2, routed)           0.636     6.178    m0/clkq_reg[0]
    SLICE_X37Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.758 r  m0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.758    m0/clkq_reg[0]_i_17_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  m0/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.872    m0/clkq_reg[0]_i_16_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  m0/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.986    m0/clkq_reg[0]_i_14_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.100 r  m0/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.100    m0/clkq_reg[0]_i_15_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  m0/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.214    m0/clkq_reg[0]_i_13_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  m0/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.328    m0/clkq_reg[0]_i_11_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  m0/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.443    m0/clkq_reg[0]_i_10_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.777 r  m0/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.823     8.600    m0/p_0_in[30]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.303     8.903 r  m0/clkq[0]_i_8/O
                         net (fo=1, routed)           0.980     9.883    m0/clkq[0]_i_8_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.007 r  m0/clkq[0]_i_1/O
                         net (fo=33, routed)          1.110    11.116    m0/clear
    SLICE_X36Y49         FDRE                                         r  m0/clkq_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    W5                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388  1001.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446  1004.787    m0/clk
    SLICE_X36Y49         FDRE                                         r  m0/clkq_reg[25]/C
                         clock pessimism              0.275  1005.062    
                         clock uncertainty           -0.035  1005.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429  1004.598    m0/clkq_reg[25]
  -------------------------------------------------------------------
                         required time                       1004.598    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                993.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 m0/clkq_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.355ns (64.465%)  route 0.196ns (35.535%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    m0/clk
    SLICE_X36Y49         FDRE                                         r  m0/clkq_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  m0/clkq_reg[27]/Q
                         net (fo=2, routed)           0.195     1.783    m0/clkq_reg[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  m0/clkq_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    m0/clkq_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  m0/clkq_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.998    m0/clkq_reg[28]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  m0/clkq_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    m0/clk
    SLICE_X36Y50         FDRE                                         r  m0/clkq_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    m0/clkq_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 m0/clkq_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.366ns (65.161%)  route 0.196ns (34.839%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    m0/clk
    SLICE_X36Y49         FDRE                                         r  m0/clkq_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  m0/clkq_reg[27]/Q
                         net (fo=2, routed)           0.195     1.783    m0/clkq_reg[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  m0/clkq_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    m0/clkq_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  m0/clkq_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    m0/clkq_reg[28]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  m0/clkq_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    m0/clk
    SLICE_X36Y50         FDRE                                         r  m0/clkq_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    m0/clkq_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 m0/clkq_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.391ns (66.646%)  route 0.196ns (33.354%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    m0/clk
    SLICE_X36Y49         FDRE                                         r  m0/clkq_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  m0/clkq_reg[27]/Q
                         net (fo=2, routed)           0.195     1.783    m0/clkq_reg[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  m0/clkq_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    m0/clkq_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.034 r  m0/clkq_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.034    m0/clkq_reg[28]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  m0/clkq_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    m0/clk
    SLICE_X36Y50         FDRE                                         r  m0/clkq_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    m0/clkq_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 m0/clkq_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.391ns (66.646%)  route 0.196ns (33.354%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    m0/clk
    SLICE_X36Y49         FDRE                                         r  m0/clkq_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  m0/clkq_reg[27]/Q
                         net (fo=2, routed)           0.195     1.783    m0/clkq_reg[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  m0/clkq_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    m0/clkq_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.034 r  m0/clkq_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.034    m0/clkq_reg[28]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  m0/clkq_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    m0/clk
    SLICE_X36Y50         FDRE                                         r  m0/clkq_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    m0/clkq_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 m0/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    m0/clk
    SLICE_X36Y43         FDRE                                         r  m0/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  m0/clkq_reg[0]/Q
                         net (fo=2, routed)           0.185     1.772    m0/clkq_reg[0]
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  m0/clkq[0]_i_9/O
                         net (fo=1, routed)           0.000     1.817    m0/clkq[0]_i_9_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.887 r  m0/clkq_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.887    m0/clkq_reg[0]_i_2_n_7
    SLICE_X36Y43         FDRE                                         r  m0/clkq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    m0/clk
    SLICE_X36Y43         FDRE                                         r  m0/clkq_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    m0/clkq_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 m0/clkq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    m0/clk
    SLICE_X36Y43         FDRE                                         r  m0/clkq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  m0/clkq_reg[3]/Q
                         net (fo=2, routed)           0.195     1.782    m0/clkq_reg[3]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  m0/clkq_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.890    m0/clkq_reg[0]_i_2_n_4
    SLICE_X36Y43         FDRE                                         r  m0/clkq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    m0/clk
    SLICE_X36Y43         FDRE                                         r  m0/clkq_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    m0/clkq_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 m0/clkq_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    m0/clk
    SLICE_X36Y44         FDRE                                         r  m0/clkq_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  m0/clkq_reg[7]/Q
                         net (fo=2, routed)           0.195     1.782    m0/clkq_reg[7]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  m0/clkq_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    m0/clkq_reg[4]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  m0/clkq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    m0/clk
    SLICE_X36Y44         FDRE                                         r  m0/clkq_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    m0/clkq_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 m0/clkq_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    m0/clk
    SLICE_X36Y49         FDRE                                         r  m0/clkq_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  m0/clkq_reg[27]/Q
                         net (fo=2, routed)           0.195     1.783    m0/clkq_reg[27]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  m0/clkq_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    m0/clkq_reg[24]_i_1_n_4
    SLICE_X36Y49         FDRE                                         r  m0/clkq_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    m0/clk
    SLICE_X36Y49         FDRE                                         r  m0/clkq_reg[27]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    m0/clkq_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 m0/clkq_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.251ns (54.162%)  route 0.212ns (45.838%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    m0/clk
    SLICE_X36Y49         FDRE                                         r  m0/clkq_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  m0/clkq_reg[25]/Q
                         net (fo=2, routed)           0.212     1.801    m0/clkq_reg[25]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.911 r  m0/clkq_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.911    m0/clkq_reg[24]_i_1_n_6
    SLICE_X36Y49         FDRE                                         r  m0/clkq_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    m0/clk
    SLICE_X36Y49         FDRE                                         r  m0/clkq_reg[25]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    m0/clkq_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 m0/clkq_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            m0/clkq_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.256ns (53.970%)  route 0.218ns (46.030%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    m0/clk
    SLICE_X36Y46         FDRE                                         r  m0/clkq_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  m0/clkq_reg[12]/Q
                         net (fo=2, routed)           0.218     1.805    m0/clkq_reg[12]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.920 r  m0/clkq_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    m0/clkq_reg[12]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  m0/clkq_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    m0/clk
    SLICE_X36Y46         FDRE                                         r  m0/clkq_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    m0/clkq_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.369    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X38Y46   m0/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X36Y43   m0/clkq_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X36Y45   m0/clkq_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X36Y45   m0/clkq_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X36Y46   m0/clkq_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X36Y46   m0/clkq_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X36Y46   m0/clkq_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X36Y46   m0/clkq_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X36Y47   m0/clkq_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X38Y46   m0/clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X38Y46   m0/clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y43   m0/clkq_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y43   m0/clkq_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y45   m0/clkq_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y45   m0/clkq_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y45   m0/clkq_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y45   m0/clkq_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y46   m0/clkq_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y46   m0/clkq_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X38Y46   m0/clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X38Y46   m0/clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y43   m0/clkq_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y43   m0/clkq_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y45   m0/clkq_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y45   m0/clkq_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y45   m0/clkq_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y45   m0/clkq_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y46   m0/clkq_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X36Y46   m0/clkq_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Q_state_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.972ns  (logic 4.036ns (44.985%)  route 4.936ns (55.015%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE                         0.000     0.000 r  Q_state_reg[12]_lopt_replica/C
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Q_state_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           4.936     5.454    Q_state_reg[12]_lopt_replica_1
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.972 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.972    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.969ns  (logic 4.025ns (44.879%)  route 4.944ns (55.121%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE                         0.000     0.000 r  Q_state_reg[13]_lopt_replica/C
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Q_state_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           4.944     5.462    Q_state_reg[13]_lopt_replica_1
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.969 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.969    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.943ns  (logic 4.033ns (50.780%)  route 3.910ns (49.220%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE                         0.000     0.000 r  Q_state_reg[14]_lopt_replica/C
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Q_state_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           3.910     4.428    Q_state_reg[14]_lopt_replica_1
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.943 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.943    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.862ns  (logic 4.043ns (51.428%)  route 3.819ns (48.572%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE                         0.000     0.000 r  Q_state_reg[10]_lopt_replica/C
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Q_state_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           3.819     4.337    Q_state_reg[10]_lopt_replica_1
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.862 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.862    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.443ns  (logic 3.960ns (53.198%)  route 3.484ns (46.802%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  Q_state_reg[11]_lopt_replica/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Q_state_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           3.484     3.940    Q_state_reg[11]_lopt_replica_1
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.443 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.443    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.307ns  (logic 4.026ns (55.100%)  route 3.281ns (44.900%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE                         0.000     0.000 r  Q_state_reg[9]_lopt_replica/C
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Q_state_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           3.281     3.799    Q_state_reg[9]_lopt_replica_1
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.307 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.307    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.473ns  (logic 3.961ns (61.185%)  route 2.513ns (38.815%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  Q_state_reg[0]_lopt_replica/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Q_state_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.513     2.969    Q_state_reg[0]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.473 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.473    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.435ns  (logic 3.962ns (61.573%)  route 2.473ns (38.427%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  Q_state_reg[6]_lopt_replica/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Q_state_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.473     2.929    Q_state_reg[6]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.435 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.435    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.389ns  (logic 3.960ns (61.983%)  route 2.429ns (38.017%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDSE                         0.000     0.000 r  Q_state_reg[8]_lopt_replica/C
    SLICE_X0Y22          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Q_state_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.429     2.885    Q_state_reg[8]_lopt_replica_1
    V13                  OBUF (Prop_obuf_I_O)         3.504     6.389 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.389    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.386ns  (logic 3.957ns (61.962%)  route 2.429ns (38.038%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDSE                         0.000     0.000 r  Q_state_reg[7]_lopt_replica/C
    SLICE_X0Y21          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Q_state_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.429     2.885    Q_state_reg[7]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.386 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.386    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Q_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_state_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  Q_state_reg[10]/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q_state_reg[10]/Q
                         net (fo=2, routed)           0.112     0.253    led_OBUF[10]
    SLICE_X3Y28          FDRE                                         r  Q_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Q_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.865%)  route 0.126ns (47.135%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDSE                         0.000     0.000 r  Q_state_reg[3]/C
    SLICE_X0Y22          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Q_state_reg[3]/Q
                         net (fo=2, routed)           0.126     0.267    led_OBUF[3]
    SLICE_X1Y21          FDRE                                         r  Q_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Q_state_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.472%)  route 0.128ns (47.528%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDSE                         0.000     0.000 r  Q_state_reg[3]/C
    SLICE_X0Y22          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Q_state_reg[3]/Q
                         net (fo=2, routed)           0.128     0.269    led_OBUF[3]
    SLICE_X1Y21          FDRE                                         r  Q_state_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_state_reg[10]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.273%)  route 0.127ns (43.727%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE                         0.000     0.000 r  Q_state_reg[9]/C
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Q_state_reg[9]/Q
                         net (fo=2, routed)           0.127     0.291    led_OBUF[9]
    SLICE_X2Y27          FDRE                                         r  Q_state_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_state_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.164ns (55.988%)  route 0.129ns (44.012%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE                         0.000     0.000 r  Q_state_reg[13]/C
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Q_state_reg[13]/Q
                         net (fo=3, routed)           0.129     0.293    led_OBUF[13]
    SLICE_X2Y27          FDRE                                         r  Q_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_state_reg[11]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  Q_state_reg[10]/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q_state_reg[10]/Q
                         net (fo=2, routed)           0.172     0.313    led_OBUF[10]
    SLICE_X3Y28          FDRE                                         r  Q_state_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.680%)  route 0.175ns (55.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  Q_state_reg[6]/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q_state_reg[6]/Q
                         net (fo=2, routed)           0.175     0.316    led_OBUF[6]
    SLICE_X0Y22          FDSE                                         r  Q_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_state_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.043%)  route 0.179ns (55.957%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  Q_state_reg[11]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q_state_reg[11]/Q
                         net (fo=2, routed)           0.179     0.320    led_OBUF[11]
    SLICE_X3Y28          FDRE                                         r  Q_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_state_reg[12]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.043%)  route 0.179ns (55.957%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  Q_state_reg[11]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q_state_reg[11]/Q
                         net (fo=2, routed)           0.179     0.320    led_OBUF[11]
    SLICE_X2Y28          FDRE                                         r  Q_state_reg[12]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.708%)  route 0.182ns (56.292%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE                         0.000     0.000 r  Q_state_reg[0]/C
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q_state_reg[0]/Q
                         net (fo=2, routed)           0.182     0.323    led_OBUF[0]
    SLICE_X0Y25          FDRE                                         r  Q_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





