0.6
2019.1
May 24 2019
15:06:07
D:/verilog/ready_valid/ready_valid.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/verilog/ready_valid/ready_valid.srcs/sim_1/new/testbench.v,1654568457,verilog,,,,testbench,,,,,,,,
D:/verilog/test.v,1654570371,verilog,,D:/verilog/ready_valid/ready_valid.srcs/sim_1/new/testbench.v,,MiddlePipe,,,,,,,,
