INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_5/final_project_1_5.srcs/sources_1/imports/new/asdr_envelope.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adsr_envelope
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_5/final_project_1_5.srcs/sources_1/imports/new/midi_to_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module midi_to_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_5/final_project_1_5.srcs/sources_1/imports/new/saw_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saw_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_5/final_project_1_5.srcs/sources_1/imports/new/sin_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_5/final_project_1_5.srcs/sources_1/imports/new/sqr_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqr_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_5/final_project_1_5.srcs/sources_1/imports/new/synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_5/final_project_1_5.srcs/sources_1/imports/new/tri_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_5/final_project_1_5.srcs/sources_1/imports/new/voice_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module voice_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_5/final_project_1_5.srcs/sources_1/imports/new/voice_mixer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module voice_mixer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_5/final_project_1_5.srcs/sources_1/imports/new/wav_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wav_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_5/final_project_1_5.srcs/sim_1/imports/new/synth_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synth_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_6/verimoog_1_6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
