// Seed: 2071891141
`define pp_0 0
module module_0 ();
  logic id_1;
  assign id_0[1] = 1;
  logic id_2;
  defparam id_3.id_4 = 1;
endmodule
`default_nettype module_0
`define pp_1 0
module module_1 ();
  tri0 id_0;
  reg  id_1;
  assign id_0[1] = id_0[1 : 1];
  logic id_2;
  reg   id_3;
  reg   id_4 = id_1;
  initial begin
    id_3 <= id_4;
  end
  logic id_5;
endmodule
