// Seed: 1608397187
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    input wand id_2,
    input uwire id_3,
    input tri id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri1 id_7,
    input wire id_8,
    input supply0 id_9,
    input uwire id_10,
    input wire id_11,
    input wor id_12,
    output uwire id_13
);
  assign id_1 = id_4;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1,
    input  wand  id_2,
    output tri1  id_3,
    input  wire  id_4
);
  supply0 id_6 = 1;
  real id_7;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_2,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_4,
      id_2,
      id_2,
      id_4,
      id_3
  );
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_0
    id_0 = #id_8 id_8;
  end
  wire id_9;
endmodule
