<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>PSEL</h2> 
  <p>Predicate select between predicate register or all-false</p> 
  <p>If the indexed element of the second source predicate is true, place the contents of the first source predicate register into the destination predicate register, otherwise set the destination predicate to all-false. The indexed element is determined by the sum of a general-purpose index register and an immediate, modulo the number of elements. Does not set the condition flags.</p> 
  <p>For programmer convenience, an assembler must also accept predicate-as-counter register names for the destination predicate register and the first source predicate register.</p> 
  <h3><a id="iclass_sve2"></a>SVE2<span><br></br>(FEAT_SVE2p1) </span></h3> 
  <p></p> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>i1</td> 
      <td>tszh</td> 
      <td>1</td> 
      <td colspan="3">tszl</td> 
      <td colspan="2">Rv</td> 
      <td>0</td> 
      <td>1</td> 
      <td colspan="4">Pn</td> 
      <td>0</td> 
      <td colspan="4">Pm</td> 
      <td>0</td> 
      <td colspan="4">Pd</td> 
     </tr> 
     <tr> 
      <td colspan="8"></td> 
      <td></td> 
      <td></td> 
      <td></td> 
      <td colspan="3"></td> 
      <td colspan="2"></td> 
      <td colspan="2"></td> 
      <td colspan="4"></td> 
      <td>S</td> 
      <td colspan="4"></td> 
      <td></td> 
      <td colspan="4"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="psel_p_ppi_"></a> 
   <p>PSEL <a title="Destination scalable predicate register (field &quot;Pd&quot;)" class="document-topic">&lt;Pd&gt;</a>, <a title="First source scalable predicate register (field &quot;Pn&quot;)" class="document-topic">&lt;Pn&gt;</a>, <a title="Second source scalable predicate register (field &quot;Pm&quot;)" class="document-topic">&lt;Pm&gt;</a>.<a title="Size specifier (field &quot;tszh:tszl&quot;) [B,D,H,S]" class="document-topic">&lt;T&gt;</a>[<a title="32-bit vector select register W12-W15 (field &quot;Rv&quot;)" class="document-topic">&lt;Wv&gt;</a>, <a title="Element index [0-one less than the vector elements in a 128-bit vector register number] (field &quot;i1:tszh:tszl&quot;)" class="document-topic">&lt;imm&gt;</a>]</p> 
  </div> 
  <pre>if !<a title="function: boolean HaveSME()" class="document-topic">HaveSME</a>() &amp;&amp; !<a title="function: boolean HaveSVE2p1()" class="document-topic">HaveSVE2p1</a>() then UNDEFINED;
bits(5) imm5 = i1:tszh:tszl;
integer esize;
integer imm;
case tszh:tszl of
    when '0000' UNDEFINED;
    when '1000' esize = 64;  imm = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(imm5&lt;4&gt;);
    when 'x100' esize = 32;  imm = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(imm5&lt;4:3&gt;);
    when 'xx10' esize = 16;  imm = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(imm5&lt;4:2&gt;);
    when 'xxx1' esize = 8;   imm = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(imm5&lt;4:1&gt;);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Pn);
integer m = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Pm);
integer d = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Pd);
integer v = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>('011':Rv);</pre> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Pd&gt;</td> 
      <td><a id="sa_pd"></a> <p>Is the name of the destination scalable predicate register, encoded in the "Pd" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Pn&gt;</td> 
      <td><a id="sa_pn"></a> <p>Is the name of the first source scalable predicate register, encoded in the "Pn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Pm&gt;</td> 
      <td><a id="sa_pm"></a> <p>Is the name of the second source scalable predicate register, encoded in the "Pm" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;T&gt;</td> 
      <td><a id="sa_t"></a> <p>Is the size specifier, encoded in <q>tszh:tszl</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>tszh</th> 
          <th>tszl</th> 
          <th>&lt;T&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>0</td> 
          <td>000</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>x</td> 
          <td>xx1</td> 
          <td>B</td> 
         </tr> 
         <tr> 
          <td>x</td> 
          <td>x10</td> 
          <td>H</td> 
         </tr> 
         <tr> 
          <td>x</td> 
          <td>100</td> 
          <td>S</td> 
         </tr> 
         <tr> 
          <td>1</td> 
          <td>000</td> 
          <td>D</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Wv&gt;</td> 
      <td><a id="sa_wv"></a> <p>Is the 32-bit name of the vector select register W12-W15, encoded in the "Rv" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;imm&gt;</td> 
      <td><a id="sa_imm"></a> <p>Is the element index, in the range 0 to one less than the number of vector elements in a 128-bit vector register, encoded in "i1:tszh:tszl".</p> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <a id="execute"></a> 
   <h3>Operation</h3> 
   <pre><a title="function: CheckSVEEnabled()" class="document-topic">CheckSVEEnabled</a>();
constant integer VL = <a title="accessor: integer CurrentVL" class="document-topic">CurrentVL</a>;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(PL) operand1 = <a title="accessor: bits(width) P[integer n, integer width]" class="document-topic">P</a>[n, PL];
bits(PL) operand2 = <a title="accessor: bits(width) P[integer n, integer width]" class="document-topic">P</a>[m, PL];
bits(32) idx = <a title="accessor: bits(width) X[integer n, integer width]" class="document-topic">X</a>[v, 32];
integer element = (<a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(idx) + imm) MOD elements;
bits(PL) result;

if <a title="function: boolean ActivePredicateElement(bits(N) pred, integer e, integer esize)" class="document-topic">ActivePredicateElement</a>(operand2, element, esize) then
    result = operand1;
else
    result = <a title="function: bits(N) Zeros(integer N)" class="document-topic">Zeros</a>(PL);

<a title="accessor: P[integer n, integer width] = bits(width) value" class="document-topic">P</a>[d, PL] = result;</pre> 
  </div> 
  <h3>Operational information</h3> 
  <p>If PSTATE.DIT is 1:</p> 
  <ul> 
   <li>The execution time of this instruction is independent of: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
   <li>The response of this instruction to asynchronous exceptions does not vary based on: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
  </ul>  
 </body>
</html>