# OpenFile lab7bonus.mpf
# Loading project lab7bonus
project addfile lab7bonus_tb.v
project compileall
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
vsim work.lab7bonus_tb
# vsim work.lab7bonus_tb 
# Start time: 10:50:12 on Dec 07,2021
# ** Error: (vsim-3170) Could not find 'lab7bonus_tb'.
#         Searched libraries:
#             C:/Users/David/Desktop/211_labs/lab7bonus/work
# Error loading design
# End time: 10:50:13 on Dec 07,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
project compileall
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
vsim work.lab7bonus_tb
# vsim work.lab7bonus_tb 
# Start time: 10:50:29 on Dec 07,2021
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# ** Warning: (vsim-3015) C:/Users/David/Desktop/211_labs/lab7bonus/cpu.v(60): [PCDPC] - Port size (8) does not match connection size (9) for port 'PC'. The port definition is at: C:/Users/David/Desktop/211_labs/lab7bonus/datapath.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /lab7bonus_tb/DUT/CPU/DP File: C:/Users/David/Desktop/211_labs/lab7bonus/datapath.v
project compileall
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
vsim work.lab7bonus_tb
# End time: 10:51:13 on Dec 07,2021, Elapsed time: 0:00:44
# Errors: 0, Warnings: 1
# vsim work.lab7bonus_tb 
# Start time: 10:51:13 on Dec 07,2021
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
run -all
# FAILED: mem[0x06] (result) is wrong;
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(43)
#    Time: 385 ps  Iteration: 2  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 43
do tb_wave.do
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# FAILED: mem[0x06] (result) is wrong;
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(43)
#    Time: 385 ps  Iteration: 2  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 43
add wave -position insertpoint  \
{sim:/lab7bonus_tb/DUT/MEM/mem[6]}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/David/Desktop/211_labs/lab7bonus/tb_wave.do
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# FAILED: data.txt must be set to tb.txt
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(29)
#    Time: 0 ps  Iteration: 0  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 29
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# FAILED: data.txt must be set to tb.txt
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(30)
#    Time: 0 ps  Iteration: 0  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 30
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# FAILED: mem[0x08] (result) is wrong;
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(45)
#    Time: 485 ps  Iteration: 2  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 45
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# FAILED: mem[0x08] (result) is wrong;
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(46)
#    Time: 485 ps  Iteration: 2  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 46
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# FAILED: mem[0x08] (result) is wrong;
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(47)
#    Time: 485 ps  Iteration: 2  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 47
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# FAILED: PC at HALT is incorrect.
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(33)
#    Time: 755 ps  Iteration: 2  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 33
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# FAILED: R0 should point to N[1]
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(39)
#    Time: 755 ps  Iteration: 2  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 39
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# FAILED: mem[0x08] (result) is wrong;
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(41)
#    Time: 755 ps  Iteration: 2  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 41
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# HALT is working
# LDR is working
# FAILED: mem[0x08] (result) is wrong;
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(44)
#    Time: 755 ps  Iteration: 2  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 44
add wave -position insertpoint  \
{sim:/lab7bonus_tb/DUT/MEM/mem[10]} \
{sim:/lab7bonus_tb/DUT/MEM/mem[11]} \
{sim:/lab7bonus_tb/DUT/MEM/mem[12]}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/David/Desktop/211_labs/lab7bonus/tb_wave.do
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# HALT is working
# LDR is working
# FAILED: mem[0x08] (result) is wrong;
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(44)
#    Time: 755 ps  Iteration: 2  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 44
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# HALT is working
# LDR is working
# FAILED: mem[0x0a] should be 3
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(44)
#    Time: 755 ps  Iteration: 2  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 44
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# HALT is working
# LDR is working
# FAILED: mem[0x0a] should be 3
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(45)
#    Time: 755 ps  Iteration: 2  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 45
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# FAILED: mem[0x0a] should be 3
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(43)
#    Time: 755 ps  Iteration: 2  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 43
add wave -position insertpoint  \
sim:/lab7bonus_tb/DUT/CPU/DP/U2/Ain \
sim:/lab7bonus_tb/DUT/CPU/DP/U2/ALUop \
sim:/lab7bonus_tb/DUT/CPU/DP/U2/Bin \
sim:/lab7bonus_tb/DUT/CPU/DP/U2/out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/David/Desktop/211_labs/lab7bonus/tb_wave.do
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# FAILED: mem[0x0a] should be 3
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(43)
#    Time: 755 ps  Iteration: 2  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 43
add wave -position insertpoint  \
sim:/lab7bonus_tb/DUT/CPU/DP/shift
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/David/Desktop/211_labs/lab7bonus/tb_wave.do
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# FAILED: mem[0x0a] should be 3
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(43)
#    Time: 755 ps  Iteration: 2  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 43
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/David/Desktop/211_labs/lab7bonus/tb_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/David/Desktop/211_labs/lab7bonus/tb_wave.do
project compileall; restart -f; run -all
# Compile of shifter.v was successful.
# Compile of alu.v was successful.
# Compile of constants.v was successful.
# Compile of cpu.v was successful.
# Compile of datapath.v was successful.
# Compile of fsm.v was successful.
# Compile of instrucDec.v was successful.
# Compile of ram.v was successful.
# Compile of regfile.v was successful.
# Compile of lab7bonus_autograder_check.v was successful.
# Compile of lab7bonus_top.v was successful.
# Compile of lab7bonus_stage2_tb.v was successful.
# Compile of lab7bonus_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Loading work.lab7bonus_tb
# Loading work.lab7bonus_top
# Loading work.cpu
# Loading work.datapath
# Loading work.regfile
# Loading work.shifter
# Loading work.ALU
# Loading work.instructionDecoder
# Loading work.controlFSM
# Loading work.RAM
# Loading work.sseg
# 
# PASSED LAB7_BONUS TESTS
# ** Note: $stop    : C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v(46)
#    Time: 755 ps  Iteration: 2  Instance: /lab7bonus_tb
# Break in Module lab7bonus_tb at C:/Users/David/Desktop/211_labs/lab7bonus/lab7bonus_tb.v line 46
# End time: 12:08:20 on Dec 07,2021, Elapsed time: 1:17:07
# Errors: 0, Warnings: 0
