!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
A68351B	mach/mt6795/include/mach/mt_typedefs.h	243;"	d
ABNORMAL_INT_LIMIT	eemcs/lte_hif_sdio.c	/^KAL_UINT32 ABNORMAL_INT_LIMIT = 50;$/;"	v
ABORT_EMI	mach/mt6795/include/mach/mt_device_apc.h	13;"	d
ACCCON_SETTING	mach/mt6795/include/mach/mtk_nand.h	146;"	d
ACCDET_1V9_MODE_OFF	mach/mt6795/include/mach/reg_accdet.h	147;"	d
ACCDET_1V9_MODE_ON	mach/mt6795/include/mach/reg_accdet.h	149;"	d
ACCDET_2V8_MODE_OFF	mach/mt6795/include/mach/reg_accdet.h	148;"	d
ACCDET_2V8_MODE_ON	mach/mt6795/include/mach/reg_accdet.h	150;"	d
ACCDET_ADC_REG	mach/mt6795/include/mach/reg_accdet.h	52;"	d
ACCDET_AUXADC_AUTO_SET	mach/mt6795/include/mach/reg_accdet.h	56;"	d
ACCDET_AUXADC_AUTO_SPL	mach/mt6795/include/mach/reg_accdet.h	50;"	d
ACCDET_AUXADC_CTL	mach/mt6795/include/mach/reg_accdet.h	47;"	d
ACCDET_AUXADC_CTL_SET	mach/mt6795/include/mach/reg_accdet.h	48;"	d
ACCDET_AUXADC_REG	mach/mt6795/include/mach/reg_accdet.h	49;"	d
ACCDET_BASE	mach/mt6795/include/mach/reg_accdet.h	5;"	d
ACCDET_BF_MOD	mach/mt6795/include/mach/reg_accdet.h	65;"	d
ACCDET_BF_OFF	mach/mt6795/include/mach/reg_accdet.h	64;"	d
ACCDET_BF_ON	mach/mt6795/include/mach/reg_accdet.h	63;"	d
ACCDET_CH_REQ_EN	mach/mt6795/include/mach/reg_accdet.h	58;"	d
ACCDET_CMP_EN	mach/mt6795/include/mach/reg_accdet.h	78;"	d
ACCDET_CMP_EN_SW	mach/mt6795/include/mach/reg_accdet.h	123;"	d
ACCDET_CMP_PWM_IDLE	mach/mt6795/include/mach/reg_accdet.h	76;"	d
ACCDET_CONTROL_RG	mach/mt6795/include/mach/reg_accdet.h	35;"	d
ACCDET_CTRL	mach/mt6795/include/mach/reg_accdet.h	23;"	d
ACCDET_CTRL_EN	mach/mt6795/include/mach/reg_accdet.h	70;"	d
ACCDET_CUR_DEB	mach/mt6795/include/mach/reg_accdet.h	42;"	d
ACCDET_DATA_MASK	mach/mt6795/include/mach/reg_accdet.h	59;"	d
ACCDET_DATA_READY	mach/mt6795/include/mach/reg_accdet.h	57;"	d
ACCDET_DE4	mach/mt6795/include/mach/reg_accdet.h	129;"	d
ACCDET_DEBOUNCE0	mach/mt6795/include/mach/reg_accdet.h	28;"	d
ACCDET_DEBOUNCE1	mach/mt6795/include/mach/reg_accdet.h	29;"	d
ACCDET_DEBOUNCE2	mach/mt6795/include/mach/reg_accdet.h	30;"	d
ACCDET_DEBOUNCE3	mach/mt6795/include/mach/reg_accdet.h	31;"	d
ACCDET_DEBOUNCE4	mach/mt6795/include/mach/reg_accdet.h	32;"	d
ACCDET_DEFAULT_STATE_RG	mach/mt6795/include/mach/reg_accdet.h	33;"	d
ACCDET_DISABLE	mach/mt6795/include/mach/reg_accdet.h	84;"	d
ACCDET_EINT	mach/mt6795/hiau_ml/accdet/accdet_custom_def.h	1;"	d
ACCDET_EINT	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom_def.h	1;"	d
ACCDET_EINT_CON_EN	mach/mt6795/include/mach/reg_accdet.h	67;"	d
ACCDET_EINT_CTL	mach/mt6795/include/mach/reg_accdet.h	37;"	d
ACCDET_EINT_CUR_DEB	mach/mt6795/include/mach/reg_accdet.h	43;"	d
ACCDET_EINT_EN	mach/mt6795/include/mach/reg_accdet.h	71;"	d
ACCDET_EINT_IRQ	mach/mt6795/hiau_ml/accdet/accdet_custom_def.h	3;"	d
ACCDET_EINT_IRQ	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom_def.h	3;"	d
ACCDET_EINT_NV	mach/mt6795/include/mach/reg_accdet.h	40;"	d
ACCDET_EINT_PWM_DELAY	mach/mt6795/include/mach/reg_accdet.h	38;"	d
ACCDET_EINT_PWM_EN	mach/mt6795/include/mach/reg_accdet.h	77;"	d
ACCDET_EINT_PWM_IDLE	mach/mt6795/include/mach/reg_accdet.h	73;"	d
ACCDET_ENABLE	mach/mt6795/include/mach/reg_accdet.h	83;"	d
ACCDET_EN_DELAY_NUM	mach/mt6795/include/mach/reg_accdet.h	27;"	d
ACCDET_HIGH_VOL_MODE	mach/mt6795/hiau_ml/accdet/accdet_custom_def.h	6;"	d
ACCDET_HIGH_VOL_MODE	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom_def.h	6;"	d
ACCDET_INPUT_MICP	mach/mt6795/include/mach/reg_accdet.h	66;"	d
ACCDET_IN_SW	mach/mt6795/include/mach/reg_accdet.h	127;"	d
ACCDET_IRQ_STS	mach/mt6795/include/mach/reg_accdet.h	34;"	d
ACCDET_MIC1_ON	mach/mt6795/include/mach/reg_accdet.h	62;"	d
ACCDET_MICBIA_EN	mach/mt6795/include/mach/reg_accdet.h	80;"	d
ACCDET_MIC_EN_SW	mach/mt6795/include/mach/reg_accdet.h	121;"	d
ACCDET_MIC_PWM_IDLE	mach/mt6795/include/mach/reg_accdet.h	74;"	d
ACCDET_MIC_VOL	mach/mt6795/hiau_ml/accdet/accdet_custom_def.h	10;"	d
ACCDET_MIC_VOL	mach/mt6795/hiau_ml/accdet/accdet_custom_def.h	8;"	d
ACCDET_MIC_VOL	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom_def.h	10;"	d
ACCDET_MIC_VOL	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom_def.h	8;"	d
ACCDET_NEGV	mach/mt6795/include/mach/reg_accdet.h	41;"	d
ACCDET_NEGV_DT_EN	mach/mt6795/include/mach/reg_accdet.h	68;"	d
ACCDET_NEGV_EN	mach/mt6795/include/mach/reg_accdet.h	72;"	d
ACCDET_POWER_MOD	mach/mt6795/include/mach/reg_accdet.h	61;"	d
ACCDET_PWM_EN_SW	mach/mt6795/include/mach/reg_accdet.h	120;"	d
ACCDET_PWM_THRESH	mach/mt6795/include/mach/reg_accdet.h	26;"	d
ACCDET_PWM_WIDTH	mach/mt6795/include/mach/reg_accdet.h	25;"	d
ACCDET_RESET_CLR	mach/mt6795/include/mach/reg_accdet.h	87;"	d
ACCDET_RESET_SET	mach/mt6795/include/mach/reg_accdet.h	86;"	d
ACCDET_RSV	mach/mt6795/include/mach/reg_accdet.h	22;"	d
ACCDET_RSV_CON0	mach/mt6795/include/mach/reg_accdet.h	44;"	d
ACCDET_RSV_CON1	mach/mt6795/include/mach/reg_accdet.h	45;"	d
ACCDET_SHORT_PLUGOUT_DEBOUNCE	mach/mt6795/hiau_ml/accdet/accdet_custom_def.h	13;"	d
ACCDET_SHORT_PLUGOUT_DEBOUNCE	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom_def.h	13;"	d
ACCDET_SHORT_PLUGOUT_DEBOUNCE_CN	mach/mt6795/hiau_ml/accdet/accdet_custom_def.h	14;"	d
ACCDET_SHORT_PLUGOUT_DEBOUNCE_CN	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom_def.h	14;"	d
ACCDET_STATE_RG	mach/mt6795/include/mach/reg_accdet.h	36;"	d
ACCDET_STATE_SWCTRL	mach/mt6795/include/mach/reg_accdet.h	24;"	d
ACCDET_SWCTRL_EN	mach/mt6795/include/mach/reg_accdet.h	125;"	d
ACCDET_SWCTRL_IDLE_EN	mach/mt6795/include/mach/reg_accdet.h	151;"	d
ACCDET_TEST_DEBUG	mach/mt6795/include/mach/reg_accdet.h	39;"	d
ACCDET_VTH_EN	mach/mt6795/include/mach/reg_accdet.h	79;"	d
ACCDET_VTH_EN_SW	mach/mt6795/include/mach/reg_accdet.h	122;"	d
ACCDET_VTH_PWM_IDLE	mach/mt6795/include/mach/reg_accdet.h	75;"	d
ACINACTM	mach/mt6795/mt_cpuidle64.c	137;"	d	file:
ACTION_BASE_BIG	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    ACTION_BASE_BIG,            $/;"	e	enum:__anon172
ACTION_BASE_LITTLE	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    ACTION_BASE_LITTLE,         $/;"	e	enum:__anon172
ACTION_BIG_TO_LITTLE	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    ACTION_BIG_TO_LITTLE,       $/;"	e	enum:__anon172
ACTION_COUNT	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    ACTION_COUNT$/;"	e	enum:__anon172
ACTION_DOWN_BIG	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    ACTION_DOWN_BIG,            $/;"	e	enum:__anon172
ACTION_DOWN_LITTLE	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    ACTION_DOWN_LITTLE,         $/;"	e	enum:__anon172
ACTION_INPUT	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    ACTION_INPUT,               $/;"	e	enum:__anon172
ACTION_LIMIT_BIG	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    ACTION_LIMIT_BIG,           $/;"	e	enum:__anon172
ACTION_LIMIT_LITTLE	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    ACTION_LIMIT_LITTLE,        $/;"	e	enum:__anon172
ACTION_NONE	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    ACTION_NONE = 0,$/;"	e	enum:__anon172
ACTION_RUSH_BOOST_BIG	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    ACTION_RUSH_BOOST_BIG,      $/;"	e	enum:__anon172
ACTION_RUSH_BOOST_LITTLE	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    ACTION_RUSH_BOOST_LITTLE,   $/;"	e	enum:__anon172
ACTION_UP_BIG	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    ACTION_UP_BIG,              $/;"	e	enum:__anon172
ACTION_UP_LITTLE	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    ACTION_UP_LITTLE,           $/;"	e	enum:__anon172
ACT_Polarity	dual_ccci/include/ccci_md.h	/^    unsigned char ACT_Polarity;$/;"	m	struct:core_eint_config
ACT_QUEUE_DBG	conn_md/conn_md.c	261;"	d	file:
AC_ANDRO_MAGIC	masp/asf/asf_inc/sec_secroimg.h	62;"	d
AC_CHARGER_CURRENT	mach/mt6795/hiau_ml/power/cust_charging.h	26;"	d
AC_CHARGER_CURRENT	mach/mt6795/hiau_ml/power/cust_charging.h	29;"	d
AC_CHARGER_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	26;"	d
AC_CHARGER_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	29;"	d
AC_H_MAGIC	masp/asf/asf_inc/sec_secroimg.h	29;"	d
AC_MD2_MAGIC	masp/asf/asf_inc/sec_secroimg.h	90;"	d
AC_MD_INFO_MAGIC	masp/asf/asf_inc/sec_secroimg.h	156;"	d
AC_MD_MAGIC	masp/asf/asf_inc/sec_secroimg.h	80;"	d
AC_REGION_H	masp/asf/asf_inc/sec_secroimg.h	2;"	d
AC_SV5_MAGIC_MD_V5a	masp/asf/asf_inc/sec_secroimg.h	165;"	d
ADC_CALI_EN	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int ADC_CALI_EN;$/;"	m	struct:__anon97
ADC_CHIP_MAX	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	ADC_CHIP_MAX$/;"	e	enum:__anon20
ADC_CHIP_MAX	mach/mt6795/include/mach/pmic_mt6325_sw.h	/^	ADC_CHIP_MAX$/;"	e	enum:__anon71
ADC_CHIP_MAX	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	ADC_CHIP_MAX$/;"	e	enum:__anon30
ADC_CH_NAME_STR_MAX_LEN	eccci/port_kernel.h	134;"	d
ADDRCNTR_CNTR	mach/mt6795/include/mach/mtk_nand.h	197;"	d
ADDRCNTR_OFFSET	mach/mt6795/include/mach/mtk_nand.h	198;"	d
ADDR_COL_NOB_MASK	mach/mt6795/include/mach/mtk_nand.h	169;"	d
ADDR_COL_NOB_SHIFT	mach/mt6795/include/mach/mtk_nand.h	170;"	d
ADDR_ROW_NOB_MASK	mach/mt6795/include/mach/mtk_nand.h	171;"	d
ADDR_ROW_NOB_SHIFT	mach/mt6795/include/mach/mtk_nand.h	172;"	d
AD_DPICLK	mach/mt6795/include/mach/mt_clkmgr.h	/^    AD_DPICLK            = 8,$/;"	e	enum:monitor_clk_sel
AD_MAIN_H156M_CK	mach/mt6795/include/mach/mt_clkmgr.h	/^    AD_MAIN_H156M_CK     = 12,$/;"	e	enum:monitor_clk_sel
AD_MMPLL_CK	mach/mt6795/include/mach/mt_clkmgr.h	/^    AD_MMPLL_CK          = 10,$/;"	e	enum:monitor_clk_sel
AD_MSDCPLL_CK	mach/mt6795/include/mach/mt_clkmgr.h	/^    AD_MSDCPLL_CK        = 9,$/;"	e	enum:monitor_clk_sel
AD_SYS_26M_CK	mach/mt6795/include/mach/mt_clkmgr.h	/^    AD_SYS_26M_CK        = 1,$/;"	e	enum:monitor_clk_sel
AD_SYS_26M_CK_0	mach/mt6795/include/mach/mt_clkmgr.h	/^    AD_SYS_26M_CK_0      = 21,$/;"	e	enum:monitor_clk_sel_0
AD_UNIV_178P3M_CK	mach/mt6795/include/mach/mt_clkmgr.h	/^    AD_UNIV_178P3M_CK    = 11,$/;"	e	enum:monitor_clk_sel
AD_UNIV_178P3M_CK_0	mach/mt6795/include/mach/mt_clkmgr.h	/^    AD_UNIV_178P3M_CK_0  = 8,$/;"	e	enum:monitor_clk_sel_0
AD_UNIV_249P6M_CK	mach/mt6795/include/mach/mt_clkmgr.h	/^    AD_UNIV_249P6M_CK    = 7,$/;"	e	enum:monitor_clk_sel_0
AD_UNIV_416M_CK	mach/mt6795/include/mach/mt_clkmgr.h	/^    AD_UNIV_416M_CK      = 6,$/;"	e	enum:monitor_clk_sel_0
AD_UNIV_48M_CK	mach/mt6795/include/mach/mt_clkmgr.h	/^    AD_UNIV_48M_CK       = 9,$/;"	e	enum:monitor_clk_sel_0
AD_UNIV_624M_CK	mach/mt6795/include/mach/mt_clkmgr.h	/^    AD_UNIV_624M_CK      = 5,$/;"	e	enum:monitor_clk_sel_0
AD_USB_48M_CK	mach/mt6795/include/mach/mt_clkmgr.h	/^    AD_USB_48M_CK        = 10,$/;"	e	enum:monitor_clk_sel_0
AD_VENCPLL_CK	mach/mt6795/include/mach/mt_clkmgr.h	/^    AD_VENCPLL_CK        = 13,$/;"	e	enum:monitor_clk_sel
AED_CURRENT_KE_OPEN	aee/aed/aed-main.c	1091;"	d	file:
AED_FILE_OPS	aee/aed/aed.h	153;"	d
AED_FILE_OPS_RO	aee/aed/aed.h	159;"	d
AED_PROC_CURRENT_KE_FOPS	aee/aed/aed-main.c	1111;"	d	file:
AED_PROC_ENTRY	aee/aed/aed.h	164;"	d
AED_STR_LEN	dual_ccci/ccci_md_main.c	1081;"	d	file:
AED_STR_LEN	eccci/port_kernel.h	12;"	d
AED_STR_LEN	eemcs/eemcs_expt.c	653;"	d	file:
AEEIOCTL_CHECK_SUID_DUMPABLE	aee/aed/aed.h	143;"	d
AEEIOCTL_DAL_CLEAN	aee/aed/aed.h	136;"	d
AEEIOCTL_DAL_SHOW	aee/aed/aed.h	135;"	d
AEEIOCTL_GET_PROCESS_BT	aee/aed/aed.h	139;"	d
AEEIOCTL_GET_SF_STATE	aee/aed/aed.h	150;"	d
AEEIOCTL_GET_SMP_INFO	aee/aed/aed.h	140;"	d
AEEIOCTL_GET_THREAD_REG	aee/aed/aed.h	142;"	d
AEEIOCTL_RT_MON_Kick	aee/aed/aed.h	147;"	d
AEEIOCTL_RT_MON_Kick	aee/aed/monitor_hang.c	44;"	d	file:
AEEIOCTL_SETCOLOR	aee/aed/aed.h	137;"	d
AEEIOCTL_SET_AEE_MODE	aee/aed/aed.h	141;"	d
AEEIOCTL_SET_FORECE_RED_SCREEN	aee/aed/aed.h	148;"	d
AEEIOCTL_SET_SF_STATE	aee/aed/aed.h	149;"	d
AEEIOCTL_USER_IOCTL_TO_KERNEL_WANING	aee/aed/aed.h	151;"	d
AEEIOCTL_WDT_KICK_POWERKEY	aee/aed/aed.h	145;"	d
AEE_COMMON_H	aee/common/aee-common.h	2;"	d
AEE_FORCE_DISABLE_RED_SCREEN	aee/aed/aed.h	/^	AEE_FORCE_DISABLE_RED_SCREEN = 0,$/;"	e	enum:__anon422
AEE_FORCE_NOT_SET	aee/aed/aed.h	/^	AEE_FORCE_NOT_SET$/;"	e	enum:__anon422
AEE_FORCE_RED_SCREEN	aee/aed/aed.h	/^	AEE_FORCE_RED_SCREEN,$/;"	e	enum:__anon422
AEE_FORCE_RED_SCREEN_VALUE	aee/aed/aed.h	/^} AEE_FORCE_RED_SCREEN_VALUE;$/;"	t	typeref:enum:__anon422
AEE_IPANIC_MAGIC	aee/ipanic/ipanic.h	15;"	d
AEE_IPANIC_PHDR_VERSION	aee/ipanic/ipanic.h	16;"	d
AEE_IPANIC_PLABEL	aee/ipanic/ipanic.h	11;"	d
AEE_LOG_LEVEL	aee/ipanic/ipanic.h	22;"	d
AEE_MAX_EXCP_FRAME	aee/common/reboot-reason.c	220;"	d	file:
AEE_MODE	aee/aed/aed.h	/^} AEE_MODE;$/;"	t	typeref:enum:__anon421
AEE_MODE_CUSTOMER_ENG	aee/aed/aed.h	/^	AEE_MODE_CUSTOMER_ENG,$/;"	e	enum:__anon421
AEE_MODE_CUSTOMER_USER	aee/aed/aed.h	/^	AEE_MODE_CUSTOMER_USER$/;"	e	enum:__anon421
AEE_MODE_MTK_ENG	aee/aed/aed.h	/^	AEE_MODE_MTK_ENG = 1,$/;"	e	enum:__anon421
AEE_MODE_MTK_USER	aee/aed/aed.h	/^	AEE_MODE_MTK_USER,$/;"	e	enum:__anon421
AEE_NR_FRAME	aee/aed/aed.h	118;"	d
AES_BLK_SZ	masp/mt6795/mach/hacc_mach.h	102;"	d
AES_BLK_SZ_ALIGN	masp/mt6795/mach/hacc_mach.h	19;"	d
AES_CBC_MODE	masp/mt6795/mach/hacc_mach.h	/^    AES_CBC_MODE$/;"	e	enum:__anon466
AES_CFG	masp/mt6795/mach/hacc_mach.h	/^} AES_CFG;$/;"	t	typeref:struct:__anon470
AES_CFG_SZ	masp/mt6795/mach/hacc_mach.h	101;"	d
AES_DEC	masp/mt6795/mach/hacc_mach.h	/^    AES_DEC,$/;"	e	enum:__anon467
AES_DECRYPT	masp/asf/asf_inc/aes_so.h	5;"	d
AES_ECB_MODE	masp/mt6795/mach/hacc_mach.h	/^    AES_ECB_MODE,$/;"	e	enum:__anon466
AES_ENC	masp/mt6795/mach/hacc_mach.h	/^    AES_ENC$/;"	e	enum:__anon467
AES_ENCRYPT	masp/asf/asf_inc/aes_so.h	4;"	d
AES_GEN	masp/asf/core/alg_aes_legacy.c	32;"	d	file:
AES_HW_KEY	masp/mt6795/mach/hacc_mach.h	/^    AES_HW_KEY,$/;"	e	enum:__anon469
AES_HW_WRAP_KEY	masp/mt6795/mach/hacc_mach.h	/^    AES_HW_WRAP_KEY$/;"	e	enum:__anon469
AES_KEY	masp/mt6795/mach/hacc_mach.h	/^} AES_KEY;$/;"	t	typeref:enum:__anon468
AES_KEY_128	masp/mt6795/mach/hacc_mach.h	/^    AES_KEY_128 = 16,$/;"	e	enum:__anon468
AES_KEY_192	masp/mt6795/mach/hacc_mach.h	/^    AES_KEY_192 = 24,$/;"	e	enum:__anon468
AES_KEY_256	masp/mt6795/mach/hacc_mach.h	/^    AES_KEY_256 = 32$/;"	e	enum:__anon468
AES_KEY_ID	masp/mt6795/mach/hacc_mach.h	/^} AES_KEY_ID;$/;"	t	typeref:enum:__anon469
AES_KEY_SEED	masp/mt6795/mach/hacc_mach.h	/^} AES_KEY_SEED;$/;"	t	typeref:struct:__anon471
AES_KEY_SIZE	masp/asf/asf_inc/aes_legacy.h	8;"	d
AES_MODE	masp/mt6795/mach/hacc_mach.h	/^} AES_MODE;$/;"	t	typeref:enum:__anon466
AES_OPS	masp/mt6795/mach/hacc_mach.h	/^} AES_OPS;$/;"	t	typeref:enum:__anon467
AES_RPOL	masp/asf/core/alg_aes_legacy.c	31;"	d	file:
AES_SBOX_CC	masp/asf/core/alg_aes_legacy.c	33;"	d	file:
AES_SW_KEY	masp/mt6795/mach/hacc_mach.h	/^    AES_SW_KEY,$/;"	e	enum:__anon469
AES_VER	masp/asf/asf_inc/sec_aes.h	/^} AES_VER;$/;"	t	typeref:enum:__anon480
AES_VER_LEGACY	masp/asf/asf_inc/sec_aes.h	/^    AES_VER_LEGACY = 0,$/;"	e	enum:__anon480
AES_VER_SO	masp/asf/asf_inc/sec_aes.h	/^    AES_VER_SO   $/;"	e	enum:__anon480
AE_CMD_ID	aee/aed/aed.h	/^} AE_CMD_ID;$/;"	t	typeref:enum:__anon426
AE_CMD_ID_END	aee/aed/aed.h	/^	AE_CMD_ID_END$/;"	e	enum:__anon426
AE_CMD_TYPE	aee/aed/aed.h	/^typedef enum { AE_REQ, AE_RSP, AE_IND, AE_CMD_TYPE_END } AE_CMD_TYPE;$/;"	t	typeref:enum:__anon425
AE_CMD_TYPE_END	aee/aed/aed.h	/^typedef enum { AE_REQ, AE_RSP, AE_IND, AE_CMD_TYPE_END } AE_CMD_TYPE;$/;"	e	enum:__anon425
AE_DEFAULT	aee/aed/aed.h	21;"	d
AE_ERR	aee/aed/aed.h	/^} AE_ERR;$/;"	t	typeref:enum:__anon423
AE_FAIL	aee/aed/aed.h	/^	AE_FAIL$/;"	e	enum:__anon423
AE_IND	aee/aed/aed.h	/^typedef enum { AE_REQ, AE_RSP, AE_IND, AE_CMD_TYPE_END } AE_CMD_TYPE;$/;"	e	enum:__anon425
AE_IND_EXP_RAISED	aee/aed/aed.h	/^	AE_IND_EXP_RAISED,	\/* exception event raised, indicate AED to notify users *\/$/;"	e	enum:__anon426
AE_IND_FATAL_RAISED	aee/aed/aed.h	/^	AE_IND_FATAL_RAISED,	\/* fatal event raised, indicate AED to notify users *\/$/;"	e	enum:__anon426
AE_IND_LOG_CLOSE	aee/aed/aed.h	/^	AE_IND_LOG_CLOSE,	\/* arg = AE_ERR *\/$/;"	e	enum:__anon426
AE_IND_LOG_STATUS	aee/aed/aed.h	/^	AE_IND_LOG_STATUS,	\/* arg = AE_ERR *\/$/;"	e	enum:__anon426
AE_IND_REM_RAISED	aee/aed/aed.h	/^	AE_IND_REM_RAISED,	\/* reminding event raised, indicate AED to notify users *\/$/;"	e	enum:__anon426
AE_IND_WRN_RAISED	aee/aed/aed.h	/^	AE_IND_WRN_RAISED,	\/* warning event raised, indicate AED to notify users *\/$/;"	e	enum:__anon426
AE_INVALID	aee/aed/aed.h	19;"	d
AE_Msg	aee/aed/aed.h	/^} AE_Msg;$/;"	t	typeref:struct:__anon427
AE_NOT_AVAILABLE	aee/aed/aed.h	20;"	d
AE_PASS_BY_FILE	aee/aed/aed.h	/^	AE_PASS_BY_FILE,$/;"	e	enum:__anon424
AE_PASS_BY_MEM	aee/aed/aed.h	/^	AE_PASS_BY_MEM,$/;"	e	enum:__anon424
AE_PASS_METHOD	aee/aed/aed.h	/^} AE_PASS_METHOD;$/;"	t	typeref:enum:__anon424
AE_PASS_METHOD_END	aee/aed/aed.h	/^	AE_PASS_METHOD_END$/;"	e	enum:__anon424
AE_REQ	aee/aed/aed.h	/^typedef enum { AE_REQ, AE_RSP, AE_IND, AE_CMD_TYPE_END } AE_CMD_TYPE;$/;"	e	enum:__anon425
AE_REQ_BACKTRACE	aee/aed/aed.h	/^	AE_REQ_BACKTRACE,$/;"	e	enum:__anon426
AE_REQ_CLASS	aee/aed/aed.h	/^	AE_REQ_CLASS,$/;"	e	enum:__anon426
AE_REQ_COREDUMP	aee/aed/aed.h	/^	AE_REQ_COREDUMP,	\/* msg->data=file path *\/$/;"	e	enum:__anon426
AE_REQ_CURR_LOG_DIR	aee/aed/aed.h	/^	AE_REQ_CURR_LOG_DIR,$/;"	e	enum:__anon426
AE_REQ_DB_COUNT	aee/aed/aed.h	/^	AE_REQ_DB_COUNT,	\/* arg: db count *\/$/;"	e	enum:__anon426
AE_REQ_DB_FORCE_PATH	aee/aed/aed.h	/^	AE_REQ_DB_FORCE_PATH,	\/* arg: force db path yes\\no *\/$/;"	e	enum:__anon426
AE_REQ_DETAIL	aee/aed/aed.h	/^	AE_REQ_DETAIL,		\/* Content of response message rule:$/;"	e	enum:__anon426
AE_REQ_DFLT_LOG_DIR	aee/aed/aed.h	/^	AE_REQ_DFLT_LOG_DIR,$/;"	e	enum:__anon426
AE_REQ_E2S_INIT	aee/aed/aed.h	/^	AE_REQ_E2S_INIT,	\/* Init notification of client side(application layer) of Exp2Server *\/$/;"	e	enum:__anon426
AE_REQ_IDX	aee/aed/aed.h	/^	AE_REQ_IDX,$/;"	e	enum:__anon426
AE_REQ_IS_AED_READY	aee/aed/aed.h	/^	AE_REQ_IS_AED_READY,	\/* query if AED is ready for service *\/$/;"	e	enum:__anon426
AE_REQ_MAIN_LOG_FILE_PATH	aee/aed/aed.h	/^	AE_REQ_MAIN_LOG_FILE_PATH,$/;"	e	enum:__anon426
AE_REQ_MODULE	aee/aed/aed.h	/^	AE_REQ_MODULE,$/;"	e	enum:__anon426
AE_REQ_PROCESS	aee/aed/aed.h	/^	AE_REQ_PROCESS,$/;"	e	enum:__anon426
AE_REQ_ROOT_LOG_DIR	aee/aed/aed.h	/^	AE_REQ_ROOT_LOG_DIR,$/;"	e	enum:__anon426
AE_REQ_SET_READFLAG	aee/aed/aed.h	/^	AE_REQ_SET_READFLAG,	\/* set read flag msg *\/$/;"	e	enum:__anon426
AE_REQ_SWITCH_DAL_BEEP	aee/aed/aed.h	/^	AE_REQ_SWITCH_DAL_BEEP,	\/* arg: dal on|off, seq: beep on|off *\/$/;"	e	enum:__anon426
AE_REQ_SWITCH_EXP_LEVEL	aee/aed/aed.h	/^	AE_REQ_SWITCH_EXP_LEVEL,$/;"	e	enum:__anon426
AE_REQ_TYPE	aee/aed/aed.h	/^	AE_REQ_TYPE,$/;"	e	enum:__anon426
AE_REQ_USERSPACEBACKTRACE	aee/aed/aed.h	/^	AE_REQ_USERSPACEBACKTRACE=40,$/;"	e	enum:__anon426
AE_REQ_USER_MAPS	aee/aed/aed.h	/^	AE_REQ_USER_MAPS,$/;"	e	enum:__anon426
AE_REQ_USER_REG	aee/aed/aed.h	/^	AE_REQ_USER_REG,$/;"	e	enum:__anon426
AE_RSP	aee/aed/aed.h	/^typedef enum { AE_REQ, AE_RSP, AE_IND, AE_CMD_TYPE_END } AE_CMD_TYPE;$/;"	e	enum:__anon425
AE_SUCC	aee/aed/aed.h	/^	AE_SUCC,$/;"	e	enum:__anon423
AGECONFIG	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int AGECONFIG;$/;"	m	struct:__anon97
AGECONFIG	mach/mt6795/mt_ptp.c	/^	unsigned int AGECONFIG;$/;"	m	struct:ptp_det	file:
AGECONFIG	mach/mt6795/mt_ptp_64.c	/^	unsigned int AGECONFIG;$/;"	m	struct:ptp_det	file:
AGECONFIG_VAL	mach/mt6795/mt_ptp.c	2351;"	d	file:
AGECONFIG_VAL	mach/mt6795/mt_ptp_64.c	2448;"	d	file:
AGEDELTA	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int AGEDELTA;$/;"	m	struct:__anon97
AGEDELTA	mach/mt6795/mt_ptp.c	/^	unsigned int AGEDELTA;$/;"	m	struct:ptp_det	file:
AGEDELTA	mach/mt6795/mt_ptp_64.c	/^	unsigned int AGEDELTA;$/;"	m	struct:ptp_det	file:
AGEM	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int AGEM;$/;"	m	struct:__anon97
AGEM	mach/mt6795/mt_ptp.c	/^	unsigned int AGEM;$/;"	m	struct:ptp_det	file:
AGEM	mach/mt6795/mt_ptp_64.c	/^	unsigned int AGEM;$/;"	m	struct:ptp_det	file:
AGEM_VAL	mach/mt6795/mt_ptp.c	2352;"	d	file:
AGEM_VAL	mach/mt6795/mt_ptp_64.c	2449;"	d	file:
AGEVOFFSETIN	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int AGEVOFFSETIN;$/;"	m	struct:__anon97
AGEVOFFSETIN	mach/mt6795/mt_ptp.c	/^	unsigned int AGEVOFFSETIN;$/;"	m	struct:ptp_det	file:
AGEVOFFSETIN	mach/mt6795/mt_ptp_64.c	/^	unsigned int AGEVOFFSETIN;$/;"	m	struct:ptp_det	file:
AGING_TUNING_VALUE	mach/mt6795/hiau_ml/power/cust_battery_meter.h	51;"	d
AGING_TUNING_VALUE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	51;"	d
AGPS_AP_MOD_MMI	dual_ccci/include/ccci_ipc_task_ID.h	24;"	d
AGPS_MD_MOD_L4C	dual_ccci/include/ccci_ipc_task_ID.h	17;"	d
AGPS_MD_MOD_L4C_2	dual_ccci/include/ccci_ipc_task_ID.h	18;"	d
AGPS_MD_MOD_L4C_3	dual_ccci/include/ccci_ipc_task_ID.h	19;"	d
AGPS_MD_MOD_L4C_4	dual_ccci/include/ccci_ipc_task_ID.h	20;"	d
ALIGN_TO_BLOCK_SIZE	eemcs/lte_hif_sdio.h	76;"	d
ALL	mach/mt6795/include/mach/dma.h	/^    ALL = 0,$/;"	e	enum:__anon185
ALLOCATE_SKB_IN_QWORK	eemcs/lte_hif_sdio.h	11;"	d
ALL_DCM	mach/mt6795/include/mach/mt_dcm.h	445;"	d
ALU_CORE	masp/asf/asf_inc/bgn_asm.h	11;"	d
ALU_INIT	masp/asf/asf_inc/bgn_asm.h	4;"	d
ALU_STOP	masp/asf/asf_inc/bgn_asm.h	25;"	d
AMP_CLASS_AB	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	35;"	d	file:
AMP_CLASS_AB	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	35;"	d	file:
AMP_Control	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^}AMP_Control;$/;"	t	typeref:struct:__anon21
AMP_Control	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^}AMP_Control;$/;"	t	typeref:struct:__anon32
AND	mach/mt6795/include/mach/mt_typedefs.h	84;"	d
AND_AC_ANDRO_T	masp/asf/asf_inc/sec_secroimg.h	/^} AND_AC_ANDRO_T;$/;"	t	typeref:struct:__anon482
AND_AC_HEADER_T	masp/asf/asf_inc/sec_secroimg.h	/^} AND_AC_HEADER_T;$/;"	t	typeref:struct:__anon481
AND_AC_HEADER_V5a_T	masp/asf/asf_inc/sec_secroimg.h	/^} AND_AC_HEADER_V5a_T;$/;"	t	typeref:struct:__anon488
AND_AC_MD2_T	masp/asf/asf_inc/sec_secroimg.h	/^} AND_AC_MD2_T;$/;"	t	typeref:struct:__anon484
AND_AC_MD_INFO_V3a_T	masp/asf/asf_inc/sec_secroimg.h	/^} AND_AC_MD_INFO_V3a_T;$/;"	t	typeref:struct:__anon485
AND_AC_MD_INFO_V5a_T	masp/asf/asf_inc/sec_secroimg.h	/^} AND_AC_MD_INFO_V5a_T;$/;"	t	typeref:struct:__anon489
AND_AC_MD_T	masp/asf/asf_inc/sec_secroimg.h	/^} AND_AC_MD_T;$/;"	t	typeref:struct:__anon483
AND_AC_MD_V5a_T	masp/asf/asf_inc/sec_secroimg.h	/^} AND_AC_MD_V5a_T;$/;"	t	typeref:struct:__anon490
AND_ROMINFO_T	masp/asf/asf_inc/sec_rom_info.h	/^} AND_ROMINFO_T;$/;"	t	typeref:struct:__anon503
AND_ROM_INFO_SIZE	masp/asf/asf_inc/sec_rom_info.h	28;"	d
AND_SECBOOT_CHECK_PART_T	masp/asf/asf_inc/sec_boot.h	/^} AND_SECBOOT_CHECK_PART_T;$/;"	t	typeref:struct:__anon495
AND_SECCTRL_T	masp/asf/asf_inc/sec_ctrl.h	/^} AND_SECCTRL_T;$/;"	t	typeref:struct:__anon494
AND_SECKEY_T	masp/asf/asf_inc/sec_key.h	/^} AND_SECKEY_T;$/;"	t	typeref:struct:__anon492
AND_SECROIMG_PADDING_T	masp/asf/asf_inc/sec_secroimg.h	/^} AND_SECROIMG_PADDING_T;$/;"	t	typeref:struct:__anon486
AND_SECROIMG_T	masp/asf/asf_inc/sec_secroimg.h	/^} AND_SECROIMG_T;$/;"	t	typeref:struct:__anon487
AND_SECROIMG_V5a_SIZE	masp/asf/asf_inc/sec_secroimg.h	173;"	d
AND_SECROIMG_V5a_T	masp/asf/asf_inc/sec_secroimg.h	/^} AND_SECROIMG_V5a_T;$/;"	t	typeref:struct:__anon491
AND_SEC_BOOT_CHECK_PART_SIZE	masp/asf/asf_inc/sec_boot.h	19;"	d
AND_SEC_CTRL_SIZE	masp/asf/asf_inc/sec_ctrl.h	13;"	d
AND_SEC_KEY_SIZE	masp/asf/asf_inc/sec_key.h	14;"	d
AP	mach/mt6795/include/mach/pmic_mt6325_sw.h	/^	AP = 0,$/;"	e	enum:__anon70
AP	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	/^	AP = 0,$/;"	e	enum:__anon92
APBSEL	mach/mt6795/include/mach/mt_ptp.h	63;"	d
APCCIF1_SRAM_SIZE	eccci/mt6795/modem_reg_base.h	37;"	d
APCCIF_ACK	eccci/mt6795/cldma_platform.h	20;"	d
APCCIF_BUSY	eccci/mt6795/cldma_platform.h	16;"	d
APCCIF_CHDATA	eccci/mt6795/cldma_platform.h	21;"	d
APCCIF_CON	eccci/mt6795/cldma_platform.h	15;"	d
APCCIF_RCHNUM	eccci/mt6795/cldma_platform.h	19;"	d
APCCIF_SRAM_SIZE	eccci/mt6795/cldma_platform.h	22;"	d
APCCIF_START	eccci/mt6795/cldma_platform.h	17;"	d
APCCIF_TCHNUM	eccci/mt6795/cldma_platform.h	18;"	d
APC_ATTR	mach/mt6795/include/mach/mt_device_apc.h	/^ }APC_ATTR;$/;"	t	typeref:enum:__anon77
APIRQ_BASE	mach/mt6795/include/mach/mt_reg_base.h	44;"	d
APLL1	mach/mt6795/include/mach/mt_clkmgr.h	/^    APLL1      = 10,$/;"	e	enum:__anon62
APLL1_CON0	mach/mt6795/include/mach/mt_clkmgr.h	81;"	d
APLL1_CON1	mach/mt6795/include/mach/mt_clkmgr.h	82;"	d
APLL1_CON2	mach/mt6795/include/mach/mt_clkmgr.h	83;"	d
APLL1_CON3	mach/mt6795/include/mach/mt_clkmgr.h	84;"	d
APLL1_PWR_CON0	mach/mt6795/include/mach/mt_clkmgr.h	85;"	d
APLL2	mach/mt6795/include/mach/mt_clkmgr.h	/^    APLL2      = 11,$/;"	e	enum:__anon62
APLL2_CON0	mach/mt6795/include/mach/mt_clkmgr.h	87;"	d
APLL2_CON1	mach/mt6795/include/mach/mt_clkmgr.h	88;"	d
APLL2_CON2	mach/mt6795/include/mach/mt_clkmgr.h	89;"	d
APLL2_CON3	mach/mt6795/include/mach/mt_clkmgr.h	90;"	d
APLL2_PWR_CON0	mach/mt6795/include/mach/mt_clkmgr.h	91;"	d
APMIXED_BASE	mach/mt6795/include/mach/mt_reg_base.h	107;"	d
APMIXED_BASE	mach/mt6795/mt_ptp2.c	48;"	d	file:
APMIXED_BASE_2	mach/mt6795/include/mach/mt_thermal.h	31;"	d
APMIXED_BASE_2	mach/mt6795/include/mach/mt_thermal.h	40;"	d
APMIXED_BASE_ADDR	mach/mt6795/mt_dramc.c	/^static void __iomem *APMIXED_BASE_ADDR;$/;"	v	file:
APMIXED_BASE_ADDR	mach/mt6795/mt_dramc_64.c	/^static void __iomem *APMIXED_BASE_ADDR;$/;"	v	file:
APPLE_0_5A_CHARGER_CURRENT	mach/mt6795/hiau_ml/power/cust_charging.h	33;"	d
APPLE_0_5A_CHARGER_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	33;"	d
APPLE_1_0A_CHARGER_CURRENT	mach/mt6795/hiau_ml/power/cust_charging.h	34;"	d
APPLE_1_0A_CHARGER_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	34;"	d
APPLE_2_1A_CHARGER_CURRENT	mach/mt6795/hiau_ml/power/cust_charging.h	35;"	d
APPLE_2_1A_CHARGER_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	35;"	d
APP_TRIGGER_APP_FINISHED	mach/mt6795/include/mach/md32_helper.h	/^  APP_TRIGGER_APP_FINISHED,$/;"	e	enum:MD32_NOTIFY_EVENT
APP_TRIGGER_TCM_SWAP_DONE	mach/mt6795/include/mach/md32_helper.h	/^  APP_TRIGGER_TCM_SWAP_DONE,$/;"	e	enum:MD32_NOTIFY_EVENT
APP_TRIGGER_TCM_SWAP_FAIL	mach/mt6795/include/mach/md32_helper.h	/^  APP_TRIGGER_TCM_SWAP_FAIL,$/;"	e	enum:MD32_NOTIFY_EVENT
APP_TRIGGER_TCM_SWAP_START	mach/mt6795/include/mach/md32_helper.h	/^  APP_TRIGGER_TCM_SWAP_START,$/;"	e	enum:MD32_NOTIFY_EVENT
APXGPT_BASE	mach/mt6795/include/mach/mt_reg_base.h	35;"	d
AP_BANK4_MAP0	eccci/mt6795/ccci_platform.h	13;"	d
AP_BANK4_MAP1	eccci/mt6795/ccci_platform.h	14;"	d
AP_CCCI_MPU_REGION	mach/mt6795/include/mach/mt_emi_mpu.h	42;"	d
AP_CCIF0_BASE	mach/mt6795/include/mach/mt_reg_base.h	113;"	d
AP_CHECK_INFO	eemcs/eemcs_boot.h	/^} AP_CHECK_INFO;$/;"	t	typeref:struct:__anon333
AP_DMA_BASE	mach/mt6795/include/mach/mt_reg_base.h	173;"	d
AP_IPC_AGPS	eccci/ccci_ipc_task_ID.h	34;"	d
AP_IPC_AGPS	eemcs/eemcs_ipc_task_ID.h	29;"	d
AP_IPC_DHCP	eccci/ccci_ipc_task_ID.h	35;"	d
AP_IPC_DHCP	eemcs/eemcs_ipc_task_ID.h	30;"	d
AP_IPC_GF	eccci/ccci_ipc_task_ID.h	40;"	d
AP_IPC_GPS	eccci/ccci_ipc_task_ID.h	36;"	d
AP_IPC_GPS	eemcs/eemcs_ipc_task_ID.h	31;"	d
AP_IPC_WMT	eccci/ccci_ipc_task_ID.h	37;"	d
AP_IPC_WMT	eemcs/eemcs_ipc_task_ID.h	32;"	d
AP_MD_PEER_WAKEUP	eccci/mt6795/cldma_platform.h	35;"	d
AP_MD_SEQ_ERROR	eccci/modem_ccif.c	68;"	d	file:
AP_MD_SEQ_ERROR	eccci/mt6795/cldma_platform.h	36;"	d
AP_MISC_TA	eccci/ccci_ipc_task_ID.h	38;"	d
AP_MOD_AGPS	eccci/ccci_ipc_task_ID.h	25;"	d
AP_MOD_AGPS	eemcs/eemcs_ipc_task_ID.h	24;"	d
AP_MOD_DHCP	eccci/ccci_ipc_task_ID.h	26;"	d
AP_MOD_DHCP	eemcs/eemcs_ipc_task_ID.h	25;"	d
AP_MOD_GF	eccci/ccci_ipc_task_ID.h	31;"	d
AP_MOD_GPS	eccci/ccci_ipc_task_ID.h	27;"	d
AP_MOD_GPS	eemcs/eemcs_ipc_task_ID.h	26;"	d
AP_MOD_MISC_TA	eccci/ccci_ipc_task_ID.h	29;"	d
AP_MOD_WMT	eccci/ccci_ipc_task_ID.h	28;"	d
AP_MOD_WMT	eemcs/eemcs_ipc_task_ID.h	27;"	d
AP_PLATFORM_INFO	mach/mt6795/include/mach/ccci_config.h	40;"	d
AP_PLATFORM_INFO	mach/mt6795/include/mach/ccci_config.h	42;"	d
AP_PLATFORM_LEN	ccci_util/ccci_util_lib_load_img.c	35;"	d	file:
AP_PLATFORM_LEN	eemcs/eemcs_boot.h	232;"	d
AP_PLL_CON0	mach/mt6795/include/mach/mt_clkmgr.h	33;"	d
AP_PLL_CON1	mach/mt6795/include/mach/mt_clkmgr.h	34;"	d
AP_PLL_CON2	mach/mt6795/include/mach/mt_clkmgr.h	35;"	d
AP_PLL_CON7	mach/mt6795/include/mach/mt_clkmgr.h	36;"	d
AP_SECRO_MAX_LEN	masp/asf/asf_inc/sec_secroimg.h	63;"	d
AP_SettleTime	dual_ccci/include/ccci_md.h	/^    unsigned int AP_SettleTime; \/* clock settle duration *\/$/;"	m	struct:cores_sleep_info
AP_Sleep	dual_ccci/include/ccci_md.h	/^    unsigned char AP_Sleep;$/;"	m	struct:cores_sleep_info
AP_UART0_BASE	mach/mt6795/include/mach/mt_reg_base.h	179;"	d
AP_UART1_BASE	mach/mt6795/include/mach/mt_reg_base.h	182;"	d
AP_UART2_BASE	mach/mt6795/include/mach/mt_reg_base.h	185;"	d
AP_UART3_BASE	mach/mt6795/include/mach/mt_reg_base.h	188;"	d
AP_UNIFY_ID_FLAG	dual_ccci/include/ccci_ipc_task_ID.h	13;"	d
AP_UNIFY_ID_FLAG	eccci/ccci_ipc_task_ID.h	10;"	d
AP_UNIFY_ID_FLAG	eemcs/eemcs_ipc_task_ID.h	13;"	d
AP_XGPT_BASE	mach/mt6795/mt_gpt_ca53.c	25;"	d	file:
ARCH_MTK_PROJECT	mach/mt6795/a53ml/Makefile	/^ARCH_MTK_PROJECT := $(shell echo $(CONFIG_ARCH_MTK_PROJECT))$/;"	m
ARCH_MTK_PROJECT	mach/mt6795/hiau_ml/Makefile	/^ARCH_MTK_PROJECT := $(shell echo $(CONFIG_ARCH_MTK_PROJECT))$/;"	m
ARCH_MTK_PROJECT	mach/mt6795/irmn6795_hiau_64/Makefile	/^ARCH_MTK_PROJECT := $(shell echo $(CONFIG_ARCH_MTK_PROJECT))$/;"	m
ARMCA15PLL	mach/mt6795/include/mach/mt_clkmgr.h	/^    ARMCA15PLL = 0,$/;"	e	enum:__anon62
ARMCA15PLL_CON0	mach/mt6795/include/mach/mt_clkmgr.h	38;"	d
ARMCA15PLL_CON1	mach/mt6795/include/mach/mt_clkmgr.h	39;"	d
ARMCA15PLL_CON1	mach/mt6795/mt_ptp2.c	55;"	d	file:
ARMCA15PLL_CON2	mach/mt6795/include/mach/mt_clkmgr.h	40;"	d
ARMCA15PLL_DEF_FREQ	mach/mt6795/mt_freqhopping.c	65;"	d	file:
ARMCA15PLL_EN	mach/mt6795/mt_ptp2.c	54;"	d	file:
ARMCA15PLL_PWR_CON0	mach/mt6795/include/mach/mt_clkmgr.h	41;"	d
ARMCA7PLL	mach/mt6795/include/mach/mt_clkmgr.h	/^    ARMCA7PLL  = 1,$/;"	e	enum:__anon62
ARMCA7PLL_CON0	mach/mt6795/include/mach/mt_clkmgr.h	43;"	d
ARMCA7PLL_CON1	mach/mt6795/include/mach/mt_clkmgr.h	44;"	d
ARMCA7PLL_CON2	mach/mt6795/include/mach/mt_clkmgr.h	45;"	d
ARMCA7PLL_DEF_FREQ	mach/mt6795/mt_freqhopping.c	64;"	d	file:
ARMCA7PLL_PWR_CON0	mach/mt6795/include/mach/mt_clkmgr.h	46;"	d
ARMPLL_CTL	mach/mt6795/include/mach/mt_dcm.h	275;"	d
ARMPLL_CTL	mach/mt6795/include/mach/mt_dcm.h	99;"	d
ARMPLL_POSDIV_MASK	mach/mt6795/mt_clkmgr.c	604;"	d	file:
ARMPLL_POSDIV_MASK	mach/mt6795/mt_clkmgr_64.c	543;"	d	file:
ARMV7_BUS_ACCESS	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_BUS_ACCESS                = 0x19,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_BUS_CYCLES	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_BUS_CYCLES                = 0x1D,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_CCNT	mach/mt6795/include/mach/pmu_v7.h	168;"	d
ARMV7_CID_WRITE	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_CID_WRITE                 = 0x0B,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_CLOCK_CYCLES	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_CLOCK_CYCLES              = 0x11,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_CNT0	mach/mt6795/include/mach/pmu_v7.h	167;"	d
ARMV7_CNTENC_C	mach/mt6795/include/mach/pmu_v7.h	183;"	d
ARMV7_CNTENC_P	mach/mt6795/include/mach/pmu_v7.h	182;"	d
ARMV7_CNTENS_C	mach/mt6795/include/mach/pmu_v7.h	177;"	d
ARMV7_CNTENS_P	mach/mt6795/include/mach/pmu_v7.h	176;"	d
ARMV7_COHERENT_LINE_HIT	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_COHERENT_LINE_HIT         = 0x51,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_COHERENT_LINE_MISS	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_COHERENT_LINE_MISS        = 0x50,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_COUNTER0	mach/mt6795/include/mach/pmu_v7.h	11;"	d
ARMV7_COUNTER_LAST	mach/mt6795/include/mach/pmu_v7.h	12;"	d
ARMV7_CPU_CYCLES	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_CPU_CYCLES                = 0xFF$/;"	e	enum:mtk_armv7_perf_types
ARMV7_CYCLE_COUNTER	mach/mt6795/include/mach/pmu_v7.h	13;"	d
ARMV7_DATA_ENGINE_CLK_EN_CYCLES	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_DATA_ENGINE_CLK_EN_CYCLES = 0x8B,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_DATA_EVICTION	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_DATA_EVICTION             = 0x65,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_DATA_WR_DEP_STALL_CYCLES	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_DATA_WR_DEP_STALL_CYCLES  = 0x81,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_DCACHE_ACCESS	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_DCACHE_ACCESS             = 0x04, \/* L1 *\/$/;"	e	enum:mtk_armv7_perf_types
ARMV7_DCACHE_DEP_STALL_CYCLES	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_DCACHE_DEP_STALL_CYCLES   = 0x61,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_DCACHE_REFILL	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_DCACHE_REFILL             = 0x03, \/* L1 *\/$/;"	e	enum:mtk_armv7_perf_types
ARMV7_DMB_DEP_STALL_CYCLES	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_DMB_DEP_STALL_CYCLES      = 0x86,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_DMB_INST	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_DMB_INST                  = 0x92,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_DREAD	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_DREAD                     = 0x06,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_DSB_INST	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_DSB_INST                  = 0x91,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_DTLB_MISS_DEP_STALL_CYCLES	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_DTLB_MISS_DEP_STALL_CYCLES        = 0x83,$/;"	e	enum:armv7_a9_perf_types
ARMV7_DTLB_REFILL	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_DTLB_REFILL               = 0x05,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_DWRITE	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_DWRITE                    = 0x07,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_EVENT_CNT_TO_CNTx	mach/mt6795/include/mach/pmu_v7.h	171;"	d
ARMV7_EVTSEL_MASK	mach/mt6795/include/mach/pmu_v7.h	200;"	d
ARMV7_EXC_EXECUTED	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_EXC_EXECUTED              = 0x0A,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_EXC_TAKEN	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_EXC_TAKEN                 = 0x09,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_EXT_INTERRUPTS	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_EXT_INTERRUPTS            = 0x93,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_FLAG_C	mach/mt6795/include/mach/pmu_v7.h	211;"	d
ARMV7_FLAG_MASK	mach/mt6795/include/mach/pmu_v7.h	212;"	d
ARMV7_FLAG_P	mach/mt6795/include/mach/pmu_v7.h	210;"	d
ARMV7_FP_EXECUTED_INST	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_FP_EXECUTED_INST          = 0x73,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_ICACHE_DEP_STALL_CYCLES	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_ICACHE_DEP_STALL_CYCLES   = 0x60,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_IFETCH_MISS	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_IFETCH_MISS               = 0x01,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_INSTR_EXECUTED	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_INSTR_EXECUTED            = 0x08,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_INSTR_SPEC	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_INSTR_SPEC                = 0x1B,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_INST_OUT_OF_RENAME_STAGE	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_INST_OUT_OF_RENAME_STAGE  = 0x68,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_INTENC_C	mach/mt6795/include/mach/pmu_v7.h	195;"	d
ARMV7_INTENC_P	mach/mt6795/include/mach/pmu_v7.h	194;"	d
ARMV7_INTENS_C	mach/mt6795/include/mach/pmu_v7.h	189;"	d
ARMV7_INTENS_P	mach/mt6795/include/mach/pmu_v7.h	188;"	d
ARMV7_INTGR_CLK_ENABLED_CYCLES	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_INTGR_CLK_ENABLED_CYCLES  = 0x8A,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_ISB_INST	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_ISB_INST                  = 0x90,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_ISSUE_STAGE_EMPTY	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_ISSUE_STAGE_EMPTY         = 0x67,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_ISSUE_STAGE_NO_INST	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_ISSUE_STAGE_NO_INST       = 0x66,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_ITLB_MISS	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_ITLB_MISS                 = 0x02,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_ITLB_MISS_DEP_STALL_CYCLES	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_ITLB_MISS_DEP_STALL_CYCLES        = 0x82,$/;"	e	enum:armv7_a9_perf_types
ARMV7_JAVA_HW_BYTECODE_EXEC	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_JAVA_HW_BYTECODE_EXEC     = 0x40,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_JAVA_SW_BYTECODE_EXEC	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_JAVA_SW_BYTECODE_EXEC     = 0x41,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_JAZELLE_BRANCH_EXEC	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_JAZELLE_BRANCH_EXEC       = 0x42,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_L1_DCACHE_WB	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_L1_DCACHE_WB              = 0x15,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_L1_ICACHE_ACCESS	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_L1_ICACHE_ACCESS          = 0x14,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_L2_DCACHE_ACCESS	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_L2_DCACHE_ACCESS          = 0x16,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_L2_DCACHE_REFILL	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_L2_DCACHE_REFILL          = 0x17,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_L2_DCACHE_WB	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_L2_DCACHE_WB              = 0x18,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_LD_ST_UNIT_EXECUTED_INST	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_LD_ST_UNIT_EXECUTED_INST  = 0x72,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_MAIN_UNIT_EXECUTED_INST	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_MAIN_UNIT_EXECUTED_INST   = 0x70,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_MEMORY_ERROR	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_MEMORY_ERROR              = 0x1A,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_MEM_ACCESS	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_MEM_ACCESS                = 0x13,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_MICRO_DTLB_MISS_DEP_STALL_CYCLES	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_MICRO_DTLB_MISS_DEP_STALL_CYCLES  = 0x85,$/;"	e	enum:armv7_a9_perf_types
ARMV7_MICRO_ITLB_MISS_DEP_STALL_CYCLES	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_MICRO_ITLB_MISS_DEP_STALL_CYCLES  = 0x84,$/;"	e	enum:armv7_a9_perf_types
ARMV7_NEON_EXECUTED_INST	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_NEON_EXECUTED_INST        = 0x74,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_OVERFLOWED_MASK	mach/mt6795/include/mach/pmu_v7.h	213;"	d
ARMV7_PC_BRANCH_MIS_PRED	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_PC_BRANCH_MIS_PRED        = 0x10,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_PC_BRANCH_PRED	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_PC_BRANCH_PRED            = 0x12,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_PC_IMM_BRANCH	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_PC_IMM_BRANCH             = 0x0D,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_PC_PROC_RETURN	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_PC_PROC_RETURN            = 0x0E,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_PC_WRITE	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_PC_WRITE                  = 0x0C,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_PLD_FULL_DEP_STALL_CYCLES	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_PLD_FULL_DEP_STALL_CYCLES = 0x80,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_PLE_CACHE_LINE_RQST_COMPLETED	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_PLE_CACHE_LINE_RQST_COMPLETED     = 0xA0,$/;"	e	enum:armv7_a9_perf_types
ARMV7_PLE_CACHE_LINE_RQST_SKIPPED	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_PLE_CACHE_LINE_RQST_SKIPPED       = 0xA1,$/;"	e	enum:armv7_a9_perf_types
ARMV7_PLE_FIFO_FLUSH	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_PLE_FIFO_FLUSH            = 0xA2,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_PLE_FIFO_OVERFLOW	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_PLE_FIFO_OVERFLOW         = 0xA4,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_PLE_RQST_COMPLETED	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_PLE_RQST_COMPLETED        = 0xA3,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_PLE_RQST_PROG	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_PLE_RQST_PROG             = 0xA5         $/;"	e	enum:armv7_a9_perf_types
ARMV7_PMNC_C	mach/mt6795/include/mach/pmu_v7.h	156;"	d
ARMV7_PMNC_D	mach/mt6795/include/mach/pmu_v7.h	157;"	d
ARMV7_PMNC_DP	mach/mt6795/include/mach/pmu_v7.h	159;"	d
ARMV7_PMNC_E	mach/mt6795/include/mach/pmu_v7.h	154;"	d
ARMV7_PMNC_MASK	mach/mt6795/include/mach/pmu_v7.h	162;"	d
ARMV7_PMNC_N_MASK	mach/mt6795/include/mach/pmu_v7.h	161;"	d
ARMV7_PMNC_N_SHIFT	mach/mt6795/include/mach/pmu_v7.h	160;"	d
ARMV7_PMNC_P	mach/mt6795/include/mach/pmu_v7.h	155;"	d
ARMV7_PMNC_SW_INCR	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_PMNC_SW_INCR              = 0x00,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_PMNC_X	mach/mt6795/include/mach/pmu_v7.h	158;"	d
ARMV7_PREDICTABLE_FUNCT_RETURNS	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_PREDICTABLE_FUNCT_RETURNS = 0x6E,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_SECOND_UNIT_EXECUTED_INST	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_SECOND_UNIT_EXECUTED_INST = 0x71,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_SELECT_MASK	mach/mt6795/include/mach/pmu_v7.h	205;"	d
ARMV7_STREX_EXECUTED_FAILED	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_STREX_EXECUTED_FAILED     = 0x64,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_STREX_EXECUTED_PASSED	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_STREX_EXECUTED_PASSED     = 0x63,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_TLB_MISS_DEP_STALL_CYCLES	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_TLB_MISS_DEP_STALL_CYCLES = 0x62,        $/;"	e	enum:armv7_a9_perf_types
ARMV7_TTBR_WRITE	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_TTBR_WRITE                = 0x1C,$/;"	e	enum:mtk_armv7_perf_types
ARMV7_UNALIGNED_ACCESS	mach/mt6795/include/mach/pmu_v7.h	/^    ARMV7_UNALIGNED_ACCESS          = 0x0F,$/;"	e	enum:mtk_armv7_perf_types
ARM_DBG_READ	mach/mt6795/mt_dbg.c	36;"	d	file:
ARM_DBG_WRITE	mach/mt6795/mt_dbg.c	40;"	d	file:
ARM_NUM_PMU_ID	mach/mt6795/include/mach/pmu_v7.h	/^    ARM_NUM_PMU_ID,$/;"	e	enum:mtk_arm_perf_pmu_ids
ARM_PMU_ID_CA15	mach/mt6795/include/mach/pmu_v7.h	/^    ARM_PMU_ID_CA15,$/;"	e	enum:mtk_arm_perf_pmu_ids
ARM_PMU_ID_CA5	mach/mt6795/include/mach/pmu_v7.h	/^    ARM_PMU_ID_CA5,$/;"	e	enum:mtk_arm_perf_pmu_ids
ARM_PMU_ID_CA7	mach/mt6795/include/mach/pmu_v7.h	/^    ARM_PMU_ID_CA7,$/;"	e	enum:mtk_arm_perf_pmu_ids
ARM_PMU_ID_CA8	mach/mt6795/include/mach/pmu_v7.h	/^    ARM_PMU_ID_CA8 = 0,$/;"	e	enum:mtk_arm_perf_pmu_ids
ARM_PMU_ID_CA9	mach/mt6795/include/mach/pmu_v7.h	/^    ARM_PMU_ID_CA9,$/;"	e	enum:mtk_arm_perf_pmu_ids
ARRAY_AND_SIZE	mach/mt6795/mt_cpufreq.c	1078;"	d	file:
ARRAY_AND_SIZE	mach/mt6795/mt_cpufreq_64.c	1013;"	d	file:
ARRAY_SIZE	conn_md/include/conn_md_dbg.h	5;"	d
ARRAY_SIZE	conn_md/include/conn_md_dbg.h	6;"	d
ARY_SIZE	mach/mt6795/include/mach/mt_typedefs.h	236;"	d
ASCII_0	masp/asf/crypto/bgn_io.c	19;"	d	file:
ASCII_7	masp/asf/crypto/bgn_io.c	20;"	d	file:
ASCII_9	masp/asf/crypto/bgn_io.c	21;"	d	file:
ASCII_A	masp/asf/crypto/bgn_io.c	22;"	d	file:
ASCII_F	masp/asf/crypto/bgn_io.c	23;"	d	file:
ASCII_MASK	masp/asf/crypto/bgn_io.c	18;"	d	file:
ASCII_W	masp/asf/crypto/bgn_io.c	24;"	d	file:
ASCII_a	masp/asf/crypto/bgn_io.c	25;"	d	file:
ASCII_f	masp/asf/crypto/bgn_io.c	26;"	d	file:
ASSERT	mach/mt6795/include/mach/mt_typedefs.h	210;"	d
ASSERT	mach/mt6795/sbchk_base.c	30;"	d	file:
AS_INT16	mach/mt6795/include/mach/mt_typedefs.h	118;"	d
AS_INT32	mach/mt6795/include/mach/mt_typedefs.h	117;"	d
AS_INT8	mach/mt6795/include/mach/mt_typedefs.h	119;"	d
AS_UINT16	mach/mt6795/include/mach/mt_typedefs.h	122;"	d
AS_UINT32	mach/mt6795/include/mach/mt_typedefs.h	121;"	d
AS_UINT8	mach/mt6795/include/mach/mt_typedefs.h	123;"	d
ATAG_DEVINFO_DATA	mach/mt6795/include/mach/mt_devinfo.h	7;"	d
ATAG_DEVINFO_DATA_SIZE	mach/mt6795/include/mach/mt_devinfo.h	8;"	d
ATAG_DFO_DATA	mach/mt6795/include/mach/dfo_boot.h	7;"	d
ATCASE_2RBD_ALLOW_LEN_CASE1	eemcs/lte_dev_test_lib.h	/^	ATCASE_2RBD_ALLOW_LEN_CASE1,$/;"	e	enum:_rgpd_allowlen_tst_case
ATCASE_2RBD_ALLOW_LEN_CASE2	eemcs/lte_dev_test_lib.h	/^	ATCASE_2RBD_ALLOW_LEN_CASE2,$/;"	e	enum:_rgpd_allowlen_tst_case
ATCASE_2RBD_ALLOW_LEN_STRESS	eemcs/lte_dev_test_lib.h	/^	ATCASE_2RBD_ALLOW_LEN_STRESS,$/;"	e	enum:_rgpd_allowlen_tst_case
ATCASE_3RBD_ALLOW_LEN_CASE1	eemcs/lte_dev_test_lib.h	/^	ATCASE_3RBD_ALLOW_LEN_CASE1,$/;"	e	enum:_rgpd_allowlen_tst_case
ATCASE_3RBD_ALLOW_LEN_CASE2	eemcs/lte_dev_test_lib.h	/^	ATCASE_3RBD_ALLOW_LEN_CASE2,$/;"	e	enum:_rgpd_allowlen_tst_case
ATCASE_3RBD_ALLOW_LEN_SLT	eemcs/lte_dev_test_lib.h	/^	ATCASE_3RBD_ALLOW_LEN_SLT,$/;"	e	enum:_rgpd_allowlen_tst_case
ATCASE_DL_1TBD_LEN_BOUNDARY	eemcs/lte_dev_test_at.h	/^ 	ATCASE_DL_1TBD_LEN_BOUNDARY,$/;"	e	enum:_rx_basic_tst_case
ATCASE_DL_2TBD_EXT_BOUNDARY	eemcs/lte_dev_test_at.h	/^ 	ATCASE_DL_2TBD_EXT_BOUNDARY,$/;"	e	enum:_rx_basic_tst_case
ATCASE_DL_2TBD_LEN_BOUNDARY	eemcs/lte_dev_test_at.h	/^ 	ATCASE_DL_2TBD_LEN_BOUNDARY,$/;"	e	enum:_rx_basic_tst_case
ATCASE_DL_BASIC_RECV	eemcs/lte_dev_test_lib.h	/^	ATCASE_DL_BASIC_RECV,$/;"	e	enum:_tx_basic_tst_case
ATCASE_DL_RANDOM	eemcs/lte_dev_test_at.h	/^ 	ATCASE_DL_RANDOM,$/;"	e	enum:_rx_basic_tst_case
ATCASE_DL_RANDOM_STRESS	eemcs/lte_dev_test_at.h	/^ 	ATCASE_DL_RANDOM_STRESS,$/;"	e	enum:_rx_basic_tst_case
ATCASE_DL_SDIO_SP	eemcs/lte_dev_test_at.h	/^ 	ATCASE_DL_SDIO_SP,$/;"	e	enum:_rx_basic_tst_case
ATCASE_DL_SPECIFIC	eemcs/lte_dev_test_at.h	/^ 	ATCASE_DL_SPECIFIC,$/;"	e	enum:_rx_basic_tst_case
ATCASE_DL_TBD_NUM_BOUNDARY	eemcs/lte_dev_test_at.h	/^ 	ATCASE_DL_TBD_NUM_BOUNDARY,$/;"	e	enum:_rx_basic_tst_case
ATCASE_DL_TGPD_EXT_BOUNDARY	eemcs/lte_dev_test_at.h	/^ 	ATCASE_DL_TGPD_EXT_BOUNDARY,$/;"	e	enum:_rx_basic_tst_case
ATCASE_DL_TGPD_LEN_BOUNDARY	eemcs/lte_dev_test_at.h	/^ 	ATCASE_DL_TGPD_LEN_BOUNDARY,$/;"	e	enum:_rx_basic_tst_case
ATCASE_DL_TGPD_NUM_BOUNDARY	eemcs/lte_dev_test_at.h	/^ 	ATCASE_DL_TGPD_NUM_BOUNDARY = 0x0,$/;"	e	enum:_rx_basic_tst_case
ATCASE_LB_DATA_5A	eemcs/lte_dev_test_lib.h	/^	ATCASE_LB_DATA_5A,$/;"	e	enum:_lb_data_pattern
ATCASE_LB_DATA_A5	eemcs/lte_dev_test_lib.h	/^	ATCASE_LB_DATA_A5,$/;"	e	enum:_lb_data_pattern
ATCASE_LB_DATA_AUTO	eemcs/lte_dev_test_lib.h	/^	ATCASE_LB_DATA_AUTO$/;"	e	enum:_lb_data_pattern
ATCASE_LB_DATA_FRAGMENT	eemcs/lte_dev_test_lib.h	/^	ATCASE_LB_DATA_FRAGMENT,$/;"	e	enum:_lb_data_pattern
ATCASE_LB_DATA_INC	eemcs/lte_dev_test_lib.h	/^	ATCASE_LB_DATA_INC,$/;"	e	enum:_lb_data_pattern
ATCASE_PERF_RX	eemcs/lte_dev_test_at.h	/^	ATCASE_PERF_RX,$/;"	e	enum:_perf_tst_case
ATCASE_PERF_TX	eemcs/lte_dev_test_at.h	/^	ATCASE_PERF_TX = 0,$/;"	e	enum:_perf_tst_case
ATCASE_PERF_TXRX	eemcs/lte_dev_test_at.h	/^	ATCASE_PERF_TXRX,$/;"	e	enum:_perf_tst_case
ATCASE_PERF_TXRX_ACM	eemcs/lte_dev_test_at.h	/^	ATCASE_PERF_TXRX_ACM,$/;"	e	enum:_perf_tst_case
ATCASE_PERF_TXRX_ECM	eemcs/lte_dev_test_at.h	/^	ATCASE_PERF_TXRX_ECM,$/;"	e	enum:_perf_tst_case
ATCASE_PERF_TXRX_EMPTY_ENQ	eemcs/lte_dev_test_at.h	/^	ATCASE_PERF_TXRX_EMPTY_ENQ,$/;"	e	enum:_perf_tst_case
ATCASE_PERF_TXRX_RAND	eemcs/lte_dev_test_at.h	/^	ATCASE_PERF_TXRX_RAND,$/;"	e	enum:_perf_tst_case
ATCASE_PERF_TXRX_UNALIGN	eemcs/lte_dev_test_at.h	/^	ATCASE_PERF_TXRX_UNALIGN,$/;"	e	enum:_perf_tst_case
ATCASE_PERF_TX_DEV_CMP	eemcs/lte_dev_test_at.h	/^	ATCASE_PERF_TX_DEV_CMP,$/;"	e	enum:_perf_tst_case
ATCASE_PERF_TX_HW_LIMIT	eemcs/lte_dev_test_at.h	/^	ATCASE_PERF_TX_HW_LIMIT,$/;"	e	enum:_perf_tst_case
ATCASE_PERF_UL_RAND	eemcs/lte_dev_test_at.h	/^	ATCASE_PERF_UL_RAND,$/;"	e	enum:_perf_tst_case
ATCASE_UL_BASIC_MANY_QUE	eemcs/lte_dev_test_lib.h	/^	ATCASE_UL_BASIC_MANY_QUE,$/;"	e	enum:_tx_basic_tst_case
ATCASE_UL_BASIC_SEND	eemcs/lte_dev_test_lib.h	/^	ATCASE_UL_BASIC_SEND,$/;"	e	enum:_tx_basic_tst_case
ATCASE_UL_BASIC_SEND_RAND	eemcs/lte_dev_test_lib.h	/^	ATCASE_UL_BASIC_SEND_RAND,$/;"	e	enum:_tx_basic_tst_case
ATE_FACTORY_MODE	uart/mt6795/platform_uart.h	75;"	d
ATF_AEE_DEBUG_BUF_LENGTH	aee/common/wdt-atf.c	57;"	d	file:
ATF_LOG_SIZE	aee/ipanic/ipanic.h	196;"	d
ATHIF_CMD_ACK_SIG	eemcs/lte_dev_test_at.h	39;"	d
ATHIF_CMD_AP_MD_OWN_TST	eemcs/lte_dev_test.h	/^    ATHIF_CMD_AP_MD_OWN_TST,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_CFG_SPECIFIC_RGPD_RL	eemcs/lte_dev_test.h	/^	ATHIF_CMD_CFG_SPECIFIC_RGPD_RL,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_CLR_QMU_INTR_INFO	eemcs/lte_dev_test.h	/^	ATHIF_CMD_CLR_QMU_INTR_INFO,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_CTRL_CH_TST	eemcs/lte_dev_test.h	/^	ATHIF_CMD_CTRL_CH_TST,	$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_DL_PERF	eemcs/lte_dev_test.h	/^	ATHIF_CMD_DL_PERF,	$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_DL_SEND_N	eemcs/lte_dev_test.h	/^	ATHIF_CMD_DL_SEND_N,	$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_DL_SEND_RAND_N	eemcs/lte_dev_test.h	/^	ATHIF_CMD_DL_SEND_RAND_N,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_DL_SEND_RAND_STRESS	eemcs/lte_dev_test.h	/^	ATHIF_CMD_DL_SEND_RAND_STRESS,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_EN_AUTO_SLEEP_MD	eemcs/lte_dev_test.h	/^    ATHIF_CMD_EN_AUTO_SLEEP_MD,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_EN_SM_LB_TX_DELAY	eemcs/lte_dev_test.h	/^    ATHIF_CMD_EN_SM_LB_TX_DELAY,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_EXCEPTION_DRV_TST	eemcs/lte_dev_test.h	/^	ATHIF_CMD_EXCEPTION_DRV_TST,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_EXCEPTION_SWITCH_USB_CH_TST	eemcs/lte_dev_test.h	/^    ATHIF_CMD_EXCEPTION_SWITCH_USB_CH_TST,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_GET_CLR_SM_INFO	eemcs/lte_dev_test.h	/^    ATHIF_CMD_GET_CLR_SM_INFO,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_GET_LOCAL_RGPD_RSLT	eemcs/lte_dev_test.h	/^	ATHIF_CMD_GET_LOCAL_RGPD_RSLT,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_GET_LOCAL_TGPD_RSLT	eemcs/lte_dev_test.h	/^	ATHIF_CMD_GET_LOCAL_TGPD_RSLT,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_GET_PKT_CNT	eemcs/lte_dev_test.h	/^	ATHIF_CMD_GET_PKT_CNT,	$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_GET_QMU_INTR_INFO	eemcs/lte_dev_test.h	/^	ATHIF_CMD_GET_QMU_INTR_INFO,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_GET_USB_EVT_CNT	eemcs/lte_dev_test.h	/^    ATHIF_CMD_GET_USB_EVT_CNT,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_GET_USB_IP_INFO	eemcs/lte_dev_test.h	/^	ATHIF_CMD_GET_USB_IP_INFO,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_HD_LEN	eemcs/lte_dev_test_at.h	57;"	d
ATHIF_CMD_HIF_RECONNECT	eemcs/lte_dev_test.h	/^	ATHIF_CMD_HIF_RECONNECT,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_PAUSE_RESUME_DATAFLOW	eemcs/lte_dev_test.h	/^	ATHIF_CMD_PAUSE_RESUME_DATAFLOW,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_PAUSE_RGPD_RL	eemcs/lte_dev_test.h	/^	ATHIF_CMD_PAUSE_RGPD_RL,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_PREPARE_CS_TST_RGPD	eemcs/lte_dev_test.h	/^	ATHIF_CMD_PREPARE_CS_TST_RGPD,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_PREPARE_CS_TST_TGPD	eemcs/lte_dev_test.h	/^	ATHIF_CMD_PREPARE_CS_TST_TGPD,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_PREPARE_IOC_RGPD	eemcs/lte_dev_test.h	/^	ATHIF_CMD_PREPARE_IOC_RGPD,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_PREPARE_IOC_TGPD	eemcs/lte_dev_test.h	/^	ATHIF_CMD_PREPARE_IOC_TGPD,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_PREPARE_MSD_RGPD	eemcs/lte_dev_test.h	/^	ATHIF_CMD_PREPARE_MSD_RGPD,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_PREPARE_RGPD	eemcs/lte_dev_test.h	/^	ATHIF_CMD_PREPARE_RGPD,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_READ_MEM	eemcs/lte_dev_test.h	/^	ATHIF_CMD_READ_MEM,	$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_RECONFIG_USB_EP	eemcs/lte_dev_test.h	/^	ATHIF_CMD_RECONFIG_USB_EP,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_SEL_SUSPEND_TST	eemcs/lte_dev_test.h	/^    ATHIF_CMD_SEL_SUSPEND_TST,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_SET_BUF_OFFSET	eemcs/lte_dev_test.h	/^	ATHIF_CMD_SET_BUF_OFFSET,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_SET_CS_LEN	eemcs/lte_dev_test.h	/^	ATHIF_CMD_SET_CS_LEN,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_SET_FWD_MD	eemcs/lte_dev_test.h	/^	ATHIF_CMD_SET_FWD_MD,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_SET_LB_QUE_MAP_TBL	eemcs/lte_dev_test.h	/^	ATHIF_CMD_SET_LB_QUE_MAP_TBL,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_SET_LB_TYPE	eemcs/lte_dev_test.h	/^	ATHIF_CMD_SET_LB_TYPE,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_SET_RGPD_FROMAT	eemcs/lte_dev_test.h	/^	ATHIF_CMD_SET_RGPD_FROMAT,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_SET_RGPD_RL_MD	eemcs/lte_dev_test.h	/^	ATHIF_CMD_SET_RGPD_RL_MD = 0,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_SET_SIG	eemcs/lte_dev_test_at.h	37;"	d
ATHIF_CMD_SET_STOPQ_TIME	eemcs/lte_dev_test.h	/^	ATHIF_CMD_SET_STOPQ_TIME,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_SET_TGPD_FROMAT	eemcs/lte_dev_test.h	/^	ATHIF_CMD_SET_TGPD_FROMAT,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_SET_USB_SPEED	eemcs/lte_dev_test.h	/^    ATHIF_CMD_SET_USB_SPEED,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_SET_USB_SWRST	eemcs/lte_dev_test.h	/^    ATHIF_CMD_SET_USB_SWRST,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_SET_WDT	eemcs/lte_dev_test.h	/^    ATHIF_CMD_SET_WDT,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_U2_LPM_REMOTE_WK_RAND_TST	eemcs/lte_dev_test.h	/^    ATHIF_CMD_U2_LPM_REMOTE_WK_RAND_TST,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_U2_LPM_REMOTE_WK_TST	eemcs/lte_dev_test.h	/^    ATHIF_CMD_U2_LPM_REMOTE_WK_TST,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_U3_DEV_NOTIFY	eemcs/lte_dev_test.h	/^    ATHIF_CMD_U3_DEV_NOTIFY,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_U3_DEV_REQ_UX_TST	eemcs/lte_dev_test.h	/^    ATHIF_CMD_U3_DEV_REQ_UX_TST,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_U3_LB_DEV_UX_EXIT_TYPE	eemcs/lte_dev_test.h	/^    ATHIF_CMD_U3_LB_DEV_UX_EXIT_TYPE,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_USB_ENTER_SM	eemcs/lte_dev_test.h	/^    ATHIF_CMD_USB_ENTER_SM,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_USB_REMOTE_WK_TST	eemcs/lte_dev_test.h	/^    ATHIF_CMD_USB_REMOTE_WK_TST,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_USB_SET_EP0_DMA	eemcs/lte_dev_test.h	/^	ATHIF_CMD_USB_SET_EP0_DMA,$/;"	e	enum:_athif_cmd_code
ATHIF_CMD_WRITE_MEM	eemcs/lte_dev_test.h	/^	ATHIF_CMD_WRITE_MEM,$/;"	e	enum:_athif_cmd_code
ATHIF_FWD_CMP_DATA	eemcs/lte_dev_test_at.h	/^	ATHIF_FWD_CMP_DATA,$/;"	e	enum:_athif_fwd_mode
ATHIF_FWD_FREE_ONLY	eemcs/lte_dev_test_at.h	/^	ATHIF_FWD_FREE_ONLY = 0,$/;"	e	enum:_athif_fwd_mode
ATHIF_FWD_LOOPBACK	eemcs/lte_dev_test_at.h	/^	ATHIF_FWD_LOOPBACK,$/;"	e	enum:_athif_fwd_mode
ATHIF_GET_RSLT_SIG	eemcs/lte_dev_test_at.h	40;"	d
ATHIF_GPD_ACM	eemcs/lte_dev_test_at.h	/^	ATHIF_GPD_ACM,$/;"	e	enum:_athif_gpd_type
ATHIF_GPD_ECM	eemcs/lte_dev_test_at.h	/^	ATHIF_GPD_ECM,$/;"	e	enum:_athif_gpd_type
ATHIF_GPD_GENERIC	eemcs/lte_dev_test_at.h	/^	ATHIF_GPD_GENERIC = 0,$/;"	e	enum:_athif_gpd_type
ATHIF_GPD_MSD	eemcs/lte_dev_test_at.h	/^	ATHIF_GPD_MSD,$/;"	e	enum:_athif_gpd_type
ATHIF_LB_TGPD_ACM	eemcs/lte_dev_test_at.h	/^	ATHIF_LB_TGPD_ACM,$/;"	e	enum:_athif_lb_tgpd_md
ATHIF_LB_TGPD_DIRECT	eemcs/lte_dev_test_at.h	/^	ATHIF_LB_TGPD_DIRECT = 0,$/;"	e	enum:_athif_lb_tgpd_md
ATHIF_LB_TGPD_ECM	eemcs/lte_dev_test_at.h	/^	ATHIF_LB_TGPD_ECM,$/;"	e	enum:_athif_lb_tgpd_md
ATHIF_LB_TGPD_EMPTY_ENQ	eemcs/lte_dev_test_at.h	/^	ATHIF_LB_TGPD_EMPTY_ENQ,$/;"	e	enum:_athif_lb_tgpd_md
ATHIF_LB_TGPD_MSD	eemcs/lte_dev_test_at.h	/^	ATHIF_LB_TGPD_MSD,$/;"	e	enum:_athif_lb_tgpd_md
ATHIF_LB_TGPD_RANDOM	eemcs/lte_dev_test_at.h	/^	ATHIF_LB_TGPD_RANDOM,$/;"	e	enum:_athif_lb_tgpd_md
ATHIF_LB_TGPD_SPECIFIC	eemcs/lte_dev_test_at.h	/^	ATHIF_LB_TGPD_SPECIFIC,$/;"	e	enum:_athif_lb_tgpd_md
ATHIF_MAX_RBD_NUM	eemcs/lte_dev_test_at.h	142;"	d
ATHIF_MAX_TBD_NUM	eemcs/lte_dev_test_at.h	143;"	d
ATHIF_RGPD_ACM	eemcs/lte_dev_test_at.h	/^    ATHIF_RGPD_ACM,$/;"	e	enum:_athif_rld_rgpd_md
ATHIF_RGPD_BASIC	eemcs/lte_dev_test_at.h	/^    ATHIF_RGPD_BASIC = 0,$/;"	e	enum:_athif_rld_rgpd_md
ATHIF_RGPD_BUF_MISALIGN	eemcs/lte_dev_test_at.h	/^    ATHIF_RGPD_BUF_MISALIGN,$/;"	e	enum:_athif_rld_rgpd_md
ATHIF_RGPD_BYPASS	eemcs/lte_dev_test_at.h	/^    ATHIF_RGPD_BYPASS,$/;"	e	enum:_athif_rld_rgpd_md
ATHIF_RGPD_ECM	eemcs/lte_dev_test_at.h	/^    ATHIF_RGPD_ECM,$/;"	e	enum:_athif_rld_rgpd_md
ATHIF_RGPD_MSD	eemcs/lte_dev_test_at.h	/^    ATHIF_RGPD_MSD,$/;"	e	enum:_athif_rld_rgpd_md
ATHIF_RGPD_RANDOM	eemcs/lte_dev_test_at.h	/^    ATHIF_RGPD_RANDOM,$/;"	e	enum:_athif_rld_rgpd_md
ATHIF_RGPD_RANDOM_W_BPS	eemcs/lte_dev_test_at.h	/^    ATHIF_RGPD_RANDOM_W_BPS,$/;"	e	enum:_athif_rld_rgpd_md
ATHIF_RGPD_RANDOM_W_BPS_IOC	eemcs/lte_dev_test_at.h	/^    ATHIF_RGPD_RANDOM_W_BPS_IOC,$/;"	e	enum:_athif_rld_rgpd_md
ATHIF_RGPD_SPECIFIC	eemcs/lte_dev_test_at.h	/^    ATHIF_RGPD_SPECIFIC,$/;"	e	enum:_athif_rld_rgpd_md
ATHIF_RGPD_TCM	eemcs/lte_dev_test_at.h	/^    ATHIF_RGPD_TCM,$/;"	e	enum:_athif_rld_rgpd_md
ATHIF_STATUS_HD_LEN	eemcs/lte_dev_test_at.h	58;"	d
ATHIF_STOP_SIG	eemcs/lte_dev_test_at.h	38;"	d
ATM_CPU_LIMIT	mach/mt6795/include/mach/mt_thermal.h	/^    ATM_CPU_LIMIT,$/;"	e	enum:__anon69
ATM_GPU_LIMIT	mach/mt6795/include/mach/mt_thermal.h	/^    ATM_GPU_LIMIT,$/;"	e	enum:__anon69
ATTR_DEFAULT	masp/asf/asf_inc/sec_cfg_common.h	/^    ATTR_DEFAULT                = 0x33333333,   \/* 3333 *\/ $/;"	e	enum:__anon478
ATTR_DISABLE_IMG_CHECK	masp/asf/asf_inc/sec_cfg_common.h	/^    ATTR_DISABLE_IMG_CHECK      = 0x44444444    \/* DDDD *\/$/;"	e	enum:__anon478
ATTR_SBOOT_DISABLE	masp/asf/asf_inc/sec_boot.h	9;"	d
ATTR_SBOOT_ENABLE	masp/asf/asf_inc/sec_boot.h	10;"	d
ATTR_SBOOT_ONLY_ENABLE_ON_SCHIP	masp/asf/asf_inc/sec_boot.h	11;"	d
ATTR_SEC_IMG_COMPLETE	masp/asf/asf_inc/sec_cfg_common.h	/^    ATTR_SEC_IMG_COMPLETE       = 0x43434343,   \/* CCCC *\/ $/;"	e	enum:__anon476
ATTR_SEC_IMG_FORCE_UPDATE	masp/asf/asf_inc/sec_cfg_common.h	/^    ATTR_SEC_IMG_FORCE_UPDATE   = 0x46464646    \/* FFFF *\/$/;"	e	enum:__anon476
ATTR_SEC_IMG_INCOMPLETE	masp/asf/asf_inc/sec_cfg_common.h	/^    ATTR_SEC_IMG_INCOMPLETE     = 0x49494949,   \/* IIII *\/$/;"	e	enum:__anon476
ATTR_SEC_IMG_UPDATE	masp/asf/asf_inc/sec_cfg_common.h	/^    ATTR_SEC_IMG_UPDATE         = 0x10,         \/* only used in FlashTool *\/$/;"	e	enum:__anon476
ATTR_SUSBDL_DISABLE	masp/asf/asf_inc/sec_usbdl.h	8;"	d
ATTR_SUSBDL_ENABLE	masp/asf/asf_inc/sec_usbdl.h	9;"	d
ATTR_SUSBDL_ONLY_ENABLE_ON_SCHIP	masp/asf/asf_inc/sec_usbdl.h	10;"	d
AT_CMD_ACK	eemcs/lte_dev_test_at.h	/^	AT_CMD_ACK,$/;"	e	enum:_athif_req
AT_CMD_ACK_BUSY	eemcs/lte_dev_test_at.h	/^	AT_CMD_ACK_BUSY,$/;"	e	enum:_athif_ack_st
AT_CMD_ACK_FAIL	eemcs/lte_dev_test_at.h	/^	AT_CMD_ACK_FAIL,$/;"	e	enum:_athif_ack_st
AT_CMD_ACK_READY_SUCCESS	eemcs/lte_dev_test_at.h	/^	AT_CMD_ACK_READY_SUCCESS = 0 ,$/;"	e	enum:_athif_ack_st
AT_CMD_SET	eemcs/lte_dev_test_at.h	/^	AT_CMD_SET = 0,$/;"	e	enum:_athif_req
AT_GET_RESULT	eemcs/lte_dev_test_at.h	/^	AT_GET_RESULT,$/;"	e	enum:_athif_req
AT_PKT_HEADER	eemcs/lte_dev_test_at.h	/^} AT_PKT_HEADER, *PAT_PKT_HEADER;$/;"	t	typeref:struct:_AT_PKT_HEADER
AT_STOP	eemcs/lte_dev_test_at.h	/^	AT_STOP,$/;"	e	enum:_athif_req
AUDIOSYS_BASE	mach/mt6795/include/mach/mt_reg_base.h	503;"	d
AUDIO_AMP_CONTROL_COMMAND	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^enum AUDIO_AMP_CONTROL_COMMAND{$/;"	g
AUDIO_AMP_CONTROL_COMMAND	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^enum AUDIO_AMP_CONTROL_COMMAND{$/;"	g
AUDIO_BASE	mach/mt6795/include/mach/mt_reg_base.h	233;"	d
AUDIO_ECODEC_CONTROL_COMMAND	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^enum AUDIO_ECODEC_CONTROL_COMMAND$/;"	g
AUDIO_ECODEC_CONTROL_COMMAND	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^enum AUDIO_ECODEC_CONTROL_COMMAND$/;"	g
AUDIO_TOP_CON0	mach/mt6795/include/mach/mt_clkmgr.h	135;"	d
AUD_AMP_GET_AMPGAIN	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^    AUD_AMP_GET_AMPGAIN,$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
AUD_AMP_GET_AMPGAIN	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^    AUD_AMP_GET_AMPGAIN,$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
AUD_AMP_GET_CTRP_BITS	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^    AUD_AMP_GET_CTRP_BITS,$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
AUD_AMP_GET_CTRP_BITS	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^    AUD_AMP_GET_CTRP_BITS,$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
AUD_AMP_GET_CTRP_NUM	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^    AUD_AMP_GET_CTRP_NUM ,$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
AUD_AMP_GET_CTRP_NUM	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^    AUD_AMP_GET_CTRP_NUM ,$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
AUD_AMP_GET_CTRP_TABLE	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^    AUD_AMP_GET_CTRP_TABLE,$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
AUD_AMP_GET_CTRP_TABLE	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^    AUD_AMP_GET_CTRP_TABLE,$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
AUD_AMP_GET_REGISTER	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^    AUD_AMP_GET_REGISTER,$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
AUD_AMP_GET_REGISTER	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^    AUD_AMP_GET_REGISTER,$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
AUD_AMP_SET_AMPGAIN	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^    AUD_AMP_SET_AMPGAIN,  \/\/ gain is use for low 24bits as external amp , device should base on control point set to AMPLL_CON0_REG$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
AUD_AMP_SET_AMPGAIN	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^    AUD_AMP_SET_AMPGAIN,  \/\/ gain is use for low 24bits as external amp , device should base on control point set to AMPLL_CON0_REG$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
AUD_AMP_SET_MODE	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^    AUD_AMP_SET_MODE,$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
AUD_AMP_SET_MODE	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^    AUD_AMP_SET_MODE,$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
AUD_AMP_SET_REGISTER	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^    AUD_AMP_SET_REGISTER,$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
AUD_AMP_SET_REGISTER	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^    AUD_AMP_SET_REGISTER,$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
AUD_CG	mach/mt6795/mt_clkmgr.c	3362;"	d	file:
AUD_CG	mach/mt6795/mt_clkmgr_64.c	3038;"	d	file:
AUD_PWR_STA_MASK	mach/mt6795/mt_spm_mtcmos.c	935;"	d	file:
AUD_PWR_STA_MASK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	47;"	d	file:
AUD_SRAM_ACK	mach/mt6795/mt_spm_mtcmos.c	974;"	d	file:
AUD_SRAM_ACK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	78;"	d	file:
AUTOEXT	eemcs/lte_dev_test_lib.h	6;"	d
AUTOEXT	eemcs/lte_dev_test_lib.h	8;"	d
AUTOSTOPENABLE	mach/mt6795/mt_ptp2.c	/^    unsigned int AUTOSTOPENABLE;$/;"	m	struct:ptp2_data	file:
AUTO_STOP_BYPASS_ENABLE	mach/mt6795/include/mach/mt_ptp2_64.h	/^    unsigned int AUTO_STOP_BYPASS_ENABLE; \/\/3:3$/;"	m	struct:PTP2_data
AUXADC_BASE	mach/mt6795/include/mach/mt_reg_base.h	176;"	d
AUXADC_BASE_2	mach/mt6795/include/mach/mt_thermal.h	30;"	d
AUXADC_BASE_2	mach/mt6795/include/mach/mt_thermal.h	37;"	d
AUXADC_CHANNEL_MASK	mach/mt6795/include/mach/pmic_mt6325_sw.h	16;"	d
AUXADC_CHANNEL_MASK	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	20;"	d
AUXADC_CHANNEL_SHIFT	mach/mt6795/include/mach/pmic_mt6325_sw.h	17;"	d
AUXADC_CHANNEL_SHIFT	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	21;"	d
AUXADC_CHIP_MASK	mach/mt6795/include/mach/pmic_mt6325_sw.h	18;"	d
AUXADC_CHIP_MASK	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	22;"	d
AUXADC_CHIP_SHIFT	mach/mt6795/include/mach/pmic_mt6325_sw.h	19;"	d
AUXADC_CHIP_SHIFT	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	23;"	d
AUXADC_CON0_P	mach/mt6795/include/mach/mt_thermal.h	67;"	d
AUXADC_CON0_V	mach/mt6795/include/mach/mt_thermal.h	47;"	d
AUXADC_CON1_CLR_P	mach/mt6795/include/mach/mt_thermal.h	70;"	d
AUXADC_CON1_CLR_V	mach/mt6795/include/mach/mt_thermal.h	50;"	d
AUXADC_CON1_P	mach/mt6795/include/mach/mt_thermal.h	68;"	d
AUXADC_CON1_SET_P	mach/mt6795/include/mach/mt_thermal.h	69;"	d
AUXADC_CON1_SET_V	mach/mt6795/include/mach/mt_thermal.h	49;"	d
AUXADC_CON1_V	mach/mt6795/include/mach/mt_thermal.h	48;"	d
AUXADC_CON2_P	mach/mt6795/include/mach/mt_thermal.h	71;"	d
AUXADC_CON2_V	mach/mt6795/include/mach/mt_thermal.h	51;"	d
AUXADC_DAT0_P	mach/mt6795/include/mach/mt_thermal.h	73;"	d
AUXADC_DAT0_V	mach/mt6795/include/mach/mt_thermal.h	53;"	d
AUXADC_DAT10_P	mach/mt6795/include/mach/mt_thermal.h	83;"	d
AUXADC_DAT10_V	mach/mt6795/include/mach/mt_thermal.h	63;"	d
AUXADC_DAT11_P	mach/mt6795/include/mach/mt_thermal.h	84;"	d
AUXADC_DAT11_V	mach/mt6795/include/mach/mt_thermal.h	64;"	d
AUXADC_DAT1_P	mach/mt6795/include/mach/mt_thermal.h	74;"	d
AUXADC_DAT1_V	mach/mt6795/include/mach/mt_thermal.h	54;"	d
AUXADC_DAT2_P	mach/mt6795/include/mach/mt_thermal.h	75;"	d
AUXADC_DAT2_V	mach/mt6795/include/mach/mt_thermal.h	55;"	d
AUXADC_DAT3_P	mach/mt6795/include/mach/mt_thermal.h	76;"	d
AUXADC_DAT3_V	mach/mt6795/include/mach/mt_thermal.h	56;"	d
AUXADC_DAT4_P	mach/mt6795/include/mach/mt_thermal.h	77;"	d
AUXADC_DAT4_V	mach/mt6795/include/mach/mt_thermal.h	57;"	d
AUXADC_DAT5_P	mach/mt6795/include/mach/mt_thermal.h	78;"	d
AUXADC_DAT5_V	mach/mt6795/include/mach/mt_thermal.h	58;"	d
AUXADC_DAT6_P	mach/mt6795/include/mach/mt_thermal.h	79;"	d
AUXADC_DAT6_V	mach/mt6795/include/mach/mt_thermal.h	59;"	d
AUXADC_DAT7_P	mach/mt6795/include/mach/mt_thermal.h	80;"	d
AUXADC_DAT7_V	mach/mt6795/include/mach/mt_thermal.h	60;"	d
AUXADC_DAT8_P	mach/mt6795/include/mach/mt_thermal.h	81;"	d
AUXADC_DAT8_V	mach/mt6795/include/mach/mt_thermal.h	61;"	d
AUXADC_DAT9_P	mach/mt6795/include/mach/mt_thermal.h	82;"	d
AUXADC_DAT9_V	mach/mt6795/include/mach/mt_thermal.h	62;"	d
AUXADC_MISC_P	mach/mt6795/include/mach/mt_thermal.h	86;"	d
AUXADC_MISC_V	mach/mt6795/include/mach/mt_thermal.h	65;"	d
AUXADC_USER_MASK	mach/mt6795/include/mach/pmic_mt6325_sw.h	20;"	d
AUXADC_USER_MASK	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	24;"	d
AUXADC_USER_SHIFT	mach/mt6795/include/mach/pmic_mt6325_sw.h	21;"	d
AUXADC_USER_SHIFT	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	25;"	d
AUX_ADCVIN0_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_ADCVIN0_AP,$/;"	e	enum:__anon19
AUX_ADCVIN0_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_ADCVIN0_AP,$/;"	e	enum:__anon29
AUX_ADCVIN0_GPS	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_ADCVIN0_GPS = 	0x208$/;"	e	enum:__anon19
AUX_ADCVIN0_GPS	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_ADCVIN0_GPS = 	0x208$/;"	e	enum:__anon29
AUX_ADCVIN0_MD	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_ADCVIN0_MD = 	0x107,$/;"	e	enum:__anon19
AUX_ADCVIN0_MD	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_ADCVIN0_MD = 	0x107,$/;"	e	enum:__anon29
AUX_BATON_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_BATON_AP,$/;"	e	enum:__anon19
AUX_BATON_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_BATON_AP,$/;"	e	enum:__anon29
AUX_BATSNS_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_BATSNS_AP = 	0x010,$/;"	e	enum:__anon19
AUX_BATSNS_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_BATSNS_AP = 	0x010,$/;"	e	enum:__anon29
AUX_HP_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_HP_AP = 		0x009,$/;"	e	enum:__anon19
AUX_HP_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_HP_AP = 		0x009,$/;"	e	enum:__anon29
AUX_ISENSE_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_ISENSE_AP,$/;"	e	enum:__anon19
AUX_ISENSE_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_ISENSE_AP,$/;"	e	enum:__anon29
AUX_M3_REF_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_M3_REF_AP,   $/;"	e	enum:__anon19
AUX_M3_REF_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_M3_REF_AP,   $/;"	e	enum:__anon29
AUX_SPK_ISENSE_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_SPK_ISENSE_AP,$/;"	e	enum:__anon19
AUX_SPK_ISENSE_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_SPK_ISENSE_AP,$/;"	e	enum:__anon29
AUX_SPK_THR_I_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_SPK_THR_I_AP,$/;"	e	enum:__anon19
AUX_SPK_THR_I_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_SPK_THR_I_AP,$/;"	e	enum:__anon29
AUX_SPK_THR_V_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_SPK_THR_V_AP,$/;"	e	enum:__anon19
AUX_SPK_THR_V_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_SPK_THR_V_AP,$/;"	e	enum:__anon29
AUX_TSENSE_31_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_TSENSE_31_AP = 	0x004,$/;"	e	enum:__anon19
AUX_TSENSE_31_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_TSENSE_31_AP = 	0x004,$/;"	e	enum:__anon29
AUX_TSENSE_31_MD	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_TSENSE_31_MD = 	0x104,$/;"	e	enum:__anon19
AUX_TSENSE_31_MD	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_TSENSE_31_MD = 	0x104,$/;"	e	enum:__anon29
AUX_TSENSE_32_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_TSENSE_32_AP,$/;"	e	enum:__anon19
AUX_TSENSE_32_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_TSENSE_32_AP,$/;"	e	enum:__anon29
AUX_TSENSE_32_MD	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_TSENSE_32_MD =	0x114,$/;"	e	enum:__anon19
AUX_TSENSE_32_MD	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_TSENSE_32_MD =	0x114,$/;"	e	enum:__anon29
AUX_USER_MAX	mach/mt6795/include/mach/pmic_mt6325_sw.h	/^	AUX_USER_MAX	$/;"	e	enum:__anon70
AUX_USER_MAX	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	/^	AUX_USER_MAX	$/;"	e	enum:__anon92
AUX_VACCDET_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_VACCDET_AP,$/;"	e	enum:__anon19
AUX_VACCDET_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_VACCDET_AP,$/;"	e	enum:__anon29
AUX_VADAPTOR_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_VADAPTOR_AP =	0x027,        $/;"	e	enum:__anon19
AUX_VADAPTOR_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_VADAPTOR_AP =	0x027,        $/;"	e	enum:__anon29
AUX_VBIF_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_VBIF_AP,$/;"	e	enum:__anon19
AUX_VBIF_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_VBIF_AP,$/;"	e	enum:__anon29
AUX_VCHRIN_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_VCHRIN_AP,$/;"	e	enum:__anon19
AUX_VCHRIN_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_VCHRIN_AP,$/;"	e	enum:__anon29
AUX_VISMPS_1_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_VISMPS_1_AP,$/;"	e	enum:__anon19
AUX_VISMPS_1_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_VISMPS_1_AP,$/;"	e	enum:__anon29
AUX_VISMPS_2_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_VISMPS_2_AP,$/;"	e	enum:__anon19
AUX_VISMPS_2_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_VISMPS_2_AP,$/;"	e	enum:__anon29
AUX_VUSB_AP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	AUX_VUSB_AP,$/;"	e	enum:__anon19
AUX_VUSB_AP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	AUX_VUSB_AP,$/;"	e	enum:__anon29
AVC_MV_BASE	mach/mt6795/include/mach/mt_reg_base.h	455;"	d
AVC_VLD_BASE	mach/mt6795/include/mach/mt_reg_base.h	452;"	d
AXI_ADR_CHK_EN	mach/mt6795/include/mach/emi_mpu.h	/^    AXI_ADR_CHK_EN = 16,$/;"	e	enum:__anon82
AXI_ADR_VIO	mach/mt6795/include/mach/emi_mpu.h	/^    AXI_ADR_VIO = 28,$/;"	e	enum:__anon82
AXI_LOCK_CHK_EN	mach/mt6795/include/mach/emi_mpu.h	/^    AXI_LOCK_CHK_EN = 17,$/;"	e	enum:__anon82
AXI_LOCK_ISSUE	mach/mt6795/include/mach/emi_mpu.h	/^    AXI_LOCK_ISSUE = 29,$/;"	e	enum:__anon82
AXI_NON_ALIGN_CHK_EN	mach/mt6795/include/mach/emi_mpu.h	/^    AXI_NON_ALIGN_CHK_EN = 18,$/;"	e	enum:__anon82
AXI_NON_ALIGN_CHK_MST	mach/mt6795/include/mach/emi_mpu.h	/^    AXI_NON_ALIGN_CHK_MST = 20,$/;"	e	enum:__anon82
AXI_NON_ALIGN_ISSUE	mach/mt6795/include/mach/emi_mpu.h	/^    AXI_NON_ALIGN_ISSUE = 30$/;"	e	enum:__anon82
AXI_VIO_CLR	mach/mt6795/include/mach/emi_mpu.h	/^    AXI_VIO_CLR = 24,$/;"	e	enum:__anon82
AXI_VIO_ID	mach/mt6795/include/mach/emi_mpu.h	/^    AXI_VIO_ID = 0,$/;"	e	enum:__anon82
AXI_VIO_WR	mach/mt6795/include/mach/emi_mpu.h	/^    AXI_VIO_WR = 27,$/;"	e	enum:__anon82
A_F	masp/asf/core/alg_aes_so.c	58;"	d	file:
A_R	masp/asf/core/alg_aes_so.c	81;"	d	file:
Addr	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int Addr;   $/;"	m	struct:__anon199
Addr	mach/mt6795/include/mach/camera_sysram.h	/^    unsigned long       Addr; \/\/ In\/Out : address$/;"	m	struct:__anon143
Addr	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32 const                   Addr;$/;"	m	struct:__anon126
Alignment	mach/mt6795/include/mach/camera_sysram.h	/^    unsigned long       Alignment;$/;"	m	struct:__anon143
AllocatedSize	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32                 AllocatedSize[SYSRAM_USER_AMOUNT];$/;"	m	struct:__anon123
AllocatedTbl	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32                 AllocatedTbl;$/;"	m	struct:__anon123
AllowTurboMode	mach/mt6795/mt_cpufreq_64.c	/^unsigned int AllowTurboMode = 0;$/;"	v
Attributes	eemcs/eemcs_fs_ut.c	/^        __packed char               Attributes;$/;"	m	struct:__anon324	file:
AudDrv_btcvsd_dmamask	mach/mt6795/mt_devs.c	/^static u64        AudDrv_btcvsd_dmamask      = 0xffffffffUL;$/;"	v	file:
AudDrv_device	mach/mt6795/mt_devs.c	/^static struct platform_device AudDrv_device = {$/;"	v	typeref:struct:platform_device	file:
AudDrv_device2	mach/mt6795/mt_devs.c	/^static struct platform_device AudDrv_device2 = {$/;"	v	typeref:struct:platform_device	file:
AudDrv_dmamask	mach/mt6795/mt_devs.c	/^static u64        AudDrv_dmamask      = 0xffffffffUL;$/;"	v	file:
AudioAMPDevice_Resume	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^void AudioAMPDevice_Resume(void)$/;"	f
AudioAMPDevice_Resume	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^void AudioAMPDevice_Resume(void)$/;"	f
AudioAMPDevice_SpeakerLouderClose	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^void AudioAMPDevice_SpeakerLouderClose(void)$/;"	f
AudioAMPDevice_SpeakerLouderClose	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^void AudioAMPDevice_SpeakerLouderClose(void)$/;"	f
AudioAMPDevice_SpeakerLouderOpen	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^void AudioAMPDevice_SpeakerLouderOpen(void)$/;"	f
AudioAMPDevice_SpeakerLouderOpen	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^void AudioAMPDevice_SpeakerLouderOpen(void)$/;"	f
AudioAMPDevice_Suspend	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^void AudioAMPDevice_Suspend(void)$/;"	f
AudioAMPDevice_Suspend	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^void AudioAMPDevice_Suspend(void)$/;"	f
AudioAMPDevice_mute	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^void AudioAMPDevice_mute(void)$/;"	f
AudioAMPDevice_mute	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^void AudioAMPDevice_mute(void)$/;"	f
Audio_eamp_command	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^int Audio_eamp_command(unsigned int type, unsigned long args, unsigned int count)$/;"	f
Audio_eamp_command	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^int Audio_eamp_command(unsigned int type, unsigned long args, unsigned int count)$/;"	f
B68351B	mach/mt6795/include/mach/mt_typedefs.h	244;"	d
B68351D	mach/mt6795/include/mach/mt_typedefs.h	245;"	d
B68351E	mach/mt6795/include/mach/mt_typedefs.h	246;"	d
BACKLIGHT_LEVEL_PWM_256_SUPPORT	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.c	13;"	d	file:
BACKLIGHT_LEVEL_PWM_256_SUPPORT	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.c	13;"	d	file:
BACKLIGHT_LEVEL_PWM_64_FIFO_MODE_SUPPORT	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.c	12;"	d	file:
BACKLIGHT_LEVEL_PWM_64_FIFO_MODE_SUPPORT	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.c	12;"	d	file:
BACKLIGHT_LEVEL_PWM_MODE_CONFIG	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.c	15;"	d	file:
BACKLIGHT_LEVEL_PWM_MODE_CONFIG	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.c	15;"	d	file:
BASE_ADDR_CISCC	eemcs/sdio_reg_fw_side.h	21;"	d
BASE_COUNT	mach/mt6795/include/mach/mt_hotplug_strategy.h	/^    BASE_COUNT$/;"	e	enum:__anon132
BASE_OP	mach/mt6795/mt_ptp.c	2778;"	d	file:
BASE_OP	mach/mt6795/mt_ptp_64.c	2833;"	d	file:
BASE_PERF_SERV	mach/mt6795/include/mach/mt_hotplug_strategy.h	/^    BASE_PERF_SERV = 0,$/;"	e	enum:__anon132
BATTERY_AVERAGE_DATA_NUMBER	mach/mt6795/hiau_ml/power/cust_charging.h	38;"	d
BATTERY_AVERAGE_DATA_NUMBER	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	38;"	d
BATTERY_AVERAGE_SIZE	mach/mt6795/hiau_ml/power/cust_charging.h	39;"	d
BATTERY_AVERAGE_SIZE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	39;"	d
BATTERY_ID_CHANNEL_NUM	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	76;"	d
BATTERY_ID_CHANNEL_NUM	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	76;"	d
BATTERY_OC_LEVEL	mach/mt6795/include/mach/upmu_sw.h	/^} BATTERY_OC_LEVEL;$/;"	t	typeref:enum:BATTERY_OC_LEVEL_TAG
BATTERY_OC_LEVEL_0	mach/mt6795/include/mach/upmu_sw.h	/^    BATTERY_OC_LEVEL_0 = 0,$/;"	e	enum:BATTERY_OC_LEVEL_TAG
BATTERY_OC_LEVEL_1	mach/mt6795/include/mach/upmu_sw.h	/^    BATTERY_OC_LEVEL_1 = 1    $/;"	e	enum:BATTERY_OC_LEVEL_TAG
BATTERY_OC_LEVEL_TAG	mach/mt6795/include/mach/upmu_sw.h	/^typedef enum BATTERY_OC_LEVEL_TAG $/;"	g
BATTERY_OC_PRIO	mach/mt6795/include/mach/upmu_sw.h	/^} BATTERY_OC_PRIO;$/;"	t	typeref:enum:BATTERY_OC_PRIO_TAG
BATTERY_OC_PRIO_CPU_B	mach/mt6795/include/mach/upmu_sw.h	/^    BATTERY_OC_PRIO_CPU_B      = 0,$/;"	e	enum:BATTERY_OC_PRIO_TAG
BATTERY_OC_PRIO_CPU_L	mach/mt6795/include/mach/upmu_sw.h	/^    BATTERY_OC_PRIO_CPU_L      = 1,$/;"	e	enum:BATTERY_OC_PRIO_TAG
BATTERY_OC_PRIO_GPU	mach/mt6795/include/mach/upmu_sw.h	/^    BATTERY_OC_PRIO_GPU        = 2$/;"	e	enum:BATTERY_OC_PRIO_TAG
BATTERY_OC_PRIO_TAG	mach/mt6795/include/mach/upmu_sw.h	/^typedef enum BATTERY_OC_PRIO_TAG $/;"	g
BATTERY_PERCENT	eccci/ccci_core.h	/^	BATTERY_PERCENT,$/;"	e	enum:__anon448
BATTERY_PERCENT_LEVEL	mach/mt6795/include/mach/upmu_sw.h	/^} BATTERY_PERCENT_LEVEL;$/;"	t	typeref:enum:BATTERY_PERCENT_LEVEL_TAG
BATTERY_PERCENT_LEVEL_0	mach/mt6795/include/mach/upmu_sw.h	/^    BATTERY_PERCENT_LEVEL_0 = 0,$/;"	e	enum:BATTERY_PERCENT_LEVEL_TAG
BATTERY_PERCENT_LEVEL_1	mach/mt6795/include/mach/upmu_sw.h	/^    BATTERY_PERCENT_LEVEL_1 = 1$/;"	e	enum:BATTERY_PERCENT_LEVEL_TAG
BATTERY_PERCENT_LEVEL_TAG	mach/mt6795/include/mach/upmu_sw.h	/^typedef enum BATTERY_PERCENT_LEVEL_TAG $/;"	g
BATTERY_PERCENT_PRIO	mach/mt6795/include/mach/upmu_sw.h	/^} BATTERY_PERCENT_PRIO;$/;"	t	typeref:enum:BATTERY_PERCENT_PRIO_TAG
BATTERY_PERCENT_PRIO_BACKLIGHT	mach/mt6795/include/mach/upmu_sw.h	/^    BATTERY_PERCENT_PRIO_BACKLIGHT  = 8$/;"	e	enum:BATTERY_PERCENT_PRIO_TAG
BATTERY_PERCENT_PRIO_CPU_B	mach/mt6795/include/mach/upmu_sw.h	/^    BATTERY_PERCENT_PRIO_CPU_B      = 0,$/;"	e	enum:BATTERY_PERCENT_PRIO_TAG
BATTERY_PERCENT_PRIO_CPU_L	mach/mt6795/include/mach/upmu_sw.h	/^    BATTERY_PERCENT_PRIO_CPU_L      = 1,$/;"	e	enum:BATTERY_PERCENT_PRIO_TAG
BATTERY_PERCENT_PRIO_FLASHLIGHT	mach/mt6795/include/mach/upmu_sw.h	/^    BATTERY_PERCENT_PRIO_FLASHLIGHT = 5,$/;"	e	enum:BATTERY_PERCENT_PRIO_TAG
BATTERY_PERCENT_PRIO_GPU	mach/mt6795/include/mach/upmu_sw.h	/^    BATTERY_PERCENT_PRIO_GPU        = 2,    $/;"	e	enum:BATTERY_PERCENT_PRIO_TAG
BATTERY_PERCENT_PRIO_MD	mach/mt6795/include/mach/upmu_sw.h	/^    BATTERY_PERCENT_PRIO_MD         = 3,$/;"	e	enum:BATTERY_PERCENT_PRIO_TAG
BATTERY_PERCENT_PRIO_MD5	mach/mt6795/include/mach/upmu_sw.h	/^    BATTERY_PERCENT_PRIO_MD5        = 4,$/;"	e	enum:BATTERY_PERCENT_PRIO_TAG
BATTERY_PERCENT_PRIO_TAG	mach/mt6795/include/mach/upmu_sw.h	/^typedef enum BATTERY_PERCENT_PRIO_TAG $/;"	g
BATTERY_PERCENT_PRIO_VIDEO	mach/mt6795/include/mach/upmu_sw.h	/^    BATTERY_PERCENT_PRIO_VIDEO      = 6,$/;"	e	enum:BATTERY_PERCENT_PRIO_TAG
BATTERY_PERCENT_PRIO_WIFI	mach/mt6795/include/mach/upmu_sw.h	/^    BATTERY_PERCENT_PRIO_WIFI       = 7,$/;"	e	enum:BATTERY_PERCENT_PRIO_TAG
BATTERY_PROFILE_STRUC	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^} BATTERY_PROFILE_STRUC, *BATTERY_PROFILE_STRUC_P;$/;"	t	typeref:struct:_BATTERY_PROFILE_STRUC
BATTERY_PROFILE_STRUC	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^} BATTERY_PROFILE_STRUC, *BATTERY_PROFILE_STRUC_P;$/;"	t	typeref:struct:_BATTERY_PROFILE_STRUC
BATTERY_PROFILE_STRUC_P	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^} BATTERY_PROFILE_STRUC, *BATTERY_PROFILE_STRUC_P;$/;"	t	typeref:struct:_BATTERY_PROFILE_STRUC
BATTERY_PROFILE_STRUC_P	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^} BATTERY_PROFILE_STRUC, *BATTERY_PROFILE_STRUC_P;$/;"	t	typeref:struct:_BATTERY_PROFILE_STRUC
BAT_Get_Battery_Voltage	eccci/port_char.c	22;"	d	file:
BAT_LOW_TEMP_PROTECT_ENABLE	mach/mt6795/hiau_ml/power/cust_charging.h	41;"	d
BAT_LOW_TEMP_PROTECT_ENABLE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	41;"	d
BAT_NTC_10	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	13;"	d
BAT_NTC_10	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	8;"	d
BAT_NTC_10	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	13;"	d
BAT_NTC_10	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	8;"	d
BAT_NTC_100	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	12;"	d
BAT_NTC_100	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	7;"	d
BAT_NTC_100	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	12;"	d
BAT_NTC_100	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	7;"	d
BAT_NTC_47	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	14;"	d
BAT_NTC_47	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	9;"	d
BAT_NTC_47	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	14;"	d
BAT_NTC_47	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	9;"	d
BAT_NTC_PORTING	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	10;"	d
BAT_NTC_PORTING	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	15;"	d
BAT_NTC_PORTING	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	10;"	d
BAT_NTC_PORTING	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	15;"	d
BCR0	mach/mt6795/include/mach/mt_dbg_v71.h	52;"	d
BC_OVERRUN	mach/mt6795/include/mach/mt_emi_bm.h	124;"	d
BDES	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int BDES;$/;"	m	struct:__anon97
BDES	mach/mt6795/mt_ptp.c	/^	unsigned int BDES;$/;"	m	struct:ptp_det	file:
BDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int BDES;$/;"	m	struct:ptp_det	file:
BIT	mach/mt6795/include/mach/mt_ptp2_64.h	67;"	d
BIT	mach/mt6795/include/mach/mt_ptp2_64.h	68;"	d
BIT	mach/mt6795/mt_ptp.c	2399;"	d	file:
BIT	mach/mt6795/mt_ptp.c	2400;"	d	file:
BIT	mach/mt6795/mt_ptp2.c	101;"	d	file:
BIT	mach/mt6795/mt_ptp2.c	102;"	d	file:
BIT	mach/mt6795/mt_ptp_64.c	2497;"	d	file:
BIT	mach/mt6795/mt_ptp_64.c	2498;"	d	file:
BIT32	mach/mt6795/mt_freqhopping.c	54;"	d	file:
BITMASK	mach/mt6795/include/mach/mt_ptp2_64.h	70;"	d
BITMASK	mach/mt6795/mt_golden_setting.c	38;"	d	file:
BITMASK	mach/mt6795/mt_ptp.c	2408;"	d	file:
BITMASK	mach/mt6795/mt_ptp2.c	110;"	d	file:
BITMASK	mach/mt6795/mt_ptp_64.c	2502;"	d	file:
BITS	mach/mt6795/include/mach/mt_ptp2_64.h	69;"	d
BITS	mach/mt6795/mt_golden_setting.c	37;"	d	file:
BITS	mach/mt6795/mt_ptp.c	2417;"	d	file:
BITS	mach/mt6795/mt_ptp2.c	118;"	d	file:
BITS	mach/mt6795/mt_ptp_64.c	2505;"	d	file:
BLK_16K	eemcs/eemcs_ccci.h	7;"	d
BLK_1K	eemcs/eemcs_ccci.h	11;"	d
BLK_2K	eemcs/eemcs_ccci.h	10;"	d
BLK_4K	eemcs/eemcs_ccci.h	9;"	d
BLK_8K	eemcs/eemcs_ccci.h	8;"	d
BLOCK_CLK	mach/mt6795/include/mach/mt_pwm_prv.h	88;"	d
BM	eccci/ccci_debug.h	6;"	d
BMT_VERSION	mach/mt6795/include/mach/bmt.h	9;"	d
BM_BACT	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_BACT;$/;"	m	struct:mt_mon_log
BM_BCNT	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_BCNT;$/;"	m	struct:mt_mon_log
BM_BOTH_READ_WRITE	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_BOTH_READ_WRITE,$/;"	e	enum:__anon112
BM_BSCT	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_BSCT;$/;"	m	struct:mt_mon_log
BM_COUNTER_MAX	mach/mt6795/include/mach/mt_emi_bm.h	126;"	d
BM_Continue	mach/mt6795/mt_emi_bm.c	/^void BM_Continue(void)$/;"	f
BM_DeInit	mach/mt6795/mt_emi_bm.c	/^void BM_DeInit(void)$/;"	f
BM_ERR_OVERRUN	mach/mt6795/include/mach/mt_emi_bm.h	130;"	d
BM_ERR_WRONG_REQ	mach/mt6795/include/mach/mt_emi_bm.h	129;"	d
BM_Enable	mach/mt6795/mt_emi_bm.c	/^void BM_Enable(const unsigned int enable)$/;"	f
BM_GetBandwidthWordCount	mach/mt6795/mt_emi_bm.c	/^unsigned int BM_GetBandwidthWordCount(void)$/;"	f
BM_GetBusCycCount	mach/mt6795/mt_emi_bm.c	/^int BM_GetBusCycCount(void)$/;"	f
BM_GetEmiDcm	mach/mt6795/mt_emi_bm.c	/^int BM_GetEmiDcm(void)$/;"	f
BM_GetLatencyCycle	mach/mt6795/mt_emi_bm.c	/^int BM_GetLatencyCycle(const unsigned int counter_num)$/;"	f
BM_GetOverheadWordCount	mach/mt6795/mt_emi_bm.c	/^unsigned int BM_GetOverheadWordCount(void)$/;"	f
BM_GetTransAllCount	mach/mt6795/mt_emi_bm.c	/^unsigned int BM_GetTransAllCount(void)$/;"	f
BM_GetTransCount	mach/mt6795/mt_emi_bm.c	/^int BM_GetTransCount(const unsigned int counter_num)$/;"	f
BM_GetTransTypeCount	mach/mt6795/mt_emi_bm.c	/^int BM_GetTransTypeCount(const unsigned int counter_num)$/;"	f
BM_GetWordAllCount	mach/mt6795/mt_emi_bm.c	/^int BM_GetWordAllCount(void)$/;"	f
BM_GetWordCount	mach/mt6795/mt_emi_bm.c	/^int BM_GetWordCount(const unsigned int counter_num)$/;"	f
BM_INITIALIZED	boot/mt_boot_common.c	/^	BM_INITIALIZED = 2,$/;"	e	enum:__anon1	file:
BM_INITIALIZING	boot/mt_boot_common.c	/^	BM_INITIALIZING = 1,$/;"	e	enum:__anon1	file:
BM_INIT_STATE	boot/mt_boot_common.c	/^} BM_INIT_STATE;$/;"	t	typeref:enum:__anon1	file:
BM_Init	mach/mt6795/mt_emi_bm.c	/^void BM_Init(void)$/;"	f
BM_IsOverrun	mach/mt6795/mt_emi_bm.c	/^unsigned int BM_IsOverrun(void)$/;"	f
BM_MASTER_2G_3G_MDDMA	mach/mt6795/include/mach/mt_emi_bm.h	116;"	d
BM_MASTER_ALL	mach/mt6795/include/mach/mt_emi_bm.h	120;"	d
BM_MASTER_AP_MCU1	mach/mt6795/include/mach/mt_emi_bm.h	112;"	d
BM_MASTER_AP_MCU2	mach/mt6795/include/mach/mt_emi_bm.h	113;"	d
BM_MASTER_GPU1	mach/mt6795/include/mach/mt_emi_bm.h	118;"	d
BM_MASTER_GPU2	mach/mt6795/include/mach/mt_emi_bm.h	119;"	d
BM_MASTER_MD_MCU	mach/mt6795/include/mach/mt_emi_bm.h	115;"	d
BM_MASTER_MM1	mach/mt6795/include/mach/mt_emi_bm.h	114;"	d
BM_MASTER_MM2	mach/mt6795/include/mach/mt_emi_bm.h	117;"	d
BM_POOL_SIZE	mach/mt6795/include/mach/ccci_config.h	49;"	d
BM_Pause	mach/mt6795/mt_emi_bm.c	/^void BM_Pause(void)$/;"	f
BM_READ_ONLY	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_READ_ONLY,$/;"	e	enum:__anon112
BM_REQ_OK	mach/mt6795/include/mach/mt_emi_bm.h	128;"	d
BM_RW_Type	mach/mt6795/include/mach/mt_emi_bm.h	/^} BM_RW_Type;$/;"	t	typeref:enum:__anon112
BM_SetEmiDcm	mach/mt6795/mt_emi_bm.c	/^int BM_SetEmiDcm(const unsigned int setting)$/;"	f
BM_SetIDSelect	mach/mt6795/mt_emi_bm.c	/^int BM_SetIDSelect(const unsigned int counter_num, const unsigned int id, const unsigned int enable)$/;"	f
BM_SetLatencyCounter	mach/mt6795/mt_emi_bm.c	/^int BM_SetLatencyCounter(void)$/;"	f
BM_SetMaster	mach/mt6795/mt_emi_bm.c	/^int BM_SetMaster(const unsigned int counter_num, const unsigned int master)$/;"	f
BM_SetMonitorCounter	mach/mt6795/mt_emi_bm.c	/^int BM_SetMonitorCounter(const unsigned int counter_num, const unsigned int master, const unsigned int trans_type)$/;"	f
BM_SetReadWriteType	mach/mt6795/mt_emi_bm.c	/^void BM_SetReadWriteType(const unsigned int ReadWriteType)$/;"	f
BM_SetUltraHighFilter	mach/mt6795/mt_emi_bm.c	/^int BM_SetUltraHighFilter(const unsigned int counter_num, const unsigned int enable)$/;"	f
BM_TACT	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TACT;$/;"	m	struct:mt_mon_log
BM_TPCT1	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TPCT1;$/;"	m	struct:mt_mon_log
BM_TRANS_TYPE_10BEAT	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_10BEAT,                    $/;"	e	enum:__anon113
BM_TRANS_TYPE_11BEAT	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_11BEAT,$/;"	e	enum:__anon113
BM_TRANS_TYPE_12BEAT	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_12BEAT,$/;"	e	enum:__anon113
BM_TRANS_TYPE_13BEAT	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_13BEAT,                    $/;"	e	enum:__anon113
BM_TRANS_TYPE_14BEAT	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_14BEAT,                    $/;"	e	enum:__anon113
BM_TRANS_TYPE_15BEAT	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_15BEAT,$/;"	e	enum:__anon113
BM_TRANS_TYPE_16BEAT	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_16BEAT,$/;"	e	enum:__anon113
BM_TRANS_TYPE_16Byte	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_16Byte = 4 << 4,$/;"	e	enum:__anon113
BM_TRANS_TYPE_1BEAT	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_1BEAT = 0x0,$/;"	e	enum:__anon113
BM_TRANS_TYPE_1Byte	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_1Byte = 0 << 4,$/;"	e	enum:__anon113
BM_TRANS_TYPE_2BEAT	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_2BEAT,                        $/;"	e	enum:__anon113
BM_TRANS_TYPE_2Byte	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_2Byte = 1 << 4,$/;"	e	enum:__anon113
BM_TRANS_TYPE_3BEAT	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_3BEAT,$/;"	e	enum:__anon113
BM_TRANS_TYPE_4BEAT	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_4BEAT,$/;"	e	enum:__anon113
BM_TRANS_TYPE_4Byte	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_4Byte = 2 << 4,$/;"	e	enum:__anon113
BM_TRANS_TYPE_5BEAT	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_5BEAT,                    $/;"	e	enum:__anon113
BM_TRANS_TYPE_6BEAT	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_6BEAT,                        $/;"	e	enum:__anon113
BM_TRANS_TYPE_7BEAT	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_7BEAT,$/;"	e	enum:__anon113
BM_TRANS_TYPE_8BEAT	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_8BEAT,$/;"	e	enum:__anon113
BM_TRANS_TYPE_8Byte	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_8Byte = 3 << 4,$/;"	e	enum:__anon113
BM_TRANS_TYPE_9BEAT	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_9BEAT,                        $/;"	e	enum:__anon113
BM_TRANS_TYPE_BURST_INCR	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_BURST_INCR = 1 << 7$/;"	e	enum:__anon113
BM_TRANS_TYPE_BURST_WRAP	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_TRANS_TYPE_BURST_WRAP = 0 << 7,$/;"	e	enum:__anon113
BM_TSCT	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TSCT;$/;"	m	struct:mt_mon_log
BM_TSCT2	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TSCT2;$/;"	m	struct:mt_mon_log
BM_TSCT3	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TSCT3;$/;"	m	struct:mt_mon_log
BM_TTYPE1	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TTYPE1;$/;"	m	struct:mt_mon_log
BM_TTYPE10	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TTYPE10;$/;"	m	struct:mt_mon_log
BM_TTYPE11	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TTYPE11;$/;"	m	struct:mt_mon_log
BM_TTYPE12	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TTYPE12;$/;"	m	struct:mt_mon_log
BM_TTYPE13	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TTYPE13;$/;"	m	struct:mt_mon_log
BM_TTYPE14	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TTYPE14;$/;"	m	struct:mt_mon_log
BM_TTYPE15	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TTYPE15;$/;"	m	struct:mt_mon_log
BM_TTYPE2	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TTYPE2;$/;"	m	struct:mt_mon_log
BM_TTYPE3	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TTYPE3;$/;"	m	struct:mt_mon_log
BM_TTYPE4	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TTYPE4;$/;"	m	struct:mt_mon_log
BM_TTYPE5	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TTYPE5;$/;"	m	struct:mt_mon_log
BM_TTYPE6	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TTYPE6;$/;"	m	struct:mt_mon_log
BM_TTYPE7	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TTYPE7;$/;"	m	struct:mt_mon_log
BM_TTYPE9	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_TTYPE9;$/;"	m	struct:mt_mon_log
BM_UNINIT	boot/mt_boot_common.c	/^	BM_UNINIT = 0,$/;"	e	enum:__anon1	file:
BM_WACT	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_WACT;$/;"	m	struct:mt_mon_log
BM_WRITE_ONLY	mach/mt6795/include/mach/mt_emi_bm.h	/^    BM_WRITE_ONLY$/;"	e	enum:__anon112
BM_WSCT	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_WSCT;$/;"	m	struct:mt_mon_log
BM_WSCT2	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_WSCT2;$/;"	m	struct:mt_mon_log
BM_WSCT3	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_WSCT3;$/;"	m	struct:mt_mon_log
BM_WSCT4	mach/mt6795/include/mach/mt_mon.h	/^    __u32 BM_WSCT4;$/;"	m	struct:mt_mon_log
BOOL	mach/mt6795/a53ml/camera/camera/kd_camera_hw.c	/^typedef unsigned char BOOL;$/;"	t	file:
BOOL	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	/^typedef unsigned char BOOL;$/;"	t	file:
BOOL	mach/mt6795/include/mach/kdump_sdhc.h	/^typedef unsigned int BOOL ; $/;"	t
BOOL	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned char  BOOL;$/;"	t
BOOL	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	/^typedef unsigned char BOOL;$/;"	t	file:
BOOT-y	boot/mt6795/Makefile	/^BOOT-y := mt_boot.o$/;"	m
BOOTING	eccci/ccci_core.h	/^	BOOTING, $/;"	e	enum:__anon431
BOOTROM_BASE	mach/mt6795/include/mach/mt_reg_base.h	7;"	d
BOOTROM_BOOT_ADDR	mach/mt6795/include/mach/hotplug.h	37;"	d
BOOTROM_BOOT_ADDR	mach/mt6795/mt_cpuidle.c	111;"	d	file:
BOOTROM_BOOT_ADDR	mach/mt6795/mt_cpuidle64.c	146;"	d	file:
BOOTROM_BOOT_ADDR	mach/mt6795/mt_dormant.c	19;"	d	file:
BOOTROM_PWR_CTRL	mach/mt6795/mt_cpuidle.c	110;"	d	file:
BOOTROM_PWR_CTRL	mach/mt6795/mt_cpuidle64.c	145;"	d	file:
BOOTROM_PWR_CTRL	mach/mt6795/mt_dormant.c	18;"	d	file:
BOOTROM_SEC_CTRL	mach/mt6795/include/mach/hotplug.h	38;"	d
BOOTSRAM_BASE	mach/mt6795/include/mach/mt_reg_base.h	8;"	d
BOOT_CDEV_NAME	eemcs/eemcs_boot.c	106;"	d	file:
BOOT_COMMON-y	boot/Makefile	/^BOOT_COMMON-y := mt_boot_common.o$/;"	m
BOOT_DEBUG_BUF_LEN	eemcs/eemcs_boot.h	19;"	d
BOOT_DEBUG_STATE	eemcs/eemcs_boot.c	1996;"	d	file:
BOOT_FAIL	eccci/ccci_core.h	/^	BOOT_FAIL, $/;"	e	enum:__anon431
BOOT_REASON-y	boot_reason/Makefile	/^BOOT_REASON-y := mt_boot_reason.o$/;"	m
BOOT_REASON_INITIALIZED	boot_reason/mt_boot_reason.c	/^	BOOT_REASON_INITIALIZED = 2,$/;"	e	enum:__anon524	file:
BOOT_REASON_INITIALIZING	boot_reason/mt_boot_reason.c	/^	BOOT_REASON_INITIALIZING = 1,$/;"	e	enum:__anon524	file:
BOOT_REASON_STATE	boot_reason/mt_boot_reason.c	/^} BOOT_REASON_STATE;$/;"	t	typeref:enum:__anon524	file:
BOOT_REASON_UNINIT	boot_reason/mt_boot_reason.c	/^	BOOT_REASON_UNINIT = 0,$/;"	e	enum:__anon524	file:
BOOT_REGION0_PATH	masp/asf/core/sec_dev.c	28;"	d	file:
BOOT_TIMER_HS1	eccci/modem_ccif.c	39;"	d	file:
BOOT_TIMER_HS1	eccci/modem_cldma.c	64;"	d	file:
BOOT_TIMER_ON	eccci/modem_ccif.c	38;"	d	file:
BOOT_TIMER_ON	eccci/modem_cldma.c	63;"	d	file:
BOOT_TX_MAX_PKT_LEN	eemcs/eemcs_boot.h	20;"	d
BOOT_UPDATED_BY_SIU	masp/asf/asf_inc/sec_cfg_common.h	/^    BOOT_UPDATED_BY_SIU         = 0x0010,    $/;"	e	enum:__anon479
BOOT_UT_MBX	eemcs/eemcs_boot.h	/^    BOOT_UT_MBX,$/;"	e	enum:EEMCS_BOOT_UT_CMD_TYPE_e
BOOT_UT_MSD_FLUSH	eemcs/eemcs_boot.h	/^    BOOT_UT_MSD_FLUSH,$/;"	e	enum:EEMCS_BOOT_UT_CMD_TYPE_e
BOOT_UT_MSD_OUTPUT	eemcs/eemcs_boot.h	/^    BOOT_UT_MSD_OUTPUT,$/;"	e	enum:EEMCS_BOOT_UT_CMD_TYPE_e
BOOT_UT_XCMD	eemcs/eemcs_boot.h	/^    BOOT_UT_XCMD,$/;"	e	enum:EEMCS_BOOT_UT_CMD_TYPE_e
BOOT_UT_XCMD_GETBIN	eemcs/eemcs_boot.h	/^    BOOT_UT_XCMD_GETBIN,$/;"	e	enum:EEMCS_BOOT_UT_CMD_TYPE_e
BPB_BytsPerSec	mach/mt6795/include/mach/kdump_sdhc.h	/^    DWORD   BPB_BytsPerSec;$/;"	m	struct:__anon175
BPB_FATSz	mach/mt6795/include/mach/kdump_sdhc.h	/^    DWORD   BPB_FATSz;$/;"	m	struct:__anon175
BPB_NumFATs	mach/mt6795/include/mach/kdump_sdhc.h	/^    DWORD   BPB_NumFATs;$/;"	m	struct:__anon175
BPB_RootClus	mach/mt6795/include/mach/kdump_sdhc.h	/^    DWORD   BPB_RootClus;$/;"	m	struct:__anon175
BPB_RootEntCnt	mach/mt6795/include/mach/kdump_sdhc.h	/^    DWORD   BPB_RootEntCnt;$/;"	m	struct:__anon175
BPB_RsvdSecCnt	mach/mt6795/include/mach/kdump_sdhc.h	/^    DWORD   BPB_RsvdSecCnt;$/;"	m	struct:__anon175
BPB_SecPerClus	mach/mt6795/include/mach/kdump_sdhc.h	/^    DWORD   BPB_SecPerClus;$/;"	m	struct:__anon175
BPB_TotSec	mach/mt6795/include/mach/kdump_sdhc.h	/^	DWORD   BPB_TotSec;$/;"	m	struct:__anon175
BPS_GPD_ADDR_TAG	eemcs/lte_dev_test_lib.c	444;"	d	file:
BROM_DATA_SIZE	eemcs/lte_dev_test.c	1032;"	d	file:
BROM_DLQ	eemcs/lte_dev_test.c	1031;"	d	file:
BROM_MAGIC	eemcs/lte_dev_test.c	77;"	d	file:
BROM_READ	eemcs/lte_dev_test.c	78;"	d	file:
BROM_RW_T	eemcs/lte_dev_test.c	/^} BROM_RW_T;$/;"	t	typeref:struct:__anon281	file:
BROM_SYNC	eemcs/lte_dev_test.c	80;"	d	file:
BROM_SYNC_GDB	eemcs/lte_dev_test.c	81;"	d	file:
BROM_ULQ	eemcs/lte_dev_test.c	1030;"	d	file:
BROM_WRITE	eemcs/lte_dev_test.c	79;"	d	file:
BR_2SEC_REBOOT	aee/common/reboot-reason.c	/^	BR_2SEC_REBOOT,$/;"	e	enum:__anon420	file:
BR_KE_REBOOT	aee/common/reboot-reason.c	/^	BR_KE_REBOOT$/;"	e	enum:__anon420	file:
BR_POWER_KEY	aee/common/reboot-reason.c	/^	BR_POWER_KEY = 0,$/;"	e	enum:__anon420	file:
BR_RTC	aee/common/reboot-reason.c	/^	BR_RTC,$/;"	e	enum:__anon420	file:
BR_TOOL_BY_PASS_PWK	aee/common/reboot-reason.c	/^	BR_TOOL_BY_PASS_PWK,$/;"	e	enum:__anon420	file:
BR_UNKNOWN	aee/common/reboot-reason.c	/^	BR_UNKNOWN,$/;"	e	enum:__anon420	file:
BR_USB	aee/common/reboot-reason.c	/^	BR_USB,$/;"	e	enum:__anon420	file:
BR_WDT	aee/common/reboot-reason.c	/^	BR_WDT,$/;"	e	enum:__anon420	file:
BR_WDT_BY_PASS_PWK	aee/common/reboot-reason.c	/^	BR_WDT_BY_PASS_PWK,$/;"	e	enum:__anon420	file:
BSI_CLK_HALF_PERIOD	mach/mt6795/mt_clkbuf_ctl.c	86;"	d	file:
BSI_CLK_HALF_PERIOD	mach/mt6795/mt_clkbuf_ctl_64.c	86;"	d	file:
BSI_CLK_MASK	mach/mt6795/mt_clkbuf_ctl.c	100;"	d	file:
BSI_CLK_MASK	mach/mt6795/mt_clkbuf_ctl_64.c	100;"	d	file:
BSI_CLK_PERIOD	mach/mt6795/mt_clkbuf_ctl.c	87;"	d	file:
BSI_CLK_PERIOD	mach/mt6795/mt_clkbuf_ctl_64.c	87;"	d	file:
BSI_CW_ADDR	mach/mt6795/mt_clkbuf_ctl.c	105;"	d	file:
BSI_CW_ADDR	mach/mt6795/mt_clkbuf_ctl_64.c	105;"	d	file:
BSI_CW_CNT	mach/mt6795/mt_clkbuf_ctl.c	85;"	d	file:
BSI_CW_CNT	mach/mt6795/mt_clkbuf_ctl_64.c	85;"	d	file:
BSI_CW_DEFAULT	mach/mt6795/mt_clkbuf_ctl.c	106;"	d	file:
BSI_CW_DEFAULT	mach/mt6795/mt_clkbuf_ctl_64.c	106;"	d	file:
BSI_DATA_BIT	mach/mt6795/mt_clkbuf_ctl.c	89;"	d	file:
BSI_DATA_BIT	mach/mt6795/mt_clkbuf_ctl_64.c	89;"	d	file:
BSI_READ_BIT	mach/mt6795/mt_clkbuf_ctl.c	90;"	d	file:
BSI_READ_BIT	mach/mt6795/mt_clkbuf_ctl_64.c	90;"	d	file:
BTS	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int BTS;$/;"	m	struct:__anon97
BTS	mach/mt6795/mt_ptp.c	/^	unsigned int BTS;$/;"	m	struct:ptp_det	file:
BTS	mach/mt6795/mt_ptp_64.c	/^	unsigned int BTS;$/;"	m	struct:ptp_det	file:
BUCK_MAX	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	BUCK_MAX$/;"	e	enum:__anon134
BUCK_VCORE	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	BUCK_VCORE,$/;"	e	enum:__anon134
BUCK_VIO18	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	BUCK_VIO18,	$/;"	e	enum:__anon134
BUCK_VM	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	BUCK_VM,$/;"	e	enum:__anon134
BUCK_VPA	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	BUCK_VPA,$/;"	e	enum:__anon134
BUCK_VPROC	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	BUCK_VPROC = 0,$/;"	e	enum:__anon134
BUCK_VRF18	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	BUCK_VRF18,$/;"	e	enum:__anon134
BUCK_VRF18_2	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	BUCK_VRF18_2,$/;"	e	enum:__anon134
BUCK_VSRAM	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	BUCK_VSRAM,$/;"	e	enum:__anon134
BUF0_EN_VALID	mach/mt6795/include/mach/mt_pwm_hal.h	/^	BUF0_EN_VALID,$/;"	e	enum:PWM_BUF_VALID_BIT
BUF0_VALID	mach/mt6795/include/mach/mt_pwm_hal.h	/^	BUF0_VALID,$/;"	e	enum:PWM_BUF_VALID_BIT
BUF1_EN_VALID	mach/mt6795/include/mach/mt_pwm_hal.h	/^	BUF1_EN_VALID,$/;"	e	enum:PWM_BUF_VALID_BIT
BUF1_VALID	mach/mt6795/include/mach/mt_pwm_hal.h	/^	BUF1_VALID,$/;"	e	enum:PWM_BUF_VALID_BIT
BUFF	dual_ccci/include/ccci_ipc.h	/^} BUFF;$/;"	t	typeref:struct:__anon365
BUFFER_POOL_FOR_EACH_QUE	eemcs/lte_df_main.h	18;"	d
BUFF_LEN	mach/mt6795/include/mach/mt_dramc.h	40;"	d
BUFF_LEN	mach/mt6795/mt_mcu.c	41;"	d	file:
BUFSIZE	aee/aed/aed-debug.c	21;"	d	file:
BUFSIZE	mach/mt6795/mt_ptp.c	4563;"	d	file:
BUF_EN_MAX	mach/mt6795/include/mach/mt_pwm_hal.h	/^	BUF_EN_MAX$/;"	e	enum:PWM_BUF_VALID_BIT
BUF_SIZE	eemcs/lte_dev_test.c	91;"	d	file:
BUG	aee/aed/aed-debug.c	28;"	d	file:
BUG	aee/aed/aed-debug.c	29;"	d	file:
BUILD_BRANCH	masp/asf/asf_inc/masp_version.h	3;"	d
BUILD_TIME	masp/asf/asf_inc/masp_version.h	2;"	d
BUSY	mach/mt6795/include/mach/md32_ipi.h	/^    BUSY,$/;"	e	enum:ipi_status
BUS_CONFIG	mach/mt6795/include/mach/hotplug.h	63;"	d
BUS_DBG_AR_TRACK_H	mach/mt6795/include/mach/systracker.h	11;"	d
BUS_DBG_AR_TRACK_L	mach/mt6795/include/mach/systracker.h	10;"	d
BUS_DBG_AR_TRANS_TID	mach/mt6795/include/mach/systracker.h	12;"	d
BUS_DBG_AW_TRACK_H	mach/mt6795/include/mach/systracker.h	14;"	d
BUS_DBG_AW_TRACK_L	mach/mt6795/include/mach/systracker.h	13;"	d
BUS_DBG_AW_TRANS_TID	mach/mt6795/include/mach/systracker.h	15;"	d
BUS_DBG_BUS_MHZ	mach/mt6795/include/mach/systracker.h	18;"	d
BUS_DBG_CON	mach/mt6795/include/mach/systracker.h	4;"	d
BUS_DBG_CON_BUS_DBG_EN	mach/mt6795/include/mach/systracker.h	22;"	d
BUS_DBG_CON_BUS_OT_EN	mach/mt6795/include/mach/systracker.h	35;"	d
BUS_DBG_CON_DEFAULT_VAL	mach/mt6795/include/mach/systracker.h	20;"	d
BUS_DBG_CON_HALT_ON_EN	mach/mt6795/include/mach/systracker.h	34;"	d
BUS_DBG_CON_IRQ_AR_EN	mach/mt6795/include/mach/systracker.h	26;"	d
BUS_DBG_CON_IRQ_AR_STA	mach/mt6795/include/mach/systracker.h	30;"	d
BUS_DBG_CON_IRQ_AW_EN	mach/mt6795/include/mach/systracker.h	27;"	d
BUS_DBG_CON_IRQ_AW_STA	mach/mt6795/include/mach/systracker.h	31;"	d
BUS_DBG_CON_IRQ_CLR	mach/mt6795/include/mach/systracker.h	29;"	d
BUS_DBG_CON_IRQ_EN	mach/mt6795/include/mach/systracker.h	38;"	d
BUS_DBG_CON_IRQ_WP_STA	mach/mt6795/include/mach/systracker.h	32;"	d
BUS_DBG_CON_SLV_ERR_EN	mach/mt6795/include/mach/systracker.h	24;"	d
BUS_DBG_CON_SW_RST	mach/mt6795/include/mach/systracker.h	36;"	d
BUS_DBG_CON_SW_RST_DN	mach/mt6795/include/mach/systracker.h	28;"	d
BUS_DBG_CON_TIMEOUT_EN	mach/mt6795/include/mach/systracker.h	23;"	d
BUS_DBG_CON_WDT_RST_EN	mach/mt6795/include/mach/systracker.h	33;"	d
BUS_DBG_CON_WP_EN	mach/mt6795/include/mach/systracker.h	25;"	d
BUS_DBG_MON	mach/mt6795/include/mach/systracker.h	9;"	d
BUS_DBG_NUM_TRACKER	mach/mt6795/include/mach/systracker.h	19;"	d
BUS_DBG_TIMER	mach/mt6795/include/mach/systracker.h	6;"	d
BUS_DBG_TIMER_CON	mach/mt6795/include/mach/systracker.h	5;"	d
BUS_DBG_WP	mach/mt6795/include/mach/systracker.h	7;"	d
BUS_DBG_WP_MASK	mach/mt6795/include/mach/systracker.h	8;"	d
BUS_FABRIC_DCM_CTRL	mach/mt6795/include/mach/mt_dcm.h	103;"	d
BUS_MON_EN	mach/mt6795/include/mach/mt_emi_bm.h	122;"	d
BUS_MON_PAUSE	mach/mt6795/include/mach/mt_emi_bm.h	123;"	d
BVR0	mach/mt6795/include/mach/mt_dbg_v71.h	51;"	d
BW_THRESHOLD	mach/mt6795/fliper/fliper.c	28;"	d	file:
BW_THRESHOLD_HIGH	mach/mt6795/include/mach/fliper.h	3;"	d
BW_THRESHOLD_LOW	mach/mt6795/include/mach/fliper.h	4;"	d
BW_THRESHOLD_MAX	mach/mt6795/fliper/fliper.c	29;"	d	file:
BW_THRESHOLD_MIN	mach/mt6795/fliper/fliper.c	30;"	d	file:
BXVR4	mach/mt6795/include/mach/mt_dbg_v71.h	55;"	d
BYTE	mach/mt6795/include/mach/kdump_sdhc.h	/^typedef unsigned char BYTE ; $/;"	t
BYTE	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned char   BYTE;$/;"	t
BY_CLK	mach/mt6795/mt_idle.c	/^    BY_CLK = 1,$/;"	e	enum:__anon25	file:
BY_CLK	mach/mt6795/mt_idle_64.c	/^    BY_CLK = 1,$/;"	e	enum:__anon267	file:
BY_CPU	mach/mt6795/mt_idle.c	/^    BY_CPU = 0,$/;"	e	enum:__anon25	file:
BY_CPU	mach/mt6795/mt_idle_64.c	/^    BY_CPU = 0,$/;"	e	enum:__anon267	file:
BY_INIT_ERROR	mach/mt6795/mt_ptp.c	/^	BY_INIT_ERROR	= BIT(1),$/;"	e	enum:__anon57	file:
BY_INIT_ERROR	mach/mt6795/mt_ptp_64.c	/^	BY_INIT_ERROR	= BIT(1),$/;"	e	enum:__anon51	file:
BY_MON_ERROR	mach/mt6795/mt_ptp.c	/^	BY_MON_ERROR	= BIT(2),$/;"	e	enum:__anon57	file:
BY_MON_ERROR	mach/mt6795/mt_ptp_64.c	/^	BY_MON_ERROR	= BIT(2),$/;"	e	enum:__anon51	file:
BY_OTH	mach/mt6795/mt_idle.c	/^    BY_OTH = 3,$/;"	e	enum:__anon25	file:
BY_OTH	mach/mt6795/mt_idle_64.c	/^    BY_OTH = 3,$/;"	e	enum:__anon267	file:
BY_PROCFS	mach/mt6795/mt_ptp.c	/^	BY_PROCFS	= BIT(0),$/;"	e	enum:__anon57	file:
BY_PROCFS	mach/mt6795/mt_ptp_64.c	/^	BY_PROCFS	= BIT(0),$/;"	e	enum:__anon51	file:
BY_TMR	mach/mt6795/mt_idle.c	/^    BY_TMR = 2,$/;"	e	enum:__anon25	file:
BY_TMR	mach/mt6795/mt_idle_64.c	/^    BY_TMR = 2,$/;"	e	enum:__anon267	file:
BY_VTG	mach/mt6795/mt_idle.c	/^    BY_VTG = 4,$/;"	e	enum:__anon25	file:
BY_VTG	mach/mt6795/mt_idle_64.c	/^    BY_VTG = 4,$/;"	e	enum:__anon267	file:
B_T_L	masp/asf/asf_inc/bgn_internal.h	13;"	d
Batt_Temperature_Table	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^	BATT_TEMPERATURE Batt_Temperature_Table[3][101] = {$/;"	v
Batt_Temperature_Table	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^    BATT_TEMPERATURE Batt_Temperature_Table[3][17] = {$/;"	v
Batt_Temperature_Table	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^    BATT_TEMPERATURE Batt_Temperature_Table[] = {$/;"	v
Batt_Temperature_Table	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^	BATT_TEMPERATURE Batt_Temperature_Table[3][101] = {$/;"	v
Batt_Temperature_Table	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^    BATT_TEMPERATURE Batt_Temperature_Table[3][17] = {$/;"	v
Batt_Temperature_Table	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^    BATT_TEMPERATURE Batt_Temperature_Table[] = {$/;"	v
Binning_DRAM_complex_mem_test	mach/mt6795/mt_dramc.c	/^int Binning_DRAM_complex_mem_test (void)$/;"	f
Binning_DRAM_complex_mem_test	mach/mt6795/mt_dramc_64.c	/^int Binning_DRAM_complex_mem_test (void)$/;"	f
Bits	mach/mt6795/include/mach/camera_isp.h	/^    } Bits;$/;"	m	union:_CQ_RTBC_FBC_	typeref:struct:_CQ_RTBC_FBC_::__anon223
Bodybias	mach/mt6795/mt_ptp.c	/^	unsigned int Bodybias: 1;$/;"	m	struct:ptp_devinfo	file:
Bodybias	mach/mt6795/mt_ptp_64.c	/^	unsigned int Bodybias: 1;$/;"	m	struct:ptp_devinfo	file:
BootAttributes	dual_ccci/include/ccci_md.h	/^    int BootAttributes;     \/\/ Attributes passing from AP to MD Booting$/;"	m	struct:_modem_runtime
BootAttributes	eemcs/eemcs_md.h	/^    int BootAttributes;     \/\/ Attributes passing from AP to MD Booting$/;"	m	struct:MODEM_RUNTIME_st
BootChannel	dual_ccci/include/ccci_md.h	/^    int BootChannel;        \/\/ Channel to ACK AP with boot ready$/;"	m	struct:_modem_runtime
BootChannel	eemcs/eemcs_md.h	/^    int BootChannel;        \/\/ Channel to ACK AP with boot ready$/;"	m	struct:MODEM_RUNTIME_st
BootReadyID	dual_ccci/include/ccci_md.h	/^    int BootReadyID;        \/\/ MD response ID if boot successful and ready$/;"	m	struct:_modem_runtime
BootReadyID	eemcs/eemcs_md.h	/^    int BootReadyID;        \/\/ MD response ID if boot successful and ready$/;"	m	struct:MODEM_RUNTIME_st
BootStartSec	mach/mt6795/include/mach/kdump_sdhc.h	/^    DWORD   BootStartSec;$/;"	m	struct:__anon175
BootingStartID	dual_ccci/include/ccci_md.h	/^    int BootingStartID;     \/\/ MD is booting. NORMAL_BOOT_ID or META_BOOT_ID $/;"	m	struct:_modem_runtime
BootingStartID	eemcs/eemcs_md.h	/^    int BootingStartID;     \/\/ MD is booting. NORMAL_BOOT_ID or META_BOOT_ID $/;"	m	struct:MODEM_RUNTIME_st
BufInfo	mach/mt6795/camera_isp.c	/^    ISP_BUF_INFO_STRUCT             BufInfo;$/;"	m	struct:__anon49	file:
BufferLen	mach/mt6795/include/mach/kdump_sdhc.h	/^	DWORD  BufferLen;			\/\/ data cached length in FileBuffer$/;"	m	struct:__anon178
CA12_TYPEID	mach/mt6795/mt_cpuidle.c	399;"	d	file:
CA12_TYPEID	mach/mt6795/mt_cpuidle64.c	410;"	d	file:
CA15L_ACINACTM	mach/mt6795/include/mach/hotplug.h	68;"	d
CA15L_AGEDELTA	mach/mt6795/mt_ptp.c	/^	unsigned int CA15L_AGEDELTA: 8;$/;"	m	struct:ptp_devinfo	file:
CA15L_AINACTS	mach/mt6795/include/mach/hotplug.h	67;"	d
CA15L_BDES	mach/mt6795/mt_ptp.c	/^	unsigned int CA15L_BDES: 8;$/;"	m	struct:ptp_devinfo	file:
CA15L_CLKENM_DIV	mach/mt6795/include/mach/hotplug.h	86;"	d
CA15L_CONFIG_BASE	mach/mt6795/include/mach/mt_reg_base.h	80;"	d
CA15L_CONFIG_BASE	mach/mt6795/mt_cpufreq.c	4238;"	d	file:
CA15L_CONFIG_BASE	mach/mt6795/mt_cpufreq_64.c	3803;"	d	file:
CA15L_CONFIG_BASE	mach/mt6795/mt_cpuidle.c	74;"	d	file:
CA15L_CONFIG_BASE	mach/mt6795/mt_cpuidle.c	83;"	d	file:
CA15L_CONFIG_BASE	mach/mt6795/mt_cpuidle64.c	74;"	d	file:
CA15L_DBGAPB_BASE	mach/mt6795/mt_cpuidle.c	73;"	d	file:
CA15L_DBGAPB_BASE	mach/mt6795/mt_cpuidle.c	82;"	d	file:
CA15L_DBGAPB_BASE	mach/mt6795/mt_cpuidle.c	92;"	d	file:
CA15L_DBGAPB_BASE	mach/mt6795/mt_cpuidle.c	99;"	d	file:
CA15L_DBGAPB_BASE	mach/mt6795/mt_cpuidle64.c	73;"	d	file:
CA15L_DCBDET	mach/mt6795/mt_ptp.c	/^	unsigned int CA15L_DCBDET: 8;$/;"	m	struct:ptp_devinfo	file:
CA15L_DCMDET	mach/mt6795/mt_ptp.c	/^	unsigned int CA15L_DCMDET: 8;$/;"	m	struct:ptp_devinfo	file:
CA15L_L2RSTDISABLE	mach/mt6795/include/mach/hotplug.h	94;"	d
CA15L_L2RSTDISABLE_F	mach/mt6795/mt_cpuidle.c	116;"	d	file:
CA15L_MDES	mach/mt6795/mt_ptp.c	/^	unsigned int CA15L_MDES: 8;$/;"	m	struct:ptp_devinfo	file:
CA15L_MISCDBG	mach/mt6795/mt_cpuidle.c	103;"	d	file:
CA15L_MISDBG_PHY	mach/mt6795/mt_cpuidle.c	/^unsigned long CA15L_MISDBG_PHY;$/;"	v
CA15L_MON	mach/mt6795/include/mach/hotplug.h	82;"	d
CA15L_MON_SEL	mach/mt6795/include/mach/hotplug.h	81;"	d
CA15L_MON_SEL	mach/mt6795/mt_cpufreq.c	4241;"	d	file:
CA15L_MTDES	mach/mt6795/mt_ptp.c	/^	unsigned int CA15L_MTDES: 8;$/;"	m	struct:ptp_devinfo	file:
CA15L_REF_FREQ	mach/mt6795/mt_cpufreq.c	2769;"	d	file:
CA15L_REF_FREQ	mach/mt6795/mt_cpufreq.c	2890;"	d	file:
CA15L_REF_POWER	mach/mt6795/mt_cpufreq.c	2768;"	d	file:
CA15L_REF_POWER	mach/mt6795/mt_cpufreq.c	2889;"	d	file:
CA15L_REF_VOLT	mach/mt6795/mt_cpufreq.c	2770;"	d	file:
CA15L_REF_VOLT	mach/mt6795/mt_cpufreq.c	2891;"	d	file:
CA15L_RST_CTL	mach/mt6795/include/mach/hotplug.h	93;"	d
CA15L_RST_CTL	mach/mt6795/mt_cpuidle.c	102;"	d	file:
CA15L_TABLE_0	mach/mt6795/mt_spower_data.h	15;"	d
CA15L_TABLE_1	mach/mt6795/mt_spower_data.h	39;"	d
CA15L_TABLE_2	mach/mt6795/mt_spower_data.h	64;"	d
CA15L_TYPEID	mach/mt6795/mt-smp.c	37;"	d	file:
CA15_CPU0	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	69;"	d
CA15_CPU0_STANDBYWFI	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	84;"	d
CA15_CPU1	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	68;"	d
CA15_CPU1_STANDBYWFI	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	83;"	d
CA15_CPU2	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	67;"	d
CA15_CPU2_STANDBYWFI	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	82;"	d
CA15_CPU3	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	66;"	d
CA15_CPU3_STANDBYWFI	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	81;"	d
CA15_CPUTOP	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	70;"	d
CA15_CPUTOP_STANDBYWFI	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	79;"	d
CA15_EVENTI_SEL	mach/mt6795/include/mach/hotplug.h	58;"	d
CA15_L2_PDN	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	62;"	d
CA15_L2_PDN_ACK	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	58;"	d
CA15_L2_PDN_ISO	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	61;"	d
CA15_L2_SLEEPB	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	60;"	d
CA15_L2_SLEEPB_ACK	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	57;"	d
CA15_L2_SLEEPB_ISO	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	59;"	d
CA15_PDN_REQ	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	95;"	d
CA17_TYPEID	mach/mt6795/mt_cpuidle.c	400;"	d	file:
CA17_TYPEID	mach/mt6795/mt_cpuidle64.c	411;"	d	file:
CA53_REF_FREQ	mach/mt6795/mt_cpufreq_64.c	2572;"	d	file:
CA53_REF_POWER	mach/mt6795/mt_cpufreq_64.c	2571;"	d	file:
CA53_REF_VOLT	mach/mt6795/mt_cpufreq_64.c	2573;"	d	file:
CA53_TYPEID	mach/mt6795/mt_cpuidle64.c	414;"	d	file:
CA7L_TYPEID	mach/mt6795/mt_cpuidle64.c	413;"	d	file:
CA7MCUCFG_BASE	mach/mt6795/include/mach/mt_reg_base.h	77;"	d
CA7MCUCFG_BASE	mach/mt6795/mt_cpuidle.c	76;"	d	file:
CA7MCUCFG_BASE	mach/mt6795/mt_cpuidle.c	85;"	d	file:
CA7MCUCFG_BASE	mach/mt6795/mt_cpuidle64.c	76;"	d	file:
CA7_ACINACTM	mach/mt6795/include/mach/hotplug.h	64;"	d
CA7_AGEDELTA	mach/mt6795/mt_ptp.c	/^	unsigned int CA7_AGEDELTA: 8;$/;"	m	struct:ptp_devinfo	file:
CA7_BDES	mach/mt6795/mt_ptp.c	/^	unsigned int CA7_BDES: 8;$/;"	m	struct:ptp_devinfo	file:
CA7_BUS_CONFIG	mach/mt6795/mt_cpuidle.c	113;"	d	file:
CA7_BUS_CONFIG_PHY	mach/mt6795/mt_cpuidle.c	/^unsigned long CA7_BUS_CONFIG_PHY;$/;"	v
CA7_CACHE_CONFIG	mach/mt6795/include/mach/hotplug.h	91;"	d
CA7_CACHE_CONFIG	mach/mt6795/mt_cpuidle.c	114;"	d	file:
CA7_CACHE_CONFIG	mach/mt6795/mt_dormant.c	21;"	d	file:
CA7_CKDIV1	mach/mt6795/include/mach/mt_dcm.h	117;"	d
CA7_CKDIV1	mach/mt6795/include/mach/mt_dcm.h	287;"	d
CA7_CPU0	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	75;"	d
CA7_CPU0_STANDBYWFI	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	88;"	d
CA7_CPU1	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	74;"	d
CA7_CPU1_STANDBYWFI	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	87;"	d
CA7_CPU2	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	73;"	d
CA7_CPU2_STANDBYWFI	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	86;"	d
CA7_CPU3	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	72;"	d
CA7_CPU3_STANDBYWFI	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	85;"	d
CA7_CPUTOP	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	76;"	d
CA7_CPUTOP_STANDBYWFI	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	80;"	d
CA7_DBG	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	71;"	d
CA7_DBGAPB_BASE	mach/mt6795/mt_cpuidle.c	72;"	d	file:
CA7_DBGAPB_BASE	mach/mt6795/mt_cpuidle.c	81;"	d	file:
CA7_DBGAPB_BASE	mach/mt6795/mt_cpuidle.c	91;"	d	file:
CA7_DBGAPB_BASE	mach/mt6795/mt_cpuidle.c	98;"	d	file:
CA7_DBGAPB_BASE	mach/mt6795/mt_cpuidle64.c	72;"	d	file:
CA7_DCBDET	mach/mt6795/mt_ptp.c	/^	unsigned int CA7_DCBDET: 8;$/;"	m	struct:ptp_devinfo	file:
CA7_DCMDET	mach/mt6795/mt_ptp.c	/^	unsigned int CA7_DCMDET: 8;$/;"	m	struct:ptp_devinfo	file:
CA7_EVENTI_SEL	mach/mt6795/include/mach/hotplug.h	57;"	d
CA7_MCU_CONFIG	mach/mt6795/mt_cpuidle.c	118;"	d	file:
CA7_MDES	mach/mt6795/mt_ptp.c	/^	unsigned int CA7_MDES: 8;$/;"	m	struct:ptp_devinfo	file:
CA7_MTDES	mach/mt6795/mt_ptp.c	/^	unsigned int CA7_MTDES: 8;$/;"	m	struct:ptp_devinfo	file:
CA7_PDN_REQ	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	96;"	d
CA7_REF_FREQ	mach/mt6795/mt_cpufreq.c	2766;"	d	file:
CA7_REF_FREQ	mach/mt6795/mt_cpufreq.c	2887;"	d	file:
CA7_REF_POWER	mach/mt6795/mt_cpufreq.c	2765;"	d	file:
CA7_REF_POWER	mach/mt6795/mt_cpufreq.c	2886;"	d	file:
CA7_REF_VOLT	mach/mt6795/mt_cpufreq.c	2767;"	d	file:
CA7_REF_VOLT	mach/mt6795/mt_cpufreq.c	2888;"	d	file:
CA7_RG_L2RSTDISABLE	mach/mt6795/include/mach/hotplug.h	92;"	d
CA7_TABLE_0	mach/mt6795/mt_spower_data.h	90;"	d
CA7_TABLE_1	mach/mt6795/mt_spower_data.h	116;"	d
CA7_TABLE_2	mach/mt6795/mt_spower_data.h	142;"	d
CA7_TYPEID	mach/mt6795/mt-smp.c	38;"	d	file:
CA7_TYPEID	mach/mt6795/mt_cpuidle.c	401;"	d	file:
CA7_TYPEID	mach/mt6795/mt_cpuidle64.c	412;"	d	file:
CA9_BASE	mach/mt6795/include/mach/mt_reg_base.h	164;"	d
CACHE_CONFIG	mach/mt6795/include/mach/mt_dcm.h	274;"	d
CACHE_CONFIG	mach/mt6795/include/mach/mt_dcm.h	98;"	d
CAM1_BASE	mach/mt6795/include/mach/mt_reg_base.h	380;"	d
CAM2_BASE	mach/mt6795/include/mach/mt_reg_base.h	383;"	d
CAM3_BASE	mach/mt6795/include/mach/mt_reg_base.h	386;"	d
CAM4_BASE	mach/mt6795/include/mach/mt_reg_base.h	389;"	d
CAMERA_CMPDN1_PIN	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	26;"	d
CAMERA_CMPDN1_PIN	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	25;"	d
CAMERA_CMPDN1_PIN	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	25;"	d
CAMERA_CMPDN1_PIN_M_GPIO	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	27;"	d
CAMERA_CMPDN1_PIN_M_GPIO	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	26;"	d
CAMERA_CMPDN1_PIN_M_GPIO	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	26;"	d
CAMERA_CMPDN2_PIN	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	33;"	d
CAMERA_CMPDN2_PIN_M_GPIO	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	34;"	d
CAMERA_CMPDN_PIN	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	20;"	d
CAMERA_CMPDN_PIN	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	19;"	d
CAMERA_CMPDN_PIN	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	19;"	d
CAMERA_CMPDN_PIN_M_GPIO	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	21;"	d
CAMERA_CMPDN_PIN_M_GPIO	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	20;"	d
CAMERA_CMPDN_PIN_M_GPIO	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	20;"	d
CAMERA_CMRST1_PIN	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	23;"	d
CAMERA_CMRST1_PIN	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	22;"	d
CAMERA_CMRST1_PIN	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	22;"	d
CAMERA_CMRST1_PIN_M_GPIO	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	24;"	d
CAMERA_CMRST1_PIN_M_GPIO	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	23;"	d
CAMERA_CMRST1_PIN_M_GPIO	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	23;"	d
CAMERA_CMRST2_PIN	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	30;"	d
CAMERA_CMRST2_PIN_M_GPIO	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	31;"	d
CAMERA_CMRST_PIN	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	17;"	d
CAMERA_CMRST_PIN	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	16;"	d
CAMERA_CMRST_PIN	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	16;"	d
CAMERA_CMRST_PIN_M_GPIO	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	18;"	d
CAMERA_CMRST_PIN_M_GPIO	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	17;"	d
CAMERA_CMRST_PIN_M_GPIO	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	17;"	d
CAMERA_POWER_VCAM_A	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	10;"	d
CAMERA_POWER_VCAM_A	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	9;"	d
CAMERA_POWER_VCAM_A	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	9;"	d
CAMERA_POWER_VCAM_A2	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	12;"	d
CAMERA_POWER_VCAM_A2	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	11;"	d
CAMERA_POWER_VCAM_A2	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	11;"	d
CAMERA_POWER_VCAM_D	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	11;"	d
CAMERA_POWER_VCAM_D	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	10;"	d
CAMERA_POWER_VCAM_D	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	10;"	d
CAMERA_POWER_VCAM_D2	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	13;"	d
CAMERA_POWER_VCAM_D2	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	12;"	d
CAMERA_POWER_VCAM_D2	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	12;"	d
CAMERA_SYSRAM_H	mach/mt6795/include/mach/camera_sysram.h	2;"	d
CAMERA_SYSRAM_IMP_H	mach/mt6795/include/mach/camera_sysram_imp.h	2;"	d
CAMIO_DumpRegToProc	mach/mt6795/camera_isp.c	/^static MINT32 CAMIO_DumpRegToProc($/;"	f	file:
CAMIO_RegDebug	mach/mt6795/camera_isp.c	/^static MINT32  CAMIO_RegDebug($/;"	f	file:
CAMSV2_TAG	mach/mt6795/camera_isp.c	52;"	d	file:
CAMSV2_TAG	mach/mt6795/camera_isp.c	55;"	d	file:
CAMSV_BASE	mach/mt6795/include/mach/mt_reg_base.h	392;"	d
CAMSV_DBG	mach/mt6795/camera_isp.c	48;"	d	file:
CAMSV_TAG	mach/mt6795/camera_isp.c	51;"	d	file:
CAMSV_TAG	mach/mt6795/camera_isp.c	54;"	d	file:
CAMSV_TOP_BASE	mach/mt6795/include/mach/mt_reg_base.h	395;"	d
CAM_CALDB	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	24;"	d	file:
CAM_CALDB	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	26;"	d	file:
CAM_CALDB	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	34;"	d	file:
CAM_CALDB	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	37;"	d	file:
CAM_CALERR	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	35;"	d	file:
CAM_CALINF	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	33;"	d	file:
CAM_CAL_DEBUG	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	28;"	d	file:
CAM_CAL_DEV_MAJOR_NUMBER	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.h	24;"	d
CAM_CAL_DEV_MAJOR_NUMBER	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.h	24;"	d
CAM_CAL_DRVNAME	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	42;"	d	file:
CAM_CAL_DRVNAME	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	51;"	d	file:
CAM_CAL_DYNAMIC_ALLOCATE_DEVNO	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	454;"	d	file:
CAM_CAL_DYNAMIC_ALLOCATE_DEVNO	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	356;"	d	file:
CAM_CAL_I2C_BUSNUM	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	32;"	d	file:
CAM_CAL_I2C_BUSNUM	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	41;"	d	file:
CAM_CAL_I2C_GROUP_ID	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	43;"	d	file:
CAM_CAL_I2C_GROUP_ID	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	52;"	d	file:
CAM_CAL_ICS_REVISION	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	38;"	d	file:
CAM_CAL_ICS_REVISION	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	47;"	d	file:
CAM_CAL_Ioctl	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static int CAM_CAL_Ioctl(struct inode * a_pstInode,$/;"	f	file:
CAM_CAL_Ioctl	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static int CAM_CAL_Ioctl(struct inode * a_pstInode,$/;"	f	file:
CAM_CAL_Open	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static int CAM_CAL_Open(struct inode * a_pstInode, struct file * a_pstFile)$/;"	f	file:
CAM_CAL_Open	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static int CAM_CAL_Open(struct inode * a_pstInode, struct file * a_pstFile)$/;"	f	file:
CAM_CAL_Release	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static int CAM_CAL_Release(struct inode * a_pstInode, struct file * a_pstFile)$/;"	f	file:
CAM_CAL_Release	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static int CAM_CAL_Release(struct inode * a_pstInode, struct file * a_pstFile)$/;"	f	file:
CAM_CAL_class	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static struct class *CAM_CAL_class = NULL;$/;"	v	typeref:struct:class	file:
CAM_CAL_class	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static struct class *CAM_CAL_class = NULL;$/;"	v	typeref:struct:class	file:
CAM_CAL_i2C_exit	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^module_exit(CAM_CAL_i2C_exit);$/;"	v
CAM_CAL_i2C_exit	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static void __exit CAM_CAL_i2C_exit(void)$/;"	f	file:
CAM_CAL_i2C_exit	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^module_exit(CAM_CAL_i2C_exit);$/;"	v
CAM_CAL_i2C_exit	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static void __exit CAM_CAL_i2C_exit(void)$/;"	f	file:
CAM_CAL_i2C_init	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^module_init(CAM_CAL_i2C_init);$/;"	v
CAM_CAL_i2C_init	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static int __init CAM_CAL_i2C_init(void)$/;"	f	file:
CAM_CAL_i2C_init	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^module_init(CAM_CAL_i2C_init);$/;"	v
CAM_CAL_i2C_init	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static int __init CAM_CAL_i2C_init(void)$/;"	f	file:
CAM_CAL_i2c_detect	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static int CAM_CAL_i2c_detect(struct i2c_client *client, int kind, struct i2c_board_info *info) {         $/;"	f	file:
CAM_CAL_i2c_detect	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static int CAM_CAL_i2c_detect(struct i2c_client *client, int kind, struct i2c_board_info *info) {$/;"	f	file:
CAM_CAL_i2c_driver	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static struct i2c_driver CAM_CAL_i2c_driver = {$/;"	v	typeref:struct:i2c_driver	file:
CAM_CAL_i2c_driver	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static struct i2c_driver CAM_CAL_i2c_driver = {$/;"	v	typeref:struct:i2c_driver	file:
CAM_CAL_i2c_id	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static const struct i2c_device_id CAM_CAL_i2c_id[] = {{CAM_CAL_DRVNAME,0},{}};   $/;"	v	typeref:struct:i2c_device_id	file:
CAM_CAL_i2c_id	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static const struct i2c_device_id CAM_CAL_i2c_id[] = {{CAM_CAL_DRVNAME,0},{}};$/;"	v	typeref:struct:i2c_device_id	file:
CAM_CAL_i2c_probe	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static int CAM_CAL_i2c_probe(struct i2c_client *client, const struct i2c_device_id *id) {             $/;"	f	file:
CAM_CAL_i2c_probe	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static int CAM_CAL_i2c_probe(struct i2c_client *client, const struct i2c_device_id *id) {$/;"	f	file:
CAM_CAL_i2c_remove	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static int CAM_CAL_i2c_remove(struct i2c_client *client)$/;"	f	file:
CAM_CAL_i2c_remove	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static int CAM_CAL_i2c_remove(struct i2c_client *client)$/;"	f	file:
CAM_CAL_probe	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static int CAM_CAL_probe(struct platform_device *pdev)$/;"	f	file:
CAM_CAL_probe	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static int CAM_CAL_probe(struct platform_device *pdev)$/;"	f	file:
CAM_CAL_remove	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static int CAM_CAL_remove(struct platform_device *pdev)$/;"	f	file:
CAM_CAL_remove	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static int CAM_CAL_remove(struct platform_device *pdev)$/;"	f	file:
CAM_TAG	mach/mt6795/camera_isp.c	50;"	d	file:
CAM_TAG	mach/mt6795/camera_isp.c	56;"	d	file:
CAN_BE_RELOAD	dual_ccci/include/ccci_common.h	125;"	d
CARD_CAPABILITY_ADDR	eemcs/lte_dev_test.h	81;"	d
CAR_TUNE_VALUE	mach/mt6795/hiau_ml/power/cust_battery_meter.h	57;"	d
CAR_TUNE_VALUE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	57;"	d
CCCI_AED_DUMP_CCIF_REG	dual_ccci/include/ccci_common.h	117;"	d
CCCI_AED_DUMP_CCIF_REG	eccci/port_kernel.h	8;"	d
CCCI_AED_DUMP_EX_MEM	dual_ccci/include/ccci_common.h	115;"	d
CCCI_AED_DUMP_EX_MEM	eccci/port_kernel.h	6;"	d
CCCI_AED_DUMP_EX_MEM	eemcs/eemcs_expt.h	21;"	d
CCCI_AED_DUMP_EX_PKT	eccci/port_kernel.h	9;"	d
CCCI_AED_DUMP_MD_IMG_MEM	dual_ccci/include/ccci_common.h	116;"	d
CCCI_AED_DUMP_MD_IMG_MEM	eccci/port_kernel.h	7;"	d
CCCI_AED_DUMP_MD_IMG_MEM	eemcs/eemcs_expt.h	22;"	d
CCCI_AP_MPU_REGION	mach/mt6795/include/mach/mt_emi_mpu.h	44;"	d
CCCI_ATTR	ccci_util/ccci_util_lib_sys.c	23;"	d	file:
CCCI_ATTR	dual_ccci/ccci_mk_node.c	261;"	d	file:
CCCI_BOOT_HEADER_ROOM	eemcs/eemcs_boot.h	372;"	d
CCCI_BUFF_T	dual_ccci/include/ccci_layer.h	/^} CCCI_BUFF_T;$/;"	t	typeref:struct:__anon387
CCCI_BUFF_T	eemcs/eemcs_ccci.h	/^} CCCI_BUFF_T;$/;"	t	typeref:struct:__anon291
CCCI_CALLBACK	dual_ccci/include/ccci_layer.h	/^typedef void (*CCCI_CALLBACK)(CCCI_BUFF_T *buff, void *private_data);$/;"	t
CCCI_CCIF_MSG	dual_ccci/include/ccci_common.h	106;"	d
CCCI_CCIF_MSG	dual_ccci/include/ccci_common.h	87;"	d
CCCI_CCMNI1_RX	dual_ccci/include/ccci_ch.h	/^    CCCI_CCMNI1_RX = 20,$/;"	e	enum:_ccci_ch
CCCI_CCMNI1_RX_ACK	dual_ccci/include/ccci_ch.h	/^    CCCI_CCMNI1_RX_ACK = 21,$/;"	e	enum:_ccci_ch
CCCI_CCMNI1_TX	dual_ccci/include/ccci_ch.h	/^    CCCI_CCMNI1_TX = 22,$/;"	e	enum:_ccci_ch
CCCI_CCMNI1_TX_ACK	dual_ccci/include/ccci_ch.h	/^    CCCI_CCMNI1_TX_ACK = 23,$/;"	e	enum:_ccci_ch
CCCI_CCMNI2_RX	dual_ccci/include/ccci_ch.h	/^    CCCI_CCMNI2_RX = 24,$/;"	e	enum:_ccci_ch
CCCI_CCMNI2_RX_ACK	dual_ccci/include/ccci_ch.h	/^    CCCI_CCMNI2_RX_ACK = 25,$/;"	e	enum:_ccci_ch
CCCI_CCMNI2_TX	dual_ccci/include/ccci_ch.h	/^    CCCI_CCMNI2_TX = 26,$/;"	e	enum:_ccci_ch
CCCI_CCMNI2_TX_ACK	dual_ccci/include/ccci_ch.h	/^    CCCI_CCMNI2_TX_ACK = 27,$/;"	e	enum:_ccci_ch
CCCI_CCMNI3_RX	dual_ccci/include/ccci_ch.h	/^    CCCI_CCMNI3_RX = 28,$/;"	e	enum:_ccci_ch
CCCI_CCMNI3_RX_ACK	dual_ccci/include/ccci_ch.h	/^    CCCI_CCMNI3_RX_ACK = 29,$/;"	e	enum:_ccci_ch
CCCI_CCMNI3_TX	dual_ccci/include/ccci_ch.h	/^    CCCI_CCMNI3_TX = 30,$/;"	e	enum:_ccci_ch
CCCI_CCMNI3_TX_ACK	dual_ccci/include/ccci_ch.h	/^    CCCI_CCMNI3_TX_ACK = 31,$/;"	e	enum:_ccci_ch
CCCI_CCMNI_MSG	dual_ccci/include/ccci_common.h	107;"	d
CCCI_CCMNI_MSG	dual_ccci/include/ccci_common.h	88;"	d
CCCI_CCMNI_SMEM_DL_SIZE	dual_ccci/include/ccmni_net.h	155;"	d
CCCI_CCMNI_SMEM_SIZE	dual_ccci/include/ccmni_net.h	201;"	d
CCCI_CCMNI_SMEM_UL_SIZE	dual_ccci/include/ccmni_net.h	154;"	d
CCCI_CDEV_HEADER_ROOM	eemcs/eemcs_char.h	119;"	d
CCCI_CDEV_HEADER_ROOM	eemcs/eemcs_char.h	121;"	d
CCCI_CDEV_NUM	eemcs/eemcs_expt.h	199;"	d
CCCI_CDEV_STATE	eemcs/eemcs_char.h	/^}CCCI_CDEV_STATE;$/;"	t	typeref:enum:_CCCI_CDEV_STATE
CCCI_CHANNEL_T	eemcs/eemcs_ccci.h	/^}CCCI_CHANNEL_T;$/;"	t	typeref:enum:__anon290
CCCI_CHR_MSG	dual_ccci/include/ccci_common.h	105;"	d
CCCI_CHR_MSG	dual_ccci/include/ccci_common.h	86;"	d
CCCI_CONTROL_RX	dual_ccci/include/ccci_ch.h	/^    CCCI_CONTROL_RX = 0,$/;"	e	enum:_ccci_ch
CCCI_CONTROL_TX	dual_ccci/include/ccci_ch.h	/^    CCCI_CONTROL_TX = 1,$/;"	e	enum:_ccci_ch
CCCI_CTL_MSG	dual_ccci/include/ccci_common.h	78;"	d
CCCI_CTL_MSG	dual_ccci/include/ccci_common.h	97;"	d
CCCI_CUSTOM_DRIVER_DIR	eccci/mt6795/Makefile	/^CCCI_CUSTOM_DRIVER_DIR := $(MTK_PATH_CUSTOM)\/$(call lc,$(MTK_PROJECT))\/kernel\/ccci$/;"	m
CCCI_CUSTOM_DRIVER_DIR	masp/Makefile	/^CCCI_CUSTOM_DRIVER_DIR := $(call my-dir)$(call to-root,$(obj))mediatek\/custom\/out\/$(call lc,$(MTK_PROJECT))\/kernel\/ccci$/;"	m
CCCI_DBG_ALL	dual_ccci/include/ccci_common.h	62;"	d
CCCI_DBG_CCIF	dual_ccci/include/ccci_common.h	61;"	d
CCCI_DBG_CCMNI	dual_ccci/include/ccci_common.h	57;"	d
CCCI_DBG_CHR	dual_ccci/include/ccci_common.h	60;"	d
CCCI_DBG_COM_MSG	dual_ccci/include/ccci_common.h	43;"	d
CCCI_DBG_COM_MSG	eccci/ccci_debug.h	29;"	d
CCCI_DBG_CTL	dual_ccci/include/ccci_common.h	51;"	d
CCCI_DBG_FS	dual_ccci/include/ccci_common.h	53;"	d
CCCI_DBG_FUNC	dual_ccci/include/ccci_common.h	58;"	d
CCCI_DBG_IPC	dual_ccci/include/ccci_common.h	55;"	d
CCCI_DBG_MISC	dual_ccci/include/ccci_common.h	59;"	d
CCCI_DBG_MSG	dual_ccci/include/ccci_common.h	42;"	d
CCCI_DBG_MSG	eccci/ccci_debug.h	17;"	d
CCCI_DBG_NONE	dual_ccci/include/ccci_common.h	50;"	d
CCCI_DBG_PMIC	dual_ccci/include/ccci_common.h	56;"	d
CCCI_DBG_RPC	dual_ccci/include/ccci_common.h	54;"	d
CCCI_DBG_TTY	dual_ccci/include/ccci_common.h	52;"	d
CCCI_DEV_NAME	dual_ccci/include/ccci_layer.h	37;"	d
CCCI_DEV_NAME	eccci/ccci_core.h	18;"	d
CCCI_DRIVER_VER	mach/mt6795/include/mach/ccci_config.h	59;"	d
CCCI_DRV_VER_ERROR	dual_ccci/include/ccci_md.h	/^    CCCI_DRV_VER_ERROR = 0x5,$/;"	e	enum:__anon398
CCCI_DRV_VER_ERROR	eemcs/eemcs_expt.h	/^	CCCI_DRV_VER_ERROR = 0x5,$/;"	e	enum:__anon341
CCCI_ENABLED	dual_ccci/include/ccci_layer.h	/^    CCCI_ENABLED=0x0,$/;"	e	enum:__anon388
CCCI_ERR	dual_ccci/include/ccci_common.h	44;"	d
CCCI_ERR_ALLOCATE_MEMORY_FAIL	dual_ccci/include/ccci_err_no.h	55;"	d
CCCI_ERR_ALLOCATE_MEMORY_FAIL	eemcs/eemcs_ccci.h	361;"	d
CCCI_ERR_ASSERT_ERR	dual_ccci/include/ccci_err_no.h	28;"	d
CCCI_ERR_ASSERT_ERR	eemcs/eemcs_ccci.h	334;"	d
CCCI_ERR_CCCI_REGION_START_ID	dual_ccci/include/ccci_err_no.h	8;"	d
CCCI_ERR_CCCI_REGION_START_ID	eemcs/eemcs_ccci.h	313;"	d
CCCI_ERR_CCIF_CALL_BACK_HAS_REGISTERED	dual_ccci/include/ccci_err_no.h	41;"	d
CCCI_ERR_CCIF_CALL_BACK_HAS_REGISTERED	eemcs/eemcs_ccci.h	347;"	d
CCCI_ERR_CCIF_GET_HW_INFO_FAIL	dual_ccci/include/ccci_err_no.h	47;"	d
CCCI_ERR_CCIF_GET_HW_INFO_FAIL	eemcs/eemcs_ccci.h	353;"	d
CCCI_ERR_CCIF_GET_NULL_POINTER	dual_ccci/include/ccci_err_no.h	42;"	d
CCCI_ERR_CCIF_GET_NULL_POINTER	eemcs/eemcs_ccci.h	348;"	d
CCCI_ERR_CCIF_INVALID_MD_SYS_ID	dual_ccci/include/ccci_err_no.h	46;"	d
CCCI_ERR_CCIF_INVALID_MD_SYS_ID	eemcs/eemcs_ccci.h	352;"	d
CCCI_ERR_CCIF_INVALID_RUNTIME_LEN	dual_ccci/include/ccci_err_no.h	45;"	d
CCCI_ERR_CCIF_INVALID_RUNTIME_LEN	eemcs/eemcs_ccci.h	351;"	d
CCCI_ERR_CCIF_NOT_READY	dual_ccci/include/ccci_err_no.h	40;"	d
CCCI_ERR_CCIF_NOT_READY	eemcs/eemcs_ccci.h	346;"	d
CCCI_ERR_CCIF_NO_PHYSICAL_CHANNEL	dual_ccci/include/ccci_err_no.h	44;"	d
CCCI_ERR_CCIF_NO_PHYSICAL_CHANNEL	eemcs/eemcs_ccci.h	350;"	d
CCCI_ERR_CCIF_REGION_START_ID	dual_ccci/include/ccci_err_no.h	7;"	d
CCCI_ERR_CCIF_REGION_START_ID	eemcs/eemcs_ccci.h	312;"	d
CCCI_ERR_CCIF_UN_SUPPORT	dual_ccci/include/ccci_err_no.h	43;"	d
CCCI_ERR_CCIF_UN_SUPPORT	eemcs/eemcs_ccci.h	349;"	d
CCCI_ERR_CHANNEL_NUM_MIS_MATCH	dual_ccci/include/ccci_err_no.h	61;"	d
CCCI_ERR_CHANNEL_NUM_MIS_MATCH	eemcs/eemcs_ccci.h	367;"	d
CCCI_ERR_COMMON_REGION_START_ID	dual_ccci/include/ccci_err_no.h	6;"	d
CCCI_ERR_COMMON_REGION_START_ID	eemcs/eemcs_ccci.h	311;"	d
CCCI_ERR_COM_MSG	eccci/ccci_debug.h	31;"	d
CCCI_ERR_CREATE_CCIF_INSTANCE_FAIL	dual_ccci/include/ccci_err_no.h	56;"	d
CCCI_ERR_CREATE_CCIF_INSTANCE_FAIL	eemcs/eemcs_ccci.h	362;"	d
CCCI_ERR_FATAL_ERR	dual_ccci/include/ccci_err_no.h	27;"	d
CCCI_ERR_FATAL_ERR	eemcs/eemcs_ccci.h	333;"	d
CCCI_ERR_GET_MEM_FAIL	dual_ccci/include/ccci_err_no.h	31;"	d
CCCI_ERR_GET_MEM_FAIL	eemcs/eemcs_ccci.h	337;"	d
CCCI_ERR_GET_MEM_LAYOUT_FAIL	dual_ccci/include/ccci_err_no.h	35;"	d
CCCI_ERR_GET_MEM_LAYOUT_FAIL	eemcs/eemcs_ccci.h	341;"	d
CCCI_ERR_GET_NULL_POINTER	dual_ccci/include/ccci_err_no.h	59;"	d
CCCI_ERR_GET_NULL_POINTER	eemcs/eemcs_ccci.h	365;"	d
CCCI_ERR_GET_RX_DATA_FROM_TX_CHANNEL	dual_ccci/include/ccci_err_no.h	60;"	d
CCCI_ERR_GET_RX_DATA_FROM_TX_CHANNEL	eemcs/eemcs_ccci.h	366;"	d
CCCI_ERR_GET_SMEM_SETTING_FAIL	dual_ccci/include/ccci_err_no.h	32;"	d
CCCI_ERR_GET_SMEM_SETTING_FAIL	eemcs/eemcs_ccci.h	338;"	d
CCCI_ERR_INF	dual_ccci/include/ccci_common.h	45;"	d
CCCI_ERR_INIT_CCMNI_FAIL	dual_ccci/include/ccci_err_no.h	23;"	d
CCCI_ERR_INIT_CCMNI_FAIL	eemcs/eemcs_ccci.h	328;"	d
CCCI_ERR_INIT_CHAR_DEV_FAIL	dual_ccci/include/ccci_err_no.h	18;"	d
CCCI_ERR_INIT_CHAR_DEV_FAIL	eemcs/eemcs_ccci.h	323;"	d
CCCI_ERR_INIT_DEV_NODE_FAIL	dual_ccci/include/ccci_err_no.h	13;"	d
CCCI_ERR_INIT_DEV_NODE_FAIL	eemcs/eemcs_ccci.h	318;"	d
CCCI_ERR_INIT_FS_FAIL	dual_ccci/include/ccci_err_no.h	22;"	d
CCCI_ERR_INIT_FS_FAIL	eemcs/eemcs_ccci.h	327;"	d
CCCI_ERR_INIT_IPC_FAIL	dual_ccci/include/ccci_err_no.h	20;"	d
CCCI_ERR_INIT_IPC_FAIL	eemcs/eemcs_ccci.h	325;"	d
CCCI_ERR_INIT_LOGIC_LAYER_FAIL	dual_ccci/include/ccci_err_no.h	16;"	d
CCCI_ERR_INIT_LOGIC_LAYER_FAIL	eemcs/eemcs_ccci.h	321;"	d
CCCI_ERR_INIT_MD_CTRL_FAIL	dual_ccci/include/ccci_err_no.h	17;"	d
CCCI_ERR_INIT_MD_CTRL_FAIL	eemcs/eemcs_ccci.h	322;"	d
CCCI_ERR_INIT_PLATFORM_FAIL	dual_ccci/include/ccci_err_no.h	14;"	d
CCCI_ERR_INIT_PLATFORM_FAIL	eemcs/eemcs_ccci.h	319;"	d
CCCI_ERR_INIT_RPC_FAIL	dual_ccci/include/ccci_err_no.h	21;"	d
CCCI_ERR_INIT_RPC_FAIL	eemcs/eemcs_ccci.h	326;"	d
CCCI_ERR_INIT_SYSMSG_FAIL	eemcs/eemcs_ccci.h	330;"	d
CCCI_ERR_INIT_TTY_FAIL	dual_ccci/include/ccci_err_no.h	19;"	d
CCCI_ERR_INIT_TTY_FAIL	eemcs/eemcs_ccci.h	324;"	d
CCCI_ERR_INIT_VIR_CHAR_FAIL	dual_ccci/include/ccci_err_no.h	24;"	d
CCCI_ERR_INIT_VIR_CHAR_FAIL	eemcs/eemcs_ccci.h	329;"	d
CCCI_ERR_INVALID_LOGIC_CHANNEL_ID	dual_ccci/include/ccci_err_no.h	50;"	d
CCCI_ERR_INVALID_LOGIC_CHANNEL_ID	eemcs/eemcs_ccci.h	356;"	d
CCCI_ERR_INVALID_PARAM	dual_ccci/include/ccci_err_no.h	33;"	d
CCCI_ERR_INVALID_PARAM	eemcs/eemcs_ccci.h	339;"	d
CCCI_ERR_KFIFO_IS_NOT_READY	dual_ccci/include/ccci_err_no.h	58;"	d
CCCI_ERR_KFIFO_IS_NOT_READY	eemcs/eemcs_ccci.h	364;"	d
CCCI_ERR_LARGE_THAN_BUF_SIZE	dual_ccci/include/ccci_err_no.h	34;"	d
CCCI_ERR_LARGE_THAN_BUF_SIZE	eemcs/eemcs_ccci.h	340;"	d
CCCI_ERR_LOAD_IMG_ABNORAL_SIZE	dual_ccci/include/ccci_err_no.h	81;"	d
CCCI_ERR_LOAD_IMG_ABNORAL_SIZE	eemcs/eemcs_ccci.h	387;"	d
CCCI_ERR_LOAD_IMG_CHECK_HEAD	dual_ccci/include/ccci_err_no.h	76;"	d
CCCI_ERR_LOAD_IMG_CHECK_HEAD	eemcs/eemcs_ccci.h	382;"	d
CCCI_ERR_LOAD_IMG_CIPHER_FAIL	dual_ccci/include/ccci_err_no.h	78;"	d
CCCI_ERR_LOAD_IMG_CIPHER_FAIL	eemcs/eemcs_ccci.h	384;"	d
CCCI_ERR_LOAD_IMG_DSP_CHECK	dual_ccci/include/ccci_err_no.h	80;"	d
CCCI_ERR_LOAD_IMG_DSP_CHECK	eemcs/eemcs_ccci.h	386;"	d
CCCI_ERR_LOAD_IMG_FILE_OPEN	dual_ccci/include/ccci_err_no.h	69;"	d
CCCI_ERR_LOAD_IMG_FILE_OPEN	eemcs/eemcs_ccci.h	375;"	d
CCCI_ERR_LOAD_IMG_FILE_READ	dual_ccci/include/ccci_err_no.h	70;"	d
CCCI_ERR_LOAD_IMG_FILE_READ	eemcs/eemcs_ccci.h	376;"	d
CCCI_ERR_LOAD_IMG_FIRM_NULL	dual_ccci/include/ccci_err_no.h	75;"	d
CCCI_ERR_LOAD_IMG_FIRM_NULL	eemcs/eemcs_ccci.h	381;"	d
CCCI_ERR_LOAD_IMG_KERN_READ	dual_ccci/include/ccci_err_no.h	71;"	d
CCCI_ERR_LOAD_IMG_KERN_READ	eemcs/eemcs_ccci.h	377;"	d
CCCI_ERR_LOAD_IMG_LOAD_FIRM	dual_ccci/include/ccci_err_no.h	74;"	d
CCCI_ERR_LOAD_IMG_LOAD_FIRM	eemcs/eemcs_ccci.h	380;"	d
CCCI_ERR_LOAD_IMG_MD_CHECK	dual_ccci/include/ccci_err_no.h	79;"	d
CCCI_ERR_LOAD_IMG_MD_CHECK	eemcs/eemcs_ccci.h	385;"	d
CCCI_ERR_LOAD_IMG_NOMEM	dual_ccci/include/ccci_err_no.h	68;"	d
CCCI_ERR_LOAD_IMG_NOMEM	eemcs/eemcs_ccci.h	374;"	d
CCCI_ERR_LOAD_IMG_NO_ADDR	dual_ccci/include/ccci_err_no.h	72;"	d
CCCI_ERR_LOAD_IMG_NO_ADDR	eemcs/eemcs_ccci.h	378;"	d
CCCI_ERR_LOAD_IMG_NO_FIRST_BOOT	dual_ccci/include/ccci_err_no.h	73;"	d
CCCI_ERR_LOAD_IMG_NO_FIRST_BOOT	eemcs/eemcs_ccci.h	379;"	d
CCCI_ERR_LOAD_IMG_SIGN_FAIL	dual_ccci/include/ccci_err_no.h	77;"	d
CCCI_ERR_LOAD_IMG_SIGN_FAIL	eemcs/eemcs_ccci.h	383;"	d
CCCI_ERR_LOAD_IMG_START_ID	dual_ccci/include/ccci_err_no.h	9;"	d
CCCI_ERR_LOAD_IMG_START_ID	eemcs/eemcs_ccci.h	314;"	d
CCCI_ERR_LOGIC_CH_HAS_REGISTERED	dual_ccci/include/ccci_err_no.h	53;"	d
CCCI_ERR_LOGIC_CH_HAS_REGISTERED	eemcs/eemcs_ccci.h	359;"	d
CCCI_ERR_MD_AT_EXCEPTION	dual_ccci/include/ccci_err_no.h	64;"	d
CCCI_ERR_MD_AT_EXCEPTION	eemcs/eemcs_ccci.h	370;"	d
CCCI_ERR_MD_CB_HAS_REGISTER	dual_ccci/include/ccci_err_no.h	65;"	d
CCCI_ERR_MD_CB_HAS_REGISTER	eemcs/eemcs_ccci.h	371;"	d
CCCI_ERR_MD_IN_RESET	dual_ccci/include/ccci_err_no.h	29;"	d
CCCI_ERR_MD_IN_RESET	eemcs/eemcs_ccci.h	335;"	d
CCCI_ERR_MD_NOT_READY	dual_ccci/include/ccci_err_no.h	54;"	d
CCCI_ERR_MD_NOT_READY	eemcs/eemcs_ccci.h	360;"	d
CCCI_ERR_MEM_CHECK_FAIL	dual_ccci/include/ccci_err_no.h	36;"	d
CCCI_ERR_MEM_CHECK_FAIL	eemcs/eemcs_ccci.h	342;"	d
CCCI_ERR_MK_DEV_NODE_FAIL	dual_ccci/include/ccci_err_no.h	15;"	d
CCCI_ERR_MK_DEV_NODE_FAIL	eemcs/eemcs_ccci.h	320;"	d
CCCI_ERR_MODULE_INIT_OK	dual_ccci/include/ccci_err_no.h	12;"	d
CCCI_ERR_MODULE_INIT_OK	eemcs/eemcs_ccci.h	317;"	d
CCCI_ERR_MODULE_INIT_START_ID	dual_ccci/include/ccci_err_no.h	5;"	d
CCCI_ERR_MODULE_INIT_START_ID	eemcs/eemcs_ccci.h	310;"	d
CCCI_ERR_MSG	eccci/ccci_debug.h	26;"	d
CCCI_ERR_NOT_DIVISIBLE_BY_4	dual_ccci/include/ccci_err_no.h	63;"	d
CCCI_ERR_NOT_DIVISIBLE_BY_4	eemcs/eemcs_ccci.h	369;"	d
CCCI_ERR_PUSH_RX_DATA_TO_TX_CHANNEL	dual_ccci/include/ccci_err_no.h	51;"	d
CCCI_ERR_PUSH_RX_DATA_TO_TX_CHANNEL	eemcs/eemcs_ccci.h	357;"	d
CCCI_ERR_REG_CALL_BACK_FOR_TX_CHANNEL	dual_ccci/include/ccci_err_no.h	52;"	d
CCCI_ERR_REG_CALL_BACK_FOR_TX_CHANNEL	eemcs/eemcs_ccci.h	358;"	d
CCCI_ERR_REPEAT_CHANNEL_ID	dual_ccci/include/ccci_err_no.h	57;"	d
CCCI_ERR_REPEAT_CHANNEL_ID	eemcs/eemcs_ccci.h	363;"	d
CCCI_ERR_RESET_NOT_READY	dual_ccci/include/ccci_err_no.h	30;"	d
CCCI_ERR_RESET_NOT_READY	eemcs/eemcs_ccci.h	336;"	d
CCCI_ERR_START_ADDR_NOT_4BYTES_ALIGN	dual_ccci/include/ccci_err_no.h	62;"	d
CCCI_ERR_START_ADDR_NOT_4BYTES_ALIGN	eemcs/eemcs_ccci.h	368;"	d
CCCI_EXCH_CORE_AWAKEN	dual_ccci/include/ccci_md.h	/^    CCCI_EXCH_CORE_AWAKEN = 0, $/;"	e	enum:__anon403
CCCI_EXCH_CORE_SLEEP	dual_ccci/include/ccci_md.h	/^    CCCI_EXCH_CORE_SLEEP = 1, $/;"	e	enum:__anon403
CCCI_EXCH_CORE_SLUMBER	dual_ccci/include/ccci_md.h	/^    CCCI_EXCH_CORE_SLUMBER = 2 $/;"	e	enum:__anon403
CCCI_EXREC_OFFSET_OFFENDER	eccci/port_kernel.h	14;"	d
CCCI_FAIL	dual_ccci/include/ccci_layer.h	/^    CCCI_FAIL = -EIO,$/;"	e	enum:__anon384
CCCI_FAIL	eemcs/lte_dev_test.c	/^    CCCI_FAIL = -EIO,$/;"	e	enum:__anon282	file:
CCCI_FIFO_MAX_LEN	dual_ccci/include/ccci_layer.h	40;"	d
CCCI_FILTER_MSG	dual_ccci/include/ccci_common.h	72;"	d
CCCI_FILTER_MSG	dual_ccci/include/ccci_common.h	91;"	d
CCCI_FORCE_ASSERT_CH	dual_ccci/include/ccci_ch.h	/^    CCCI_FORCE_ASSERT_CH = 20090215,$/;"	e	enum:_ccci_ch
CCCI_FORCE_RESET_MODEM_CHANNEL	eemcs/eemcs_ccci.h	/^    CCCI_FORCE_RESET_MODEM_CHANNEL  = 20090215,$/;"	e	enum:__anon290
CCCI_FS_BUFF_IDLE	eemcs/eemcs_fs_ut.c	/^    CCCI_FS_BUFF_IDLE = 0,          \/\/ current port is not waiting for more data$/;"	e	enum:EEMCS_FS_BUFF_STATUS_e	file:
CCCI_FS_BUFF_WAIT	eemcs/eemcs_fs_ut.c	/^    CCCI_FS_BUFF_WAIT               \/\/ current port is waiting for more data to come in$/;"	e	enum:EEMCS_FS_BUFF_STATUS_e	file:
CCCI_FS_DEVNAME	dual_ccci/ccci_fs_main.c	33;"	d	file:
CCCI_FS_IOCTL_GET_INDEX	dual_ccci/include/ccci_fs.h	23;"	d
CCCI_FS_IOCTL_SEND	dual_ccci/include/ccci_fs.h	24;"	d
CCCI_FS_IOC_MAGIC	dual_ccci/include/ccci_fs.h	22;"	d
CCCI_FS_MAX_BUFFERS	dual_ccci/include/ccci_fs.h	27;"	d
CCCI_FS_MAX_BUF_SIZE	dual_ccci/include/ccci_fs.h	26;"	d
CCCI_FS_MSG	dual_ccci/include/ccci_common.h	80;"	d
CCCI_FS_MSG	dual_ccci/include/ccci_common.h	99;"	d
CCCI_FS_OP_Wrapper	eemcs/eemcs_fs_ut.c	/^static KAL_UINT32 CCCI_FS_OP_Wrapper(CCCI_FS_PARA_T* fs_para)$/;"	f	file:
CCCI_FS_PARA	eemcs/eemcs_fs_ut.c	/^typedef struct CCCI_FS_PARA {$/;"	s	file:
CCCI_FS_PARA_T	eemcs/eemcs_fs_ut.c	/^} CCCI_FS_PARA_T;$/;"	t	typeref:struct:CCCI_FS_PARA	file:
CCCI_FS_PEER_REQ_SEND_AGAIN	eemcs/eemcs_fs_ut.c	69;"	d	file:
CCCI_FS_REQ_SEND_AGAIN	eemcs/eemcs_fs_ut.c	68;"	d	file:
CCCI_FS_RX	dual_ccci/include/ccci_ch.h	/^    CCCI_FS_RX = 14,$/;"	e	enum:_ccci_ch
CCCI_FS_SMEM_SIZE	dual_ccci/include/ccci_fs.h	42;"	d
CCCI_FS_TX	dual_ccci/include/ccci_ch.h	/^    CCCI_FS_TX = 15,$/;"	e	enum:_ccci_ch
CCCI_FUNC_ENTRY	dual_ccci/include/ccci_common.h	103;"	d
CCCI_FUNC_ENTRY	dual_ccci/include/ccci_common.h	84;"	d
CCCI_HEADER_LEN	eccci/ccci_ringbuf.c	12;"	d	file:
CCCI_ICUSB_RX	dual_ccci/include/ccci_ch.h	/^    CCCI_ICUSB_RX = 44,$/;"	e	enum:_ccci_ch
CCCI_ICUSB_RX_ACK	dual_ccci/include/ccci_ch.h	/^    CCCI_ICUSB_RX_ACK = 45,$/;"	e	enum:_ccci_ch
CCCI_ICUSB_TX	dual_ccci/include/ccci_ch.h	/^    CCCI_ICUSB_TX = 46,$/;"	e	enum:_ccci_ch
CCCI_ICUSB_TX_ACK	dual_ccci/include/ccci_ch.h	/^    CCCI_ICUSB_TX_ACK = 47,$/;"	e	enum:_ccci_ch
CCCI_INF_COM_MSG	eccci/ccci_debug.h	30;"	d
CCCI_INF_MSG	eccci/ccci_debug.h	24;"	d
CCCI_INIT_MAILBOX	dual_ccci/include/ccci_layer.h	60;"	d
CCCI_INIT_STREAM	dual_ccci/include/ccci_layer.h	69;"	d
CCCI_INVALID_CH_ID	dual_ccci/include/ccci_ch.h	/^    CCCI_INVALID_CH_ID = 0xffffffff,$/;"	e	enum:_ccci_ch
CCCI_INVALID_PARAM	dual_ccci/include/ccci_layer.h	/^    CCCI_INVALID_PARAM = -EINVAL,$/;"	e	enum:__anon384
CCCI_INVALID_PARAM	eemcs/lte_dev_test.c	/^    CCCI_INVALID_PARAM = -EINVAL,$/;"	e	enum:__anon282	file:
CCCI_IN_INTERRUPT	dual_ccci/include/ccci_layer.h	/^    CCCI_IN_INTERRUPT = -EACCES,$/;"	e	enum:__anon384
CCCI_IN_INTERRUPT	eemcs/lte_dev_test.c	/^    CCCI_IN_INTERRUPT = -EACCES,$/;"	e	enum:__anon282	file:
CCCI_IN_IRQ	dual_ccci/include/ccci_layer.h	/^    CCCI_IN_IRQ = -EINTR,$/;"	e	enum:__anon384
CCCI_IN_IRQ	eemcs/lte_dev_test.c	/^    CCCI_IN_IRQ = -EINTR,$/;"	e	enum:__anon282	file:
CCCI_IN_USE	dual_ccci/include/ccci_layer.h	/^    CCCI_IN_USE = -EEXIST,$/;"	e	enum:__anon384
CCCI_IN_USE	eemcs/lte_dev_test.c	/^    CCCI_IN_USE = -EEXIST,$/;"	e	enum:__anon282	file:
CCCI_IOC_ALLOC_MD_LOG_MEM	dual_ccci/include/ccci.h	27;"	d
CCCI_IOC_ALLOC_MD_LOG_MEM	eemcs/eemcs_ccci.h	243;"	d
CCCI_IOC_AP_ENG_BUILD	dual_ccci/include/ccci.h	58;"	d
CCCI_IOC_AP_ENG_BUILD	eemcs/eemcs_ccci.h	274;"	d
CCCI_IOC_ASSERT_MD	eemcs/eemcs_ccci.h	283;"	d
CCCI_IOC_BOOT_DONE	eemcs/eemcs_ccci.h	288;"	d
CCCI_IOC_BOOT_MD	eemcs/eemcs_ccci.h	281;"	d
CCCI_IOC_BOOT_UP_TIMEOUT	eemcs/eemcs_ccci.h	302;"	d
CCCI_IOC_CHECK_STATE	eemcs/eemcs_ccci.h	284;"	d
CCCI_IOC_CLR_HEADER	eemcs/eemcs_ccci.h	294;"	d
CCCI_IOC_DL_TRAFFIC_CONTROL	eemcs/eemcs_ccci.h	300;"	d
CCCI_IOC_DO_MD_RST	dual_ccci/include/ccci.h	28;"	d
CCCI_IOC_DO_MD_RST	eemcs/eemcs_ccci.h	244;"	d
CCCI_IOC_DO_START_MD	dual_ccci/include/ccci.h	35;"	d
CCCI_IOC_DO_START_MD	eemcs/eemcs_ccci.h	251;"	d
CCCI_IOC_DO_STOP_MD	dual_ccci/include/ccci.h	34;"	d
CCCI_IOC_DO_STOP_MD	eemcs/eemcs_ccci.h	250;"	d
CCCI_IOC_ENABLE_GET_SIM_TYPE	dual_ccci/include/ccci.h	49;"	d
CCCI_IOC_ENABLE_GET_SIM_TYPE	eemcs/eemcs_ccci.h	265;"	d
CCCI_IOC_ENTER_DEEP_FLIGHT	dual_ccci/include/ccci.h	36;"	d
CCCI_IOC_ENTER_DEEP_FLIGHT	eemcs/eemcs_ccci.h	252;"	d
CCCI_IOC_FLOW_CTRL_SETTING	eemcs/eemcs_ccci.h	301;"	d
CCCI_IOC_FORCE_FD	dual_ccci/include/ccci.h	57;"	d
CCCI_IOC_FORCE_FD	eemcs/eemcs_ccci.h	273;"	d
CCCI_IOC_FORCE_MD_ASSERT	dual_ccci/include/ccci.h	26;"	d
CCCI_IOC_FORCE_MD_ASSERT	eemcs/eemcs_ccci.h	242;"	d
CCCI_IOC_GATE_MD	eemcs/eemcs_ccci.h	282;"	d
CCCI_IOC_GET_BOOT_STATE	eemcs/eemcs_ccci.h	298;"	d
CCCI_IOC_GET_CFG_SETTING	dual_ccci/include/ccci.h	61;"	d
CCCI_IOC_GET_CFG_SETTING	eemcs/eemcs_ccci.h	276;"	d
CCCI_IOC_GET_EXCEPTION_LENGTH	eemcs/eemcs_ccci.h	296;"	d
CCCI_IOC_GET_EXT_MD_POST_FIX	dual_ccci/include/ccci.h	56;"	d
CCCI_IOC_GET_EXT_MD_POST_FIX	eemcs/eemcs_ccci.h	272;"	d
CCCI_IOC_GET_MD_BOOT_INFO	eemcs/eemcs_ccci.h	286;"	d
CCCI_IOC_GET_MD_EX_TYPE	dual_ccci/include/ccci.h	31;"	d
CCCI_IOC_GET_MD_EX_TYPE	eemcs/eemcs_ccci.h	247;"	d
CCCI_IOC_GET_MD_IMG_EXIST	dual_ccci/include/ccci.h	52;"	d
CCCI_IOC_GET_MD_IMG_EXIST	eemcs/eemcs_ccci.h	268;"	d
CCCI_IOC_GET_MD_INFO	dual_ccci/include/ccci.h	30;"	d
CCCI_IOC_GET_MD_INFO	eemcs/eemcs_ccci.h	246;"	d
CCCI_IOC_GET_MD_MEM_SIZE	dual_ccci/include/ccci.h	59;"	d
CCCI_IOC_GET_MD_MEM_SIZE	eemcs/eemcs_ccci.h	275;"	d
CCCI_IOC_GET_MD_PROTOCOL_TYPE	dual_ccci/include/ccci.h	65;"	d
CCCI_IOC_GET_MD_PROTOCOL_TYPE	eemcs/eemcs_ccci.h	278;"	d
CCCI_IOC_GET_MD_SBP_CFG	dual_ccci/include/ccci.h	64;"	d
CCCI_IOC_GET_MD_STATE	dual_ccci/include/ccci.h	23;"	d
CCCI_IOC_GET_MD_STATE	eemcs/eemcs_ccci.h	239;"	d
CCCI_IOC_GET_MD_TYPE	dual_ccci/include/ccci.h	53;"	d
CCCI_IOC_GET_MD_TYPE	eemcs/eemcs_ccci.h	269;"	d
CCCI_IOC_GET_MD_TYPE_SAVING	dual_ccci/include/ccci.h	55;"	d
CCCI_IOC_GET_MD_TYPE_SAVING	eemcs/eemcs_ccci.h	271;"	d
CCCI_IOC_GET_RUNTIME_DATA	eemcs/eemcs_ccci.h	292;"	d
CCCI_IOC_GET_SIM_MODE	dual_ccci/include/ccci.h	46;"	d
CCCI_IOC_GET_SIM_MODE	eemcs/eemcs_ccci.h	262;"	d
CCCI_IOC_GET_SIM_TYPE	dual_ccci/include/ccci.h	48;"	d
CCCI_IOC_GET_SIM_TYPE	eemcs/eemcs_ccci.h	264;"	d
CCCI_IOC_LEAVE_DEEP_FLIGHT	dual_ccci/include/ccci.h	37;"	d
CCCI_IOC_LEAVE_DEEP_FLIGHT	eemcs/eemcs_ccci.h	253;"	d
CCCI_IOC_MAGIC	dual_ccci/include/ccci.h	21;"	d
CCCI_IOC_MAGIC	eemcs/eemcs_ccci.h	237;"	d
CCCI_IOC_MD_EXCEPTION	eemcs/eemcs_ccci.h	290;"	d
CCCI_IOC_MD_EX_REC_OK	eemcs/eemcs_ccci.h	291;"	d
CCCI_IOC_MD_RESET	dual_ccci/include/ccci.h	22;"	d
CCCI_IOC_MD_RESET	eemcs/eemcs_ccci.h	238;"	d
CCCI_IOC_PCM_BASE_ADDR	dual_ccci/include/ccci.h	24;"	d
CCCI_IOC_PCM_BASE_ADDR	eemcs/eemcs_ccci.h	240;"	d
CCCI_IOC_PCM_LEN	dual_ccci/include/ccci.h	25;"	d
CCCI_IOC_PCM_LEN	eemcs/eemcs_ccci.h	241;"	d
CCCI_IOC_POWER_OFF_MD	dual_ccci/include/ccci.h	39;"	d
CCCI_IOC_POWER_OFF_MD	eemcs/eemcs_ccci.h	255;"	d
CCCI_IOC_POWER_OFF_MD_REQUEST	dual_ccci/include/ccci.h	41;"	d
CCCI_IOC_POWER_OFF_MD_REQUEST	eemcs/eemcs_ccci.h	257;"	d
CCCI_IOC_POWER_ON_MD	dual_ccci/include/ccci.h	38;"	d
CCCI_IOC_POWER_ON_MD	eemcs/eemcs_ccci.h	254;"	d
CCCI_IOC_POWER_ON_MD_REQUEST	dual_ccci/include/ccci.h	40;"	d
CCCI_IOC_POWER_ON_MD_REQUEST	eemcs/eemcs_ccci.h	256;"	d
CCCI_IOC_REBOOT	eemcs/eemcs_ccci.h	289;"	d
CCCI_IOC_RELOAD_MD_TYPE	dual_ccci/include/ccci.h	47;"	d
CCCI_IOC_RELOAD_MD_TYPE	eemcs/eemcs_ccci.h	263;"	d
CCCI_IOC_SEND_BATTERY_INFO	dual_ccci/include/ccci.h	43;"	d
CCCI_IOC_SEND_BATTERY_INFO	eemcs/eemcs_ccci.h	259;"	d
CCCI_IOC_SEND_ICUSB_NOTIFY	dual_ccci/include/ccci.h	50;"	d
CCCI_IOC_SEND_ICUSB_NOTIFY	eemcs/eemcs_ccci.h	266;"	d
CCCI_IOC_SEND_RUN_TIME_DATA	dual_ccci/include/ccci.h	29;"	d
CCCI_IOC_SEND_RUN_TIME_DATA	eemcs/eemcs_ccci.h	245;"	d
CCCI_IOC_SEND_START_MD_REQUEST	dual_ccci/include/ccci.h	33;"	d
CCCI_IOC_SEND_START_MD_REQUEST	eemcs/eemcs_ccci.h	249;"	d
CCCI_IOC_SEND_STOP_MD_REQUEST	dual_ccci/include/ccci.h	32;"	d
CCCI_IOC_SEND_STOP_MD_REQUEST	eemcs/eemcs_ccci.h	248;"	d
CCCI_IOC_SET_BOOT_STATE	eemcs/eemcs_ccci.h	297;"	d
CCCI_IOC_SET_BOOT_TO_VAL	eemcs/eemcs_ccci.h	303;"	d
CCCI_IOC_SET_EXCEPTION_DATA	eemcs/eemcs_ccci.h	295;"	d
CCCI_IOC_SET_HEADER	eemcs/eemcs_ccci.h	293;"	d
CCCI_IOC_SET_MD_IMG_EXIST	dual_ccci/include/ccci.h	51;"	d
CCCI_IOC_SET_MD_IMG_EXIST	eemcs/eemcs_ccci.h	267;"	d
CCCI_IOC_SET_MD_SBP_CFG	dual_ccci/include/ccci.h	63;"	d
CCCI_IOC_SET_STATE	eemcs/eemcs_ccci.h	285;"	d
CCCI_IOC_SIM_SWITCH	dual_ccci/include/ccci.h	42;"	d
CCCI_IOC_SIM_SWITCH	eemcs/eemcs_ccci.h	258;"	d
CCCI_IOC_SIM_SWITCH_TYPE	dual_ccci/include/ccci.h	44;"	d
CCCI_IOC_SIM_SWITCH_TYPE	eemcs/eemcs_ccci.h	260;"	d
CCCI_IOC_START_BOOT	eemcs/eemcs_ccci.h	287;"	d
CCCI_IOC_STORE_MD_TYPE	dual_ccci/include/ccci.h	54;"	d
CCCI_IOC_STORE_MD_TYPE	eemcs/eemcs_ccci.h	270;"	d
CCCI_IOC_STORE_SIM_MODE	dual_ccci/include/ccci.h	45;"	d
CCCI_IOC_STORE_SIM_MODE	eemcs/eemcs_ccci.h	261;"	d
CCCI_IOC_UPDATE_SIM_SLOT_CFG	dual_ccci/include/ccci.h	60;"	d
CCCI_IOC_WAIT_RDY_RST	eemcs/eemcs_ccci.h	299;"	d
CCCI_IPC_BUFFER	dual_ccci/include/ccci_ipc.h	/^} CCCI_IPC_BUFFER;$/;"	t	typeref:struct:__anon366
CCCI_IPC_BUFFER_SIZE	dual_ccci/include/ccci_ipc.h	33;"	d
CCCI_IPC_DEV_MAJOR	dual_ccci/include/ccci_ipc.h	34;"	d
CCCI_IPC_HEADER_ROOM	eemcs/eemcs_ipc.h	160;"	d
CCCI_IPC_HEADER_ROOM	eemcs/eemcs_ipc.h	162;"	d
CCCI_IPC_KERN_WRITE_TEST	eemcs/eemcs_ipc.h	33;"	d
CCCI_IPC_MAGIC	dual_ccci/include/ccci_ipc.h	37;"	d
CCCI_IPC_MAGIC	eemcs/eemcs_ipc.h	29;"	d
CCCI_IPC_MEM	dual_ccci/include/ccci_ipc.h	/^} CCCI_IPC_MEM;$/;"	t	typeref:struct:__anon367
CCCI_IPC_MINOR_BASE	eccci/port_ipc.h	10;"	d
CCCI_IPC_MSG	dual_ccci/include/ccci_common.h	101;"	d
CCCI_IPC_MSG	dual_ccci/include/ccci_common.h	82;"	d
CCCI_IPC_MSG_ID_CODE	eccci/ccci_ipc_el1_msg_id.h	/^} CCCI_IPC_MSG_ID_CODE;$/;"	t	typeref:enum:__anon463
CCCI_IPC_MSG_ID_RANGE	eccci/port_ipc.h	/^} CCCI_IPC_MSG_ID_RANGE;$/;"	t	typeref:enum:__anon451
CCCI_IPC_RESET_RECV	dual_ccci/include/ccci_ipc.h	38;"	d
CCCI_IPC_RESET_RECV	eemcs/eemcs_ipc.h	30;"	d
CCCI_IPC_RESET_SEND	dual_ccci/include/ccci_ipc.h	39;"	d
CCCI_IPC_RESET_SEND	eemcs/eemcs_ipc.h	31;"	d
CCCI_IPC_RX	dual_ccci/include/ccci_ch.h	/^    CCCI_IPC_RX = 34,$/;"	e	enum:_ccci_ch
CCCI_IPC_RX_ACK	dual_ccci/include/ccci_ch.h	/^    CCCI_IPC_RX_ACK = 35,$/;"	e	enum:_ccci_ch
CCCI_IPC_SMEM_SIZE	dual_ccci/include/ccci_ipc.h	123;"	d
CCCI_IPC_TX	dual_ccci/include/ccci_ch.h	/^    CCCI_IPC_TX = 36,$/;"	e	enum:_ccci_ch
CCCI_IPC_TX_ACK	dual_ccci/include/ccci_ch.h	/^    CCCI_IPC_TX_ACK = 37,$/;"	e	enum:_ccci_ch
CCCI_IPC_UART_RX	dual_ccci/include/ccci_ch.h	/^    CCCI_IPC_UART_RX = 38,$/;"	e	enum:_ccci_ch
CCCI_IPC_UART_RX_ACK	dual_ccci/include/ccci_ch.h	/^    CCCI_IPC_UART_RX_ACK = 39,$/;"	e	enum:_ccci_ch
CCCI_IPC_UART_TX	dual_ccci/include/ccci_ch.h	/^    CCCI_IPC_UART_TX = 40,$/;"	e	enum:_ccci_ch
CCCI_IPC_UART_TX_ACK	dual_ccci/include/ccci_ch.h	/^    CCCI_IPC_UART_TX_ACK = 41,$/;"	e	enum:_ccci_ch
CCCI_IPC_WAIT_MD_READY	dual_ccci/include/ccci_ipc.h	40;"	d
CCCI_IPC_WAIT_MD_READY	eemcs/eemcs_ipc.h	32;"	d
CCCI_IPO_H_RESTORE_FAIL	dual_ccci/include/ccci_err_no.h	37;"	d
CCCI_IPO_H_RESTORE_FAIL	eemcs/eemcs_ccci.h	343;"	d
CCCI_KOBJ_NAME	ccci_util/ccci_util_lib_sys.c	8;"	d	file:
CCCI_KOBJ_NAME	dual_ccci/ccci_mk_node.c	413;"	d	file:
CCCI_LOG_BUF_SIZE	ccci_util/ccci_private_log.c	17;"	d	file:
CCCI_LOG_MAX_LEN	dual_ccci/ccci_statistics.c	18;"	d	file:
CCCI_LOG_MAX_WRITE	ccci_util/ccci_private_log.c	18;"	d	file:
CCCI_LOG_RX	dual_ccci/include/ccci_common.h	131;"	d
CCCI_LOG_T	dual_ccci/include/ccci_layer.h	/^} CCCI_LOG_T;$/;"	t	typeref:struct:_CCCI_LOG_T
CCCI_LOG_TX	dual_ccci/include/ccci_common.h	130;"	d
CCCI_MAGIC_NUM	eccci/ccci_core.h	20;"	d
CCCI_MAGIC_NUM	eemcs/eemcs_ccci.h	233;"	d
CCCI_MAILBOX_T	dual_ccci/include/ccci_layer.h	/^} CCCI_MAILBOX_T;$/;"	t	typeref:struct:__anon385
CCCI_MAX_CHANNEL	dual_ccci/include/ccci_cfg.h	17;"	d
CCCI_MAX_CH_NUM	dual_ccci/include/ccci_ch.h	/^    CCCI_MAX_CH_NUM,$/;"	e	enum:_ccci_ch
CCCI_MAX_VCHR_NUM	dual_ccci/include/ccci_cfg.h	41;"	d
CCCI_MD1_MEM_RESERVED_KEY	ccci_util/ccci_util_lib_fo.c	329;"	d	file:
CCCI_MD2_MEM_RESERVED_KEY	ccci_util/ccci_util_lib_fo.c	330;"	d	file:
CCCI_MD_ATTR	eccci/ccci_core.h	30;"	d
CCCI_MD_BOOTUP	dual_ccci/include/ccci_md.h	37;"	d
CCCI_MD_EXCEPTION	dual_ccci/include/ccci_md.h	35;"	d
CCCI_MD_IMAGE_MAPPING_SIZE	dual_ccci/include/ccci_ipc.h	36;"	d
CCCI_MD_IN_RESET	dual_ccci/include/ccci_layer.h	/^    CCCI_MD_IN_RESET = -ESRCH,$/;"	e	enum:__anon384
CCCI_MD_LOG_RX	dual_ccci/include/ccci_ch.h	/^    CCCI_MD_LOG_RX = 42,$/;"	e	enum:_ccci_ch
CCCI_MD_LOG_TX	dual_ccci/include/ccci_ch.h	/^    CCCI_MD_LOG_TX = 43,$/;"	e	enum:_ccci_ch
CCCI_MD_MSG_BOOT_READY	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_BOOT_READY            = 0xFAF50001,$/;"	e	enum:__anon405
CCCI_MD_MSG_BOOT_READY	eemcs/eemcs_md.h	/^     CCCI_MD_MSG_BOOT_READY          = 0xFAF50001,$/;"	e	enum:__anon316
CCCI_MD_MSG_BOOT_TIMEOUT	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_BOOT_TIMEOUT        = 0xFAF50007,$/;"	e	enum:__anon405
CCCI_MD_MSG_BOOT_TIMEOUT	eemcs/eemcs_md.h	/^     CCCI_MD_MSG_BOOT_TIMEOUT        = 0xFAF50007,$/;"	e	enum:__anon316
CCCI_MD_MSG_BOOT_UP	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_BOOT_UP                = 0xFAF50002,$/;"	e	enum:__anon405
CCCI_MD_MSG_BOOT_UP	eemcs/eemcs_md.h	/^     CCCI_MD_MSG_BOOT_UP             = 0xFAF50002,$/;"	e	enum:__anon316
CCCI_MD_MSG_CFG_UPDATE	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_CFG_UPDATE            = 0xFAF50011,$/;"	e	enum:__anon405
CCCI_MD_MSG_ENTER_FLIGHT_MODE	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_ENTER_FLIGHT_MODE    = 0xFAF5000A,$/;"	e	enum:__anon405
CCCI_MD_MSG_ENTER_FLIGHT_MODE	eemcs/eemcs_md.h	/^     CCCI_MD_MSG_ENTER_FLIGHT_MODE   = 0xFAF5000A,$/;"	e	enum:__anon316
CCCI_MD_MSG_EXCEPTION	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_EXCEPTION            = 0xFAF50003,$/;"	e	enum:__anon405
CCCI_MD_MSG_EXCEPTION	eemcs/eemcs_md.h	/^     CCCI_MD_MSG_EXCEPTION           = 0xFAF50003,$/;"	e	enum:__anon316
CCCI_MD_MSG_LEAVE_FLIGHT_MODE	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_LEAVE_FLIGHT_MODE    = 0xFAF5000B,$/;"	e	enum:__anon405
CCCI_MD_MSG_LEAVE_FLIGHT_MODE	eemcs/eemcs_md.h	/^     CCCI_MD_MSG_LEAVE_FLIGHT_MODE   = 0xFAF5000B,$/;"	e	enum:__anon316
CCCI_MD_MSG_NOTIFY	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_NOTIFY                = 0xFAF5000F,$/;"	e	enum:__anon405
CCCI_MD_MSG_NOTIFY	eemcs/eemcs_md.h	/^     CCCI_MD_MSG_NOTIFY              = 0xFAF5000F,$/;"	e	enum:__anon316
CCCI_MD_MSG_POWER_DOWN_REQUEST	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_POWER_DOWN_REQUEST    = 0xFAF5000D,$/;"	e	enum:__anon405
CCCI_MD_MSG_POWER_DOWN_REQUEST	eemcs/eemcs_md.h	/^     CCCI_MD_MSG_POWER_DOWN_REQUEST  = 0xFAF5000D,$/;"	e	enum:__anon316
CCCI_MD_MSG_POWER_ON_REQUEST	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_POWER_ON_REQUEST    = 0xFAF5000C,$/;"	e	enum:__anon405
CCCI_MD_MSG_POWER_ON_REQUEST	eemcs/eemcs_md.h	/^     CCCI_MD_MSG_POWER_ON_REQUEST    = 0xFAF5000C,$/;"	e	enum:__anon316
CCCI_MD_MSG_READY_TO_RESET	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_READY_TO_RESET        = 0xFAF50006,$/;"	e	enum:__anon405
CCCI_MD_MSG_READY_TO_RESET	eemcs/eemcs_md.h	/^     CCCI_MD_MSG_READY_TO_RESET      = 0xFAF50006,$/;"	e	enum:__anon316
CCCI_MD_MSG_RESET	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_RESET                = 0xFAF50004,$/;"	e	enum:__anon405
CCCI_MD_MSG_RESET	eemcs/eemcs_md.h	/^     CCCI_MD_MSG_RESET               = 0xFAF50004,$/;"	e	enum:__anon316
CCCI_MD_MSG_RESET_RETRY	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_RESET_RETRY            = 0xFAF50005,$/;"	e	enum:__anon405
CCCI_MD_MSG_RESET_RETRY	eemcs/eemcs_md.h	/^     CCCI_MD_MSG_RESET_RETRY         = 0xFAF50005,$/;"	e	enum:__anon316
CCCI_MD_MSG_SEND_BATTERY_INFO	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_SEND_BATTERY_INFO   = 0xFAF5000E,$/;"	e	enum:__anon405
CCCI_MD_MSG_SEND_BATTERY_INFO	eemcs/eemcs_md.h	/^     CCCI_MD_MSG_SEND_BATTERY_INFO   = 0xFAF5000E,$/;"	e	enum:__anon316
CCCI_MD_MSG_START_MD_REQUEST	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_START_MD_REQUEST    = 0xFAF50009,$/;"	e	enum:__anon405
CCCI_MD_MSG_START_MD_REQUEST	eemcs/eemcs_md.h	/^     CCCI_MD_MSG_START_MD_REQUEST    = 0xFAF50009,$/;"	e	enum:__anon316
CCCI_MD_MSG_STOP_MD_REQUEST	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_STOP_MD_REQUEST        = 0xFAF50008,$/;"	e	enum:__anon405
CCCI_MD_MSG_STOP_MD_REQUEST	eemcs/eemcs_md.h	/^     CCCI_MD_MSG_STOP_MD_REQUEST     = 0xFAF50008,$/;"	e	enum:__anon316
CCCI_MD_MSG_STORE_NVRAM_MD_TYPE	dual_ccci/include/ccci_md.h	/^    CCCI_MD_MSG_STORE_NVRAM_MD_TYPE = 0xFAF50010,$/;"	e	enum:__anon405
CCCI_MD_MSG_STORE_NVRAM_MD_TYPE	eemcs/eemcs_md.h	/^     CCCI_MD_MSG_STORE_NVRAM_MD_TYPE = 0xFAF50010,$/;"	e	enum:__anon316
CCCI_MD_NOT_READY	dual_ccci/include/ccci_layer.h	/^    CCCI_MD_NOT_READY = -EBUSY,$/;"	e	enum:__anon384
CCCI_MD_NOT_READY	eemcs/lte_dev_test.c	/^    CCCI_MD_NOT_READY = -EBUSY,$/;"	e	enum:__anon282	file:
CCCI_MD_RESET	dual_ccci/include/ccci_md.h	36;"	d
CCCI_MD_RUNTIME_DATA_SMEM_SIZE	dual_ccci/include/ccci_md.h	347;"	d
CCCI_MD_STA_BOOT_READY	dual_ccci/include/ccci_md.h	/^    CCCI_MD_STA_BOOT_READY = 0,$/;"	e	enum:__anon406
CCCI_MD_STA_BOOT_UP	dual_ccci/include/ccci_md.h	/^    CCCI_MD_STA_BOOT_UP = 1,$/;"	e	enum:__anon406
CCCI_MD_STA_RESET	dual_ccci/include/ccci_md.h	/^    CCCI_MD_STA_RESET = 2,$/;"	e	enum:__anon406
CCCI_MD_STOP	dual_ccci/include/ccci_md.h	38;"	d
CCCI_MEM_ALIGN	mach/mt6795/include/mach/ccci_config.h	54;"	d
CCCI_MESSAGE	eccci/ccci_core.h	/^	CCCI_MESSAGE,$/;"	e	enum:__anon449
CCCI_MISC_MSG	dual_ccci/include/ccci_common.h	104;"	d
CCCI_MISC_MSG	dual_ccci/include/ccci_common.h	85;"	d
CCCI_MODEM_EX_INFO_MAX_SIZE	eccci/port_kernel.c	1254;"	d	file:
CCCI_MONITOR_CH	dual_ccci/include/ccci_ch.h	/^    CCCI_MONITOR_CH = 0xf0000000,$/;"	e	enum:_ccci_ch
CCCI_MPU_REGION	mach/mt6795/include/mach/mt_emi_mpu.h	43;"	d
CCCI_MSG	dual_ccci/include/ccci_common.h	40;"	d
CCCI_MSG_INF	dual_ccci/include/ccci_common.h	41;"	d
CCCI_MTU	eccci/ccci_core.h	19;"	d
CCCI_MTU	mach/mt6795/include/mach/ccci_config.h	44;"	d
CCCI_MTU_3456B	eemcs/eemcs_cfg.h	21;"	d
CCCI_NETWORK	dual_ccci/include/ccmni_net.h	124;"	d
CCCI_NODE_TYPE_NUM	dual_ccci/include/ccci_cfg.h	30;"	d
CCCI_NOT_OWNER	dual_ccci/include/ccci_layer.h	/^    CCCI_NOT_OWNER = -EPERM,$/;"	e	enum:__anon384
CCCI_NOT_OWNER	eemcs/lte_dev_test.c	/^    CCCI_NOT_OWNER = -EPERM,$/;"	e	enum:__anon282	file:
CCCI_NO_PHY_CHANNEL	dual_ccci/include/ccci_layer.h	/^    CCCI_NO_PHY_CHANNEL = -ENXIO,$/;"	e	enum:__anon384
CCCI_NO_PHY_CHANNEL	eemcs/lte_dev_test.c	/^    CCCI_NO_PHY_CHANNEL = -ENXIO,$/;"	e	enum:__anon282	file:
CCCI_PCM_RX	dual_ccci/include/ccci_ch.h	/^    CCCI_PCM_RX = 4,$/;"	e	enum:_ccci_ch
CCCI_PCM_TX	dual_ccci/include/ccci_ch.h	/^    CCCI_PCM_TX = 5,$/;"	e	enum:_ccci_ch
CCCI_PLATFORM_DRIVER_DIR	dual_ccci/Makefile	/^CCCI_PLATFORM_DRIVER_DIR := $(srctree)\/drivers\/misc\/mediatek\/dual_ccci$/;"	m
CCCI_PMIC_DEVNAME	dual_ccci/ccci_pmic.c	51;"	d	file:
CCCI_PMIC_MSG	dual_ccci/include/ccci_common.h	102;"	d
CCCI_PMIC_MSG	dual_ccci/include/ccci_common.h	83;"	d
CCCI_PMIC_QSIZE	dual_ccci/ccci_pmic.c	52;"	d	file:
CCCI_PMIC_RX	dual_ccci/include/ccci_ch.h	/^    CCCI_PMIC_RX = 16,$/;"	e	enum:_ccci_ch
CCCI_PMIC_SMEM_SIZE	dual_ccci/include/ccci_pmic.h	83;"	d
CCCI_PMIC_TX	dual_ccci/include/ccci_ch.h	/^    CCCI_PMIC_TX = 17,$/;"	e	enum:_ccci_ch
CCCI_PORT	eemcs/eemcs_ccci.h	/^enum CCCI_PORT{$/;"	g
CCCI_PORT_AUD	eemcs/eemcs_ccci.h	/^    CCCI_PORT_AUD,        \/*PORT=2*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_CTRL	eemcs/eemcs_ccci.h	/^    CCCI_PORT_CTRL = START_OF_BOOT_PORT,\/*PORT=0*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_FS	eemcs/eemcs_ccci.h	/^    CCCI_PORT_FS,     	  \/*PORT=5*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_IMS_AUDIO	eemcs/eemcs_ccci.h	/^    CCCI_PORT_IMS_AUDIO,  \/*PORT=14*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_IMS_CTRL	eemcs/eemcs_ccci.h	/^    CCCI_PORT_IMS_CTRL,   \/*PORT=13*\/   $/;"	e	enum:CCCI_PORT
CCCI_PORT_IMS_DCTRL	eemcs/eemcs_ccci.h	/^    CCCI_PORT_IMS_DCTRL,  \/*PORT=15*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_IMS_VIDEO	eemcs/eemcs_ccci.h	/^    CCCI_PORT_IMS_VIDEO,  \/*PORT=12*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_IOCTL	eemcs/eemcs_ccci.h	/^    CCCI_PORT_IOCTL,      \/*PORT=17, ioctl only no CCCI ch needed *\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_IPC	eemcs/eemcs_ccci.h	/^    CCCI_PORT_IPC,     	  \/*PORT=9*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_IPC_UART	eemcs/eemcs_ccci.h	/^    CCCI_PORT_IPC_UART,   \/*PORT=10*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_IT	eemcs/eemcs_ccci.h	/^    CCCI_PORT_IT,         \/*PORT=19, ioctl only no CCCI ch needed *\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_MD_LOG	eemcs/eemcs_ccci.h	/^    CCCI_PORT_MD_LOG,     \/*PORT=11*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_META	eemcs/eemcs_ccci.h	/^    CCCI_PORT_META,       \/*PORT=3*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_MUX	eemcs/eemcs_ccci.h	/^    CCCI_PORT_MUX,     	  \/*PORT=4*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_MUX_REPORT	eemcs/eemcs_ccci.h	/^    CCCI_PORT_MUX_REPORT, \/*PORT=16, ioctl only no CCCI ch needed *\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_NET1	eemcs/eemcs_ccci.h	/^    CCCI_PORT_NET1 = START_OF_CCMNI, \/*PORT=20*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_NET2	eemcs/eemcs_ccci.h	/^    CCCI_PORT_NET2,  \/*PORT=21*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_NET3	eemcs/eemcs_ccci.h	/^    CCCI_PORT_NET3,  \/*PORT=22*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_NUM	eemcs/eemcs_expt.h	200;"	d
CCCI_PORT_NUM_MAX	eemcs/eemcs_ccci.h	/^    CCCI_PORT_NUM_MAX = END_OF_CCMNI,										$/;"	e	enum:CCCI_PORT
CCCI_PORT_PMIC	eemcs/eemcs_ccci.h	/^    CCCI_PORT_PMIC,       \/*PORT=6*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_RILD	eemcs/eemcs_ccci.h	/^    CCCI_PORT_RILD,       \/*PORT=18, ioctl only no CCCI ch needed *\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_RPC	eemcs/eemcs_ccci.h	/^    CCCI_PORT_RPC,     	  \/*PORT=8*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_STATISTICS	eemcs/eemcs_statistics.h	/^}CCCI_PORT_STATISTICS;$/;"	t	typeref:struct:__anon321
CCCI_PORT_SYS	eemcs/eemcs_ccci.h	/^    CCCI_PORT_SYS = START_OF_NORMAL_PORT,\/*PORT=1*\/$/;"	e	enum:CCCI_PORT
CCCI_PORT_UEM	eemcs/eemcs_ccci.h	/^    CCCI_PORT_UEM,     	  \/*PORT=7*\/$/;"	e	enum:CCCI_PORT
CCCI_RAM_MSG	eccci/ccci_debug.h	25;"	d
CCCI_RBF_FOOTER	eccci/ccci_ringbuf.c	15;"	d	file:
CCCI_RBF_HEADER	eccci/ccci_ringbuf.c	14;"	d	file:
CCCI_RECV_ITEM	dual_ccci/include/ccci_ipc.h	/^}CCCI_RECV_ITEM;$/;"	t	typeref:struct:__anon368
CCCI_REQUEST_TRACE_DEPTH	eccci/ccci_core.h	199;"	d
CCCI_RESET_NOT_READY	dual_ccci/include/ccci_layer.h	/^    CCCI_RESET_NOT_READY = -ENODEV$/;"	e	enum:__anon384
CCCI_RESET_NOT_READY	eemcs/lte_dev_test.c	/^    CCCI_RESET_NOT_READY = -ENODEV$/;"	e	enum:__anon282	file:
CCCI_RETURNVAL_T	dual_ccci/include/ccci_layer.h	/^}CCCI_RETURNVAL_T;$/;"	t	typeref:enum:__anon384
CCCI_RETURNVAL_T	eemcs/lte_dev_test.c	/^}CCCI_RETURNVAL_T;$/;"	t	typeref:enum:__anon282	file:
CCCI_RINGBUF_BAD_FOOTER	eccci/ccci_ringbuf.h	/^	CCCI_RINGBUF_BAD_FOOTER,$/;"	e	enum:__anon461
CCCI_RINGBUF_BAD_HEADER	eccci/ccci_ringbuf.h	/^	CCCI_RINGBUF_BAD_HEADER,$/;"	e	enum:__anon461
CCCI_RINGBUF_CTL_LEN	eccci/ccci_ringbuf.h	25;"	d
CCCI_RINGBUF_EMPTY	eccci/ccci_ringbuf.h	/^	CCCI_RINGBUF_EMPTY,$/;"	e	enum:__anon461
CCCI_RINGBUF_NOT_COMPLETE	eccci/ccci_ringbuf.h	/^	CCCI_RINGBUF_NOT_COMPLETE,$/;"	e	enum:__anon461
CCCI_RINGBUF_NOT_ENOUGH	eccci/ccci_ringbuf.h	/^	CCCI_RINGBUF_NOT_ENOUGH,$/;"	e	enum:__anon461
CCCI_RINGBUF_OK	eccci/ccci_ringbuf.h	/^	CCCI_RINGBUF_OK = 0,$/;"	e	enum:__anon461
CCCI_RINGBUF_PARAM_ERR	eccci/ccci_ringbuf.h	/^    CCCI_RINGBUF_PARAM_ERR,$/;"	e	enum:__anon461
CCCI_RPC_HEADER_ROOM	eemcs/eemcs_rpc.h	150;"	d
CCCI_RPC_HEADER_ROOM	eemcs/eemcs_rpc.h	152;"	d
CCCI_RPC_IOCTL_GET_INDEX	dual_ccci/ccci_rpc_main.c	53;"	d	file:
CCCI_RPC_IOCTL_SEND	dual_ccci/ccci_rpc_main.c	54;"	d	file:
CCCI_RPC_IOC_MAGIC	dual_ccci/ccci_rpc_main.c	52;"	d	file:
CCCI_RPC_MSG	dual_ccci/include/ccci_common.h	100;"	d
CCCI_RPC_MSG	dual_ccci/include/ccci_common.h	81;"	d
CCCI_RPC_RX	dual_ccci/include/ccci_ch.h	/^    CCCI_RPC_RX = 32,$/;"	e	enum:_ccci_ch
CCCI_RPC_TX	dual_ccci/include/ccci_ch.h	/^    CCCI_RPC_TX = 33,$/;"	e	enum:_ccci_ch
CCCI_RUNNING	dual_ccci/include/ccci_layer.h	/^    CCCI_RUNNING=0x1,$/;"	e	enum:__anon388
CCCI_SED_LEN_BYTES	dual_ccci/include/ccci_rpc.h	24;"	d
CCCI_SED_LEN_BYTES	eccci/port_kernel.h	177;"	d
CCCI_SED_LEN_BYTES	eemcs/eemcs_rpc.h	35;"	d
CCCI_SMEM_ALIGN_MD1	mach/mt6795/include/mach/ccci_config.h	55;"	d
CCCI_SMEM_ALIGN_MD2	mach/mt6795/include/mach/ccci_config.h	56;"	d
CCCI_STATE_T	dual_ccci/include/ccci_layer.h	/^} CCCI_STATE_T;$/;"	t	typeref:enum:__anon388
CCCI_STREAM_T	dual_ccci/include/ccci_layer.h	/^} CCCI_STREAM_T;$/;"	t	typeref:struct:__anon386
CCCI_SUCCESS	dual_ccci/include/ccci_layer.h	/^    CCCI_SUCCESS = 0,$/;"	e	enum:__anon384
CCCI_SUCCESS	eemcs/lte_dev_test.c	/^    CCCI_SUCCESS = 0,$/;"	e	enum:__anon282	file:
CCCI_SYSFS_INFO	dual_ccci/include/ccci_layer.h	39;"	d
CCCI_SYSFS_MD_BOOT_ATTR	dual_ccci/include/ccci_md.h	23;"	d
CCCI_SYSFS_MD_INIT	dual_ccci/include/ccci_md.h	22;"	d
CCCI_SYSMSG_HEADER_ROOM	eemcs/eemcs_sysmsg.h	62;"	d
CCCI_SYSMSG_HEADER_ROOM	eemcs/eemcs_sysmsg.h	64;"	d
CCCI_SYSMSG_MAX_REQ_NUM	eemcs/eemcs_sysmsg.h	66;"	d
CCCI_SYSTEM_RX	dual_ccci/include/ccci_ch.h	/^    CCCI_SYSTEM_RX = 2,$/;"	e	enum:_ccci_ch
CCCI_SYSTEM_TX	dual_ccci/include/ccci_ch.h	/^    CCCI_SYSTEM_TX = 3,$/;"	e	enum:_ccci_ch
CCCI_SYS_MSG_RESET_MD	dual_ccci/include/ccci_md.h	/^    CCCI_SYS_MSG_RESET_MD = 0x20100406 $/;"	e	enum:__anon404
CCCI_SYS_SMEM_SIZE	dual_ccci/include/ccci_md.h	287;"	d
CCCI_TASK_PENDING	dual_ccci/include/ccci_ipc.h	35;"	d
CCCI_TASK_PENDING	eccci/port_ipc.h	8;"	d
CCCI_TTY_DEV_MAJOR	dual_ccci/include/ccci_md.h	46;"	d
CCCI_TTY_DEV_NUM	dual_ccci/ccci_tty.c	756;"	d	file:
CCCI_TTY_DEV_NUM	dual_ccci/ccci_tty.c	758;"	d	file:
CCCI_TTY_ICUSB	dual_ccci/include/ccci_tty.h	7;"	d
CCCI_TTY_IPC	dual_ccci/include/ccci_tty.h	6;"	d
CCCI_TTY_META	dual_ccci/include/ccci_tty.h	5;"	d
CCCI_TTY_MODEM	dual_ccci/include/ccci_tty.h	4;"	d
CCCI_TTY_MSG	dual_ccci/include/ccci_common.h	79;"	d
CCCI_TTY_MSG	dual_ccci/include/ccci_common.h	98;"	d
CCCI_TTY_NAME	dual_ccci/ccci_tty.c	754;"	d	file:
CCCI_UART1_RX	dual_ccci/include/ccci_ch.h	/^    CCCI_UART1_RX = 6,$/;"	e	enum:_ccci_ch
CCCI_UART1_RX_ACK	dual_ccci/include/ccci_ch.h	/^    CCCI_UART1_RX_ACK = 7,$/;"	e	enum:_ccci_ch
CCCI_UART1_TX	dual_ccci/include/ccci_ch.h	/^    CCCI_UART1_TX = 8,$/;"	e	enum:_ccci_ch
CCCI_UART1_TX_ACK	dual_ccci/include/ccci_ch.h	/^    CCCI_UART1_TX_ACK = 9,$/;"	e	enum:_ccci_ch
CCCI_UART2_RX	dual_ccci/include/ccci_ch.h	/^    CCCI_UART2_RX = 10,$/;"	e	enum:_ccci_ch
CCCI_UART2_RX_ACK	dual_ccci/include/ccci_ch.h	/^    CCCI_UART2_RX_ACK = 11,$/;"	e	enum:_ccci_ch
CCCI_UART2_TX	dual_ccci/include/ccci_ch.h	/^    CCCI_UART2_TX = 12,$/;"	e	enum:_ccci_ch
CCCI_UART2_TX_ACK	dual_ccci/include/ccci_ch.h	/^    CCCI_UART2_TX_ACK = 13,$/;"	e	enum:_ccci_ch
CCCI_UART_PORT_NUM	dual_ccci/include/ccci_md.h	33;"	d
CCCI_UEM_RX	dual_ccci/include/ccci_ch.h	/^    CCCI_UEM_RX = 18,$/;"	e	enum:_ccci_ch
CCCI_UEM_TX	dual_ccci/include/ccci_ch.h	/^    CCCI_UEM_TX = 19,$/;"	e	enum:_ccci_ch
CCCI_USE_NAPI	mach/mt6795/include/mach/ccci_config.h	6;"	d
CCCI_UTIL_DBG_MSG	ccci_util/ccci_util_log.h	5;"	d
CCCI_UTIL_DBG_MSG_WITH_ID	ccci_util/ccci_util_log.h	21;"	d
CCCI_UTIL_ERR_MSG	ccci_util/ccci_util_log.h	15;"	d
CCCI_UTIL_ERR_MSG_WITH_ID	ccci_util/ccci_util_log.h	31;"	d
CCCI_UTIL_INF_MSG	ccci_util/ccci_util_log.h	10;"	d
CCCI_UTIL_INF_MSG_WITH_ID	ccci_util/ccci_util_log.h	26;"	d
CCCI_VERSION	dual_ccci/include/ccci_cfg.h	11;"	d
CCCI_VERSION	masp/asf/asf_inc/masp_version.h	4;"	d
CCCI_VIR_CHR_KFIFO_SIZE	dual_ccci/include/ccci_cfg.h	42;"	d
CCCI_WAKEUP_LOCK_NAME_LEN	dual_ccci/include/ccci_cfg.h	20;"	d
CCI400_BASE	mach/mt6795/include/mach/mt_reg_base.h	11;"	d
CCI400_BASE	mach/mt6795/mt_cpuidle.c	71;"	d	file:
CCI400_BASE	mach/mt6795/mt_cpuidle.c	80;"	d	file:
CCI400_BASE	mach/mt6795/mt_cpuidle64.c	104;"	d	file:
CCI400_BASE	mach/mt6795/mt_cpuidle64.c	116;"	d	file:
CCI400_BASE	mach/mt6795/mt_cpuidle64.c	71;"	d	file:
CCI400_BASE	mach/mt6795/mt_cpuidle64.c	92;"	d	file:
CCI400_CA15L_SNOOP_CTLR	mach/mt6795/mt_cpuidle.c	106;"	d	file:
CCI400_CA15L_SNOOP_CTLR_PHY	mach/mt6795/mt_cpuidle.c	/^unsigned long CCI400_CA15L_SNOOP_CTLR_PHY;$/;"	v
CCI400_CA7_SNOOP_CTLR	mach/mt6795/mt_cpuidle.c	105;"	d	file:
CCI400_CA7_SNOOP_CTLR_PHY	mach/mt6795/mt_cpuidle.c	/^unsigned long CCI400_CA7_SNOOP_CTLR_PHY;$/;"	v
CCI400_CONTROL	mach/mt6795/mt_cpuidle.c	108;"	d	file:
CCI400_CONTROL	mach/mt6795/mt_cpuidle64.c	143;"	d	file:
CCI400_MP0_SNOOP_CTLR	mach/mt6795/mt_cpuidle64.c	140;"	d	file:
CCI400_MP1_SNOOP_CTLR	mach/mt6795/mt_cpuidle64.c	141;"	d	file:
CCI400_NODE	mach/mt6795/mt_cpuidle.c	66;"	d	file:
CCI400_NODE	mach/mt6795/mt_cpuidle64.c	83;"	d	file:
CCI400_SI3_BASE	mach/mt6795/include/mach/hotplug.h	49;"	d
CCI400_SI3_SNOOP_CONTROL	mach/mt6795/include/mach/hotplug.h	50;"	d
CCI400_SI3_SNOOP_CONTROL	mach/mt6795/mt-headsmp.S	/^CCI400_SI3_SNOOP_CONTROL:$/;"	l
CCI400_SI4_BASE	mach/mt6795/include/mach/hotplug.h	46;"	d
CCI400_SI4_SNOOP_CONTROL	mach/mt6795/include/mach/hotplug.h	47;"	d
CCI400_STATUS	mach/mt6795/include/mach/hotplug.h	43;"	d
CCI400_STATUS	mach/mt6795/mt-headsmp.S	/^CCI400_STATUS:$/;"	l
CCI400_STATUS	mach/mt6795/mt_cpuidle.c	107;"	d	file:
CCI400_STATUS	mach/mt6795/mt_cpuidle64.c	142;"	d	file:
CCI400_STATUS_PHY	mach/mt6795/mt_cpuidle.c	/^unsigned long CCI400_STATUS_PHY;$/;"	v
CCIF_BOTTOM_HALF_RUNNING	dual_ccci/include/ccif.h	/^    CCIF_BOTTOM_HALF_RUNNING,$/;"	e	enum:__anon374
CCIF_CALL_BACK_FUNC_LOCKED	dual_ccci/include/ccif.h	/^    CCIF_CALL_BACK_FUNC_LOCKED,$/;"	e	enum:__anon374
CCIF_CH_NUM	eccci/modem_ccif.c	48;"	d	file:
CCIF_DEBUG	dual_ccci/ccci_hw.c	9;"	d	file:
CCIF_FOOTER_LEN	eccci/ccci_ringbuf.c	11;"	d	file:
CCIF_HEADER_LEN	eccci/ccci_ringbuf.c	10;"	d	file:
CCIF_INTERRUPT	eccci/ccci_core.h	/^	CCIF_INTERRUPT,$/;"	e	enum:__anon449
CCIF_INTR_MAX_RE_ENTER_CNT	dual_ccci/include/ccif.h	5;"	d
CCIF_INTR_SEQ	eccci/ccci_core.h	/^	CCIF_INTR_SEQ,$/;"	e	enum:__anon449
CCIF_ISR_INFO_CALL_BACK_LOCKED	dual_ccci/include/ccif.h	/^    CCIF_ISR_INFO_CALL_BACK_LOCKED,$/;"	e	enum:__anon374
CCIF_MD_SMEM_RESERVE	eccci/modem_ccif.c	49;"	d	file:
CCIF_PKG_FOOTER	eccci/ccci_ringbuf.c	17;"	d	file:
CCIF_PKG_HEADER	eccci/ccci_ringbuf.c	16;"	d	file:
CCIF_RBF_READ	eccci/ccci_ringbuf.c	54;"	d	file:
CCIF_RBF_WRITE	eccci/ccci_ringbuf.c	64;"	d	file:
CCIF_SRAM_SIZE	eccci/mt6795/modem_reg_base.h	24;"	d
CCIF_STD_V1	dual_ccci/include/ccci_common.h	/^    CCIF_STD_V1=0,    \/\/ 16 channel ccif, tx 8, rx 8$/;"	e	enum:_ccif_type
CCIF_TOP_HALF_RUNNING	dual_ccci/include/ccif.h	/^    CCIF_TOP_HALF_RUNNING=0x0,$/;"	e	enum:__anon374
CCIF_VIR	dual_ccci/include/ccci_common.h	/^    CCIF_VIR,        \/\/ Virtual CCIF type$/;"	e	enum:_ccif_type
CCIR656_BASE	mach/mt6795/include/mach/mt_reg_base.h	422;"	d
CCI_CLK_CTRL	mach/mt6795/include/mach/mt_dcm.h	102;"	d
CCMNI_BUFF_DATA_FIELD_SIZE	dual_ccci/include/ccmni_net.h	152;"	d
CCMNI_BUFF_DBG_INFO_SIZE	dual_ccci/include/ccmni_net.h	171;"	d
CCMNI_BUFF_FOOTER	dual_ccci/include/ccmni_net.h	176;"	d
CCMNI_BUFF_FOOTER_SIZE	dual_ccci/include/ccmni_net.h	173;"	d
CCMNI_BUFF_HEADER	dual_ccci/include/ccmni_net.h	175;"	d
CCMNI_BUFF_HEADER_SIZE	dual_ccci/include/ccmni_net.h	172;"	d
CCMNI_CHANNEL_OFFSET	dual_ccci/include/ccmni_net.h	127;"	d
CCMNI_CTRL_Q_RX_SIZE	dual_ccci/include/ccmni_net.h	144;"	d
CCMNI_CTRL_Q_RX_SIZE_DEFAULT	dual_ccci/include/ccmni_net.h	149;"	d
CCMNI_CTRL_Q_TX_SIZE	dual_ccci/include/ccmni_net.h	145;"	d
CCMNI_DATA_END	dual_ccci/include/ccmni_net.h	177;"	d
CCMNI_DBG_INFO	dual_ccci/ccmni_v2_net.c	22;"	d	file:
CCMNI_DL_CTRL_MEM_SIZE	dual_ccci/include/ccmni_net.h	202;"	d
CCMNI_MTU	dual_ccci/include/ccmni_net.h	125;"	d
CCMNI_MTU	mach/mt6795/include/mach/ccci_config.h	45;"	d
CCMNI_RECV_ACK_PENDING	dual_ccci/include/ccmni_net.h	136;"	d
CCMNI_RECV_PENDING	dual_ccci/include/ccmni_net.h	138;"	d
CCMNI_RX_ACK_BOUND	dual_ccci/include/ccmni_net.h	147;"	d
CCMNI_SEND_PENDING	dual_ccci/include/ccmni_net.h	137;"	d
CCMNI_SINGLE_BUFF_SIZE	dual_ccci/include/ccmni_net.h	151;"	d
CCMNI_TX_QUEUE	dual_ccci/ccmni_net.c	42;"	d	file:
CCMNI_TX_QUEUE	dual_ccci/include/ccmni_net.h	140;"	d
CCMNI_UART_OFFSET	dual_ccci/ccmni_net.c	43;"	d	file:
CCMNI_UL_CTRL_MEM_SIZE	dual_ccci/include/ccmni_net.h	203;"	d
CDEV_CLOSE	eemcs/eemcs_char.h	/^    CDEV_CLOSE = 0,$/;"	e	enum:_CCCI_CDEV_STATE
CDEV_LOG	eemcs/eemcs_debug.h	79;"	d
CDEV_LOG	eemcs/eemcs_debug.h	87;"	d
CDEV_OPEN	eemcs/eemcs_char.h	/^    CDEV_OPEN  = 1    $/;"	e	enum:_CCCI_CDEV_STATE
CFG_DEV_MSDC0	mach/mt6795/hiau_ml/core/board-custom.h	9;"	d
CFG_DEV_MSDC0	mach/mt6795/irmn6795_hiau_64/core/board-custom.h	9;"	d
CFG_DEV_MSDC1	mach/mt6795/hiau_ml/core/board-custom.h	10;"	d
CFG_DEV_MSDC1	mach/mt6795/irmn6795_hiau_64/core/board-custom.h	10;"	d
CFG_DEV_MSDC3	mach/mt6795/hiau_ml/core/board-custom.h	12;"	d
CFG_DEV_MSDC3	mach/mt6795/irmn6795_hiau_64/core/board-custom.h	12;"	d
CFG_DEV_UART0	mach/mt6795/include/mach/devs.h	7;"	d
CFG_DEV_UART1	mach/mt6795/include/mach/devs.h	8;"	d
CFG_DEV_UART2	mach/mt6795/include/mach/devs.h	9;"	d
CFG_DEV_UART3	mach/mt6795/include/mach/devs.h	10;"	d
CFG_ENV_OFFSET	mach/mt6795/include/mach/env.h	7;"	d
CFG_ENV_SIZE	mach/mt6795/include/mach/env.h	6;"	d
CFG_GROUP_LEN	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	139;"	d
CFG_GROUP_LEN	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	139;"	d
CFG_LOC_DRVA_NUM	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	333;"	d
CFG_LOC_DRVA_NUM	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	333;"	d
CFG_LOC_DRVB_NUM	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	334;"	d
CFG_LOC_DRVB_NUM	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	334;"	d
CFG_LOC_SENS_NUM	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	335;"	d
CFG_LOC_SENS_NUM	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	335;"	d
CFG_UART_AUTOBAUD	uart/mt6795/platform_uart.h	26;"	d
CG_AUDIO	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_AUDIO = 6,$/;"	e	enum:__anon60
CG_AUDIO_FROM	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_AUDIO_FROM                   = MT_CG_AUDIO_AFE,$/;"	e	enum:cg_clk_id
CG_AUDIO_TO	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_AUDIO_TO                     = MT_CG_AUDIO_ADDA2,$/;"	e	enum:cg_clk_id
CG_DISP0	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_DISP0 = 2,$/;"	e	enum:__anon60
CG_DISP0_FROM	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_DISP0_FROM                   = MT_CG_DISP0_SMI_COMMON,$/;"	e	enum:cg_clk_id
CG_DISP0_TO	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_DISP0_TO                     = MT_CG_DISP0_DISP_OD,$/;"	e	enum:cg_clk_id
CG_DISP1	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_DISP1 = 3,$/;"	e	enum:__anon60
CG_DISP1_FROM	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_DISP1_FROM                   = MT_CG_DISP1_DISP_PWM0_MM,$/;"	e	enum:cg_clk_id
CG_DISP1_TO	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_DISP1_TO                     = MT_CG_DISP1_DPI_ENGINE,$/;"	e	enum:cg_clk_id
CG_IMAGE	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_IMAGE = 4,$/;"	e	enum:__anon60
CG_IMAGE_FROM	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_IMAGE_FROM                   = MT_CG_IMAGE_LARB2_SMI,$/;"	e	enum:cg_clk_id
CG_IMAGE_TO	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_IMAGE_TO                     = MT_CG_IMAGE_FD,$/;"	e	enum:cg_clk_id
CG_INFRA	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_INFRA = 1,$/;"	e	enum:__anon60
CG_INFRA_FROM	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_INFRA_FROM                   = MT_CG_INFRA_DBGCLK,$/;"	e	enum:cg_clk_id
CG_INFRA_TO	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_INFRA_TO                     = MT_CG_INFRA_PMICWRAP,$/;"	e	enum:cg_clk_id
CG_MFG	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_MFG   = 5,$/;"	e	enum:__anon60
CG_MFG_FROM	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_MFG_FROM                     = MT_CG_MFG_AXI,$/;"	e	enum:cg_clk_id
CG_MFG_TO	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_MFG_TO                       = MT_CG_MFG_26M,$/;"	e	enum:cg_clk_id
CG_MJC	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_MJC   = 9,$/;"	e	enum:__anon60
CG_MJC_FROM	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_MJC_FROM                     = MT_CG_MJC_SMI_LARB,$/;"	e	enum:cg_clk_id
CG_MJC_TO	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_MJC_TO                       = MT_CG_MJC_LARB4_AXI_ASIF,$/;"	e	enum:cg_clk_id
CG_PERI	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_PERI  = 0,$/;"	e	enum:__anon60
CG_PERI_FROM	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_PERI_FROM					= MT_CG_PERI_NFI,$/;"	e	enum:cg_clk_id
CG_PERI_TO	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_PERI_TO						= MT_CG_PERI_SPI0,$/;"	e	enum:cg_clk_id
CG_VDEC0	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_VDEC0 = 7,$/;"	e	enum:__anon60
CG_VDEC0_FROM	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_VDEC0_FROM                   = MT_CG_VDEC0_VDEC,$/;"	e	enum:cg_clk_id
CG_VDEC0_TO	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_VDEC0_TO                     = MT_CG_VDEC0_VDEC,$/;"	e	enum:cg_clk_id
CG_VDEC1	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_VDEC1 = 8,$/;"	e	enum:__anon60
CG_VDEC1_FROM	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_VDEC1_FROM                   = MT_CG_VDEC1_LARB,$/;"	e	enum:cg_clk_id
CG_VDEC1_TO	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_VDEC1_TO                     = MT_CG_VDEC1_LARB,$/;"	e	enum:cg_clk_id
CG_VENC	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_VENC  = 10,$/;"	e	enum:__anon60
CG_VENC_FROM	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_VENC_FROM                    = MT_CG_VENC_LARB,$/;"	e	enum:cg_clk_id
CG_VENC_TO	mach/mt6795/include/mach/mt_clkmgr.h	/^    CG_VENC_TO                      = MT_CG_VENC_JPGDEC,$/;"	e	enum:cg_clk_id
CHANGE_MODE	mach/mt6795/swsusp.S	/^#define CHANGE_MODE(x) \\$/;"	d
CHANGE_PENDING	mach/mt6795/include/mach/hotplug.h	44;"	d
CHANGE_STATE_ERR	eemcs/eemcs_state.c	113;"	d	file:
CHANGE_TRACKING_POINT	mach/mt6795/hiau_ml/power/cust_battery_meter.h	47;"	d
CHANGE_TRACKING_POINT	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	47;"	d
CHAR	conn_md/include/conn_md_exp.h	12;"	d
CHAR	eccci/ccci_debug.h	8;"	d
CHAR	wmt_ccci/wmt_cfg_parser.c	72;"	d	file:
CHARGING_FULL_CURRENT	mach/mt6795/hiau_ml/power/cust_charging.h	18;"	d
CHARGING_FULL_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	18;"	d
CHARGING_HOST_CHARGER_CURRENT	mach/mt6795/hiau_ml/power/cust_charging.h	32;"	d
CHARGING_HOST_CHARGER_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	32;"	d
CHECKSUM_SIZE	eccci/modem_cldma.h	12;"	d
CHIPVER_ECO_1	mach/mt6795/include/mach/mtk_nand.h	355;"	d
CHIPVER_ECO_2	mach/mt6795/include/mach/mtk_nand.h	356;"	d
CHIP_ID	eemcs/lte_hif_sdio.h	395;"	d
CHIP_SW_VER	mach/mt6795/include/mach/mt_chip.h	/^typedef chip_sw_ver_t CHIP_SW_VER;$/;"	t
CHIP_SW_VER	mach/mt6795/mt_cpuidle64.c	/^} CHIP_SW_VER;$/;"	t	typeref:enum:__anon7	file:
CHIP_SW_VER_01	mach/mt6795/include/mach/mt_chip.h	/^    CHIP_SW_VER_01 = 0x0000,$/;"	e	enum:__anon140
CHIP_SW_VER_01	mach/mt6795/mt_cpuidle64.c	/^    CHIP_SW_VER_01 = 0x0000,$/;"	e	enum:__anon7	file:
CHIP_SW_VER_02	mach/mt6795/include/mach/mt_chip.h	/^    CHIP_SW_VER_02 = 0x0001$/;"	e	enum:__anon140
CHIP_SW_VER_02	mach/mt6795/mt_cpuidle64.c	/^    CHIP_SW_VER_02 = 0x0001$/;"	e	enum:__anon7	file:
CHIP_TYPE_GT9	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    CHIP_TYPE_GT9  = 0,$/;"	e	enum:__anon17
CHIP_TYPE_GT9	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    CHIP_TYPE_GT9  = 0,$/;"	e	enum:__anon27
CHIP_TYPE_GT9F	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    CHIP_TYPE_GT9F = 1,$/;"	e	enum:__anon17
CHIP_TYPE_GT9F	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    CHIP_TYPE_GT9F = 1,$/;"	e	enum:__anon27
CHIP_TYPE_T	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^} CHIP_TYPE_T;$/;"	t	typeref:enum:__anon17
CHIP_TYPE_T	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^} CHIP_TYPE_T;$/;"	t	typeref:enum:__anon27
CH_AGPS_RX	eemcs/eemcs_ccci.h	/^    CH_AGPS_RX = 38,$/;"	e	enum:__anon290
CH_AGPS_RX_ACK	eemcs/eemcs_ccci.h	/^    CH_AGPS_RX_ACK = 39,$/;"	e	enum:__anon290
CH_AGPS_TX	eemcs/eemcs_ccci.h	/^    CH_AGPS_TX = 40,$/;"	e	enum:__anon290
CH_AGPS_TX_ACK	eemcs/eemcs_ccci.h	/^    CH_AGPS_TX_ACK = 41,$/;"	e	enum:__anon290
CH_AUD_RX	eemcs/eemcs_ccci.h	/^    CH_AUD_RX = 4,$/;"	e	enum:__anon290
CH_AUD_TX	eemcs/eemcs_ccci.h	/^    CH_AUD_TX = 5,$/;"	e	enum:__anon290
CH_CTRL_RX	eemcs/eemcs_ccci.h	/^    CH_CTRL_RX = 0,$/;"	e	enum:__anon290
CH_CTRL_TX	eemcs/eemcs_ccci.h	/^    CH_CTRL_TX = 1,$/;"	e	enum:__anon290
CH_DUMMY	eemcs/eemcs_ccci.h	/^    CH_DUMMY = 0xFF,   \/* ch which drops Tx pkts *\/$/;"	e	enum:__anon290
CH_FS_RX	eemcs/eemcs_ccci.h	/^    CH_FS_RX = 14,$/;"	e	enum:__anon290
CH_FS_TX	eemcs/eemcs_ccci.h	/^    CH_FS_TX = 15,$/;"	e	enum:__anon290
CH_IMSA_DL	eemcs/eemcs_ccci.h	/^    CH_IMSA_DL = 57,$/;"	e	enum:__anon290
CH_IMSA_UL	eemcs/eemcs_ccci.h	/^    CH_IMSA_UL = 56,$/;"	e	enum:__anon290
CH_IMSC_DL	eemcs/eemcs_ccci.h	/^    CH_IMSC_DL = 55,$/;"	e	enum:__anon290
CH_IMSC_UL	eemcs/eemcs_ccci.h	/^    CH_IMSC_UL = 54,$/;"	e	enum:__anon290
CH_IMSDC_DL	eemcs/eemcs_ccci.h	/^    CH_IMSDC_DL = 59,$/;"	e	enum:__anon290
CH_IMSDC_UL	eemcs/eemcs_ccci.h	/^    CH_IMSDC_UL = 58,$/;"	e	enum:__anon290
CH_IMSV_DL	eemcs/eemcs_ccci.h	/^    CH_IMSV_DL = 53,$/;"	e	enum:__anon290
CH_IMSV_UL	eemcs/eemcs_ccci.h	/^    CH_IMSV_UL = 52,$/;"	e	enum:__anon290
CH_IPC_RX	eemcs/eemcs_ccci.h	/^    CH_IPC_RX = 34,$/;"	e	enum:__anon290
CH_IPC_RX_ACK	eemcs/eemcs_ccci.h	/^    CH_IPC_RX_ACK = 35,$/;"	e	enum:__anon290
CH_IPC_TX	eemcs/eemcs_ccci.h	/^    CH_IPC_TX = 36,$/;"	e	enum:__anon290
CH_IPC_TX_ACK	eemcs/eemcs_ccci.h	/^    CH_IPC_TX_ACK = 37,$/;"	e	enum:__anon290
CH_IT_RX	eemcs/eemcs_ccci.h	/^    CH_IT_RX = 50,$/;"	e	enum:__anon290
CH_IT_TX	eemcs/eemcs_ccci.h	/^    CH_IT_TX = 51,$/;"	e	enum:__anon290
CH_META_RACK	eemcs/eemcs_ccci.h	/^    CH_META_RACK = 7,$/;"	e	enum:__anon290
CH_META_RX	eemcs/eemcs_ccci.h	/^    CH_META_RX = 6,$/;"	e	enum:__anon290
CH_META_TACK	eemcs/eemcs_ccci.h	/^    CH_META_TACK = 9,$/;"	e	enum:__anon290
CH_META_TX	eemcs/eemcs_ccci.h	/^    CH_META_TX = 8,$/;"	e	enum:__anon290
CH_MLOG_RX	eemcs/eemcs_ccci.h	/^    CH_MLOG_RX = 42,$/;"	e	enum:__anon290
CH_MLOG_TX	eemcs/eemcs_ccci.h	/^    CH_MLOG_TX = 43,$/;"	e	enum:__anon290
CH_MUX_RACK	eemcs/eemcs_ccci.h	/^    CH_MUX_RACK = 11,$/;"	e	enum:__anon290
CH_MUX_RX	eemcs/eemcs_ccci.h	/^    CH_MUX_RX = 10,$/;"	e	enum:__anon290
CH_MUX_TACK	eemcs/eemcs_ccci.h	/^    CH_MUX_TACK = 13,$/;"	e	enum:__anon290
CH_MUX_TX	eemcs/eemcs_ccci.h	/^    CH_MUX_TX = 12,$/;"	e	enum:__anon290
CH_NET1_DL_ACK	eemcs/eemcs_ccci.h	/^    CH_NET1_DL_ACK = 64, \/* ch for CCMNI0 ACK packet of DL data packet*\/$/;"	e	enum:__anon290
CH_NET1_RX	eemcs/eemcs_ccci.h	/^    CH_NET1_RX = 20,$/;"	e	enum:__anon290
CH_NET1_RX_ACK	eemcs/eemcs_ccci.h	/^    CH_NET1_RX_ACK = 21,$/;"	e	enum:__anon290
CH_NET1_TX	eemcs/eemcs_ccci.h	/^    CH_NET1_TX = 22,$/;"	e	enum:__anon290
CH_NET1_TX_ACK	eemcs/eemcs_ccci.h	/^    CH_NET1_TX_ACK = 23,$/;"	e	enum:__anon290
CH_NET2_DL_ACK	eemcs/eemcs_ccci.h	/^    CH_NET2_DL_ACK = 65, \/* ch for CCMNI1 ACK packet of DL data packet *\/$/;"	e	enum:__anon290
CH_NET2_RX	eemcs/eemcs_ccci.h	/^    CH_NET2_RX = 24,$/;"	e	enum:__anon290
CH_NET2_RX_ACK	eemcs/eemcs_ccci.h	/^    CH_NET2_RX_ACK = 25,$/;"	e	enum:__anon290
CH_NET2_TX	eemcs/eemcs_ccci.h	/^    CH_NET2_TX = 26,$/;"	e	enum:__anon290
CH_NET2_TX_ACK	eemcs/eemcs_ccci.h	/^    CH_NET2_TX_ACK = 27,$/;"	e	enum:__anon290
CH_NET3_DL_ACK	eemcs/eemcs_ccci.h	/^    CH_NET3_DL_ACK = 66, \/* ch for CCMNI2 ACK packet of DL data packet *\/$/;"	e	enum:__anon290
CH_NET3_RX	eemcs/eemcs_ccci.h	/^    CH_NET3_RX = 28,$/;"	e	enum:__anon290
CH_NET3_RX_ACK	eemcs/eemcs_ccci.h	/^    CH_NET3_RX_ACK = 29,$/;"	e	enum:__anon290
CH_NET3_TX	eemcs/eemcs_ccci.h	/^    CH_NET3_TX = 30,$/;"	e	enum:__anon290
CH_NET3_TX_ACK	eemcs/eemcs_ccci.h	/^    CH_NET3_TX_ACK = 31,$/;"	e	enum:__anon290
CH_NUM_MAX	eemcs/eemcs_ccci.h	/^    CH_NUM_MAX,$/;"	e	enum:__anon290
CH_PMIC_RX	eemcs/eemcs_ccci.h	/^    CH_PMIC_RX = 16,$/;"	e	enum:__anon290
CH_PMIC_TX	eemcs/eemcs_ccci.h	/^    CH_PMIC_TX = 17,$/;"	e	enum:__anon290
CH_RPC_RX	eemcs/eemcs_ccci.h	/^    CH_RPC_RX = 32,$/;"	e	enum:__anon290
CH_RPC_TX	eemcs/eemcs_ccci.h	/^    CH_RPC_TX = 33,$/;"	e	enum:__anon290
CH_SYS_RX	eemcs/eemcs_ccci.h	/^    CH_SYS_RX = 2,$/;"	e	enum:__anon290
CH_SYS_TX	eemcs/eemcs_ccci.h	/^    CH_SYS_TX = 3,$/;"	e	enum:__anon290
CH_UEM_RX	eemcs/eemcs_ccci.h	/^    CH_UEM_RX = 18,$/;"	e	enum:__anon290
CH_UEM_TX	eemcs/eemcs_ccci.h	/^    CH_UEM_TX = 19,$/;"	e	enum:__anon290
CIPHER_BLOCK_SIZE	masp/asf/asf_inc/aes_legacy.h	9;"	d
CIPHER_BLOCK_SIZE	masp/asf/core/alg_aes_legacy.c	19;"	d	file:
CIPHER_BLOCK_SIZE	masp/asf/core/alg_aes_so.c	15;"	d	file:
CIPHER_HEADER	masp/asf/asf_inc/sec_cipher_header.h	/^}CIPHER_HEADER;$/;"	t	typeref:struct:_SEC_CIPHER_IMG_HEADER
CIPHER_IMG_HEADER_SIZE	masp/asf/asf_inc/sec_cipher_header.h	11;"	d
CIPHER_IMG_MAGIC	masp/asf/asf_inc/sec_cipher_header.h	10;"	d
CIRQ_ACK_BASE	mach/mt6795/include/mach/mt_cirq.h	11;"	d
CIRQ_CON	mach/mt6795/include/mach/mt_cirq.h	21;"	d
CIRQ_CON_BITS_MASK	mach/mt6795/include/mach/mt_cirq.h	30;"	d
CIRQ_CON_EDGE_ONLY	mach/mt6795/include/mach/mt_cirq.h	36;"	d
CIRQ_CON_EDGE_ONLY_BITS	mach/mt6795/include/mach/mt_cirq.h	27;"	d
CIRQ_CON_EN	mach/mt6795/include/mach/mt_cirq.h	35;"	d
CIRQ_CON_EN_BITS	mach/mt6795/include/mach/mt_cirq.h	26;"	d
CIRQ_CON_EVENT_BITS	mach/mt6795/include/mach/mt_cirq.h	29;"	d
CIRQ_CON_FLUSH	mach/mt6795/include/mach/mt_cirq.h	37;"	d
CIRQ_CON_FLUSH_BITS	mach/mt6795/include/mach/mt_cirq.h	28;"	d
CIRQ_CTRL_REG_NUM	mach/mt6795/include/mach/mt_cirq.h	43;"	d
CIRQ_MASK_BASE	mach/mt6795/include/mach/mt_cirq.h	12;"	d
CIRQ_MASK_CLR_BASE	mach/mt6795/include/mach/mt_cirq.h	14;"	d
CIRQ_MASK_SET_BASE	mach/mt6795/include/mach/mt_cirq.h	13;"	d
CIRQ_POL_BASE	mach/mt6795/include/mach/mt_cirq.h	18;"	d
CIRQ_POL_CLR_BASE	mach/mt6795/include/mach/mt_cirq.h	20;"	d
CIRQ_POL_SET_BASE	mach/mt6795/include/mach/mt_cirq.h	19;"	d
CIRQ_SENS_BASE	mach/mt6795/include/mach/mt_cirq.h	15;"	d
CIRQ_SENS_CLR_BASE	mach/mt6795/include/mach/mt_cirq.h	17;"	d
CIRQ_SENS_SET_BASE	mach/mt6795/include/mach/mt_cirq.h	16;"	d
CIRQ_STA_BASE	mach/mt6795/include/mach/mt_cirq.h	10;"	d
CIRQ_TO_IRQ_NUM	mach/mt6795/include/mach/mt_cirq.h	53;"	d
CI_BLK_ALIGN	masp/asf/core/sec_mod_core.c	26;"	d	file:
CI_BLK_SIZE	masp/asf/core/sec_mod_core.c	25;"	d	file:
CKSTA_REG	mach/mt6795/include/mach/mt_clkmgr.h	113;"	d
CKSYS_BASE	mach/mt6795/include/mach/mt_reg_base.h	14;"	d
CLAIMCLR	mach/mt6795/include/mach/mt_dbg_v71.h	58;"	d
CLAIMCLR_CLEAR_ALL	mach/mt6795/include/mach/mt_dbg_v71.h	22;"	d
CLAIMCLR_CLEAR_ALL	mach/mt6795/mt_dormant.c	77;"	d	file:
CLAIMSET	mach/mt6795/include/mach/mt_dbg_v71.h	57;"	d
CLDMA_ACTIVE_T	eccci/modem_cldma.c	62;"	d	file:
CLDMA_AP_BASE	eccci/mt6795/modem_reg_base.h	4;"	d
CLDMA_AP_BUS_CFG	eccci/mt6795/cldma_reg.h	109;"	d
CLDMA_AP_BUS_STA	eccci/mt6795/cldma_reg.h	112;"	d
CLDMA_AP_CHNL_DISABLE	eccci/mt6795/cldma_reg.h	110;"	d
CLDMA_AP_CHNL_IDLE	eccci/mt6795/cldma_reg.h	113;"	d
CLDMA_AP_CLDMA_CODA_VERSION	eccci/mt6795/cldma_reg.h	76;"	d
CLDMA_AP_DEBUG_ID_EN	eccci/mt6795/cldma_reg.h	73;"	d
CLDMA_AP_HIGH_PRIORITY	eccci/mt6795/cldma_reg.h	111;"	d
CLDMA_AP_HPQR	eccci/mt6795/cldma_reg.h	36;"	d
CLDMA_AP_HPQTCR	eccci/mt6795/cldma_reg.h	34;"	d
CLDMA_AP_L2RIMCR0	eccci/mt6795/cldma_reg.h	97;"	d
CLDMA_AP_L2RIMCR1	eccci/mt6795/cldma_reg.h	98;"	d
CLDMA_AP_L2RIMR0	eccci/mt6795/cldma_reg.h	95;"	d
CLDMA_AP_L2RIMR1	eccci/mt6795/cldma_reg.h	96;"	d
CLDMA_AP_L2RIMSR0	eccci/mt6795/cldma_reg.h	99;"	d
CLDMA_AP_L2RIMSR1	eccci/mt6795/cldma_reg.h	100;"	d
CLDMA_AP_L2RISAR0	eccci/mt6795/cldma_reg.h	93;"	d
CLDMA_AP_L2RISAR1	eccci/mt6795/cldma_reg.h	94;"	d
CLDMA_AP_L2TIMCR0	eccci/mt6795/cldma_reg.h	81;"	d
CLDMA_AP_L2TIMCR1	eccci/mt6795/cldma_reg.h	82;"	d
CLDMA_AP_L2TIMR0	eccci/mt6795/cldma_reg.h	79;"	d
CLDMA_AP_L2TIMR1	eccci/mt6795/cldma_reg.h	80;"	d
CLDMA_AP_L2TIMSR0	eccci/mt6795/cldma_reg.h	83;"	d
CLDMA_AP_L2TIMSR1	eccci/mt6795/cldma_reg.h	84;"	d
CLDMA_AP_L2TISAR0	eccci/mt6795/cldma_reg.h	77;"	d
CLDMA_AP_L2TISAR1	eccci/mt6795/cldma_reg.h	78;"	d
CLDMA_AP_L3RIMCR0	eccci/mt6795/cldma_reg.h	105;"	d
CLDMA_AP_L3RIMCR1	eccci/mt6795/cldma_reg.h	106;"	d
CLDMA_AP_L3RIMR0	eccci/mt6795/cldma_reg.h	103;"	d
CLDMA_AP_L3RIMR1	eccci/mt6795/cldma_reg.h	104;"	d
CLDMA_AP_L3RIMSR0	eccci/mt6795/cldma_reg.h	107;"	d
CLDMA_AP_L3RIMSR1	eccci/mt6795/cldma_reg.h	108;"	d
CLDMA_AP_L3RISAR0	eccci/mt6795/cldma_reg.h	101;"	d
CLDMA_AP_L3RISAR1	eccci/mt6795/cldma_reg.h	102;"	d
CLDMA_AP_L3TIMCR0	eccci/mt6795/cldma_reg.h	89;"	d
CLDMA_AP_L3TIMCR1	eccci/mt6795/cldma_reg.h	90;"	d
CLDMA_AP_L3TIMR0	eccci/mt6795/cldma_reg.h	87;"	d
CLDMA_AP_L3TIMR1	eccci/mt6795/cldma_reg.h	88;"	d
CLDMA_AP_L3TIMSR0	eccci/mt6795/cldma_reg.h	91;"	d
CLDMA_AP_L3TIMSR1	eccci/mt6795/cldma_reg.h	92;"	d
CLDMA_AP_L3TISAR0	eccci/mt6795/cldma_reg.h	85;"	d
CLDMA_AP_L3TISAR1	eccci/mt6795/cldma_reg.h	86;"	d
CLDMA_AP_LENGTH	eccci/mt6795/modem_reg_base.h	5;"	d
CLDMA_AP_LPQTCR	eccci/mt6795/cldma_reg.h	35;"	d
CLDMA_AP_RQCPR	eccci/mt6795/cldma_reg.h	119;"	d
CLDMA_AP_RQSAR	eccci/mt6795/cldma_reg.h	118;"	d
CLDMA_AP_SO_CFG	eccci/mt6795/cldma_reg.h	51;"	d
CLDMA_AP_SO_CHECKSUM_CHANNEL_ENABLE	eccci/mt6795/cldma_reg.h	52;"	d
CLDMA_AP_SO_CURRENT_ADDR_0	eccci/mt6795/cldma_reg.h	61;"	d
CLDMA_AP_SO_CURRENT_ADDR_1	eccci/mt6795/cldma_reg.h	62;"	d
CLDMA_AP_SO_CURRENT_ADDR_2	eccci/mt6795/cldma_reg.h	63;"	d
CLDMA_AP_SO_CURRENT_ADDR_3	eccci/mt6795/cldma_reg.h	64;"	d
CLDMA_AP_SO_CURRENT_ADDR_4	eccci/mt6795/cldma_reg.h	65;"	d
CLDMA_AP_SO_CURRENT_ADDR_5	eccci/mt6795/cldma_reg.h	66;"	d
CLDMA_AP_SO_CURRENT_ADDR_6	eccci/mt6795/cldma_reg.h	67;"	d
CLDMA_AP_SO_CURRENT_ADDR_7	eccci/mt6795/cldma_reg.h	68;"	d
CLDMA_AP_SO_ERROR	eccci/mt6795/cldma_reg.h	50;"	d
CLDMA_AP_SO_OUTDMA_CODA_VERSION	eccci/mt6795/cldma_reg.h	49;"	d
CLDMA_AP_SO_RESUME_CMD	eccci/mt6795/cldma_reg.h	71;"	d
CLDMA_AP_SO_START_ADDR_0	eccci/mt6795/cldma_reg.h	53;"	d
CLDMA_AP_SO_START_ADDR_1	eccci/mt6795/cldma_reg.h	54;"	d
CLDMA_AP_SO_START_ADDR_2	eccci/mt6795/cldma_reg.h	55;"	d
CLDMA_AP_SO_START_ADDR_3	eccci/mt6795/cldma_reg.h	56;"	d
CLDMA_AP_SO_START_ADDR_4	eccci/mt6795/cldma_reg.h	57;"	d
CLDMA_AP_SO_START_ADDR_5	eccci/mt6795/cldma_reg.h	58;"	d
CLDMA_AP_SO_START_ADDR_6	eccci/mt6795/cldma_reg.h	59;"	d
CLDMA_AP_SO_START_ADDR_7	eccci/mt6795/cldma_reg.h	60;"	d
CLDMA_AP_SO_START_CMD	eccci/mt6795/cldma_reg.h	70;"	d
CLDMA_AP_SO_STATUS	eccci/mt6795/cldma_reg.h	69;"	d
CLDMA_AP_SO_STOP_CMD	eccci/mt6795/cldma_reg.h	72;"	d
CLDMA_AP_TCR0	eccci/mt6795/cldma_reg.h	37;"	d
CLDMA_AP_TCR1	eccci/mt6795/cldma_reg.h	38;"	d
CLDMA_AP_TCR2	eccci/mt6795/cldma_reg.h	39;"	d
CLDMA_AP_TCR3	eccci/mt6795/cldma_reg.h	40;"	d
CLDMA_AP_TCR4	eccci/mt6795/cldma_reg.h	41;"	d
CLDMA_AP_TCR5	eccci/mt6795/cldma_reg.h	42;"	d
CLDMA_AP_TCR6	eccci/mt6795/cldma_reg.h	43;"	d
CLDMA_AP_TCR7	eccci/mt6795/cldma_reg.h	44;"	d
CLDMA_AP_TCR_CMD	eccci/mt6795/cldma_reg.h	45;"	d
CLDMA_AP_TQCPR	eccci/mt6795/cldma_reg.h	117;"	d
CLDMA_AP_TQSAR	eccci/mt6795/cldma_reg.h	116;"	d
CLDMA_AP_TQTCR	eccci/mt6795/cldma_reg.h	120;"	d
CLDMA_AP_UL_CFG	eccci/mt6795/cldma_reg.h	33;"	d
CLDMA_AP_UL_CHECKSUM_CHANNEL_ENABLE	eccci/mt6795/cldma_reg.h	46;"	d
CLDMA_AP_UL_CURRENT_ADDR_0	eccci/mt6795/cldma_reg.h	18;"	d
CLDMA_AP_UL_CURRENT_ADDR_1	eccci/mt6795/cldma_reg.h	19;"	d
CLDMA_AP_UL_CURRENT_ADDR_2	eccci/mt6795/cldma_reg.h	20;"	d
CLDMA_AP_UL_CURRENT_ADDR_3	eccci/mt6795/cldma_reg.h	21;"	d
CLDMA_AP_UL_CURRENT_ADDR_4	eccci/mt6795/cldma_reg.h	22;"	d
CLDMA_AP_UL_CURRENT_ADDR_5	eccci/mt6795/cldma_reg.h	23;"	d
CLDMA_AP_UL_CURRENT_ADDR_6	eccci/mt6795/cldma_reg.h	24;"	d
CLDMA_AP_UL_CURRENT_ADDR_7	eccci/mt6795/cldma_reg.h	25;"	d
CLDMA_AP_UL_CURRENT_ADDR_8	eccci/mt6795/cldma_reg.h	26;"	d
CLDMA_AP_UL_CURRENT_ADDR_9	eccci/mt6795/cldma_reg.h	27;"	d
CLDMA_AP_UL_ERROR	eccci/mt6795/cldma_reg.h	32;"	d
CLDMA_AP_UL_RESUME_CMD	eccci/mt6795/cldma_reg.h	30;"	d
CLDMA_AP_UL_SBDMA_CODA_VERSION	eccci/mt6795/cldma_reg.h	7;"	d
CLDMA_AP_UL_START_ADDR_0	eccci/mt6795/cldma_reg.h	8;"	d
CLDMA_AP_UL_START_ADDR_1	eccci/mt6795/cldma_reg.h	9;"	d
CLDMA_AP_UL_START_ADDR_2	eccci/mt6795/cldma_reg.h	10;"	d
CLDMA_AP_UL_START_ADDR_3	eccci/mt6795/cldma_reg.h	11;"	d
CLDMA_AP_UL_START_ADDR_4	eccci/mt6795/cldma_reg.h	12;"	d
CLDMA_AP_UL_START_ADDR_5	eccci/mt6795/cldma_reg.h	13;"	d
CLDMA_AP_UL_START_ADDR_6	eccci/mt6795/cldma_reg.h	14;"	d
CLDMA_AP_UL_START_ADDR_7	eccci/mt6795/cldma_reg.h	15;"	d
CLDMA_AP_UL_START_ADDR_8	eccci/mt6795/cldma_reg.h	16;"	d
CLDMA_AP_UL_START_ADDR_9	eccci/mt6795/cldma_reg.h	17;"	d
CLDMA_AP_UL_START_CMD	eccci/mt6795/cldma_reg.h	29;"	d
CLDMA_AP_UL_STATUS	eccci/mt6795/cldma_reg.h	28;"	d
CLDMA_AP_UL_STOP_CMD	eccci/mt6795/cldma_reg.h	31;"	d
CLDMA_BM_ALL_QUEUE	eccci/mt6795/cldma_reg.h	151;"	d
CLDMA_BM_INT_ACTIVE_LD_TC	eccci/mt6795/cldma_reg.h	137;"	d
CLDMA_BM_INT_ACTIVE_START	eccci/mt6795/cldma_reg.h	133;"	d
CLDMA_BM_INT_ALL	eccci/mt6795/cldma_reg.h	131;"	d
CLDMA_BM_INT_ALLEN	eccci/mt6795/cldma_reg.h	149;"	d
CLDMA_BM_INT_BD_64KERR	eccci/mt6795/cldma_reg.h	145;"	d
CLDMA_BM_INT_BD_CSERR	eccci/mt6795/cldma_reg.h	142;"	d
CLDMA_BM_INT_BD_LEN_ERR	eccci/mt6795/cldma_reg.h	140;"	d
CLDMA_BM_INT_DATA_LEN_MIS	eccci/mt6795/cldma_reg.h	144;"	d
CLDMA_BM_INT_DONE	eccci/mt6795/cldma_reg.h	136;"	d
CLDMA_BM_INT_ERROR	eccci/mt6795/cldma_reg.h	134;"	d
CLDMA_BM_INT_FIFO_LEN_MIS	eccci/mt6795/cldma_reg.h	148;"	d
CLDMA_BM_INT_GPD_64KERR	eccci/mt6795/cldma_reg.h	146;"	d
CLDMA_BM_INT_GPD_CSERR	eccci/mt6795/cldma_reg.h	143;"	d
CLDMA_BM_INT_GPD_LEN_ERR	eccci/mt6795/cldma_reg.h	141;"	d
CLDMA_BM_INT_INACTIVE_ERR	eccci/mt6795/cldma_reg.h	138;"	d
CLDMA_BM_INT_QUEUE_EMPTY	eccci/mt6795/cldma_reg.h	135;"	d
CLDMA_BM_INT_RBIDX_ERR	eccci/mt6795/cldma_reg.h	147;"	d
CLDMA_CG_POLL	eccci/modem_cldma.c	61;"	d	file:
CLDMA_MD_BASE	eccci/mt6795/modem_reg_base.h	6;"	d
CLDMA_MD_LENGTH	eccci/mt6795/modem_reg_base.h	7;"	d
CLDMA_RXQ_NUM	eccci/modem_cldma.h	14;"	d
CLDMA_TIMER_LOOP	eccci/modem_cldma.h	17;"	d
CLDMA_TXQ_NUM	eccci/modem_cldma.h	13;"	d
CLEAR_REQ	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	26;"	d
CLI_MAGIC	eemcs/eemcs_boot.c	2305;"	d	file:
CLI_MAGIC	eemcs/lte_dev_test.c	72;"	d	file:
CLK26CALI_0	mach/mt6795/include/mach/mt_clkmgr.h	110;"	d
CLK26CALI_1	mach/mt6795/include/mach/mt_clkmgr.h	111;"	d
CLK26CALI_2	mach/mt6795/include/mach/mt_clkmgr.h	112;"	d
CLKBUF_MAX_COUNT	eccci/port_kernel.h	121;"	d
CLKBUF_NUM	mach/mt6795/include/mach/mt_clkbuf_ctl.h	60;"	d
CLKBuf_Count	eccci/port_kernel.h	/^	u16 CLKBuf_Count;$/;"	m	struct:ccci_rpc_clkbuf_result
CLKBuf_SWCtrl_Status	eccci/port_kernel.h	/^	u8 CLKBuf_SWCtrl_Status[CLKBUF_MAX_COUNT];$/;"	m	struct:ccci_rpc_clkbuf_result
CLKBuf_Status	eccci/port_kernel.h	/^	u8 CLKBuf_Status[CLKBUF_MAX_COUNT];$/;"	m	struct:ccci_rpc_clkbuf_result
CLK_BLOCK	mach/mt6795/include/mach/mt_pwm_hal.h	/^	CLK_BLOCK,$/;"	e	enum:CLOCK_SRC
CLK_BLOCK_BY_1625_OR_32K	mach/mt6795/include/mach/mt_pwm_hal.h	/^	CLK_BLOCK_BY_1625_OR_32K$/;"	e	enum:CLOCK_SRC
CLK_BUF_5193	mach/mt6795/include/mach/mt_clkbuf_ctl.h	/^    CLK_BUF_5193		= 2,$/;"	e	enum:clk_buf_id
CLK_BUF_6605	mach/mt6795/include/mach/mt_clkbuf_ctl.h	/^    CLK_BUF_6605		= 1,$/;"	e	enum:clk_buf_id
CLK_BUF_AUDIO	mach/mt6795/include/mach/mt_clkbuf_ctl.h	/^    CLK_BUF_AUDIO		= 3,$/;"	e	enum:clk_buf_id
CLK_BUF_BB	mach/mt6795/include/mach/mt_clkbuf_ctl.h	/^    CLK_BUF_BB			= 0,$/;"	e	enum:clk_buf_id
CLK_BUF_INVALID	mach/mt6795/include/mach/mt_clkbuf_ctl.h	/^    CLK_BUF_INVALID		= 4,$/;"	e	enum:clk_buf_id
CLK_BUF_SWCTRL_STATUS_T	mach/mt6795/include/mach/mt_clkbuf_ctl.h	/^}CLK_BUF_SWCTRL_STATUS_T;$/;"	t	typeref:enum:__anon187
CLK_BUF_SW_DISABLE	mach/mt6795/include/mach/mt_clkbuf_ctl.h	/^   CLK_BUF_SW_DISABLE = 0,$/;"	e	enum:__anon187
CLK_BUF_SW_ENABLE	mach/mt6795/include/mach/mt_clkbuf_ctl.h	/^   CLK_BUF_SW_ENABLE  = 1,$/;"	e	enum:__anon187
CLK_BUF_TAG	mach/mt6795/mt_clkbuf_ctl.c	33;"	d	file:
CLK_BUF_TAG	mach/mt6795/mt_clkbuf_ctl_64.c	33;"	d	file:
CLK_CFG_0	mach/mt6795/include/mach/mt_clkmgr.h	93;"	d
CLK_CFG_1	mach/mt6795/include/mach/mt_clkmgr.h	94;"	d
CLK_CFG_10	mach/mt6795/include/mach/mt_clkmgr.h	103;"	d
CLK_CFG_11	mach/mt6795/include/mach/mt_clkmgr.h	104;"	d
CLK_CFG_2	mach/mt6795/include/mach/mt_clkmgr.h	95;"	d
CLK_CFG_3	mach/mt6795/include/mach/mt_clkmgr.h	96;"	d
CLK_CFG_4	mach/mt6795/include/mach/mt_clkmgr.h	97;"	d
CLK_CFG_5	mach/mt6795/include/mach/mt_clkmgr.h	98;"	d
CLK_CFG_6	mach/mt6795/include/mach/mt_clkmgr.h	99;"	d
CLK_CFG_7	mach/mt6795/include/mach/mt_clkmgr.h	100;"	d
CLK_CFG_8	mach/mt6795/include/mach/mt_clkmgr.h	101;"	d
CLK_CFG_9	mach/mt6795/include/mach/mt_clkmgr.h	102;"	d
CLK_DIV1	mach/mt6795/include/mach/mt_cpuxgpt.h	50;"	d
CLK_DIV1	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	33;"	d
CLK_DIV1	mach/mt6795/include/mach/mt_pwm_hal.h	/^	CLK_DIV1 = CLK_DIV_MIN,$/;"	e	enum:PWM_CLK_DIV
CLK_DIV128	mach/mt6795/include/mach/mt_pwm_hal.h	/^	CLK_DIV128,$/;"	e	enum:PWM_CLK_DIV
CLK_DIV16	mach/mt6795/include/mach/mt_pwm_hal.h	/^	CLK_DIV16,$/;"	e	enum:PWM_CLK_DIV
CLK_DIV2	mach/mt6795/include/mach/mt_cpuxgpt.h	51;"	d
CLK_DIV2	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	34;"	d
CLK_DIV2	mach/mt6795/include/mach/mt_pwm_hal.h	/^	CLK_DIV2,$/;"	e	enum:PWM_CLK_DIV
CLK_DIV32	mach/mt6795/include/mach/mt_pwm_hal.h	/^	CLK_DIV32,$/;"	e	enum:PWM_CLK_DIV
CLK_DIV4	mach/mt6795/include/mach/mt_cpuxgpt.h	52;"	d
CLK_DIV4	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	35;"	d
CLK_DIV4	mach/mt6795/include/mach/mt_pwm_hal.h	/^	CLK_DIV4,$/;"	e	enum:PWM_CLK_DIV
CLK_DIV64	mach/mt6795/include/mach/mt_pwm_hal.h	/^	CLK_DIV64,$/;"	e	enum:PWM_CLK_DIV
CLK_DIV8	mach/mt6795/include/mach/mt_pwm_hal.h	/^	CLK_DIV8,$/;"	e	enum:PWM_CLK_DIV
CLK_DIV_MASK	mach/mt6795/include/mach/mt_cpuxgpt.h	53;"	d
CLK_DIV_MASK	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	36;"	d
CLK_DIV_MAX	mach/mt6795/include/mach/mt_pwm_hal.h	/^	CLK_DIV_MAX$/;"	e	enum:PWM_CLK_DIV
CLK_DIV_MIN	mach/mt6795/include/mach/mt_pwm_hal.h	/^	CLK_DIV_MIN,$/;"	e	enum:PWM_CLK_DIV
CLK_MISC_CFG_0	mach/mt6795/include/mach/mt_clkmgr.h	107;"	d
CLK_MISC_CFG_1	mach/mt6795/include/mach/mt_clkmgr.h	108;"	d
CLK_MISC_CFG_2	mach/mt6795/include/mach/mt_clkmgr.h	109;"	d
CLK_SCP_CFG_0	mach/mt6795/include/mach/mt_clkmgr.h	105;"	d
CLK_SCP_CFG_1	mach/mt6795/include/mach/mt_clkmgr.h	106;"	d
CLOCK_SRC	mach/mt6795/include/mach/mt_pwm_hal.h	/^enum CLOCK_SRC{$/;"	g
CLOCK_TICK_RATE	mach/mt6795/include/mach/timex.h	1;"	d
CLOSE_POWEROFF_WAKEUP_PERIOD	mach/mt6795/hiau_ml/power/cust_battery_meter.h	78;"	d
CLOSE_POWEROFF_WAKEUP_PERIOD	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	78;"	d
CLRREG16	mach/mt6795/include/mach/mt_typedefs.h	157;"	d
CLRREG32	mach/mt6795/include/mach/mt_typedefs.h	163;"	d
CLRREG8	mach/mt6795/include/mach/mt_typedefs.h	151;"	d
CMB_STUB_AIF_0	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    CMB_STUB_AIF_0 = 0, \/* 0000: BT_PCM_OFF & FM analog (line in\/out) *\/$/;"	e	enum:__anon104
CMB_STUB_AIF_1	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    CMB_STUB_AIF_1 = 1, \/* 0001: BT_PCM_ON & FM analog (in\/out) *\/$/;"	e	enum:__anon104
CMB_STUB_AIF_2	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    CMB_STUB_AIF_2 = 2, \/* 0010: BT_PCM_OFF & FM digital (I2S) *\/$/;"	e	enum:__anon104
CMB_STUB_AIF_3	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    CMB_STUB_AIF_3 = 3, \/* 0011: BT_PCM_ON & FM digital (I2S) (invalid in 73evb & 1.2 phone configuration) *\/$/;"	e	enum:__anon104
CMB_STUB_AIF_CTRL	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^} CMB_STUB_AIF_CTRL;$/;"	t	typeref:enum:__anon105
CMB_STUB_AIF_CTRL_DIS	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    CMB_STUB_AIF_CTRL_DIS = 0,$/;"	e	enum:__anon105
CMB_STUB_AIF_CTRL_EN	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    CMB_STUB_AIF_CTRL_EN = 1,$/;"	e	enum:__anon105
CMB_STUB_AIF_CTRL_MAX	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    CMB_STUB_AIF_CTRL_MAX = 2,$/;"	e	enum:__anon105
CMB_STUB_AIF_MAX	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    CMB_STUB_AIF_MAX = 4,$/;"	e	enum:__anon104
CMB_STUB_AIF_X	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^} CMB_STUB_AIF_X;$/;"	t	typeref:enum:__anon104
CMB_STUB_CB	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^} CMB_STUB_CB, *P_CMB_STUB_CB;$/;"	t	typeref:struct:_CMB_STUB_CB_
CMDID_ACK_BIN_LOAD_END	eemcs/eemcs_boot.h	/^    CMDID_ACK_BIN_LOAD_END,$/;"	e	enum:XBOOT_CMD_ID_e
CMDID_ACK_BIN_LOAD_START	eemcs/eemcs_boot.h	/^    CMDID_ACK_BIN_LOAD_START,$/;"	e	enum:XBOOT_CMD_ID_e
CMDID_ACK_GET_BIN	eemcs/eemcs_boot.h	/^    CMDID_ACK_GET_BIN,$/;"	e	enum:XBOOT_CMD_ID_e
CMDID_ACK_MD_BOOT_END	eemcs/eemcs_boot.h	/^    CMDID_ACK_MD_BOOT_END,$/;"	e	enum:XBOOT_CMD_ID_e
CMDID_ACK_MD_BUF_SIZE_CHANGE	eemcs/eemcs_boot.h	/^    CMDID_ACK_MD_BUF_SIZE_CHANGE,$/;"	e	enum:XBOOT_CMD_ID_e
CMDID_ACK_MD_MSD_OUTPUT	eemcs/eemcs_boot.h	/^    CMDID_ACK_MD_MSD_OUTPUT,$/;"	e	enum:XBOOT_CMD_ID_e
CMDID_ACK_MSG_FLUSH	eemcs/eemcs_boot.h	/^    CMDID_ACK_MSG_FLUSH,$/;"	e	enum:XBOOT_CMD_ID_e
CMDID_BIN_LOAD_END	eemcs/eemcs_boot.h	/^    CMDID_BIN_LOAD_END,$/;"	e	enum:XBOOT_CMD_ID_e
CMDID_BIN_LOAD_START	eemcs/eemcs_boot.h	/^    CMDID_BIN_LOAD_START = 0,$/;"	e	enum:XBOOT_CMD_ID_e
CMDID_GET_BIN	eemcs/eemcs_boot.h	/^    CMDID_GET_BIN,$/;"	e	enum:XBOOT_CMD_ID_e
CMDID_MAX	eemcs/eemcs_boot.h	/^    CMDID_MAX,$/;"	e	enum:XBOOT_CMD_ID_e
CMDID_MD_BOOT_END	eemcs/eemcs_boot.h	/^    CMDID_MD_BOOT_END,$/;"	e	enum:XBOOT_CMD_ID_e
CMDID_MD_BUF_SIZE_CHANGE	eemcs/eemcs_boot.h	/^    CMDID_MD_BUF_SIZE_CHANGE,$/;"	e	enum:XBOOT_CMD_ID_e
CMDID_MD_MSD_OUTPUT	eemcs/eemcs_boot.h	/^    CMDID_MD_MSD_OUTPUT,$/;"	e	enum:XBOOT_CMD_ID_e
CMDID_MSG_FLUSH	eemcs/eemcs_boot.h	/^    CMDID_MSG_FLUSH,$/;"	e	enum:XBOOT_CMD_ID_e
CMD_DAPC_SET	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	21;"	d
CMD_DEVINFO_GET	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	20;"	d
CMD_HACC_REQUEST	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	22;"	d
CMD_M4UTL_INIT	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4UTL_INIT,$/;"	e	enum:__anon245
CMD_M4U_ADD	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_ADD = CMD_M4U_MAGIC,$/;"	e	enum:__anon245
CMD_M4U_ALLOC_MVA	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_ALLOC_MVA,$/;"	e	enum:__anon245
CMD_M4U_CFG_PORT	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_CFG_PORT,$/;"	e	enum:__anon245
CMD_M4U_CFG_PORT_ARRAY	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_CFG_PORT_ARRAY,$/;"	e	enum:__anon245
CMD_M4U_CLOSE_SESSION	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_CLOSE_SESSION,$/;"	e	enum:__anon245
CMD_M4U_DEALLOC_MVA	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_DEALLOC_MVA,$/;"	e	enum:__anon245
CMD_M4U_DUMP_SEC_PGTABLE	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_DUMP_SEC_PGTABLE,$/;"	e	enum:__anon245
CMD_M4U_LARB_BACKUP	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_LARB_BACKUP,    $/;"	e	enum:__anon245
CMD_M4U_LARB_RESTORE	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_LARB_RESTORE,$/;"	e	enum:__anon245
CMD_M4U_MAGIC	mach/mt6795/include/trustzone/m4u/tz_m4u.h	26;"	d
CMD_M4U_MAP_NONSEC_BUFFER	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_MAP_NONSEC_BUFFER,$/;"	e	enum:__anon245
CMD_M4U_OPEN_SESSION	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_OPEN_SESSION,$/;"	e	enum:__anon245
CMD_M4U_PRINT_PORT	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_PRINT_PORT,$/;"	e	enum:__anon245
CMD_M4U_REG_BACKUP	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_REG_BACKUP,$/;"	e	enum:__anon245
CMD_M4U_REG_RESTORE	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_REG_RESTORE,$/;"	e	enum:__anon245
CMD_M4U_SEC_INIT	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_SEC_INIT,$/;"	e	enum:__anon245
CMD_M4U_SYSTRACE_MAP	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_SYSTRACE_MAP,  $/;"	e	enum:__anon245
CMD_M4U_SYSTRACE_TRANSACT	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_SYSTRACE_TRANSACT,    $/;"	e	enum:__anon245
CMD_M4U_SYSTRACE_UNMAP	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_SYSTRACE_UNMAP,    $/;"	e	enum:__anon245
CMD_M4U_UNMAP_NONSEC_BUFFER	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    CMD_M4U_UNMAP_NONSEC_BUFFER,    $/;"	e	enum:__anon245
CMD_MD32_OCD_BREAKPOINT	mach/mt6795/include/mach/md32_helper.h	/^    CMD_MD32_OCD_BREAKPOINT,$/;"	e	enum:cmd_md32_ocd
CMD_MD32_OCD_DR	mach/mt6795/include/mach/md32_helper.h	/^    CMD_MD32_OCD_DR,$/;"	e	enum:cmd_md32_ocd
CMD_MD32_OCD_DW	mach/mt6795/include/mach/md32_helper.h	/^    CMD_MD32_OCD_DW,$/;"	e	enum:cmd_md32_ocd
CMD_MD32_OCD_HELP	mach/mt6795/include/mach/md32_helper.h	/^    CMD_MD32_OCD_HELP,$/;"	e	enum:cmd_md32_ocd
CMD_MD32_OCD_IW	mach/mt6795/include/mach/md32_helper.h	/^    CMD_MD32_OCD_IW,$/;"	e	enum:cmd_md32_ocd
CMD_MD32_OCD_READ_MEM	mach/mt6795/include/mach/md32_helper.h	/^    CMD_MD32_OCD_READ_MEM,$/;"	e	enum:cmd_md32_ocd
CMD_MD32_OCD_RESUME	mach/mt6795/include/mach/md32_helper.h	/^    CMD_MD32_OCD_RESUME,$/;"	e	enum:cmd_md32_ocd
CMD_MD32_OCD_STATUS	mach/mt6795/include/mach/md32_helper.h	/^    CMD_MD32_OCD_STATUS,$/;"	e	enum:cmd_md32_ocd
CMD_MD32_OCD_STEP	mach/mt6795/include/mach/md32_helper.h	/^    CMD_MD32_OCD_STEP,$/;"	e	enum:cmd_md32_ocd
CMD_MD32_OCD_STOP	mach/mt6795/include/mach/md32_helper.h	/^    CMD_MD32_OCD_STOP = 0,$/;"	e	enum:cmd_md32_ocd
CMD_MD32_OCD_TEST	mach/mt6795/include/mach/md32_helper.h	/^    CMD_MD32_OCD_TEST,$/;"	e	enum:cmd_md32_ocd
CMD_MD32_OCD_WRITE_MEM	mach/mt6795/include/mach/md32_helper.h	/^    CMD_MD32_OCD_WRITE_MEM,$/;"	e	enum:cmd_md32_ocd
CMD_MD32_OCD_WRITE_REG	mach/mt6795/include/mach/md32_helper.h	/^    CMD_MD32_OCD_WRITE_REG,$/;"	e	enum:cmd_md32_ocd
CMD_SEC_MEM_ALLOC	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	20;"	d
CMD_SEC_MEM_ALLOC_TBL	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	23;"	d
CMD_SEC_MEM_REF	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	21;"	d
CMD_SEC_MEM_SYS_TRACE	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	26;"	d
CMD_SEC_MEM_UNREF	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	22;"	d
CMD_SEC_MEM_UNREF_TBL	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	24;"	d
CMD_SEC_MEM_USAGE_DUMP	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	25;"	d
CMD_SPI_CONFIG	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	22;"	d
CMD_SPI_DEBUG	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	23;"	d
CMD_SPI_SEND	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	21;"	d
CMD_TBL_T	eemcs/lte_dev_test.c	/^} CMD_TBL_T;$/;"	t	typeref:struct:__anon283	file:
CNFG_AHB	mach/mt6795/include/mach/mtk_nand.h	93;"	d
CNFG_AUTO_FMT_EN	mach/mt6795/include/mach/mtk_nand.h	98;"	d
CNFG_BYTE_RW	mach/mt6795/include/mach/mtk_nand.h	96;"	d
CNFG_DMA_BURST_EN	mach/mt6795/include/mach/mtk_nand.h	95;"	d
CNFG_HW_ECC_EN	mach/mt6795/include/mach/mtk_nand.h	97;"	d
CNFG_OP_CUST	mach/mt6795/include/mach/mtk_nand.h	105;"	d
CNFG_OP_ERASE	mach/mt6795/include/mach/mtk_nand.h	103;"	d
CNFG_OP_IDLE	mach/mt6795/include/mach/mtk_nand.h	99;"	d
CNFG_OP_MODE_MASK	mach/mt6795/include/mach/mtk_nand.h	106;"	d
CNFG_OP_MODE_SHIFT	mach/mt6795/include/mach/mtk_nand.h	107;"	d
CNFG_OP_PRGM	mach/mt6795/include/mach/mtk_nand.h	102;"	d
CNFG_OP_READ	mach/mt6795/include/mach/mtk_nand.h	100;"	d
CNFG_OP_RESET	mach/mt6795/include/mach/mtk_nand.h	104;"	d
CNFG_OP_SRD	mach/mt6795/include/mach/mtk_nand.h	101;"	d
CNFG_READ_EN	mach/mt6795/include/mach/mtk_nand.h	94;"	d
CNTP_CTL_ENABLE	mach/mt6795/ca7_timer.c	138;"	d	file:
CNTP_CTL_IMASK	mach/mt6795/ca7_timer.c	139;"	d	file:
CNTP_CTL_ISTATUS	mach/mt6795/ca7_timer.c	140;"	d	file:
COLOR0_BASE	mach/mt6795/include/mach/mt_reg_base.h	320;"	d
COLOR1_BASE	mach/mt6795/include/mach/mt_reg_base.h	323;"	d
COMBO_FUNC_TYPE	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^} COMBO_FUNC_TYPE;$/;"	t	typeref:enum:__anon106
COMBO_FUNC_TYPE_BT	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    COMBO_FUNC_TYPE_BT = 0,$/;"	e	enum:__anon106
COMBO_FUNC_TYPE_FM	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    COMBO_FUNC_TYPE_FM = 1,$/;"	e	enum:__anon106
COMBO_FUNC_TYPE_GPS	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    COMBO_FUNC_TYPE_GPS = 2,$/;"	e	enum:__anon106
COMBO_FUNC_TYPE_NUM	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    COMBO_FUNC_TYPE_NUM = 6$/;"	e	enum:__anon106
COMBO_FUNC_TYPE_STP	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    COMBO_FUNC_TYPE_STP = 5,$/;"	e	enum:__anon106
COMBO_FUNC_TYPE_WIFI	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    COMBO_FUNC_TYPE_WIFI = 3,$/;"	e	enum:__anon106
COMBO_FUNC_TYPE_WMT	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    COMBO_FUNC_TYPE_WMT = 4,$/;"	e	enum:__anon106
COMBO_IF	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^} COMBO_IF;$/;"	t	typeref:enum:__anon107
COMBO_IF_BTIF	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    COMBO_IF_BTIF = 2,$/;"	e	enum:__anon107
COMBO_IF_MAX	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    COMBO_IF_MAX,$/;"	e	enum:__anon107
COMBO_IF_MSDC	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    COMBO_IF_MSDC = 1,$/;"	e	enum:__anon107
COMBO_IF_UART	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    COMBO_IF_UART = 0,$/;"	e	enum:__anon107
COMPAT_ISP_BUFFER_CTRL	mach/mt6795/include/mach/camera_isp.h	854;"	d
COMPAT_ISP_DEBUG_FLAG	mach/mt6795/include/mach/camera_isp.h	848;"	d
COMPAT_ISP_GET_DMA_ERR	mach/mt6795/include/mach/camera_isp.h	849;"	d
COMPAT_ISP_GET_INT_ERR	mach/mt6795/include/mach/camera_isp.h	850;"	d
COMPAT_ISP_READ_IRQ	mach/mt6795/include/mach/camera_isp.h	853;"	d
COMPAT_ISP_READ_REGISTER	mach/mt6795/include/mach/camera_isp.h	846;"	d
COMPAT_ISP_REF_CNT_CTRL	mach/mt6795/include/mach/camera_isp.h	855;"	d
COMPAT_ISP_WAIT_IRQ	mach/mt6795/include/mach/camera_isp.h	852;"	d
COMPAT_ISP_WRITE_REGISTER	mach/mt6795/include/mach/camera_isp.h	847;"	d
COMPAT_MT6573FDVTIOC_G_READ_FDREG_CMD	mach/mt6795/include/mach/camera_fdvt.h	55;"	d
COMPAT_MT6573FDVTIOC_G_WAITIRQ	mach/mt6795/include/mach/camera_fdvt.h	53;"	d
COMPAT_MT6573FDVTIOC_STARTFD_CMD	mach/mt6795/include/mach/camera_fdvt.h	52;"	d
COMPAT_MT6573FDVTIOC_T_DUMPREG	mach/mt6795/include/mach/camera_fdvt.h	57;"	d
COMPAT_MT6573FDVTIOC_T_SET_FDCONF_CMD	mach/mt6795/include/mach/camera_fdvt.h	54;"	d
COMPAT_MT6573FDVTIOC_T_SET_SDCONF_CMD	mach/mt6795/include/mach/camera_fdvt.h	56;"	d
COMPAT_MT6573FDVT_INIT_SETPARA_CMD	mach/mt6795/include/mach/camera_fdvt.h	51;"	d
COMPILE_ASSERT	masp/asf/asf_inc/sec_error.h	7;"	d
COMPILE_ASSERT	masp/asf/core/alg_aes_legacy.c	24;"	d	file:
CONFIG_CCCI_PMIC_DEBUG_MSG	dual_ccci/ccci_pmic.c	50;"	d	file:
CONFIG_CLKMGR_STAT	mach/mt6795/include/mach/mt_clkmgr.h	7;"	d
CONFIG_CPU_DVFS_AEE_RR_REC	mach/mt6795/mt_cpufreq_64.c	70;"	d	file:
CONFIG_CPU_DVFS_DOWNGRADE_FREQ	mach/mt6795/mt_cpufreq.c	93;"	d	file:
CONFIG_CPU_DVFS_POWER_THROTTLING	mach/mt6795/mt_cpufreq_64.c	68;"	d	file:
CONFIG_CPU_DVFS_SHOWLOG	mach/mt6795/mt_cpufreq.c	87;"	d	file:
CONFIG_CPU_DVFS_SHOWLOG	mach/mt6795/mt_cpufreq_64.c	66;"	d	file:
CONFIG_DIS_CHECK_BATTERY	mach/mt6795/hiau_ml/power/cust_charging.h	75;"	d
CONFIG_DIS_CHECK_BATTERY	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	75;"	d
CONFIG_EINT_DEVICE_TREE	mach/mt6795/hiau_ml/core/board.c	28;"	d	file:
CONFIG_EINT_DEVICE_TREE	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	29;"	d
CONFIG_EINT_DEVICE_TREE	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	31;"	d
CONFIG_EINT_DEVICE_TREE	mach/mt6795/irmn6795_hiau_64/core/board.c	28;"	d	file:
CONFIG_HOTPLUG_PROFILING_COUNT	mach/mt6795/include/mach/hotplug.h	33;"	d
CONFIG_HOTPLUG_WITH_POWER_CTRL	mach/mt6795/include/mach/hotplug.h	104;"	d
CONFIG_MCUSYS_WRITE_PROTECT	mach/mt6795/include/mach/mt_secure_api.h	65;"	d
CONFIG_MODEM_FIRMWARE_CIP_FOLDER	eemcs/eemcs_boot.h	24;"	d
CONFIG_MODEM_FIRMWARE_FOLDER	eemcs/eemcs_boot.h	23;"	d
CONFIG_MTK_WCN_CMB_SDIO_SLOT	mach/mt6795/hiau_ml/core/board-custom.h	21;"	d
CONFIG_MTK_WCN_CMB_SDIO_SLOT	mach/mt6795/hiau_ml/core/board-custom.h	23;"	d
CONFIG_MTK_WCN_CMB_SDIO_SLOT	mach/mt6795/irmn6795_hiau_64/core/board-custom.h	21;"	d
CONFIG_MTK_WCN_CMB_SDIO_SLOT	mach/mt6795/irmn6795_hiau_64/core/board-custom.h	23;"	d
CONFIG_MT_I2C_FPGA_ENABLE	mach/mt6795/include/mach/i2c.h	10;"	d
CONFIG_OF_TOUCH	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	42;"	d
CONFIG_OF_TOUCH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	42;"	d
CONFIG_PTP_AEE_RR_REC	mach/mt6795/mt_ptp_64.c	2461;"	d	file:
CONFIG_PTP_SHOWLOG	mach/mt6795/mt_ptp.c	2320;"	d	file:
CONFIG_PTP_SHOWLOG	mach/mt6795/mt_ptp_64.c	2416;"	d	file:
CONFIG_RES	mach/mt6795/include/mach/hotplug.h	73;"	d
CONFIG_RESERVED_MEM_SIZE_FOR_PMEM	mach/mt6795/mt_devs.c	237;"	d	file:
CONN_MD_BRIDGE_OPS	conn_md/include/conn_md_exp.h	/^} CONN_MD_BRIDGE_OPS, *P_CONN_MD_BRIDGE_OPS;$/;"	t	typeref:struct:__anon3
CONN_MD_DBG_FUNC	conn_md/include/conn_md_log.h	79;"	d
CONN_MD_DBG_PROCNAME	conn_md/conn_md_dbg.c	15;"	d	file:
CONN_MD_DEV_DBG_FUNC	conn_md/include/conn_md_dbg.h	/^typedef int (*CONN_MD_DEV_DBG_FUNC) (int par1, int par2, int par3);$/;"	t
CONN_MD_DMP_MSG_LOG	conn_md/include/conn_md_dump.h	/^} CONN_MD_DMP_MSG_LOG, *P_CONN_MD_DMP_MSG_LOG;$/;"	t	typeref:struct:_CONN_MD_DMP_MSG_LOG_
CONN_MD_DMP_MSG_STR	conn_md/include/conn_md_dump.h	/^} CONN_MD_DMP_MSG_STR, *P_CONN_MD_DMP_MSG_STR;$/;"	t	typeref:struct:_CONN_MD_DMP_MSG_STR_
CONN_MD_ERR_CODE	conn_md/include/conn_md_exp.h	/^} CONN_MD_ERR_CODE;$/;"	t	typeref:enum:__anon2
CONN_MD_ERR_DEF_ERR	conn_md/include/conn_md_exp.h	/^	CONN_MD_ERR_DEF_ERR = -1,$/;"	e	enum:__anon2
CONN_MD_ERR_FUNC	conn_md/include/conn_md_log.h	72;"	d
CONN_MD_ERR_INVALID_PARAM	conn_md/include/conn_md_exp.h	/^	CONN_MD_ERR_INVALID_PARAM = -2,$/;"	e	enum:__anon2
CONN_MD_ERR_NO_ERR	conn_md/include/conn_md_exp.h	/^	CONN_MD_ERR_NO_ERR = 0,$/;"	e	enum:__anon2
CONN_MD_ERR_OTHERS	conn_md/include/conn_md_exp.h	/^	CONN_MD_ERR_OTHERS = -4,$/;"	e	enum:__anon2
CONN_MD_INFO_FUNC	conn_md/include/conn_md_log.h	58;"	d
CONN_MD_LOG_DBG	conn_md/conn_md_log.c	33;"	d	file:
CONN_MD_LOG_DBG	conn_md/include/conn_md_log.h	42;"	d
CONN_MD_LOG_ERR	conn_md/conn_md_log.c	36;"	d	file:
CONN_MD_LOG_ERR	conn_md/include/conn_md_log.h	45;"	d
CONN_MD_LOG_INFO	conn_md/conn_md_log.c	34;"	d	file:
CONN_MD_LOG_INFO	conn_md/include/conn_md_log.h	43;"	d
CONN_MD_LOG_LOUD	conn_md/conn_md_log.c	32;"	d	file:
CONN_MD_LOG_LOUD	conn_md/include/conn_md_log.h	41;"	d
CONN_MD_LOG_WARN	conn_md/conn_md_log.c	35;"	d	file:
CONN_MD_LOG_WARN	conn_md/include/conn_md_log.h	44;"	d
CONN_MD_LOUD_FUNC	conn_md/include/conn_md_log.h	51;"	d
CONN_MD_MSG	conn_md/include/conn_md.h	/^} CONN_MD_MSG, *P_CONN_MD_MSG;$/;"	t	typeref:struct:_CONN_MD_MSG_
CONN_MD_MSG_RX_CB	conn_md/include/conn_md_exp.h	/^typedef int (*CONN_MD_MSG_RX_CB) (ipc_ilm_t *ilm);$/;"	t
CONN_MD_MSG_TYPE	conn_md/include/conn_md_dump.h	/^} CONN_MD_MSG_TYPE;$/;"	t	typeref:enum:__anon4
CONN_MD_QUEUE	conn_md/include/conn_md.h	/^} CONN_MD_QUEUE, *P_CONN_MD_QUEUE;$/;"	t	typeref:struct:_CONN_MD_QUEUE_
CONN_MD_STRUCT	conn_md/include/conn_md.h	/^} CONN_MD_STRUCT, *P_CONN_MD_STRUCT;$/;"	t	typeref:struct:_CONN_MD_STRUCT_
CONN_MD_TRC_FUNC	conn_md/include/conn_md_log.h	86;"	d
CONN_MD_USER	conn_md/include/conn_md.h	/^} CONN_MD_USER, *P_CONN_MD_USER;$/;"	t	typeref:struct:_CONN_MD_USER_
CONN_MD_USER_LIST	conn_md/include/conn_md.h	/^} CONN_MD_USER_LIST, *P_CONN_MD_USER_LIST;$/;"	t	typeref:struct:_CONN_MD_USER_LIST_
CONN_MD_WARN_FUNC	conn_md/include/conn_md_log.h	65;"	d
CONSOLE_RETRY	uart/uart.c	620;"	d	file:
CONTROL_BRIGHTNESS_LEVEL	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	5;"	d
CONTROL_BRIGHTNESS_LEVEL	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	5;"	d
CON_FIFO_FLUSH	mach/mt6795/include/mach/mtk_nand.h	132;"	d
CON_NFI_BRD	mach/mt6795/include/mach/mtk_nand.h	139;"	d
CON_NFI_BWR	mach/mt6795/include/mach/mtk_nand.h	140;"	d
CON_NFI_NOB_MASK	mach/mt6795/include/mach/mtk_nand.h	136;"	d
CON_NFI_NOB_SHIFT	mach/mt6795/include/mach/mtk_nand.h	137;"	d
CON_NFI_RST	mach/mt6795/include/mach/mtk_nand.h	133;"	d
CON_NFI_SEC_MASK	mach/mt6795/include/mach/mtk_nand.h	142;"	d
CON_NFI_SEC_SHIFT	mach/mt6795/include/mach/mtk_nand.h	143;"	d
CON_NFI_SRD	mach/mt6795/include/mach/mtk_nand.h	134;"	d
CORE	eccci/ccci_debug.h	5;"	d
CORE0_FP	mach/mt6795/include/mach/mt_reg_dump.h	5;"	d
CORE0_PC	mach/mt6795/include/mach/mt_reg_dump.h	4;"	d
CORE0_SP	mach/mt6795/include/mach/mt_reg_dump.h	6;"	d
CORE1_FP	mach/mt6795/include/mach/mt_reg_dump.h	8;"	d
CORE1_PC	mach/mt6795/include/mach/mt_reg_dump.h	7;"	d
CORE1_SP	mach/mt6795/include/mach/mt_reg_dump.h	9;"	d
CORE2_FP	mach/mt6795/include/mach/mt_reg_dump.h	11;"	d
CORE2_PC	mach/mt6795/include/mach/mt_reg_dump.h	10;"	d
CORE2_SP	mach/mt6795/include/mach/mt_reg_dump.h	12;"	d
CORE3_FP	mach/mt6795/include/mach/mt_reg_dump.h	14;"	d
CORE3_PC	mach/mt6795/include/mach/mt_reg_dump.h	13;"	d
CORE3_SP	mach/mt6795/include/mach/mt_reg_dump.h	15;"	d
CPU0_CA15_L1_PDN	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	55;"	d
CPU0_CA15_L1_PDN_ACK	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	47;"	d
CPU0_CA15_L1_PDN_ISO	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	51;"	d
CPU1_CA15_L1_PDN	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	54;"	d
CPU1_CA15_L1_PDN_ACK	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	46;"	d
CPU1_CA15_L1_PDN_ISO	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	50;"	d
CPU2_CA15_L1_PDN	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	53;"	d
CPU2_CA15_L1_PDN_ACK	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	45;"	d
CPU2_CA15_L1_PDN_ISO	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	49;"	d
CPU3_CA15_L1_PDN	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	52;"	d
CPU3_CA15_L1_PDN_ACK	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	44;"	d
CPU3_CA15_L1_PDN_ISO	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	48;"	d
CPUENABLE	mach/mt6795/mt_ptp2.c	/^    unsigned int CPUENABLE;         \/\/ L2 LO$/;"	m	struct:ptp2_data	file:
CPUFREQ_BOUNDARY_FOR_FHCTL	mach/mt6795/mt_cpufreq_64.c	90;"	d	file:
CPUFREQ_EFUSE_INDEX	mach/mt6795/mt_cpufreq.c	290;"	d	file:
CPUFREQ_EFUSE_INDEX	mach/mt6795/mt_cpufreq_64.c	242;"	d	file:
CPUFREQ_EXTERN	mach/mt6795/include/mach/mt_cpufreq.h	14;"	d
CPUFREQ_EXTERN	mach/mt6795/include/mach/mt_cpufreq.h	16;"	d
CPUFREQ_EXTERN	mach/mt6795/include/mach/mt_cpufreq.h	339;"	d
CPUFREQ_EXTERN	mach/mt6795/mt_cpufreq_tlp.c	14;"	d	file:
CPUFREQ_EXTERN	mach/mt6795/mt_cpufreq_tlp.c	16;"	d	file:
CPUFREQ_EXTERN	mach/mt6795/mt_cpufreq_tlp.c	652;"	d	file:
CPUFREQ_LAST_FREQ1_LEVEL	mach/mt6795/mt_cpufreq_64.c	116;"	d	file:
CPUFREQ_LAST_FREQ2_LEVEL	mach/mt6795/mt_cpufreq_64.c	126;"	d	file:
CPUFREQ_LAST_FREQ_LEVEL	mach/mt6795/mt_cpufreq_64.c	106;"	d	file:
CPUXGPT0	mach/mt6795/include/mach/mt_cpuxgpt.h	/^	CPUXGPT0 = 0,$/;"	e	enum:cpuxgpt_num
CPUXGPT0	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	/^	CPUXGPT0=0,$/;"	e	enum:cpuxgpt_num
CPUXGPT0_IRQID	mach/mt6795/include/mach/mt_cpuxgpt.h	17;"	d
CPUXGPT1	mach/mt6795/include/mach/mt_cpuxgpt.h	/^	CPUXGPT1,$/;"	e	enum:cpuxgpt_num
CPUXGPT1	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	/^	CPUXGPT1,$/;"	e	enum:cpuxgpt_num
CPUXGPT1_IRQID	mach/mt6795/include/mach/mt_cpuxgpt.h	18;"	d
CPUXGPT2	mach/mt6795/include/mach/mt_cpuxgpt.h	/^	CPUXGPT2,$/;"	e	enum:cpuxgpt_num
CPUXGPT2	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	/^	CPUXGPT2,$/;"	e	enum:cpuxgpt_num
CPUXGPT2_IRQID	mach/mt6795/include/mach/mt_cpuxgpt.h	19;"	d
CPUXGPT3	mach/mt6795/include/mach/mt_cpuxgpt.h	/^	CPUXGPT3,$/;"	e	enum:cpuxgpt_num
CPUXGPT3	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	/^	CPUXGPT3,$/;"	e	enum:cpuxgpt_num
CPUXGPT3_IRQID	mach/mt6795/include/mach/mt_cpuxgpt.h	20;"	d
CPUXGPT4	mach/mt6795/include/mach/mt_cpuxgpt.h	/^	CPUXGPT4,$/;"	e	enum:cpuxgpt_num
CPUXGPT4	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	/^	CPUXGPT4,$/;"	e	enum:cpuxgpt_num
CPUXGPT4_IRQID	mach/mt6795/include/mach/mt_cpuxgpt.h	21;"	d
CPUXGPT5	mach/mt6795/include/mach/mt_cpuxgpt.h	/^	CPUXGPT5,$/;"	e	enum:cpuxgpt_num
CPUXGPT5	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	/^	CPUXGPT5,$/;"	e	enum:cpuxgpt_num
CPUXGPT5_IRQID	mach/mt6795/include/mach/mt_cpuxgpt.h	22;"	d
CPUXGPT6	mach/mt6795/include/mach/mt_cpuxgpt.h	/^	CPUXGPT6,$/;"	e	enum:cpuxgpt_num
CPUXGPT6	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	/^	CPUXGPT6,$/;"	e	enum:cpuxgpt_num
CPUXGPT6_IRQID	mach/mt6795/include/mach/mt_cpuxgpt.h	23;"	d
CPUXGPT7	mach/mt6795/include/mach/mt_cpuxgpt.h	/^	CPUXGPT7,$/;"	e	enum:cpuxgpt_num
CPUXGPT7	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	/^	CPUXGPT7,$/;"	e	enum:cpuxgpt_num
CPUXGPT7_IRQID	mach/mt6795/include/mach/mt_cpuxgpt.h	24;"	d
CPUXGPTNUMBERS	mach/mt6795/include/mach/mt_cpuxgpt.h	/^	CPUXGPTNUMBERS,$/;"	e	enum:cpuxgpt_num
CPUXGPTNUMBERS	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	/^	CPUXGPTNUMBERS,$/;"	e	enum:cpuxgpt_num
CPUXGPT_BASE	mach/mt6795/include/mach/mt_cpuxgpt.h	28;"	d
CPUXGPT_BASE	mach/mt6795/mt_cpuxgpt_ca53.c	23;"	d	file:
CPUXGPT_IRQID_BASE	mach/mt6795/include/mach/mt_cpuxgpt.h	26;"	d
CPUXGPT_NUM	mach/mt6795/include/mach/mt_cpuxgpt.h	/^} CPUXGPT_NUM;$/;"	t	typeref:enum:cpuxgpt_num
CPUXGPT_NUM	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	/^}CPUXGPT_NUM;$/;"	t	typeref:enum:cpuxgpt_num
CPUX_GPT0_ACK	mach/mt6795/include/mach/mt_cpuxgpt.h	55;"	d
CPUX_GPT0_ACK	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	38;"	d
CPUX_GPT1_ACK	mach/mt6795/include/mach/mt_cpuxgpt.h	56;"	d
CPUX_GPT1_ACK	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	39;"	d
CPUX_GPT2_ACK	mach/mt6795/include/mach/mt_cpuxgpt.h	57;"	d
CPUX_GPT2_ACK	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	40;"	d
CPUX_GPT3_ACK	mach/mt6795/include/mach/mt_cpuxgpt.h	58;"	d
CPUX_GPT3_ACK	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	41;"	d
CPUX_GPT4_ACK	mach/mt6795/include/mach/mt_cpuxgpt.h	59;"	d
CPUX_GPT4_ACK	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	42;"	d
CPUX_GPT5_ACK	mach/mt6795/include/mach/mt_cpuxgpt.h	60;"	d
CPUX_GPT5_ACK	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	43;"	d
CPUX_GPT6_ACK	mach/mt6795/include/mach/mt_cpuxgpt.h	61;"	d
CPUX_GPT6_ACK	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	44;"	d
CPUX_GPT7_ACK	mach/mt6795/include/mach/mt_cpuxgpt.h	62;"	d
CPUX_GPT7_ACK	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	45;"	d
CPU_AGEDELTA	mach/mt6795/mt_ptp_64.c	/^	unsigned int CPU_AGEDELTA: 8;$/;"	m	struct:ptp_devinfo	file:
CPU_BDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int CPU_BDES: 8;$/;"	m	struct:ptp_devinfo	file:
CPU_BRINGUP_SGI	mach/mt6795/include/mach/irqs.h	7;"	d
CPU_DCBDET	mach/mt6795/mt_ptp_64.c	/^	unsigned int CPU_DCBDET: 8;$/;"	m	struct:ptp_devinfo	file:
CPU_DCM	mach/mt6795/include/mach/mt_dcm.h	433;"	d
CPU_DCMDET	mach/mt6795/mt_ptp_64.c	/^	unsigned int CPU_DCMDET: 8;$/;"	m	struct:ptp_devinfo	file:
CPU_DEEPIDLE_MODE	mach/mt6795/include/mach/mt_cpuidle.h	48;"	d
CPU_DMIPS_BIG_LITTLE_DIFF	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	27;"	d
CPU_DORMANT_INFO	mach/mt6795/mt_cpuidle.c	213;"	d	file:
CPU_DORMANT_INFO	mach/mt6795/mt_cpuidle.c	215;"	d	file:
CPU_DORMANT_INFO	mach/mt6795/mt_cpuidle.c	217;"	d	file:
CPU_DORMANT_INFO	mach/mt6795/mt_cpuidle64.c	244;"	d	file:
CPU_DORMANT_INFO	mach/mt6795/mt_cpuidle64.c	246;"	d	file:
CPU_DORMANT_INFO	mach/mt6795/mt_cpuidle64.c	248;"	d	file:
CPU_DORMANT_INFO	mach/mt6795/mt_dormant.c	107;"	d	file:
CPU_DORMANT_INFO	mach/mt6795/mt_dormant.c	109;"	d	file:
CPU_DORMANT_INFO	mach/mt6795/mt_dormant.c	111;"	d	file:
CPU_DORMANT_LOG_NONE	mach/mt6795/mt_dormant.c	100;"	d	file:
CPU_DORMANT_LOG_PRINT	mach/mt6795/mt_cpuidle.c	210;"	d	file:
CPU_DORMANT_LOG_PRINT	mach/mt6795/mt_cpuidle64.c	241;"	d	file:
CPU_DORMANT_LOG_PRINT	mach/mt6795/mt_dormant.c	104;"	d	file:
CPU_DORMANT_LOG_WITH_NONE	mach/mt6795/mt_cpuidle.c	206;"	d	file:
CPU_DORMANT_LOG_WITH_NONE	mach/mt6795/mt_cpuidle64.c	237;"	d	file:
CPU_DORMANT_LOG_WITH_PR	mach/mt6795/mt_cpuidle.c	207;"	d	file:
CPU_DORMANT_LOG_WITH_PRINTK	mach/mt6795/mt_cpuidle64.c	239;"	d	file:
CPU_DORMANT_LOG_WITH_PRINTK	mach/mt6795/mt_dormant.c	102;"	d	file:
CPU_DORMANT_LOG_WITH_XLOG	mach/mt6795/mt_cpuidle.c	208;"	d	file:
CPU_DORMANT_LOG_WITH_XLOG	mach/mt6795/mt_cpuidle64.c	238;"	d	file:
CPU_DORMANT_LOG_WITH_XLOG	mach/mt6795/mt_dormant.c	101;"	d	file:
CPU_DVFS_BIG_IS_DOING_DVFS	mach/mt6795/mt_cpufreq.c	/^	CPU_DVFS_BIG_IS_DOING_DVFS = 0,$/;"	e	enum:dvfs_state	file:
CPU_DVFS_BIG_IS_DOING_DVFS	mach/mt6795/mt_cpufreq_64.c	/^	CPU_DVFS_BIG_IS_DOING_DVFS = 0,$/;"	e	enum:cpu_dvfs_state	file:
CPU_DVFS_BIG_IS_TURBO	mach/mt6795/mt_cpufreq.c	/^	CPU_DVFS_BIG_IS_TURBO,$/;"	e	enum:dvfs_state	file:
CPU_DVFS_BIG_IS_TURBO	mach/mt6795/mt_cpufreq_64.c	/^	CPU_DVFS_BIG_IS_TURBO,$/;"	e	enum:cpu_dvfs_state	file:
CPU_DVFS_FREQ0	mach/mt6795/mt_cpufreq_64.c	98;"	d	file:
CPU_DVFS_FREQ0_1	mach/mt6795/mt_cpufreq_64.c	108;"	d	file:
CPU_DVFS_FREQ0_2	mach/mt6795/mt_cpufreq_64.c	118;"	d	file:
CPU_DVFS_FREQ1	mach/mt6795/mt_cpufreq_64.c	99;"	d	file:
CPU_DVFS_FREQ1_1	mach/mt6795/mt_cpufreq_64.c	109;"	d	file:
CPU_DVFS_FREQ1_2	mach/mt6795/mt_cpufreq_64.c	119;"	d	file:
CPU_DVFS_FREQ2	mach/mt6795/mt_cpufreq_64.c	100;"	d	file:
CPU_DVFS_FREQ2_1	mach/mt6795/mt_cpufreq_64.c	110;"	d	file:
CPU_DVFS_FREQ2_2	mach/mt6795/mt_cpufreq_64.c	120;"	d	file:
CPU_DVFS_FREQ3	mach/mt6795/mt_cpufreq_64.c	101;"	d	file:
CPU_DVFS_FREQ3_1	mach/mt6795/mt_cpufreq_64.c	111;"	d	file:
CPU_DVFS_FREQ3_2	mach/mt6795/mt_cpufreq_64.c	121;"	d	file:
CPU_DVFS_FREQ4	mach/mt6795/mt_cpufreq_64.c	102;"	d	file:
CPU_DVFS_FREQ4_1	mach/mt6795/mt_cpufreq_64.c	112;"	d	file:
CPU_DVFS_FREQ4_2	mach/mt6795/mt_cpufreq_64.c	122;"	d	file:
CPU_DVFS_FREQ5	mach/mt6795/mt_cpufreq_64.c	103;"	d	file:
CPU_DVFS_FREQ5_1	mach/mt6795/mt_cpufreq_64.c	113;"	d	file:
CPU_DVFS_FREQ5_2	mach/mt6795/mt_cpufreq_64.c	123;"	d	file:
CPU_DVFS_FREQ6	mach/mt6795/mt_cpufreq_64.c	104;"	d	file:
CPU_DVFS_FREQ6_1	mach/mt6795/mt_cpufreq_64.c	114;"	d	file:
CPU_DVFS_FREQ6_2	mach/mt6795/mt_cpufreq_64.c	124;"	d	file:
CPU_DVFS_FREQ7	mach/mt6795/mt_cpufreq_64.c	105;"	d	file:
CPU_DVFS_FREQ7_1	mach/mt6795/mt_cpufreq_64.c	115;"	d	file:
CPU_DVFS_FREQ7_2	mach/mt6795/mt_cpufreq_64.c	125;"	d	file:
CPU_DVFS_LITTLE_IS_DOING_DVFS	mach/mt6795/mt_cpufreq.c	/^	CPU_DVFS_LITTLE_IS_DOING_DVFS = 0,$/;"	e	enum:dvfs_state	file:
CPU_DVFS_LITTLE_IS_DOING_DVFS	mach/mt6795/mt_cpufreq_64.c	/^	CPU_DVFS_LITTLE_IS_DOING_DVFS = 0,$/;"	e	enum:cpu_dvfs_state	file:
CPU_DVFS_LITTLE_IS_TURBO	mach/mt6795/mt_cpufreq.c	/^	CPU_DVFS_LITTLE_IS_TURBO,$/;"	e	enum:dvfs_state	file:
CPU_DVFS_LITTLE_IS_TURBO	mach/mt6795/mt_cpufreq_64.c	/^	CPU_DVFS_LITTLE_IS_TURBO,$/;"	e	enum:cpu_dvfs_state	file:
CPU_DVFS_OPPIDX_1183MHZ	mach/mt6795/mt_cpufreq_64.c	133;"	d	file:
CPU_DVFS_OPPIDX_1365MHZ	mach/mt6795/mt_cpufreq.c	163;"	d	file:
CPU_DVFS_OPPIDX_806MHZ	mach/mt6795/mt_cpufreq.c	164;"	d	file:
CPU_DVFS_OPPIDX_806MHZ	mach/mt6795/mt_cpufreq_64.c	134;"	d	file:
CPU_LEVEL_0	mach/mt6795/mt_cpufreq.c	292;"	d	file:
CPU_LEVEL_0	mach/mt6795/mt_cpufreq_64.c	245;"	d	file:
CPU_LEVEL_1	mach/mt6795/mt_cpufreq.c	293;"	d	file:
CPU_LEVEL_1	mach/mt6795/mt_cpufreq_64.c	246;"	d	file:
CPU_LEVEL_2	mach/mt6795/mt_cpufreq.c	294;"	d	file:
CPU_LEVEL_2	mach/mt6795/mt_cpufreq_64.c	247;"	d	file:
CPU_LV_TO_OPP_IDX	mach/mt6795/mt_cpufreq.c	296;"	d	file:
CPU_LV_TO_OPP_IDX	mach/mt6795/mt_cpufreq_64.c	249;"	d	file:
CPU_MCDI_MODE	mach/mt6795/include/mach/mt_cpuidle.h	42;"	d
CPU_MDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int CPU_MDES: 8;$/;"	m	struct:ptp_devinfo	file:
CPU_MTDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int CPU_MTDES: 8;$/;"	m	struct:ptp_devinfo	file:
CPU_PM_BREAK	mach/mt6795/include/mach/mt_cpuidle.h	11;"	d
CPU_SHUTDOWN_MODE	mach/mt6795/include/mach/mt_cpuidle.h	40;"	d
CPU_SODI_MODE	mach/mt6795/include/mach/mt_cpuidle.h	43;"	d
CPU_SUSPEND_MODE	mach/mt6795/include/mach/mt_cpuidle.h	53;"	d
CPU_TURBO_VOLT_DIFF_1	mach/mt6795/mt_ptp_64.c	5090;"	d	file:
CPU_TURBO_VOLT_DIFF_2	mach/mt6795/mt_ptp_64.c	5091;"	d	file:
CPU_TYPEID_MASK	mach/mt6795/mt-smp.c	39;"	d	file:
CPU_TYPEID_MASK	mach/mt6795/mt_cpuidle.c	402;"	d	file:
CPU_TYPEID_MASK	mach/mt6795/mt_cpuidle64.c	415;"	d	file:
CQ0B_INFO_RTBC_ST	mach/mt6795/include/mach/camera_isp.h	/^}CQ0B_INFO_RTBC_ST;$/;"	t	typeref:struct:_cq0b_info_rtbc_st_
CQ0B_RING_CMD_ST	mach/mt6795/include/mach/camera_isp.h	/^}CQ0B_RING_CMD_ST;$/;"	t	typeref:struct:_cq0b_ring_cmd_st_
CQ0B_RTBC_RING_ST	mach/mt6795/include/mach/camera_isp.h	/^}CQ0B_RTBC_RING_ST;$/;"	t	typeref:struct:_cq0b_rtbc_ring_st_
CQDMA_BASE_ADDR	mach/mt6795/mt_dramc.c	/^static void __iomem *CQDMA_BASE_ADDR;$/;"	v	file:
CQDMA_BASE_ADDR	mach/mt6795/mt_dramc_64.c	/^static void __iomem *CQDMA_BASE_ADDR;$/;"	v	file:
CQ_CMD_ST	mach/mt6795/include/mach/camera_isp.h	/^}CQ_CMD_ST;$/;"	t	typeref:struct:_cq_cmd_st_
CQ_DMA_BASE	mach/mt6795/include/mach/mt_reg_base.h	170;"	d
CQ_INFO_RTBC_ST	mach/mt6795/include/mach/camera_isp.h	/^}CQ_INFO_RTBC_ST;$/;"	t	typeref:struct:_cq_info_rtbc_st_
CQ_RING_CMD_ST	mach/mt6795/include/mach/camera_isp.h	/^}CQ_RING_CMD_ST;$/;"	t	typeref:struct:_cq_ring_cmd_st_
CQ_RTBC_FBC	mach/mt6795/include/mach/camera_isp.h	/^}CQ_RTBC_FBC;$/;"	t	typeref:union:_CQ_RTBC_FBC_
CQ_RTBC_RING_ST	mach/mt6795/include/mach/camera_isp.h	/^}CQ_RTBC_RING_ST;$/;"	t	typeref:struct:_cq_rtbc_ring_st_
CREATE_TRACE_POINTS	eccci/ccci_bm.c	12;"	d	file:
CREATE_TRACE_POINTS	eccci/modem_cldma.c	31;"	d	file:
CREATE_TRACE_POINTS	eccci/modem_ut.c	32;"	d	file:
CROSS_OVERFLOW_ADDR_TRANSFER	mach/mt6795/include/mach/mt_lpae.h	14;"	d
CROSS_OVERFLOW_ADDR_TRANSFER	mach/mt6795/include/mach/mt_lpae.h	37;"	d
CRYPTO_SIZE_UNKNOWN	masp/asf/asf_inc/sec_sign_extension.h	9;"	d
CS4398_CHIPID	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	45;"	d
CS4398_CHIPID	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	45;"	d
CS4398_FIRSTREG	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	55;"	d
CS4398_FIRSTREG	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	55;"	d
CS4398_LASTREG	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	56;"	d
CS4398_LASTREG	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	56;"	d
CS4398_MISC1	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	52;"	d
CS4398_MISC1	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	52;"	d
CS4398_MISC2	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	53;"	d
CS4398_MISC2	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	53;"	d
CS4398_MIXING	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	47;"	d
CS4398_MIXING	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	47;"	d
CS4398_MODE	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	46;"	d
CS4398_MODE	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	46;"	d
CS4398_MUTE	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	48;"	d
CS4398_MUTE	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	48;"	d
CS4398_NUMREGS	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	57;"	d
CS4398_NUMREGS	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	57;"	d
CS4398_RAMP	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	51;"	d
CS4398_RAMP	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	51;"	d
CS4398_VOLA	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	49;"	d
CS4398_VOLA	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	49;"	d
CS4398_VOLB	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	50;"	d
CS4398_VOLB	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	50;"	d
CSI2_BASE	mach/mt6795/include/mach/mt_reg_base.h	398;"	d
CTL_BASE	mach/mt6795/include/mach/mt_cpuxgpt.h	30;"	d
CTL_BASE	mach/mt6795/mt_cpuxgpt_ca53.c	25;"	d	file:
CTL_DMA_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	203;"	d
CTL_DMA_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	388;"	d
CTL_OVERRIDE	mach/mt6795/mt_cci400.c	9;"	d	file:
CTL_RAW_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	201;"	d
CTL_RAW_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	386;"	d
CTL_RAW_D_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	202;"	d
CTL_RAW_D_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	387;"	d
CTL_RGB_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	204;"	d
CTL_RGB_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	389;"	d
CTL_TOP_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	206;"	d
CTL_TOP_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	391;"	d
CTL_YUV_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	205;"	d
CTL_YUV_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	390;"	d
CTP_CFG_GROUP1	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	113;"	d
CTP_CFG_GROUP1	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	149;"	d
CTP_CFG_GROUP1	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	113;"	d
CTP_CFG_GROUP1	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	149;"	d
CTP_CFG_GROUP1_CHARGER	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	140;"	d
CTP_CFG_GROUP1_CHARGER	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	181;"	d
CTP_CFG_GROUP1_CHARGER	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	140;"	d
CTP_CFG_GROUP1_CHARGER	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	181;"	d
CTP_CFG_GROUP2	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	144;"	d
CTP_CFG_GROUP2	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	214;"	d
CTP_CFG_GROUP2	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	144;"	d
CTP_CFG_GROUP2	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	214;"	d
CTP_CFG_GROUP2_CHARGER	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	148;"	d
CTP_CFG_GROUP2_CHARGER	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	218;"	d
CTP_CFG_GROUP2_CHARGER	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	148;"	d
CTP_CFG_GROUP2_CHARGER	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	218;"	d
CTP_CFG_GROUP3	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	152;"	d
CTP_CFG_GROUP3	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	222;"	d
CTP_CFG_GROUP3	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	152;"	d
CTP_CFG_GROUP3	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	222;"	d
CTP_CFG_GROUP3_CHARGER	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	156;"	d
CTP_CFG_GROUP3_CHARGER	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	226;"	d
CTP_CFG_GROUP3_CHARGER	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	156;"	d
CTP_CFG_GROUP3_CHARGER	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	226;"	d
CTP_CFG_GROUP4	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	229;"	d
CTP_CFG_GROUP4	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	229;"	d
CTP_CFG_GROUP5	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	233;"	d
CTP_CFG_GROUP5	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	233;"	d
CTP_CFG_GROUP6	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	237;"	d
CTP_CFG_GROUP6	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	237;"	d
CTRL_ENABLE	mach/mt6795/include/mach/mt_ptp2_64.h	/^    unsigned int CTRL_ENABLE; \/\/1:1$/;"	m	struct:PTP2_data
CT_AES128_LEN	masp/asf/core/alg_aes_so.c	17;"	d	file:
CT_AES192_LEN	masp/asf/core/alg_aes_so.c	18;"	d	file:
CT_AES256_LEN	masp/asf/core/alg_aes_so.c	19;"	d	file:
CURRENT_DETECT_R_FG	mach/mt6795/hiau_ml/power/cust_battery_meter.h	60;"	d
CURRENT_DETECT_R_FG	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	60;"	d
CURRENT_EE_COREDUMP	aee/aed/aed-main.c	138;"	d	file:
CURRENT_KE_ANDROID_MAIN	aee/aed/aed-main.c	140;"	d	file:
CURRENT_KE_ANDROID_RADIO	aee/aed/aed-main.c	141;"	d	file:
CURRENT_KE_ANDROID_SYSTEM	aee/aed/aed-main.c	142;"	d	file:
CURRENT_KE_CONSOLE	aee/aed/aed-main.c	137;"	d	file:
CURRENT_KE_MMPROFILE	aee/aed/aed-main.c	145;"	d	file:
CURRENT_KE_USERSPACE_INFO	aee/aed/aed-main.c	143;"	d	file:
CURR_MD_ID	eemcs/eemcs_sysmsg.h	60;"	d
CURR_SEC_CCCI_SYNC_VER	eemcs/eemcs_boot.h	29;"	d
CURR_SEC_CCCI_SYNC_VER	mach/mt6795/include/mach/ccci_config.h	58;"	d
CUSTOM_AES_256	masp/asf/asf_inc/aes_legacy.h	7;"	d
CUSTOM_CHIP_TYPE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	314;"	d
CUSTOM_CHIP_TYPE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	314;"	d
CUSTOM_NAME	masp/asf/asf_inc/sec_cipher_header.h	8;"	d
CUSTOM_NAME	masp/asf/asf_inc/sec_sign_header.h	7;"	d
CUST_BAT_OC_H_THD	mach/mt6795/hiau_ml/power/cust_charging.h	92;"	d
CUST_BAT_OC_H_THD	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	92;"	d
CUST_BAT_OC_L_THD	mach/mt6795/hiau_ml/power/cust_charging.h	93;"	d
CUST_BAT_OC_L_THD	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	93;"	d
CUST_DISABLE_CAPACITY_OCV2CV_TRANSFORM	mach/mt6795/hiau_ml/power/cust_battery_meter.h	10;"	d
CUST_DISABLE_CAPACITY_OCV2CV_TRANSFORM	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	10;"	d
CUST_HW_CC	mach/mt6795/hiau_ml/power/cust_battery_meter.h	50;"	d
CUST_HW_CC	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	50;"	d
CUST_POWERON_DELTA_CAPACITY_TOLRANCE	mach/mt6795/hiau_ml/power/cust_battery_meter.h	65;"	d
CUST_POWERON_DELTA_CAPACITY_TOLRANCE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	65;"	d
CUST_POWERON_DELTA_VBAT_TOLRANCE	mach/mt6795/hiau_ml/power/cust_battery_meter.h	68;"	d
CUST_POWERON_DELTA_VBAT_TOLRANCE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	68;"	d
CUST_POWERON_LOW_CAPACITY_TOLRANCE	mach/mt6795/hiau_ml/power/cust_battery_meter.h	66;"	d
CUST_POWERON_LOW_CAPACITY_TOLRANCE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	66;"	d
CUST_POWERON_MAX_VBAT_TOLRANCE	mach/mt6795/hiau_ml/power/cust_battery_meter.h	67;"	d
CUST_POWERON_MAX_VBAT_TOLRANCE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	67;"	d
CUST_R_FG_OFFSET	mach/mt6795/hiau_ml/power/cust_battery_meter.h	52;"	d
CUST_R_FG_OFFSET	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	52;"	d
CUST_R_SENSE	mach/mt6795/hiau_ml/power/cust_battery_meter.h	49;"	d
CUST_R_SENSE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	49;"	d
CUST_SEC_INTER	masp/asf/asf_inc/sec_cust_struct.h	/^} CUST_SEC_INTER;$/;"	t	typeref:struct:_CUST_SEC_INTER
CUST_SOC_JEITA_SYNC_TIME	mach/mt6795/hiau_ml/power/cust_charging.h	53;"	d
CUST_SOC_JEITA_SYNC_TIME	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	53;"	d
CUST_TRACKING_POINT	mach/mt6795/hiau_ml/power/cust_battery_meter.h	48;"	d
CUST_TRACKING_POINT	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	48;"	d
CUST_VIBR_LIMIT	mach/mt6795/a53ml/vibrator/cust_vibrator.h	9;"	d
CUST_VIBR_LIMIT	mach/mt6795/hiau_ml/vibrator/cust_vibrator.h	9;"	d
CUST_VIBR_LIMIT	mach/mt6795/irmn6795_hiau_64/vibrator/cust_vibrator.h	9;"	d
CUST_VIBR_VOL	mach/mt6795/a53ml/vibrator/cust_vibrator.h	10;"	d
CUST_VIBR_VOL	mach/mt6795/hiau_ml/vibrator/cust_vibrator.h	10;"	d
CUST_VIBR_VOL	mach/mt6795/irmn6795_hiau_64/vibrator/cust_vibrator.h	10;"	d
C_T_L	masp/asf/asf_inc/bgn_internal.h	14;"	d
C_UART1_VFF_RX_SIZE	uart/mt6795/platform_uart.h	100;"	d
C_UART1_VFF_TX_SIZE	uart/mt6795/platform_uart.h	99;"	d
C_UART2_VFF_RX_SIZE	uart/mt6795/platform_uart.h	102;"	d
C_UART2_VFF_TX_SIZE	uart/mt6795/platform_uart.h	101;"	d
C_UART3_VFF_RX_SIZE	uart/mt6795/platform_uart.h	104;"	d
C_UART3_VFF_TX_SIZE	uart/mt6795/platform_uart.h	103;"	d
C_UART4_VFF_RX_SIZE	uart/mt6795/platform_uart.h	106;"	d
C_UART4_VFF_TX_SIZE	uart/mt6795/platform_uart.h	105;"	d
Callback	mach/mt6795/camera_isp.c	/^    ISP_CALLBACK_STRUCT             Callback[ISP_CALLBACK_AMOUNT];$/;"	m	struct:__anon49	file:
Channel_Left	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^      Channel_Left,$/;"	e	enum:SPEAKER_CHANNEL
Channel_Left	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^      Channel_Left,$/;"	e	enum:SPEAKER_CHANNEL
Channel_None	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^      Channel_None = 0 ,$/;"	e	enum:SPEAKER_CHANNEL
Channel_None	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^      Channel_None = 0 ,$/;"	e	enum:SPEAKER_CHANNEL
Channel_Right	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^      Channel_Right,$/;"	e	enum:SPEAKER_CHANNEL
Channel_Right	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^      Channel_Right,$/;"	e	enum:SPEAKER_CHANNEL
Channel_Stereo	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^      Channel_Stereo$/;"	e	enum:SPEAKER_CHANNEL
Channel_Stereo	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^      Channel_Stereo$/;"	e	enum:SPEAKER_CHANNEL
CheckSum	dual_ccci/include/ccci_md.h	/^    int CheckSum;$/;"	m	struct:_modem_runtime
CheckSum	eemcs/eemcs_md.h	/^    int CheckSum;$/;"	m	struct:MODEM_RUNTIME_st
CheckSum	mach/mt6795/include/mach/kdump_sdhc.h	/^	DWORD  CheckSum;			\/\/ File write content checksum$/;"	m	struct:__anon178
Checksum	eemcs/lte_dev_test_at.h	/^	kal_uint8	Checksum;$/;"	m	struct:_AT_PKT_HEADER
Clear	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_CLEAR_ENUM  Clear;		$/;"	m	struct:__anon195
Clear	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_CLEAR_ENUM  Clear;		$/;"	m	struct:__anon224
ClusStartSec	mach/mt6795/include/mach/kdump_sdhc.h	/^    DWORD   ClusStartSec;$/;"	m	struct:__anon175
Cluster	eemcs/eemcs_fs_ut.c	/^        unsigned int                Cluster;$/;"	m	struct:__anon324	file:
Count	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int Count;  $/;"	m	struct:__anon200
Count	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int Count;  $/;"	m	struct:__anon227
CreateDateTime	eemcs/eemcs_fs_ut.c	/^        __packed int                CreateDateTime;$/;"	m	struct:__anon324	file:
CreateTimeTenthSecond	eemcs/eemcs_fs_ut.c	/^        __packed char               CreateTimeTenthSecond;$/;"	m	struct:__anon324	file:
CurrClusterNum	mach/mt6795/include/mach/kdump_sdhc.h	/^	DWORD  CurrClusterNum;		\/\/ Current cluster number$/;"	m	struct:__anon178
Cust_GetBacklightLevelSupport_byPWM	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.c	/^unsigned int Cust_GetBacklightLevelSupport_byPWM(void)$/;"	f
Cust_GetBacklightLevelSupport_byPWM	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.c	/^unsigned int Cust_GetBacklightLevelSupport_byPWM(void)$/;"	f
D	masp/asf/asf_inc/rsa_def.h	/^    bgn D;$/;"	m	struct:__anon504
D	uart/uart_cir_pin.c	31;"	d	file:
D2H_EXCEPTION_ALLQ_RESET	eccci/modem_ccif.c	67;"	d	file:
D2H_EXCEPTION_ALLQ_RESET	eccci/mt6795/cldma_platform.h	33;"	d
D2H_EXCEPTION_CLEARQ_DONE	eccci/modem_ccif.c	66;"	d	file:
D2H_EXCEPTION_CLEARQ_DONE	eccci/mt6795/cldma_platform.h	32;"	d
D2H_EXCEPTION_INIT	eccci/modem_ccif.c	64;"	d	file:
D2H_EXCEPTION_INIT	eccci/mt6795/cldma_platform.h	30;"	d
D2H_EXCEPTION_INIT_DONE	eccci/modem_ccif.c	65;"	d	file:
D2H_EXCEPTION_INIT_DONE	eccci/mt6795/cldma_platform.h	31;"	d
D2H_INT_D2HMB_data_sent	eemcs/lte_dev_test.h	171;"	d
D2H_INT_D2HMB_init_req	eemcs/lte_dev_test.h	170;"	d
D2H_INT_H2DMB_data_ack	eemcs/lte_dev_test.h	169;"	d
D2H_INT_H2DMB_data_ack_st	eemcs/lte_dev_test.h	/^    bool D2H_INT_H2DMB_data_ack_st;$/;"	m	struct:_at_msg_status
D2H_INT_H2DMB_init_ack	eemcs/lte_dev_test.h	168;"	d
D2H_INT_H2DMB_init_ack_st	eemcs/lte_dev_test.h	/^    bool D2H_INT_H2DMB_init_ack_st;$/;"	m	struct:_at_msg_status
D2H_INT_PLL_END	eemcs/lte_df_main.h	325;"	d
D2H_INT_PLL_START	eemcs/lte_df_main.h	324;"	d
D2H_INT_except_allQ_reset	eemcs/lte_df_main.h	319;"	d
D2H_INT_except_clearQ_done	eemcs/lte_df_main.h	318;"	d
D2H_INT_except_init	eemcs/lte_df_main.h	316;"	d
D2H_INT_except_init_done	eemcs/lte_df_main.h	317;"	d
D2H_INT_except_wakelock	eemcs/lte_df_main.h	327;"	d
D2H_INT_xboot_D2HMB	eemcs/lte_df_main.h	321;"	d
D2H_NEW_MSD_receiving_st	eemcs/lte_dev_test.h	/^    bool D2H_NEW_MSD_receiving_st;$/;"	m	struct:_at_msg_status
D2H_NEW_MSG_arrived	eemcs/lte_dev_test.h	/^    bool D2H_NEW_MSG_arrived;$/;"	m	struct:_at_msg_status
D2H_RINGQ0	eccci/modem_ccif.c	70;"	d	file:
D2H_RINGQ1	eccci/modem_ccif.c	71;"	d	file:
D2H_RINGQ2	eccci/modem_ccif.c	72;"	d	file:
D2H_RINGQ3	eccci/modem_ccif.c	73;"	d	file:
D2H_RINGQ4	eccci/modem_ccif.c	74;"	d	file:
D2H_RINGQ5	eccci/modem_ccif.c	75;"	d	file:
D2H_RINGQ6	eccci/modem_ccif.c	76;"	d	file:
D2H_RINGQ7	eccci/modem_ccif.c	77;"	d	file:
D2H_SRAM	eccci/modem_ccif.c	69;"	d	file:
DATA_POLICY	eccci/ccci_core.h	/^}DATA_POLICY;$/;"	t	typeref:enum:__anon445
DAY_PER_LEAP_YEAR	dual_ccci/ccci_statistics.c	75;"	d	file:
DAY_PER_NON_LEAP_YEAR	dual_ccci/ccci_statistics.c	76;"	d	file:
DBGAPB_BASE	mach/mt6795/include/mach/mt_reg_base.h	71;"	d
DBGAPB_CORE_OFFSET	mach/mt6795/mt_cpuidle64.c	110;"	d	file:
DBGAPB_CORE_OFFSET	mach/mt6795/mt_cpuidle64.c	119;"	d	file:
DBGAPB_NODE	mach/mt6795/mt_cpuidle.c	64;"	d	file:
DBGAPB_NODE	mach/mt6795/mt_cpuidle64.c	81;"	d	file:
DBGBCR_BASE	mach/mt6795/mt_dbg.c	22;"	d	file:
DBGBCR_BASE2	mach/mt6795/mt_dbg.c	26;"	d	file:
DBGBVR_BASE	mach/mt6795/mt_dbg.c	21;"	d	file:
DBGBVR_BASE2	mach/mt6795/mt_dbg.c	25;"	d	file:
DBGDSCR	mach/mt6795/hw_watchpoint.c	16;"	d	file:
DBGDSCR	mach/mt6795/mt_dbg.c	15;"	d	file:
DBGDSCR2	mach/mt6795/hw_watchpoint.c	21;"	d	file:
DBGDSCR2	mach/mt6795/mt_dbg.c	18;"	d	file:
DBGDSCR_RXFULL	mach/mt6795/include/mach/mt_dbg_v71.h	36;"	d
DBGDSCR_TXFULL	mach/mt6795/include/mach/mt_dbg_v71.h	37;"	d
DBGKDUMP_PRINTK	mach/mt6795/include/mach/kdump_sdhc.h	10;"	d
DBGLAR	mach/mt6795/hw_watchpoint.c	15;"	d	file:
DBGLAR	mach/mt6795/mt_dbg.c	13;"	d	file:
DBGLAR2	mach/mt6795/hw_watchpoint.c	20;"	d	file:
DBGLAR2	mach/mt6795/mt_dbg.c	16;"	d	file:
DBGLOG	eemcs/eemcs_debug.h	62;"	d
DBGLOG	eemcs/eemcs_debug.h	86;"	d
DBGOSLAR	mach/mt6795/hw_watchpoint.c	18;"	d	file:
DBGOSLAR	mach/mt6795/mt_dbg.c	14;"	d	file:
DBGOSLAR2	mach/mt6795/hw_watchpoint.c	23;"	d	file:
DBGOSLAR2	mach/mt6795/mt_dbg.c	17;"	d	file:
DBGOSSAR	mach/mt6795/hw_watchpoint.c	19;"	d	file:
DBGOSSAR2	mach/mt6795/hw_watchpoint.c	24;"	d	file:
DBGREG_BP_CTRL	mach/mt6795/include/mach/mt_dbg_v71.h	42;"	d
DBGREG_BP_CTRL	mach/mt6795/mt_dormant.c	93;"	d	file:
DBGREG_BP_VAL	mach/mt6795/include/mach/mt_dbg_v71.h	40;"	d
DBGREG_BP_VAL	mach/mt6795/mt_dormant.c	91;"	d	file:
DBGREG_BP_XVAL	mach/mt6795/include/mach/mt_dbg_v71.h	44;"	d
DBGREG_BP_XVAL	mach/mt6795/mt_dormant.c	95;"	d	file:
DBGREG_WP_CTRL	mach/mt6795/include/mach/mt_dbg_v71.h	43;"	d
DBGREG_WP_CTRL	mach/mt6795/mt_dormant.c	94;"	d	file:
DBGREG_WP_VAL	mach/mt6795/include/mach/mt_dbg_v71.h	41;"	d
DBGREG_WP_VAL	mach/mt6795/mt_dormant.c	92;"	d	file:
DBGWCR_BASE	mach/mt6795/hw_watchpoint.c	11;"	d	file:
DBGWCR_BASE	mach/mt6795/mt_dbg.c	20;"	d	file:
DBGWCR_BASE2	mach/mt6795/hw_watchpoint.c	13;"	d	file:
DBGWCR_BASE2	mach/mt6795/mt_dbg.c	24;"	d	file:
DBGWCR_VAL	mach/mt6795/hw_watchpoint.c	31;"	d	file:
DBGWFAR	mach/mt6795/hw_watchpoint.c	17;"	d	file:
DBGWFAR	mach/mt6795/mt_dbg.c	28;"	d	file:
DBGWFAR2	mach/mt6795/hw_watchpoint.c	22;"	d	file:
DBGWVR_BASE	mach/mt6795/hw_watchpoint.c	10;"	d	file:
DBGWVR_BASE	mach/mt6795/mt_dbg.c	19;"	d	file:
DBGWVR_BASE2	mach/mt6795/hw_watchpoint.c	12;"	d	file:
DBGWVR_BASE2	mach/mt6795/mt_dbg.c	23;"	d	file:
DBG_ADDR_REG_INSTR	mach/mt6795/include/mach/md32_helper.h	138;"	d
DBG_BOOT_IDX	eemcs/eemcs_debug.h	/^    DBG_BOOT_IDX,             \/* For xBoot *\/$/;"	e	enum:_ENUM_DBG_MODULE_T
DBG_BP0_DISABLE_INSTR	mach/mt6795/include/mach/md32_helper.h	147;"	d
DBG_BP0_ENABLE_INSTR	mach/mt6795/include/mach/md32_helper.h	146;"	d
DBG_BP1_DISABLE_INSTR	mach/mt6795/include/mach/md32_helper.h	149;"	d
DBG_BP1_ENABLE_INSTR	mach/mt6795/include/mach/md32_helper.h	148;"	d
DBG_BP2_DISABLE_INSTR	mach/mt6795/include/mach/md32_helper.h	151;"	d
DBG_BP2_ENABLE_INSTR	mach/mt6795/include/mach/md32_helper.h	150;"	d
DBG_BP3_DISABLE_INSTR	mach/mt6795/include/mach/md32_helper.h	153;"	d
DBG_BP3_ENABLE_INSTR	mach/mt6795/include/mach/md32_helper.h	152;"	d
DBG_BP_HIT_INDX	mach/mt6795/include/mach/md32_helper.h	160;"	d
DBG_CCCI_IDX	eemcs/eemcs_debug.h	/^    DBG_CCCI_IDX,             \/* For CCCI channel operation *\/$/;"	e	enum:_ENUM_DBG_MODULE_T
DBG_CHAR_IDX	eemcs/eemcs_debug.h	/^    DBG_CHAR_IDX,             \/* For character device *\/$/;"	e	enum:_ENUM_DBG_MODULE_T
DBG_CRIT	eemcs/eemcs_kal.h	97;"	d
DBG_DATA_REG_INSTR	mach/mt6795/include/mach/md32_helper.h	137;"	d
DBG_DMb_LOAD_INSTR	mach/mt6795/include/mach/md32_helper.h	156;"	d
DBG_DMb_STORE_INSTR	mach/mt6795/include/mach/md32_helper.h	157;"	d
DBG_ERROR	eemcs/eemcs_kal.h	95;"	d
DBG_EVT_ALL	mach/mt6795/include/mach/mtk_nand.h	406;"	d
DBG_EVT_ALL	masp/asf/asf_inc/sec_typedef.h	27;"	d
DBG_EVT_ALL	uart/mt6795/platform_uart.h	121;"	d
DBG_EVT_BADBLOCK	mach/mt6795/include/mach/mtk_nand.h	403;"	d
DBG_EVT_BUF	uart/mt6795/platform_uart.h	119;"	d
DBG_EVT_CFG	uart/mt6795/platform_uart.h	114;"	d
DBG_EVT_CMD	masp/asf/asf_inc/sec_typedef.h	22;"	d
DBG_EVT_DAT	uart/mt6795/platform_uart.h	118;"	d
DBG_EVT_DMA	uart/mt6795/platform_uart.h	112;"	d
DBG_EVT_ERASE	mach/mt6795/include/mach/mtk_nand.h	402;"	d
DBG_EVT_ERR	masp/asf/asf_inc/sec_typedef.h	26;"	d
DBG_EVT_ERR	uart/mt6795/platform_uart.h	117;"	d
DBG_EVT_FUC	uart/mt6795/platform_uart.h	115;"	d
DBG_EVT_FUNC	masp/asf/asf_inc/sec_typedef.h	23;"	d
DBG_EVT_INFO	masp/asf/asf_inc/sec_typedef.h	24;"	d
DBG_EVT_INFO	uart/mt6795/platform_uart.h	116;"	d
DBG_EVT_INIT	mach/mt6795/include/mach/mtk_nand.h	397;"	d
DBG_EVT_INT	uart/mt6795/platform_uart.h	113;"	d
DBG_EVT_MASK	mach/mt6795/include/mach/mtk_nand.h	408;"	d
DBG_EVT_MASK	masp/asf/asf_inc/sec_typedef.h	29;"	d
DBG_EVT_MSC	uart/mt6795/platform_uart.h	120;"	d
DBG_EVT_NONE	mach/mt6795/include/mach/mtk_nand.h	396;"	d
DBG_EVT_NONE	masp/asf/asf_inc/sec_typedef.h	21;"	d
DBG_EVT_NONE	uart/mt6795/platform_uart.h	111;"	d
DBG_EVT_PERFORMANCE	mach/mt6795/include/mach/mtk_nand.h	399;"	d
DBG_EVT_POWERCTL	mach/mt6795/include/mach/mtk_nand.h	404;"	d
DBG_EVT_READ	mach/mt6795/include/mach/mtk_nand.h	400;"	d
DBG_EVT_VERIFY	mach/mt6795/include/mach/mtk_nand.h	398;"	d
DBG_EVT_WRITE	mach/mt6795/include/mach/mtk_nand.h	401;"	d
DBG_EVT_WRN	masp/asf/asf_inc/sec_typedef.h	25;"	d
DBG_EXECUTE_INSTR	mach/mt6795/include/mach/md32_helper.h	145;"	d
DBG_EXPT_IDX	eemcs/eemcs_debug.h	/^    DBG_EXPT_IDX,             \/* For Exception Handling*\/$/;"	e	enum:_ENUM_DBG_MODULE_T
DBG_FLAG_DEBUG	dual_ccci/include/ccci_common.h	133;"	d
DBG_FLAG_DEBUG	eccci/mt6795/ccci_platform.h	20;"	d
DBG_FLAG_JTAG	dual_ccci/include/ccci_common.h	134;"	d
DBG_FLAG_JTAG	eccci/mt6795/ccci_platform.h	21;"	d
DBG_FSUT_IDX	eemcs/eemcs_debug.h	/^    DBG_FSUT_IDX,             \/* For FS UT*\/$/;"	e	enum:_ENUM_DBG_MODULE_T
DBG_FUNC_IDX	eemcs/eemcs_debug.h	/^    DBG_FUNC_IDX,             \/* For general function entry debug *\/$/;"	e	enum:_ENUM_DBG_MODULE_T
DBG_INFO	eemcs/eemcs_kal.h	99;"	d
DBG_INIT_IDX	eemcs/eemcs_debug.h	/^    DBG_INIT_IDX = 0,         \/* For EEMCS driver initial *\/$/;"	e	enum:_ENUM_DBG_MODULE_T
DBG_INSTR_REG_INSTR	mach/mt6795/include/mach/md32_helper.h	139;"	d
DBG_IPCD_IDX	eemcs/eemcs_debug.h	/^    DBG_IPCD_IDX,             \/* For IPC character device *\/$/;"	e	enum:_ENUM_DBG_MODULE_T
DBG_LEVEL_DBG	eemcs/eemcs_debug.h	27;"	d
DBG_LEVEL_DEF	eemcs/eemcs_debug.h	25;"	d
DBG_LEVEL_ERR	eemcs/eemcs_debug.h	20;"	d
DBG_LEVEL_INF	eemcs/eemcs_debug.h	24;"	d
DBG_LEVEL_MASK	eemcs/eemcs_debug.h	28;"	d
DBG_LEVEL_REV	eemcs/eemcs_debug.h	26;"	d
DBG_LEVEL_STA	eemcs/eemcs_debug.h	22;"	d
DBG_LEVEL_TRA	eemcs/eemcs_debug.h	23;"	d
DBG_LEVEL_WAR	eemcs/eemcs_debug.h	21;"	d
DBG_LOG_STR_SIZE	conn_md/include/conn_md_log.h	33;"	d
DBG_LOUD	eemcs/eemcs_kal.h	100;"	d
DBG_MODE_INDX	mach/mt6795/include/mach/md32_helper.h	159;"	d
DBG_MODULE_NUM	eemcs/eemcs_debug.h	/^    DBG_MODULE_NUM$/;"	e	enum:_ENUM_DBG_MODULE_T
DBG_MON_CTL	mach/mt6795/include/mach/hotplug.h	78;"	d
DBG_MON_DATA	mach/mt6795/include/mach/hotplug.h	79;"	d
DBG_MSDC_IDX	eemcs/eemcs_debug.h	/^    DBG_MSDC_IDX,             \/* For Android MSDC driver *\/$/;"	e	enum:_ENUM_DBG_MODULE_T
DBG_NETD_IDX	eemcs/eemcs_debug.h	/^    DBG_NETD_IDX,             \/* For NET device *\/$/;"	e	enum:_ENUM_DBG_MODULE_T
DBG_OFF	eemcs/eemcs_kal.h	94;"	d
DBG_PAGE	mach/mt6795/camera_isp.c	734;"	d	file:
DBG_PMAPI_ALL	mach/mt6795/include/mach/mt_pm_ldo.h	17;"	d
DBG_PMAPI_CG	mach/mt6795/include/mach/mt_pm_ldo.h	13;"	d
DBG_PMAPI_MASK	mach/mt6795/include/mach/mt_pm_ldo.h	19;"	d
DBG_PMAPI_NONE	mach/mt6795/include/mach/mt_pm_ldo.h	12;"	d
DBG_PMAPI_PLL	mach/mt6795/include/mach/mt_pm_ldo.h	14;"	d
DBG_PMAPI_PMIC	mach/mt6795/include/mach/mt_pm_ldo.h	16;"	d
DBG_PMAPI_SUB	mach/mt6795/include/mach/mt_pm_ldo.h	15;"	d
DBG_PMb_LOAD_INSTR	mach/mt6795/include/mach/md32_helper.h	154;"	d
DBG_PMb_STORE_INSTR	mach/mt6795/include/mach/md32_helper.h	155;"	d
DBG_PORE_IDX	eemcs/eemcs_debug.h	/^    DBG_PORE_IDX,             \/* For PORt Enable*\/$/;"	e	enum:_ENUM_DBG_MODULE_T
DBG_REQUEST_INSTR	mach/mt6795/include/mach/md32_helper.h	141;"	d
DBG_RESET_INSTR	mach/mt6795/include/mach/md32_helper.h	143;"	d
DBG_RESUME_INSTR	mach/mt6795/include/mach/md32_helper.h	142;"	d
DBG_RPCD_IDX	eemcs/eemcs_debug.h	/^    DBG_RPCD_IDX,             \/* For RPC service*\/$/;"	e	enum:_ENUM_DBG_MODULE_T
DBG_SDIO_IDX	eemcs/eemcs_debug.h	/^    DBG_SDIO_IDX,             \/* For MD SDIO driver *\/$/;"	e	enum:_ENUM_DBG_MODULE_T
DBG_SMSG_IDX	eemcs/eemcs_debug.h	/^    DBG_SMSG_IDX,             \/* For SYSTEM MESSAGE service*\/$/;"	e	enum:_ENUM_DBG_MODULE_T
DBG_STATUS_REG_INSTR	mach/mt6795/include/mach/md32_helper.h	140;"	d
DBG_STEP_INSTR	mach/mt6795/include/mach/md32_helper.h	144;"	d
DBG_SWBREAK_INDX	mach/mt6795/include/mach/md32_helper.h	161;"	d
DBG_SYSF_IDX	eemcs/eemcs_debug.h	/^    DBG_SYSF_IDX,             \/* For SYS file*\/$/;"	e	enum:_ENUM_DBG_MODULE_T
DBG_TAG	uart/mt6795/platform_uart.h	25;"	d
DBG_TRACE	eemcs/eemcs_kal.h	98;"	d
DBG_WARN	eemcs/eemcs_kal.h	96;"	d
DB_OPT_DEFAULT	eccci/port_kernel.c	15;"	d	file:
DB_OPT_FTRACE	eccci/port_kernel.c	16;"	d	file:
DB_RD_BUSY_EN	eemcs/lte_hif_sdio.h	381;"	d
DB_WR_BUSY_EN	eemcs/lte_hif_sdio.h	380;"	d
DCBDET	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int DCBDET;$/;"	m	struct:__anon97
DCBDET	mach/mt6795/mt_ptp.c	/^	unsigned int DCBDET;$/;"	m	struct:ptp_det	file:
DCBDET	mach/mt6795/mt_ptp_64.c	/^	unsigned int DCBDET;$/;"	m	struct:ptp_det	file:
DCCONFIG	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int DCCONFIG;$/;"	m	struct:__anon97
DCCONFIG	mach/mt6795/mt_ptp.c	/^	unsigned int DCCONFIG;$/;"	m	struct:ptp_det	file:
DCCONFIG	mach/mt6795/mt_ptp_64.c	/^	unsigned int DCCONFIG;$/;"	m	struct:ptp_det	file:
DCCONFIG_VAL	mach/mt6795/mt_ptp.c	2355;"	d	file:
DCCONFIG_VAL	mach/mt6795/mt_ptp_64.c	2452;"	d	file:
DCMDET	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int DCMDET;$/;"	m	struct:__anon97
DCMDET	mach/mt6795/mt_ptp.c	/^	unsigned int DCMDET;$/;"	m	struct:ptp_det	file:
DCMDET	mach/mt6795/mt_ptp_64.c	/^	unsigned int DCMDET;$/;"	m	struct:ptp_det	file:
DCM_CFG	mach/mt6795/include/mach/mt_dcm.h	112;"	d
DCM_CFG	mach/mt6795/include/mach/mt_dcm.h	283;"	d
DCM_MCUSYS_CONFIG	mach/mt6795/include/mach/mt_dcm.h	273;"	d
DCM_MCUSYS_CONFIG	mach/mt6795/include/mach/mt_dcm.h	97;"	d
DCVOFFSETIN	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int DCVOFFSETIN;$/;"	m	struct:__anon97
DCVOFFSETIN	mach/mt6795/mt_ptp.c	/^	unsigned int DCVOFFSETIN;$/;"	m	struct:ptp_det	file:
DCVOFFSETIN	mach/mt6795/mt_ptp_64.c	/^	unsigned int DCVOFFSETIN;$/;"	m	struct:ptp_det	file:
DDR3_16	mach/mt6795/fliper/fliper.c	/^  DDR3_16,$/;"	e	enum:__anon26	file:
DDR3_16	mach/mt6795/include/mach/emi_bwl.h	/^  DDR3_16,$/;"	e	enum:__anon147
DDR3_32	mach/mt6795/fliper/fliper.c	/^  DDR3_32,$/;"	e	enum:__anon26	file:
DDR3_32	mach/mt6795/include/mach/emi_bwl.h	/^  DDR3_32,$/;"	e	enum:__anon147
DDRPHY1_BASE	mach/mt6795/include/mach/mt_reg_base.h	65;"	d
DDRPHY_BASE	mach/mt6795/include/mach/mt_reg_base.h	56;"	d
DDRPHY_BASE_ADDR	mach/mt6795/mt_dramc.c	/^static void __iomem *DDRPHY_BASE_ADDR;$/;"	v	file:
DDRPHY_BASE_ADDR	mach/mt6795/mt_dramc_64.c	/^static void __iomem *DDRPHY_BASE_ADDR;$/;"	v	file:
DDS_DIV1_FREQ	mach/mt6795/mt_cpufreq.c	1117;"	d	file:
DDS_DIV1_FREQ	mach/mt6795/mt_cpufreq_64.c	1027;"	d	file:
DDS_DIV2_FREQ	mach/mt6795/mt_cpufreq.c	1118;"	d	file:
DDS_DIV2_FREQ	mach/mt6795/mt_cpufreq_64.c	1029;"	d	file:
DDS_DIV4_FREQ	mach/mt6795/mt_cpufreq.c	1119;"	d	file:
DDS_DIV8_FREQ	mach/mt6795/mt_cpufreq.c	1120;"	d	file:
DDS_FREQ5_FREQ	mach/mt6795/mt_cpufreq_64.c	1028;"	d	file:
DEBUG	mach/mt6795/mt_ptp2.c	191;"	d	file:
DEBUG	mach/mt6795/mt_ptp2_64.c	66;"	d	file:
DEBUG_CAMERA_HW_K	mach/mt6795/a53ml/camera/camera/kd_camera_hw.c	21;"	d	file:
DEBUG_CAMERA_HW_K	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	26;"	d	file:
DEBUG_CAMERA_HW_K	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	26;"	d	file:
DEBUG_DORMANT_BYPASS	mach/mt6795/mt_cpuidle.c	232;"	d	file:
DEBUG_DORMANT_BYPASS	mach/mt6795/mt_cpuidle64.c	263;"	d	file:
DEBUG_INFO_1	mach/mt6795/camera_fdvt.c	223;"	d	file:
DEBUG_INFO_2	mach/mt6795/camera_fdvt.c	224;"	d	file:
DEBUG_INFO_3	mach/mt6795/camera_fdvt.c	225;"	d	file:
DEBUG_INFO_T	dual_ccci/include/ccci_layer.h	/^}DEBUG_INFO_T ;$/;"	t	typeref:struct:dump_debug_info
DEBUG_INFO_T	eccci/ccci_core.h	/^}DEBUG_INFO_T;$/;"	t	typeref:struct:dump_debug_info
DEBUG_INFO_T	eemcs/eemcs_expt.h	/^}DEBUG_INFO_T ;$/;"	t	typeref:struct:dump_debug_info
DEBUG_KDUMP	mach/mt6795/include/mach/kdump_sdhc.h	8;"	d
DEBUG_LOG_FUNCTION_ENTRY	eemcs/eemcs_debug.h	90;"	d
DEBUG_LOG_FUNCTION_LEAVE	eemcs/eemcs_debug.h	95;"	d
DEBUG_MSG_ENABLE	mach/mt6795/include/mach/mt_freqhopping.h	15;"	d
DEBUG_STR	eemcs/eemcs_boot.h	201;"	d
DEBUG_VERSION	eemcs/eemcs_boot.h	/^	DEBUG_VERSION,$/;"	e	enum:__anon334
DEC_CNFG_CODE_MASK	mach/mt6795/include/mach/mtk_nand.h	313;"	d
DEC_CNFG_CODE_SHIFT	mach/mt6795/include/mach/mtk_nand.h	314;"	d
DEC_CNFG_CORRECT	mach/mt6795/include/mach/mtk_nand.h	308;"	d
DEC_CNFG_ECC4	mach/mt6795/include/mach/mtk_nand.h	299;"	d
DEC_CNFG_EL	mach/mt6795/include/mach/mtk_nand.h	307;"	d
DEC_CNFG_EMPTY_EN	mach/mt6795/include/mach/mtk_nand.h	311;"	d
DEC_CNFG_FER	mach/mt6795/include/mach/mtk_nand.h	306;"	d
DEC_CNFG_NFI	mach/mt6795/include/mach/mtk_nand.h	302;"	d
DEC_CNFG_TYPE_MASK	mach/mt6795/include/mach/mtk_nand.h	309;"	d
DEC_DE	mach/mt6795/include/mach/mtk_nand.h	296;"	d
DEC_DONE0	mach/mt6795/include/mach/mtk_nand.h	340;"	d
DEC_DONE1	mach/mt6795/include/mach/mtk_nand.h	341;"	d
DEC_DONE2	mach/mt6795/include/mach/mtk_nand.h	342;"	d
DEC_DONE3	mach/mt6795/include/mach/mtk_nand.h	343;"	d
DEC_DONE4	mach/mt6795/include/mach/mtk_nand.h	344;"	d
DEC_DONE5	mach/mt6795/include/mach/mtk_nand.h	345;"	d
DEC_DONE6	mach/mt6795/include/mach/mtk_nand.h	346;"	d
DEC_DONE7	mach/mt6795/include/mach/mtk_nand.h	347;"	d
DEC_EN	mach/mt6795/include/mach/mtk_nand.h	295;"	d
DEC_FER0	mach/mt6795/include/mach/mtk_nand.h	320;"	d
DEC_FER1	mach/mt6795/include/mach/mtk_nand.h	321;"	d
DEC_FER2	mach/mt6795/include/mach/mtk_nand.h	322;"	d
DEC_FER3	mach/mt6795/include/mach/mtk_nand.h	323;"	d
DEC_FER4	mach/mt6795/include/mach/mtk_nand.h	324;"	d
DEC_FER5	mach/mt6795/include/mach/mtk_nand.h	325;"	d
DEC_FER6	mach/mt6795/include/mach/mtk_nand.h	326;"	d
DEC_FER7	mach/mt6795/include/mach/mtk_nand.h	327;"	d
DEC_IDLE	mach/mt6795/include/mach/mtk_nand.h	317;"	d
DEC_IRQEN	mach/mt6795/include/mach/mtk_nand.h	350;"	d
DEC_IRQSTA	mach/mt6795/include/mach/mtk_nand.h	353;"	d
DEFAULT_BUFFER	dual_ccci/include/ccci_chrdev.h	12;"	d
DEFAULT_FIQ_UART_PORT	uart/mt6795/platform_uart.h	70;"	d
DEFAULT_FIQ_UART_PORT	uart/uart.c	432;"	d	file:
DEFAULT_VOLT_SOC	mach/mt6795/mt_cpufreq_64.c	95;"	d	file:
DEFAULT_VOLT_VCORE_AO	mach/mt6795/mt_cpufreq.c	110;"	d	file:
DEFAULT_VOLT_VCORE_PDN	mach/mt6795/mt_cpufreq.c	111;"	d	file:
DEFAULT_VOLT_VGPU	mach/mt6795/mt_cpufreq.c	109;"	d	file:
DEFAULT_VOLT_VGPU	mach/mt6795/mt_cpufreq_64.c	94;"	d	file:
DEFAULT_VOLT_VLTE	mach/mt6795/mt_cpufreq_64.c	93;"	d	file:
DEFAULT_VOLT_VSRAM	mach/mt6795/mt_cpufreq_64.c	92;"	d	file:
DEFAULT_WTMCR	eemcs/lte_dev_test.c	9952;"	d	file:
DEFAULT_WTMDPCR0	eemcs/lte_dev_test.c	9953;"	d	file:
DEFAULT_WTMDPCR1	eemcs/lte_dev_test.c	9954;"	d	file:
DEFAULT_WTMDR	eemcs/lte_dev_test.c	9951;"	d	file:
DEFINE_ATTR_RO	mach/mt6795/mt_clkbuf_ctl.c	51;"	d	file:
DEFINE_ATTR_RO	mach/mt6795/mt_clkbuf_ctl_64.c	51;"	d	file:
DEFINE_ATTR_RW	mach/mt6795/mt_clkbuf_ctl.c	60;"	d	file:
DEFINE_ATTR_RW	mach/mt6795/mt_clkbuf_ctl_64.c	60;"	d	file:
DEF_BM_RW_TYPE	mach/mt6795/mt_mon.c	23;"	d	file:
DEF_CPU_DOWN_THRESHOLD	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	31;"	d
DEF_CPU_DOWN_TIMES	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	32;"	d
DEF_CPU_INPUT_BOOST_CPU_NUM	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	36;"	d
DEF_CPU_RUSH_BOOST_THRESHOLD	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	39;"	d
DEF_CPU_RUSH_BOOST_TIMES	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	40;"	d
DEF_CPU_UP_THRESHOLD	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	29;"	d
DEF_CPU_UP_TIMES	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	30;"	d
DEF_ES_CPU_DOWN_THRESHOLD	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	47;"	d
DEF_ES_CPU_DOWN_TIMES	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	48;"	d
DEF_ES_CPU_UP_THRESHOLD	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	45;"	d
DEF_ES_CPU_UP_TIMES	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	46;"	d
DEF_TLP_TIMES	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	33;"	d
DEINT_CON_BASE	mach/mt6795/include/mach/eint.h	27;"	d
DEINT_FUNC	mach/mt6795/eint.c	/^static deint_func DEINT_FUNC;$/;"	v	file:
DEINT_MASK_CLR_DEFAULT	mach/mt6795/include/mach/eint.h	60;"	d
DEINT_MASK_DEFAULT	mach/mt6795/include/mach/eint.h	58;"	d
DEINT_MASK_SET_DEFAULT	mach/mt6795/include/mach/eint.h	59;"	d
DEINT_MAX_CHANNEL	mach/mt6795/include/mach/eint.h	68;"	d
DEINT_SEL_BASE	mach/mt6795/include/mach/eint.h	28;"	d
DEINT_SEL_CLR_BASE	mach/mt6795/include/mach/eint.h	30;"	d
DEINT_SEL_SET_BASE	mach/mt6795/include/mach/eint.h	29;"	d
DELAY	mach/mt6795/include/mach/mt_ptp2_64.h	/^    unsigned int DELAY; \/\/7:4$/;"	m	struct:PTP2_data
DELAY	mach/mt6795/mt_ptp2.c	/^    unsigned int DELAY;$/;"	m	struct:ptp2_data	file:
DEMUX_EINT_IRQ	mach/mt6795/include/mach/eint.h	78;"	d
DETMAX	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int DETMAX;$/;"	m	struct:__anon97
DETMAX	mach/mt6795/mt_ptp.c	/^	unsigned int DETMAX;$/;"	m	struct:ptp_det	file:
DETMAX	mach/mt6795/mt_ptp_64.c	/^	unsigned int DETMAX;$/;"	m	struct:ptp_det	file:
DETMAX_VAL	mach/mt6795/mt_ptp.c	2350;"	d	file:
DETMAX_VAL	mach/mt6795/mt_ptp_64.c	2447;"	d	file:
DETWINDOW	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int DETWINDOW;$/;"	m	struct:__anon97
DETWINDOW	mach/mt6795/mt_ptp.c	/^	unsigned int DETWINDOW;$/;"	m	struct:ptp_det	file:
DETWINDOW	mach/mt6795/mt_ptp_64.c	/^	unsigned int DETWINDOW;$/;"	m	struct:ptp_det	file:
DETWINDOW_VAL	mach/mt6795/mt_ptp.c	2334;"	d	file:
DETWINDOW_VAL	mach/mt6795/mt_ptp_64.c	2428;"	d	file:
DET_ENABLE	mach/mt6795/include/mach/mt_ptp2_64.h	/^    unsigned int DET_ENABLE; \/\/0:0$/;"	m	struct:PTP2_data
DEVAPC0_APC_CON	mach/mt6795/include/mach/mt_device_apc.h	98;"	d
DEVAPC0_APC_LOCK_0	mach/mt6795/include/mach/mt_device_apc.h	99;"	d
DEVAPC0_APC_LOCK_1	mach/mt6795/include/mach/mt_device_apc.h	100;"	d
DEVAPC0_APC_LOCK_2	mach/mt6795/include/mach/mt_device_apc.h	101;"	d
DEVAPC0_APC_LOCK_3	mach/mt6795/include/mach/mt_device_apc.h	102;"	d
DEVAPC0_APC_LOCK_4	mach/mt6795/include/mach/mt_device_apc.h	103;"	d
DEVAPC0_D0_APC_0	mach/mt6795/include/mach/mt_device_apc.h	55;"	d
DEVAPC0_D0_APC_1	mach/mt6795/include/mach/mt_device_apc.h	56;"	d
DEVAPC0_D0_APC_2	mach/mt6795/include/mach/mt_device_apc.h	57;"	d
DEVAPC0_D0_APC_3	mach/mt6795/include/mach/mt_device_apc.h	58;"	d
DEVAPC0_D0_APC_4	mach/mt6795/include/mach/mt_device_apc.h	59;"	d
DEVAPC0_D0_APC_5	mach/mt6795/include/mach/mt_device_apc.h	60;"	d
DEVAPC0_D0_APC_6	mach/mt6795/include/mach/mt_device_apc.h	61;"	d
DEVAPC0_D0_APC_7	mach/mt6795/include/mach/mt_device_apc.h	62;"	d
DEVAPC0_D0_APC_8	mach/mt6795/include/mach/mt_device_apc.h	63;"	d
DEVAPC0_D0_VIO_MASK_0	mach/mt6795/include/mach/mt_device_apc.h	106;"	d
DEVAPC0_D0_VIO_MASK_1	mach/mt6795/include/mach/mt_device_apc.h	107;"	d
DEVAPC0_D0_VIO_MASK_2	mach/mt6795/include/mach/mt_device_apc.h	108;"	d
DEVAPC0_D0_VIO_MASK_3	mach/mt6795/include/mach/mt_device_apc.h	109;"	d
DEVAPC0_D0_VIO_MASK_4	mach/mt6795/include/mach/mt_device_apc.h	110;"	d
DEVAPC0_D0_VIO_STA_0	mach/mt6795/include/mach/mt_device_apc.h	111;"	d
DEVAPC0_D0_VIO_STA_1	mach/mt6795/include/mach/mt_device_apc.h	112;"	d
DEVAPC0_D0_VIO_STA_2	mach/mt6795/include/mach/mt_device_apc.h	113;"	d
DEVAPC0_D0_VIO_STA_3	mach/mt6795/include/mach/mt_device_apc.h	114;"	d
DEVAPC0_D0_VIO_STA_4	mach/mt6795/include/mach/mt_device_apc.h	115;"	d
DEVAPC0_D1_APC_0	mach/mt6795/include/mach/mt_device_apc.h	65;"	d
DEVAPC0_D1_APC_1	mach/mt6795/include/mach/mt_device_apc.h	66;"	d
DEVAPC0_D1_APC_2	mach/mt6795/include/mach/mt_device_apc.h	67;"	d
DEVAPC0_D1_APC_3	mach/mt6795/include/mach/mt_device_apc.h	68;"	d
DEVAPC0_D1_APC_4	mach/mt6795/include/mach/mt_device_apc.h	69;"	d
DEVAPC0_D1_APC_5	mach/mt6795/include/mach/mt_device_apc.h	70;"	d
DEVAPC0_D1_APC_6	mach/mt6795/include/mach/mt_device_apc.h	71;"	d
DEVAPC0_D1_APC_7	mach/mt6795/include/mach/mt_device_apc.h	72;"	d
DEVAPC0_D1_APC_8	mach/mt6795/include/mach/mt_device_apc.h	73;"	d
DEVAPC0_D2_APC_0	mach/mt6795/include/mach/mt_device_apc.h	75;"	d
DEVAPC0_D2_APC_1	mach/mt6795/include/mach/mt_device_apc.h	76;"	d
DEVAPC0_D2_APC_2	mach/mt6795/include/mach/mt_device_apc.h	77;"	d
DEVAPC0_D2_APC_3	mach/mt6795/include/mach/mt_device_apc.h	78;"	d
DEVAPC0_D2_APC_4	mach/mt6795/include/mach/mt_device_apc.h	79;"	d
DEVAPC0_D2_APC_5	mach/mt6795/include/mach/mt_device_apc.h	80;"	d
DEVAPC0_D2_APC_6	mach/mt6795/include/mach/mt_device_apc.h	81;"	d
DEVAPC0_D2_APC_7	mach/mt6795/include/mach/mt_device_apc.h	82;"	d
DEVAPC0_D2_APC_8	mach/mt6795/include/mach/mt_device_apc.h	83;"	d
DEVAPC0_D3_APC_0	mach/mt6795/include/mach/mt_device_apc.h	85;"	d
DEVAPC0_D3_APC_1	mach/mt6795/include/mach/mt_device_apc.h	86;"	d
DEVAPC0_D3_APC_2	mach/mt6795/include/mach/mt_device_apc.h	87;"	d
DEVAPC0_D3_APC_3	mach/mt6795/include/mach/mt_device_apc.h	88;"	d
DEVAPC0_D3_APC_4	mach/mt6795/include/mach/mt_device_apc.h	89;"	d
DEVAPC0_D3_APC_5	mach/mt6795/include/mach/mt_device_apc.h	90;"	d
DEVAPC0_D3_APC_6	mach/mt6795/include/mach/mt_device_apc.h	91;"	d
DEVAPC0_D3_APC_7	mach/mt6795/include/mach/mt_device_apc.h	92;"	d
DEVAPC0_D3_APC_8	mach/mt6795/include/mach/mt_device_apc.h	93;"	d
DEVAPC0_DEC_ERR_ADDR	mach/mt6795/include/mach/mt_device_apc.h	120;"	d
DEVAPC0_DEC_ERR_CON	mach/mt6795/include/mach/mt_device_apc.h	119;"	d
DEVAPC0_DEC_ERR_ID	mach/mt6795/include/mach/mt_device_apc.h	121;"	d
DEVAPC0_MAS_DOM_0	mach/mt6795/include/mach/mt_device_apc.h	95;"	d
DEVAPC0_MAS_DOM_1	mach/mt6795/include/mach/mt_device_apc.h	96;"	d
DEVAPC0_MAS_SEC	mach/mt6795/include/mach/mt_device_apc.h	97;"	d
DEVAPC0_PD_APC_CON	mach/mt6795/include/mach/mt_device_apc.h	105;"	d
DEVAPC0_VIO_DBG0	mach/mt6795/include/mach/mt_device_apc.h	116;"	d
DEVAPC0_VIO_DBG1	mach/mt6795/include/mach/mt_device_apc.h	117;"	d
DEVAPC_AO_BASE	mach/mt6795/include/mach/mt_reg_base.h	53;"	d
DEVAPC_BASE	mach/mt6795/include/mach/mt_reg_base.h	101;"	d
DEVAPC_DEVICE_NUMBER	mach/mt6795/include/mach/mt_device_apc.h	20;"	d
DEVAPC_DOMAIN_AP	mach/mt6795/include/mach/mt_device_apc.h	22;"	d
DEVAPC_DOMAIN_CONN	mach/mt6795/include/mach/mt_device_apc.h	24;"	d
DEVAPC_DOMAIN_MD	mach/mt6795/include/mach/mt_device_apc.h	23;"	d
DEVAPC_DOMAIN_MM	mach/mt6795/include/mach/mt_device_apc.h	25;"	d
DEVAPC_DOMAIN_NUMBER	mach/mt6795/include/mach/mt_device_apc.h	19;"	d
DEVAPC_TAG	mach/mt6795/include/mach/mt_device_apc.h	4;"	d
DEVICE_POWER	mach/mt6795/include/mach/mt_pm_ldo.h	/^} DEVICE_POWER;$/;"	t	typeref:struct:__anon145
DEVINFO_BASE	mach/mt6795/include/mach/mt_reg_base.h	512;"	d
DEVINFO_GPU_BIT	mach/mt6795/mt_static_power.c	414;"	d	file:
DEVINFO_IDX0	mach/mt6795/mt_static_power.c	410;"	d	file:
DEVINFO_IDX1	mach/mt6795/mt_static_power.c	411;"	d	file:
DEVINFO_MP0_BIT	mach/mt6795/mt_static_power.c	413;"	d	file:
DEVINFO_MP1_BIT	mach/mt6795/mt_static_power.c	412;"	d	file:
DEVINFO_VCORE_BIT	mach/mt6795/mt_static_power.c	415;"	d	file:
DEV_ERR	uart/mt6795/platform_uart.h	158;"	d
DEV_H	masp/asf/asf_inc/sec_dev.h	2;"	d
DEV_IOCTLID	mach/mt6795/mon_interface.c	17;"	d	file:
DEV_MAX_PKT_SIZE	eemcs/lte_df_main.h	26;"	d
DEV_TRC	uart/mt6795/platform_uart.h	157;"	d
DEV_UTILS_H	masp/asf/asf_inc/sec_dev_util.h	2;"	d
DFS_APDMA_CHANNEL	mach/mt6795/include/mach/dma.h	128;"	d
DFS_APDMA_END	mach/mt6795/mt_dramc.c	/^int DFS_APDMA_END(void)$/;"	f
DFS_APDMA_END	mach/mt6795/mt_dramc_64.c	/^int DFS_APDMA_END(void)$/;"	f
DFS_APDMA_Enable	mach/mt6795/mt_dramc.c	/^int DFS_APDMA_Enable(void)$/;"	f
DFS_APDMA_Enable	mach/mt6795/mt_dramc_64.c	/^int DFS_APDMA_Enable(void)$/;"	f
DFS_APDMA_Init	mach/mt6795/mt_dramc.c	/^int DFS_APDMA_Init(void)$/;"	f
DFS_APDMA_Init	mach/mt6795/mt_dramc_64.c	/^int DFS_APDMA_Init(void)$/;"	f
DFS_APDMA_TEST_show	mach/mt6795/mt_dramc.c	/^static ssize_t DFS_APDMA_TEST_show(struct device_driver *driver, char *buf)$/;"	f	file:
DFS_APDMA_TEST_show	mach/mt6795/mt_dramc_64.c	/^static ssize_t DFS_APDMA_TEST_show(struct device_driver *driver, char *buf)$/;"	f	file:
DFS_APDMA_TEST_store	mach/mt6795/mt_dramc.c	/^static ssize_t DFS_APDMA_TEST_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
DFS_APDMA_TEST_store	mach/mt6795/mt_dramc_64.c	/^static ssize_t DFS_APDMA_TEST_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
DFS_APDMA_dummy_read_deinit	mach/mt6795/mt_dramc_64.c	/^void DFS_APDMA_dummy_read_deinit()$/;"	f
DFS_APDMA_dummy_read_preinit	mach/mt6795/mt_dramc_64.c	/^void DFS_APDMA_dummy_read_preinit() $/;"	f
DFS_APDMA_early_init	mach/mt6795/mt_dramc.c	/^int DFS_APDMA_early_init(void)$/;"	f
DFS_APDMA_early_init	mach/mt6795/mt_dramc_64.c	/^int DFS_APDMA_early_init(void)$/;"	f
DFS_Reserved_Memory	mach/mt6795/mt_dramc.c	/^void DFS_Reserved_Memory(void)$/;"	f
DFS_Reserved_Memory	mach/mt6795/mt_dramc_64.c	/^void DFS_Reserved_Memory(void)$/;"	f
DFT_TAG	conn_md/conn_md_dbg.c	2;"	d	file:
DFT_TAG	conn_md/conn_md_dump.c	3;"	d	file:
DFT_TAG	conn_md/conn_md_exp.c	2;"	d	file:
DFT_TAG	conn_md/conn_md_test.c	3;"	d	file:
DFT_TAG	conn_md/include/conn_md_log.h	48;"	d
DFT_TAG	wmt_ccci/wmt_cfg_parser.h	33;"	d
DFT_TAG	wmt_ccci/wmt_cfg_parser.h	35;"	d
DIDR	mach/mt6795/include/mach/mt_dbg_v71.h	47;"	d
DIDR_BP_MASK	mach/mt6795/include/mach/mt_dbg_v71.h	19;"	d
DIDR_BP_MASK	mach/mt6795/mt_dormant.c	74;"	d	file:
DIDR_BP_SHIFT	mach/mt6795/include/mach/mt_dbg_v71.h	18;"	d
DIDR_BP_SHIFT	mach/mt6795/mt_dormant.c	73;"	d	file:
DIDR_VERSION_7_1	mach/mt6795/include/mach/mt_dbg_v71.h	17;"	d
DIDR_VERSION_7_1	mach/mt6795/mt_dormant.c	72;"	d	file:
DIDR_VERSION_MASK	mach/mt6795/include/mach/mt_dbg_v71.h	16;"	d
DIDR_VERSION_MASK	mach/mt6795/mt_dormant.c	71;"	d	file:
DIDR_VERSION_SHIFT	mach/mt6795/include/mach/mt_dbg_v71.h	15;"	d
DIDR_VERSION_SHIFT	mach/mt6795/mt_dormant.c	70;"	d	file:
DIDR_WP_MASK	mach/mt6795/include/mach/mt_dbg_v71.h	21;"	d
DIDR_WP_MASK	mach/mt6795/mt_dormant.c	76;"	d	file:
DIDR_WP_SHIFT	mach/mt6795/include/mach/mt_dbg_v71.h	20;"	d
DIDR_WP_SHIFT	mach/mt6795/mt_dormant.c	75;"	d	file:
DIF_I2S	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^    DIF_I2S,$/;"	e	enum:__anon22
DIF_I2S	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^    DIF_I2S,$/;"	e	enum:__anon33
DIF_LEFT_JUSTIFIED	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^    DIF_LEFT_JUSTIFIED,$/;"	e	enum:__anon22
DIF_LEFT_JUSTIFIED	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^    DIF_LEFT_JUSTIFIED,$/;"	e	enum:__anon33
DIF_RIGHT_JUSTIFIED_16BIT	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^    DIF_RIGHT_JUSTIFIED_16BIT,$/;"	e	enum:__anon22
DIF_RIGHT_JUSTIFIED_16BIT	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^    DIF_RIGHT_JUSTIFIED_16BIT,$/;"	e	enum:__anon33
DIF_RIGHT_JUSTIFIED_18BIT	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^    DIF_RIGHT_JUSTIFIED_18BIT,$/;"	e	enum:__anon22
DIF_RIGHT_JUSTIFIED_18BIT	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^    DIF_RIGHT_JUSTIFIED_18BIT,$/;"	e	enum:__anon33
DIF_RIGHT_JUSTIFIED_20BIT	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^    DIF_RIGHT_JUSTIFIED_20BIT,$/;"	e	enum:__anon22
DIF_RIGHT_JUSTIFIED_20BIT	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^    DIF_RIGHT_JUSTIFIED_20BIT,$/;"	e	enum:__anon33
DIF_RIGHT_JUSTIFIED_24BIT	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^    DIF_RIGHT_JUSTIFIED_24BIT,$/;"	e	enum:__anon22
DIF_RIGHT_JUSTIFIED_24BIT	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^    DIF_RIGHT_JUSTIFIED_24BIT,$/;"	e	enum:__anon33
DIGITAL_INTERFACE_FORMAT	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^} DIGITAL_INTERFACE_FORMAT;$/;"	t	typeref:enum:__anon22
DIGITAL_INTERFACE_FORMAT	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^} DIGITAL_INTERFACE_FORMAT;$/;"	t	typeref:enum:__anon33
DIRECTION	eccci/ccci_core.h	/^}DIRECTION;$/;"	t	typeref:enum:__anon444
DISABLE_CHARGING_CURRENT_MEASURE	mach/mt6795/hiau_ml/power/cust_battery_meter.h	86;"	d
DISABLE_CHARGING_CURRENT_MEASURE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	86;"	d
DISABLE_CON_SCE	mach/mt6795/include/mach/emi_bwl.h	/^    DISABLE_CON_SCE = 1$/;"	e	enum:__anon149
DISABLE_CON_SCE	mach/mt6795/include/mach/mt_emi_bwl.h	/^    DISABLE_CON_SCE = 1$/;"	e	enum:__anon159
DISABLE_FLIPPER_FUNC	mach/mt6795/include/mach/mt_mem_bw.h	4;"	d
DISP0_CG	mach/mt6795/mt_clkmgr.c	3364;"	d	file:
DISP0_CG	mach/mt6795/mt_clkmgr_64.c	3040;"	d	file:
DISP1_CG	mach/mt6795/mt_clkmgr.c	3365;"	d	file:
DISP1_CG	mach/mt6795/mt_clkmgr_64.c	3041;"	d	file:
DISPATCH_AFTER_ALL_SKB_DONE	eemcs/lte_df_main.h	8;"	d
DISP_AAL_BASE	mach/mt6795/include/mach/mt_reg_base.h	326;"	d
DISP_CG_CLR0	mach/mt6795/include/mach/mt_clkmgr.h	145;"	d
DISP_CG_CLR1	mach/mt6795/include/mach/mt_clkmgr.h	148;"	d
DISP_CG_CON0	mach/mt6795/include/mach/mt_clkmgr.h	143;"	d
DISP_CG_CON1	mach/mt6795/include/mach/mt_clkmgr.h	146;"	d
DISP_CG_SET0	mach/mt6795/include/mach/mt_clkmgr.h	144;"	d
DISP_CG_SET1	mach/mt6795/include/mach/mt_clkmgr.h	147;"	d
DISP_GAMMA_BASE	mach/mt6795/include/mach/mt_reg_base.h	329;"	d
DISP_MERGE_BASE	mach/mt6795/include/mach/mt_reg_base.h	332;"	d
DISP_OD_BASE	mach/mt6795/include/mach/mt_reg_base.h	368;"	d
DISP_PROT_MASK	mach/mt6795/mt_spm_mtcmos.c	978;"	d	file:
DISP_PROT_MASK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	82;"	d	file:
DISP_PWM0_BASE	mach/mt6795/include/mach/mt_reg_base.h	353;"	d
DISP_PWM1_BASE	mach/mt6795/include/mach/mt_reg_base.h	356;"	d
DISP_RDMA0_BASE	mach/mt6795/include/mach/mt_reg_base.h	305;"	d
DISP_RDMA1_BASE	mach/mt6795/include/mach/mt_reg_base.h	308;"	d
DISP_RDMA2_BASE	mach/mt6795/include/mach/mt_reg_base.h	311;"	d
DISP_SPLIT0_BASE	mach/mt6795/include/mach/mt_reg_base.h	335;"	d
DISP_SPLIT1_BASE	mach/mt6795/include/mach/mt_reg_base.h	338;"	d
DISP_UFOE_BASE	mach/mt6795/include/mach/mt_reg_base.h	341;"	d
DISP_WDMA0_BASE	mach/mt6795/include/mach/mt_reg_base.h	314;"	d
DISP_WDMA1_BASE	mach/mt6795/include/mach/mt_reg_base.h	317;"	d
DIS_CON_SCE_STR	mach/mt6795/include/mach/emi_bwl.h	85;"	d
DIS_CON_SCE_STR	mach/mt6795/include/mach/mt_emi_bwl.h	46;"	d
DIS_DCM	mach/mt6795/include/mach/mt_dcm.h	438;"	d
DIS_MPU_STR	mach/mt6795/include/mach/emi_mpu.h	45;"	d
DIS_MPU_STR	mach/mt6795/include/mach/mt_emi_mpu.h	39;"	d
DIS_PWR_STA_MASK	mach/mt6795/mt_spm_mtcmos.c	944;"	d	file:
DIS_PWR_STA_MASK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	55;"	d	file:
DIS_SRAM_ACK	mach/mt6795/mt_spm_mtcmos.c	970;"	d	file:
DIS_SRAM_ACK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	74;"	d	file:
DIS_WP_STR	mach/mt6795/include/mach/emi_mpu.h	48;"	d
DL	eemcs/eccmni.h	/^        KAL_UINT32 DL;$/;"	m	struct:__anon339::__anon340
DL0_INTR_En_Msk	eemcs/lte_dev_test_at.h	/^    kal_uint32	DL0_INTR_En_Msk;$/;"	m	struct:_hifsdio_isr_en_mask
DL0_INTR_Msk	eemcs/lte_dev_test_at.h	/^    DL0_INTR_Msk,$/;"	e	enum:_hifsdio_isr_mask_code
DL0_INTR_Status	eemcs/lte_dev_test_at.h	/^    kal_uint32	DL0_INTR_Status;$/;"	m	struct:_hifsdio_isr_status
DL1_INTR_En_Msk	eemcs/lte_dev_test_at.h	/^    kal_uint32	DL1_INTR_En_Msk;$/;"	m	struct:_hifsdio_isr_en_mask
DL1_INTR_Msk	eemcs/lte_dev_test_at.h	/^    DL1_INTR_Msk,$/;"	e	enum:_hifsdio_isr_mask_code
DL1_INTR_Status	eemcs/lte_dev_test_at.h	/^    kal_uint32	DL1_INTR_Status;$/;"	m	struct:_hifsdio_isr_status
DMAErrHandler	mach/mt6795/camera_isp.c	/^static MINT32 DMAErrHandler()$/;"	f	file:
DMA_BIT_MASK	eccci/modem_cldma.c	2336;"	d	file:
DMA_BOOL	mach/mt6795/include/mach/dma.h	/^} DMA_BOOL;$/;"	t	typeref:enum:__anon181
DMA_CHAN	mach/mt6795/include/mach/dma.h	/^} DMA_CHAN;$/;"	t	typeref:enum:__anon184
DMA_CON	mach/mt6795/include/mach/mt_dramc.h	10;"	d
DMA_CONF_FLAG	mach/mt6795/include/mach/dma.h	/^} DMA_CONF_FLAG;$/;"	t	typeref:enum:__anon185
DMA_CON_BURST_2BEAT	mach/mt6795/include/mach/dma.h	97;"	d
DMA_CON_BURST_3BEAT	mach/mt6795/include/mach/dma.h	98;"	d
DMA_CON_BURST_4BEAT	mach/mt6795/include/mach/dma.h	99;"	d
DMA_CON_BURST_5BEAT	mach/mt6795/include/mach/dma.h	100;"	d
DMA_CON_BURST_6BEAT	mach/mt6795/include/mach/dma.h	101;"	d
DMA_CON_BURST_7BEAT	mach/mt6795/include/mach/dma.h	102;"	d
DMA_CON_BURST_8BEAT	mach/mt6795/include/mach/dma.h	103;"	d
DMA_CON_BURST_SINGLE	mach/mt6795/include/mach/dma.h	96;"	d
DMA_CON_SIZE_BYTE	mach/mt6795/include/mach/dma.h	107;"	d
DMA_CON_SIZE_LONG	mach/mt6795/include/mach/dma.h	109;"	d
DMA_CON_SIZE_SHORT	mach/mt6795/include/mach/dma.h	108;"	d
DMA_DST	mach/mt6795/include/mach/mt_dramc.h	6;"	d
DMA_ERR	mach/mt6795/camera_isp.c	/^MUINT32 DMA_ERR[3*12] = {$/;"	v
DMA_ERR_CH_BUSY	mach/mt6795/include/mach/dma.h	/^    DMA_ERR_CH_BUSY = 1,$/;"	e	enum:__anon180
DMA_ERR_CH_FREE	mach/mt6795/include/mach/dma.h	/^    DMA_ERR_CH_FREE = 3,$/;"	e	enum:__anon180
DMA_ERR_INVALID_CH	mach/mt6795/include/mach/dma.h	/^    DMA_ERR_INVALID_CH = 2,$/;"	e	enum:__anon180
DMA_ERR_INV_CONFIG	mach/mt6795/include/mach/dma.h	/^    DMA_ERR_INV_CONFIG = 5,$/;"	e	enum:__anon180
DMA_ERR_NO_FREE_CH	mach/mt6795/include/mach/dma.h	/^    DMA_ERR_NO_FREE_CH = 4,$/;"	e	enum:__anon180
DMA_FAIL	mach/mt6795/include/mach/dma.h	/^    DMA_FAIL$/;"	e	enum:__anon182
DMA_FALSE	mach/mt6795/include/mach/dma.h	/^    DMA_FALSE = 0,$/;"	e	enum:__anon181
DMA_GDMA_LEN_MAX_MASK	mach/mt6795/include/mach/mt_dramc.h	14;"	d
DMA_GSEC_EN	mach/mt6795/include/mach/mt_dramc.h	8;"	d
DMA_GSEC_EN_BIT	mach/mt6795/include/mach/mt_dramc.h	15;"	d
DMA_IDX	mach/mt6795/camera_isp.c	/^    MUINT32 DMA_IDX[_rt_dma_max_];$/;"	m	struct:_FW_RCNT_CTRL	file:
DMA_INTR	mach/mt6795/include/mach/mt_musb_reg.h	300;"	d
DMA_INTR_UNMASK_CLR_OFFSET	mach/mt6795/include/mach/mt_musb_reg.h	301;"	d
DMA_INTR_UNMASK_SET_OFFSET	mach/mt6795/include/mach/mt_musb_reg.h	302;"	d
DMA_INT_EN	mach/mt6795/include/mach/mt_dramc.h	9;"	d
DMA_INT_EN_BIT	mach/mt6795/include/mach/mt_dramc.h	16;"	d
DMA_INT_FLAG	mach/mt6795/include/mach/mt_dramc.h	12;"	d
DMA_INT_FLAG_CLR_BIT	mach/mt6795/include/mach/mt_dramc.h	17;"	d
DMA_INT_STATUS	mach/mt6795/include/mach/mt_musb_reg.h	314;"	d
DMA_ISR_CALLBACK	mach/mt6795/include/mach/dma.h	/^typedef void (*DMA_ISR_CALLBACK)(void *);$/;"	t
DMA_LEN1	mach/mt6795/include/mach/mt_dramc.h	7;"	d
DMA_OK	mach/mt6795/include/mach/dma.h	/^    DMA_OK = 0,$/;"	e	enum:__anon182
DMA_SRC	mach/mt6795/include/mach/mt_dramc.h	5;"	d
DMA_START	mach/mt6795/include/mach/mt_dramc.h	11;"	d
DMA_STATUS	mach/mt6795/include/mach/dma.h	/^} DMA_STATUS;$/;"	t	typeref:enum:__anon182
DMA_TRANS	mach/mt6795/camera_isp.c	690;"	d	file:
DMA_TRUE	mach/mt6795/include/mach/dma.h	/^    DMA_TRUE$/;"	e	enum:__anon181
DMEM_START_ADDR	mach/mt6795/include/mach/md32_ipi.h	15;"	d
DNY_CHRDEV	mach/mt6795/include/mach/mtchrdev_table.h	/^    DNY_CHRDEV,$/;"	e	enum:__anon188
DONE	mach/mt6795/include/mach/md32_ipi.h	/^    DONE,$/;"	e	enum:ipi_status
DORMANT_ALL_OFF	mach/mt6795/include/mach/mt_cpuidle.h	31;"	d
DORMANT_BREAK_CHECK	mach/mt6795/include/mach/mt_cpuidle.h	18;"	d
DORMANT_CPUSYS_OFF	mach/mt6795/include/mach/mt_cpuidle.h	26;"	d
DORMANT_GIC_OFF	mach/mt6795/include/mach/mt_cpuidle.h	27;"	d
DORMANT_INNER_OFF	mach/mt6795/include/mach/mt_cpuidle.h	24;"	d
DORMANT_LOUIS_OFF	mach/mt6795/include/mach/mt_cpuidle.h	23;"	d
DORMANT_MODE	mach/mt6795/include/mach/mt_dormant.h	13;"	d
DORMANT_MODE_MASK	mach/mt6795/include/mach/mt_cpuidle.h	37;"	d
DORMANT_MODE_VOLT	mach/mt6795/mt_cpufreq_64.c	3408;"	d	file:
DORMANT_OUTER_OFF	mach/mt6795/include/mach/mt_cpuidle.h	25;"	d
DORMANT_SKIP_1	mach/mt6795/include/mach/mt_cpuidle.h	19;"	d
DORMANT_SKIP_2	mach/mt6795/include/mach/mt_cpuidle.h	20;"	d
DORMANT_SKIP_3	mach/mt6795/include/mach/mt_cpuidle.h	21;"	d
DORMANT_SNOOP_OFF	mach/mt6795/include/mach/mt_cpuidle.h	28;"	d
DPDM_INT_STATUS	mach/mt6795/include/mach/mt_musb_reg.h	318;"	d
DPI_BASE	mach/mt6795/include/mach/mt_reg_base.h	350;"	d
DRAMC0_BASE	mach/mt6795/include/mach/mt_reg_base.h	23;"	d
DRAMC1_BASE	mach/mt6795/include/mach/mt_reg_base.h	62;"	d
DRAMC1_NAO_BASE	mach/mt6795/include/mach/mt_reg_base.h	140;"	d
DRAMCAO_BASE_ADDR	mach/mt6795/mt_dramc.c	/^static void __iomem *DRAMCAO_BASE_ADDR;$/;"	v	file:
DRAMCAO_BASE_ADDR	mach/mt6795/mt_dramc_64.c	/^static void __iomem *DRAMCAO_BASE_ADDR;$/;"	v	file:
DRAMCNAO_BASE_ADDR	mach/mt6795/mt_dramc.c	/^static void __iomem *DRAMCNAO_BASE_ADDR;$/;"	v	file:
DRAMCNAO_BASE_ADDR	mach/mt6795/mt_dramc_64.c	/^static void __iomem *DRAMCNAO_BASE_ADDR;$/;"	v	file:
DRAMCNAO_BASE_ADDR	mach/mt6795/mt_emi_bm.c	/^static void __iomem *DRAMCNAO_BASE_ADDR;$/;"	v	file:
DRAMC_ACTIM1	mach/mt6795/include/mach/emi_bwl.h	37;"	d
DRAMC_ALL	mach/mt6795/include/mach/mt_emi_bm.h	/^    DRAMC_ALL$/;"	e	enum:__anon111
DRAMC_CONF1	mach/mt6795/include/mach/emi_bwl.h	34;"	d
DRAMC_Cnt_Type	mach/mt6795/include/mach/mt_emi_bm.h	/^} DRAMC_Cnt_Type;$/;"	t	typeref:enum:__anon111
DRAMC_DQSCAL0	mach/mt6795/include/mach/emi_bwl.h	38;"	d
DRAMC_GetIdleCount	mach/mt6795/mt_emi_bm.c	/^unsigned int DRAMC_GetIdleCount(void)$/;"	f
DRAMC_GetInterbankCount	mach/mt6795/mt_emi_bm.c	/^unsigned int DRAMC_GetInterbankCount(DRAMC_Cnt_Type CountType)$/;"	f
DRAMC_GetPageHitCount	mach/mt6795/mt_emi_bm.c	/^unsigned int DRAMC_GetPageHitCount(DRAMC_Cnt_Type CountType)$/;"	f
DRAMC_GetPageMissCount	mach/mt6795/mt_emi_bm.c	/^unsigned int DRAMC_GetPageMissCount(DRAMC_Cnt_Type CountType)$/;"	f
DRAMC_IDLE_COUNT	mach/mt6795/include/mach/mt_emi_bm.h	67;"	d
DRAMC_Idle	mach/mt6795/include/mach/mt_mon.h	/^    __u32 DRAMC_Idle;   $/;"	m	struct:mt_mon_log
DRAMC_Interbank	mach/mt6795/include/mach/mt_mon.h	/^    __u32 DRAMC_Interbank;$/;"	m	struct:mt_mon_log
DRAMC_LPDDR2	mach/mt6795/include/mach/emi_bwl.h	35;"	d
DRAMC_NAO_BASE	mach/mt6795/include/mach/mt_reg_base.h	125;"	d
DRAMC_PADCTL4	mach/mt6795/include/mach/emi_bwl.h	36;"	d
DRAMC_PageHit	mach/mt6795/include/mach/mt_mon.h	/^    __u32 DRAMC_PageHit;$/;"	m	struct:mt_mon_log
DRAMC_PageMiss	mach/mt6795/include/mach/mt_mon.h	/^    __u32 DRAMC_PageMiss;$/;"	m	struct:mt_mon_log
DRAMC_R2R	mach/mt6795/include/mach/mt_emi_bm.h	/^    DRAMC_R2R,$/;"	e	enum:__anon111
DRAMC_R2R_INTERBANK	mach/mt6795/include/mach/mt_emi_bm.h	57;"	d
DRAMC_R2R_PAGE_HIT	mach/mt6795/include/mach/mt_emi_bm.h	55;"	d
DRAMC_R2R_PAGE_MISS	mach/mt6795/include/mach/mt_emi_bm.h	56;"	d
DRAMC_R2W	mach/mt6795/include/mach/mt_emi_bm.h	/^    DRAMC_R2W,$/;"	e	enum:__anon111
DRAMC_R2W_INTERBANK	mach/mt6795/include/mach/mt_emi_bm.h	60;"	d
DRAMC_R2W_PAGE_HIT	mach/mt6795/include/mach/mt_emi_bm.h	58;"	d
DRAMC_R2W_PAGE_MISS	mach/mt6795/include/mach/mt_emi_bm.h	59;"	d
DRAMC_READ	mach/mt6795/include/mach/emi_bwl.h	40;"	d
DRAMC_REG_ACTIM1	mach/mt6795/include/mach/mt_dramc.h	29;"	d
DRAMC_REG_LPDDR2_3	mach/mt6795/include/mach/mt_dramc.h	27;"	d
DRAMC_REG_MRR_CTL	mach/mt6795/include/mach/mt_dramc.h	31;"	d
DRAMC_REG_MRS	mach/mt6795/include/mach/mt_dramc.h	25;"	d
DRAMC_REG_PADCTL4	mach/mt6795/include/mach/mt_dramc.h	26;"	d
DRAMC_REG_RRRATE_CTL	mach/mt6795/include/mach/mt_dramc.h	30;"	d
DRAMC_REG_SPCMD	mach/mt6795/include/mach/mt_dramc.h	28;"	d
DRAMC_REG_SPCMDRESP	mach/mt6795/include/mach/mt_dramc.h	32;"	d
DRAMC_W2R	mach/mt6795/include/mach/mt_emi_bm.h	/^    DRAMC_W2R,$/;"	e	enum:__anon111
DRAMC_W2R_INTERBANK	mach/mt6795/include/mach/mt_emi_bm.h	63;"	d
DRAMC_W2R_PAGE_HIT	mach/mt6795/include/mach/mt_emi_bm.h	61;"	d
DRAMC_W2R_PAGE_MISS	mach/mt6795/include/mach/mt_emi_bm.h	62;"	d
DRAMC_W2W	mach/mt6795/include/mach/mt_emi_bm.h	/^    DRAMC_W2W,$/;"	e	enum:__anon111
DRAMC_W2W_INTERBANK	mach/mt6795/include/mach/mt_emi_bm.h	66;"	d
DRAMC_W2W_PAGE_HIT	mach/mt6795/include/mach/mt_emi_bm.h	64;"	d
DRAMC_W2W_PAGE_MISS	mach/mt6795/include/mach/mt_emi_bm.h	65;"	d
DRAMC_WRITE	mach/mt6795/include/mach/emi_bwl.h	45;"	d
DRAM_BASE	mach/mt6795/include/mach/mt_dramc.h	39;"	d
DRAM_MRR	mach/mt6795/mt_dramc.c	/^unsigned int DRAM_MRR(int MRR_num)$/;"	f
DRAM_MRR	mach/mt6795/mt_dramc_64.c	/^unsigned int DRAM_MRR(int MRR_num)$/;"	f
DRAR_ADDRESS_MASK	mach/mt6795/include/mach/mt_dbg_v71.h	26;"	d
DRAR_ADDRESS_MASK	mach/mt6795/mt_dormant.c	81;"	d	file:
DRAR_VALID_MASK	mach/mt6795/include/mach/mt_dbg_v71.h	24;"	d
DRAR_VALID_MASK	mach/mt6795/mt_dormant.c	79;"	d	file:
DROP	eemcs/eemcs_statistics.h	/^    DROP,$/;"	e	enum:STATISTIC_TYPE
DROP_CNT	mach/mt6795/include/mach/camera_isp.h	/^        unsigned int DROP_CNT                  : 4;$/;"	m	struct:_CQ_RTBC_FBC_::__anon223
DRVVBUS_INT_POL	mach/mt6795/include/mach/mt_musb_reg.h	325;"	d
DRVVBUS_INT_STATUS	mach/mt6795/include/mach/mt_musb_reg.h	321;"	d
DRV_CNT	eemcs/eemcs_fs_ut.c	/^    DRV_CNT,$/;"	e	enum:EEMCS_FS_TEST_DRV_e	file:
DRV_ClrReg	mach/mt6795/include/mach/mt_typedefs.h	186;"	d
DRV_ClrReg16	mach/mt6795/include/mach/mt_typedefs.h	175;"	d
DRV_ClrReg32	mach/mt6795/include/mach/mt_typedefs.h	180;"	d
DRV_ClrReg8	mach/mt6795/include/mach/mt_typedefs.h	170;"	d
DRV_MD	eemcs/eemcs_fs_ut.c	/^    DRV_MD = 0,$/;"	e	enum:EEMCS_FS_TEST_DRV_e	file:
DRV_MD_DSP	eemcs/eemcs_fs_ut.c	/^    DRV_MD_DSP,$/;"	e	enum:EEMCS_FS_TEST_DRV_e	file:
DRV_NAME	uart/mt6795/platform_uart.h	160;"	d
DRV_Reg	mach/mt6795/include/mach/mt_typedefs.h	183;"	d
DRV_Reg16	mach/mt6795/include/mach/mt_typedefs.h	172;"	d
DRV_Reg32	mach/mt6795/include/mach/mt_typedefs.h	177;"	d
DRV_Reg8	mach/mt6795/include/mach/mt_typedefs.h	167;"	d
DRV_SetReg	mach/mt6795/include/mach/mt_typedefs.h	185;"	d
DRV_SetReg16	mach/mt6795/include/mach/mt_typedefs.h	174;"	d
DRV_SetReg32	mach/mt6795/include/mach/mt_typedefs.h	179;"	d
DRV_SetReg8	mach/mt6795/include/mach/mt_typedefs.h	169;"	d
DRV_WriteReg	mach/mt6795/include/mach/mt_typedefs.h	184;"	d
DRV_WriteReg16	mach/mt6795/include/mach/mt_typedefs.h	173;"	d
DRV_WriteReg32	mach/mt6795/include/mach/mt_typedefs.h	178;"	d
DRV_WriteReg8	mach/mt6795/include/mach/mt_typedefs.h	168;"	d
DSAR_ADDRESS_MASK	mach/mt6795/include/mach/mt_dbg_v71.h	27;"	d
DSAR_ADDRESS_MASK	mach/mt6795/mt_dormant.c	82;"	d	file:
DSAR_VALID_MASK	mach/mt6795/include/mach/mt_dbg_v71.h	25;"	d
DSAR_VALID_MASK	mach/mt6795/mt_dormant.c	80;"	d	file:
DSCR_ext	mach/mt6795/include/mach/mt_dbg_v71.h	50;"	d
DSCR_int	mach/mt6795/include/mach/mt_dbg_v71.h	46;"	d
DSI0_BASE	mach/mt6795/include/mach/mt_reg_base.h	344;"	d
DSI1_BASE	mach/mt6795/include/mach/mt_reg_base.h	347;"	d
DSP_BIN	mach/mt6795/include/mach/mt_emi_mpu.h	45;"	d
DSP_EX_FATAL_ERROR	dual_ccci/include/ccci_md.h	/^    DSP_EX_FATAL_ERROR = 13,$/;"	e	enum:__anon400
DSP_EX_FATAL_ERROR	eccci/port_kernel.h	/^	DSP_EX_FATAL_ERROR = 13,$/;"	e	enum:__anon455
DSP_EX_FATAL_ERROR	eemcs/eemcs_expt.h	/^	DSP_EX_FATAL_ERROR = 13,$/;"	e	enum:__anon343
DSP_EX_TYPE_ASSERT	dual_ccci/include/ccci_md.h	/^    DSP_EX_TYPE_ASSERT = 11,$/;"	e	enum:__anon400
DSP_EX_TYPE_ASSERT	eccci/port_kernel.h	/^	DSP_EX_TYPE_ASSERT = 11,$/;"	e	enum:__anon455
DSP_EX_TYPE_ASSERT	eemcs/eemcs_expt.h	/^	DSP_EX_TYPE_ASSERT = 11,$/;"	e	enum:__anon343
DSP_EX_TYPE_EXCEPTION	dual_ccci/include/ccci_md.h	/^    DSP_EX_TYPE_EXCEPTION = 12,$/;"	e	enum:__anon400
DSP_EX_TYPE_EXCEPTION	eccci/port_kernel.h	/^	DSP_EX_TYPE_EXCEPTION = 12,$/;"	e	enum:__anon455
DSP_EX_TYPE_EXCEPTION	eemcs/eemcs_expt.h	/^	DSP_EX_TYPE_EXCEPTION = 12,$/;"	e	enum:__anon343
DSP_IMG_DUMP_SIZE	eccci/ccci_core.h	323;"	d
DSP_INDEX	eemcs/eemcs_boot.h	234;"	d
DSP_ROOT_DIR	eemcs/eemcs_fs_ut.c	63;"	d	file:
DST	mach/mt6795/include/mach/dma.h	/^    DST,$/;"	e	enum:__anon185
DTHI	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int DTHI;$/;"	m	struct:__anon97
DTHI	mach/mt6795/mt_ptp.c	/^	unsigned int DTHI;$/;"	m	struct:ptp_det	file:
DTHI	mach/mt6795/mt_ptp_64.c	/^	unsigned int DTHI;$/;"	m	struct:ptp_det	file:
DTHI_VAL	mach/mt6795/mt_ptp.c	2348;"	d	file:
DTHI_VAL	mach/mt6795/mt_ptp_64.c	2445;"	d	file:
DTLO	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int DTLO;$/;"	m	struct:__anon97
DTLO	mach/mt6795/mt_ptp.c	/^	unsigned int DTLO;$/;"	m	struct:ptp_det	file:
DTLO	mach/mt6795/mt_ptp_64.c	/^	unsigned int DTLO;$/;"	m	struct:ptp_det	file:
DTLO_VAL	mach/mt6795/mt_ptp.c	2349;"	d	file:
DTLO_VAL	mach/mt6795/mt_ptp_64.c	2446;"	d	file:
DUAL_LPDDR3_1600	mach/mt6795/include/mach/emi_bwl.h	/^  DUAL_LPDDR3_1600,$/;"	e	enum:__anon147
DUMP_DATA_TO_DE	mach/mt6795/mt_ptp_64.c	2423;"	d	file:
DUMP_FLAG_CCIF	eccci/ccci_core.h	/^	DUMP_FLAG_CCIF = (1<<0),$/;"	e	enum:__anon446
DUMP_FLAG_CLDMA	eccci/ccci_core.h	/^	DUMP_FLAG_CLDMA = (1<<1),$/;"	e	enum:__anon446
DUMP_FLAG_IMAGE	eccci/ccci_core.h	/^	DUMP_FLAG_IMAGE = (1<<4),$/;"	e	enum:__anon446
DUMP_FLAG_LAYOUT	eccci/ccci_core.h	/^	DUMP_FLAG_LAYOUT = (1<<5),$/;"	e	enum:__anon446
DUMP_FLAG_REG	eccci/ccci_core.h	/^	DUMP_FLAG_REG = (1<<2),$/;"	e	enum:__anon446
DUMP_FLAG_SMEM	eccci/ccci_core.h	/^	DUMP_FLAG_SMEM = (1<<3),$/;"	e	enum:__anon446
DUMP_MORE_FOR_DEBUG	masp/asf/core/sec_cipherfmt_core.c	11;"	d	file:
DUMP_MORE_FOR_DEBUG	masp/asf/core/sec_signfmt_v3.c	20;"	d	file:
DUMP_MORE_FOR_DEBUG	masp/asf/core/sec_signfmt_v4.c	20;"	d	file:
DVFS_BIG_F0	mach/mt6795/mt_cpufreq.c	115;"	d	file:
DVFS_BIG_F1	mach/mt6795/mt_cpufreq.c	116;"	d	file:
DVFS_BIG_F2	mach/mt6795/mt_cpufreq.c	117;"	d	file:
DVFS_BIG_F3	mach/mt6795/mt_cpufreq.c	118;"	d	file:
DVFS_BIG_F4	mach/mt6795/mt_cpufreq.c	119;"	d	file:
DVFS_BIG_F5	mach/mt6795/mt_cpufreq.c	120;"	d	file:
DVFS_BIG_F6	mach/mt6795/mt_cpufreq.c	121;"	d	file:
DVFS_BIG_F7	mach/mt6795/mt_cpufreq.c	122;"	d	file:
DVFS_BIG_V0	mach/mt6795/mt_cpufreq.c	125;"	d	file:
DVFS_BIG_V0	mach/mt6795/mt_cpufreq.c	127;"	d	file:
DVFS_BIG_V1	mach/mt6795/mt_cpufreq.c	129;"	d	file:
DVFS_BIG_V2	mach/mt6795/mt_cpufreq.c	130;"	d	file:
DVFS_BIG_V3	mach/mt6795/mt_cpufreq.c	131;"	d	file:
DVFS_BIG_V4	mach/mt6795/mt_cpufreq.c	132;"	d	file:
DVFS_BIG_V5	mach/mt6795/mt_cpufreq.c	133;"	d	file:
DVFS_BIG_V6	mach/mt6795/mt_cpufreq.c	134;"	d	file:
DVFS_BIG_V7	mach/mt6795/mt_cpufreq.c	135;"	d	file:
DVFS_LITTLE_F0	mach/mt6795/mt_cpufreq.c	137;"	d	file:
DVFS_LITTLE_F1	mach/mt6795/mt_cpufreq.c	138;"	d	file:
DVFS_LITTLE_F2	mach/mt6795/mt_cpufreq.c	139;"	d	file:
DVFS_LITTLE_F3	mach/mt6795/mt_cpufreq.c	140;"	d	file:
DVFS_LITTLE_F4	mach/mt6795/mt_cpufreq.c	141;"	d	file:
DVFS_LITTLE_F5	mach/mt6795/mt_cpufreq.c	142;"	d	file:
DVFS_LITTLE_F6	mach/mt6795/mt_cpufreq.c	143;"	d	file:
DVFS_LITTLE_F7	mach/mt6795/mt_cpufreq.c	144;"	d	file:
DVFS_LITTLE_V0	mach/mt6795/mt_cpufreq.c	147;"	d	file:
DVFS_LITTLE_V0	mach/mt6795/mt_cpufreq.c	149;"	d	file:
DVFS_LITTLE_V1	mach/mt6795/mt_cpufreq.c	151;"	d	file:
DVFS_LITTLE_V2	mach/mt6795/mt_cpufreq.c	152;"	d	file:
DVFS_LITTLE_V3	mach/mt6795/mt_cpufreq.c	153;"	d	file:
DVFS_LITTLE_V4	mach/mt6795/mt_cpufreq.c	154;"	d	file:
DVFS_LITTLE_V5	mach/mt6795/mt_cpufreq.c	155;"	d	file:
DVFS_LITTLE_V6	mach/mt6795/mt_cpufreq.c	156;"	d	file:
DVFS_LITTLE_V7	mach/mt6795/mt_cpufreq.c	157;"	d	file:
DVM_MSG_REQ	mach/mt6795/include/mach/hotplug.h	51;"	d
DVTFIXED	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int DVTFIXED;$/;"	m	struct:__anon97
DVTFIXED	mach/mt6795/mt_ptp.c	/^	unsigned int DVTFIXED;$/;"	m	struct:ptp_det	file:
DVTFIXED	mach/mt6795/mt_ptp_64.c	/^	unsigned int DVTFIXED;$/;"	m	struct:ptp_det	file:
DVTFIXED_VAL	mach/mt6795/mt_ptp.c	2353;"	d	file:
DVTFIXED_VAL	mach/mt6795/mt_ptp_64.c	2450;"	d	file:
DVTFIXED_VAL_GPU	mach/mt6795/mt_ptp_64.c	2454;"	d	file:
DVTFIXED_VAL_LTE	mach/mt6795/mt_ptp_64.c	2456;"	d	file:
DVTFIXED_VAL_SOC	mach/mt6795/mt_ptp_64.c	2458;"	d	file:
DVT_DELAYMACRO	mach/mt6795/include/mach/mt_typedefs.h	237;"	d
DWORD	mach/mt6795/include/mach/kdump_sdhc.h	/^typedef unsigned int DWORD ; $/;"	t
DWORD	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned int    DWORD;$/;"	t
Data	eemcs/lte_dev_test_at.h	/^	kal_uint8	Data[0];$/;"	m	struct:_AT_PKT_HEADER
DateTime	eemcs/eemcs_fs_ut.c	/^        __packed int                DateTime;$/;"	m	struct:__anon324	file:
Dbounce_En	dual_ccci/include/ccci_md.h	/^    unsigned char Dbounce_En;$/;"	m	struct:core_eint_config
Dbounce_ms	dual_ccci/include/ccci_md.h	/^    unsigned int Dbounce_ms;$/;"	m	struct:core_eint_config
DebugFlag	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32                 DebugFlag;$/;"	m	struct:__anon123
DebugMask	mach/mt6795/camera_isp.c	/^    MUINT32                         DebugMask;$/;"	m	struct:__anon49	file:
Delay_magic_num	mach/mt6795/include/mach/mt_dramc.h	42;"	d
DevNo	mach/mt6795/include/mach/camera_sysram_imp.h	/^    dev_t                   DevNo;$/;"	m	struct:__anon123
DirEntry	mach/mt6795/include/mach/kdump_sdhc.h	/^} DirEntry;$/;"	t	typeref:struct:__anon176
Direction	mach/mt6795/include/mach/m4u.h	/^	unsigned int Direction;         \/\/0:- 1:+$/;"	m	struct:_M4U_PORT
DiskFull	mach/mt6795/include/mach/kdump_sdhc.h	/^	BOOL   DiskFull;$/;"	m	struct:__anon178
Distance	mach/mt6795/include/mach/m4u.h	/^	unsigned int Distance;$/;"	m	struct:_M4U_PORT
Drive	eemcs/eemcs_fs_ut.c	/^        unsigned int                Drive;$/;"	m	struct:__anon324	file:
DriverVersion	dual_ccci/include/ccci_md.h	/^    int DriverVersion;      \/\/ 0x20121001 since W12.39$/;"	m	struct:_modem_runtime
DriverVersion	eemcs/eemcs_md.h	/^    int DriverVersion;      \/\/ 0x00000923 since W09.23$/;"	m	struct:MODEM_RUNTIME_st
DstQID	eemcs/lte_dev_test_at.h	/^	kal_uint8	DstQID:4;$/;"	m	struct:_AT_PKT_HEADER
DumpNativeInfo	aee/ipanic/dump-process.c	/^int DumpNativeInfo(void)$/;"	f
DumpThreadNativeInfo	aee/aed/aed-main.c	/^int DumpThreadNativeInfo(struct aee_oops *oops)$/;"	f
E	masp/asf/asf_inc/rsa_def.h	/^    bgn E;$/;"	m	struct:__anon504
E	uart/uart_cir_pin.c	32;"	d	file:
E1_SLOPE	mach/mt6795/mt_ptp.c	3850;"	d	file:
E3TCM_CG_CLR	mach/mt6795/include/mach/mt_clkmgr.h	176;"	d
E3TCM_CG_CON	mach/mt6795/include/mach/mt_clkmgr.h	174;"	d
E3TCM_CG_SET	mach/mt6795/include/mach/mt_clkmgr.h	175;"	d
E3TCM_HW_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	154;"	d
E3TCM_HW_DCM_DIS_CLR	mach/mt6795/include/mach/mt_dcm.h	156;"	d
E3TCM_HW_DCM_DIS_SET	mach/mt6795/include/mach/mt_dcm.h	155;"	d
E3TCM_SRAM_ACK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	79;"	d	file:
E3TCM_SRAM_PDN	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	69;"	d	file:
EAMP_CONTROL_SUBCOMMAND	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^  enum EAMP_CONTROL_SUBCOMMAND$/;"	g
EAMP_CONTROL_SUBCOMMAND	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^  enum EAMP_CONTROL_SUBCOMMAND$/;"	g
EAMP_EARPIECE_CLOSE	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	 EAMP_EARPIECE_CLOSE,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_EARPIECE_CLOSE	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	 EAMP_EARPIECE_CLOSE,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_EARPIECE_OPEN	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	 EAMP_EARPIECE_OPEN,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_EARPIECE_OPEN	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	 EAMP_EARPIECE_OPEN,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_GETAMP_GAIN	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	 EAMP_GETAMP_GAIN,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_GETAMP_GAIN	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	 EAMP_GETAMP_GAIN,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_GETREGISTER_VALUE	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	 EAMP_GETREGISTER_VALUE,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_GETREGISTER_VALUE	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	 EAMP_GETREGISTER_VALUE,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_GET_CTRP_BITS	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	 EAMP_GET_CTRP_BITS,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_GET_CTRP_BITS	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	 EAMP_GET_CTRP_BITS,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_GET_CTRP_NUM	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	 EAMP_GET_CTRP_NUM ,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_GET_CTRP_NUM	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	 EAMP_GET_CTRP_NUM ,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_GET_CTRP_TABLE	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	 EAMP_GET_CTRP_TABLE,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_GET_CTRP_TABLE	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	 EAMP_GET_CTRP_TABLE,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_HEADPHONE_CLOSE	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	 EAMP_HEADPHONE_CLOSE,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_HEADPHONE_CLOSE	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	 EAMP_HEADPHONE_CLOSE,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_HEADPHONE_OPEN	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	 EAMP_HEADPHONE_OPEN,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_HEADPHONE_OPEN	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	 EAMP_HEADPHONE_OPEN,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_SETAMP_GAIN	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	 EAMP_SETAMP_GAIN,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_SETAMP_GAIN	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	 EAMP_SETAMP_GAIN,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_SETMODE	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	 EAMP_SETMODE,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_SETMODE	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	 EAMP_SETMODE,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_SETREGISTER_VALUE	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	 EAMP_SETREGISTER_VALUE,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_SETREGISTER_VALUE	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	 EAMP_SETREGISTER_VALUE,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_SPEAKER_CLOSE	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	 EAMP_SPEAKER_CLOSE =0,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_SPEAKER_CLOSE	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	 EAMP_SPEAKER_CLOSE =0,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_SPEAKER_OPEN	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	 EAMP_SPEAKER_OPEN,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EAMP_SPEAKER_OPEN	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	 EAMP_SPEAKER_OPEN,$/;"	e	enum:EAMP_CONTROL_SUBCOMMAND
EC	mach/mt6795/mt_golden_setting.c	500;"	d	file:
EC	mach/mt6795/mt_golden_setting.c	539;"	d	file:
ECCCI_INTERNAL_OPTION	mach/mt6795/include/mach/ccci_config.h	2;"	d
ECCMNI0_ID	eemcs/eccmni.c	/^    ECCMNI0_ID = 0, \/* eccmni0 *\/$/;"	e	enum:ECCMNI_ID	file:
ECCMNI1_ID	eemcs/eccmni.c	/^    ECCMNI1_ID,     \/* eccmni1 *\/$/;"	e	enum:ECCMNI_ID	file:
ECCMNI2_ID	eemcs/eccmni.c	/^    ECCMNI2_ID,     \/* eccmni2 *\/$/;"	e	enum:ECCMNI_ID	file:
ECCMNI_DEBUG_ENABLE	eemcs/eccmni.c	19;"	d	file:
ECCMNI_DEF_MTU	eemcs/eccmni.c	/^	ECCMNI_DEF_MTU = 1500,$/;"	e	enum:__anon296	file:
ECCMNI_ID	eemcs/eccmni.c	/^enum ECCMNI_ID{$/;"	g	file:
ECCMNI_LB	eemcs/eccmni.h	12;"	d
ECCMNI_MAX_DEV	eemcs/eccmni.h	10;"	d
ECCMNI_MAX_ID	eemcs/eccmni.c	/^    ECCMNI_MAX_ID = ECCMNI_MAX_DEV$/;"	e	enum:ECCMNI_ID	file:
ECCMNI_MAX_MTU	eemcs/eccmni.c	/^	ECCMNI_MAX_MTU = 1500,$/;"	e	enum:__anon296	file:
ECCMNI_TX_QLEN	eemcs/eccmni.c	/^	ECCMNI_TX_QLEN = 1000,$/;"	e	enum:__anon296	file:
ECCMNI_TX_TIMEOUT	eemcs/eccmni.c	/^	ECCMNI_TX_TIMEOUT = 1*HZ, \/* 1sec tx timeout *\/$/;"	e	enum:__anon296	file:
ECC_CNFG_ECC10	mach/mt6795/include/mach/mtk_nand.h	267;"	d
ECC_CNFG_ECC12	mach/mt6795/include/mach/mtk_nand.h	268;"	d
ECC_CNFG_ECC4	mach/mt6795/include/mach/mtk_nand.h	264;"	d
ECC_CNFG_ECC6	mach/mt6795/include/mach/mtk_nand.h	265;"	d
ECC_CNFG_ECC8	mach/mt6795/include/mach/mtk_nand.h	266;"	d
ECC_CNFG_ECC_MASK	mach/mt6795/include/mach/mtk_nand.h	269;"	d
ECC_DECCNFG_REG32	mach/mt6795/include/mach/mtk_nand.h	233;"	d
ECC_DECCON_REG16	mach/mt6795/include/mach/mtk_nand.h	232;"	d
ECC_DECDIADDR_REG32	mach/mt6795/include/mach/mtk_nand.h	234;"	d
ECC_DECDONE_REG16	mach/mt6795/include/mach/mtk_nand.h	239;"	d
ECC_DECEL0_REG32	mach/mt6795/include/mach/mtk_nand.h	240;"	d
ECC_DECEL1_REG32	mach/mt6795/include/mach/mtk_nand.h	241;"	d
ECC_DECEL2_REG32	mach/mt6795/include/mach/mtk_nand.h	242;"	d
ECC_DECEL3_REG32	mach/mt6795/include/mach/mtk_nand.h	243;"	d
ECC_DECEL4_REG32	mach/mt6795/include/mach/mtk_nand.h	244;"	d
ECC_DECEL5_REG32	mach/mt6795/include/mach/mtk_nand.h	245;"	d
ECC_DECEL6_REG32	mach/mt6795/include/mach/mtk_nand.h	246;"	d
ECC_DECEL7_REG32	mach/mt6795/include/mach/mtk_nand.h	247;"	d
ECC_DECENUM0_REG32	mach/mt6795/include/mach/mtk_nand.h	237;"	d
ECC_DECENUM1_REG32	mach/mt6795/include/mach/mtk_nand.h	238;"	d
ECC_DECFER_REG16	mach/mt6795/include/mach/mtk_nand.h	236;"	d
ECC_DECFSM_REG32	mach/mt6795/include/mach/mtk_nand.h	251;"	d
ECC_DECIDLE_REG16	mach/mt6795/include/mach/mtk_nand.h	235;"	d
ECC_DECIRQEN_REG16	mach/mt6795/include/mach/mtk_nand.h	248;"	d
ECC_DECIRQSTA_REG16	mach/mt6795/include/mach/mtk_nand.h	249;"	d
ECC_DECNFIDI_REG32	mach/mt6795/include/mach/mtk_nand.h	253;"	d
ECC_ENCCNFG_REG32	mach/mt6795/include/mach/mtk_nand.h	218;"	d
ECC_ENCCON_REG16	mach/mt6795/include/mach/mtk_nand.h	217;"	d
ECC_ENCDIADDR_REG32	mach/mt6795/include/mach/mtk_nand.h	219;"	d
ECC_ENCIDLE_REG32	mach/mt6795/include/mach/mtk_nand.h	220;"	d
ECC_ENCIRQEN_REG16	mach/mt6795/include/mach/mtk_nand.h	229;"	d
ECC_ENCIRQSTA_REG16	mach/mt6795/include/mach/mtk_nand.h	230;"	d
ECC_ENCPAR0_REG32	mach/mt6795/include/mach/mtk_nand.h	221;"	d
ECC_ENCPAR1_REG32	mach/mt6795/include/mach/mtk_nand.h	222;"	d
ECC_ENCPAR2_REG32	mach/mt6795/include/mach/mtk_nand.h	223;"	d
ECC_ENCPAR3_REG32	mach/mt6795/include/mach/mtk_nand.h	224;"	d
ECC_ENCPAR4_REG32	mach/mt6795/include/mach/mtk_nand.h	225;"	d
ECC_ENCPAR5_REG32	mach/mt6795/include/mach/mtk_nand.h	226;"	d
ECC_ENCPAR6_REG32	mach/mt6795/include/mach/mtk_nand.h	227;"	d
ECC_ENCSTA_REG32	mach/mt6795/include/mach/mtk_nand.h	228;"	d
ECC_FDMADDR_REG32	mach/mt6795/include/mach/mtk_nand.h	250;"	d
ECC_SYN0_REG32	mach/mt6795/include/mach/mtk_nand.h	254;"	d
ECC_SYNSTA_REG32	mach/mt6795/include/mach/mtk_nand.h	252;"	d
ECODEC_CONTROL_SUBCOMMAND	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^enum ECODEC_CONTROL_SUBCOMMAND$/;"	g
ECODEC_CONTROL_SUBCOMMAND	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^enum ECODEC_CONTROL_SUBCOMMAND$/;"	g
ECODEC_Control	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^} ECODEC_Control;$/;"	t	typeref:struct:__anon23
ECODEC_Control	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^} ECODEC_Control;$/;"	t	typeref:struct:__anon34
ECODEC_GETREGISTER_VALUE	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^    ECODEC_GETREGISTER_VALUE,$/;"	e	enum:ECODEC_CONTROL_SUBCOMMAND
ECODEC_GETREGISTER_VALUE	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^    ECODEC_GETREGISTER_VALUE,$/;"	e	enum:ECODEC_CONTROL_SUBCOMMAND
ECODEC_SETREGISTER_VALUE	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^    ECODEC_SETREGISTER_VALUE,$/;"	e	enum:ECODEC_CONTROL_SUBCOMMAND
ECODEC_SETREGISTER_VALUE	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^    ECODEC_SETREGISTER_VALUE,$/;"	e	enum:ECODEC_CONTROL_SUBCOMMAND
EDBufQueRemainNodeCnt	mach/mt6795/camera_isp.c	/^static volatile MINT32 EDBufQueRemainNodeCnt;               $/;"	v	file:
EEMCS_BOOTING_DONE	eemcs/eemcs_state.h	/^    EEMCS_BOOTING_DONE,$/;"	e	enum:EEMCS_STATE_E
EEMCS_BOOT_CDEV_MAX_NUM	eemcs/eemcs_boot.c	1782;"	d	file:
EEMCS_BOOT_SET	eemcs/eemcs_boot.h	/^} EEMCS_BOOT_SET;$/;"	t	typeref:struct:EEMCS_BOOT_SET_st
EEMCS_BOOT_SET_st	eemcs/eemcs_boot.h	/^typedef struct EEMCS_BOOT_SET_st {$/;"	s
EEMCS_BOOT_STATE	eemcs/eemcs_boot.h	/^} EEMCS_BOOT_STATE;$/;"	t	typeref:enum:EEMCS_BOOT_STATE_e
EEMCS_BOOT_STATE_e	eemcs/eemcs_boot.h	/^typedef enum EEMCS_BOOT_STATE_e {$/;"	g
EEMCS_BOOT_TRACE	eemcs/eemcs_boot_trace.h	/^} EEMCS_BOOT_TRACE;$/;"	t	typeref:struct:EEMCS_BOOT_TRACE_st
EEMCS_BOOT_TRACE_OUT_TYPE	eemcs/eemcs_boot_trace.h	/^} EEMCS_BOOT_TRACE_OUT_TYPE;$/;"	t	typeref:enum:EEMCS_BOOT_TRACE_OUT_TYPE_e
EEMCS_BOOT_TRACE_OUT_TYPE_e	eemcs/eemcs_boot_trace.h	/^typedef enum EEMCS_BOOT_TRACE_OUT_TYPE_e {$/;"	g
EEMCS_BOOT_TRACE_SET	eemcs/eemcs_boot_trace.h	/^} EEMCS_BOOT_TRACE_SET;$/;"	t	typeref:struct:EEMCS_BOOT_TRACE_SET_st
EEMCS_BOOT_TRACE_SET_st	eemcs/eemcs_boot_trace.h	/^typedef struct EEMCS_BOOT_TRACE_SET_st {$/;"	s
EEMCS_BOOT_TRACE_TYPE	eemcs/eemcs_boot_trace.h	/^} EEMCS_BOOT_TRACE_TYPE;$/;"	t	typeref:enum:EEMCS_BOOT_TRACE_TYPE_e
EEMCS_BOOT_TRACE_TYPE_e	eemcs/eemcs_boot_trace.h	/^typedef enum EEMCS_BOOT_TRACE_TYPE_e {$/;"	g
EEMCS_BOOT_TRACE_st	eemcs/eemcs_boot_trace.h	/^typedef struct EEMCS_BOOT_TRACE_st {$/;"	s
EEMCS_BOOT_UT_BL_CNT	eemcs/eemcs_boot.c	35;"	d	file:
EEMCS_BOOT_UT_BL_LOOP_END	eemcs/eemcs_boot.c	38;"	d	file:
EEMCS_BOOT_UT_BL_LOOP_START	eemcs/eemcs_boot.c	37;"	d	file:
EEMCS_BOOT_UT_CMD	eemcs/eemcs_boot.h	/^} EEMCS_BOOT_UT_CMD;$/;"	t	typeref:struct:EEMCS_BOOT_UT_CMD_st
EEMCS_BOOT_UT_CMD_TYPE	eemcs/eemcs_boot.h	/^} EEMCS_BOOT_UT_CMD_TYPE;$/;"	t	typeref:enum:EEMCS_BOOT_UT_CMD_TYPE_e
EEMCS_BOOT_UT_CMD_TYPE_e	eemcs/eemcs_boot.h	/^typedef enum EEMCS_BOOT_UT_CMD_TYPE_e {$/;"	g
EEMCS_BOOT_UT_CMD_st	eemcs/eemcs_boot.h	/^typedef struct EEMCS_BOOT_UT_CMD_st {$/;"	s
EEMCS_CCCI_CALLBACK	eemcs/eemcs_ccci.h	/^typedef KAL_INT32 (*EEMCS_CCCI_CALLBACK)(struct sk_buff *skb, KAL_UINT32 data);$/;"	t
EEMCS_CCCI_EXCEPTION_IND_CALLBACK	eemcs/eemcs_char.h	/^typedef void (*EEMCS_CCCI_EXCEPTION_IND_CALLBACK)(KAL_UINT32 msg_id);$/;"	t
EEMCS_CCCI_EXCEPTION_IND_CALLBACK	eemcs/eemcs_expt.h	/^typedef void (*EEMCS_CCCI_EXCEPTION_IND_CALLBACK)(KAL_UINT32 msg_id);$/;"	t
EEMCS_CCCI_EX_IND	eemcs/lte_df_main.h	/^typedef void (*EEMCS_CCCI_EX_IND)(KAL_UINT32 msgid);$/;"	t
EEMCS_CCCI_SWINT_CALLBACK	eemcs/eemcs_ccci.h	/^typedef KAL_INT32 (*EEMCS_CCCI_SWINT_CALLBACK)(KAL_UINT32 swint_status);$/;"	t
EEMCS_CCCI_WDT_CALLBACK	eemcs/eemcs_ccci.h	/^typedef KAL_INT32 (*EEMCS_CCCI_WDT_CALLBACK)(void);$/;"	t
EEMCS_CDEV_MAX_NUM	eemcs/eemcs_char.h	12;"	d
EEMCS_DEBUG	eemcs/eemcs_debug.h	10;"	d
EEMCS_DEV_MAJOR	eemcs/eemcs_char.h	10;"	d
EEMCS_DEV_NAME	eemcs/eemcs_char.h	11;"	d
EEMCS_DEV_NAME_LEN	eemcs/eemcs_char.h	13;"	d
EEMCS_EXCEPTION	eemcs/eemcs_state.h	/^    EEMCS_EXCEPTION,$/;"	e	enum:EEMCS_STATE_E
EEMCS_EXCEPTION_LOG_PATH	eemcs/eemcs_expt.c	1106;"	d	file:
EEMCS_EXCEPTION_LOG_TO_FILE	eemcs/eemcs_expt.c	1105;"	d	file:
EEMCS_EXCEPTION_RECORD	eemcs/eemcs_expt.h	/^} EEMCS_EXCEPTION_RECORD;$/;"	t	typeref:struct:EEMCS_EXCEPTION_RECORD_st
EEMCS_EXCEPTION_RECORD_st	eemcs/eemcs_expt.h	/^typedef struct EEMCS_EXCEPTION_RECORD_st {$/;"	s
EEMCS_EXCEPTION_SET	eemcs/eemcs_expt.h	/^} EEMCS_EXCEPTION_SET;$/;"	t	typeref:struct:EEMCS_EXCEPTION_SET_st
EEMCS_EXCEPTION_SET_st	eemcs/eemcs_expt.h	/^typedef struct EEMCS_EXCEPTION_SET_st {$/;"	s
EEMCS_EXCEPTION_STATE	eemcs/eemcs_expt.h	/^} EEMCS_EXCEPTION_STATE;$/;"	t	typeref:enum:EEMCS_EXCEPTION_STATE_e
EEMCS_EXCEPTION_STATE_e	eemcs/eemcs_expt.h	/^typedef enum EEMCS_EXCEPTION_STATE_e {$/;"	g
EEMCS_EXPT_UT_SET	eemcs/eemcs_expt_ut.h	/^} EEMCS_EXPT_UT_SET;$/;"	t	typeref:struct:EEMCS_EXPT_UT_st
EEMCS_EXPT_UT_st	eemcs/eemcs_expt_ut.h	/^typedef struct EEMCS_EXPT_UT_st {$/;"	s
EEMCS_EX_DHL_DL_RDY	eemcs/eemcs_expt.h	/^    EEMCS_EX_DHL_DL_RDY = 2,$/;"	e	enum:EEMCS_EXCEPTION_STATE_e
EEMCS_EX_INIT	eemcs/eemcs_expt.h	/^    EEMCS_EX_INIT       = 1,$/;"	e	enum:EEMCS_EXCEPTION_STATE_e
EEMCS_EX_INIT_DONE	eemcs/eemcs_expt.h	/^    EEMCS_EX_INIT_DONE  = 3,$/;"	e	enum:EEMCS_EXCEPTION_STATE_e
EEMCS_EX_INVALID	eemcs/eemcs_expt.h	/^    EEMCS_EX_INVALID    = -1,$/;"	e	enum:EEMCS_EXCEPTION_STATE_e
EEMCS_EX_MODE_LEN	eemcs/eemcs_sysfs.c	275;"	d	file:
EEMCS_EX_MODE_MASK	eemcs/eemcs_expt.h	15;"	d
EEMCS_EX_MSG_OK	eemcs/eemcs_expt.h	/^    EEMCS_EX_MSG_OK		= 4,$/;"	e	enum:EEMCS_EXCEPTION_STATE_e
EEMCS_EX_NONE	eemcs/eemcs_expt.h	/^    EEMCS_EX_NONE       = 0,$/;"	e	enum:EEMCS_EXCEPTION_STATE_e
EEMCS_EX_REC_MSG_OK	eemcs/eemcs_expt.h	/^    EEMCS_EX_REC_MSG_OK = 5,$/;"	e	enum:EEMCS_EXCEPTION_STATE_e
EEMCS_FS_BUFF_STATUS	eemcs/eemcs_fs_ut.c	/^} EEMCS_FS_BUFF_STATUS;$/;"	t	typeref:enum:EEMCS_FS_BUFF_STATUS_e	file:
EEMCS_FS_BUFF_STATUS_e	eemcs/eemcs_fs_ut.c	/^typedef enum EEMCS_FS_BUFF_STATUS_e {$/;"	g	file:
EEMCS_FS_TEST_CASE	eemcs/eemcs_fs_ut.c	/^} EEMCS_FS_TEST_CASE;$/;"	t	typeref:struct:EEMCS_FS_TEST_CASE_st	file:
EEMCS_FS_TEST_CASE_CNT	eemcs/eemcs_fs_ut.c	419;"	d	file:
EEMCS_FS_TEST_CASE_st	eemcs/eemcs_fs_ut.c	/^typedef struct EEMCS_FS_TEST_CASE_st {$/;"	s	file:
EEMCS_FS_TEST_DRIVE	eemcs/eemcs_fs_ut.c	/^} EEMCS_FS_TEST_DRIVE;$/;"	t	typeref:struct:EEMCS_FS_TEST_DRIVE_st	file:
EEMCS_FS_TEST_DRIVE_st	eemcs/eemcs_fs_ut.c	/^typedef struct EEMCS_FS_TEST_DRIVE_st {$/;"	s	file:
EEMCS_FS_TEST_DRV	eemcs/eemcs_fs_ut.c	/^} EEMCS_FS_TEST_DRV;$/;"	t	typeref:enum:EEMCS_FS_TEST_DRV_e	file:
EEMCS_FS_TEST_DRV_CNT	eemcs/eemcs_fs_ut.c	374;"	d	file:
EEMCS_FS_TEST_DRV_e	eemcs/eemcs_fs_ut.c	/^typedef enum EEMCS_FS_TEST_DRV_e {$/;"	g	file:
EEMCS_FS_TEST_FILE	eemcs/eemcs_fs_ut.c	/^} EEMCS_FS_TEST_FILE;$/;"	t	typeref:struct:EEMCS_FS_TEST_FILE_st	file:
EEMCS_FS_TEST_FILE_CNT	eemcs/eemcs_fs_ut.c	388;"	d	file:
EEMCS_FS_TEST_FILE_st	eemcs/eemcs_fs_ut.c	/^typedef struct EEMCS_FS_TEST_FILE_st {$/;"	s	file:
EEMCS_FS_UT_SET	eemcs/eemcs_fs_ut.c	/^} EEMCS_FS_UT_SET;$/;"	t	typeref:struct:EEMCS_FS_UT_SET_st	file:
EEMCS_FS_UT_SET_st	eemcs/eemcs_fs_ut.c	/^typedef struct EEMCS_FS_UT_SET_st {$/;"	s	file:
EEMCS_GATE	eemcs/eemcs_state.h	/^    EEMCS_GATE,$/;"	e	enum:EEMCS_STATE_E
EEMCS_INIT	eemcs/eemcs_state.h	/^    EEMCS_INIT,$/;"	e	enum:EEMCS_STATE_E
EEMCS_INVALID	eemcs/eemcs_state.h	/^    EEMCS_INVALID =0,$/;"	e	enum:EEMCS_STATE_E
EEMCS_IPCD_MAX_NUM	eemcs/eemcs_ipc.h	27;"	d
EEMCS_IPC_MAJOR	eemcs/eemcs_ipc.h	23;"	d
EEMCS_IPC_MINOR_BASE	eemcs/eemcs_ipc.h	24;"	d
EEMCS_IPC_MSG_ID_CODE	eemcs/eemcs_ipc.h	/^}EEMCS_IPC_MSG_ID_CODE;$/;"	t	typeref:enum:__anon309
EEMCS_IPC_MSG_ID_RANGE	eemcs/eemcs_ipc.h	/^}EEMCS_IPC_MSG_ID_RANGE;$/;"	t	typeref:enum:__anon308
EEMCS_IPC_NAME	eemcs/eemcs_ipc.h	26;"	d
EEMCS_IPC_NAME_LEN	eemcs/eemcs_ipc.h	28;"	d
EEMCS_IPC_PORT	eemcs/eemcs_ipc.h	25;"	d
EEMCS_IPC_STATE	eemcs/eemcs_ipc.h	/^}EEMCS_IPC_STATE;$/;"	t	typeref:enum:_EEMCS_IPC_STATE
EEMCS_MAILBOX	eemcs/eemcs_boot.h	/^} EEMCS_MAILBOX;$/;"	t	typeref:struct:EEMCS_MAILBOX_st
EEMCS_MAILBOX_st	eemcs/eemcs_boot.h	/^typedef struct EEMCS_MAILBOX_st {$/;"	s
EEMCS_MBXRD_TO	eemcs/eemcs_boot.c	27;"	d	file:
EEMCS_MOLY_HS_P1	eemcs/eemcs_state.h	/^    EEMCS_MOLY_HS_P1,$/;"	e	enum:EEMCS_STATE_E
EEMCS_MOLY_HS_P2	eemcs/eemcs_state.h	/^    EEMCS_MOLY_HS_P2,$/;"	e	enum:EEMCS_STATE_E
EEMCS_STATE	eemcs/eemcs_state.h	/^}EEMCS_STATE;$/;"	t	typeref:enum:EEMCS_STATE_E
EEMCS_STATE_CALLBACK_T	eemcs/eemcs_state.h	/^} EEMCS_STATE_CALLBACK_T;$/;"	t	typeref:struct:__anon284
EEMCS_STATE_E	eemcs/eemcs_state.h	/^typedef enum EEMCS_STATE_E {$/;"	g
EEMCS_STATE_MAX	eemcs/eemcs_state.h	/^    EEMCS_STATE_MAX,$/;"	e	enum:EEMCS_STATE_E
EEMCS_STATISTICS	eemcs/eemcs_statistics.h	/^}EEMCS_STATISTICS;$/;"	t	typeref:struct:__anon323
EEMCS_VERSION	eemcs/eemcs_init.c	19;"	d	file:
EEMCS_XBOOT	eemcs/eemcs_state.h	/^    EEMCS_XBOOT,$/;"	e	enum:EEMCS_STATE_E
EE_BUF_LEN	dual_ccci/include/ccci_cfg.h	26;"	d
EE_BUF_LEN	eccci/port_kernel.h	11;"	d
EE_BUF_LEN	eemcs/eemcs_expt.h	18;"	d
EE_FLAG_DISABLE_WDT	eccci/ccci_core.h	/^	EE_FLAG_DISABLE_WDT = (1<<1),$/;"	e	enum:__anon447
EE_FLAG_ENABLE_WDT	eccci/ccci_core.h	/^	EE_FLAG_ENABLE_WDT = (1<<0),$/;"	e	enum:__anon447
EE_HS1_TIMER	eemcs/eemcs_cfg.h	18;"	d
EE_HS2_TIMER	eemcs/eemcs_cfg.h	19;"	d
EE_INIT_TIMER	eemcs/eemcs_cfg.h	17;"	d
EE_TIMER_BASE	dual_ccci/include/ccci_cfg.h	28;"	d
EFUSEC_BASE	mach/mt6795/include/mach/mt_reg_base.h	98;"	d
EINTF_TRIGGER_FALLING	mach/mt6795/include/mach/eint.h	74;"	d
EINTF_TRIGGER_HIGH	mach/mt6795/include/mach/eint.h	75;"	d
EINTF_TRIGGER_LOW	mach/mt6795/include/mach/eint.h	76;"	d
EINTF_TRIGGER_RISING	mach/mt6795/include/mach/eint.h	73;"	d
EINT_AP_MAXNUMBER	mach/mt6795/include/mach/eint.h	66;"	d
EINT_CONF	mach/mt6795/eint.c	/^eint_conf EINT_CONF;$/;"	v
EINT_D0EN_DEFAULT	mach/mt6795/include/mach/eint.h	54;"	d
EINT_D0_EN_BASE	mach/mt6795/include/mach/eint.h	21;"	d
EINT_D1EN_DEFAULT	mach/mt6795/include/mach/eint.h	55;"	d
EINT_D1_EN_BASE	mach/mt6795/include/mach/eint.h	22;"	d
EINT_D2EN_DEFAULT	mach/mt6795/include/mach/eint.h	56;"	d
EINT_D2_EN_BASE	mach/mt6795/include/mach/eint.h	23;"	d
EINT_DBNC	mach/mt6795/include/mach/eint.h	42;"	d
EINT_DBNC_0_MS	mach/mt6795/include/mach/eint.h	41;"	d
EINT_DBNC_BASE	mach/mt6795/include/mach/eint.h	24;"	d
EINT_DBNC_CLR_BASE	mach/mt6795/include/mach/eint.h	26;"	d
EINT_DBNC_CLR_DBNC_BITS	mach/mt6795/include/mach/eint.h	35;"	d
EINT_DBNC_CLR_EN	mach/mt6795/include/mach/eint.h	44;"	d
EINT_DBNC_CLR_EN_BITS	mach/mt6795/include/mach/eint.h	37;"	d
EINT_DBNC_DEFAULT	mach/mt6795/include/mach/eint.h	57;"	d
EINT_DBNC_EN_BIT	mach/mt6795/include/mach/eint.h	39;"	d
EINT_DBNC_RST_BIT	mach/mt6795/include/mach/eint.h	40;"	d
EINT_DBNC_SET_BASE	mach/mt6795/include/mach/eint.h	25;"	d
EINT_DBNC_SET_DBNC_BITS	mach/mt6795/include/mach/eint.h	34;"	d
EINT_DBNC_SET_EN	mach/mt6795/include/mach/eint.h	43;"	d
EINT_DBNC_SET_EN_BITS	mach/mt6795/include/mach/eint.h	36;"	d
EINT_DBNC_SET_RST_BITS	mach/mt6795/include/mach/eint.h	38;"	d
EINT_DEBUG	mach/mt6795/eint.c	27;"	d	file:
EINT_EDGE_test	mach/mt6795/eint.c	/^static int EINT_EDGE_test(void)$/;"	f	file:
EINT_EEVT_BASE	mach/mt6795/include/mach/eint.h	31;"	d
EINT_EEVT_DEFAULT	mach/mt6795/include/mach/eint.h	47;"	d
EINT_EMUL_BASE	mach/mt6795/include/mach/eint.h	33;"	d
EINT_FUNC	mach/mt6795/eint.c	/^static eint_func EINT_FUNC;$/;"	v	file:
EINT_GPIO	mach/mt6795/include/mach/eint.h	79;"	d
EINT_HEADER	mach/mt6795/include/mach/eint.h	/^struct EINT_HEADER{$/;"	s
EINT_INTACK_BASE	mach/mt6795/include/mach/eint.h	8;"	d
EINT_INTACK_DEFAULT	mach/mt6795/include/mach/eint.h	46;"	d
EINT_IRQ	mach/mt6795/eint.c	/^static const unsigned int EINT_IRQ = EINT_IRQ_BIT0_ID;$/;"	v	file:
EINT_IRQ	mach/mt6795/include/mach/eint.h	77;"	d
EINT_IRQ_DE_IN	mach/mt6795/include/mach/reg_accdet.h	96;"	d
EINT_IRQ_DE_OUT	mach/mt6795/include/mach/reg_accdet.h	95;"	d
EINT_IRQ_POL_HIGH	mach/mt6795/include/mach/reg_accdet.h	97;"	d
EINT_IRQ_POL_LOW	mach/mt6795/include/mach/reg_accdet.h	98;"	d
EINT_IRQ_STATUS_BIT	mach/mt6795/include/mach/reg_accdet.h	93;"	d
EINT_LEVEL_test	mach/mt6795/eint.c	/^int EINT_LEVEL_test(void)$/;"	f
EINT_MASK_BASE	mach/mt6795/include/mach/eint.h	9;"	d
EINT_MASK_CLR_BASE	mach/mt6795/include/mach/eint.h	11;"	d
EINT_MASK_CLR_DEFAULT	mach/mt6795/include/mach/eint.h	50;"	d
EINT_MASK_DEFAULT	mach/mt6795/include/mach/eint.h	48;"	d
EINT_MASK_SET_BASE	mach/mt6795/include/mach/eint.h	10;"	d
EINT_MASK_SET_DEFAULT	mach/mt6795/include/mach/eint.h	49;"	d
EINT_MAX_CHANNEL	mach/mt6795/include/mach/eint.h	67;"	d
EINT_POL_BASE	mach/mt6795/include/mach/eint.h	18;"	d
EINT_POL_CLR_BASE	mach/mt6795/include/mach/eint.h	20;"	d
EINT_POL_SET_BASE	mach/mt6795/include/mach/eint.h	19;"	d
EINT_RAW_STA_BASE	mach/mt6795/include/mach/eint.h	32;"	d
EINT_SENS_BASE	mach/mt6795/include/mach/eint.h	12;"	d
EINT_SENS_CLR_BASE	mach/mt6795/include/mach/eint.h	14;"	d
EINT_SENS_CLR_DEFAULT	mach/mt6795/include/mach/eint.h	53;"	d
EINT_SENS_DEFAULT	mach/mt6795/include/mach/eint.h	51;"	d
EINT_SENS_SET_BASE	mach/mt6795/include/mach/eint.h	13;"	d
EINT_SENS_SET_DEFAULT	mach/mt6795/include/mach/eint.h	52;"	d
EINT_SOFT_BASE	mach/mt6795/include/mach/eint.h	15;"	d
EINT_SOFT_CLR_BASE	mach/mt6795/include/mach/eint.h	17;"	d
EINT_SOFT_SET_BASE	mach/mt6795/include/mach/eint.h	16;"	d
EINT_STA_BASE	mach/mt6795/include/mach/eint.h	7;"	d
EINT_STA_DEFAULT	mach/mt6795/include/mach/eint.h	45;"	d
EINT_Test_show	mach/mt6795/eint.c	/^static ssize_t EINT_Test_show(struct device_driver *driver, char *buf)$/;"	f	file:
EINT_Test_store	mach/mt6795/eint.c	/^static ssize_t EINT_Test_store(struct device_driver *driver, const char *buf,size_t count)$/;"	f	file:
EINT_hw_debunce_test	mach/mt6795/eint.c	/^int EINT_hw_debunce_test(void)$/;"	f
EINT_suspend_lock	mach/mt6795/eint.c	/^struct wake_lock EINT_suspend_lock;$/;"	v	typeref:struct:wake_lock
EINT_sw_debounce_test	mach/mt6795/eint.c	/^int EINT_sw_debounce_test(void)$/;"	f
EINT_waiting	mach/mt6795/eint.c	/^int EINT_waiting;$/;"	v
EINT_wq	mach/mt6795/eint.c	/^struct workqueue_struct *EINT_wq;$/;"	v	typeref:struct:workqueue_struct
EISMETA_RINGSIZE	mach/mt6795/camera_isp.c	554;"	d	file:
ELF_CORE_EFLAGS	aee/mrdump/mrdump_mini.c	68;"	d	file:
ELM_status	eccci/ccci_core.h	/^	u8 ELM_status; $/;"	m	struct:_ex_environment_info_t
EMCS_ERROR_BUSY	eemcs/eemcs_char.h	77;"	d
EMCS_ERROR_BUSY	eemcs/eemcs_rpc.h	139;"	d
EMCS_ERROR_BUSY	eemcs/eemcs_sysmsg.h	57;"	d
EMCS_ERROR_NODEV	eemcs/eemcs_char.h	78;"	d
EMCS_ERROR_NODEV	eemcs/eemcs_rpc.h	140;"	d
EMCS_ERROR_NODEV	eemcs/eemcs_sysmsg.h	58;"	d
EMCS_ERR_BT_STATUS	eemcs/eemcs_char.h	65;"	d
EMCS_ERR_BT_STATUS	eemcs/eemcs_rpc.h	127;"	d
EMCS_ERR_BT_STATUS	eemcs/eemcs_sysmsg.h	45;"	d
EMCS_ERR_CMDCRC	eemcs/eemcs_char.h	66;"	d
EMCS_ERR_CMDCRC	eemcs/eemcs_rpc.h	128;"	d
EMCS_ERR_CMDCRC	eemcs/eemcs_sysmsg.h	46;"	d
EMCS_ERR_GET_OWNER	eemcs/eemcs_char.h	71;"	d
EMCS_ERR_GET_OWNER	eemcs/eemcs_rpc.h	133;"	d
EMCS_ERR_GET_OWNER	eemcs/eemcs_sysmsg.h	51;"	d
EMCS_ERR_INVALID_PARA	eemcs/eemcs_char.h	70;"	d
EMCS_ERR_INVALID_PARA	eemcs/eemcs_rpc.h	132;"	d
EMCS_ERR_INVALID_PARA	eemcs/eemcs_sysmsg.h	50;"	d
EMCS_ERR_INVAL_PARA	eemcs/eemcs_char.h	74;"	d
EMCS_ERR_INVAL_PARA	eemcs/eemcs_rpc.h	136;"	d
EMCS_ERR_INVAL_PARA	eemcs/eemcs_sysmsg.h	54;"	d
EMCS_ERR_LOAD_BIN	eemcs/eemcs_char.h	67;"	d
EMCS_ERR_LOAD_BIN	eemcs/eemcs_rpc.h	129;"	d
EMCS_ERR_LOAD_BIN	eemcs/eemcs_sysmsg.h	47;"	d
EMCS_ERR_MSG_OVERFLOW	eemcs/eemcs_char.h	68;"	d
EMCS_ERR_MSG_OVERFLOW	eemcs/eemcs_rpc.h	130;"	d
EMCS_ERR_MSG_OVERFLOW	eemcs/eemcs_sysmsg.h	48;"	d
EMCS_ERR_NOINIT	eemcs/eemcs_char.h	73;"	d
EMCS_ERR_NOINIT	eemcs/eemcs_rpc.h	135;"	d
EMCS_ERR_NOINIT	eemcs/eemcs_sysmsg.h	53;"	d
EMCS_ERR_NOMEM	eemcs/eemcs_char.h	72;"	d
EMCS_ERR_NOMEM	eemcs/eemcs_rpc.h	134;"	d
EMCS_ERR_NOMEM	eemcs/eemcs_sysmsg.h	52;"	d
EMCS_ERR_NONE	eemcs/eemcs_char.h	63;"	d
EMCS_ERR_NONE	eemcs/eemcs_rpc.h	125;"	d
EMCS_ERR_NONE	eemcs/eemcs_sysmsg.h	43;"	d
EMCS_ERR_PKT_OVERFLOW	eemcs/eemcs_char.h	69;"	d
EMCS_ERR_PKT_OVERFLOW	eemcs/eemcs_rpc.h	131;"	d
EMCS_ERR_PKT_OVERFLOW	eemcs/eemcs_sysmsg.h	49;"	d
EMCS_ERR_RESET_MD	eemcs/eemcs_char.h	79;"	d
EMCS_ERR_RX_FAIL	eemcs/eemcs_char.h	76;"	d
EMCS_ERR_RX_FAIL	eemcs/eemcs_rpc.h	138;"	d
EMCS_ERR_RX_FAIL	eemcs/eemcs_sysmsg.h	56;"	d
EMCS_ERR_TIMEOUT	eemcs/eemcs_char.h	64;"	d
EMCS_ERR_TIMEOUT	eemcs/eemcs_rpc.h	126;"	d
EMCS_ERR_TIMEOUT	eemcs/eemcs_sysmsg.h	44;"	d
EMCS_ERR_TX_FAIL	eemcs/eemcs_char.h	75;"	d
EMCS_ERR_TX_FAIL	eemcs/eemcs_rpc.h	137;"	d
EMCS_ERR_TX_FAIL	eemcs/eemcs_sysmsg.h	55;"	d
EMI_ARBA	mach/mt6795/include/mach/emi_bwl.h	18;"	d
EMI_ARBA	mach/mt6795/include/mach/mt_emi_bm.h	5;"	d
EMI_ARBA	mach/mt6795/include/mach/mt_emi_bwl.h	13;"	d
EMI_ARBB	mach/mt6795/include/mach/emi_bwl.h	19;"	d
EMI_ARBB	mach/mt6795/include/mach/mt_emi_bm.h	6;"	d
EMI_ARBB	mach/mt6795/include/mach/mt_emi_bwl.h	14;"	d
EMI_ARBC	mach/mt6795/include/mach/emi_bwl.h	20;"	d
EMI_ARBC	mach/mt6795/include/mach/mt_emi_bm.h	7;"	d
EMI_ARBC	mach/mt6795/include/mach/mt_emi_bwl.h	15;"	d
EMI_ARBD	mach/mt6795/include/mach/emi_bwl.h	21;"	d
EMI_ARBD	mach/mt6795/include/mach/mt_emi_bm.h	8;"	d
EMI_ARBD	mach/mt6795/include/mach/mt_emi_bwl.h	16;"	d
EMI_ARBE	mach/mt6795/include/mach/emi_bwl.h	22;"	d
EMI_ARBE	mach/mt6795/include/mach/mt_emi_bm.h	9;"	d
EMI_ARBE	mach/mt6795/include/mach/mt_emi_bwl.h	17;"	d
EMI_ARBF	mach/mt6795/include/mach/emi_bwl.h	23;"	d
EMI_ARBF	mach/mt6795/include/mach/mt_emi_bm.h	10;"	d
EMI_ARBF	mach/mt6795/include/mach/mt_emi_bwl.h	18;"	d
EMI_ARBG	mach/mt6795/include/mach/emi_bwl.h	24;"	d
EMI_ARBG	mach/mt6795/include/mach/mt_emi_bm.h	11;"	d
EMI_ARBG	mach/mt6795/include/mach/mt_emi_bwl.h	19;"	d
EMI_ARBH	mach/mt6795/include/mach/emi_bwl.h	25;"	d
EMI_ARBH	mach/mt6795/include/mach/mt_emi_bm.h	12;"	d
EMI_ARBI	mach/mt6795/include/mach/emi_bwl.h	26;"	d
EMI_ARBI	mach/mt6795/include/mach/mt_emi_bwl.h	20;"	d
EMI_ARBI_2ND	mach/mt6795/include/mach/emi_bwl.h	27;"	d
EMI_ARBJ	mach/mt6795/include/mach/emi_bwl.h	28;"	d
EMI_ARBJ	mach/mt6795/include/mach/mt_emi_bwl.h	21;"	d
EMI_ARBJ_2ND	mach/mt6795/include/mach/emi_bwl.h	29;"	d
EMI_ARBK	mach/mt6795/include/mach/emi_bwl.h	30;"	d
EMI_ARBK	mach/mt6795/include/mach/mt_emi_bwl.h	22;"	d
EMI_ARBK_2ND	mach/mt6795/include/mach/emi_bwl.h	31;"	d
EMI_BACT	mach/mt6795/include/mach/mt_emi_bm.h	19;"	d
EMI_BASE	mach/mt6795/include/mach/mt_reg_base.h	89;"	d
EMI_BASE_ADDR	mach/mt6795/mt_emi_bm.c	/^static void __iomem *EMI_BASE_ADDR = NULL;$/;"	v	file:
EMI_BCNT	mach/mt6795/include/mach/mt_emi_bm.h	14;"	d
EMI_BMEN	mach/mt6795/include/mach/mt_emi_bm.h	13;"	d
EMI_BMEN1	mach/mt6795/include/mach/mt_emi_bm.h	37;"	d
EMI_BMEN2	mach/mt6795/include/mach/mt_emi_bm.h	38;"	d
EMI_BMID0	mach/mt6795/include/mach/mt_emi_bm.h	36;"	d
EMI_BSCT	mach/mt6795/include/mach/mt_emi_bm.h	20;"	d
EMI_CHKER	mach/mt6795/include/mach/emi_mpu.h	29;"	d
EMI_CHKER_ADR	mach/mt6795/include/mach/emi_mpu.h	31;"	d
EMI_CHKER_TYPE	mach/mt6795/include/mach/emi_mpu.h	30;"	d
EMI_CONA	mach/mt6795/include/mach/emi_bwl.h	8;"	d
EMI_CONA	mach/mt6795/include/mach/emi_mpu.h	33;"	d
EMI_CONA	mach/mt6795/include/mach/mt_emi_bwl.h	8;"	d
EMI_CONB	mach/mt6795/include/mach/emi_bwl.h	9;"	d
EMI_CONB	mach/mt6795/include/mach/mt_emi_bwl.h	9;"	d
EMI_CONC	mach/mt6795/include/mach/emi_bwl.h	10;"	d
EMI_CONC	mach/mt6795/include/mach/mt_emi_bwl.h	10;"	d
EMI_COND	mach/mt6795/include/mach/emi_bwl.h	11;"	d
EMI_COND	mach/mt6795/include/mach/mt_emi_bwl.h	11;"	d
EMI_CONE	mach/mt6795/include/mach/emi_bwl.h	12;"	d
EMI_CONE	mach/mt6795/include/mach/mt_emi_bwl.h	12;"	d
EMI_CONF	mach/mt6795/include/mach/emi_bwl.h	13;"	d
EMI_CONG	mach/mt6795/include/mach/emi_bwl.h	14;"	d
EMI_CONH	mach/mt6795/include/mach/emi_bwl.h	15;"	d
EMI_CONH	mach/mt6795/include/mach/emi_mpu.h	34;"	d
EMI_CONM	mach/mt6795/include/mach/mt_dcm.h	194;"	d
EMI_CONM	mach/mt6795/include/mach/mt_dcm.h	196;"	d
EMI_CONM	mach/mt6795/include/mach/mt_dcm.h	357;"	d
EMI_CONM	mach/mt6795/include/mach/mt_dcm.h	359;"	d
EMI_CONM	mach/mt6795/include/mach/mt_emi_bm.h	4;"	d
EMI_DCM	mach/mt6795/include/mach/mt_dcm.h	437;"	d
EMI_IDLE_STATE_REG	eccci/mt6795/modem_reg_base.h	26;"	d
EMI_MD_IDLE_MASK	eccci/mt6795/modem_reg_base.h	27;"	d
EMI_MPUA	mach/mt6795/include/mach/emi_mpu.h	4;"	d
EMI_MPUA	mach/mt6795/include/mach/mt_emi_mpu.h	5;"	d
EMI_MPUB	mach/mt6795/include/mach/emi_mpu.h	5;"	d
EMI_MPUB	mach/mt6795/include/mach/mt_emi_mpu.h	6;"	d
EMI_MPUC	mach/mt6795/include/mach/emi_mpu.h	6;"	d
EMI_MPUC	mach/mt6795/include/mach/mt_emi_mpu.h	7;"	d
EMI_MPUD	mach/mt6795/include/mach/emi_mpu.h	7;"	d
EMI_MPUD	mach/mt6795/include/mach/mt_emi_mpu.h	8;"	d
EMI_MPUE	mach/mt6795/include/mach/emi_mpu.h	8;"	d
EMI_MPUE	mach/mt6795/include/mach/mt_emi_mpu.h	9;"	d
EMI_MPUF	mach/mt6795/include/mach/emi_mpu.h	9;"	d
EMI_MPUF	mach/mt6795/include/mach/mt_emi_mpu.h	10;"	d
EMI_MPUG	mach/mt6795/include/mach/emi_mpu.h	10;"	d
EMI_MPUG	mach/mt6795/include/mach/mt_emi_mpu.h	11;"	d
EMI_MPUH	mach/mt6795/include/mach/emi_mpu.h	11;"	d
EMI_MPUH	mach/mt6795/include/mach/mt_emi_mpu.h	12;"	d
EMI_MPUI	mach/mt6795/include/mach/emi_mpu.h	12;"	d
EMI_MPUI	mach/mt6795/include/mach/mt_emi_mpu.h	14;"	d
EMI_MPUJ	mach/mt6795/include/mach/emi_mpu.h	13;"	d
EMI_MPUJ	mach/mt6795/include/mach/mt_emi_mpu.h	15;"	d
EMI_MPUK	mach/mt6795/include/mach/emi_mpu.h	14;"	d
EMI_MPUK	mach/mt6795/include/mach/mt_emi_mpu.h	16;"	d
EMI_MPUL	mach/mt6795/include/mach/emi_mpu.h	15;"	d
EMI_MPUL	mach/mt6795/include/mach/mt_emi_mpu.h	17;"	d
EMI_MPUM	mach/mt6795/include/mach/emi_mpu.h	16;"	d
EMI_MPUM	mach/mt6795/include/mach/mt_emi_mpu.h	18;"	d
EMI_MPUN	mach/mt6795/include/mach/emi_mpu.h	17;"	d
EMI_MPUN	mach/mt6795/include/mach/mt_emi_mpu.h	19;"	d
EMI_MPUO	mach/mt6795/include/mach/emi_mpu.h	18;"	d
EMI_MPUO	mach/mt6795/include/mach/mt_emi_mpu.h	20;"	d
EMI_MPUP	mach/mt6795/include/mach/emi_mpu.h	19;"	d
EMI_MPUP	mach/mt6795/include/mach/mt_emi_mpu.h	21;"	d
EMI_MPUQ	mach/mt6795/include/mach/emi_mpu.h	20;"	d
EMI_MPUQ	mach/mt6795/include/mach/mt_emi_mpu.h	22;"	d
EMI_MPUR	mach/mt6795/include/mach/emi_mpu.h	21;"	d
EMI_MPUR	mach/mt6795/include/mach/mt_emi_mpu.h	23;"	d
EMI_MPUS	mach/mt6795/include/mach/emi_mpu.h	22;"	d
EMI_MPUS	mach/mt6795/include/mach/mt_emi_mpu.h	24;"	d
EMI_MPUT	mach/mt6795/include/mach/emi_mpu.h	23;"	d
EMI_MPUT	mach/mt6795/include/mach/mt_emi_mpu.h	25;"	d
EMI_MPUU	mach/mt6795/include/mach/emi_mpu.h	24;"	d
EMI_MPUY	mach/mt6795/include/mach/emi_mpu.h	25;"	d
EMI_MPU_ALIGNMENT	mach/mt6795/include/mach/emi_mpu.h	52;"	d
EMI_MPU_ALIGNMENT	mach/mt6795/include/mach/mt_emi_mpu.h	47;"	d
EMI_MSEL	mach/mt6795/include/mach/mt_emi_bm.h	21;"	d
EMI_MSEL10	mach/mt6795/include/mach/mt_emi_bm.h	35;"	d
EMI_MSEL2	mach/mt6795/include/mach/mt_emi_bm.h	27;"	d
EMI_MSEL3	mach/mt6795/include/mach/mt_emi_bm.h	28;"	d
EMI_MSEL4	mach/mt6795/include/mach/mt_emi_bm.h	29;"	d
EMI_MSEL5	mach/mt6795/include/mach/mt_emi_bm.h	30;"	d
EMI_MSEL6	mach/mt6795/include/mach/mt_emi_bm.h	31;"	d
EMI_MSEL7	mach/mt6795/include/mach/mt_emi_bm.h	32;"	d
EMI_MSEL8	mach/mt6795/include/mach/mt_emi_bm.h	33;"	d
EMI_MSEL9	mach/mt6795/include/mach/mt_emi_bm.h	34;"	d
EMI_SLCT	mach/mt6795/include/mach/emi_bwl.h	32;"	d
EMI_SLCT	mach/mt6795/include/mach/mt_emi_bwl.h	23;"	d
EMI_TACT	mach/mt6795/include/mach/mt_emi_bm.h	15;"	d
EMI_TESTB	mach/mt6795/include/mach/emi_bwl.h	16;"	d
EMI_TESTD	mach/mt6795/include/mach/emi_bwl.h	17;"	d
EMI_TSCT	mach/mt6795/include/mach/mt_emi_bm.h	16;"	d
EMI_TSCT2	mach/mt6795/include/mach/mt_emi_bm.h	22;"	d
EMI_TSCT3	mach/mt6795/include/mach/mt_emi_bm.h	23;"	d
EMI_TTYPE1	mach/mt6795/include/mach/mt_emi_bm.h	39;"	d
EMI_TTYPE10	mach/mt6795/include/mach/mt_emi_bm.h	47;"	d
EMI_TTYPE11	mach/mt6795/include/mach/mt_emi_bm.h	48;"	d
EMI_TTYPE12	mach/mt6795/include/mach/mt_emi_bm.h	49;"	d
EMI_TTYPE13	mach/mt6795/include/mach/mt_emi_bm.h	50;"	d
EMI_TTYPE14	mach/mt6795/include/mach/mt_emi_bm.h	51;"	d
EMI_TTYPE15	mach/mt6795/include/mach/mt_emi_bm.h	52;"	d
EMI_TTYPE16	mach/mt6795/include/mach/mt_emi_bm.h	53;"	d
EMI_TTYPE2	mach/mt6795/include/mach/mt_emi_bm.h	40;"	d
EMI_TTYPE3	mach/mt6795/include/mach/mt_emi_bm.h	41;"	d
EMI_TTYPE4	mach/mt6795/include/mach/mt_emi_bm.h	42;"	d
EMI_TTYPE5	mach/mt6795/include/mach/mt_emi_bm.h	43;"	d
EMI_TTYPE6	mach/mt6795/include/mach/mt_emi_bm.h	44;"	d
EMI_TTYPE7	mach/mt6795/include/mach/mt_emi_bm.h	45;"	d
EMI_TTYPE9	mach/mt6795/include/mach/mt_emi_bm.h	46;"	d
EMI_WACT	mach/mt6795/include/mach/mt_emi_bm.h	17;"	d
EMI_WP_ADR	mach/mt6795/include/mach/emi_mpu.h	27;"	d
EMI_WP_AXI_ID	mach/mt6795/include/mach/emi_mpu.h	105;"	d
EMI_WP_CTRL	mach/mt6795/include/mach/emi_mpu.h	28;"	d
EMI_WP_ENABLE_SHIFT	mach/mt6795/include/mach/emi_mpu.h	114;"	d
EMI_WP_INT_SHIFT	mach/mt6795/include/mach/emi_mpu.h	113;"	d
EMI_WP_RANGE	mach/mt6795/include/mach/emi_mpu.h	104;"	d
EMI_WP_RW_DISABLE	mach/mt6795/include/mach/emi_mpu.h	107;"	d
EMI_WP_RW_DISABLE_SHIFT	mach/mt6795/include/mach/emi_mpu.h	111;"	d
EMI_WP_RW_MONITOR	mach/mt6795/include/mach/emi_mpu.h	106;"	d
EMI_WP_RW_MONITOR_SHIFT	mach/mt6795/include/mach/emi_mpu.h	110;"	d
EMI_WP_SLVERR_SHIFT	mach/mt6795/include/mach/emi_mpu.h	112;"	d
EMI_WP_VIO_CLR_SHIFT	mach/mt6795/include/mach/emi_mpu.h	115;"	d
EMI_WSCT	mach/mt6795/include/mach/mt_emi_bm.h	18;"	d
EMI_WSCT2	mach/mt6795/include/mach/mt_emi_bm.h	24;"	d
EMI_WSCT3	mach/mt6795/include/mach/mt_emi_bm.h	25;"	d
EMI_WSCT4	mach/mt6795/include/mach/mt_emi_bm.h	26;"	d
EMMC_BLOCK_SIZE	aee/ipanic/ipanic_emmc.c	7;"	d	file:
EMMC_EXPDB_PART_SIZE	aee/ipanic/ipanic_emmc.c	8;"	d	file:
ENABLE_AEE_MD_EE	eemcs/eemcs_cfg.h	11;"	d
ENABLE_ALL_RX_LOG	dual_ccci/include/ccci_common.h	64;"	d
ENABLE_CON_SCE	mach/mt6795/include/mach/emi_bwl.h	/^    ENABLE_CON_SCE = 0,$/;"	e	enum:__anon149
ENABLE_CON_SCE	mach/mt6795/include/mach/mt_emi_bwl.h	/^    ENABLE_CON_SCE = 0,$/;"	e	enum:__anon159
ENABLE_DEBUG	uart/mt6795/platform_uart.h	9;"	d
ENABLE_DRAM_API	mach/mt6795/include/mach/ccci_config.h	28;"	d
ENABLE_EMI_PROTECTION	mach/mt6795/include/mach/ccci_config.h	27;"	d
ENABLE_FRACTIONAL	uart/mt6795/platform_uart.h	13;"	d
ENABLE_MD_TYPE_CHECK	eemcs/eemcs_boot.c	386;"	d	file:
ENABLE_MD_WDT_PROCESS	eemcs/eemcs_cfg.h	12;"	d
ENABLE_MEM_REMAP_HW	mach/mt6795/include/mach/ccci_config.h	29;"	d
ENABLE_MEM_SIZE_CHECK	mach/mt6795/include/mach/ccci_config.h	30;"	d
ENABLE_SYSFS	uart/mt6795/platform_uart.h	14;"	d
ENABLE_UART_SLEEP	uart/mt6795/platform_uart.h	17;"	d
ENABLE_VFIFO	uart/mt6795/platform_uart.h	10;"	d
ENABLE_VFIFO_DEBUG	uart/mt6795/platform_uart.h	20;"	d
ENCODE_MAGIC	masp/asf/core/sec_key_util.c	12;"	d	file:
ENC_CNFG_META6	mach/mt6795/include/mach/mtk_nand.h	274;"	d
ENC_CNFG_META8	mach/mt6795/include/mach/mtk_nand.h	275;"	d
ENC_CNFG_MODE_MASK	mach/mt6795/include/mach/mtk_nand.h	272;"	d
ENC_CNFG_MSG_MASK	mach/mt6795/include/mach/mtk_nand.h	277;"	d
ENC_CNFG_MSG_SHIFT	mach/mt6795/include/mach/mtk_nand.h	278;"	d
ENC_CNFG_NFI	mach/mt6795/include/mach/mtk_nand.h	271;"	d
ENC_DE	mach/mt6795/include/mach/mtk_nand.h	261;"	d
ENC_EN	mach/mt6795/include/mach/mtk_nand.h	260;"	d
ENC_IDLE	mach/mt6795/include/mach/mtk_nand.h	281;"	d
ENC_IRQEN	mach/mt6795/include/mach/mtk_nand.h	289;"	d
ENC_IRQSTA	mach/mt6795/include/mach/mtk_nand.h	292;"	d
END_OF_BOOT_PORT	eemcs/eemcs_ccci.h	/^    END_OF_BOOT_PORT,$/;"	e	enum:CCCI_PORT
END_OF_CCCI_CDEV	eemcs/eemcs_ccci.h	/^    END_OF_CCCI_CDEV = END_OF_NORMAL_PORT,$/;"	e	enum:CCCI_PORT
END_OF_CCMNI	eemcs/eemcs_ccci.h	/^    END_OF_CCMNI,$/;"	e	enum:CCCI_PORT
END_OF_MD_STATE	eemcs/eemcs_boot.h	/^    END_OF_MD_STATE,$/;"	e	enum:EEMCS_BOOT_STATE_e
END_OF_NORMAL_PORT	eemcs/eemcs_ccci.h	/^    END_OF_NORMAL_PORT,$/;"	e	enum:CCCI_PORT
END_OF_TRA_TYPE	eemcs/eemcs_boot_trace.h	/^    END_OF_TRA_TYPE,$/;"	e	enum:EEMCS_BOOT_TRACE_TYPE_e
ENTER_FUNC	mach/mt6795/mt_golden_setting.c	116;"	d	file:
ENTER_FUNC	mach/mt6795/mt_golden_setting.c	119;"	d	file:
ENUM_DBG_MODULE_T	eemcs/eemcs_debug.h	/^} ENUM_DBG_MODULE_T;$/;"	t	typeref:enum:_ENUM_DBG_MODULE_T
ENV_MAGIC	mach/mt6795/include/mach/env.h	17;"	d
ENV_PART	mach/mt6795/include/mach/env.h	8;"	d
ENV_READ	mach/mt6795/include/mach/env.h	18;"	d
ENV_WRITE	mach/mt6795/include/mach/env.h	19;"	d
EN_AHLT_DEBUG	mach/mt6795/include/mach/mt_cpuxgpt.h	46;"	d
EN_AHLT_DEBUG	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	29;"	d
EN_CON_SCE_STR	mach/mt6795/include/mach/emi_bwl.h	84;"	d
EN_CON_SCE_STR	mach/mt6795/include/mach/mt_emi_bwl.h	45;"	d
EN_CPUXGPT	mach/mt6795/include/mach/mt_cpuxgpt.h	45;"	d
EN_CPUXGPT	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	28;"	d
EN_CPU_INPUT_BOOST	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	35;"	d
EN_CPU_RUSH_BOOST	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	38;"	d
EN_HPS_LOG	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	42;"	d
EN_ISR_LOG	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	43;"	d
EN_ISR_LOG	mach/mt6795/mt_ptp.c	2322;"	d	file:
EN_ISR_LOG	mach/mt6795/mt_ptp_64.c	2418;"	d	file:
EN_MPU_STR	mach/mt6795/include/mach/emi_mpu.h	44;"	d
EN_MPU_STR	mach/mt6795/include/mach/mt_emi_mpu.h	38;"	d
EN_PTP_OD	mach/mt6795/include/mach/mt_ptp.h	13;"	d
EN_WP_STR	mach/mt6795/include/mach/emi_mpu.h	47;"	d
EP	mach/mt6795/mt_cpuidle.c	194;"	d	file:
EP	mach/mt6795/mt_cpuidle64.c	225;"	d	file:
EPS	mach/mt6795/mt_ptp.c	/^	unsigned int EPS: 1;$/;"	m	struct:ptp_devinfo	file:
EPS	mach/mt6795/mt_ptp_64.c	/^	unsigned int EPS: 1;$/;"	m	struct:ptp_devinfo	file:
EP_IGNORE	mach/mt6795/mt_cpuidle.c	196;"	d	file:
EP_IGNORE	mach/mt6795/mt_cpuidle.c	199;"	d	file:
EP_IGNORE	mach/mt6795/mt_cpuidle64.c	227;"	d	file:
EP_IGNORE	mach/mt6795/mt_cpuidle64.c	230;"	d	file:
EP_ONLY	mach/mt6795/mt_cpuidle.c	197;"	d	file:
EP_ONLY	mach/mt6795/mt_cpuidle.c	200;"	d	file:
EP_ONLY	mach/mt6795/mt_cpuidle64.c	228;"	d	file:
EP_ONLY	mach/mt6795/mt_cpuidle64.c	231;"	d	file:
EQ	mach/mt6795/include/mach/mt_typedefs.h	82;"	d
ERASE_CADD_NOB_MASK	mach/mt6795/include/mach/mtk_nand.h	210;"	d
ERASE_CADD_NOB_SHIFT	mach/mt6795/include/mach/mtk_nand.h	211;"	d
ERASE_RADD_NOB_MASK	mach/mt6795/include/mach/mtk_nand.h	208;"	d
ERASE_RADD_NOB_SHIFT	mach/mt6795/include/mach/mtk_nand.h	209;"	d
ERROR	eccci/ccci_core.h	/^	ERROR,$/;"	e	enum:__anon443
ERROR	mach/mt6795/include/mach/md32_ipi.h	/^    ERROR =-1,$/;"	e	enum:ipi_status
ERROR_FILE_READ	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	299;"	d
ERROR_FILE_READ	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	436;"	d
ERROR_FILE_READ	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	299;"	d
ERROR_FILE_READ	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	436;"	d
ERROR_FILE_TYPE	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	300;"	d
ERROR_FILE_TYPE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	437;"	d
ERROR_FILE_TYPE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	300;"	d
ERROR_FILE_TYPE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	437;"	d
ERROR_GPIO_REQUEST	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	301;"	d
ERROR_GPIO_REQUEST	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	438;"	d
ERROR_GPIO_REQUEST	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	301;"	d
ERROR_GPIO_REQUEST	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	438;"	d
ERROR_I2C_TRANSFER	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	302;"	d
ERROR_I2C_TRANSFER	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	439;"	d
ERROR_I2C_TRANSFER	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	302;"	d
ERROR_I2C_TRANSFER	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	439;"	d
ERROR_NO_FILE	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	298;"	d
ERROR_NO_FILE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	435;"	d
ERROR_NO_FILE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	298;"	d
ERROR_NO_FILE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	435;"	d
ERROR_NO_RESPONSE	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	303;"	d
ERROR_NO_RESPONSE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	440;"	d
ERROR_NO_RESPONSE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	303;"	d
ERROR_NO_RESPONSE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	440;"	d
ERROR_TIMEOUT	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	304;"	d
ERROR_TIMEOUT	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	441;"	d
ERROR_TIMEOUT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	304;"	d
ERROR_TIMEOUT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	441;"	d
ERR_AES_ALLOCATE_CTX_ERR	masp/asf/asf_inc/sec_error.h	23;"	d
ERR_AES_DATA_NOT_MULTIPLE_OF_BLOCK_SIZE	masp/asf/asf_inc/sec_error.h	25;"	d
ERR_AES_ILEN_SHOULD_EQUAL_OLEN	masp/asf/asf_inc/sec_error.h	24;"	d
ERR_AES_KEY_NOT_FOUND	masp/asf/asf_inc/sec_error.h	26;"	d
ERR_AES_KEY_SIZE_ERR	masp/asf/asf_inc/sec_error.h	22;"	d
ERR_AXI_DFS	mach/mt6795/include/mach/mt_vcore_dvfs.h	50;"	d
ERR_CHARGE_TEMPERATURE	mach/mt6795/hiau_ml/power/cust_charging.h	13;"	d
ERR_CHARGE_TEMPERATURE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	13;"	d
ERR_DDR_DFS	mach/mt6795/include/mach/mt_vcore_dvfs.h	49;"	d
ERR_FS_ANDROID_SEC_LIST_NOT_SPECIFY	masp/asf/asf_inc/sec_error.h	171;"	d
ERR_FS_MD_BIN_NOT_SPECIFY	masp/asf/asf_inc/sec_error.h	184;"	d
ERR_FS_OPEN_SEC_FILE_FAIL	masp/asf/asf_inc/sec_error.h	177;"	d
ERR_FS_READ_BUF_ALLOCATE_FAIL	masp/asf/asf_inc/sec_error.h	179;"	d
ERR_FS_READ_BUF_IS_NULL	masp/asf/asf_inc/sec_error.h	176;"	d
ERR_FS_READ_MODEM_FAIL	masp/asf/asf_inc/sec_error.h	183;"	d
ERR_FS_READ_SEC_FILE_FAIL	masp/asf/asf_inc/sec_error.h	178;"	d
ERR_FS_READ_SEC_LIST_FAIL	masp/asf/asf_inc/sec_error.h	174;"	d
ERR_FS_READ_SIZE_FAIL	masp/asf/asf_inc/sec_error.h	180;"	d
ERR_FS_SECRO_AP_INVALID	masp/asf/asf_inc/sec_error.h	188;"	d
ERR_FS_SECRO_MD_INVALID	masp/asf/asf_inc/sec_error.h	189;"	d
ERR_FS_SECRO_OPEN_FAIL	masp/asf/asf_inc/sec_error.h	185;"	d
ERR_FS_SECRO_READ_FAIL	masp/asf/asf_inc/sec_error.h	187;"	d
ERR_FS_SECRO_READ_SIZE_CANNOT_BE_ZERO	masp/asf/asf_inc/sec_error.h	186;"	d
ERR_FS_SECRO_READ_WRONG_SIZE	masp/asf/asf_inc/sec_error.h	190;"	d
ERR_FS_SECRO_SEC_LIST_NOT_SPECIFY	masp/asf/asf_inc/sec_error.h	172;"	d
ERR_FS_SEC_LIST_NOT_SIGNED	masp/asf/asf_inc/sec_error.h	182;"	d
ERR_FS_SEC_LIST_NOT_SPECIFY	masp/asf/asf_inc/sec_error.h	173;"	d
ERR_FS_SIGN_LENGTH_INVALID	masp/asf/asf_inc/sec_error.h	175;"	d
ERR_FS_UNSUPPORT_IMAGE_NAME	masp/asf/asf_inc/sec_error.h	181;"	d
ERR_GPT_PART_NAME_IS_NULL	masp/asf/asf_inc/sec_error.h	136;"	d
ERR_GPT_PART_NAME_NOT_FOUND	masp/asf/asf_inc/sec_error.h	137;"	d
ERR_HACC_ALLOCATE_BUFFER_FAIL	masp/asf/asf_inc/sec_error.h	64;"	d
ERR_HACC_CLOSE_SECURE_CONNECTION_FAIL	masp/asf/asf_inc/sec_error.h	68;"	d
ERR_HACC_DATA_UNALIGNED	masp/asf/asf_inc/sec_error.h	52;"	d
ERR_HACC_DEC_FAIL	masp/asf/asf_inc/sec_error.h	55;"	d
ERR_HACC_ENABLE_CLK_FAIL	masp/asf/asf_inc/sec_error.h	60;"	d
ERR_HACC_ENC_FAIL	masp/asf/asf_inc/sec_error.h	54;"	d
ERR_HACC_HW_WRAP_KEY_NOT_INIT	masp/asf/asf_inc/sec_error.h	56;"	d
ERR_HACC_KEY_INVALID	masp/asf/asf_inc/sec_error.h	51;"	d
ERR_HACC_MCMAP_BUFFER_FAIL	masp/asf/asf_inc/sec_error.h	65;"	d
ERR_HACC_MODE_INVALID	masp/asf/asf_inc/sec_error.h	50;"	d
ERR_HACC_NOTIFY_FROM_TRUSTLET_FAIL	masp/asf/asf_inc/sec_error.h	67;"	d
ERR_HACC_NOTIFY_TO_TRUSTLET_FAIL	masp/asf/asf_inc/sec_error.h	66;"	d
ERR_HACC_OPEN_SECURE_CONNECTION_FAIL	masp/asf/asf_inc/sec_error.h	62;"	d
ERR_HACC_REQUEST_SECURE_SERVICE_FAIL	masp/asf/asf_inc/sec_error.h	63;"	d
ERR_HACC_SEED_LEN_ERROR	masp/asf/asf_inc/sec_error.h	53;"	d
ERR_HACC_SW_KEY_NOT_INIT	masp/asf/asf_inc/sec_error.h	57;"	d
ERR_HACC_UNKOWN_USER	masp/asf/asf_inc/sec_error.h	61;"	d
ERR_HASH_WRONG_HASH_LEN	masp/asf/asf_inc/sec_error.h	46;"	d
ERR_IMAGE_CIPHER_DEC_Fail	masp/asf/asf_inc/sec_error.h	19;"	d
ERR_IMAGE_CIPHER_DEC_TEST_ERROR	masp/asf/asf_inc/sec_error.h	16;"	d
ERR_IMAGE_CIPHER_ENC_TEST_ERROR	masp/asf/asf_inc/sec_error.h	17;"	d
ERR_IMAGE_CIPHER_HEADER_NOT_FOUND	masp/asf/asf_inc/sec_error.h	18;"	d
ERR_IMAGE_CIPHER_IMG_NOT_FOUND	masp/asf/asf_inc/sec_error.h	13;"	d
ERR_IMAGE_CIPHER_KEY_ERR	masp/asf/asf_inc/sec_error.h	12;"	d
ERR_IMAGE_CIPHER_READ_FAIL	masp/asf/asf_inc/sec_error.h	14;"	d
ERR_IMAGE_CIPHER_WRONG_OPERATION	masp/asf/asf_inc/sec_error.h	15;"	d
ERR_INFO_MTD_NUM_INVALID	masp/asf/asf_inc/sec_error.h	36;"	d
ERR_INFO_OVER_MAX_PART_COUNT	masp/asf/asf_inc/sec_error.h	38;"	d
ERR_INFO_PART_NOT_FOUND	masp/asf/asf_inc/sec_error.h	37;"	d
ERR_KER_CRYPTO_INVALID_MODE	masp/asf/asf_inc/sec_error.h	49;"	d
ERR_META_NOT_CORRECT_MODE	masp/asf/asf_inc/sec_error.h	161;"	d
ERR_MM_DFS	mach/mt6795/include/mach/mt_vcore_dvfs.h	51;"	d
ERR_MTD_INFO_NOT_FOUND	masp/asf/asf_inc/sec_error.h	120;"	d
ERR_MTD_NOT_SUPPORT_READ_YAFFS2	masp/asf/asf_inc/sec_error.h	128;"	d
ERR_MTD_NOT_SUPPORT_WRITE_YAFFS2	masp/asf/asf_inc/sec_error.h	133;"	d
ERR_MTD_PART_ADJUST_OFFSET_FAIL	masp/asf/asf_inc/sec_error.h	125;"	d
ERR_MTD_PART_COUNT_INVALID	masp/asf/asf_inc/sec_error.h	121;"	d
ERR_MTD_PART_INVALID_MEMINFO_FAIL	masp/asf/asf_inc/sec_error.h	127;"	d
ERR_MTD_PART_NOT_FOUND	masp/asf/asf_inc/sec_error.h	122;"	d
ERR_MTD_PART_READ_FAIL	masp/asf/asf_inc/sec_error.h	123;"	d
ERR_MTD_PART_READ_MEMINFO_FAIL	masp/asf/asf_inc/sec_error.h	126;"	d
ERR_MTD_PART_WRITE_FAIL	masp/asf/asf_inc/sec_error.h	124;"	d
ERR_NUM0	mach/mt6795/include/mach/mtk_nand.h	330;"	d
ERR_NUM1	mach/mt6795/include/mach/mtk_nand.h	331;"	d
ERR_NUM2	mach/mt6795/include/mach/mtk_nand.h	332;"	d
ERR_NUM3	mach/mt6795/include/mach/mtk_nand.h	333;"	d
ERR_NUM4	mach/mt6795/include/mach/mtk_nand.h	334;"	d
ERR_NUM5	mach/mt6795/include/mach/mtk_nand.h	335;"	d
ERR_NUM6	mach/mt6795/include/mach/mtk_nand.h	336;"	d
ERR_NUM7	mach/mt6795/include/mach/mtk_nand.h	337;"	d
ERR_NVRAM_CIPHER_UT_FAIL	masp/asf/asf_inc/sec_error.h	165;"	d
ERR_NVRAM_DATA_NOT_ALIGNED	masp/asf/asf_inc/sec_error.h	162;"	d
ERR_NVRAM_DEC_IOCTL_FAIL	masp/asf/asf_inc/sec_error.h	164;"	d
ERR_NVRAM_ENC_IOCTL_FAIL	masp/asf/asf_inc/sec_error.h	163;"	d
ERR_PAGE	mach/mt6795/camera_isp.c	733;"	d	file:
ERR_ROM_INFO_ALLOCATE_BUF_FAIL	masp/asf/asf_inc/sec_error.h	29;"	d
ERR_ROM_INFO_ID_INVALID	masp/asf/asf_inc/sec_error.h	35;"	d
ERR_ROM_INFO_MOD_READ_FAIL	masp/asf/asf_inc/sec_error.h	34;"	d
ERR_ROM_INFO_MTD_NOT_FOUND	masp/asf/asf_inc/sec_error.h	32;"	d
ERR_ROM_INFO_MTD_OPEN_FAIL	masp/asf/asf_inc/sec_error.h	30;"	d
ERR_ROM_INFO_MTD_READ_FAIL	masp/asf/asf_inc/sec_error.h	31;"	d
ERR_ROM_INFO_RESET_FAIL	masp/asf/asf_inc/sec_error.h	33;"	d
ERR_RSA_KEY_NOT_FOUND	masp/asf/asf_inc/sec_error.h	41;"	d
ERR_RSA_SIGNATURE_VERIFY_FAIL	masp/asf/asf_inc/sec_error.h	43;"	d
ERR_RSA_WRONG_SIGNATURE_LEN	masp/asf/asf_inc/sec_error.h	42;"	d
ERR_SBOOT_CHECK_FL_NAME_INVLAID	masp/asf/asf_inc/sec_error.h	156;"	d
ERR_SBOOT_CHECK_FL_VER_CANNOT_ROLLBACK	masp/asf/asf_inc/sec_error.h	157;"	d
ERR_SBOOT_CHECK_IMG_NOT_FOUND_IN_MTD	masp/asf/asf_inc/sec_error.h	143;"	d
ERR_SBOOT_CHECK_IMG_NOT_FOUND_IN_SECCFG	masp/asf/asf_inc/sec_error.h	142;"	d
ERR_SBOOT_CHECK_IMG_OPEN_FAIL	masp/asf/asf_inc/sec_error.h	144;"	d
ERR_SBOOT_CHECK_IMG_READ_FAIL	masp/asf/asf_inc/sec_error.h	145;"	d
ERR_SBOOT_CHECK_IMG_VERIFY_FAIL	masp/asf/asf_inc/sec_error.h	147;"	d
ERR_SBOOT_CHECK_INVALID_IMAGE_OFFSET	masp/asf/asf_inc/sec_error.h	148;"	d
ERR_SBOOT_CHECK_INVALID_IMG_MAGIC_NUM	masp/asf/asf_inc/sec_error.h	154;"	d
ERR_SBOOT_CHECK_INVALID_IMG_TYPE	masp/asf/asf_inc/sec_error.h	158;"	d
ERR_SBOOT_CHECK_INVALID_MODEM	masp/asf/asf_inc/sec_error.h	155;"	d
ERR_SBOOT_CHECK_MD_HDR_MAGIC_ERROR	masp/asf/asf_inc/sec_error.h	151;"	d
ERR_SBOOT_CHECK_MD_NAME_INVLAID	masp/asf/asf_inc/sec_error.h	152;"	d
ERR_SBOOT_CHECK_MD_VER_CANNOT_ROLLBACK	masp/asf/asf_inc/sec_error.h	153;"	d
ERR_SBOOT_CHECK_PART_INVALID_STATUS	masp/asf/asf_inc/sec_error.h	150;"	d
ERR_SBOOT_CHECK_QUERY_ENABLED_FAIL	masp/asf/asf_inc/sec_error.h	149;"	d
ERR_SBOOT_CHECK_SEC_CFG_FAIL	masp/asf/asf_inc/sec_error.h	146;"	d
ERR_SBOOT_HACC_INIT_FAIL	masp/asf/asf_inc/sec_error.h	58;"	d
ERR_SBOOT_HACC_LOCK_FAIL	masp/asf/asf_inc/sec_error.h	59;"	d
ERR_SBOOT_UPDATE_CANNOT_ROLLBACK_VER	masp/asf/asf_inc/sec_error.h	97;"	d
ERR_SBOOT_UPDATE_CUST_NAME_CANNOT_BE_NULL	masp/asf/asf_inc/sec_error.h	101;"	d
ERR_SBOOT_UPDATE_CUST_NAME_MISMATCH	masp/asf/asf_inc/sec_error.h	99;"	d
ERR_SBOOT_UPDATE_IMG_INVALID	masp/asf/asf_inc/sec_error.h	100;"	d
ERR_SBOOT_UPDATE_IMG_NOT_FOUND_IN_MTD	masp/asf/asf_inc/sec_error.h	92;"	d
ERR_SBOOT_UPDATE_IMG_NOT_FOUND_IN_SECCFG	masp/asf/asf_inc/sec_error.h	91;"	d
ERR_SBOOT_UPDATE_IMG_OPEN_FAIL	masp/asf/asf_inc/sec_error.h	93;"	d
ERR_SBOOT_UPDATE_IMG_READ_FAIL	masp/asf/asf_inc/sec_error.h	94;"	d
ERR_SBOOT_UPDATE_SEC_CFG_FAIL	masp/asf/asf_inc/sec_error.h	95;"	d
ERR_SBOOT_UPDATE_SEC_RO_FAIL	masp/asf/asf_inc/sec_error.h	96;"	d
ERR_SBOOT_UPDATE_SEC_VER_NOT_FOUND	masp/asf/asf_inc/sec_error.h	98;"	d
ERR_SECROIMG_ALLOCATE_BUF_FAIL	masp/asf/asf_inc/sec_error.h	209;"	d
ERR_SECROIMG_DECRYPT_INVALID	masp/asf/asf_inc/sec_error.h	206;"	d
ERR_SECROIMG_EMPTY_MD_INFO_STR	masp/asf/asf_inc/sec_error.h	217;"	d
ERR_SECROIMG_HACC_AP_DECRYPT_FAIL	masp/asf/asf_inc/sec_error.h	212;"	d
ERR_SECROIMG_HACC_INIT_FAIL	masp/asf/asf_inc/sec_error.h	205;"	d
ERR_SECROIMG_HACC_IS_LOCK	masp/asf/asf_inc/sec_error.h	204;"	d
ERR_SECROIMG_HACC_MD_DECRYPT_FAIL	masp/asf/asf_inc/sec_error.h	213;"	d
ERR_SECROIMG_HASH_CHECK_FAIL	masp/asf/asf_inc/sec_error.h	216;"	d
ERR_SECROIMG_INVALID_BUF_LEN	masp/asf/asf_inc/sec_error.h	214;"	d
ERR_SECROIMG_INVALID_IMG_LEN	masp/asf/asf_inc/sec_error.h	208;"	d
ERR_SECROIMG_IS_EMPTY	masp/asf/asf_inc/sec_error.h	210;"	d
ERR_SECROIMG_LEN_INCONSISTENT_WITH_PL	masp/asf/asf_inc/sec_error.h	215;"	d
ERR_SECROIMG_MD_BUF_NOT_ENOUGH	masp/asf/asf_inc/sec_error.h	211;"	d
ERR_SECROIMG_MD_INFO_NOT_EXIST	masp/asf/asf_inc/sec_error.h	218;"	d
ERR_SECROIMG_MTD_NOT_FOUND	masp/asf/asf_inc/sec_error.h	203;"	d
ERR_SECROIMG_NEITHER_V3_NOR_V5_FORMAT	masp/asf/asf_inc/sec_error.h	219;"	d
ERR_SECROIMG_PART_NOT_FOUND	masp/asf/asf_inc/sec_error.h	207;"	d
ERR_SECROIMG_V3_OFFSET_NOT_INIT	masp/asf/asf_inc/sec_error.h	221;"	d
ERR_SECROIMG_V5_HASH_CHECK_FAIL	masp/asf/asf_inc/sec_error.h	220;"	d
ERR_SEC_CFG_ALLOCATE_BUF_FAIL	masp/asf/asf_inc/sec_error.h	71;"	d
ERR_SEC_CFG_END_PATTERN_NOT_EXIST	masp/asf/asf_inc/sec_error.h	75;"	d
ERR_SEC_CFG_EXT_REGION_OFFSET_INVALID	masp/asf/asf_inc/sec_error.h	87;"	d
ERR_SEC_CFG_EXT_REGION_SELF_COPY_FAIL	masp/asf/asf_inc/sec_error.h	86;"	d
ERR_SEC_CFG_EXT_REGION_SIZE_CHANGE	masp/asf/asf_inc/sec_error.h	88;"	d
ERR_SEC_CFG_EXT_REGION_SPACE_OVERFLOW	masp/asf/asf_inc/sec_error.h	84;"	d
ERR_SEC_CFG_IMG_NOT_FOUND	masp/asf/asf_inc/sec_error.h	81;"	d
ERR_SEC_CFG_INVALID_END_PATTERN	masp/asf/asf_inc/sec_error.h	78;"	d
ERR_SEC_CFG_INVALID_ID	masp/asf/asf_inc/sec_error.h	77;"	d
ERR_SEC_CFG_IS_FULL	masp/asf/asf_inc/sec_error.h	82;"	d
ERR_SEC_CFG_MAGIC_INVALID	masp/asf/asf_inc/sec_error.h	85;"	d
ERR_SEC_CFG_MARK_INCOMPLETE_FAIL	masp/asf/asf_inc/sec_error.h	79;"	d
ERR_SEC_CFG_MTD_NOT_FOUND	masp/asf/asf_inc/sec_error.h	74;"	d
ERR_SEC_CFG_MTD_OPEN_FAIL	masp/asf/asf_inc/sec_error.h	72;"	d
ERR_SEC_CFG_MTD_READ_FAIL	masp/asf/asf_inc/sec_error.h	73;"	d
ERR_SEC_CFG_RESET_FAIL	masp/asf/asf_inc/sec_error.h	80;"	d
ERR_SEC_CFG_STATUS_INVALID	masp/asf/asf_inc/sec_error.h	76;"	d
ERR_SEC_CFG_VERSION_INVALID	masp/asf/asf_inc/sec_error.h	83;"	d
ERR_SIGN_FORMAT_CAL_HASH_BY_CHUNK_FAIL	masp/asf/asf_inc/sec_error.h	200;"	d
ERR_SIGN_FORMAT_EXT_HDR_MAGIC_WRONG	masp/asf/asf_inc/sec_error.h	197;"	d
ERR_SIGN_FORMAT_EXT_HDR_NOT_FOUND	masp/asf/asf_inc/sec_error.h	199;"	d
ERR_SIGN_FORMAT_EXT_MAGIC_WRONG	masp/asf/asf_inc/sec_error.h	196;"	d
ERR_SIGN_FORMAT_EXT_TYPE_NOT_SUPPORT	masp/asf/asf_inc/sec_error.h	198;"	d
ERR_SIGN_FORMAT_GENERATE_HASH_FAIL	masp/asf/asf_inc/sec_error.h	195;"	d
ERR_SIGN_FORMAT_HASH_SIZE_WRONG	masp/asf/asf_inc/sec_error.h	193;"	d
ERR_SIGN_FORMAT_MAGIC_WRONG	masp/asf/asf_inc/sec_error.h	194;"	d
ERR_SIM_HOT_PLUG_NULL_POINTER	mach/mt6795/eint.c	/^    ERR_SIM_HOT_PLUG_NULL_POINTER=-13,$/;"	e	enum:__anon270	file:
ERR_SIM_HOT_PLUG_QUERY_STRING	mach/mt6795/eint.c	/^    ERR_SIM_HOT_PLUG_QUERY_STRING,$/;"	e	enum:__anon270	file:
ERR_SIM_HOT_PLUG_QUERY_TYPE	mach/mt6795/eint.c	/^    ERR_SIM_HOT_PLUG_QUERY_TYPE,$/;"	e	enum:__anon270	file:
ERR_USIF_NOT_SUPPORT_READ_YAFFS2	masp/asf/asf_inc/sec_error.h	135;"	d
ERR_USIF_NOT_SUPPORT_WRITE_YAFFS2	masp/asf/asf_inc/sec_error.h	134;"	d
ERR_USIF_PART_READ_FAIL	masp/asf/asf_inc/sec_error.h	129;"	d
ERR_USIF_PART_WRITE_FAIL	masp/asf/asf_inc/sec_error.h	130;"	d
ERR_USIF_PROC_READ_FAIL	masp/asf/asf_inc/sec_error.h	131;"	d
ERR_USIF_PROC_RN_NOT_FOUND	masp/asf/asf_inc/sec_error.h	132;"	d
ERR_VCORE_DVS	mach/mt6795/include/mach/mt_vcore_dvfs.h	48;"	d
ERR_YAFFS2_PART_READ_FAIL	masp/asf/asf_inc/sec_error.h	168;"	d
ER_MB_BOOT_READY	dual_ccci/include/ccci_md.h	/^    ER_MB_BOOT_READY = -3, $/;"	e	enum:__anon399
ER_MB_CHK_ID	dual_ccci/include/ccci_md.h	/^    ER_MB_CHK_ID = -2, $/;"	e	enum:__anon399
ER_MB_START_CMD	dual_ccci/include/ccci_md.h	/^    ER_MB_START_CMD = -1, $/;"	e	enum:__anon399
ER_MB_UNKNOW_STAGE	dual_ccci/include/ccci_md.h	/^    ER_MB_UNKNOW_STAGE = -4 $/;"	e	enum:__anon399
ETB	mach/mt6795/pftracer.c	13;"	d	file:
ETR_BUFF_SIZE	mach/mt6795/pftracer.c	14;"	d	file:
ETR_SRAM_PHYS_BASE	mach/mt6795/pftracer.c	15;"	d	file:
ETR_SRAM_VIRT_BASE	mach/mt6795/pftracer.c	16;"	d	file:
EVENT_MASK	mach/mt6795/include/mach/pmu_v7.h	25;"	d
EXCEPTION	eccci/ccci_core.h	/^	EXCEPTION, $/;"	e	enum:__anon431
EXCEPTION_NONE	eccci/mt6795/cldma_platform.h	24;"	d
EXIT_ERROR	mach/mt6795/include/trustzone/m4u/tz_m4u.h	63;"	d
EXIT_ERROR	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	27;"	d
EXIT_ERROR	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	28;"	d
EXIT_ERROR	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	34;"	d
EXIT_FUNC	mach/mt6795/mt_golden_setting.c	117;"	d	file:
EXIT_FUNC	mach/mt6795/mt_golden_setting.c	120;"	d	file:
EXP	masp/asf/core/alg_aes_so.c	32;"	d	file:
EXPORT	mach/mt6795/include/mach/mt_typedefs.h	80;"	d
EXPORT_CCCI_H	eemcs/eemcs_ccci.h	/^	EXPORT_CCCI_H =(1<<0),$/;"	e	enum:__anon285
EXPORT_TYPE	eemcs/eemcs_ccci.h	/^enum EXPORT_TYPE{$/;"	g
EXPT_HELP_WAKELOCK_FOR_UART	eemcs/lte_df_main.h	19;"	d
EXTBUCK_VAL_TO_VOLT	mach/mt6795/mt_cpufreq.c	373;"	d	file:
EXTBUCK_VAL_TO_VOLT	mach/mt6795/mt_cpufreq_64.c	368;"	d	file:
EXTERN	mach/mt6795/include/mach/mt_typedefs.h	74;"	d
EXTERN	mach/mt6795/include/mach/mt_typedefs.h	76;"	d
EXT_MD_POST_FIX_LEN	eemcs/eemcs_boot.h	26;"	d
EXT_REGION_BUF_SIZE	masp/asf/asf_inc/sec_cfg_v3.h	17;"	d
EXT_VAL_REGS	mach/mt6795/include/mach/mt_gpio_ext.h	/^} EXT_VAL_REGS;$/;"	t	typeref:struct:__anon74
EX_ASSERTFAIL_T	dual_ccci/include/ccci_md.h	/^}EX_ASSERTFAIL_T;$/;"	t	typeref:struct:_ex_assert_fail_t
EX_ASSERTFAIL_T	eccci/ccci_core.h	/^} __attribute__ ((packed)) EX_ASSERTFAIL_T;$/;"	t	typeref:struct:_ex_assert_fail_t
EX_ASSERTFAIL_T	eemcs/eemcs_expt.h	/^}EX_ASSERTFAIL_T;$/;"	t	typeref:struct:_ex_assert_fail_t
EX_CLASS_EE_SIZE	aee/aed/aed-main.c	618;"	d	file:
EX_CLASS_EE_STR	aee/aed/aed-main.c	617;"	d	file:
EX_CONTENT_T	dual_ccci/include/ccci_md.h	/^}EX_CONTENT_T;$/;"	t	typeref:union:__anon407
EX_CONTENT_T	eccci/ccci_core.h	/^} __attribute__ ((packed)) EX_CONTENT_T;$/;"	t	typeref:union:__anon434
EX_CONTENT_T	eemcs/eemcs_expt.h	/^}EX_CONTENT_T;$/;"	t	typeref:union:__anon344
EX_DHL_DL_RDY	eccci/ccci_core.h	/^	EX_DHL_DL_RDY,$/;"	e	enum:__anon433
EX_DHL_DL_RDY	eemcs/lte_df_main.h	331;"	d
EX_ENVINFO_T	dual_ccci/include/ccci_md.h	/^}EX_ENVINFO_T;$/;"	t	typeref:struct:_ex_environment_info_t
EX_ENVINFO_T	eccci/ccci_core.h	/^} __attribute__ ((packed)) EX_ENVINFO_T;$/;"	t	typeref:struct:_ex_environment_info_t
EX_ENVINFO_T	eemcs/eemcs_expt.h	/^}EX_ENVINFO_T;$/;"	t	typeref:struct:_ex_environment_info_t
EX_FATALERR_CODE_T	dual_ccci/include/ccci_md.h	/^}EX_FATALERR_CODE_T;$/;"	t	typeref:struct:_ex_fatalerror_code_t
EX_FATALERR_CODE_T	eccci/ccci_core.h	/^} __attribute__ ((packed)) EX_FATALERR_CODE_T;$/;"	t	typeref:struct:_ex_fatalerror_code_t
EX_FATALERR_CODE_T	eemcs/eemcs_expt.h	/^}EX_FATALERR_CODE_T;$/;"	t	typeref:struct:_ex_fatalerror_code_t
EX_FATALERR_T	dual_ccci/include/ccci_md.h	/^}EX_FATALERR_T;$/;"	t	typeref:struct:_ex_fatalerror_t
EX_FATALERR_T	eccci/ccci_core.h	/^} __attribute__ ((packed)) EX_FATALERR_T;$/;"	t	typeref:struct:_ex_fatalerror_t
EX_FATALERR_T	eemcs/eemcs_expt.h	/^}EX_FATALERR_T;$/;"	t	typeref:struct:_ex_fatalerror_t
EX_HEADER_T	dual_ccci/include/ccci_md.h	/^}EX_HEADER_T;$/;"	t	typeref:struct:_exception_record_header_t
EX_HEADER_T	eccci/ccci_core.h	/^} __attribute__ ((packed)) EX_HEADER_T;$/;"	t	typeref:struct:_exception_record_header_t
EX_HEADER_T	eemcs/eemcs_expt.h	/^}EX_HEADER_T;$/;"	t	typeref:struct:_exception_record_header_t
EX_INIT	eccci/ccci_core.h	/^	EX_INIT,$/;"	e	enum:__anon433
EX_INIT	eemcs/lte_df_main.h	330;"	d
EX_INIT_DONE	eccci/ccci_core.h	/^	EX_INIT_DONE,$/;"	e	enum:__anon433
EX_INIT_DONE	eemcs/lte_df_main.h	332;"	d
EX_LOG_T	dual_ccci/include/ccci_md.h	/^}EX_LOG_T;$/;"	t	typeref:struct:_ex_exception_log_t
EX_LOG_T	eccci/ccci_core.h	/^} __attribute__ ((packed)) EX_LOG_T;$/;"	t	typeref:struct:_ex_exception_log_t
EX_LOG_T	eemcs/eemcs_expt.h	/^}EX_LOG_T;$/;"	t	typeref:struct:_ex_exception_log_t
EX_NONE	eccci/ccci_core.h	/^	EX_NONE = 0,$/;"	e	enum:__anon433
EX_TIMER_MD_EX	eccci/port_kernel.c	111;"	d	file:
EX_TIMER_MD_EX_REC_OK	eccci/port_kernel.c	112;"	d	file:
EX_TIMER_MD_HANG	eccci/port_kernel.c	113;"	d	file:
EX_TIMER_SWINT	eccci/port_kernel.c	110;"	d	file:
EX_T_BOOT	eemcs/eemcs_ccci.h	/^    EX_T_BOOT,    $/;"	e	enum:EXPORT_TYPE
EX_T_KERN	eemcs/eemcs_ccci.h	/^    EX_T_KERN,    $/;"	e	enum:EXPORT_TYPE
EX_T_USER	eemcs/eemcs_ccci.h	/^    EX_T_USER,$/;"	e	enum:EXPORT_TYPE
E_BGN_BAD_INPUT_DATA	masp/asf/asf_inc/bgn_export.h	26;"	d
E_BGN_BUFFER_TOO_SMALL	masp/asf/asf_inc/bgn_export.h	28;"	d
E_BGN_DIVISION_BY_ZERO	masp/asf/asf_inc/bgn_export.h	30;"	d
E_BGN_FILE_IOEOR	masp/asf/asf_inc/bgn_export.h	25;"	d
E_BGN_INVALID_CHARACTER	masp/asf/asf_inc/bgn_export.h	27;"	d
E_BGN_NEGATIVE_VALUE	masp/asf/asf_inc/bgn_export.h	29;"	d
E_BGN_NOT_ACCEPTABLE	masp/asf/asf_inc/bgn_export.h	31;"	d
E_DOMAIN_0	mach/mt6795/include/mach/mt_device_apc.h	/^     E_DOMAIN_0 = 0,$/;"	e	enum:__anon78
E_DOMAIN_1	mach/mt6795/include/mach/mt_device_apc.h	/^     E_DOMAIN_1 ,$/;"	e	enum:__anon78
E_DOMAIN_2	mach/mt6795/include/mach/mt_device_apc.h	/^     E_DOMAIN_2 , $/;"	e	enum:__anon78
E_DOMAIN_3	mach/mt6795/include/mach/mt_device_apc.h	/^     E_DOMAIN_3 ,$/;"	e	enum:__anon78
E_L0	mach/mt6795/include/mach/mt_device_apc.h	/^     E_L0=0,$/;"	e	enum:__anon77
E_L1	mach/mt6795/include/mach/mt_device_apc.h	/^     E_L1,$/;"	e	enum:__anon77
E_L2	mach/mt6795/include/mach/mt_device_apc.h	/^     E_L2,$/;"	e	enum:__anon77
E_L3	mach/mt6795/include/mach/mt_device_apc.h	/^     E_L3,$/;"	e	enum:__anon77
E_MASK_DOM	mach/mt6795/include/mach/mt_device_apc.h	/^ }E_MASK_DOM;$/;"	t	typeref:enum:__anon78
E_MAX	mach/mt6795/include/mach/mt_device_apc.h	/^     E_MAX$/;"	e	enum:__anon78
E_MAX_APC_ATTR	mach/mt6795/include/mach/mt_device_apc.h	/^     E_MAX_APC_ATTR$/;"	e	enum:__anon77
E_RSA_BAD_INPUT_DATA	masp/asf/asf_inc/rsa_def.h	57;"	d
E_RSA_INVALID_PADDING	masp/asf/asf_inc/rsa_def.h	58;"	d
E_RSA_KEY_CHECK_FAILED	masp/asf/asf_inc/rsa_def.h	60;"	d
E_RSA_KEY_GEN_FAILED	masp/asf/asf_inc/rsa_def.h	59;"	d
E_RSA_OUTPUT_TOO_LARGE	masp/asf/asf_inc/rsa_def.h	64;"	d
E_RSA_PRIVATE_FAILED	masp/asf/asf_inc/rsa_def.h	62;"	d
E_RSA_PUBLIC_FAILED	masp/asf/asf_inc/rsa_def.h	61;"	d
E_RSA_VERIFY_FAILED	masp/asf/asf_inc/rsa_def.h	63;"	d
EisMeta	mach/mt6795/include/mach/camera_isp.h	/^     ISP_EIS_META_STRUCT EisMeta;$/;"	m	struct:__anon195
EisMeta	mach/mt6795/include/mach/camera_isp.h	/^    ISP_EIS_META_STRUCT EisMeta;$/;"	m	struct:__anon224
Eismeta	mach/mt6795/camera_isp.c	/^    volatile ISP_EIS_META_STRUCT Eismeta[ISP_IRQ_TYPE_INT_STATUSX][EISMETA_RINGSIZE]; $/;"	m	struct:__anon47	file:
EnableClk	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MBOOL                   EnableClk;$/;"	m	struct:__anon123
ErrMask	mach/mt6795/camera_isp.c	/^    MUINT32             ErrMask[ISP_IRQ_TYPE_AMOUNT];$/;"	m	struct:__anon47	file:
ExceShareMemBase	dual_ccci/include/ccci_md.h	/^    int ExceShareMemBase;$/;"	m	struct:_modem_runtime
ExceShareMemBase	eemcs/eemcs_md.h	/^    int ExceShareMemBase;$/;"	m	struct:MODEM_RUNTIME_st
ExceShareMemSize	dual_ccci/include/ccci_md.h	/^    int ExceShareMemSize;   \/\/ 512 Bytes Required $/;"	m	struct:_modem_runtime
ExceShareMemSize	eemcs/eemcs_md.h	/^    int ExceShareMemSize;   \/\/ 512 Bytes Required $/;"	m	struct:MODEM_RUNTIME_st
Expdone	mach/mt6795/camera_isp.c	/^    MUINT32     Expdone;$/;"	m	struct:__anon48	file:
ExtFunArray	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^static char *ExtFunArray[] =$/;"	v	file:
ExtFunArray	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^static char *ExtFunArray[] =$/;"	v	file:
Extension	eemcs/eemcs_fs_ut.c	/^        __packed char               Extension[3];$/;"	m	struct:__anon324	file:
ExternalAmp	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^int ExternalAmp(void)$/;"	f
ExternalAmp	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^int ExternalAmp(void)$/;"	f
FACTORY_EN_CODE	masp/asf/asf_inc/sec_secroimg.h	66;"	d
FAIL	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	219;"	d
FAIL	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	301;"	d
FAIL	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	219;"	d
FAIL	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	301;"	d
FAKE_ENG_BASE	mach/mt6795/include/mach/mt_reg_base.h	374;"	d
FAKE_INDEX	mach/mt6795/include/mach/bmt.h	15;"	d
FALSE	mach/mt6795/include/mach/kdump_sdhc.h	47;"	d
FALSE	mach/mt6795/include/mach/mt_typedefs.h	89;"	d
FALSE	mach/mt6795/include/mach/sbchk_base.h	5;"	d
FALSE	masp/asf/asf_inc/sec_typedef.h	8;"	d
FAN5405_BUSNUM	mach/mt6795/hiau_ml/power/cust_charging.h	79;"	d
FAN5405_BUSNUM	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	79;"	d
FATBuffer	mach/mt6795/include/mach/kdump_sdhc.h	/^	BYTE   FATBuffer[512];		\/\/ FAT cache$/;"	m	struct:__anon178
FATSector	mach/mt6795/include/mach/kdump_sdhc.h	/^	DWORD  FATSector;			\/\/ Current FAT sector number$/;"	m	struct:__anon178
FATStartSec	mach/mt6795/include/mach/kdump_sdhc.h	/^    DWORD   FATStartSec;$/;"	m	struct:__anon175
FATType	mach/mt6795/include/mach/kdump_sdhc.h	/^}FATType;$/;"	t	typeref:enum:FileSysType
FAT_16	mach/mt6795/include/mach/kdump_sdhc.h	/^    FAT_16 = 0,$/;"	e	enum:FileSysType
FAT_32	mach/mt6795/include/mach/kdump_sdhc.h	/^    FAT_32 = 1$/;"	e	enum:FileSysType
FAT_Para	mach/mt6795/include/mach/kdump_sdhc.h	/^} FAT_Para;$/;"	t	typeref:struct:__anon175
FBB_ENABLE_BY_EFUSE	mach/mt6795/mt_ptp2.c	193;"	d	file:
FBC_CNT	mach/mt6795/include/mach/camera_isp.h	/^        unsigned int FBC_CNT                   : 4;$/;"	m	struct:_CQ_RTBC_FBC_::__anon223
FBC_EN	mach/mt6795/include/mach/camera_isp.h	/^        unsigned int FBC_EN                    : 1;$/;"	m	struct:_CQ_RTBC_FBC_::__anon223
FB_NUM	mach/mt6795/include/mach/camera_isp.h	/^        unsigned int FB_NUM                    : 4;$/;"	m	struct:_CQ_RTBC_FBC_::__anon223
FB_SIZE	mach/mt6795/mt_devs.c	271;"	d	file:
FB_SIZE_EXTERN	mach/mt6795/mt_devs.c	/^__u64 FB_SIZE_EXTERN = 0x0;$/;"	v
FB_START	mach/mt6795/mt_devs.c	270;"	d	file:
FC	mach/mt6795/mt_golden_setting.c	499;"	d	file:
FC	mach/mt6795/mt_golden_setting.c	538;"	d	file:
FDVT_ADDR	mach/mt6795/camera_fdvt.c	122;"	d	file:
FDVT_ADDR	mach/mt6795/camera_fdvt.c	125;"	d	file:
FDVT_BASE	mach/mt6795/include/mach/mt_reg_base.h	428;"	d
FDVT_BASEADDR_ENUM	mach/mt6795/camera_fdvt.c	/^}FDVT_BASEADDR_ENUM;$/;"	t	typeref:enum:__anon13	file:
FDVT_BASEADDR_NUM	mach/mt6795/camera_fdvt.c	/^    FDVT_BASEADDR_NUM$/;"	e	enum:__anon13	file:
FDVT_BASE_ADDR	mach/mt6795/camera_fdvt.c	/^    FDVT_BASE_ADDR = 0,$/;"	e	enum:__anon13	file:
FDVT_CTRL	mach/mt6795/include/mach/mt_dcm.h	209;"	d
FDVT_CTRL	mach/mt6795/include/mach/mt_dcm.h	395;"	d
FDVT_DEVNAME	mach/mt6795/camera_fdvt.c	49;"	d	file:
FDVT_ENABLE	mach/mt6795/camera_fdvt.c	133;"	d	file:
FDVT_FD_CON_BASE_ADR	mach/mt6795/camera_fdvt.c	164;"	d	file:
FDVT_FD_RLT_BASE_ADR	mach/mt6795/camera_fdvt.c	171;"	d	file:
FDVT_FD_SET	mach/mt6795/camera_fdvt.c	163;"	d	file:
FDVT_GFD_DET0	mach/mt6795/camera_fdvt.c	169;"	d	file:
FDVT_GFD_DET1	mach/mt6795/camera_fdvt.c	170;"	d	file:
FDVT_GFD_POSITION_0	mach/mt6795/camera_fdvt.c	167;"	d	file:
FDVT_GFD_POSITION_1	mach/mt6795/camera_fdvt.c	168;"	d	file:
FDVT_GFD_SKIP	mach/mt6795/camera_fdvt.c	165;"	d	file:
FDVT_INT	mach/mt6795/camera_fdvt.c	222;"	d	file:
FDVT_INT_EN	mach/mt6795/camera_fdvt.c	219;"	d	file:
FDVT_INVG0	mach/mt6795/camera_fdvt.c	138;"	d	file:
FDVT_INVG1	mach/mt6795/camera_fdvt.c	139;"	d	file:
FDVT_INVG2	mach/mt6795/camera_fdvt.c	140;"	d	file:
FDVT_IOC_MAGIC	mach/mt6795/include/mach/camera_fdvt.h	5;"	d
FDVT_IRQ_ENUM	mach/mt6795/camera_fdvt.c	/^}FDVT_IRQ_ENUM;$/;"	t	typeref:enum:__anon12	file:
FDVT_IRQ_IDX	mach/mt6795/camera_fdvt.c	/^    FDVT_IRQ_IDX = 0,$/;"	e	enum:__anon12	file:
FDVT_IRQ_IDX_NUM	mach/mt6795/camera_fdvt.c	/^    FDVT_IRQ_IDX_NUM$/;"	e	enum:__anon12	file:
FDVT_LFD	mach/mt6795/camera_fdvt.c	166;"	d	file:
FDVT_MAX_OFFSET	mach/mt6795/camera_fdvt.c	227;"	d	file:
FDVT_RESULT	mach/mt6795/camera_fdvt.c	218;"	d	file:
FDVT_RESULTNUM	mach/mt6795/camera_fdvt.c	226;"	d	file:
FDVT_RGB2Y0	mach/mt6795/camera_fdvt.c	136;"	d	file:
FDVT_RGB2Y1	mach/mt6795/camera_fdvt.c	137;"	d	file:
FDVT_RMAP_0	mach/mt6795/camera_fdvt.c	161;"	d	file:
FDVT_RMAP_1	mach/mt6795/camera_fdvt.c	162;"	d	file:
FDVT_RS	mach/mt6795/camera_fdvt.c	134;"	d	file:
FDVT_RSCON_ADR	mach/mt6795/camera_fdvt.c	135;"	d	file:
FDVT_SRC_WD_HT	mach/mt6795/camera_fdvt.c	220;"	d	file:
FDVT_START	mach/mt6795/camera_fdvt.c	132;"	d	file:
FDVT_WR32	mach/mt6795/camera_fdvt.c	91;"	d	file:
FDVT_basic_config	mach/mt6795/camera_fdvt.c	/^void FDVT_basic_config(void)$/;"	f
FDVT_cdev	mach/mt6795/camera_fdvt.c	/^static struct cdev * FDVT_cdev = NULL;$/;"	v	typeref:struct:cdev	file:
FDVT_class	mach/mt6795/camera_fdvt.c	/^static struct class * FDVT_class = NULL;$/;"	v	typeref:struct:class	file:
FDVT_devno	mach/mt6795/camera_fdvt.c	/^static dev_t FDVT_devno;$/;"	v	file:
FDVT_driver	mach/mt6795/camera_fdvt.c	/^static struct platform_driver FDVT_driver = {$/;"	v	typeref:struct:platform_driver	file:
FDVT_driver_exit	mach/mt6795/camera_fdvt.c	/^module_exit(FDVT_driver_exit);$/;"	v
FDVT_driver_exit	mach/mt6795/camera_fdvt.c	/^static void __exit FDVT_driver_exit(void)$/;"	f	file:
FDVT_driver_init	mach/mt6795/camera_fdvt.c	/^module_init(FDVT_driver_init);$/;"	v
FDVT_driver_init	mach/mt6795/camera_fdvt.c	/^static int __init FDVT_driver_init(void)$/;"	f	file:
FDVT_early_resume	mach/mt6795/camera_fdvt.c	/^static void FDVT_early_resume(struct early_suspend *h)$/;"	f	file:
FDVT_early_suspend	mach/mt6795/camera_fdvt.c	/^static void FDVT_early_suspend(struct early_suspend *h)$/;"	f	file:
FDVT_early_suspend_desc	mach/mt6795/camera_fdvt.c	/^static struct early_suspend FDVT_early_suspend_desc = {$/;"	v	typeref:struct:early_suspend	file:
FDVT_fops	mach/mt6795/camera_fdvt.c	/^static struct file_operations FDVT_fops = {$/;"	v	typeref:struct:file_operations	file:
FDVT_ioctl	mach/mt6795/camera_fdvt.c	/^static long FDVT_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
FDVT_open	mach/mt6795/camera_fdvt.c	/^static int FDVT_open(struct inode *inode, struct file *file)$/;"	f	file:
FDVT_probe	mach/mt6795/camera_fdvt.c	/^static int FDVT_probe(struct platform_device *dev)$/;"	f	file:
FDVT_release	mach/mt6795/camera_fdvt.c	/^static int FDVT_release(struct inode *inode, struct file *file)$/;"	f	file:
FDVT_remove	mach/mt6795/camera_fdvt.c	/^static int FDVT_remove(struct platform_device *dev)$/;"	f	file:
FDVT_resume	mach/mt6795/camera_fdvt.c	/^static int FDVT_resume(struct platform_device *dev)$/;"	f	file:
FDVT_suspend	mach/mt6795/camera_fdvt.c	/^static int FDVT_suspend(struct platform_device *dev, pm_message_t state)$/;"	f	file:
FD_FNUM_0	mach/mt6795/camera_fdvt.c	141;"	d	file:
FD_FNUM_1	mach/mt6795/camera_fdvt.c	142;"	d	file:
FD_FNUM_2	mach/mt6795/camera_fdvt.c	143;"	d	file:
FD_FNUM_3	mach/mt6795/camera_fdvt.c	144;"	d	file:
FEATURE_CONN_MD_EXP_EN	mach/mt6795/include/mach/ccci_config.h	33;"	d
FEATURE_GET_MD_ADC_NUM	mach/mt6795/include/mach/ccci_config.h	14;"	d
FEATURE_GET_MD_ADC_VAL	mach/mt6795/include/mach/ccci_config.h	15;"	d
FEATURE_GET_MD_EINT_ATTR	mach/mt6795/include/mach/ccci_config.h	18;"	d
FEATURE_GET_MD_GPIO_NUM	mach/mt6795/include/mach/ccci_config.h	7;"	d
FEATURE_GET_MD_GPIO_VAL	mach/mt6795/include/mach/ccci_config.h	8;"	d
FEATURE_GET_MD_PMIC_ADC_NUM	mach/mt6795/include/mach/ccci_config.h	11;"	d
FEATURE_GET_MD_PMIC_ADC_VAL	mach/mt6795/include/mach/ccci_config.h	12;"	d
FEATURE_NOT_EXIST	dual_ccci/include/ccci_common.h	/^    FEATURE_NOT_EXIST = 0,$/;"	e	enum:__anon372
FEATURE_NOT_SUPPORT	dual_ccci/include/ccci_common.h	/^    FEATURE_NOT_SUPPORT,$/;"	e	enum:__anon372
FEATURE_PARTIALLY_SUPPORT	dual_ccci/include/ccci_common.h	/^    FEATURE_PARTIALLY_SUPPORT,$/;"	e	enum:__anon372
FEATURE_PM_IPO_H	mach/mt6795/include/mach/ccci_config.h	19;"	d
FEATURE_POLL_MD_EN	mach/mt6795/include/mach/ccci_config.h	21;"	d
FEATURE_RF_CLK_BUF	mach/mt6795/include/mach/ccci_config.h	38;"	d
FEATURE_SEQ_CHECK_EN	mach/mt6795/include/mach/ccci_config.h	20;"	d
FEATURE_SUPPORT	dual_ccci/include/ccci_common.h	/^    FEATURE_SUPPORT,$/;"	e	enum:__anon372
FEATURE_USING_4G_MEMORY_API	mach/mt6795/include/mach/ccci_config.h	36;"	d
FEA_INIT01	mach/mt6795/mt_ptp.c	/^	FEA_INIT01	= BIT(PTP_PHASE_INIT01),$/;"	e	enum:ptp_features	file:
FEA_INIT01	mach/mt6795/mt_ptp_64.c	/^	FEA_INIT01	= BIT(PTP_PHASE_INIT01),$/;"	e	enum:ptp_features	file:
FEA_INIT02	mach/mt6795/mt_ptp.c	/^	FEA_INIT02	= BIT(PTP_PHASE_INIT02),$/;"	e	enum:ptp_features	file:
FEA_INIT02	mach/mt6795/mt_ptp_64.c	/^	FEA_INIT02	= BIT(PTP_PHASE_INIT02),$/;"	e	enum:ptp_features	file:
FEA_MON	mach/mt6795/mt_ptp.c	/^	FEA_MON		= BIT(PTP_PHASE_MON),$/;"	e	enum:ptp_features	file:
FEA_MON	mach/mt6795/mt_ptp_64.c	/^	FEA_MON		= BIT(PTP_PHASE_MON),$/;"	e	enum:ptp_features	file:
FE_FNUM_0	mach/mt6795/camera_fdvt.c	149;"	d	file:
FE_FNUM_1	mach/mt6795/camera_fdvt.c	150;"	d	file:
FE_FNUM_2	mach/mt6795/camera_fdvt.c	151;"	d	file:
FE_FNUM_3	mach/mt6795/camera_fdvt.c	152;"	d	file:
FG_METER_RESISTANCE	mach/mt6795/hiau_ml/power/cust_battery_meter.h	30;"	d
FG_METER_RESISTANCE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	30;"	d
FG_VBAT_AVERAGE_SIZE	mach/mt6795/hiau_ml/power/cust_battery_meter.h	62;"	d
FG_VBAT_AVERAGE_SIZE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	62;"	d
FHCTL_BASE	mach/mt6795/include/mach/mt_reg_base.h	110;"	d
FHCTL_CHANGE_FREQ	mach/mt6795/mt_cpufreq.c	107;"	d	file:
FHTAG	mach/mt6795/include/mach/mt_freqhopping.h	13;"	d
FH_ARMCA15_PLLID	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_ARMCA15_PLLID   = 1,$/;"	e	enum:FH_PLL_ID
FH_ARMCA7_PLLID	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_ARMCA7_PLLID	= FH_MIN_PLLID,$/;"	e	enum:FH_PLL_ID
FH_CMD	mach/mt6795/include/mach/mt_freqhopping.h	/^enum FH_CMD{$/;"	g
FH_CMD_DISABLE	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_CMD_DISABLE,$/;"	e	enum:FH_CMD
FH_CMD_DISABLE_USR_DEFINED	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_CMD_DISABLE_USR_DEFINED,$/;"	e	enum:FH_CMD
FH_CMD_ENABLE	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_CMD_ENABLE = 1,$/;"	e	enum:FH_CMD
FH_CMD_ENABLE_USR_DEFINED	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_CMD_ENABLE_USR_DEFINED,$/;"	e	enum:FH_CMD
FH_CMD_INTERNAL_MAX_CMD	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_CMD_INTERNAL_MAX_CMD$/;"	e	enum:FH_CMD
FH_FHCTLX_EN	mach/mt6795/mt_freqhopping.c	37;"	d	file:
FH_FHCTLX_PAUSE	mach/mt6795/mt_freqhopping.c	42;"	d	file:
FH_FHCTLX_PLL_CHG	mach/mt6795/mt_freqhopping.c	47;"	d	file:
FH_FHCTLX_PLL_DDS	mach/mt6795/mt_freqhopping.c	48;"	d	file:
FH_FHCTLX_PLL_ORG	mach/mt6795/mt_freqhopping.c	41;"	d	file:
FH_FHCTLX_PLL_TGL_ORG	mach/mt6795/mt_freqhopping.c	40;"	d	file:
FH_FHCTLX_PRD	mach/mt6795/mt_freqhopping.c	43;"	d	file:
FH_FHCTLX_SRHMODE	mach/mt6795/mt_freqhopping.c	33;"	d	file:
FH_FHCTLX_STATE	mach/mt6795/mt_freqhopping.c	46;"	d	file:
FH_FH_DISABLE	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_FH_DISABLE = 0,$/;"	e	enum:FH_FH_STATUS
FH_FH_ENABLE_DFH	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_FH_ENABLE_DFH,$/;"	e	enum:FH_FH_STATUS
FH_FH_ENABLE_DVFS	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_FH_ENABLE_DVFS,$/;"	e	enum:FH_FH_STATUS
FH_FH_ENABLE_SSC	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_FH_ENABLE_SSC,$/;"	e	enum:FH_FH_STATUS
FH_FH_STATUS	mach/mt6795/include/mach/mt_freqhopping.h	/^enum FH_FH_STATUS{$/;"	g
FH_FRDDSX_DNLMT	mach/mt6795/mt_freqhopping.c	38;"	d	file:
FH_FRDDSX_EN	mach/mt6795/mt_freqhopping.c	36;"	d	file:
FH_FRDDSX_PRD	mach/mt6795/mt_freqhopping.c	45;"	d	file:
FH_FRDDSX_UPLMT	mach/mt6795/mt_freqhopping.c	39;"	d	file:
FH_MAIN_PLLID	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_MAIN_PLLID      = 2,    \/\/hf_faxi_ck = mainpll\/4$/;"	e	enum:FH_PLL_ID
FH_MAX_PLLID	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_MAX_PLLID       = FH_VCODEC_PLLID,$/;"	e	enum:FH_PLL_ID
FH_MIN_PLLID	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_MIN_PLLID = 0,$/;"	e	enum:FH_PLL_ID
FH_MM_PLLID	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_MM_PLLID        = 5,    \/\/hf_fmfg_ck = MMPLL(455MHz)$/;"	e	enum:FH_PLL_ID
FH_MSDC_PLLID	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_MSDC_PLLID      = 4,    \/\/hf_fmsdc30_1_ck = MSDCPLL\/4$/;"	e	enum:FH_PLL_ID
FH_MSG	mach/mt6795/include/mach/mt_freqhopping.h	18;"	d
FH_MSG	mach/mt6795/include/mach/mt_freqhopping.h	27;"	d
FH_MSG	mach/mt6795/include/mach/mt_freqhopping.h	33;"	d
FH_MSG_DEBUG	mach/mt6795/include/mach/mt_freqhopping.h	24;"	d
FH_MSG_DEBUG	mach/mt6795/include/mach/mt_freqhopping.h	40;"	d
FH_M_PLLID	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_M_PLLID         = 3,    \/\/??$/;"	e	enum:FH_PLL_ID
FH_PLL_DISABLE	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_PLL_DISABLE = 0,$/;"	e	enum:FH_PLL_STATUS
FH_PLL_ENABLE	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_PLL_ENABLE = 1$/;"	e	enum:FH_PLL_STATUS
FH_PLL_ID	mach/mt6795/include/mach/mt_freqhopping.h	/^enum FH_PLL_ID {$/;"	g
FH_PLL_NUM	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_PLL_NUM$/;"	e	enum:FH_PLL_ID
FH_PLL_STATUS	mach/mt6795/include/mach/mt_freqhopping.h	/^enum FH_PLL_STATUS{$/;"	g
FH_SFSTRX_BP	mach/mt6795/mt_freqhopping.c	34;"	d	file:
FH_SFSTRX_EN	mach/mt6795/mt_freqhopping.c	35;"	d	file:
FH_SFSTRX_PRD	mach/mt6795/mt_freqhopping.c	44;"	d	file:
FH_TVD_PLLID	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_TVD_PLLID       = 7,    \/\/hf_dpi0_ck = TVDPLL\/2 = 297$/;"	e	enum:FH_PLL_ID
FH_VCODEC_PLLID	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_VCODEC_PLLID    = 8,    \/\/hf_fvdec_ck = VCODECPLL$/;"	e	enum:FH_PLL_ID
FH_VENC_PLLID	mach/mt6795/include/mach/mt_freqhopping.h	/^ FH_VENC_PLLID      = 6,    \/\/hf_fcci400_ck = VENCPLL$/;"	e	enum:FH_PLL_ID
FIFOE	uart/mt6795/platform_uart.h	/^	u32 FIFOE:2;$/;"	m	struct:__anon523
FIFO_RD_EMPTY	mach/mt6795/include/mach/mtk_nand.h	189;"	d
FIFO_RD_FULL	mach/mt6795/include/mach/mtk_nand.h	190;"	d
FIFO_RD_REMAIN	mach/mt6795/include/mach/mtk_nand.h	193;"	d
FIFO_WR_EMPTY	mach/mt6795/include/mach/mtk_nand.h	192;"	d
FIFO_WR_FULL	mach/mt6795/include/mach/mtk_nand.h	191;"	d
FIFO_WR_REMAIN	mach/mt6795/include/mach/mtk_nand.h	194;"	d
FIQ_DBG_SGI	mach/mt6795/include/mach/irqs.h	9;"	d
FIQ_DEBUGGER_BREAK_CH	uart/mt6795/platform_fiq_debugger.c	20;"	d	file:
FIQ_SMP_CALL_SGI	mach/mt6795/include/mach/irqs.h	8;"	d
FIQ_START	mach/mt6795/include/mach/irqs.h	6;"	d
FIRST_PENDING	dual_ccci/ccci_logical.c	11;"	d	file:
FIXED_TBAT_25	mach/mt6795/hiau_ml/power/cust_battery_meter.h	71;"	d
FIXED_TBAT_25	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	71;"	d
FIXME	mach/mt6795/mt_cpufreq.c	85;"	d	file:
FLASHLESS_FLASH_WORKROUND	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	140;"	d
FLASHLESS_FLASH_WORKROUND	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	140;"	d
FLOAT	mach/mt6795/include/mach/mt_typedefs.h	/^typedef float           FLOAT;$/;"	t
FLYING	eccci/ccci_core.h	/^	FLYING,$/;"	e	enum:__anon443
FORBIDDEN	mach/mt6795/include/mach/emi_mpu.h	41;"	d
FORBIDDEN	mach/mt6795/include/mach/mt_emi_mpu.h	33;"	d
FORCE_CPU_OFF_DELAYED_WORK_TIME	mach/mt6795/mt_hotplug_mechanism.c	37;"	d	file:
FORCE_CPU_OFF_WAKE_LOCK_TIME	mach/mt6795/mt_hotplug_mechanism.c	38;"	d	file:
FORCE_SHIFT	mach/mt6795/include/mach/hotplug.h	87;"	d
FORMAL_DL_FLOW_CONTROL	eemcs/lte_df_main.h	15;"	d
FORMAL_DL_FLOW_CONTROL_TEST	eemcs/lte_df_main.h	16;"	d
FORMAT_BEF_WRITE	mach/mt6795/include/mach/kdump_sdhc.h	/^    FORMAT_BEF_WRITE = 1$/;"	e	enum:__anon174
FORMAT_LONG	aee/common/reboot-reason.c	206;"	d	file:
FORMAT_LONG	aee/common/reboot-reason.c	208;"	d	file:
FRAME_CONTINUOUS	dual_ccci/include/ccmni_pfp.h	/^    FRAME_CONTINUOUS,    $/;"	e	enum:frame_flag_t
FRAME_END	dual_ccci/include/ccmni_pfp.h	/^    FRAME_END    $/;"	e	enum:frame_flag_t
FRAME_START	dual_ccci/include/ccmni_pfp.h	/^    FRAME_START = 0,$/;"	e	enum:frame_flag_t
FREE	eccci/ccci_core.h	/^	FREE, $/;"	e	enum:__anon445
FREE_COOKED_DATA_BUF_SIZE	dual_ccci/include/ccmni_pfp.h	30;"	d
FREE_RAW_DATA_BUF_SIZE	dual_ccci/include/ccmni_pfp.h	29;"	d
FREQPCT0	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned char FREQPCT0;$/;"	m	struct:__anon97
FREQPCT1	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned char FREQPCT1;$/;"	m	struct:__anon97
FREQPCT2	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned char FREQPCT2;$/;"	m	struct:__anon97
FREQPCT3	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned char FREQPCT3;$/;"	m	struct:__anon97
FREQPCT4	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned char FREQPCT4;$/;"	m	struct:__anon97
FREQPCT5	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned char FREQPCT5;$/;"	m	struct:__anon97
FREQPCT6	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned char FREQPCT6;$/;"	m	struct:__anon97
FREQPCT7	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned char FREQPCT7;$/;"	m	struct:__anon97
FREQREG_SIZE	mach/mt6795/mt_dramc.c	62;"	d	file:
FREQREG_SIZE	mach/mt6795/mt_dramc_64.c	62;"	d	file:
FREQ_HOPPING_TEST	mach/mt6795/include/mach/mt_dramc.h	37;"	d
FREQ_INVALID	mach/mt6795/include/mach/mt_vcore_dvfs.h	16;"	d
FS	masp/asf/core/alg_aes_so.c	/^static uchar FS[T_SZ];$/;"	v	file:
FSUTILS_INTER_H	masp/asf/asf_inc/sec_fsutil_inter.h	2;"	d
FS_ABORTED_ERROR	eemcs/eemcs_fs_ut.c	160;"	d	file:
FS_ACCESS_DENIED	eemcs/eemcs_fs_ut.c	129;"	d	file:
FS_ADDRESS_MARK_NOT_FOUND	eemcs/eemcs_fs_ut.c	141;"	d	file:
FS_APP_QUOTA_FULL	eemcs/eemcs_fs_ut.c	163;"	d	file:
FS_ATTR_CONFLICT	eemcs/eemcs_fs_ut.c	153;"	d	file:
FS_BAD_DIR_ENTRY	eemcs/eemcs_fs_ut.c	152;"	d	file:
FS_BAD_SECTOR	eemcs/eemcs_fs_ut.c	137;"	d	file:
FS_CACHE_DATA	eemcs/eemcs_fs_ut.c	102;"	d	file:
FS_CCCI_API_RESP_ID	eemcs/eemcs_fs_ut.c	60;"	d	file:
FS_CCCI_EXCEPT_MAX_RETRY	eemcs/eemcs_fs_ut.c	53;"	d	file:
FS_CCCI_LV_STRUC	eemcs/eemcs_fs_ut.c	/^typedef struct FS_CCCI_LV_STRUC {$/;"	s	file:
FS_CCCI_LV_T	eemcs/eemcs_fs_ut.c	/^} FS_CCCI_LV_T;$/;"	t	typeref:struct:FS_CCCI_LV_STRUC	file:
FS_CCCI_MAX_ARG_NUM	eemcs/eemcs_fs_ut.c	56;"	d	file:
FS_CCCI_MAX_BUF_SIZE	eemcs/eemcs_fs_ut.c	59;"	d	file:
FS_CCCI_MAX_DATA_REQUEST	eemcs/eemcs_fs_ut.c	57;"	d	file:
FS_CCCI_MAX_RETRY	eemcs/eemcs_fs_ut.c	54;"	d	file:
FS_CCCI_OP_CLEARDISKFLAG	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_CLEARDISKFLAG,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_CLOSE	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_CLOSE,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_CLOSEALL	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_CLOSEALL,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_COUNT	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_COUNT,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_CREATEDIR	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_CREATEDIR,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_DELETE	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_DELETE,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_FINDCLOSE	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_FINDCLOSE,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_FINDFIRST	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_FINDFIRST,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_FINDNEXT	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_FINDNEXT,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_GETATTRIBUTES	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_GETATTRIBUTES,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_GETCLUSTERSIZE	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_GETCLUSTERSIZE,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_GETDISKINFO	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_GETDISKINFO,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_GETDRIVE	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_GETDRIVE,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_GETFILESIZE	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_GETFILESIZE,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_GETFOLDERSIZE	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_GETFOLDERSIZE,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_ID_T	eemcs/eemcs_fs_ut.c	/^} FS_CCCI_OP_ID_T;$/;"	t	typeref:enum:__anon325	file:
FS_CCCI_OP_LOCKFAT	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_LOCKFAT,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_MOVE	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_MOVE,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_OPEN	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_OPEN = 0x1001,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_OPENHINT	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_OPENHINT,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_OTPLOCK	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_OTPLOCK,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_OTPQUERYLENGTH	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_OTPQUERYLENGTH,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_OTPREAD	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_OTPREAD,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_OTPWRITE	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_OTPWRITE,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_PEEK	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_PEEK = 0,  \/\/ peek the content in FS_REQ_BUF$/;"	e	enum:__anon325	file:
FS_CCCI_OP_READ	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_READ,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_REMOVEDIR	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_REMOVEDIR,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_RENAME	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_RENAME,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_REPEAT_END	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_REPEAT_END,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_REPEAT_START	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_REPEAT_START,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_RESTORE	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_RESTORE = 0x1021,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_SEEK	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_SEEK,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_SETDISKFLAG	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_SETDISKFLAG,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_SHUTDOWN	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_SHUTDOWN,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_UNLOCKALL	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_UNLOCKALL,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_WRITE	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_WRITE,$/;"	e	enum:__anon325	file:
FS_CCCI_OP_XDELETE	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_OP_XDELETE,$/;"	e	enum:__anon325	file:
FS_CCCI_REQ_BUFFER_NUM	eemcs/eemcs_fs_ut.c	55;"	d	file:
FS_CHECKDISK_RETRY	eemcs/eemcs_fs_ut.c	154;"	d	file:
FS_COMMITTED	eemcs/eemcs_fs_ut.c	101;"	d	file:
FS_CORRUPTED_PARTITION_TABLE	eemcs/eemcs_fs_ut.c	126;"	d	file:
FS_COUNT_IN_BYTE	eemcs/eemcs_fs_ut.c	109;"	d	file:
FS_COUNT_IN_CLUSTER	eemcs/eemcs_fs_ut.c	110;"	d	file:
FS_CRC_ERROR	eemcs/eemcs_fs_ut.c	145;"	d	file:
FS_CREATE	eemcs/eemcs_fs_ut.c	99;"	d	file:
FS_CREATE_ALWAYS	eemcs/eemcs_fs_ut.c	100;"	d	file:
FS_ConvCsToWcs	eemcs/eemcs_fs_ut.c	/^static int FS_ConvCsToWcs(const char* strSrc, wchar_t* strDst, unsigned int src_length)$/;"	f	file:
FS_ConvWcsToCs	eemcs/eemcs_fs_ut.c	/^static int FS_ConvWcsToCs(const wchar_t* strScr, char* strDst, unsigned int src_length)$/;"	f	file:
FS_DATA_ERROR	eemcs/eemcs_fs_ut.c	138;"	d	file:
FS_DEVICE_BUSY	eemcs/eemcs_fs_ut.c	159;"	d	file:
FS_DEVICE_EXPORTED_ERROR	eemcs/eemcs_fs_ut.c	165;"	d	file:
FS_DEVICE_RESOURCE_ERROR	eemcs/eemcs_fs_ut.c	146;"	d	file:
FS_DEV_NUM	dual_ccci/include/ccci_cfg.h	36;"	d
FS_DIRCACHE_EXPIRED	eemcs/eemcs_fs_ut.c	167;"	d	file:
FS_DIR_TYPE	eemcs/eemcs_fs_ut.c	90;"	d	file:
FS_DISK_FRAGMENT	eemcs/eemcs_fs_ut.c	166;"	d	file:
FS_DISK_FULL	eemcs/eemcs_fs_ut.c	135;"	d	file:
FS_DMA_OVERRUN	eemcs/eemcs_fs_ut.c	144;"	d	file:
FS_DOSDirEntry	eemcs/eemcs_fs_ut.c	/^} FS_DOSDirEntry;$/;"	t	typeref:struct:__anon324	file:
FS_DRIVE_I_SYSTEM	eemcs/eemcs_fs_ut.c	78;"	d	file:
FS_DRIVE_I_SYSTEM_DSP	eemcs/eemcs_fs_ut.c	83;"	d	file:
FS_DRIVE_NOT_FOUND	eemcs/eemcs_fs_ut.c	117;"	d	file:
FS_DRIVE_NOT_READY	eemcs/eemcs_fs_ut.c	142;"	d	file:
FS_DRIVE_V_EXTERNAL	eemcs/eemcs_fs_ut.c	81;"	d	file:
FS_DRIVE_V_NORMAL	eemcs/eemcs_fs_ut.c	79;"	d	file:
FS_DRIVE_V_REMOVABLE	eemcs/eemcs_fs_ut.c	80;"	d	file:
FS_DRIVE_V_SIMPLUS	eemcs/eemcs_fs_ut.c	82;"	d	file:
FS_DSP_ROOT_DIR	eemcs/eemcs_fs_ut.c	65;"	d	file:
FS_ERROR_RESERVED	dual_ccci/include/ccci_rpc.h	72;"	d
FS_ERROR_RESERVED	eccci/port_kernel.h	174;"	d
FS_ERROR_RESERVED	eemcs/eemcs_fs_ut.c	114;"	d	file:
FS_ERROR_RESERVED	eemcs/eemcs_rpc.h	120;"	d
FS_EXTERNAL_DEVICE_NOT_PRESENT	eemcs/eemcs_fs_ut.c	177;"	d	file:
FS_FAIL_GET_MEM	eemcs/eemcs_fs_ut.c	157;"	d	file:
FS_FAT_ALLOC_ERROR	eemcs/eemcs_fs_ut.c	133;"	d	file:
FS_FDM_FORMAT_ERROR	eemcs/eemcs_fs_ut.c	188;"	d	file:
FS_FDM_VERSION_MISMATCH	eemcs/eemcs_fs_ut.c	186;"	d	file:
FS_FILE_EXISTS	eemcs/eemcs_fs_ut.c	149;"	d	file:
FS_FILE_NOT_FOUND	eemcs/eemcs_fs_ut.c	122;"	d	file:
FS_FILE_TOO_LARGE	eemcs/eemcs_fs_ut.c	151;"	d	file:
FS_FILE_TYPE	eemcs/eemcs_fs_ut.c	89;"	d	file:
FS_FLASH_ERASE_BUSY	eemcs/eemcs_fs_ut.c	181;"	d	file:
FS_FLASH_MOUNT_ERROR	eemcs/eemcs_fs_ut.c	180;"	d	file:
FS_FLASH_OTP_LOCK_ALREADY	eemcs/eemcs_fs_ut.c	187;"	d	file:
FS_FLASH_OTP_OVERSCOPE	eemcs/eemcs_fs_ut.c	184;"	d	file:
FS_FLASH_OTP_UNKNOWERR	eemcs/eemcs_fs_ut.c	183;"	d	file:
FS_FLASH_OTP_WRITEFAIL	eemcs/eemcs_fs_ut.c	185;"	d	file:
FS_FUNC_FAIL	dual_ccci/include/ccci_rpc.h	71;"	d
FS_FUNC_FAIL	eccci/port_kernel.h	173;"	d
FS_FUNC_FAIL	eemcs/eemcs_rpc.h	119;"	d
FS_GENERAL_FAILURE	eemcs/eemcs_fs_ut.c	131;"	d	file:
FS_HIGH_LEVEL_FORMAT_ERROR	eemcs/eemcs_fs_ut.c	178;"	d	file:
FS_INTERRUPT_BY_SIGNAL	eemcs/eemcs_fs_ut.c	194;"	d	file:
FS_INVALID_FILENAME	eemcs/eemcs_fs_ut.c	116;"	d	file:
FS_INVALID_FILE_HANDLE	eemcs/eemcs_fs_ut.c	123;"	d	file:
FS_INVALID_FILE_POS	eemcs/eemcs_fs_ut.c	128;"	d	file:
FS_INVALID_FILE_SYSTEM	eemcs/eemcs_fs_ut.c	121;"	d	file:
FS_INVALID_SECTOR_SIZE	eemcs/eemcs_fs_ut.c	147;"	d	file:
FS_LACK_OF_PROTECTION_SPACE	eemcs/eemcs_fs_ut.c	155;"	d	file:
FS_LAZY_DATA	eemcs/eemcs_fs_ut.c	103;"	d	file:
FS_LOCK_MUTEX_FAIL	eemcs/eemcs_fs_ut.c	190;"	d	file:
FS_LONG_FILE_POS	eemcs/eemcs_fs_ut.c	150;"	d	file:
FS_MEDIA_CHANGED	eemcs/eemcs_fs_ut.c	139;"	d	file:
FS_MEM_OVERFLOW	dual_ccci/include/ccci_rpc.h	73;"	d
FS_MEM_OVERFLOW	eccci/port_kernel.h	175;"	d
FS_MEM_OVERFLOW	eemcs/eemcs_rpc.h	121;"	d
FS_MOVE_COPY	eemcs/eemcs_fs_ut.c	86;"	d	file:
FS_MOVE_KILL	eemcs/eemcs_fs_ut.c	87;"	d	file:
FS_MSDC_DISCARD_SECTOR_ERROR	eemcs/eemcs_fs_ut.c	173;"	d	file:
FS_MSDC_MOUNT_ERROR	eemcs/eemcs_fs_ut.c	170;"	d	file:
FS_MSDC_NOT_PRESENT	eemcs/eemcs_fs_ut.c	175;"	d	file:
FS_MSDC_PRESENT_NOT_READY	eemcs/eemcs_fs_ut.c	174;"	d	file:
FS_MSDC_READ_SECTOR_ERROR	eemcs/eemcs_fs_ut.c	171;"	d	file:
FS_MSDC_WRITE_SECTOR_ERROR	eemcs/eemcs_fs_ut.c	172;"	d	file:
FS_NAND_DEVICE_NOT_SUPPORTED	eemcs/eemcs_fs_ut.c	182;"	d	file:
FS_NONBLOCK_MODE	eemcs/eemcs_fs_ut.c	104;"	d	file:
FS_NO_ALT_DRIVE	eemcs/eemcs_fs_ut.c	76;"	d	file:
FS_NO_ERROR	dual_ccci/include/ccci_rpc.h	66;"	d
FS_NO_ERROR	eccci/port_kernel.h	168;"	d
FS_NO_ERROR	eemcs/eemcs_fs_ut.c	113;"	d	file:
FS_NO_ERROR	eemcs/eemcs_rpc.h	114;"	d
FS_NO_FEATURE	dual_ccci/include/ccci_rpc.h	69;"	d
FS_NO_FEATURE	eccci/port_kernel.h	171;"	d
FS_NO_FEATURE	eemcs/eemcs_rpc.h	117;"	d
FS_NO_MATCH	dual_ccci/include/ccci_rpc.h	70;"	d
FS_NO_MATCH	eccci/port_kernel.h	172;"	d
FS_NO_MATCH	eemcs/eemcs_rpc.h	118;"	d
FS_NO_MORE_FILES	eemcs/eemcs_fs_ut.c	119;"	d	file:
FS_NO_NONBLOCKMODE	eemcs/eemcs_fs_ut.c	191;"	d	file:
FS_NO_OP	dual_ccci/include/ccci_rpc.h	67;"	d
FS_NO_OP	eccci/port_kernel.h	169;"	d
FS_NO_OP	eemcs/eemcs_rpc.h	115;"	d
FS_NO_PROTECTIONMODE	eemcs/eemcs_fs_ut.c	192;"	d	file:
FS_ONLY_ALT_SERIAL	eemcs/eemcs_fs_ut.c	77;"	d	file:
FS_OPEN_DIR	eemcs/eemcs_fs_ut.c	98;"	d	file:
FS_OPEN_NO_DIR	eemcs/eemcs_fs_ut.c	97;"	d	file:
FS_OPEN_SHARED	eemcs/eemcs_fs_ut.c	96;"	d	file:
FS_OUT_OF_BUFFERS	eemcs/eemcs_fs_ut.c	148;"	d	file:
FS_PARAM_ERROR	dual_ccci/include/ccci_rpc.h	68;"	d
FS_PARAM_ERROR	eccci/port_kernel.h	170;"	d
FS_PARAM_ERROR	eemcs/eemcs_fs_ut.c	115;"	d	file:
FS_PARAM_ERROR	eemcs/eemcs_rpc.h	116;"	d
FS_PATH_NOT_FOUND	eemcs/eemcs_fs_ut.c	132;"	d	file:
FS_PATH_OVER_LEN_ERROR	eemcs/eemcs_fs_ut.c	162;"	d	file:
FS_PROTECTION_MODE	eemcs/eemcs_fs_ut.c	105;"	d	file:
FS_QMAX_NO_LIMIT	eemcs/eemcs_fs_ut.c	108;"	d	file:
FS_QUOTA_OVER_DISK_SPACE	eemcs/eemcs_fs_ut.c	161;"	d	file:
FS_QUOTA_USAGE_WARNING	eemcs/eemcs_fs_ut.c	168;"	d	file:
FS_READ_ONLY	eemcs/eemcs_fs_ut.c	95;"	d	file:
FS_READ_ONLY_ERROR	eemcs/eemcs_fs_ut.c	158;"	d	file:
FS_READ_WRITE	eemcs/eemcs_fs_ut.c	94;"	d	file:
FS_RECURSIVE_TYPE	eemcs/eemcs_fs_ut.c	91;"	d	file:
FS_REQ_BUF	eemcs/eemcs_fs_ut.c	/^    FS_STREAMBUFFER FS_REQ_BUF[FS_CCCI_REQ_BUFFER_NUM];$/;"	m	struct:EEMCS_FS_UT_SET_st	file:
FS_ROOT_DIR	eemcs/eemcs_fs_ut.c	64;"	d	file:
FS_ROOT_DIR_FULL	eemcs/eemcs_fs_ut.c	134;"	d	file:
FS_SECRO_PATH	masp/asf/asf_inc/sec_secroimg.h	10;"	d
FS_SECTOR_NOT_FOUND	eemcs/eemcs_fs_ut.c	140;"	d	file:
FS_STREAMBUFFER	eemcs/eemcs_fs_ut.c	/^} FS_STREAMBUFFER;$/;"	t	typeref:struct:FS_STREAMBUFFER_st	file:
FS_STREAMBUFFER_st	eemcs/eemcs_fs_ut.c	/^typedef struct FS_STREAMBUFFER_st {$/;"	s	file:
FS_STRING_BUFFER_TOO_SAMLL	eemcs/eemcs_fs_ut.c	130;"	d	file:
FS_SYSTEM_CRASH	eemcs/eemcs_fs_ut.c	156;"	d	file:
FS_TIMEOUT	eemcs/eemcs_fs_ut.c	136;"	d	file:
FS_TOO_MANY_DRIVES	eemcs/eemcs_fs_ut.c	127;"	d	file:
FS_TOO_MANY_FILES	eemcs/eemcs_fs_ut.c	118;"	d	file:
FS_UNSUPPORTED_DEVICE	eemcs/eemcs_fs_ut.c	124;"	d	file:
FS_UNSUPPORTED_DRIVER_FUNCTION	eemcs/eemcs_fs_ut.c	125;"	d	file:
FS_UT_10K_FILE	eemcs/eemcs_fs_ut.c	227;"	d	file:
FS_UT_12K_FILE	eemcs/eemcs_fs_ut.c	228;"	d	file:
FS_UT_14K_FILE	eemcs/eemcs_fs_ut.c	229;"	d	file:
FS_UT_16K_FILE	eemcs/eemcs_fs_ut.c	230;"	d	file:
FS_UT_1K_FILE	eemcs/eemcs_fs_ut.c	222;"	d	file:
FS_UT_2K_FILE	eemcs/eemcs_fs_ut.c	223;"	d	file:
FS_UT_4K_FILE	eemcs/eemcs_fs_ut.c	224;"	d	file:
FS_UT_6K_FILE	eemcs/eemcs_fs_ut.c	225;"	d	file:
FS_UT_8K_FILE	eemcs/eemcs_fs_ut.c	226;"	d	file:
FS_UT_PORT_INDEX	eemcs/eemcs_fs_ut.c	231;"	d	file:
FS_UT_TEST_FILE_DIR	eemcs/eemcs_fs_ut.c	221;"	d	file:
FS_VF_MAP_ERROR	eemcs/eemcs_fs_ut.c	164;"	d	file:
FS_WRITE_PROTECTION	eemcs/eemcs_fs_ut.c	143;"	d	file:
FS_WRONG_MEDIA	eemcs/eemcs_fs_ut.c	120;"	d	file:
FS_WcsLen	eemcs/eemcs_fs_ut.c	/^static int FS_WcsLen(const wchar_t *str)$/;"	f	file:
FT0	masp/asf/core/alg_aes_so.c	/^static ulong FT0[T_SZ]; $/;"	v	file:
FT1	masp/asf/core/alg_aes_so.c	/^static ulong FT1[T_SZ]; $/;"	v	file:
FT2	masp/asf/core/alg_aes_so.c	/^static ulong FT2[T_SZ]; $/;"	v	file:
FT3	masp/asf/core/alg_aes_so.c	/^static ulong FT3[T_SZ]; $/;"	v	file:
FUNC	mach/mt6795/swsusp.S	/^#define	FUNC(x) \\$/;"	d
FUNC_CODE_EFUSE_INDEX	mach/mt6795/mt_cpufreq_64.c	243;"	d	file:
FUNC_END	mach/mt6795/swsusp.S	/^#define	FUNC_END(x) \\$/;"	d
FUNC_ENTER	mach/mt6795/mt_cpufreq.c	216;"	d	file:
FUNC_ENTER	mach/mt6795/mt_cpufreq.c	219;"	d	file:
FUNC_ENTER	mach/mt6795/mt_cpufreq_64.c	194;"	d	file:
FUNC_ENTER	mach/mt6795/mt_cpufreq_64.c	197;"	d	file:
FUNC_ENTER	mach/mt6795/mt_cpufreq_tlp.c	32;"	d	file:
FUNC_ENTER	mach/mt6795/mt_ptp.c	2446;"	d	file:
FUNC_ENTER	mach/mt6795/mt_ptp.c	2449;"	d	file:
FUNC_ENTER	mach/mt6795/mt_ptp_64.c	2531;"	d	file:
FUNC_ENTER	mach/mt6795/mt_ptp_64.c	2534;"	d	file:
FUNC_EXIT	mach/mt6795/mt_cpufreq.c	217;"	d	file:
FUNC_EXIT	mach/mt6795/mt_cpufreq.c	220;"	d	file:
FUNC_EXIT	mach/mt6795/mt_cpufreq_64.c	195;"	d	file:
FUNC_EXIT	mach/mt6795/mt_cpufreq_64.c	198;"	d	file:
FUNC_EXIT	mach/mt6795/mt_cpufreq_tlp.c	33;"	d	file:
FUNC_EXIT	mach/mt6795/mt_ptp.c	2447;"	d	file:
FUNC_EXIT	mach/mt6795/mt_ptp.c	2450;"	d	file:
FUNC_EXIT	mach/mt6795/mt_ptp_64.c	2532;"	d	file:
FUNC_EXIT	mach/mt6795/mt_ptp_64.c	2535;"	d	file:
FUNC_LV_API	mach/mt6795/mt_cpufreq.c	209;"	d	file:
FUNC_LV_API	mach/mt6795/mt_cpufreq_64.c	186;"	d	file:
FUNC_LV_API	mach/mt6795/mt_golden_setting.c	106;"	d	file:
FUNC_LV_API	mach/mt6795/mt_ptp.c	2439;"	d	file:
FUNC_LV_API	mach/mt6795/mt_ptp_64.c	2524;"	d	file:
FUNC_LV_BODY	mach/mt6795/mt_golden_setting.c	108;"	d	file:
FUNC_LV_CPUFREQ	mach/mt6795/mt_cpufreq.c	208;"	d	file:
FUNC_LV_CPUFREQ	mach/mt6795/mt_cpufreq_64.c	185;"	d	file:
FUNC_LV_CPUFREQ	mach/mt6795/mt_ptp.c	2438;"	d	file:
FUNC_LV_CPUFREQ	mach/mt6795/mt_ptp_64.c	2523;"	d	file:
FUNC_LV_DONT_CARE	mach/mt6795/mt_golden_setting.c	111;"	d	file:
FUNC_LV_HELP	mach/mt6795/mt_cpufreq.c	211;"	d	file:
FUNC_LV_HELP	mach/mt6795/mt_cpufreq_64.c	188;"	d	file:
FUNC_LV_HELP	mach/mt6795/mt_ptp.c	2441;"	d	file:
FUNC_LV_HELP	mach/mt6795/mt_ptp_64.c	2526;"	d	file:
FUNC_LV_LOCAL	mach/mt6795/mt_cpufreq.c	210;"	d	file:
FUNC_LV_LOCAL	mach/mt6795/mt_cpufreq_64.c	187;"	d	file:
FUNC_LV_LOCAL	mach/mt6795/mt_ptp.c	2440;"	d	file:
FUNC_LV_LOCAL	mach/mt6795/mt_ptp_64.c	2525;"	d	file:
FUNC_LV_LOCKED	mach/mt6795/mt_golden_setting.c	107;"	d	file:
FUNC_LV_MASK	mach/mt6795/mt_golden_setting.c	113;"	d	file:
FUNC_LV_MODULE	mach/mt6795/mt_cpufreq.c	207;"	d	file:
FUNC_LV_MODULE	mach/mt6795/mt_cpufreq_64.c	184;"	d	file:
FUNC_LV_MODULE	mach/mt6795/mt_ptp.c	2437;"	d	file:
FUNC_LV_MODULE	mach/mt6795/mt_ptp_64.c	2522;"	d	file:
FUNC_LV_OP	mach/mt6795/mt_golden_setting.c	109;"	d	file:
FUNC_LV_REG_ACCESS	mach/mt6795/mt_golden_setting.c	110;"	d	file:
FUNC_NAME	eemcs/eemcs_debug.h	58;"	d
FW_INTR_En_Msk	eemcs/lte_dev_test_at.h	/^    kal_uint16	FW_INTR_En_Msk;$/;"	m	struct:_hifsdio_isr_en_mask
FW_INTR_Msk	eemcs/lte_dev_test_at.h	/^    FW_INTR_Msk,$/;"	e	enum:_hifsdio_isr_mask_code
FW_INTR_Status	eemcs/lte_dev_test_at.h	/^    kal_uint16	FW_INTR_Status;$/;"	m	struct:_hifsdio_isr_status
FW_RCNT_CTRL	mach/mt6795/camera_isp.c	/^} FW_RCNT_CTRL;$/;"	t	typeref:struct:_FW_RCNT_CTRL	file:
FaceDetecteConfig	mach/mt6795/camera_fdvt.c	/^void FaceDetecteConfig(void)$/;"	f
FileBuffer	mach/mt6795/include/mach/kdump_sdhc.h	/^	BYTE   FileBuffer[buf_size];	\/\/ File cluster cache, assume maximum cluster size is 64KB$/;"	m	struct:__anon178
FileHandler	mach/mt6795/include/mach/kdump_sdhc.h	/^} FileHandler;$/;"	t	typeref:struct:__anon178
FileName	eemcs/eemcs_fs_ut.c	/^        __packed char               FileName[8];$/;"	m	struct:__anon324	file:
FileShareMemBase	dual_ccci/include/ccci_md.h	/^    int FileShareMemBase;$/;"	m	struct:_modem_runtime
FileShareMemBase	eemcs/eemcs_md.h	/^    int FileShareMemBase;$/;"	m	struct:MODEM_RUNTIME_st
FileShareMemSize	dual_ccci/include/ccci_md.h	/^    int FileShareMemSize;$/;"	m	struct:_modem_runtime
FileShareMemSize	eemcs/eemcs_md.h	/^    int FileShareMemSize;$/;"	m	struct:MODEM_RUNTIME_st
FileSize	eemcs/eemcs_fs_ut.c	/^        __packed unsigned int       FileSize;$/;"	m	struct:__anon324	file:
FileSysType	mach/mt6795/include/mach/kdump_sdhc.h	/^    FATType	FileSysType;$/;"	m	struct:__anon175
FileSysType	mach/mt6795/include/mach/kdump_sdhc.h	/^typedef enum FileSysType $/;"	g
FileWriteType	mach/mt6795/include/mach/kdump_sdhc.h	/^}FileWriteType;$/;"	t	typeref:enum:__anon174
FindTaskByName	aee/aed/monitor_hang.c	/^static int FindTaskByName(char *name)$/;"	f	file:
FirstCluster	eemcs/eemcs_fs_ut.c	/^        __packed unsigned short     FirstCluster;$/;"	m	struct:__anon324	file:
FirstClusterHi	eemcs/eemcs_fs_ut.c	/^        __packed unsigned short     FirstClusterHi;$/;"	m	struct:__anon324	file:
Func	mach/mt6795/include/mach/camera_isp.h	/^    pIspCallback        Func;$/;"	m	struct:__anon202
GATED	eccci/ccci_core.h	/^	GATED, $/;"	e	enum:__anon431
GCE_BASE	mach/mt6795/include/mach/mt_reg_base.h	137;"	d
GCE_BASE	mach/mt6795/include/mach/mt_reg_base.h	167;"	d
GCPU_BASE	mach/mt6795/include/mach/mt_reg_base.h	131;"	d
GCPU_NS_BASE	mach/mt6795/include/mach/mt_reg_base.h	134;"	d
GDMA_1	mach/mt6795/include/mach/dma.h	/^    GDMA_1 = 0,$/;"	e	enum:__anon184
GDMA_2	mach/mt6795/include/mach/dma.h	/^    GDMA_2,$/;"	e	enum:__anon184
GDMA_ANY	mach/mt6795/include/mach/dma.h	/^    GDMA_ANY$/;"	e	enum:__anon184
GET_BITS_VAL	mach/mt6795/include/mach/mt_ptp2_64.h	71;"	d
GET_CLUSTER_DATA	mach/mt6795/mt_cpuidle.c	464;"	d	file:
GET_CLUSTER_DATA	mach/mt6795/mt_cpuidle64.c	471;"	d	file:
GET_CORE_DATA	mach/mt6795/mt_cpuidle.c	463;"	d	file:
GET_CORE_DATA	mach/mt6795/mt_cpuidle64.c	470;"	d	file:
GET_SYSTEM_DATA	mach/mt6795/mt_cpuidle.c	465;"	d	file:
GET_SYSTEM_DATA	mach/mt6795/mt_cpuidle64.c	472;"	d	file:
GF_IPV4	eccci/port_ipc.h	/^	GF_IPV4,$/;"	e	enum:__anon453
GF_IPV4V6	eccci/port_ipc.h	/^	GF_IPV4V6 = 0,$/;"	e	enum:__anon453
GF_IPV6	eccci/port_ipc.h	/^	GF_IPV6$/;"	e	enum:__anon453
GF_IP_TYPE	eccci/port_ipc.h	/^} GF_IP_TYPE;$/;"	t	typeref:enum:__anon453
GF_PORT_LIST_MAX	eccci/modem_cldma.c	2106;"	d	file:
GF_PORT_LIST_MAX	eccci/port_ipc.c	221;"	d	file:
GF_PROTOCOL_TYPE	eccci/port_ipc.h	/^} GF_PROTOCOL_TYPE;$/;"	t	typeref:enum:__anon454
GF_TCP	eccci/port_ipc.h	/^	GF_TCP = 6,$/;"	e	enum:__anon454
GF_UDP	eccci/port_ipc.h	/^	GF_UDP = 17$/;"	e	enum:__anon454
GF_USE_HTC_PORT_LIST	eccci/port_ipc.c	222;"	d	file:
GIC_CPU_BASE	mach/mt6795/mt_cpuidle.c	77;"	d	file:
GIC_CPU_BASE	mach/mt6795/mt_cpuidle.c	86;"	d	file:
GIC_CPU_BASE	mach/mt6795/mt_cpuidle64.c	106;"	d	file:
GIC_CPU_BASE	mach/mt6795/mt_cpuidle64.c	77;"	d	file:
GIC_CPU_BASE	mach/mt6795/mt_cpuidle64.c	95;"	d	file:
GIC_DIST_BASE	mach/mt6795/mt_cpuidle.c	78;"	d	file:
GIC_DIST_BASE	mach/mt6795/mt_cpuidle.c	87;"	d	file:
GIC_DIST_BASE	mach/mt6795/mt_cpuidle64.c	107;"	d	file:
GIC_DIST_BASE	mach/mt6795/mt_cpuidle64.c	78;"	d	file:
GIC_DIST_BASE	mach/mt6795/mt_cpuidle64.c	96;"	d	file:
GIC_DIST_PENDING_SET	uart/uart.c	2034;"	d	file:
GIC_NODE	mach/mt6795/mt_cpuidle.c	69;"	d	file:
GIC_NODE	mach/mt6795/mt_cpuidle64.c	86;"	d	file:
GIC_PPI_GLOBAL_TIMER	mach/mt6795/include/mach/mt_irq.h	21;"	d
GIC_PPI_LEGACY_FIQ	mach/mt6795/include/mach/mt_irq.h	22;"	d
GIC_PPI_LEGACY_IRQ	mach/mt6795/include/mach/mt_irq.h	25;"	d
GIC_PPI_OFFSET	mach/mt6795/include/mach/mt_irq.h	16;"	d
GIC_PPI_PRIVATE_TIMER	mach/mt6795/include/mach/mt_irq.h	23;"	d
GIC_PPI_WATCHDOG_TIMER	mach/mt6795/include/mach/mt_irq.h	24;"	d
GIC_PRIVATE_SIGNALS	mach/mt6795/include/mach/mt_irq.h	13;"	d
GLOBAL	mach/mt6795/include/mach/mt_typedefs.h	79;"	d
GLO_INTR_En_Msk	eemcs/lte_dev_test_at.h	/^	kal_uint32	GLO_INTR_En_Msk;$/;"	m	struct:_hifsdio_isr_en_mask
GLO_INTR_Msk	eemcs/lte_dev_test_at.h	/^    GLO_INTR_Msk = 0,$/;"	e	enum:_hifsdio_isr_mask_code
GLO_INTR_Status	eemcs/lte_dev_test_at.h	/^	kal_uint32	GLO_INTR_Status;$/;"	m	struct:_hifsdio_isr_status
GOLDEN_SETTING_BUF_SIZE	mach/mt6795/mt_golden_setting.c	800;"	d	file:
GPIO0	mach/mt6795/include/mach/gpio_const.h	/^    GPIO0  , GPIO1  , GPIO2  , GPIO3  , GPIO4  , GPIO5  , GPIO6  , GPIO7  ,$/;"	e	enum:GPIO_PIN
GPIO0	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO0  , GPIO1  , GPIO2  , GPIO3  , GPIO4  , GPIO5  , GPIO6  , GPIO7  ,$/;"	e	enum:GPIO_PIN
GPIO1	mach/mt6795/include/mach/gpio_const.h	/^    GPIO0  , GPIO1  , GPIO2  , GPIO3  , GPIO4  , GPIO5  , GPIO6  , GPIO7  ,$/;"	e	enum:GPIO_PIN
GPIO1	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO0  , GPIO1  , GPIO2  , GPIO3  , GPIO4  , GPIO5  , GPIO6  , GPIO7  ,$/;"	e	enum:GPIO_PIN
GPIO10	mach/mt6795/include/mach/gpio_const.h	/^    GPIO8  , GPIO9  , GPIO10 , GPIO11 , GPIO12 , GPIO13 , GPIO14 , GPIO15 ,$/;"	e	enum:GPIO_PIN
GPIO10	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO8  , GPIO9  , GPIO10 , GPIO11 , GPIO12 , GPIO13 , GPIO14 , GPIO15 ,$/;"	e	enum:GPIO_PIN
GPIO100	mach/mt6795/include/mach/gpio_const.h	/^    GPIO96 , GPIO97 , GPIO98 , GPIO99 , GPIO100, GPIO101, GPIO102, GPIO103,$/;"	e	enum:GPIO_PIN
GPIO100	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO96 , GPIO97 , GPIO98 , GPIO99 , GPIO100, GPIO101, GPIO102, GPIO103,$/;"	e	enum:GPIO_PIN
GPIO101	mach/mt6795/include/mach/gpio_const.h	/^    GPIO96 , GPIO97 , GPIO98 , GPIO99 , GPIO100, GPIO101, GPIO102, GPIO103,$/;"	e	enum:GPIO_PIN
GPIO101	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO96 , GPIO97 , GPIO98 , GPIO99 , GPIO100, GPIO101, GPIO102, GPIO103,$/;"	e	enum:GPIO_PIN
GPIO102	mach/mt6795/include/mach/gpio_const.h	/^    GPIO96 , GPIO97 , GPIO98 , GPIO99 , GPIO100, GPIO101, GPIO102, GPIO103,$/;"	e	enum:GPIO_PIN
GPIO102	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO96 , GPIO97 , GPIO98 , GPIO99 , GPIO100, GPIO101, GPIO102, GPIO103,$/;"	e	enum:GPIO_PIN
GPIO103	mach/mt6795/include/mach/gpio_const.h	/^    GPIO96 , GPIO97 , GPIO98 , GPIO99 , GPIO100, GPIO101, GPIO102, GPIO103,$/;"	e	enum:GPIO_PIN
GPIO103	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO96 , GPIO97 , GPIO98 , GPIO99 , GPIO100, GPIO101, GPIO102, GPIO103,$/;"	e	enum:GPIO_PIN
GPIO104	mach/mt6795/include/mach/gpio_const.h	/^    GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111,$/;"	e	enum:GPIO_PIN
GPIO104	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111,$/;"	e	enum:GPIO_PIN
GPIO105	mach/mt6795/include/mach/gpio_const.h	/^    GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111,$/;"	e	enum:GPIO_PIN
GPIO105	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111,$/;"	e	enum:GPIO_PIN
GPIO106	mach/mt6795/include/mach/gpio_const.h	/^    GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111,$/;"	e	enum:GPIO_PIN
GPIO106	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111,$/;"	e	enum:GPIO_PIN
GPIO107	mach/mt6795/include/mach/gpio_const.h	/^    GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111,$/;"	e	enum:GPIO_PIN
GPIO107	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111,$/;"	e	enum:GPIO_PIN
GPIO108	mach/mt6795/include/mach/gpio_const.h	/^    GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111,$/;"	e	enum:GPIO_PIN
GPIO108	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111,$/;"	e	enum:GPIO_PIN
GPIO109	mach/mt6795/include/mach/gpio_const.h	/^    GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111,$/;"	e	enum:GPIO_PIN
GPIO109	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111,$/;"	e	enum:GPIO_PIN
GPIO11	mach/mt6795/include/mach/gpio_const.h	/^    GPIO8  , GPIO9  , GPIO10 , GPIO11 , GPIO12 , GPIO13 , GPIO14 , GPIO15 ,$/;"	e	enum:GPIO_PIN
GPIO11	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO8  , GPIO9  , GPIO10 , GPIO11 , GPIO12 , GPIO13 , GPIO14 , GPIO15 ,$/;"	e	enum:GPIO_PIN
GPIO110	mach/mt6795/include/mach/gpio_const.h	/^    GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111,$/;"	e	enum:GPIO_PIN
GPIO110	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111,$/;"	e	enum:GPIO_PIN
GPIO111	mach/mt6795/include/mach/gpio_const.h	/^    GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111,$/;"	e	enum:GPIO_PIN
GPIO111	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111,$/;"	e	enum:GPIO_PIN
GPIO112	mach/mt6795/include/mach/gpio_const.h	/^    GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119,$/;"	e	enum:GPIO_PIN
GPIO112	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119,$/;"	e	enum:GPIO_PIN
GPIO113	mach/mt6795/include/mach/gpio_const.h	/^    GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119,$/;"	e	enum:GPIO_PIN
GPIO113	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119,$/;"	e	enum:GPIO_PIN
GPIO114	mach/mt6795/include/mach/gpio_const.h	/^    GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119,$/;"	e	enum:GPIO_PIN
GPIO114	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119,$/;"	e	enum:GPIO_PIN
GPIO115	mach/mt6795/include/mach/gpio_const.h	/^    GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119,$/;"	e	enum:GPIO_PIN
GPIO115	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119,$/;"	e	enum:GPIO_PIN
GPIO116	mach/mt6795/include/mach/gpio_const.h	/^    GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119,$/;"	e	enum:GPIO_PIN
GPIO116	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119,$/;"	e	enum:GPIO_PIN
GPIO117	mach/mt6795/include/mach/gpio_const.h	/^    GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119,$/;"	e	enum:GPIO_PIN
GPIO117	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119,$/;"	e	enum:GPIO_PIN
GPIO118	mach/mt6795/include/mach/gpio_const.h	/^    GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119,$/;"	e	enum:GPIO_PIN
GPIO118	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119,$/;"	e	enum:GPIO_PIN
GPIO119	mach/mt6795/include/mach/gpio_const.h	/^    GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119,$/;"	e	enum:GPIO_PIN
GPIO119	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119,$/;"	e	enum:GPIO_PIN
GPIO12	mach/mt6795/include/mach/gpio_const.h	/^    GPIO8  , GPIO9  , GPIO10 , GPIO11 , GPIO12 , GPIO13 , GPIO14 , GPIO15 ,$/;"	e	enum:GPIO_PIN
GPIO12	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO8  , GPIO9  , GPIO10 , GPIO11 , GPIO12 , GPIO13 , GPIO14 , GPIO15 ,$/;"	e	enum:GPIO_PIN
GPIO120	mach/mt6795/include/mach/gpio_const.h	/^    GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127,$/;"	e	enum:GPIO_PIN
GPIO120	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127,$/;"	e	enum:GPIO_PIN
GPIO121	mach/mt6795/include/mach/gpio_const.h	/^    GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127,$/;"	e	enum:GPIO_PIN
GPIO121	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127,$/;"	e	enum:GPIO_PIN
GPIO122	mach/mt6795/include/mach/gpio_const.h	/^    GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127,$/;"	e	enum:GPIO_PIN
GPIO122	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127,$/;"	e	enum:GPIO_PIN
GPIO123	mach/mt6795/include/mach/gpio_const.h	/^    GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127,$/;"	e	enum:GPIO_PIN
GPIO123	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127,$/;"	e	enum:GPIO_PIN
GPIO124	mach/mt6795/include/mach/gpio_const.h	/^    GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127,$/;"	e	enum:GPIO_PIN
GPIO124	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127,$/;"	e	enum:GPIO_PIN
GPIO125	mach/mt6795/include/mach/gpio_const.h	/^    GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127,$/;"	e	enum:GPIO_PIN
GPIO125	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127,$/;"	e	enum:GPIO_PIN
GPIO126	mach/mt6795/include/mach/gpio_const.h	/^    GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127,$/;"	e	enum:GPIO_PIN
GPIO126	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127,$/;"	e	enum:GPIO_PIN
GPIO127	mach/mt6795/include/mach/gpio_const.h	/^    GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127,$/;"	e	enum:GPIO_PIN
GPIO127	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127,$/;"	e	enum:GPIO_PIN
GPIO128	mach/mt6795/include/mach/gpio_const.h	/^    GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135,$/;"	e	enum:GPIO_PIN
GPIO128	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135,$/;"	e	enum:GPIO_PIN
GPIO129	mach/mt6795/include/mach/gpio_const.h	/^    GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135,$/;"	e	enum:GPIO_PIN
GPIO129	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135,$/;"	e	enum:GPIO_PIN
GPIO13	mach/mt6795/include/mach/gpio_const.h	/^    GPIO8  , GPIO9  , GPIO10 , GPIO11 , GPIO12 , GPIO13 , GPIO14 , GPIO15 ,$/;"	e	enum:GPIO_PIN
GPIO13	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO8  , GPIO9  , GPIO10 , GPIO11 , GPIO12 , GPIO13 , GPIO14 , GPIO15 ,$/;"	e	enum:GPIO_PIN
GPIO130	mach/mt6795/include/mach/gpio_const.h	/^    GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135,$/;"	e	enum:GPIO_PIN
GPIO130	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135,$/;"	e	enum:GPIO_PIN
GPIO131	mach/mt6795/include/mach/gpio_const.h	/^    GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135,$/;"	e	enum:GPIO_PIN
GPIO131	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135,$/;"	e	enum:GPIO_PIN
GPIO132	mach/mt6795/include/mach/gpio_const.h	/^    GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135,$/;"	e	enum:GPIO_PIN
GPIO132	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135,$/;"	e	enum:GPIO_PIN
GPIO133	mach/mt6795/include/mach/gpio_const.h	/^    GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135,$/;"	e	enum:GPIO_PIN
GPIO133	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135,$/;"	e	enum:GPIO_PIN
GPIO134	mach/mt6795/include/mach/gpio_const.h	/^    GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135,$/;"	e	enum:GPIO_PIN
GPIO134	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135,$/;"	e	enum:GPIO_PIN
GPIO135	mach/mt6795/include/mach/gpio_const.h	/^    GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135,$/;"	e	enum:GPIO_PIN
GPIO135	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135,$/;"	e	enum:GPIO_PIN
GPIO136	mach/mt6795/include/mach/gpio_const.h	/^    GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143,$/;"	e	enum:GPIO_PIN
GPIO136	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143,$/;"	e	enum:GPIO_PIN
GPIO137	mach/mt6795/include/mach/gpio_const.h	/^    GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143,$/;"	e	enum:GPIO_PIN
GPIO137	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143,$/;"	e	enum:GPIO_PIN
GPIO138	mach/mt6795/include/mach/gpio_const.h	/^    GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143,$/;"	e	enum:GPIO_PIN
GPIO138	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143,$/;"	e	enum:GPIO_PIN
GPIO139	mach/mt6795/include/mach/gpio_const.h	/^    GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143,$/;"	e	enum:GPIO_PIN
GPIO139	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143,$/;"	e	enum:GPIO_PIN
GPIO14	mach/mt6795/include/mach/gpio_const.h	/^    GPIO8  , GPIO9  , GPIO10 , GPIO11 , GPIO12 , GPIO13 , GPIO14 , GPIO15 ,$/;"	e	enum:GPIO_PIN
GPIO14	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO8  , GPIO9  , GPIO10 , GPIO11 , GPIO12 , GPIO13 , GPIO14 , GPIO15 ,$/;"	e	enum:GPIO_PIN
GPIO140	mach/mt6795/include/mach/gpio_const.h	/^    GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143,$/;"	e	enum:GPIO_PIN
GPIO140	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143,$/;"	e	enum:GPIO_PIN
GPIO141	mach/mt6795/include/mach/gpio_const.h	/^    GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143,$/;"	e	enum:GPIO_PIN
GPIO141	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143,$/;"	e	enum:GPIO_PIN
GPIO142	mach/mt6795/include/mach/gpio_const.h	/^    GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143,$/;"	e	enum:GPIO_PIN
GPIO142	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143,$/;"	e	enum:GPIO_PIN
GPIO143	mach/mt6795/include/mach/gpio_const.h	/^    GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143,$/;"	e	enum:GPIO_PIN
GPIO143	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143,$/;"	e	enum:GPIO_PIN
GPIO144	mach/mt6795/include/mach/gpio_const.h	/^    GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151,$/;"	e	enum:GPIO_PIN
GPIO144	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151,$/;"	e	enum:GPIO_PIN
GPIO145	mach/mt6795/include/mach/gpio_const.h	/^    GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151,$/;"	e	enum:GPIO_PIN
GPIO145	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151,$/;"	e	enum:GPIO_PIN
GPIO146	mach/mt6795/include/mach/gpio_const.h	/^    GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151,$/;"	e	enum:GPIO_PIN
GPIO146	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151,$/;"	e	enum:GPIO_PIN
GPIO147	mach/mt6795/include/mach/gpio_const.h	/^    GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151,$/;"	e	enum:GPIO_PIN
GPIO147	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151,$/;"	e	enum:GPIO_PIN
GPIO148	mach/mt6795/include/mach/gpio_const.h	/^    GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151,$/;"	e	enum:GPIO_PIN
GPIO148	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151,$/;"	e	enum:GPIO_PIN
GPIO149	mach/mt6795/include/mach/gpio_const.h	/^    GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151,$/;"	e	enum:GPIO_PIN
GPIO149	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151,$/;"	e	enum:GPIO_PIN
GPIO15	mach/mt6795/include/mach/gpio_const.h	/^    GPIO8  , GPIO9  , GPIO10 , GPIO11 , GPIO12 , GPIO13 , GPIO14 , GPIO15 ,$/;"	e	enum:GPIO_PIN
GPIO15	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO8  , GPIO9  , GPIO10 , GPIO11 , GPIO12 , GPIO13 , GPIO14 , GPIO15 ,$/;"	e	enum:GPIO_PIN
GPIO150	mach/mt6795/include/mach/gpio_const.h	/^    GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151,$/;"	e	enum:GPIO_PIN
GPIO150	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151,$/;"	e	enum:GPIO_PIN
GPIO151	mach/mt6795/include/mach/gpio_const.h	/^    GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151,$/;"	e	enum:GPIO_PIN
GPIO151	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151,$/;"	e	enum:GPIO_PIN
GPIO152	mach/mt6795/include/mach/gpio_const.h	/^    GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159,$/;"	e	enum:GPIO_PIN
GPIO152	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159,$/;"	e	enum:GPIO_PIN
GPIO153	mach/mt6795/include/mach/gpio_const.h	/^    GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159,$/;"	e	enum:GPIO_PIN
GPIO153	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159,$/;"	e	enum:GPIO_PIN
GPIO154	mach/mt6795/include/mach/gpio_const.h	/^    GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159,$/;"	e	enum:GPIO_PIN
GPIO154	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159,$/;"	e	enum:GPIO_PIN
GPIO155	mach/mt6795/include/mach/gpio_const.h	/^    GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159,$/;"	e	enum:GPIO_PIN
GPIO155	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159,$/;"	e	enum:GPIO_PIN
GPIO156	mach/mt6795/include/mach/gpio_const.h	/^    GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159,$/;"	e	enum:GPIO_PIN
GPIO156	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159,$/;"	e	enum:GPIO_PIN
GPIO157	mach/mt6795/include/mach/gpio_const.h	/^    GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159,$/;"	e	enum:GPIO_PIN
GPIO157	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159,$/;"	e	enum:GPIO_PIN
GPIO158	mach/mt6795/include/mach/gpio_const.h	/^    GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159,$/;"	e	enum:GPIO_PIN
GPIO158	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159,$/;"	e	enum:GPIO_PIN
GPIO159	mach/mt6795/include/mach/gpio_const.h	/^    GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159,$/;"	e	enum:GPIO_PIN
GPIO159	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159,$/;"	e	enum:GPIO_PIN
GPIO16	mach/mt6795/include/mach/gpio_const.h	/^    GPIO16 , GPIO17 , GPIO18 , GPIO19 , GPIO20 , GPIO21 , GPIO22 , GPIO23 ,$/;"	e	enum:GPIO_PIN
GPIO16	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO16 , GPIO17 , GPIO18 , GPIO19 , GPIO20 , GPIO21 , GPIO22 , GPIO23 ,$/;"	e	enum:GPIO_PIN
GPIO160	mach/mt6795/include/mach/gpio_const.h	/^    GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167,$/;"	e	enum:GPIO_PIN
GPIO160	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167,$/;"	e	enum:GPIO_PIN
GPIO161	mach/mt6795/include/mach/gpio_const.h	/^    GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167,$/;"	e	enum:GPIO_PIN
GPIO161	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167,$/;"	e	enum:GPIO_PIN
GPIO162	mach/mt6795/include/mach/gpio_const.h	/^    GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167,$/;"	e	enum:GPIO_PIN
GPIO162	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167,$/;"	e	enum:GPIO_PIN
GPIO163	mach/mt6795/include/mach/gpio_const.h	/^    GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167,$/;"	e	enum:GPIO_PIN
GPIO163	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167,$/;"	e	enum:GPIO_PIN
GPIO164	mach/mt6795/include/mach/gpio_const.h	/^    GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167,$/;"	e	enum:GPIO_PIN
GPIO164	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167,$/;"	e	enum:GPIO_PIN
GPIO165	mach/mt6795/include/mach/gpio_const.h	/^    GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167,$/;"	e	enum:GPIO_PIN
GPIO165	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167,$/;"	e	enum:GPIO_PIN
GPIO166	mach/mt6795/include/mach/gpio_const.h	/^    GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167,$/;"	e	enum:GPIO_PIN
GPIO166	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167,$/;"	e	enum:GPIO_PIN
GPIO167	mach/mt6795/include/mach/gpio_const.h	/^    GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167,$/;"	e	enum:GPIO_PIN
GPIO167	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167,$/;"	e	enum:GPIO_PIN
GPIO168	mach/mt6795/include/mach/gpio_const.h	/^    GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175,$/;"	e	enum:GPIO_PIN
GPIO168	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175,$/;"	e	enum:GPIO_PIN
GPIO169	mach/mt6795/include/mach/gpio_const.h	/^    GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175,$/;"	e	enum:GPIO_PIN
GPIO169	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175,$/;"	e	enum:GPIO_PIN
GPIO17	mach/mt6795/include/mach/gpio_const.h	/^    GPIO16 , GPIO17 , GPIO18 , GPIO19 , GPIO20 , GPIO21 , GPIO22 , GPIO23 ,$/;"	e	enum:GPIO_PIN
GPIO17	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO16 , GPIO17 , GPIO18 , GPIO19 , GPIO20 , GPIO21 , GPIO22 , GPIO23 ,$/;"	e	enum:GPIO_PIN
GPIO170	mach/mt6795/include/mach/gpio_const.h	/^    GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175,$/;"	e	enum:GPIO_PIN
GPIO170	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175,$/;"	e	enum:GPIO_PIN
GPIO171	mach/mt6795/include/mach/gpio_const.h	/^    GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175,$/;"	e	enum:GPIO_PIN
GPIO171	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175,$/;"	e	enum:GPIO_PIN
GPIO172	mach/mt6795/include/mach/gpio_const.h	/^    GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175,$/;"	e	enum:GPIO_PIN
GPIO172	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175,$/;"	e	enum:GPIO_PIN
GPIO173	mach/mt6795/include/mach/gpio_const.h	/^    GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175,$/;"	e	enum:GPIO_PIN
GPIO173	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175,$/;"	e	enum:GPIO_PIN
GPIO174	mach/mt6795/include/mach/gpio_const.h	/^    GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175,$/;"	e	enum:GPIO_PIN
GPIO174	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175,$/;"	e	enum:GPIO_PIN
GPIO175	mach/mt6795/include/mach/gpio_const.h	/^    GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175,$/;"	e	enum:GPIO_PIN
GPIO175	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175,$/;"	e	enum:GPIO_PIN
GPIO176	mach/mt6795/include/mach/gpio_const.h	/^    GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183,$/;"	e	enum:GPIO_PIN
GPIO176	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183,$/;"	e	enum:GPIO_PIN
GPIO177	mach/mt6795/include/mach/gpio_const.h	/^    GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183,$/;"	e	enum:GPIO_PIN
GPIO177	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183,$/;"	e	enum:GPIO_PIN
GPIO178	mach/mt6795/include/mach/gpio_const.h	/^    GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183,$/;"	e	enum:GPIO_PIN
GPIO178	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183,$/;"	e	enum:GPIO_PIN
GPIO179	mach/mt6795/include/mach/gpio_const.h	/^    GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183,$/;"	e	enum:GPIO_PIN
GPIO179	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183,$/;"	e	enum:GPIO_PIN
GPIO18	mach/mt6795/include/mach/gpio_const.h	/^    GPIO16 , GPIO17 , GPIO18 , GPIO19 , GPIO20 , GPIO21 , GPIO22 , GPIO23 ,$/;"	e	enum:GPIO_PIN
GPIO18	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO16 , GPIO17 , GPIO18 , GPIO19 , GPIO20 , GPIO21 , GPIO22 , GPIO23 ,$/;"	e	enum:GPIO_PIN
GPIO180	mach/mt6795/include/mach/gpio_const.h	/^    GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183,$/;"	e	enum:GPIO_PIN
GPIO180	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183,$/;"	e	enum:GPIO_PIN
GPIO181	mach/mt6795/include/mach/gpio_const.h	/^    GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183,$/;"	e	enum:GPIO_PIN
GPIO181	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183,$/;"	e	enum:GPIO_PIN
GPIO182	mach/mt6795/include/mach/gpio_const.h	/^    GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183,$/;"	e	enum:GPIO_PIN
GPIO182	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183,$/;"	e	enum:GPIO_PIN
GPIO183	mach/mt6795/include/mach/gpio_const.h	/^    GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183,$/;"	e	enum:GPIO_PIN
GPIO183	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183,$/;"	e	enum:GPIO_PIN
GPIO184	mach/mt6795/include/mach/gpio_const.h	/^    GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191,$/;"	e	enum:GPIO_PIN
GPIO184	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191,$/;"	e	enum:GPIO_PIN
GPIO185	mach/mt6795/include/mach/gpio_const.h	/^    GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191,$/;"	e	enum:GPIO_PIN
GPIO185	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191,$/;"	e	enum:GPIO_PIN
GPIO186	mach/mt6795/include/mach/gpio_const.h	/^    GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191,$/;"	e	enum:GPIO_PIN
GPIO186	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191,$/;"	e	enum:GPIO_PIN
GPIO187	mach/mt6795/include/mach/gpio_const.h	/^    GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191,$/;"	e	enum:GPIO_PIN
GPIO187	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191,$/;"	e	enum:GPIO_PIN
GPIO188	mach/mt6795/include/mach/gpio_const.h	/^    GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191,$/;"	e	enum:GPIO_PIN
GPIO188	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191,$/;"	e	enum:GPIO_PIN
GPIO189	mach/mt6795/include/mach/gpio_const.h	/^    GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191,$/;"	e	enum:GPIO_PIN
GPIO189	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191,$/;"	e	enum:GPIO_PIN
GPIO19	mach/mt6795/include/mach/gpio_const.h	/^    GPIO16 , GPIO17 , GPIO18 , GPIO19 , GPIO20 , GPIO21 , GPIO22 , GPIO23 ,$/;"	e	enum:GPIO_PIN
GPIO19	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO16 , GPIO17 , GPIO18 , GPIO19 , GPIO20 , GPIO21 , GPIO22 , GPIO23 ,$/;"	e	enum:GPIO_PIN
GPIO190	mach/mt6795/include/mach/gpio_const.h	/^    GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191,$/;"	e	enum:GPIO_PIN
GPIO190	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191,$/;"	e	enum:GPIO_PIN
GPIO191	mach/mt6795/include/mach/gpio_const.h	/^    GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191,$/;"	e	enum:GPIO_PIN
GPIO191	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191,$/;"	e	enum:GPIO_PIN
GPIO192	mach/mt6795/include/mach/gpio_const.h	/^	GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199,$/;"	e	enum:GPIO_PIN
GPIO192	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199,$/;"	e	enum:GPIO_PIN
GPIO193	mach/mt6795/include/mach/gpio_const.h	/^	GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199,$/;"	e	enum:GPIO_PIN
GPIO193	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199,$/;"	e	enum:GPIO_PIN
GPIO194	mach/mt6795/include/mach/gpio_const.h	/^	GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199,$/;"	e	enum:GPIO_PIN
GPIO194	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199,$/;"	e	enum:GPIO_PIN
GPIO195	mach/mt6795/include/mach/gpio_const.h	/^	GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199,$/;"	e	enum:GPIO_PIN
GPIO195	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199,$/;"	e	enum:GPIO_PIN
GPIO196	mach/mt6795/include/mach/gpio_const.h	/^	GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199,$/;"	e	enum:GPIO_PIN
GPIO196	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199,$/;"	e	enum:GPIO_PIN
GPIO197	mach/mt6795/include/mach/gpio_const.h	/^	GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199,$/;"	e	enum:GPIO_PIN
GPIO197	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199,$/;"	e	enum:GPIO_PIN
GPIO198	mach/mt6795/include/mach/gpio_const.h	/^	GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199,$/;"	e	enum:GPIO_PIN
GPIO198	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199,$/;"	e	enum:GPIO_PIN
GPIO199	mach/mt6795/include/mach/gpio_const.h	/^	GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199,$/;"	e	enum:GPIO_PIN
GPIO199	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199,$/;"	e	enum:GPIO_PIN
GPIO1_BASE	mach/mt6795/include/mach/mt_reg_base.h	119;"	d
GPIO2	mach/mt6795/include/mach/gpio_const.h	/^    GPIO0  , GPIO1  , GPIO2  , GPIO3  , GPIO4  , GPIO5  , GPIO6  , GPIO7  ,$/;"	e	enum:GPIO_PIN
GPIO2	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO0  , GPIO1  , GPIO2  , GPIO3  , GPIO4  , GPIO5  , GPIO6  , GPIO7  ,$/;"	e	enum:GPIO_PIN
GPIO20	mach/mt6795/include/mach/gpio_const.h	/^    GPIO16 , GPIO17 , GPIO18 , GPIO19 , GPIO20 , GPIO21 , GPIO22 , GPIO23 ,$/;"	e	enum:GPIO_PIN
GPIO20	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO16 , GPIO17 , GPIO18 , GPIO19 , GPIO20 , GPIO21 , GPIO22 , GPIO23 ,$/;"	e	enum:GPIO_PIN
GPIO200	mach/mt6795/include/mach/gpio_const.h	/^	GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207,$/;"	e	enum:GPIO_PIN
GPIO200	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207,$/;"	e	enum:GPIO_PIN
GPIO201	mach/mt6795/include/mach/gpio_const.h	/^	GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207,$/;"	e	enum:GPIO_PIN
GPIO201	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207,$/;"	e	enum:GPIO_PIN
GPIO202	mach/mt6795/include/mach/gpio_const.h	/^	GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207,$/;"	e	enum:GPIO_PIN
GPIO202	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207,$/;"	e	enum:GPIO_PIN
GPIO203	mach/mt6795/include/mach/gpio_const.h	/^	GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207,$/;"	e	enum:GPIO_PIN
GPIO203	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207,$/;"	e	enum:GPIO_PIN
GPIO204	mach/mt6795/include/mach/gpio_const.h	/^	GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207,$/;"	e	enum:GPIO_PIN
GPIO204	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207,$/;"	e	enum:GPIO_PIN
GPIO205	mach/mt6795/include/mach/gpio_const.h	/^	GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207,$/;"	e	enum:GPIO_PIN
GPIO205	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207,$/;"	e	enum:GPIO_PIN
GPIO206	mach/mt6795/include/mach/gpio_const.h	/^	GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207,$/;"	e	enum:GPIO_PIN
GPIO206	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207,$/;"	e	enum:GPIO_PIN
GPIO207	mach/mt6795/include/mach/gpio_const.h	/^	GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207,$/;"	e	enum:GPIO_PIN
GPIO207	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207,$/;"	e	enum:GPIO_PIN
GPIO208	mach/mt6795/include/mach/gpio_const.h	/^	GPIO208, GPIO209, GPIO210, GPIO211, GPIO212,$/;"	e	enum:GPIO_PIN
GPIO208	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO208, GPIO209, GPIO210, GPIO211, GPIO212,$/;"	e	enum:GPIO_PIN
GPIO209	mach/mt6795/include/mach/gpio_const.h	/^	GPIO208, GPIO209, GPIO210, GPIO211, GPIO212,$/;"	e	enum:GPIO_PIN
GPIO209	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO208, GPIO209, GPIO210, GPIO211, GPIO212,$/;"	e	enum:GPIO_PIN
GPIO21	mach/mt6795/include/mach/gpio_const.h	/^    GPIO16 , GPIO17 , GPIO18 , GPIO19 , GPIO20 , GPIO21 , GPIO22 , GPIO23 ,$/;"	e	enum:GPIO_PIN
GPIO21	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO16 , GPIO17 , GPIO18 , GPIO19 , GPIO20 , GPIO21 , GPIO22 , GPIO23 ,$/;"	e	enum:GPIO_PIN
GPIO210	mach/mt6795/include/mach/gpio_const.h	/^	GPIO208, GPIO209, GPIO210, GPIO211, GPIO212,$/;"	e	enum:GPIO_PIN
GPIO210	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO208, GPIO209, GPIO210, GPIO211, GPIO212,$/;"	e	enum:GPIO_PIN
GPIO211	mach/mt6795/include/mach/gpio_const.h	/^	GPIO208, GPIO209, GPIO210, GPIO211, GPIO212,$/;"	e	enum:GPIO_PIN
GPIO211	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO208, GPIO209, GPIO210, GPIO211, GPIO212,$/;"	e	enum:GPIO_PIN
GPIO212	mach/mt6795/include/mach/gpio_const.h	/^	GPIO208, GPIO209, GPIO210, GPIO211, GPIO212,$/;"	e	enum:GPIO_PIN
GPIO212	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	GPIO208, GPIO209, GPIO210, GPIO211, GPIO212,$/;"	e	enum:GPIO_PIN
GPIO22	mach/mt6795/include/mach/gpio_const.h	/^    GPIO16 , GPIO17 , GPIO18 , GPIO19 , GPIO20 , GPIO21 , GPIO22 , GPIO23 ,$/;"	e	enum:GPIO_PIN
GPIO22	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO16 , GPIO17 , GPIO18 , GPIO19 , GPIO20 , GPIO21 , GPIO22 , GPIO23 ,$/;"	e	enum:GPIO_PIN
GPIO23	mach/mt6795/include/mach/gpio_const.h	/^    GPIO16 , GPIO17 , GPIO18 , GPIO19 , GPIO20 , GPIO21 , GPIO22 , GPIO23 ,$/;"	e	enum:GPIO_PIN
GPIO23	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO16 , GPIO17 , GPIO18 , GPIO19 , GPIO20 , GPIO21 , GPIO22 , GPIO23 ,$/;"	e	enum:GPIO_PIN
GPIO24	mach/mt6795/include/mach/gpio_const.h	/^    GPIO24 , GPIO25 , GPIO26 , GPIO27 , GPIO28 , GPIO29 , GPIO30 , GPIO31 ,$/;"	e	enum:GPIO_PIN
GPIO24	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO24 , GPIO25 , GPIO26 , GPIO27 , GPIO28 , GPIO29 , GPIO30 , GPIO31 ,$/;"	e	enum:GPIO_PIN
GPIO25	mach/mt6795/include/mach/gpio_const.h	/^    GPIO24 , GPIO25 , GPIO26 , GPIO27 , GPIO28 , GPIO29 , GPIO30 , GPIO31 ,$/;"	e	enum:GPIO_PIN
GPIO25	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO24 , GPIO25 , GPIO26 , GPIO27 , GPIO28 , GPIO29 , GPIO30 , GPIO31 ,$/;"	e	enum:GPIO_PIN
GPIO26	mach/mt6795/include/mach/gpio_const.h	/^    GPIO24 , GPIO25 , GPIO26 , GPIO27 , GPIO28 , GPIO29 , GPIO30 , GPIO31 ,$/;"	e	enum:GPIO_PIN
GPIO26	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO24 , GPIO25 , GPIO26 , GPIO27 , GPIO28 , GPIO29 , GPIO30 , GPIO31 ,$/;"	e	enum:GPIO_PIN
GPIO27	mach/mt6795/include/mach/gpio_const.h	/^    GPIO24 , GPIO25 , GPIO26 , GPIO27 , GPIO28 , GPIO29 , GPIO30 , GPIO31 ,$/;"	e	enum:GPIO_PIN
GPIO27	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO24 , GPIO25 , GPIO26 , GPIO27 , GPIO28 , GPIO29 , GPIO30 , GPIO31 ,$/;"	e	enum:GPIO_PIN
GPIO28	mach/mt6795/include/mach/gpio_const.h	/^    GPIO24 , GPIO25 , GPIO26 , GPIO27 , GPIO28 , GPIO29 , GPIO30 , GPIO31 ,$/;"	e	enum:GPIO_PIN
GPIO28	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO24 , GPIO25 , GPIO26 , GPIO27 , GPIO28 , GPIO29 , GPIO30 , GPIO31 ,$/;"	e	enum:GPIO_PIN
GPIO29	mach/mt6795/include/mach/gpio_const.h	/^    GPIO24 , GPIO25 , GPIO26 , GPIO27 , GPIO28 , GPIO29 , GPIO30 , GPIO31 ,$/;"	e	enum:GPIO_PIN
GPIO29	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO24 , GPIO25 , GPIO26 , GPIO27 , GPIO28 , GPIO29 , GPIO30 , GPIO31 ,$/;"	e	enum:GPIO_PIN
GPIO3	mach/mt6795/include/mach/gpio_const.h	/^    GPIO0  , GPIO1  , GPIO2  , GPIO3  , GPIO4  , GPIO5  , GPIO6  , GPIO7  ,$/;"	e	enum:GPIO_PIN
GPIO3	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO0  , GPIO1  , GPIO2  , GPIO3  , GPIO4  , GPIO5  , GPIO6  , GPIO7  ,$/;"	e	enum:GPIO_PIN
GPIO30	mach/mt6795/include/mach/gpio_const.h	/^    GPIO24 , GPIO25 , GPIO26 , GPIO27 , GPIO28 , GPIO29 , GPIO30 , GPIO31 ,$/;"	e	enum:GPIO_PIN
GPIO30	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO24 , GPIO25 , GPIO26 , GPIO27 , GPIO28 , GPIO29 , GPIO30 , GPIO31 ,$/;"	e	enum:GPIO_PIN
GPIO31	mach/mt6795/include/mach/gpio_const.h	/^    GPIO24 , GPIO25 , GPIO26 , GPIO27 , GPIO28 , GPIO29 , GPIO30 , GPIO31 ,$/;"	e	enum:GPIO_PIN
GPIO31	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO24 , GPIO25 , GPIO26 , GPIO27 , GPIO28 , GPIO29 , GPIO30 , GPIO31 ,$/;"	e	enum:GPIO_PIN
GPIO32	mach/mt6795/include/mach/gpio_const.h	/^    GPIO32 , GPIO33 , GPIO34 , GPIO35 , GPIO36 , GPIO37 , GPIO38 , GPIO39 ,$/;"	e	enum:GPIO_PIN
GPIO32	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO32 , GPIO33 , GPIO34 , GPIO35 , GPIO36 , GPIO37 , GPIO38 , GPIO39 ,$/;"	e	enum:GPIO_PIN
GPIO33	mach/mt6795/include/mach/gpio_const.h	/^    GPIO32 , GPIO33 , GPIO34 , GPIO35 , GPIO36 , GPIO37 , GPIO38 , GPIO39 ,$/;"	e	enum:GPIO_PIN
GPIO33	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO32 , GPIO33 , GPIO34 , GPIO35 , GPIO36 , GPIO37 , GPIO38 , GPIO39 ,$/;"	e	enum:GPIO_PIN
GPIO34	mach/mt6795/include/mach/gpio_const.h	/^    GPIO32 , GPIO33 , GPIO34 , GPIO35 , GPIO36 , GPIO37 , GPIO38 , GPIO39 ,$/;"	e	enum:GPIO_PIN
GPIO34	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO32 , GPIO33 , GPIO34 , GPIO35 , GPIO36 , GPIO37 , GPIO38 , GPIO39 ,$/;"	e	enum:GPIO_PIN
GPIO35	mach/mt6795/include/mach/gpio_const.h	/^    GPIO32 , GPIO33 , GPIO34 , GPIO35 , GPIO36 , GPIO37 , GPIO38 , GPIO39 ,$/;"	e	enum:GPIO_PIN
GPIO35	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO32 , GPIO33 , GPIO34 , GPIO35 , GPIO36 , GPIO37 , GPIO38 , GPIO39 ,$/;"	e	enum:GPIO_PIN
GPIO36	mach/mt6795/include/mach/gpio_const.h	/^    GPIO32 , GPIO33 , GPIO34 , GPIO35 , GPIO36 , GPIO37 , GPIO38 , GPIO39 ,$/;"	e	enum:GPIO_PIN
GPIO36	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO32 , GPIO33 , GPIO34 , GPIO35 , GPIO36 , GPIO37 , GPIO38 , GPIO39 ,$/;"	e	enum:GPIO_PIN
GPIO37	mach/mt6795/include/mach/gpio_const.h	/^    GPIO32 , GPIO33 , GPIO34 , GPIO35 , GPIO36 , GPIO37 , GPIO38 , GPIO39 ,$/;"	e	enum:GPIO_PIN
GPIO37	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO32 , GPIO33 , GPIO34 , GPIO35 , GPIO36 , GPIO37 , GPIO38 , GPIO39 ,$/;"	e	enum:GPIO_PIN
GPIO38	mach/mt6795/include/mach/gpio_const.h	/^    GPIO32 , GPIO33 , GPIO34 , GPIO35 , GPIO36 , GPIO37 , GPIO38 , GPIO39 ,$/;"	e	enum:GPIO_PIN
GPIO38	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO32 , GPIO33 , GPIO34 , GPIO35 , GPIO36 , GPIO37 , GPIO38 , GPIO39 ,$/;"	e	enum:GPIO_PIN
GPIO39	mach/mt6795/include/mach/gpio_const.h	/^    GPIO32 , GPIO33 , GPIO34 , GPIO35 , GPIO36 , GPIO37 , GPIO38 , GPIO39 ,$/;"	e	enum:GPIO_PIN
GPIO39	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO32 , GPIO33 , GPIO34 , GPIO35 , GPIO36 , GPIO37 , GPIO38 , GPIO39 ,$/;"	e	enum:GPIO_PIN
GPIO4	mach/mt6795/include/mach/gpio_const.h	/^    GPIO0  , GPIO1  , GPIO2  , GPIO3  , GPIO4  , GPIO5  , GPIO6  , GPIO7  ,$/;"	e	enum:GPIO_PIN
GPIO4	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO0  , GPIO1  , GPIO2  , GPIO3  , GPIO4  , GPIO5  , GPIO6  , GPIO7  ,$/;"	e	enum:GPIO_PIN
GPIO40	mach/mt6795/include/mach/gpio_const.h	/^    GPIO40 , GPIO41 , GPIO42 , GPIO43 , GPIO44 , GPIO45 , GPIO46 , GPIO47 ,$/;"	e	enum:GPIO_PIN
GPIO40	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO40 , GPIO41 , GPIO42 , GPIO43 , GPIO44 , GPIO45 , GPIO46 , GPIO47 ,$/;"	e	enum:GPIO_PIN
GPIO41	mach/mt6795/include/mach/gpio_const.h	/^    GPIO40 , GPIO41 , GPIO42 , GPIO43 , GPIO44 , GPIO45 , GPIO46 , GPIO47 ,$/;"	e	enum:GPIO_PIN
GPIO41	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO40 , GPIO41 , GPIO42 , GPIO43 , GPIO44 , GPIO45 , GPIO46 , GPIO47 ,$/;"	e	enum:GPIO_PIN
GPIO42	mach/mt6795/include/mach/gpio_const.h	/^    GPIO40 , GPIO41 , GPIO42 , GPIO43 , GPIO44 , GPIO45 , GPIO46 , GPIO47 ,$/;"	e	enum:GPIO_PIN
GPIO42	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO40 , GPIO41 , GPIO42 , GPIO43 , GPIO44 , GPIO45 , GPIO46 , GPIO47 ,$/;"	e	enum:GPIO_PIN
GPIO43	mach/mt6795/include/mach/gpio_const.h	/^    GPIO40 , GPIO41 , GPIO42 , GPIO43 , GPIO44 , GPIO45 , GPIO46 , GPIO47 ,$/;"	e	enum:GPIO_PIN
GPIO43	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO40 , GPIO41 , GPIO42 , GPIO43 , GPIO44 , GPIO45 , GPIO46 , GPIO47 ,$/;"	e	enum:GPIO_PIN
GPIO44	mach/mt6795/include/mach/gpio_const.h	/^    GPIO40 , GPIO41 , GPIO42 , GPIO43 , GPIO44 , GPIO45 , GPIO46 , GPIO47 ,$/;"	e	enum:GPIO_PIN
GPIO44	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO40 , GPIO41 , GPIO42 , GPIO43 , GPIO44 , GPIO45 , GPIO46 , GPIO47 ,$/;"	e	enum:GPIO_PIN
GPIO45	mach/mt6795/include/mach/gpio_const.h	/^    GPIO40 , GPIO41 , GPIO42 , GPIO43 , GPIO44 , GPIO45 , GPIO46 , GPIO47 ,$/;"	e	enum:GPIO_PIN
GPIO45	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO40 , GPIO41 , GPIO42 , GPIO43 , GPIO44 , GPIO45 , GPIO46 , GPIO47 ,$/;"	e	enum:GPIO_PIN
GPIO46	mach/mt6795/include/mach/gpio_const.h	/^    GPIO40 , GPIO41 , GPIO42 , GPIO43 , GPIO44 , GPIO45 , GPIO46 , GPIO47 ,$/;"	e	enum:GPIO_PIN
GPIO46	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO40 , GPIO41 , GPIO42 , GPIO43 , GPIO44 , GPIO45 , GPIO46 , GPIO47 ,$/;"	e	enum:GPIO_PIN
GPIO47	mach/mt6795/include/mach/gpio_const.h	/^    GPIO40 , GPIO41 , GPIO42 , GPIO43 , GPIO44 , GPIO45 , GPIO46 , GPIO47 ,$/;"	e	enum:GPIO_PIN
GPIO47	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO40 , GPIO41 , GPIO42 , GPIO43 , GPIO44 , GPIO45 , GPIO46 , GPIO47 ,$/;"	e	enum:GPIO_PIN
GPIO48	mach/mt6795/include/mach/gpio_const.h	/^    GPIO48 , GPIO49 , GPIO50 , GPIO51 , GPIO52 , GPIO53 , GPIO54 , GPIO55 ,$/;"	e	enum:GPIO_PIN
GPIO48	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO48 , GPIO49 , GPIO50 , GPIO51 , GPIO52 , GPIO53 , GPIO54 , GPIO55 ,$/;"	e	enum:GPIO_PIN
GPIO49	mach/mt6795/include/mach/gpio_const.h	/^    GPIO48 , GPIO49 , GPIO50 , GPIO51 , GPIO52 , GPIO53 , GPIO54 , GPIO55 ,$/;"	e	enum:GPIO_PIN
GPIO49	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO48 , GPIO49 , GPIO50 , GPIO51 , GPIO52 , GPIO53 , GPIO54 , GPIO55 ,$/;"	e	enum:GPIO_PIN
GPIO5	mach/mt6795/include/mach/gpio_const.h	/^    GPIO0  , GPIO1  , GPIO2  , GPIO3  , GPIO4  , GPIO5  , GPIO6  , GPIO7  ,$/;"	e	enum:GPIO_PIN
GPIO5	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO0  , GPIO1  , GPIO2  , GPIO3  , GPIO4  , GPIO5  , GPIO6  , GPIO7  ,$/;"	e	enum:GPIO_PIN
GPIO50	mach/mt6795/include/mach/gpio_const.h	/^    GPIO48 , GPIO49 , GPIO50 , GPIO51 , GPIO52 , GPIO53 , GPIO54 , GPIO55 ,$/;"	e	enum:GPIO_PIN
GPIO50	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO48 , GPIO49 , GPIO50 , GPIO51 , GPIO52 , GPIO53 , GPIO54 , GPIO55 ,$/;"	e	enum:GPIO_PIN
GPIO51	mach/mt6795/include/mach/gpio_const.h	/^    GPIO48 , GPIO49 , GPIO50 , GPIO51 , GPIO52 , GPIO53 , GPIO54 , GPIO55 ,$/;"	e	enum:GPIO_PIN
GPIO51	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO48 , GPIO49 , GPIO50 , GPIO51 , GPIO52 , GPIO53 , GPIO54 , GPIO55 ,$/;"	e	enum:GPIO_PIN
GPIO52	mach/mt6795/include/mach/gpio_const.h	/^    GPIO48 , GPIO49 , GPIO50 , GPIO51 , GPIO52 , GPIO53 , GPIO54 , GPIO55 ,$/;"	e	enum:GPIO_PIN
GPIO52	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO48 , GPIO49 , GPIO50 , GPIO51 , GPIO52 , GPIO53 , GPIO54 , GPIO55 ,$/;"	e	enum:GPIO_PIN
GPIO53	mach/mt6795/include/mach/gpio_const.h	/^    GPIO48 , GPIO49 , GPIO50 , GPIO51 , GPIO52 , GPIO53 , GPIO54 , GPIO55 ,$/;"	e	enum:GPIO_PIN
GPIO53	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO48 , GPIO49 , GPIO50 , GPIO51 , GPIO52 , GPIO53 , GPIO54 , GPIO55 ,$/;"	e	enum:GPIO_PIN
GPIO54	mach/mt6795/include/mach/gpio_const.h	/^    GPIO48 , GPIO49 , GPIO50 , GPIO51 , GPIO52 , GPIO53 , GPIO54 , GPIO55 ,$/;"	e	enum:GPIO_PIN
GPIO54	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO48 , GPIO49 , GPIO50 , GPIO51 , GPIO52 , GPIO53 , GPIO54 , GPIO55 ,$/;"	e	enum:GPIO_PIN
GPIO55	mach/mt6795/include/mach/gpio_const.h	/^    GPIO48 , GPIO49 , GPIO50 , GPIO51 , GPIO52 , GPIO53 , GPIO54 , GPIO55 ,$/;"	e	enum:GPIO_PIN
GPIO55	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO48 , GPIO49 , GPIO50 , GPIO51 , GPIO52 , GPIO53 , GPIO54 , GPIO55 ,$/;"	e	enum:GPIO_PIN
GPIO56	mach/mt6795/include/mach/gpio_const.h	/^    GPIO56 , GPIO57 , GPIO58 , GPIO59 , GPIO60 , GPIO61 , GPIO62 , GPIO63 ,$/;"	e	enum:GPIO_PIN
GPIO56	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO56 , GPIO57 , GPIO58 , GPIO59 , GPIO60 , GPIO61 , GPIO62 , GPIO63 ,$/;"	e	enum:GPIO_PIN
GPIO57	mach/mt6795/include/mach/gpio_const.h	/^    GPIO56 , GPIO57 , GPIO58 , GPIO59 , GPIO60 , GPIO61 , GPIO62 , GPIO63 ,$/;"	e	enum:GPIO_PIN
GPIO57	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO56 , GPIO57 , GPIO58 , GPIO59 , GPIO60 , GPIO61 , GPIO62 , GPIO63 ,$/;"	e	enum:GPIO_PIN
GPIO58	mach/mt6795/include/mach/gpio_const.h	/^    GPIO56 , GPIO57 , GPIO58 , GPIO59 , GPIO60 , GPIO61 , GPIO62 , GPIO63 ,$/;"	e	enum:GPIO_PIN
GPIO58	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO56 , GPIO57 , GPIO58 , GPIO59 , GPIO60 , GPIO61 , GPIO62 , GPIO63 ,$/;"	e	enum:GPIO_PIN
GPIO59	mach/mt6795/include/mach/gpio_const.h	/^    GPIO56 , GPIO57 , GPIO58 , GPIO59 , GPIO60 , GPIO61 , GPIO62 , GPIO63 ,$/;"	e	enum:GPIO_PIN
GPIO59	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO56 , GPIO57 , GPIO58 , GPIO59 , GPIO60 , GPIO61 , GPIO62 , GPIO63 ,$/;"	e	enum:GPIO_PIN
GPIO6	mach/mt6795/include/mach/gpio_const.h	/^    GPIO0  , GPIO1  , GPIO2  , GPIO3  , GPIO4  , GPIO5  , GPIO6  , GPIO7  ,$/;"	e	enum:GPIO_PIN
GPIO6	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO0  , GPIO1  , GPIO2  , GPIO3  , GPIO4  , GPIO5  , GPIO6  , GPIO7  ,$/;"	e	enum:GPIO_PIN
GPIO60	mach/mt6795/include/mach/gpio_const.h	/^    GPIO56 , GPIO57 , GPIO58 , GPIO59 , GPIO60 , GPIO61 , GPIO62 , GPIO63 ,$/;"	e	enum:GPIO_PIN
GPIO60	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO56 , GPIO57 , GPIO58 , GPIO59 , GPIO60 , GPIO61 , GPIO62 , GPIO63 ,$/;"	e	enum:GPIO_PIN
GPIO61	mach/mt6795/include/mach/gpio_const.h	/^    GPIO56 , GPIO57 , GPIO58 , GPIO59 , GPIO60 , GPIO61 , GPIO62 , GPIO63 ,$/;"	e	enum:GPIO_PIN
GPIO61	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO56 , GPIO57 , GPIO58 , GPIO59 , GPIO60 , GPIO61 , GPIO62 , GPIO63 ,$/;"	e	enum:GPIO_PIN
GPIO62	mach/mt6795/include/mach/gpio_const.h	/^    GPIO56 , GPIO57 , GPIO58 , GPIO59 , GPIO60 , GPIO61 , GPIO62 , GPIO63 ,$/;"	e	enum:GPIO_PIN
GPIO62	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO56 , GPIO57 , GPIO58 , GPIO59 , GPIO60 , GPIO61 , GPIO62 , GPIO63 ,$/;"	e	enum:GPIO_PIN
GPIO63	mach/mt6795/include/mach/gpio_const.h	/^    GPIO56 , GPIO57 , GPIO58 , GPIO59 , GPIO60 , GPIO61 , GPIO62 , GPIO63 ,$/;"	e	enum:GPIO_PIN
GPIO63	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO56 , GPIO57 , GPIO58 , GPIO59 , GPIO60 , GPIO61 , GPIO62 , GPIO63 ,$/;"	e	enum:GPIO_PIN
GPIO64	mach/mt6795/include/mach/gpio_const.h	/^    GPIO64 , GPIO65 , GPIO66 , GPIO67 , GPIO68 , GPIO69 , GPIO70 , GPIO71 ,$/;"	e	enum:GPIO_PIN
GPIO64	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO64 , GPIO65 , GPIO66 , GPIO67 , GPIO68 , GPIO69 , GPIO70 , GPIO71 ,$/;"	e	enum:GPIO_PIN
GPIO65	mach/mt6795/include/mach/gpio_const.h	/^    GPIO64 , GPIO65 , GPIO66 , GPIO67 , GPIO68 , GPIO69 , GPIO70 , GPIO71 ,$/;"	e	enum:GPIO_PIN
GPIO65	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO64 , GPIO65 , GPIO66 , GPIO67 , GPIO68 , GPIO69 , GPIO70 , GPIO71 ,$/;"	e	enum:GPIO_PIN
GPIO66	mach/mt6795/include/mach/gpio_const.h	/^    GPIO64 , GPIO65 , GPIO66 , GPIO67 , GPIO68 , GPIO69 , GPIO70 , GPIO71 ,$/;"	e	enum:GPIO_PIN
GPIO66	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO64 , GPIO65 , GPIO66 , GPIO67 , GPIO68 , GPIO69 , GPIO70 , GPIO71 ,$/;"	e	enum:GPIO_PIN
GPIO67	mach/mt6795/include/mach/gpio_const.h	/^    GPIO64 , GPIO65 , GPIO66 , GPIO67 , GPIO68 , GPIO69 , GPIO70 , GPIO71 ,$/;"	e	enum:GPIO_PIN
GPIO67	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO64 , GPIO65 , GPIO66 , GPIO67 , GPIO68 , GPIO69 , GPIO70 , GPIO71 ,$/;"	e	enum:GPIO_PIN
GPIO68	mach/mt6795/include/mach/gpio_const.h	/^    GPIO64 , GPIO65 , GPIO66 , GPIO67 , GPIO68 , GPIO69 , GPIO70 , GPIO71 ,$/;"	e	enum:GPIO_PIN
GPIO68	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO64 , GPIO65 , GPIO66 , GPIO67 , GPIO68 , GPIO69 , GPIO70 , GPIO71 ,$/;"	e	enum:GPIO_PIN
GPIO69	mach/mt6795/include/mach/gpio_const.h	/^    GPIO64 , GPIO65 , GPIO66 , GPIO67 , GPIO68 , GPIO69 , GPIO70 , GPIO71 ,$/;"	e	enum:GPIO_PIN
GPIO69	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO64 , GPIO65 , GPIO66 , GPIO67 , GPIO68 , GPIO69 , GPIO70 , GPIO71 ,$/;"	e	enum:GPIO_PIN
GPIO7	mach/mt6795/include/mach/gpio_const.h	/^    GPIO0  , GPIO1  , GPIO2  , GPIO3  , GPIO4  , GPIO5  , GPIO6  , GPIO7  ,$/;"	e	enum:GPIO_PIN
GPIO7	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO0  , GPIO1  , GPIO2  , GPIO3  , GPIO4  , GPIO5  , GPIO6  , GPIO7  ,$/;"	e	enum:GPIO_PIN
GPIO70	mach/mt6795/include/mach/gpio_const.h	/^    GPIO64 , GPIO65 , GPIO66 , GPIO67 , GPIO68 , GPIO69 , GPIO70 , GPIO71 ,$/;"	e	enum:GPIO_PIN
GPIO70	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO64 , GPIO65 , GPIO66 , GPIO67 , GPIO68 , GPIO69 , GPIO70 , GPIO71 ,$/;"	e	enum:GPIO_PIN
GPIO71	mach/mt6795/include/mach/gpio_const.h	/^    GPIO64 , GPIO65 , GPIO66 , GPIO67 , GPIO68 , GPIO69 , GPIO70 , GPIO71 ,$/;"	e	enum:GPIO_PIN
GPIO71	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO64 , GPIO65 , GPIO66 , GPIO67 , GPIO68 , GPIO69 , GPIO70 , GPIO71 ,$/;"	e	enum:GPIO_PIN
GPIO72	mach/mt6795/include/mach/gpio_const.h	/^    GPIO72 , GPIO73 , GPIO74 , GPIO75 , GPIO76 , GPIO77 , GPIO78 , GPIO79 ,$/;"	e	enum:GPIO_PIN
GPIO72	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO72 , GPIO73 , GPIO74 , GPIO75 , GPIO76 , GPIO77 , GPIO78 , GPIO79 ,$/;"	e	enum:GPIO_PIN
GPIO73	mach/mt6795/include/mach/gpio_const.h	/^    GPIO72 , GPIO73 , GPIO74 , GPIO75 , GPIO76 , GPIO77 , GPIO78 , GPIO79 ,$/;"	e	enum:GPIO_PIN
GPIO73	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO72 , GPIO73 , GPIO74 , GPIO75 , GPIO76 , GPIO77 , GPIO78 , GPIO79 ,$/;"	e	enum:GPIO_PIN
GPIO74	mach/mt6795/include/mach/gpio_const.h	/^    GPIO72 , GPIO73 , GPIO74 , GPIO75 , GPIO76 , GPIO77 , GPIO78 , GPIO79 ,$/;"	e	enum:GPIO_PIN
GPIO74	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO72 , GPIO73 , GPIO74 , GPIO75 , GPIO76 , GPIO77 , GPIO78 , GPIO79 ,$/;"	e	enum:GPIO_PIN
GPIO75	mach/mt6795/include/mach/gpio_const.h	/^    GPIO72 , GPIO73 , GPIO74 , GPIO75 , GPIO76 , GPIO77 , GPIO78 , GPIO79 ,$/;"	e	enum:GPIO_PIN
GPIO75	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO72 , GPIO73 , GPIO74 , GPIO75 , GPIO76 , GPIO77 , GPIO78 , GPIO79 ,$/;"	e	enum:GPIO_PIN
GPIO76	mach/mt6795/include/mach/gpio_const.h	/^    GPIO72 , GPIO73 , GPIO74 , GPIO75 , GPIO76 , GPIO77 , GPIO78 , GPIO79 ,$/;"	e	enum:GPIO_PIN
GPIO76	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO72 , GPIO73 , GPIO74 , GPIO75 , GPIO76 , GPIO77 , GPIO78 , GPIO79 ,$/;"	e	enum:GPIO_PIN
GPIO77	mach/mt6795/include/mach/gpio_const.h	/^    GPIO72 , GPIO73 , GPIO74 , GPIO75 , GPIO76 , GPIO77 , GPIO78 , GPIO79 ,$/;"	e	enum:GPIO_PIN
GPIO77	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO72 , GPIO73 , GPIO74 , GPIO75 , GPIO76 , GPIO77 , GPIO78 , GPIO79 ,$/;"	e	enum:GPIO_PIN
GPIO78	mach/mt6795/include/mach/gpio_const.h	/^    GPIO72 , GPIO73 , GPIO74 , GPIO75 , GPIO76 , GPIO77 , GPIO78 , GPIO79 ,$/;"	e	enum:GPIO_PIN
GPIO78	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO72 , GPIO73 , GPIO74 , GPIO75 , GPIO76 , GPIO77 , GPIO78 , GPIO79 ,$/;"	e	enum:GPIO_PIN
GPIO79	mach/mt6795/include/mach/gpio_const.h	/^    GPIO72 , GPIO73 , GPIO74 , GPIO75 , GPIO76 , GPIO77 , GPIO78 , GPIO79 ,$/;"	e	enum:GPIO_PIN
GPIO79	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO72 , GPIO73 , GPIO74 , GPIO75 , GPIO76 , GPIO77 , GPIO78 , GPIO79 ,$/;"	e	enum:GPIO_PIN
GPIO8	mach/mt6795/include/mach/gpio_const.h	/^    GPIO8  , GPIO9  , GPIO10 , GPIO11 , GPIO12 , GPIO13 , GPIO14 , GPIO15 ,$/;"	e	enum:GPIO_PIN
GPIO8	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO8  , GPIO9  , GPIO10 , GPIO11 , GPIO12 , GPIO13 , GPIO14 , GPIO15 ,$/;"	e	enum:GPIO_PIN
GPIO80	mach/mt6795/include/mach/gpio_const.h	/^    GPIO80 , GPIO81 , GPIO82 , GPIO83 , GPIO84 , GPIO85 , GPIO86 , GPIO87 ,$/;"	e	enum:GPIO_PIN
GPIO80	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO80 , GPIO81 , GPIO82 , GPIO83 , GPIO84 , GPIO85 , GPIO86 , GPIO87 ,$/;"	e	enum:GPIO_PIN
GPIO81	mach/mt6795/include/mach/gpio_const.h	/^    GPIO80 , GPIO81 , GPIO82 , GPIO83 , GPIO84 , GPIO85 , GPIO86 , GPIO87 ,$/;"	e	enum:GPIO_PIN
GPIO81	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO80 , GPIO81 , GPIO82 , GPIO83 , GPIO84 , GPIO85 , GPIO86 , GPIO87 ,$/;"	e	enum:GPIO_PIN
GPIO82	mach/mt6795/include/mach/gpio_const.h	/^    GPIO80 , GPIO81 , GPIO82 , GPIO83 , GPIO84 , GPIO85 , GPIO86 , GPIO87 ,$/;"	e	enum:GPIO_PIN
GPIO82	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO80 , GPIO81 , GPIO82 , GPIO83 , GPIO84 , GPIO85 , GPIO86 , GPIO87 ,$/;"	e	enum:GPIO_PIN
GPIO83	mach/mt6795/include/mach/gpio_const.h	/^    GPIO80 , GPIO81 , GPIO82 , GPIO83 , GPIO84 , GPIO85 , GPIO86 , GPIO87 ,$/;"	e	enum:GPIO_PIN
GPIO83	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO80 , GPIO81 , GPIO82 , GPIO83 , GPIO84 , GPIO85 , GPIO86 , GPIO87 ,$/;"	e	enum:GPIO_PIN
GPIO84	mach/mt6795/include/mach/gpio_const.h	/^    GPIO80 , GPIO81 , GPIO82 , GPIO83 , GPIO84 , GPIO85 , GPIO86 , GPIO87 ,$/;"	e	enum:GPIO_PIN
GPIO84	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO80 , GPIO81 , GPIO82 , GPIO83 , GPIO84 , GPIO85 , GPIO86 , GPIO87 ,$/;"	e	enum:GPIO_PIN
GPIO85	mach/mt6795/include/mach/gpio_const.h	/^    GPIO80 , GPIO81 , GPIO82 , GPIO83 , GPIO84 , GPIO85 , GPIO86 , GPIO87 ,$/;"	e	enum:GPIO_PIN
GPIO85	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO80 , GPIO81 , GPIO82 , GPIO83 , GPIO84 , GPIO85 , GPIO86 , GPIO87 ,$/;"	e	enum:GPIO_PIN
GPIO86	mach/mt6795/include/mach/gpio_const.h	/^    GPIO80 , GPIO81 , GPIO82 , GPIO83 , GPIO84 , GPIO85 , GPIO86 , GPIO87 ,$/;"	e	enum:GPIO_PIN
GPIO86	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO80 , GPIO81 , GPIO82 , GPIO83 , GPIO84 , GPIO85 , GPIO86 , GPIO87 ,$/;"	e	enum:GPIO_PIN
GPIO87	mach/mt6795/include/mach/gpio_const.h	/^    GPIO80 , GPIO81 , GPIO82 , GPIO83 , GPIO84 , GPIO85 , GPIO86 , GPIO87 ,$/;"	e	enum:GPIO_PIN
GPIO87	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO80 , GPIO81 , GPIO82 , GPIO83 , GPIO84 , GPIO85 , GPIO86 , GPIO87 ,$/;"	e	enum:GPIO_PIN
GPIO88	mach/mt6795/include/mach/gpio_const.h	/^    GPIO88 , GPIO89 , GPIO90 , GPIO91 , GPIO92 , GPIO93 , GPIO94 , GPIO95 ,$/;"	e	enum:GPIO_PIN
GPIO88	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO88 , GPIO89 , GPIO90 , GPIO91 , GPIO92 , GPIO93 , GPIO94 , GPIO95 ,$/;"	e	enum:GPIO_PIN
GPIO89	mach/mt6795/include/mach/gpio_const.h	/^    GPIO88 , GPIO89 , GPIO90 , GPIO91 , GPIO92 , GPIO93 , GPIO94 , GPIO95 ,$/;"	e	enum:GPIO_PIN
GPIO89	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO88 , GPIO89 , GPIO90 , GPIO91 , GPIO92 , GPIO93 , GPIO94 , GPIO95 ,$/;"	e	enum:GPIO_PIN
GPIO9	mach/mt6795/include/mach/gpio_const.h	/^    GPIO8  , GPIO9  , GPIO10 , GPIO11 , GPIO12 , GPIO13 , GPIO14 , GPIO15 ,$/;"	e	enum:GPIO_PIN
GPIO9	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO8  , GPIO9  , GPIO10 , GPIO11 , GPIO12 , GPIO13 , GPIO14 , GPIO15 ,$/;"	e	enum:GPIO_PIN
GPIO90	mach/mt6795/include/mach/gpio_const.h	/^    GPIO88 , GPIO89 , GPIO90 , GPIO91 , GPIO92 , GPIO93 , GPIO94 , GPIO95 ,$/;"	e	enum:GPIO_PIN
GPIO90	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO88 , GPIO89 , GPIO90 , GPIO91 , GPIO92 , GPIO93 , GPIO94 , GPIO95 ,$/;"	e	enum:GPIO_PIN
GPIO91	mach/mt6795/include/mach/gpio_const.h	/^    GPIO88 , GPIO89 , GPIO90 , GPIO91 , GPIO92 , GPIO93 , GPIO94 , GPIO95 ,$/;"	e	enum:GPIO_PIN
GPIO91	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO88 , GPIO89 , GPIO90 , GPIO91 , GPIO92 , GPIO93 , GPIO94 , GPIO95 ,$/;"	e	enum:GPIO_PIN
GPIO92	mach/mt6795/include/mach/gpio_const.h	/^    GPIO88 , GPIO89 , GPIO90 , GPIO91 , GPIO92 , GPIO93 , GPIO94 , GPIO95 ,$/;"	e	enum:GPIO_PIN
GPIO92	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO88 , GPIO89 , GPIO90 , GPIO91 , GPIO92 , GPIO93 , GPIO94 , GPIO95 ,$/;"	e	enum:GPIO_PIN
GPIO93	mach/mt6795/include/mach/gpio_const.h	/^    GPIO88 , GPIO89 , GPIO90 , GPIO91 , GPIO92 , GPIO93 , GPIO94 , GPIO95 ,$/;"	e	enum:GPIO_PIN
GPIO93	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO88 , GPIO89 , GPIO90 , GPIO91 , GPIO92 , GPIO93 , GPIO94 , GPIO95 ,$/;"	e	enum:GPIO_PIN
GPIO94	mach/mt6795/include/mach/gpio_const.h	/^    GPIO88 , GPIO89 , GPIO90 , GPIO91 , GPIO92 , GPIO93 , GPIO94 , GPIO95 ,$/;"	e	enum:GPIO_PIN
GPIO94	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO88 , GPIO89 , GPIO90 , GPIO91 , GPIO92 , GPIO93 , GPIO94 , GPIO95 ,$/;"	e	enum:GPIO_PIN
GPIO95	mach/mt6795/include/mach/gpio_const.h	/^    GPIO88 , GPIO89 , GPIO90 , GPIO91 , GPIO92 , GPIO93 , GPIO94 , GPIO95 ,$/;"	e	enum:GPIO_PIN
GPIO95	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO88 , GPIO89 , GPIO90 , GPIO91 , GPIO92 , GPIO93 , GPIO94 , GPIO95 ,$/;"	e	enum:GPIO_PIN
GPIO96	mach/mt6795/include/mach/gpio_const.h	/^    GPIO96 , GPIO97 , GPIO98 , GPIO99 , GPIO100, GPIO101, GPIO102, GPIO103,$/;"	e	enum:GPIO_PIN
GPIO96	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO96 , GPIO97 , GPIO98 , GPIO99 , GPIO100, GPIO101, GPIO102, GPIO103,$/;"	e	enum:GPIO_PIN
GPIO97	mach/mt6795/include/mach/gpio_const.h	/^    GPIO96 , GPIO97 , GPIO98 , GPIO99 , GPIO100, GPIO101, GPIO102, GPIO103,$/;"	e	enum:GPIO_PIN
GPIO97	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO96 , GPIO97 , GPIO98 , GPIO99 , GPIO100, GPIO101, GPIO102, GPIO103,$/;"	e	enum:GPIO_PIN
GPIO98	mach/mt6795/include/mach/gpio_const.h	/^    GPIO96 , GPIO97 , GPIO98 , GPIO99 , GPIO100, GPIO101, GPIO102, GPIO103,$/;"	e	enum:GPIO_PIN
GPIO98	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO96 , GPIO97 , GPIO98 , GPIO99 , GPIO100, GPIO101, GPIO102, GPIO103,$/;"	e	enum:GPIO_PIN
GPIO99	mach/mt6795/include/mach/gpio_const.h	/^    GPIO96 , GPIO97 , GPIO98 , GPIO99 , GPIO100, GPIO101, GPIO102, GPIO103,$/;"	e	enum:GPIO_PIN
GPIO99	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO96 , GPIO97 , GPIO98 , GPIO99 , GPIO100, GPIO101, GPIO102, GPIO103,$/;"	e	enum:GPIO_PIN
GPIOEXT_CLR_BITS	mach/mt6795/include/mach/mt_gpio_ext.h	11;"	d
GPIOEXT_RD	mach/mt6795/include/mach/mt_gpio_ext.h	7;"	d
GPIOEXT_REGS	mach/mt6795/include/mach/mt_gpio_ext.h	/^} GPIOEXT_REGS;$/;"	t	typeref:struct:__anon75
GPIOEXT_SET_BITS	mach/mt6795/include/mach/mt_gpio_ext.h	10;"	d
GPIOEXT_WR	mach/mt6795/include/mach/mt_gpio_ext.h	6;"	d
GPIO_BASE	mach/mt6795/include/mach/mt_reg_base.h	26;"	d
GPIO_BASE_1	mach/mt6795/include/mach/gpio_const.h	8;"	d
GPIO_BASE_1	mach/mt6795/include/mach/mt_gpio_fpga.h	11;"	d
GPIO_BASE_ADDR	mach/mt6795/camera_isp.c	95;"	d	file:
GPIO_CAMERA_1V8_EN_PIN	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	132;"	d	file:
GPIO_CAMERA_1V8_EN_PIN	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	132;"	d	file:
GPIO_CAMERA_1V8_EN_PIN_M_GPIO	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	138;"	d	file:
GPIO_CAMERA_1V8_EN_PIN_M_GPIO	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	138;"	d	file:
GPIO_CAMERA_A2V8_EN_PIN	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	133;"	d	file:
GPIO_CAMERA_A2V8_EN_PIN	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	133;"	d	file:
GPIO_CAMERA_A2V8_EN_PIN_M_GPIO	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	136;"	d	file:
GPIO_CAMERA_A2V8_EN_PIN_M_GPIO	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	136;"	d	file:
GPIO_CAMERA_AF_EN_PIN	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	135;"	d	file:
GPIO_CAMERA_AF_EN_PIN	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	135;"	d	file:
GPIO_CAMERA_AF_EN_PIN_M_GPIO	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	139;"	d	file:
GPIO_CAMERA_AF_EN_PIN_M_GPIO	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	139;"	d	file:
GPIO_CAMERA_D1V_EN_PIN	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	134;"	d	file:
GPIO_CAMERA_D1V_EN_PIN	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	134;"	d	file:
GPIO_CAMERA_D1V_EN_PIN_M_GPIO	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	137;"	d	file:
GPIO_CAMERA_D1V_EN_PIN_M_GPIO	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	137;"	d	file:
GPIO_CLR_BITS	mach/mt6795/include/mach/mt_gpio_base.h	13;"	d
GPIO_CTP_EINT_PIN	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	50;"	d
GPIO_CTP_EINT_PIN	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	50;"	d
GPIO_CTP_RST_PIN	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	49;"	d
GPIO_CTP_RST_PIN	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	49;"	d
GPIO_MAX_COUNT	eccci/port_kernel.h	129;"	d
GPIO_MAX_COUNT	eccci/port_kernel.h	131;"	d
GPIO_MODE_BITS	mach/mt6795/include/mach/gpio_const.h	4;"	d
GPIO_MODE_BITS	mach/mt6795/include/mach/mt_gpio_fpga.h	7;"	d
GPIO_PIN	mach/mt6795/include/mach/gpio_const.h	/^typedef enum GPIO_PIN$/;"	g
GPIO_PIN	mach/mt6795/include/mach/gpio_const.h	/^}GPIO_PIN;    $/;"	t	typeref:enum:GPIO_PIN
GPIO_PIN	mach/mt6795/include/mach/mt_gpio_fpga.h	/^typedef enum GPIO_PIN$/;"	g
GPIO_PIN	mach/mt6795/include/mach/mt_gpio_fpga.h	/^}GPIO_PIN;    $/;"	t	typeref:enum:GPIO_PIN
GPIO_PIN_EXT	mach/mt6795/include/mach/gpio_const.h	/^typedef enum GPIO_PIN_EXT$/;"	g
GPIO_PIN_EXT	mach/mt6795/include/mach/gpio_const.h	/^}GPIO_PIN_EXT;    $/;"	t	typeref:enum:GPIO_PIN_EXT
GPIO_PIN_EXT	mach/mt6795/include/mach/mt_gpio_fpga.h	/^typedef enum GPIO_PIN_EXT$/;"	g
GPIO_PIN_EXT	mach/mt6795/include/mach/mt_gpio_fpga.h	/^}GPIO_PIN_EXT;    $/;"	t	typeref:enum:GPIO_PIN_EXT
GPIO_PIN_EXT1	mach/mt6795/include/mach/gpio_const.h	/^typedef enum GPIO_PIN_EXT1$/;"	g
GPIO_PIN_EXT1	mach/mt6795/include/mach/gpio_const.h	/^}GPIO_PIN_EXT1;    $/;"	t	typeref:enum:GPIO_PIN_EXT1
GPIO_PIN_NAME_STR_MAX_LEN	eccci/port_kernel.h	133;"	d
GPIO_RANGE	mach/mt6795/camera_isp.c	96;"	d	file:
GPIO_RD32	mach/mt6795/include/mach/mt_gpio_base.h	8;"	d
GPIO_REGS	mach/mt6795/include/mach/mt_gpio_base.h	/^} GPIO_REGS;$/;"	t	typeref:struct:__anon129
GPIO_REGS	mach/mt6795/include/mach/mt_gpio_fpga.h	/^} GPIO_REGS;$/;"	t	typeref:struct:__anon131
GPIO_RFIC0_BSI_CK	mach/mt6795/include/mach/mt_clkbuf_ctl.h	32;"	d
GPIO_RFIC0_BSI_CS	mach/mt6795/include/mach/mt_clkbuf_ctl.h	44;"	d
GPIO_RFIC0_BSI_D0	mach/mt6795/include/mach/mt_clkbuf_ctl.h	35;"	d
GPIO_RFIC0_BSI_D1	mach/mt6795/include/mach/mt_clkbuf_ctl.h	38;"	d
GPIO_RFIC0_BSI_D2	mach/mt6795/include/mach/mt_clkbuf_ctl.h	41;"	d
GPIO_SET_BITS	mach/mt6795/include/mach/mt_gpio_base.h	12;"	d
GPIO_SW_SET_BITS	mach/mt6795/include/mach/mt_gpio_base.h	11;"	d
GPIO_UNSUPPORTED	mach/mt6795/include/mach/gpio_const.h	/^    GPIO_UNSUPPORTED = -1,    $/;"	e	enum:GPIO_PIN
GPIO_UNSUPPORTED	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    GPIO_UNSUPPORTED = -1,    $/;"	e	enum:GPIO_PIN
GPIO_WR32	mach/mt6795/include/mach/mt_gpio_base.h	7;"	d
GPS	mach/mt6795/include/mach/pmic_mt6325_sw.h	/^	GPS,$/;"	e	enum:__anon70
GPS	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	/^	GPS,$/;"	e	enum:__anon92
GPS_AP_MOD	dual_ccci/include/ccci_ipc_task_ID.h	27;"	d
GPS_FLAG_FORCE_OFF	mach/mt6795/include/mach/board.h	147;"	d
GPT1	mach/mt6795/include/mach/mt_gpt.h	6;"	d
GPT1_BASE	mach/mt6795/mt_gpt.c	49;"	d	file:
GPT1_BASE	mach/mt6795/mt_gpt_ca53.c	30;"	d	file:
GPT2	mach/mt6795/include/mach/mt_gpt.h	7;"	d
GPT3	mach/mt6795/include/mach/mt_gpt.h	8;"	d
GPT4	mach/mt6795/include/mach/mt_gpt.h	9;"	d
GPT4_1MS_TICK	mach/mt6795/mt_gpt.c	44;"	d	file:
GPT4_1MS_TICK	mach/mt6795/mt_gpt_ca53.c	84;"	d	file:
GPT4_BASE	mach/mt6795/mt_gpt.c	50;"	d	file:
GPT4_BASE	mach/mt6795/mt_gpt_ca53.c	85;"	d	file:
GPT5	mach/mt6795/include/mach/mt_gpt.h	10;"	d
GPT6	mach/mt6795/include/mach/mt_gpt.h	11;"	d
GPT_BIT_MASK	mach/mt6795/mt_gpt.c	79;"	d	file:
GPT_BIT_MASK_H	mach/mt6795/mt_gpt_ca53.c	56;"	d	file:
GPT_BIT_MASK_L	mach/mt6795/mt_gpt_ca53.c	55;"	d	file:
GPT_CLK	mach/mt6795/mt_gpt.c	53;"	d	file:
GPT_CLK	mach/mt6795/mt_gpt_ca53.c	33;"	d	file:
GPT_CLKDIV_MASK	mach/mt6795/mt_gpt.c	67;"	d	file:
GPT_CLKDIV_MASK	mach/mt6795/mt_gpt_ca53.c	44;"	d	file:
GPT_CLKEVT_ID	mach/mt6795/mt_gpt.c	36;"	d	file:
GPT_CLKEVT_ID	mach/mt6795/mt_gpt_ca53.c	22;"	d	file:
GPT_CLKSRC_ID	mach/mt6795/mt_gpt.c	39;"	d	file:
GPT_CLKSRC_ID	mach/mt6795/mt_gpt.c	41;"	d	file:
GPT_CLKSRC_ID	mach/mt6795/mt_gpt_ca53.c	23;"	d	file:
GPT_CLKSRC_MASK	mach/mt6795/mt_gpt.c	68;"	d	file:
GPT_CLKSRC_MASK	mach/mt6795/mt_gpt_ca53.c	45;"	d	file:
GPT_CLKSRC_OFFSET	mach/mt6795/mt_gpt.c	71;"	d	file:
GPT_CLKSRC_OFFSET	mach/mt6795/mt_gpt_ca53.c	48;"	d	file:
GPT_CLK_CLKDIV	mach/mt6795/mt_gpt.c	63;"	d	file:
GPT_CLK_CLKSRC	mach/mt6795/mt_gpt.c	64;"	d	file:
GPT_CLK_DIV_1	mach/mt6795/include/mach/mt_gpt.h	21;"	d
GPT_CLK_DIV_10	mach/mt6795/include/mach/mt_gpt.h	30;"	d
GPT_CLK_DIV_11	mach/mt6795/include/mach/mt_gpt.h	31;"	d
GPT_CLK_DIV_12	mach/mt6795/include/mach/mt_gpt.h	32;"	d
GPT_CLK_DIV_13	mach/mt6795/include/mach/mt_gpt.h	33;"	d
GPT_CLK_DIV_16	mach/mt6795/include/mach/mt_gpt.h	34;"	d
GPT_CLK_DIV_2	mach/mt6795/include/mach/mt_gpt.h	22;"	d
GPT_CLK_DIV_3	mach/mt6795/include/mach/mt_gpt.h	23;"	d
GPT_CLK_DIV_32	mach/mt6795/include/mach/mt_gpt.h	35;"	d
GPT_CLK_DIV_4	mach/mt6795/include/mach/mt_gpt.h	24;"	d
GPT_CLK_DIV_5	mach/mt6795/include/mach/mt_gpt.h	25;"	d
GPT_CLK_DIV_6	mach/mt6795/include/mach/mt_gpt.h	26;"	d
GPT_CLK_DIV_64	mach/mt6795/include/mach/mt_gpt.h	36;"	d
GPT_CLK_DIV_7	mach/mt6795/include/mach/mt_gpt.h	27;"	d
GPT_CLK_DIV_8	mach/mt6795/include/mach/mt_gpt.h	28;"	d
GPT_CLK_DIV_9	mach/mt6795/include/mach/mt_gpt.h	29;"	d
GPT_CLK_SRC_RTC	mach/mt6795/include/mach/mt_gpt.h	40;"	d
GPT_CLK_SRC_SYS	mach/mt6795/include/mach/mt_gpt.h	39;"	d
GPT_CMP	mach/mt6795/mt_gpt.c	55;"	d	file:
GPT_CMP	mach/mt6795/mt_gpt_ca53.c	35;"	d	file:
GPT_CMPH	mach/mt6795/mt_gpt.c	57;"	d	file:
GPT_CMPH	mach/mt6795/mt_gpt_ca53.c	37;"	d	file:
GPT_CNT	mach/mt6795/mt_gpt.c	54;"	d	file:
GPT_CNT	mach/mt6795/mt_gpt_ca53.c	34;"	d	file:
GPT_CNTH	mach/mt6795/mt_gpt.c	56;"	d	file:
GPT_CNTH	mach/mt6795/mt_gpt_ca53.c	36;"	d	file:
GPT_CON	mach/mt6795/mt_gpt.c	52;"	d	file:
GPT_CON	mach/mt6795/mt_gpt_ca53.c	32;"	d	file:
GPT_CON_CLRCNT	mach/mt6795/mt_gpt.c	60;"	d	file:
GPT_CON_CLRCNT	mach/mt6795/mt_gpt_ca53.c	40;"	d	file:
GPT_CON_ENABLE	mach/mt6795/mt_gpt.c	59;"	d	file:
GPT_CON_ENABLE	mach/mt6795/mt_gpt_ca53.c	39;"	d	file:
GPT_CON_OPMODE	mach/mt6795/mt_gpt.c	61;"	d	file:
GPT_CON_OPMODE	mach/mt6795/mt_gpt_ca53.c	41;"	d	file:
GPT_FEAT_64_BIT	mach/mt6795/mt_gpt.c	77;"	d	file:
GPT_FEAT_64_BIT	mach/mt6795/mt_gpt_ca53.c	50;"	d	file:
GPT_FREE_RUN	mach/mt6795/include/mach/mt_gpt.h	18;"	d
GPT_IN_USE	mach/mt6795/mt_gpt.c	75;"	d	file:
GPT_IN_USE	mach/mt6795/mt_gpt_ca53.c	52;"	d	file:
GPT_IRQACK	mach/mt6795/mt_gpt.c	48;"	d	file:
GPT_IRQACK	mach/mt6795/mt_gpt_ca53.c	29;"	d	file:
GPT_IRQEN	mach/mt6795/mt_gpt.c	46;"	d	file:
GPT_IRQEN	mach/mt6795/mt_gpt_ca53.c	27;"	d	file:
GPT_IRQSTA	mach/mt6795/mt_gpt.c	47;"	d	file:
GPT_IRQSTA	mach/mt6795/mt_gpt_ca53.c	28;"	d	file:
GPT_ISR	mach/mt6795/mt_gpt.c	74;"	d	file:
GPT_ISR	mach/mt6795/mt_gpt_ca53.c	51;"	d	file:
GPT_KEEP_GO	mach/mt6795/include/mach/mt_gpt.h	17;"	d
GPT_NOAUTOEN	mach/mt6795/include/mach/mt_gpt.h	43;"	d
GPT_NOIRQEN	mach/mt6795/include/mach/mt_gpt.h	44;"	d
GPT_ONE_SHOT	mach/mt6795/include/mach/mt_gpt.h	15;"	d
GPT_OPMODE_MASK	mach/mt6795/mt_gpt.c	66;"	d	file:
GPT_OPMODE_MASK	mach/mt6795/mt_gpt_ca53.c	43;"	d	file:
GPT_OPMODE_OFFSET	mach/mt6795/mt_gpt.c	70;"	d	file:
GPT_OPMODE_OFFSET	mach/mt6795/mt_gpt_ca53.c	47;"	d	file:
GPT_PRELOADER	masp/asf/asf_inc/sec_boot.h	57;"	d
GPT_REPEAT	mach/mt6795/include/mach/mt_gpt.h	16;"	d
GPT_SECRO	masp/asf/asf_inc/sec_boot.h	56;"	d
GPUOP	mach/mt6795/mt_gpufreq.c	63;"	d	file:
GPU_ACT_REF_FREQ	mach/mt6795/mt_gpufreq.c	556;"	d	file:
GPU_ACT_REF_POWER	mach/mt6795/mt_gpufreq.c	555;"	d	file:
GPU_ACT_REF_VOLT	mach/mt6795/mt_gpufreq.c	557;"	d	file:
GPU_AGEDELTA	mach/mt6795/mt_ptp.c	/^	unsigned int GPU_AGEDELTA: 8;$/;"	m	struct:ptp_devinfo	file:
GPU_AGEDELTA	mach/mt6795/mt_ptp_64.c	/^	unsigned int GPU_AGEDELTA: 8;$/;"	m	struct:ptp_devinfo	file:
GPU_BDES	mach/mt6795/mt_ptp.c	/^	unsigned int GPU_BDES: 8;$/;"	m	struct:ptp_devinfo	file:
GPU_BDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int GPU_BDES: 8;$/;"	m	struct:ptp_devinfo	file:
GPU_DCBDET	mach/mt6795/mt_ptp.c	/^	unsigned int GPU_DCBDET: 8;$/;"	m	struct:ptp_devinfo	file:
GPU_DCBDET	mach/mt6795/mt_ptp_64.c	/^	unsigned int GPU_DCBDET: 8;$/;"	m	struct:ptp_devinfo	file:
GPU_DCMDET	mach/mt6795/mt_ptp.c	/^	unsigned int GPU_DCMDET: 8;$/;"	m	struct:ptp_devinfo	file:
GPU_DCMDET	mach/mt6795/mt_ptp_64.c	/^	unsigned int GPU_DCMDET: 8;$/;"	m	struct:ptp_devinfo	file:
GPU_DEFAULT_MAX_FREQ_MHZ	mach/mt6795/mt_gpufreq.c	341;"	d	file:
GPU_DEFAULT_MAX_FREQ_MHZ	mach/mt6795/mt_gpufreq.c	344;"	d	file:
GPU_DEFAULT_TYPE	mach/mt6795/mt_gpufreq.c	342;"	d	file:
GPU_DEFAULT_TYPE	mach/mt6795/mt_gpufreq.c	345;"	d	file:
GPU_DVFS_CTRL_VOLT	mach/mt6795/mt_gpufreq.c	74;"	d	file:
GPU_DVFS_DEFAULT_FREQ	mach/mt6795/mt_gpufreq.c	80;"	d	file:
GPU_DVFS_DEFAULT_FREQ	mach/mt6795/mt_gpufreq.c	83;"	d	file:
GPU_DVFS_FREQ1	mach/mt6795/include/mach/mt_gpufreq.h	16;"	d
GPU_DVFS_FREQ1	mach/mt6795/include/mach/mt_gpufreq.h	26;"	d
GPU_DVFS_FREQ1_1	mach/mt6795/include/mach/mt_gpufreq.h	17;"	d
GPU_DVFS_FREQ1_1	mach/mt6795/include/mach/mt_gpufreq.h	27;"	d
GPU_DVFS_FREQ2	mach/mt6795/include/mach/mt_gpufreq.h	18;"	d
GPU_DVFS_FREQ2	mach/mt6795/include/mach/mt_gpufreq.h	28;"	d
GPU_DVFS_FREQ2_1	mach/mt6795/include/mach/mt_gpufreq.h	29;"	d
GPU_DVFS_FREQ3	mach/mt6795/include/mach/mt_gpufreq.h	19;"	d
GPU_DVFS_FREQ3	mach/mt6795/include/mach/mt_gpufreq.h	30;"	d
GPU_DVFS_FREQ3_1	mach/mt6795/include/mach/mt_gpufreq.h	31;"	d
GPU_DVFS_FREQ4	mach/mt6795/include/mach/mt_gpufreq.h	20;"	d
GPU_DVFS_FREQ4	mach/mt6795/include/mach/mt_gpufreq.h	32;"	d
GPU_DVFS_FREQ5	mach/mt6795/include/mach/mt_gpufreq.h	21;"	d
GPU_DVFS_FREQ5	mach/mt6795/include/mach/mt_gpufreq.h	33;"	d
GPU_DVFS_FREQ6	mach/mt6795/include/mach/mt_gpufreq.h	22;"	d
GPU_DVFS_FREQ6	mach/mt6795/include/mach/mt_gpufreq.h	34;"	d
GPU_DVFS_FREQ7	mach/mt6795/include/mach/mt_gpufreq.h	23;"	d
GPU_DVFS_IS_DOING_DVFS	mach/mt6795/mt_gpufreq.c	/^    GPU_DVFS_IS_DOING_DVFS = 0,$/;"	e	enum:gpu_dvfs_state	file:
GPU_DVFS_IS_VGPU_ENABLED	mach/mt6795/mt_gpufreq.c	/^    GPU_DVFS_IS_VGPU_ENABLED,       $/;"	e	enum:gpu_dvfs_state	file:
GPU_DVFS_MIN_FREQ	mach/mt6795/include/mach/mt_gpufreq.h	24;"	d
GPU_DVFS_MIN_FREQ	mach/mt6795/include/mach/mt_gpufreq.h	35;"	d
GPU_DVFS_PMIC_SETTLE_TIME	mach/mt6795/mt_gpufreq.c	76;"	d	file:
GPU_DVFS_PTPOD_DISABLE_VOLT	mach/mt6795/mt_gpufreq.c	79;"	d	file:
GPU_DVFS_PTPOD_DISABLE_VOLT	mach/mt6795/mt_gpufreq.c	82;"	d	file:
GPU_DVFS_VOLT1	mach/mt6795/mt_gpufreq.c	70;"	d	file:
GPU_DVFS_VOLT2	mach/mt6795/mt_gpufreq.c	71;"	d	file:
GPU_DVFS_VOLT3	mach/mt6795/mt_gpufreq.c	72;"	d	file:
GPU_MDES	mach/mt6795/mt_ptp.c	/^	unsigned int GPU_MDES: 8;$/;"	m	struct:ptp_devinfo	file:
GPU_MDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int GPU_MDES: 8;$/;"	m	struct:ptp_devinfo	file:
GPU_MTDES	mach/mt6795/mt_ptp.c	/^	unsigned int GPU_MTDES: 8;$/;"	m	struct:ptp_devinfo	file:
GPU_MTDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int GPU_MTDES: 8;$/;"	m	struct:ptp_devinfo	file:
GPU_TABLE_0	mach/mt6795/mt_spower_data.h	167;"	d
GPU_TABLE_1	mach/mt6795/mt_spower_data.h	193;"	d
GPU_TABLE_2	mach/mt6795/mt_spower_data.h	218;"	d
GROUP_A	mach/mt6795/include/mach/md32_helper.h	/^  GROUP_A,$/;"	e	enum:group_id
GROUP_B	mach/mt6795/include/mach/md32_helper.h	/^  GROUP_B,$/;"	e	enum:group_id
GROUP_BASIC	mach/mt6795/include/mach/md32_helper.h	/^  GROUP_BASIC,$/;"	e	enum:group_id
GT91XX_CONFIG_PROC_FILE	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	215;"	d
GT91XX_CONFIG_PROC_FILE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	296;"	d
GT91XX_CONFIG_PROC_FILE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	215;"	d
GT91XX_CONFIG_PROC_FILE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	296;"	d
GTP_ADDR_LENGTH	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	217;"	d
GTP_ADDR_LENGTH	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	298;"	d
GTP_ADDR_LENGTH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	217;"	d
GTP_ADDR_LENGTH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	298;"	d
GTP_AUTO_UPDATE	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	92;"	d
GTP_AUTO_UPDATE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	110;"	d
GTP_AUTO_UPDATE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	92;"	d
GTP_AUTO_UPDATE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	110;"	d
GTP_AUTO_UPDATE_CFG	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	113;"	d
GTP_AUTO_UPDATE_CFG	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	113;"	d
GTP_BAK_REF_PATH	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	339;"	d
GTP_BAK_REF_PATH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	339;"	d
GTP_BAK_REF_SEND	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	331;"	d
GTP_BAK_REF_SEND	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	331;"	d
GTP_BAK_REF_STORE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	332;"	d
GTP_BAK_REF_STORE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	332;"	d
GTP_CHANGE_X2Y	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	93;"	d
GTP_CHANGE_X2Y	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	111;"	d
GTP_CHANGE_X2Y	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	93;"	d
GTP_CHANGE_X2Y	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	111;"	d
GTP_CHARGER_SWITCH	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	125;"	d
GTP_CHARGER_SWITCH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	125;"	d
GTP_CHK_FS_MNT_MAX	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	338;"	d
GTP_CHK_FS_MNT_MAX	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	338;"	d
GTP_CHK_FW_MAX	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	337;"	d
GTP_CHK_FW_MAX	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	337;"	d
GTP_COMPATIBLE_MODE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	116;"	d
GTP_COMPATIBLE_MODE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	116;"	d
GTP_CONFIG_MAX_LENGTH	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	218;"	d
GTP_CONFIG_MAX_LENGTH	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	124;"	d
GTP_CONFIG_MAX_LENGTH	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	300;"	d
GTP_CONFIG_MAX_LENGTH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	218;"	d
GTP_CONFIG_MAX_LENGTH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	124;"	d
GTP_CONFIG_MAX_LENGTH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	300;"	d
GTP_CONFIG_MIN_LENGTH	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	123;"	d
GTP_CONFIG_MIN_LENGTH	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	299;"	d
GTP_CONFIG_MIN_LENGTH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	123;"	d
GTP_CONFIG_MIN_LENGTH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	299;"	d
GTP_CREATE_WR_NODE	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	95;"	d
GTP_CREATE_WR_NODE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	117;"	d
GTP_CREATE_WR_NODE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	95;"	d
GTP_CREATE_WR_NODE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	117;"	d
GTP_CUSTOM_CFG	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	88;"	d
GTP_CUSTOM_CFG	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	106;"	d
GTP_CUSTOM_CFG	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	88;"	d
GTP_CUSTOM_CFG	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	106;"	d
GTP_DBL_CLK_WAKEUP	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	128;"	d
GTP_DBL_CLK_WAKEUP	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	128;"	d
GTP_DEBUG	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	265;"	d
GTP_DEBUG	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	402;"	d
GTP_DEBUG	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	265;"	d
GTP_DEBUG	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	402;"	d
GTP_DEBUG_ARRAY	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	269;"	d
GTP_DEBUG_ARRAY	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	406;"	d
GTP_DEBUG_ARRAY	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	269;"	d
GTP_DEBUG_ARRAY	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	406;"	d
GTP_DEBUG_ARRAY_ON	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	106;"	d
GTP_DEBUG_ARRAY_ON	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	136;"	d
GTP_DEBUG_ARRAY_ON	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	106;"	d
GTP_DEBUG_ARRAY_ON	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	136;"	d
GTP_DEBUG_FUNC	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	286;"	d
GTP_DEBUG_FUNC	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	423;"	d
GTP_DEBUG_FUNC	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	286;"	d
GTP_DEBUG_FUNC	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	423;"	d
GTP_DEBUG_FUNC_ON	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	107;"	d
GTP_DEBUG_FUNC_ON	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	137;"	d
GTP_DEBUG_FUNC_ON	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	107;"	d
GTP_DEBUG_FUNC_ON	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	137;"	d
GTP_DEBUG_ON	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	105;"	d
GTP_DEBUG_ON	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	135;"	d
GTP_DEBUG_ON	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	105;"	d
GTP_DEBUG_ON	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	135;"	d
GTP_DMA_MAX_I2C_TRANSFER_SIZE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	371;"	d
GTP_DMA_MAX_I2C_TRANSFER_SIZE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	371;"	d
GTP_DMA_MAX_TRANSACTION_LENGTH	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	370;"	d
GTP_DMA_MAX_TRANSACTION_LENGTH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	370;"	d
GTP_DRIVER_SEND_CFG	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	89;"	d
GTP_DRIVER_SEND_CFG	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	107;"	d
GTP_DRIVER_SEND_CFG	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	89;"	d
GTP_DRIVER_SEND_CFG	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	107;"	d
GTP_DRIVER_VERSION	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	213;"	d
GTP_DRIVER_VERSION	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	294;"	d
GTP_DRIVER_VERSION	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	213;"	d
GTP_DRIVER_VERSION	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	294;"	d
GTP_ERROR	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	264;"	d
GTP_ERROR	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	401;"	d
GTP_ERROR	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	264;"	d
GTP_ERROR	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	401;"	d
GTP_ESD_CHECK_CIRCLE	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	200;"	d
GTP_ESD_CHECK_CIRCLE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	281;"	d
GTP_ESD_CHECK_CIRCLE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	200;"	d
GTP_ESD_CHECK_CIRCLE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	281;"	d
GTP_ESD_PROTECT	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	94;"	d
GTP_ESD_PROTECT	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	118;"	d
GTP_ESD_PROTECT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	94;"	d
GTP_ESD_PROTECT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	118;"	d
GTP_FL_ESD_RECOVERY	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	328;"	d
GTP_FL_ESD_RECOVERY	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	328;"	d
GTP_FL_FW_BURN	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	327;"	d
GTP_FL_FW_BURN	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	327;"	d
GTP_FL_READ_REPAIR	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	329;"	d
GTP_FL_READ_REPAIR	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	329;"	d
GTP_FW_DOWNLOAD	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	97;"	d
GTP_FW_DOWNLOAD	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	120;"	d
GTP_FW_DOWNLOAD	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	97;"	d
GTP_FW_DOWNLOAD	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	120;"	d
GTP_GPIO_AS_INPUT	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	163;"	d
GTP_GPIO_AS_INPUT	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	244;"	d
GTP_GPIO_AS_INPUT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	163;"	d
GTP_GPIO_AS_INPUT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	244;"	d
GTP_GPIO_AS_INT	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	171;"	d
GTP_GPIO_AS_INT	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	252;"	d
GTP_GPIO_AS_INT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	171;"	d
GTP_GPIO_AS_INT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	252;"	d
GTP_GPIO_FREE	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	186;"	d
GTP_GPIO_FREE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	267;"	d
GTP_GPIO_FREE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	186;"	d
GTP_GPIO_FREE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	267;"	d
GTP_GPIO_GET_VALUE	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	176;"	d
GTP_GPIO_GET_VALUE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	257;"	d
GTP_GPIO_GET_VALUE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	176;"	d
GTP_GPIO_GET_VALUE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	257;"	d
GTP_GPIO_OUTPUT	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	177;"	d
GTP_GPIO_OUTPUT	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	258;"	d
GTP_GPIO_OUTPUT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	177;"	d
GTP_GPIO_OUTPUT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	258;"	d
GTP_GPIO_REQUEST	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	185;"	d
GTP_GPIO_REQUEST	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	266;"	d
GTP_GPIO_REQUEST	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	185;"	d
GTP_GPIO_REQUEST	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	266;"	d
GTP_HAVE_TOUCH_KEY	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	90;"	d
GTP_HAVE_TOUCH_KEY	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	108;"	d
GTP_HAVE_TOUCH_KEY	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	90;"	d
GTP_HAVE_TOUCH_KEY	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	108;"	d
GTP_HEADER_FW_UPDATE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	112;"	d
GTP_HEADER_FW_UPDATE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	112;"	d
GTP_I2C_NAME	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	214;"	d
GTP_I2C_NAME	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	295;"	d
GTP_I2C_NAME	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	214;"	d
GTP_I2C_NAME	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	295;"	d
GTP_INFO	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	263;"	d
GTP_INFO	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	400;"	d
GTP_INFO	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	263;"	d
GTP_INFO	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	400;"	d
GTP_INT_PORT	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	161;"	d
GTP_INT_PORT	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	242;"	d
GTP_INT_PORT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	161;"	d
GTP_INT_PORT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	242;"	d
GTP_INT_TRIGGER	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	193;"	d
GTP_INT_TRIGGER	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	197;"	d
GTP_INT_TRIGGER	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	274;"	d
GTP_INT_TRIGGER	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	278;"	d
GTP_INT_TRIGGER	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	193;"	d
GTP_INT_TRIGGER	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	197;"	d
GTP_INT_TRIGGER	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	274;"	d
GTP_INT_TRIGGER	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	278;"	d
GTP_IRQ_TAB	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	187;"	d
GTP_IRQ_TAB	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	268;"	d
GTP_IRQ_TAB	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	187;"	d
GTP_IRQ_TAB	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	268;"	d
GTP_KEY_TAB	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	209;"	d
GTP_KEY_TAB	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	290;"	d
GTP_KEY_TAB	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	209;"	d
GTP_KEY_TAB	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	290;"	d
GTP_MAIN_CLK_PATH	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	340;"	d
GTP_MAIN_CLK_PATH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	340;"	d
GTP_MAX_HEIGHT	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	191;"	d
GTP_MAX_HEIGHT	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	195;"	d
GTP_MAX_HEIGHT	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	272;"	d
GTP_MAX_HEIGHT	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	276;"	d
GTP_MAX_HEIGHT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	191;"	d
GTP_MAX_HEIGHT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	195;"	d
GTP_MAX_HEIGHT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	272;"	d
GTP_MAX_HEIGHT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	276;"	d
GTP_MAX_TOUCH	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	199;"	d
GTP_MAX_TOUCH	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	280;"	d
GTP_MAX_TOUCH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	199;"	d
GTP_MAX_TOUCH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	280;"	d
GTP_MAX_WIDTH	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	192;"	d
GTP_MAX_WIDTH	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	196;"	d
GTP_MAX_WIDTH	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	273;"	d
GTP_MAX_WIDTH	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	277;"	d
GTP_MAX_WIDTH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	192;"	d
GTP_MAX_WIDTH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	196;"	d
GTP_MAX_WIDTH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	273;"	d
GTP_MAX_WIDTH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	277;"	d
GTP_POLL_TIME	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	216;"	d
GTP_POLL_TIME	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	297;"	d
GTP_POLL_TIME	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	216;"	d
GTP_POLL_TIME	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	297;"	d
GTP_POWER_CTRL_SLEEP	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	91;"	d
GTP_POWER_CTRL_SLEEP	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	109;"	d
GTP_POWER_CTRL_SLEEP	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	91;"	d
GTP_POWER_CTRL_SLEEP	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	109;"	d
GTP_READ_COOR_ADDR	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	223;"	d
GTP_READ_COOR_ADDR	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	358;"	d
GTP_READ_COOR_ADDR	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	223;"	d
GTP_READ_COOR_ADDR	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	358;"	d
GTP_REG_BAK_REF	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	321;"	d
GTP_REG_BAK_REF	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	321;"	d
GTP_REG_CHIP_TYPE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	323;"	d
GTP_REG_CHIP_TYPE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	323;"	d
GTP_REG_CONFIG_DATA	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	226;"	d
GTP_REG_CONFIG_DATA	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	361;"	d
GTP_REG_CONFIG_DATA	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	226;"	d
GTP_REG_CONFIG_DATA	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	361;"	d
GTP_REG_HAVE_KEY	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	324;"	d
GTP_REG_HAVE_KEY	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	324;"	d
GTP_REG_HN_STATE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	325;"	d
GTP_REG_HN_STATE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	325;"	d
GTP_REG_HW_INFO	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	228;"	d
GTP_REG_HW_INFO	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	363;"	d
GTP_REG_HW_INFO	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	228;"	d
GTP_REG_HW_INFO	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	363;"	d
GTP_REG_MAIN_CLK	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	322;"	d
GTP_REG_MAIN_CLK	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	322;"	d
GTP_REG_MATRIX_DRVNUM	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	318;"	d
GTP_REG_MATRIX_DRVNUM	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	318;"	d
GTP_REG_MATRIX_SENNUM	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	319;"	d
GTP_REG_MATRIX_SENNUM	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	319;"	d
GTP_REG_REFRESH_RATE	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	229;"	d
GTP_REG_REFRESH_RATE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	364;"	d
GTP_REG_REFRESH_RATE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	229;"	d
GTP_REG_REFRESH_RATE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	364;"	d
GTP_REG_RQST	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	320;"	d
GTP_REG_RQST	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	320;"	d
GTP_REG_SENSOR_ID	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	225;"	d
GTP_REG_SENSOR_ID	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	360;"	d
GTP_REG_SENSOR_ID	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	225;"	d
GTP_REG_SENSOR_ID	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	360;"	d
GTP_REG_SLEEP	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	224;"	d
GTP_REG_SLEEP	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	359;"	d
GTP_REG_SLEEP	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	224;"	d
GTP_REG_SLEEP	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	359;"	d
GTP_REG_VERSION	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	227;"	d
GTP_REG_VERSION	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	362;"	d
GTP_REG_VERSION	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	227;"	d
GTP_REG_VERSION	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	362;"	d
GTP_RQST_BAK_REF	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	342;"	d
GTP_RQST_BAK_REF	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	342;"	d
GTP_RQST_CONFIG	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	341;"	d
GTP_RQST_CONFIG	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	341;"	d
GTP_RQST_HOTKNOT_CODE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	345;"	d
GTP_RQST_HOTKNOT_CODE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	345;"	d
GTP_RQST_IDLE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	347;"	d
GTP_RQST_IDLE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	347;"	d
GTP_RQST_MAIN_CLOCK	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	344;"	d
GTP_RQST_MAIN_CLOCK	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	344;"	d
GTP_RQST_RESET	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	343;"	d
GTP_RQST_RESET	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	343;"	d
GTP_RQST_RESPONDED	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	346;"	d
GTP_RQST_RESPONDED	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	346;"	d
GTP_RST_PORT	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	160;"	d
GTP_RST_PORT	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	241;"	d
GTP_RST_PORT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	160;"	d
GTP_RST_PORT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	241;"	d
GTP_SLIDE_WAKEUP	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	127;"	d
GTP_SLIDE_WAKEUP	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	127;"	d
GTP_SUPPORT_I2C_DMA	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	115;"	d
GTP_SUPPORT_I2C_DMA	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	115;"	d
GTP_SWAP	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	290;"	d
GTP_SWAP	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	427;"	d
GTP_SWAP	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	290;"	d
GTP_SWAP	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	427;"	d
GTP_WITH_PEN	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	126;"	d
GTP_WITH_PEN	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	126;"	d
GUARD_FALSE	mach/mt6795/include/mach/mt_pwm_hal.h	/^	GUARD_FALSE,$/;"	e	enum:PWM_CON_GUARD_BIT
GUARD_MAX	mach/mt6795/include/mach/mt_pwm_hal.h	/^	GUARD_MAX$/;"	e	enum:PWM_CON_GUARD_BIT
GUARD_TRUE	mach/mt6795/include/mach/mt_pwm_hal.h	/^	GUARD_TRUE,$/;"	e	enum:PWM_CON_GUARD_BIT
GUP_USE_HEADER_FILE	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	96;"	d
GUP_USE_HEADER_FILE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	119;"	d
GUP_USE_HEADER_FILE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	96;"	d
GUP_USE_HEADER_FILE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	119;"	d
G_DMA_1	mach/mt6795/include/mach/dma.h	/^    G_DMA_1 = 0, G_DMA_2,$/;"	e	enum:__anon179
G_DMA_2	mach/mt6795/include/mach/dma.h	/^    G_DMA_1 = 0, G_DMA_2,$/;"	e	enum:__anon179
G_U_LE	masp/asf/core/alg_aes_so.c	127;"	d	file:
G_u4EnableClockCount	mach/mt6795/camera_isp.c	/^static volatile unsigned int G_u4EnableClockCount;$/;"	v	file:
H2D_EXCEPTION_ACK	eccci/modem_ccif.c	50;"	d	file:
H2D_EXCEPTION_ACK	eccci/mt6795/cldma_platform.h	26;"	d
H2D_EXCEPTION_CLEARQ_ACK	eccci/modem_ccif.c	51;"	d	file:
H2D_EXCEPTION_CLEARQ_ACK	eccci/mt6795/cldma_platform.h	27;"	d
H2D_FORCE_MD_ASSERT	eccci/modem_ccif.c	52;"	d	file:
H2D_FORCE_MD_ASSERT	eccci/mt6795/cldma_platform.h	28;"	d
H2D_INT_D2HMB_data_ack	eemcs/lte_dev_test.h	166;"	d
H2D_INT_D2HMB_init_ack	eemcs/lte_dev_test.h	165;"	d
H2D_INT_H2DMB_data_sent	eemcs/lte_dev_test.h	164;"	d
H2D_INT_H2DMB_init_req	eemcs/lte_dev_test.h	163;"	d
H2D_INT_except_ack	eemcs/lte_df_main.h	312;"	d
H2D_INT_except_clearQ_ack	eemcs/lte_df_main.h	313;"	d
H2D_INT_except_wakelock_ack	eemcs/lte_df_main.h	314;"	d
H2D_INT_xboot_H2DMB	eemcs/lte_df_main.h	322;"	d
H2D_RINGQ0	eccci/modem_ccif.c	55;"	d	file:
H2D_RINGQ1	eccci/modem_ccif.c	56;"	d	file:
H2D_RINGQ2	eccci/modem_ccif.c	57;"	d	file:
H2D_RINGQ3	eccci/modem_ccif.c	58;"	d	file:
H2D_RINGQ4	eccci/modem_ccif.c	59;"	d	file:
H2D_RINGQ5	eccci/modem_ccif.c	60;"	d	file:
H2D_RINGQ6	eccci/modem_ccif.c	61;"	d	file:
H2D_RINGQ7	eccci/modem_ccif.c	62;"	d	file:
H2D_SRAM	eccci/modem_ccif.c	54;"	d	file:
HACC_ACFG0	masp/mt6795/mach/hacc_mach.h	52;"	d
HACC_ACON	masp/mt6795/mach/hacc_mach.h	37;"	d
HACC_ACON2	masp/mt6795/mach/hacc_mach.h	38;"	d
HACC_ACONK	masp/mt6795/mach/hacc_mach.h	39;"	d
HACC_AES_128	masp/mt6795/mach/hacc_mach.h	77;"	d
HACC_AES_192	masp/mt6795/mach/hacc_mach.h	78;"	d
HACC_AES_256	masp/mt6795/mach/hacc_mach.h	79;"	d
HACC_AES_BK2C	masp/mt6795/mach/hacc_mach.h	88;"	d
HACC_AES_CBC	masp/mt6795/mach/hacc_mach.h	75;"	d
HACC_AES_CHG_BO_MASK	masp/mt6795/mach/hacc_mach.h	80;"	d
HACC_AES_CHG_BO_OFF	masp/mt6795/mach/hacc_mach.h	81;"	d
HACC_AES_CHG_BO_ON	masp/mt6795/mach/hacc_mach.h	82;"	d
HACC_AES_CLR	masp/mt6795/mach/hacc_mach.h	84;"	d
HACC_AES_DEC	masp/mt6795/mach/hacc_mach.h	71;"	d
HACC_AES_ECB	masp/mt6795/mach/hacc_mach.h	74;"	d
HACC_AES_ENC	masp/mt6795/mach/hacc_mach.h	72;"	d
HACC_AES_MAX_KEY_SZ	masp/mt6795/mach/hacc_mach.h	100;"	d
HACC_AES_MODE_MASK	masp/mt6795/mach/hacc_mach.h	73;"	d
HACC_AES_R2K	masp/mt6795/mach/hacc_mach.h	89;"	d
HACC_AES_RDY	masp/mt6795/mach/hacc_mach.h	85;"	d
HACC_AES_START	masp/mt6795/mach/hacc_mach.h	83;"	d
HACC_AES_TEST_DST	masp/mt6795/mach/hacc_mach.h	29;"	d
HACC_AES_TEST_SRC	masp/mt6795/mach/hacc_mach.h	27;"	d
HACC_AES_TEST_TMP	masp/mt6795/mach/hacc_mach.h	28;"	d
HACC_AES_TYPE_MASK	masp/mt6795/mach/hacc_mach.h	76;"	d
HACC_AKEY0	masp/mt6795/mach/hacc_mach.h	44;"	d
HACC_AKEY1	masp/mt6795/mach/hacc_mach.h	45;"	d
HACC_AKEY2	masp/mt6795/mach/hacc_mach.h	46;"	d
HACC_AKEY3	masp/mt6795/mach/hacc_mach.h	47;"	d
HACC_AKEY4	masp/mt6795/mach/hacc_mach.h	48;"	d
HACC_AKEY5	masp/mt6795/mach/hacc_mach.h	49;"	d
HACC_AKEY6	masp/mt6795/mach/hacc_mach.h	50;"	d
HACC_AKEY7	masp/mt6795/mach/hacc_mach.h	51;"	d
HACC_AOUT0	masp/mt6795/mach/hacc_mach.h	53;"	d
HACC_AOUT1	masp/mt6795/mach/hacc_mach.h	54;"	d
HACC_AOUT2	masp/mt6795/mach/hacc_mach.h	55;"	d
HACC_AOUT3	masp/mt6795/mach/hacc_mach.h	56;"	d
HACC_ASRC0	masp/mt6795/mach/hacc_mach.h	40;"	d
HACC_ASRC1	masp/mt6795/mach/hacc_mach.h	41;"	d
HACC_ASRC2	masp/mt6795/mach/hacc_mach.h	42;"	d
HACC_ASRC3	masp/mt6795/mach/hacc_mach.h	43;"	d
HACC_CFG_0	masp/mt6795/mach/hacc_mach.h	31;"	d
HACC_CFG_1	masp/mt6795/mach/hacc_mach.h	32;"	d
HACC_CFG_2	masp/mt6795/mach/hacc_mach.h	33;"	d
HACC_CFG_3	masp/mt6795/mach/hacc_mach.h	34;"	d
HACC_CG	masp/mt6795/mach/hacc_mach.h	25;"	d
HACC_CON	masp/mt6795/mach/hacc_mach.h	36;"	d
HACC_HW_KEY_SZ	masp/mt6795/mach/hacc_mach.h	103;"	d
HACC_MACH_H	masp/mt6795/mach/hacc_mach.h	5;"	d
HACC_MKJ	masp/mt6795/mach/hacc_mach.h	68;"	d
HACC_SECINIT0	masp/mt6795/mach/hacc_mach.h	65;"	d
HACC_SECINIT0_MAGIC	masp/mt6795/mach/hacc_mach.h	92;"	d
HACC_SECINIT1	masp/mt6795/mach/hacc_mach.h	66;"	d
HACC_SECINIT1_MAGIC	masp/mt6795/mach/hacc_mach.h	93;"	d
HACC_SECINIT2	masp/mt6795/mach/hacc_mach.h	67;"	d
HACC_SECINIT2_MAGIC	masp/mt6795/mach/hacc_mach.h	94;"	d
HACC_SW_OTP0	masp/mt6795/mach/hacc_mach.h	57;"	d
HACC_SW_OTP1	masp/mt6795/mach/hacc_mach.h	58;"	d
HACC_SW_OTP2	masp/mt6795/mach/hacc_mach.h	59;"	d
HACC_SW_OTP3	masp/mt6795/mach/hacc_mach.h	60;"	d
HACC_SW_OTP4	masp/mt6795/mach/hacc_mach.h	61;"	d
HACC_SW_OTP5	masp/mt6795/mach/hacc_mach.h	62;"	d
HACC_SW_OTP6	masp/mt6795/mach/hacc_mach.h	63;"	d
HACC_SW_OTP7	masp/mt6795/mach/hacc_mach.h	64;"	d
HACC_V3_Init	masp/mt6795/mach/arm/hacc_hk.S	/^HACC_V3_Init:$/;"	l
HACC_V3_Init	masp/mt6795/mach/arm64/hacc_hk.S	/^HACC_V3_Init:$/;"	l
HACC_V3_Run	masp/mt6795/mach/arm/hacc_hk.S	/^HACC_V3_Run:$/;"	l
HACC_V3_Run	masp/mt6795/mach/arm64/hacc_hk.S	/^HACC_V3_Run:$/;"	l
HACC_V3_Terminate	masp/mt6795/mach/arm/hacc_hk.S	/^HACC_V3_Terminate:$/;"	l
HACC_V3_Terminate	masp/mt6795/mach/arm64/hacc_hk.S	/^HACC_V3_Terminate:$/;"	l
HAN_BASE	mach/mt6795/include/mach/mt_reg_base.h	260;"	d
HASH_ARRAY_SIZE	mach/mt6795/mt_devs.c	381;"	d	file:
HASH_LEN	masp/asf/asf_inc/sec_cust_struct.h	33;"	d
HASH_LEN	masp/asf/asf_inc/sec_cust_struct.h	37;"	d
HASH_OUTPUT_LEN	mach/mt6795/include/mach/sbchk_base.h	15;"	d
HASH_SIG_LEN	masp/asf/asf_inc/sec_sign_header.h	26;"	d
HASH_SIZE	masp/asf/asf_inc/sec_sign_header.h	23;"	d
HAS_FEATURE	mach/mt6795/mt_ptp.c	2524;"	d	file:
HAS_FEATURE	mach/mt6795/mt_ptp_64.c	2587;"	d	file:
HAVE_FIX_FRQ	mach/mt6795/mt_clkmgr.c	467;"	d	file:
HAVE_FIX_FRQ	mach/mt6795/mt_clkmgr_64.c	430;"	d	file:
HAVE_PLL_HP	mach/mt6795/mt_clkmgr.c	466;"	d	file:
HAVE_PLL_HP	mach/mt6795/mt_clkmgr_64.c	429;"	d	file:
HAVE_RST_BAR	mach/mt6795/mt_clkmgr.c	465;"	d	file:
HAVE_RST_BAR	mach/mt6795/mt_clkmgr_64.c	428;"	d	file:
HDBGEN	mach/mt6795/hw_watchpoint.c	29;"	d	file:
HDBGEN	mach/mt6795/mt_dbg.c	11;"	d	file:
HDMI_CUSTOMIZATION_H	mach/mt6795/hiau_ml/hdmi/hdmi_cust.h	19;"	d
HDMI_CUSTOMIZATION_H	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.h	19;"	d
HDMI_I2C_CHANNEL	mach/mt6795/hiau_ml/hdmi/hdmi_cust.h	23;"	d
HDMI_I2C_CHANNEL	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.h	23;"	d
HDRV_SDBUS_BUSWIDTH	eemcs/lte_dev_test.h	/^} HDRV_SDBUS_BUSWIDTH, *PHDRV_SDBUS_BUSWIDTH ;$/;"	t	typeref:enum:__anon326
HDRV_SDBUS_BUSWIDTH_1BIT	eemcs/lte_dev_test.h	/^	HDRV_SDBUS_BUSWIDTH_1BIT = 0x00,$/;"	e	enum:__anon326
HDRV_SDBUS_BUSWIDTH_4BIT	eemcs/lte_dev_test.h	/^	HDRV_SDBUS_BUSWIDTH_4BIT = 0x02,	$/;"	e	enum:__anon326
HDRV_SDBUS_BUSWIDTH_BITMASK	eemcs/lte_dev_test.h	/^	HDRV_SDBUS_BUSWIDTH_BITMASK = 0x03,$/;"	e	enum:__anon326
HDRV_SDBUS_BUS_CLOCK	eemcs/lte_dev_test.h	/^	HDRV_SDBUS_BUS_CLOCK,$/;"	e	enum:__anon327
HDRV_SDBUS_BUS_DRIVER_VERSION	eemcs/lte_dev_test.h	/^	HDRV_SDBUS_BUS_DRIVER_VERSION,$/;"	e	enum:__anon327
HDRV_SDBUS_BUS_INTERFACE_CONTROL	eemcs/lte_dev_test.h	/^	HDRV_SDBUS_BUS_INTERFACE_CONTROL,$/;"	e	enum:__anon327
HDRV_SDBUS_BUS_WIDTH	eemcs/lte_dev_test.h	/^	HDRV_SDBUS_BUS_WIDTH,$/;"	e	enum:__anon327
HDRV_SDBUS_FN0_BLOCK_LENGTH	eemcs/lte_dev_test.h	/^	HDRV_SDBUS_FN0_BLOCK_LENGTH,$/;"	e	enum:__anon327
HDRV_SDBUS_FUNCTION_BLOCK_LENGTH	eemcs/lte_dev_test.h	/^	HDRV_SDBUS_FUNCTION_BLOCK_LENGTH,$/;"	e	enum:__anon327
HDRV_SDBUS_FUNCTION_INT_ENABLE	eemcs/lte_dev_test.h	/^	HDRV_SDBUS_FUNCTION_INT_ENABLE$/;"	e	enum:__anon327
HDRV_SDBUS_FUNCTION_NUMBER	eemcs/lte_dev_test.h	/^	HDRV_SDBUS_FUNCTION_NUMBER=0,$/;"	e	enum:__anon327
HDRV_SDBUS_FUNCTION_TYPE	eemcs/lte_dev_test.h	/^	HDRV_SDBUS_FUNCTION_TYPE,$/;"	e	enum:__anon327
HDRV_SDBUS_HOST_BLOCK_LENGTH	eemcs/lte_dev_test.h	/^	HDRV_SDBUS_HOST_BLOCK_LENGTH,$/;"	e	enum:__anon327
HDRV_SDBUS_PROPERTY	eemcs/lte_dev_test.h	/^} HDRV_SDBUS_PROPERTY, *PHDRV_SDBUS_PROPERTY;$/;"	t	typeref:enum:__anon327
HD_INTER	aee/aed/monitor_hang.c	226;"	d	file:
HD_PROC	aee/aed/monitor_hang.c	224;"	d	file:
HEVC_BLK	masp/asf/core/sec_mod_core.c	/^} HEVC_BLK;$/;"	t	typeref:struct:__anon473	file:
HEVC_BLK_LEN	masp/asf/core/sec_mod_core.c	23;"	d	file:
HEVC_VLD_BASE	mach/mt6795/include/mach/mt_reg_base.h	461;"	d
HEX_FMT	mach/mt6795/mt_cpufreq.c	171;"	d	file:
HEX_FMT	mach/mt6795/mt_cpufreq_64.c	142;"	d	file:
HEX_FMT	mach/mt6795/mt_golden_setting.c	71;"	d	file:
HIF_CCIF	eemcs/eemcs_ccci.h	/^    HIF_CCIF,$/;"	e	enum:HIF_TYPE
HIF_CLDMA	eemcs/eemcs_ccci.h	/^    HIF_CLDMA,    $/;"	e	enum:HIF_TYPE
HIF_EX_ACK	eccci/modem_ut.h	/^	HIF_EX_ACK, \/\/ AP->MD$/;"	e	enum:__anon464
HIF_EX_ALLQ_RESET	eccci/modem_ut.h	/^	HIF_EX_ALLQ_RESET, \/\/ polling$/;"	e	enum:__anon464
HIF_EX_CLEARQ_ACK	eccci/modem_ut.h	/^	HIF_EX_CLEARQ_ACK, \/\/ AP->MD$/;"	e	enum:__anon464
HIF_EX_CLEARQ_DONE	eccci/modem_ut.h	/^	HIF_EX_CLEARQ_DONE, \/\/interrupt$/;"	e	enum:__anon464
HIF_EX_INIT	eccci/modem_ut.h	/^	HIF_EX_INIT = 0, \/\/ interrupt$/;"	e	enum:__anon464
HIF_EX_INIT_DONE	eccci/modem_ut.h	/^	HIF_EX_INIT_DONE, \/\/ polling$/;"	e	enum:__anon464
HIF_EX_STAGE	eccci/modem_ut.h	/^}HIF_EX_STAGE;$/;"	t	typeref:enum:__anon464
HIF_MAX_DLQ_NUM	eemcs/lte_dev_test_at.h	16;"	d
HIF_MAX_DLQ_NUM	eemcs/lte_hif_sdio.c	2510;"	d	file:
HIF_MAX_ULQ_NUM	eemcs/lte_dev_test_at.h	15;"	d
HIF_MAX_ULQ_NUM	eemcs/lte_hif_sdio.c	2509;"	d	file:
HIF_SDIO	eemcs/eemcs_ccci.h	/^    HIF_SDIO,    $/;"	e	enum:HIF_TYPE
HIF_SDIO_HANDLE	eemcs/lte_hif_sdio.h	/^typedef struct HIF_SDIO_HANDLE {$/;"	s
HIF_TYPE	eemcs/eemcs_ccci.h	/^enum HIF_TYPE{$/;"	g
HIGHEST_TEMP	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	22;"	d
HIGHEST_TEMP	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	29;"	d
HIGHEST_TEMP	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	36;"	d
HIGHEST_TEMP	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	43;"	d
HIGHEST_TEMP	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	22;"	d
HIGHEST_TEMP	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	29;"	d
HIGHEST_TEMP	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	36;"	d
HIGHEST_TEMP	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	43;"	d
HIGH_BATTERY_VOLTAGE_SUPPORT	mach/mt6795/hiau_ml/power/cust_charging.h	87;"	d
HIGH_BATTERY_VOLTAGE_SUPPORT	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	87;"	d
HN_DEVICE_PAIRED	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	349;"	d
HN_DEVICE_PAIRED	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	349;"	d
HN_MASTER_DEPARTED	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	350;"	d
HN_MASTER_DEPARTED	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	350;"	d
HN_MASTER_SEND	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	352;"	d
HN_MASTER_SEND	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	352;"	d
HN_SLAVE_DEPARTED	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	351;"	d
HN_SLAVE_DEPARTED	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	351;"	d
HN_SLAVE_RECEIVED	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	353;"	d
HN_SLAVE_RECEIVED	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	353;"	d
HOST_TO_MD32_REG	mach/mt6795/include/mach/md32_ipi.h	7;"	d
HOTKNOT_BLOCK_RW	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	129;"	d
HOTKNOT_BLOCK_RW	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	129;"	d
HOTPLUG_INFO	mach/mt6795/include/mach/hotplug.h	20;"	d
HOTPLUG_INFO	mach/mt6795/include/mach/hotplug.h	22;"	d
HOTPLUG_INFO	mach/mt6795/include/mach/hotplug.h	24;"	d
HOTPLUG_LOG_NONE	mach/mt6795/include/mach/hotplug.h	13;"	d
HOTPLUG_LOG_PRINT	mach/mt6795/include/mach/hotplug.h	17;"	d
HOTPLUG_LOG_WITH_PRINTK	mach/mt6795/include/mach/hotplug.h	15;"	d
HOTPLUG_LOG_WITH_XLOG	mach/mt6795/include/mach/hotplug.h	14;"	d
HPS_TASK_PRIORITY	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	21;"	d
HPS_TASK_PRIORITY	mach/mt6795/mt_hotplug_strategy_main.c	18;"	d	file:
HPS_TIMER_INTERVAL_MS	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	22;"	d
HTC_ENABLE_AICL	mach/mt6795/hiau_ml/power/cust_charging.h	90;"	d
HTC_ENABLE_AICL	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	90;"	d
HTC_KPD_USE_EINT	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	87;"	d
HTC_KPD_USE_EINT	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	87;"	d
HTC_SMT	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	19;"	d	file:
HTC_SMT	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	19;"	d	file:
HW_FG_FORCE_USE_SW_OCV	mach/mt6795/hiau_ml/power/cust_battery_meter.h	7;"	d
HW_FG_FORCE_USE_SW_OCV	mach/mt6795/hiau_ml/power/cust_battery_meter.h	85;"	d
HW_FG_FORCE_USE_SW_OCV	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	7;"	d
HW_FG_FORCE_USE_SW_OCV	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	85;"	d
HW_FLOW_CTRL_PORT	uart/uart.c	84;"	d	file:
HW_MAX_DL_PKT_CNT	eemcs/lte_dev_test.c	36;"	d	file:
HYP_PPI	mach/mt6795/ca53_timer.c	/^	HYP_PPI,$/;"	e	enum:ppi_nr	file:
HYP_TIMER_IRQ	mach/mt6795/mt_dormant.c	29;"	d	file:
HYP_TIMER_MULT	mach/mt6795/mt_dormant.c	27;"	d	file:
H_AES_BROM	masp/asf/asf_inc/aes_so.h	2;"	d
H_AES_LEGACY	masp/asf/asf_inc/aes_legacy.h	2;"	d
High_duration	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	int High_duration;$/;"	m	struct:PWM_config
High_duration	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	int High_duration;$/;"	m	struct:PWM_config
HoldEnable	mach/mt6795/camera_isp.c	/^    atomic_t            HoldEnable;$/;"	m	struct:__anon46	file:
HoldInfo	mach/mt6795/camera_isp.c	/^    ISP_HOLD_INFO_STRUCT            HoldInfo;$/;"	m	struct:__anon49	file:
I2C0_BASE	mach/mt6795/include/mach/mt_reg_base.h	194;"	d
I2C0_I2CREG_HW_CG_EN	mach/mt6795/include/mach/mt_dcm.h	257;"	d
I2C0_I2CREG_HW_CG_EN	mach/mt6795/include/mach/mt_dcm.h	78;"	d
I2C1_BASE	mach/mt6795/include/mach/mt_reg_base.h	197;"	d
I2C1_I2CREG_HW_CG_EN	mach/mt6795/include/mach/mt_dcm.h	258;"	d
I2C1_I2CREG_HW_CG_EN	mach/mt6795/include/mach/mt_dcm.h	79;"	d
I2C2_BASE	mach/mt6795/include/mach/mt_reg_base.h	200;"	d
I2C2_I2CREG_HW_CG_EN	mach/mt6795/include/mach/mt_dcm.h	259;"	d
I2C2_I2CREG_HW_CG_EN	mach/mt6795/include/mach/mt_dcm.h	80;"	d
I2C3_BASE	mach/mt6795/include/mach/mt_reg_base.h	221;"	d
I2C3_I2CREG_HW_CG_EN	mach/mt6795/include/mach/mt_dcm.h	260;"	d
I2C3_I2CREG_HW_CG_EN	mach/mt6795/include/mach/mt_dcm.h	81;"	d
I2C4_BASE	mach/mt6795/include/mach/mt_reg_base.h	224;"	d
I2C4_I2CREG_HW_CG_EN	mach/mt6795/include/mach/mt_dcm.h	261;"	d
I2C4_I2CREG_HW_CG_EN	mach/mt6795/include/mach/mt_dcm.h	82;"	d
I2C_3DCAMERA_FLAG	mach/mt6795/include/mach/i2c.h	59;"	d
I2C_A_CHANGE_TIMING	mach/mt6795/include/mach/i2c.h	47;"	d
I2C_A_FILTER_MSG	mach/mt6795/include/mach/i2c.h	46;"	d
I2C_CH2_FLAG	mach/mt6795/include/mach/i2c.h	56;"	d
I2C_CLK_RATE	mach/mt6795/include/mach/i2c.h	14;"	d
I2C_CLK_RATE	mach/mt6795/include/mach/i2c.h	16;"	d
I2C_CLK_WRAPPER_RATE	mach/mt6795/include/mach/i2c.h	7;"	d
I2C_DIRECTION_FLAG	mach/mt6795/include/mach/i2c.h	60;"	d
I2C_DISEXT_FLAG	mach/mt6795/include/mach/i2c.h	54;"	d
I2C_DMA_FLAG	mach/mt6795/include/mach/i2c.h	49;"	d
I2C_ENEXT_FLAG	mach/mt6795/include/mach/i2c.h	53;"	d
I2C_HS_FLAG	mach/mt6795/include/mach/i2c.h	52;"	d
I2C_MASK_FLAG	mach/mt6795/include/mach/i2c.h	48;"	d
I2C_MASTER_CLOCK	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	237;"	d
I2C_MASTER_CLOCK	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	374;"	d
I2C_MASTER_CLOCK	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	237;"	d
I2C_MASTER_CLOCK	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	374;"	d
I2C_M_IGNORE_NAK	mach/mt6795/include/mach/i2c.h	37;"	d
I2C_M_NOSTART	mach/mt6795/include/mach/i2c.h	35;"	d
I2C_M_NO_RD_ACK	mach/mt6795/include/mach/i2c.h	38;"	d
I2C_M_RD	mach/mt6795/include/mach/i2c.h	33;"	d
I2C_M_RECV_LEN	mach/mt6795/include/mach/i2c.h	39;"	d
I2C_M_REV_DIR_ADDR	mach/mt6795/include/mach/i2c.h	36;"	d
I2C_M_STOP	mach/mt6795/include/mach/i2c.h	34;"	d
I2C_M_TEN	mach/mt6795/include/mach/i2c.h	32;"	d
I2C_POLL_FLAG	mach/mt6795/include/mach/i2c.h	55;"	d
I2C_PUSHPULL_FLAG	mach/mt6795/include/mach/i2c.h	58;"	d
I2C_RS_FLAG	mach/mt6795/include/mach/i2c.h	51;"	d
I2C_WR_FLAG	mach/mt6795/include/mach/i2c.h	50;"	d
ID	uart/mt6795/platform_uart.h	/^	u32 ID:5;$/;"	m	struct:__anon523
IDDIG_INT_POL	mach/mt6795/include/mach/mt_musb_reg.h	324;"	d
IDDIG_INT_STATUS	mach/mt6795/include/mach/mt_musb_reg.h	320;"	d
IDLE	eccci/ccci_core.h	/^	IDLE = 0,$/;"	e	enum:__anon443
IDLE_FALSE	mach/mt6795/include/mach/mt_pwm_hal.h	/^	IDLE_FALSE,$/;"	e	enum:PWM_CON_IDLE_BIT
IDLE_MAX	mach/mt6795/include/mach/mt_pwm_hal.h	/^	IDLE_MAX$/;"	e	enum:PWM_CON_IDLE_BIT
IDLE_SPM_LOCK_VCORE_DVFS	mach/mt6795/include/mach/mt_idle.h	/^    IDLE_SPM_LOCK_VCORE_DVFS= 0,$/;"	e	enum:idle_lock_spm_id
IDLE_TAG	mach/mt6795/mt_idle.c	41;"	d	file:
IDLE_TAG	mach/mt6795/mt_idle.c	56;"	d	file:
IDLE_TAG	mach/mt6795/mt_idle_64.c	41;"	d	file:
IDLE_TAG	mach/mt6795/mt_idle_64.c	56;"	d	file:
IDLE_TRUE	mach/mt6795/include/mach/mt_pwm_hal.h	/^	IDLE_TRUE,$/;"	e	enum:PWM_CON_IDLE_BIT
IDLE_TYPE_DP	mach/mt6795/mt_idle.c	/^    IDLE_TYPE_DP = 0,$/;"	e	enum:__anon24	file:
IDLE_TYPE_DP	mach/mt6795/mt_idle_64.c	/^    IDLE_TYPE_DP = 0,$/;"	e	enum:__anon266	file:
IDLE_TYPE_MC	mach/mt6795/mt_idle.c	/^    IDLE_TYPE_MC = 2,$/;"	e	enum:__anon24	file:
IDLE_TYPE_MC	mach/mt6795/mt_idle_64.c	/^    IDLE_TYPE_MC = 2,$/;"	e	enum:__anon266	file:
IDLE_TYPE_RG	mach/mt6795/mt_idle.c	/^    IDLE_TYPE_RG = 4,$/;"	e	enum:__anon24	file:
IDLE_TYPE_RG	mach/mt6795/mt_idle_64.c	/^    IDLE_TYPE_RG = 4,$/;"	e	enum:__anon266	file:
IDLE_TYPE_SL	mach/mt6795/mt_idle.c	/^    IDLE_TYPE_SL = 3,$/;"	e	enum:__anon24	file:
IDLE_TYPE_SL	mach/mt6795/mt_idle_64.c	/^    IDLE_TYPE_SL = 3,$/;"	e	enum:__anon266	file:
IDLE_TYPE_SO	mach/mt6795/mt_idle.c	/^    IDLE_TYPE_SO = 1,$/;"	e	enum:__anon24	file:
IDLE_TYPE_SO	mach/mt6795/mt_idle_64.c	/^    IDLE_TYPE_SO = 1,$/;"	e	enum:__anon266	file:
IDX2PORT	eemcs/eemcs_char.c	61;"	d	file:
IDX_DI_VCORE_AO_NORMAL	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VCORE_AO_NORMAL,			\/* 4 *\/$/;"	e	enum:__anon120
IDX_DI_VCORE_AO_SLEEP	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VCORE_AO_SLEEP,			\/* 5 *\/$/;"	e	enum:__anon120
IDX_DI_VCORE_PDN_NORMAL	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VCORE_PDN_NORMAL,		\/* 6 *\/$/;"	e	enum:__anon116
IDX_DI_VCORE_PDN_NORMAL	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VCORE_PDN_NORMAL,		\/* 6 *\/$/;"	e	enum:__anon120
IDX_DI_VCORE_PDN_SLEEP	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VCORE_PDN_SLEEP,			\/* 7 *\/$/;"	e	enum:__anon116
IDX_DI_VCORE_PDN_SLEEP	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VCORE_PDN_SLEEP,			\/* 7 *\/$/;"	e	enum:__anon120
IDX_DI_VPROC_CA7_NORMAL	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VPROC_CA7_NORMAL,		\/* 0 *\/$/;"	e	enum:__anon120
IDX_DI_VPROC_CA7_NORMAL	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VPROC_CA7_NORMAL,		\/* 4 *\/$/;"	e	enum:__anon116
IDX_DI_VPROC_CA7_SLEEP	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VPROC_CA7_SLEEP,			\/* 1 *\/$/;"	e	enum:__anon120
IDX_DI_VPROC_CA7_SLEEP	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VPROC_CA7_SLEEP,			\/* 5 *\/$/;"	e	enum:__anon116
IDX_DI_VSRAM_CA15L_FAST_TRSN_DIS	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VSRAM_CA15L_FAST_TRSN_DIS	= IDX_DI_VSRAM_CA7_FAST_TRSN_DIS,	\/* 3 *\/$/;"	e	enum:__anon120
IDX_DI_VSRAM_CA15L_FAST_TRSN_EN	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VSRAM_CA15L_FAST_TRSN_EN		= IDX_DI_VSRAM_CA7_FAST_TRSN_EN,	\/* 2 *\/$/;"	e	enum:__anon120
IDX_DI_VSRAM_CA15L_NORMAL	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VSRAM_CA15L_NORMAL		= IDX_DI_VPROC_CA7_NORMAL,		\/* 0 *\/ \/* PMIC_WRAP_PHASE_DEEPIDLE *\/$/;"	e	enum:__anon120
IDX_DI_VSRAM_CA15L_SLEEP	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VSRAM_CA15L_SLEEP		= IDX_DI_VPROC_CA7_SLEEP,		\/* 1 *\/$/;"	e	enum:__anon120
IDX_DI_VSRAM_CA7_FAST_TRSN_DIS	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VSRAM_CA7_FAST_TRSN_DIS,		\/* 3 *\/$/;"	e	enum:__anon116
IDX_DI_VSRAM_CA7_FAST_TRSN_DIS	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VSRAM_CA7_FAST_TRSN_DIS,		\/* 3 *\/$/;"	e	enum:__anon120
IDX_DI_VSRAM_CA7_FAST_TRSN_EN	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VSRAM_CA7_FAST_TRSN_EN,		\/* 2 *\/$/;"	e	enum:__anon116
IDX_DI_VSRAM_CA7_FAST_TRSN_EN	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VSRAM_CA7_FAST_TRSN_EN,		\/* 2 *\/$/;"	e	enum:__anon120
IDX_DI_VSRAM_CA7_NORMAL	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VSRAM_CA7_NORMAL,		\/* 0 *\/ \/* PMIC_WRAP_PHASE_DEEPIDLE*\/$/;"	e	enum:__anon116
IDX_DI_VSRAM_CA7_SLEEP	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_DI_VSRAM_CA7_SLEEP,			\/* 1 *\/$/;"	e	enum:__anon116
IDX_NM_VCORE_AO	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_NM_VCORE_AO,		\/* 3 *\/$/;"	e	enum:__anon118
IDX_NM_VCORE_PDN	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_NM_VCORE_PDN,		\/* 3 *\/$/;"	e	enum:__anon114
IDX_NM_VCORE_PDN	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_NM_VCORE_PDN,		\/* 4 *\/$/;"	e	enum:__anon118
IDX_NM_VGPU	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_NM_VGPU,			\/* 2 *\/$/;"	e	enum:__anon118
IDX_NM_VGPU	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_NM_VGPU,	            	\/* 2 *\/$/;"	e	enum:__anon114
IDX_NM_VPROC_CA7	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_NM_VPROC_CA7,		\/* 1 *\/$/;"	e	enum:__anon114
IDX_NM_VPROC_CA7	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_NM_VPROC_CA7,		\/* 1 *\/$/;"	e	enum:__anon118
IDX_NM_VSRAM_CA15L	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_NM_VSRAM_CA15L,		\/* 0 *\/ \/* PMIC_WRAP_PHASE_NORMAL *\/$/;"	e	enum:__anon118
IDX_NM_VSRAM_CA7	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_NM_VSRAM_CA7,		\/* 0 *\/ \/* PMIC_WRAP_PHASE_NORMAL *\/$/;"	e	enum:__anon114
IDX_PS_CMPDN	mach/mt6795/a53ml/camera/camera/kd_camera_hw.c	49;"	d	file:
IDX_PS_CMPDN	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	55;"	d	file:
IDX_PS_CMPDN	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	55;"	d	file:
IDX_PS_CMRST	mach/mt6795/a53ml/camera/camera/kd_camera_hw.c	48;"	d	file:
IDX_PS_CMRST	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	54;"	d	file:
IDX_PS_CMRST	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	54;"	d	file:
IDX_PS_MODE	mach/mt6795/a53ml/camera/camera/kd_camera_hw.c	50;"	d	file:
IDX_PS_MODE	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	56;"	d	file:
IDX_PS_MODE	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	56;"	d	file:
IDX_PS_OFF	mach/mt6795/a53ml/camera/camera/kd_camera_hw.c	52;"	d	file:
IDX_PS_OFF	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	58;"	d	file:
IDX_PS_OFF	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	58;"	d	file:
IDX_PS_ON	mach/mt6795/a53ml/camera/camera/kd_camera_hw.c	51;"	d	file:
IDX_PS_ON	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	57;"	d	file:
IDX_PS_ON	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	57;"	d	file:
IDX_SO_VCORE_PDN_NORMAL	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SO_VCORE_PDN_NORMAL,		\/* 6 *\/$/;"	e	enum:__anon117
IDX_SO_VCORE_PDN_SLEEP	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SO_VCORE_PDN_SLEEP,			\/* 7 *\/$/;"	e	enum:__anon117
IDX_SO_VPROC_CA7_NORMAL	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SO_VPROC_CA7_NORMAL,		\/* 2 *\/$/;"	e	enum:__anon121
IDX_SO_VPROC_CA7_NORMAL	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SO_VPROC_CA7_NORMAL,		\/* 4 *\/$/;"	e	enum:__anon117
IDX_SO_VPROC_CA7_SLEEP	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SO_VPROC_CA7_SLEEP,			\/* 3 *\/$/;"	e	enum:__anon121
IDX_SO_VPROC_CA7_SLEEP	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SO_VPROC_CA7_SLEEP,			\/* 5 *\/$/;"	e	enum:__anon117
IDX_SO_VSRAM_CA15L_FAST_TRSN_DIS	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SO_VSRAM_CA15L_FAST_TRSN_DIS,	\/* 5 *\/$/;"	e	enum:__anon121
IDX_SO_VSRAM_CA15L_FAST_TRSN_EN	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SO_VSRAM_CA15L_FAST_TRSN_EN,	\/* 4 *\/$/;"	e	enum:__anon121
IDX_SO_VSRAM_CA15L_NORMAL	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SO_VSRAM_CA15L_NORMAL,		\/* 0 *\/ \/* PMIC_WRAP_PHASE_SODI *\/$/;"	e	enum:__anon121
IDX_SO_VSRAM_CA15L_SLEEP	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SO_VSRAM_CA15L_SLEEP,		\/* 1 *\/$/;"	e	enum:__anon121
IDX_SO_VSRAM_CA7_FAST_TRSN_DIS	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SO_VSRAM_CA7_FAST_TRSN_DIS,		\/* 3 *\/$/;"	e	enum:__anon117
IDX_SO_VSRAM_CA7_FAST_TRSN_DIS	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SO_VSRAM_CA7_FAST_TRSN_DIS,		\/* 7 *\/$/;"	e	enum:__anon121
IDX_SO_VSRAM_CA7_FAST_TRSN_EN	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SO_VSRAM_CA7_FAST_TRSN_EN,		\/* 2 *\/$/;"	e	enum:__anon117
IDX_SO_VSRAM_CA7_FAST_TRSN_EN	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SO_VSRAM_CA7_FAST_TRSN_EN,		\/* 6 *\/$/;"	e	enum:__anon121
IDX_SO_VSRAM_CA7_NORMAL	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SO_VSRAM_CA7_NORMAL,		\/* 0 *\/ \/* PMIC_WRAP_PHASE_SODI *\/$/;"	e	enum:__anon117
IDX_SO_VSRAM_CA7_SLEEP	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SO_VSRAM_CA7_SLEEP,	  	        \/* 1 *\/$/;"	e	enum:__anon117
IDX_SP_VCORE_PDN_EN_HW_MODE	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SP_VCORE_PDN_EN_HW_MODE,	\/* 6 *\/$/;"	e	enum:__anon119
IDX_SP_VCORE_PDN_EN_SW_MODE	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SP_VCORE_PDN_EN_SW_MODE,	\/* 7 *\/$/;"	e	enum:__anon119
IDX_SP_VPROC_CA7_PWR_ON	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SP_VPROC_CA7_PWR_ON,	\/* 2 *\/$/;"	e	enum:__anon119
IDX_SP_VPROC_CA7_SHUTDOWN	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SP_VPROC_CA7_SHUTDOWN,	\/* 3 *\/$/;"	e	enum:__anon119
IDX_SP_VSRAM_CA15L_PWR_ON	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SP_VSRAM_CA15L_PWR_ON,	\/* 0 *\/ \/* PMIC_WRAP_PHASE_SUSPEND *\/$/;"	e	enum:__anon119
IDX_SP_VSRAM_CA15L_SHUTDOWN	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SP_VSRAM_CA15L_SHUTDOWN,	\/* 1 *\/$/;"	e	enum:__anon119
IDX_SP_VSRAM_CA7_PWR_ON	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SP_VSRAM_CA7_PWR_ON = 4,	\/* 4 *\/ \/* PMIC_WRAP_PHASE_SUSPEND *\/$/;"	e	enum:__anon115
IDX_SP_VSRAM_CA7_PWR_ON	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SP_VSRAM_CA7_PWR_ON,	\/* 4 *\/$/;"	e	enum:__anon119
IDX_SP_VSRAM_CA7_SHUTDOWN	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SP_VSRAM_CA7_SHUTDOWN,	\/* 5 *\/$/;"	e	enum:__anon115
IDX_SP_VSRAM_CA7_SHUTDOWN	mach/mt6795/include/mach/mt_cpufreq.h	/^	IDX_SP_VSRAM_CA7_SHUTDOWN,	\/* 5 *\/$/;"	e	enum:__anon119
IFR_DCM	mach/mt6795/include/mach/mt_dcm.h	434;"	d
IMAGE_DL_LOCK_INFO	masp/asf/asf_inc/sec_cfg_v1.h	/^} IMAGE_DL_LOCK_INFO;$/;"	t	typeref:struct:__anon518
IMAGE_LOCK_MAGIC	masp/asf/asf_inc/sec_cfg_v1.h	18;"	d
IMAGE_VERSION	masp/asf/asf_inc/sec_cipher_header.h	9;"	d
IMAGE_VERSION	masp/asf/asf_inc/sec_sign_header.h	8;"	d
IMGSENSOR_MODE	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^} IMGSENSOR_MODE;$/;"	t	typeref:enum:__anon31
IMGSENSOR_MODE_CAPTURE	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    IMGSENSOR_MODE_CAPTURE,$/;"	e	enum:__anon31
IMGSENSOR_MODE_HIGH_SPEED_VIDEO	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    IMGSENSOR_MODE_HIGH_SPEED_VIDEO,$/;"	e	enum:__anon31
IMGSENSOR_MODE_INIT	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    IMGSENSOR_MODE_INIT,$/;"	e	enum:__anon31
IMGSENSOR_MODE_PREVIEW	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    IMGSENSOR_MODE_PREVIEW,$/;"	e	enum:__anon31
IMGSENSOR_MODE_SLIM_VIDEO	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    IMGSENSOR_MODE_SLIM_VIDEO,$/;"	e	enum:__anon31
IMGSENSOR_MODE_VIDEO	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    IMGSENSOR_MODE_VIDEO,$/;"	e	enum:__anon31
IMGSYS_BASE	mach/mt6795/include/mach/mt_reg_base.h	377;"	d
IMGSYS_BASE_ADDR	mach/mt6795/camera_isp.c	85;"	d	file:
IMGSYS_BASE_ADDR	mach/mt6795/camera_sysram.c	25;"	d	file:
IMG_CG	mach/mt6795/mt_clkmgr.c	3366;"	d	file:
IMG_CG	mach/mt6795/mt_clkmgr_64.c	3042;"	d	file:
IMG_CG_CLR	mach/mt6795/include/mach/mt_clkmgr.h	155;"	d
IMG_CG_CON	mach/mt6795/include/mach/mt_clkmgr.h	153;"	d
IMG_CG_SET	mach/mt6795/include/mach/mt_clkmgr.h	154;"	d
IMG_INFO	eemcs/eemcs_boot.h	/^} IMG_INFO;$/;"	t	typeref:struct:image_info
IMG_INF_LEN	dual_ccci/include/ccci_cfg.h	24;"	d
IMG_PATH_LEN	eemcs/eemcs_boot.h	256;"	d
IMG_POST_FIX_LEN	ccci_util/ccci_util_lib_load_img.c	34;"	d	file:
IMMEDIATE_RELOAD_DL_SKB	eemcs/lte_df_main.h	13;"	d
IMPORT	mach/mt6795/include/mach/mt_typedefs.h	72;"	d
IN	eccci/ccci_core.h	/^	IN = 0,$/;"	e	enum:__anon444
INC	mach/mt6795/camera_isp.c	/^    MUINT32 INC[_IRQ_MAX][ISP_RT_BUF_SIZE];$/;"	m	struct:_FW_RCNT_CTRL	file:
INDEX_BASE	mach/mt6795/include/mach/mt_cpuxgpt.h	29;"	d
INDEX_BASE	mach/mt6795/mt_cpuxgpt_ca53.c	24;"	d	file:
INDEX_CMP_BASE	mach/mt6795/include/mach/mt_cpuxgpt.h	39;"	d
INDEX_CMP_BASE	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	25;"	d
INDEX_CNT_H_INIT	mach/mt6795/include/mach/mt_cpuxgpt.h	36;"	d
INDEX_CNT_H_INIT	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	22;"	d
INDEX_CNT_L_INIT	mach/mt6795/include/mach/mt_cpuxgpt.h	35;"	d
INDEX_CNT_L_INIT	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	21;"	d
INDEX_CTL_REG	mach/mt6795/include/mach/mt_cpuxgpt.h	33;"	d
INDEX_CTL_REG	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	19;"	d
INDEX_IRQ_MASK	mach/mt6795/include/mach/mt_cpuxgpt.h	37;"	d
INDEX_IRQ_MASK	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	23;"	d
INDEX_STA_REG	mach/mt6795/include/mach/mt_cpuxgpt.h	34;"	d
INDEX_STA_REG	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	20;"	d
INFO_GROUP	mach/mt6795/include/mach/md32_helper.h	/^  INFO_GROUP,$/;"	e	enum:info_num
INFO_PREPARE_SWAP	mach/mt6795/include/mach/md32_helper.h	/^  INFO_PREPARE_SWAP,$/;"	e	enum:info_num
INFO_REQUEST_SWAP	mach/mt6795/include/mach/md32_helper.h	/^  INFO_REQUEST_SWAP,$/;"	e	enum:info_num
INFO_SELF_TRIGGER_SWAP	mach/mt6795/include/mach/md32_helper.h	/^  INFO_SELF_TRIGGER_SWAP,$/;"	e	enum:info_num
INFO_TYPE	mach/mt6795/include/mach/dma.h	/^} INFO_TYPE;$/;"	t	typeref:enum:__anon183
INFRACFG_AO_BASE	mach/mt6795/include/mach/mt_reg_base.h	17;"	d
INFRACFG_AO_BASE	mach/mt6795/mt_cpuidle.c	75;"	d	file:
INFRACFG_AO_BASE	mach/mt6795/mt_cpuidle.c	84;"	d	file:
INFRACFG_AO_BASE	mach/mt6795/mt_cpuidle64.c	105;"	d	file:
INFRACFG_AO_BASE	mach/mt6795/mt_cpuidle64.c	117;"	d	file:
INFRACFG_AO_BASE	mach/mt6795/mt_cpuidle64.c	75;"	d	file:
INFRACFG_AO_BASE	mach/mt6795/mt_cpuidle64.c	93;"	d	file:
INFRACFG_AO_NODE	mach/mt6795/mt_cpuidle.c	67;"	d	file:
INFRACFG_AO_NODE	mach/mt6795/mt_cpuidle64.c	84;"	d	file:
INFRACFG_BASE	mach/mt6795/include/mach/mt_reg_base.h	83;"	d
INFRA_CG	mach/mt6795/mt_clkmgr.c	3360;"	d	file:
INFRA_CG	mach/mt6795/mt_clkmgr_64.c	3036;"	d	file:
INFRA_DCM_CFG_OFF	mach/mt6795/mt_l2c.c	21;"	d	file:
INFRA_GLOBALCON_DCMCTL	mach/mt6795/include/mach/mt_dcm.h	123;"	d
INFRA_GLOBALCON_DCMCTL	mach/mt6795/include/mach/mt_dcm.h	293;"	d
INFRA_GLOBALCON_DCMDBC	mach/mt6795/include/mach/mt_dcm.h	124;"	d
INFRA_GLOBALCON_DCMDBC	mach/mt6795/include/mach/mt_dcm.h	294;"	d
INFRA_GLOBALCON_DCMFSEL	mach/mt6795/include/mach/mt_dcm.h	125;"	d
INFRA_GLOBALCON_DCMFSEL	mach/mt6795/include/mach/mt_dcm.h	295;"	d
INFRA_LARGE_MEMORY_SETTING	mach/mt6795/include/mach/mt_lpae.h	9;"	d
INFRA_MBIST_BASE	mach/mt6795/include/mach/mt_reg_base.h	122;"	d
INFRA_PDN_CLR	mach/mt6795/include/mach/mt_clkmgr.h	124;"	d
INFRA_PDN_SET	mach/mt6795/include/mach/mt_clkmgr.h	123;"	d
INFRA_PDN_STA	mach/mt6795/include/mach/mt_clkmgr.h	125;"	d
INFRA_TOPCKGEN_DCMCTL	mach/mt6795/include/mach/mt_dcm.h	118;"	d
INFRA_TOPCKGEN_DCMCTL	mach/mt6795/include/mach/mt_dcm.h	288;"	d
INFRA_TOPCKGEN_DCMDBC	mach/mt6795/include/mach/mt_dcm.h	119;"	d
INFRA_TOPCKGEN_DCMDBC	mach/mt6795/include/mach/mt_dcm.h	289;"	d
INF_PAGE	mach/mt6795/camera_isp.c	735;"	d	file:
INIT_OP	mach/mt6795/mt_ptp.c	3611;"	d	file:
INIT_OP	mach/mt6795/mt_ptp_64.c	3696;"	d	file:
INIT_RC_HASH	mach/mt6795/include/mach/sbchk_base.h	81;"	d
INIT_RC_PATH	mach/mt6795/include/mach/sbchk_base.h	24;"	d
INIT_SOC_BY_SW_SOC	mach/mt6795/hiau_ml/power/cust_battery_meter.h	6;"	d
INIT_SOC_BY_SW_SOC	mach/mt6795/hiau_ml/power/cust_battery_meter.h	80;"	d
INIT_SOC_BY_SW_SOC	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	6;"	d
INIT_SOC_BY_SW_SOC	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	80;"	d
INIT_STATE_DONE	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    INIT_STATE_DONE$/;"	e	enum:__anon170
INIT_STATE_NOT_READY	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    INIT_STATE_NOT_READY = 0,$/;"	e	enum:__anon170
INREG16	mach/mt6795/include/mach/mt_typedefs.h	154;"	d
INREG32	mach/mt6795/include/mach/mt_typedefs.h	160;"	d
INREG8	mach/mt6795/include/mach/mt_typedefs.h	148;"	d
INT	wmt_ccci/wmt_cfg_parser.c	80;"	d	file:
INT16	mach/mt6795/include/mach/mt_typedefs.h	/^typedef signed short    INT16;$/;"	t
INT32	mach/mt6795/include/mach/kdump_sdhc.h	/^typedef signed int INT32 ; $/;"	t
INT32	mach/mt6795/include/mach/mt_typedefs.h	/^typedef signed int      INT32;$/;"	t
INT8	mach/mt6795/include/mach/mt_typedefs.h	/^typedef signed char     INT8;$/;"	t
INTEGRATION_DEBUG	eemcs/lte_hif_sdio.h	4;"	d
INTERAL_MAPPING_LIMIT	mach/mt6795/include/mach/mt_lpae.h	7;"	d
INTERAL_MAPPING_OFFSET	mach/mt6795/include/mach/mt_lpae.h	6;"	d
INTR_ACC_LOCK	mach/mt6795/include/mach/mtk_nand.h	165;"	d
INTR_ACC_LOCK_EN	mach/mt6795/include/mach/mtk_nand.h	154;"	d
INTR_AHB_DONE	mach/mt6795/include/mach/mtk_nand.h	166;"	d
INTR_AHB_DONE_EN	mach/mt6795/include/mach/mtk_nand.h	155;"	d
INTR_ALL_INTR_DE	mach/mt6795/include/mach/mtk_nand.h	156;"	d
INTR_ALL_INTR_EN	mach/mt6795/include/mach/mtk_nand.h	157;"	d
INTR_BSY_RTN	mach/mt6795/include/mach/mtk_nand.h	164;"	d
INTR_BSY_RTN_EN	mach/mt6795/include/mach/mtk_nand.h	153;"	d
INTR_ERASE_DONE	mach/mt6795/include/mach/mtk_nand.h	163;"	d
INTR_ERASE_DONE_EN	mach/mt6795/include/mach/mtk_nand.h	152;"	d
INTR_RD_DONE	mach/mt6795/include/mach/mtk_nand.h	160;"	d
INTR_RD_DONE_EN	mach/mt6795/include/mach/mtk_nand.h	149;"	d
INTR_RST_DONE	mach/mt6795/include/mach/mtk_nand.h	162;"	d
INTR_RST_DONE_EN	mach/mt6795/include/mach/mtk_nand.h	151;"	d
INTR_WR_DONE	mach/mt6795/include/mach/mtk_nand.h	161;"	d
INTR_WR_DONE_EN	mach/mt6795/include/mach/mtk_nand.h	150;"	d
INT_CON_ACCDET	mach/mt6795/include/mach/reg_accdet.h	10;"	d
INT_CON_ACCDET_CLR	mach/mt6795/include/mach/reg_accdet.h	12;"	d
INT_CON_ACCDET_SET	mach/mt6795/include/mach/reg_accdet.h	11;"	d
INT_STATUS_ACCDET	mach/mt6795/include/mach/reg_accdet.h	14;"	d
INVALID	eccci/ccci_core.h	/^	INVALID = 0, $/;"	e	enum:__anon431
INVALIDE_VIRTUAL_ADDR	mach/mt6795/include/trustzone/sec/Tlsec/inc/tci.h	30;"	d
INVALIDE_VIRTUAL_ADDR	mach/mt6795/include/trustzone/spi/Tlspi/inc/tci.h	30;"	d
INVALID_ADDR	eccci/mt6795/ccci_platform.h	8;"	d
INVALID_GRP_ID	mach/mt6795/mt_idle.c	100;"	d	file:
INVALID_GRP_ID	mach/mt6795/mt_idle_64.c	110;"	d	file:
INVALID_STR	eemcs/eemcs_boot.h	203;"	d
INVALID_VARSION	eemcs/eemcs_boot.h	/^	INVALID_VARSION = 0,$/;"	e	enum:__anon334
IOCTL_CTRL	mach/mt6795/mon_interface.c	28;"	d	file:
IOCTL_PRINTLOG	mach/mt6795/mon_interface.c	29;"	d	file:
IOCTL_READ	eemcs/eemcs_boot.c	2306;"	d	file:
IOCTL_READ	eemcs/lte_dev_test.c	73;"	d	file:
IOCTL_READ_L2C	mach/mt6795/mon_interface.c	24;"	d	file:
IOCTL_READ_PMU	mach/mt6795/mon_interface.c	20;"	d	file:
IOCTL_WRITE	eemcs/eemcs_boot.c	2307;"	d	file:
IOCTL_WRITE	eemcs/lte_dev_test.c	74;"	d	file:
IOCTL_WRITE_BM	mach/mt6795/mon_interface.c	27;"	d	file:
IOCTL_WRITE_L2C	mach/mt6795/mon_interface.c	23;"	d	file:
IOCTL_WRITE_PMU	mach/mt6795/mon_interface.c	19;"	d	file:
IOREMAP_ALIGMENT	mach/mt6795/include/mach/mt_dramc.h	41;"	d
IO_1V2_CNT	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	/^static signed int IO_1V2_CNT=0;$/;"	v	file:
IO_1V2_CNT	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	/^static signed int IO_1V2_CNT=0;$/;"	v	file:
IO_1V8_CNT	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	/^static signed int IO_1V8_CNT=0;$/;"	v	file:
IO_1V8_CNT	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	/^static signed int IO_1V8_CNT=0;$/;"	v	file:
IO_PHYS_TO_VIRT	mach/mt6795/include/mach/memory.h	16;"	d
IO_SPACE_LIMIT	mach/mt6795/include/mach/io.h	4;"	d
IO_VIRT_TO_PHYS	mach/mt6795/include/mach/memory.h	15;"	d
IPANIC_DETAIL_USERSPACE_SIZE	aee/ipanic/ipanic.h	96;"	d
IPANIC_DT	aee/ipanic/ipanic.h	/^} IPANIC_DT;$/;"	t	typeref:enum:__anon415
IPANIC_DT_ATF_LOG	aee/ipanic/ipanic.h	/^	IPANIC_DT_ATF_LOG,$/;"	e	enum:__anon415
IPANIC_DT_CURRENT_TSK	aee/ipanic/ipanic.h	/^	IPANIC_DT_CURRENT_TSK = 6,$/;"	e	enum:__anon415
IPANIC_DT_DUMP	aee/ipanic/ipanic.h	100;"	d
IPANIC_DT_DUMP	aee/ipanic/ipanic.h	102;"	d
IPANIC_DT_ENCRYPT	aee/ipanic/ipanic.h	104;"	d
IPANIC_DT_EVENTS_LOG	aee/ipanic/ipanic.h	/^	IPANIC_DT_EVENTS_LOG,$/;"	e	enum:__anon415
IPANIC_DT_HEADER	aee/ipanic/ipanic.h	/^	IPANIC_DT_HEADER = 0,$/;"	e	enum:__anon415
IPANIC_DT_KERNEL_LOG	aee/ipanic/ipanic.h	/^	IPANIC_DT_KERNEL_LOG = 1,$/;"	e	enum:__anon415
IPANIC_DT_LAST_LOG	aee/ipanic/ipanic.h	/^	IPANIC_DT_LAST_LOG,$/;"	e	enum:__anon415
IPANIC_DT_MAIN_LOG	aee/ipanic/ipanic.h	/^	IPANIC_DT_MAIN_LOG,$/;"	e	enum:__anon415
IPANIC_DT_MINI_RDUMP	aee/ipanic/ipanic.h	/^	IPANIC_DT_MINI_RDUMP = 8,$/;"	e	enum:__anon415
IPANIC_DT_MMPROFILE	aee/ipanic/ipanic.h	/^	IPANIC_DT_MMPROFILE,$/;"	e	enum:__anon415
IPANIC_DT_OOPS_LOG	aee/ipanic/ipanic.h	/^	IPANIC_DT_OOPS_LOG,$/;"	e	enum:__anon415
IPANIC_DT_RADIO_LOG	aee/ipanic/ipanic.h	/^	IPANIC_DT_RADIO_LOG,$/;"	e	enum:__anon415
IPANIC_DT_RAM_DUMP	aee/ipanic/ipanic.h	/^	IPANIC_DT_RAM_DUMP = 28,$/;"	e	enum:__anon415
IPANIC_DT_RESERVED31	aee/ipanic/ipanic.h	/^	IPANIC_DT_RESERVED31 = 31,$/;"	e	enum:__anon415
IPANIC_DT_SHUTDOWN_LOG	aee/ipanic/ipanic.h	/^	IPANIC_DT_SHUTDOWN_LOG = 30,$/;"	e	enum:__anon415
IPANIC_DT_STR	aee/ipanic/ipanic_rom.c	/^static const char IPANIC_DT_STR[][16] =$/;"	v	file:
IPANIC_DT_SYSTEM_LOG	aee/ipanic/ipanic.h	/^	IPANIC_DT_SYSTEM_LOG,$/;"	e	enum:__anon415
IPANIC_DT_WDT_LOG	aee/ipanic/ipanic.h	/^	IPANIC_DT_WDT_LOG,$/;"	e	enum:__anon415
IPANIC_DT_WQ_LOG	aee/ipanic/ipanic.h	/^	IPANIC_DT_WQ_LOG,$/;"	e	enum:__anon415
IPANIC_ERR_MSG	aee/ipanic/ipanic_rom.c	/^static const char IPANIC_ERR_MSG[][16] = { "unaligned", "blk alignment" };$/;"	v	file:
IPANIC_MAX_OFFSET	aee/ipanic/ipanic_emmc.c	9;"	d	file:
IPANIC_MMPROFILE_LIMIT	aee/ipanic/ipanic.h	67;"	d
IPANIC_MODULE_TAG	aee/aed/aed.h	17;"	d
IPANIC_MODULE_TAG	aee/ipanic/ipanic.h	13;"	d
IPANIC_NR_SECTIONS	aee/ipanic/ipanic.h	17;"	d
IPANIC_USERSPACE_READ	aee/ipanic/ipanic.h	19;"	d
IPC	eccci/ccci_debug.h	11;"	d
IPCD_CLOSE	eemcs/eemcs_ipc.h	/^    IPCD_CLOSE   = 0,$/;"	e	enum:_EEMCS_IPC_STATE
IPCD_KERNEL	eemcs/eemcs_ipc.h	/^    IPCD_KERNEL  = 2$/;"	e	enum:_EEMCS_IPC_STATE
IPCD_OPEN	eemcs/eemcs_ipc.h	/^    IPCD_OPEN    = 1,$/;"	e	enum:_EEMCS_IPC_STATE
IPCMDIlmShareMemBase	dual_ccci/include/ccci_md.h	/^    int IPCMDIlmShareMemBase;$/;"	m	struct:_modem_runtime
IPCMDIlmShareMemSize	dual_ccci/include/ccci_md.h	/^    int IPCMDIlmShareMemSize;$/;"	m	struct:_modem_runtime
IPCShareMemBase	dual_ccci/include/ccci_md.h	/^    int IPCShareMemBase;$/;"	m	struct:_modem_runtime
IPCShareMemBase	eemcs/eemcs_md.h	/^    int IPCShareMemBase;$/;"	m	struct:MODEM_RUNTIME_st
IPCShareMemSize	dual_ccci/include/ccci_md.h	/^    int IPCShareMemSize;$/;"	m	struct:_modem_runtime
IPCShareMemSize	eemcs/eemcs_md.h	/^    int IPCShareMemSize;$/;"	m	struct:MODEM_RUNTIME_st
IPC_CCCIIPC_MSG_ID_BEGIN	eccci/port_ipc.h	/^    IPC_CCCIIPC_MSG_ID_BEGIN =  IPC_L4C_MSG_ID_BEGIN + IPC_L4C_MSG_ID_RANGE + IPC_EL1_MSG_ID_RANGE,$/;"	e	enum:__anon451
IPC_CCCIIPC_MSG_ID_END	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_CCCIIPC_MSG_ID_END,$/;"	e	enum:__anon463
IPC_CCCIIPC_MSG_ID_INVALID	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_CCCIIPC_MSG_ID_INVALID = IPC_CCCIIPC_MSG_ID_BEGIN,$/;"	e	enum:__anon463
IPC_CCCIIPC_MSG_ID_RANGE	eccci/port_ipc.h	/^    IPC_CCCIIPC_MSG_ID_RANGE = 0x10,$/;"	e	enum:__anon451
IPC_DEV_NUM	dual_ccci/include/ccci_cfg.h	35;"	d
IPC_EL1_MSG_ID_BEGIN	eccci/port_ipc.h	/^    IPC_EL1_MSG_ID_BEGIN = IPC_L4C_MSG_ID_BEGIN + IPC_L4C_MSG_ID_RANGE,$/;"	e	enum:__anon451
IPC_EL1_MSG_ID_BEGIN	eemcs/eemcs_ipc.h	/^    IPC_EL1_MSG_ID_BEGIN = IPC_L4C_MSG_ID_BEGIN + IPC_L4C_MSG_ID_RANGE,$/;"	e	enum:__anon308
IPC_EL1_MSG_ID_END	eccci/ccci_ipc_el1_msg_id.h	/^    IPC_EL1_MSG_ID_END,    $/;"	e	enum:__anon463
IPC_EL1_MSG_ID_END	eemcs/eemcs_ipc.h	/^    IPC_EL1_MSG_ID_END,    $/;"	e	enum:__anon309
IPC_EL1_MSG_ID_INVALID	eccci/ccci_ipc_el1_msg_id.h	/^    IPC_EL1_MSG_ID_INVALID = IPC_EL1_MSG_ID_BEGIN,$/;"	e	enum:__anon463
IPC_EL1_MSG_ID_INVALID	eemcs/eemcs_ipc.h	/^    IPC_EL1_MSG_ID_INVALID = IPC_EL1_MSG_ID_BEGIN,$/;"	e	enum:__anon309
IPC_EL1_MSG_ID_RANGE	eccci/port_ipc.h	/^    IPC_EL1_MSG_ID_RANGE = 0x20,$/;"	e	enum:__anon451
IPC_EL1_MSG_ID_RANGE	eemcs/eemcs_ipc.h	/^    IPC_EL1_MSG_ID_RANGE = 0x20,$/;"	e	enum:__anon308
IPC_HEADER_FILE_INCLUDED	conn_md/include/conn_md_exp.h	14;"	d
IPC_IPCORE_MSG_ID_BEGIN	eccci/port_ipc.h	/^    IPC_IPCORE_MSG_ID_BEGIN = IPC_CCCIIPC_MSG_ID_BEGIN + IPC_CCCIIPC_MSG_ID_RANGE,$/;"	e	enum:__anon451
IPC_IPCORE_MSG_ID_END	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_IPCORE_MSG_ID_END,$/;"	e	enum:__anon463
IPC_IPCORE_MSG_ID_INVALID	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_IPCORE_MSG_ID_INVALID = IPC_IPCORE_MSG_ID_BEGIN,$/;"	e	enum:__anon463
IPC_IPCORE_MSG_ID_RANGE	eccci/port_ipc.h	/^    IPC_IPCORE_MSG_ID_RANGE = 0x8,$/;"	e	enum:__anon451
IPC_L4C_MSG_ID_BEGIN	eccci/port_ipc.h	/^    IPC_L4C_MSG_ID_BEGIN = 0x80000000,$/;"	e	enum:__anon451
IPC_L4C_MSG_ID_BEGIN	eemcs/eemcs_ipc.h	/^    IPC_L4C_MSG_ID_BEGIN = 0x80000000,$/;"	e	enum:__anon308
IPC_L4C_MSG_ID_END	eccci/ccci_ipc_el1_msg_id.h	/^	IPC_L4C_MSG_ID_END,$/;"	e	enum:__anon463
IPC_L4C_MSG_ID_END	eemcs/eemcs_ipc.h	/^    IPC_L4C_MSG_ID_END,$/;"	e	enum:__anon309
IPC_L4C_MSG_ID_INVALID	eccci/ccci_ipc_el1_msg_id.h	/^	IPC_L4C_MSG_ID_INVALID = IPC_L4C_MSG_ID_BEGIN,$/;"	e	enum:__anon463
IPC_L4C_MSG_ID_INVALID	eemcs/eemcs_ipc.h	/^    IPC_L4C_MSG_ID_INVALID = IPC_L4C_MSG_ID_BEGIN,$/;"	e	enum:__anon309
IPC_L4C_MSG_ID_RANGE	eccci/port_ipc.h	/^    IPC_L4C_MSG_ID_RANGE = 0x80,$/;"	e	enum:__anon451
IPC_L4C_MSG_ID_RANGE	eemcs/eemcs_ipc.h	/^    IPC_L4C_MSG_ID_RANGE = 0x80,$/;"	e	enum:__anon308
IPC_MD2HOST	mach/mt6795/include/mach/md32_ipi.h	17;"	d
IPC_MSGSVC_RVC_DONE	dual_ccci/include/ccci_ipc.h	30;"	d
IPC_MSGSVC_RVC_DONE	eccci/port_ipc.h	9;"	d
IPC_MSGSVC_TASKMAP_STRUCT	dual_ccci/include/ccci_ipc.h	/^typedef struct IPC_MSGSVC_TASKMAP_STRUCT$/;"	s
IPC_MSGSVC_TASKMAP_STRUCT	eemcs/eemcs_ipc.h	/^typedef struct IPC_MSGSVC_TASKMAP_STRUCT$/;"	s
IPC_MSGSVC_TASKMAP_T	dual_ccci/include/ccci_ipc.h	/^}IPC_MSGSVC_TASKMAP_T;$/;"	t	typeref:struct:IPC_MSGSVC_TASKMAP_STRUCT
IPC_MSGSVC_TASKMAP_T	eemcs/eemcs_ipc.h	/^}IPC_MSGSVC_TASKMAP_T;$/;"	t	typeref:struct:IPC_MSGSVC_TASKMAP_STRUCT
IPC_MSG_ID_CCCIIPC_CLIB_TIME_REQ	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_CCCIIPC_CLIB_TIME_REQ,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY13_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY13_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY14_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY14_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY15_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY15_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY16_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY16_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY17_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY17_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY18_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY18_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY19_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY19_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY20_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY20_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY21_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY21_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY22_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY22_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY23_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY23_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY24_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY24_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY25_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY25_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY26_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY26_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY27_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY27_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY28_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY28_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY29_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY29_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY30_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY30_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY31_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY31_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_DUMMY32_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_DUMMY32_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_LTE_CONNECTION_STATUS_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_LTE_CONNECTION_STATUS_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_LTE_DEFAULT_PARAM_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_LTE_DEFAULT_PARAM_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_LTE_HW_INTERFACE_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_LTE_HW_INTERFACE_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_LTE_OPER_FREQ_PARAM_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_LTE_OPER_FREQ_PARAM_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_LTE_TX_ALLOW_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_LTE_TX_ALLOW_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_LTE_TX_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_LTE_TX_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_PIN_TYPE_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_PIN_TYPE_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_WIFIBT_FREQ_IDX_TABLE_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_WIFIBT_FREQ_IDX_TABLE_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_WIFIBT_OPER_DEFAULT_PARAM_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_WIFIBT_OPER_DEFAULT_PARAM_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_WIFIBT_OPER_FREQ_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_WIFIBT_OPER_FREQ_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_WIFIBT_PROFILE_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_WIFIBT_PROFILE_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_EL1_WIFI_MAX_PWR_IND	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_EL1_WIFI_MAX_PWR_IND,$/;"	e	enum:__anon463
IPC_MSG_ID_IPCORE_GF_REG	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_IPCORE_GF_REG,$/;"	e	enum:__anon463
IPC_MSG_ID_IPCORE_GF_UNREG	eccci/ccci_ipc_el1_msg_id.h	/^		IPC_MSG_ID_IPCORE_GF_UNREG,$/;"	e	enum:__anon463
IPC_RPC_API_RESP_ID	dual_ccci/include/ccci_rpc.h	35;"	d
IPC_RPC_API_RESP_ID	eemcs/eemcs_rpc.h	48;"	d
IPC_RPC_CPSVC_SECURE_ALGO_OP	dual_ccci/include/ccci_rpc.h	/^    IPC_RPC_CPSVC_SECURE_ALGO_OP = 0x2001,$/;"	e	enum:__anon360
IPC_RPC_CPSVC_SECURE_ALGO_OP	eccci/port_kernel.h	/^  IPC_RPC_CPSVC_SECURE_ALGO_OP = 0x2001,$/;"	e	enum:__anon458
IPC_RPC_CPSVC_SECURE_ALGO_OP	eemcs/eemcs_rpc.h	/^    IPC_RPC_CPSVC_SECURE_ALGO_OP = 0x2001,$/;"	e	enum:__anon329
IPC_RPC_DSP_EMI_MPU_SETTING	eccci/port_kernel.h	/^	IPC_RPC_DSP_EMI_MPU_SETTING = 0x400B,$/;"	e	enum:__anon458
IPC_RPC_EXCEPT_MAX_RETRY	dual_ccci/include/ccci_rpc.h	30;"	d
IPC_RPC_EXCEPT_MAX_RETRY	eemcs/eemcs_rpc.h	41;"	d
IPC_RPC_GET_ADC_NUM_OP	eccci/port_kernel.h	/^	IPC_RPC_GET_ADC_NUM_OP 		= 0x4003,$/;"	e	enum:__anon458
IPC_RPC_GET_ADC_VAL_OP	dual_ccci/include/ccci_rpc.h	/^    IPC_RPC_GET_ADC_VAL_OP        = 0x4007,$/;"	e	enum:__anon360
IPC_RPC_GET_ADC_VAL_OP	eccci/port_kernel.h	/^	IPC_RPC_GET_ADC_VAL_OP	    = 0x4007,$/;"	e	enum:__anon458
IPC_RPC_GET_EINT_ATTR_OP	dual_ccci/include/ccci_rpc.h	/^    IPC_RPC_GET_EINT_ATTR_OP    = 0x4005,$/;"	e	enum:__anon360
IPC_RPC_GET_EINT_ATTR_OP	eccci/port_kernel.h	/^	IPC_RPC_GET_EINT_ATTR_OP	= 0x4005,$/;"	e	enum:__anon458
IPC_RPC_GET_EINT_ATTR_OP	eemcs/eemcs_rpc.h	/^    IPC_RPC_GET_EINT_ATTR_OP    = 0x4005,$/;"	e	enum:__anon329
IPC_RPC_GET_EMI_CLK_TYPE_OP	dual_ccci/include/ccci_rpc.h	/^    IPC_RPC_GET_EMI_CLK_TYPE_OP = 0x4004,$/;"	e	enum:__anon360
IPC_RPC_GET_EMI_CLK_TYPE_OP	eccci/port_kernel.h	/^	IPC_RPC_GET_EMI_CLK_TYPE_OP = 0x4004,$/;"	e	enum:__anon458
IPC_RPC_GET_EMI_CLK_TYPE_OP	eemcs/eemcs_rpc.h	/^    IPC_RPC_GET_EMI_CLK_TYPE_OP = 0x4004,$/;"	e	enum:__anon329
IPC_RPC_GET_GPIO_ADC_OP	eccci/port_kernel.h	/^	IPC_RPC_GET_GPIO_ADC_OP	    = 0x4009,$/;"	e	enum:__anon458
IPC_RPC_GET_GPIO_NUM_OP	eccci/port_kernel.h	/^	IPC_RPC_GET_GPIO_NUM_OP		= 0x4002,$/;"	e	enum:__anon458
IPC_RPC_GET_GPIO_VAL_OP	dual_ccci/include/ccci_rpc.h	/^    IPC_RPC_GET_GPIO_VAL_OP        = 0x4006,$/;"	e	enum:__anon360
IPC_RPC_GET_GPIO_VAL_OP	eccci/port_kernel.h	/^	IPC_RPC_GET_GPIO_VAL_OP	    = 0x4006,$/;"	e	enum:__anon458
IPC_RPC_GET_RF_CLK_BUF_OP	eccci/port_kernel.h	/^	IPC_RPC_GET_RF_CLK_BUF_OP   = 0x4008,$/;"	e	enum:__anon458
IPC_RPC_GET_SECRO_OP	dual_ccci/include/ccci_rpc.h	/^    IPC_RPC_GET_SECRO_OP        = 0x2002,$/;"	e	enum:__anon360
IPC_RPC_GET_SECRO_OP	eccci/port_kernel.h	/^	IPC_RPC_GET_SECRO_OP		= 0x2002,$/;"	e	enum:__anon458
IPC_RPC_GET_SECRO_OP	eemcs/eemcs_rpc.h	/^    IPC_RPC_GET_SECRO_OP        = 0x2002,$/;"	e	enum:__anon329
IPC_RPC_GET_TDD_ADC_NUM_OP	dual_ccci/include/ccci_rpc.h	/^    IPC_RPC_GET_TDD_ADC_NUM_OP  = 0x4003,$/;"	e	enum:__anon360
IPC_RPC_GET_TDD_ADC_NUM_OP	eemcs/eemcs_rpc.h	/^    IPC_RPC_GET_TDD_ADC_NUM_OP  = 0x4003,$/;"	e	enum:__anon329
IPC_RPC_GET_TDD_EINT_NUM_OP	dual_ccci/include/ccci_rpc.h	/^    IPC_RPC_GET_TDD_EINT_NUM_OP = 0x4001,$/;"	e	enum:__anon360
IPC_RPC_GET_TDD_EINT_NUM_OP	eccci/port_kernel.h	/^	IPC_RPC_GET_TDD_EINT_NUM_OP = 0x4001,$/;"	e	enum:__anon458
IPC_RPC_GET_TDD_EINT_NUM_OP	eemcs/eemcs_rpc.h	/^    IPC_RPC_GET_TDD_EINT_NUM_OP = 0x4001,$/;"	e	enum:__anon329
IPC_RPC_GET_TDD_GPIO_NUM_OP	dual_ccci/include/ccci_rpc.h	/^    IPC_RPC_GET_TDD_GPIO_NUM_OP = 0x4002,$/;"	e	enum:__anon360
IPC_RPC_GET_TDD_GPIO_NUM_OP	eemcs/eemcs_rpc.h	/^    IPC_RPC_GET_TDD_GPIO_NUM_OP = 0x4002,$/;"	e	enum:__anon329
IPC_RPC_INC_BUF_INDEX	dual_ccci/include/ccci_rpc.h	36;"	d
IPC_RPC_INC_BUF_INDEX	eemcs/eemcs_rpc.h	49;"	d
IPC_RPC_IT_OP	eccci/port_kernel.h	/^    IPC_RPC_IT_OP               = 0x4321,  $/;"	e	enum:__anon458
IPC_RPC_IT_OP	eemcs/eemcs_rpc.h	/^    IPC_RPC_IT_OP               = 0x4321,  $/;"	e	enum:__anon329
IPC_RPC_MAX_ARG_NUM	dual_ccci/include/ccci_rpc.h	32;"	d
IPC_RPC_MAX_ARG_NUM	eemcs/eemcs_rpc.h	44;"	d
IPC_RPC_MAX_BUF_SIZE	eemcs/eemcs_rpc.h	45;"	d
IPC_RPC_MAX_RETRY	dual_ccci/include/ccci_rpc.h	31;"	d
IPC_RPC_MAX_RETRY	eemcs/eemcs_rpc.h	42;"	d
IPC_RPC_REQ_BUFFER_NUM	eemcs/eemcs_rpc.h	43;"	d
IPC_RPC_StreamBuffer_STRUCT	eemcs/eemcs_rpc.h	/^typedef struct IPC_RPC_StreamBuffer_STRUCT$/;"	s
IPC_RPC_StreamBuffer_T	eemcs/eemcs_rpc.h	/^} IPC_RPC_StreamBuffer_T;$/;"	t	typeref:struct:IPC_RPC_StreamBuffer_STRUCT
IPC_RPC_USE_DEFAULT_INDEX	dual_ccci/include/ccci_rpc.h	34;"	d
IPC_RPC_USE_DEFAULT_INDEX	eemcs/eemcs_rpc.h	47;"	d
IPC_RPC_UT_OP	eemcs/eemcs_rpc.h	/^    IPC_RPC_UT_OP               = 0x1234,  $/;"	e	enum:__anon329
IPC_TASK	dual_ccci/include/ccci_ipc.h	/^}IPC_TASK;$/;"	t	typeref:struct:__anon369
IPI_ANC	mach/mt6795/include/mach/md32_ipi.h	/^    IPI_ANC,$/;"	e	enum:ipi_id
IPI_BUF_FULL	mach/mt6795/include/mach/md32_ipi.h	/^    IPI_BUF_FULL,$/;"	e	enum:ipi_id
IPI_DVT_TEST	mach/mt6795/include/mach/md32_ipi.h	/^    IPI_DVT_TEST,$/;"	e	enum:ipi_id
IPI_LOGGER	mach/mt6795/include/mach/md32_ipi.h	/^    IPI_LOGGER,$/;"	e	enum:ipi_id
IPI_SPK_PROTECT	mach/mt6795/include/mach/md32_ipi.h	/^    IPI_SPK_PROTECT,$/;"	e	enum:ipi_id
IPI_SPM	mach/mt6795/include/mach/md32_ipi.h	/^    IPI_SPM,$/;"	e	enum:ipi_id
IPI_SWAP	mach/mt6795/include/mach/md32_ipi.h	/^    IPI_SWAP,$/;"	e	enum:ipi_id
IPI_TEST1	mach/mt6795/include/mach/md32_ipi.h	/^    IPI_TEST1,$/;"	e	enum:ipi_id
IPI_TEST2	mach/mt6795/include/mach/md32_ipi.h	/^    IPI_TEST2,$/;"	e	enum:ipi_id
IPI_THERMAL	mach/mt6795/include/mach/md32_ipi.h	/^    IPI_THERMAL,$/;"	e	enum:ipi_id
IPI_VCORE_DVFS	mach/mt6795/include/mach/md32_ipi.h	/^    IPI_VCORE_DVFS,$/;"	e	enum:ipi_id
IPI_WDT	mach/mt6795/include/mach/md32_ipi.h	/^    IPI_WDT = 0,$/;"	e	enum:ipi_id
IPV4_VERSION	dual_ccci/include/ccmni_net.h	132;"	d
IPV4_VERSION	eccci/port_net.c	17;"	d	file:
IPV4_VERSION	eemcs/eccmni.h	14;"	d
IPV6_VERSION	dual_ccci/include/ccmni_net.h	133;"	d
IPV6_VERSION	eccci/port_net.c	18;"	d	file:
IPV6_VERSION	eemcs/eccmni.h	15;"	d
IRDA_FRAMER_BASE	mach/mt6795/include/mach/mt_reg_base.h	209;"	d
IRQF_EDGE_TRIGGER_POLARITY	uart/mt6795/platform_uart.h	44;"	d
IRQF_LEVEL_TRIGGER_POLARITY	uart/mt6795/platform_uart.h	43;"	d
IRQ_CLR_BIT	mach/mt6795/include/mach/reg_accdet.h	89;"	d
IRQ_EINT_CLR_BIT	mach/mt6795/include/mach/reg_accdet.h	90;"	d
IRQ_LOG_KEEPER	mach/mt6795/camera_isp.c	765;"	d	file:
IRQ_LOG_KEEPER	mach/mt6795/camera_isp.c	789;"	d	file:
IRQ_LOG_KEEPER_T	mach/mt6795/camera_isp.c	757;"	d	file:
IRQ_LOG_PRINTER	mach/mt6795/camera_isp.c	793;"	d	file:
IRQ_LOG_PRINTER	mach/mt6795/camera_isp.c	854;"	d	file:
IRQ_MASK_FOOTER	mach/mt6795/include/mach/irqs.h	/^	IRQ_MASK_FOOTER = 0xF2F2F2F2$/;"	e	enum:__anon231
IRQ_MASK_HEADER	mach/mt6795/include/mach/irqs.h	/^	IRQ_MASK_HEADER = 0xF1F1F1F1,$/;"	e	enum:__anon231
IRQ_NEGV_CLR_BIT	mach/mt6795/include/mach/reg_accdet.h	91;"	d
IRQ_PENDING_1	mach/mt6795/include/mach/mt_cpuidle.h	12;"	d
IRQ_PENDING_2	mach/mt6795/include/mach/mt_cpuidle.h	13;"	d
IRQ_PENDING_3	mach/mt6795/include/mach/mt_cpuidle.h	14;"	d
IRQ_STATUS_BIT	mach/mt6795/include/mach/reg_accdet.h	92;"	d
IRQ_TO_CIRQ_NUM	mach/mt6795/include/mach/mt_cirq.h	52;"	d
IR_ROSC_CTL	mach/mt6795/include/mach/mt_clkmgr.h	172;"	d
IR_ROSC_CTL	mach/mt6795/mt_cpufreq.c	4240;"	d	file:
IR_ROSC_CTL	mach/mt6795/mt_cpufreq_64.c	3805;"	d	file:
ISP_ADDR	mach/mt6795/camera_isp.c	149;"	d	file:
ISP_ADDR	mach/mt6795/camera_isp.c	158;"	d	file:
ISP_ADDR_CAMINF	mach/mt6795/camera_isp.c	151;"	d	file:
ISP_ADDR_CAMINF	mach/mt6795/camera_isp.c	160;"	d	file:
ISP_BASE	mach/mt6795/isp.c	46;"	d	file:
ISP_BASE_ADDR	mach/mt6795/camera_isp.c	/^    ISP_BASE_ADDR = 0,$/;"	e	enum:__anon39	file:
ISP_BASE_SHIFT	mach/mt6795/isp.c	47;"	d	file:
ISP_BUFFER_CTRL	mach/mt6795/include/mach/camera_isp.h	824;"	d
ISP_BUFFER_CTRL_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_BUFFER_CTRL_STRUCT;$/;"	t	typeref:struct:__anon216
ISP_BUF_INFO_STRUCT	mach/mt6795/camera_isp.c	/^} ISP_BUF_INFO_STRUCT;$/;"	t	typeref:struct:__anon45	file:
ISP_BUF_SIZE	mach/mt6795/camera_isp.c	612;"	d	file:
ISP_BUF_SIZE_WRITE	mach/mt6795/camera_isp.c	613;"	d	file:
ISP_BUF_STATUS_EMPTY	mach/mt6795/camera_isp.c	/^    ISP_BUF_STATUS_EMPTY,$/;"	e	enum:__anon43	file:
ISP_BUF_STATUS_ENUM	mach/mt6795/camera_isp.c	/^} ISP_BUF_STATUS_ENUM;$/;"	t	typeref:enum:__anon43	file:
ISP_BUF_STATUS_HOLD	mach/mt6795/camera_isp.c	/^    ISP_BUF_STATUS_HOLD,$/;"	e	enum:__anon43	file:
ISP_BUF_STATUS_READY	mach/mt6795/camera_isp.c	/^    ISP_BUF_STATUS_READY$/;"	e	enum:__anon43	file:
ISP_BUF_STRUCT	mach/mt6795/camera_isp.c	/^} ISP_BUF_STRUCT;$/;"	t	typeref:struct:__anon44	file:
ISP_BUF_WRITE_AMOUNT	mach/mt6795/camera_isp.c	614;"	d	file:
ISP_BeginGCECallback	mach/mt6795/camera_isp.c	/^int32_t ISP_BeginGCECallback(uint32_t taskID, uint32_t *regCount, uint32_t **regAddress)$/;"	f
ISP_BufWrite_Add	mach/mt6795/camera_isp.c	/^static MBOOL ISP_BufWrite_Add($/;"	f	file:
ISP_BufWrite_Alloc	mach/mt6795/camera_isp.c	/^static MBOOL ISP_BufWrite_Alloc(void)$/;"	f	file:
ISP_BufWrite_Clear	mach/mt6795/camera_isp.c	/^static MBOOL ISP_BufWrite_Clear(MUINT32  Index)$/;"	f	file:
ISP_BufWrite_Dump	mach/mt6795/camera_isp.c	/^static void ISP_BufWrite_Dump(void)$/;"	f	file:
ISP_BufWrite_Free	mach/mt6795/camera_isp.c	/^static void ISP_BufWrite_Free(void)$/;"	f	file:
ISP_BufWrite_Get	mach/mt6795/camera_isp.c	/^static MBOOL ISP_BufWrite_Get($/;"	f	file:
ISP_BufWrite_GetAmount	mach/mt6795/camera_isp.c	/^static inline MUINT32 ISP_BufWrite_GetAmount(void)$/;"	f	file:
ISP_BufWrite_Reset	mach/mt6795/camera_isp.c	/^static void ISP_BufWrite_Reset(void)$/;"	f	file:
ISP_BufWrite_SetReady	mach/mt6795/camera_isp.c	/^static void ISP_BufWrite_SetReady(void)$/;"	f	file:
ISP_BufWrite_WriteToHw	mach/mt6795/camera_isp.c	/^static void ISP_BufWrite_WriteToHw(void)$/;"	f	file:
ISP_Buf_CTRL_FUNC	mach/mt6795/camera_isp.c	/^static long ISP_Buf_CTRL_FUNC(unsigned long Param)$/;"	f	file:
ISP_CALLBACK_AMOUNT	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CALLBACK_AMOUNT$/;"	e	enum:__anon201
ISP_CALLBACK_ENUM	mach/mt6795/include/mach/camera_isp.h	/^}ISP_CALLBACK_ENUM;$/;"	t	typeref:enum:__anon201
ISP_CALLBACK_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_CALLBACK_STRUCT;$/;"	t	typeref:struct:__anon202
ISP_CALLBACK_TASKLET_EXPDONE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CALLBACK_TASKLET_EXPDONE,$/;"	e	enum:__anon201
ISP_CALLBACK_TASKLET_VD	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CALLBACK_TASKLET_VD,$/;"	e	enum:__anon201
ISP_CALLBACK_WORKQUEUE_EXPDONE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CALLBACK_WORKQUEUE_EXPDONE,$/;"	e	enum:__anon201
ISP_CALLBACK_WORKQUEUE_VD	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CALLBACK_WORKQUEUE_VD,$/;"	e	enum:__anon201
ISP_CAM0_IRQ_IDX	mach/mt6795/camera_isp.c	/^    ISP_CAM0_IRQ_IDX = 0,$/;"	e	enum:__anon38	file:
ISP_CAM1_IRQ_IDX	mach/mt6795/camera_isp.c	/^    ISP_CAM1_IRQ_IDX,$/;"	e	enum:__anon38	file:
ISP_CAM2_IRQ_IDX	mach/mt6795/camera_isp.c	/^    ISP_CAM2_IRQ_IDX,$/;"	e	enum:__anon38	file:
ISP_CAMSV0_IRQ_IDX	mach/mt6795/camera_isp.c	/^    ISP_CAMSV0_IRQ_IDX,$/;"	e	enum:__anon38	file:
ISP_CAMSV1_IRQ_IDX	mach/mt6795/camera_isp.c	/^    ISP_CAMSV1_IRQ_IDX,$/;"	e	enum:__anon38	file:
ISP_CAMSV_DONE_Buf_Time	mach/mt6795/camera_isp.c	/^static MINT32 ISP_CAMSV_DONE_Buf_Time(unsigned int dma, unsigned long long sec, unsigned long usec, CQ_RTBC_FBC fbc)$/;"	f	file:
ISP_CAMSV_SOF_Buf_Get	mach/mt6795/camera_isp.c	/^static MINT32 ISP_CAMSV_SOF_Buf_Get(unsigned int dma, unsigned long long sec, unsigned long usec, MBOOL bDrop, CQ_RTBC_FBC camsv_fbc, MUINT32 curr_pa)$/;"	f	file:
ISP_CAM_BASEADDR_ENUM	mach/mt6795/camera_isp.c	/^} ISP_CAM_BASEADDR_ENUM;$/;"	t	typeref:enum:__anon39	file:
ISP_CAM_BASEADDR_NUM	mach/mt6795/camera_isp.c	/^    ISP_CAM_BASEADDR_NUM$/;"	e	enum:__anon39	file:
ISP_CAM_CTL_SEL_P1_D_IMGO_SEL	mach/mt6795/include/mach/camera_isp.h	102;"	d
ISP_CAM_CTL_SEL_P1_IMGO_SEL	mach/mt6795/include/mach/camera_isp.h	101;"	d
ISP_CAM_IRQ_ENUM	mach/mt6795/camera_isp.c	/^} ISP_CAM_IRQ_ENUM;$/;"	t	typeref:enum:__anon38	file:
ISP_CAM_IRQ_IDX_NUM	mach/mt6795/camera_isp.c	/^    ISP_CAM_IRQ_IDX_NUM$/;"	e	enum:__anon38	file:
ISP_CLEAR_IRQ	mach/mt6795/include/mach/camera_isp.h	821;"	d
ISP_CLEAR_IRQ_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_CLEAR_IRQ_STRUCT;$/;"	t	typeref:struct:__anon197
ISP_CLR_BIT	mach/mt6795/camera_isp.c	81;"	d	file:
ISP_CLR_BIT	mach/mt6795/isp.c	44;"	d	file:
ISP_CMD_CLEAR_IRQ	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_CLEAR_IRQ,      $/;"	e	enum:__anon230
ISP_CMD_DEBUG_FLAG	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_DEBUG_FLAG,      $/;"	e	enum:__anon230
ISP_CMD_DUMP_ISR_LOG	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_DUMP_ISR_LOG,   $/;"	e	enum:__anon230
ISP_CMD_DUMP_REG	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_DUMP_REG,       $/;"	e	enum:__anon230
ISP_CMD_ED_QUEBUF_CTRL	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_ED_QUEBUF_CTRL,$/;"	e	enum:__anon230
ISP_CMD_ENUM	mach/mt6795/include/mach/camera_isp.h	/^}ISP_CMD_ENUM;$/;"	t	typeref:enum:__anon230
ISP_CMD_GET_CUR_SOF	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_GET_CUR_SOF,$/;"	e	enum:__anon230
ISP_CMD_GET_DMA_ERR	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_GET_DMA_ERR,$/;"	e	enum:__anon230
ISP_CMD_GET_DROP_FRAME	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_GET_DROP_FRAME,         $/;"	e	enum:__anon230
ISP_CMD_GET_INT_ERR	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_GET_INT_ERR,$/;"	e	enum:__anon230
ISP_CMD_HOLD_REG	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_HOLD_REG,       $/;"	e	enum:__anon230
ISP_CMD_HOLD_TIME	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_HOLD_TIME,$/;"	e	enum:__anon230
ISP_CMD_QUERY_BURSTQNUM	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_QUERY_BURSTQNUM,$/;"	e	enum:__anon230
ISP_CMD_QUERY_REGSCEN	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_QUERY_REGSCEN,$/;"	e	enum:__anon230
ISP_CMD_READ_IRQ	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_READ_IRQ,       $/;"	e	enum:__anon230
ISP_CMD_READ_REG	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_READ_REG,       $/;"	e	enum:__anon230
ISP_CMD_REF_CNT	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_REF_CNT,        $/;"	e	enum:__anon230
ISP_CMD_REGISTER_IRQ	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_REGISTER_IRQ,    $/;"	e	enum:__anon230
ISP_CMD_RESET_BUF	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_RESET_BUF,$/;"	e	enum:__anon230
ISP_CMD_RESET_CAMSV	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_RESET_CAMSV,$/;"	e	enum:__anon230
ISP_CMD_RESET_CAMSV2	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_RESET_CAMSV2,$/;"	e	enum:__anon230
ISP_CMD_RESET_CAM_P1	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_RESET_CAM_P1,          $/;"	e	enum:__anon230
ISP_CMD_RESET_CAM_P2	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_RESET_CAM_P2,$/;"	e	enum:__anon230
ISP_CMD_RT_BUF_CTRL	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_RT_BUF_CTRL,   $/;"	e	enum:__anon230
ISP_CMD_SET_FPS	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_SET_FPS,$/;"	e	enum:__anon230
ISP_CMD_SET_USER_PID	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_SET_USER_PID,   $/;"	e	enum:__anon230
ISP_CMD_UNREGISTER_IRQ	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_UNREGISTER_IRQ,  $/;"	e	enum:__anon230
ISP_CMD_UPDATE_BURSTQNUM	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_UPDATE_BURSTQNUM,$/;"	e	enum:__anon230
ISP_CMD_UPDATE_REGSCEN	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_UPDATE_REGSCEN,$/;"	e	enum:__anon230
ISP_CMD_WAIT_IRQ	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_WAIT_IRQ,       $/;"	e	enum:__anon230
ISP_CMD_WAKELOCK_CTRL	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_WAKELOCK_CTRL,          $/;"	e	enum:__anon230
ISP_CMD_WRITE_REG	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CMD_WRITE_REG,      $/;"	e	enum:__anon230
ISP_DBG_BUF_CTRL	mach/mt6795/camera_isp.c	107;"	d	file:
ISP_DBG_BUF_WRITE	mach/mt6795/camera_isp.c	106;"	d	file:
ISP_DBG_CLK	mach/mt6795/camera_isp.c	103;"	d	file:
ISP_DBG_CLK	mach/mt6795/isp.c	79;"	d	file:
ISP_DBG_HOLD_REG	mach/mt6795/camera_isp.c	100;"	d	file:
ISP_DBG_HOLD_REG	mach/mt6795/isp.c	76;"	d	file:
ISP_DBG_INT	mach/mt6795/camera_isp.c	99;"	d	file:
ISP_DBG_INT	mach/mt6795/isp.c	75;"	d	file:
ISP_DBG_INT_2	mach/mt6795/camera_isp.c	109;"	d	file:
ISP_DBG_INT_3	mach/mt6795/camera_isp.c	110;"	d	file:
ISP_DBG_READ_REG	mach/mt6795/camera_isp.c	101;"	d	file:
ISP_DBG_READ_REG	mach/mt6795/isp.c	77;"	d	file:
ISP_DBG_REF_CNT_CTRL	mach/mt6795/camera_isp.c	108;"	d	file:
ISP_DBG_SCHEDULE_WORK	mach/mt6795/camera_isp.c	105;"	d	file:
ISP_DBG_TASKLET	mach/mt6795/camera_isp.c	104;"	d	file:
ISP_DBG_TASKLET	mach/mt6795/isp.c	80;"	d	file:
ISP_DBG_WORKQUEUE	mach/mt6795/isp.c	81;"	d	file:
ISP_DBG_WRITE_REG	mach/mt6795/camera_isp.c	102;"	d	file:
ISP_DBG_WRITE_REG	mach/mt6795/isp.c	78;"	d	file:
ISP_DCM	mach/mt6795/include/mach/mt_dcm.h	439;"	d
ISP_DEBUG_FLAG	mach/mt6795/include/mach/camera_isp.h	826;"	d
ISP_DEQUE_BUF_INFO_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_DEQUE_BUF_INFO_STRUCT;$/;"	t	typeref:struct:__anon209
ISP_DEV_MAJOR_NUMBER	mach/mt6795/include/mach/camera_isp.h	16;"	d
ISP_DEV_MAJOR_NUMBER	mach/mt6795/include/mach/isp.h	9;"	d
ISP_DEV_NAME	mach/mt6795/camera_isp.c	82;"	d	file:
ISP_DEV_NAME	mach/mt6795/isp.c	48;"	d	file:
ISP_DONE_Buf_Time	mach/mt6795/camera_isp.c	/^static MINT32 ISP_DONE_Buf_Time(eISPIrq irqT, unsigned long long sec, unsigned long usec, CQ_RTBC_FBC *pFbc)$/;"	f	file:
ISP_DUMP_ISR_LOG	mach/mt6795/include/mach/camera_isp.h	834;"	d
ISP_DUMP_REG	mach/mt6795/include/mach/camera_isp.h	822;"	d
ISP_DumpDmaDeepDbg	mach/mt6795/camera_isp.c	/^static MUINT32 ISP_DumpDmaDeepDbg(void){$/;"	f	file:
ISP_DumpReg	mach/mt6795/camera_isp.c	/^static MINT32 ISP_DumpReg(void)$/;"	f	file:
ISP_DumpRegToProc	mach/mt6795/camera_isp.c	/^static MINT32 ISP_DumpRegToProc($/;"	f	file:
ISP_EDBUF_MGR_STRUCT	mach/mt6795/camera_isp.c	/^} ISP_EDBUF_MGR_STRUCT;$/;"	t	typeref:struct:__anon41	file:
ISP_EDBUF_STRUCT	mach/mt6795/camera_isp.c	/^} ISP_EDBUF_STRUCT;$/;"	t	typeref:struct:__anon40	file:
ISP_ED_BUFQUE_CTRL_CLAER_ALL	mach/mt6795/include/mach/camera_isp.h	/^    ISP_ED_BUFQUE_CTRL_CLAER_ALL,              $/;"	e	enum:__anon220
ISP_ED_BUFQUE_CTRL_DEQUE_FAIL	mach/mt6795/include/mach/camera_isp.h	/^    ISP_ED_BUFQUE_CTRL_DEQUE_FAIL,             $/;"	e	enum:__anon220
ISP_ED_BUFQUE_CTRL_DEQUE_SUCCESS	mach/mt6795/include/mach/camera_isp.h	/^    ISP_ED_BUFQUE_CTRL_DEQUE_SUCCESS,          $/;"	e	enum:__anon220
ISP_ED_BUFQUE_CTRL_ENQUE_FRAME	mach/mt6795/include/mach/camera_isp.h	/^    ISP_ED_BUFQUE_CTRL_ENQUE_FRAME=0,          $/;"	e	enum:__anon220
ISP_ED_BUFQUE_CTRL_ENUM	mach/mt6795/include/mach/camera_isp.h	/^}ISP_ED_BUFQUE_CTRL_ENUM;$/;"	t	typeref:enum:__anon220
ISP_ED_BUFQUE_CTRL_MAX	mach/mt6795/include/mach/camera_isp.h	/^    ISP_ED_BUFQUE_CTRL_MAX$/;"	e	enum:__anon220
ISP_ED_BUFQUE_CTRL_WAIT_DEQUE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_ED_BUFQUE_CTRL_WAIT_DEQUE,             $/;"	e	enum:__anon220
ISP_ED_BUFQUE_CTRL_WAIT_FRAME	mach/mt6795/include/mach/camera_isp.h	/^    ISP_ED_BUFQUE_CTRL_WAIT_FRAME,             $/;"	e	enum:__anon220
ISP_ED_BUFQUE_CTRL_WAKE_WAITFRAME	mach/mt6795/include/mach/camera_isp.h	/^    ISP_ED_BUFQUE_CTRL_WAKE_WAITFRAME,         $/;"	e	enum:__anon220
ISP_ED_BUFQUE_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_ED_BUFQUE_STRUCT;$/;"	t	typeref:struct:__anon221
ISP_ED_BUF_STATE_DEQUE_FAIL	mach/mt6795/include/mach/camera_isp.h	/^    ISP_ED_BUF_STATE_DEQUE_FAIL$/;"	e	enum:__anon222
ISP_ED_BUF_STATE_DEQUE_SUCCESS	mach/mt6795/include/mach/camera_isp.h	/^    ISP_ED_BUF_STATE_DEQUE_SUCCESS,$/;"	e	enum:__anon222
ISP_ED_BUF_STATE_ENQUE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_ED_BUF_STATE_ENQUE=0,$/;"	e	enum:__anon222
ISP_ED_BUF_STATE_ENUM	mach/mt6795/include/mach/camera_isp.h	/^}ISP_ED_BUF_STATE_ENUM;$/;"	t	typeref:enum:__anon222
ISP_ED_BUF_STATE_NONE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_ED_BUF_STATE_NONE  =-1,$/;"	e	enum:__anon222
ISP_ED_BUF_STATE_RUNNING	mach/mt6795/include/mach/camera_isp.h	/^    ISP_ED_BUF_STATE_RUNNING,$/;"	e	enum:__anon222
ISP_ED_BUF_STATE_WAIT_DEQUE_FAIL	mach/mt6795/include/mach/camera_isp.h	/^    ISP_ED_BUF_STATE_WAIT_DEQUE_FAIL,$/;"	e	enum:__anon222
ISP_ED_BufQue_CTRL_FUNC	mach/mt6795/camera_isp.c	/^static MINT32 ISP_ED_BufQue_CTRL_FUNC(ISP_ED_BUFQUE_STRUCT param)$/;"	f	file:
ISP_ED_BufQue_Erase	mach/mt6795/camera_isp.c	/^static MINT32 ISP_ED_BufQue_Erase(MINT32 idx, int listTag)$/;"	f	file:
ISP_ED_BufQue_Get_FirstMatBuf	mach/mt6795/camera_isp.c	/^static MINT32 ISP_ED_BufQue_Get_FirstMatBuf(ISP_ED_BUFQUE_STRUCT param, int ListTag, int type)$/;"	f	file:
ISP_ED_BufQue_Update_GPtr	mach/mt6795/camera_isp.c	/^static MINT32 ISP_ED_BufQue_Update_GPtr(int listTag)$/;"	f	file:
ISP_ED_QUEBUF_CTRL	mach/mt6795/include/mach/camera_isp.h	829;"	d
ISP_EIS_META_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_EIS_META_STRUCT;$/;"	t	typeref:struct:__anon194
ISP_ERR	mach/mt6795/isp.c	39;"	d	file:
ISP_EnableClock	mach/mt6795/camera_isp.c	/^static void ISP_EnableClock(MBOOL En)$/;"	f	file:
ISP_EnableHoldReg	mach/mt6795/camera_isp.c	/^static MINT32 ISP_EnableHoldReg(MBOOL En)$/;"	f	file:
ISP_EndGCECallback	mach/mt6795/camera_isp.c	/^int32_t ISP_EndGCECallback(uint32_t taskID, uint32_t regCount, uint32_t *regValues)$/;"	f
ISP_Exit	mach/mt6795/camera_isp.c	/^module_exit(ISP_Exit);$/;"	v
ISP_Exit	mach/mt6795/camera_isp.c	/^static void __exit ISP_Exit(void)$/;"	f	file:
ISP_FBC_DUMP	mach/mt6795/camera_isp.c	/^static void ISP_FBC_DUMP(MUINT32 dma_id, MUINT32 VF_1, MUINT32 VF_2, MUINT32 VF_3, MUINT32 VF_4) {$/;"	f	file:
ISP_G1MEMPDN	mach/mt6795/isp.c	66;"	d	file:
ISP_GET_CUR_SOF	mach/mt6795/include/mach/camera_isp.h	835;"	d
ISP_GET_DMA_ERR	mach/mt6795/include/mach/camera_isp.h	836;"	d
ISP_GET_DROP_FRAME	mach/mt6795/include/mach/camera_isp.h	838;"	d
ISP_GET_INT_ERR	mach/mt6795/include/mach/camera_isp.h	837;"	d
ISP_GPIO_ADDR	mach/mt6795/camera_isp.c	153;"	d	file:
ISP_GPIO_ADDR	mach/mt6795/camera_isp.c	162;"	d	file:
ISP_GPIO_BASE_ADDR	mach/mt6795/camera_isp.c	/^    ISP_GPIO_BASE_ADDR,$/;"	e	enum:__anon39	file:
ISP_GetEDBufQueWaitDequeState	mach/mt6795/camera_isp.c	/^static inline MUINT32 ISP_GetEDBufQueWaitDequeState(MINT32 idx)$/;"	f	file:
ISP_GetEDBufQueWaitFrameState	mach/mt6795/camera_isp.c	/^static inline MUINT32 ISP_GetEDBufQueWaitFrameState(MINT32 idx)$/;"	f	file:
ISP_GetIRQState	mach/mt6795/camera_isp.c	/^static inline MUINT32 ISP_GetIRQState(eISPIrq eIrq, MUINT32 type, MUINT32 userNumber, MUINT32 stus)$/;"	f	file:
ISP_HOLD_INFO_STRUCT	mach/mt6795/camera_isp.c	/^} ISP_HOLD_INFO_STRUCT;$/;"	t	typeref:struct:__anon46	file:
ISP_HOLD_REG	mach/mt6795/include/mach/camera_isp.h	818;"	d
ISP_HOLD_REG_TIME	mach/mt6795/include/mach/camera_isp.h	817;"	d
ISP_HOLD_TIME_ENUM	mach/mt6795/include/mach/camera_isp.h	/^}ISP_HOLD_TIME_ENUM;$/;"	t	typeref:enum:__anon198
ISP_HOLD_TIME_EXPDONE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_HOLD_TIME_EXPDONE$/;"	e	enum:__anon198
ISP_HOLD_TIME_VD	mach/mt6795/include/mach/camera_isp.h	/^    ISP_HOLD_TIME_VD,$/;"	e	enum:__anon198
ISP_IMGSYS_BASE	mach/mt6795/camera_isp.c	150;"	d	file:
ISP_IMGSYS_BASE	mach/mt6795/camera_isp.c	159;"	d	file:
ISP_IMGSYS_BASE_PHY	mach/mt6795/camera_isp.c	155;"	d	file:
ISP_IMGSYS_CONFIG_BASE_ADDR	mach/mt6795/camera_isp.c	/^    ISP_IMGSYS_CONFIG_BASE_ADDR,$/;"	e	enum:__anon39	file:
ISP_INFO_STRUCT	mach/mt6795/camera_isp.c	/^} ISP_INFO_STRUCT;$/;"	t	typeref:struct:__anon49	file:
ISP_INNER_BASE_ADDR	mach/mt6795/camera_isp.c	/^    ISP_INNER_BASE_ADDR,$/;"	e	enum:__anon39	file:
ISP_INNER_REG_ADDR_CAM_CTRL_SEL_P1	mach/mt6795/camera_isp.c	230;"	d	file:
ISP_INNER_REG_ADDR_CAM_CTRL_SEL_P1_D	mach/mt6795/camera_isp.c	231;"	d	file:
ISP_INNER_REG_ADDR_FMT_SEL_P1	mach/mt6795/camera_isp.c	228;"	d	file:
ISP_INNER_REG_ADDR_FMT_SEL_P1_D	mach/mt6795/camera_isp.c	229;"	d	file:
ISP_INNER_REG_ADDR_IMGO_CROP	mach/mt6795/camera_isp.c	235;"	d	file:
ISP_INNER_REG_ADDR_IMGO_D_CROP	mach/mt6795/camera_isp.c	243;"	d	file:
ISP_INNER_REG_ADDR_IMGO_D_STRIDE	mach/mt6795/camera_isp.c	242;"	d	file:
ISP_INNER_REG_ADDR_IMGO_D_XSIZE	mach/mt6795/camera_isp.c	240;"	d	file:
ISP_INNER_REG_ADDR_IMGO_D_YSIZE	mach/mt6795/camera_isp.c	241;"	d	file:
ISP_INNER_REG_ADDR_IMGO_STRIDE	mach/mt6795/camera_isp.c	234;"	d	file:
ISP_INNER_REG_ADDR_IMGO_XSIZE	mach/mt6795/camera_isp.c	232;"	d	file:
ISP_INNER_REG_ADDR_IMGO_YSIZE	mach/mt6795/camera_isp.c	233;"	d	file:
ISP_INNER_REG_ADDR_RRZO_CROP	mach/mt6795/camera_isp.c	239;"	d	file:
ISP_INNER_REG_ADDR_RRZO_D_CROP	mach/mt6795/camera_isp.c	247;"	d	file:
ISP_INNER_REG_ADDR_RRZO_D_STRIDE	mach/mt6795/camera_isp.c	246;"	d	file:
ISP_INNER_REG_ADDR_RRZO_D_XSIZE	mach/mt6795/camera_isp.c	244;"	d	file:
ISP_INNER_REG_ADDR_RRZO_D_YSIZE	mach/mt6795/camera_isp.c	245;"	d	file:
ISP_INNER_REG_ADDR_RRZO_STRIDE	mach/mt6795/camera_isp.c	238;"	d	file:
ISP_INNER_REG_ADDR_RRZO_XSIZE	mach/mt6795/camera_isp.c	236;"	d	file:
ISP_INNER_REG_ADDR_RRZO_YSIZE	mach/mt6795/camera_isp.c	237;"	d	file:
ISP_INNER_REG_ADDR_RRZ_D_HORI_INT_OFST	mach/mt6795/camera_isp.c	254;"	d	file:
ISP_INNER_REG_ADDR_RRZ_D_IN_IMG	mach/mt6795/camera_isp.c	256;"	d	file:
ISP_INNER_REG_ADDR_RRZ_D_OUT_IMG	mach/mt6795/camera_isp.c	257;"	d	file:
ISP_INNER_REG_ADDR_RRZ_D_VERT_INT_OFST	mach/mt6795/camera_isp.c	255;"	d	file:
ISP_INNER_REG_ADDR_RRZ_HORI_INT_OFST	mach/mt6795/camera_isp.c	249;"	d	file:
ISP_INNER_REG_ADDR_RRZ_IN_IMG	mach/mt6795/camera_isp.c	251;"	d	file:
ISP_INNER_REG_ADDR_RRZ_OUT_IMG	mach/mt6795/camera_isp.c	252;"	d	file:
ISP_INNER_REG_ADDR_RRZ_VERT_INT_OFST	mach/mt6795/camera_isp.c	250;"	d	file:
ISP_INTEN	mach/mt6795/isp.c	56;"	d	file:
ISP_INTSTA	mach/mt6795/isp.c	57;"	d	file:
ISP_INT_CLEAR_ALL	mach/mt6795/include/mach/isp.h	19;"	d
ISP_INT_CLEAR_WAIT	mach/mt6795/include/mach/isp.h	20;"	d
ISP_INT_EXP_DONE	mach/mt6795/include/mach/isp.h	14;"	d
ISP_INT_EXP_DONE	mach/mt6795/isp.c	70;"	d	file:
ISP_INT_IDLE	mach/mt6795/include/mach/isp.h	15;"	d
ISP_INT_IDLE	mach/mt6795/isp.c	71;"	d	file:
ISP_INT_ISP_DONE	mach/mt6795/include/mach/isp.h	16;"	d
ISP_INT_ISP_DONE	mach/mt6795/isp.c	72;"	d	file:
ISP_INT_OVERRUN_MASK	mach/mt6795/isp.c	69;"	d	file:
ISP_INT_STNR	mach/mt6795/include/mach/isp.h	18;"	d
ISP_INT_VSYNC	mach/mt6795/include/mach/isp.h	17;"	d
ISP_INT_VSYNC	mach/mt6795/isp.c	73;"	d	file:
ISP_IRQ_CAMSV2_STATUS_EXPDON1_ST	mach/mt6795/include/mach/camera_isp.h	279;"	d
ISP_IRQ_CAMSV2_STATUS_IMGO_DROP_ST	mach/mt6795/include/mach/camera_isp.h	295;"	d
ISP_IRQ_CAMSV2_STATUS_IMGO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	292;"	d
ISP_IRQ_CAMSV2_STATUS_IMGO_OVERR_ST	mach/mt6795/include/mach/camera_isp.h	293;"	d
ISP_IRQ_CAMSV2_STATUS_PASS1_DON_ST	mach/mt6795/include/mach/camera_isp.h	286;"	d
ISP_IRQ_CAMSV2_STATUS_TG_DROP_ST	mach/mt6795/include/mach/camera_isp.h	282;"	d
ISP_IRQ_CAMSV2_STATUS_TG_ERR_ST	mach/mt6795/include/mach/camera_isp.h	280;"	d
ISP_IRQ_CAMSV2_STATUS_TG_GBERR_ST	mach/mt6795/include/mach/camera_isp.h	281;"	d
ISP_IRQ_CAMSV2_STATUS_TG_SOF1_ST	mach/mt6795/include/mach/camera_isp.h	283;"	d
ISP_IRQ_CAMSV2_STATUS_TG_ST1	mach/mt6795/include/mach/camera_isp.h	277;"	d
ISP_IRQ_CAMSV2_STATUS_TG_ST2	mach/mt6795/include/mach/camera_isp.h	278;"	d
ISP_IRQ_CAMSV2_STATUS_VS1_ST	mach/mt6795/include/mach/camera_isp.h	276;"	d
ISP_IRQ_CAMSV2_STATUS_rsv_11	mach/mt6795/include/mach/camera_isp.h	287;"	d
ISP_IRQ_CAMSV2_STATUS_rsv_12	mach/mt6795/include/mach/camera_isp.h	288;"	d
ISP_IRQ_CAMSV2_STATUS_rsv_13	mach/mt6795/include/mach/camera_isp.h	289;"	d
ISP_IRQ_CAMSV2_STATUS_rsv_14	mach/mt6795/include/mach/camera_isp.h	290;"	d
ISP_IRQ_CAMSV2_STATUS_rsv_15	mach/mt6795/include/mach/camera_isp.h	291;"	d
ISP_IRQ_CAMSV2_STATUS_rsv_18	mach/mt6795/include/mach/camera_isp.h	294;"	d
ISP_IRQ_CAMSV2_STATUS_rsv_8	mach/mt6795/include/mach/camera_isp.h	284;"	d
ISP_IRQ_CAMSV2_STATUS_rsv_9	mach/mt6795/include/mach/camera_isp.h	285;"	d
ISP_IRQ_CAMSV_STATUS_EXPDON1_ST	mach/mt6795/include/mach/camera_isp.h	259;"	d
ISP_IRQ_CAMSV_STATUS_IMGO_DROP_ST	mach/mt6795/include/mach/camera_isp.h	275;"	d
ISP_IRQ_CAMSV_STATUS_IMGO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	272;"	d
ISP_IRQ_CAMSV_STATUS_IMGO_OVERR_ST	mach/mt6795/include/mach/camera_isp.h	273;"	d
ISP_IRQ_CAMSV_STATUS_PASS1_DON_ST	mach/mt6795/include/mach/camera_isp.h	266;"	d
ISP_IRQ_CAMSV_STATUS_TG_DROP_ST	mach/mt6795/include/mach/camera_isp.h	262;"	d
ISP_IRQ_CAMSV_STATUS_TG_ERR_ST	mach/mt6795/include/mach/camera_isp.h	260;"	d
ISP_IRQ_CAMSV_STATUS_TG_GBERR_ST	mach/mt6795/include/mach/camera_isp.h	261;"	d
ISP_IRQ_CAMSV_STATUS_TG_SOF1_ST	mach/mt6795/include/mach/camera_isp.h	263;"	d
ISP_IRQ_CAMSV_STATUS_TG_ST1	mach/mt6795/include/mach/camera_isp.h	257;"	d
ISP_IRQ_CAMSV_STATUS_TG_ST2	mach/mt6795/include/mach/camera_isp.h	258;"	d
ISP_IRQ_CAMSV_STATUS_VS1_ST	mach/mt6795/include/mach/camera_isp.h	256;"	d
ISP_IRQ_CAMSV_STATUS_rsv_11	mach/mt6795/include/mach/camera_isp.h	267;"	d
ISP_IRQ_CAMSV_STATUS_rsv_12	mach/mt6795/include/mach/camera_isp.h	268;"	d
ISP_IRQ_CAMSV_STATUS_rsv_13	mach/mt6795/include/mach/camera_isp.h	269;"	d
ISP_IRQ_CAMSV_STATUS_rsv_14	mach/mt6795/include/mach/camera_isp.h	270;"	d
ISP_IRQ_CAMSV_STATUS_rsv_15	mach/mt6795/include/mach/camera_isp.h	271;"	d
ISP_IRQ_CAMSV_STATUS_rsv_18	mach/mt6795/include/mach/camera_isp.h	274;"	d
ISP_IRQ_CAMSV_STATUS_rsv_8	mach/mt6795/include/mach/camera_isp.h	264;"	d
ISP_IRQ_CAMSV_STATUS_rsv_9	mach/mt6795/include/mach/camera_isp.h	265;"	d
ISP_IRQ_CLEAR_ALL	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_CLEAR_ALL$/;"	e	enum:__anon189
ISP_IRQ_CLEAR_ENUM	mach/mt6795/include/mach/camera_isp.h	/^}ISP_IRQ_CLEAR_ENUM;$/;"	t	typeref:enum:__anon189
ISP_IRQ_CLEAR_NONE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_CLEAR_NONE,$/;"	e	enum:__anon189
ISP_IRQ_CLEAR_STATUS	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_CLEAR_STATUS,$/;"	e	enum:__anon189
ISP_IRQ_CLEAR_WAIT	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_CLEAR_WAIT,$/;"	e	enum:__anon189
ISP_IRQ_INFO_STRUCT	mach/mt6795/camera_isp.c	/^} ISP_IRQ_INFO_STRUCT;$/;"	t	typeref:struct:__anon47	file:
ISP_IRQ_P1_STATUS2_AAO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	52;"	d
ISP_IRQ_P1_STATUS2_AF_FLO1_DONE_ST	mach/mt6795/include/mach/camera_isp.h	56;"	d
ISP_IRQ_P1_STATUS2_AF_FLO2_DONE_ST	mach/mt6795/include/mach/camera_isp.h	57;"	d
ISP_IRQ_P1_STATUS2_AF_FLO3_DONE_ST	mach/mt6795/include/mach/camera_isp.h	58;"	d
ISP_IRQ_P1_STATUS2_AF_TAR_DONE_ST	mach/mt6795/include/mach/camera_isp.h	55;"	d
ISP_IRQ_P1_STATUS2_BPCI_DONE_ST	mach/mt6795/include/mach/camera_isp.h	53;"	d
ISP_IRQ_P1_STATUS2_D_AAO_D_DONE_ST	mach/mt6795/include/mach/camera_isp.h	93;"	d
ISP_IRQ_P1_STATUS2_D_AFO_D_DONE_ST	mach/mt6795/include/mach/camera_isp.h	91;"	d
ISP_IRQ_P1_STATUS2_D_AF_FLO1_DONE_ST	mach/mt6795/include/mach/camera_isp.h	97;"	d
ISP_IRQ_P1_STATUS2_D_AF_FLO2_DONE_ST	mach/mt6795/include/mach/camera_isp.h	98;"	d
ISP_IRQ_P1_STATUS2_D_AF_FLO3_DONE_ST	mach/mt6795/include/mach/camera_isp.h	99;"	d
ISP_IRQ_P1_STATUS2_D_AF_TAR_DONE_ST	mach/mt6795/include/mach/camera_isp.h	96;"	d
ISP_IRQ_P1_STATUS2_D_BPCI_D_DONE_ST	mach/mt6795/include/mach/camera_isp.h	94;"	d
ISP_IRQ_P1_STATUS2_D_IMGO_D_DONE_ST	mach/mt6795/include/mach/camera_isp.h	88;"	d
ISP_IRQ_P1_STATUS2_D_LCSO_D_DONE_ST	mach/mt6795/include/mach/camera_isp.h	92;"	d
ISP_IRQ_P1_STATUS2_D_LSCI_D_DONE_ST	mach/mt6795/include/mach/camera_isp.h	95;"	d
ISP_IRQ_P1_STATUS2_D_RRZO_D_DONE_ST	mach/mt6795/include/mach/camera_isp.h	90;"	d
ISP_IRQ_P1_STATUS2_D_rsv_1	mach/mt6795/include/mach/camera_isp.h	89;"	d
ISP_IRQ_P1_STATUS2_D_rsv_12	mach/mt6795/include/mach/camera_isp.h	100;"	d
ISP_IRQ_P1_STATUS2_ESFKO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	50;"	d
ISP_IRQ_P1_STATUS2_IMGO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	47;"	d
ISP_IRQ_P1_STATUS2_LCSO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	51;"	d
ISP_IRQ_P1_STATUS2_LSCI_DONE_ST	mach/mt6795/include/mach/camera_isp.h	54;"	d
ISP_IRQ_P1_STATUS2_RRZO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	49;"	d
ISP_IRQ_P1_STATUS2_UFEO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	48;"	d
ISP_IRQ_P1_STATUS2_rsv_12	mach/mt6795/include/mach/camera_isp.h	59;"	d
ISP_IRQ_P1_STATUS_AAO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	36;"	d
ISP_IRQ_P1_STATUS_AF_DON_ST	mach/mt6795/include/mach/camera_isp.h	32;"	d
ISP_IRQ_P1_STATUS_CQ0_ERR	mach/mt6795/include/mach/camera_isp.h	24;"	d
ISP_IRQ_P1_STATUS_CQ0_VS_ERR_ST	mach/mt6795/include/mach/camera_isp.h	25;"	d
ISP_IRQ_P1_STATUS_DMA_ERR_ST	mach/mt6795/include/mach/camera_isp.h	45;"	d
ISP_IRQ_P1_STATUS_D_AAO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	77;"	d
ISP_IRQ_P1_STATUS_D_AFO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	80;"	d
ISP_IRQ_P1_STATUS_D_AF_DON_ST	mach/mt6795/include/mach/camera_isp.h	74;"	d
ISP_IRQ_P1_STATUS_D_CQ0_ERR	mach/mt6795/include/mach/camera_isp.h	66;"	d
ISP_IRQ_P1_STATUS_D_CQ0_VS_ERR_ST	mach/mt6795/include/mach/camera_isp.h	67;"	d
ISP_IRQ_P1_STATUS_D_DMA_ERR_ST	mach/mt6795/include/mach/camera_isp.h	86;"	d
ISP_IRQ_P1_STATUS_D_EXPDON1_ST	mach/mt6795/include/mach/camera_isp.h	63;"	d
ISP_IRQ_P1_STATUS_D_FBC_IMGO_DON_ST	mach/mt6795/include/mach/camera_isp.h	84;"	d
ISP_IRQ_P1_STATUS_D_FBC_RRZO_DON_ST	mach/mt6795/include/mach/camera_isp.h	83;"	d
ISP_IRQ_P1_STATUS_D_IMGO_DROP_FRAME_ST	mach/mt6795/include/mach/camera_isp.h	68;"	d
ISP_IRQ_P1_STATUS_D_IMGO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	76;"	d
ISP_IRQ_P1_STATUS_D_LCSO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	78;"	d
ISP_IRQ_P1_STATUS_D_LSC_ERR_ST	mach/mt6795/include/mach/camera_isp.h	82;"	d
ISP_IRQ_P1_STATUS_D_PASS1_DON_ST	mach/mt6795/include/mach/camera_isp.h	70;"	d
ISP_IRQ_P1_STATUS_D_RRZO_DROP_FRAME_ST	mach/mt6795/include/mach/camera_isp.h	69;"	d
ISP_IRQ_P1_STATUS_D_RRZO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	79;"	d
ISP_IRQ_P1_STATUS_D_SOF1_INT_ST	mach/mt6795/include/mach/camera_isp.h	72;"	d
ISP_IRQ_P1_STATUS_D_TG1_ERR_ST	mach/mt6795/include/mach/camera_isp.h	64;"	d
ISP_IRQ_P1_STATUS_D_TG1_GBERR	mach/mt6795/include/mach/camera_isp.h	65;"	d
ISP_IRQ_P1_STATUS_D_TG1_INT1_ST	mach/mt6795/include/mach/camera_isp.h	61;"	d
ISP_IRQ_P1_STATUS_D_TG1_INT2_ST	mach/mt6795/include/mach/camera_isp.h	62;"	d
ISP_IRQ_P1_STATUS_D_VS1_INT_ST	mach/mt6795/include/mach/camera_isp.h	60;"	d
ISP_IRQ_P1_STATUS_D_rsv_11	mach/mt6795/include/mach/camera_isp.h	71;"	d
ISP_IRQ_P1_STATUS_D_rsv_13	mach/mt6795/include/mach/camera_isp.h	73;"	d
ISP_IRQ_P1_STATUS_D_rsv_17	mach/mt6795/include/mach/camera_isp.h	75;"	d
ISP_IRQ_P1_STATUS_D_rsv_25	mach/mt6795/include/mach/camera_isp.h	81;"	d
ISP_IRQ_P1_STATUS_D_rsv_29	mach/mt6795/include/mach/camera_isp.h	85;"	d
ISP_IRQ_P1_STATUS_D_rsv_31	mach/mt6795/include/mach/camera_isp.h	87;"	d
ISP_IRQ_P1_STATUS_ESFKO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	39;"	d
ISP_IRQ_P1_STATUS_EXPDON1_ST	mach/mt6795/include/mach/camera_isp.h	21;"	d
ISP_IRQ_P1_STATUS_FBC_IMGO_DON_ST	mach/mt6795/include/mach/camera_isp.h	43;"	d
ISP_IRQ_P1_STATUS_FBC_RRZO_DON_ST	mach/mt6795/include/mach/camera_isp.h	42;"	d
ISP_IRQ_P1_STATUS_FLK_DON_ST	mach/mt6795/include/mach/camera_isp.h	33;"	d
ISP_IRQ_P1_STATUS_FLK_ERR_ST	mach/mt6795/include/mach/camera_isp.h	40;"	d
ISP_IRQ_P1_STATUS_IMGO_DROP_FRAME_ST	mach/mt6795/include/mach/camera_isp.h	26;"	d
ISP_IRQ_P1_STATUS_IMGO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	35;"	d
ISP_IRQ_P1_STATUS_LCSO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	37;"	d
ISP_IRQ_P1_STATUS_LSC_ERR_ST	mach/mt6795/include/mach/camera_isp.h	41;"	d
ISP_IRQ_P1_STATUS_PASS1_DON_ST	mach/mt6795/include/mach/camera_isp.h	28;"	d
ISP_IRQ_P1_STATUS_RRZO_DROP_FRAME_ST	mach/mt6795/include/mach/camera_isp.h	27;"	d
ISP_IRQ_P1_STATUS_RRZO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	38;"	d
ISP_IRQ_P1_STATUS_SOF1_INT_ST	mach/mt6795/include/mach/camera_isp.h	30;"	d
ISP_IRQ_P1_STATUS_TG1_ERR_ST	mach/mt6795/include/mach/camera_isp.h	22;"	d
ISP_IRQ_P1_STATUS_TG1_GBERR	mach/mt6795/include/mach/camera_isp.h	23;"	d
ISP_IRQ_P1_STATUS_TG1_INT1_ST	mach/mt6795/include/mach/camera_isp.h	19;"	d
ISP_IRQ_P1_STATUS_TG1_INT2_ST	mach/mt6795/include/mach/camera_isp.h	20;"	d
ISP_IRQ_P1_STATUS_VS1_INT_ST	mach/mt6795/include/mach/camera_isp.h	18;"	d
ISP_IRQ_P1_STATUS_rsv_11	mach/mt6795/include/mach/camera_isp.h	29;"	d
ISP_IRQ_P1_STATUS_rsv_13	mach/mt6795/include/mach/camera_isp.h	31;"	d
ISP_IRQ_P1_STATUS_rsv_18	mach/mt6795/include/mach/camera_isp.h	34;"	d
ISP_IRQ_P1_STATUS_rsv_29	mach/mt6795/include/mach/camera_isp.h	44;"	d
ISP_IRQ_P1_STATUS_rsv_31	mach/mt6795/include/mach/camera_isp.h	46;"	d
ISP_IRQ_P2_STATUS_CQ1_DONE_ST	mach/mt6795/include/mach/camera_isp.h	113;"	d
ISP_IRQ_P2_STATUS_CQ2_DONE_ST	mach/mt6795/include/mach/camera_isp.h	114;"	d
ISP_IRQ_P2_STATUS_CQ3_DONE_ST	mach/mt6795/include/mach/camera_isp.h	115;"	d
ISP_IRQ_P2_STATUS_CQ_DON_ST	mach/mt6795/include/mach/camera_isp.h	108;"	d
ISP_IRQ_P2_STATUS_CQ_ERR_ST	mach/mt6795/include/mach/camera_isp.h	105;"	d
ISP_IRQ_P2_STATUS_FEO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	130;"	d
ISP_IRQ_P2_STATUS_IMG2O_DONE_ST	mach/mt6795/include/mach/camera_isp.h	126;"	d
ISP_IRQ_P2_STATUS_IMG3BO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	128;"	d
ISP_IRQ_P2_STATUS_IMG3CO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	129;"	d
ISP_IRQ_P2_STATUS_IMG3O_DONE_ST	mach/mt6795/include/mach/camera_isp.h	127;"	d
ISP_IRQ_P2_STATUS_IMGI_DONE_ST	mach/mt6795/include/mach/camera_isp.h	119;"	d
ISP_IRQ_P2_STATUS_LCEI_DONE_ST	mach/mt6795/include/mach/camera_isp.h	124;"	d
ISP_IRQ_P2_STATUS_MFBO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	125;"	d
ISP_IRQ_P2_STATUS_PASS2A_DON_ST	mach/mt6795/include/mach/camera_isp.h	110;"	d
ISP_IRQ_P2_STATUS_PASS2A_ERR_TRIG_ST	mach/mt6795/include/mach/camera_isp.h	116;"	d
ISP_IRQ_P2_STATUS_PASS2B_DON_ST	mach/mt6795/include/mach/camera_isp.h	111;"	d
ISP_IRQ_P2_STATUS_PASS2B_ERR_TRIG_ST	mach/mt6795/include/mach/camera_isp.h	117;"	d
ISP_IRQ_P2_STATUS_PASS2C_DON_ST	mach/mt6795/include/mach/camera_isp.h	112;"	d
ISP_IRQ_P2_STATUS_PASS2C_ERR_TRIG_ST	mach/mt6795/include/mach/camera_isp.h	118;"	d
ISP_IRQ_P2_STATUS_PASS2_DON_ST	mach/mt6795/include/mach/camera_isp.h	106;"	d
ISP_IRQ_P2_STATUS_TDR_ERR_ST	mach/mt6795/include/mach/camera_isp.h	109;"	d
ISP_IRQ_P2_STATUS_TILE_DON_ST	mach/mt6795/include/mach/camera_isp.h	107;"	d
ISP_IRQ_P2_STATUS_UFDI_DONE_ST	mach/mt6795/include/mach/camera_isp.h	120;"	d
ISP_IRQ_P2_STATUS_VIP2I_DONE_ST	mach/mt6795/include/mach/camera_isp.h	122;"	d
ISP_IRQ_P2_STATUS_VIP3I_DONE_ST	mach/mt6795/include/mach/camera_isp.h	123;"	d
ISP_IRQ_P2_STATUS_VIPI_DONE_ST	mach/mt6795/include/mach/camera_isp.h	121;"	d
ISP_IRQ_P2_STATUS_rsv_27	mach/mt6795/include/mach/camera_isp.h	131;"	d
ISP_IRQ_STATUS2X_AAO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	185;"	d
ISP_IRQ_STATUS2X_AFO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	188;"	d
ISP_IRQ_STATUS2X_AF_DON_ST	mach/mt6795/include/mach/camera_isp.h	180;"	d
ISP_IRQ_STATUS2X_CQ0_ERR	mach/mt6795/include/mach/camera_isp.h	170;"	d
ISP_IRQ_STATUS2X_CQ0_VS_ERR_ST	mach/mt6795/include/mach/camera_isp.h	171;"	d
ISP_IRQ_STATUS2X_DMA_ERR_ST	mach/mt6795/include/mach/camera_isp.h	194;"	d
ISP_IRQ_STATUS2X_EXPDON1_ST	mach/mt6795/include/mach/camera_isp.h	167;"	d
ISP_IRQ_STATUS2X_FBC_IMGO_DON_ST	mach/mt6795/include/mach/camera_isp.h	192;"	d
ISP_IRQ_STATUS2X_FBC_RRZO_DON_ST	mach/mt6795/include/mach/camera_isp.h	191;"	d
ISP_IRQ_STATUS2X_IMGO_DROP_FRAME_ST	mach/mt6795/include/mach/camera_isp.h	172;"	d
ISP_IRQ_STATUS2X_IMGO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	184;"	d
ISP_IRQ_STATUS2X_LCSO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	186;"	d
ISP_IRQ_STATUS2X_LSC_ERR_ST	mach/mt6795/include/mach/camera_isp.h	190;"	d
ISP_IRQ_STATUS2X_PASS1_DON_ST	mach/mt6795/include/mach/camera_isp.h	174;"	d
ISP_IRQ_STATUS2X_RRZO_DROP_FRAME_ST	mach/mt6795/include/mach/camera_isp.h	173;"	d
ISP_IRQ_STATUS2X_RRZO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	187;"	d
ISP_IRQ_STATUS2X_SOF1_INT_ST	mach/mt6795/include/mach/camera_isp.h	176;"	d
ISP_IRQ_STATUS2X_TG1_ERR_ST	mach/mt6795/include/mach/camera_isp.h	168;"	d
ISP_IRQ_STATUS2X_TG1_GBERR	mach/mt6795/include/mach/camera_isp.h	169;"	d
ISP_IRQ_STATUS2X_TG1_INT1_ST	mach/mt6795/include/mach/camera_isp.h	165;"	d
ISP_IRQ_STATUS2X_TG1_INT2_ST	mach/mt6795/include/mach/camera_isp.h	166;"	d
ISP_IRQ_STATUS2X_VS1_INT_ST	mach/mt6795/include/mach/camera_isp.h	164;"	d
ISP_IRQ_STATUS2X_rsv_11	mach/mt6795/include/mach/camera_isp.h	175;"	d
ISP_IRQ_STATUS2X_rsv_13	mach/mt6795/include/mach/camera_isp.h	177;"	d
ISP_IRQ_STATUS2X_rsv_14	mach/mt6795/include/mach/camera_isp.h	178;"	d
ISP_IRQ_STATUS2X_rsv_15	mach/mt6795/include/mach/camera_isp.h	179;"	d
ISP_IRQ_STATUS2X_rsv_17	mach/mt6795/include/mach/camera_isp.h	181;"	d
ISP_IRQ_STATUS2X_rsv_18	mach/mt6795/include/mach/camera_isp.h	182;"	d
ISP_IRQ_STATUS2X_rsv_19	mach/mt6795/include/mach/camera_isp.h	183;"	d
ISP_IRQ_STATUS2X_rsv_25	mach/mt6795/include/mach/camera_isp.h	189;"	d
ISP_IRQ_STATUS2X_rsv_29	mach/mt6795/include/mach/camera_isp.h	193;"	d
ISP_IRQ_STATUS2X_rsv_31	mach/mt6795/include/mach/camera_isp.h	195;"	d
ISP_IRQ_STATUS3X_AAO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	201;"	d
ISP_IRQ_STATUS3X_AAO_D_DONE_ST	mach/mt6795/include/mach/camera_isp.h	208;"	d
ISP_IRQ_STATUS3X_AFO_D_DONE_ST	mach/mt6795/include/mach/camera_isp.h	206;"	d
ISP_IRQ_STATUS3X_BPCI_DONE_ST	mach/mt6795/include/mach/camera_isp.h	202;"	d
ISP_IRQ_STATUS3X_BPCI_D_DONE_ST	mach/mt6795/include/mach/camera_isp.h	209;"	d
ISP_IRQ_STATUS3X_ESFKO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	199;"	d
ISP_IRQ_STATUS3X_FEO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	222;"	d
ISP_IRQ_STATUS3X_IMG2O_DONE_ST	mach/mt6795/include/mach/camera_isp.h	218;"	d
ISP_IRQ_STATUS3X_IMG3BO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	220;"	d
ISP_IRQ_STATUS3X_IMG3CO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	221;"	d
ISP_IRQ_STATUS3X_IMG3O_DONE_ST	mach/mt6795/include/mach/camera_isp.h	219;"	d
ISP_IRQ_STATUS3X_IMGI_DONE_ST	mach/mt6795/include/mach/camera_isp.h	211;"	d
ISP_IRQ_STATUS3X_IMGO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	196;"	d
ISP_IRQ_STATUS3X_IMGO_D_DONE_ST	mach/mt6795/include/mach/camera_isp.h	204;"	d
ISP_IRQ_STATUS3X_LCEI_DONE_ST	mach/mt6795/include/mach/camera_isp.h	216;"	d
ISP_IRQ_STATUS3X_LCSI_D_DONE_ST	mach/mt6795/include/mach/camera_isp.h	210;"	d
ISP_IRQ_STATUS3X_LCSO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	200;"	d
ISP_IRQ_STATUS3X_LCSO_D_DONE_ST	mach/mt6795/include/mach/camera_isp.h	207;"	d
ISP_IRQ_STATUS3X_LSCI_DONE_ST	mach/mt6795/include/mach/camera_isp.h	203;"	d
ISP_IRQ_STATUS3X_MFBO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	217;"	d
ISP_IRQ_STATUS3X_RRZO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	198;"	d
ISP_IRQ_STATUS3X_RRZO_D_DONE_ST	mach/mt6795/include/mach/camera_isp.h	205;"	d
ISP_IRQ_STATUS3X_UFDI_DONE_ST	mach/mt6795/include/mach/camera_isp.h	212;"	d
ISP_IRQ_STATUS3X_UFEO_DONE_ST	mach/mt6795/include/mach/camera_isp.h	197;"	d
ISP_IRQ_STATUS3X_VIP2I_DONE_ST	mach/mt6795/include/mach/camera_isp.h	214;"	d
ISP_IRQ_STATUS3X_VIP3I_DONE_ST	mach/mt6795/include/mach/camera_isp.h	215;"	d
ISP_IRQ_STATUS3X_VIPI_DONE_ST	mach/mt6795/include/mach/camera_isp.h	213;"	d
ISP_IRQ_STATUS3X_rsv_27	mach/mt6795/include/mach/camera_isp.h	223;"	d
ISP_IRQ_STATUS3X_rsv_28	mach/mt6795/include/mach/camera_isp.h	224;"	d
ISP_IRQ_STATUS3X_rsv_29	mach/mt6795/include/mach/camera_isp.h	225;"	d
ISP_IRQ_STATUS3X_rsv_30	mach/mt6795/include/mach/camera_isp.h	226;"	d
ISP_IRQ_STATUS3X_rsv_31	mach/mt6795/include/mach/camera_isp.h	227;"	d
ISP_IRQ_STATUSX_AAO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	153;"	d
ISP_IRQ_STATUSX_AF_DON_ST	mach/mt6795/include/mach/camera_isp.h	148;"	d
ISP_IRQ_STATUSX_CQ0_ERR	mach/mt6795/include/mach/camera_isp.h	138;"	d
ISP_IRQ_STATUSX_CQ0_VS_ERR_ST	mach/mt6795/include/mach/camera_isp.h	139;"	d
ISP_IRQ_STATUSX_CQ_DON_ST	mach/mt6795/include/mach/camera_isp.h	151;"	d
ISP_IRQ_STATUSX_CQ_ERR_ST	mach/mt6795/include/mach/camera_isp.h	145;"	d
ISP_IRQ_STATUSX_DMA_ERR_ST	mach/mt6795/include/mach/camera_isp.h	162;"	d
ISP_IRQ_STATUSX_ESFKO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	156;"	d
ISP_IRQ_STATUSX_EXPDON1_ST	mach/mt6795/include/mach/camera_isp.h	135;"	d
ISP_IRQ_STATUSX_FBC_IMGO_DON_ST	mach/mt6795/include/mach/camera_isp.h	160;"	d
ISP_IRQ_STATUSX_FBC_RRZO_DON_ST	mach/mt6795/include/mach/camera_isp.h	159;"	d
ISP_IRQ_STATUSX_FLK_DON_ST	mach/mt6795/include/mach/camera_isp.h	149;"	d
ISP_IRQ_STATUSX_FLK_ERR_ST	mach/mt6795/include/mach/camera_isp.h	157;"	d
ISP_IRQ_STATUSX_IMGO_DROP_FRAME_ST	mach/mt6795/include/mach/camera_isp.h	140;"	d
ISP_IRQ_STATUSX_IMGO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	152;"	d
ISP_IRQ_STATUSX_LCSO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	154;"	d
ISP_IRQ_STATUSX_LSC_ERR_ST	mach/mt6795/include/mach/camera_isp.h	158;"	d
ISP_IRQ_STATUSX_PASS1_DON_ST	mach/mt6795/include/mach/camera_isp.h	142;"	d
ISP_IRQ_STATUSX_PASS2_DON_ST	mach/mt6795/include/mach/camera_isp.h	146;"	d
ISP_IRQ_STATUSX_RRZO_DROP_FRAME_ST	mach/mt6795/include/mach/camera_isp.h	141;"	d
ISP_IRQ_STATUSX_RRZO_ERR_ST	mach/mt6795/include/mach/camera_isp.h	155;"	d
ISP_IRQ_STATUSX_SOF1_INT_ST	mach/mt6795/include/mach/camera_isp.h	144;"	d
ISP_IRQ_STATUSX_TG1_ERR_ST	mach/mt6795/include/mach/camera_isp.h	136;"	d
ISP_IRQ_STATUSX_TG1_GBERR	mach/mt6795/include/mach/camera_isp.h	137;"	d
ISP_IRQ_STATUSX_TG1_INT1_ST	mach/mt6795/include/mach/camera_isp.h	133;"	d
ISP_IRQ_STATUSX_TG1_INT2_ST	mach/mt6795/include/mach/camera_isp.h	134;"	d
ISP_IRQ_STATUSX_TILE_DON_ST	mach/mt6795/include/mach/camera_isp.h	147;"	d
ISP_IRQ_STATUSX_VS1_INT_ST	mach/mt6795/include/mach/camera_isp.h	132;"	d
ISP_IRQ_STATUSX_rsv_11	mach/mt6795/include/mach/camera_isp.h	143;"	d
ISP_IRQ_STATUSX_rsv_18	mach/mt6795/include/mach/camera_isp.h	150;"	d
ISP_IRQ_STATUSX_rsv_29	mach/mt6795/include/mach/camera_isp.h	161;"	d
ISP_IRQ_STATUSX_rsv_31	mach/mt6795/include/mach/camera_isp.h	163;"	d
ISP_IRQ_TIME_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_IRQ_TIME_STRUCT;$/;"	t	typeref:struct:__anon193
ISP_IRQ_TYPE_AMOUNT	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_TYPE_AMOUNT$/;"	e	enum:__anon190
ISP_IRQ_TYPE_ENUM	mach/mt6795/include/mach/camera_isp.h	/^}ISP_IRQ_TYPE_ENUM;$/;"	t	typeref:enum:__anon190
ISP_IRQ_TYPE_INT_CAMSV	mach/mt6795/include/mach/camera_isp.h	/^	ISP_IRQ_TYPE_INT_CAMSV=ISP_IRQ_TYPE_SENINF_AMOUNT,$/;"	e	enum:__anon190
ISP_IRQ_TYPE_INT_CAMSV2	mach/mt6795/include/mach/camera_isp.h	/^	ISP_IRQ_TYPE_INT_CAMSV2,$/;"	e	enum:__anon190
ISP_IRQ_TYPE_INT_P1_ST	mach/mt6795/include/mach/camera_isp.h	/^	ISP_IRQ_TYPE_INT_P1_ST,		$/;"	e	enum:__anon190
ISP_IRQ_TYPE_INT_P1_ST2	mach/mt6795/include/mach/camera_isp.h	/^	ISP_IRQ_TYPE_INT_P1_ST2,	$/;"	e	enum:__anon190
ISP_IRQ_TYPE_INT_P1_ST2_D	mach/mt6795/include/mach/camera_isp.h	/^	ISP_IRQ_TYPE_INT_P1_ST2_D,	$/;"	e	enum:__anon190
ISP_IRQ_TYPE_INT_P1_ST_D	mach/mt6795/include/mach/camera_isp.h	/^	ISP_IRQ_TYPE_INT_P1_ST_D,	$/;"	e	enum:__anon190
ISP_IRQ_TYPE_INT_P2_ST	mach/mt6795/include/mach/camera_isp.h	/^	ISP_IRQ_TYPE_INT_P2_ST,		$/;"	e	enum:__anon190
ISP_IRQ_TYPE_INT_SENINF1	mach/mt6795/include/mach/camera_isp.h	/^	ISP_IRQ_TYPE_INT_SENINF1=ISP_IRQ_TYPE_ISP_AMOUNT,$/;"	e	enum:__anon190
ISP_IRQ_TYPE_INT_SENINF2	mach/mt6795/include/mach/camera_isp.h	/^	ISP_IRQ_TYPE_INT_SENINF2,$/;"	e	enum:__anon190
ISP_IRQ_TYPE_INT_SENINF3	mach/mt6795/include/mach/camera_isp.h	/^	ISP_IRQ_TYPE_INT_SENINF3,$/;"	e	enum:__anon190
ISP_IRQ_TYPE_INT_SENINF4	mach/mt6795/include/mach/camera_isp.h	/^	ISP_IRQ_TYPE_INT_SENINF4,$/;"	e	enum:__anon190
ISP_IRQ_TYPE_INT_STATUS2X	mach/mt6795/include/mach/camera_isp.h	/^	ISP_IRQ_TYPE_INT_STATUS2X,	$/;"	e	enum:__anon190
ISP_IRQ_TYPE_INT_STATUS3X	mach/mt6795/include/mach/camera_isp.h	/^	ISP_IRQ_TYPE_INT_STATUS3X,	$/;"	e	enum:__anon190
ISP_IRQ_TYPE_INT_STATUSX	mach/mt6795/include/mach/camera_isp.h	/^	ISP_IRQ_TYPE_INT_STATUSX,	$/;"	e	enum:__anon190
ISP_IRQ_TYPE_ISP_AMOUNT	mach/mt6795/include/mach/camera_isp.h	/^	ISP_IRQ_TYPE_ISP_AMOUNT,$/;"	e	enum:__anon190
ISP_IRQ_TYPE_SENINF_AMOUNT	mach/mt6795/include/mach/camera_isp.h	/^	ISP_IRQ_TYPE_SENINF_AMOUNT,$/;"	e	enum:__anon190
ISP_IRQ_USER_3A	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_USER_3A     =   2,$/;"	e	enum:__anon191
ISP_IRQ_USER_ACDK	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_USER_ACDK   =   4,$/;"	e	enum:__anon191
ISP_IRQ_USER_EIS	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_USER_EIS    =   5,$/;"	e	enum:__anon191
ISP_IRQ_USER_ENUM	mach/mt6795/include/mach/camera_isp.h	/^}ISP_IRQ_USER_ENUM;$/;"	t	typeref:enum:__anon191
ISP_IRQ_USER_HWSYNC	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_USER_HWSYNC =   3,$/;"	e	enum:__anon191
ISP_IRQ_USER_ISPDRV	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_USER_ISPDRV =   0,$/;"	e	enum:__anon191
ISP_IRQ_USER_MAX	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_USER_MAX$/;"	e	enum:__anon191
ISP_IRQ_USER_MW	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_USER_MW     =   1,$/;"	e	enum:__anon191
ISP_IRQ_USER_VHDR	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_USER_VHDR   =   6,$/;"	e	enum:__anon191
ISP_IRQ_WAITIRQ_SPEUSER_EIS	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_WAITIRQ_SPEUSER_EIS = 1,$/;"	e	enum:__anon192
ISP_IRQ_WAITIRQ_SPEUSER_ENUM	mach/mt6795/include/mach/camera_isp.h	/^}ISP_IRQ_WAITIRQ_SPEUSER_ENUM;$/;"	t	typeref:enum:__anon192
ISP_IRQ_WAITIRQ_SPEUSER_NONE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_WAITIRQ_SPEUSER_NONE = 0,$/;"	e	enum:__anon192
ISP_IRQ_WAITIRQ_SPEUSER_NUM	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_WAITIRQ_SPEUSER_NUM$/;"	e	enum:__anon192
ISP_Init	mach/mt6795/camera_isp.c	/^module_init(ISP_Init);$/;"	v
ISP_Init	mach/mt6795/camera_isp.c	/^static MINT32 __init ISP_Init(void)$/;"	f	file:
ISP_Irq_CAM	mach/mt6795/camera_isp.c	/^static __tcmfunc irqreturn_t ISP_Irq_CAM($/;"	f	file:
ISP_Irq_CAMSV	mach/mt6795/camera_isp.c	/^static __tcmfunc irqreturn_t ISP_Irq_CAMSV($/;"	f	file:
ISP_Irq_CAMSV2	mach/mt6795/camera_isp.c	/^static __tcmfunc irqreturn_t ISP_Irq_CAMSV2($/;"	f	file:
ISP_JiffiesToMs	mach/mt6795/camera_isp.c	/^static inline MUINT32 ISP_JiffiesToMs(MUINT32 Jiffies)$/;"	f	file:
ISP_KERNEL_MOTIFY_SINGAL_TEST	mach/mt6795/camera_isp.c	898;"	d	file:
ISP_LOG	mach/mt6795/isp.c	38;"	d	file:
ISP_M4U_TranslationFault_callback	mach/mt6795/camera_isp.c	/^m4u_callback_ret_t ISP_M4U_TranslationFault_callback(int port, unsigned int mva, void *data)$/;"	f
ISP_MAGIC	mach/mt6795/include/mach/camera_isp.h	17;"	d
ISP_MAGIC	mach/mt6795/include/mach/isp.h	10;"	d
ISP_MCLK1_EN	mach/mt6795/camera_isp.c	/^EXPORT_SYMBOL(ISP_MCLK1_EN);$/;"	v
ISP_MCLK1_EN	mach/mt6795/camera_isp.c	/^void ISP_MCLK1_EN(BOOL En)$/;"	f
ISP_MCLK2_EN	mach/mt6795/camera_isp.c	/^EXPORT_SYMBOL(ISP_MCLK2_EN);$/;"	v
ISP_MCLK2_EN	mach/mt6795/camera_isp.c	/^void ISP_MCLK2_EN(BOOL En)$/;"	f
ISP_MCLK3_EN	mach/mt6795/camera_isp.c	/^EXPORT_SYMBOL(ISP_MCLK3_EN);$/;"	v
ISP_MCLK3_EN	mach/mt6795/camera_isp.c	/^void ISP_MCLK3_EN(BOOL En)$/;"	f
ISP_MDPClockOffCallback	mach/mt6795/camera_isp.c	/^int32_t ISP_MDPClockOffCallback(uint64_t engineFlag)$/;"	f
ISP_MDPClockOnCallback	mach/mt6795/camera_isp.c	/^int32_t ISP_MDPClockOnCallback(uint64_t engineFlag)$/;"	f
ISP_MDPDumpCallback	mach/mt6795/camera_isp.c	/^int32_t ISP_MDPDumpCallback(uint64_t engineFlag,$/;"	f
ISP_MDPResetCallback	mach/mt6795/camera_isp.c	/^int32_t ISP_MDPResetCallback(uint64_t engineFlag)$/;"	f
ISP_MIPI_ANA_ADDR	mach/mt6795/camera_isp.c	152;"	d	file:
ISP_MIPI_ANA_ADDR	mach/mt6795/camera_isp.c	161;"	d	file:
ISP_MIPI_ANA_BASE_ADDR	mach/mt6795/camera_isp.c	/^    ISP_MIPI_ANA_BASE_ADDR,$/;"	e	enum:__anon39	file:
ISP_MsToJiffies	mach/mt6795/camera_isp.c	/^static inline MUINT32 ISP_MsToJiffies(MUINT32 Ms)$/;"	f	file:
ISP_PATH	mach/mt6795/isp.c	58;"	d	file:
ISP_PHSCNT	mach/mt6795/isp.c	54;"	d	file:
ISP_PURE_RAW	mach/mt6795/include/mach/camera_isp.h	/^    ISP_PURE_RAW, $/;"	e	enum:__anon214
ISP_PWR_STA_MASK	mach/mt6795/mt_spm_mtcmos.c	942;"	d	file:
ISP_PWR_STA_MASK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	53;"	d	file:
ISP_QUERY_BURSTQNUM	mach/mt6795/include/mach/camera_isp.h	833;"	d
ISP_QUERY_REGSCEN	mach/mt6795/include/mach/camera_isp.h	831;"	d
ISP_RANGE	mach/mt6795/camera_isp.c	97;"	d	file:
ISP_RAWGAIN0	mach/mt6795/isp.c	59;"	d	file:
ISP_RAWGAIN1	mach/mt6795/isp.c	60;"	d	file:
ISP_RAW_TYPE_ENUM	mach/mt6795/include/mach/camera_isp.h	/^}ISP_RAW_TYPE_ENUM;$/;"	t	typeref:enum:__anon214
ISP_RD32	mach/mt6795/camera_isp.c	79;"	d	file:
ISP_RD32	mach/mt6795/isp.c	42;"	d	file:
ISP_READ_IRQ	mach/mt6795/include/mach/camera_isp.h	820;"	d
ISP_READ_IRQ_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_READ_IRQ_STRUCT;$/;"	t	typeref:struct:__anon196
ISP_READ_REGISTER	mach/mt6795/include/mach/camera_isp.h	815;"	d
ISP_REF_CNT_CTRL	mach/mt6795/include/mach/camera_isp.h	825;"	d
ISP_REF_CNT_CTRL_ENUM	mach/mt6795/include/mach/camera_isp.h	/^}ISP_REF_CNT_CTRL_ENUM;$/;"	t	typeref:enum:__anon217
ISP_REF_CNT_CTRL_FUNC	mach/mt6795/camera_isp.c	/^static long ISP_REF_CNT_CTRL_FUNC(unsigned long Param)$/;"	f	file:
ISP_REF_CNT_CTRL_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_REF_CNT_CTRL_STRUCT;$/;"	t	typeref:struct:__anon219
ISP_REF_CNT_DEC	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_DEC,    $/;"	e	enum:__anon217
ISP_REF_CNT_DEC_AND_RESET_P1_IF_LAST_ONE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_DEC_AND_RESET_P1_IF_LAST_ONE,    $/;"	e	enum:__anon217
ISP_REF_CNT_DEC_AND_RESET_P1_P2_IF_LAST_ONE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_DEC_AND_RESET_P1_P2_IF_LAST_ONE,    $/;"	e	enum:__anon217
ISP_REF_CNT_DEC_AND_RESET_P2_IF_LAST_ONE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_DEC_AND_RESET_P2_IF_LAST_ONE,    $/;"	e	enum:__anon217
ISP_REF_CNT_GET	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_GET,    $/;"	e	enum:__anon217
ISP_REF_CNT_ID_ENUM	mach/mt6795/include/mach/camera_isp.h	/^}ISP_REF_CNT_ID_ENUM;$/;"	t	typeref:enum:__anon218
ISP_REF_CNT_ID_GLOBAL_PIPE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_ID_GLOBAL_PIPE, $/;"	e	enum:__anon218
ISP_REF_CNT_ID_IMEM	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_ID_IMEM,    $/;"	e	enum:__anon218
ISP_REF_CNT_ID_ISP_FUNC	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_ID_ISP_FUNC,$/;"	e	enum:__anon218
ISP_REF_CNT_ID_MAX	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_ID_MAX,$/;"	e	enum:__anon218
ISP_REF_CNT_ID_P1_PIPE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_ID_P1_PIPE,     $/;"	e	enum:__anon218
ISP_REF_CNT_ID_P2_PIPE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_ID_P2_PIPE,     $/;"	e	enum:__anon218
ISP_REF_CNT_INC	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_INC,    $/;"	e	enum:__anon217
ISP_REF_CNT_MAX	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_MAX$/;"	e	enum:__anon217
ISP_REGISTER_IRQ	mach/mt6795/include/mach/camera_isp.h	827;"	d
ISP_REG_ADDR_CAMSV2_FMT_SEL	mach/mt6795/camera_isp.c	196;"	d	file:
ISP_REG_ADDR_CAMSV2_IMGO_FBC	mach/mt6795/camera_isp.c	201;"	d	file:
ISP_REG_ADDR_CAMSV2_INT	mach/mt6795/camera_isp.c	197;"	d	file:
ISP_REG_ADDR_CAMSV2_SW_CTL	mach/mt6795/camera_isp.c	198;"	d	file:
ISP_REG_ADDR_CAMSV_FMT_SEL	mach/mt6795/camera_isp.c	192;"	d	file:
ISP_REG_ADDR_CAMSV_IMGO_FBC	mach/mt6795/camera_isp.c	200;"	d	file:
ISP_REG_ADDR_CAMSV_INT	mach/mt6795/camera_isp.c	193;"	d	file:
ISP_REG_ADDR_CAMSV_SW_CTL	mach/mt6795/camera_isp.c	194;"	d	file:
ISP_REG_ADDR_CAMSV_TG2_INTER_ST	mach/mt6795/camera_isp.c	199;"	d	file:
ISP_REG_ADDR_CAMSV_TG2_VF_CON	mach/mt6795/camera_isp.c	216;"	d	file:
ISP_REG_ADDR_CAMSV_TG_INTER_ST	mach/mt6795/camera_isp.c	195;"	d	file:
ISP_REG_ADDR_CAMSV_TG_VF_CON	mach/mt6795/camera_isp.c	215;"	d	file:
ISP_REG_ADDR_CAM_SW_CTL	mach/mt6795/camera_isp.c	175;"	d	file:
ISP_REG_ADDR_EN1	mach/mt6795/camera_isp.c	166;"	d	file:
ISP_REG_ADDR_IMGO_BASE_ADDR	mach/mt6795/camera_isp.c	184;"	d	file:
ISP_REG_ADDR_IMGO_D_BASE_ADDR	mach/mt6795/camera_isp.c	186;"	d	file:
ISP_REG_ADDR_IMGO_D_FBC	mach/mt6795/camera_isp.c	178;"	d	file:
ISP_REG_ADDR_IMGO_FBC	mach/mt6795/camera_isp.c	176;"	d	file:
ISP_REG_ADDR_IMGO_SV_BASE_ADDR	mach/mt6795/camera_isp.c	202;"	d	file:
ISP_REG_ADDR_IMGO_SV_D_BASE_ADDR	mach/mt6795/camera_isp.c	206;"	d	file:
ISP_REG_ADDR_IMGO_SV_D_STRIDE	mach/mt6795/camera_isp.c	209;"	d	file:
ISP_REG_ADDR_IMGO_SV_D_XSIZE	mach/mt6795/camera_isp.c	207;"	d	file:
ISP_REG_ADDR_IMGO_SV_D_YSIZE	mach/mt6795/camera_isp.c	208;"	d	file:
ISP_REG_ADDR_IMGO_SV_STRIDE	mach/mt6795/camera_isp.c	205;"	d	file:
ISP_REG_ADDR_IMGO_SV_XSIZE	mach/mt6795/camera_isp.c	203;"	d	file:
ISP_REG_ADDR_IMGO_SV_YSIZE	mach/mt6795/camera_isp.c	204;"	d	file:
ISP_REG_ADDR_INT_P1_ST	mach/mt6795/camera_isp.c	167;"	d	file:
ISP_REG_ADDR_INT_P1_ST2	mach/mt6795/camera_isp.c	168;"	d	file:
ISP_REG_ADDR_INT_P1_ST2_D	mach/mt6795/camera_isp.c	170;"	d	file:
ISP_REG_ADDR_INT_P1_ST_D	mach/mt6795/camera_isp.c	169;"	d	file:
ISP_REG_ADDR_INT_P2_ST	mach/mt6795/camera_isp.c	171;"	d	file:
ISP_REG_ADDR_INT_STATUS2X	mach/mt6795/camera_isp.c	173;"	d	file:
ISP_REG_ADDR_INT_STATUS3X	mach/mt6795/camera_isp.c	174;"	d	file:
ISP_REG_ADDR_INT_STATUSX	mach/mt6795/camera_isp.c	172;"	d	file:
ISP_REG_ADDR_RRZO_BASE_ADDR	mach/mt6795/camera_isp.c	185;"	d	file:
ISP_REG_ADDR_RRZO_D_BASE_ADDR	mach/mt6795/camera_isp.c	187;"	d	file:
ISP_REG_ADDR_RRZO_D_FBC	mach/mt6795/camera_isp.c	179;"	d	file:
ISP_REG_ADDR_RRZO_FBC	mach/mt6795/camera_isp.c	177;"	d	file:
ISP_REG_ADDR_RRZ_W	mach/mt6795/camera_isp.c	224;"	d	file:
ISP_REG_ADDR_RRZ_W_D	mach/mt6795/camera_isp.c	225;"	d	file:
ISP_REG_ADDR_SENINF1_INT	mach/mt6795/camera_isp.c	188;"	d	file:
ISP_REG_ADDR_SENINF2_INT	mach/mt6795/camera_isp.c	189;"	d	file:
ISP_REG_ADDR_SENINF3_INT	mach/mt6795/camera_isp.c	190;"	d	file:
ISP_REG_ADDR_SENINF4_INT	mach/mt6795/camera_isp.c	191;"	d	file:
ISP_REG_ADDR_TG2_INTER_ST	mach/mt6795/camera_isp.c	183;"	d	file:
ISP_REG_ADDR_TG2_MAGIC_0	mach/mt6795/camera_isp.c	219;"	d	file:
ISP_REG_ADDR_TG2_VF_CON	mach/mt6795/camera_isp.c	182;"	d	file:
ISP_REG_ADDR_TG_INTER_ST	mach/mt6795/camera_isp.c	181;"	d	file:
ISP_REG_ADDR_TG_MAGIC_0	mach/mt6795/camera_isp.c	217;"	d	file:
ISP_REG_ADDR_TG_RRZ_CROP_IN	mach/mt6795/camera_isp.c	221;"	d	file:
ISP_REG_ADDR_TG_RRZ_CROP_IN_D	mach/mt6795/camera_isp.c	222;"	d	file:
ISP_REG_ADDR_TG_VF_CON	mach/mt6795/camera_isp.c	180;"	d	file:
ISP_REG_IO_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_REG_IO_STRUCT;$/;"	t	typeref:struct:__anon200
ISP_REG_MASK_CAMSV2_ST	mach/mt6795/camera_isp.c	533;"	d	file:
ISP_REG_MASK_CAMSV2_ST_ERR	mach/mt6795/camera_isp.c	539;"	d	file:
ISP_REG_MASK_CAMSV2_ST_WAITQ	mach/mt6795/camera_isp.c	545;"	d	file:
ISP_REG_MASK_CAMSV_ST	mach/mt6795/camera_isp.c	517;"	d	file:
ISP_REG_MASK_CAMSV_ST_ERR	mach/mt6795/camera_isp.c	523;"	d	file:
ISP_REG_MASK_CAMSV_ST_WAITQ	mach/mt6795/camera_isp.c	529;"	d	file:
ISP_REG_MASK_INT_P1_ST	mach/mt6795/camera_isp.c	276;"	d	file:
ISP_REG_MASK_INT_P1_ST2	mach/mt6795/camera_isp.c	305;"	d	file:
ISP_REG_MASK_INT_P1_ST2_D	mach/mt6795/camera_isp.c	348;"	d	file:
ISP_REG_MASK_INT_P1_ST2_D_ERR	mach/mt6795/camera_isp.c	359;"	d	file:
ISP_REG_MASK_INT_P1_ST2_D_WAITQ	mach/mt6795/camera_isp.c	360;"	d	file:
ISP_REG_MASK_INT_P1_ST2_ERR	mach/mt6795/camera_isp.c	317;"	d	file:
ISP_REG_MASK_INT_P1_ST2_WAITQ	mach/mt6795/camera_isp.c	318;"	d	file:
ISP_REG_MASK_INT_P1_ST_D	mach/mt6795/camera_isp.c	321;"	d	file:
ISP_REG_MASK_INT_P1_ST_D_ERR	mach/mt6795/camera_isp.c	330;"	d	file:
ISP_REG_MASK_INT_P1_ST_D_WAITQ	mach/mt6795/camera_isp.c	343;"	d	file:
ISP_REG_MASK_INT_P1_ST_ERR	mach/mt6795/camera_isp.c	286;"	d	file:
ISP_REG_MASK_INT_P1_ST_WAITQ	mach/mt6795/camera_isp.c	300;"	d	file:
ISP_REG_MASK_INT_P2_ST	mach/mt6795/camera_isp.c	362;"	d	file:
ISP_REG_MASK_INT_P2_ST_ERR	mach/mt6795/camera_isp.c	383;"	d	file:
ISP_REG_MASK_INT_P2_ST_WAITQ	mach/mt6795/camera_isp.c	388;"	d	file:
ISP_REG_MASK_INT_SENINF1	mach/mt6795/camera_isp.c	477;"	d	file:
ISP_REG_MASK_INT_SENINF1_ERR	mach/mt6795/camera_isp.c	478;"	d	file:
ISP_REG_MASK_INT_SENINF1_WAITQ	mach/mt6795/camera_isp.c	485;"	d	file:
ISP_REG_MASK_INT_SENINF2	mach/mt6795/camera_isp.c	487;"	d	file:
ISP_REG_MASK_INT_SENINF2_ERR	mach/mt6795/camera_isp.c	488;"	d	file:
ISP_REG_MASK_INT_SENINF2_WAITQ	mach/mt6795/camera_isp.c	495;"	d	file:
ISP_REG_MASK_INT_SENINF3	mach/mt6795/camera_isp.c	497;"	d	file:
ISP_REG_MASK_INT_SENINF3_ERR	mach/mt6795/camera_isp.c	498;"	d	file:
ISP_REG_MASK_INT_SENINF3_WAITQ	mach/mt6795/camera_isp.c	505;"	d	file:
ISP_REG_MASK_INT_SENINF4	mach/mt6795/camera_isp.c	507;"	d	file:
ISP_REG_MASK_INT_SENINF4_ERR	mach/mt6795/camera_isp.c	508;"	d	file:
ISP_REG_MASK_INT_SENINF4_WAITQ	mach/mt6795/camera_isp.c	515;"	d	file:
ISP_REG_MASK_INT_STATUS2X	mach/mt6795/camera_isp.c	422;"	d	file:
ISP_REG_MASK_INT_STATUS2X_ERR	mach/mt6795/camera_isp.c	431;"	d	file:
ISP_REG_MASK_INT_STATUS2X_WAITQ	mach/mt6795/camera_isp.c	444;"	d	file:
ISP_REG_MASK_INT_STATUS3X	mach/mt6795/camera_isp.c	446;"	d	file:
ISP_REG_MASK_INT_STATUS3X_ERR	mach/mt6795/camera_isp.c	473;"	d	file:
ISP_REG_MASK_INT_STATUS3X_WAITQ	mach/mt6795/camera_isp.c	474;"	d	file:
ISP_REG_MASK_INT_STATUSX	mach/mt6795/camera_isp.c	392;"	d	file:
ISP_REG_MASK_INT_STATUSX_ERR	mach/mt6795/camera_isp.c	405;"	d	file:
ISP_REG_MASK_INT_STATUSX_WAITQ	mach/mt6795/camera_isp.c	420;"	d	file:
ISP_REG_P1_CFG_IDX	mach/mt6795/include/mach/camera_isp.h	433;"	d
ISP_REG_RANGE	mach/mt6795/camera_isp.c	86;"	d	file:
ISP_REG_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_REG_STRUCT;$/;"	t	typeref:struct:__anon199
ISP_REG_SW_CTL_HW_RST	mach/mt6795/camera_isp.c	266;"	d	file:
ISP_REG_SW_CTL_HW_RST_P2	mach/mt6795/camera_isp.c	270;"	d	file:
ISP_REG_SW_CTL_RST_CAMSV	mach/mt6795/camera_isp.c	273;"	d	file:
ISP_REG_SW_CTL_RST_CAMSV2	mach/mt6795/camera_isp.c	274;"	d	file:
ISP_REG_SW_CTL_RST_CAM_P1	mach/mt6795/camera_isp.c	271;"	d	file:
ISP_REG_SW_CTL_RST_CAM_P2	mach/mt6795/camera_isp.c	272;"	d	file:
ISP_REG_SW_CTL_SW_RST_P1_MASK	mach/mt6795/camera_isp.c	263;"	d	file:
ISP_REG_SW_CTL_SW_RST_P2_MASK	mach/mt6795/camera_isp.c	267;"	d	file:
ISP_REG_SW_CTL_SW_RST_P2_STATUS	mach/mt6795/camera_isp.c	269;"	d	file:
ISP_REG_SW_CTL_SW_RST_P2_TRIG	mach/mt6795/camera_isp.c	268;"	d	file:
ISP_REG_SW_CTL_SW_RST_STATUS	mach/mt6795/camera_isp.c	265;"	d	file:
ISP_REG_SW_CTL_SW_RST_TRIG	mach/mt6795/camera_isp.c	264;"	d	file:
ISP_RESET	mach/mt6795/isp.c	61;"	d	file:
ISP_RESET_BUF	mach/mt6795/include/mach/camera_isp.h	814;"	d
ISP_RESET_CAMSV	mach/mt6795/include/mach/camera_isp.h	812;"	d
ISP_RESET_CAMSV2	mach/mt6795/include/mach/camera_isp.h	813;"	d
ISP_RESET_CAM_P1	mach/mt6795/include/mach/camera_isp.h	810;"	d
ISP_RESET_CAM_P2	mach/mt6795/include/mach/camera_isp.h	811;"	d
ISP_RROCESSED_RAW	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RROCESSED_RAW,$/;"	e	enum:__anon214
ISP_RTBC_BUF_EMPTY	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RTBC_BUF_EMPTY, $/;"	e	enum:__anon213
ISP_RTBC_BUF_FILLED	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RTBC_BUF_FILLED,$/;"	e	enum:__anon213
ISP_RTBC_BUF_LOCKED	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RTBC_BUF_LOCKED,$/;"	e	enum:__anon213
ISP_RTBC_BUF_STATE_ENUM	mach/mt6795/include/mach/camera_isp.h	/^}ISP_RTBC_BUF_STATE_ENUM;$/;"	t	typeref:enum:__anon213
ISP_RTBC_DEQUE	mach/mt6795/camera_isp.c	/^static MINT32 ISP_RTBC_DEQUE(MINT32 dma, ISP_DEQUE_BUF_INFO_STRUCT * pdeque_buf)$/;"	f	file:
ISP_RTBC_ENQUE	mach/mt6795/camera_isp.c	/^static MINT32 ISP_RTBC_ENQUE(MINT32 dma, ISP_RT_BUF_INFO_STRUCT * prt_buf_info)$/;"	f	file:
ISP_RTBC_STATE_DONE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RTBC_STATE_DONE,$/;"	e	enum:__anon212
ISP_RTBC_STATE_ENUM	mach/mt6795/include/mach/camera_isp.h	/^}ISP_RTBC_STATE_ENUM;$/;"	t	typeref:enum:__anon212
ISP_RTBC_STATE_INIT	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RTBC_STATE_INIT, $/;"	e	enum:__anon212
ISP_RTBC_STATE_MAX	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RTBC_STATE_MAX$/;"	e	enum:__anon212
ISP_RTBC_STATE_SOF	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RTBC_STATE_SOF,$/;"	e	enum:__anon212
ISP_RTBUF_REG_RANGE	mach/mt6795/camera_isp.c	84;"	d	file:
ISP_RT_BUF_CTRL_CLEAR	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_BUF_CTRL_CLEAR,          $/;"	e	enum:__anon211
ISP_RT_BUF_CTRL_CUR_STATUS	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_BUF_CTRL_CUR_STATUS,     $/;"	e	enum:__anon211
ISP_RT_BUF_CTRL_DEQUE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_BUF_CTRL_DEQUE,          $/;"	e	enum:__anon211
ISP_RT_BUF_CTRL_DMA_EN	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_BUF_CTRL_DMA_EN,           $/;"	e	enum:__anon211
ISP_RT_BUF_CTRL_ENQUE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_BUF_CTRL_ENQUE,      $/;"	e	enum:__anon211
ISP_RT_BUF_CTRL_ENQUE_IMD	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_BUF_CTRL_ENQUE_IMD,  $/;"	e	enum:__anon211
ISP_RT_BUF_CTRL_ENUM	mach/mt6795/include/mach/camera_isp.h	/^}ISP_RT_BUF_CTRL_ENUM;$/;"	t	typeref:enum:__anon211
ISP_RT_BUF_CTRL_EXCHANGE_ENQUE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_BUF_CTRL_EXCHANGE_ENQUE, $/;"	e	enum:__anon211
ISP_RT_BUF_CTRL_GET_SIZE	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_BUF_CTRL_GET_SIZE,       $/;"	e	enum:__anon211
ISP_RT_BUF_CTRL_IS_RDY	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_BUF_CTRL_IS_RDY,         $/;"	e	enum:__anon211
ISP_RT_BUF_CTRL_MAX	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_BUF_CTRL_MAX$/;"	e	enum:__anon211
ISP_RT_BUF_INFO_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_RT_BUF_INFO_STRUCT;$/;"	t	typeref:struct:__anon208
ISP_RT_BUF_SIZE	mach/mt6795/include/mach/camera_isp.h	431;"	d
ISP_RT_BUF_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_RT_BUF_STRUCT;$/;"	t	typeref:struct:__anon215
ISP_RT_CQ0C_BUF_SIZE	mach/mt6795/include/mach/camera_isp.h	432;"	d
ISP_RT_DMAO_CROPPING_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_RT_DMAO_CROPPING_STRUCT;$/;"	t	typeref:struct:__anon207
ISP_RT_IMAGE_INFO_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_RT_IMAGE_INFO_STRUCT;$/;"	t	typeref:struct:__anon205
ISP_RT_RING_BUF_INFO_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_RT_RING_BUF_INFO_STRUCT;$/;"	t	typeref:struct:__anon210
ISP_RT_RRZ_INFO_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_RT_RRZ_INFO_STRUCT;$/;"	t	typeref:struct:__anon206
ISP_ReadReg	mach/mt6795/camera_isp.c	/^static MINT32 ISP_ReadReg(ISP_REG_IO_STRUCT * pRegIo)$/;"	f	file:
ISP_RegCallback	mach/mt6795/camera_isp.c	/^EXPORT_SYMBOL(ISP_RegCallback);$/;"	v
ISP_RegCallback	mach/mt6795/camera_isp.c	/^MBOOL ISP_RegCallback(ISP_CALLBACK_STRUCT * pCallback)$/;"	f
ISP_RegCharDev	mach/mt6795/camera_isp.c	/^inline static MINT32 ISP_RegCharDev(void)$/;"	f	file:
ISP_RegDebug	mach/mt6795/camera_isp.c	/^static MINT32  ISP_RegDebug($/;"	f	file:
ISP_Reset	mach/mt6795/camera_isp.c	/^static inline void ISP_Reset(MINT32 rst_path)$/;"	f	file:
ISP_ResetBuf	mach/mt6795/camera_isp.c	/^static MINT32 ISP_ResetBuf(void)$/;"	f	file:
ISP_SET_BIT	mach/mt6795/camera_isp.c	80;"	d	file:
ISP_SET_BIT	mach/mt6795/isp.c	43;"	d	file:
ISP_SET_FPS	mach/mt6795/include/mach/camera_isp.h	840;"	d
ISP_SET_USER_PID	mach/mt6795/include/mach/camera_isp.h	823;"	d
ISP_SHADING1	mach/mt6795/isp.c	63;"	d	file:
ISP_SOF_Buf_Get	mach/mt6795/camera_isp.c	/^static MINT32 ISP_SOF_Buf_Get(eISPIrq irqT, unsigned long long sec, unsigned long usec, MBOOL bDrop, CQ_RTBC_FBC * pFbc, MUINT32 *pCurr_pa)$/;"	f	file:
ISP_SRAM_ACK	mach/mt6795/mt_spm_mtcmos.c	969;"	d	file:
ISP_SRAM_ACK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	73;"	d	file:
ISP_ScheduleWork_EXPDONE	mach/mt6795/camera_isp.c	/^void ISP_ScheduleWork_EXPDONE(struct work_struct *data)$/;"	f
ISP_ScheduleWork_VD	mach/mt6795/camera_isp.c	/^void ISP_ScheduleWork_VD(struct work_struct *data)$/;"	f
ISP_SetHoldTime	mach/mt6795/camera_isp.c	/^static MINT32 ISP_SetHoldTime(ISP_HOLD_TIME_ENUM HoldTime)$/;"	f	file:
ISP_TAG	mach/mt6795/isp.c	37;"	d	file:
ISP_TGSTATUS	mach/mt6795/isp.c	62;"	d	file:
ISP_TIME_LOG_STRUCT	mach/mt6795/camera_isp.c	/^} ISP_TIME_LOG_STRUCT;$/;"	t	typeref:struct:__anon48	file:
ISP_TPIPE_ADDR	mach/mt6795/camera_isp.c	261;"	d	file:
ISP_Tasklet_EXPDONE	mach/mt6795/camera_isp.c	/^void ISP_Tasklet_EXPDONE(unsigned long Param)$/;"	f
ISP_Tasklet_VD	mach/mt6795/camera_isp.c	/^void ISP_Tasklet_VD(unsigned long Param)$/;"	f
ISP_UNREGISTER_IRQ	mach/mt6795/include/mach/camera_isp.h	828;"	d
ISP_UPDATE_BURSTQNUM	mach/mt6795/include/mach/camera_isp.h	832;"	d
ISP_UPDATE_REGSCEN	mach/mt6795/include/mach/camera_isp.h	830;"	d
ISP_USER_INFO_STRUCT	mach/mt6795/camera_isp.c	/^} ISP_USER_INFO_STRUCT;$/;"	t	typeref:struct:__anon42	file:
ISP_UnregCallback	mach/mt6795/camera_isp.c	/^EXPORT_SYMBOL(ISP_UnregCallback);$/;"	v
ISP_UnregCallback	mach/mt6795/camera_isp.c	/^MBOOL ISP_UnregCallback(ISP_CALLBACK_ENUM   Type)$/;"	f
ISP_UnregCharDev	mach/mt6795/camera_isp.c	/^inline static void ISP_UnregCharDev(void)$/;"	f	file:
ISP_UsToJiffies	mach/mt6795/camera_isp.c	/^static inline MUINT32 ISP_UsToJiffies(MUINT32 Us)$/;"	f	file:
ISP_VALID_REG_RANGE	mach/mt6795/camera_sysram.c	24;"	d	file:
ISP_VERSION	mach/mt6795/isp.c	64;"	d	file:
ISP_VFCON	mach/mt6795/isp.c	55;"	d	file:
ISP_WAIT_IRQ	mach/mt6795/include/mach/camera_isp.h	819;"	d
ISP_WAIT_IRQ_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}ISP_WAIT_IRQ_STRUCT;$/;"	t	typeref:struct:__anon195
ISP_WAKELOCK_CTRL	mach/mt6795/include/mach/camera_isp.h	842;"	d
ISP_WR32	mach/mt6795/camera_isp.c	78;"	d	file:
ISP_WR32	mach/mt6795/isp.c	41;"	d	file:
ISP_WRITE_REGISTER	mach/mt6795/include/mach/camera_isp.h	816;"	d
ISP_WaitIrq	mach/mt6795/camera_isp.c	/^static MINT32 ISP_WaitIrq(ISP_WAIT_IRQ_STRUCT * WaitIrq)$/;"	f	file:
ISP_WriteReg	mach/mt6795/camera_isp.c	/^static MINT32 ISP_WriteReg(ISP_REG_IO_STRUCT * pRegIo)$/;"	f	file:
ISP_WriteRegToHw	mach/mt6795/camera_isp.c	/^static MINT32 ISP_WriteRegToHw($/;"	f	file:
ISP_ioctl	mach/mt6795/camera_isp.c	/^static long ISP_ioctl($/;"	f	file:
ISP_ioctl_compat	mach/mt6795/camera_isp.c	/^static long ISP_ioctl_compat(struct file *filp, unsigned int cmd, unsigned long arg)$/;"	f	file:
ISP_mmap	mach/mt6795/camera_isp.c	/^static MINT32 ISP_mmap($/;"	f	file:
ISP_open	mach/mt6795/camera_isp.c	/^static MINT32 ISP_open($/;"	f	file:
ISP_pm_ops	mach/mt6795/camera_isp.c	/^struct dev_pm_ops ISP_pm_ops = {$/;"	v	typeref:struct:dev_pm_ops
ISP_pm_restore_noirq	mach/mt6795/camera_isp.c	/^int ISP_pm_restore_noirq(struct device *device)$/;"	f
ISP_pm_restore_noirq	mach/mt6795/camera_isp.c	8167;"	d	file:
ISP_pm_resume	mach/mt6795/camera_isp.c	/^int ISP_pm_resume(struct device *device)$/;"	f
ISP_pm_resume	mach/mt6795/camera_isp.c	8166;"	d	file:
ISP_pm_suspend	mach/mt6795/camera_isp.c	/^int ISP_pm_suspend(struct device *device)$/;"	f
ISP_pm_suspend	mach/mt6795/camera_isp.c	8165;"	d	file:
ISP_probe	mach/mt6795/camera_isp.c	/^static MINT32 ISP_probe(struct platform_device *pDev)$/;"	f	file:
ISP_release	mach/mt6795/camera_isp.c	/^static MINT32 ISP_release($/;"	f	file:
ISP_remove	mach/mt6795/camera_isp.c	/^static MINT32 ISP_remove(struct platform_device *pDev)$/;"	f	file:
ISP_resume	mach/mt6795/camera_isp.c	/^static MINT32 ISP_resume(struct platform_device *pDev)$/;"	f	file:
ISP_suspend	mach/mt6795/camera_isp.c	/^static MINT32 ISP_suspend($/;"	f	file:
ISR_LOG_ON	mach/mt6795/include/mach/camera_isp.h	11;"	d
ISWEXT	uart/mt6795/platform_uart.h	96;"	d
IS_CLKDIV_USED	mach/mt6795/mt_cpufreq_64.c	1421;"	d	file:
IS_CMD	mach/mt6795/include/trustzone/sec/Tlsec/inc/tci.h	22;"	d
IS_CMD	mach/mt6795/include/trustzone/spi/Tlspi/inc/tci.h	22;"	d
IS_CMD	mach/mt6795/include/trustzone/utils/tlutils/tci.h	22;"	d
IS_CPU_DORMANT_MODE	mach/mt6795/include/mach/mt_cpuidle.h	72;"	d
IS_CPU_SHUTDOWN_MODE	mach/mt6795/include/mach/mt_cpuidle.h	71;"	d
IS_DORMANT_BREAK_CHECK	mach/mt6795/include/mach/mt_cpuidle.h	66;"	d
IS_DORMANT_CPUSYS_OFF	mach/mt6795/include/mach/mt_cpuidle.h	69;"	d
IS_DORMANT_GIC_OFF	mach/mt6795/include/mach/mt_cpuidle.h	70;"	d
IS_DORMANT_INNER_OFF	mach/mt6795/include/mach/mt_cpuidle.h	68;"	d
IS_DORMANT_SKIP_1	mach/mt6795/include/mach/mt_cpuidle.h	56;"	d
IS_DORMANT_SKIP_1	mach/mt6795/include/mach/mt_cpuidle.h	60;"	d
IS_DORMANT_SKIP_2	mach/mt6795/include/mach/mt_cpuidle.h	57;"	d
IS_DORMANT_SKIP_2	mach/mt6795/include/mach/mt_cpuidle.h	61;"	d
IS_DORMANT_SKIP_3	mach/mt6795/include/mach/mt_cpuidle.h	58;"	d
IS_DORMANT_SKIP_3	mach/mt6795/include/mach/mt_cpuidle.h	62;"	d
IS_DORMANT_SNOOP_OFF	mach/mt6795/include/mach/mt_cpuidle.h	67;"	d
IS_MT_LARGE_MEMORY_MODE	mach/mt6795/include/mach/mt_lpae.h	10;"	d
IS_MT_LARGE_MEMORY_MODE	mach/mt6795/include/mach/mt_lpae.h	36;"	d
IS_RSP	mach/mt6795/include/trustzone/sec/Tlsec/inc/tci.h	23;"	d
IS_RSP	mach/mt6795/include/trustzone/spi/Tlspi/inc/tci.h	23;"	d
IS_RSP	mach/mt6795/include/trustzone/utils/tlutils/tci.h	23;"	d
IWLED_SUPPORT	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	4;"	d
IWLED_SUPPORT	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	4;"	d
InDumpAllStack	aee/aed/monitor_hang.c	/^int InDumpAllStack=0;$/;"	v
Index	eemcs/eemcs_fs_ut.c	/^        unsigned int                Index;$/;"	m	struct:__anon324	file:
Index	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32                 Index;$/;"	m	struct:SYSRAM_MEM_NODE
IndexTbl	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32                         IndexTbl;$/;"	m	struct:__anon126
IrqInfo	mach/mt6795/camera_isp.c	/^    ISP_IRQ_INFO_STRUCT             IrqInfo;$/;"	m	struct:__anon49	file:
IrqNum	mach/mt6795/camera_isp.c	/^    MINT32                          IrqNum;$/;"	m	struct:__anon49	file:
IspDevNo	mach/mt6795/camera_isp.c	/^static dev_t IspDevNo;$/;"	v	file:
IspDriver	mach/mt6795/camera_isp.c	/^static struct platform_driver IspDriver =$/;"	v	typeref:struct:platform_driver	file:
IspFileOper	mach/mt6795/camera_isp.c	/^static const struct file_operations IspFileOper =$/;"	v	typeref:struct:file_operations	file:
IspInfo	mach/mt6795/camera_isp.c	/^static ISP_INFO_STRUCT IspInfo;$/;"	v	file:
JEITA_NEG_10_TO_POS_0_FULL_CURRENT	mach/mt6795/hiau_ml/power/cust_charging.h	62;"	d
JEITA_NEG_10_TO_POS_0_FULL_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	62;"	d
JEITA_RECHARGE_VOLTAGE	mach/mt6795/hiau_ml/power/cust_charging.h	54;"	d
JEITA_RECHARGE_VOLTAGE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	54;"	d
JEITA_TEMP_ABOVE_POS_60_CV_VOLTAGE	mach/mt6795/hiau_ml/power/cust_charging.h	55;"	d
JEITA_TEMP_ABOVE_POS_60_CV_VOLTAGE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	55;"	d
JEITA_TEMP_BELOW_NEG_10_CV_VOLTAGE	mach/mt6795/hiau_ml/power/cust_charging.h	60;"	d
JEITA_TEMP_BELOW_NEG_10_CV_VOLTAGE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	60;"	d
JEITA_TEMP_NEG_10_TO_POS_0_CC2TOPOFF_THRESHOLD	mach/mt6795/hiau_ml/power/cust_charging.h	70;"	d
JEITA_TEMP_NEG_10_TO_POS_0_CC2TOPOFF_THRESHOLD	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	70;"	d
JEITA_TEMP_NEG_10_TO_POS_0_CV_VOLTAGE	mach/mt6795/hiau_ml/power/cust_charging.h	59;"	d
JEITA_TEMP_NEG_10_TO_POS_0_CV_VOLTAGE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	59;"	d
JEITA_TEMP_NEG_10_TO_POS_0_RECHARGE_VOLTAGE	mach/mt6795/hiau_ml/power/cust_charging.h	66;"	d
JEITA_TEMP_NEG_10_TO_POS_0_RECHARGE_VOLTAGE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	66;"	d
JEITA_TEMP_POS_0_TO_POS_10_CC2TOPOFF_THRESHOLD	mach/mt6795/hiau_ml/power/cust_charging.h	69;"	d
JEITA_TEMP_POS_0_TO_POS_10_CC2TOPOFF_THRESHOLD	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	69;"	d
JEITA_TEMP_POS_0_TO_POS_10_CV_VOLTAGE	mach/mt6795/hiau_ml/power/cust_charging.h	58;"	d
JEITA_TEMP_POS_0_TO_POS_10_CV_VOLTAGE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	58;"	d
JEITA_TEMP_POS_0_TO_POS_10_RECHARGE_VOLTAGE	mach/mt6795/hiau_ml/power/cust_charging.h	65;"	d
JEITA_TEMP_POS_0_TO_POS_10_RECHARGE_VOLTAGE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	65;"	d
JEITA_TEMP_POS_10_TO_POS_45_CC2TOPOFF_THRESHOLD	mach/mt6795/hiau_ml/power/cust_charging.h	68;"	d
JEITA_TEMP_POS_10_TO_POS_45_CC2TOPOFF_THRESHOLD	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	68;"	d
JEITA_TEMP_POS_10_TO_POS_45_CV_VOLTAGE	mach/mt6795/hiau_ml/power/cust_charging.h	57;"	d
JEITA_TEMP_POS_10_TO_POS_45_CV_VOLTAGE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	57;"	d
JEITA_TEMP_POS_10_TO_POS_45_RECHARGE_VOLTAGE	mach/mt6795/hiau_ml/power/cust_charging.h	64;"	d
JEITA_TEMP_POS_10_TO_POS_45_RECHARGE_VOLTAGE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	64;"	d
JEITA_TEMP_POS_45_TO_POS_60_CC2TOPOFF_THRESHOLD	mach/mt6795/hiau_ml/power/cust_charging.h	67;"	d
JEITA_TEMP_POS_45_TO_POS_60_CC2TOPOFF_THRESHOLD	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	67;"	d
JEITA_TEMP_POS_45_TO_POS_60_CV_VOLTAGE	mach/mt6795/hiau_ml/power/cust_charging.h	56;"	d
JEITA_TEMP_POS_45_TO_POS_60_CV_VOLTAGE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	56;"	d
JEITA_TEMP_POS_45_TO_POS_60_RECHARGE_VOLTAGE	mach/mt6795/hiau_ml/power/cust_charging.h	63;"	d
JEITA_TEMP_POS_45_TO_POS_60_RECHARGE_VOLTAGE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	63;"	d
JIFFIES_PER_LOOP	mach/mt6795/mt_clkmgr.c	1643;"	d	file:
JIFFIES_PER_LOOP	mach/mt6795/mt_clkmgr_64.c	1537;"	d	file:
JPGDEC_BASE	mach/mt6795/include/mach/mt_reg_base.h	500;"	d
JPGDEC_DCM_CTRL	mach/mt6795/include/mach/mt_dcm.h	215;"	d
JPGDEC_DCM_CTRL	mach/mt6795/include/mach/mt_dcm.h	401;"	d
JPGENC_BASE	mach/mt6795/include/mach/mt_reg_base.h	497;"	d
JPGENC_DCM_CTRL	mach/mt6795/include/mach/mt_dcm.h	212;"	d
JPGENC_DCM_CTRL	mach/mt6795/include/mach/mt_dcm.h	398;"	d
JTAG_GPIO_MODE_AP	mach/mt6795/include/mach/md32_helper.h	/^    JTAG_GPIO_MODE_AP,$/;"	e	enum:jtag_gpio_mode
JTAG_GPIO_MODE_DFD	mach/mt6795/include/mach/md32_helper.h	/^    JTAG_GPIO_MODE_DFD,$/;"	e	enum:jtag_gpio_mode
JTAG_GPIO_MODE_IO	mach/mt6795/include/mach/md32_helper.h	/^    JTAG_GPIO_MODE_IO = 0,$/;"	e	enum:jtag_gpio_mode
JTAG_GPIO_MODE_LTE	mach/mt6795/include/mach/md32_helper.h	/^    JTAG_GPIO_MODE_LTE,$/;"	e	enum:jtag_gpio_mode
JTAG_GPIO_MODE_MD32	mach/mt6795/include/mach/md32_helper.h	/^    JTAG_GPIO_MODE_MD32,$/;"	e	enum:jtag_gpio_mode
JTAG_GPIO_MODE_MFG	mach/mt6795/include/mach/md32_helper.h	/^    JTAG_GPIO_MODE_MFG,$/;"	e	enum:jtag_gpio_mode
JTAG_GPIO_MODE_TDD	mach/mt6795/include/mach/md32_helper.h	/^    JTAG_GPIO_MODE_TDD,$/;"	e	enum:jtag_gpio_mode
JTAG_GPIO_MODE_TOTAL	mach/mt6795/include/mach/md32_helper.h	/^    JTAG_GPIO_MODE_TOTAL,$/;"	e	enum:jtag_gpio_mode
K1	masp/asf/core/alg_sha1.c	20;"	d	file:
K2	masp/asf/core/alg_sha1.c	21;"	d	file:
K3	masp/asf/core/alg_sha1.c	22;"	d	file:
K4	masp/asf/core/alg_sha1.c	23;"	d	file:
KAL_ALIGN_TO_DWORD	eemcs/eemcs_kal.h	85;"	d
KAL_ALLOCATE_PHYSICAL_DMA_MEM	eemcs/eemcs_kal.h	59;"	d
KAL_ALLOCATE_PHYSICAL_DMA_MEM_NEW	eemcs/eemcs_kal.h	69;"	d
KAL_ALLOCATE_PHYSICAL_MEM	eemcs/eemcs_kal.h	49;"	d
KAL_AQUIREMUTEX	eemcs/eemcs_kal.h	40;"	d
KAL_ASSERT	eemcs/eemcs_kal.h	123;"	d
KAL_ASSERT	eemcs/eemcs_kal.h	142;"	d
KAL_CHAR	eemcs/eemcs_kal.h	10;"	d
KAL_COMP_MEM	eemcs/eemcs_kal.h	83;"	d
KAL_COPY_MEM	eemcs/eemcs_kal.h	81;"	d
KAL_DBGPRINT	eemcs/eemcs_kal.h	112;"	d
KAL_DBGPRINT	eemcs/eemcs_kal.h	137;"	d
KAL_DEBUG_LEVEL	eemcs/eemcs_kal.h	102;"	d
KAL_DEQUEUE_PKT	eemcs/eemcs_kal.h	46;"	d
KAL_DESTROYMUTEX	eemcs/eemcs_kal.h	41;"	d
KAL_DUMP_DWARD_DATA	eemcs/eemcs_kal.h	129;"	d
KAL_DUMP_DWARD_DATA	eemcs/eemcs_kal.h	148;"	d
KAL_ENQUEUE_PKT	eemcs/eemcs_kal.h	45;"	d
KAL_FAIL	eemcs/eemcs_kal.h	31;"	d
KAL_FALSE	mach/mt6795/include/mach/mt_typedefs.h	/^   KAL_FALSE = 0,$/;"	e	enum:__anon90
KAL_FREE_PHYSICAL_MEM	eemcs/eemcs_kal.h	80;"	d
KAL_FUNC_NAME	eemcs/eemcs_kal.h	91;"	d
KAL_INT16	eemcs/eemcs_kal.h	20;"	d
KAL_INT32	eemcs/eemcs_kal.h	24;"	d
KAL_INT64	eemcs/eemcs_kal.h	28;"	d
KAL_INT8	eemcs/eemcs_kal.h	16;"	d
KAL_MUTEX	eemcs/eemcs_kal.h	39;"	d
KAL_MUTEXLOCK	eemcs/eemcs_kal.h	42;"	d
KAL_MUTEXUNLOCK	eemcs/eemcs_kal.h	43;"	d
KAL_QUEUE_PURGE	eemcs/eemcs_kal.h	47;"	d
KAL_RAWPRINT	eemcs/eemcs_kal.h	118;"	d
KAL_RAWPRINT	eemcs/eemcs_kal.h	138;"	d
KAL_SLEEP_MSEC	eemcs/eemcs_kal.h	88;"	d
KAL_SLEEP_SEC	eemcs/eemcs_kal.h	89;"	d
KAL_SLEEP_USEC	eemcs/eemcs_kal.h	87;"	d
KAL_SUCCESS	eemcs/eemcs_kal.h	30;"	d
KAL_TRUE	mach/mt6795/include/mach/mt_typedefs.h	/^   KAL_TRUE  = 1,$/;"	e	enum:__anon90
KAL_UINT16	eemcs/eemcs_kal.h	18;"	d
KAL_UINT32	eemcs/eemcs_kal.h	22;"	d
KAL_UINT64	eemcs/eemcs_kal.h	26;"	d
KAL_UINT8	eemcs/eemcs_kal.h	14;"	d
KAL_WCHAR	eemcs/eemcs_kal.h	12;"	d
KAL_ZERO_MEM	eemcs/eemcs_kal.h	82;"	d
KERN	eccci/ccci_debug.h	10;"	d
KERNELDIR	conn_md/Makefile	/^    KERNELDIR ?= \/lib\/modules\/$(shell uname -r)\/build$/;"	m
KERNEL_DEBUG	eemcs/eemcs_kal.h	104;"	d
KERNEL_RAM_PADDR	mach/mt6795/swsusp.S	/^#define KERNEL_RAM_PADDR	(PHYS_OFFSET + TEXT_OFFSET)$/;"	d
KERNEL_REPORT_LENGTH	aee/common/aee-common.c	26;"	d	file:
KERN_EMI_BASE	eccci/mt6795/ccci_platform.h	9;"	d
KER_SHA1_TEST	mach/mt6795/sbchk_base.c	24;"	d	file:
KEXEC_CORE_NOTE_DESC_BYTES	aee/mrdump/mrdump_full.c	37;"	d	file:
KEXEC_CORE_NOTE_NAME	aee/mrdump/mrdump_full.c	35;"	d	file:
KEXEC_CORE_NOTE_NAME_BYTES	aee/mrdump/mrdump_full.c	36;"	d	file:
KEXEC_NOTE_BYTES	aee/mrdump/mrdump_full.c	38;"	d	file:
KEXEC_NOTE_HEAD_BYTES	aee/mrdump/mrdump_full.c	34;"	d	file:
KEY_128	masp/asf/core/alg_aes_legacy.c	34;"	d	file:
KEY_192	masp/asf/core/alg_aes_legacy.c	35;"	d	file:
KEY_256	masp/asf/core/alg_aes_legacy.c	36;"	d	file:
KE_CLASS_SIZE	aee/aed/aed-main.c	265;"	d	file:
KE_CLASS_STR	aee/aed/aed-main.c	264;"	d	file:
KE_TYPE_SIZE	aee/aed/aed-main.c	285;"	d	file:
KE_TYPE_STR	aee/aed/aed-main.c	284;"	d	file:
KPD_BACKLIGHT_TIME	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	38;"	d
KPD_BACKLIGHT_TIME	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	38;"	d
KPD_BACKLIGHT_WAKE_KEY	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	40;"	d
KPD_BACKLIGHT_WAKE_KEY	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	40;"	d
KPD_DEBOUNCE_MASK	mach/mt6795/include/mach/hal_priv_kpd.h	30;"	d
KPD_DRV_CTRL_BACKLIGHT	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	37;"	d
KPD_DRV_CTRL_BACKLIGHT	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	37;"	d
KPD_HAL_H	mach/mt6795/include/mach/hal_pub_kpd.h	2;"	d
KPD_HAS_SLIDE_QWERTY	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	45;"	d
KPD_HAS_SLIDE_QWERTY	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	45;"	d
KPD_KEY_MAP	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	90;"	d
KPD_KEY_MAP	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	90;"	d
KPD_MEM5_BITS	mach/mt6795/include/mach/hal_pub_kpd.h	38;"	d
KPD_NUM_KEYS	mach/mt6795/include/mach/hal_pub_kpd.h	40;"	d
KPD_NUM_MEMS	mach/mt6795/include/mach/hal_pub_kpd.h	37;"	d
KPD_PMIC_LPRST_TD	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	92;"	d
KPD_PMIC_LPRST_TD	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	92;"	d
KPD_PRIV_H	mach/mt6795/include/mach/hal_priv_kpd.h	2;"	d
KPD_PWRKEY_MAP	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	34;"	d
KPD_PWRKEY_MAP	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	34;"	d
KPD_PWRKEY_USE_EINT	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	35;"	d
KPD_PWRKEY_USE_EINT	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	35;"	d
KPD_PWRKEY_USE_PMIC	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	36;"	d
KPD_PWRKEY_USE_PMIC	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	36;"	d
KPD_SLIDE_DEBOUNCE	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	58;"	d
KPD_SLIDE_DEBOUNCE	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	58;"	d
KPD_SLIDE_EINT	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	57;"	d
KPD_SLIDE_EINT	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	57;"	d
KPD_SLIDE_POLARITY	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	59;"	d
KPD_SLIDE_POLARITY	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	59;"	d
KPD_SLIDE_SENSITIVE	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	60;"	d
KPD_SLIDE_SENSITIVE	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	60;"	d
KP_BASE	mach/mt6795/include/mach/mt_reg_base.h	59;"	d
KP_DEBOUNCE	mach/mt6795/include/mach/hal_priv_kpd.h	13;"	d
KP_DEBOUNCE	mach/mt6795/include/mach/hal_priv_kpd.h	24;"	d
KP_EN	mach/mt6795/include/mach/hal_priv_kpd.h	16;"	d
KP_EN	mach/mt6795/include/mach/hal_priv_kpd.h	27;"	d
KP_MEM1	mach/mt6795/include/mach/hal_priv_kpd.h	19;"	d
KP_MEM1	mach/mt6795/include/mach/hal_priv_kpd.h	8;"	d
KP_MEM2	mach/mt6795/include/mach/hal_priv_kpd.h	20;"	d
KP_MEM2	mach/mt6795/include/mach/hal_priv_kpd.h	9;"	d
KP_MEM3	mach/mt6795/include/mach/hal_priv_kpd.h	10;"	d
KP_MEM3	mach/mt6795/include/mach/hal_priv_kpd.h	21;"	d
KP_MEM4	mach/mt6795/include/mach/hal_priv_kpd.h	11;"	d
KP_MEM4	mach/mt6795/include/mach/hal_priv_kpd.h	22;"	d
KP_MEM5	mach/mt6795/include/mach/hal_priv_kpd.h	12;"	d
KP_MEM5	mach/mt6795/include/mach/hal_priv_kpd.h	23;"	d
KP_SCAN_TIMING	mach/mt6795/include/mach/hal_priv_kpd.h	14;"	d
KP_SCAN_TIMING	mach/mt6795/include/mach/hal_priv_kpd.h	25;"	d
KP_SEL	mach/mt6795/include/mach/hal_priv_kpd.h	15;"	d
KP_SEL	mach/mt6795/include/mach/hal_priv_kpd.h	26;"	d
KP_STA	mach/mt6795/include/mach/hal_priv_kpd.h	18;"	d
KP_STA	mach/mt6795/include/mach/hal_priv_kpd.h	7;"	d
KR_EMI_MON	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	KR_EMI_MON,		\/* 5 *\/$/;"	e	enum:dvfs_kicker
KR_LATE_INIT	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	KR_LATE_INIT,		\/* 0 *\/$/;"	e	enum:dvfs_kicker
KR_LATE_INIT	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	KR_LATE_INIT,		\/* 4 *\/$/;"	e	enum:dvfs_kicker
KR_MM_SCEN	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	KR_MM_SCEN,		\/* 4 *\/$/;"	e	enum:dvfs_kicker
KR_SCREEN_OFF	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	KR_SCREEN_OFF,		\/* 1 *\/$/;"	e	enum:dvfs_kicker
KR_SCREEN_OFF	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	KR_SCREEN_OFF,		\/* 3 *\/$/;"	e	enum:dvfs_kicker
KR_SCREEN_ON	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	KR_SCREEN_ON,		\/* 0 *\/$/;"	e	enum:dvfs_kicker
KR_SDIO_AUTOK	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	KR_SDIO_AUTOK,		\/* 1 *\/$/;"	e	enum:dvfs_kicker
KR_SDIO_AUTOK	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	KR_SDIO_AUTOK,		\/* 2 *\/$/;"	e	enum:dvfs_kicker
KR_SYSFS	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	KR_SYSFS,		\/* 2 *\/$/;"	e	enum:dvfs_kicker
KR_SYSFS	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	KR_SYSFS,		\/* 3 *\/$/;"	e	enum:dvfs_kicker
L1_PDN	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	35;"	d
L1_PDN_ACK	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	34;"	d
L1_flush_done	mach/mt6795/mt_l2c.c	/^atomic_t L1_flush_done = ATOMIC_INIT(0);$/;"	v
L2ACTLR_EL1	mach/mt6795/mt_cpuidle64.c	56;"	d	file:
L2C_DCM_CFG_OFF	mach/mt6795/mt_l2c.c	20;"	d	file:
L2C_SIZE_CFG_OFF	mach/mt6795/mt_l2c.c	19;"	d	file:
L2C_SRAM_CTRL	mach/mt6795/include/mach/mt_dcm.h	101;"	d
L2ECTLR_EL1	mach/mt6795/mt_cpuidle64.c	57;"	d	file:
L2RSTDISABLE	mach/mt6795/mt_cpuidle.c	115;"	d	file:
L2RSTDISABLE	mach/mt6795/mt_cpuidle64.c	133;"	d	file:
L2_SRAM_PDN	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	38;"	d
L2_SRAM_PDN_ACK	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	37;"	d
L2_SRAM_SLEEP_B	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	41;"	d
L2_SRAM_SLEEP_B_ACK	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	40;"	d
LAR	mach/mt6795/include/mach/mt_dbg_v71.h	56;"	d
LARB_CG	mach/mt6795/mt_clkmgr.c	3368;"	d	file:
LARB_CG	mach/mt6795/mt_clkmgr_64.c	3044;"	d	file:
LARB_CKEN_CLR	mach/mt6795/include/mach/mt_clkmgr.h	161;"	d
LARB_CKEN_SET	mach/mt6795/include/mach/mt_clkmgr.h	160;"	d
LARB_MONITOR_LEVEL_HIGH	mach/mt6795/include/mach/mt_clkmgr.h	/^    LARB_MONITOR_LEVEL_HIGH     = 10,$/;"	e	enum:__anon65
LARB_MONITOR_LEVEL_LOW	mach/mt6795/include/mach/mt_clkmgr.h	/^    LARB_MONITOR_LEVEL_LOW      = 30,$/;"	e	enum:__anon65
LARB_MONITOR_LEVEL_MEDIUM	mach/mt6795/include/mach/mt_clkmgr.h	/^    LARB_MONITOR_LEVEL_MEDIUM   = 20,$/;"	e	enum:__anon65
LAR_LOCKED	mach/mt6795/include/mach/mt_dbg_v71.h	32;"	d
LAR_LOCKED	mach/mt6795/mt_dormant.c	87;"	d	file:
LAR_UNLOCKED	mach/mt6795/include/mach/mt_dbg_v71.h	31;"	d
LAR_UNLOCKED	mach/mt6795/mt_dormant.c	86;"	d	file:
LASTFP	mach/mt6795/mt_reg_dump.c	46;"	d	file:
LASTPC	mach/mt6795/mt_reg_dump.c	44;"	d	file:
LASTPC_MAGIC_NUM	mach/mt6795/mt_reg_dump.c	/^static const LASTPC_MAGIC_NUM[] = {0X3, 0XB, 0X33, 0X43};$/;"	v	file:
LASTSP	mach/mt6795/mt_reg_dump.c	45;"	d	file:
LAST_LOG_LEN	aee/ipanic/ipanic.h	194;"	d
LCL_TIMER_FREQ	mach/mt6795/mt_dormant.c	28;"	d	file:
LCL_TIMER_IRQ	mach/mt6795/mt_dormant.c	30;"	d	file:
LDO_MAX	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_MAX$/;"	e	enum:__anon135
LDO_VA	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VA,$/;"	e	enum:__anon135
LDO_VA28	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VA28,$/;"	e	enum:__anon135
LDO_VAST	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VAST,$/;"	e	enum:__anon135
LDO_VCAMA	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VCAMA,$/;"	e	enum:__anon135
LDO_VEMC_1V8	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VEMC_1V8,$/;"	e	enum:__anon135
LDO_VEMC_3V3	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VEMC_3V3,$/;"	e	enum:__anon135
LDO_VGP1	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VGP1,$/;"	e	enum:__anon135
LDO_VGP2	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VGP2,$/;"	e	enum:__anon135
LDO_VGP3	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VGP3,$/;"	e	enum:__anon135
LDO_VGP4	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VGP4,$/;"	e	enum:__anon135
LDO_VGP5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VGP5,$/;"	e	enum:__anon135
LDO_VGP6	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VGP6,$/;"	e	enum:__anon135
LDO_VIBR	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VIBR,$/;"	e	enum:__anon135
LDO_VIO28	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VIO28 = 0,$/;"	e	enum:__anon135
LDO_VMC1	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VMC1,$/;"	e	enum:__anon135
LDO_VMCH1	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VMCH1,$/;"	e	enum:__anon135
LDO_VRF28	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VRF28,$/;"	e	enum:__anon135
LDO_VRF28_2	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VRF28_2,$/;"	e	enum:__anon135
LDO_VRTC	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VRTC,$/;"	e	enum:__anon135
LDO_VSIM1	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VSIM1,$/;"	e	enum:__anon135
LDO_VSIM2	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VSIM2,$/;"	e	enum:__anon135
LDO_VTCXO	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VTCXO,$/;"	e	enum:__anon135
LDO_VTCXO_2	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VTCXO_2,$/;"	e	enum:__anon135
LDO_VUSB	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	LDO_VUSB,	$/;"	e	enum:__anon135
LDVT	mach/mt6795/mt_mcu.c	16;"	d	file:
LD_BADR_0	mach/mt6795/camera_fdvt.c	153;"	d	file:
LD_BADR_1	mach/mt6795/camera_fdvt.c	154;"	d	file:
LD_BADR_2	mach/mt6795/camera_fdvt.c	155;"	d	file:
LD_BADR_3	mach/mt6795/camera_fdvt.c	156;"	d	file:
LD_BADR_4	mach/mt6795/camera_fdvt.c	157;"	d	file:
LD_BADR_5	mach/mt6795/camera_fdvt.c	158;"	d	file:
LD_BADR_6	mach/mt6795/camera_fdvt.c	159;"	d	file:
LD_BADR_7	mach/mt6795/camera_fdvt.c	160;"	d	file:
LEAK95_NOSW	mach/mt6795/mt_static_power.c	429;"	d	file:
LENGTH_PER_PACKAGE	conn_md/include/conn_md_dump.h	7;"	d
LFD_BR_0	mach/mt6795/camera_fdvt.c	175;"	d	file:
LFD_BR_1	mach/mt6795/camera_fdvt.c	178;"	d	file:
LFD_BR_10	mach/mt6795/camera_fdvt.c	205;"	d	file:
LFD_BR_11	mach/mt6795/camera_fdvt.c	208;"	d	file:
LFD_BR_12	mach/mt6795/camera_fdvt.c	211;"	d	file:
LFD_BR_13	mach/mt6795/camera_fdvt.c	214;"	d	file:
LFD_BR_14	mach/mt6795/camera_fdvt.c	217;"	d	file:
LFD_BR_2	mach/mt6795/camera_fdvt.c	181;"	d	file:
LFD_BR_3	mach/mt6795/camera_fdvt.c	184;"	d	file:
LFD_BR_4	mach/mt6795/camera_fdvt.c	187;"	d	file:
LFD_BR_5	mach/mt6795/camera_fdvt.c	190;"	d	file:
LFD_BR_6	mach/mt6795/camera_fdvt.c	193;"	d	file:
LFD_BR_7	mach/mt6795/camera_fdvt.c	196;"	d	file:
LFD_BR_8	mach/mt6795/camera_fdvt.c	199;"	d	file:
LFD_BR_9	mach/mt6795/camera_fdvt.c	202;"	d	file:
LFD_CTRL_0	mach/mt6795/camera_fdvt.c	173;"	d	file:
LFD_CTRL_1	mach/mt6795/camera_fdvt.c	176;"	d	file:
LFD_CTRL_10	mach/mt6795/camera_fdvt.c	203;"	d	file:
LFD_CTRL_11	mach/mt6795/camera_fdvt.c	206;"	d	file:
LFD_CTRL_12	mach/mt6795/camera_fdvt.c	209;"	d	file:
LFD_CTRL_13	mach/mt6795/camera_fdvt.c	212;"	d	file:
LFD_CTRL_14	mach/mt6795/camera_fdvt.c	215;"	d	file:
LFD_CTRL_2	mach/mt6795/camera_fdvt.c	179;"	d	file:
LFD_CTRL_3	mach/mt6795/camera_fdvt.c	182;"	d	file:
LFD_CTRL_4	mach/mt6795/camera_fdvt.c	185;"	d	file:
LFD_CTRL_5	mach/mt6795/camera_fdvt.c	188;"	d	file:
LFD_CTRL_6	mach/mt6795/camera_fdvt.c	191;"	d	file:
LFD_CTRL_7	mach/mt6795/camera_fdvt.c	194;"	d	file:
LFD_CTRL_8	mach/mt6795/camera_fdvt.c	197;"	d	file:
LFD_CTRL_9	mach/mt6795/camera_fdvt.c	200;"	d	file:
LFD_TL_0	mach/mt6795/camera_fdvt.c	174;"	d	file:
LFD_TL_1	mach/mt6795/camera_fdvt.c	177;"	d	file:
LFD_TL_10	mach/mt6795/camera_fdvt.c	204;"	d	file:
LFD_TL_11	mach/mt6795/camera_fdvt.c	207;"	d	file:
LFD_TL_12	mach/mt6795/camera_fdvt.c	210;"	d	file:
LFD_TL_13	mach/mt6795/camera_fdvt.c	213;"	d	file:
LFD_TL_14	mach/mt6795/camera_fdvt.c	216;"	d	file:
LFD_TL_2	mach/mt6795/camera_fdvt.c	180;"	d	file:
LFD_TL_3	mach/mt6795/camera_fdvt.c	183;"	d	file:
LFD_TL_4	mach/mt6795/camera_fdvt.c	186;"	d	file:
LFD_TL_5	mach/mt6795/camera_fdvt.c	189;"	d	file:
LFD_TL_6	mach/mt6795/camera_fdvt.c	192;"	d	file:
LFD_TL_7	mach/mt6795/camera_fdvt.c	195;"	d	file:
LFD_TL_8	mach/mt6795/camera_fdvt.c	198;"	d	file:
LFD_TL_9	mach/mt6795/camera_fdvt.c	201;"	d	file:
LIMIT_COUNT	mach/mt6795/include/mach/mt_hotplug_strategy.h	/^    LIMIT_COUNT$/;"	e	enum:__anon133
LIMIT_LOW_BATTERY	mach/mt6795/include/mach/mt_hotplug_strategy.h	/^    LIMIT_LOW_BATTERY,$/;"	e	enum:__anon133
LIMIT_POWER_SERV	mach/mt6795/include/mach/mt_hotplug_strategy.h	/^    LIMIT_POWER_SERV,$/;"	e	enum:__anon133
LIMIT_THERMAL	mach/mt6795/include/mach/mt_hotplug_strategy.h	/^    LIMIT_THERMAL = 0,$/;"	e	enum:__anon133
LIMIT_ULTRA_POWER_SAVING	mach/mt6795/include/mach/mt_hotplug_strategy.h	/^    LIMIT_ULTRA_POWER_SAVING,$/;"	e	enum:__anon133
LINUX_3_8_AFTER	eemcs/lte_dev_test.c	39;"	d	file:
LOAD_ALL_IMG	dual_ccci/include/ccci_common.h	127;"	d
LOAD_ONE_TIME	dual_ccci/include/ccci_common.h	126;"	d
LOCAL	mach/mt6795/include/mach/mt_typedefs.h	78;"	d
LOCAL_LEN	mach/mt6795/ca7_timer.c	405;"	d	file:
LOCAL_WORD	mach/mt6795/swsusp.S	/^#define	LOCAL_WORD(x) \\$/;"	d
LOCK_EN	mach/mt6795/include/mach/camera_isp.h	/^        unsigned int LOCK_EN                   : 1;$/;"	m	struct:_CQ_RTBC_FBC_::__anon223
LOCK_MD_SLP	dual_ccci/include/ccci_md.h	40;"	d
LOGD	aee/aed/aed.h	11;"	d
LOGD	aee/common/aee-common.h	4;"	d
LOGD	aee/ipanic/ipanic.h	36;"	d
LOGD	aee/mrdump/mrdump_mini.c	32;"	d	file:
LOGE	aee/aed/aed.h	14;"	d
LOGE	aee/common/aee-common.h	7;"	d
LOGE	aee/ipanic/ipanic.h	39;"	d
LOGE	aee/mrdump/mrdump_mini.c	35;"	d	file:
LOGGING_H	masp/asf/asf_inc/sec_log.h	2;"	d
LOGGING_MODE	dual_ccci/include/ccci.h	/^}LOGGING_MODE;$/;"	t	typeref:enum:__anon370
LOGGING_MODE	eemcs/eemcs_md.h	/^} LOGGING_MODE;$/;"	t	typeref:enum:LOGGING_MODE_e
LOGGING_MODE_e	eemcs/eemcs_md.h	/^typedef enum LOGGING_MODE_e {$/;"	g
LOGI	aee/aed/aed.h	13;"	d
LOGI	aee/common/aee-common.h	6;"	d
LOGI	aee/ipanic/ipanic.h	37;"	d
LOGI	aee/mrdump/mrdump_mini.c	33;"	d	file:
LOGV	aee/aed/aed.h	12;"	d
LOGV	aee/common/aee-common.h	5;"	d
LOGV	aee/ipanic/ipanic.h	35;"	d
LOGV	aee/mrdump/mrdump_mini.c	31;"	d	file:
LOGW	aee/aed/aed.h	15;"	d
LOGW	aee/common/aee-common.h	8;"	d
LOGW	aee/ipanic/ipanic.h	38;"	d
LOGW	aee/mrdump/mrdump_mini.c	34;"	d	file:
LOG_1	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	40;"	d	file:
LOG_2	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	41;"	d	file:
LOG_AST	mach/mt6795/camera_fdvt.c	72;"	d	file:
LOG_AST	mach/mt6795/camera_isp.c	76;"	d	file:
LOG_DBG	mach/mt6795/camera_fdvt.c	68;"	d	file:
LOG_DBG	mach/mt6795/camera_isp.c	72;"	d	file:
LOG_DEBUG	aee/ipanic/ipanic.h	23;"	d
LOG_DEBUG	aee/mrdump/mrdump_mini.c	19;"	d	file:
LOG_DMP	mach/mt6795/include/mach/camera_sysram_imp.h	18;"	d
LOG_ERR	mach/mt6795/camera_fdvt.c	71;"	d	file:
LOG_ERR	mach/mt6795/camera_isp.c	75;"	d	file:
LOG_ERR	mach/mt6795/include/mach/camera_sysram_imp.h	17;"	d
LOG_ERR	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	45;"	d	file:
LOG_ERROR	aee/ipanic/ipanic.h	29;"	d
LOG_ERROR	aee/mrdump/mrdump_mini.c	25;"	d	file:
LOG_FUNC	eemcs/eemcs_debug.h	11;"	d
LOG_FUNC	eemcs/eemcs_kal.h	106;"	d
LOG_INF	mach/mt6795/camera_fdvt.c	69;"	d	file:
LOG_INF	mach/mt6795/camera_isp.c	73;"	d	file:
LOG_INF	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	44;"	d	file:
LOG_INTERVAL	mach/mt6795/mt_ptp.c	2327;"	d	file:
LOG_INTERVAL	mach/mt6795/mt_ptp_64.c	2425;"	d	file:
LOG_MSG	mach/mt6795/include/mach/camera_sysram_imp.h	15;"	d
LOG_PPNUM	mach/mt6795/camera_isp.c	737;"	d	file:
LOG_TAG	mach/mt6795/include/mach/camera_sysram_imp.h	14;"	d
LOG_VRB	mach/mt6795/camera_fdvt.c	67;"	d	file:
LOG_VRB	mach/mt6795/camera_isp.c	71;"	d	file:
LOG_WRN	mach/mt6795/camera_fdvt.c	70;"	d	file:
LOG_WRN	mach/mt6795/camera_isp.c	74;"	d	file:
LOG_WRN	mach/mt6795/include/mach/camera_sysram_imp.h	16;"	d
LONG	mach/mt6795/include/mach/mt_typedefs.h	/^typedef long            LONG;$/;"	t
LOOP_BACK	eccci/modem_ut.h	7;"	d
LOWEST_TEMP	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	21;"	d
LOWEST_TEMP	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	28;"	d
LOWEST_TEMP	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	35;"	d
LOWEST_TEMP	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	42;"	d
LOWEST_TEMP	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	21;"	d
LOWEST_TEMP	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	28;"	d
LOWEST_TEMP	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	35;"	d
LOWEST_TEMP	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	42;"	d
LOW_BATTERY	eccci/ccci_core.h	/^	LOW_BATTERY,$/;"	e	enum:__anon448
LOW_BATTERY_LEVEL	mach/mt6795/include/mach/upmu_sw.h	/^} LOW_BATTERY_LEVEL;$/;"	t	typeref:enum:LOW_BATTERY_LEVEL_TAG
LOW_BATTERY_LEVEL_0	mach/mt6795/include/mach/upmu_sw.h	/^    LOW_BATTERY_LEVEL_0 = 0,$/;"	e	enum:LOW_BATTERY_LEVEL_TAG
LOW_BATTERY_LEVEL_1	mach/mt6795/include/mach/upmu_sw.h	/^    LOW_BATTERY_LEVEL_1 = 1,$/;"	e	enum:LOW_BATTERY_LEVEL_TAG
LOW_BATTERY_LEVEL_2	mach/mt6795/include/mach/upmu_sw.h	/^    LOW_BATTERY_LEVEL_2 = 2$/;"	e	enum:LOW_BATTERY_LEVEL_TAG
LOW_BATTERY_LEVEL_TAG	mach/mt6795/include/mach/upmu_sw.h	/^typedef enum LOW_BATTERY_LEVEL_TAG $/;"	g
LOW_BATTERY_PRIO	mach/mt6795/include/mach/upmu_sw.h	/^} LOW_BATTERY_PRIO;$/;"	t	typeref:enum:LOW_BATTERY_PRIO_TAG
LOW_BATTERY_PRIO_BACKLIGHT	mach/mt6795/include/mach/upmu_sw.h	/^    LOW_BATTERY_PRIO_BACKLIGHT  = 8$/;"	e	enum:LOW_BATTERY_PRIO_TAG
LOW_BATTERY_PRIO_CPU_B	mach/mt6795/include/mach/upmu_sw.h	/^    LOW_BATTERY_PRIO_CPU_B      = 0,$/;"	e	enum:LOW_BATTERY_PRIO_TAG
LOW_BATTERY_PRIO_CPU_L	mach/mt6795/include/mach/upmu_sw.h	/^    LOW_BATTERY_PRIO_CPU_L      = 1,$/;"	e	enum:LOW_BATTERY_PRIO_TAG
LOW_BATTERY_PRIO_FLASHLIGHT	mach/mt6795/include/mach/upmu_sw.h	/^    LOW_BATTERY_PRIO_FLASHLIGHT = 5,$/;"	e	enum:LOW_BATTERY_PRIO_TAG
LOW_BATTERY_PRIO_GPU	mach/mt6795/include/mach/upmu_sw.h	/^    LOW_BATTERY_PRIO_GPU        = 2,    $/;"	e	enum:LOW_BATTERY_PRIO_TAG
LOW_BATTERY_PRIO_MD	mach/mt6795/include/mach/upmu_sw.h	/^    LOW_BATTERY_PRIO_MD         = 3,$/;"	e	enum:LOW_BATTERY_PRIO_TAG
LOW_BATTERY_PRIO_MD5	mach/mt6795/include/mach/upmu_sw.h	/^    LOW_BATTERY_PRIO_MD5        = 4,$/;"	e	enum:LOW_BATTERY_PRIO_TAG
LOW_BATTERY_PRIO_TAG	mach/mt6795/include/mach/upmu_sw.h	/^typedef enum LOW_BATTERY_PRIO_TAG $/;"	g
LOW_BATTERY_PRIO_VIDEO	mach/mt6795/include/mach/upmu_sw.h	/^    LOW_BATTERY_PRIO_VIDEO      = 6,$/;"	e	enum:LOW_BATTERY_PRIO_TAG
LOW_BATTERY_PRIO_WIFI	mach/mt6795/include/mach/upmu_sw.h	/^    LOW_BATTERY_PRIO_WIFI       = 7,$/;"	e	enum:LOW_BATTERY_PRIO_TAG
LOW_POEWR_NOTIFY_TYPE	eccci/ccci_core.h	/^} LOW_POEWR_NOTIFY_TYPE;$/;"	t	typeref:enum:__anon448
LOW_POWER_LIMIT_LEVEL_1	mach/mt6795/hiau_ml/power/cust_pmic.h	4;"	d
LOW_POWER_LIMIT_LEVEL_1	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	4;"	d
LOW_POWER_WAKEUP_PERIOD	mach/mt6795/hiau_ml/power/cust_battery_meter.h	77;"	d
LOW_POWER_WAKEUP_PERIOD	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	77;"	d
LPCSTR	mach/mt6795/include/mach/mt_typedefs.h	/^typedef char           *LPCSTR;$/;"	t
LPDDR2	mach/mt6795/fliper/fliper.c	/^  LPDDR2 = 0,$/;"	e	enum:__anon26	file:
LPDDR2	mach/mt6795/include/mach/emi_bwl.h	/^  LPDDR2 = 0,$/;"	e	enum:__anon147
LPDDR3	mach/mt6795/fliper/fliper.c	/^  LPDDR3,$/;"	e	enum:__anon26	file:
LPDDR3_1866	mach/mt6795/include/mach/emi_bwl.h	/^  LPDDR3_1866,$/;"	e	enum:__anon147
LPWSTR	mach/mt6795/include/mach/mt_typedefs.h	/^typedef short          *LPWSTR;$/;"	t
LSB	mach/mt6795/mt_ptp.c	2403;"	d	file:
LSB	mach/mt6795/mt_ptp2.c	105;"	d	file:
LSB	mach/mt6795/mt_ptp_64.c	2501;"	d	file:
LSC_ALL	mach/mt6795/hw_watchpoint.c	36;"	d	file:
LSC_LDR	mach/mt6795/hw_watchpoint.c	34;"	d	file:
LSC_STR	mach/mt6795/hw_watchpoint.c	35;"	d	file:
LTEL1_BASE	ccci_util/mt6795/ccci_off.c	46;"	d	file:
LTE_AGEDELTA	mach/mt6795/mt_ptp_64.c	/^	unsigned int LTE_AGEDELTA: 8;$/;"	m	struct:ptp_devinfo	file:
LTE_AUTOK_PROC_NAME	eemcs/lte_main.c	605;"	d	file:
LTE_BDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int LTE_BDES: 8;$/;"	m	struct:ptp_devinfo	file:
LTE_DCBDET	mach/mt6795/mt_ptp_64.c	/^	unsigned int LTE_DCBDET: 8;$/;"	m	struct:ptp_devinfo	file:
LTE_DCMDET	mach/mt6795/mt_ptp_64.c	/^	unsigned int LTE_DCMDET: 8;$/;"	m	struct:ptp_devinfo	file:
LTE_MDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int LTE_MDES: 8;$/;"	m	struct:ptp_devinfo	file:
LTE_MTDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int LTE_MTDES: 8;$/;"	m	struct:ptp_devinfo	file:
LTE_TEST_DEVICE_MINOR	eemcs/lte_dev_test.h	161;"	d
LTE_WD_timeout_indicator	eemcs/lte_main.c	/^unsigned int LTE_WD_timeout_indicator = 0;$/;"	v
LV_in_para_cnt	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32    LV_in_para_cnt;   \/\/ [IN]  parameter count in LV$/;"	m	struct:CCCI_FS_PARA	file:
LV_out_para_cnt	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32    LV_out_para_cnt;  \/\/ [OUT] parameter count in LV$/;"	m	struct:CCCI_FS_PARA	file:
L_CH_ATTR_DUMMY_WRITE	dual_ccci/include/ccci_layer.h	48;"	d
L_CH_ATTR_OPEN_CLEAR	dual_ccci/include/ccci_layer.h	49;"	d
L_CH_ATTR_PRVLG0	dual_ccci/include/ccci_layer.h	45;"	d
L_CH_ATTR_PRVLG1	dual_ccci/include/ccci_layer.h	46;"	d
L_CH_ATTR_PRVLG2	dual_ccci/include/ccci_layer.h	47;"	d
L_CH_ATTR_TX	dual_ccci/include/ccci_layer.h	44;"	d
L_CH_DROP_TOLERATED	dual_ccci/include/ccci_layer.h	50;"	d
L_CH_MUST_RDY_FOR_BOOT	dual_ccci/include/ccci_layer.h	51;"	d
L_CPU_0	mach/mt6795/cpu_dormant.S	/^L_CPU_0:         $/;"	l
L_CPU_0_WP	mach/mt6795/cpu_dormant.S	/^L_CPU_0_WP:         $/;"	l
L_CPU_1	mach/mt6795/cpu_dormant.S	/^L_CPU_1:         $/;"	l
L_CPU_1_WP	mach/mt6795/cpu_dormant.S	/^L_CPU_1_WP:         $/;"	l
L_CPU_2	mach/mt6795/cpu_dormant.S	/^L_CPU_2:         $/;"	l
L_CPU_2_WP	mach/mt6795/cpu_dormant.S	/^L_CPU_2_WP:         $/;"	l
L_CPU_3	mach/mt6795/cpu_dormant.S	/^L_CPU_3:         $/;"	l
L_CPU_3_WP	mach/mt6795/cpu_dormant.S	/^L_CPU_3_WP:         $/;"	l
L_CPU_FINAL	mach/mt6795/cpu_dormant.S	/^L_CPU_FINAL:        	$/;"	l
L_CPU_FINAL_WP	mach/mt6795/cpu_dormant.S	/^L_CPU_FINAL_WP:        	$/;"	l
LastAccessDate	eemcs/eemcs_fs_ut.c	/^        __packed unsigned short     LastAccessDate;$/;"	m	struct:__anon324	file:
LastWordAllCount	mach/mt6795/mt_mem_bw.c	/^unsigned long long LastWordAllCount=0;$/;"	v
LastestSigTime_sec	mach/mt6795/camera_isp.c	/^    volatile MUINT32 LastestSigTime_sec[ISP_IRQ_TYPE_AMOUNT][32]; $/;"	m	struct:__anon47	file:
LastestSigTime_usec	mach/mt6795/camera_isp.c	/^    volatile MUINT32 LastestSigTime_usec[ISP_IRQ_TYPE_AMOUNT][32]; $/;"	m	struct:__anon47	file:
Lbat_protection_powerlimit	mach/mt6795/mt_cpufreq.c	/^void Lbat_protection_powerlimit(LOW_BATTERY_LEVEL level)$/;"	f
Lbat_protection_powerlimit	mach/mt6795/mt_cpufreq_64.c	/^void Lbat_protection_powerlimit(LOW_BATTERY_LEVEL level)$/;"	f
Length	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32                 Length;$/;"	m	struct:SYSRAM_MEM_NODE
LfnEntry	mach/mt6795/include/mach/kdump_sdhc.h	/^} LfnEntry;$/;"	t	typeref:struct:__anon177
Log2Buffer	aee/aed/aed-main.c	/^void Log2Buffer(struct aee_oops *oops,const char *fmt, ...)$/;"	f
M4U_BASE	mach/mt6795/include/mach/mt_reg_base.h	95;"	d
M4U_CACHE_CLEAN_ALL	mach/mt6795/include/mach/m4u.h	/^    M4U_CACHE_CLEAN_ALL,$/;"	e	enum:__anon109
M4U_CACHE_CLEAN_BY_RANGE	mach/mt6795/include/mach/m4u.h	/^    M4U_CACHE_CLEAN_BY_RANGE,$/;"	e	enum:__anon109
M4U_CACHE_FLUSH_ALL	mach/mt6795/include/mach/m4u.h	/^    M4U_CACHE_FLUSH_ALL,$/;"	e	enum:__anon109
M4U_CACHE_FLUSH_BY_RANGE	mach/mt6795/include/mach/m4u.h	/^    M4U_CACHE_FLUSH_BY_RANGE,$/;"	e	enum:__anon109
M4U_CACHE_INVALID_ALL	mach/mt6795/include/mach/m4u.h	/^    M4U_CACHE_INVALID_ALL,$/;"	e	enum:__anon109
M4U_CACHE_INVALID_BY_RANGE	mach/mt6795/include/mach/m4u.h	/^    M4U_CACHE_INVALID_BY_RANGE,$/;"	e	enum:__anon109
M4U_CACHE_SYNC_ENUM	mach/mt6795/include/mach/m4u.h	/^} M4U_CACHE_SYNC_ENUM;$/;"	t	typeref:enum:__anon109
M4U_CALLBACK_HANDLED	mach/mt6795/include/mach/m4u.h	/^    M4U_CALLBACK_HANDLED,$/;"	e	enum:m4u_callback_ret
M4U_CALLBACK_NOT_HANDLED	mach/mt6795/include/mach/m4u.h	/^    M4U_CALLBACK_NOT_HANDLED,$/;"	e	enum:m4u_callback_ret
M4U_FLAGS_FIX_MVA	mach/mt6795/include/mach/m4u.h	19;"	d
M4U_FLAGS_MVA_IN_FREE	mach/mt6795/include/mach/m4u.h	22;"	d
M4U_FLAGS_SEQ_ACCESS	mach/mt6795/include/mach/m4u.h	18;"	d
M4U_NONSEC_MVA_START	mach/mt6795/include/trustzone/m4u/tz_m4u.h	24;"	d
M4U_PORT_AAO	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_AAO                 ,$/;"	e	enum:__anon94
M4U_PORT_AP_DMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_AP_DMA              ,$/;"	e	enum:__anon94
M4U_PORT_ATTR_EN	mach/mt6795/include/mach/m4u.h	45;"	d
M4U_PORT_ATTR_SEC	mach/mt6795/include/mach/m4u.h	47;"	d
M4U_PORT_ATTR_VIRTUAL	mach/mt6795/include/mach/m4u.h	46;"	d
M4U_PORT_AUDIO	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_AUDIO               ,$/;"	e	enum:__anon94
M4U_PORT_BPCI	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_BPCI                ,$/;"	e	enum:__anon94
M4U_PORT_BPCI_D	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_BPCI_D              ,$/;"	e	enum:__anon94
M4U_PORT_DEBUGTOP0	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_DEBUGTOP0           ,$/;"	e	enum:__anon94
M4U_PORT_DEBUGTOP1	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_DEBUGTOP1           ,$/;"	e	enum:__anon94
M4U_PORT_DISP_OD_R	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_DISP_OD_R         ,$/;"	e	enum:__anon94
M4U_PORT_DISP_OD_W	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_DISP_OD_W         ,$/;"	e	enum:__anon94
M4U_PORT_DISP_OVL0	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_DISP_OVL0           ,$/;"	e	enum:__anon94
M4U_PORT_DISP_OVL1	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_DISP_OVL1           ,$/;"	e	enum:__anon94
M4U_PORT_DISP_RDMA0	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_DISP_RDMA0          ,$/;"	e	enum:__anon94
M4U_PORT_DISP_RDMA1	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_DISP_RDMA1          ,$/;"	e	enum:__anon94
M4U_PORT_DISP_RDMA2	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_DISP_RDMA2          ,$/;"	e	enum:__anon94
M4U_PORT_DISP_WDMA0	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_DISP_WDMA0          ,$/;"	e	enum:__anon94
M4U_PORT_DISP_WDMA1	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_DISP_WDMA1          ,$/;"	e	enum:__anon94
M4U_PORT_ESFKO	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_ESFKO               ,$/;"	e	enum:__anon94
M4U_PORT_GCE	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_GCE                 ,$/;"	e	enum:__anon94
M4U_PORT_GCPU	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_GCPU                ,$/;"	e	enum:__anon94
M4U_PORT_HW_VDEC_AVC_MV_EXT	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_HW_VDEC_AVC_MV_EXT  ,$/;"	e	enum:__anon94
M4U_PORT_HW_VDEC_MC_EXT	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_HW_VDEC_MC_EXT      ,$/;"	e	enum:__anon94
M4U_PORT_HW_VDEC_PPWRAP_EXT	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_HW_VDEC_PPWRAP_EXT  ,$/;"	e	enum:__anon94
M4U_PORT_HW_VDEC_PP_EXT	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_HW_VDEC_PP_EXT      ,$/;"	e	enum:__anon94
M4U_PORT_HW_VDEC_PRED_RD_EXT	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_HW_VDEC_PRED_RD_EXT ,$/;"	e	enum:__anon94
M4U_PORT_HW_VDEC_PRED_WR_EXT	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_HW_VDEC_PRED_WR_EXT ,$/;"	e	enum:__anon94
M4U_PORT_HW_VDEC_UFO_EXT	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_HW_VDEC_UFO_EXT     ,$/;"	e	enum:__anon94
M4U_PORT_HW_VDEC_VLD2_EXT	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_HW_VDEC_VLD2_EXT    ,$/;"	e	enum:__anon94
M4U_PORT_HW_VDEC_VLD_EXT	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_HW_VDEC_VLD_EXT     ,$/;"	e	enum:__anon94
M4U_PORT_ID	mach/mt6795/include/mach/m4u.h	/^typedef int M4U_PORT_ID;$/;"	t
M4U_PORT_IMG2O	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_IMG2O               ,$/;"	e	enum:__anon94
M4U_PORT_IMG3O	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_IMG3O               ,$/;"	e	enum:__anon94
M4U_PORT_IMGI	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_IMGI                ,$/;"	e	enum:__anon94
M4U_PORT_IMGO	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_IMGO                ,$/;"	e	enum:__anon94
M4U_PORT_IMGO_S	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_IMGO_S              ,$/;"	e	enum:__anon94
M4U_PORT_JPGDEC_BSDMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_JPGDEC_BSDMA        ,$/;"	e	enum:__anon94
M4U_PORT_JPGDEC_WDMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_JPGDEC_WDMA         ,$/;"	e	enum:__anon94
M4U_PORT_JPGENC_BSDMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_JPGENC_BSDMA        ,$/;"	e	enum:__anon94
M4U_PORT_JPGENC_RDMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_JPGENC_RDMA         ,$/;"	e	enum:__anon94
M4U_PORT_JPGENC_SDMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_JPGENC_SDMA         ,$/;"	e	enum:__anon94
M4U_PORT_LCEI	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_LCEI                ,$/;"	e	enum:__anon94
M4U_PORT_LCSO	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_LCSO                ,$/;"	e	enum:__anon94
M4U_PORT_LSCI	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_LSCI                ,$/;"	e	enum:__anon94
M4U_PORT_LSCI_D	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_LSCI_D              ,$/;"	e	enum:__anon94
M4U_PORT_MD	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_MD                  ,$/;"	e	enum:__anon94
M4U_PORT_MD32	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_MD32                ,$/;"	e	enum:__anon94
M4U_PORT_MDP_RDMA0	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_MDP_RDMA0           ,$/;"	e	enum:__anon94
M4U_PORT_MDP_RDMA1	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_MDP_RDMA1           ,$/;"	e	enum:__anon94
M4U_PORT_MDP_WDMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_MDP_WDMA            ,$/;"	e	enum:__anon94
M4U_PORT_MDP_WROT0	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_MDP_WROT0           ,$/;"	e	enum:__anon94
M4U_PORT_MDP_WROT1	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_MDP_WROT1           ,$/;"	e	enum:__anon94
M4U_PORT_MJC_DMA_RD	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_MJC_DMA_RD          ,$/;"	e	enum:__anon94
M4U_PORT_MJC_DMA_WR	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_MJC_DMA_WR          ,$/;"	e	enum:__anon94
M4U_PORT_MJC_MV_RD	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_MJC_MV_RD           ,$/;"	e	enum:__anon94
M4U_PORT_MJC_MV_WR	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_MJC_MV_WR           ,$/;"	e	enum:__anon94
M4U_PORT_MSDC0	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_MSDC0               ,$/;"	e	enum:__anon94
M4U_PORT_MSDC1	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_MSDC1               ,$/;"	e	enum:__anon94
M4U_PORT_MSDC2	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_MSDC2               ,$/;"	e	enum:__anon94
M4U_PORT_MSDC3	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_MSDC3               ,$/;"	e	enum:__anon94
M4U_PORT_NFI	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_NFI                 ,$/;"	e	enum:__anon94
M4U_PORT_NR	mach/mt6795/include/mach/m4u_port.h	106;"	d
M4U_PORT_PTP_THERM	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_PTP_THERM           ,$/;"	e	enum:__anon94
M4U_PORT_PWM	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_PWM                 ,$/;"	e	enum:__anon94
M4U_PORT_RB	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_RB                  ,$/;"	e	enum:__anon94
M4U_PORT_REMDC_BSDMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_REMDC_BSDMA         ,$/;"	e	enum:__anon94
M4U_PORT_REMDC_SDMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_REMDC_SDMA          ,$/;"	e	enum:__anon94
M4U_PORT_REMDC_WDMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_REMDC_WDMA          ,$/;"	e	enum:__anon94
M4U_PORT_RP	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_RP                  ,$/;"	e	enum:__anon94
M4U_PORT_RRZO	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_RRZO                ,$/;"	e	enum:__anon94
M4U_PORT_SPI0	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_SPI0                ,$/;"	e	enum:__anon94
M4U_PORT_SPM	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_SPM                 ,$/;"	e	enum:__anon94
M4U_PORT_STRUCT	mach/mt6795/include/mach/m4u.h	/^}M4U_PORT_STRUCT;$/;"	t	typeref:struct:_M4U_PORT
M4U_PORT_UFDI	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_UFDI                ,$/;"	e	enum:__anon94
M4U_PORT_UNKNOWN	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_UNKNOWN             ,$/;"	e	enum:__anon94
M4U_PORT_USB0	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_USB0                ,$/;"	e	enum:__anon94
M4U_PORT_USB1	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_USB1                ,$/;"	e	enum:__anon94
M4U_PORT_VENC_BSDMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_VENC_BSDMA          ,$/;"	e	enum:__anon94
M4U_PORT_VENC_CUR_CHROMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_VENC_CUR_CHROMA     ,$/;"	e	enum:__anon94
M4U_PORT_VENC_CUR_LUMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_VENC_CUR_LUMA       ,$/;"	e	enum:__anon94
M4U_PORT_VENC_NBM_RDMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_VENC_NBM_RDMA       ,$/;"	e	enum:__anon94
M4U_PORT_VENC_NBM_WDMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_VENC_NBM_WDMA       ,$/;"	e	enum:__anon94
M4U_PORT_VENC_RCPU	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_VENC_RCPU           ,$/;"	e	enum:__anon94
M4U_PORT_VENC_RD_COMV	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_VENC_RD_COMV        ,$/;"	e	enum:__anon94
M4U_PORT_VENC_REC	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_VENC_REC            ,$/;"	e	enum:__anon94
M4U_PORT_VENC_REF_CHROMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_VENC_REF_CHROMA     ,$/;"	e	enum:__anon94
M4U_PORT_VENC_REF_LUMA	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_VENC_REF_LUMA       ,$/;"	e	enum:__anon94
M4U_PORT_VENC_SV_COMV	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_VENC_SV_COMV        ,$/;"	e	enum:__anon94
M4U_PORT_VIP2I	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_VIP2I               ,$/;"	e	enum:__anon94
M4U_PORT_VIP3I	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_VIP3I               ,$/;"	e	enum:__anon94
M4U_PORT_VIPI	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_VIPI                ,$/;"	e	enum:__anon94
M4U_PORT_WR	mach/mt6795/include/mach/m4u_port.h	/^    M4U_PORT_WR                  ,$/;"	e	enum:__anon94
M4U_PROT_CACHE	mach/mt6795/include/mach/m4u.h	12;"	d
M4U_PROT_READ	mach/mt6795/include/mach/m4u.h	10;"	d
M4U_PROT_SEC	mach/mt6795/include/mach/m4u.h	15;"	d
M4U_PROT_SHARE	mach/mt6795/include/mach/m4u.h	13;"	d
M4U_PROT_WRITE	mach/mt6795/include/mach/m4u.h	11;"	d
M4U_RANGE_PRIORITY_ENUM	mach/mt6795/include/mach/m4u.h	/^} M4U_RANGE_PRIORITY_ENUM;$/;"	t	typeref:enum:__anon108
M4U_RET_NO_PERM	mach/mt6795/include/trustzone/m4u/tz_m4u.h	60;"	d
M4U_RET_OK	mach/mt6795/include/trustzone/m4u/tz_m4u.h	58;"	d
M4U_RET_UNKNOWN_CMD	mach/mt6795/include/trustzone/m4u/tz_m4u.h	59;"	d
M4U_SIN_NAME_LEN	mach/mt6795/include/trustzone/m4u/tz_m4u.h	71;"	d
MAGIC_MD_CMD	eemcs/eemcs_boot.h	35;"	d
MAGIC_MD_CMD_ACK	eemcs/eemcs_boot.h	36;"	d
MAILBOX	eemcs/eemcs_boot.h	/^} MAILBOX;$/;"	t	typeref:struct:MAILBOX_st
MAILBOX_st	eemcs/eemcs_boot.h	/^typedef struct MAILBOX_st {$/;"	s
MAIN2_CAM_USE_I2C_NUM	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	41;"	d
MAIN2_CAM_USE_I2C_NUM	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	35;"	d
MAIN2_CAM_USE_I2C_NUM	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	35;"	d
MAINPLL	mach/mt6795/include/mach/mt_clkmgr.h	/^    MAINPLL    = 2,$/;"	e	enum:__anon62
MAINPLL_CON0	mach/mt6795/include/mach/mt_clkmgr.h	48;"	d
MAINPLL_CON1	mach/mt6795/include/mach/mt_clkmgr.h	49;"	d
MAINPLL_DEF_FREQ	mach/mt6795/mt_freqhopping.c	66;"	d	file:
MAINPLL_PWR_CON0	mach/mt6795/include/mach/mt_clkmgr.h	50;"	d
MAIN_CAM_USE_I2C_NUM	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	39;"	d
MAIN_CAM_USE_I2C_NUM	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	33;"	d
MAIN_CAM_USE_I2C_NUM	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	33;"	d
MAIN_SIGNATURE_OFFSET	mach/mt6795/include/mach/bmt.h	11;"	d
MAKE_MTCHRDEV_ENUM	mach/mt6795/include/mach/mtchrdev_table.h	38;"	d
MAPPING_DRAM_ACCESS_ADDR	mach/mt6795/include/mach/mt_lpae.h	26;"	d
MAPPING_DRAM_ACCESS_ADDR	mach/mt6795/include/mach/mt_lpae.h	38;"	d
MASK	masp/asf/core/alg_aes_so.c	29;"	d	file:
MASK	masp/asf/core/alg_sha1.c	19;"	d	file:
MASK	masp/asf/crypto/rsa_core.c	47;"	d	file:
MASK21b	mach/mt6795/mt_freqhopping.c	53;"	d	file:
MASKREG16	mach/mt6795/include/mach/mt_typedefs.h	158;"	d
MASKREG32	mach/mt6795/include/mach/mt_typedefs.h	164;"	d
MASKREG8	mach/mt6795/include/mach/mt_typedefs.h	152;"	d
MASK_FRDDSX_DTS	mach/mt6795/mt_freqhopping.c	32;"	d	file:
MASK_FRDDSX_DYS	mach/mt6795/mt_freqhopping.c	31;"	d	file:
MASK_OFFSET	mach/mt6795/include/mach/mt_typedefs.h	202;"	d
MASK_OFFSET_ERROR	mach/mt6795/include/mach/mt_typedefs.h	200;"	d
MASP_CORE_DRIVER_DIR	eccci/mt6795/Makefile	/^MASP_CORE_DRIVER_DIR := $(srctree)\/drivers\/misc\/mediatek\/drivers\/masp$/;"	m
MASP_CORE_DRIVER_DIR	masp/Makefile	/^MASP_CORE_DRIVER_DIR := $(srctree)\/drivers\/misc\/mediatek\/masp$/;"	m
MASTER_ALL	mach/mt6795/include/mach/emi_mpu.h	/^    MASTER_ALL = 8$/;"	e	enum:__anon83
MASTER_APMCU	mach/mt6795/include/mach/emi_mpu.h	/^    MASTER_APMCU = 0,$/;"	e	enum:__anon83
MASTER_APMCU_2	mach/mt6795/include/mach/emi_mpu.h	/^    MASTER_APMCU_2 = 1,$/;"	e	enum:__anon83
MASTER_GPU	mach/mt6795/include/mach/emi_mpu.h	/^    MASTER_GPU,$/;"	e	enum:__anon83
MASTER_MDHW	mach/mt6795/include/mach/emi_mpu.h	/^    MASTER_MDHW,$/;"	e	enum:__anon83
MASTER_MDMCU	mach/mt6795/include/mach/emi_mpu.h	/^    MASTER_MDMCU,$/;"	e	enum:__anon83
MASTER_MM	mach/mt6795/include/mach/emi_mpu.h	/^    MASTER_MM,$/;"	e	enum:__anon83
MASTER_MM_2	mach/mt6795/include/mach/emi_mpu.h	/^    MASTER_MM_2,$/;"	e	enum:__anon83
MASTER_PERI	mach/mt6795/include/mach/emi_mpu.h	/^    MASTER_PERI,  $/;"	e	enum:__anon83
MAU_M4U_ALIGNMENT	mach/mt6795/include/mach/mt_emi_mpu.h	49;"	d
MAU_NO_M4U_ALIGNMENT	mach/mt6795/include/mach/mt_emi_mpu.h	48;"	d
MAX	mach/mt6795/mt_cpufreq_64.c	73;"	d	file:
MAXIMUM	mach/mt6795/include/mach/mt_typedefs.h	233;"	d
MAX_AEE_KERNEL_BT	aee/aed/aed.h	117;"	d
MAX_ARG_SIZE	eemcs/lte_dev_test.c	92;"	d	file:
MAX_AVAIL_H2D_SWINT	eemcs/lte_dev_test.c	2555;"	d	file:
MAX_BMT_SIZE	mach/mt6795/include/mach/bmt.h	8;"	d
MAX_BUFFER_MESSAGES	dual_ccci/include/ccci_chrdev.h	11;"	d
MAX_CHANNELS	mach/mt6795/include/mach/emi_mpu.h	55;"	d
MAX_CHARGE_TEMPERATURE	mach/mt6795/hiau_ml/power/cust_charging.h	9;"	d
MAX_CHARGE_TEMPERATURE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	9;"	d
MAX_CHARGE_TEMPERATURE_MINUS_X_DEGREE	mach/mt6795/hiau_ml/power/cust_charging.h	10;"	d
MAX_CHARGE_TEMPERATURE_MINUS_X_DEGREE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	10;"	d
MAX_CLUSTER	mach/mt6795/mt_cpuidle.c	264;"	d	file:
MAX_CLUSTER	mach/mt6795/mt_cpuidle64.c	295;"	d	file:
MAX_CLUSTERS	mach/mt6795/mt_dormant.c	41;"	d	file:
MAX_CORES	mach/mt6795/mt_cpuidle.c	254;"	d	file:
MAX_CORES	mach/mt6795/mt_cpuidle64.c	285;"	d	file:
MAX_CORES	mach/mt6795/mt_dormant.c	42;"	d	file:
MAX_CPUIFS	mach/mt6795/mt_dormant.c	43;"	d	file:
MAX_CPUS	mach/mt6795/include/mach/mt_dormant.h	4;"	d
MAX_CPU_DOWN_TIMES	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	25;"	d
MAX_CPU_NUM	mach/mt6795/mt_cpufreq.c	713;"	d	file:
MAX_CPU_UP_TIMES	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	24;"	d
MAX_DEINT_CNT	mach/mt6795/include/mach/eint.h	72;"	d
MAX_DEVICE	mach/mt6795/include/mach/mt_pm_ldo.h	7;"	d
MAX_DFO_ENTRIES	mach/mt6795/mt_devs.c	314;"	d	file:
MAX_DIFF_VSRAM_VPROC	mach/mt6795/mt_cpufreq.c	102;"	d	file:
MAX_DIFF_VSRAM_VPROC	mach/mt6795/mt_cpufreq_64.c	78;"	d	file:
MAX_DL_PKT_CNT	eemcs/lte_dev_test.c	35;"	d	file:
MAX_DMA_ADDRESS	mach/mt6795/include/mach/dma.h	4;"	d
MAX_DMA_CHANNELS	mach/mt6795/include/mach/dma.h	5;"	d
MAX_EE_COREDUMP	aee/aed/aed-main.c	147;"	d	file:
MAX_EXCEPTION_FRAME	aee/common/wdt-atf.c	43;"	d	file:
MAX_EXCEPTION_FRAME	aee/common/wdt-handler.c	56;"	d	file:
MAX_FIQ_DBG_EVENT	uart/mt6795/platform_fiq_debugger.c	21;"	d	file:
MAX_FS_PKT_BYTE	eemcs/eemcs_fs_ut.c	67;"	d	file:
MAX_GIC_NR	mach/mt6795/mt_cpuidle.c	815;"	d	file:
MAX_GIC_NR	mach/mt6795/mt_cpuidle64.c	876;"	d	file:
MAX_GPIO_MODE_PER_REG	mach/mt6795/include/mach/gpio_const.h	5;"	d
MAX_GPIO_MODE_PER_REG	mach/mt6795/include/mach/mt_gpio_fpga.h	8;"	d
MAX_GPIO_REG_BITS	mach/mt6795/include/mach/gpio_const.h	6;"	d
MAX_GPIO_REG_BITS	mach/mt6795/include/mach/mt_gpio_fpga.h	9;"	d
MAX_GROUP_NUM	mach/mt6795/include/mach/md32_helper.h	53;"	d
MAX_HIF_RX_LEN_NUM	eemcs/lte_hif_sdio.h	386;"	d
MAX_HW_DEBOUNCE_CNT	mach/mt6795/include/mach/eint.h	71;"	d
MAX_I2C_TRANSFER_SIZE	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	238;"	d
MAX_I2C_TRANSFER_SIZE	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	375;"	d
MAX_I2C_TRANSFER_SIZE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	238;"	d
MAX_I2C_TRANSFER_SIZE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	375;"	d
MAX_IMG_LOCK_COUNT	masp/asf/asf_inc/sec_cfg_v1.h	17;"	d
MAX_LENGTH_PER_PACKAGE	conn_md/conn_md.c	103;"	d	file:
MAX_LOGIC_CH_ID	dual_ccci/ccci_logical.c	71;"	d	file:
MAX_MD_NUM	ccci_util/ccci_util_lib_load_img.c	32;"	d	file:
MAX_MOD_NAME	mach/mt6795/include/mach/mt_pm_ldo.h	8;"	d
MAX_MTD_PARTITIONS	masp/asf/asf_inc/sec_mtd_util.h	34;"	d
MAX_NATIVEHEAP	aee/ipanic/ipanic.h	88;"	d
MAX_NATIVEINFO	aee/ipanic/ipanic.h	87;"	d
MAX_NR_BREAK_POINT	mach/mt6795/mt_dbg.c	30;"	d	file:
MAX_NR_WATCH_POINT	mach/mt6795/hw_watchpoint.c	25;"	d	file:
MAX_NR_WATCH_POINT	mach/mt6795/mt_dbg.c	29;"	d	file:
MAX_NUM_IPC_TASKS	dual_ccci/include/ccci_ipc.h	32;"	d
MAX_NUM_IPC_TASKS	eccci/port_ipc.h	7;"	d
MAX_NUM_IPC_TASKS_MD	dual_ccci/include/ccci_ipc.h	31;"	d
MAX_PARAM_NUM	eemcs/lte_dev_test.c	93;"	d	file:
MAX_PDP_CONT_NUM	dual_ccci/include/ccmni_pfp.h	24;"	d
MAX_PFN	mach/mt6795/mt_devs.c	262;"	d	file:
MAX_PFP_LEN_FIELD_VALUE	dual_ccci/include/ccmni_pfp.h	28;"	d
MAX_QUEUE_LENGTH	eccci/modem_ut.h	17;"	d
MAX_QUEUE_LENGTH	eccci/port_char.c	25;"	d	file:
MAX_QUEUE_LENGTH	eccci/port_ipc.c	29;"	d	file:
MAX_QUEUE_LENGTH	eccci/port_kernel.c	109;"	d	file:
MAX_RANKS	mach/mt6795/include/mach/emi_mpu.h	56;"	d
MAX_RETRY_COUNT	mach/mt6795/mt_cpufreq.c	528;"	d	file:
MAX_RETRY_COUNT	mach/mt6795/mt_cpufreq_64.c	517;"	d	file:
MAX_SECRO_V3_OFFSET	masp/asf/asf_inc/sec_secroimg.h	22;"	d
MAX_STACK_TRACE_DEPTH	aee/ipanic/ipanic_rom.c	15;"	d	file:
MAX_TABLE_SIZE	mach/mt6795/mt_spower_data.h	8;"	d
MAX_TIMER_PPI	mach/mt6795/ca53_timer.c	/^	MAX_TIMER_PPI$/;"	e	enum:ppi_nr	file:
MAX_TLP_TIMES	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	26;"	d
MAX_TRANSACTION_LENGTH	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	235;"	d
MAX_TRANSACTION_LENGTH	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	372;"	d
MAX_TRANSACTION_LENGTH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	235;"	d
MAX_TRANSACTION_LENGTH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	372;"	d
MAX_TX_BYTE	eemcs/eemcs_ccci.h	14;"	d
MAX_TX_BYTE	eemcs/eemcs_ccci.h	16;"	d
MAX_UL_PKT_SIZE	eemcs/lte_dev_test_at.h	18;"	d
MAX_V5_SUPPORT_MD_NUM	masp/asf/asf_inc/sec_secroimg.h	111;"	d
MAX_VERITY_COUNT	masp/asf/asf_inc/sec_sign_extension.h	4;"	d
MAX_VPROC_VOLT	mach/mt6795/mt_cpufreq_64.c	81;"	d	file:
MAX_VSRAM_VOLT	mach/mt6795/mt_cpufreq_64.c	80;"	d	file:
MAX_WAIT_COUNT	eemcs/lte_dev_test.c	106;"	d	file:
MBIST_CFG_0	mach/mt6795/include/mach/mt_clkmgr.h	115;"	d
MBIST_CFG_1	mach/mt6795/include/mach/mt_clkmgr.h	116;"	d
MBIST_CFG_3	mach/mt6795/include/mach/mt_clkmgr.h	118;"	d
MBOOL	mach/mt6795/camera_isp.c	/^typedef bool                    MBOOL;$/;"	t	file:
MBOOL	mach/mt6795/include/mach/camera_sysram_imp.h	/^typedef bool                MBOOL;$/;"	t
MCUCFG_BASE	mach/mt6795/include/mach/mt_reg_base.h	74;"	d
MCUCFG_NODE	mach/mt6795/mt_cpuidle.c	65;"	d	file:
MCUCFG_NODE	mach/mt6795/mt_cpuidle64.c	82;"	d	file:
MCUSYS_CONFIG	mach/mt6795/include/mach/hotplug.h	56;"	d
MCU_BIU_CCR	mach/mt6795/include/mach/mt_mcu.h	9;"	d
MCU_BIU_CCR_CON	mach/mt6795/include/mach/mt_mcu.h	10;"	d
MCU_BIU_CCR_OVFL	mach/mt6795/include/mach/mt_mcu.h	11;"	d
MCU_BIU_CON	mach/mt6795/include/mach/mt_mcu.h	7;"	d
MCU_BIU_EVENT0_CNT	mach/mt6795/include/mach/mt_mcu.h	13;"	d
MCU_BIU_EVENT0_CON	mach/mt6795/include/mach/mt_mcu.h	14;"	d
MCU_BIU_EVENT0_OVFL	mach/mt6795/include/mach/mt_mcu.h	15;"	d
MCU_BIU_EVENT0_SEL	mach/mt6795/include/mach/mt_mcu.h	12;"	d
MCU_BIU_EVENT1_CNT	mach/mt6795/include/mach/mt_mcu.h	17;"	d
MCU_BIU_EVENT1_CON	mach/mt6795/include/mach/mt_mcu.h	18;"	d
MCU_BIU_EVENT1_OVFL	mach/mt6795/include/mach/mt_mcu.h	19;"	d
MCU_BIU_EVENT1_SEL	mach/mt6795/include/mach/mt_mcu.h	16;"	d
MCU_BIU_PMCR	mach/mt6795/include/mach/mt_mcu.h	8;"	d
MCU_DEBUG	mach/mt6795/mt_mcu.c	17;"	d	file:
MC_BASE	mach/mt6795/include/mach/mt_reg_base.h	449;"	d
MC_UUID_HACC	masp/mt6795/mach/hacc_tee_req.c	/^static const struct mc_uuid_t MC_UUID_HACC = {MC_UUID_SDRV_DEFINE};$/;"	v	typeref:struct:mc_uuid_t	file:
MC_UUID_SDRV_DEFINE	masp/mt6795/mach/hacc_tee_req.c	21;"	d	file:
MC_VMMU_BASE	mach/mt6795/include/mach/mt_reg_base.h	473;"	d
MD	mach/mt6795/include/mach/pmic_mt6325_sw.h	/^	MD,$/;"	e	enum:__anon70
MD	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	/^	MD,$/;"	e	enum:__anon92
MD1_BANK0_MAP0	eccci/mt6795/ccci_platform.c	47;"	d	file:
MD1_BANK0_MAP1	eccci/mt6795/ccci_platform.c	48;"	d	file:
MD1_BANK4_MAP0	eccci/mt6795/ccci_platform.c	49;"	d	file:
MD1_BANK4_MAP1	eccci/mt6795/ccci_platform.c	50;"	d	file:
MD1_PROT_MASK	mach/mt6795/mt_spm_mtcmos.c	976;"	d	file:
MD1_PROT_MASK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	81;"	d	file:
MD1_PWR_STA_MASK	mach/mt6795/mt_spm_mtcmos.c	946;"	d	file:
MD1_PWR_STA_MASK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	56;"	d	file:
MD2_BANK0_MAP0	eccci/mt6795/ccci_platform.c	52;"	d	file:
MD2_BANK0_MAP1	eccci/mt6795/ccci_platform.c	53;"	d	file:
MD2_BANK4_MAP0	eccci/mt6795/ccci_platform.c	54;"	d	file:
MD2_BANK4_MAP1	eccci/mt6795/ccci_platform.c	55;"	d	file:
MD2_BOOT_VECTOR	eccci/mt6795/modem_reg_base.h	29;"	d
MD2_BOOT_VECTOR_EN	eccci/mt6795/modem_reg_base.h	31;"	d
MD2_BOOT_VECTOR_EN_VALUE	eccci/mt6795/modem_reg_base.h	35;"	d
MD2_BOOT_VECTOR_KEY	eccci/mt6795/modem_reg_base.h	30;"	d
MD2_BOOT_VECTOR_KEY_VALUE	eccci/mt6795/modem_reg_base.h	34;"	d
MD2_BOOT_VECTOR_VALUE	eccci/mt6795/modem_reg_base.h	33;"	d
MD2_RGU_BASE	eccci/mt6795/modem_reg_base.h	36;"	d
MD2_SECRO_MAX_LEN	masp/asf/asf_inc/sec_secroimg.h	91;"	d
MD32_AED_PHY_SIZE	mach/mt6795/include/mach/md32_helper.h	39;"	d
MD32_AED_STR_LEN	mach/mt6795/include/mach/md32_helper.h	40;"	d
MD32_BASE	mach/mt6795/include/mach/md32_helper.h	36;"	d
MD32_CFGREG_SIZE	mach/mt6795/include/mach/md32_helper.h	31;"	d
MD32_DATA_IMAGE_PATH	mach/mt6795/include/mach/md32_helper.h	45;"	d
MD32_DATA_IMAGE_PATH	mach/mt6795/include/mach/md32_helper.h	48;"	d
MD32_DEBUG_PC_REG	mach/mt6795/include/mach/md32_ipi.h	9;"	d
MD32_DEBUG_R14_REG	mach/mt6795/include/mach/md32_ipi.h	10;"	d
MD32_DEBUG_R15_REG	mach/mt6795/include/mach/md32_ipi.h	11;"	d
MD32_DTCM	mach/mt6795/include/mach/md32_helper.h	34;"	d
MD32_DTCM_SIZE	mach/mt6795/include/mach/md32_helper.h	30;"	d
MD32_GROUP_INFO	mach/mt6795/include/mach/md32_helper.h	/^}MD32_GROUP_INFO;$/;"	t	typeref:struct:__anon151
MD32_JTAG_GPIO_DVT	mach/mt6795/include/mach/md32_helper.h	42;"	d
MD32_LOG_INFO	mach/mt6795/include/mach/md32_helper.h	/^} MD32_LOG_INFO;$/;"	t	typeref:struct:__anon150
MD32_MD32_TO_SPM_REG	mach/mt6795/include/mach/md32_ipi.h	6;"	d
MD32_NOTIFY_EVENT	mach/mt6795/include/mach/md32_helper.h	/^enum MD32_NOTIFY_EVENT$/;"	g
MD32_NR_IPI	mach/mt6795/include/mach/md32_ipi.h	/^    MD32_NR_IPI,$/;"	e	enum:ipi_id
MD32_OCD_BYPASS_JTAG_REG	mach/mt6795/include/mach/md32_helper.h	125;"	d
MD32_OCD_CMD	mach/mt6795/include/mach/md32_helper.h	135;"	d
MD32_OCD_CMD_CFG	mach/mt6795/include/mach/md32_helper.h	/^} MD32_OCD_CMD_CFG;$/;"	t	typeref:struct:__anon154
MD32_OCD_CURRENT_CID	mach/mt6795/include/mach/md32_helper.h	134;"	d
MD32_OCD_DATA_PI_REG	mach/mt6795/include/mach/md32_helper.h	129;"	d
MD32_OCD_DATA_PO_REG	mach/mt6795/include/mach/md32_helper.h	130;"	d
MD32_OCD_DATA_WR_REG	mach/mt6795/include/mach/md32_helper.h	128;"	d
MD32_OCD_INSTR_REG	mach/mt6795/include/mach/md32_helper.h	127;"	d
MD32_OCD_INSTR_WR_REG	mach/mt6795/include/mach/md32_helper.h	126;"	d
MD32_OCD_READY_REG	mach/mt6795/include/mach/md32_helper.h	131;"	d
MD32_PREPARE_SWAP	mach/mt6795/include/mach/md32_helper.h	/^}MD32_PREPARE_SWAP;$/;"	t	typeref:struct:__anon152
MD32_PROGRAM_IMAGE_PATH	mach/mt6795/include/mach/md32_helper.h	46;"	d
MD32_PROGRAM_IMAGE_PATH	mach/mt6795/include/mach/md32_helper.h	49;"	d
MD32_PTCM	mach/mt6795/include/mach/md32_helper.h	33;"	d
MD32_PTCM_SIZE	mach/mt6795/include/mach/md32_helper.h	29;"	d
MD32_REQUEST_SWAP	mach/mt6795/include/mach/md32_helper.h	/^}MD32_REQUEST_SWAP;$/;"	t	typeref:struct:__anon153
MD32_SELF_TRIGGER_TCM_SWAP	mach/mt6795/include/mach/md32_helper.h	/^  MD32_SELF_TRIGGER_TCM_SWAP = 0,$/;"	e	enum:MD32_NOTIFY_EVENT
MD32_SEMAPHORE	mach/mt6795/include/mach/md32_helper.h	37;"	d
MD32_SPM_TO_MD32_REG	mach/mt6795/include/mach/md32_ipi.h	8;"	d
MD32_TO_HOST_ADDR	mach/mt6795/include/mach/md32_ipi.h	4;"	d
MD32_TO_HOST_REG	mach/mt6795/include/mach/md32_ipi.h	5;"	d
MD32_TO_SPM_REG	mach/mt6795/include/mach/md32_ipi.h	13;"	d
MD32_WDT_REG	mach/mt6795/include/mach/md32_ipi.h	12;"	d
MDBGEN	mach/mt6795/hw_watchpoint.c	30;"	d	file:
MDBGEN	mach/mt6795/mt_dbg.c	12;"	d	file:
MDDLNetShareMemBase	dual_ccci/include/ccci_md.h	/^    int MDDLNetShareMemBase;$/;"	m	struct:_modem_runtime
MDDLNetShareMemSize	dual_ccci/include/ccci_md.h	/^    int MDDLNetShareMemSize;$/;"	m	struct:_modem_runtime
MDES	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int MDES;$/;"	m	struct:__anon97
MDES	mach/mt6795/mt_ptp.c	/^	unsigned int MDES;$/;"	m	struct:ptp_det	file:
MDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int MDES;$/;"	m	struct:ptp_det	file:
MDExExpInfoBase	dual_ccci/include/ccci_md.h	/^    int MDExExpInfoBase; \/\/md exception expand info memory$/;"	m	struct:_modem_runtime
MDExExpInfoSize	dual_ccci/include/ccci_md.h	/^    int MDExExpInfoSize;$/;"	m	struct:_modem_runtime
MDLOGGER_FILE_PATH	dual_ccci/include/ccci_cfg.h	22;"	d
MDLOGGER_FILE_PATH	eemcs/eemcs_md.c	20;"	d	file:
MDP_CROP_BASE	mach/mt6795/include/mach/mt_reg_base.h	296;"	d
MDP_RDMA0_BASE	mach/mt6795/include/mach/mt_reg_base.h	266;"	d
MDP_RDMA1_BASE	mach/mt6795/include/mach/mt_reg_base.h	269;"	d
MDP_RSZ0_BASE	mach/mt6795/include/mach/mt_reg_base.h	272;"	d
MDP_RSZ1_BASE	mach/mt6795/include/mach/mt_reg_base.h	275;"	d
MDP_RSZ2_BASE	mach/mt6795/include/mach/mt_reg_base.h	278;"	d
MDP_TDSHP0_BASE	mach/mt6795/include/mach/mt_reg_base.h	290;"	d
MDP_TDSHP1_BASE	mach/mt6795/include/mach/mt_reg_base.h	293;"	d
MDP_WDMA_BASE	mach/mt6795/include/mach/mt_reg_base.h	281;"	d
MDP_WROT0_BASE	mach/mt6795/include/mach/mt_reg_base.h	284;"	d
MDP_WROT1_BASE	mach/mt6795/include/mach/mt_reg_base.h	287;"	d
MDULNetShareMemBase	dual_ccci/include/ccci_md.h	/^    int MDULNetShareMemBase;$/;"	m	struct:_modem_runtime
MDULNetShareMemSize	dual_ccci/include/ccci_md.h	/^    int MDULNetShareMemSize;$/;"	m	struct:_modem_runtime
MD_BIN	mach/mt6795/include/mach/mt_emi_mpu.h	41;"	d
MD_BL_DL_END	eemcs/eemcs_boot.h	/^    MD_BL_DL_END,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_BL_DL_GET	eemcs/eemcs_boot.h	/^    MD_BL_DL_GET,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_BL_DL_START	eemcs/eemcs_boot.h	/^    MD_BL_DL_START,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_BL_SDIO_INIT	eemcs/eemcs_boot.h	/^    MD_BL_SDIO_INIT,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_BL_SDIO_MBX_HS	eemcs/eemcs_boot.h	/^    MD_BL_SDIO_MBX_HS,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_BOOTUP_TRACE	eemcs/eemcs_expt.h	/^} MD_BOOTUP_TRACE;$/;"	t	typeref:struct:__anon352
MD_BOOT_CMD_CHAR	dual_ccci/include/ccci_md.h	24;"	d
MD_BOOT_END	eemcs/eemcs_boot.h	/^    MD_BOOT_END,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_BOOT_HS1_FAIL	eemcs/eemcs_boot.h	/^	MD_BOOT_HS1_FAIL = 1,$/;"	e	enum:__anon332
MD_BOOT_HS2_FAIL	eemcs/eemcs_boot.h	/^	MD_BOOT_HS2_FAIL = 2$/;"	e	enum:__anon332
MD_BOOT_STAGE	eccci/ccci_core.h	/^}MD_BOOT_STAGE; $/;"	t	typeref:enum:__anon432
MD_BOOT_STAGE_0	dual_ccci/include/ccci_md.h	/^    MD_BOOT_STAGE_0 = 0, $/;"	e	enum:__anon397
MD_BOOT_STAGE_0	eccci/ccci_core.h	/^	MD_BOOT_STAGE_0 = 0, $/;"	e	enum:__anon432
MD_BOOT_STAGE_1	dual_ccci/include/ccci_md.h	/^    MD_BOOT_STAGE_1 = 1, $/;"	e	enum:__anon397
MD_BOOT_STAGE_1	eccci/ccci_core.h	/^	MD_BOOT_STAGE_1 = 1, $/;"	e	enum:__anon432
MD_BOOT_STAGE_2	dual_ccci/include/ccci_md.h	/^    MD_BOOT_STAGE_2 = 2,$/;"	e	enum:__anon397
MD_BOOT_STAGE_2	eccci/ccci_core.h	/^	MD_BOOT_STAGE_2 = 2,$/;"	e	enum:__anon432
MD_BOOT_STAGE_EXCEPTION	dual_ccci/include/ccci_md.h	/^    MD_BOOT_STAGE_EXCEPTION = 3$/;"	e	enum:__anon397
MD_BOOT_STAGE_EXCEPTION	eccci/ccci_core.h	/^	MD_BOOT_STAGE_EXCEPTION = 3$/;"	e	enum:__anon432
MD_BOOT_VECTOR	eccci/mt6795/modem_reg_base.h	8;"	d
MD_BOOT_VECTOR_EN	eccci/mt6795/modem_reg_base.h	10;"	d
MD_BOOT_VECTOR_KEY	eccci/mt6795/modem_reg_base.h	9;"	d
MD_BOOT_XBOOT_FAIL	eemcs/eemcs_boot.h	/^	MD_BOOT_XBOOT_FAIL = 0,$/;"	e	enum:__anon332
MD_BROM_DL_END	eemcs/eemcs_boot.h	/^    MD_BROM_DL_END,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_BROM_DL_GET	eemcs/eemcs_boot.h	/^    MD_BROM_DL_GET,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_BROM_DL_START	eemcs/eemcs_boot.h	/^    MD_BROM_DL_START,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_BROM_SDDL_HS	eemcs/eemcs_boot.h	/^    MD_BROM_SDDL_HS,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_BROM_SDIO_INIT	eemcs/eemcs_boot.h	/^    MD_BROM_SDIO_INIT,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_BROM_SDIO_MBX_HS	eemcs/eemcs_boot.h	/^    MD_BROM_SDIO_MBX_HS,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_BROM_SEND_STATUS	eemcs/eemcs_boot.h	/^    MD_BROM_SEND_STATUS,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_BUS_STATUS_BASE	eccci/mt6795/modem_reg_base.h	14;"	d
MD_BUS_STATUS_LENGTH	eccci/mt6795/modem_reg_base.h	15;"	d
MD_CALL_BACK_HEAD_T	dual_ccci/include/ccci_md.h	/^}MD_CALL_BACK_HEAD_T;$/;"	t	typeref:struct:__anon408
MD_CALL_BACK_QUEUE	dual_ccci/include/ccci_md.h	/^}MD_CALL_BACK_QUEUE;$/;"	t	typeref:struct:_MD_CALL_BACK_QUEUE
MD_CCIF0_BASE	mach/mt6795/include/mach/mt_reg_base.h	116;"	d
MD_CHECK_HEADER	eemcs/eemcs_boot.h	/^}MD_CHECK_HEADER;$/;"	t	typeref:struct:__anon335
MD_COMM_TYPE	eccci/ccci_core.h	/^} MD_COMM_TYPE;$/;"	t	typeref:enum:__anon449
MD_DBG_JTAG_BIT	eccci/mt6795/ccci_platform.h	23;"	d
MD_DEBUG_MODE	eccci/mt6795/ccci_platform.h	22;"	d
MD_DEBUG_REL_INFO_NOT_READY	dual_ccci/include/ccci_common.h	/^    MD_DEBUG_REL_INFO_NOT_READY = 0,$/;"	e	enum:__anon371
MD_EE_AP_MASK_I_BIT_TOO_LONG	dual_ccci/include/ccci_md.h	/^    MD_EE_AP_MASK_I_BIT_TOO_LONG = 21,$/;"	e	enum:__anon401
MD_EE_AP_MASK_I_BIT_TOO_LONG	eccci/port_kernel.h	/^	MD_EE_AP_MASK_I_BIT_TOO_LONG = 21, \/\/ not using$/;"	e	enum:__anon456
MD_EE_CASE_AP_MASK_I_BIT_TOO_LONG	dual_ccci/include/ccci_md.h	/^    MD_EE_CASE_AP_MASK_I_BIT_TOO_LONG,$/;"	e	enum:__anon402
MD_EE_CASE_AP_MASK_I_BIT_TOO_LONG	eccci/port_kernel.h	/^	MD_EE_CASE_AP_MASK_I_BIT_TOO_LONG, \/\/ not using$/;"	e	enum:__anon457
MD_EE_CASE_AP_MASK_I_BIT_TOO_LONG	eemcs/eemcs_expt.h	/^	MD_EE_CASE_AP_MASK_I_BIT_TOO_LONG,$/;"	e	enum:__anon342
MD_EE_CASE_ISR_TRG	dual_ccci/include/ccci_md.h	/^    MD_EE_CASE_ISR_TRG,$/;"	e	enum:__anon402
MD_EE_CASE_ISR_TRG	eccci/port_kernel.h	/^	MD_EE_CASE_ISR_TRG, \/\/ not using$/;"	e	enum:__anon457
MD_EE_CASE_ISR_TRG	eemcs/eemcs_expt.h	/^	MD_EE_CASE_ISR_TRG,$/;"	e	enum:__anon342
MD_EE_CASE_NORMAL	dual_ccci/include/ccci_md.h	/^    MD_EE_CASE_NORMAL = 0,$/;"	e	enum:__anon402
MD_EE_CASE_NORMAL	eccci/port_kernel.h	/^	MD_EE_CASE_NORMAL = 0,$/;"	e	enum:__anon457
MD_EE_CASE_NORMAL	eemcs/eemcs_expt.h	/^	MD_EE_CASE_NORMAL = 0,$/;"	e	enum:__anon342
MD_EE_CASE_NO_RESPONSE	dual_ccci/include/ccci_md.h	/^    MD_EE_CASE_NO_RESPONSE,$/;"	e	enum:__anon402
MD_EE_CASE_NO_RESPONSE	eccci/port_kernel.h	/^	MD_EE_CASE_NO_RESPONSE,$/;"	e	enum:__anon457
MD_EE_CASE_NO_RESPONSE	eemcs/eemcs_expt.h	/^	MD_EE_CASE_NO_RESPONSE,$/;"	e	enum:__anon342
MD_EE_CASE_ONLY_EX	dual_ccci/include/ccci_md.h	/^    MD_EE_CASE_ONLY_EX,$/;"	e	enum:__anon402
MD_EE_CASE_ONLY_EX	eccci/port_kernel.h	/^	MD_EE_CASE_ONLY_EX,$/;"	e	enum:__anon457
MD_EE_CASE_ONLY_EX	eemcs/eemcs_expt.h	/^	MD_EE_CASE_ONLY_EX,$/;"	e	enum:__anon342
MD_EE_CASE_ONLY_EX_OK	dual_ccci/include/ccci_md.h	/^    MD_EE_CASE_ONLY_EX_OK,$/;"	e	enum:__anon402
MD_EE_CASE_ONLY_EX_OK	eccci/port_kernel.h	/^	MD_EE_CASE_ONLY_EX_OK,$/;"	e	enum:__anon457
MD_EE_CASE_ONLY_EX_OK	eemcs/eemcs_expt.h	/^	MD_EE_CASE_ONLY_EX_OK,$/;"	e	enum:__anon342
MD_EE_CASE_ONLY_SWINT	eccci/port_kernel.h	/^	MD_EE_CASE_ONLY_SWINT,$/;"	e	enum:__anon457
MD_EE_CASE_SWINT_MISSING	eccci/port_kernel.h	/^	MD_EE_CASE_SWINT_MISSING,$/;"	e	enum:__anon457
MD_EE_CASE_TX_TRG	dual_ccci/include/ccci_md.h	/^    MD_EE_CASE_TX_TRG,$/;"	e	enum:__anon402
MD_EE_CASE_TX_TRG	eccci/port_kernel.h	/^	MD_EE_CASE_TX_TRG, \/\/ not using$/;"	e	enum:__anon457
MD_EE_CASE_TX_TRG	eemcs/eemcs_expt.h	/^	MD_EE_CASE_TX_TRG,$/;"	e	enum:__anon342
MD_EE_CASE_WDT	eccci/port_kernel.h	/^	MD_EE_CASE_WDT,$/;"	e	enum:__anon457
MD_EE_DUMP_ON_GOING	dual_ccci/include/ccci_md.h	/^    MD_EE_DUMP_ON_GOING,$/;"	e	enum:__anon401
MD_EE_DUMP_ON_GOING	eccci/port_kernel.h	/^	MD_EE_DUMP_ON_GOING,$/;"	e	enum:__anon456
MD_EE_EXCP_OCCUR	dual_ccci/include/ccci_md.h	/^    MD_EE_EXCP_OCCUR = 20,$/;"	e	enum:__anon401
MD_EE_EXCP_OCCUR	eccci/port_kernel.h	/^	MD_EE_EXCP_OCCUR = 20, \/\/ not using$/;"	e	enum:__anon456
MD_EE_FLOW_START	dual_ccci/include/ccci_md.h	/^    MD_EE_FLOW_START = 0,$/;"	e	enum:__anon401
MD_EE_FLOW_START	eccci/port_kernel.h	/^	MD_EE_FLOW_START = 0,$/;"	e	enum:__anon456
MD_EE_FOUND_BY_ISR	dual_ccci/include/ccci_md.h	/^    MD_EE_FOUND_BY_ISR,$/;"	e	enum:__anon401
MD_EE_FOUND_BY_ISR	eccci/port_kernel.h	/^	MD_EE_FOUND_BY_ISR, \/\/ not using$/;"	e	enum:__anon456
MD_EE_FOUND_BY_TX	dual_ccci/include/ccci_md.h	/^    MD_EE_FOUND_BY_TX,$/;"	e	enum:__anon401
MD_EE_FOUND_BY_TX	eccci/port_kernel.h	/^	MD_EE_FOUND_BY_TX, \/\/ not using$/;"	e	enum:__anon456
MD_EE_INFO_OFFSET	dual_ccci/include/ccci_md.h	/^    MD_EE_INFO_OFFSET = 20,$/;"	e	enum:__anon401
MD_EE_INFO_OFFSET	eccci/port_kernel.h	/^	MD_EE_INFO_OFFSET = 20, \/\/ not using$/;"	e	enum:__anon456
MD_EE_MSG_GET	dual_ccci/include/ccci_md.h	/^    MD_EE_MSG_GET,$/;"	e	enum:__anon401
MD_EE_MSG_GET	eccci/port_kernel.h	/^	MD_EE_MSG_GET,$/;"	e	enum:__anon456
MD_EE_OK_MSG_GET	dual_ccci/include/ccci_md.h	/^    MD_EE_OK_MSG_GET,$/;"	e	enum:__anon401
MD_EE_OK_MSG_GET	eccci/port_kernel.h	/^	MD_EE_OK_MSG_GET,$/;"	e	enum:__anon456
MD_EE_PENDING_TOO_LONG	dual_ccci/include/ccci_md.h	/^    MD_EE_PENDING_TOO_LONG,$/;"	e	enum:__anon401
MD_EE_PENDING_TOO_LONG	eccci/port_kernel.h	/^	MD_EE_PENDING_TOO_LONG,$/;"	e	enum:__anon456
MD_EE_SWINT_GET	eccci/port_kernel.h	/^	MD_EE_SWINT_GET,$/;"	e	enum:__anon456
MD_EE_TIMER1_DUMP_ON_GOING	eccci/port_kernel.h	/^	MD_EE_TIMER1_DUMP_ON_GOING,$/;"	e	enum:__anon456
MD_EE_TIMER2_DUMP_ON_GOING	eccci/port_kernel.h	/^	MD_EE_TIMER2_DUMP_ON_GOING,$/;"	e	enum:__anon456
MD_EE_TIME_OUT_SET	dual_ccci/include/ccci_md.h	/^    MD_EE_TIME_OUT_SET,$/;"	e	enum:__anon401
MD_EE_TIME_OUT_SET	eccci/port_kernel.h	/^	MD_EE_TIME_OUT_SET,$/;"	e	enum:__anon456
MD_EE_WDT_GET	eccci/port_kernel.h	/^	MD_EE_WDT_GET,$/;"	e	enum:__anon456
MD_EINT	mach/mt6795/eint.c	44;"	d	file:
MD_EX	dual_ccci/include/ccci_md.h	/^    MD_EX = 0x00000004, $/;"	e	enum:__anon398
MD_EX	eemcs/eemcs_expt.h	/^	MD_EX = 0x00000004, $/;"	e	enum:__anon341
MD_EX_BOOT_TRA_END_OFF	eemcs/eemcs_cfg.h	27;"	d
MD_EX_BOOT_TRA_START_OFF	eemcs/eemcs_cfg.h	26;"	d
MD_EX_CHK_ID	dual_ccci/include/ccci_md.h	/^    MD_EX_CHK_ID = 0x45584350,$/;"	e	enum:__anon398
MD_EX_CHK_ID	eemcs/eemcs_expt.h	/^	MD_EX_CHK_ID = 0x45584350,$/;"	e	enum:__anon341
MD_EX_LOG_SIZE	eemcs/eemcs_cfg.h	24;"	d
MD_EX_MAGIC	eemcs/eemcs_expt.h	12;"	d
MD_EX_MEM_SIZE	eemcs/eemcs_cfg.h	25;"	d
MD_EX_REC_OK	dual_ccci/include/ccci_md.h	/^    MD_EX_REC_OK = 0x00000006, $/;"	e	enum:__anon398
MD_EX_REC_OK	eemcs/eemcs_expt.h	/^	MD_EX_REC_OK = 0x00000006, $/;"	e	enum:__anon341
MD_EX_REC_OK_CHK_ID	dual_ccci/include/ccci_md.h	/^    MD_EX_REC_OK_CHK_ID = 0x45524543, $/;"	e	enum:__anon398
MD_EX_REC_OK_CHK_ID	eemcs/eemcs_expt.h	/^	MD_EX_REC_OK_CHK_ID = 0x45524543, $/;"	e	enum:__anon341
MD_EX_RESUME_CHK_ID	dual_ccci/include/ccci_md.h	/^    MD_EX_RESUME_CHK_ID = 0x7, $/;"	e	enum:__anon398
MD_EX_RESUME_CHK_ID	eemcs/eemcs_expt.h	/^	MD_EX_RESUME_CHK_ID = 0x7,$/;"	e	enum:__anon341
MD_EX_STAGE	eccci/ccci_core.h	/^}MD_EX_STAGE;$/;"	t	typeref:enum:__anon433
MD_EX_TYPE_ASSERT	dual_ccci/include/ccci_md.h	/^    MD_EX_TYPE_ASSERT = 5,$/;"	e	enum:__anon400
MD_EX_TYPE_ASSERT	eccci/port_kernel.h	/^	MD_EX_TYPE_ASSERT = 5,$/;"	e	enum:__anon455
MD_EX_TYPE_ASSERT	eemcs/eemcs_expt.h	/^	MD_EX_TYPE_ASSERT = 5,$/;"	e	enum:__anon343
MD_EX_TYPE_ASSERT_DUMP	dual_ccci/include/ccci_md.h	/^    MD_EX_TYPE_ASSERT_DUMP = 9,$/;"	e	enum:__anon400
MD_EX_TYPE_ASSERT_DUMP	eccci/port_kernel.h	/^	MD_EX_TYPE_ASSERT_DUMP = 9,$/;"	e	enum:__anon455
MD_EX_TYPE_ASSERT_DUMP	eemcs/eemcs_expt.h	/^	MD_EX_TYPE_ASSERT_DUMP = 9,$/;"	e	enum:__anon343
MD_EX_TYPE_ASSERT_FAIL	dual_ccci/include/ccci_md.h	/^    MD_EX_TYPE_ASSERT_FAIL = 10,$/;"	e	enum:__anon400
MD_EX_TYPE_ASSERT_FAIL	eccci/port_kernel.h	/^	MD_EX_TYPE_ASSERT_FAIL = 10,$/;"	e	enum:__anon455
MD_EX_TYPE_ASSERT_FAIL	eemcs/eemcs_expt.h	/^	MD_EX_TYPE_ASSERT_FAIL = 10,$/;"	e	enum:__anon343
MD_EX_TYPE_DATA_ABT	dual_ccci/include/ccci_md.h	/^    MD_EX_TYPE_DATA_ABT = 4, $/;"	e	enum:__anon400
MD_EX_TYPE_DATA_ABT	eccci/port_kernel.h	/^	MD_EX_TYPE_DATA_ABT = 4, $/;"	e	enum:__anon455
MD_EX_TYPE_DATA_ABT	eemcs/eemcs_expt.h	/^	MD_EX_TYPE_DATA_ABT = 4, $/;"	e	enum:__anon343
MD_EX_TYPE_EMI_CHECK	dual_ccci/include/ccci_md.h	103;"	d
MD_EX_TYPE_EMI_CHECK	eccci/port_kernel.h	/^	MD_EX_TYPE_EMI_CHECK = 99,$/;"	e	enum:__anon455
MD_EX_TYPE_EMI_CHECK	eemcs/eemcs_expt.h	71;"	d
MD_EX_TYPE_FATALERR_BUF	dual_ccci/include/ccci_md.h	/^    MD_EX_TYPE_FATALERR_BUF = 7,$/;"	e	enum:__anon400
MD_EX_TYPE_FATALERR_BUF	eccci/port_kernel.h	/^	MD_EX_TYPE_FATALERR_BUF = 7,$/;"	e	enum:__anon455
MD_EX_TYPE_FATALERR_BUF	eemcs/eemcs_expt.h	/^	MD_EX_TYPE_FATALERR_BUF = 7,$/;"	e	enum:__anon343
MD_EX_TYPE_FATALERR_TASK	dual_ccci/include/ccci_md.h	/^    MD_EX_TYPE_FATALERR_TASK = 6, $/;"	e	enum:__anon400
MD_EX_TYPE_FATALERR_TASK	eccci/port_kernel.h	/^	MD_EX_TYPE_FATALERR_TASK = 6, $/;"	e	enum:__anon455
MD_EX_TYPE_FATALERR_TASK	eemcs/eemcs_expt.h	/^	MD_EX_TYPE_FATALERR_TASK = 6, $/;"	e	enum:__anon343
MD_EX_TYPE_INVALID	dual_ccci/include/ccci_md.h	/^    MD_EX_TYPE_INVALID = 0, $/;"	e	enum:__anon400
MD_EX_TYPE_INVALID	eccci/port_kernel.h	/^	MD_EX_TYPE_INVALID = 0, $/;"	e	enum:__anon455
MD_EX_TYPE_INVALID	eemcs/eemcs_expt.h	/^	MD_EX_TYPE_INVALID = 0, $/;"	e	enum:__anon343
MD_EX_TYPE_LOCKUP	dual_ccci/include/ccci_md.h	/^    MD_EX_TYPE_LOCKUP = 8, $/;"	e	enum:__anon400
MD_EX_TYPE_LOCKUP	eccci/port_kernel.h	/^	MD_EX_TYPE_LOCKUP = 8, $/;"	e	enum:__anon455
MD_EX_TYPE_LOCKUP	eemcs/eemcs_expt.h	/^	MD_EX_TYPE_LOCKUP = 8, $/;"	e	enum:__anon343
MD_EX_TYPE_PREF_ABT	dual_ccci/include/ccci_md.h	/^    MD_EX_TYPE_PREF_ABT = 3, $/;"	e	enum:__anon400
MD_EX_TYPE_PREF_ABT	eccci/port_kernel.h	/^	MD_EX_TYPE_PREF_ABT = 3, $/;"	e	enum:__anon455
MD_EX_TYPE_PREF_ABT	eemcs/eemcs_expt.h	/^	MD_EX_TYPE_PREF_ABT = 3, $/;"	e	enum:__anon343
MD_EX_TYPE_SWI	dual_ccci/include/ccci_md.h	/^    MD_EX_TYPE_SWI = 2,$/;"	e	enum:__anon400
MD_EX_TYPE_SWI	eccci/port_kernel.h	/^	MD_EX_TYPE_SWI = 2,$/;"	e	enum:__anon455
MD_EX_TYPE_SWI	eemcs/eemcs_expt.h	/^	MD_EX_TYPE_SWI = 2,$/;"	e	enum:__anon343
MD_EX_TYPE_UNDEF	dual_ccci/include/ccci_md.h	/^    MD_EX_TYPE_UNDEF = 1, $/;"	e	enum:__anon400
MD_EX_TYPE_UNDEF	eccci/port_kernel.h	/^	MD_EX_TYPE_UNDEF = 1, $/;"	e	enum:__anon455
MD_EX_TYPE_UNDEF	eemcs/eemcs_expt.h	/^	MD_EX_TYPE_UNDEF = 1, $/;"	e	enum:__anon343
MD_GLOBAL_CON0	eccci/mt6795/modem_reg_base.h	12;"	d
MD_GLOBAL_CON0_CLDMA_BIT	eccci/mt6795/modem_reg_base.h	13;"	d
MD_HEADER_MAGIC_NO	eemcs/eemcs_boot.h	205;"	d
MD_HEADER_VER_NO	eemcs/eemcs_boot.h	206;"	d
MD_HEADER_VER_NO	mach/mt6795/include/mach/ccci_config.h	51;"	d
MD_IMG_DUMP_SIZE	eccci/ccci_core.h	322;"	d
MD_IMG_LIST	eemcs/eemcs_boot.c	/^} MD_IMG_LIST;$/;"	t	typeref:struct:__anon320	file:
MD_IMG_MAX_CNT	dual_ccci/include/ccci_md.h	43;"	d
MD_IMG_MAX_CNT	eemcs/eemcs_ccci.h	19;"	d
MD_INDEX	eemcs/eemcs_boot.h	233;"	d
MD_INFO	eemcs/eemcs_boot.h	/^}MD_INFO;$/;"	t	typeref:struct:md_info
MD_INFO_STR_LEN	eemcs/eemcs_boot.h	27;"	d
MD_INIT	eemcs/eemcs_boot.h	/^    MD_INIT = START_OF_MD_STATE,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_INIT_CHK_ID	dual_ccci/include/ccci_md.h	/^    MD_INIT_CHK_ID = 0x5555FFFF,$/;"	e	enum:__anon398
MD_INIT_CHK_ID	eemcs/eemcs_expt.h	/^	MD_INIT_CHK_ID = 0x5555FFFF,$/;"	e	enum:__anon341
MD_INIT_START_BOOT	dual_ccci/include/ccci_md.h	/^    MD_INIT_START_BOOT = 0x00000000, $/;"	e	enum:__anon398
MD_INIT_START_BOOT	eemcs/eemcs_expt.h	/^	MD_INIT_START_BOOT = 0x00000000, $/;"	e	enum:__anon341
MD_INVALID	eemcs/eemcs_boot.h	/^    MD_INVALID,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_IN_DEBUG	eccci/mt6795/ccci_platform.h	44;"	d
MD_IRQID_SDIO	eemcs/sdio_reg_fw_side.h	17;"	d
MD_IS_DEBUG_VERSION	dual_ccci/include/ccci_common.h	/^    MD_IS_DEBUG_VERSION,$/;"	e	enum:__anon371
MD_IS_RELEASE_VERSION	dual_ccci/include/ccci_common.h	/^    MD_IS_RELEASE_VERSION$/;"	e	enum:__anon371
MD_MOD_AOMGR	eccci/ccci_ipc_task_ID.h	17;"	d
MD_MOD_AOMGR	eemcs/eemcs_ipc_task_ID.h	21;"	d
MD_MOD_CCCI_IPC	eccci/ccci_ipc_task_ID.h	21;"	d
MD_MOD_EL1	eccci/ccci_ipc_task_ID.h	18;"	d
MD_MOD_EL1	eemcs/eemcs_ipc_task_ID.h	22;"	d
MD_MOD_GF	eccci/ccci_ipc_task_ID.h	22;"	d
MD_MOD_L4C	eccci/ccci_ipc_task_ID.h	13;"	d
MD_MOD_L4C	eemcs/eemcs_ipc_task_ID.h	17;"	d
MD_MOD_L4C_2	eccci/ccci_ipc_task_ID.h	14;"	d
MD_MOD_L4C_2	eemcs/eemcs_ipc_task_ID.h	18;"	d
MD_MOD_L4C_3	eccci/ccci_ipc_task_ID.h	15;"	d
MD_MOD_L4C_3	eemcs/eemcs_ipc_task_ID.h	19;"	d
MD_MOD_L4C_4	eccci/ccci_ipc_task_ID.h	16;"	d
MD_MOD_L4C_4	eemcs/eemcs_ipc_task_ID.h	20;"	d
MD_MOD_MISC_TA	eccci/ccci_ipc_task_ID.h	19;"	d
MD_NO_RESPONSE	eccci/ccci_core.h	/^	MD_NO_RESPONSE,$/;"	e	enum:__anon433
MD_OST_STATUS_BASE	eccci/mt6795/modem_reg_base.h	22;"	d
MD_OST_STATUS_LENGTH	eccci/mt6795/modem_reg_base.h	23;"	d
MD_PC_MONITOR_BASE	eccci/mt6795/modem_reg_base.h	16;"	d
MD_PC_MONITOR_LENGTH	eccci/mt6795/modem_reg_base.h	17;"	d
MD_PLL_BASE	eccci/mt6795/modem_reg_base.h	20;"	d
MD_PLL_LENGTH	eccci/mt6795/modem_reg_base.h	21;"	d
MD_PLL_MIXEDSYS_BASE	ccci_util/mt6795/ccci_off.c	48;"	d	file:
MD_RGU_BASE	eccci/mt6795/modem_reg_base.h	11;"	d
MD_ROM_BOOTING	eemcs/eemcs_boot.h	/^    MD_ROM_BOOTING,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_ROM_BOOT_READY	eemcs/eemcs_boot.h	/^    MD_ROM_BOOT_READY,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_ROM_EXCEPTION	eemcs/eemcs_boot.h	/^    MD_ROM_EXCEPTION,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_ROM_SDIO_INIT	eemcs/eemcs_boot.h	/^    MD_ROM_SDIO_INIT,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_ROM_SDIO_MBX_HS	eemcs/eemcs_boot.h	/^    MD_ROM_SDIO_MBX_HS,$/;"	e	enum:EEMCS_BOOT_STATE_e
MD_ROOT_DIR	eemcs/eemcs_fs_ut.c	62;"	d	file:
MD_SECRO_MAX_LEN	masp/asf/asf_inc/sec_secroimg.h	81;"	d
MD_SETTING_DUMMY	eccci/ccci_core.h	271;"	d
MD_SETTING_ENABLE	eccci/ccci_core.h	267;"	d
MD_SETTING_FIRST_BOOT	eccci/ccci_core.h	269;"	d
MD_SETTING_RELOAD	eccci/ccci_core.h	268;"	d
MD_SETTING_STOP_RETRY_BOOT	eccci/ccci_core.h	270;"	d
MD_SIM_HOTPLUG_INFO	mach/mt6795/eint.c	/^}MD_SIM_HOTPLUG_INFO;$/;"	t	typeref:struct:__anon273	file:
MD_SIM_MAX	mach/mt6795/eint.c	973;"	d	file:
MD_SLEEP_CURRENT_CHECK	mach/mt6795/hiau_ml/power/cust_battery_meter.h	82;"	d
MD_SLEEP_CURRENT_CHECK	mach/mt6795/hiau_ml/power/cust_charging.h	89;"	d
MD_SLEEP_CURRENT_CHECK	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	82;"	d
MD_SLEEP_CURRENT_CHECK	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	89;"	d
MD_SRAM_PDN	mach/mt6795/mt_spm_mtcmos.c	958;"	d	file:
MD_SRAM_PDN	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	68;"	d	file:
MD_STATE	eccci/ccci_core.h	/^}MD_STATE; $/;"	t	typeref:enum:__anon431
MD_STATE	eemcs/eemcs_state.h	/^}MD_STATE;$/;"	t	typeref:enum:MD_STATE_E
MD_STATE_E	eemcs/eemcs_state.h	/^typedef enum MD_STATE_E{$/;"	g
MD_STATE_EXPT	eemcs/eemcs_state.h	/^	MD_STATE_EXPT    = 3   \/* MD_BOOT_STAGE_EXCEPTION *\/$/;"	e	enum:MD_STATE_E
MD_STATE_INIT	eemcs/eemcs_state.h	/^	MD_STATE_INIT    = 1,  \/* MD_BOOT_STAGE_1 *\/$/;"	e	enum:MD_STATE_E
MD_STATE_INVALID	eemcs/eemcs_state.h	/^	MD_STATE_INVALID = 0,  \/* MD_BOOT_STAGE_0 *\/$/;"	e	enum:MD_STATE_E
MD_STATE_READY	eemcs/eemcs_state.h	/^	MD_STATE_READY   = 2,  \/* MD_BOOT_STAGE_2 *\/$/;"	e	enum:MD_STATE_E
MD_STATE_UPDATE	dual_ccci/include/ccci_md.h	/^    MD_STATE_UPDATE,$/;"	e	enum:__anon401
MD_STATE_UPDATE	eccci/port_kernel.h	/^	MD_STATE_UPDATE,$/;"	e	enum:__anon456
MD_STATUS_ASSERTED	eccci/ccci_core.h	/^	MD_STATUS_ASSERTED = (1<<1),$/;"	e	enum:__anon450
MD_STATUS_POLLING_TIMEOUT	eccci/port_kernel.c	34;"	d	file:
MD_STATUS_POLL_BUSY	eccci/ccci_core.h	/^	MD_STATUS_POLL_BUSY = (1<<0),$/;"	e	enum:__anon450
MD_STATUS_POLL_FLAG	eccci/ccci_core.h	/^} MD_STATUS_POLL_FLAG;$/;"	t	typeref:enum:__anon450
MD_Sleep	dual_ccci/include/ccci_md.h	/^    unsigned char MD_Sleep;$/;"	m	struct:cores_sleep_info
MD_TAIL	eemcs/eemcs_boot.h	/^}MD_TAIL;$/;"	t	typeref:struct:__anon336
MD_TOPSM_BASE	ccci_util/mt6795/ccci_off.c	13;"	d	file:
MD_TOPSM_RM_PLL_MASK0	ccci_util/mt6795/ccci_off.c	19;"	d	file:
MD_TOPSM_RM_PLL_MASK1	ccci_util/mt6795/ccci_off.c	20;"	d	file:
MD_TOPSM_RM_PWR_CON0	ccci_util/mt6795/ccci_off.c	15;"	d	file:
MD_TOPSM_RM_PWR_CON1	ccci_util/mt6795/ccci_off.c	16;"	d	file:
MD_TOPSM_RM_PWR_CON2	ccci_util/mt6795/ccci_off.c	17;"	d	file:
MD_TOPSM_RM_PWR_CON3	ccci_util/mt6795/ccci_off.c	18;"	d	file:
MD_TOPSM_RM_TMR_PWR0	ccci_util/mt6795/ccci_off.c	14;"	d	file:
MD_TOPSM_SM_REQ_MASK	ccci_util/mt6795/ccci_off.c	21;"	d	file:
MD_TOPSM_STATUS_BASE	eccci/mt6795/modem_reg_base.h	18;"	d
MD_TOPSM_STATUS_LENGTH	eccci/mt6795/modem_reg_base.h	19;"	d
MD_TSID_MAGIC	eemcs/eemcs_expt.h	25;"	d
MD_UNIFY_ID_FLAG	dual_ccci/include/ccci_ipc_task_ID.h	14;"	d
MD_UNIFY_ID_FLAG	eccci/ccci_ipc_task_ID.h	11;"	d
MD_UNIFY_ID_FLAG	eemcs/eemcs_ipc_task_ID.h	14;"	d
MD_UT_MAJOR	eccci/modem_ut.h	16;"	d
MD_V5a_SECRO_MAX_LEN	masp/asf/asf_inc/sec_secroimg.h	166;"	d
MD_WAKEN_UP	dual_ccci/include/ccci_md.h	/^    MD_WAKEN_UP = 0x10000,$/;"	e	enum:__anon398
MD_WAKEN_UP	eemcs/eemcs_expt.h	/^	MD_WAKEN_UP = 0x10000,$/;"	e	enum:__anon341
MD_WDT	eccci/ccci_core.h	/^	MD_WDT,$/;"	e	enum:__anon433
MD_WDT_IRQ_ID	mach/mt6795/include/mach/mt_irq.h	45;"	d
MD_WDT_MONITOR	dual_ccci/include/ccci_md.h	/^    MD_WDT_MONITOR = 0x1000,$/;"	e	enum:__anon398
MD_WDT_MONITOR	eemcs/eemcs_expt.h	/^	MD_WDT_MONITOR = 0x1000,$/;"	e	enum:__anon341
MEASURE_TIME	mach/mt6795/mt_freqhopping.c	501;"	d	file:
MEMORY	mach/mt6795/include/mach/mt_pwm_hal.h	/^	MEMORY$/;"	e	enum:PWM_CON_SRCSEL_BIT
MEM_LAY_OUT_VER	mach/mt6795/include/mach/ccci_config.h	52;"	d
MEM_TEST_SIZE	mach/mt6795/mt_dramc.c	211;"	d	file:
MEM_TEST_SIZE	mach/mt6795/mt_dramc_64.c	294;"	d	file:
META_BOOT_ID	dual_ccci/include/ccci_md.h	26;"	d
META_BOOT_ID	eemcs/eemcs_md.h	7;"	d
META_COM_TYPE	mach/mt6795/include/mach/mt_boot.h	/^} META_COM_TYPE;$/;"	t	typeref:enum:__anon173
META_CONTEXT	masp/asf/asf_inc/sec_nvram.h	/^} META_CONTEXT;$/;"	t	typeref:struct:__anon512
META_UART_COM	mach/mt6795/include/mach/mt_boot.h	/^    META_UART_COM,$/;"	e	enum:__anon173
META_UNKNOWN_COM	mach/mt6795/include/mach/mt_boot.h	/^    META_UNKNOWN_COM = 0,$/;"	e	enum:__anon173
META_USB_COM	mach/mt6795/include/mach/mt_boot.h	/^    META_USB_COM$/;"	e	enum:__anon173
MFALSE	mach/mt6795/camera_isp.c	67;"	d	file:
MFALSE	mach/mt6795/include/mach/camera_sysram_imp.h	12;"	d
MFGCFG_BASE	mach/mt6795/include/mach/mt_reg_base.h	257;"	d
MFG_2D_PROT_MASK	mach/mt6795/mt_spm_mtcmos.c	979;"	d	file:
MFG_2D_PROT_MASK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	83;"	d	file:
MFG_2D_PWR_STA_MASK	mach/mt6795/mt_spm_mtcmos.c	937;"	d	file:
MFG_2D_PWR_STA_MASK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	49;"	d	file:
MFG_2D_SRAM_ACK	mach/mt6795/mt_spm_mtcmos.c	972;"	d	file:
MFG_2D_SRAM_ACK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	76;"	d	file:
MFG_ASYNC_PWR_STA_MASK	mach/mt6795/mt_spm_mtcmos.c	936;"	d	file:
MFG_ASYNC_PWR_STA_MASK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	48;"	d	file:
MFG_CG	mach/mt6795/mt_clkmgr.c	3363;"	d	file:
MFG_CG	mach/mt6795/mt_clkmgr_64.c	3039;"	d	file:
MFG_CG_CLR	mach/mt6795/include/mach/mt_clkmgr.h	140;"	d
MFG_CG_CON	mach/mt6795/include/mach/mt_clkmgr.h	138;"	d
MFG_CG_SET	mach/mt6795/include/mach/mt_clkmgr.h	139;"	d
MFG_PWR_STA_MASK	mach/mt6795/mt_spm_mtcmos.c	943;"	d	file:
MFG_PWR_STA_MASK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	54;"	d	file:
MFG_SRAM_ACK	mach/mt6795/mt_spm_mtcmos.c	971;"	d	file:
MFG_SRAM_ACK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	75;"	d	file:
MFG_SRAM_PDN	mach/mt6795/mt_spm_mtcmos.c	957;"	d	file:
MFG_SRAM_PDN	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	67;"	d	file:
MIN	mach/mt6795/mt_cpufreq_64.c	74;"	d	file:
MINIMUM	mach/mt6795/include/mach/mt_typedefs.h	234;"	d
MINI_ROUND_TO_CHECK_WHISR	eemcs/lte_hif_sdio.c	1578;"	d	file:
MINT32	mach/mt6795/camera_isp.c	/^typedef signed int              MINT32;$/;"	t	file:
MINT32	mach/mt6795/include/mach/camera_sysram_imp.h	/^typedef long                MINT32;$/;"	t
MINT64	mach/mt6795/include/mach/camera_sysram_imp.h	/^typedef long long           MINT64;$/;"	t
MINT8	mach/mt6795/camera_isp.c	/^typedef signed char             MINT8;$/;"	t	file:
MINT8	mach/mt6795/include/mach/camera_sysram_imp.h	/^typedef char                MINT8;$/;"	t
MIN_AVAIL_H2D_SWINT	eemcs/lte_dev_test.c	2556;"	d	file:
MIN_CHARGE_TEMPERATURE	mach/mt6795/hiau_ml/power/cust_charging.h	11;"	d
MIN_CHARGE_TEMPERATURE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	11;"	d
MIN_CHARGE_TEMPERATURE_PLUS_X_DEGREE	mach/mt6795/hiau_ml/power/cust_charging.h	12;"	d
MIN_CHARGE_TEMPERATURE_PLUS_X_DEGREE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	12;"	d
MIN_DIFF_VSRAM_PROC	mach/mt6795/mt_cpufreq.c	100;"	d	file:
MIN_PMIC_SETTLE_TIME	mach/mt6795/mt_cpufreq_64.c	84;"	d	file:
MIN_VSRAM_VOLT	mach/mt6795/mt_cpufreq_64.c	79;"	d	file:
MIPIRX_ANALOG_ADDR	mach/mt6795/camera_isp.c	93;"	d	file:
MIPIRX_ANALOG_RANGE	mach/mt6795/camera_isp.c	94;"	d	file:
MIPIRX_CONFIG_ADDR	mach/mt6795/camera_isp.c	91;"	d	file:
MIPIRX_CONFIG_RANGE	mach/mt6795/camera_isp.c	92;"	d	file:
MIPI_RX_ANA_CSI0_BASE	mach/mt6795/include/mach/mt_reg_base.h	155;"	d
MIPI_RX_ANA_CSI1_BASE	mach/mt6795/include/mach/mt_reg_base.h	158;"	d
MIPI_RX_ANA_CSI2_BASE	mach/mt6795/include/mach/mt_reg_base.h	161;"	d
MIPI_RX_CONFIG_BASE	mach/mt6795/include/mach/mt_reg_base.h	413;"	d
MIPI_TX0_BASE	mach/mt6795/include/mach/mt_reg_base.h	146;"	d
MIPI_TX1_BASE	mach/mt6795/include/mach/mt_reg_base.h	149;"	d
MIPI_TX_CONFIG_BASE	mach/mt6795/include/mach/mt_reg_base.h	152;"	d
MISCDBG	mach/mt6795/include/mach/hotplug.h	66;"	d
MISCDBG	mach/mt6795/mt-headsmp.S	/^MISCDBG:$/;"	l
MISC_32K_LESS	dual_ccci/include/ccci_common.h	/^    MISC_32K_LESS,$/;"	e	enum:__anon373
MISC_DMA_ADDR	dual_ccci/include/ccci_common.h	/^    MISC_DMA_ADDR = 0,$/;"	e	enum:__anon373
MISC_MD_COCLK_SETTING	dual_ccci/include/ccci_common.h	/^    MISC_MD_COCLK_SETTING,$/;"	e	enum:__anon373
MISC_MD_SBP_SETTING	dual_ccci/include/ccci_common.h	/^    MISC_MD_SBP_SETTING,$/;"	e	enum:__anon373
MISC_RAND_SEED	dual_ccci/include/ccci_common.h	/^    MISC_RAND_SEED,$/;"	e	enum:__anon373
MJC_CG	mach/mt6795/mt_clkmgr.c	3370;"	d	file:
MJC_CG	mach/mt6795/mt_clkmgr_64.c	3046;"	d	file:
MJC_CG_CLR	mach/mt6795/include/mach/mt_clkmgr.h	165;"	d
MJC_CG_CON	mach/mt6795/include/mach/mt_clkmgr.h	163;"	d
MJC_CG_SET	mach/mt6795/include/mach/mt_clkmgr.h	164;"	d
MJC_CONFIG_BASE	mach/mt6795/include/mach/mt_reg_base.h	479;"	d
MJC_DCM	mach/mt6795/include/mach/mt_dcm.h	443;"	d
MJC_HW_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	266;"	d
MJC_HW_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	88;"	d
MJC_HW_DCM_DIS_CLR	mach/mt6795/include/mach/mt_dcm.h	268;"	d
MJC_HW_DCM_DIS_CLR	mach/mt6795/include/mach/mt_dcm.h	90;"	d
MJC_HW_DCM_DIS_SET	mach/mt6795/include/mach/mt_dcm.h	267;"	d
MJC_HW_DCM_DIS_SET	mach/mt6795/include/mach/mt_dcm.h	89;"	d
MJC_PWR_STA_MASK	mach/mt6795/mt_spm_mtcmos.c	939;"	d	file:
MJC_PWR_STA_MASK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	51;"	d	file:
MJC_SRAM_ACK	mach/mt6795/mt_spm_mtcmos.c	973;"	d	file:
MJC_SRAM_ACK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	77;"	d	file:
MJC_TOP_BASE	mach/mt6795/include/mach/mt_reg_base.h	482;"	d
MMDVFS_CAMERA_MODE_FLAG_DEFAULT	mach/mt6795/include/mach/mt_smi.h	74;"	d
MMDVFS_CAMERA_MODE_FLAG_EIS_2_0	mach/mt6795/include/mach/mt_smi.h	77;"	d
MMDVFS_CAMERA_MODE_FLAG_IVHDR	mach/mt6795/include/mach/mt_smi.h	78;"	d
MMDVFS_CAMERA_MODE_FLAG_PIP	mach/mt6795/include/mach/mt_smi.h	75;"	d
MMDVFS_CAMERA_MODE_FLAG_VFB	mach/mt6795/include/mach/mt_smi.h	76;"	d
MMDVFS_VOLTAGE_0	mach/mt6795/include/mach/mt_smi.h	/^	MMDVFS_VOLTAGE_0 = MMDVFS_VOLTAGE_DEFAULT,$/;"	e	enum:__anon162
MMDVFS_VOLTAGE_1	mach/mt6795/include/mach/mt_smi.h	/^	MMDVFS_VOLTAGE_1,$/;"	e	enum:__anon162
MMDVFS_VOLTAGE_COUNT	mach/mt6795/include/mach/mt_smi.h	/^	MMDVFS_VOLTAGE_COUNT$/;"	e	enum:__anon162
MMDVFS_VOLTAGE_DEFAULT	mach/mt6795/include/mach/mt_smi.h	/^	MMDVFS_VOLTAGE_DEFAULT,$/;"	e	enum:__anon162
MMDVFS_VOLTAGE_DEFAULT_STEP	mach/mt6795/include/mach/mt_smi.h	/^	MMDVFS_VOLTAGE_DEFAULT_STEP,$/;"	e	enum:__anon162
MMDVFS_VOLTAGE_HIGH	mach/mt6795/include/mach/mt_smi.h	/^	MMDVFS_VOLTAGE_HIGH = MMDVFS_VOLTAGE_1,$/;"	e	enum:__anon162
MMDVFS_VOLTAGE_LOW	mach/mt6795/include/mach/mt_smi.h	/^	MMDVFS_VOLTAGE_LOW = MMDVFS_VOLTAGE_0,$/;"	e	enum:__anon162
MMPLL	mach/mt6795/include/mach/mt_clkmgr.h	/^    MMPLL      = 5,$/;"	e	enum:__anon62
MMPLL_CON0	mach/mt6795/include/mach/mt_clkmgr.h	56;"	d
MMPLL_CON1	mach/mt6795/include/mach/mt_clkmgr.h	57;"	d
MMPLL_CON2	mach/mt6795/include/mach/mt_clkmgr.h	58;"	d
MMPLL_DEF_FREQ	mach/mt6795/mt_freqhopping.c	69;"	d	file:
MMPLL_PWR_CON0	mach/mt6795/include/mach/mt_clkmgr.h	59;"	d
MMPLL_TARGET1_DDS	mach/mt6795/include/mach/mt_freqhopping.h	149;"	d
MMPLL_TARGET1_VCO	mach/mt6795/include/mach/mt_freqhopping.h	148;"	d
MMPLL_TARGET2_DDS	mach/mt6795/include/mach/mt_freqhopping.h	152;"	d
MMPLL_TARGET2_VCO	mach/mt6795/include/mach/mt_freqhopping.h	151;"	d
MMPLL_TARGET3_DDS	mach/mt6795/include/mach/mt_freqhopping.h	155;"	d
MMPLL_TARGET3_VCO	mach/mt6795/include/mach/mt_freqhopping.h	154;"	d
MMPLL_TARGET4_DDS	mach/mt6795/include/mach/mt_freqhopping.h	158;"	d
MMPLL_TARGET4_VCO	mach/mt6795/include/mach/mt_freqhopping.h	157;"	d
MMPLL_TARGET5_DDS	mach/mt6795/include/mach/mt_freqhopping.h	161;"	d
MMPLL_TARGET5_VCO	mach/mt6795/include/mach/mt_freqhopping.h	160;"	d
MMPLL_TARGET6_DDS	mach/mt6795/include/mach/mt_freqhopping.h	164;"	d
MMPLL_TARGET6_VCO	mach/mt6795/include/mach/mt_freqhopping.h	163;"	d
MMSYS_CONFIG_BASE	mach/mt6795/include/mach/mt_reg_base.h	263;"	d
MMSYS_DUMMY	mach/mt6795/include/mach/mt_clkmgr.h	150;"	d
MMSYS_HW_DCM_DIS0	mach/mt6795/include/mach/mt_dcm.h	221;"	d
MMSYS_HW_DCM_DIS0	mach/mt6795/include/mach/mt_dcm.h	411;"	d
MMSYS_HW_DCM_DIS1	mach/mt6795/include/mach/mt_dcm.h	225;"	d
MMSYS_HW_DCM_DIS1	mach/mt6795/include/mach/mt_dcm.h	415;"	d
MMSYS_HW_DCM_DIS_CLR0	mach/mt6795/include/mach/mt_dcm.h	223;"	d
MMSYS_HW_DCM_DIS_CLR0	mach/mt6795/include/mach/mt_dcm.h	413;"	d
MMSYS_HW_DCM_DIS_CLR1	mach/mt6795/include/mach/mt_dcm.h	227;"	d
MMSYS_HW_DCM_DIS_CLR1	mach/mt6795/include/mach/mt_dcm.h	417;"	d
MMSYS_HW_DCM_DIS_SET0	mach/mt6795/include/mach/mt_dcm.h	222;"	d
MMSYS_HW_DCM_DIS_SET0	mach/mt6795/include/mach/mt_dcm.h	412;"	d
MMSYS_HW_DCM_DIS_SET1	mach/mt6795/include/mach/mt_dcm.h	226;"	d
MMSYS_HW_DCM_DIS_SET1	mach/mt6795/include/mach/mt_dcm.h	416;"	d
MM_MMU_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	127;"	d
MM_MMU_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	296;"	d
MM_MUTEX_BASE	mach/mt6795/include/mach/mt_reg_base.h	359;"	d
MOD	mach/mt6795/sbchk_base.c	23;"	d	file:
MOD	masp/asf/core/alg_aes_export.c	22;"	d	file:
MOD	masp/asf/core/alg_aes_legacy.c	18;"	d	file:
MOD	masp/asf/core/alg_aes_so.c	14;"	d	file:
MOD	masp/asf/core/sec_aes.c	17;"	d	file:
MOD	masp/asf/core/sec_boot_core.c	11;"	d	file:
MOD	masp/asf/core/sec_boot_lib.c	9;"	d	file:
MOD	masp/asf/core/sec_ccci.c	8;"	d	file:
MOD	masp/asf/core/sec_cfg_crypto.c	9;"	d	file:
MOD	masp/asf/core/sec_cfg_ver.c	10;"	d	file:
MOD	masp/asf/core/sec_cipherfmt_core.c	6;"	d	file:
MOD	masp/asf/core/sec_dev.c	24;"	d	file:
MOD	masp/asf/core/sec_dev_util.c	9;"	d	file:
MOD	masp/asf/core/sec_fsutil_inter.c	9;"	d	file:
MOD	masp/asf/core/sec_key_util.c	7;"	d	file:
MOD	masp/asf/core/sec_mod_core.c	22;"	d	file:
MOD	masp/asf/core/sec_mtd.c	16;"	d	file:
MOD	masp/asf/core/sec_mtd_util.c	10;"	d	file:
MOD	masp/asf/core/sec_secro.c	16;"	d	file:
MOD	masp/asf/core/sec_signfmt_core.c	6;"	d	file:
MOD	masp/asf/core/sec_signfmt_v2.c	14;"	d	file:
MOD	masp/asf/core/sec_signfmt_v3.c	14;"	d	file:
MOD	masp/asf/core/sec_signfmt_v4.c	14;"	d	file:
MOD	masp/asf/core/sec_usbdl.c	10;"	d	file:
MOD	masp/asf/core/sec_usif.c	12;"	d	file:
MOD	masp/asf/crypto/bgn_core.c	7;"	d	file:
MOD	masp/asf/crypto/bgn_io.c	6;"	d	file:
MOD	masp/asf/crypto/bgn_util.c	7;"	d	file:
MOD	masp/asf/crypto/rsa_core.c	7;"	d	file:
MOD	masp/asf/crypto/rsa_lib.c	18;"	d	file:
MOD	masp/asf/crypto/rsa_util.c	6;"	d	file:
MOD	masp/mt6795/module/sec_mod.c	66;"	d	file:
MODEM_CORE_MODULE_HASH	mach/mt6795/include/mach/sbchk_base.h	80;"	d
MODEM_CORE_MODULE_PATH	mach/mt6795/include/mach/sbchk_base.h	22;"	d
MODEM_DUMP_FLAG	eccci/ccci_core.h	/^} MODEM_DUMP_FLAG;$/;"	t	typeref:enum:__anon446
MODEM_EE_FLAG	eccci/ccci_core.h	/^} MODEM_EE_FLAG;$/;"	t	typeref:enum:__anon447
MODEM_LITE_TOPSM_BASE	ccci_util/mt6795/ccci_off.c	23;"	d	file:
MODEM_LITE_TOPSM_RM_PLL_MASK0	ccci_util/mt6795/ccci_off.c	27;"	d	file:
MODEM_LITE_TOPSM_RM_PLL_MASK1	ccci_util/mt6795/ccci_off.c	28;"	d	file:
MODEM_LITE_TOPSM_RM_PWR_CON0	ccci_util/mt6795/ccci_off.c	26;"	d	file:
MODEM_LITE_TOPSM_RM_TMR_PWR0	ccci_util/mt6795/ccci_off.c	24;"	d	file:
MODEM_LITE_TOPSM_RM_TMR_PWR1	ccci_util/mt6795/ccci_off.c	25;"	d	file:
MODEM_LITE_TOPSM_SM_REQ_MASK	ccci_util/mt6795/ccci_off.c	29;"	d	file:
MODEM_PLAT_MODULE_HASH	mach/mt6795/include/mach/sbchk_base.h	79;"	d
MODEM_PLAT_MODULE_PATH	mach/mt6795/include/mach/sbchk_base.h	23;"	d
MODEM_RUNTIME	eemcs/eemcs_md.h	/^} MODEM_RUNTIME;$/;"	t	typeref:struct:MODEM_RUNTIME_st
MODEM_RUNTIME_st	eemcs/eemcs_md.h	/^typedef struct MODEM_RUNTIME_st {$/;"	s
MODEM_TOPSM_BASE	ccci_util/mt6795/ccci_off.c	31;"	d	file:
MODEM_TOPSM_RM_PLL_MASK0	ccci_util/mt6795/ccci_off.c	38;"	d	file:
MODEM_TOPSM_RM_PLL_MASK1	ccci_util/mt6795/ccci_off.c	39;"	d	file:
MODEM_TOPSM_RM_PWR_CON1	ccci_util/mt6795/ccci_off.c	34;"	d	file:
MODEM_TOPSM_RM_PWR_CON2	ccci_util/mt6795/ccci_off.c	35;"	d	file:
MODEM_TOPSM_RM_PWR_CON3	ccci_util/mt6795/ccci_off.c	36;"	d	file:
MODEM_TOPSM_RM_PWR_CON4	ccci_util/mt6795/ccci_off.c	37;"	d	file:
MODEM_TOPSM_RM_TMR_PWR0	ccci_util/mt6795/ccci_off.c	32;"	d	file:
MODEM_TOPSM_RM_TMR_PWR1	ccci_util/mt6795/ccci_off.c	33;"	d	file:
MODEM_TOPSM_SM_REQ_MASK	ccci_util/mt6795/ccci_off.c	40;"	d	file:
MODE_APPLY	mach/mt6795/mt_golden_setting.c	/^	MODE_APPLY,$/;"	e	enum:__anon6	file:
MODE_COLOR	mach/mt6795/mt_golden_setting.c	/^	MODE_COLOR,$/;"	e	enum:__anon6	file:
MODE_COMPARE	mach/mt6795/mt_golden_setting.c	/^	MODE_COMPARE,$/;"	e	enum:__anon6	file:
MODE_DIFF	mach/mt6795/mt_golden_setting.c	/^	MODE_DIFF,$/;"	e	enum:__anon6	file:
MODE_FREE	mach/mt6795/include/mach/mt_mon.h	/^    MODE_FREE    $/;"	e	enum:__anon186
MODE_IDLE	dual_ccci/include/ccci.h	/^    MODE_IDLE,                \/\/ 0$/;"	e	enum:__anon370
MODE_IDLE	eemcs/eemcs_md.h	/^    MODE_IDLE,              \/\/ 0$/;"	e	enum:LOGGING_MODE_e
MODE_MANUAL_KERNEL	mach/mt6795/include/mach/mt_mon.h	/^    MODE_MANUAL_KERNEL,$/;"	e	enum:__anon186
MODE_MANUAL_TRACER	mach/mt6795/include/mach/mt_mon.h	/^    MODE_MANUAL_TRACER,$/;"	e	enum:__anon186
MODE_MANUAL_USER	mach/mt6795/include/mach/mt_mon.h	/^    MODE_MANUAL_USER,$/;"	e	enum:__anon186
MODE_NORMAL	mach/mt6795/mt_golden_setting.c	/^	MODE_NORMAL,$/;"	e	enum:__anon6	file:
MODE_PERIODIC	mach/mt6795/include/mach/mt_mon.h	/^    MODE_PERIODIC,$/;"	e	enum:__anon186
MODE_POLLING	dual_ccci/include/ccci.h	/^    MODE_POLLING,            \/\/ 3$/;"	e	enum:__anon370
MODE_POLLING	eemcs/eemcs_md.h	/^    MODE_POLLING,           \/\/ 3$/;"	e	enum:LOGGING_MODE_e
MODE_SCHED_SWITCH	mach/mt6795/include/mach/mt_mon.h	/^    MODE_SCHED_SWITCH,$/;"	e	enum:__anon186
MODE_SD	dual_ccci/include/ccci.h	/^    MODE_SD,                  \/\/ 2$/;"	e	enum:__anon370
MODE_SD	eemcs/eemcs_md.h	/^    MODE_SD,                \/\/ 2$/;"	e	enum:LOGGING_MODE_e
MODE_UNKNOWN	dual_ccci/include/ccci.h	/^    MODE_UNKNOWN = -1,     \/\/ -1$/;"	e	enum:__anon370
MODE_UNKNOWN	eemcs/eemcs_md.h	/^    MODE_UNKNOWN = -1,      \/\/ -1$/;"	e	enum:LOGGING_MODE_e
MODE_USB	dual_ccci/include/ccci.h	/^    MODE_USB,                  \/\/ 1$/;"	e	enum:__anon370
MODE_USB	eemcs/eemcs_md.h	/^    MODE_USB,               \/\/ 1$/;"	e	enum:LOGGING_MODE_e
MODE_WAITSD	dual_ccci/include/ccci.h	/^    MODE_WAITSD,            \/\/ 4$/;"	e	enum:__anon370
MODE_WAITSD	eemcs/eemcs_md.h	/^    MODE_WAITSD,            \/\/ 4$/;"	e	enum:LOGGING_MODE_e
MODULE_NAME	mach/mt6795/mon_interface.c	11;"	d	file:
MONITOR_START	mach/mt6795/mon_interface.c	32;"	d	file:
MONITOR_STOP	mach/mt6795/mon_interface.c	33;"	d	file:
MON_LOG_BUFF_LEN	mach/mt6795/mt_mon.c	22;"	d	file:
MP0_AXI_CONFIG	mach/mt6795/mt_cpuidle64.c	135;"	d	file:
MP0_CA7L_CACHE_CONFIG	mach/mt6795/mt_cpuidle64.c	131;"	d	file:
MP0_DBGAPB_BASE	mach/mt6795/mt_cpuidle64.c	101;"	d	file:
MP0_DBGAPB_BASE	mach/mt6795/mt_cpuidle64.c	113;"	d	file:
MP0_DBGAPB_BASE	mach/mt6795/mt_cpuidle64.c	88;"	d	file:
MP1_AXI_CONFIG	mach/mt6795/mt_cpuidle64.c	136;"	d	file:
MP1_CA7L_CACHE_CONFIG	mach/mt6795/mt_cpuidle64.c	132;"	d	file:
MP1_DBGAPB_BASE	mach/mt6795/mt_cpuidle64.c	102;"	d	file:
MP1_DBGAPB_BASE	mach/mt6795/mt_cpuidle64.c	114;"	d	file:
MP1_DBGAPB_BASE	mach/mt6795/mt_cpuidle64.c	90;"	d	file:
MPLL	mach/mt6795/include/mach/mt_clkmgr.h	/^    MPLL       = 8,$/;"	e	enum:__anon62
MPLL_CON0	mach/mt6795/include/mach/mt_clkmgr.h	73;"	d
MPLL_CON1	mach/mt6795/include/mach/mt_clkmgr.h	74;"	d
MPLL_DDS_1333	mach/mt6795/mt_freqhopping.c	922;"	d	file:
MPLL_DEF_FREQ	mach/mt6795/mt_freqhopping.c	67;"	d	file:
MPLL_DVFS_HIGH	mach/mt6795/mt_freqhopping.c	1005;"	d	file:
MPLL_DVFS_LOW	mach/mt6795/mt_freqhopping.c	1006;"	d	file:
MPLL_PWR_CON0	mach/mt6795/include/mach/mt_clkmgr.h	75;"	d
MPLL_SSC_TBL_1333	mach/mt6795/mt_freqhopping.c	924;"	d	file:
MPLL_SSC_TBL_DEFAUL	mach/mt6795/mt_freqhopping.c	923;"	d	file:
MPU_REGION_ID_AP	eccci/mt6795/ccci_platform.c	43;"	d	file:
MPU_REGION_ID_MD0_RAM	eccci/mt6795/ccci_platform.c	41;"	d	file:
MPU_REGION_ID_MD0_ROM	eccci/mt6795/ccci_platform.c	40;"	d	file:
MPU_REGION_ID_MD0_SRM	eccci/mt6795/ccci_platform.c	42;"	d	file:
MSB	mach/mt6795/mt_ptp.c	2402;"	d	file:
MSB	mach/mt6795/mt_ptp2.c	104;"	d	file:
MSB	mach/mt6795/mt_ptp_64.c	2500;"	d	file:
MSDC0_BASE	mach/mt6795/include/mach/mt_reg_base.h	236;"	d
MSDC0_PATCH_BIT1	mach/mt6795/include/mach/mt_dcm.h	247;"	d
MSDC0_PATCH_BIT1	mach/mt6795/include/mach/mt_dcm.h	62;"	d
MSDC1_BASE	mach/mt6795/include/mach/mt_reg_base.h	239;"	d
MSDC1_PATCH_BIT1	mach/mt6795/include/mach/mt_dcm.h	248;"	d
MSDC1_PATCH_BIT1	mach/mt6795/include/mach/mt_dcm.h	63;"	d
MSDC2_BASE	mach/mt6795/include/mach/mt_reg_base.h	242;"	d
MSDC2_PATCH_BIT1	mach/mt6795/include/mach/mt_dcm.h	249;"	d
MSDC2_PATCH_BIT1	mach/mt6795/include/mach/mt_dcm.h	64;"	d
MSDC3_BASE	mach/mt6795/include/mach/mt_reg_base.h	245;"	d
MSDC3_PATCH_BIT1	mach/mt6795/include/mach/mt_dcm.h	250;"	d
MSDC3_PATCH_BIT1	mach/mt6795/include/mach/mt_dcm.h	65;"	d
MSDCPLL	mach/mt6795/include/mach/mt_clkmgr.h	/^    MSDCPLL    = 3,$/;"	e	enum:__anon62
MSDCPLL_CON0	mach/mt6795/include/mach/mt_clkmgr.h	61;"	d
MSDCPLL_CON1	mach/mt6795/include/mach/mt_clkmgr.h	62;"	d
MSDCPLL_DEF_FREQ	mach/mt6795/mt_freqhopping.c	68;"	d	file:
MSDCPLL_PWR_CON0	mach/mt6795/include/mach/mt_clkmgr.h	63;"	d
MSDC_BOOT_EN	mach/mt6795/include/mach/board.h	44;"	d
MSDC_CACHE	mach/mt6795/include/mach/board.h	23;"	d
MSDC_CD_HIGH	mach/mt6795/include/mach/board.h	45;"	d
MSDC_CD_LOW	mach/mt6795/include/mach/board.h	46;"	d
MSDC_CD_PIN	mach/mt6795/include/mach/board.h	34;"	d
MSDC_CD_PIN_EN	mach/mt6795/include/mach/board.h	11;"	d
MSDC_CLKSRC_200MHZ	mach/mt6795/include/mach/board.h	/^    MSDC_CLKSRC_200MHZ = 0, $/;"	e	enum:__anon102
MSDC_CLKSRC_400MHZ	mach/mt6795/include/mach/board.h	/^    MSDC_CLKSRC_400MHZ = 1, $/;"	e	enum:__anon102
MSDC_CLKSRC_800MHZ	mach/mt6795/include/mach/board.h	/^    MSDC_CLKSRC_800MHZ = 2$/;"	e	enum:__anon102
MSDC_CMD_PIN	mach/mt6795/include/mach/board.h	32;"	d
MSDC_DATA1_INT	mach/mt6795/include/mach/board.h	38;"	d
MSDC_DAT_PIN	mach/mt6795/include/mach/board.h	33;"	d
MSDC_DDR	mach/mt6795/include/mach/board.h	20;"	d
MSDC_DDR50_MODE	mach/mt6795/include/mach/board.h	57;"	d
MSDC_DEFAULT_MODE	mach/mt6795/include/mach/board.h	55;"	d
MSDC_EMMC	mach/mt6795/include/mach/board.h	/^    MSDC_EMMC = 0,$/;"	e	enum:__anon103
MSDC_EXT_SDIO_IRQ	mach/mt6795/include/mach/board.h	15;"	d
MSDC_HIGHSPEED	mach/mt6795/include/mach/board.h	18;"	d
MSDC_HS200_MODE	mach/mt6795/include/mach/board.h	58;"	d
MSDC_HS400	mach/mt6795/include/mach/board.h	25;"	d
MSDC_HS400_MODE	mach/mt6795/include/mach/board.h	59;"	d
MSDC_INTERNAL_CLK	mach/mt6795/include/mach/board.h	21;"	d
MSDC_REMOVABLE	mach/mt6795/include/mach/board.h	16;"	d
MSDC_RST_PIN	mach/mt6795/include/mach/board.h	36;"	d
MSDC_RST_PIN_EN	mach/mt6795/include/mach/board.h	13;"	d
MSDC_SD	mach/mt6795/include/mach/board.h	/^    MSDC_SD   = 1,$/;"	e	enum:__anon103
MSDC_SDIO	mach/mt6795/include/mach/board.h	/^    MSDC_SDIO = 2$/;"	e	enum:__anon103
MSDC_SDIO_FLAG	mach/mt6795/hiau_ml/core/board.c	385;"	d	file:
MSDC_SDIO_FLAG	mach/mt6795/irmn6795_hiau_64/core/board.c	385;"	d	file:
MSDC_SDIO_IRQ	mach/mt6795/include/mach/board.h	14;"	d
MSDC_SDR50_MODE	mach/mt6795/include/mach/board.h	56;"	d
MSDC_SD_NEED_POWER	mach/mt6795/include/mach/board.h	27;"	d
MSDC_SMPL_FALLING	mach/mt6795/include/mach/board.h	30;"	d
MSDC_SMPL_RISING	mach/mt6795/include/mach/board.h	29;"	d
MSDC_SYS_SUSPEND	mach/mt6795/include/mach/board.h	17;"	d
MSDC_UHS1	mach/mt6795/include/mach/board.h	19;"	d
MSDC_WP_PIN	mach/mt6795/include/mach/board.h	35;"	d
MSDC_WP_PIN_EN	mach/mt6795/include/mach/board.h	12;"	d
MSG	mach/mt6795/include/mach/mtk_nand.h	411;"	d
MSG	mach/mt6795/include/mach/mtk_nand.h	420;"	d
MSG	mach/mt6795/mt_pm_ldo.c	35;"	d	file:
MSG	mach/mt6795/mt_pm_ldo.c	44;"	d	file:
MSG	masp/asf/asf_inc/sec_typedef.h	32;"	d
MSG	masp/asf/asf_inc/sec_typedef.h	39;"	d
MSG	uart/mt6795/platform_uart.h	126;"	d
MSG	uart/mt6795/platform_uart.h	144;"	d
MSGCFG	uart/mt6795/platform_uart.h	147;"	d
MSGDAT	uart/mt6795/platform_uart.h	150;"	d
MSGDMA	uart/mt6795/platform_uart.h	146;"	d
MSGERR	uart/mt6795/platform_uart.h	145;"	d
MSGFUC	uart/mt6795/platform_uart.h	148;"	d
MSGINFO	uart/mt6795/platform_uart.h	149;"	d
MSGMSC	uart/mt6795/platform_uart.h	151;"	d
MSG_DEQUEUE	conn_md/include/conn_md_dump.h	/^	MSG_DEQUEUE = 2,$/;"	e	enum:__anon4
MSG_ENQUEUE	conn_md/include/conn_md_dump.h	/^	MSG_ENQUEUE = 1,$/;"	e	enum:__anon4
MSG_EN_DE_QUEUE	conn_md/include/conn_md_dump.h	/^	MSG_EN_DE_QUEUE = 3,$/;"	e	enum:__anon4
MSG_ERR	uart/mt6795/platform_uart.h	155;"	d
MSG_FUNC	masp/asf/asf_inc/sec_typedef.h	42;"	d
MSG_FUNC_ENTRY	mach/mt6795/include/mach/mtk_nand.h	418;"	d
MSG_FUNC_ENTRY	mach/mt6795/include/mach/mtk_nand.h	421;"	d
MSG_FUNC_ENTRY	mach/mt6795/mt_pm_ldo.c	42;"	d	file:
MSG_FUNC_ENTRY	mach/mt6795/mt_pm_ldo.c	45;"	d	file:
MSG_FUNC_ENTRY	uart/mt6795/platform_uart.h	140;"	d
MSG_FUNC_ENTRY	uart/mt6795/platform_uart.h	153;"	d
MSG_RAW	uart/mt6795/platform_uart.h	141;"	d
MSG_RAW	uart/mt6795/platform_uart.h	152;"	d
MSG_TRC	uart/mt6795/platform_uart.h	156;"	d
MST_ID_APMCU_0	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_0, MST_ID_APMCU_1, MST_ID_APMCU_2, MST_ID_APMCU_3, MST_ID_APMCU_4,$/;"	e	enum:__anon81
MST_ID_APMCU_1	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_0, MST_ID_APMCU_1, MST_ID_APMCU_2, MST_ID_APMCU_3, MST_ID_APMCU_4,$/;"	e	enum:__anon81
MST_ID_APMCU_10	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_10, MST_ID_APMCU_11, MST_ID_APMCU_12, MST_ID_APMCU_13, MST_ID_APMCU_14,$/;"	e	enum:__anon81
MST_ID_APMCU_11	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_10, MST_ID_APMCU_11, MST_ID_APMCU_12, MST_ID_APMCU_13, MST_ID_APMCU_14,$/;"	e	enum:__anon81
MST_ID_APMCU_12	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_10, MST_ID_APMCU_11, MST_ID_APMCU_12, MST_ID_APMCU_13, MST_ID_APMCU_14,$/;"	e	enum:__anon81
MST_ID_APMCU_13	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_10, MST_ID_APMCU_11, MST_ID_APMCU_12, MST_ID_APMCU_13, MST_ID_APMCU_14,$/;"	e	enum:__anon81
MST_ID_APMCU_14	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_10, MST_ID_APMCU_11, MST_ID_APMCU_12, MST_ID_APMCU_13, MST_ID_APMCU_14,$/;"	e	enum:__anon81
MST_ID_APMCU_15	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_15, MST_ID_APMCU_16, MST_ID_APMCU_17, MST_ID_APMCU_18, MST_ID_APMCU_19,$/;"	e	enum:__anon81
MST_ID_APMCU_16	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_15, MST_ID_APMCU_16, MST_ID_APMCU_17, MST_ID_APMCU_18, MST_ID_APMCU_19,$/;"	e	enum:__anon81
MST_ID_APMCU_17	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_15, MST_ID_APMCU_16, MST_ID_APMCU_17, MST_ID_APMCU_18, MST_ID_APMCU_19,$/;"	e	enum:__anon81
MST_ID_APMCU_18	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_15, MST_ID_APMCU_16, MST_ID_APMCU_17, MST_ID_APMCU_18, MST_ID_APMCU_19,$/;"	e	enum:__anon81
MST_ID_APMCU_19	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_15, MST_ID_APMCU_16, MST_ID_APMCU_17, MST_ID_APMCU_18, MST_ID_APMCU_19,$/;"	e	enum:__anon81
MST_ID_APMCU_2	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_0, MST_ID_APMCU_1, MST_ID_APMCU_2, MST_ID_APMCU_3, MST_ID_APMCU_4,$/;"	e	enum:__anon81
MST_ID_APMCU_20	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_20, MST_ID_APMCU_21, MST_ID_APMCU_22,$/;"	e	enum:__anon81
MST_ID_APMCU_21	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_20, MST_ID_APMCU_21, MST_ID_APMCU_22,$/;"	e	enum:__anon81
MST_ID_APMCU_22	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_20, MST_ID_APMCU_21, MST_ID_APMCU_22,$/;"	e	enum:__anon81
MST_ID_APMCU_3	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_0, MST_ID_APMCU_1, MST_ID_APMCU_2, MST_ID_APMCU_3, MST_ID_APMCU_4,$/;"	e	enum:__anon81
MST_ID_APMCU_4	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_0, MST_ID_APMCU_1, MST_ID_APMCU_2, MST_ID_APMCU_3, MST_ID_APMCU_4,$/;"	e	enum:__anon81
MST_ID_APMCU_5	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_5, MST_ID_APMCU_6, MST_ID_APMCU_7, MST_ID_APMCU_8, MST_ID_APMCU_9,$/;"	e	enum:__anon81
MST_ID_APMCU_6	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_5, MST_ID_APMCU_6, MST_ID_APMCU_7, MST_ID_APMCU_8, MST_ID_APMCU_9,$/;"	e	enum:__anon81
MST_ID_APMCU_7	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_5, MST_ID_APMCU_6, MST_ID_APMCU_7, MST_ID_APMCU_8, MST_ID_APMCU_9,$/;"	e	enum:__anon81
MST_ID_APMCU_8	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_5, MST_ID_APMCU_6, MST_ID_APMCU_7, MST_ID_APMCU_8, MST_ID_APMCU_9,$/;"	e	enum:__anon81
MST_ID_APMCU_9	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_APMCU_5, MST_ID_APMCU_6, MST_ID_APMCU_7, MST_ID_APMCU_8, MST_ID_APMCU_9,$/;"	e	enum:__anon81
MST_ID_GPU_0	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_GPU_0,$/;"	e	enum:__anon81
MST_ID_MDHW_0	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_MDHW_0,$/;"	e	enum:__anon81
MST_ID_MDMCU_0	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_MDMCU_0,$/;"	e	enum:__anon81
MST_ID_MM_0	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_MM_0, MST_ID_MM_1, MST_ID_MM_2, MST_ID_MM_3, MST_ID_MM_4, $/;"	e	enum:__anon81
MST_ID_MM_1	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_MM_0, MST_ID_MM_1, MST_ID_MM_2, MST_ID_MM_3, MST_ID_MM_4, $/;"	e	enum:__anon81
MST_ID_MM_2	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_MM_0, MST_ID_MM_1, MST_ID_MM_2, MST_ID_MM_3, MST_ID_MM_4, $/;"	e	enum:__anon81
MST_ID_MM_3	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_MM_0, MST_ID_MM_1, MST_ID_MM_2, MST_ID_MM_3, MST_ID_MM_4, $/;"	e	enum:__anon81
MST_ID_MM_4	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_MM_0, MST_ID_MM_1, MST_ID_MM_2, MST_ID_MM_3, MST_ID_MM_4, $/;"	e	enum:__anon81
MST_ID_MM_5	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_MM_5,$/;"	e	enum:__anon81
MST_ID_PERI_0	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_0, MST_ID_PERI_1, MST_ID_PERI_2, MST_ID_PERI_3, MST_ID_PERI_4, $/;"	e	enum:__anon81
MST_ID_PERI_1	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_0, MST_ID_PERI_1, MST_ID_PERI_2, MST_ID_PERI_3, MST_ID_PERI_4, $/;"	e	enum:__anon81
MST_ID_PERI_10	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_10, MST_ID_PERI_11, MST_ID_PERI_12, MST_ID_PERI_13,MST_ID_PERI_14, $/;"	e	enum:__anon81
MST_ID_PERI_11	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_10, MST_ID_PERI_11, MST_ID_PERI_12, MST_ID_PERI_13,MST_ID_PERI_14, $/;"	e	enum:__anon81
MST_ID_PERI_12	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_10, MST_ID_PERI_11, MST_ID_PERI_12, MST_ID_PERI_13,MST_ID_PERI_14, $/;"	e	enum:__anon81
MST_ID_PERI_13	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_10, MST_ID_PERI_11, MST_ID_PERI_12, MST_ID_PERI_13,MST_ID_PERI_14, $/;"	e	enum:__anon81
MST_ID_PERI_14	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_10, MST_ID_PERI_11, MST_ID_PERI_12, MST_ID_PERI_13,MST_ID_PERI_14, $/;"	e	enum:__anon81
MST_ID_PERI_15	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_15, MST_ID_PERI_16, MST_ID_PERI_17, MST_ID_PERI_18, MST_ID_PERI_19, $/;"	e	enum:__anon81
MST_ID_PERI_16	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_15, MST_ID_PERI_16, MST_ID_PERI_17, MST_ID_PERI_18, MST_ID_PERI_19, $/;"	e	enum:__anon81
MST_ID_PERI_17	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_15, MST_ID_PERI_16, MST_ID_PERI_17, MST_ID_PERI_18, MST_ID_PERI_19, $/;"	e	enum:__anon81
MST_ID_PERI_18	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_15, MST_ID_PERI_16, MST_ID_PERI_17, MST_ID_PERI_18, MST_ID_PERI_19, $/;"	e	enum:__anon81
MST_ID_PERI_19	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_15, MST_ID_PERI_16, MST_ID_PERI_17, MST_ID_PERI_18, MST_ID_PERI_19, $/;"	e	enum:__anon81
MST_ID_PERI_2	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_0, MST_ID_PERI_1, MST_ID_PERI_2, MST_ID_PERI_3, MST_ID_PERI_4, $/;"	e	enum:__anon81
MST_ID_PERI_20	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_20,$/;"	e	enum:__anon81
MST_ID_PERI_3	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_0, MST_ID_PERI_1, MST_ID_PERI_2, MST_ID_PERI_3, MST_ID_PERI_4, $/;"	e	enum:__anon81
MST_ID_PERI_4	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_0, MST_ID_PERI_1, MST_ID_PERI_2, MST_ID_PERI_3, MST_ID_PERI_4, $/;"	e	enum:__anon81
MST_ID_PERI_5	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_5, MST_ID_PERI_6, MST_ID_PERI_7, MST_ID_PERI_8,MST_ID_PERI_9, $/;"	e	enum:__anon81
MST_ID_PERI_6	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_5, MST_ID_PERI_6, MST_ID_PERI_7, MST_ID_PERI_8,MST_ID_PERI_9, $/;"	e	enum:__anon81
MST_ID_PERI_7	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_5, MST_ID_PERI_6, MST_ID_PERI_7, MST_ID_PERI_8,MST_ID_PERI_9, $/;"	e	enum:__anon81
MST_ID_PERI_8	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_5, MST_ID_PERI_6, MST_ID_PERI_7, MST_ID_PERI_8,MST_ID_PERI_9, $/;"	e	enum:__anon81
MST_ID_PERI_9	mach/mt6795/include/mach/emi_mpu.h	/^    MST_ID_PERI_5, MST_ID_PERI_6, MST_ID_PERI_7, MST_ID_PERI_8,MST_ID_PERI_9, $/;"	e	enum:__anon81
MST_INVALID	mach/mt6795/include/mach/emi_mpu.h	/^    MST_INVALID,$/;"	e	enum:__anon81
MT6311_CHIP	mach/mt6795/include/mach/pmic_mt6325_sw.h	/^	MT6311_CHIP,$/;"	e	enum:__anon71
MT6325_CHIP	mach/mt6795/include/mach/pmic_mt6325_sw.h	/^	MT6325_CHIP = 0,$/;"	e	enum:__anon71
MT6331_ACCDET_CON0	mach/mt6795/include/mach/upmu_hw.h	557;"	d
MT6331_ACCDET_CON1	mach/mt6795/include/mach/upmu_hw.h	558;"	d
MT6331_ACCDET_CON10	mach/mt6795/include/mach/upmu_hw.h	567;"	d
MT6331_ACCDET_CON11	mach/mt6795/include/mach/upmu_hw.h	568;"	d
MT6331_ACCDET_CON12	mach/mt6795/include/mach/upmu_hw.h	569;"	d
MT6331_ACCDET_CON13	mach/mt6795/include/mach/upmu_hw.h	570;"	d
MT6331_ACCDET_CON14	mach/mt6795/include/mach/upmu_hw.h	571;"	d
MT6331_ACCDET_CON15	mach/mt6795/include/mach/upmu_hw.h	572;"	d
MT6331_ACCDET_CON16	mach/mt6795/include/mach/upmu_hw.h	573;"	d
MT6331_ACCDET_CON17	mach/mt6795/include/mach/upmu_hw.h	574;"	d
MT6331_ACCDET_CON18	mach/mt6795/include/mach/upmu_hw.h	575;"	d
MT6331_ACCDET_CON19	mach/mt6795/include/mach/upmu_hw.h	576;"	d
MT6331_ACCDET_CON2	mach/mt6795/include/mach/upmu_hw.h	559;"	d
MT6331_ACCDET_CON20	mach/mt6795/include/mach/upmu_hw.h	577;"	d
MT6331_ACCDET_CON21	mach/mt6795/include/mach/upmu_hw.h	578;"	d
MT6331_ACCDET_CON22	mach/mt6795/include/mach/upmu_hw.h	579;"	d
MT6331_ACCDET_CON23	mach/mt6795/include/mach/upmu_hw.h	580;"	d
MT6331_ACCDET_CON24	mach/mt6795/include/mach/upmu_hw.h	581;"	d
MT6331_ACCDET_CON3	mach/mt6795/include/mach/upmu_hw.h	560;"	d
MT6331_ACCDET_CON4	mach/mt6795/include/mach/upmu_hw.h	561;"	d
MT6331_ACCDET_CON5	mach/mt6795/include/mach/upmu_hw.h	562;"	d
MT6331_ACCDET_CON6	mach/mt6795/include/mach/upmu_hw.h	563;"	d
MT6331_ACCDET_CON7	mach/mt6795/include/mach/upmu_hw.h	564;"	d
MT6331_ACCDET_CON8	mach/mt6795/include/mach/upmu_hw.h	565;"	d
MT6331_ACCDET_CON9	mach/mt6795/include/mach/upmu_hw.h	566;"	d
MT6331_ANALDO_CON0	mach/mt6795/include/mach/upmu_hw.h	343;"	d
MT6331_ANALDO_CON1	mach/mt6795/include/mach/upmu_hw.h	344;"	d
MT6331_ANALDO_CON10	mach/mt6795/include/mach/upmu_hw.h	353;"	d
MT6331_ANALDO_CON11	mach/mt6795/include/mach/upmu_hw.h	354;"	d
MT6331_ANALDO_CON12	mach/mt6795/include/mach/upmu_hw.h	355;"	d
MT6331_ANALDO_CON13	mach/mt6795/include/mach/upmu_hw.h	356;"	d
MT6331_ANALDO_CON2	mach/mt6795/include/mach/upmu_hw.h	345;"	d
MT6331_ANALDO_CON3	mach/mt6795/include/mach/upmu_hw.h	346;"	d
MT6331_ANALDO_CON4	mach/mt6795/include/mach/upmu_hw.h	347;"	d
MT6331_ANALDO_CON5	mach/mt6795/include/mach/upmu_hw.h	348;"	d
MT6331_ANALDO_CON6	mach/mt6795/include/mach/upmu_hw.h	349;"	d
MT6331_ANALDO_CON7	mach/mt6795/include/mach/upmu_hw.h	350;"	d
MT6331_ANALDO_CON8	mach/mt6795/include/mach/upmu_hw.h	351;"	d
MT6331_ANALDO_CON9	mach/mt6795/include/mach/upmu_hw.h	352;"	d
MT6331_AUDADC_CFG0	mach/mt6795/include/mach/upmu_hw.h	478;"	d
MT6331_AUDADC_CFG1	mach/mt6795/include/mach/upmu_hw.h	479;"	d
MT6331_AUDADC_CFG2	mach/mt6795/include/mach/upmu_hw.h	480;"	d
MT6331_AUDADC_CFG3	mach/mt6795/include/mach/upmu_hw.h	481;"	d
MT6331_AUDADC_CFG4	mach/mt6795/include/mach/upmu_hw.h	482;"	d
MT6331_AUDADC_CFG5	mach/mt6795/include/mach/upmu_hw.h	483;"	d
MT6331_AUDBUF_CFG0	mach/mt6795/include/mach/upmu_hw.h	458;"	d
MT6331_AUDBUF_CFG1	mach/mt6795/include/mach/upmu_hw.h	459;"	d
MT6331_AUDBUF_CFG2	mach/mt6795/include/mach/upmu_hw.h	460;"	d
MT6331_AUDBUF_CFG3	mach/mt6795/include/mach/upmu_hw.h	461;"	d
MT6331_AUDBUF_CFG4	mach/mt6795/include/mach/upmu_hw.h	462;"	d
MT6331_AUDBUF_CFG5	mach/mt6795/include/mach/upmu_hw.h	463;"	d
MT6331_AUDBUF_CFG6	mach/mt6795/include/mach/upmu_hw.h	464;"	d
MT6331_AUDBUF_CFG7	mach/mt6795/include/mach/upmu_hw.h	465;"	d
MT6331_AUDBUF_CFG8	mach/mt6795/include/mach/upmu_hw.h	466;"	d
MT6331_AUDCLKGEN_CFG0	mach/mt6795/include/mach/upmu_hw.h	468;"	d
MT6331_AUDDAC_CFG0	mach/mt6795/include/mach/upmu_hw.h	457;"	d
MT6331_AUDDCDC_CFG0	mach/mt6795/include/mach/upmu_hw.h	470;"	d
MT6331_AUDDCDC_CFG1	mach/mt6795/include/mach/upmu_hw.h	471;"	d
MT6331_AUDDIGMI_CFG0	mach/mt6795/include/mach/upmu_hw.h	484;"	d
MT6331_AUDDIGMI_CFG1	mach/mt6795/include/mach/upmu_hw.h	485;"	d
MT6331_AUDENCSPARE_CFG0	mach/mt6795/include/mach/upmu_hw.h	488;"	d
MT6331_AUDLDO_CFG0	mach/mt6795/include/mach/upmu_hw.h	469;"	d
MT6331_AUDLDO_NVREG_CFG0	mach/mt6795/include/mach/upmu_hw.h	493;"	d
MT6331_AUDLDO_NVREG_CFG1	mach/mt6795/include/mach/upmu_hw.h	494;"	d
MT6331_AUDLDO_NVREG_CFG2	mach/mt6795/include/mach/upmu_hw.h	495;"	d
MT6331_AUDMADPLL_CFG0	mach/mt6795/include/mach/upmu_hw.h	490;"	d
MT6331_AUDMADPLL_CFG1	mach/mt6795/include/mach/upmu_hw.h	491;"	d
MT6331_AUDMADPLL_CFG2	mach/mt6795/include/mach/upmu_hw.h	492;"	d
MT6331_AUDMICBIAS_CFG0	mach/mt6795/include/mach/upmu_hw.h	486;"	d
MT6331_AUDMICBIAS_CFG1	mach/mt6795/include/mach/upmu_hw.h	487;"	d
MT6331_AUDNVREGGLB_CFG0	mach/mt6795/include/mach/upmu_hw.h	472;"	d
MT6331_AUDPREAMPGAIN_CFG0	mach/mt6795/include/mach/upmu_hw.h	489;"	d
MT6331_AUDPREAMP_CFG0	mach/mt6795/include/mach/upmu_hw.h	475;"	d
MT6331_AUDPREAMP_CFG1	mach/mt6795/include/mach/upmu_hw.h	476;"	d
MT6331_AUDPREAMP_CFG2	mach/mt6795/include/mach/upmu_hw.h	477;"	d
MT6331_AUD_NCP0	mach/mt6795/include/mach/upmu_hw.h	473;"	d
MT6331_AUD_ZCD_CFG0	mach/mt6795/include/mach/upmu_hw.h	474;"	d
MT6331_AUXADC_ADC0	mach/mt6795/include/mach/upmu_hw.h	496;"	d
MT6331_AUXADC_ADC1	mach/mt6795/include/mach/upmu_hw.h	497;"	d
MT6331_AUXADC_ADC10	mach/mt6795/include/mach/upmu_hw.h	506;"	d
MT6331_AUXADC_ADC11	mach/mt6795/include/mach/upmu_hw.h	507;"	d
MT6331_AUXADC_ADC12	mach/mt6795/include/mach/upmu_hw.h	508;"	d
MT6331_AUXADC_ADC13	mach/mt6795/include/mach/upmu_hw.h	509;"	d
MT6331_AUXADC_ADC14	mach/mt6795/include/mach/upmu_hw.h	510;"	d
MT6331_AUXADC_ADC15	mach/mt6795/include/mach/upmu_hw.h	511;"	d
MT6331_AUXADC_ADC16	mach/mt6795/include/mach/upmu_hw.h	512;"	d
MT6331_AUXADC_ADC17	mach/mt6795/include/mach/upmu_hw.h	513;"	d
MT6331_AUXADC_ADC18	mach/mt6795/include/mach/upmu_hw.h	514;"	d
MT6331_AUXADC_ADC19	mach/mt6795/include/mach/upmu_hw.h	515;"	d
MT6331_AUXADC_ADC2	mach/mt6795/include/mach/upmu_hw.h	498;"	d
MT6331_AUXADC_ADC3	mach/mt6795/include/mach/upmu_hw.h	499;"	d
MT6331_AUXADC_ADC4	mach/mt6795/include/mach/upmu_hw.h	500;"	d
MT6331_AUXADC_ADC5	mach/mt6795/include/mach/upmu_hw.h	501;"	d
MT6331_AUXADC_ADC6	mach/mt6795/include/mach/upmu_hw.h	502;"	d
MT6331_AUXADC_ADC7	mach/mt6795/include/mach/upmu_hw.h	503;"	d
MT6331_AUXADC_ADC8	mach/mt6795/include/mach/upmu_hw.h	504;"	d
MT6331_AUXADC_ADC9	mach/mt6795/include/mach/upmu_hw.h	505;"	d
MT6331_AUXADC_CON0	mach/mt6795/include/mach/upmu_hw.h	524;"	d
MT6331_AUXADC_CON1	mach/mt6795/include/mach/upmu_hw.h	525;"	d
MT6331_AUXADC_CON10	mach/mt6795/include/mach/upmu_hw.h	534;"	d
MT6331_AUXADC_CON11	mach/mt6795/include/mach/upmu_hw.h	535;"	d
MT6331_AUXADC_CON12	mach/mt6795/include/mach/upmu_hw.h	536;"	d
MT6331_AUXADC_CON13	mach/mt6795/include/mach/upmu_hw.h	537;"	d
MT6331_AUXADC_CON14	mach/mt6795/include/mach/upmu_hw.h	538;"	d
MT6331_AUXADC_CON15	mach/mt6795/include/mach/upmu_hw.h	539;"	d
MT6331_AUXADC_CON16	mach/mt6795/include/mach/upmu_hw.h	540;"	d
MT6331_AUXADC_CON17	mach/mt6795/include/mach/upmu_hw.h	541;"	d
MT6331_AUXADC_CON18	mach/mt6795/include/mach/upmu_hw.h	542;"	d
MT6331_AUXADC_CON19	mach/mt6795/include/mach/upmu_hw.h	543;"	d
MT6331_AUXADC_CON2	mach/mt6795/include/mach/upmu_hw.h	526;"	d
MT6331_AUXADC_CON20	mach/mt6795/include/mach/upmu_hw.h	544;"	d
MT6331_AUXADC_CON21	mach/mt6795/include/mach/upmu_hw.h	545;"	d
MT6331_AUXADC_CON22	mach/mt6795/include/mach/upmu_hw.h	546;"	d
MT6331_AUXADC_CON23	mach/mt6795/include/mach/upmu_hw.h	547;"	d
MT6331_AUXADC_CON24	mach/mt6795/include/mach/upmu_hw.h	548;"	d
MT6331_AUXADC_CON25	mach/mt6795/include/mach/upmu_hw.h	549;"	d
MT6331_AUXADC_CON26	mach/mt6795/include/mach/upmu_hw.h	550;"	d
MT6331_AUXADC_CON27	mach/mt6795/include/mach/upmu_hw.h	551;"	d
MT6331_AUXADC_CON28	mach/mt6795/include/mach/upmu_hw.h	552;"	d
MT6331_AUXADC_CON29	mach/mt6795/include/mach/upmu_hw.h	553;"	d
MT6331_AUXADC_CON3	mach/mt6795/include/mach/upmu_hw.h	527;"	d
MT6331_AUXADC_CON30	mach/mt6795/include/mach/upmu_hw.h	554;"	d
MT6331_AUXADC_CON31	mach/mt6795/include/mach/upmu_hw.h	555;"	d
MT6331_AUXADC_CON32	mach/mt6795/include/mach/upmu_hw.h	556;"	d
MT6331_AUXADC_CON4	mach/mt6795/include/mach/upmu_hw.h	528;"	d
MT6331_AUXADC_CON5	mach/mt6795/include/mach/upmu_hw.h	529;"	d
MT6331_AUXADC_CON6	mach/mt6795/include/mach/upmu_hw.h	530;"	d
MT6331_AUXADC_CON7	mach/mt6795/include/mach/upmu_hw.h	531;"	d
MT6331_AUXADC_CON8	mach/mt6795/include/mach/upmu_hw.h	532;"	d
MT6331_AUXADC_CON9	mach/mt6795/include/mach/upmu_hw.h	533;"	d
MT6331_AUXADC_RQST0	mach/mt6795/include/mach/upmu_hw.h	518;"	d
MT6331_AUXADC_RQST0_CLR	mach/mt6795/include/mach/upmu_hw.h	520;"	d
MT6331_AUXADC_RQST0_SET	mach/mt6795/include/mach/upmu_hw.h	519;"	d
MT6331_AUXADC_RQST1	mach/mt6795/include/mach/upmu_hw.h	521;"	d
MT6331_AUXADC_RQST1_CLR	mach/mt6795/include/mach/upmu_hw.h	523;"	d
MT6331_AUXADC_RQST1_SET	mach/mt6795/include/mach/upmu_hw.h	522;"	d
MT6331_AUXADC_STA0	mach/mt6795/include/mach/upmu_hw.h	516;"	d
MT6331_AUXADC_STA1	mach/mt6795/include/mach/upmu_hw.h	517;"	d
MT6331_BUCK_ALL_CON0	mach/mt6795/include/mach/upmu_hw.h	118;"	d
MT6331_BUCK_ALL_CON1	mach/mt6795/include/mach/upmu_hw.h	119;"	d
MT6331_BUCK_ALL_CON10	mach/mt6795/include/mach/upmu_hw.h	128;"	d
MT6331_BUCK_ALL_CON11	mach/mt6795/include/mach/upmu_hw.h	129;"	d
MT6331_BUCK_ALL_CON12	mach/mt6795/include/mach/upmu_hw.h	130;"	d
MT6331_BUCK_ALL_CON13	mach/mt6795/include/mach/upmu_hw.h	131;"	d
MT6331_BUCK_ALL_CON14	mach/mt6795/include/mach/upmu_hw.h	132;"	d
MT6331_BUCK_ALL_CON15	mach/mt6795/include/mach/upmu_hw.h	133;"	d
MT6331_BUCK_ALL_CON16	mach/mt6795/include/mach/upmu_hw.h	134;"	d
MT6331_BUCK_ALL_CON17	mach/mt6795/include/mach/upmu_hw.h	135;"	d
MT6331_BUCK_ALL_CON18	mach/mt6795/include/mach/upmu_hw.h	136;"	d
MT6331_BUCK_ALL_CON19	mach/mt6795/include/mach/upmu_hw.h	137;"	d
MT6331_BUCK_ALL_CON2	mach/mt6795/include/mach/upmu_hw.h	120;"	d
MT6331_BUCK_ALL_CON20	mach/mt6795/include/mach/upmu_hw.h	138;"	d
MT6331_BUCK_ALL_CON21	mach/mt6795/include/mach/upmu_hw.h	139;"	d
MT6331_BUCK_ALL_CON22	mach/mt6795/include/mach/upmu_hw.h	140;"	d
MT6331_BUCK_ALL_CON23	mach/mt6795/include/mach/upmu_hw.h	141;"	d
MT6331_BUCK_ALL_CON24	mach/mt6795/include/mach/upmu_hw.h	142;"	d
MT6331_BUCK_ALL_CON25	mach/mt6795/include/mach/upmu_hw.h	143;"	d
MT6331_BUCK_ALL_CON26	mach/mt6795/include/mach/upmu_hw.h	144;"	d
MT6331_BUCK_ALL_CON3	mach/mt6795/include/mach/upmu_hw.h	121;"	d
MT6331_BUCK_ALL_CON4	mach/mt6795/include/mach/upmu_hw.h	122;"	d
MT6331_BUCK_ALL_CON5	mach/mt6795/include/mach/upmu_hw.h	123;"	d
MT6331_BUCK_ALL_CON6	mach/mt6795/include/mach/upmu_hw.h	124;"	d
MT6331_BUCK_ALL_CON7	mach/mt6795/include/mach/upmu_hw.h	125;"	d
MT6331_BUCK_ALL_CON8	mach/mt6795/include/mach/upmu_hw.h	126;"	d
MT6331_BUCK_ALL_CON9	mach/mt6795/include/mach/upmu_hw.h	127;"	d
MT6331_BUCK_K_CON0	mach/mt6795/include/mach/upmu_hw.h	309;"	d
MT6331_BUCK_K_CON1	mach/mt6795/include/mach/upmu_hw.h	310;"	d
MT6331_BUCK_K_CON2	mach/mt6795/include/mach/upmu_hw.h	311;"	d
MT6331_BUCK_K_CON3	mach/mt6795/include/mach/upmu_hw.h	312;"	d
MT6331_CHIP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	MT6331_CHIP = 0,$/;"	e	enum:__anon20
MT6331_CHIP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	MT6331_CHIP = 0,$/;"	e	enum:__anon30
MT6331_DEW_CIPHER_EN	mach/mt6795/include/mach/upmu_hw.h	106;"	d
MT6331_DEW_CIPHER_IV_SEL	mach/mt6795/include/mach/upmu_hw.h	105;"	d
MT6331_DEW_CIPHER_KEY_SEL	mach/mt6795/include/mach/upmu_hw.h	104;"	d
MT6331_DEW_CIPHER_MODE	mach/mt6795/include/mach/upmu_hw.h	108;"	d
MT6331_DEW_CIPHER_RDY	mach/mt6795/include/mach/upmu_hw.h	107;"	d
MT6331_DEW_CIPHER_SWRST	mach/mt6795/include/mach/upmu_hw.h	109;"	d
MT6331_DEW_CRC_EN	mach/mt6795/include/mach/upmu_hw.h	101;"	d
MT6331_DEW_CRC_SWRST	mach/mt6795/include/mach/upmu_hw.h	100;"	d
MT6331_DEW_CRC_VAL	mach/mt6795/include/mach/upmu_hw.h	102;"	d
MT6331_DEW_DBG_MON_SEL	mach/mt6795/include/mach/upmu_hw.h	103;"	d
MT6331_DEW_DIO_EN	mach/mt6795/include/mach/upmu_hw.h	97;"	d
MT6331_DEW_RDDMY_NO	mach/mt6795/include/mach/upmu_hw.h	110;"	d
MT6331_DEW_READ_TEST	mach/mt6795/include/mach/upmu_hw.h	98;"	d
MT6331_DEW_WRITE_TEST	mach/mt6795/include/mach/upmu_hw.h	99;"	d
MT6331_DIGLDO_CON0	mach/mt6795/include/mach/upmu_hw.h	379;"	d
MT6331_DIGLDO_CON1	mach/mt6795/include/mach/upmu_hw.h	380;"	d
MT6331_DIGLDO_CON10	mach/mt6795/include/mach/upmu_hw.h	389;"	d
MT6331_DIGLDO_CON11	mach/mt6795/include/mach/upmu_hw.h	390;"	d
MT6331_DIGLDO_CON12	mach/mt6795/include/mach/upmu_hw.h	391;"	d
MT6331_DIGLDO_CON13	mach/mt6795/include/mach/upmu_hw.h	392;"	d
MT6331_DIGLDO_CON14	mach/mt6795/include/mach/upmu_hw.h	393;"	d
MT6331_DIGLDO_CON15	mach/mt6795/include/mach/upmu_hw.h	394;"	d
MT6331_DIGLDO_CON16	mach/mt6795/include/mach/upmu_hw.h	395;"	d
MT6331_DIGLDO_CON17	mach/mt6795/include/mach/upmu_hw.h	396;"	d
MT6331_DIGLDO_CON18	mach/mt6795/include/mach/upmu_hw.h	397;"	d
MT6331_DIGLDO_CON19	mach/mt6795/include/mach/upmu_hw.h	398;"	d
MT6331_DIGLDO_CON2	mach/mt6795/include/mach/upmu_hw.h	381;"	d
MT6331_DIGLDO_CON20	mach/mt6795/include/mach/upmu_hw.h	399;"	d
MT6331_DIGLDO_CON21	mach/mt6795/include/mach/upmu_hw.h	400;"	d
MT6331_DIGLDO_CON22	mach/mt6795/include/mach/upmu_hw.h	401;"	d
MT6331_DIGLDO_CON23	mach/mt6795/include/mach/upmu_hw.h	402;"	d
MT6331_DIGLDO_CON24	mach/mt6795/include/mach/upmu_hw.h	403;"	d
MT6331_DIGLDO_CON25	mach/mt6795/include/mach/upmu_hw.h	404;"	d
MT6331_DIGLDO_CON26	mach/mt6795/include/mach/upmu_hw.h	405;"	d
MT6331_DIGLDO_CON27	mach/mt6795/include/mach/upmu_hw.h	406;"	d
MT6331_DIGLDO_CON28	mach/mt6795/include/mach/upmu_hw.h	407;"	d
MT6331_DIGLDO_CON3	mach/mt6795/include/mach/upmu_hw.h	382;"	d
MT6331_DIGLDO_CON4	mach/mt6795/include/mach/upmu_hw.h	383;"	d
MT6331_DIGLDO_CON5	mach/mt6795/include/mach/upmu_hw.h	384;"	d
MT6331_DIGLDO_CON6	mach/mt6795/include/mach/upmu_hw.h	385;"	d
MT6331_DIGLDO_CON7	mach/mt6795/include/mach/upmu_hw.h	386;"	d
MT6331_DIGLDO_CON8	mach/mt6795/include/mach/upmu_hw.h	387;"	d
MT6331_DIGLDO_CON9	mach/mt6795/include/mach/upmu_hw.h	388;"	d
MT6331_DRV_CON0	mach/mt6795/include/mach/upmu_hw.h	48;"	d
MT6331_DRV_CON1	mach/mt6795/include/mach/upmu_hw.h	49;"	d
MT6331_DRV_CON2	mach/mt6795/include/mach/upmu_hw.h	50;"	d
MT6331_DRV_CON3	mach/mt6795/include/mach/upmu_hw.h	51;"	d
MT6331_EN_STATUS0	mach/mt6795/include/mach/upmu_hw.h	35;"	d
MT6331_EN_STATUS1	mach/mt6795/include/mach/upmu_hw.h	36;"	d
MT6331_EN_STATUS2	mach/mt6795/include/mach/upmu_hw.h	37;"	d
MT6331_EXT_PMIC_STATUS	mach/mt6795/include/mach/upmu_hw.h	29;"	d
MT6331_FQMTR_CON0	mach/mt6795/include/mach/upmu_hw.h	93;"	d
MT6331_FQMTR_CON1	mach/mt6795/include/mach/upmu_hw.h	94;"	d
MT6331_FQMTR_CON2	mach/mt6795/include/mach/upmu_hw.h	95;"	d
MT6331_HWCID	mach/mt6795/include/mach/upmu_hw.h	27;"	d
MT6331_IBIASDIST_CFG0	mach/mt6795/include/mach/upmu_hw.h	467;"	d
MT6331_INT_CON0	mach/mt6795/include/mach/upmu_hw.h	81;"	d
MT6331_INT_CON0_CLR	mach/mt6795/include/mach/upmu_hw.h	83;"	d
MT6331_INT_CON0_SET	mach/mt6795/include/mach/upmu_hw.h	82;"	d
MT6331_INT_CON1	mach/mt6795/include/mach/upmu_hw.h	84;"	d
MT6331_INT_CON1_CLR	mach/mt6795/include/mach/upmu_hw.h	86;"	d
MT6331_INT_CON1_SET	mach/mt6795/include/mach/upmu_hw.h	85;"	d
MT6331_INT_MISC_CON	mach/mt6795/include/mach/upmu_hw.h	87;"	d
MT6331_INT_MISC_CON_CLR	mach/mt6795/include/mach/upmu_hw.h	89;"	d
MT6331_INT_MISC_CON_SET	mach/mt6795/include/mach/upmu_hw.h	88;"	d
MT6331_INT_STA	mach/mt6795/include/mach/upmu_hw.h	117;"	d
MT6331_INT_STATUS0	mach/mt6795/include/mach/upmu_hw.h	90;"	d
MT6331_INT_STATUS1	mach/mt6795/include/mach/upmu_hw.h	91;"	d
MT6331_INT_TYPE_CON0	mach/mt6795/include/mach/upmu_hw.h	111;"	d
MT6331_INT_TYPE_CON0_CLR	mach/mt6795/include/mach/upmu_hw.h	113;"	d
MT6331_INT_TYPE_CON0_SET	mach/mt6795/include/mach/upmu_hw.h	112;"	d
MT6331_INT_TYPE_CON1	mach/mt6795/include/mach/upmu_hw.h	114;"	d
MT6331_INT_TYPE_CON1_CLR	mach/mt6795/include/mach/upmu_hw.h	116;"	d
MT6331_INT_TYPE_CON1_SET	mach/mt6795/include/mach/upmu_hw.h	115;"	d
MT6331_ISINK0_CON0	mach/mt6795/include/mach/upmu_hw.h	319;"	d
MT6331_ISINK0_CON1	mach/mt6795/include/mach/upmu_hw.h	320;"	d
MT6331_ISINK0_CON2	mach/mt6795/include/mach/upmu_hw.h	321;"	d
MT6331_ISINK0_CON3	mach/mt6795/include/mach/upmu_hw.h	322;"	d
MT6331_ISINK0_CON4	mach/mt6795/include/mach/upmu_hw.h	323;"	d
MT6331_ISINK1_CON0	mach/mt6795/include/mach/upmu_hw.h	324;"	d
MT6331_ISINK1_CON1	mach/mt6795/include/mach/upmu_hw.h	325;"	d
MT6331_ISINK1_CON2	mach/mt6795/include/mach/upmu_hw.h	326;"	d
MT6331_ISINK1_CON3	mach/mt6795/include/mach/upmu_hw.h	327;"	d
MT6331_ISINK1_CON4	mach/mt6795/include/mach/upmu_hw.h	328;"	d
MT6331_ISINK2_CON0	mach/mt6795/include/mach/upmu_hw.h	329;"	d
MT6331_ISINK2_CON1	mach/mt6795/include/mach/upmu_hw.h	330;"	d
MT6331_ISINK2_CON2	mach/mt6795/include/mach/upmu_hw.h	331;"	d
MT6331_ISINK2_CON3	mach/mt6795/include/mach/upmu_hw.h	332;"	d
MT6331_ISINK2_CON4	mach/mt6795/include/mach/upmu_hw.h	333;"	d
MT6331_ISINK3_CON0	mach/mt6795/include/mach/upmu_hw.h	334;"	d
MT6331_ISINK3_CON1	mach/mt6795/include/mach/upmu_hw.h	335;"	d
MT6331_ISINK3_CON2	mach/mt6795/include/mach/upmu_hw.h	336;"	d
MT6331_ISINK3_CON3	mach/mt6795/include/mach/upmu_hw.h	337;"	d
MT6331_ISINK3_CON4	mach/mt6795/include/mach/upmu_hw.h	338;"	d
MT6331_ISINK_ANA0	mach/mt6795/include/mach/upmu_hw.h	339;"	d
MT6331_ISINK_ANA1	mach/mt6795/include/mach/upmu_hw.h	340;"	d
MT6331_ISINK_EN_CTRL	mach/mt6795/include/mach/upmu_hw.h	342;"	d
MT6331_ISINK_PHASE_DLY	mach/mt6795/include/mach/upmu_hw.h	341;"	d
MT6331_OCSTATUS0	mach/mt6795/include/mach/upmu_hw.h	38;"	d
MT6331_OCSTATUS1	mach/mt6795/include/mach/upmu_hw.h	39;"	d
MT6331_OCSTATUS2	mach/mt6795/include/mach/upmu_hw.h	40;"	d
MT6331_OC_GEAR_0	mach/mt6795/include/mach/upmu_hw.h	92;"	d
MT6331_OTP_CON0	mach/mt6795/include/mach/upmu_hw.h	408;"	d
MT6331_OTP_CON1	mach/mt6795/include/mach/upmu_hw.h	409;"	d
MT6331_OTP_CON10	mach/mt6795/include/mach/upmu_hw.h	418;"	d
MT6331_OTP_CON11	mach/mt6795/include/mach/upmu_hw.h	419;"	d
MT6331_OTP_CON12	mach/mt6795/include/mach/upmu_hw.h	420;"	d
MT6331_OTP_CON13	mach/mt6795/include/mach/upmu_hw.h	421;"	d
MT6331_OTP_CON14	mach/mt6795/include/mach/upmu_hw.h	422;"	d
MT6331_OTP_CON2	mach/mt6795/include/mach/upmu_hw.h	410;"	d
MT6331_OTP_CON3	mach/mt6795/include/mach/upmu_hw.h	411;"	d
MT6331_OTP_CON4	mach/mt6795/include/mach/upmu_hw.h	412;"	d
MT6331_OTP_CON5	mach/mt6795/include/mach/upmu_hw.h	413;"	d
MT6331_OTP_CON6	mach/mt6795/include/mach/upmu_hw.h	414;"	d
MT6331_OTP_CON7	mach/mt6795/include/mach/upmu_hw.h	415;"	d
MT6331_OTP_CON8	mach/mt6795/include/mach/upmu_hw.h	416;"	d
MT6331_OTP_CON9	mach/mt6795/include/mach/upmu_hw.h	417;"	d
MT6331_OTP_DOUT_0_15	mach/mt6795/include/mach/upmu_hw.h	423;"	d
MT6331_OTP_DOUT_112_127	mach/mt6795/include/mach/upmu_hw.h	430;"	d
MT6331_OTP_DOUT_128_143	mach/mt6795/include/mach/upmu_hw.h	431;"	d
MT6331_OTP_DOUT_144_159	mach/mt6795/include/mach/upmu_hw.h	432;"	d
MT6331_OTP_DOUT_160_175	mach/mt6795/include/mach/upmu_hw.h	433;"	d
MT6331_OTP_DOUT_16_31	mach/mt6795/include/mach/upmu_hw.h	424;"	d
MT6331_OTP_DOUT_176_191	mach/mt6795/include/mach/upmu_hw.h	434;"	d
MT6331_OTP_DOUT_192_207	mach/mt6795/include/mach/upmu_hw.h	435;"	d
MT6331_OTP_DOUT_208_223	mach/mt6795/include/mach/upmu_hw.h	436;"	d
MT6331_OTP_DOUT_224_239	mach/mt6795/include/mach/upmu_hw.h	437;"	d
MT6331_OTP_DOUT_240_255	mach/mt6795/include/mach/upmu_hw.h	438;"	d
MT6331_OTP_DOUT_32_47	mach/mt6795/include/mach/upmu_hw.h	425;"	d
MT6331_OTP_DOUT_48_63	mach/mt6795/include/mach/upmu_hw.h	426;"	d
MT6331_OTP_DOUT_64_79	mach/mt6795/include/mach/upmu_hw.h	427;"	d
MT6331_OTP_DOUT_80_95	mach/mt6795/include/mach/upmu_hw.h	428;"	d
MT6331_OTP_DOUT_96_111	mach/mt6795/include/mach/upmu_hw.h	429;"	d
MT6331_OTP_VAL_0_15	mach/mt6795/include/mach/upmu_hw.h	439;"	d
MT6331_OTP_VAL_112_127	mach/mt6795/include/mach/upmu_hw.h	446;"	d
MT6331_OTP_VAL_128_143	mach/mt6795/include/mach/upmu_hw.h	447;"	d
MT6331_OTP_VAL_144_159	mach/mt6795/include/mach/upmu_hw.h	448;"	d
MT6331_OTP_VAL_160_175	mach/mt6795/include/mach/upmu_hw.h	449;"	d
MT6331_OTP_VAL_16_31	mach/mt6795/include/mach/upmu_hw.h	440;"	d
MT6331_OTP_VAL_176_191	mach/mt6795/include/mach/upmu_hw.h	450;"	d
MT6331_OTP_VAL_192_207	mach/mt6795/include/mach/upmu_hw.h	451;"	d
MT6331_OTP_VAL_208_223	mach/mt6795/include/mach/upmu_hw.h	452;"	d
MT6331_OTP_VAL_224_239	mach/mt6795/include/mach/upmu_hw.h	453;"	d
MT6331_OTP_VAL_240_255	mach/mt6795/include/mach/upmu_hw.h	454;"	d
MT6331_OTP_VAL_32_47	mach/mt6795/include/mach/upmu_hw.h	441;"	d
MT6331_OTP_VAL_48_63	mach/mt6795/include/mach/upmu_hw.h	442;"	d
MT6331_OTP_VAL_64_79	mach/mt6795/include/mach/upmu_hw.h	443;"	d
MT6331_OTP_VAL_80_95	mach/mt6795/include/mach/upmu_hw.h	444;"	d
MT6331_OTP_VAL_96_111	mach/mt6795/include/mach/upmu_hw.h	445;"	d
MT6331_PGSTATUS	mach/mt6795/include/mach/upmu_hw.h	41;"	d
MT6331_PMIC_ACCDET_AUXADC_CTRL_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	4687;"	d
MT6331_PMIC_ACCDET_AUXADC_CTRL_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4688;"	d
MT6331_PMIC_ACCDET_CMP_CLK_MASK	mach/mt6795/include/mach/upmu_hw.h	4655;"	d
MT6331_PMIC_ACCDET_CMP_CLK_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4656;"	d
MT6331_PMIC_ACCDET_CMP_EN_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	4633;"	d
MT6331_PMIC_ACCDET_CMP_EN_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4634;"	d
MT6331_PMIC_ACCDET_CMP_PWM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4553;"	d
MT6331_PMIC_ACCDET_CMP_PWM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4554;"	d
MT6331_PMIC_ACCDET_CMP_PWM_IDLE_MASK	mach/mt6795/include/mach/upmu_hw.h	4561;"	d
MT6331_PMIC_ACCDET_CMP_PWM_IDLE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4562;"	d
MT6331_PMIC_ACCDET_CUR_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	4731;"	d
MT6331_PMIC_ACCDET_CUR_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4732;"	d
MT6331_PMIC_ACCDET_CUR_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	4643;"	d
MT6331_PMIC_ACCDET_CUR_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4644;"	d
MT6331_PMIC_ACCDET_DEBOUNCE0_MASK	mach/mt6795/include/mach/upmu_hw.h	4577;"	d
MT6331_PMIC_ACCDET_DEBOUNCE0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4578;"	d
MT6331_PMIC_ACCDET_DEBOUNCE1_MASK	mach/mt6795/include/mach/upmu_hw.h	4579;"	d
MT6331_PMIC_ACCDET_DEBOUNCE1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4580;"	d
MT6331_PMIC_ACCDET_DEBOUNCE2_MASK	mach/mt6795/include/mach/upmu_hw.h	4581;"	d
MT6331_PMIC_ACCDET_DEBOUNCE2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4582;"	d
MT6331_PMIC_ACCDET_DEBOUNCE3_MASK	mach/mt6795/include/mach/upmu_hw.h	4583;"	d
MT6331_PMIC_ACCDET_DEBOUNCE3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4584;"	d
MT6331_PMIC_ACCDET_DEBOUNCE4_MASK	mach/mt6795/include/mach/upmu_hw.h	4585;"	d
MT6331_PMIC_ACCDET_DEBOUNCE4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4586;"	d
MT6331_PMIC_ACCDET_EINTCMPOUT_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	4681;"	d
MT6331_PMIC_ACCDET_EINTCMPOUT_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4682;"	d
MT6331_PMIC_ACCDET_EINTCMP_EN_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	4693;"	d
MT6331_PMIC_ACCDET_EINTCMP_EN_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4694;"	d
MT6331_PMIC_ACCDET_EINTDET_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4549;"	d
MT6331_PMIC_ACCDET_EINTDET_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4550;"	d
MT6331_PMIC_ACCDET_EINT_CUR_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	4733;"	d
MT6331_PMIC_ACCDET_EINT_CUR_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4734;"	d
MT6331_PMIC_ACCDET_EINT_CUR_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	4709;"	d
MT6331_PMIC_ACCDET_EINT_CUR_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4710;"	d
MT6331_PMIC_ACCDET_EINT_DEBOUNCE_MASK	mach/mt6795/include/mach/upmu_hw.h	4659;"	d
MT6331_PMIC_ACCDET_EINT_DEBOUNCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4660;"	d
MT6331_PMIC_ACCDET_EINT_IRQ_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	4613;"	d
MT6331_PMIC_ACCDET_EINT_IRQ_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4614;"	d
MT6331_PMIC_ACCDET_EINT_IRQ_MASK	mach/mt6795/include/mach/upmu_hw.h	4607;"	d
MT6331_PMIC_ACCDET_EINT_IRQ_POLARITY_MASK	mach/mt6795/include/mach/upmu_hw.h	4615;"	d
MT6331_PMIC_ACCDET_EINT_IRQ_POLARITY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4616;"	d
MT6331_PMIC_ACCDET_EINT_IRQ_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4608;"	d
MT6331_PMIC_ACCDET_EINT_IVAL_CUR_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	4589;"	d
MT6331_PMIC_ACCDET_EINT_IVAL_CUR_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4590;"	d
MT6331_PMIC_ACCDET_EINT_IVAL_MEM_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	4597;"	d
MT6331_PMIC_ACCDET_EINT_IVAL_MEM_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4598;"	d
MT6331_PMIC_ACCDET_EINT_IVAL_SAM_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	4593;"	d
MT6331_PMIC_ACCDET_EINT_IVAL_SAM_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4594;"	d
MT6331_PMIC_ACCDET_EINT_IVAL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4599;"	d
MT6331_PMIC_ACCDET_EINT_IVAL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4600;"	d
MT6331_PMIC_ACCDET_EINT_MEM_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	4713;"	d
MT6331_PMIC_ACCDET_EINT_MEM_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4714;"	d
MT6331_PMIC_ACCDET_EINT_PWM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4559;"	d
MT6331_PMIC_ACCDET_EINT_PWM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4560;"	d
MT6331_PMIC_ACCDET_EINT_PWM_FALL_DELAY_MASK	mach/mt6795/include/mach/upmu_hw.h	4667;"	d
MT6331_PMIC_ACCDET_EINT_PWM_FALL_DELAY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4668;"	d
MT6331_PMIC_ACCDET_EINT_PWM_IDLE_MASK	mach/mt6795/include/mach/upmu_hw.h	4567;"	d
MT6331_PMIC_ACCDET_EINT_PWM_IDLE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4568;"	d
MT6331_PMIC_ACCDET_EINT_PWM_RISE_DELAY_MASK	mach/mt6795/include/mach/upmu_hw.h	4669;"	d
MT6331_PMIC_ACCDET_EINT_PWM_RISE_DELAY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4670;"	d
MT6331_PMIC_ACCDET_EINT_PWM_THRESH_MASK	mach/mt6795/include/mach/upmu_hw.h	4661;"	d
MT6331_PMIC_ACCDET_EINT_PWM_THRESH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4662;"	d
MT6331_PMIC_ACCDET_EINT_PWM_WIDTH_MASK	mach/mt6795/include/mach/upmu_hw.h	4663;"	d
MT6331_PMIC_ACCDET_EINT_PWM_WIDTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4664;"	d
MT6331_PMIC_ACCDET_EINT_SAM_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	4711;"	d
MT6331_PMIC_ACCDET_EINT_SAM_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4712;"	d
MT6331_PMIC_ACCDET_EINT_SEQ_INIT_MASK	mach/mt6795/include/mach/upmu_hw.h	4551;"	d
MT6331_PMIC_ACCDET_EINT_SEQ_INIT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4552;"	d
MT6331_PMIC_ACCDET_EINT_STATE_MASK	mach/mt6795/include/mach/upmu_hw.h	4707;"	d
MT6331_PMIC_ACCDET_EINT_STATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4708;"	d
MT6331_PMIC_ACCDET_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4543;"	d
MT6331_PMIC_ACCDET_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4544;"	d
MT6331_PMIC_ACCDET_FALL_DELAY_MASK	mach/mt6795/include/mach/upmu_hw.h	4575;"	d
MT6331_PMIC_ACCDET_FALL_DELAY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4576;"	d
MT6331_PMIC_ACCDET_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	4641;"	d
MT6331_PMIC_ACCDET_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4642;"	d
MT6331_PMIC_ACCDET_IN_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	4631;"	d
MT6331_PMIC_ACCDET_IN_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4632;"	d
MT6331_PMIC_ACCDET_IRQ_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	4609;"	d
MT6331_PMIC_ACCDET_IRQ_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4610;"	d
MT6331_PMIC_ACCDET_IRQ_MASK	mach/mt6795/include/mach/upmu_hw.h	4603;"	d
MT6331_PMIC_ACCDET_IRQ_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4604;"	d
MT6331_PMIC_ACCDET_IVAL_CUR_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	4587;"	d
MT6331_PMIC_ACCDET_IVAL_CUR_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4588;"	d
MT6331_PMIC_ACCDET_IVAL_MEM_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	4595;"	d
MT6331_PMIC_ACCDET_IVAL_MEM_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4596;"	d
MT6331_PMIC_ACCDET_IVAL_SAM_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	4591;"	d
MT6331_PMIC_ACCDET_IVAL_SAM_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4592;"	d
MT6331_PMIC_ACCDET_IVAL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4601;"	d
MT6331_PMIC_ACCDET_IVAL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4602;"	d
MT6331_PMIC_ACCDET_MBIAS_CLK_MASK	mach/mt6795/include/mach/upmu_hw.h	4651;"	d
MT6331_PMIC_ACCDET_MBIAS_CLK_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4652;"	d
MT6331_PMIC_ACCDET_MBIAS_EN_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	4637;"	d
MT6331_PMIC_ACCDET_MBIAS_EN_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4638;"	d
MT6331_PMIC_ACCDET_MBIAS_PWM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4557;"	d
MT6331_PMIC_ACCDET_MBIAS_PWM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4558;"	d
MT6331_PMIC_ACCDET_MBIAS_PWM_IDLE_MASK	mach/mt6795/include/mach/upmu_hw.h	4565;"	d
MT6331_PMIC_ACCDET_MBIAS_PWM_IDLE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4566;"	d
MT6331_PMIC_ACCDET_MEM_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	4647;"	d
MT6331_PMIC_ACCDET_MEM_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4648;"	d
MT6331_PMIC_ACCDET_NEGVDET_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4547;"	d
MT6331_PMIC_ACCDET_NEGVDET_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4548;"	d
MT6331_PMIC_ACCDET_NEGV_ADD_MASK	mach/mt6795/include/mach/upmu_hw.h	4727;"	d
MT6331_PMIC_ACCDET_NEGV_ADD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4728;"	d
MT6331_PMIC_ACCDET_NEGV_CMP_MASK	mach/mt6795/include/mach/upmu_hw.h	4729;"	d
MT6331_PMIC_ACCDET_NEGV_CMP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4730;"	d
MT6331_PMIC_ACCDET_NEGV_COUNT_END_MASK	mach/mt6795/include/mach/upmu_hw.h	4723;"	d
MT6331_PMIC_ACCDET_NEGV_COUNT_END_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4724;"	d
MT6331_PMIC_ACCDET_NEGV_COUNT_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	4721;"	d
MT6331_PMIC_ACCDET_NEGV_COUNT_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4722;"	d
MT6331_PMIC_ACCDET_NEGV_IRQ_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	4611;"	d
MT6331_PMIC_ACCDET_NEGV_IRQ_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4612;"	d
MT6331_PMIC_ACCDET_NEGV_IRQ_MASK	mach/mt6795/include/mach/upmu_hw.h	4605;"	d
MT6331_PMIC_ACCDET_NEGV_IRQ_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4606;"	d
MT6331_PMIC_ACCDET_NEGV_MINU_MASK	mach/mt6795/include/mach/upmu_hw.h	4725;"	d
MT6331_PMIC_ACCDET_NEGV_MINU_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4726;"	d
MT6331_PMIC_ACCDET_NEGV_THRESH_MASK	mach/mt6795/include/mach/upmu_hw.h	4665;"	d
MT6331_PMIC_ACCDET_NEGV_THRESH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4666;"	d
MT6331_PMIC_ACCDET_NVDETECTOUT_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	4675;"	d
MT6331_PMIC_ACCDET_NVDETECTOUT_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4676;"	d
MT6331_PMIC_ACCDET_PWM_EN_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	4639;"	d
MT6331_PMIC_ACCDET_PWM_EN_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4640;"	d
MT6331_PMIC_ACCDET_PWM_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4629;"	d
MT6331_PMIC_ACCDET_PWM_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4630;"	d
MT6331_PMIC_ACCDET_PWM_THRESH_MASK	mach/mt6795/include/mach/upmu_hw.h	4571;"	d
MT6331_PMIC_ACCDET_PWM_THRESH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4572;"	d
MT6331_PMIC_ACCDET_PWM_WIDTH_MASK	mach/mt6795/include/mach/upmu_hw.h	4569;"	d
MT6331_PMIC_ACCDET_PWM_WIDTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4570;"	d
MT6331_PMIC_ACCDET_RISE_DELAY_MASK	mach/mt6795/include/mach/upmu_hw.h	4573;"	d
MT6331_PMIC_ACCDET_RISE_DELAY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4574;"	d
MT6331_PMIC_ACCDET_RSV_CON0_MASK	mach/mt6795/include/mach/upmu_hw.h	4735;"	d
MT6331_PMIC_ACCDET_RSV_CON0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4736;"	d
MT6331_PMIC_ACCDET_RSV_CON1_MASK	mach/mt6795/include/mach/upmu_hw.h	4737;"	d
MT6331_PMIC_ACCDET_RSV_CON1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4738;"	d
MT6331_PMIC_ACCDET_SAM_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	4645;"	d
MT6331_PMIC_ACCDET_SAM_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4646;"	d
MT6331_PMIC_ACCDET_SEQ_INIT_MASK	mach/mt6795/include/mach/upmu_hw.h	4545;"	d
MT6331_PMIC_ACCDET_SEQ_INIT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4546;"	d
MT6331_PMIC_ACCDET_STATE_MASK	mach/mt6795/include/mach/upmu_hw.h	4649;"	d
MT6331_PMIC_ACCDET_STATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4650;"	d
MT6331_PMIC_ACCDET_TEST_MODE0_MASK	mach/mt6795/include/mach/upmu_hw.h	4617;"	d
MT6331_PMIC_ACCDET_TEST_MODE0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4618;"	d
MT6331_PMIC_ACCDET_TEST_MODE10_MASK	mach/mt6795/include/mach/upmu_hw.h	4679;"	d
MT6331_PMIC_ACCDET_TEST_MODE10_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4680;"	d
MT6331_PMIC_ACCDET_TEST_MODE11_MASK	mach/mt6795/include/mach/upmu_hw.h	4677;"	d
MT6331_PMIC_ACCDET_TEST_MODE11_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4678;"	d
MT6331_PMIC_ACCDET_TEST_MODE12_MASK	mach/mt6795/include/mach/upmu_hw.h	4673;"	d
MT6331_PMIC_ACCDET_TEST_MODE12_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4674;"	d
MT6331_PMIC_ACCDET_TEST_MODE13_MASK	mach/mt6795/include/mach/upmu_hw.h	4671;"	d
MT6331_PMIC_ACCDET_TEST_MODE13_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4672;"	d
MT6331_PMIC_ACCDET_TEST_MODE1_MASK	mach/mt6795/include/mach/upmu_hw.h	4619;"	d
MT6331_PMIC_ACCDET_TEST_MODE1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4620;"	d
MT6331_PMIC_ACCDET_TEST_MODE2_MASK	mach/mt6795/include/mach/upmu_hw.h	4621;"	d
MT6331_PMIC_ACCDET_TEST_MODE2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4622;"	d
MT6331_PMIC_ACCDET_TEST_MODE3_MASK	mach/mt6795/include/mach/upmu_hw.h	4623;"	d
MT6331_PMIC_ACCDET_TEST_MODE3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4624;"	d
MT6331_PMIC_ACCDET_TEST_MODE4_MASK	mach/mt6795/include/mach/upmu_hw.h	4625;"	d
MT6331_PMIC_ACCDET_TEST_MODE4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4626;"	d
MT6331_PMIC_ACCDET_TEST_MODE5_MASK	mach/mt6795/include/mach/upmu_hw.h	4627;"	d
MT6331_PMIC_ACCDET_TEST_MODE5_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4628;"	d
MT6331_PMIC_ACCDET_TEST_MODE6_MASK	mach/mt6795/include/mach/upmu_hw.h	4691;"	d
MT6331_PMIC_ACCDET_TEST_MODE6_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4692;"	d
MT6331_PMIC_ACCDET_TEST_MODE7_MASK	mach/mt6795/include/mach/upmu_hw.h	4689;"	d
MT6331_PMIC_ACCDET_TEST_MODE7_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4690;"	d
MT6331_PMIC_ACCDET_TEST_MODE8_MASK	mach/mt6795/include/mach/upmu_hw.h	4685;"	d
MT6331_PMIC_ACCDET_TEST_MODE8_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4686;"	d
MT6331_PMIC_ACCDET_TEST_MODE9_MASK	mach/mt6795/include/mach/upmu_hw.h	4683;"	d
MT6331_PMIC_ACCDET_TEST_MODE9_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4684;"	d
MT6331_PMIC_ACCDET_VTH_CLK_MASK	mach/mt6795/include/mach/upmu_hw.h	4653;"	d
MT6331_PMIC_ACCDET_VTH_CLK_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4654;"	d
MT6331_PMIC_ACCDET_VTH_EN_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	4635;"	d
MT6331_PMIC_ACCDET_VTH_EN_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4636;"	d
MT6331_PMIC_ACCDET_VTH_PWM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4555;"	d
MT6331_PMIC_ACCDET_VTH_PWM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4556;"	d
MT6331_PMIC_ACCDET_VTH_PWM_IDLE_MASK	mach/mt6795/include/mach/upmu_hw.h	4563;"	d
MT6331_PMIC_ACCDET_VTH_PWM_IDLE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4564;"	d
MT6331_PMIC_AD_AUXADC_COMP_MASK	mach/mt6795/include/mach/upmu_hw.h	4389;"	d
MT6331_PMIC_AD_AUXADC_COMP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4390;"	d
MT6331_PMIC_ANALDO_DEGTD_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2977;"	d
MT6331_PMIC_ANALDO_DEGTD_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2978;"	d
MT6331_PMIC_AUDACCDETAUXADCSWCTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	4537;"	d
MT6331_PMIC_AUDACCDETAUXADCSWCTRL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4539;"	d
MT6331_PMIC_AUDACCDETAUXADCSWCTRL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4540;"	d
MT6331_PMIC_AUDACCDETAUXADCSWCTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4538;"	d
MT6331_PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	4423;"	d
MT6331_PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4424;"	d
MT6331_PMIC_AUXADC_ACCDET_AUTO_SPL_MASK	mach/mt6795/include/mach/upmu_hw.h	4421;"	d
MT6331_PMIC_AUXADC_ACCDET_AUTO_SPL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4422;"	d
MT6331_PMIC_AUXADC_ACCDET_DIG0_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	4485;"	d
MT6331_PMIC_AUXADC_ACCDET_DIG0_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4486;"	d
MT6331_PMIC_AUXADC_ACCDET_DIG1_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	4483;"	d
MT6331_PMIC_AUXADC_ACCDET_DIG1_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4484;"	d
MT6331_PMIC_AUXADC_ADCIN_BATON_TED_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4409;"	d
MT6331_PMIC_AUXADC_ADCIN_BATON_TED_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4410;"	d
MT6331_PMIC_AUXADC_ADCIN_BATSNS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4405;"	d
MT6331_PMIC_AUXADC_ADCIN_BATSNS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4406;"	d
MT6331_PMIC_AUXADC_ADCIN_CHRIN_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4403;"	d
MT6331_PMIC_AUXADC_ADCIN_CHRIN_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4404;"	d
MT6331_PMIC_AUXADC_ADCIN_CS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4407;"	d
MT6331_PMIC_AUXADC_ADCIN_CS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4408;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_MASK	mach/mt6795/include/mach/upmu_hw.h	4245;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4246;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_GPS_MASK	mach/mt6795/include/mach/upmu_hw.h	4249;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	4247;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4248;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_GPS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4250;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_LBAT_MASK	mach/mt6795/include/mach/upmu_hw.h	4237;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_LBAT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4238;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	4235;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4236;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_SPK_I_MASK	mach/mt6795/include/mach/upmu_hw.h	4241;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_SPK_I_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4242;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_SPK_V_MASK	mach/mt6795/include/mach/upmu_hw.h	4243;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_SPK_V_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4244;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_THR_HW_MASK	mach/mt6795/include/mach/upmu_hw.h	4251;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_THR_HW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4252;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_THR_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	4253;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_THR_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4254;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_MASK	mach/mt6795/include/mach/upmu_hw.h	4239;"	d
MT6331_PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4240;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH0_MASK	mach/mt6795/include/mach/upmu_hw.h	4157;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4158;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH10_MASK	mach/mt6795/include/mach/upmu_hw.h	4197;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH10_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4198;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH11_15_MASK	mach/mt6795/include/mach/upmu_hw.h	4201;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH11_15_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4202;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH1_MASK	mach/mt6795/include/mach/upmu_hw.h	4161;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4162;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH2_MASK	mach/mt6795/include/mach/upmu_hw.h	4165;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4166;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH3_MASK	mach/mt6795/include/mach/upmu_hw.h	4169;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4170;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH4_BY_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	4225;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH4_BY_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4226;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH4_MASK	mach/mt6795/include/mach/upmu_hw.h	4173;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4174;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH5_MASK	mach/mt6795/include/mach/upmu_hw.h	4177;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH5_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4178;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH6_MASK	mach/mt6795/include/mach/upmu_hw.h	4181;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH6_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4182;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH7_BY_AP_MASK	mach/mt6795/include/mach/upmu_hw.h	4221;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH7_BY_AP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4222;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_MASK	mach/mt6795/include/mach/upmu_hw.h	4213;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4214;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH7_BY_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	4217;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH7_BY_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4218;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH7_MASK	mach/mt6795/include/mach/upmu_hw.h	4185;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH7_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4186;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH8_MASK	mach/mt6795/include/mach/upmu_hw.h	4189;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH8_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4190;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH9_MASK	mach/mt6795/include/mach/upmu_hw.h	4193;"	d
MT6331_PMIC_AUXADC_ADC_OUT_CH9_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4194;"	d
MT6331_PMIC_AUXADC_ADC_OUT_LBAT_MASK	mach/mt6795/include/mach/upmu_hw.h	4209;"	d
MT6331_PMIC_AUXADC_ADC_OUT_LBAT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4210;"	d
MT6331_PMIC_AUXADC_ADC_OUT_RAW_MASK	mach/mt6795/include/mach/upmu_hw.h	4233;"	d
MT6331_PMIC_AUXADC_ADC_OUT_RAW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4234;"	d
MT6331_PMIC_AUXADC_ADC_OUT_THR_HW_MASK	mach/mt6795/include/mach/upmu_hw.h	4229;"	d
MT6331_PMIC_AUXADC_ADC_OUT_THR_HW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4230;"	d
MT6331_PMIC_AUXADC_ADC_OUT_WAKEUP_MASK	mach/mt6795/include/mach/upmu_hw.h	4205;"	d
MT6331_PMIC_AUXADC_ADC_OUT_WAKEUP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4206;"	d
MT6331_PMIC_AUXADC_ADC_PWDB_MASK	mach/mt6795/include/mach/upmu_hw.h	4379;"	d
MT6331_PMIC_AUXADC_ADC_PWDB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4380;"	d
MT6331_PMIC_AUXADC_ADC_PWDB_SWCTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	4381;"	d
MT6331_PMIC_AUXADC_ADC_PWDB_SWCTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4382;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH0_MASK	mach/mt6795/include/mach/upmu_hw.h	4159;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4160;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH10_MASK	mach/mt6795/include/mach/upmu_hw.h	4199;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH10_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4200;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH11_15_MASK	mach/mt6795/include/mach/upmu_hw.h	4203;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH11_15_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4204;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH1_MASK	mach/mt6795/include/mach/upmu_hw.h	4163;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4164;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH2_MASK	mach/mt6795/include/mach/upmu_hw.h	4167;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4168;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH3_MASK	mach/mt6795/include/mach/upmu_hw.h	4171;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4172;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH4_BY_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	4227;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH4_BY_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4228;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH4_MASK	mach/mt6795/include/mach/upmu_hw.h	4175;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4176;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH5_MASK	mach/mt6795/include/mach/upmu_hw.h	4179;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH5_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4180;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH6_MASK	mach/mt6795/include/mach/upmu_hw.h	4183;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH6_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4184;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH7_BY_AP_MASK	mach/mt6795/include/mach/upmu_hw.h	4223;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH7_BY_AP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4224;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_MASK	mach/mt6795/include/mach/upmu_hw.h	4215;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4216;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH7_BY_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	4219;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH7_BY_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4220;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH7_MASK	mach/mt6795/include/mach/upmu_hw.h	4187;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH7_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4188;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH8_MASK	mach/mt6795/include/mach/upmu_hw.h	4191;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH8_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4192;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH9_MASK	mach/mt6795/include/mach/upmu_hw.h	4195;"	d
MT6331_PMIC_AUXADC_ADC_RDY_CH9_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4196;"	d
MT6331_PMIC_AUXADC_ADC_RDY_LBAT_MASK	mach/mt6795/include/mach/upmu_hw.h	4211;"	d
MT6331_PMIC_AUXADC_ADC_RDY_LBAT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4212;"	d
MT6331_PMIC_AUXADC_ADC_RDY_THR_HW_MASK	mach/mt6795/include/mach/upmu_hw.h	4231;"	d
MT6331_PMIC_AUXADC_ADC_RDY_THR_HW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4232;"	d
MT6331_PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	4309;"	d
MT6331_PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4310;"	d
MT6331_PMIC_AUXADC_ADC_RDY_WAKEUP_MASK	mach/mt6795/include/mach/upmu_hw.h	4207;"	d
MT6331_PMIC_AUXADC_ADC_RDY_WAKEUP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4208;"	d
MT6331_PMIC_AUXADC_AUTORPT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4445;"	d
MT6331_PMIC_AUXADC_AUTORPT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4446;"	d
MT6331_PMIC_AUXADC_AUTORPT_PRD_MASK	mach/mt6795/include/mach/upmu_hw.h	4443;"	d
MT6331_PMIC_AUXADC_AUTORPT_PRD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4444;"	d
MT6331_PMIC_AUXADC_AVG_NUM_LARGE_MASK	mach/mt6795/include/mach/upmu_hw.h	4321;"	d
MT6331_PMIC_AUXADC_AVG_NUM_LARGE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4322;"	d
MT6331_PMIC_AUXADC_AVG_NUM_SEL_LBAT_MASK	mach/mt6795/include/mach/upmu_hw.h	4327;"	d
MT6331_PMIC_AUXADC_AVG_NUM_SEL_LBAT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4328;"	d
MT6331_PMIC_AUXADC_AVG_NUM_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4325;"	d
MT6331_PMIC_AUXADC_AVG_NUM_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4326;"	d
MT6331_PMIC_AUXADC_AVG_NUM_SEL_SPK_I_MASK	mach/mt6795/include/mach/upmu_hw.h	4331;"	d
MT6331_PMIC_AUXADC_AVG_NUM_SEL_SPK_I_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4332;"	d
MT6331_PMIC_AUXADC_AVG_NUM_SEL_SPK_V_MASK	mach/mt6795/include/mach/upmu_hw.h	4333;"	d
MT6331_PMIC_AUXADC_AVG_NUM_SEL_SPK_V_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4334;"	d
MT6331_PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_MASK	mach/mt6795/include/mach/upmu_hw.h	4329;"	d
MT6331_PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4330;"	d
MT6331_PMIC_AUXADC_AVG_NUM_SMALL_MASK	mach/mt6795/include/mach/upmu_hw.h	4319;"	d
MT6331_PMIC_AUXADC_AVG_NUM_SMALL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4320;"	d
MT6331_PMIC_AUXADC_BIT_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4373;"	d
MT6331_PMIC_AUXADC_BIT_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4374;"	d
MT6331_PMIC_AUXADC_CHSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4413;"	d
MT6331_PMIC_AUXADC_CHSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4414;"	d
MT6331_PMIC_AUXADC_CK_AON_GPS_MASK	mach/mt6795/include/mach/upmu_hw.h	4313;"	d
MT6331_PMIC_AUXADC_CK_AON_GPS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4314;"	d
MT6331_PMIC_AUXADC_CK_AON_MASK	mach/mt6795/include/mach/upmu_hw.h	4317;"	d
MT6331_PMIC_AUXADC_CK_AON_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	4315;"	d
MT6331_PMIC_AUXADC_CK_AON_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4316;"	d
MT6331_PMIC_AUXADC_CK_AON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4318;"	d
MT6331_PMIC_AUXADC_CK_ON_EXTD_MASK	mach/mt6795/include/mach/upmu_hw.h	4305;"	d
MT6331_PMIC_AUXADC_CK_ON_EXTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4306;"	d
MT6331_PMIC_AUXADC_DAC_EXTD_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4427;"	d
MT6331_PMIC_AUXADC_DAC_EXTD_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4428;"	d
MT6331_PMIC_AUXADC_DAC_EXTD_MASK	mach/mt6795/include/mach/upmu_hw.h	4425;"	d
MT6331_PMIC_AUXADC_DAC_EXTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4426;"	d
MT6331_PMIC_AUXADC_DATA_REUSE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4369;"	d
MT6331_PMIC_AUXADC_DATA_REUSE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4370;"	d
MT6331_PMIC_AUXADC_DA_DAC_MASK	mach/mt6795/include/mach/upmu_hw.h	4385;"	d
MT6331_PMIC_AUXADC_DA_DAC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4386;"	d
MT6331_PMIC_AUXADC_DA_DAC_SWCTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	4387;"	d
MT6331_PMIC_AUXADC_DA_DAC_SWCTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4388;"	d
MT6331_PMIC_AUXADC_DIG0_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	4411;"	d
MT6331_PMIC_AUXADC_DIG0_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4412;"	d
MT6331_PMIC_AUXADC_DIG0_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	4453;"	d
MT6331_PMIC_AUXADC_DIG0_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4454;"	d
MT6331_PMIC_AUXADC_DIG0_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	4417;"	d
MT6331_PMIC_AUXADC_DIG0_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4418;"	d
MT6331_PMIC_AUXADC_DIG1_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	4431;"	d
MT6331_PMIC_AUXADC_DIG1_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4432;"	d
MT6331_PMIC_AUXADC_DIG1_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	4419;"	d
MT6331_PMIC_AUXADC_DIG1_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4420;"	d
MT6331_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	4479;"	d
MT6331_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4480;"	d
MT6331_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	4481;"	d
MT6331_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4482;"	d
MT6331_PMIC_AUXADC_LBAT_DEBT_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	4455;"	d
MT6331_PMIC_AUXADC_LBAT_DEBT_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4456;"	d
MT6331_PMIC_AUXADC_LBAT_DEBT_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	4457;"	d
MT6331_PMIC_AUXADC_LBAT_DEBT_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4458;"	d
MT6331_PMIC_AUXADC_LBAT_DET_PRD_15_0_MASK	mach/mt6795/include/mach/upmu_hw.h	4459;"	d
MT6331_PMIC_AUXADC_LBAT_DET_PRD_15_0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4460;"	d
MT6331_PMIC_AUXADC_LBAT_DET_PRD_19_16_MASK	mach/mt6795/include/mach/upmu_hw.h	4461;"	d
MT6331_PMIC_AUXADC_LBAT_DET_PRD_19_16_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4462;"	d
MT6331_PMIC_AUXADC_LBAT_EN_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	4467;"	d
MT6331_PMIC_AUXADC_LBAT_EN_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4468;"	d
MT6331_PMIC_AUXADC_LBAT_EN_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	4475;"	d
MT6331_PMIC_AUXADC_LBAT_EN_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4476;"	d
MT6331_PMIC_AUXADC_LBAT_IRQ_EN_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	4465;"	d
MT6331_PMIC_AUXADC_LBAT_IRQ_EN_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4466;"	d
MT6331_PMIC_AUXADC_LBAT_IRQ_EN_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	4473;"	d
MT6331_PMIC_AUXADC_LBAT_IRQ_EN_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4474;"	d
MT6331_PMIC_AUXADC_LBAT_MAX_IRQ_B_MASK	mach/mt6795/include/mach/upmu_hw.h	4469;"	d
MT6331_PMIC_AUXADC_LBAT_MAX_IRQ_B_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4470;"	d
MT6331_PMIC_AUXADC_LBAT_MIN_IRQ_B_MASK	mach/mt6795/include/mach/upmu_hw.h	4477;"	d
MT6331_PMIC_AUXADC_LBAT_MIN_IRQ_B_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4478;"	d
MT6331_PMIC_AUXADC_LBAT_VOLT_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	4463;"	d
MT6331_PMIC_AUXADC_LBAT_VOLT_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4464;"	d
MT6331_PMIC_AUXADC_LBAT_VOLT_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	4471;"	d
MT6331_PMIC_AUXADC_LBAT_VOLT_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4472;"	d
MT6331_PMIC_AUXADC_OUT_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4383;"	d
MT6331_PMIC_AUXADC_OUT_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4384;"	d
MT6331_PMIC_AUXADC_PMU_THR_PDN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4449;"	d
MT6331_PMIC_AUXADC_PMU_THR_PDN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4450;"	d
MT6331_PMIC_AUXADC_PMU_THR_PDN_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	4451;"	d
MT6331_PMIC_AUXADC_PMU_THR_PDN_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4452;"	d
MT6331_PMIC_AUXADC_PMU_THR_PDN_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	4447;"	d
MT6331_PMIC_AUXADC_PMU_THR_PDN_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4448;"	d
MT6331_PMIC_AUXADC_RNG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4367;"	d
MT6331_PMIC_AUXADC_RNG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4368;"	d
MT6331_PMIC_AUXADC_RQST0_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	4289;"	d
MT6331_PMIC_AUXADC_RQST0_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4290;"	d
MT6331_PMIC_AUXADC_RQST0_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	4287;"	d
MT6331_PMIC_AUXADC_RQST0_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4288;"	d
MT6331_PMIC_AUXADC_RQST1_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	4303;"	d
MT6331_PMIC_AUXADC_RQST1_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4304;"	d
MT6331_PMIC_AUXADC_RQST1_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	4301;"	d
MT6331_PMIC_AUXADC_RQST1_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4302;"	d
MT6331_PMIC_AUXADC_RQST_CH0_MASK	mach/mt6795/include/mach/upmu_hw.h	4255;"	d
MT6331_PMIC_AUXADC_RQST_CH0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4256;"	d
MT6331_PMIC_AUXADC_RQST_CH10_MASK	mach/mt6795/include/mach/upmu_hw.h	4275;"	d
MT6331_PMIC_AUXADC_RQST_CH10_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4276;"	d
MT6331_PMIC_AUXADC_RQST_CH11_MASK	mach/mt6795/include/mach/upmu_hw.h	4277;"	d
MT6331_PMIC_AUXADC_RQST_CH11_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4278;"	d
MT6331_PMIC_AUXADC_RQST_CH12_MASK	mach/mt6795/include/mach/upmu_hw.h	4279;"	d
MT6331_PMIC_AUXADC_RQST_CH12_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4280;"	d
MT6331_PMIC_AUXADC_RQST_CH13_MASK	mach/mt6795/include/mach/upmu_hw.h	4281;"	d
MT6331_PMIC_AUXADC_RQST_CH13_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4282;"	d
MT6331_PMIC_AUXADC_RQST_CH14_MASK	mach/mt6795/include/mach/upmu_hw.h	4283;"	d
MT6331_PMIC_AUXADC_RQST_CH14_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4284;"	d
MT6331_PMIC_AUXADC_RQST_CH15_MASK	mach/mt6795/include/mach/upmu_hw.h	4285;"	d
MT6331_PMIC_AUXADC_RQST_CH15_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4286;"	d
MT6331_PMIC_AUXADC_RQST_CH1_MASK	mach/mt6795/include/mach/upmu_hw.h	4257;"	d
MT6331_PMIC_AUXADC_RQST_CH1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4258;"	d
MT6331_PMIC_AUXADC_RQST_CH2_MASK	mach/mt6795/include/mach/upmu_hw.h	4259;"	d
MT6331_PMIC_AUXADC_RQST_CH2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4260;"	d
MT6331_PMIC_AUXADC_RQST_CH3_MASK	mach/mt6795/include/mach/upmu_hw.h	4261;"	d
MT6331_PMIC_AUXADC_RQST_CH3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4262;"	d
MT6331_PMIC_AUXADC_RQST_CH4_BY_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	4293;"	d
MT6331_PMIC_AUXADC_RQST_CH4_BY_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4294;"	d
MT6331_PMIC_AUXADC_RQST_CH4_MASK	mach/mt6795/include/mach/upmu_hw.h	4263;"	d
MT6331_PMIC_AUXADC_RQST_CH4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4264;"	d
MT6331_PMIC_AUXADC_RQST_CH5_MASK	mach/mt6795/include/mach/upmu_hw.h	4265;"	d
MT6331_PMIC_AUXADC_RQST_CH5_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4266;"	d
MT6331_PMIC_AUXADC_RQST_CH6_MASK	mach/mt6795/include/mach/upmu_hw.h	4267;"	d
MT6331_PMIC_AUXADC_RQST_CH6_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4268;"	d
MT6331_PMIC_AUXADC_RQST_CH7_BY_GPS_MASK	mach/mt6795/include/mach/upmu_hw.h	4297;"	d
MT6331_PMIC_AUXADC_RQST_CH7_BY_GPS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4298;"	d
MT6331_PMIC_AUXADC_RQST_CH7_BY_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	4295;"	d
MT6331_PMIC_AUXADC_RQST_CH7_BY_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4296;"	d
MT6331_PMIC_AUXADC_RQST_CH7_MASK	mach/mt6795/include/mach/upmu_hw.h	4269;"	d
MT6331_PMIC_AUXADC_RQST_CH7_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4270;"	d
MT6331_PMIC_AUXADC_RQST_CH8_MASK	mach/mt6795/include/mach/upmu_hw.h	4271;"	d
MT6331_PMIC_AUXADC_RQST_CH8_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4272;"	d
MT6331_PMIC_AUXADC_RQST_CH9_MASK	mach/mt6795/include/mach/upmu_hw.h	4273;"	d
MT6331_PMIC_AUXADC_RQST_CH9_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4274;"	d
MT6331_PMIC_AUXADC_RQST_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	4291;"	d
MT6331_PMIC_AUXADC_RQST_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4292;"	d
MT6331_PMIC_AUXADC_RQST_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	4299;"	d
MT6331_PMIC_AUXADC_RQST_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4300;"	d
MT6331_PMIC_AUXADC_SPK_BUFFER_LENGTH_MASK	mach/mt6795/include/mach/upmu_hw.h	4429;"	d
MT6331_PMIC_AUXADC_SPK_BUFFER_LENGTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4430;"	d
MT6331_PMIC_AUXADC_SPK_HW_SEL_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	4435;"	d
MT6331_PMIC_AUXADC_SPK_HW_SEL_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4436;"	d
MT6331_PMIC_AUXADC_SPK_I_PTR_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	4437;"	d
MT6331_PMIC_AUXADC_SPK_I_PTR_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4438;"	d
MT6331_PMIC_AUXADC_SPK_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	4441;"	d
MT6331_PMIC_AUXADC_SPK_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4442;"	d
MT6331_PMIC_AUXADC_SPK_SW_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4433;"	d
MT6331_PMIC_AUXADC_SPK_SW_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4434;"	d
MT6331_PMIC_AUXADC_SPK_V_PTR_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	4439;"	d
MT6331_PMIC_AUXADC_SPK_V_PTR_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4440;"	d
MT6331_PMIC_AUXADC_SPL_NUM_MASK	mach/mt6795/include/mach/upmu_hw.h	4323;"	d
MT6331_PMIC_AUXADC_SPL_NUM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4324;"	d
MT6331_PMIC_AUXADC_SRCLKEN_CK_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4311;"	d
MT6331_PMIC_AUXADC_SRCLKEN_CK_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4312;"	d
MT6331_PMIC_AUXADC_START_SWCTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	4377;"	d
MT6331_PMIC_AUXADC_START_SWCTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4378;"	d
MT6331_PMIC_AUXADC_START_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	4375;"	d
MT6331_PMIC_AUXADC_START_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4376;"	d
MT6331_PMIC_AUXADC_STRUP_CK_ON_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	4307;"	d
MT6331_PMIC_AUXADC_STRUP_CK_ON_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4308;"	d
MT6331_PMIC_AUXADC_SWCTRL_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4415;"	d
MT6331_PMIC_AUXADC_SWCTRL_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4416;"	d
MT6331_PMIC_AUXADC_SW_GAIN_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	4363;"	d
MT6331_PMIC_AUXADC_SW_GAIN_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4364;"	d
MT6331_PMIC_AUXADC_SW_OFFSET_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	4365;"	d
MT6331_PMIC_AUXADC_SW_OFFSET_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4366;"	d
MT6331_PMIC_AUXADC_TEST_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	4371;"	d
MT6331_PMIC_AUXADC_TEST_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4372;"	d
MT6331_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	4511;"	d
MT6331_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4512;"	d
MT6331_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	4513;"	d
MT6331_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4514;"	d
MT6331_PMIC_AUXADC_THR_DEBT_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	4487;"	d
MT6331_PMIC_AUXADC_THR_DEBT_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4488;"	d
MT6331_PMIC_AUXADC_THR_DEBT_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	4489;"	d
MT6331_PMIC_AUXADC_THR_DEBT_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4490;"	d
MT6331_PMIC_AUXADC_THR_DET_PRD_15_0_MASK	mach/mt6795/include/mach/upmu_hw.h	4491;"	d
MT6331_PMIC_AUXADC_THR_DET_PRD_15_0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4492;"	d
MT6331_PMIC_AUXADC_THR_DET_PRD_19_16_MASK	mach/mt6795/include/mach/upmu_hw.h	4493;"	d
MT6331_PMIC_AUXADC_THR_DET_PRD_19_16_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4494;"	d
MT6331_PMIC_AUXADC_THR_EN_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	4499;"	d
MT6331_PMIC_AUXADC_THR_EN_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4500;"	d
MT6331_PMIC_AUXADC_THR_EN_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	4507;"	d
MT6331_PMIC_AUXADC_THR_EN_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4508;"	d
MT6331_PMIC_AUXADC_THR_IRQ_EN_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	4497;"	d
MT6331_PMIC_AUXADC_THR_IRQ_EN_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4498;"	d
MT6331_PMIC_AUXADC_THR_IRQ_EN_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	4505;"	d
MT6331_PMIC_AUXADC_THR_IRQ_EN_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4506;"	d
MT6331_PMIC_AUXADC_THR_MAX_IRQ_B_MASK	mach/mt6795/include/mach/upmu_hw.h	4501;"	d
MT6331_PMIC_AUXADC_THR_MAX_IRQ_B_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4502;"	d
MT6331_PMIC_AUXADC_THR_MIN_IRQ_B_MASK	mach/mt6795/include/mach/upmu_hw.h	4509;"	d
MT6331_PMIC_AUXADC_THR_MIN_IRQ_B_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4510;"	d
MT6331_PMIC_AUXADC_THR_VOLT_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	4495;"	d
MT6331_PMIC_AUXADC_THR_VOLT_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4496;"	d
MT6331_PMIC_AUXADC_THR_VOLT_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	4503;"	d
MT6331_PMIC_AUXADC_THR_VOLT_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4504;"	d
MT6331_PMIC_AUXADC_TRIM_CH0_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4335;"	d
MT6331_PMIC_AUXADC_TRIM_CH0_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4336;"	d
MT6331_PMIC_AUXADC_TRIM_CH10_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4355;"	d
MT6331_PMIC_AUXADC_TRIM_CH10_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4356;"	d
MT6331_PMIC_AUXADC_TRIM_CH11_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4357;"	d
MT6331_PMIC_AUXADC_TRIM_CH11_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4358;"	d
MT6331_PMIC_AUXADC_TRIM_CH1_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4337;"	d
MT6331_PMIC_AUXADC_TRIM_CH1_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4338;"	d
MT6331_PMIC_AUXADC_TRIM_CH2_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4339;"	d
MT6331_PMIC_AUXADC_TRIM_CH2_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4340;"	d
MT6331_PMIC_AUXADC_TRIM_CH3_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4341;"	d
MT6331_PMIC_AUXADC_TRIM_CH3_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4342;"	d
MT6331_PMIC_AUXADC_TRIM_CH4_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4343;"	d
MT6331_PMIC_AUXADC_TRIM_CH4_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4344;"	d
MT6331_PMIC_AUXADC_TRIM_CH5_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4345;"	d
MT6331_PMIC_AUXADC_TRIM_CH5_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4346;"	d
MT6331_PMIC_AUXADC_TRIM_CH6_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4347;"	d
MT6331_PMIC_AUXADC_TRIM_CH6_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4348;"	d
MT6331_PMIC_AUXADC_TRIM_CH7_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4349;"	d
MT6331_PMIC_AUXADC_TRIM_CH7_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4350;"	d
MT6331_PMIC_AUXADC_TRIM_CH8_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4351;"	d
MT6331_PMIC_AUXADC_TRIM_CH8_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4352;"	d
MT6331_PMIC_AUXADC_TRIM_CH9_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4353;"	d
MT6331_PMIC_AUXADC_TRIM_CH9_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4354;"	d
MT6331_PMIC_BIAS_GEN_EN_FORCE_MASK	mach/mt6795/include/mach/upmu_hw.h	629;"	d
MT6331_PMIC_BIAS_GEN_EN_FORCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	630;"	d
MT6331_PMIC_BIAS_GEN_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	635;"	d
MT6331_PMIC_BIAS_GEN_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	637;"	d
MT6331_PMIC_BIAS_GEN_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	638;"	d
MT6331_PMIC_BIAS_GEN_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	636;"	d
MT6331_PMIC_BUCK_CON5_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	1483;"	d
MT6331_PMIC_BUCK_CON5_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1484;"	d
MT6331_PMIC_BUCK_OSC_SEL_SRC0_MASK	mach/mt6795/include/mach/upmu_hw.h	1479;"	d
MT6331_PMIC_BUCK_OSC_SEL_SRC0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1480;"	d
MT6331_PMIC_CLR_JUST_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	701;"	d
MT6331_PMIC_CLR_JUST_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	702;"	d
MT6331_PMIC_CPU_INT_STA_MASK	mach/mt6795/include/mach/upmu_hw.h	1465;"	d
MT6331_PMIC_CPU_INT_STA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1466;"	d
MT6331_PMIC_DA_AUDACCDETAUXADCSWCTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	4657;"	d
MT6331_PMIC_DA_AUDACCDETAUXADCSWCTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4658;"	d
MT6331_PMIC_DDUVLO_DEB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	617;"	d
MT6331_PMIC_DDUVLO_DEB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	618;"	d
MT6331_PMIC_DEW_CIPHER_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1443;"	d
MT6331_PMIC_DEW_CIPHER_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1444;"	d
MT6331_PMIC_DEW_CIPHER_IV_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1441;"	d
MT6331_PMIC_DEW_CIPHER_IV_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1442;"	d
MT6331_PMIC_DEW_CIPHER_KEY_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1439;"	d
MT6331_PMIC_DEW_CIPHER_KEY_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1440;"	d
MT6331_PMIC_DEW_CIPHER_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	1447;"	d
MT6331_PMIC_DEW_CIPHER_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1448;"	d
MT6331_PMIC_DEW_CIPHER_RDY_MASK	mach/mt6795/include/mach/upmu_hw.h	1445;"	d
MT6331_PMIC_DEW_CIPHER_RDY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1446;"	d
MT6331_PMIC_DEW_CIPHER_SWRST_MASK	mach/mt6795/include/mach/upmu_hw.h	1449;"	d
MT6331_PMIC_DEW_CIPHER_SWRST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1450;"	d
MT6331_PMIC_DEW_CRC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1433;"	d
MT6331_PMIC_DEW_CRC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1434;"	d
MT6331_PMIC_DEW_CRC_SWRST_MASK	mach/mt6795/include/mach/upmu_hw.h	1431;"	d
MT6331_PMIC_DEW_CRC_SWRST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1432;"	d
MT6331_PMIC_DEW_CRC_VAL_MASK	mach/mt6795/include/mach/upmu_hw.h	1435;"	d
MT6331_PMIC_DEW_CRC_VAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1436;"	d
MT6331_PMIC_DEW_DBG_MON_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1437;"	d
MT6331_PMIC_DEW_DBG_MON_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1438;"	d
MT6331_PMIC_DEW_DIO_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1425;"	d
MT6331_PMIC_DEW_DIO_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1426;"	d
MT6331_PMIC_DEW_RDDMY_NO_MASK	mach/mt6795/include/mach/upmu_hw.h	1451;"	d
MT6331_PMIC_DEW_RDDMY_NO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1452;"	d
MT6331_PMIC_DEW_READ_TEST_MASK	mach/mt6795/include/mach/upmu_hw.h	1427;"	d
MT6331_PMIC_DEW_READ_TEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1428;"	d
MT6331_PMIC_DEW_WRITE_TEST_MASK	mach/mt6795/include/mach/upmu_hw.h	1429;"	d
MT6331_PMIC_DEW_WRITE_TEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1430;"	d
MT6331_PMIC_DIGLDO_DEGTD_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3477;"	d
MT6331_PMIC_DIGLDO_DEGTD_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3478;"	d
MT6331_PMIC_EFUSE_GAIN_CH4_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	4515;"	d
MT6331_PMIC_EFUSE_GAIN_CH4_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4516;"	d
MT6331_PMIC_EFUSE_GAIN_CH7_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	4519;"	d
MT6331_PMIC_EFUSE_GAIN_CH7_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4520;"	d
MT6331_PMIC_EFUSE_OFFSET_CH4_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	4517;"	d
MT6331_PMIC_EFUSE_OFFSET_CH4_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4518;"	d
MT6331_PMIC_EFUSE_OFFSET_CH7_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	4521;"	d
MT6331_PMIC_EFUSE_OFFSET_CH7_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4522;"	d
MT6331_PMIC_EINTCMPOUT_MASK	mach/mt6795/include/mach/upmu_hw.h	4717;"	d
MT6331_PMIC_EINTCMPOUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4718;"	d
MT6331_PMIC_EN_STATUS_VAUD32_MASK	mach/mt6795/include/mach/upmu_hw.h	843;"	d
MT6331_PMIC_EN_STATUS_VAUD32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	844;"	d
MT6331_PMIC_EN_STATUS_VAUXA32_MASK	mach/mt6795/include/mach/upmu_hw.h	845;"	d
MT6331_PMIC_EN_STATUS_VAUXA32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	846;"	d
MT6331_PMIC_EN_STATUS_VBIASN_MASK	mach/mt6795/include/mach/upmu_hw.h	885;"	d
MT6331_PMIC_EN_STATUS_VBIASN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	886;"	d
MT6331_PMIC_EN_STATUS_VCAMA_MASK	mach/mt6795/include/mach/upmu_hw.h	847;"	d
MT6331_PMIC_EN_STATUS_VCAMA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	848;"	d
MT6331_PMIC_EN_STATUS_VCAMD_MASK	mach/mt6795/include/mach/upmu_hw.h	873;"	d
MT6331_PMIC_EN_STATUS_VCAMD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	874;"	d
MT6331_PMIC_EN_STATUS_VCAM_AF_MASK	mach/mt6795/include/mach/upmu_hw.h	851;"	d
MT6331_PMIC_EN_STATUS_VCAM_AF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	852;"	d
MT6331_PMIC_EN_STATUS_VCAM_IO_MASK	mach/mt6795/include/mach/upmu_hw.h	877;"	d
MT6331_PMIC_EN_STATUS_VCAM_IO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	878;"	d
MT6331_PMIC_EN_STATUS_VCORE1_MASK	mach/mt6795/include/mach/upmu_hw.h	831;"	d
MT6331_PMIC_EN_STATUS_VCORE1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	832;"	d
MT6331_PMIC_EN_STATUS_VCORE2_MASK	mach/mt6795/include/mach/upmu_hw.h	833;"	d
MT6331_PMIC_EN_STATUS_VCORE2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	834;"	d
MT6331_PMIC_EN_STATUS_VDVFS11_MASK	mach/mt6795/include/mach/upmu_hw.h	821;"	d
MT6331_PMIC_EN_STATUS_VDVFS11_SHIFT	mach/mt6795/include/mach/upmu_hw.h	822;"	d
MT6331_PMIC_EN_STATUS_VDVFS12_MASK	mach/mt6795/include/mach/upmu_hw.h	823;"	d
MT6331_PMIC_EN_STATUS_VDVFS12_SHIFT	mach/mt6795/include/mach/upmu_hw.h	824;"	d
MT6331_PMIC_EN_STATUS_VDVFS13_MASK	mach/mt6795/include/mach/upmu_hw.h	825;"	d
MT6331_PMIC_EN_STATUS_VDVFS13_SHIFT	mach/mt6795/include/mach/upmu_hw.h	826;"	d
MT6331_PMIC_EN_STATUS_VDVFS14_MASK	mach/mt6795/include/mach/upmu_hw.h	827;"	d
MT6331_PMIC_EN_STATUS_VDVFS14_SHIFT	mach/mt6795/include/mach/upmu_hw.h	828;"	d
MT6331_PMIC_EN_STATUS_VEMC33_MASK	mach/mt6795/include/mach/upmu_hw.h	857;"	d
MT6331_PMIC_EN_STATUS_VEMC33_SHIFT	mach/mt6795/include/mach/upmu_hw.h	858;"	d
MT6331_PMIC_EN_STATUS_VFBB_MASK	mach/mt6795/include/mach/upmu_hw.h	867;"	d
MT6331_PMIC_EN_STATUS_VFBB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	868;"	d
MT6331_PMIC_EN_STATUS_VGP1_MASK	mach/mt6795/include/mach/upmu_hw.h	859;"	d
MT6331_PMIC_EN_STATUS_VGP1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	860;"	d
MT6331_PMIC_EN_STATUS_VGP2_MASK	mach/mt6795/include/mach/upmu_hw.h	881;"	d
MT6331_PMIC_EN_STATUS_VGP2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	882;"	d
MT6331_PMIC_EN_STATUS_VGP3_MASK	mach/mt6795/include/mach/upmu_hw.h	883;"	d
MT6331_PMIC_EN_STATUS_VGP3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	884;"	d
MT6331_PMIC_EN_STATUS_VGP4_MASK	mach/mt6795/include/mach/upmu_hw.h	861;"	d
MT6331_PMIC_EN_STATUS_VGP4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	862;"	d
MT6331_PMIC_EN_STATUS_VGPU_MASK	mach/mt6795/include/mach/upmu_hw.h	829;"	d
MT6331_PMIC_EN_STATUS_VGPU_SHIFT	mach/mt6795/include/mach/upmu_hw.h	830;"	d
MT6331_PMIC_EN_STATUS_VIBR_MASK	mach/mt6795/include/mach/upmu_hw.h	871;"	d
MT6331_PMIC_EN_STATUS_VIBR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	872;"	d
MT6331_PMIC_EN_STATUS_VIO18_MASK	mach/mt6795/include/mach/upmu_hw.h	835;"	d
MT6331_PMIC_EN_STATUS_VIO18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	836;"	d
MT6331_PMIC_EN_STATUS_VIO28_MASK	mach/mt6795/include/mach/upmu_hw.h	849;"	d
MT6331_PMIC_EN_STATUS_VIO28_SHIFT	mach/mt6795/include/mach/upmu_hw.h	850;"	d
MT6331_PMIC_EN_STATUS_VMCH_MASK	mach/mt6795/include/mach/upmu_hw.h	855;"	d
MT6331_PMIC_EN_STATUS_VMCH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	856;"	d
MT6331_PMIC_EN_STATUS_VMC_MASK	mach/mt6795/include/mach/upmu_hw.h	853;"	d
MT6331_PMIC_EN_STATUS_VMC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	854;"	d
MT6331_PMIC_EN_STATUS_VMIPI_MASK	mach/mt6795/include/mach/upmu_hw.h	869;"	d
MT6331_PMIC_EN_STATUS_VMIPI_SHIFT	mach/mt6795/include/mach/upmu_hw.h	870;"	d
MT6331_PMIC_EN_STATUS_VRTC_MASK	mach/mt6795/include/mach/upmu_hw.h	837;"	d
MT6331_PMIC_EN_STATUS_VRTC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	838;"	d
MT6331_PMIC_EN_STATUS_VSIM1_MASK	mach/mt6795/include/mach/upmu_hw.h	863;"	d
MT6331_PMIC_EN_STATUS_VSIM1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	864;"	d
MT6331_PMIC_EN_STATUS_VSIM2_MASK	mach/mt6795/include/mach/upmu_hw.h	865;"	d
MT6331_PMIC_EN_STATUS_VSIM2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	866;"	d
MT6331_PMIC_EN_STATUS_VSRAM_DVFS1_MASK	mach/mt6795/include/mach/upmu_hw.h	879;"	d
MT6331_PMIC_EN_STATUS_VSRAM_DVFS1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	880;"	d
MT6331_PMIC_EN_STATUS_VTCXO1_MASK	mach/mt6795/include/mach/upmu_hw.h	839;"	d
MT6331_PMIC_EN_STATUS_VTCXO1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	840;"	d
MT6331_PMIC_EN_STATUS_VTCXO2_MASK	mach/mt6795/include/mach/upmu_hw.h	841;"	d
MT6331_PMIC_EN_STATUS_VTCXO2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	842;"	d
MT6331_PMIC_EN_STATUS_VUSB10_MASK	mach/mt6795/include/mach/upmu_hw.h	875;"	d
MT6331_PMIC_EN_STATUS_VUSB10_SHIFT	mach/mt6795/include/mach/upmu_hw.h	876;"	d
MT6331_PMIC_EXCEP_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	787;"	d
MT6331_PMIC_EXCEP_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	788;"	d
MT6331_PMIC_EXT_PMIC_MON_MASK	mach/mt6795/include/mach/upmu_hw.h	785;"	d
MT6331_PMIC_EXT_PMIC_MON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	786;"	d
MT6331_PMIC_FQMTR_BUSY_MASK	mach/mt6795/include/mach/upmu_hw.h	1415;"	d
MT6331_PMIC_FQMTR_BUSY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1416;"	d
MT6331_PMIC_FQMTR_DATA_MASK	mach/mt6795/include/mach/upmu_hw.h	1421;"	d
MT6331_PMIC_FQMTR_DATA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1422;"	d
MT6331_PMIC_FQMTR_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1417;"	d
MT6331_PMIC_FQMTR_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1418;"	d
MT6331_PMIC_FQMTR_TCKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1413;"	d
MT6331_PMIC_FQMTR_TCKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1414;"	d
MT6331_PMIC_FQMTR_WINSET_MASK	mach/mt6795/include/mach/upmu_hw.h	1419;"	d
MT6331_PMIC_FQMTR_WINSET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1420;"	d
MT6331_PMIC_HOMEKEY_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	981;"	d
MT6331_PMIC_HOMEKEY_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	982;"	d
MT6331_PMIC_HWCID_MASK	mach/mt6795/include/mach/upmu_hw.h	775;"	d
MT6331_PMIC_HWCID_SHIFT	mach/mt6795/include/mach/upmu_hw.h	776;"	d
MT6331_PMIC_INIT_EXCEP_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	779;"	d
MT6331_PMIC_INIT_EXCEP_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	780;"	d
MT6331_PMIC_INT_CON0_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1325;"	d
MT6331_PMIC_INT_CON0_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1326;"	d
MT6331_PMIC_INT_CON0_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	1323;"	d
MT6331_PMIC_INT_CON0_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1324;"	d
MT6331_PMIC_INT_CON1_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1355;"	d
MT6331_PMIC_INT_CON1_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1356;"	d
MT6331_PMIC_INT_CON1_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	1353;"	d
MT6331_PMIC_INT_CON1_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1354;"	d
MT6331_PMIC_INT_MISC_CON_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1365;"	d
MT6331_PMIC_INT_MISC_CON_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1366;"	d
MT6331_PMIC_INT_MISC_CON_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	1363;"	d
MT6331_PMIC_INT_MISC_CON_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1364;"	d
MT6331_PMIC_INT_TYPE_CON0_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1457;"	d
MT6331_PMIC_INT_TYPE_CON0_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1458;"	d
MT6331_PMIC_INT_TYPE_CON0_MASK	mach/mt6795/include/mach/upmu_hw.h	1453;"	d
MT6331_PMIC_INT_TYPE_CON0_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	1455;"	d
MT6331_PMIC_INT_TYPE_CON0_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1456;"	d
MT6331_PMIC_INT_TYPE_CON0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1454;"	d
MT6331_PMIC_INT_TYPE_CON1_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1463;"	d
MT6331_PMIC_INT_TYPE_CON1_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1464;"	d
MT6331_PMIC_INT_TYPE_CON1_MASK	mach/mt6795/include/mach/upmu_hw.h	1459;"	d
MT6331_PMIC_INT_TYPE_CON1_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	1461;"	d
MT6331_PMIC_INT_TYPE_CON1_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1462;"	d
MT6331_PMIC_INT_TYPE_CON1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1460;"	d
MT6331_PMIC_ISINK0_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	2689;"	d
MT6331_PMIC_ISINK0_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2690;"	d
MT6331_PMIC_ISINK0_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	2687;"	d
MT6331_PMIC_ISINK0_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2688;"	d
MT6331_PMIC_ISINK1_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	2717;"	d
MT6331_PMIC_ISINK1_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2718;"	d
MT6331_PMIC_ISINK1_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	2715;"	d
MT6331_PMIC_ISINK1_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2716;"	d
MT6331_PMIC_ISINK2_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	2745;"	d
MT6331_PMIC_ISINK2_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2746;"	d
MT6331_PMIC_ISINK2_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	2743;"	d
MT6331_PMIC_ISINK2_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2744;"	d
MT6331_PMIC_ISINK3_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	2773;"	d
MT6331_PMIC_ISINK3_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2774;"	d
MT6331_PMIC_ISINK3_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	2771;"	d
MT6331_PMIC_ISINK3_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2772;"	d
MT6331_PMIC_ISINK_BREATH0_TF1_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2703;"	d
MT6331_PMIC_ISINK_BREATH0_TF1_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2704;"	d
MT6331_PMIC_ISINK_BREATH0_TF2_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2701;"	d
MT6331_PMIC_ISINK_BREATH0_TF2_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2702;"	d
MT6331_PMIC_ISINK_BREATH0_TOFF_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2709;"	d
MT6331_PMIC_ISINK_BREATH0_TOFF_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2710;"	d
MT6331_PMIC_ISINK_BREATH0_TON_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2711;"	d
MT6331_PMIC_ISINK_BREATH0_TON_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2712;"	d
MT6331_PMIC_ISINK_BREATH0_TR1_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2707;"	d
MT6331_PMIC_ISINK_BREATH0_TR1_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2708;"	d
MT6331_PMIC_ISINK_BREATH0_TR2_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2705;"	d
MT6331_PMIC_ISINK_BREATH0_TR2_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2706;"	d
MT6331_PMIC_ISINK_BREATH1_TF1_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2731;"	d
MT6331_PMIC_ISINK_BREATH1_TF1_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2732;"	d
MT6331_PMIC_ISINK_BREATH1_TF2_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2729;"	d
MT6331_PMIC_ISINK_BREATH1_TF2_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2730;"	d
MT6331_PMIC_ISINK_BREATH1_TOFF_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2737;"	d
MT6331_PMIC_ISINK_BREATH1_TOFF_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2738;"	d
MT6331_PMIC_ISINK_BREATH1_TON_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2739;"	d
MT6331_PMIC_ISINK_BREATH1_TON_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2740;"	d
MT6331_PMIC_ISINK_BREATH1_TR1_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2735;"	d
MT6331_PMIC_ISINK_BREATH1_TR1_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2736;"	d
MT6331_PMIC_ISINK_BREATH1_TR2_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2733;"	d
MT6331_PMIC_ISINK_BREATH1_TR2_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2734;"	d
MT6331_PMIC_ISINK_BREATH2_TF1_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2759;"	d
MT6331_PMIC_ISINK_BREATH2_TF1_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2760;"	d
MT6331_PMIC_ISINK_BREATH2_TF2_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2757;"	d
MT6331_PMIC_ISINK_BREATH2_TF2_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2758;"	d
MT6331_PMIC_ISINK_BREATH2_TOFF_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2765;"	d
MT6331_PMIC_ISINK_BREATH2_TOFF_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2766;"	d
MT6331_PMIC_ISINK_BREATH2_TON_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2767;"	d
MT6331_PMIC_ISINK_BREATH2_TON_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2768;"	d
MT6331_PMIC_ISINK_BREATH2_TR1_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2763;"	d
MT6331_PMIC_ISINK_BREATH2_TR1_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2764;"	d
MT6331_PMIC_ISINK_BREATH2_TR2_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2761;"	d
MT6331_PMIC_ISINK_BREATH2_TR2_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2762;"	d
MT6331_PMIC_ISINK_BREATH3_TF1_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2787;"	d
MT6331_PMIC_ISINK_BREATH3_TF1_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2788;"	d
MT6331_PMIC_ISINK_BREATH3_TF2_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2785;"	d
MT6331_PMIC_ISINK_BREATH3_TF2_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2786;"	d
MT6331_PMIC_ISINK_BREATH3_TOFF_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2793;"	d
MT6331_PMIC_ISINK_BREATH3_TOFF_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2794;"	d
MT6331_PMIC_ISINK_BREATH3_TON_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2795;"	d
MT6331_PMIC_ISINK_BREATH3_TON_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2796;"	d
MT6331_PMIC_ISINK_BREATH3_TR1_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2791;"	d
MT6331_PMIC_ISINK_BREATH3_TR1_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2792;"	d
MT6331_PMIC_ISINK_BREATH3_TR2_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2789;"	d
MT6331_PMIC_ISINK_BREATH3_TR2_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2790;"	d
MT6331_PMIC_ISINK_CH0_BIAS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2845;"	d
MT6331_PMIC_ISINK_CH0_BIAS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2846;"	d
MT6331_PMIC_ISINK_CH0_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2829;"	d
MT6331_PMIC_ISINK_CH0_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2830;"	d
MT6331_PMIC_ISINK_CH0_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	2685;"	d
MT6331_PMIC_ISINK_CH0_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2686;"	d
MT6331_PMIC_ISINK_CH0_STEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2699;"	d
MT6331_PMIC_ISINK_CH0_STEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2700;"	d
MT6331_PMIC_ISINK_CH1_BIAS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2847;"	d
MT6331_PMIC_ISINK_CH1_BIAS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2848;"	d
MT6331_PMIC_ISINK_CH1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2831;"	d
MT6331_PMIC_ISINK_CH1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2832;"	d
MT6331_PMIC_ISINK_CH1_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	2713;"	d
MT6331_PMIC_ISINK_CH1_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2714;"	d
MT6331_PMIC_ISINK_CH1_STEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2727;"	d
MT6331_PMIC_ISINK_CH1_STEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2728;"	d
MT6331_PMIC_ISINK_CH2_BIAS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2849;"	d
MT6331_PMIC_ISINK_CH2_BIAS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2850;"	d
MT6331_PMIC_ISINK_CH2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2833;"	d
MT6331_PMIC_ISINK_CH2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2834;"	d
MT6331_PMIC_ISINK_CH2_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	2741;"	d
MT6331_PMIC_ISINK_CH2_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2742;"	d
MT6331_PMIC_ISINK_CH2_STEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2755;"	d
MT6331_PMIC_ISINK_CH2_STEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2756;"	d
MT6331_PMIC_ISINK_CH3_BIAS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2851;"	d
MT6331_PMIC_ISINK_CH3_BIAS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2852;"	d
MT6331_PMIC_ISINK_CH3_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2835;"	d
MT6331_PMIC_ISINK_CH3_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2836;"	d
MT6331_PMIC_ISINK_CH3_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	2769;"	d
MT6331_PMIC_ISINK_CH3_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2770;"	d
MT6331_PMIC_ISINK_CH3_STEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2783;"	d
MT6331_PMIC_ISINK_CH3_STEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2784;"	d
MT6331_PMIC_ISINK_CHOP0_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2837;"	d
MT6331_PMIC_ISINK_CHOP0_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2838;"	d
MT6331_PMIC_ISINK_CHOP1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2839;"	d
MT6331_PMIC_ISINK_CHOP1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2840;"	d
MT6331_PMIC_ISINK_CHOP2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2841;"	d
MT6331_PMIC_ISINK_CHOP2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2842;"	d
MT6331_PMIC_ISINK_CHOP3_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2843;"	d
MT6331_PMIC_ISINK_CHOP3_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2844;"	d
MT6331_PMIC_ISINK_DIM0_DUTY_MASK	mach/mt6795/include/mach/upmu_hw.h	2697;"	d
MT6331_PMIC_ISINK_DIM0_DUTY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2698;"	d
MT6331_PMIC_ISINK_DIM0_FSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2691;"	d
MT6331_PMIC_ISINK_DIM0_FSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2692;"	d
MT6331_PMIC_ISINK_DIM1_DUTY_MASK	mach/mt6795/include/mach/upmu_hw.h	2725;"	d
MT6331_PMIC_ISINK_DIM1_DUTY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2726;"	d
MT6331_PMIC_ISINK_DIM1_FSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2719;"	d
MT6331_PMIC_ISINK_DIM1_FSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2720;"	d
MT6331_PMIC_ISINK_DIM2_DUTY_MASK	mach/mt6795/include/mach/upmu_hw.h	2753;"	d
MT6331_PMIC_ISINK_DIM2_DUTY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2754;"	d
MT6331_PMIC_ISINK_DIM2_FSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2747;"	d
MT6331_PMIC_ISINK_DIM2_FSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2748;"	d
MT6331_PMIC_ISINK_DIM3_DUTY_MASK	mach/mt6795/include/mach/upmu_hw.h	2781;"	d
MT6331_PMIC_ISINK_DIM3_DUTY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2782;"	d
MT6331_PMIC_ISINK_DIM3_FSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2775;"	d
MT6331_PMIC_ISINK_DIM3_FSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2776;"	d
MT6331_PMIC_ISINK_PHASE0_DLY_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2819;"	d
MT6331_PMIC_ISINK_PHASE0_DLY_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2820;"	d
MT6331_PMIC_ISINK_PHASE1_DLY_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2821;"	d
MT6331_PMIC_ISINK_PHASE1_DLY_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2822;"	d
MT6331_PMIC_ISINK_PHASE2_DLY_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2823;"	d
MT6331_PMIC_ISINK_PHASE2_DLY_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2824;"	d
MT6331_PMIC_ISINK_PHASE3_DLY_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2825;"	d
MT6331_PMIC_ISINK_PHASE3_DLY_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2826;"	d
MT6331_PMIC_ISINK_PHASE_DLY_TC_MASK	mach/mt6795/include/mach/upmu_hw.h	2827;"	d
MT6331_PMIC_ISINK_PHASE_DLY_TC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2828;"	d
MT6331_PMIC_ISINK_SFSTR0_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2693;"	d
MT6331_PMIC_ISINK_SFSTR0_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2694;"	d
MT6331_PMIC_ISINK_SFSTR0_TC_MASK	mach/mt6795/include/mach/upmu_hw.h	2695;"	d
MT6331_PMIC_ISINK_SFSTR0_TC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2696;"	d
MT6331_PMIC_ISINK_SFSTR1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2721;"	d
MT6331_PMIC_ISINK_SFSTR1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2722;"	d
MT6331_PMIC_ISINK_SFSTR1_TC_MASK	mach/mt6795/include/mach/upmu_hw.h	2723;"	d
MT6331_PMIC_ISINK_SFSTR1_TC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2724;"	d
MT6331_PMIC_ISINK_SFSTR2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2749;"	d
MT6331_PMIC_ISINK_SFSTR2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2750;"	d
MT6331_PMIC_ISINK_SFSTR2_TC_MASK	mach/mt6795/include/mach/upmu_hw.h	2751;"	d
MT6331_PMIC_ISINK_SFSTR2_TC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2752;"	d
MT6331_PMIC_ISINK_SFSTR3_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2777;"	d
MT6331_PMIC_ISINK_SFSTR3_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2778;"	d
MT6331_PMIC_ISINK_SFSTR3_TC_MASK	mach/mt6795/include/mach/upmu_hw.h	2779;"	d
MT6331_PMIC_ISINK_SFSTR3_TC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2780;"	d
MT6331_PMIC_JUST_PWRKEY_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	705;"	d
MT6331_PMIC_JUST_PWRKEY_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	706;"	d
MT6331_PMIC_K_AUTO_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2639;"	d
MT6331_PMIC_K_AUTO_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2640;"	d
MT6331_PMIC_K_BUCK_CK_CNT_MASK	mach/mt6795/include/mach/upmu_hw.h	2653;"	d
MT6331_PMIC_K_BUCK_CK_CNT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2654;"	d
MT6331_PMIC_K_CONTROL_MASK	mach/mt6795/include/mach/upmu_hw.h	2649;"	d
MT6331_PMIC_K_CONTROL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2650;"	d
MT6331_PMIC_K_CONTROL_SMPS_MASK	mach/mt6795/include/mach/upmu_hw.h	2643;"	d
MT6331_PMIC_K_CONTROL_SMPS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2644;"	d
MT6331_PMIC_K_DONE_MASK	mach/mt6795/include/mach/upmu_hw.h	2647;"	d
MT6331_PMIC_K_DONE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2648;"	d
MT6331_PMIC_K_INV_MASK	mach/mt6795/include/mach/upmu_hw.h	2641;"	d
MT6331_PMIC_K_INV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2642;"	d
MT6331_PMIC_K_MAP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2629;"	d
MT6331_PMIC_K_MAP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2630;"	d
MT6331_PMIC_K_ONCE_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2631;"	d
MT6331_PMIC_K_ONCE_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2632;"	d
MT6331_PMIC_K_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	2633;"	d
MT6331_PMIC_K_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2634;"	d
MT6331_PMIC_K_RESULT_MASK	mach/mt6795/include/mach/upmu_hw.h	2645;"	d
MT6331_PMIC_K_RESULT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2646;"	d
MT6331_PMIC_K_RST_DONE_MASK	mach/mt6795/include/mach/upmu_hw.h	2627;"	d
MT6331_PMIC_K_RST_DONE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2628;"	d
MT6331_PMIC_K_SRC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2637;"	d
MT6331_PMIC_K_SRC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2638;"	d
MT6331_PMIC_K_START_MANUAL_MASK	mach/mt6795/include/mach/upmu_hw.h	2635;"	d
MT6331_PMIC_K_START_MANUAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2636;"	d
MT6331_PMIC_MD32_INT_STA_MASK	mach/mt6795/include/mach/upmu_hw.h	1467;"	d
MT6331_PMIC_MD32_INT_STA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1468;"	d
MT6331_PMIC_MIX_DCXO_STP_LVSH_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3627;"	d
MT6331_PMIC_MIX_DCXO_STP_LVSH_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3628;"	d
MT6331_PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3635;"	d
MT6331_PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3636;"	d
MT6331_PMIC_MIX_EFUSE_XOSC32_ENB_OPT_MASK	mach/mt6795/include/mach/upmu_hw.h	3647;"	d
MT6331_PMIC_MIX_EFUSE_XOSC32_ENB_OPT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3648;"	d
MT6331_PMIC_MIX_EOSC32_OPT_MASK	mach/mt6795/include/mach/upmu_hw.h	3609;"	d
MT6331_PMIC_MIX_EOSC32_OPT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3610;"	d
MT6331_PMIC_MIX_EOSC32_STP_CHOP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3625;"	d
MT6331_PMIC_MIX_EOSC32_STP_CHOP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3626;"	d
MT6331_PMIC_MIX_EOSC32_STP_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	3637;"	d
MT6331_PMIC_MIX_EOSC32_STP_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3638;"	d
MT6331_PMIC_MIX_EOSC32_VCT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3639;"	d
MT6331_PMIC_MIX_EOSC32_VCT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3640;"	d
MT6331_PMIC_MIX_PMU_STP_DDLO_VRTC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3631;"	d
MT6331_PMIC_MIX_PMU_STP_DDLO_VRTC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3632;"	d
MT6331_PMIC_MIX_PMU_STP_DDLO_VRTC_MASK	mach/mt6795/include/mach/upmu_hw.h	3629;"	d
MT6331_PMIC_MIX_PMU_STP_DDLO_VRTC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3630;"	d
MT6331_PMIC_MIX_RTC_STP_XOSC32_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	3633;"	d
MT6331_PMIC_MIX_RTC_STP_XOSC32_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3634;"	d
MT6331_PMIC_MIX_RTC_XOSC32_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	3645;"	d
MT6331_PMIC_MIX_RTC_XOSC32_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3646;"	d
MT6331_PMIC_MIX_STP_BBWAKEUP_MASK	mach/mt6795/include/mach/upmu_hw.h	3641;"	d
MT6331_PMIC_MIX_STP_BBWAKEUP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3642;"	d
MT6331_PMIC_MIX_STP_RTC_DDLO_MASK	mach/mt6795/include/mach/upmu_hw.h	3643;"	d
MT6331_PMIC_MIX_STP_RTC_DDLO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3644;"	d
MT6331_PMIC_MIX_XOSC32_STP_CALI_MASK	mach/mt6795/include/mach/upmu_hw.h	3621;"	d
MT6331_PMIC_MIX_XOSC32_STP_CALI_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3622;"	d
MT6331_PMIC_MIX_XOSC32_STP_CPDTB_MASK	mach/mt6795/include/mach/upmu_hw.h	3611;"	d
MT6331_PMIC_MIX_XOSC32_STP_CPDTB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3612;"	d
MT6331_PMIC_MIX_XOSC32_STP_LPDEN_MASK	mach/mt6795/include/mach/upmu_hw.h	3617;"	d
MT6331_PMIC_MIX_XOSC32_STP_LPDEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3618;"	d
MT6331_PMIC_MIX_XOSC32_STP_LPDRST_MASK	mach/mt6795/include/mach/upmu_hw.h	3619;"	d
MT6331_PMIC_MIX_XOSC32_STP_LPDRST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3620;"	d
MT6331_PMIC_MIX_XOSC32_STP_LPDTB_MASK	mach/mt6795/include/mach/upmu_hw.h	3615;"	d
MT6331_PMIC_MIX_XOSC32_STP_LPDTB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3616;"	d
MT6331_PMIC_MIX_XOSC32_STP_PWDB_MASK	mach/mt6795/include/mach/upmu_hw.h	3613;"	d
MT6331_PMIC_MIX_XOSC32_STP_PWDB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3614;"	d
MT6331_PMIC_NI_EINTCMPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4719;"	d
MT6331_PMIC_NI_EINTCMPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4720;"	d
MT6331_PMIC_NI_ISINK0_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	2817;"	d
MT6331_PMIC_NI_ISINK0_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2818;"	d
MT6331_PMIC_NI_ISINK1_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	2815;"	d
MT6331_PMIC_NI_ISINK1_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2816;"	d
MT6331_PMIC_NI_ISINK2_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	2813;"	d
MT6331_PMIC_NI_ISINK2_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2814;"	d
MT6331_PMIC_NI_ISINK3_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	2811;"	d
MT6331_PMIC_NI_ISINK3_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2812;"	d
MT6331_PMIC_NI_VCORE1_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	2353;"	d
MT6331_PMIC_NI_VCORE1_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2354;"	d
MT6331_PMIC_NI_VCORE1_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2313;"	d
MT6331_PMIC_NI_VCORE1_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2314;"	d
MT6331_PMIC_NI_VCORE1_VOSEL_TRANS_MASK	mach/mt6795/include/mach/upmu_hw.h	2345;"	d
MT6331_PMIC_NI_VCORE1_VOSEL_TRANS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2346;"	d
MT6331_PMIC_NI_VCORE1_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2355;"	d
MT6331_PMIC_NI_VCORE1_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2356;"	d
MT6331_PMIC_NI_VCORE2_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	2481;"	d
MT6331_PMIC_NI_VCORE2_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2482;"	d
MT6331_PMIC_NI_VCORE2_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2441;"	d
MT6331_PMIC_NI_VCORE2_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2442;"	d
MT6331_PMIC_NI_VCORE2_VOSEL_TRANS_MASK	mach/mt6795/include/mach/upmu_hw.h	2473;"	d
MT6331_PMIC_NI_VCORE2_VOSEL_TRANS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2474;"	d
MT6331_PMIC_NI_VCORE2_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2483;"	d
MT6331_PMIC_NI_VCORE2_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2484;"	d
MT6331_PMIC_NI_VDVFS11_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1747;"	d
MT6331_PMIC_NI_VDVFS11_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1748;"	d
MT6331_PMIC_NI_VDVFS11_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1731;"	d
MT6331_PMIC_NI_VDVFS11_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1732;"	d
MT6331_PMIC_NI_VDVFS11_VOSEL_TRANS_MASK	mach/mt6795/include/mach/upmu_hw.h	1739;"	d
MT6331_PMIC_NI_VDVFS11_VOSEL_TRANS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1740;"	d
MT6331_PMIC_NI_VDVFS11_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1749;"	d
MT6331_PMIC_NI_VDVFS11_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1750;"	d
MT6331_PMIC_NI_VDVFS12_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1895;"	d
MT6331_PMIC_NI_VDVFS12_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1896;"	d
MT6331_PMIC_NI_VDVFS12_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1879;"	d
MT6331_PMIC_NI_VDVFS12_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1880;"	d
MT6331_PMIC_NI_VDVFS12_VOSEL_TRANS_MASK	mach/mt6795/include/mach/upmu_hw.h	1887;"	d
MT6331_PMIC_NI_VDVFS12_VOSEL_TRANS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1888;"	d
MT6331_PMIC_NI_VDVFS12_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1897;"	d
MT6331_PMIC_NI_VDVFS12_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1898;"	d
MT6331_PMIC_NI_VDVFS13_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1995;"	d
MT6331_PMIC_NI_VDVFS13_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1996;"	d
MT6331_PMIC_NI_VDVFS13_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1979;"	d
MT6331_PMIC_NI_VDVFS13_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1980;"	d
MT6331_PMIC_NI_VDVFS13_VOSEL_TRANS_MASK	mach/mt6795/include/mach/upmu_hw.h	1987;"	d
MT6331_PMIC_NI_VDVFS13_VOSEL_TRANS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1988;"	d
MT6331_PMIC_NI_VDVFS13_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1997;"	d
MT6331_PMIC_NI_VDVFS13_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1998;"	d
MT6331_PMIC_NI_VDVFS14_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	2095;"	d
MT6331_PMIC_NI_VDVFS14_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2096;"	d
MT6331_PMIC_NI_VDVFS14_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2079;"	d
MT6331_PMIC_NI_VDVFS14_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2080;"	d
MT6331_PMIC_NI_VDVFS14_VOSEL_TRANS_MASK	mach/mt6795/include/mach/upmu_hw.h	2087;"	d
MT6331_PMIC_NI_VDVFS14_VOSEL_TRANS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2088;"	d
MT6331_PMIC_NI_VDVFS14_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2097;"	d
MT6331_PMIC_NI_VDVFS14_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2098;"	d
MT6331_PMIC_NI_VGPU_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	2221;"	d
MT6331_PMIC_NI_VGPU_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2222;"	d
MT6331_PMIC_NI_VGPU_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2181;"	d
MT6331_PMIC_NI_VGPU_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2182;"	d
MT6331_PMIC_NI_VGPU_VOSEL_TRANS_MASK	mach/mt6795/include/mach/upmu_hw.h	2213;"	d
MT6331_PMIC_NI_VGPU_VOSEL_TRANS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2214;"	d
MT6331_PMIC_NI_VGPU_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2223;"	d
MT6331_PMIC_NI_VGPU_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2224;"	d
MT6331_PMIC_NI_VIO18_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	2611;"	d
MT6331_PMIC_NI_VIO18_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2612;"	d
MT6331_PMIC_NI_VIO18_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2571;"	d
MT6331_PMIC_NI_VIO18_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2572;"	d
MT6331_PMIC_NI_VIO18_VOSEL_TRANS_MASK	mach/mt6795/include/mach/upmu_hw.h	2603;"	d
MT6331_PMIC_NI_VIO18_VOSEL_TRANS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2604;"	d
MT6331_PMIC_NI_VIO18_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2613;"	d
MT6331_PMIC_NI_VIO18_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2614;"	d
MT6331_PMIC_NI_VSRAM_DVFS1_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1809;"	d
MT6331_PMIC_NI_VSRAM_DVFS1_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1810;"	d
MT6331_PMIC_NI_VSRAM_DVFS1_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1785;"	d
MT6331_PMIC_NI_VSRAM_DVFS1_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1786;"	d
MT6331_PMIC_NI_VSRAM_DVFS1_VOSEL_TRANS_MASK	mach/mt6795/include/mach/upmu_hw.h	1801;"	d
MT6331_PMIC_NI_VSRAM_DVFS1_VOSEL_TRANS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1802;"	d
MT6331_PMIC_NI_VSRAM_DVFS1_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1811;"	d
MT6331_PMIC_NI_VSRAM_DVFS1_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1812;"	d
MT6331_PMIC_NVDETECTOUT_MASK	mach/mt6795/include/mach/upmu_hw.h	4715;"	d
MT6331_PMIC_NVDETECTOUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4716;"	d
MT6331_PMIC_OC_GEAR_LDO_MASK	mach/mt6795/include/mach/upmu_hw.h	1411;"	d
MT6331_PMIC_OC_GEAR_LDO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1412;"	d
MT6331_PMIC_OC_STATUS_VAUD32_MASK	mach/mt6795/include/mach/upmu_hw.h	907;"	d
MT6331_PMIC_OC_STATUS_VAUD32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	908;"	d
MT6331_PMIC_OC_STATUS_VAUXA32_MASK	mach/mt6795/include/mach/upmu_hw.h	909;"	d
MT6331_PMIC_OC_STATUS_VAUXA32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	910;"	d
MT6331_PMIC_OC_STATUS_VBIASN_MASK	mach/mt6795/include/mach/upmu_hw.h	945;"	d
MT6331_PMIC_OC_STATUS_VBIASN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	946;"	d
MT6331_PMIC_OC_STATUS_VCAMA_MASK	mach/mt6795/include/mach/upmu_hw.h	911;"	d
MT6331_PMIC_OC_STATUS_VCAMA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	912;"	d
MT6331_PMIC_OC_STATUS_VCAMD_MASK	mach/mt6795/include/mach/upmu_hw.h	937;"	d
MT6331_PMIC_OC_STATUS_VCAMD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	938;"	d
MT6331_PMIC_OC_STATUS_VCAM_AF_MASK	mach/mt6795/include/mach/upmu_hw.h	915;"	d
MT6331_PMIC_OC_STATUS_VCAM_AF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	916;"	d
MT6331_PMIC_OC_STATUS_VCAM_IO_MASK	mach/mt6795/include/mach/upmu_hw.h	941;"	d
MT6331_PMIC_OC_STATUS_VCAM_IO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	942;"	d
MT6331_PMIC_OC_STATUS_VCORE1_MASK	mach/mt6795/include/mach/upmu_hw.h	897;"	d
MT6331_PMIC_OC_STATUS_VCORE1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	898;"	d
MT6331_PMIC_OC_STATUS_VCORE2_MASK	mach/mt6795/include/mach/upmu_hw.h	899;"	d
MT6331_PMIC_OC_STATUS_VCORE2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	900;"	d
MT6331_PMIC_OC_STATUS_VDVFS11_MASK	mach/mt6795/include/mach/upmu_hw.h	887;"	d
MT6331_PMIC_OC_STATUS_VDVFS11_SHIFT	mach/mt6795/include/mach/upmu_hw.h	888;"	d
MT6331_PMIC_OC_STATUS_VDVFS12_MASK	mach/mt6795/include/mach/upmu_hw.h	889;"	d
MT6331_PMIC_OC_STATUS_VDVFS12_SHIFT	mach/mt6795/include/mach/upmu_hw.h	890;"	d
MT6331_PMIC_OC_STATUS_VDVFS13_MASK	mach/mt6795/include/mach/upmu_hw.h	891;"	d
MT6331_PMIC_OC_STATUS_VDVFS13_SHIFT	mach/mt6795/include/mach/upmu_hw.h	892;"	d
MT6331_PMIC_OC_STATUS_VDVFS14_MASK	mach/mt6795/include/mach/upmu_hw.h	893;"	d
MT6331_PMIC_OC_STATUS_VDVFS14_SHIFT	mach/mt6795/include/mach/upmu_hw.h	894;"	d
MT6331_PMIC_OC_STATUS_VEMC33_MASK	mach/mt6795/include/mach/upmu_hw.h	921;"	d
MT6331_PMIC_OC_STATUS_VEMC33_SHIFT	mach/mt6795/include/mach/upmu_hw.h	922;"	d
MT6331_PMIC_OC_STATUS_VFBB_MASK	mach/mt6795/include/mach/upmu_hw.h	931;"	d
MT6331_PMIC_OC_STATUS_VFBB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	932;"	d
MT6331_PMIC_OC_STATUS_VGP1_MASK	mach/mt6795/include/mach/upmu_hw.h	923;"	d
MT6331_PMIC_OC_STATUS_VGP1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	924;"	d
MT6331_PMIC_OC_STATUS_VGP2_MASK	mach/mt6795/include/mach/upmu_hw.h	947;"	d
MT6331_PMIC_OC_STATUS_VGP2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	948;"	d
MT6331_PMIC_OC_STATUS_VGP3_MASK	mach/mt6795/include/mach/upmu_hw.h	949;"	d
MT6331_PMIC_OC_STATUS_VGP3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	950;"	d
MT6331_PMIC_OC_STATUS_VGP4_MASK	mach/mt6795/include/mach/upmu_hw.h	925;"	d
MT6331_PMIC_OC_STATUS_VGP4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	926;"	d
MT6331_PMIC_OC_STATUS_VGPU_MASK	mach/mt6795/include/mach/upmu_hw.h	895;"	d
MT6331_PMIC_OC_STATUS_VGPU_SHIFT	mach/mt6795/include/mach/upmu_hw.h	896;"	d
MT6331_PMIC_OC_STATUS_VIBR_MASK	mach/mt6795/include/mach/upmu_hw.h	935;"	d
MT6331_PMIC_OC_STATUS_VIBR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	936;"	d
MT6331_PMIC_OC_STATUS_VIO18_MASK	mach/mt6795/include/mach/upmu_hw.h	901;"	d
MT6331_PMIC_OC_STATUS_VIO18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	902;"	d
MT6331_PMIC_OC_STATUS_VIO28_MASK	mach/mt6795/include/mach/upmu_hw.h	913;"	d
MT6331_PMIC_OC_STATUS_VIO28_SHIFT	mach/mt6795/include/mach/upmu_hw.h	914;"	d
MT6331_PMIC_OC_STATUS_VMCH_MASK	mach/mt6795/include/mach/upmu_hw.h	919;"	d
MT6331_PMIC_OC_STATUS_VMCH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	920;"	d
MT6331_PMIC_OC_STATUS_VMC_MASK	mach/mt6795/include/mach/upmu_hw.h	917;"	d
MT6331_PMIC_OC_STATUS_VMC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	918;"	d
MT6331_PMIC_OC_STATUS_VMIPI_MASK	mach/mt6795/include/mach/upmu_hw.h	933;"	d
MT6331_PMIC_OC_STATUS_VMIPI_SHIFT	mach/mt6795/include/mach/upmu_hw.h	934;"	d
MT6331_PMIC_OC_STATUS_VSIM1_MASK	mach/mt6795/include/mach/upmu_hw.h	927;"	d
MT6331_PMIC_OC_STATUS_VSIM1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	928;"	d
MT6331_PMIC_OC_STATUS_VSIM2_MASK	mach/mt6795/include/mach/upmu_hw.h	929;"	d
MT6331_PMIC_OC_STATUS_VSIM2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	930;"	d
MT6331_PMIC_OC_STATUS_VSRAM_DVFS1_MASK	mach/mt6795/include/mach/upmu_hw.h	943;"	d
MT6331_PMIC_OC_STATUS_VSRAM_DVFS1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	944;"	d
MT6331_PMIC_OC_STATUS_VTCXO1_MASK	mach/mt6795/include/mach/upmu_hw.h	903;"	d
MT6331_PMIC_OC_STATUS_VTCXO1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	904;"	d
MT6331_PMIC_OC_STATUS_VTCXO2_MASK	mach/mt6795/include/mach/upmu_hw.h	905;"	d
MT6331_PMIC_OC_STATUS_VTCXO2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	906;"	d
MT6331_PMIC_OC_STATUS_VUSB10_MASK	mach/mt6795/include/mach/upmu_hw.h	939;"	d
MT6331_PMIC_OC_STATUS_VUSB10_SHIFT	mach/mt6795/include/mach/upmu_hw.h	940;"	d
MT6331_PMIC_PMU_TEST_MODE_SCAN_MASK	mach/mt6795/include/mach/upmu_hw.h	977;"	d
MT6331_PMIC_PMU_TEST_MODE_SCAN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	978;"	d
MT6331_PMIC_PMU_THR_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	613;"	d
MT6331_PMIC_PMU_THR_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	614;"	d
MT6331_PMIC_PMU_THR_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	615;"	d
MT6331_PMIC_PMU_THR_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	616;"	d
MT6331_PMIC_POLARITY_MASK	mach/mt6795/include/mach/upmu_hw.h	1357;"	d
MT6331_PMIC_POLARITY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1358;"	d
MT6331_PMIC_PWRBB_DEB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	619;"	d
MT6331_PMIC_PWRBB_DEB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	620;"	d
MT6331_PMIC_PWRKEY_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	979;"	d
MT6331_PMIC_PWRKEY_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	980;"	d
MT6331_PMIC_QI_EXT_PMIC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	715;"	d
MT6331_PMIC_QI_EXT_PMIC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	716;"	d
MT6331_PMIC_QI_OSC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	707;"	d
MT6331_PMIC_QI_OSC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	708;"	d
MT6331_PMIC_QI_SMPS_OSC_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	2651;"	d
MT6331_PMIC_QI_SMPS_OSC_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2652;"	d
MT6331_PMIC_QI_VAUD32_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2907;"	d
MT6331_PMIC_QI_VAUD32_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2908;"	d
MT6331_PMIC_QI_VAUD32_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	2897;"	d
MT6331_PMIC_QI_VAUD32_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2898;"	d
MT6331_PMIC_QI_VAUD32_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2983;"	d
MT6331_PMIC_QI_VAUD32_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2984;"	d
MT6331_PMIC_QI_VAUXA32_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2927;"	d
MT6331_PMIC_QI_VAUXA32_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2928;"	d
MT6331_PMIC_QI_VAUXA32_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	2917;"	d
MT6331_PMIC_QI_VAUXA32_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2918;"	d
MT6331_PMIC_QI_VAUXA32_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2981;"	d
MT6331_PMIC_QI_VAUXA32_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2982;"	d
MT6331_PMIC_QI_VBIASN_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3111;"	d
MT6331_PMIC_QI_VBIASN_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3112;"	d
MT6331_PMIC_QI_VBIASN_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3105;"	d
MT6331_PMIC_QI_VBIASN_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3106;"	d
MT6331_PMIC_QI_VBIASN_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3185;"	d
MT6331_PMIC_QI_VBIASN_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3186;"	d
MT6331_PMIC_QI_VCAMA_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2979;"	d
MT6331_PMIC_QI_VCAMA_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2980;"	d
MT6331_PMIC_QI_VCAMD_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3005;"	d
MT6331_PMIC_QI_VCAMD_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3006;"	d
MT6331_PMIC_QI_VCAMD_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3199;"	d
MT6331_PMIC_QI_VCAMD_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3200;"	d
MT6331_PMIC_QI_VCAM_AF_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3233;"	d
MT6331_PMIC_QI_VCAM_AF_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3234;"	d
MT6331_PMIC_QI_VCAM_AF_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3495;"	d
MT6331_PMIC_QI_VCAM_AF_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3496;"	d
MT6331_PMIC_QI_VCAM_IO_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3031;"	d
MT6331_PMIC_QI_VCAM_IO_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3032;"	d
MT6331_PMIC_QI_VCAM_IO_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3195;"	d
MT6331_PMIC_QI_VCAM_IO_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3196;"	d
MT6331_PMIC_QI_VCORE1_BURST_MASK	mach/mt6795/include/mach/upmu_hw.h	2321;"	d
MT6331_PMIC_QI_VCORE1_BURST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2322;"	d
MT6331_PMIC_QI_VCORE1_DIG_MON_MASK	mach/mt6795/include/mach/upmu_hw.h	1489;"	d
MT6331_PMIC_QI_VCORE1_DIG_MON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1490;"	d
MT6331_PMIC_QI_VCORE1_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	2329;"	d
MT6331_PMIC_QI_VCORE1_DLC_N_MASK	mach/mt6795/include/mach/upmu_hw.h	2337;"	d
MT6331_PMIC_QI_VCORE1_DLC_N_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2338;"	d
MT6331_PMIC_QI_VCORE1_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2330;"	d
MT6331_PMIC_QI_VCORE1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2295;"	d
MT6331_PMIC_QI_VCORE1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2296;"	d
MT6331_PMIC_QI_VCORE1_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	2363;"	d
MT6331_PMIC_QI_VCORE1_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2364;"	d
MT6331_PMIC_QI_VCORE1_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	2297;"	d
MT6331_PMIC_QI_VCORE1_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2298;"	d
MT6331_PMIC_QI_VCORE1_STB_MASK	mach/mt6795/include/mach/upmu_hw.h	2293;"	d
MT6331_PMIC_QI_VCORE1_STB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2294;"	d
MT6331_PMIC_QI_VCORE1_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2361;"	d
MT6331_PMIC_QI_VCORE1_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2362;"	d
MT6331_PMIC_QI_VCORE2_BURST_MASK	mach/mt6795/include/mach/upmu_hw.h	2449;"	d
MT6331_PMIC_QI_VCORE2_BURST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2450;"	d
MT6331_PMIC_QI_VCORE2_DIG_MON_MASK	mach/mt6795/include/mach/upmu_hw.h	1491;"	d
MT6331_PMIC_QI_VCORE2_DIG_MON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1492;"	d
MT6331_PMIC_QI_VCORE2_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	2457;"	d
MT6331_PMIC_QI_VCORE2_DLC_N_MASK	mach/mt6795/include/mach/upmu_hw.h	2465;"	d
MT6331_PMIC_QI_VCORE2_DLC_N_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2466;"	d
MT6331_PMIC_QI_VCORE2_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2458;"	d
MT6331_PMIC_QI_VCORE2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2423;"	d
MT6331_PMIC_QI_VCORE2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2424;"	d
MT6331_PMIC_QI_VCORE2_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	2491;"	d
MT6331_PMIC_QI_VCORE2_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2492;"	d
MT6331_PMIC_QI_VCORE2_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	2425;"	d
MT6331_PMIC_QI_VCORE2_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2426;"	d
MT6331_PMIC_QI_VCORE2_STB_MASK	mach/mt6795/include/mach/upmu_hw.h	2421;"	d
MT6331_PMIC_QI_VCORE2_STB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2422;"	d
MT6331_PMIC_QI_VCORE2_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2489;"	d
MT6331_PMIC_QI_VCORE2_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2490;"	d
MT6331_PMIC_QI_VDVFS11_DIG_MON_MASK	mach/mt6795/include/mach/upmu_hw.h	1497;"	d
MT6331_PMIC_QI_VDVFS11_DIG_MON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1498;"	d
MT6331_PMIC_QI_VDVFS11_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1713;"	d
MT6331_PMIC_QI_VDVFS11_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1714;"	d
MT6331_PMIC_QI_VDVFS11_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	1715;"	d
MT6331_PMIC_QI_VDVFS11_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1716;"	d
MT6331_PMIC_QI_VDVFS11_STB_MASK	mach/mt6795/include/mach/upmu_hw.h	1711;"	d
MT6331_PMIC_QI_VDVFS11_STB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1712;"	d
MT6331_PMIC_QI_VDVFS11_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	1757;"	d
MT6331_PMIC_QI_VDVFS11_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1758;"	d
MT6331_PMIC_QI_VDVFS12_DIG_MON_MASK	mach/mt6795/include/mach/upmu_hw.h	1499;"	d
MT6331_PMIC_QI_VDVFS12_DIG_MON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1500;"	d
MT6331_PMIC_QI_VDVFS12_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1861;"	d
MT6331_PMIC_QI_VDVFS12_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1862;"	d
MT6331_PMIC_QI_VDVFS12_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	1863;"	d
MT6331_PMIC_QI_VDVFS12_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1864;"	d
MT6331_PMIC_QI_VDVFS12_STB_MASK	mach/mt6795/include/mach/upmu_hw.h	1859;"	d
MT6331_PMIC_QI_VDVFS12_STB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1860;"	d
MT6331_PMIC_QI_VDVFS12_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	1905;"	d
MT6331_PMIC_QI_VDVFS12_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1906;"	d
MT6331_PMIC_QI_VDVFS13_DIG_MON_MASK	mach/mt6795/include/mach/upmu_hw.h	1493;"	d
MT6331_PMIC_QI_VDVFS13_DIG_MON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1494;"	d
MT6331_PMIC_QI_VDVFS13_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1961;"	d
MT6331_PMIC_QI_VDVFS13_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1962;"	d
MT6331_PMIC_QI_VDVFS13_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	1963;"	d
MT6331_PMIC_QI_VDVFS13_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1964;"	d
MT6331_PMIC_QI_VDVFS13_STB_MASK	mach/mt6795/include/mach/upmu_hw.h	1959;"	d
MT6331_PMIC_QI_VDVFS13_STB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1960;"	d
MT6331_PMIC_QI_VDVFS13_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2005;"	d
MT6331_PMIC_QI_VDVFS13_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2006;"	d
MT6331_PMIC_QI_VDVFS14_DIG_MON_MASK	mach/mt6795/include/mach/upmu_hw.h	1495;"	d
MT6331_PMIC_QI_VDVFS14_DIG_MON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1496;"	d
MT6331_PMIC_QI_VDVFS14_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2061;"	d
MT6331_PMIC_QI_VDVFS14_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2062;"	d
MT6331_PMIC_QI_VDVFS14_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	2063;"	d
MT6331_PMIC_QI_VDVFS14_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2064;"	d
MT6331_PMIC_QI_VDVFS14_STB_MASK	mach/mt6795/include/mach/upmu_hw.h	2059;"	d
MT6331_PMIC_QI_VDVFS14_STB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2060;"	d
MT6331_PMIC_QI_VDVFS14_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2105;"	d
MT6331_PMIC_QI_VDVFS14_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2106;"	d
MT6331_PMIC_QI_VDVFS1_EN_MODECONFIG_MASK	mach/mt6795/include/mach/upmu_hw.h	1769;"	d
MT6331_PMIC_QI_VDVFS1_EN_MODECONFIG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1770;"	d
MT6331_PMIC_QI_VDVFS1_LATCH_MODECONFIG_MASK	mach/mt6795/include/mach/upmu_hw.h	1767;"	d
MT6331_PMIC_QI_VDVFS1_LATCH_MODECONFIG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1768;"	d
MT6331_PMIC_QI_VEMC33_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3293;"	d
MT6331_PMIC_QI_VEMC33_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3294;"	d
MT6331_PMIC_QI_VEMC33_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3283;"	d
MT6331_PMIC_QI_VEMC33_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3284;"	d
MT6331_PMIC_QI_VEMC33_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3489;"	d
MT6331_PMIC_QI_VEMC33_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3490;"	d
MT6331_PMIC_QI_VFBB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3365;"	d
MT6331_PMIC_QI_VFBB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3366;"	d
MT6331_PMIC_QI_VFBB_RSTB_MASK	mach/mt6795/include/mach/upmu_hw.h	3359;"	d
MT6331_PMIC_QI_VFBB_RSTB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3360;"	d
MT6331_PMIC_QI_VGP1_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3301;"	d
MT6331_PMIC_QI_VGP1_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3302;"	d
MT6331_PMIC_QI_VGP1_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3487;"	d
MT6331_PMIC_QI_VGP1_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3488;"	d
MT6331_PMIC_QI_VGP2_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3081;"	d
MT6331_PMIC_QI_VGP2_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3082;"	d
MT6331_PMIC_QI_VGP2_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3189;"	d
MT6331_PMIC_QI_VGP2_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3190;"	d
MT6331_PMIC_QI_VGP3_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3093;"	d
MT6331_PMIC_QI_VGP3_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3094;"	d
MT6331_PMIC_QI_VGP3_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3187;"	d
MT6331_PMIC_QI_VGP3_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3188;"	d
MT6331_PMIC_QI_VGP4_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3313;"	d
MT6331_PMIC_QI_VGP4_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3314;"	d
MT6331_PMIC_QI_VGP4_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3485;"	d
MT6331_PMIC_QI_VGP4_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3486;"	d
MT6331_PMIC_QI_VGPU_BURST_MASK	mach/mt6795/include/mach/upmu_hw.h	2189;"	d
MT6331_PMIC_QI_VGPU_BURST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2190;"	d
MT6331_PMIC_QI_VGPU_DIG_MON_MASK	mach/mt6795/include/mach/upmu_hw.h	1485;"	d
MT6331_PMIC_QI_VGPU_DIG_MON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1486;"	d
MT6331_PMIC_QI_VGPU_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	2197;"	d
MT6331_PMIC_QI_VGPU_DLC_N_MASK	mach/mt6795/include/mach/upmu_hw.h	2205;"	d
MT6331_PMIC_QI_VGPU_DLC_N_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2206;"	d
MT6331_PMIC_QI_VGPU_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2198;"	d
MT6331_PMIC_QI_VGPU_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2163;"	d
MT6331_PMIC_QI_VGPU_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2164;"	d
MT6331_PMIC_QI_VGPU_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	2231;"	d
MT6331_PMIC_QI_VGPU_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2232;"	d
MT6331_PMIC_QI_VGPU_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	2165;"	d
MT6331_PMIC_QI_VGPU_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2166;"	d
MT6331_PMIC_QI_VGPU_STB_MASK	mach/mt6795/include/mach/upmu_hw.h	2161;"	d
MT6331_PMIC_QI_VGPU_STB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2162;"	d
MT6331_PMIC_QI_VGPU_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2229;"	d
MT6331_PMIC_QI_VGPU_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2230;"	d
MT6331_PMIC_QI_VIBR_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3387;"	d
MT6331_PMIC_QI_VIBR_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3388;"	d
MT6331_PMIC_QI_VIBR_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3381;"	d
MT6331_PMIC_QI_VIBR_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3382;"	d
MT6331_PMIC_QI_VIBR_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3479;"	d
MT6331_PMIC_QI_VIBR_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3480;"	d
MT6331_PMIC_QI_VIO18_BURST_MASK	mach/mt6795/include/mach/upmu_hw.h	2579;"	d
MT6331_PMIC_QI_VIO18_BURST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2580;"	d
MT6331_PMIC_QI_VIO18_DIG_MON_MASK	mach/mt6795/include/mach/upmu_hw.h	1487;"	d
MT6331_PMIC_QI_VIO18_DIG_MON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1488;"	d
MT6331_PMIC_QI_VIO18_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	2587;"	d
MT6331_PMIC_QI_VIO18_DLC_N_MASK	mach/mt6795/include/mach/upmu_hw.h	2595;"	d
MT6331_PMIC_QI_VIO18_DLC_N_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2596;"	d
MT6331_PMIC_QI_VIO18_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2588;"	d
MT6331_PMIC_QI_VIO18_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2553;"	d
MT6331_PMIC_QI_VIO18_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2554;"	d
MT6331_PMIC_QI_VIO18_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	2555;"	d
MT6331_PMIC_QI_VIO18_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2556;"	d
MT6331_PMIC_QI_VIO18_STB_MASK	mach/mt6795/include/mach/upmu_hw.h	2551;"	d
MT6331_PMIC_QI_VIO18_STB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2552;"	d
MT6331_PMIC_QI_VIO28_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3225;"	d
MT6331_PMIC_QI_VIO28_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3226;"	d
MT6331_PMIC_QI_VIO28_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3219;"	d
MT6331_PMIC_QI_VIO28_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3220;"	d
MT6331_PMIC_QI_VIO28_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3497;"	d
MT6331_PMIC_QI_VIO28_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3498;"	d
MT6331_PMIC_QI_VMCH_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3275;"	d
MT6331_PMIC_QI_VMCH_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3276;"	d
MT6331_PMIC_QI_VMCH_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3265;"	d
MT6331_PMIC_QI_VMCH_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3266;"	d
MT6331_PMIC_QI_VMCH_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3491;"	d
MT6331_PMIC_QI_VMCH_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3492;"	d
MT6331_PMIC_QI_VMC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3257;"	d
MT6331_PMIC_QI_VMC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3258;"	d
MT6331_PMIC_QI_VMC_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3247;"	d
MT6331_PMIC_QI_VMC_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3248;"	d
MT6331_PMIC_QI_VMC_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3493;"	d
MT6331_PMIC_QI_VMC_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3494;"	d
MT6331_PMIC_QI_VMIPI_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3073;"	d
MT6331_PMIC_QI_VMIPI_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3074;"	d
MT6331_PMIC_QI_VMIPI_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3063;"	d
MT6331_PMIC_QI_VMIPI_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3064;"	d
MT6331_PMIC_QI_VMIPI_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3191;"	d
MT6331_PMIC_QI_VMIPI_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3192;"	d
MT6331_PMIC_QI_VRTC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3371;"	d
MT6331_PMIC_QI_VRTC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3372;"	d
MT6331_PMIC_QI_VSIM1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3335;"	d
MT6331_PMIC_QI_VSIM1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3336;"	d
MT6331_PMIC_QI_VSIM1_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3325;"	d
MT6331_PMIC_QI_VSIM1_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3326;"	d
MT6331_PMIC_QI_VSIM1_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3483;"	d
MT6331_PMIC_QI_VSIM1_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3484;"	d
MT6331_PMIC_QI_VSIM2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3353;"	d
MT6331_PMIC_QI_VSIM2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3354;"	d
MT6331_PMIC_QI_VSIM2_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3343;"	d
MT6331_PMIC_QI_VSIM2_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3344;"	d
MT6331_PMIC_QI_VSIM2_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3481;"	d
MT6331_PMIC_QI_VSIM2_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3482;"	d
MT6331_PMIC_QI_VSRAM_DVFS1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3055;"	d
MT6331_PMIC_QI_VSRAM_DVFS1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3056;"	d
MT6331_PMIC_QI_VSRAM_DVFS1_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3045;"	d
MT6331_PMIC_QI_VSRAM_DVFS1_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3046;"	d
MT6331_PMIC_QI_VSRAM_DVFS1_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3193;"	d
MT6331_PMIC_QI_VSRAM_DVFS1_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3194;"	d
MT6331_PMIC_QI_VSRAM_DVFS1_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	1773;"	d
MT6331_PMIC_QI_VSRAM_DVFS1_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1774;"	d
MT6331_PMIC_QI_VTCXO1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2871;"	d
MT6331_PMIC_QI_VTCXO1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2872;"	d
MT6331_PMIC_QI_VTCXO1_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	2861;"	d
MT6331_PMIC_QI_VTCXO1_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2862;"	d
MT6331_PMIC_QI_VTCXO1_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2987;"	d
MT6331_PMIC_QI_VTCXO1_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2988;"	d
MT6331_PMIC_QI_VTCXO2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2889;"	d
MT6331_PMIC_QI_VTCXO2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2890;"	d
MT6331_PMIC_QI_VTCXO2_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	2879;"	d
MT6331_PMIC_QI_VTCXO2_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2880;"	d
MT6331_PMIC_QI_VTCXO2_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2985;"	d
MT6331_PMIC_QI_VTCXO2_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2986;"	d
MT6331_PMIC_QI_VUSB10_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3023;"	d
MT6331_PMIC_QI_VUSB10_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3024;"	d
MT6331_PMIC_QI_VUSB10_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3017;"	d
MT6331_PMIC_QI_VUSB10_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3018;"	d
MT6331_PMIC_QI_VUSB10_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3197;"	d
MT6331_PMIC_QI_VUSB10_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3198;"	d
MT6331_PMIC_R2R_SRC0_MASK	mach/mt6795/include/mach/upmu_hw.h	1475;"	d
MT6331_PMIC_R2R_SRC0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1476;"	d
MT6331_PMIC_R2R_SRC1_MASK	mach/mt6795/include/mach/upmu_hw.h	1477;"	d
MT6331_PMIC_R2R_SRC1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1478;"	d
MT6331_PMIC_REG_BASE	mach/mt6795/include/mach/upmu_hw.h	7;"	d
MT6331_PMIC_RGS_VCORE1_ENPWM_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	2365;"	d
MT6331_PMIC_RGS_VCORE1_ENPWM_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2366;"	d
MT6331_PMIC_RGS_VCORE2_ENPWM_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	2493;"	d
MT6331_PMIC_RGS_VCORE2_ENPWM_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2494;"	d
MT6331_PMIC_RGS_VDVFS11_ENPWM_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	1761;"	d
MT6331_PMIC_RGS_VDVFS11_ENPWM_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1762;"	d
MT6331_PMIC_RGS_VDVFS12_ENPWM_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	1909;"	d
MT6331_PMIC_RGS_VDVFS12_ENPWM_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1910;"	d
MT6331_PMIC_RGS_VDVFS13_ENPWM_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	2009;"	d
MT6331_PMIC_RGS_VDVFS13_ENPWM_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2010;"	d
MT6331_PMIC_RGS_VDVFS14_ENPWM_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	2109;"	d
MT6331_PMIC_RGS_VDVFS14_ENPWM_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2110;"	d
MT6331_PMIC_RGS_VGPU_ENPWM_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	2233;"	d
MT6331_PMIC_RGS_VGPU_ENPWM_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2234;"	d
MT6331_PMIC_RGS_VIO18_ENPWM_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	2619;"	d
MT6331_PMIC_RGS_VIO18_ENPWM_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2620;"	d
MT6331_PMIC_RG_75K_32K_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1175;"	d
MT6331_PMIC_RG_75K_32K_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1176;"	d
MT6331_PMIC_RG_ABIDEC_RSVD0_VA32_MASK	mach/mt6795/include/mach/upmu_hw.h	3723;"	d
MT6331_PMIC_RG_ABIDEC_RSVD0_VA32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3724;"	d
MT6331_PMIC_RG_ABIDEC_RSVD0_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3727;"	d
MT6331_PMIC_RG_ABIDEC_RSVD0_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3728;"	d
MT6331_PMIC_RG_ABIDEC_RSVD1_VA32_MASK	mach/mt6795/include/mach/upmu_hw.h	3725;"	d
MT6331_PMIC_RG_ABIDEC_RSVD1_VA32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3726;"	d
MT6331_PMIC_RG_ABIDEC_RSVD1_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3729;"	d
MT6331_PMIC_RG_ABIDEC_RSVD1_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3730;"	d
MT6331_PMIC_RG_ACCDETSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4527;"	d
MT6331_PMIC_RG_ACCDETSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4528;"	d
MT6331_PMIC_RG_ACCDET_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1069;"	d
MT6331_PMIC_RG_ACCDET_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1070;"	d
MT6331_PMIC_RG_ACCDET_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	1261;"	d
MT6331_PMIC_RG_ACCDET_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1262;"	d
MT6331_PMIC_RG_ADC_2S_COMP_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	4359;"	d
MT6331_PMIC_RG_ADC_2S_COMP_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4360;"	d
MT6331_PMIC_RG_ADC_TRIM_COMP_MASK	mach/mt6795/include/mach/upmu_hw.h	4361;"	d
MT6331_PMIC_RG_ADC_TRIM_COMP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4362;"	d
MT6331_PMIC_RG_ALDO_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	2853;"	d
MT6331_PMIC_RG_ALDO_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2854;"	d
MT6331_PMIC_RG_ANALDO_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	2991;"	d
MT6331_PMIC_RG_ANALDO_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2992;"	d
MT6331_PMIC_RG_ANALDO_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	2989;"	d
MT6331_PMIC_RG_ANALDO_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2990;"	d
MT6331_PMIC_RG_AUD26M_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1233;"	d
MT6331_PMIC_RG_AUD26M_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1234;"	d
MT6331_PMIC_RG_AUD26M_CK_TST_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	1207;"	d
MT6331_PMIC_RG_AUD26M_CK_TST_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1208;"	d
MT6331_PMIC_RG_AUDACCDETANASWCTRLENB_MASK	mach/mt6795/include/mach/upmu_hw.h	4525;"	d
MT6331_PMIC_RG_AUDACCDETANASWCTRLENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4526;"	d
MT6331_PMIC_RG_AUDACCDETMICBIAS1PULLLOW_MASK	mach/mt6795/include/mach/upmu_hw.h	4531;"	d
MT6331_PMIC_RG_AUDACCDETMICBIAS1PULLLOW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4532;"	d
MT6331_PMIC_RG_AUDACCDETRSV_MASK	mach/mt6795/include/mach/upmu_hw.h	4541;"	d
MT6331_PMIC_RG_AUDACCDETRSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4542;"	d
MT6331_PMIC_RG_AUDACCDETSWCTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	4529;"	d
MT6331_PMIC_RG_AUDACCDETSWCTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4530;"	d
MT6331_PMIC_RG_AUDACCDETTVDET_MASK	mach/mt6795/include/mach/upmu_hw.h	4533;"	d
MT6331_PMIC_RG_AUDACCDETTVDET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4534;"	d
MT6331_PMIC_RG_AUDACCDETVIN1PULLLOW_MASK	mach/mt6795/include/mach/upmu_hw.h	4535;"	d
MT6331_PMIC_RG_AUDACCDETVIN1PULLLOW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4536;"	d
MT6331_PMIC_RG_AUDACCDETVTHCAL_MASK	mach/mt6795/include/mach/upmu_hw.h	4523;"	d
MT6331_PMIC_RG_AUDACCDETVTHCAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4524;"	d
MT6331_PMIC_RG_AUDADC1STSTAGEIDDTEST_MASK	mach/mt6795/include/mach/upmu_hw.h	3909;"	d
MT6331_PMIC_RG_AUDADC1STSTAGEIDDTEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3910;"	d
MT6331_PMIC_RG_AUDADC1STSTAGELPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	3917;"	d
MT6331_PMIC_RG_AUDADC1STSTAGELPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3918;"	d
MT6331_PMIC_RG_AUDADC2NDSTAGEIDDTEST_MASK	mach/mt6795/include/mach/upmu_hw.h	3911;"	d
MT6331_PMIC_RG_AUDADC2NDSTAGEIDDTEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3912;"	d
MT6331_PMIC_RG_AUDADC2NDSTAGELPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	3919;"	d
MT6331_PMIC_RG_AUDADC2NDSTAGELPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3920;"	d
MT6331_PMIC_RG_AUDADC2NDSTAGERESET_MASK	mach/mt6795/include/mach/upmu_hw.h	3933;"	d
MT6331_PMIC_RG_AUDADC2NDSTAGERESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3934;"	d
MT6331_PMIC_RG_AUDADC3RDSTAGERESET_MASK	mach/mt6795/include/mach/upmu_hw.h	3935;"	d
MT6331_PMIC_RG_AUDADC3RDSTAGERESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3936;"	d
MT6331_PMIC_RG_AUDADCBYPASS_MASK	mach/mt6795/include/mach/upmu_hw.h	3941;"	d
MT6331_PMIC_RG_AUDADCBYPASS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3942;"	d
MT6331_PMIC_RG_AUDADCCH0_1INPUTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3873;"	d
MT6331_PMIC_RG_AUDADCCH0_1INPUTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3874;"	d
MT6331_PMIC_RG_AUDADCCH0_1PWRUP_MASK	mach/mt6795/include/mach/upmu_hw.h	3871;"	d
MT6331_PMIC_RG_AUDADCCH0_1PWRUP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3872;"	d
MT6331_PMIC_RG_AUDADCCH0_1SPARE_MASK	mach/mt6795/include/mach/upmu_hw.h	3875;"	d
MT6331_PMIC_RG_AUDADCCH0_1SPARE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3876;"	d
MT6331_PMIC_RG_AUDADCCH_2INPUTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3879;"	d
MT6331_PMIC_RG_AUDADCCH_2INPUTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3880;"	d
MT6331_PMIC_RG_AUDADCCH_2PWRUP_MASK	mach/mt6795/include/mach/upmu_hw.h	3877;"	d
MT6331_PMIC_RG_AUDADCCH_2PWRUP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3878;"	d
MT6331_PMIC_RG_AUDADCCH_3INPUTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3883;"	d
MT6331_PMIC_RG_AUDADCCH_3INPUTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3884;"	d
MT6331_PMIC_RG_AUDADCCH_3PWRUP_MASK	mach/mt6795/include/mach/upmu_hw.h	3881;"	d
MT6331_PMIC_RG_AUDADCCH_3PWRUP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3882;"	d
MT6331_PMIC_RG_AUDADCCH_4INPUTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3887;"	d
MT6331_PMIC_RG_AUDADCCH_4INPUTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3888;"	d
MT6331_PMIC_RG_AUDADCCH_4PWRUP_MASK	mach/mt6795/include/mach/upmu_hw.h	3885;"	d
MT6331_PMIC_RG_AUDADCCH_4PWRUP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3886;"	d
MT6331_PMIC_RG_AUDADCCLKGENMODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3927;"	d
MT6331_PMIC_RG_AUDADCCLKGENMODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3928;"	d
MT6331_PMIC_RG_AUDADCCLKRSTB_MASK	mach/mt6795/include/mach/upmu_hw.h	3921;"	d
MT6331_PMIC_RG_AUDADCCLKRSTB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3922;"	d
MT6331_PMIC_RG_AUDADCCLKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3929;"	d
MT6331_PMIC_RG_AUDADCCLKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3930;"	d
MT6331_PMIC_RG_AUDADCCLKSOURCE_MASK	mach/mt6795/include/mach/upmu_hw.h	3925;"	d
MT6331_PMIC_RG_AUDADCCLKSOURCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3926;"	d
MT6331_PMIC_RG_AUDADCDAC0P25FS_MASK	mach/mt6795/include/mach/upmu_hw.h	3955;"	d
MT6331_PMIC_RG_AUDADCDAC0P25FS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3956;"	d
MT6331_PMIC_RG_AUDADCDACFBCURRENT_MASK	mach/mt6795/include/mach/upmu_hw.h	3945;"	d
MT6331_PMIC_RG_AUDADCDACFBCURRENT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3946;"	d
MT6331_PMIC_RG_AUDADCDACIDDTEST_MASK	mach/mt6795/include/mach/upmu_hw.h	3947;"	d
MT6331_PMIC_RG_AUDADCDACIDDTEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3948;"	d
MT6331_PMIC_RG_AUDADCDACNRZ_MASK	mach/mt6795/include/mach/upmu_hw.h	3949;"	d
MT6331_PMIC_RG_AUDADCDACNRZ_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3950;"	d
MT6331_PMIC_RG_AUDADCDACTEST_MASK	mach/mt6795/include/mach/upmu_hw.h	3953;"	d
MT6331_PMIC_RG_AUDADCDACTEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3954;"	d
MT6331_PMIC_RG_AUDADCFFBYPASS_MASK	mach/mt6795/include/mach/upmu_hw.h	3943;"	d
MT6331_PMIC_RG_AUDADCFFBYPASS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3944;"	d
MT6331_PMIC_RG_AUDADCFLASHIDDTEST_MASK	mach/mt6795/include/mach/upmu_hw.h	3915;"	d
MT6331_PMIC_RG_AUDADCFLASHIDDTEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3916;"	d
MT6331_PMIC_RG_AUDADCFLASHLPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	3923;"	d
MT6331_PMIC_RG_AUDADCFLASHLPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3924;"	d
MT6331_PMIC_RG_AUDADCFSRESET_MASK	mach/mt6795/include/mach/upmu_hw.h	3937;"	d
MT6331_PMIC_RG_AUDADCFSRESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3938;"	d
MT6331_PMIC_RG_AUDADCNODEM_MASK	mach/mt6795/include/mach/upmu_hw.h	3951;"	d
MT6331_PMIC_RG_AUDADCNODEM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3952;"	d
MT6331_PMIC_RG_AUDADCNOPATEST_MASK	mach/mt6795/include/mach/upmu_hw.h	3939;"	d
MT6331_PMIC_RG_AUDADCNOPATEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3940;"	d
MT6331_PMIC_RG_AUDADCREFBUFIDDTEST_MASK	mach/mt6795/include/mach/upmu_hw.h	3913;"	d
MT6331_PMIC_RG_AUDADCREFBUFIDDTEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3914;"	d
MT6331_PMIC_RG_AUDADCTESTDATA_MASK	mach/mt6795/include/mach/upmu_hw.h	3959;"	d
MT6331_PMIC_RG_AUDADCTESTDATA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3960;"	d
MT6331_PMIC_RG_AUDADCWIDECM_MASK	mach/mt6795/include/mach/upmu_hw.h	3931;"	d
MT6331_PMIC_RG_AUDADCWIDECM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3932;"	d
MT6331_PMIC_RG_AUDBGBON_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3685;"	d
MT6331_PMIC_RG_AUDBGBON_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3686;"	d
MT6331_PMIC_RG_AUDBIASADJ_0_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3783;"	d
MT6331_PMIC_RG_AUDBIASADJ_0_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3784;"	d
MT6331_PMIC_RG_AUDBIASADJ_1_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3797;"	d
MT6331_PMIC_RG_AUDBIASADJ_1_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3798;"	d
MT6331_PMIC_RG_AUDDACLPWRUP_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3649;"	d
MT6331_PMIC_RG_AUDDACLPWRUP_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3650;"	d
MT6331_PMIC_RG_AUDDACRPWRUP_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3651;"	d
MT6331_PMIC_RG_AUDDACRPWRUP_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3652;"	d
MT6331_PMIC_RG_AUDDCDC_RSVD_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	3825;"	d
MT6331_PMIC_RG_AUDDCDC_RSVD_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3826;"	d
MT6331_PMIC_RG_AUDDCDC_RSVD_VBAT_MASK	mach/mt6795/include/mach/upmu_hw.h	3827;"	d
MT6331_PMIC_RG_AUDDCDC_RSVD_VBAT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3828;"	d
MT6331_PMIC_RG_AUDDIGMIC0BIAS_MASK	mach/mt6795/include/mach/upmu_hw.h	3987;"	d
MT6331_PMIC_RG_AUDDIGMIC0BIAS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3988;"	d
MT6331_PMIC_RG_AUDDIGMIC0EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3981;"	d
MT6331_PMIC_RG_AUDDIGMIC0EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3982;"	d
MT6331_PMIC_RG_AUDDIGMIC0NDUTY_MASK	mach/mt6795/include/mach/upmu_hw.h	3985;"	d
MT6331_PMIC_RG_AUDDIGMIC0NDUTY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3986;"	d
MT6331_PMIC_RG_AUDDIGMIC0PDUTY_MASK	mach/mt6795/include/mach/upmu_hw.h	3983;"	d
MT6331_PMIC_RG_AUDDIGMIC0PDUTY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3984;"	d
MT6331_PMIC_RG_AUDDIGMIC1BIAS_MASK	mach/mt6795/include/mach/upmu_hw.h	3999;"	d
MT6331_PMIC_RG_AUDDIGMIC1BIAS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4000;"	d
MT6331_PMIC_RG_AUDDIGMIC1EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3993;"	d
MT6331_PMIC_RG_AUDDIGMIC1EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3994;"	d
MT6331_PMIC_RG_AUDDIGMIC1NDUTY_MASK	mach/mt6795/include/mach/upmu_hw.h	3997;"	d
MT6331_PMIC_RG_AUDDIGMIC1NDUTY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3998;"	d
MT6331_PMIC_RG_AUDDIGMIC1PDUTY_MASK	mach/mt6795/include/mach/upmu_hw.h	3995;"	d
MT6331_PMIC_RG_AUDDIGMIC1PDUTY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3996;"	d
MT6331_PMIC_RG_AUDENCSPAREVA18_MASK	mach/mt6795/include/mach/upmu_hw.h	4051;"	d
MT6331_PMIC_RG_AUDENCSPAREVA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4052;"	d
MT6331_PMIC_RG_AUDENCSPAREVA28_MASK	mach/mt6795/include/mach/upmu_hw.h	4049;"	d
MT6331_PMIC_RG_AUDENCSPAREVA28_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4050;"	d
MT6331_PMIC_RG_AUDGLB_PWRDN_VA32_MASK	mach/mt6795/include/mach/upmu_hw.h	3829;"	d
MT6331_PMIC_RG_AUDGLB_PWRDN_VA32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3830;"	d
MT6331_PMIC_RG_AUDHPLBSCCURRENT_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3675;"	d
MT6331_PMIC_RG_AUDHPLBSCCURRENT_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3676;"	d
MT6331_PMIC_RG_AUDHPLFINETRIM_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3719;"	d
MT6331_PMIC_RG_AUDHPLFINETRIM_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3720;"	d
MT6331_PMIC_RG_AUDHPLGAIN_MASK	mach/mt6795/include/mach/upmu_hw.h	2671;"	d
MT6331_PMIC_RG_AUDHPLGAIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2672;"	d
MT6331_PMIC_RG_AUDHPLMUXINPUTSEL_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3665;"	d
MT6331_PMIC_RG_AUDHPLMUXINPUTSEL_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3666;"	d
MT6331_PMIC_RG_AUDHPLPWRUP_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3659;"	d
MT6331_PMIC_RG_AUDHPLPWRUP_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3660;"	d
MT6331_PMIC_RG_AUDHPLSCDISABLE_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3671;"	d
MT6331_PMIC_RG_AUDHPLSCDISABLE_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3672;"	d
MT6331_PMIC_RG_AUDHPLTRIM_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3713;"	d
MT6331_PMIC_RG_AUDHPLTRIM_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3714;"	d
MT6331_PMIC_RG_AUDHPRBSCCURRENT_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3677;"	d
MT6331_PMIC_RG_AUDHPRBSCCURRENT_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3678;"	d
MT6331_PMIC_RG_AUDHPRFINETRIM_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3721;"	d
MT6331_PMIC_RG_AUDHPRFINETRIM_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3722;"	d
MT6331_PMIC_RG_AUDHPRGAIN_MASK	mach/mt6795/include/mach/upmu_hw.h	2673;"	d
MT6331_PMIC_RG_AUDHPRGAIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2674;"	d
MT6331_PMIC_RG_AUDHPRMUXINPUTSEL_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3667;"	d
MT6331_PMIC_RG_AUDHPRMUXINPUTSEL_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3668;"	d
MT6331_PMIC_RG_AUDHPRPWRUP_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3661;"	d
MT6331_PMIC_RG_AUDHPRPWRUP_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3662;"	d
MT6331_PMIC_RG_AUDHPRSCDISABLE_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3673;"	d
MT6331_PMIC_RG_AUDHPRSCDISABLE_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3674;"	d
MT6331_PMIC_RG_AUDHPRTRIM_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3715;"	d
MT6331_PMIC_RG_AUDHPRTRIM_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3716;"	d
MT6331_PMIC_RG_AUDHPSPKDET_EN_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3781;"	d
MT6331_PMIC_RG_AUDHPSPKDET_EN_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3782;"	d
MT6331_PMIC_RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3749;"	d
MT6331_PMIC_RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3750;"	d
MT6331_PMIC_RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3751;"	d
MT6331_PMIC_RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3752;"	d
MT6331_PMIC_RG_AUDHPSTARTUP_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3681;"	d
MT6331_PMIC_RG_AUDHPSTARTUP_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3682;"	d
MT6331_PMIC_RG_AUDHPTRIM_EN_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3717;"	d
MT6331_PMIC_RG_AUDHPTRIM_EN_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3718;"	d
MT6331_PMIC_RG_AUDHSBSCCURRENT_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3679;"	d
MT6331_PMIC_RG_AUDHSBSCCURRENT_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3680;"	d
MT6331_PMIC_RG_AUDHSGAIN_MASK	mach/mt6795/include/mach/upmu_hw.h	2675;"	d
MT6331_PMIC_RG_AUDHSGAIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2676;"	d
MT6331_PMIC_RG_AUDHSMUXINPUTSEL_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3663;"	d
MT6331_PMIC_RG_AUDHSMUXINPUTSEL_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3664;"	d
MT6331_PMIC_RG_AUDHSPWRUP_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3657;"	d
MT6331_PMIC_RG_AUDHSPWRUP_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3658;"	d
MT6331_PMIC_RG_AUDHSSCDISABLE_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3669;"	d
MT6331_PMIC_RG_AUDHSSCDISABLE_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3670;"	d
MT6331_PMIC_RG_AUDHSSTARTUP_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3683;"	d
MT6331_PMIC_RG_AUDHSSTARTUP_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3684;"	d
MT6331_PMIC_RG_AUDIBIASPWRDN_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3785;"	d
MT6331_PMIC_RG_AUDIBIASPWRDN_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3786;"	d
MT6331_PMIC_RG_AUDIF_CK_CKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1157;"	d
MT6331_PMIC_RG_AUDIF_CK_CKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1158;"	d
MT6331_PMIC_RG_AUDIF_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1089;"	d
MT6331_PMIC_RG_AUDIF_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1090;"	d
MT6331_PMIC_RG_AUDIF_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1237;"	d
MT6331_PMIC_RG_AUDIF_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1238;"	d
MT6331_PMIC_RG_AUDINTGAIN1_MASK	mach/mt6795/include/mach/upmu_hw.h	2681;"	d
MT6331_PMIC_RG_AUDINTGAIN1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2682;"	d
MT6331_PMIC_RG_AUDINTGAIN2_MASK	mach/mt6795/include/mach/upmu_hw.h	2683;"	d
MT6331_PMIC_RG_AUDINTGAIN2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2684;"	d
MT6331_PMIC_RG_AUDIO_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	1259;"	d
MT6331_PMIC_RG_AUDIO_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1260;"	d
MT6331_PMIC_RG_AUDIVLGAIN_MASK	mach/mt6795/include/mach/upmu_hw.h	2677;"	d
MT6331_PMIC_RG_AUDIVLGAIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2678;"	d
MT6331_PMIC_RG_AUDIVRGAIN_MASK	mach/mt6795/include/mach/upmu_hw.h	2679;"	d
MT6331_PMIC_RG_AUDIVRGAIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2680;"	d
MT6331_PMIC_RG_AUDLOLBSCCURRENT_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3743;"	d
MT6331_PMIC_RG_AUDLOLBSCCURRENT_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3744;"	d
MT6331_PMIC_RG_AUDLOLFINETRIM_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3775;"	d
MT6331_PMIC_RG_AUDLOLFINETRIM_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3776;"	d
MT6331_PMIC_RG_AUDLOLGAIN_MASK	mach/mt6795/include/mach/upmu_hw.h	2667;"	d
MT6331_PMIC_RG_AUDLOLGAIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2668;"	d
MT6331_PMIC_RG_AUDLOLMUXINPUTSEL_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3735;"	d
MT6331_PMIC_RG_AUDLOLMUXINPUTSEL_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3736;"	d
MT6331_PMIC_RG_AUDLOLPWRUP_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3731;"	d
MT6331_PMIC_RG_AUDLOLPWRUP_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3732;"	d
MT6331_PMIC_RG_AUDLOLSCDISABLE_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3739;"	d
MT6331_PMIC_RG_AUDLOLSCDISABLE_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3740;"	d
MT6331_PMIC_RG_AUDLOLTRIM_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3769;"	d
MT6331_PMIC_RG_AUDLOLTRIM_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3770;"	d
MT6331_PMIC_RG_AUDLORBSCCURRENT_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3745;"	d
MT6331_PMIC_RG_AUDLORBSCCURRENT_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3746;"	d
MT6331_PMIC_RG_AUDLORFINETRIM_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3777;"	d
MT6331_PMIC_RG_AUDLORFINETRIM_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3778;"	d
MT6331_PMIC_RG_AUDLORGAIN_MASK	mach/mt6795/include/mach/upmu_hw.h	2669;"	d
MT6331_PMIC_RG_AUDLORGAIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2670;"	d
MT6331_PMIC_RG_AUDLORMUXINPUTSEL_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3737;"	d
MT6331_PMIC_RG_AUDLORMUXINPUTSEL_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3738;"	d
MT6331_PMIC_RG_AUDLORPWRUP_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3733;"	d
MT6331_PMIC_RG_AUDLORPWRUP_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3734;"	d
MT6331_PMIC_RG_AUDLORSCDISABLE_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3741;"	d
MT6331_PMIC_RG_AUDLORSCDISABLE_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3742;"	d
MT6331_PMIC_RG_AUDLORTRIM_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3771;"	d
MT6331_PMIC_RG_AUDLORTRIM_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3772;"	d
MT6331_PMIC_RG_AUDLOSTARTUP_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3747;"	d
MT6331_PMIC_RG_AUDLOSTARTUP_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3748;"	d
MT6331_PMIC_RG_AUDLOTRIM_EN_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3773;"	d
MT6331_PMIC_RG_AUDLOTRIM_EN_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3774;"	d
MT6331_PMIC_RG_AUDMICBIAS0DCSWNEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4015;"	d
MT6331_PMIC_RG_AUDMICBIAS0DCSWNEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4016;"	d
MT6331_PMIC_RG_AUDMICBIAS0DCSWPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4013;"	d
MT6331_PMIC_RG_AUDMICBIAS0DCSWPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4014;"	d
MT6331_PMIC_RG_AUDMICBIAS0LOWPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4017;"	d
MT6331_PMIC_RG_AUDMICBIAS0LOWPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4018;"	d
MT6331_PMIC_RG_AUDMICBIAS0VREF_MASK	mach/mt6795/include/mach/upmu_hw.h	4011;"	d
MT6331_PMIC_RG_AUDMICBIAS0VREF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4012;"	d
MT6331_PMIC_RG_AUDMICBIAS1DCSWNEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4025;"	d
MT6331_PMIC_RG_AUDMICBIAS1DCSWNEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4026;"	d
MT6331_PMIC_RG_AUDMICBIAS1DCSWPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4023;"	d
MT6331_PMIC_RG_AUDMICBIAS1DCSWPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4024;"	d
MT6331_PMIC_RG_AUDMICBIAS1LOWPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4027;"	d
MT6331_PMIC_RG_AUDMICBIAS1LOWPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4028;"	d
MT6331_PMIC_RG_AUDMICBIAS1VREF_MASK	mach/mt6795/include/mach/upmu_hw.h	4021;"	d
MT6331_PMIC_RG_AUDMICBIAS1VREF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4022;"	d
MT6331_PMIC_RG_AUDMICBIAS2DCSWNEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4035;"	d
MT6331_PMIC_RG_AUDMICBIAS2DCSWNEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4036;"	d
MT6331_PMIC_RG_AUDMICBIAS2DCSWPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4033;"	d
MT6331_PMIC_RG_AUDMICBIAS2DCSWPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4034;"	d
MT6331_PMIC_RG_AUDMICBIAS2LOWPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4037;"	d
MT6331_PMIC_RG_AUDMICBIAS2LOWPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4038;"	d
MT6331_PMIC_RG_AUDMICBIAS2VREF_MASK	mach/mt6795/include/mach/upmu_hw.h	4031;"	d
MT6331_PMIC_RG_AUDMICBIAS2VREF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4032;"	d
MT6331_PMIC_RG_AUDMICBIAS3DCSWNEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4045;"	d
MT6331_PMIC_RG_AUDMICBIAS3DCSWNEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4046;"	d
MT6331_PMIC_RG_AUDMICBIAS3DCSWPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4043;"	d
MT6331_PMIC_RG_AUDMICBIAS3DCSWPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4044;"	d
MT6331_PMIC_RG_AUDMICBIAS3LOWPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4047;"	d
MT6331_PMIC_RG_AUDMICBIAS3LOWPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4048;"	d
MT6331_PMIC_RG_AUDMICBIAS3VREF_MASK	mach/mt6795/include/mach/upmu_hw.h	4041;"	d
MT6331_PMIC_RG_AUDMICBIAS3VREF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4042;"	d
MT6331_PMIC_RG_AUDPMU_RESERVED_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	3811;"	d
MT6331_PMIC_RG_AUDPMU_RESERVED_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3812;"	d
MT6331_PMIC_RG_AUDPMU_RESERVED_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3813;"	d
MT6331_PMIC_RG_AUDPMU_RESERVED_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3814;"	d
MT6331_PMIC_RG_AUDPMU_RSVD_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	4109;"	d
MT6331_PMIC_RG_AUDPMU_RSVD_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4110;"	d
MT6331_PMIC_RG_AUDPREAMPAAFEN_MASK	mach/mt6795/include/mach/upmu_hw.h	3865;"	d
MT6331_PMIC_RG_AUDPREAMPAAFEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3866;"	d
MT6331_PMIC_RG_AUDPREAMPCAPVALEN_MASK	mach/mt6795/include/mach/upmu_hw.h	3867;"	d
MT6331_PMIC_RG_AUDPREAMPCAPVALEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3868;"	d
MT6331_PMIC_RG_AUDPREAMPCH0_1DCCEN_MASK	mach/mt6795/include/mach/upmu_hw.h	3845;"	d
MT6331_PMIC_RG_AUDPREAMPCH0_1DCCEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3846;"	d
MT6331_PMIC_RG_AUDPREAMPCH0_1DCRPECHARGE_MASK	mach/mt6795/include/mach/upmu_hw.h	3847;"	d
MT6331_PMIC_RG_AUDPREAMPCH0_1DCRPECHARGE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3848;"	d
MT6331_PMIC_RG_AUDPREAMPCH0_1GAIN_MASK	mach/mt6795/include/mach/upmu_hw.h	4053;"	d
MT6331_PMIC_RG_AUDPREAMPCH0_1GAIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4054;"	d
MT6331_PMIC_RG_AUDPREAMPCH0_1INPUTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3851;"	d
MT6331_PMIC_RG_AUDPREAMPCH0_1INPUTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3852;"	d
MT6331_PMIC_RG_AUDPREAMPCH0_1ON_MASK	mach/mt6795/include/mach/upmu_hw.h	3843;"	d
MT6331_PMIC_RG_AUDPREAMPCH0_1ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3844;"	d
MT6331_PMIC_RG_AUDPREAMPCH0_1PGATEST_MASK	mach/mt6795/include/mach/upmu_hw.h	3849;"	d
MT6331_PMIC_RG_AUDPREAMPCH0_1PGATEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3850;"	d
MT6331_PMIC_RG_AUDPREAMPCHOPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	3861;"	d
MT6331_PMIC_RG_AUDPREAMPCHOPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3862;"	d
MT6331_PMIC_RG_AUDPREAMPCH_2DCCEN_MASK	mach/mt6795/include/mach/upmu_hw.h	3855;"	d
MT6331_PMIC_RG_AUDPREAMPCH_2DCCEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3856;"	d
MT6331_PMIC_RG_AUDPREAMPCH_2DCRPECHARGE_MASK	mach/mt6795/include/mach/upmu_hw.h	3857;"	d
MT6331_PMIC_RG_AUDPREAMPCH_2DCRPECHARGE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3858;"	d
MT6331_PMIC_RG_AUDPREAMPCH_2GAIN_MASK	mach/mt6795/include/mach/upmu_hw.h	4055;"	d
MT6331_PMIC_RG_AUDPREAMPCH_2GAIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4056;"	d
MT6331_PMIC_RG_AUDPREAMPCH_2ON_MASK	mach/mt6795/include/mach/upmu_hw.h	3853;"	d
MT6331_PMIC_RG_AUDPREAMPCH_2ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3854;"	d
MT6331_PMIC_RG_AUDPREAMPCH_2PGATEST_MASK	mach/mt6795/include/mach/upmu_hw.h	3859;"	d
MT6331_PMIC_RG_AUDPREAMPCH_2PGATEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3860;"	d
MT6331_PMIC_RG_AUDPREAMPCH_3DCCEN_MASK	mach/mt6795/include/mach/upmu_hw.h	3891;"	d
MT6331_PMIC_RG_AUDPREAMPCH_3DCCEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3892;"	d
MT6331_PMIC_RG_AUDPREAMPCH_3DCRPECHARGE_MASK	mach/mt6795/include/mach/upmu_hw.h	3893;"	d
MT6331_PMIC_RG_AUDPREAMPCH_3DCRPECHARGE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3894;"	d
MT6331_PMIC_RG_AUDPREAMPCH_3GAIN_MASK	mach/mt6795/include/mach/upmu_hw.h	4057;"	d
MT6331_PMIC_RG_AUDPREAMPCH_3GAIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4058;"	d
MT6331_PMIC_RG_AUDPREAMPCH_3ON_MASK	mach/mt6795/include/mach/upmu_hw.h	3889;"	d
MT6331_PMIC_RG_AUDPREAMPCH_3ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3890;"	d
MT6331_PMIC_RG_AUDPREAMPCH_3PGATEST_MASK	mach/mt6795/include/mach/upmu_hw.h	3895;"	d
MT6331_PMIC_RG_AUDPREAMPCH_3PGATEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3896;"	d
MT6331_PMIC_RG_AUDPREAMPCH_4DCCEN_MASK	mach/mt6795/include/mach/upmu_hw.h	3899;"	d
MT6331_PMIC_RG_AUDPREAMPCH_4DCCEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3900;"	d
MT6331_PMIC_RG_AUDPREAMPCH_4DCRPECHARGE_MASK	mach/mt6795/include/mach/upmu_hw.h	3901;"	d
MT6331_PMIC_RG_AUDPREAMPCH_4DCRPECHARGE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3902;"	d
MT6331_PMIC_RG_AUDPREAMPCH_4GAIN_MASK	mach/mt6795/include/mach/upmu_hw.h	4059;"	d
MT6331_PMIC_RG_AUDPREAMPCH_4GAIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4060;"	d
MT6331_PMIC_RG_AUDPREAMPCH_4ON_MASK	mach/mt6795/include/mach/upmu_hw.h	3897;"	d
MT6331_PMIC_RG_AUDPREAMPCH_4ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3898;"	d
MT6331_PMIC_RG_AUDPREAMPCH_4PGATEST_MASK	mach/mt6795/include/mach/upmu_hw.h	3903;"	d
MT6331_PMIC_RG_AUDPREAMPCH_4PGATEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3904;"	d
MT6331_PMIC_RG_AUDPREAMPIDDTEST_MASK	mach/mt6795/include/mach/upmu_hw.h	3905;"	d
MT6331_PMIC_RG_AUDPREAMPIDDTEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3906;"	d
MT6331_PMIC_RG_AUDPREAMPLPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	3907;"	d
MT6331_PMIC_RG_AUDPREAMPLPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3908;"	d
MT6331_PMIC_RG_AUDPREAMPOPENH_MASK	mach/mt6795/include/mach/upmu_hw.h	3863;"	d
MT6331_PMIC_RG_AUDPREAMPOPENH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3864;"	d
MT6331_PMIC_RG_AUDPWDBMICBIAS0_MASK	mach/mt6795/include/mach/upmu_hw.h	4009;"	d
MT6331_PMIC_RG_AUDPWDBMICBIAS0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4010;"	d
MT6331_PMIC_RG_AUDPWDBMICBIAS1_MASK	mach/mt6795/include/mach/upmu_hw.h	4019;"	d
MT6331_PMIC_RG_AUDPWDBMICBIAS1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4020;"	d
MT6331_PMIC_RG_AUDPWDBMICBIAS2_MASK	mach/mt6795/include/mach/upmu_hw.h	4029;"	d
MT6331_PMIC_RG_AUDPWDBMICBIAS2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4030;"	d
MT6331_PMIC_RG_AUDPWDBMICBIAS3_MASK	mach/mt6795/include/mach/upmu_hw.h	4039;"	d
MT6331_PMIC_RG_AUDPWDBMICBIAS3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4040;"	d
MT6331_PMIC_RG_AUDRCTUNECH0_1SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3963;"	d
MT6331_PMIC_RG_AUDRCTUNECH0_1SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3964;"	d
MT6331_PMIC_RG_AUDRCTUNECH0_1_MASK	mach/mt6795/include/mach/upmu_hw.h	3961;"	d
MT6331_PMIC_RG_AUDRCTUNECH0_1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3962;"	d
MT6331_PMIC_RG_AUDRCTUNECH_2SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3967;"	d
MT6331_PMIC_RG_AUDRCTUNECH_2SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3968;"	d
MT6331_PMIC_RG_AUDRCTUNECH_2_MASK	mach/mt6795/include/mach/upmu_hw.h	3965;"	d
MT6331_PMIC_RG_AUDRCTUNECH_2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3966;"	d
MT6331_PMIC_RG_AUDRCTUNECH_3SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3971;"	d
MT6331_PMIC_RG_AUDRCTUNECH_3SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3972;"	d
MT6331_PMIC_RG_AUDRCTUNECH_3_MASK	mach/mt6795/include/mach/upmu_hw.h	3969;"	d
MT6331_PMIC_RG_AUDRCTUNECH_3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3970;"	d
MT6331_PMIC_RG_AUDRCTUNECH_4SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3975;"	d
MT6331_PMIC_RG_AUDRCTUNECH_4SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3976;"	d
MT6331_PMIC_RG_AUDRCTUNECH_4_MASK	mach/mt6795/include/mach/upmu_hw.h	3973;"	d
MT6331_PMIC_RG_AUDRCTUNECH_4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3974;"	d
MT6331_PMIC_RG_AUDSPAREPGA_MASK	mach/mt6795/include/mach/upmu_hw.h	3869;"	d
MT6331_PMIC_RG_AUDSPAREPGA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3870;"	d
MT6331_PMIC_RG_AUDSPAREVA18_MASK	mach/mt6795/include/mach/upmu_hw.h	3979;"	d
MT6331_PMIC_RG_AUDSPAREVA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3980;"	d
MT6331_PMIC_RG_AUDSPAREVA28_MASK	mach/mt6795/include/mach/upmu_hw.h	3977;"	d
MT6331_PMIC_RG_AUDSPAREVA28_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3978;"	d
MT6331_PMIC_RG_AUDSPAREVMIC_MASK	mach/mt6795/include/mach/upmu_hw.h	4007;"	d
MT6331_PMIC_RG_AUDSPAREVMIC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4008;"	d
MT6331_PMIC_RG_AUDTRIMBUF_EN_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3779;"	d
MT6331_PMIC_RG_AUDTRIMBUF_EN_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3780;"	d
MT6331_PMIC_RG_AUDTRIMBUF_GAINSEL_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3765;"	d
MT6331_PMIC_RG_AUDTRIMBUF_GAINSEL_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3766;"	d
MT6331_PMIC_RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3767;"	d
MT6331_PMIC_RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3768;"	d
MT6331_PMIC_RG_AUDULHALFBIAS_MASK	mach/mt6795/include/mach/upmu_hw.h	3957;"	d
MT6331_PMIC_RG_AUDULHALFBIAS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3958;"	d
MT6331_PMIC_RG_AUDZCDCLKSEL_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	2663;"	d
MT6331_PMIC_RG_AUDZCDCLKSEL_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2664;"	d
MT6331_PMIC_RG_AUDZCDENABLE_MASK	mach/mt6795/include/mach/upmu_hw.h	2655;"	d
MT6331_PMIC_RG_AUDZCDENABLE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2656;"	d
MT6331_PMIC_RG_AUDZCDGAINSTEPSIZE_MASK	mach/mt6795/include/mach/upmu_hw.h	2659;"	d
MT6331_PMIC_RG_AUDZCDGAINSTEPSIZE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2660;"	d
MT6331_PMIC_RG_AUDZCDGAINSTEPTIME_MASK	mach/mt6795/include/mach/upmu_hw.h	2657;"	d
MT6331_PMIC_RG_AUDZCDGAINSTEPTIME_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2658;"	d
MT6331_PMIC_RG_AUDZCDMUXSEL_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	2665;"	d
MT6331_PMIC_RG_AUDZCDMUXSEL_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2666;"	d
MT6331_PMIC_RG_AUDZCDTIMEOUTMODESEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2661;"	d
MT6331_PMIC_RG_AUDZCDTIMEOUTMODESEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2662;"	d
MT6331_PMIC_RG_AUD_CK_CKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1159;"	d
MT6331_PMIC_RG_AUD_CK_CKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1160;"	d
MT6331_PMIC_RG_AUD_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1091;"	d
MT6331_PMIC_RG_AUD_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1092;"	d
MT6331_PMIC_RG_AUD_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1239;"	d
MT6331_PMIC_RG_AUD_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1240;"	d
MT6331_PMIC_RG_AUD_DAC_PWL_UP_VA32_MASK	mach/mt6795/include/mach/upmu_hw.h	3655;"	d
MT6331_PMIC_RG_AUD_DAC_PWL_UP_VA32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3656;"	d
MT6331_PMIC_RG_AUD_DAC_PWR_UP_VA32_MASK	mach/mt6795/include/mach/upmu_hw.h	3653;"	d
MT6331_PMIC_RG_AUD_DAC_PWR_UP_VA32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3654;"	d
MT6331_PMIC_RG_AUD_DIG0_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	3839;"	d
MT6331_PMIC_RG_AUD_DIG0_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3840;"	d
MT6331_PMIC_RG_AUD_DIG0_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	3841;"	d
MT6331_PMIC_RG_AUD_DIG0_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3842;"	d
MT6331_PMIC_RG_AUD_RDSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	999;"	d
MT6331_PMIC_RG_AUD_RDSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1000;"	d
MT6331_PMIC_RG_AUD_TDSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	993;"	d
MT6331_PMIC_RG_AUD_TDSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	994;"	d
MT6331_PMIC_RG_AUXADC_12M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1083;"	d
MT6331_PMIC_RG_AUXADC_12M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1084;"	d
MT6331_PMIC_RG_AUXADC_1M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1081;"	d
MT6331_PMIC_RG_AUXADC_1M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1082;"	d
MT6331_PMIC_RG_AUXADC_32K_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1087;"	d
MT6331_PMIC_RG_AUXADC_32K_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1088;"	d
MT6331_PMIC_RG_AUXADC_CALI_MASK	mach/mt6795/include/mach/upmu_hw.h	4401;"	d
MT6331_PMIC_RG_AUXADC_CALI_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4402;"	d
MT6331_PMIC_RG_AUXADC_CK_DIVSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1177;"	d
MT6331_PMIC_RG_AUXADC_CK_DIVSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1178;"	d
MT6331_PMIC_RG_AUXADC_CK_PDN_HWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	1191;"	d
MT6331_PMIC_RG_AUXADC_CK_PDN_HWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1192;"	d
MT6331_PMIC_RG_AUXADC_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1085;"	d
MT6331_PMIC_RG_AUXADC_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1086;"	d
MT6331_PMIC_RG_AUXADC_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	1257;"	d
MT6331_PMIC_RG_AUXADC_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1258;"	d
MT6331_PMIC_RG_AUX_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	4399;"	d
MT6331_PMIC_RG_AUX_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4400;"	d
MT6331_PMIC_RG_BGR_RSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	749;"	d
MT6331_PMIC_RG_BGR_RSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	750;"	d
MT6331_PMIC_RG_BGR_TEST_CK_CKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1173;"	d
MT6331_PMIC_RG_BGR_TEST_CK_CKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1174;"	d
MT6331_PMIC_RG_BGR_TEST_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1143;"	d
MT6331_PMIC_RG_BGR_TEST_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1144;"	d
MT6331_PMIC_RG_BGR_TEST_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	743;"	d
MT6331_PMIC_RG_BGR_TEST_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	744;"	d
MT6331_PMIC_RG_BGR_TEST_RSTB_MASK	mach/mt6795/include/mach/upmu_hw.h	741;"	d
MT6331_PMIC_RG_BGR_TEST_RSTB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	742;"	d
MT6331_PMIC_RG_BGR_TRIM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	747;"	d
MT6331_PMIC_RG_BGR_TRIM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	748;"	d
MT6331_PMIC_RG_BGR_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	745;"	d
MT6331_PMIC_RG_BGR_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	746;"	d
MT6331_PMIC_RG_BGR_UNCHOP_MASK	mach/mt6795/include/mach/upmu_hw.h	753;"	d
MT6331_PMIC_RG_BGR_UNCHOP_PH_MASK	mach/mt6795/include/mach/upmu_hw.h	751;"	d
MT6331_PMIC_RG_BGR_UNCHOP_PH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	752;"	d
MT6331_PMIC_RG_BGR_UNCHOP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	754;"	d
MT6331_PMIC_RG_BUCK_12M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1127;"	d
MT6331_PMIC_RG_BUCK_12M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1128;"	d
MT6331_PMIC_RG_BUCK_1M_CK_PDN_HWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	1193;"	d
MT6331_PMIC_RG_BUCK_1M_CK_PDN_HWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1194;"	d
MT6331_PMIC_RG_BUCK_1M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1125;"	d
MT6331_PMIC_RG_BUCK_1M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1126;"	d
MT6331_PMIC_RG_BUCK_32K_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1123;"	d
MT6331_PMIC_RG_BUCK_32K_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1124;"	d
MT6331_PMIC_RG_BUCK_ANA_AUTO_OFF_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	1215;"	d
MT6331_PMIC_RG_BUCK_ANA_AUTO_OFF_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1216;"	d
MT6331_PMIC_RG_BUCK_ANA_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1121;"	d
MT6331_PMIC_RG_BUCK_ANA_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1122;"	d
MT6331_PMIC_RG_CHGBOOST_VBAT_MASK	mach/mt6795/include/mach/upmu_hw.h	3821;"	d
MT6331_PMIC_RG_CHGBOOST_VBAT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3822;"	d
MT6331_PMIC_RG_CKDRV_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4095;"	d
MT6331_PMIC_RG_CKDRV_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4096;"	d
MT6331_PMIC_RG_CKO_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4077;"	d
MT6331_PMIC_RG_CKO_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4078;"	d
MT6331_PMIC_RG_CLKSQ_EN_AUD_MASK	mach/mt6795/include/mach/upmu_hw.h	1247;"	d
MT6331_PMIC_RG_CLKSQ_EN_AUD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1248;"	d
MT6331_PMIC_RG_CLKSQ_EN_FQR_MASK	mach/mt6795/include/mach/upmu_hw.h	1249;"	d
MT6331_PMIC_RG_CLKSQ_EN_FQR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1250;"	d
MT6331_PMIC_RG_DCDC_REMOTE_SENSE_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	3815;"	d
MT6331_PMIC_RG_DCDC_REMOTE_SENSE_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3816;"	d
MT6331_PMIC_RG_DIGLDO_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	3503;"	d
MT6331_PMIC_RG_DIGLDO_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3504;"	d
MT6331_PMIC_RG_DIGLDO_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	3501;"	d
MT6331_PMIC_RG_DIGLDO_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3502;"	d
MT6331_PMIC_RG_DLDO1_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	3211;"	d
MT6331_PMIC_RG_DLDO1_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3212;"	d
MT6331_PMIC_RG_DLDO2_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	3209;"	d
MT6331_PMIC_RG_DLDO2_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3210;"	d
MT6331_PMIC_RG_DLDO3_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	3207;"	d
MT6331_PMIC_RG_DLDO3_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3208;"	d
MT6331_PMIC_RG_DMIC0HPCLKEN_MASK	mach/mt6795/include/mach/upmu_hw.h	3991;"	d
MT6331_PMIC_RG_DMIC0HPCLKEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3992;"	d
MT6331_PMIC_RG_DMIC0MONEN_MASK	mach/mt6795/include/mach/upmu_hw.h	3989;"	d
MT6331_PMIC_RG_DMIC0MONEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3990;"	d
MT6331_PMIC_RG_DMIC1HPCLKEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4005;"	d
MT6331_PMIC_RG_DMIC1HPCLKEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4006;"	d
MT6331_PMIC_RG_DMIC1MONEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4001;"	d
MT6331_PMIC_RG_DMIC1MONEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4002;"	d
MT6331_PMIC_RG_DMIC1MONSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4003;"	d
MT6331_PMIC_RG_DMIC1MONSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4004;"	d
MT6331_PMIC_RG_DRIVER_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	1263;"	d
MT6331_PMIC_RG_DRIVER_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1264;"	d
MT6331_PMIC_RG_DRV_32K_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1071;"	d
MT6331_PMIC_RG_DRV_32K_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1072;"	d
MT6331_PMIC_RG_DRV_ISINK0_CK_CKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1163;"	d
MT6331_PMIC_RG_DRV_ISINK0_CK_CKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1164;"	d
MT6331_PMIC_RG_DRV_ISINK0_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1073;"	d
MT6331_PMIC_RG_DRV_ISINK0_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1074;"	d
MT6331_PMIC_RG_DRV_ISINK0_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1217;"	d
MT6331_PMIC_RG_DRV_ISINK0_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1218;"	d
MT6331_PMIC_RG_DRV_ISINK1_CK_CKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1165;"	d
MT6331_PMIC_RG_DRV_ISINK1_CK_CKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1166;"	d
MT6331_PMIC_RG_DRV_ISINK1_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1075;"	d
MT6331_PMIC_RG_DRV_ISINK1_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1076;"	d
MT6331_PMIC_RG_DRV_ISINK1_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1219;"	d
MT6331_PMIC_RG_DRV_ISINK1_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1220;"	d
MT6331_PMIC_RG_DRV_ISINK2_CK_CKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1167;"	d
MT6331_PMIC_RG_DRV_ISINK2_CK_CKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1168;"	d
MT6331_PMIC_RG_DRV_ISINK2_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1077;"	d
MT6331_PMIC_RG_DRV_ISINK2_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1078;"	d
MT6331_PMIC_RG_DRV_ISINK2_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1221;"	d
MT6331_PMIC_RG_DRV_ISINK2_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1222;"	d
MT6331_PMIC_RG_DRV_ISINK3_CK_CKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1169;"	d
MT6331_PMIC_RG_DRV_ISINK3_CK_CKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1170;"	d
MT6331_PMIC_RG_DRV_ISINK3_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1079;"	d
MT6331_PMIC_RG_DRV_ISINK3_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1080;"	d
MT6331_PMIC_RG_DRV_ISINK3_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1223;"	d
MT6331_PMIC_RG_DRV_ISINK3_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1224;"	d
MT6331_PMIC_RG_EFUSE_CK_PDN_HWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	1195;"	d
MT6331_PMIC_RG_EFUSE_CK_PDN_HWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1196;"	d
MT6331_PMIC_RG_EFUSE_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1141;"	d
MT6331_PMIC_RG_EFUSE_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1142;"	d
MT6331_PMIC_RG_EFUSE_MAN_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	1255;"	d
MT6331_PMIC_RG_EFUSE_MAN_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1256;"	d
MT6331_PMIC_RG_EFUSE_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	815;"	d
MT6331_PMIC_RG_EFUSE_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	816;"	d
MT6331_PMIC_RG_EINTCOMPVTH_MASK	mach/mt6795/include/mach/upmu_hw.h	4705;"	d
MT6331_PMIC_RG_EINTCOMPVTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4706;"	d
MT6331_PMIC_RG_EINTCONFIGACCDET_MASK	mach/mt6795/include/mach/upmu_hw.h	4703;"	d
MT6331_PMIC_RG_EINTCONFIGACCDET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4704;"	d
MT6331_PMIC_RG_ENB_VN_TRACK_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	3823;"	d
MT6331_PMIC_RG_ENB_VN_TRACK_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3824;"	d
MT6331_PMIC_RG_EN_DRVSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	603;"	d
MT6331_PMIC_RG_EN_DRVSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	604;"	d
MT6331_PMIC_RG_EN_E4_MASK	mach/mt6795/include/mach/upmu_hw.h	763;"	d
MT6331_PMIC_RG_EN_E4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	764;"	d
MT6331_PMIC_RG_EN_E8_MASK	mach/mt6795/include/mach/upmu_hw.h	761;"	d
MT6331_PMIC_RG_EN_E8_SHIFT	mach/mt6795/include/mach/upmu_hw.h	762;"	d
MT6331_PMIC_RG_EN_SMT_MASK	mach/mt6795/include/mach/upmu_hw.h	757;"	d
MT6331_PMIC_RG_EN_SMT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	758;"	d
MT6331_PMIC_RG_EN_SR_MASK	mach/mt6795/include/mach/upmu_hw.h	759;"	d
MT6331_PMIC_RG_EN_SR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	760;"	d
MT6331_PMIC_RG_EXT_PMIC_EN_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	699;"	d
MT6331_PMIC_RG_EXT_PMIC_EN_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	700;"	d
MT6331_PMIC_RG_EXT_PMIC_STATUS_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	697;"	d
MT6331_PMIC_RG_EXT_PMIC_STATUS_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	698;"	d
MT6331_PMIC_RG_FBB_12M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1119;"	d
MT6331_PMIC_RG_FBB_12M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1120;"	d
MT6331_PMIC_RG_FCHR_KEYDET_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	599;"	d
MT6331_PMIC_RG_FCHR_KEYDET_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	600;"	d
MT6331_PMIC_RG_FCHR_PU_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	601;"	d
MT6331_PMIC_RG_FCHR_PU_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	602;"	d
MT6331_PMIC_RG_FQMTR_CK_CKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1161;"	d
MT6331_PMIC_RG_FQMTR_CK_CKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1162;"	d
MT6331_PMIC_RG_FQMTR_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1115;"	d
MT6331_PMIC_RG_FQMTR_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1116;"	d
MT6331_PMIC_RG_FQMTR_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1225;"	d
MT6331_PMIC_RG_FQMTR_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1226;"	d
MT6331_PMIC_RG_FQMTR_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	1267;"	d
MT6331_PMIC_RG_FQMTR_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1268;"	d
MT6331_PMIC_RG_G_DRV_2M_CK_PDN_HWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	1189;"	d
MT6331_PMIC_RG_G_DRV_2M_CK_PDN_HWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1190;"	d
MT6331_PMIC_RG_G_DRV_2M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1067;"	d
MT6331_PMIC_RG_G_DRV_2M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1068;"	d
MT6331_PMIC_RG_G_SMPS_PD_CK_PDN_HWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	1187;"	d
MT6331_PMIC_RG_G_SMPS_PD_CK_PDN_HWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1188;"	d
MT6331_PMIC_RG_G_SMPS_PD_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1065;"	d
MT6331_PMIC_RG_G_SMPS_PD_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1066;"	d
MT6331_PMIC_RG_HCLDO_EN_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	3835;"	d
MT6331_PMIC_RG_HCLDO_EN_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3836;"	d
MT6331_PMIC_RG_HCLDO_PDDIS_EN_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	3799;"	d
MT6331_PMIC_RG_HCLDO_PDDIS_EN_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3800;"	d
MT6331_PMIC_RG_HCLDO_REMOTE_SENSE_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	3801;"	d
MT6331_PMIC_RG_HCLDO_REMOTE_SENSE_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3802;"	d
MT6331_PMIC_RG_HOMEKEY_INT_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1359;"	d
MT6331_PMIC_RG_HOMEKEY_INT_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1360;"	d
MT6331_PMIC_RG_HOMEKEY_RST_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1285;"	d
MT6331_PMIC_RG_HOMEKEY_RST_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1286;"	d
MT6331_PMIC_RG_HPINPUTRESET0_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3693;"	d
MT6331_PMIC_RG_HPINPUTRESET0_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3694;"	d
MT6331_PMIC_RG_HPINPUTSTBENH_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3689;"	d
MT6331_PMIC_RG_HPINPUTSTBENH_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3690;"	d
MT6331_PMIC_RG_HPOUTPUTRESET0_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3695;"	d
MT6331_PMIC_RG_HPOUTPUTRESET0_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3696;"	d
MT6331_PMIC_RG_HPOUTPUTSTBENH_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3691;"	d
MT6331_PMIC_RG_HPOUTPUTSTBENH_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3692;"	d
MT6331_PMIC_RG_HPOUTSTB_RSEL_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3709;"	d
MT6331_PMIC_RG_HPOUTSTB_RSEL_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3710;"	d
MT6331_PMIC_RG_HPOUT_SHORTVCM_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3697;"	d
MT6331_PMIC_RG_HPOUT_SHORTVCM_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3698;"	d
MT6331_PMIC_RG_HSINPUTRESET0_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3705;"	d
MT6331_PMIC_RG_HSINPUTRESET0_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3706;"	d
MT6331_PMIC_RG_HSINPUTSTBENH_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3701;"	d
MT6331_PMIC_RG_HSINPUTSTBENH_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3702;"	d
MT6331_PMIC_RG_HSOUTPUTRESET0_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3707;"	d
MT6331_PMIC_RG_HSOUTPUTRESET0_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3708;"	d
MT6331_PMIC_RG_HSOUTPUTSTBENH_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3703;"	d
MT6331_PMIC_RG_HSOUTPUTSTBENH_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3704;"	d
MT6331_PMIC_RG_HSOUT_SHORTVCM_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3711;"	d
MT6331_PMIC_RG_HSOUT_SHORTVCM_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3712;"	d
MT6331_PMIC_RG_INTRP_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1131;"	d
MT6331_PMIC_RG_INTRP_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1132;"	d
MT6331_PMIC_RG_INT_CON1_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	1345;"	d
MT6331_PMIC_RG_INT_CON1_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1346;"	d
MT6331_PMIC_RG_INT_CON1_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	1347;"	d
MT6331_PMIC_RG_INT_CON1_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1348;"	d
MT6331_PMIC_RG_INT_CON1_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	1349;"	d
MT6331_PMIC_RG_INT_CON1_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1350;"	d
MT6331_PMIC_RG_INT_CON1_RSV3_MASK	mach/mt6795/include/mach/upmu_hw.h	1351;"	d
MT6331_PMIC_RG_INT_CON1_RSV3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1352;"	d
MT6331_PMIC_RG_INT_EN_ACCDET_EINT_MASK	mach/mt6795/include/mach/upmu_hw.h	1319;"	d
MT6331_PMIC_RG_INT_EN_ACCDET_EINT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1320;"	d
MT6331_PMIC_RG_INT_EN_ACCDET_MASK	mach/mt6795/include/mach/upmu_hw.h	1317;"	d
MT6331_PMIC_RG_INT_EN_ACCDET_NEGV_MASK	mach/mt6795/include/mach/upmu_hw.h	1321;"	d
MT6331_PMIC_RG_INT_EN_ACCDET_NEGV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1322;"	d
MT6331_PMIC_RG_INT_EN_ACCDET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1318;"	d
MT6331_PMIC_RG_INT_EN_AUDIO_MASK	mach/mt6795/include/mach/upmu_hw.h	1313;"	d
MT6331_PMIC_RG_INT_EN_AUDIO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1314;"	d
MT6331_PMIC_RG_INT_EN_BAT_H_MASK	mach/mt6795/include/mach/upmu_hw.h	1307;"	d
MT6331_PMIC_RG_INT_EN_BAT_H_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1308;"	d
MT6331_PMIC_RG_INT_EN_BAT_L_MASK	mach/mt6795/include/mach/upmu_hw.h	1309;"	d
MT6331_PMIC_RG_INT_EN_BAT_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1310;"	d
MT6331_PMIC_RG_INT_EN_CHRDET_MASK	mach/mt6795/include/mach/upmu_hw.h	1301;"	d
MT6331_PMIC_RG_INT_EN_CHRDET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1302;"	d
MT6331_PMIC_RG_INT_EN_HOMEKEY_MASK	mach/mt6795/include/mach/upmu_hw.h	1299;"	d
MT6331_PMIC_RG_INT_EN_HOMEKEY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1300;"	d
MT6331_PMIC_RG_INT_EN_LDO_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1343;"	d
MT6331_PMIC_RG_INT_EN_LDO_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1344;"	d
MT6331_PMIC_RG_INT_EN_MAD_MASK	mach/mt6795/include/mach/upmu_hw.h	1315;"	d
MT6331_PMIC_RG_INT_EN_MAD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1316;"	d
MT6331_PMIC_RG_INT_EN_PWRKEY_MASK	mach/mt6795/include/mach/upmu_hw.h	1297;"	d
MT6331_PMIC_RG_INT_EN_PWRKEY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1298;"	d
MT6331_PMIC_RG_INT_EN_RTC_MASK	mach/mt6795/include/mach/upmu_hw.h	1311;"	d
MT6331_PMIC_RG_INT_EN_RTC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1312;"	d
MT6331_PMIC_RG_INT_EN_THR_H_MASK	mach/mt6795/include/mach/upmu_hw.h	1303;"	d
MT6331_PMIC_RG_INT_EN_THR_H_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1304;"	d
MT6331_PMIC_RG_INT_EN_THR_L_MASK	mach/mt6795/include/mach/upmu_hw.h	1305;"	d
MT6331_PMIC_RG_INT_EN_THR_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1306;"	d
MT6331_PMIC_RG_INT_EN_VCORE1_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1337;"	d
MT6331_PMIC_RG_INT_EN_VCORE1_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1338;"	d
MT6331_PMIC_RG_INT_EN_VCORE2_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1339;"	d
MT6331_PMIC_RG_INT_EN_VCORE2_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1340;"	d
MT6331_PMIC_RG_INT_EN_VDVFS11_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1327;"	d
MT6331_PMIC_RG_INT_EN_VDVFS11_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1328;"	d
MT6331_PMIC_RG_INT_EN_VDVFS12_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1329;"	d
MT6331_PMIC_RG_INT_EN_VDVFS12_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1330;"	d
MT6331_PMIC_RG_INT_EN_VDVFS13_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1331;"	d
MT6331_PMIC_RG_INT_EN_VDVFS13_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1332;"	d
MT6331_PMIC_RG_INT_EN_VDVFS14_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1333;"	d
MT6331_PMIC_RG_INT_EN_VDVFS14_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1334;"	d
MT6331_PMIC_RG_INT_EN_VGPU_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1335;"	d
MT6331_PMIC_RG_INT_EN_VGPU_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1336;"	d
MT6331_PMIC_RG_INT_EN_VIO18_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1341;"	d
MT6331_PMIC_RG_INT_EN_VIO18_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1342;"	d
MT6331_PMIC_RG_INT_STATUS_ACCDET_EINT_MASK	mach/mt6795/include/mach/upmu_hw.h	1389;"	d
MT6331_PMIC_RG_INT_STATUS_ACCDET_EINT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1390;"	d
MT6331_PMIC_RG_INT_STATUS_ACCDET_MASK	mach/mt6795/include/mach/upmu_hw.h	1387;"	d
MT6331_PMIC_RG_INT_STATUS_ACCDET_NEGV_MASK	mach/mt6795/include/mach/upmu_hw.h	1391;"	d
MT6331_PMIC_RG_INT_STATUS_ACCDET_NEGV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1392;"	d
MT6331_PMIC_RG_INT_STATUS_ACCDET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1388;"	d
MT6331_PMIC_RG_INT_STATUS_AUDIO_MASK	mach/mt6795/include/mach/upmu_hw.h	1383;"	d
MT6331_PMIC_RG_INT_STATUS_AUDIO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1384;"	d
MT6331_PMIC_RG_INT_STATUS_BAT_H_MASK	mach/mt6795/include/mach/upmu_hw.h	1377;"	d
MT6331_PMIC_RG_INT_STATUS_BAT_H_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1378;"	d
MT6331_PMIC_RG_INT_STATUS_BAT_L_MASK	mach/mt6795/include/mach/upmu_hw.h	1379;"	d
MT6331_PMIC_RG_INT_STATUS_BAT_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1380;"	d
MT6331_PMIC_RG_INT_STATUS_CHRDET_MASK	mach/mt6795/include/mach/upmu_hw.h	1371;"	d
MT6331_PMIC_RG_INT_STATUS_CHRDET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1372;"	d
MT6331_PMIC_RG_INT_STATUS_HOMEKEY_MASK	mach/mt6795/include/mach/upmu_hw.h	1369;"	d
MT6331_PMIC_RG_INT_STATUS_HOMEKEY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1370;"	d
MT6331_PMIC_RG_INT_STATUS_LDO_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1409;"	d
MT6331_PMIC_RG_INT_STATUS_LDO_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1410;"	d
MT6331_PMIC_RG_INT_STATUS_MAD_MASK	mach/mt6795/include/mach/upmu_hw.h	1385;"	d
MT6331_PMIC_RG_INT_STATUS_MAD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1386;"	d
MT6331_PMIC_RG_INT_STATUS_PWRKEY_MASK	mach/mt6795/include/mach/upmu_hw.h	1367;"	d
MT6331_PMIC_RG_INT_STATUS_PWRKEY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1368;"	d
MT6331_PMIC_RG_INT_STATUS_RTC_MASK	mach/mt6795/include/mach/upmu_hw.h	1381;"	d
MT6331_PMIC_RG_INT_STATUS_RTC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1382;"	d
MT6331_PMIC_RG_INT_STATUS_THR_H_MASK	mach/mt6795/include/mach/upmu_hw.h	1373;"	d
MT6331_PMIC_RG_INT_STATUS_THR_H_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1374;"	d
MT6331_PMIC_RG_INT_STATUS_THR_L_MASK	mach/mt6795/include/mach/upmu_hw.h	1375;"	d
MT6331_PMIC_RG_INT_STATUS_THR_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1376;"	d
MT6331_PMIC_RG_INT_STATUS_VCORE1_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1403;"	d
MT6331_PMIC_RG_INT_STATUS_VCORE1_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1404;"	d
MT6331_PMIC_RG_INT_STATUS_VCORE2_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1405;"	d
MT6331_PMIC_RG_INT_STATUS_VCORE2_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1406;"	d
MT6331_PMIC_RG_INT_STATUS_VDVFS11_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1393;"	d
MT6331_PMIC_RG_INT_STATUS_VDVFS11_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1394;"	d
MT6331_PMIC_RG_INT_STATUS_VDVFS12_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1395;"	d
MT6331_PMIC_RG_INT_STATUS_VDVFS12_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1396;"	d
MT6331_PMIC_RG_INT_STATUS_VDVFS13_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1397;"	d
MT6331_PMIC_RG_INT_STATUS_VDVFS13_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1398;"	d
MT6331_PMIC_RG_INT_STATUS_VDVFS14_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1399;"	d
MT6331_PMIC_RG_INT_STATUS_VDVFS14_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1400;"	d
MT6331_PMIC_RG_INT_STATUS_VGPU_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1401;"	d
MT6331_PMIC_RG_INT_STATUS_VGPU_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1402;"	d
MT6331_PMIC_RG_INT_STATUS_VIO18_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	1407;"	d
MT6331_PMIC_RG_INT_STATUS_VIO18_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1408;"	d
MT6331_PMIC_RG_ISINK0_DOUBLE_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2805;"	d
MT6331_PMIC_RG_ISINK0_DOUBLE_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2806;"	d
MT6331_PMIC_RG_ISINK1_DOUBLE_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2803;"	d
MT6331_PMIC_RG_ISINK1_DOUBLE_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2804;"	d
MT6331_PMIC_RG_ISINK2_DOUBLE_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2801;"	d
MT6331_PMIC_RG_ISINK2_DOUBLE_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2802;"	d
MT6331_PMIC_RG_ISINK3_DOUBLE_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2799;"	d
MT6331_PMIC_RG_ISINK3_DOUBLE_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2800;"	d
MT6331_PMIC_RG_ISINKS_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	2797;"	d
MT6331_PMIC_RG_ISINKS_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2798;"	d
MT6331_PMIC_RG_LCLDO18_ENC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4111;"	d
MT6331_PMIC_RG_LCLDO18_ENC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4112;"	d
MT6331_PMIC_RG_LCLDO18_ENC_LPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4117;"	d
MT6331_PMIC_RG_LCLDO18_ENC_LPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4118;"	d
MT6331_PMIC_RG_LCLDO18_ENC_PDDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4113;"	d
MT6331_PMIC_RG_LCLDO18_ENC_PDDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4114;"	d
MT6331_PMIC_RG_LCLDO18_ENC_REMOTE_SENSE_MASK	mach/mt6795/include/mach/upmu_hw.h	4115;"	d
MT6331_PMIC_RG_LCLDO18_ENC_REMOTE_SENSE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4116;"	d
MT6331_PMIC_RG_LCLDO18_ENC_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4119;"	d
MT6331_PMIC_RG_LCLDO18_ENC_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4120;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH0_1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4125;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH0_1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4126;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH0_1_LPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4131;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH0_1_LPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4132;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH0_1_PDDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4127;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH0_1_PDDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4128;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH0_1_REMOTE_SENSE_MASK	mach/mt6795/include/mach/upmu_hw.h	4129;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH0_1_REMOTE_SENSE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4130;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4133;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4134;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_2_LPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4139;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_2_LPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4140;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_2_PDDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4135;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_2_PDDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4136;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_2_REMOTE_SENSE_MASK	mach/mt6795/include/mach/upmu_hw.h	4137;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_2_REMOTE_SENSE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4138;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_3_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4141;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_3_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4142;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_3_LPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4147;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_3_LPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4148;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_3_PDDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4143;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_3_PDDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4144;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_3_REMOTE_SENSE_MASK	mach/mt6795/include/mach/upmu_hw.h	4145;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_3_REMOTE_SENSE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4146;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_4_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4149;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_4_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4150;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_4_LPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4155;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_4_LPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4156;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_4_PDDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4151;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_4_PDDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4152;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_4_REMOTE_SENSE_MASK	mach/mt6795/include/mach/upmu_hw.h	4153;"	d
MT6331_PMIC_RG_LCLDO19_ADCCH_4_REMOTE_SENSE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4154;"	d
MT6331_PMIC_RG_LCLDO19_ADC_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4121;"	d
MT6331_PMIC_RG_LCLDO19_ADC_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4122;"	d
MT6331_PMIC_RG_LCLDO_DEC_EN_VA32_MASK	mach/mt6795/include/mach/upmu_hw.h	4099;"	d
MT6331_PMIC_RG_LCLDO_DEC_EN_VA32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4100;"	d
MT6331_PMIC_RG_LCLDO_DEC_PDDIS_EN_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	4101;"	d
MT6331_PMIC_RG_LCLDO_DEC_PDDIS_EN_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4102;"	d
MT6331_PMIC_RG_LCLDO_DEC_REMOTE_SENSE_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	4103;"	d
MT6331_PMIC_RG_LCLDO_DEC_REMOTE_SENSE_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4104;"	d
MT6331_PMIC_RG_LCLDO_ENC_EN_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	3831;"	d
MT6331_PMIC_RG_LCLDO_ENC_EN_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3832;"	d
MT6331_PMIC_RG_LCLDO_ENC_PDDIS_EN_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	3807;"	d
MT6331_PMIC_RG_LCLDO_ENC_PDDIS_EN_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3808;"	d
MT6331_PMIC_RG_LCLDO_ENC_REMOTE_SENSE_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	3809;"	d
MT6331_PMIC_RG_LCLDO_ENC_REMOTE_SENSE_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3810;"	d
MT6331_PMIC_RG_LCLDO_ENC_RSVA_MASK	mach/mt6795/include/mach/upmu_hw.h	4123;"	d
MT6331_PMIC_RG_LCLDO_ENC_RSVA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4124;"	d
MT6331_PMIC_RG_LCLDO_EN_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	3833;"	d
MT6331_PMIC_RG_LCLDO_EN_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3834;"	d
MT6331_PMIC_RG_LCLDO_PDDIS_EN_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	3803;"	d
MT6331_PMIC_RG_LCLDO_PDDIS_EN_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3804;"	d
MT6331_PMIC_RG_LCLDO_REMOTE_SENSE_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	3805;"	d
MT6331_PMIC_RG_LCLDO_REMOTE_SENSE_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3806;"	d
MT6331_PMIC_RG_LDOSTB_1M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1117;"	d
MT6331_PMIC_RG_LDOSTB_1M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1118;"	d
MT6331_PMIC_RG_LINENOISEENH_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3699;"	d
MT6331_PMIC_RG_LINENOISEENH_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3700;"	d
MT6331_PMIC_RG_LOINPUTRESET0_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3757;"	d
MT6331_PMIC_RG_LOINPUTRESET0_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3758;"	d
MT6331_PMIC_RG_LOINPUTSTBENH_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3753;"	d
MT6331_PMIC_RG_LOINPUTSTBENH_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3754;"	d
MT6331_PMIC_RG_LOOUTPUTRESET0_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3759;"	d
MT6331_PMIC_RG_LOOUTPUTRESET0_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3760;"	d
MT6331_PMIC_RG_LOOUTPUTSTBENH_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3755;"	d
MT6331_PMIC_RG_LOOUTPUTSTBENH_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3756;"	d
MT6331_PMIC_RG_LOOUTSTB_RSEL_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3763;"	d
MT6331_PMIC_RG_LOOUTSTB_RSEL_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3764;"	d
MT6331_PMIC_RG_LOOUT_SHORTVCM_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3761;"	d
MT6331_PMIC_RG_LOOUT_SHORTVCM_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3762;"	d
MT6331_PMIC_RG_MAD13M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1095;"	d
MT6331_PMIC_RG_MAD13M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1096;"	d
MT6331_PMIC_RG_MAD13M_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1235;"	d
MT6331_PMIC_RG_MAD13M_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1236;"	d
MT6331_PMIC_RG_MAD13M_CK_TST_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	1209;"	d
MT6331_PMIC_RG_MAD13M_CK_TST_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1210;"	d
MT6331_PMIC_RG_MON_FLAG_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	807;"	d
MT6331_PMIC_RG_MON_FLAG_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	808;"	d
MT6331_PMIC_RG_MON_GRP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	809;"	d
MT6331_PMIC_RG_MON_GRP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	810;"	d
MT6331_PMIC_RG_NANDTREE_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	811;"	d
MT6331_PMIC_RG_NANDTREE_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	812;"	d
MT6331_PMIC_RG_NCP_REMOTE_SENSE_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	3837;"	d
MT6331_PMIC_RG_NCP_REMOTE_SENSE_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3838;"	d
MT6331_PMIC_RG_NVDETCMPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4701;"	d
MT6331_PMIC_RG_NVDETCMPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4702;"	d
MT6331_PMIC_RG_NVDETVTH_MASK	mach/mt6795/include/mach/upmu_hw.h	4699;"	d
MT6331_PMIC_RG_NVDETVTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4700;"	d
MT6331_PMIC_RG_NVREG_EN_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	4105;"	d
MT6331_PMIC_RG_NVREG_EN_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4106;"	d
MT6331_PMIC_RG_NVREG_PULL0V_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	4107;"	d
MT6331_PMIC_RG_NVREG_PULL0V_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4108;"	d
MT6331_PMIC_RG_OCTL_AUD_CLK_MASK	mach/mt6795/include/mach/upmu_hw.h	1057;"	d
MT6331_PMIC_RG_OCTL_AUD_CLK_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1058;"	d
MT6331_PMIC_RG_OCTL_AUD_DAT1_MISO_MASK	mach/mt6795/include/mach/upmu_hw.h	1049;"	d
MT6331_PMIC_RG_OCTL_AUD_DAT1_MISO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1050;"	d
MT6331_PMIC_RG_OCTL_AUD_DAT1_MOSI_MASK	mach/mt6795/include/mach/upmu_hw.h	1047;"	d
MT6331_PMIC_RG_OCTL_AUD_DAT1_MOSI_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1048;"	d
MT6331_PMIC_RG_OCTL_AUD_DAT2_MISO_MASK	mach/mt6795/include/mach/upmu_hw.h	1053;"	d
MT6331_PMIC_RG_OCTL_AUD_DAT2_MISO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1054;"	d
MT6331_PMIC_RG_OCTL_AUD_DAT2_MOSI_MASK	mach/mt6795/include/mach/upmu_hw.h	1051;"	d
MT6331_PMIC_RG_OCTL_AUD_DAT2_MOSI_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1052;"	d
MT6331_PMIC_RG_OCTL_HOMEKEY_MASK	mach/mt6795/include/mach/upmu_hw.h	1055;"	d
MT6331_PMIC_RG_OCTL_HOMEKEY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1056;"	d
MT6331_PMIC_RG_OCTL_RTC_32K1V8_1_MASK	mach/mt6795/include/mach/upmu_hw.h	1035;"	d
MT6331_PMIC_RG_OCTL_RTC_32K1V8_1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1036;"	d
MT6331_PMIC_RG_OCTL_RTC_32K1V8_2_MASK	mach/mt6795/include/mach/upmu_hw.h	1037;"	d
MT6331_PMIC_RG_OCTL_RTC_32K1V8_2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1038;"	d
MT6331_PMIC_RG_OCTL_SPI_CLK_MASK	mach/mt6795/include/mach/upmu_hw.h	1039;"	d
MT6331_PMIC_RG_OCTL_SPI_CLK_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1040;"	d
MT6331_PMIC_RG_OCTL_SPI_CSN_MASK	mach/mt6795/include/mach/upmu_hw.h	1041;"	d
MT6331_PMIC_RG_OCTL_SPI_CSN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1042;"	d
MT6331_PMIC_RG_OCTL_SPI_MISO_MASK	mach/mt6795/include/mach/upmu_hw.h	1045;"	d
MT6331_PMIC_RG_OCTL_SPI_MISO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1046;"	d
MT6331_PMIC_RG_OCTL_SPI_MOSI_MASK	mach/mt6795/include/mach/upmu_hw.h	1043;"	d
MT6331_PMIC_RG_OCTL_SPI_MOSI_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1044;"	d
MT6331_PMIC_RG_OCTL_SRCLKEN_IN1_MASK	mach/mt6795/include/mach/upmu_hw.h	1031;"	d
MT6331_PMIC_RG_OCTL_SRCLKEN_IN1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1032;"	d
MT6331_PMIC_RG_OCTL_SRCLKEN_IN2_MASK	mach/mt6795/include/mach/upmu_hw.h	1033;"	d
MT6331_PMIC_RG_OCTL_SRCLKEN_IN2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1034;"	d
MT6331_PMIC_RG_OSC_EN_AUTO_OFF_MASK	mach/mt6795/include/mach/upmu_hw.h	803;"	d
MT6331_PMIC_RG_OSC_EN_AUTO_OFF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	804;"	d
MT6331_PMIC_RG_OSC_SEL_HW_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	799;"	d
MT6331_PMIC_RG_OSC_SEL_HW_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	800;"	d
MT6331_PMIC_RG_OSC_SEL_HW_SRC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1181;"	d
MT6331_PMIC_RG_OSC_SEL_HW_SRC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1182;"	d
MT6331_PMIC_RG_OSC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	793;"	d
MT6331_PMIC_RG_OSC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	794;"	d
MT6331_PMIC_RG_OTP_DOUT_0_15_MASK	mach/mt6795/include/mach/upmu_hw.h	3545;"	d
MT6331_PMIC_RG_OTP_DOUT_0_15_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3546;"	d
MT6331_PMIC_RG_OTP_DOUT_112_127_MASK	mach/mt6795/include/mach/upmu_hw.h	3559;"	d
MT6331_PMIC_RG_OTP_DOUT_112_127_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3560;"	d
MT6331_PMIC_RG_OTP_DOUT_128_143_MASK	mach/mt6795/include/mach/upmu_hw.h	3561;"	d
MT6331_PMIC_RG_OTP_DOUT_128_143_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3562;"	d
MT6331_PMIC_RG_OTP_DOUT_144_159_MASK	mach/mt6795/include/mach/upmu_hw.h	3563;"	d
MT6331_PMIC_RG_OTP_DOUT_144_159_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3564;"	d
MT6331_PMIC_RG_OTP_DOUT_160_175_MASK	mach/mt6795/include/mach/upmu_hw.h	3565;"	d
MT6331_PMIC_RG_OTP_DOUT_160_175_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3566;"	d
MT6331_PMIC_RG_OTP_DOUT_16_31_MASK	mach/mt6795/include/mach/upmu_hw.h	3547;"	d
MT6331_PMIC_RG_OTP_DOUT_16_31_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3548;"	d
MT6331_PMIC_RG_OTP_DOUT_176_191_MASK	mach/mt6795/include/mach/upmu_hw.h	3567;"	d
MT6331_PMIC_RG_OTP_DOUT_176_191_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3568;"	d
MT6331_PMIC_RG_OTP_DOUT_192_207_MASK	mach/mt6795/include/mach/upmu_hw.h	3569;"	d
MT6331_PMIC_RG_OTP_DOUT_192_207_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3570;"	d
MT6331_PMIC_RG_OTP_DOUT_208_223_MASK	mach/mt6795/include/mach/upmu_hw.h	3571;"	d
MT6331_PMIC_RG_OTP_DOUT_208_223_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3572;"	d
MT6331_PMIC_RG_OTP_DOUT_224_239_MASK	mach/mt6795/include/mach/upmu_hw.h	3573;"	d
MT6331_PMIC_RG_OTP_DOUT_224_239_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3574;"	d
MT6331_PMIC_RG_OTP_DOUT_240_255_MASK	mach/mt6795/include/mach/upmu_hw.h	3575;"	d
MT6331_PMIC_RG_OTP_DOUT_240_255_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3576;"	d
MT6331_PMIC_RG_OTP_DOUT_32_47_MASK	mach/mt6795/include/mach/upmu_hw.h	3549;"	d
MT6331_PMIC_RG_OTP_DOUT_32_47_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3550;"	d
MT6331_PMIC_RG_OTP_DOUT_48_63_MASK	mach/mt6795/include/mach/upmu_hw.h	3551;"	d
MT6331_PMIC_RG_OTP_DOUT_48_63_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3552;"	d
MT6331_PMIC_RG_OTP_DOUT_64_79_MASK	mach/mt6795/include/mach/upmu_hw.h	3553;"	d
MT6331_PMIC_RG_OTP_DOUT_64_79_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3554;"	d
MT6331_PMIC_RG_OTP_DOUT_80_95_MASK	mach/mt6795/include/mach/upmu_hw.h	3555;"	d
MT6331_PMIC_RG_OTP_DOUT_80_95_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3556;"	d
MT6331_PMIC_RG_OTP_DOUT_96_111_MASK	mach/mt6795/include/mach/upmu_hw.h	3557;"	d
MT6331_PMIC_RG_OTP_DOUT_96_111_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3558;"	d
MT6331_PMIC_RG_OTP_DOUT_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	3537;"	d
MT6331_PMIC_RG_OTP_DOUT_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3538;"	d
MT6331_PMIC_RG_OTP_PA_MASK	mach/mt6795/include/mach/upmu_hw.h	3513;"	d
MT6331_PMIC_RG_OTP_PA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3514;"	d
MT6331_PMIC_RG_OTP_PA_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	3543;"	d
MT6331_PMIC_RG_OTP_PA_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3544;"	d
MT6331_PMIC_RG_OTP_PDIN_MASK	mach/mt6795/include/mach/upmu_hw.h	3515;"	d
MT6331_PMIC_RG_OTP_PDIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3516;"	d
MT6331_PMIC_RG_OTP_PPROG_MASK	mach/mt6795/include/mach/upmu_hw.h	3521;"	d
MT6331_PMIC_RG_OTP_PPROG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3522;"	d
MT6331_PMIC_RG_OTP_PROG_PKEY_MASK	mach/mt6795/include/mach/upmu_hw.h	3525;"	d
MT6331_PMIC_RG_OTP_PROG_PKEY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3526;"	d
MT6331_PMIC_RG_OTP_PTM_MASK	mach/mt6795/include/mach/upmu_hw.h	3517;"	d
MT6331_PMIC_RG_OTP_PTM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3518;"	d
MT6331_PMIC_RG_OTP_PWE_MASK	mach/mt6795/include/mach/upmu_hw.h	3519;"	d
MT6331_PMIC_RG_OTP_PWE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3520;"	d
MT6331_PMIC_RG_OTP_PWE_SRC_MASK	mach/mt6795/include/mach/upmu_hw.h	3523;"	d
MT6331_PMIC_RG_OTP_PWE_SRC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3524;"	d
MT6331_PMIC_RG_OTP_RD_ACK_MASK	mach/mt6795/include/mach/upmu_hw.h	3541;"	d
MT6331_PMIC_RG_OTP_RD_ACK_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3542;"	d
MT6331_PMIC_RG_OTP_RD_BUSY_MASK	mach/mt6795/include/mach/upmu_hw.h	3539;"	d
MT6331_PMIC_RG_OTP_RD_BUSY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3540;"	d
MT6331_PMIC_RG_OTP_RD_PKEY_MASK	mach/mt6795/include/mach/upmu_hw.h	3527;"	d
MT6331_PMIC_RG_OTP_RD_PKEY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3528;"	d
MT6331_PMIC_RG_OTP_RD_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	3535;"	d
MT6331_PMIC_RG_OTP_RD_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3536;"	d
MT6331_PMIC_RG_OTP_RD_TRIG_MASK	mach/mt6795/include/mach/upmu_hw.h	3529;"	d
MT6331_PMIC_RG_OTP_RD_TRIG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3530;"	d
MT6331_PMIC_RG_OTP_VAL_0_15_MASK	mach/mt6795/include/mach/upmu_hw.h	3577;"	d
MT6331_PMIC_RG_OTP_VAL_0_15_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3578;"	d
MT6331_PMIC_RG_OTP_VAL_112_127_MASK	mach/mt6795/include/mach/upmu_hw.h	3591;"	d
MT6331_PMIC_RG_OTP_VAL_112_127_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3592;"	d
MT6331_PMIC_RG_OTP_VAL_128_143_MASK	mach/mt6795/include/mach/upmu_hw.h	3593;"	d
MT6331_PMIC_RG_OTP_VAL_128_143_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3594;"	d
MT6331_PMIC_RG_OTP_VAL_144_159_MASK	mach/mt6795/include/mach/upmu_hw.h	3595;"	d
MT6331_PMIC_RG_OTP_VAL_144_159_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3596;"	d
MT6331_PMIC_RG_OTP_VAL_160_175_MASK	mach/mt6795/include/mach/upmu_hw.h	3597;"	d
MT6331_PMIC_RG_OTP_VAL_160_175_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3598;"	d
MT6331_PMIC_RG_OTP_VAL_16_31_MASK	mach/mt6795/include/mach/upmu_hw.h	3579;"	d
MT6331_PMIC_RG_OTP_VAL_16_31_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3580;"	d
MT6331_PMIC_RG_OTP_VAL_176_191_MASK	mach/mt6795/include/mach/upmu_hw.h	3599;"	d
MT6331_PMIC_RG_OTP_VAL_176_191_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3600;"	d
MT6331_PMIC_RG_OTP_VAL_192_207_MASK	mach/mt6795/include/mach/upmu_hw.h	3601;"	d
MT6331_PMIC_RG_OTP_VAL_192_207_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3602;"	d
MT6331_PMIC_RG_OTP_VAL_208_223_MASK	mach/mt6795/include/mach/upmu_hw.h	3603;"	d
MT6331_PMIC_RG_OTP_VAL_208_223_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3604;"	d
MT6331_PMIC_RG_OTP_VAL_224_239_MASK	mach/mt6795/include/mach/upmu_hw.h	3605;"	d
MT6331_PMIC_RG_OTP_VAL_224_239_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3606;"	d
MT6331_PMIC_RG_OTP_VAL_240_255_MASK	mach/mt6795/include/mach/upmu_hw.h	3607;"	d
MT6331_PMIC_RG_OTP_VAL_240_255_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3608;"	d
MT6331_PMIC_RG_OTP_VAL_32_47_MASK	mach/mt6795/include/mach/upmu_hw.h	3581;"	d
MT6331_PMIC_RG_OTP_VAL_32_47_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3582;"	d
MT6331_PMIC_RG_OTP_VAL_48_63_MASK	mach/mt6795/include/mach/upmu_hw.h	3583;"	d
MT6331_PMIC_RG_OTP_VAL_48_63_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3584;"	d
MT6331_PMIC_RG_OTP_VAL_64_79_MASK	mach/mt6795/include/mach/upmu_hw.h	3585;"	d
MT6331_PMIC_RG_OTP_VAL_64_79_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3586;"	d
MT6331_PMIC_RG_OTP_VAL_80_95_MASK	mach/mt6795/include/mach/upmu_hw.h	3587;"	d
MT6331_PMIC_RG_OTP_VAL_80_95_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3588;"	d
MT6331_PMIC_RG_OTP_VAL_96_111_MASK	mach/mt6795/include/mach/upmu_hw.h	3589;"	d
MT6331_PMIC_RG_OTP_VAL_96_111_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3590;"	d
MT6331_PMIC_RG_PLLBS_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	4063;"	d
MT6331_PMIC_RG_PLLBS_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4064;"	d
MT6331_PMIC_RG_PLL_BC_MASK	mach/mt6795/include/mach/upmu_hw.h	4071;"	d
MT6331_PMIC_RG_PLL_BC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4072;"	d
MT6331_PMIC_RG_PLL_BP_MASK	mach/mt6795/include/mach/upmu_hw.h	4073;"	d
MT6331_PMIC_RG_PLL_BP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4074;"	d
MT6331_PMIC_RG_PLL_BR_MASK	mach/mt6795/include/mach/upmu_hw.h	4075;"	d
MT6331_PMIC_RG_PLL_BR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4076;"	d
MT6331_PMIC_RG_PLL_CDIV_MASK	mach/mt6795/include/mach/upmu_hw.h	4089;"	d
MT6331_PMIC_RG_PLL_CDIV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4090;"	d
MT6331_PMIC_RG_PLL_CKT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4085;"	d
MT6331_PMIC_RG_PLL_CKT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4086;"	d
MT6331_PMIC_RG_PLL_CKT_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4081;"	d
MT6331_PMIC_RG_PLL_CKT_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4082;"	d
MT6331_PMIC_RG_PLL_DIV1_MASK	mach/mt6795/include/mach/upmu_hw.h	4065;"	d
MT6331_PMIC_RG_PLL_DIV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4066;"	d
MT6331_PMIC_RG_PLL_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4061;"	d
MT6331_PMIC_RG_PLL_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4062;"	d
MT6331_PMIC_RG_PLL_HPM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4087;"	d
MT6331_PMIC_RG_PLL_HPM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4088;"	d
MT6331_PMIC_RG_PLL_IBSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4079;"	d
MT6331_PMIC_RG_PLL_IBSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4080;"	d
MT6331_PMIC_RG_PLL_PDIV1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4069;"	d
MT6331_PMIC_RG_PLL_PDIV1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4070;"	d
MT6331_PMIC_RG_PLL_PDIV1_MASK	mach/mt6795/include/mach/upmu_hw.h	4067;"	d
MT6331_PMIC_RG_PLL_PDIV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4068;"	d
MT6331_PMIC_RG_PLL_RLATCH_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4091;"	d
MT6331_PMIC_RG_PLL_RLATCH_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4092;"	d
MT6331_PMIC_RG_PLL_RSVA_MASK	mach/mt6795/include/mach/upmu_hw.h	4097;"	d
MT6331_PMIC_RG_PLL_RSVA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4098;"	d
MT6331_PMIC_RG_PLL_VCT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4083;"	d
MT6331_PMIC_RG_PLL_VCT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4084;"	d
MT6331_PMIC_RG_PMU75K_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1229;"	d
MT6331_PMIC_RG_PMU75K_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1230;"	d
MT6331_PMIC_RG_PMU75K_CK_TST_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	1203;"	d
MT6331_PMIC_RG_PMU75K_CK_TST_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1204;"	d
MT6331_PMIC_RG_PMU_RDSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	995;"	d
MT6331_PMIC_RG_PMU_RDSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	996;"	d
MT6331_PMIC_RG_PMU_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	609;"	d
MT6331_PMIC_RG_PMU_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	610;"	d
MT6331_PMIC_RG_PMU_TDSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	989;"	d
MT6331_PMIC_RG_PMU_TDSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	990;"	d
MT6331_PMIC_RG_PRECHARGEBUF_EN_VAUDP32_MASK	mach/mt6795/include/mach/upmu_hw.h	3687;"	d
MT6331_PMIC_RG_PRECHARGEBUF_EN_VAUDP32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3688;"	d
MT6331_PMIC_RG_PWMOC_6M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1129;"	d
MT6331_PMIC_RG_PWMOC_6M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1130;"	d
MT6331_PMIC_RG_PWRKEY_INT_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1361;"	d
MT6331_PMIC_RG_PWRKEY_INT_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1362;"	d
MT6331_PMIC_RG_PWRKEY_RST_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1287;"	d
MT6331_PMIC_RG_PWRKEY_RST_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1288;"	d
MT6331_PMIC_RG_PWRKEY_RST_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	1291;"	d
MT6331_PMIC_RG_PWRKEY_RST_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1292;"	d
MT6331_PMIC_RG_PWRRST_TMR_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	1289;"	d
MT6331_PMIC_RG_PWRRST_TMR_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1290;"	d
MT6331_PMIC_RG_RD_RDY_BYPASS_MASK	mach/mt6795/include/mach/upmu_hw.h	3531;"	d
MT6331_PMIC_RG_RD_RDY_BYPASS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3532;"	d
MT6331_PMIC_RG_RSEL_VN18_MASK	mach/mt6795/include/mach/upmu_hw.h	3817;"	d
MT6331_PMIC_RG_RSEL_VN18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3818;"	d
MT6331_PMIC_RG_RSTB_DECODER_VA32_MASK	mach/mt6795/include/mach/upmu_hw.h	3787;"	d
MT6331_PMIC_RG_RSTB_DECODER_VA32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3788;"	d
MT6331_PMIC_RG_RSTB_DRV_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	605;"	d
MT6331_PMIC_RG_RSTB_DRV_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	606;"	d
MT6331_PMIC_RG_RSTB_ENCODER_VA32_MASK	mach/mt6795/include/mach/upmu_hw.h	3789;"	d
MT6331_PMIC_RG_RSTB_ENCODER_VA32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3790;"	d
MT6331_PMIC_RG_RSV_SWREG_MASK	mach/mt6795/include/mach/upmu_hw.h	769;"	d
MT6331_PMIC_RG_RSV_SWREG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	770;"	d
MT6331_PMIC_RG_RTC32K_1V8_1_O_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1109;"	d
MT6331_PMIC_RG_RTC32K_1V8_1_O_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1110;"	d
MT6331_PMIC_RG_RTC32K_1V8_2_O_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1111;"	d
MT6331_PMIC_RG_RTC32K_1V8_2_O_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1112;"	d
MT6331_PMIC_RG_RTC32K_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1243;"	d
MT6331_PMIC_RG_RTC32K_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1244;"	d
MT6331_PMIC_RG_RTC32K_CK_TST_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	1211;"	d
MT6331_PMIC_RG_RTC32K_CK_TST_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1212;"	d
MT6331_PMIC_RG_RTCDET_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1107;"	d
MT6331_PMIC_RG_RTCDET_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1108;"	d
MT6331_PMIC_RG_RTCDET_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1227;"	d
MT6331_PMIC_RG_RTCDET_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1228;"	d
MT6331_PMIC_RG_RTC_2SEC_OFF_DET_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1113;"	d
MT6331_PMIC_RG_RTC_2SEC_OFF_DET_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1114;"	d
MT6331_PMIC_RG_RTC_32K_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1101;"	d
MT6331_PMIC_RG_RTC_32K_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1102;"	d
MT6331_PMIC_RG_RTC_75K_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1105;"	d
MT6331_PMIC_RG_RTC_75K_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1106;"	d
MT6331_PMIC_RG_RTC_MCLK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1103;"	d
MT6331_PMIC_RG_RTC_MCLK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1104;"	d
MT6331_PMIC_RG_RTC_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	1265;"	d
MT6331_PMIC_RG_RTC_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1266;"	d
MT6331_PMIC_RG_SEL_DECODER_96K_VA32_MASK	mach/mt6795/include/mach/upmu_hw.h	3791;"	d
MT6331_PMIC_RG_SEL_DECODER_96K_VA32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3792;"	d
MT6331_PMIC_RG_SEL_DELAY_VCORE_MASK	mach/mt6795/include/mach/upmu_hw.h	3795;"	d
MT6331_PMIC_RG_SEL_DELAY_VCORE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3796;"	d
MT6331_PMIC_RG_SEL_ENCODER_96K_VA32_MASK	mach/mt6795/include/mach/upmu_hw.h	3793;"	d
MT6331_PMIC_RG_SEL_ENCODER_96K_VA32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3794;"	d
MT6331_PMIC_RG_SKIP_OTP_OUT_MASK	mach/mt6795/include/mach/upmu_hw.h	3533;"	d
MT6331_PMIC_RG_SKIP_OTP_OUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3534;"	d
MT6331_PMIC_RG_SMPS_CK_DIV_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1145;"	d
MT6331_PMIC_RG_SMPS_CK_DIV_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1146;"	d
MT6331_PMIC_RG_SMPS_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1231;"	d
MT6331_PMIC_RG_SMPS_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1232;"	d
MT6331_PMIC_RG_SMPS_CK_TST_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	1205;"	d
MT6331_PMIC_RG_SMPS_CK_TST_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1206;"	d
MT6331_PMIC_RG_SMPS_TESTMODE_B_MASK	mach/mt6795/include/mach/upmu_hw.h	1469;"	d
MT6331_PMIC_RG_SMPS_TESTMODE_B_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1470;"	d
MT6331_PMIC_RG_SMT_AUD_CLK_MASK	mach/mt6795/include/mach/upmu_hw.h	1021;"	d
MT6331_PMIC_RG_SMT_AUD_CLK_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1022;"	d
MT6331_PMIC_RG_SMT_AUD_DAT1_MISO_MASK	mach/mt6795/include/mach/upmu_hw.h	1025;"	d
MT6331_PMIC_RG_SMT_AUD_DAT1_MISO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1026;"	d
MT6331_PMIC_RG_SMT_AUD_DAT1_MOSI_MASK	mach/mt6795/include/mach/upmu_hw.h	1023;"	d
MT6331_PMIC_RG_SMT_AUD_DAT1_MOSI_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1024;"	d
MT6331_PMIC_RG_SMT_AUD_DAT2_MISO_MASK	mach/mt6795/include/mach/upmu_hw.h	1029;"	d
MT6331_PMIC_RG_SMT_AUD_DAT2_MISO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1030;"	d
MT6331_PMIC_RG_SMT_AUD_DAT2_MOSI_MASK	mach/mt6795/include/mach/upmu_hw.h	1027;"	d
MT6331_PMIC_RG_SMT_AUD_DAT2_MOSI_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1028;"	d
MT6331_PMIC_RG_SMT_HOMEKEY_MASK	mach/mt6795/include/mach/upmu_hw.h	1003;"	d
MT6331_PMIC_RG_SMT_HOMEKEY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1004;"	d
MT6331_PMIC_RG_SMT_RTC_32K1V8_1_MASK	mach/mt6795/include/mach/upmu_hw.h	1009;"	d
MT6331_PMIC_RG_SMT_RTC_32K1V8_1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1010;"	d
MT6331_PMIC_RG_SMT_RTC_32K1V8_2_MASK	mach/mt6795/include/mach/upmu_hw.h	1011;"	d
MT6331_PMIC_RG_SMT_RTC_32K1V8_2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1012;"	d
MT6331_PMIC_RG_SMT_SPI_CLK_MASK	mach/mt6795/include/mach/upmu_hw.h	1013;"	d
MT6331_PMIC_RG_SMT_SPI_CLK_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1014;"	d
MT6331_PMIC_RG_SMT_SPI_CSN_MASK	mach/mt6795/include/mach/upmu_hw.h	1015;"	d
MT6331_PMIC_RG_SMT_SPI_CSN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1016;"	d
MT6331_PMIC_RG_SMT_SPI_MISO_MASK	mach/mt6795/include/mach/upmu_hw.h	1019;"	d
MT6331_PMIC_RG_SMT_SPI_MISO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1020;"	d
MT6331_PMIC_RG_SMT_SPI_MOSI_MASK	mach/mt6795/include/mach/upmu_hw.h	1017;"	d
MT6331_PMIC_RG_SMT_SPI_MOSI_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1018;"	d
MT6331_PMIC_RG_SMT_SRCLKEN_IN1_MASK	mach/mt6795/include/mach/upmu_hw.h	1005;"	d
MT6331_PMIC_RG_SMT_SRCLKEN_IN1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1006;"	d
MT6331_PMIC_RG_SMT_SRCLKEN_IN2_MASK	mach/mt6795/include/mach/upmu_hw.h	1007;"	d
MT6331_PMIC_RG_SMT_SRCLKEN_IN2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1008;"	d
MT6331_PMIC_RG_SMT_WDTRSTB_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	1001;"	d
MT6331_PMIC_RG_SMT_WDTRSTB_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1002;"	d
MT6331_PMIC_RG_SPI_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1147;"	d
MT6331_PMIC_RG_SPI_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1148;"	d
MT6331_PMIC_RG_SPI_CON_MASK	mach/mt6795/include/mach/upmu_hw.h	1423;"	d
MT6331_PMIC_RG_SPI_CON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1424;"	d
MT6331_PMIC_RG_SPI_RDSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	997;"	d
MT6331_PMIC_RG_SPI_RDSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	998;"	d
MT6331_PMIC_RG_SPI_TDSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	991;"	d
MT6331_PMIC_RG_SPI_TDSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	992;"	d
MT6331_PMIC_RG_SRCLKEN_IN1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	789;"	d
MT6331_PMIC_RG_SRCLKEN_IN1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	790;"	d
MT6331_PMIC_RG_SRCLKEN_IN1_HW_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	795;"	d
MT6331_PMIC_RG_SRCLKEN_IN1_HW_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	796;"	d
MT6331_PMIC_RG_SRCLKEN_IN2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	791;"	d
MT6331_PMIC_RG_SRCLKEN_IN2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	792;"	d
MT6331_PMIC_RG_SRCLKEN_IN2_HW_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	797;"	d
MT6331_PMIC_RG_SRCLKEN_IN2_HW_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	798;"	d
MT6331_PMIC_RG_SRCLKEN_IN_SYNC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	801;"	d
MT6331_PMIC_RG_SRCLKEN_IN_SYNC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	802;"	d
MT6331_PMIC_RG_STRUP_32K_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1139;"	d
MT6331_PMIC_RG_STRUP_32K_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1140;"	d
MT6331_PMIC_RG_STRUP_75K_CK_CKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1171;"	d
MT6331_PMIC_RG_STRUP_75K_CK_CKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1172;"	d
MT6331_PMIC_RG_STRUP_75K_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1137;"	d
MT6331_PMIC_RG_STRUP_75K_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1138;"	d
MT6331_PMIC_RG_STRUP_75K_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1241;"	d
MT6331_PMIC_RG_STRUP_75K_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1242;"	d
MT6331_PMIC_RG_STRUP_AUXADC_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1149;"	d
MT6331_PMIC_RG_STRUP_AUXADC_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1150;"	d
MT6331_PMIC_RG_STRUP_IREF_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	595;"	d
MT6331_PMIC_RG_STRUP_IREF_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	596;"	d
MT6331_PMIC_RG_STRUP_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	755;"	d
MT6331_PMIC_RG_STRUP_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	756;"	d
MT6331_PMIC_RG_STRUP_THR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	589;"	d
MT6331_PMIC_RG_STRUP_THR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	590;"	d
MT6331_PMIC_RG_SWBUFMODSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	4697;"	d
MT6331_PMIC_RG_SWBUFMODSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4698;"	d
MT6331_PMIC_RG_SWBUFSWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4695;"	d
MT6331_PMIC_RG_SWBUFSWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4696;"	d
MT6331_PMIC_RG_SYSLDO1_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	2993;"	d
MT6331_PMIC_RG_SYSLDO1_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2994;"	d
MT6331_PMIC_RG_SYSLDO2_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	2995;"	d
MT6331_PMIC_RG_SYSLDO2_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2996;"	d
MT6331_PMIC_RG_SYSLDO3_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	2997;"	d
MT6331_PMIC_RG_SYSLDO3_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2998;"	d
MT6331_PMIC_RG_SYSLDO_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	3205;"	d
MT6331_PMIC_RG_SYSLDO_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3206;"	d
MT6331_PMIC_RG_SYSLDO_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	3203;"	d
MT6331_PMIC_RG_SYSLDO_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3204;"	d
MT6331_PMIC_RG_TESTMODE_SWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	765;"	d
MT6331_PMIC_RG_TESTMODE_SWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	766;"	d
MT6331_PMIC_RG_TEST_AUXADC_MASK	mach/mt6795/include/mach/upmu_hw.h	813;"	d
MT6331_PMIC_RG_TEST_AUXADC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	814;"	d
MT6331_PMIC_RG_TEST_STRUP_MASK	mach/mt6795/include/mach/upmu_hw.h	817;"	d
MT6331_PMIC_RG_TEST_STRUP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	818;"	d
MT6331_PMIC_RG_THRDET_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	593;"	d
MT6331_PMIC_RG_THRDET_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	594;"	d
MT6331_PMIC_RG_THR_TEMP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	587;"	d
MT6331_PMIC_RG_THR_TEMP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	588;"	d
MT6331_PMIC_RG_THR_TMODE_MASK	mach/mt6795/include/mach/upmu_hw.h	585;"	d
MT6331_PMIC_RG_THR_TMODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	586;"	d
MT6331_PMIC_RG_TRIM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2809;"	d
MT6331_PMIC_RG_TRIM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2810;"	d
MT6331_PMIC_RG_TRIM_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2807;"	d
MT6331_PMIC_RG_TRIM_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2808;"	d
MT6331_PMIC_RG_USBDL_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	597;"	d
MT6331_PMIC_RG_USBDL_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	598;"	d
MT6331_PMIC_RG_UVLO_VTHL_MASK	mach/mt6795/include/mach/upmu_hw.h	739;"	d
MT6331_PMIC_RG_UVLO_VTHL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	740;"	d
MT6331_PMIC_RG_UVLO_VTHL_VSYS_MASK	mach/mt6795/include/mach/upmu_hw.h	737;"	d
MT6331_PMIC_RG_UVLO_VTHL_VSYS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	738;"	d
MT6331_PMIC_RG_VAUD32_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	2965;"	d
MT6331_PMIC_RG_VAUD32_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2966;"	d
MT6331_PMIC_RG_VAUD32_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2901;"	d
MT6331_PMIC_RG_VAUD32_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2902;"	d
MT6331_PMIC_RG_VAUD32_FBSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2959;"	d
MT6331_PMIC_RG_VAUD32_FBSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2960;"	d
MT6331_PMIC_RG_VAUD32_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2891;"	d
MT6331_PMIC_RG_VAUD32_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2892;"	d
MT6331_PMIC_RG_VAUD32_LP_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	2893;"	d
MT6331_PMIC_RG_VAUD32_LP_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2894;"	d
MT6331_PMIC_RG_VAUD32_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2961;"	d
MT6331_PMIC_RG_VAUD32_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2962;"	d
MT6331_PMIC_RG_VAUD32_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2971;"	d
MT6331_PMIC_RG_VAUD32_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2972;"	d
MT6331_PMIC_RG_VAUD32_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2903;"	d
MT6331_PMIC_RG_VAUD32_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2904;"	d
MT6331_PMIC_RG_VAUD32_SRCLK_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2905;"	d
MT6331_PMIC_RG_VAUD32_SRCLK_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2906;"	d
MT6331_PMIC_RG_VAUD32_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2895;"	d
MT6331_PMIC_RG_VAUD32_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2896;"	d
MT6331_PMIC_RG_VAUD32_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	2899;"	d
MT6331_PMIC_RG_VAUD32_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2900;"	d
MT6331_PMIC_RG_VAUD32_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2963;"	d
MT6331_PMIC_RG_VAUD32_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2964;"	d
MT6331_PMIC_RG_VAUXA32_AUXADC_PWDB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2913;"	d
MT6331_PMIC_RG_VAUXA32_AUXADC_PWDB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2914;"	d
MT6331_PMIC_RG_VAUXA32_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	2937;"	d
MT6331_PMIC_RG_VAUXA32_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2938;"	d
MT6331_PMIC_RG_VAUXA32_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2921;"	d
MT6331_PMIC_RG_VAUXA32_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2922;"	d
MT6331_PMIC_RG_VAUXA32_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2909;"	d
MT6331_PMIC_RG_VAUXA32_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2910;"	d
MT6331_PMIC_RG_VAUXA32_LP_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	2911;"	d
MT6331_PMIC_RG_VAUXA32_LP_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2912;"	d
MT6331_PMIC_RG_VAUXA32_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2933;"	d
MT6331_PMIC_RG_VAUXA32_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2934;"	d
MT6331_PMIC_RG_VAUXA32_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2969;"	d
MT6331_PMIC_RG_VAUXA32_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2970;"	d
MT6331_PMIC_RG_VAUXA32_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2923;"	d
MT6331_PMIC_RG_VAUXA32_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2924;"	d
MT6331_PMIC_RG_VAUXA32_SRCLK_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2925;"	d
MT6331_PMIC_RG_VAUXA32_SRCLK_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2926;"	d
MT6331_PMIC_RG_VAUXA32_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2915;"	d
MT6331_PMIC_RG_VAUXA32_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2916;"	d
MT6331_PMIC_RG_VAUXA32_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	2919;"	d
MT6331_PMIC_RG_VAUXA32_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2920;"	d
MT6331_PMIC_RG_VAUXA32_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2935;"	d
MT6331_PMIC_RG_VAUXA32_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2936;"	d
MT6331_PMIC_RG_VBIASN_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3161;"	d
MT6331_PMIC_RG_VBIASN_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3162;"	d
MT6331_PMIC_RG_VBIASN_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3109;"	d
MT6331_PMIC_RG_VBIASN_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3110;"	d
MT6331_PMIC_RG_VBIASN_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3099;"	d
MT6331_PMIC_RG_VBIASN_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3100;"	d
MT6331_PMIC_RG_VBIASN_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3101;"	d
MT6331_PMIC_RG_VBIASN_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3102;"	d
MT6331_PMIC_RG_VBIASN_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3159;"	d
MT6331_PMIC_RG_VBIASN_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3160;"	d
MT6331_PMIC_RG_VBIASN_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3167;"	d
MT6331_PMIC_RG_VBIASN_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3168;"	d
MT6331_PMIC_RG_VBIASN_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	3165;"	d
MT6331_PMIC_RG_VBIASN_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3166;"	d
MT6331_PMIC_RG_VBIASN_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	3163;"	d
MT6331_PMIC_RG_VBIASN_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3164;"	d
MT6331_PMIC_RG_VBIASN_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3103;"	d
MT6331_PMIC_RG_VBIASN_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3104;"	d
MT6331_PMIC_RG_VBIASN_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3107;"	d
MT6331_PMIC_RG_VBIASN_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3108;"	d
MT6331_PMIC_RG_VBIASN_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3201;"	d
MT6331_PMIC_RG_VBIASN_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3202;"	d
MT6331_PMIC_RG_VBUF_BYP_MASK	mach/mt6795/include/mach/upmu_hw.h	4395;"	d
MT6331_PMIC_RG_VBUF_BYP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4396;"	d
MT6331_PMIC_RG_VBUF_CALEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4393;"	d
MT6331_PMIC_RG_VBUF_CALEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4394;"	d
MT6331_PMIC_RG_VBUF_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	4397;"	d
MT6331_PMIC_RG_VBUF_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4398;"	d
MT6331_PMIC_RG_VBUF_EXTEN_MASK	mach/mt6795/include/mach/upmu_hw.h	4391;"	d
MT6331_PMIC_RG_VBUF_EXTEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4392;"	d
MT6331_PMIC_RG_VCAMA_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	2957;"	d
MT6331_PMIC_RG_VCAMA_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2958;"	d
MT6331_PMIC_RG_VCAMA_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2931;"	d
MT6331_PMIC_RG_VCAMA_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2932;"	d
MT6331_PMIC_RG_VCAMA_FBSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2951;"	d
MT6331_PMIC_RG_VCAMA_FBSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2952;"	d
MT6331_PMIC_RG_VCAMA_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2953;"	d
MT6331_PMIC_RG_VCAMA_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2954;"	d
MT6331_PMIC_RG_VCAMA_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2967;"	d
MT6331_PMIC_RG_VCAMA_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2968;"	d
MT6331_PMIC_RG_VCAMA_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	2929;"	d
MT6331_PMIC_RG_VCAMA_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2930;"	d
MT6331_PMIC_RG_VCAMA_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2955;"	d
MT6331_PMIC_RG_VCAMA_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2956;"	d
MT6331_PMIC_RG_VCAMD_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3117;"	d
MT6331_PMIC_RG_VCAMD_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3118;"	d
MT6331_PMIC_RG_VCAMD_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3009;"	d
MT6331_PMIC_RG_VCAMD_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3010;"	d
MT6331_PMIC_RG_VCAMD_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2999;"	d
MT6331_PMIC_RG_VCAMD_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3000;"	d
MT6331_PMIC_RG_VCAMD_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3001;"	d
MT6331_PMIC_RG_VCAMD_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3002;"	d
MT6331_PMIC_RG_VCAMD_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3113;"	d
MT6331_PMIC_RG_VCAMD_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3114;"	d
MT6331_PMIC_RG_VCAMD_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3181;"	d
MT6331_PMIC_RG_VCAMD_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3182;"	d
MT6331_PMIC_RG_VCAMD_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3003;"	d
MT6331_PMIC_RG_VCAMD_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3004;"	d
MT6331_PMIC_RG_VCAMD_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3007;"	d
MT6331_PMIC_RG_VCAMD_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3008;"	d
MT6331_PMIC_RG_VCAMD_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3115;"	d
MT6331_PMIC_RG_VCAMD_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3116;"	d
MT6331_PMIC_RG_VCAM_AF_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3399;"	d
MT6331_PMIC_RG_VCAM_AF_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3400;"	d
MT6331_PMIC_RG_VCAM_AF_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3237;"	d
MT6331_PMIC_RG_VCAM_AF_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3238;"	d
MT6331_PMIC_RG_VCAM_AF_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3227;"	d
MT6331_PMIC_RG_VCAM_AF_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3228;"	d
MT6331_PMIC_RG_VCAM_AF_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3229;"	d
MT6331_PMIC_RG_VCAM_AF_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3230;"	d
MT6331_PMIC_RG_VCAM_AF_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3395;"	d
MT6331_PMIC_RG_VCAM_AF_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3396;"	d
MT6331_PMIC_RG_VCAM_AF_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3473;"	d
MT6331_PMIC_RG_VCAM_AF_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3474;"	d
MT6331_PMIC_RG_VCAM_AF_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3231;"	d
MT6331_PMIC_RG_VCAM_AF_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3232;"	d
MT6331_PMIC_RG_VCAM_AF_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3235;"	d
MT6331_PMIC_RG_VCAM_AF_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3236;"	d
MT6331_PMIC_RG_VCAM_AF_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3397;"	d
MT6331_PMIC_RG_VCAM_AF_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3398;"	d
MT6331_PMIC_RG_VCAM_IO_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3129;"	d
MT6331_PMIC_RG_VCAM_IO_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3130;"	d
MT6331_PMIC_RG_VCAM_IO_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3035;"	d
MT6331_PMIC_RG_VCAM_IO_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3036;"	d
MT6331_PMIC_RG_VCAM_IO_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3025;"	d
MT6331_PMIC_RG_VCAM_IO_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3026;"	d
MT6331_PMIC_RG_VCAM_IO_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3027;"	d
MT6331_PMIC_RG_VCAM_IO_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3028;"	d
MT6331_PMIC_RG_VCAM_IO_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3125;"	d
MT6331_PMIC_RG_VCAM_IO_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3126;"	d
MT6331_PMIC_RG_VCAM_IO_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3177;"	d
MT6331_PMIC_RG_VCAM_IO_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3178;"	d
MT6331_PMIC_RG_VCAM_IO_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3029;"	d
MT6331_PMIC_RG_VCAM_IO_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3030;"	d
MT6331_PMIC_RG_VCAM_IO_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3033;"	d
MT6331_PMIC_RG_VCAM_IO_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3034;"	d
MT6331_PMIC_RG_VCAM_IO_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3127;"	d
MT6331_PMIC_RG_VCAM_IO_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3128;"	d
MT6331_PMIC_RG_VCOBAND_MASK	mach/mt6795/include/mach/upmu_hw.h	4093;"	d
MT6331_PMIC_RG_VCOBAND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	4094;"	d
MT6331_PMIC_RG_VCORE1_AVP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2259;"	d
MT6331_PMIC_RG_VCORE1_AVP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2260;"	d
MT6331_PMIC_RG_VCORE1_AVP_OS_MASK	mach/mt6795/include/mach/upmu_hw.h	2257;"	d
MT6331_PMIC_RG_VCORE1_AVP_OS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2258;"	d
MT6331_PMIC_RG_VCORE1_CC_MASK	mach/mt6795/include/mach/upmu_hw.h	2249;"	d
MT6331_PMIC_RG_VCORE1_CC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2250;"	d
MT6331_PMIC_RG_VCORE1_CSL_MASK	mach/mt6795/include/mach/upmu_hw.h	2253;"	d
MT6331_PMIC_RG_VCORE1_CSL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2254;"	d
MT6331_PMIC_RG_VCORE1_CSM_MASK	mach/mt6795/include/mach/upmu_hw.h	2261;"	d
MT6331_PMIC_RG_VCORE1_CSM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2262;"	d
MT6331_PMIC_RG_VCORE1_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	2251;"	d
MT6331_PMIC_RG_VCORE1_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2252;"	d
MT6331_PMIC_RG_VCORE1_DTS_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	2357;"	d
MT6331_PMIC_RG_VCORE1_DTS_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2358;"	d
MT6331_PMIC_RG_VCORE1_MODESET_MASK	mach/mt6795/include/mach/upmu_hw.h	2263;"	d
MT6331_PMIC_RG_VCORE1_MODESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2264;"	d
MT6331_PMIC_RG_VCORE1_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2265;"	d
MT6331_PMIC_RG_VCORE1_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2266;"	d
MT6331_PMIC_RG_VCORE1_PFM_RIP_MASK	mach/mt6795/include/mach/upmu_hw.h	2367;"	d
MT6331_PMIC_RG_VCORE1_PFM_RIP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2368;"	d
MT6331_PMIC_RG_VCORE1_RCL_TRIM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2371;"	d
MT6331_PMIC_RG_VCORE1_RCL_TRIM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2372;"	d
MT6331_PMIC_RG_VCORE1_RCL_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	2369;"	d
MT6331_PMIC_RG_VCORE1_RCL_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2370;"	d
MT6331_PMIC_RG_VCORE1_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	2271;"	d
MT6331_PMIC_RG_VCORE1_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2272;"	d
MT6331_PMIC_RG_VCORE1_RZSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2247;"	d
MT6331_PMIC_RG_VCORE1_RZSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2248;"	d
MT6331_PMIC_RG_VCORE1_SLP_MASK	mach/mt6795/include/mach/upmu_hw.h	2267;"	d
MT6331_PMIC_RG_VCORE1_SLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2268;"	d
MT6331_PMIC_RG_VCORE1_TRAN_BST_MASK	mach/mt6795/include/mach/upmu_hw.h	2359;"	d
MT6331_PMIC_RG_VCORE1_TRAN_BST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2360;"	d
MT6331_PMIC_RG_VCORE1_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	2243;"	d
MT6331_PMIC_RG_VCORE1_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2244;"	d
MT6331_PMIC_RG_VCORE1_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	2245;"	d
MT6331_PMIC_RG_VCORE1_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2246;"	d
MT6331_PMIC_RG_VCORE1_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2269;"	d
MT6331_PMIC_RG_VCORE1_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2270;"	d
MT6331_PMIC_RG_VCORE1_ZXOS_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	2241;"	d
MT6331_PMIC_RG_VCORE1_ZXOS_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2242;"	d
MT6331_PMIC_RG_VCORE1_ZX_OS_MASK	mach/mt6795/include/mach/upmu_hw.h	2255;"	d
MT6331_PMIC_RG_VCORE1_ZX_OS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2256;"	d
MT6331_PMIC_RG_VCORE2_CC_MASK	mach/mt6795/include/mach/upmu_hw.h	2381;"	d
MT6331_PMIC_RG_VCORE2_CC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2382;"	d
MT6331_PMIC_RG_VCORE2_CSL_MASK	mach/mt6795/include/mach/upmu_hw.h	2385;"	d
MT6331_PMIC_RG_VCORE2_CSL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2386;"	d
MT6331_PMIC_RG_VCORE2_CSM_MASK	mach/mt6795/include/mach/upmu_hw.h	2389;"	d
MT6331_PMIC_RG_VCORE2_CSM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2390;"	d
MT6331_PMIC_RG_VCORE2_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	2383;"	d
MT6331_PMIC_RG_VCORE2_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2384;"	d
MT6331_PMIC_RG_VCORE2_DTS_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	2485;"	d
MT6331_PMIC_RG_VCORE2_DTS_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2486;"	d
MT6331_PMIC_RG_VCORE2_FBDIV_MASK	mach/mt6795/include/mach/upmu_hw.h	2501;"	d
MT6331_PMIC_RG_VCORE2_FBDIV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2502;"	d
MT6331_PMIC_RG_VCORE2_MODESET_MASK	mach/mt6795/include/mach/upmu_hw.h	2391;"	d
MT6331_PMIC_RG_VCORE2_MODESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2392;"	d
MT6331_PMIC_RG_VCORE2_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2393;"	d
MT6331_PMIC_RG_VCORE2_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2394;"	d
MT6331_PMIC_RG_VCORE2_PFM_RIP_MASK	mach/mt6795/include/mach/upmu_hw.h	2495;"	d
MT6331_PMIC_RG_VCORE2_PFM_RIP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2496;"	d
MT6331_PMIC_RG_VCORE2_RCL_TRIM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2499;"	d
MT6331_PMIC_RG_VCORE2_RCL_TRIM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2500;"	d
MT6331_PMIC_RG_VCORE2_RCL_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	2497;"	d
MT6331_PMIC_RG_VCORE2_RCL_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2498;"	d
MT6331_PMIC_RG_VCORE2_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	2399;"	d
MT6331_PMIC_RG_VCORE2_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2400;"	d
MT6331_PMIC_RG_VCORE2_RZSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2379;"	d
MT6331_PMIC_RG_VCORE2_RZSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2380;"	d
MT6331_PMIC_RG_VCORE2_SLP_MASK	mach/mt6795/include/mach/upmu_hw.h	2395;"	d
MT6331_PMIC_RG_VCORE2_SLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2396;"	d
MT6331_PMIC_RG_VCORE2_TRAN_BST_MASK	mach/mt6795/include/mach/upmu_hw.h	2487;"	d
MT6331_PMIC_RG_VCORE2_TRAN_BST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2488;"	d
MT6331_PMIC_RG_VCORE2_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	2375;"	d
MT6331_PMIC_RG_VCORE2_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2376;"	d
MT6331_PMIC_RG_VCORE2_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	2377;"	d
MT6331_PMIC_RG_VCORE2_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2378;"	d
MT6331_PMIC_RG_VCORE2_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2397;"	d
MT6331_PMIC_RG_VCORE2_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2398;"	d
MT6331_PMIC_RG_VCORE2_ZXOS_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	2373;"	d
MT6331_PMIC_RG_VCORE2_ZXOS_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2374;"	d
MT6331_PMIC_RG_VCORE2_ZX_OS_MASK	mach/mt6795/include/mach/upmu_hw.h	2387;"	d
MT6331_PMIC_RG_VCORE2_ZX_OS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2388;"	d
MT6331_PMIC_RG_VDIG18_SLEEP_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3507;"	d
MT6331_PMIC_RG_VDIG18_SLEEP_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3508;"	d
MT6331_PMIC_RG_VDIG18_SRCLKEN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3505;"	d
MT6331_PMIC_RG_VDIG18_SRCLKEN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3506;"	d
MT6331_PMIC_RG_VDIG18_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3511;"	d
MT6331_PMIC_RG_VDIG18_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3512;"	d
MT6331_PMIC_RG_VDIG18_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3509;"	d
MT6331_PMIC_RG_VDIG18_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3510;"	d
MT6331_PMIC_RG_VDVFS11_AVP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1677;"	d
MT6331_PMIC_RG_VDVFS11_AVP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1678;"	d
MT6331_PMIC_RG_VDVFS11_CSL_MASK	mach/mt6795/include/mach/upmu_hw.h	1673;"	d
MT6331_PMIC_RG_VDVFS11_CSL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1674;"	d
MT6331_PMIC_RG_VDVFS11_CSM_MASK	mach/mt6795/include/mach/upmu_hw.h	1679;"	d
MT6331_PMIC_RG_VDVFS11_CSM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1680;"	d
MT6331_PMIC_RG_VDVFS11_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	1671;"	d
MT6331_PMIC_RG_VDVFS11_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1672;"	d
MT6331_PMIC_RG_VDVFS11_CS_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	1753;"	d
MT6331_PMIC_RG_VDVFS11_CS_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1754;"	d
MT6331_PMIC_RG_VDVFS11_DIG0_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	1771;"	d
MT6331_PMIC_RG_VDVFS11_DIG0_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1772;"	d
MT6331_PMIC_RG_VDVFS11_DIG1_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	1775;"	d
MT6331_PMIC_RG_VDVFS11_DIG1_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1776;"	d
MT6331_PMIC_RG_VDVFS11_MODESET_MASK	mach/mt6795/include/mach/upmu_hw.h	1681;"	d
MT6331_PMIC_RG_VDVFS11_MODESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1682;"	d
MT6331_PMIC_RG_VDVFS11_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1683;"	d
MT6331_PMIC_RG_VDVFS11_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1684;"	d
MT6331_PMIC_RG_VDVFS11_PFM_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	1759;"	d
MT6331_PMIC_RG_VDVFS11_PFM_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1760;"	d
MT6331_PMIC_RG_VDVFS11_PKMODE_MASK	mach/mt6795/include/mach/upmu_hw.h	1751;"	d
MT6331_PMIC_RG_VDVFS11_PKMODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1752;"	d
MT6331_PMIC_RG_VDVFS11_RC_MASK	mach/mt6795/include/mach/upmu_hw.h	1755;"	d
MT6331_PMIC_RG_VDVFS11_RC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1756;"	d
MT6331_PMIC_RG_VDVFS11_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	1689;"	d
MT6331_PMIC_RG_VDVFS11_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1690;"	d
MT6331_PMIC_RG_VDVFS11_SLP_MASK	mach/mt6795/include/mach/upmu_hw.h	1685;"	d
MT6331_PMIC_RG_VDVFS11_SLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1686;"	d
MT6331_PMIC_RG_VDVFS11_TRANS_BST_MASK	mach/mt6795/include/mach/upmu_hw.h	1763;"	d
MT6331_PMIC_RG_VDVFS11_TRANS_BST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1764;"	d
MT6331_PMIC_RG_VDVFS11_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	1667;"	d
MT6331_PMIC_RG_VDVFS11_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1668;"	d
MT6331_PMIC_RG_VDVFS11_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	1669;"	d
MT6331_PMIC_RG_VDVFS11_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1670;"	d
MT6331_PMIC_RG_VDVFS11_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	1687;"	d
MT6331_PMIC_RG_VDVFS11_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1688;"	d
MT6331_PMIC_RG_VDVFS11_ZXOS_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	1665;"	d
MT6331_PMIC_RG_VDVFS11_ZXOS_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1666;"	d
MT6331_PMIC_RG_VDVFS11_ZX_OS_MASK	mach/mt6795/include/mach/upmu_hw.h	1675;"	d
MT6331_PMIC_RG_VDVFS11_ZX_OS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1676;"	d
MT6331_PMIC_RG_VDVFS12_AVP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1825;"	d
MT6331_PMIC_RG_VDVFS12_AVP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1826;"	d
MT6331_PMIC_RG_VDVFS12_CSL_MASK	mach/mt6795/include/mach/upmu_hw.h	1821;"	d
MT6331_PMIC_RG_VDVFS12_CSL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1822;"	d
MT6331_PMIC_RG_VDVFS12_CSM_MASK	mach/mt6795/include/mach/upmu_hw.h	1827;"	d
MT6331_PMIC_RG_VDVFS12_CSM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1828;"	d
MT6331_PMIC_RG_VDVFS12_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	1819;"	d
MT6331_PMIC_RG_VDVFS12_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1820;"	d
MT6331_PMIC_RG_VDVFS12_CS_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	1901;"	d
MT6331_PMIC_RG_VDVFS12_CS_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1902;"	d
MT6331_PMIC_RG_VDVFS12_MODESET_MASK	mach/mt6795/include/mach/upmu_hw.h	1829;"	d
MT6331_PMIC_RG_VDVFS12_MODESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1830;"	d
MT6331_PMIC_RG_VDVFS12_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1831;"	d
MT6331_PMIC_RG_VDVFS12_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1832;"	d
MT6331_PMIC_RG_VDVFS12_PFM_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	1907;"	d
MT6331_PMIC_RG_VDVFS12_PFM_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1908;"	d
MT6331_PMIC_RG_VDVFS12_PKMODE_MASK	mach/mt6795/include/mach/upmu_hw.h	1899;"	d
MT6331_PMIC_RG_VDVFS12_PKMODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1900;"	d
MT6331_PMIC_RG_VDVFS12_RC_MASK	mach/mt6795/include/mach/upmu_hw.h	1903;"	d
MT6331_PMIC_RG_VDVFS12_RC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1904;"	d
MT6331_PMIC_RG_VDVFS12_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	1837;"	d
MT6331_PMIC_RG_VDVFS12_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1838;"	d
MT6331_PMIC_RG_VDVFS12_SLP_MASK	mach/mt6795/include/mach/upmu_hw.h	1833;"	d
MT6331_PMIC_RG_VDVFS12_SLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1834;"	d
MT6331_PMIC_RG_VDVFS12_TRANS_BST_MASK	mach/mt6795/include/mach/upmu_hw.h	1911;"	d
MT6331_PMIC_RG_VDVFS12_TRANS_BST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1912;"	d
MT6331_PMIC_RG_VDVFS12_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	1815;"	d
MT6331_PMIC_RG_VDVFS12_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1816;"	d
MT6331_PMIC_RG_VDVFS12_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	1817;"	d
MT6331_PMIC_RG_VDVFS12_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1818;"	d
MT6331_PMIC_RG_VDVFS12_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	1835;"	d
MT6331_PMIC_RG_VDVFS12_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1836;"	d
MT6331_PMIC_RG_VDVFS12_ZXOS_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	1813;"	d
MT6331_PMIC_RG_VDVFS12_ZXOS_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1814;"	d
MT6331_PMIC_RG_VDVFS12_ZX_OS_MASK	mach/mt6795/include/mach/upmu_hw.h	1823;"	d
MT6331_PMIC_RG_VDVFS12_ZX_OS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1824;"	d
MT6331_PMIC_RG_VDVFS13_AVP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1925;"	d
MT6331_PMIC_RG_VDVFS13_AVP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1926;"	d
MT6331_PMIC_RG_VDVFS13_CSL_MASK	mach/mt6795/include/mach/upmu_hw.h	1921;"	d
MT6331_PMIC_RG_VDVFS13_CSL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1922;"	d
MT6331_PMIC_RG_VDVFS13_CSM_MASK	mach/mt6795/include/mach/upmu_hw.h	1927;"	d
MT6331_PMIC_RG_VDVFS13_CSM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1928;"	d
MT6331_PMIC_RG_VDVFS13_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	1919;"	d
MT6331_PMIC_RG_VDVFS13_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1920;"	d
MT6331_PMIC_RG_VDVFS13_CS_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	2001;"	d
MT6331_PMIC_RG_VDVFS13_CS_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2002;"	d
MT6331_PMIC_RG_VDVFS13_MODESET_MASK	mach/mt6795/include/mach/upmu_hw.h	1929;"	d
MT6331_PMIC_RG_VDVFS13_MODESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1930;"	d
MT6331_PMIC_RG_VDVFS13_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1931;"	d
MT6331_PMIC_RG_VDVFS13_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1932;"	d
MT6331_PMIC_RG_VDVFS13_PFM_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	2007;"	d
MT6331_PMIC_RG_VDVFS13_PFM_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2008;"	d
MT6331_PMIC_RG_VDVFS13_PKMODE_MASK	mach/mt6795/include/mach/upmu_hw.h	1999;"	d
MT6331_PMIC_RG_VDVFS13_PKMODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2000;"	d
MT6331_PMIC_RG_VDVFS13_RC_MASK	mach/mt6795/include/mach/upmu_hw.h	2003;"	d
MT6331_PMIC_RG_VDVFS13_RC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2004;"	d
MT6331_PMIC_RG_VDVFS13_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	1937;"	d
MT6331_PMIC_RG_VDVFS13_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1938;"	d
MT6331_PMIC_RG_VDVFS13_SLP_MASK	mach/mt6795/include/mach/upmu_hw.h	1933;"	d
MT6331_PMIC_RG_VDVFS13_SLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1934;"	d
MT6331_PMIC_RG_VDVFS13_TRANS_BST_MASK	mach/mt6795/include/mach/upmu_hw.h	2011;"	d
MT6331_PMIC_RG_VDVFS13_TRANS_BST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2012;"	d
MT6331_PMIC_RG_VDVFS13_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	1915;"	d
MT6331_PMIC_RG_VDVFS13_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1916;"	d
MT6331_PMIC_RG_VDVFS13_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	1917;"	d
MT6331_PMIC_RG_VDVFS13_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1918;"	d
MT6331_PMIC_RG_VDVFS13_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	1935;"	d
MT6331_PMIC_RG_VDVFS13_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1936;"	d
MT6331_PMIC_RG_VDVFS13_ZXOS_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	1913;"	d
MT6331_PMIC_RG_VDVFS13_ZXOS_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1914;"	d
MT6331_PMIC_RG_VDVFS13_ZX_OS_MASK	mach/mt6795/include/mach/upmu_hw.h	1923;"	d
MT6331_PMIC_RG_VDVFS13_ZX_OS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1924;"	d
MT6331_PMIC_RG_VDVFS14_AVP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2025;"	d
MT6331_PMIC_RG_VDVFS14_AVP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2026;"	d
MT6331_PMIC_RG_VDVFS14_CSL_MASK	mach/mt6795/include/mach/upmu_hw.h	2021;"	d
MT6331_PMIC_RG_VDVFS14_CSL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2022;"	d
MT6331_PMIC_RG_VDVFS14_CSM_MASK	mach/mt6795/include/mach/upmu_hw.h	2027;"	d
MT6331_PMIC_RG_VDVFS14_CSM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2028;"	d
MT6331_PMIC_RG_VDVFS14_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	2019;"	d
MT6331_PMIC_RG_VDVFS14_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2020;"	d
MT6331_PMIC_RG_VDVFS14_CS_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	2101;"	d
MT6331_PMIC_RG_VDVFS14_CS_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2102;"	d
MT6331_PMIC_RG_VDVFS14_MODESET_MASK	mach/mt6795/include/mach/upmu_hw.h	2029;"	d
MT6331_PMIC_RG_VDVFS14_MODESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2030;"	d
MT6331_PMIC_RG_VDVFS14_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2031;"	d
MT6331_PMIC_RG_VDVFS14_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2032;"	d
MT6331_PMIC_RG_VDVFS14_PFM_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	2107;"	d
MT6331_PMIC_RG_VDVFS14_PFM_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2108;"	d
MT6331_PMIC_RG_VDVFS14_PKMODE_MASK	mach/mt6795/include/mach/upmu_hw.h	2099;"	d
MT6331_PMIC_RG_VDVFS14_PKMODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2100;"	d
MT6331_PMIC_RG_VDVFS14_RC_MASK	mach/mt6795/include/mach/upmu_hw.h	2103;"	d
MT6331_PMIC_RG_VDVFS14_RC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2104;"	d
MT6331_PMIC_RG_VDVFS14_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	2037;"	d
MT6331_PMIC_RG_VDVFS14_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2038;"	d
MT6331_PMIC_RG_VDVFS14_SLP_MASK	mach/mt6795/include/mach/upmu_hw.h	2033;"	d
MT6331_PMIC_RG_VDVFS14_SLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2034;"	d
MT6331_PMIC_RG_VDVFS14_TRANS_BST_MASK	mach/mt6795/include/mach/upmu_hw.h	2111;"	d
MT6331_PMIC_RG_VDVFS14_TRANS_BST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2112;"	d
MT6331_PMIC_RG_VDVFS14_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	2015;"	d
MT6331_PMIC_RG_VDVFS14_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2016;"	d
MT6331_PMIC_RG_VDVFS14_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	2017;"	d
MT6331_PMIC_RG_VDVFS14_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2018;"	d
MT6331_PMIC_RG_VDVFS14_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2035;"	d
MT6331_PMIC_RG_VDVFS14_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2036;"	d
MT6331_PMIC_RG_VDVFS14_ZXOS_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	2013;"	d
MT6331_PMIC_RG_VDVFS14_ZXOS_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2014;"	d
MT6331_PMIC_RG_VDVFS14_ZX_OS_MASK	mach/mt6795/include/mach/upmu_hw.h	2023;"	d
MT6331_PMIC_RG_VDVFS14_ZX_OS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2024;"	d
MT6331_PMIC_RG_VEMC33_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3417;"	d
MT6331_PMIC_RG_VEMC33_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3418;"	d
MT6331_PMIC_RG_VEMC33_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3287;"	d
MT6331_PMIC_RG_VEMC33_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3288;"	d
MT6331_PMIC_RG_VEMC33_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3277;"	d
MT6331_PMIC_RG_VEMC33_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3278;"	d
MT6331_PMIC_RG_VEMC33_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3279;"	d
MT6331_PMIC_RG_VEMC33_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3280;"	d
MT6331_PMIC_RG_VEMC33_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3413;"	d
MT6331_PMIC_RG_VEMC33_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3414;"	d
MT6331_PMIC_RG_VEMC33_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3467;"	d
MT6331_PMIC_RG_VEMC33_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3468;"	d
MT6331_PMIC_RG_VEMC33_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3289;"	d
MT6331_PMIC_RG_VEMC33_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3290;"	d
MT6331_PMIC_RG_VEMC33_SRCLK_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3291;"	d
MT6331_PMIC_RG_VEMC33_SRCLK_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3292;"	d
MT6331_PMIC_RG_VEMC33_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3281;"	d
MT6331_PMIC_RG_VEMC33_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3282;"	d
MT6331_PMIC_RG_VEMC33_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3285;"	d
MT6331_PMIC_RG_VEMC33_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3286;"	d
MT6331_PMIC_RG_VEMC33_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3415;"	d
MT6331_PMIC_RG_VEMC33_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3416;"	d
MT6331_PMIC_RG_VFBB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3361;"	d
MT6331_PMIC_RG_VFBB_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3363;"	d
MT6331_PMIC_RG_VFBB_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3364;"	d
MT6331_PMIC_RG_VFBB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3362;"	d
MT6331_PMIC_RG_VFBB_RECOVERY_MASK	mach/mt6795/include/mach/upmu_hw.h	3449;"	d
MT6331_PMIC_RG_VFBB_RECOVERY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3450;"	d
MT6331_PMIC_RG_VFBB_RSTB_MASK	mach/mt6795/include/mach/upmu_hw.h	3355;"	d
MT6331_PMIC_RG_VFBB_RSTB_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3357;"	d
MT6331_PMIC_RG_VFBB_RSTB_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3358;"	d
MT6331_PMIC_RG_VFBB_RSTB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3356;"	d
MT6331_PMIC_RG_VFBB_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	3499;"	d
MT6331_PMIC_RG_VFBB_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3500;"	d
MT6331_PMIC_RG_VFBB_SLEW_CNTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3451;"	d
MT6331_PMIC_RG_VFBB_SLEW_CNTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3452;"	d
MT6331_PMIC_RG_VFBB_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	3455;"	d
MT6331_PMIC_RG_VFBB_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3456;"	d
MT6331_PMIC_RG_VFBB_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3453;"	d
MT6331_PMIC_RG_VFBB_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3454;"	d
MT6331_PMIC_RG_VGP1_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3429;"	d
MT6331_PMIC_RG_VGP1_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3430;"	d
MT6331_PMIC_RG_VGP1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3305;"	d
MT6331_PMIC_RG_VGP1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3306;"	d
MT6331_PMIC_RG_VGP1_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3295;"	d
MT6331_PMIC_RG_VGP1_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3296;"	d
MT6331_PMIC_RG_VGP1_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3297;"	d
MT6331_PMIC_RG_VGP1_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3298;"	d
MT6331_PMIC_RG_VGP1_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3425;"	d
MT6331_PMIC_RG_VGP1_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3426;"	d
MT6331_PMIC_RG_VGP1_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3465;"	d
MT6331_PMIC_RG_VGP1_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3466;"	d
MT6331_PMIC_RG_VGP1_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3299;"	d
MT6331_PMIC_RG_VGP1_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3300;"	d
MT6331_PMIC_RG_VGP1_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3303;"	d
MT6331_PMIC_RG_VGP1_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3304;"	d
MT6331_PMIC_RG_VGP1_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3427;"	d
MT6331_PMIC_RG_VGP1_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3428;"	d
MT6331_PMIC_RG_VGP2_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3151;"	d
MT6331_PMIC_RG_VGP2_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3152;"	d
MT6331_PMIC_RG_VGP2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3085;"	d
MT6331_PMIC_RG_VGP2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3086;"	d
MT6331_PMIC_RG_VGP2_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3075;"	d
MT6331_PMIC_RG_VGP2_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3076;"	d
MT6331_PMIC_RG_VGP2_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3077;"	d
MT6331_PMIC_RG_VGP2_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3078;"	d
MT6331_PMIC_RG_VGP2_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3147;"	d
MT6331_PMIC_RG_VGP2_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3148;"	d
MT6331_PMIC_RG_VGP2_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3171;"	d
MT6331_PMIC_RG_VGP2_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3172;"	d
MT6331_PMIC_RG_VGP2_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3079;"	d
MT6331_PMIC_RG_VGP2_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3080;"	d
MT6331_PMIC_RG_VGP2_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3083;"	d
MT6331_PMIC_RG_VGP2_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3084;"	d
MT6331_PMIC_RG_VGP2_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3149;"	d
MT6331_PMIC_RG_VGP2_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3150;"	d
MT6331_PMIC_RG_VGP3_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3157;"	d
MT6331_PMIC_RG_VGP3_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3158;"	d
MT6331_PMIC_RG_VGP3_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3097;"	d
MT6331_PMIC_RG_VGP3_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3098;"	d
MT6331_PMIC_RG_VGP3_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3087;"	d
MT6331_PMIC_RG_VGP3_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3088;"	d
MT6331_PMIC_RG_VGP3_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3089;"	d
MT6331_PMIC_RG_VGP3_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3090;"	d
MT6331_PMIC_RG_VGP3_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3153;"	d
MT6331_PMIC_RG_VGP3_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3154;"	d
MT6331_PMIC_RG_VGP3_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3169;"	d
MT6331_PMIC_RG_VGP3_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3170;"	d
MT6331_PMIC_RG_VGP3_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3091;"	d
MT6331_PMIC_RG_VGP3_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3092;"	d
MT6331_PMIC_RG_VGP3_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3095;"	d
MT6331_PMIC_RG_VGP3_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3096;"	d
MT6331_PMIC_RG_VGP3_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3155;"	d
MT6331_PMIC_RG_VGP3_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3156;"	d
MT6331_PMIC_RG_VGP4_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3423;"	d
MT6331_PMIC_RG_VGP4_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3424;"	d
MT6331_PMIC_RG_VGP4_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3317;"	d
MT6331_PMIC_RG_VGP4_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3318;"	d
MT6331_PMIC_RG_VGP4_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3307;"	d
MT6331_PMIC_RG_VGP4_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3308;"	d
MT6331_PMIC_RG_VGP4_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3309;"	d
MT6331_PMIC_RG_VGP4_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3310;"	d
MT6331_PMIC_RG_VGP4_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3419;"	d
MT6331_PMIC_RG_VGP4_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3420;"	d
MT6331_PMIC_RG_VGP4_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3463;"	d
MT6331_PMIC_RG_VGP4_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3464;"	d
MT6331_PMIC_RG_VGP4_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3311;"	d
MT6331_PMIC_RG_VGP4_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3312;"	d
MT6331_PMIC_RG_VGP4_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3315;"	d
MT6331_PMIC_RG_VGP4_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3316;"	d
MT6331_PMIC_RG_VGP4_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3421;"	d
MT6331_PMIC_RG_VGP4_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3422;"	d
MT6331_PMIC_RG_VGPU_CC_MASK	mach/mt6795/include/mach/upmu_hw.h	2121;"	d
MT6331_PMIC_RG_VGPU_CC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2122;"	d
MT6331_PMIC_RG_VGPU_CSL_MASK	mach/mt6795/include/mach/upmu_hw.h	2125;"	d
MT6331_PMIC_RG_VGPU_CSL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2126;"	d
MT6331_PMIC_RG_VGPU_CSM_MASK	mach/mt6795/include/mach/upmu_hw.h	2129;"	d
MT6331_PMIC_RG_VGPU_CSM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2130;"	d
MT6331_PMIC_RG_VGPU_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	2123;"	d
MT6331_PMIC_RG_VGPU_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2124;"	d
MT6331_PMIC_RG_VGPU_DTS_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	2225;"	d
MT6331_PMIC_RG_VGPU_DTS_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2226;"	d
MT6331_PMIC_RG_VGPU_MODESET_MASK	mach/mt6795/include/mach/upmu_hw.h	2131;"	d
MT6331_PMIC_RG_VGPU_MODESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2132;"	d
MT6331_PMIC_RG_VGPU_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2133;"	d
MT6331_PMIC_RG_VGPU_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2134;"	d
MT6331_PMIC_RG_VGPU_PFM_RIP_MASK	mach/mt6795/include/mach/upmu_hw.h	2235;"	d
MT6331_PMIC_RG_VGPU_PFM_RIP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2236;"	d
MT6331_PMIC_RG_VGPU_RCL_TRIM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2239;"	d
MT6331_PMIC_RG_VGPU_RCL_TRIM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2240;"	d
MT6331_PMIC_RG_VGPU_RCL_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	2237;"	d
MT6331_PMIC_RG_VGPU_RCL_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2238;"	d
MT6331_PMIC_RG_VGPU_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	2139;"	d
MT6331_PMIC_RG_VGPU_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2140;"	d
MT6331_PMIC_RG_VGPU_RZSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2119;"	d
MT6331_PMIC_RG_VGPU_RZSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2120;"	d
MT6331_PMIC_RG_VGPU_SLP_MASK	mach/mt6795/include/mach/upmu_hw.h	2135;"	d
MT6331_PMIC_RG_VGPU_SLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2136;"	d
MT6331_PMIC_RG_VGPU_TRAN_BST_MASK	mach/mt6795/include/mach/upmu_hw.h	2227;"	d
MT6331_PMIC_RG_VGPU_TRAN_BST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2228;"	d
MT6331_PMIC_RG_VGPU_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	2115;"	d
MT6331_PMIC_RG_VGPU_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2116;"	d
MT6331_PMIC_RG_VGPU_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	2117;"	d
MT6331_PMIC_RG_VGPU_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2118;"	d
MT6331_PMIC_RG_VGPU_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2137;"	d
MT6331_PMIC_RG_VGPU_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2138;"	d
MT6331_PMIC_RG_VGPU_ZXOS_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	2113;"	d
MT6331_PMIC_RG_VGPU_ZXOS_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2114;"	d
MT6331_PMIC_RG_VGPU_ZX_OS_MASK	mach/mt6795/include/mach/upmu_hw.h	2127;"	d
MT6331_PMIC_RG_VGPU_ZX_OS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2128;"	d
MT6331_PMIC_RG_VIBR_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3435;"	d
MT6331_PMIC_RG_VIBR_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3436;"	d
MT6331_PMIC_RG_VIBR_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3385;"	d
MT6331_PMIC_RG_VIBR_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3386;"	d
MT6331_PMIC_RG_VIBR_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3373;"	d
MT6331_PMIC_RG_VIBR_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3374;"	d
MT6331_PMIC_RG_VIBR_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3375;"	d
MT6331_PMIC_RG_VIBR_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3376;"	d
MT6331_PMIC_RG_VIBR_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3431;"	d
MT6331_PMIC_RG_VIBR_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3432;"	d
MT6331_PMIC_RG_VIBR_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3457;"	d
MT6331_PMIC_RG_VIBR_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3458;"	d
MT6331_PMIC_RG_VIBR_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3379;"	d
MT6331_PMIC_RG_VIBR_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3380;"	d
MT6331_PMIC_RG_VIBR_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3383;"	d
MT6331_PMIC_RG_VIBR_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3384;"	d
MT6331_PMIC_RG_VIBR_THER_SHEN_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3377;"	d
MT6331_PMIC_RG_VIBR_THER_SHEN_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3378;"	d
MT6331_PMIC_RG_VIBR_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3433;"	d
MT6331_PMIC_RG_VIBR_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3434;"	d
MT6331_PMIC_RG_VIO18_CC_MASK	mach/mt6795/include/mach/upmu_hw.h	2511;"	d
MT6331_PMIC_RG_VIO18_CC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2512;"	d
MT6331_PMIC_RG_VIO18_CSL_MASK	mach/mt6795/include/mach/upmu_hw.h	2515;"	d
MT6331_PMIC_RG_VIO18_CSL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2516;"	d
MT6331_PMIC_RG_VIO18_CSM_MASK	mach/mt6795/include/mach/upmu_hw.h	2519;"	d
MT6331_PMIC_RG_VIO18_CSM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2520;"	d
MT6331_PMIC_RG_VIO18_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	2513;"	d
MT6331_PMIC_RG_VIO18_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2514;"	d
MT6331_PMIC_RG_VIO18_DTS_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	2615;"	d
MT6331_PMIC_RG_VIO18_DTS_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2616;"	d
MT6331_PMIC_RG_VIO18_MODESET_MASK	mach/mt6795/include/mach/upmu_hw.h	2521;"	d
MT6331_PMIC_RG_VIO18_MODESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2522;"	d
MT6331_PMIC_RG_VIO18_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2523;"	d
MT6331_PMIC_RG_VIO18_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2524;"	d
MT6331_PMIC_RG_VIO18_PFM_RIP_MASK	mach/mt6795/include/mach/upmu_hw.h	2621;"	d
MT6331_PMIC_RG_VIO18_PFM_RIP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2622;"	d
MT6331_PMIC_RG_VIO18_RCL_TRIM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2625;"	d
MT6331_PMIC_RG_VIO18_RCL_TRIM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2626;"	d
MT6331_PMIC_RG_VIO18_RCL_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	2623;"	d
MT6331_PMIC_RG_VIO18_RCL_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2624;"	d
MT6331_PMIC_RG_VIO18_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	2529;"	d
MT6331_PMIC_RG_VIO18_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2530;"	d
MT6331_PMIC_RG_VIO18_RZSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2509;"	d
MT6331_PMIC_RG_VIO18_RZSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2510;"	d
MT6331_PMIC_RG_VIO18_SLP_MASK	mach/mt6795/include/mach/upmu_hw.h	2525;"	d
MT6331_PMIC_RG_VIO18_SLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2526;"	d
MT6331_PMIC_RG_VIO18_TRAN_BST_MASK	mach/mt6795/include/mach/upmu_hw.h	2617;"	d
MT6331_PMIC_RG_VIO18_TRAN_BST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2618;"	d
MT6331_PMIC_RG_VIO18_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	2505;"	d
MT6331_PMIC_RG_VIO18_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2506;"	d
MT6331_PMIC_RG_VIO18_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	2507;"	d
MT6331_PMIC_RG_VIO18_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2508;"	d
MT6331_PMIC_RG_VIO18_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2527;"	d
MT6331_PMIC_RG_VIO18_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2528;"	d
MT6331_PMIC_RG_VIO18_ZXOS_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	2503;"	d
MT6331_PMIC_RG_VIO18_ZXOS_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2504;"	d
MT6331_PMIC_RG_VIO18_ZX_OS_MASK	mach/mt6795/include/mach/upmu_hw.h	2517;"	d
MT6331_PMIC_RG_VIO18_ZX_OS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2518;"	d
MT6331_PMIC_RG_VIO28_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3393;"	d
MT6331_PMIC_RG_VIO28_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3394;"	d
MT6331_PMIC_RG_VIO28_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3223;"	d
MT6331_PMIC_RG_VIO28_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3224;"	d
MT6331_PMIC_RG_VIO28_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3213;"	d
MT6331_PMIC_RG_VIO28_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3214;"	d
MT6331_PMIC_RG_VIO28_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3215;"	d
MT6331_PMIC_RG_VIO28_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3216;"	d
MT6331_PMIC_RG_VIO28_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3389;"	d
MT6331_PMIC_RG_VIO28_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3390;"	d
MT6331_PMIC_RG_VIO28_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3475;"	d
MT6331_PMIC_RG_VIO28_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3476;"	d
MT6331_PMIC_RG_VIO28_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3217;"	d
MT6331_PMIC_RG_VIO28_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3218;"	d
MT6331_PMIC_RG_VIO28_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3221;"	d
MT6331_PMIC_RG_VIO28_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3222;"	d
MT6331_PMIC_RG_VIO28_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3391;"	d
MT6331_PMIC_RG_VIO28_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3392;"	d
MT6331_PMIC_RG_VMCH_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3411;"	d
MT6331_PMIC_RG_VMCH_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3412;"	d
MT6331_PMIC_RG_VMCH_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3269;"	d
MT6331_PMIC_RG_VMCH_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3270;"	d
MT6331_PMIC_RG_VMCH_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3259;"	d
MT6331_PMIC_RG_VMCH_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3260;"	d
MT6331_PMIC_RG_VMCH_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3261;"	d
MT6331_PMIC_RG_VMCH_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3262;"	d
MT6331_PMIC_RG_VMCH_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3407;"	d
MT6331_PMIC_RG_VMCH_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3408;"	d
MT6331_PMIC_RG_VMCH_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3469;"	d
MT6331_PMIC_RG_VMCH_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3470;"	d
MT6331_PMIC_RG_VMCH_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3271;"	d
MT6331_PMIC_RG_VMCH_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3272;"	d
MT6331_PMIC_RG_VMCH_SRCLK_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3273;"	d
MT6331_PMIC_RG_VMCH_SRCLK_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3274;"	d
MT6331_PMIC_RG_VMCH_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3263;"	d
MT6331_PMIC_RG_VMCH_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3264;"	d
MT6331_PMIC_RG_VMCH_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3267;"	d
MT6331_PMIC_RG_VMCH_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3268;"	d
MT6331_PMIC_RG_VMCH_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3409;"	d
MT6331_PMIC_RG_VMCH_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3410;"	d
MT6331_PMIC_RG_VMC_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3405;"	d
MT6331_PMIC_RG_VMC_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3406;"	d
MT6331_PMIC_RG_VMC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3251;"	d
MT6331_PMIC_RG_VMC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3252;"	d
MT6331_PMIC_RG_VMC_INT_DIS_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3243;"	d
MT6331_PMIC_RG_VMC_INT_DIS_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3244;"	d
MT6331_PMIC_RG_VMC_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3239;"	d
MT6331_PMIC_RG_VMC_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3240;"	d
MT6331_PMIC_RG_VMC_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3241;"	d
MT6331_PMIC_RG_VMC_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3242;"	d
MT6331_PMIC_RG_VMC_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3401;"	d
MT6331_PMIC_RG_VMC_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3402;"	d
MT6331_PMIC_RG_VMC_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3471;"	d
MT6331_PMIC_RG_VMC_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3472;"	d
MT6331_PMIC_RG_VMC_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3253;"	d
MT6331_PMIC_RG_VMC_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3254;"	d
MT6331_PMIC_RG_VMC_SRCLK_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3255;"	d
MT6331_PMIC_RG_VMC_SRCLK_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3256;"	d
MT6331_PMIC_RG_VMC_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3245;"	d
MT6331_PMIC_RG_VMC_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3246;"	d
MT6331_PMIC_RG_VMC_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3249;"	d
MT6331_PMIC_RG_VMC_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3250;"	d
MT6331_PMIC_RG_VMC_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3403;"	d
MT6331_PMIC_RG_VMC_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3404;"	d
MT6331_PMIC_RG_VMIPI_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3145;"	d
MT6331_PMIC_RG_VMIPI_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3146;"	d
MT6331_PMIC_RG_VMIPI_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3067;"	d
MT6331_PMIC_RG_VMIPI_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3068;"	d
MT6331_PMIC_RG_VMIPI_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3057;"	d
MT6331_PMIC_RG_VMIPI_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3058;"	d
MT6331_PMIC_RG_VMIPI_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3059;"	d
MT6331_PMIC_RG_VMIPI_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3060;"	d
MT6331_PMIC_RG_VMIPI_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3141;"	d
MT6331_PMIC_RG_VMIPI_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3142;"	d
MT6331_PMIC_RG_VMIPI_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3173;"	d
MT6331_PMIC_RG_VMIPI_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3174;"	d
MT6331_PMIC_RG_VMIPI_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3069;"	d
MT6331_PMIC_RG_VMIPI_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3070;"	d
MT6331_PMIC_RG_VMIPI_SRCLK_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3071;"	d
MT6331_PMIC_RG_VMIPI_SRCLK_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3072;"	d
MT6331_PMIC_RG_VMIPI_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3061;"	d
MT6331_PMIC_RG_VMIPI_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3062;"	d
MT6331_PMIC_RG_VMIPI_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3065;"	d
MT6331_PMIC_RG_VMIPI_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3066;"	d
MT6331_PMIC_RG_VMIPI_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3143;"	d
MT6331_PMIC_RG_VMIPI_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3144;"	d
MT6331_PMIC_RG_VREF_BG_MASK	mach/mt6795/include/mach/upmu_hw.h	607;"	d
MT6331_PMIC_RG_VREF_BG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	608;"	d
MT6331_PMIC_RG_VRTC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3369;"	d
MT6331_PMIC_RG_VRTC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3370;"	d
MT6331_PMIC_RG_VRTC_FORCE_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	3367;"	d
MT6331_PMIC_RG_VRTC_FORCE_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3368;"	d
MT6331_PMIC_RG_VSIM1_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3441;"	d
MT6331_PMIC_RG_VSIM1_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3442;"	d
MT6331_PMIC_RG_VSIM1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3329;"	d
MT6331_PMIC_RG_VSIM1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3330;"	d
MT6331_PMIC_RG_VSIM1_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3319;"	d
MT6331_PMIC_RG_VSIM1_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3320;"	d
MT6331_PMIC_RG_VSIM1_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3321;"	d
MT6331_PMIC_RG_VSIM1_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3322;"	d
MT6331_PMIC_RG_VSIM1_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3437;"	d
MT6331_PMIC_RG_VSIM1_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3438;"	d
MT6331_PMIC_RG_VSIM1_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3461;"	d
MT6331_PMIC_RG_VSIM1_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3462;"	d
MT6331_PMIC_RG_VSIM1_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3331;"	d
MT6331_PMIC_RG_VSIM1_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3332;"	d
MT6331_PMIC_RG_VSIM1_SRCLK_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3333;"	d
MT6331_PMIC_RG_VSIM1_SRCLK_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3334;"	d
MT6331_PMIC_RG_VSIM1_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3323;"	d
MT6331_PMIC_RG_VSIM1_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3324;"	d
MT6331_PMIC_RG_VSIM1_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3327;"	d
MT6331_PMIC_RG_VSIM1_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3328;"	d
MT6331_PMIC_RG_VSIM1_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3439;"	d
MT6331_PMIC_RG_VSIM1_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3440;"	d
MT6331_PMIC_RG_VSIM2_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3447;"	d
MT6331_PMIC_RG_VSIM2_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3448;"	d
MT6331_PMIC_RG_VSIM2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3347;"	d
MT6331_PMIC_RG_VSIM2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3348;"	d
MT6331_PMIC_RG_VSIM2_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3337;"	d
MT6331_PMIC_RG_VSIM2_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3338;"	d
MT6331_PMIC_RG_VSIM2_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3339;"	d
MT6331_PMIC_RG_VSIM2_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3340;"	d
MT6331_PMIC_RG_VSIM2_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3443;"	d
MT6331_PMIC_RG_VSIM2_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3444;"	d
MT6331_PMIC_RG_VSIM2_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3459;"	d
MT6331_PMIC_RG_VSIM2_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3460;"	d
MT6331_PMIC_RG_VSIM2_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3349;"	d
MT6331_PMIC_RG_VSIM2_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3350;"	d
MT6331_PMIC_RG_VSIM2_SRCLK_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3351;"	d
MT6331_PMIC_RG_VSIM2_SRCLK_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3352;"	d
MT6331_PMIC_RG_VSIM2_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3341;"	d
MT6331_PMIC_RG_VSIM2_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3342;"	d
MT6331_PMIC_RG_VSIM2_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3345;"	d
MT6331_PMIC_RG_VSIM2_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3346;"	d
MT6331_PMIC_RG_VSIM2_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3445;"	d
MT6331_PMIC_RG_VSIM2_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3446;"	d
MT6331_PMIC_RG_VSRAM_DIG0_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	3041;"	d
MT6331_PMIC_RG_VSRAM_DIG0_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3042;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_CMP_DEBUG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3137;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_CMP_DEBUG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3138;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3049;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3050;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3037;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3038;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3039;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3040;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3131;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3132;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_NDIS_PLCUR_MASK	mach/mt6795/include/mach/upmu_hw.h	3133;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_NDIS_PLCUR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3134;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3175;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3176;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3051;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3052;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_POWER_DOWN_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3135;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_POWER_DOWN_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3136;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_SRCLK_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3053;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_SRCLK_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3054;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3043;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3044;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3047;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3048;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	1661;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1662;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	1663;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1664;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3139;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3140;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	1765;"	d
MT6331_PMIC_RG_VSRAM_DVFS1_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1766;"	d
MT6331_PMIC_RG_VTCXO1_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	2943;"	d
MT6331_PMIC_RG_VTCXO1_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2944;"	d
MT6331_PMIC_RG_VTCXO1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2865;"	d
MT6331_PMIC_RG_VTCXO1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2866;"	d
MT6331_PMIC_RG_VTCXO1_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2855;"	d
MT6331_PMIC_RG_VTCXO1_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2856;"	d
MT6331_PMIC_RG_VTCXO1_LP_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	2857;"	d
MT6331_PMIC_RG_VTCXO1_LP_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2858;"	d
MT6331_PMIC_RG_VTCXO1_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2939;"	d
MT6331_PMIC_RG_VTCXO1_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2940;"	d
MT6331_PMIC_RG_VTCXO1_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2975;"	d
MT6331_PMIC_RG_VTCXO1_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2976;"	d
MT6331_PMIC_RG_VTCXO1_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2867;"	d
MT6331_PMIC_RG_VTCXO1_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2868;"	d
MT6331_PMIC_RG_VTCXO1_SRCLK_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2869;"	d
MT6331_PMIC_RG_VTCXO1_SRCLK_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2870;"	d
MT6331_PMIC_RG_VTCXO1_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2859;"	d
MT6331_PMIC_RG_VTCXO1_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2860;"	d
MT6331_PMIC_RG_VTCXO1_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	2863;"	d
MT6331_PMIC_RG_VTCXO1_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2864;"	d
MT6331_PMIC_RG_VTCXO1_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2941;"	d
MT6331_PMIC_RG_VTCXO1_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2942;"	d
MT6331_PMIC_RG_VTCXO2_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	2949;"	d
MT6331_PMIC_RG_VTCXO2_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2950;"	d
MT6331_PMIC_RG_VTCXO2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2883;"	d
MT6331_PMIC_RG_VTCXO2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2884;"	d
MT6331_PMIC_RG_VTCXO2_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2873;"	d
MT6331_PMIC_RG_VTCXO2_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2874;"	d
MT6331_PMIC_RG_VTCXO2_LP_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	2875;"	d
MT6331_PMIC_RG_VTCXO2_LP_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2876;"	d
MT6331_PMIC_RG_VTCXO2_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2945;"	d
MT6331_PMIC_RG_VTCXO2_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2946;"	d
MT6331_PMIC_RG_VTCXO2_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2973;"	d
MT6331_PMIC_RG_VTCXO2_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2974;"	d
MT6331_PMIC_RG_VTCXO2_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2885;"	d
MT6331_PMIC_RG_VTCXO2_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2886;"	d
MT6331_PMIC_RG_VTCXO2_SRCLK_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2887;"	d
MT6331_PMIC_RG_VTCXO2_SRCLK_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2888;"	d
MT6331_PMIC_RG_VTCXO2_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2877;"	d
MT6331_PMIC_RG_VTCXO2_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2878;"	d
MT6331_PMIC_RG_VTCXO2_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	2881;"	d
MT6331_PMIC_RG_VTCXO2_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2882;"	d
MT6331_PMIC_RG_VTCXO2_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2947;"	d
MT6331_PMIC_RG_VTCXO2_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2948;"	d
MT6331_PMIC_RG_VTFCV_DISABLE_VA18_MASK	mach/mt6795/include/mach/upmu_hw.h	3819;"	d
MT6331_PMIC_RG_VTFCV_DISABLE_VA18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3820;"	d
MT6331_PMIC_RG_VUSB10_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	3123;"	d
MT6331_PMIC_RG_VUSB10_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3124;"	d
MT6331_PMIC_RG_VUSB10_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3021;"	d
MT6331_PMIC_RG_VUSB10_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3022;"	d
MT6331_PMIC_RG_VUSB10_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	3011;"	d
MT6331_PMIC_RG_VUSB10_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3012;"	d
MT6331_PMIC_RG_VUSB10_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	3013;"	d
MT6331_PMIC_RG_VUSB10_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3014;"	d
MT6331_PMIC_RG_VUSB10_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3119;"	d
MT6331_PMIC_RG_VUSB10_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3120;"	d
MT6331_PMIC_RG_VUSB10_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	3179;"	d
MT6331_PMIC_RG_VUSB10_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3180;"	d
MT6331_PMIC_RG_VUSB10_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3015;"	d
MT6331_PMIC_RG_VUSB10_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3016;"	d
MT6331_PMIC_RG_VUSB10_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	3019;"	d
MT6331_PMIC_RG_VUSB10_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3020;"	d
MT6331_PMIC_RG_VUSB10_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3121;"	d
MT6331_PMIC_RG_VUSB10_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3122;"	d
MT6331_PMIC_RG_WDTRSTB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1275;"	d
MT6331_PMIC_RG_WDTRSTB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1276;"	d
MT6331_PMIC_RG_WDTRSTB_FB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1283;"	d
MT6331_PMIC_RG_WDTRSTB_FB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1284;"	d
MT6331_PMIC_RG_WDTRSTB_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	1277;"	d
MT6331_PMIC_RG_WDTRSTB_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1278;"	d
MT6331_PMIC_RG_ZCD13M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1093;"	d
MT6331_PMIC_RG_ZCD13M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1094;"	d
MT6331_PMIC_RTC_XOSC32_ENB_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	641;"	d
MT6331_PMIC_RTC_XOSC32_ENB_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	642;"	d
MT6331_PMIC_RTC_XOSC32_ENB_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	639;"	d
MT6331_PMIC_RTC_XOSC32_ENB_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	640;"	d
MT6331_PMIC_RTC_XTAL_DET_DONE_MASK	mach/mt6795/include/mach/upmu_hw.h	983;"	d
MT6331_PMIC_RTC_XTAL_DET_DONE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	984;"	d
MT6331_PMIC_RTC_XTAL_DET_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	987;"	d
MT6331_PMIC_RTC_XTAL_DET_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	988;"	d
MT6331_PMIC_RTRY_EXCEP_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	781;"	d
MT6331_PMIC_RTRY_EXCEP_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	782;"	d
MT6331_PMIC_SRCLKEN_DLY_SRC1_MASK	mach/mt6795/include/mach/upmu_hw.h	1481;"	d
MT6331_PMIC_SRCLKEN_DLY_SRC1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1482;"	d
MT6331_PMIC_STMP_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	3623;"	d
MT6331_PMIC_STMP_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3624;"	d
MT6331_PMIC_STRUP_AUXADC_RSTB_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	723;"	d
MT6331_PMIC_STRUP_AUXADC_RSTB_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	724;"	d
MT6331_PMIC_STRUP_AUXADC_RSTB_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	719;"	d
MT6331_PMIC_STRUP_AUXADC_RSTB_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	720;"	d
MT6331_PMIC_STRUP_AUXADC_START_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	721;"	d
MT6331_PMIC_STRUP_AUXADC_START_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	722;"	d
MT6331_PMIC_STRUP_AUXADC_START_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	717;"	d
MT6331_PMIC_STRUP_AUXADC_START_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	718;"	d
MT6331_PMIC_STRUP_CON8_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	713;"	d
MT6331_PMIC_STRUP_CON8_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	714;"	d
MT6331_PMIC_STRUP_DIG0_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	733;"	d
MT6331_PMIC_STRUP_DIG0_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	734;"	d
MT6331_PMIC_STRUP_DIG0_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	767;"	d
MT6331_PMIC_STRUP_DIG0_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	768;"	d
MT6331_PMIC_STRUP_DIG1_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	735;"	d
MT6331_PMIC_STRUP_DIG1_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	736;"	d
MT6331_PMIC_STRUP_DIG_IO_PG_FORCE_MASK	mach/mt6795/include/mach/upmu_hw.h	643;"	d
MT6331_PMIC_STRUP_DIG_IO_PG_FORCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	644;"	d
MT6331_PMIC_STRUP_EXT_PMIC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	709;"	d
MT6331_PMIC_STRUP_EXT_PMIC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	710;"	d
MT6331_PMIC_STRUP_EXT_PMIC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	711;"	d
MT6331_PMIC_STRUP_EXT_PMIC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	712;"	d
MT6331_PMIC_STRUP_FT_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	625;"	d
MT6331_PMIC_STRUP_FT_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	626;"	d
MT6331_PMIC_STRUP_OSC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	621;"	d
MT6331_PMIC_STRUP_OSC_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	623;"	d
MT6331_PMIC_STRUP_OSC_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	624;"	d
MT6331_PMIC_STRUP_OSC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	622;"	d
MT6331_PMIC_STRUP_PG_STATUS_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	773;"	d
MT6331_PMIC_STRUP_PG_STATUS_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	774;"	d
MT6331_PMIC_STRUP_PG_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	771;"	d
MT6331_PMIC_STRUP_PG_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	772;"	d
MT6331_PMIC_STRUP_PP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	729;"	d
MT6331_PMIC_STRUP_PP_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	731;"	d
MT6331_PMIC_STRUP_PP_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	732;"	d
MT6331_PMIC_STRUP_PP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	730;"	d
MT6331_PMIC_STRUP_PWROFF_PREOFF_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	727;"	d
MT6331_PMIC_STRUP_PWROFF_PREOFF_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	728;"	d
MT6331_PMIC_STRUP_PWROFF_SEQ_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	725;"	d
MT6331_PMIC_STRUP_PWROFF_SEQ_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	726;"	d
MT6331_PMIC_STRUP_PWRON_FORCE_MASK	mach/mt6795/include/mach/upmu_hw.h	627;"	d
MT6331_PMIC_STRUP_PWRON_FORCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	628;"	d
MT6331_PMIC_STRUP_PWRON_MASK	mach/mt6795/include/mach/upmu_hw.h	631;"	d
MT6331_PMIC_STRUP_PWRON_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	633;"	d
MT6331_PMIC_STRUP_PWRON_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	634;"	d
MT6331_PMIC_STRUP_PWRON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	632;"	d
MT6331_PMIC_SWCID_MASK	mach/mt6795/include/mach/upmu_hw.h	777;"	d
MT6331_PMIC_SWCID_SHIFT	mach/mt6795/include/mach/upmu_hw.h	778;"	d
MT6331_PMIC_SYSLDO_DEGTD_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	3183;"	d
MT6331_PMIC_SYSLDO_DEGTD_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	3184;"	d
MT6331_PMIC_TESTMODE_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	819;"	d
MT6331_PMIC_TESTMODE_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	820;"	d
MT6331_PMIC_TEST_OUT_MASK	mach/mt6795/include/mach/upmu_hw.h	805;"	d
MT6331_PMIC_TEST_OUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	806;"	d
MT6331_PMIC_THR_DET_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	583;"	d
MT6331_PMIC_THR_DET_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	584;"	d
MT6331_PMIC_THR_HWPDN_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	591;"	d
MT6331_PMIC_THR_HWPDN_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	592;"	d
MT6331_PMIC_THR_TEST_MASK	mach/mt6795/include/mach/upmu_hw.h	611;"	d
MT6331_PMIC_THR_TEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	612;"	d
MT6331_PMIC_TOFF_EXCEP_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	783;"	d
MT6331_PMIC_TOFF_EXCEP_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	784;"	d
MT6331_PMIC_TOP_CKHWEN_CON_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1201;"	d
MT6331_PMIC_TOP_CKHWEN_CON_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1202;"	d
MT6331_PMIC_TOP_CKHWEN_CON_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	1197;"	d
MT6331_PMIC_TOP_CKHWEN_CON_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1198;"	d
MT6331_PMIC_TOP_CKHWEN_CON_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	1199;"	d
MT6331_PMIC_TOP_CKHWEN_CON_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1200;"	d
MT6331_PMIC_TOP_CKPDN_CON0_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1099;"	d
MT6331_PMIC_TOP_CKPDN_CON0_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1100;"	d
MT6331_PMIC_TOP_CKPDN_CON0_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	1097;"	d
MT6331_PMIC_TOP_CKPDN_CON0_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1098;"	d
MT6331_PMIC_TOP_CKPDN_CON1_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1135;"	d
MT6331_PMIC_TOP_CKPDN_CON1_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1136;"	d
MT6331_PMIC_TOP_CKPDN_CON1_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	1133;"	d
MT6331_PMIC_TOP_CKPDN_CON1_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1134;"	d
MT6331_PMIC_TOP_CKPDN_CON2_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1155;"	d
MT6331_PMIC_TOP_CKPDN_CON2_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1156;"	d
MT6331_PMIC_TOP_CKPDN_CON2_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	1151;"	d
MT6331_PMIC_TOP_CKPDN_CON2_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1152;"	d
MT6331_PMIC_TOP_CKPDN_CON2_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	1153;"	d
MT6331_PMIC_TOP_CKPDN_CON2_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1154;"	d
MT6331_PMIC_TOP_CKSEL_CON_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1185;"	d
MT6331_PMIC_TOP_CKSEL_CON_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1186;"	d
MT6331_PMIC_TOP_CKSEL_CON_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	1179;"	d
MT6331_PMIC_TOP_CKSEL_CON_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1180;"	d
MT6331_PMIC_TOP_CKSEL_CON_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	1183;"	d
MT6331_PMIC_TOP_CKSEL_CON_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1184;"	d
MT6331_PMIC_TOP_CKTST_CON0_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	1213;"	d
MT6331_PMIC_TOP_CKTST_CON0_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1214;"	d
MT6331_PMIC_TOP_CKTST_CON1_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	1245;"	d
MT6331_PMIC_TOP_CKTST_CON1_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1246;"	d
MT6331_PMIC_TOP_CLKSQ_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1253;"	d
MT6331_PMIC_TOP_CLKSQ_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1254;"	d
MT6331_PMIC_TOP_CLKSQ_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	1251;"	d
MT6331_PMIC_TOP_CLKSQ_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1252;"	d
MT6331_PMIC_TOP_RST_CON_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1273;"	d
MT6331_PMIC_TOP_RST_CON_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1274;"	d
MT6331_PMIC_TOP_RST_CON_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	1269;"	d
MT6331_PMIC_TOP_RST_CON_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1270;"	d
MT6331_PMIC_TOP_RST_CON_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	1271;"	d
MT6331_PMIC_TOP_RST_CON_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1272;"	d
MT6331_PMIC_TOP_RST_MISC_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1295;"	d
MT6331_PMIC_TOP_RST_MISC_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1296;"	d
MT6331_PMIC_TOP_RST_MISC_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	1293;"	d
MT6331_PMIC_TOP_RST_MISC_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1294;"	d
MT6331_PMIC_TOP_STATUS_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1063;"	d
MT6331_PMIC_TOP_STATUS_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1064;"	d
MT6331_PMIC_TOP_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	1059;"	d
MT6331_PMIC_TOP_STATUS_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	1061;"	d
MT6331_PMIC_TOP_STATUS_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1062;"	d
MT6331_PMIC_TOP_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1060;"	d
MT6331_PMIC_UVLO_L2H_DEB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	703;"	d
MT6331_PMIC_UVLO_L2H_DEB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	704;"	d
MT6331_PMIC_VAUD32_PG_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	953;"	d
MT6331_PMIC_VAUD32_PG_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	954;"	d
MT6331_PMIC_VAUD32_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	687;"	d
MT6331_PMIC_VAUD32_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	688;"	d
MT6331_PMIC_VAUD32_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	661;"	d
MT6331_PMIC_VAUD32_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	662;"	d
MT6331_PMIC_VCORE1_BURST_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2279;"	d
MT6331_PMIC_VCORE1_BURST_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2280;"	d
MT6331_PMIC_VCORE1_BURST_MASK	mach/mt6795/include/mach/upmu_hw.h	2315;"	d
MT6331_PMIC_VCORE1_BURST_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2317;"	d
MT6331_PMIC_VCORE1_BURST_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2318;"	d
MT6331_PMIC_VCORE1_BURST_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2287;"	d
MT6331_PMIC_VCORE1_BURST_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2288;"	d
MT6331_PMIC_VCORE1_BURST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2316;"	d
MT6331_PMIC_VCORE1_BURST_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2319;"	d
MT6331_PMIC_VCORE1_BURST_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2320;"	d
MT6331_PMIC_VCORE1_DLC_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2277;"	d
MT6331_PMIC_VCORE1_DLC_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2278;"	d
MT6331_PMIC_VCORE1_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	2323;"	d
MT6331_PMIC_VCORE1_DLC_N_MASK	mach/mt6795/include/mach/upmu_hw.h	2331;"	d
MT6331_PMIC_VCORE1_DLC_N_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2333;"	d
MT6331_PMIC_VCORE1_DLC_N_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2334;"	d
MT6331_PMIC_VCORE1_DLC_N_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2332;"	d
MT6331_PMIC_VCORE1_DLC_N_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2335;"	d
MT6331_PMIC_VCORE1_DLC_N_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2336;"	d
MT6331_PMIC_VCORE1_DLC_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2325;"	d
MT6331_PMIC_VCORE1_DLC_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2326;"	d
MT6331_PMIC_VCORE1_DLC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2285;"	d
MT6331_PMIC_VCORE1_DLC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2286;"	d
MT6331_PMIC_VCORE1_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2324;"	d
MT6331_PMIC_VCORE1_DLC_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2327;"	d
MT6331_PMIC_VCORE1_DLC_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2328;"	d
MT6331_PMIC_VCORE1_EN_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2273;"	d
MT6331_PMIC_VCORE1_EN_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2274;"	d
MT6331_PMIC_VCORE1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2289;"	d
MT6331_PMIC_VCORE1_EN_OC_SDN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1575;"	d
MT6331_PMIC_VCORE1_EN_OC_SDN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1576;"	d
MT6331_PMIC_VCORE1_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2281;"	d
MT6331_PMIC_VCORE1_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2282;"	d
MT6331_PMIC_VCORE1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2290;"	d
MT6331_PMIC_VCORE1_OC_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1543;"	d
MT6331_PMIC_VCORE1_OC_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1544;"	d
MT6331_PMIC_VCORE1_OC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1541;"	d
MT6331_PMIC_VCORE1_OC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1542;"	d
MT6331_PMIC_VCORE1_OC_FLAG_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1591;"	d
MT6331_PMIC_VCORE1_OC_FLAG_CLR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1607;"	d
MT6331_PMIC_VCORE1_OC_FLAG_CLR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1608;"	d
MT6331_PMIC_VCORE1_OC_FLAG_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1592;"	d
MT6331_PMIC_VCORE1_OC_INT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1623;"	d
MT6331_PMIC_VCORE1_OC_INT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1624;"	d
MT6331_PMIC_VCORE1_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	1639;"	d
MT6331_PMIC_VCORE1_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1640;"	d
MT6331_PMIC_VCORE1_OC_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	1547;"	d
MT6331_PMIC_VCORE1_OC_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1548;"	d
MT6331_PMIC_VCORE1_OC_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	1545;"	d
MT6331_PMIC_VCORE1_OC_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1546;"	d
MT6331_PMIC_VCORE1_PG_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	965;"	d
MT6331_PMIC_VCORE1_PG_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	966;"	d
MT6331_PMIC_VCORE1_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	679;"	d
MT6331_PMIC_VCORE1_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	680;"	d
MT6331_PMIC_VCORE1_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	653;"	d
MT6331_PMIC_VCORE1_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	654;"	d
MT6331_PMIC_VCORE1_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	2349;"	d
MT6331_PMIC_VCORE1_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2350;"	d
MT6331_PMIC_VCORE1_SFCHG_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	2301;"	d
MT6331_PMIC_VCORE1_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2302;"	d
MT6331_PMIC_VCORE1_SFCHG_FRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	2299;"	d
MT6331_PMIC_VCORE1_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2300;"	d
MT6331_PMIC_VCORE1_SFCHG_REN_MASK	mach/mt6795/include/mach/upmu_hw.h	2305;"	d
MT6331_PMIC_VCORE1_SFCHG_REN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2306;"	d
MT6331_PMIC_VCORE1_SFCHG_RRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	2303;"	d
MT6331_PMIC_VCORE1_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2304;"	d
MT6331_PMIC_VCORE1_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	2291;"	d
MT6331_PMIC_VCORE1_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2292;"	d
MT6331_PMIC_VCORE1_TRANS_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2341;"	d
MT6331_PMIC_VCORE1_TRANS_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2342;"	d
MT6331_PMIC_VCORE1_TRANS_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	2343;"	d
MT6331_PMIC_VCORE1_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2344;"	d
MT6331_PMIC_VCORE1_TRANS_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	2339;"	d
MT6331_PMIC_VCORE1_TRANS_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2340;"	d
MT6331_PMIC_VCORE1_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2275;"	d
MT6331_PMIC_VCORE1_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2276;"	d
MT6331_PMIC_VCORE1_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2307;"	d
MT6331_PMIC_VCORE1_VOSEL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2309;"	d
MT6331_PMIC_VCORE1_VOSEL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2310;"	d
MT6331_PMIC_VCORE1_VOSEL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2283;"	d
MT6331_PMIC_VCORE1_VOSEL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2284;"	d
MT6331_PMIC_VCORE1_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2308;"	d
MT6331_PMIC_VCORE1_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2311;"	d
MT6331_PMIC_VCORE1_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2312;"	d
MT6331_PMIC_VCORE1_VSLEEP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2347;"	d
MT6331_PMIC_VCORE1_VSLEEP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2348;"	d
MT6331_PMIC_VCORE1_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2351;"	d
MT6331_PMIC_VCORE1_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2352;"	d
MT6331_PMIC_VCORE2_BURST_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2407;"	d
MT6331_PMIC_VCORE2_BURST_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2408;"	d
MT6331_PMIC_VCORE2_BURST_MASK	mach/mt6795/include/mach/upmu_hw.h	2443;"	d
MT6331_PMIC_VCORE2_BURST_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2445;"	d
MT6331_PMIC_VCORE2_BURST_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2446;"	d
MT6331_PMIC_VCORE2_BURST_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2415;"	d
MT6331_PMIC_VCORE2_BURST_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2416;"	d
MT6331_PMIC_VCORE2_BURST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2444;"	d
MT6331_PMIC_VCORE2_BURST_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2447;"	d
MT6331_PMIC_VCORE2_BURST_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2448;"	d
MT6331_PMIC_VCORE2_DLC_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2405;"	d
MT6331_PMIC_VCORE2_DLC_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2406;"	d
MT6331_PMIC_VCORE2_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	2451;"	d
MT6331_PMIC_VCORE2_DLC_N_MASK	mach/mt6795/include/mach/upmu_hw.h	2459;"	d
MT6331_PMIC_VCORE2_DLC_N_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2461;"	d
MT6331_PMIC_VCORE2_DLC_N_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2462;"	d
MT6331_PMIC_VCORE2_DLC_N_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2460;"	d
MT6331_PMIC_VCORE2_DLC_N_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2463;"	d
MT6331_PMIC_VCORE2_DLC_N_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2464;"	d
MT6331_PMIC_VCORE2_DLC_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2453;"	d
MT6331_PMIC_VCORE2_DLC_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2454;"	d
MT6331_PMIC_VCORE2_DLC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2413;"	d
MT6331_PMIC_VCORE2_DLC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2414;"	d
MT6331_PMIC_VCORE2_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2452;"	d
MT6331_PMIC_VCORE2_DLC_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2455;"	d
MT6331_PMIC_VCORE2_DLC_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2456;"	d
MT6331_PMIC_VCORE2_EN_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2401;"	d
MT6331_PMIC_VCORE2_EN_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2402;"	d
MT6331_PMIC_VCORE2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2417;"	d
MT6331_PMIC_VCORE2_EN_OC_SDN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1577;"	d
MT6331_PMIC_VCORE2_EN_OC_SDN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1578;"	d
MT6331_PMIC_VCORE2_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2409;"	d
MT6331_PMIC_VCORE2_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2410;"	d
MT6331_PMIC_VCORE2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2418;"	d
MT6331_PMIC_VCORE2_OC_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1551;"	d
MT6331_PMIC_VCORE2_OC_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1552;"	d
MT6331_PMIC_VCORE2_OC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1549;"	d
MT6331_PMIC_VCORE2_OC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1550;"	d
MT6331_PMIC_VCORE2_OC_FLAG_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1593;"	d
MT6331_PMIC_VCORE2_OC_FLAG_CLR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1609;"	d
MT6331_PMIC_VCORE2_OC_FLAG_CLR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1610;"	d
MT6331_PMIC_VCORE2_OC_FLAG_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1594;"	d
MT6331_PMIC_VCORE2_OC_INT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1625;"	d
MT6331_PMIC_VCORE2_OC_INT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1626;"	d
MT6331_PMIC_VCORE2_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	1641;"	d
MT6331_PMIC_VCORE2_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1642;"	d
MT6331_PMIC_VCORE2_OC_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	1555;"	d
MT6331_PMIC_VCORE2_OC_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1556;"	d
MT6331_PMIC_VCORE2_OC_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	1553;"	d
MT6331_PMIC_VCORE2_OC_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1554;"	d
MT6331_PMIC_VCORE2_PG_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	963;"	d
MT6331_PMIC_VCORE2_PG_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	964;"	d
MT6331_PMIC_VCORE2_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	681;"	d
MT6331_PMIC_VCORE2_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	682;"	d
MT6331_PMIC_VCORE2_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	655;"	d
MT6331_PMIC_VCORE2_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	656;"	d
MT6331_PMIC_VCORE2_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	2477;"	d
MT6331_PMIC_VCORE2_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2478;"	d
MT6331_PMIC_VCORE2_SFCHG_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	2429;"	d
MT6331_PMIC_VCORE2_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2430;"	d
MT6331_PMIC_VCORE2_SFCHG_FRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	2427;"	d
MT6331_PMIC_VCORE2_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2428;"	d
MT6331_PMIC_VCORE2_SFCHG_REN_MASK	mach/mt6795/include/mach/upmu_hw.h	2433;"	d
MT6331_PMIC_VCORE2_SFCHG_REN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2434;"	d
MT6331_PMIC_VCORE2_SFCHG_RRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	2431;"	d
MT6331_PMIC_VCORE2_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2432;"	d
MT6331_PMIC_VCORE2_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	2419;"	d
MT6331_PMIC_VCORE2_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2420;"	d
MT6331_PMIC_VCORE2_TRANS_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2469;"	d
MT6331_PMIC_VCORE2_TRANS_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2470;"	d
MT6331_PMIC_VCORE2_TRANS_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	2471;"	d
MT6331_PMIC_VCORE2_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2472;"	d
MT6331_PMIC_VCORE2_TRANS_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	2467;"	d
MT6331_PMIC_VCORE2_TRANS_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2468;"	d
MT6331_PMIC_VCORE2_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2403;"	d
MT6331_PMIC_VCORE2_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2404;"	d
MT6331_PMIC_VCORE2_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2435;"	d
MT6331_PMIC_VCORE2_VOSEL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2437;"	d
MT6331_PMIC_VCORE2_VOSEL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2438;"	d
MT6331_PMIC_VCORE2_VOSEL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2411;"	d
MT6331_PMIC_VCORE2_VOSEL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2412;"	d
MT6331_PMIC_VCORE2_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2436;"	d
MT6331_PMIC_VCORE2_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2439;"	d
MT6331_PMIC_VCORE2_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2440;"	d
MT6331_PMIC_VCORE2_VSLEEP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2475;"	d
MT6331_PMIC_VCORE2_VSLEEP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2476;"	d
MT6331_PMIC_VCORE2_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2479;"	d
MT6331_PMIC_VCORE2_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2480;"	d
MT6331_PMIC_VDVFS11_DIG0_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	1695;"	d
MT6331_PMIC_VDVFS11_DIG0_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1696;"	d
MT6331_PMIC_VDVFS11_DIG0_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	1703;"	d
MT6331_PMIC_VDVFS11_DIG0_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1704;"	d
MT6331_PMIC_VDVFS11_DIG1_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	1697;"	d
MT6331_PMIC_VDVFS11_DIG1_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1698;"	d
MT6331_PMIC_VDVFS11_DIG1_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	1705;"	d
MT6331_PMIC_VDVFS11_DIG1_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1706;"	d
MT6331_PMIC_VDVFS11_EN_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	1691;"	d
MT6331_PMIC_VDVFS11_EN_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1692;"	d
MT6331_PMIC_VDVFS11_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1707;"	d
MT6331_PMIC_VDVFS11_EN_OC_SDN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1565;"	d
MT6331_PMIC_VDVFS11_EN_OC_SDN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1566;"	d
MT6331_PMIC_VDVFS11_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1699;"	d
MT6331_PMIC_VDVFS11_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1700;"	d
MT6331_PMIC_VDVFS11_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1708;"	d
MT6331_PMIC_VDVFS11_OC_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1503;"	d
MT6331_PMIC_VDVFS11_OC_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1504;"	d
MT6331_PMIC_VDVFS11_OC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1501;"	d
MT6331_PMIC_VDVFS11_OC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1502;"	d
MT6331_PMIC_VDVFS11_OC_FLAG_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1581;"	d
MT6331_PMIC_VDVFS11_OC_FLAG_CLR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1597;"	d
MT6331_PMIC_VDVFS11_OC_FLAG_CLR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1598;"	d
MT6331_PMIC_VDVFS11_OC_FLAG_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1582;"	d
MT6331_PMIC_VDVFS11_OC_INT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1613;"	d
MT6331_PMIC_VDVFS11_OC_INT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1614;"	d
MT6331_PMIC_VDVFS11_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	1629;"	d
MT6331_PMIC_VDVFS11_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1630;"	d
MT6331_PMIC_VDVFS11_OC_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	1507;"	d
MT6331_PMIC_VDVFS11_OC_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1508;"	d
MT6331_PMIC_VDVFS11_OC_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	1505;"	d
MT6331_PMIC_VDVFS11_OC_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1506;"	d
MT6331_PMIC_VDVFS11_PG_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	975;"	d
MT6331_PMIC_VDVFS11_PG_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	976;"	d
MT6331_PMIC_VDVFS11_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	671;"	d
MT6331_PMIC_VDVFS11_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	672;"	d
MT6331_PMIC_VDVFS11_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	645;"	d
MT6331_PMIC_VDVFS11_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	646;"	d
MT6331_PMIC_VDVFS11_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1743;"	d
MT6331_PMIC_VDVFS11_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1744;"	d
MT6331_PMIC_VDVFS11_SFCHG_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	1719;"	d
MT6331_PMIC_VDVFS11_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1720;"	d
MT6331_PMIC_VDVFS11_SFCHG_FRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	1717;"	d
MT6331_PMIC_VDVFS11_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1718;"	d
MT6331_PMIC_VDVFS11_SFCHG_REN_MASK	mach/mt6795/include/mach/upmu_hw.h	1723;"	d
MT6331_PMIC_VDVFS11_SFCHG_REN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1724;"	d
MT6331_PMIC_VDVFS11_SFCHG_RRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	1721;"	d
MT6331_PMIC_VDVFS11_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1722;"	d
MT6331_PMIC_VDVFS11_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	1709;"	d
MT6331_PMIC_VDVFS11_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1710;"	d
MT6331_PMIC_VDVFS11_TRANS_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	1735;"	d
MT6331_PMIC_VDVFS11_TRANS_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1736;"	d
MT6331_PMIC_VDVFS11_TRANS_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	1737;"	d
MT6331_PMIC_VDVFS11_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1738;"	d
MT6331_PMIC_VDVFS11_TRANS_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	1733;"	d
MT6331_PMIC_VDVFS11_TRANS_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1734;"	d
MT6331_PMIC_VDVFS11_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	1693;"	d
MT6331_PMIC_VDVFS11_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1694;"	d
MT6331_PMIC_VDVFS11_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1725;"	d
MT6331_PMIC_VDVFS11_VOSEL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	1727;"	d
MT6331_PMIC_VDVFS11_VOSEL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1728;"	d
MT6331_PMIC_VDVFS11_VOSEL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1701;"	d
MT6331_PMIC_VDVFS11_VOSEL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1702;"	d
MT6331_PMIC_VDVFS11_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1726;"	d
MT6331_PMIC_VDVFS11_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	1729;"	d
MT6331_PMIC_VDVFS11_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1730;"	d
MT6331_PMIC_VDVFS11_VSLEEP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1741;"	d
MT6331_PMIC_VDVFS11_VSLEEP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1742;"	d
MT6331_PMIC_VDVFS11_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1745;"	d
MT6331_PMIC_VDVFS11_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1746;"	d
MT6331_PMIC_VDVFS12_DIG0_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	1843;"	d
MT6331_PMIC_VDVFS12_DIG0_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1844;"	d
MT6331_PMIC_VDVFS12_DIG0_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	1851;"	d
MT6331_PMIC_VDVFS12_DIG0_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1852;"	d
MT6331_PMIC_VDVFS12_DIG1_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	1845;"	d
MT6331_PMIC_VDVFS12_DIG1_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1846;"	d
MT6331_PMIC_VDVFS12_DIG1_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	1853;"	d
MT6331_PMIC_VDVFS12_DIG1_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1854;"	d
MT6331_PMIC_VDVFS12_EN_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	1839;"	d
MT6331_PMIC_VDVFS12_EN_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1840;"	d
MT6331_PMIC_VDVFS12_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1855;"	d
MT6331_PMIC_VDVFS12_EN_OC_SDN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1567;"	d
MT6331_PMIC_VDVFS12_EN_OC_SDN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1568;"	d
MT6331_PMIC_VDVFS12_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1847;"	d
MT6331_PMIC_VDVFS12_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1848;"	d
MT6331_PMIC_VDVFS12_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1856;"	d
MT6331_PMIC_VDVFS12_OC_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1511;"	d
MT6331_PMIC_VDVFS12_OC_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1512;"	d
MT6331_PMIC_VDVFS12_OC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1509;"	d
MT6331_PMIC_VDVFS12_OC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1510;"	d
MT6331_PMIC_VDVFS12_OC_FLAG_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1583;"	d
MT6331_PMIC_VDVFS12_OC_FLAG_CLR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1599;"	d
MT6331_PMIC_VDVFS12_OC_FLAG_CLR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1600;"	d
MT6331_PMIC_VDVFS12_OC_FLAG_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1584;"	d
MT6331_PMIC_VDVFS12_OC_INT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1615;"	d
MT6331_PMIC_VDVFS12_OC_INT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1616;"	d
MT6331_PMIC_VDVFS12_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	1631;"	d
MT6331_PMIC_VDVFS12_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1632;"	d
MT6331_PMIC_VDVFS12_OC_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	1515;"	d
MT6331_PMIC_VDVFS12_OC_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1516;"	d
MT6331_PMIC_VDVFS12_OC_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	1513;"	d
MT6331_PMIC_VDVFS12_OC_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1514;"	d
MT6331_PMIC_VDVFS12_PG_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	973;"	d
MT6331_PMIC_VDVFS12_PG_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	974;"	d
MT6331_PMIC_VDVFS12_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	673;"	d
MT6331_PMIC_VDVFS12_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	674;"	d
MT6331_PMIC_VDVFS12_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	647;"	d
MT6331_PMIC_VDVFS12_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	648;"	d
MT6331_PMIC_VDVFS12_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1891;"	d
MT6331_PMIC_VDVFS12_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1892;"	d
MT6331_PMIC_VDVFS12_SFCHG_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	1867;"	d
MT6331_PMIC_VDVFS12_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1868;"	d
MT6331_PMIC_VDVFS12_SFCHG_FRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	1865;"	d
MT6331_PMIC_VDVFS12_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1866;"	d
MT6331_PMIC_VDVFS12_SFCHG_REN_MASK	mach/mt6795/include/mach/upmu_hw.h	1871;"	d
MT6331_PMIC_VDVFS12_SFCHG_REN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1872;"	d
MT6331_PMIC_VDVFS12_SFCHG_RRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	1869;"	d
MT6331_PMIC_VDVFS12_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1870;"	d
MT6331_PMIC_VDVFS12_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	1857;"	d
MT6331_PMIC_VDVFS12_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1858;"	d
MT6331_PMIC_VDVFS12_TRANS_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	1883;"	d
MT6331_PMIC_VDVFS12_TRANS_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1884;"	d
MT6331_PMIC_VDVFS12_TRANS_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	1885;"	d
MT6331_PMIC_VDVFS12_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1886;"	d
MT6331_PMIC_VDVFS12_TRANS_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	1881;"	d
MT6331_PMIC_VDVFS12_TRANS_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1882;"	d
MT6331_PMIC_VDVFS12_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	1841;"	d
MT6331_PMIC_VDVFS12_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1842;"	d
MT6331_PMIC_VDVFS12_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1873;"	d
MT6331_PMIC_VDVFS12_VOSEL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	1875;"	d
MT6331_PMIC_VDVFS12_VOSEL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1876;"	d
MT6331_PMIC_VDVFS12_VOSEL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1849;"	d
MT6331_PMIC_VDVFS12_VOSEL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1850;"	d
MT6331_PMIC_VDVFS12_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1874;"	d
MT6331_PMIC_VDVFS12_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	1877;"	d
MT6331_PMIC_VDVFS12_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1878;"	d
MT6331_PMIC_VDVFS12_VSLEEP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1889;"	d
MT6331_PMIC_VDVFS12_VSLEEP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1890;"	d
MT6331_PMIC_VDVFS12_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1893;"	d
MT6331_PMIC_VDVFS12_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1894;"	d
MT6331_PMIC_VDVFS13_DIG0_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	1943;"	d
MT6331_PMIC_VDVFS13_DIG0_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1944;"	d
MT6331_PMIC_VDVFS13_DIG0_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	1951;"	d
MT6331_PMIC_VDVFS13_DIG0_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1952;"	d
MT6331_PMIC_VDVFS13_DIG1_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	1945;"	d
MT6331_PMIC_VDVFS13_DIG1_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1946;"	d
MT6331_PMIC_VDVFS13_DIG1_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	1953;"	d
MT6331_PMIC_VDVFS13_DIG1_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1954;"	d
MT6331_PMIC_VDVFS13_EN_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	1939;"	d
MT6331_PMIC_VDVFS13_EN_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1940;"	d
MT6331_PMIC_VDVFS13_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1955;"	d
MT6331_PMIC_VDVFS13_EN_OC_SDN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1569;"	d
MT6331_PMIC_VDVFS13_EN_OC_SDN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1570;"	d
MT6331_PMIC_VDVFS13_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1947;"	d
MT6331_PMIC_VDVFS13_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1948;"	d
MT6331_PMIC_VDVFS13_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1956;"	d
MT6331_PMIC_VDVFS13_OC_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1519;"	d
MT6331_PMIC_VDVFS13_OC_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1520;"	d
MT6331_PMIC_VDVFS13_OC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1517;"	d
MT6331_PMIC_VDVFS13_OC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1518;"	d
MT6331_PMIC_VDVFS13_OC_FLAG_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1585;"	d
MT6331_PMIC_VDVFS13_OC_FLAG_CLR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1601;"	d
MT6331_PMIC_VDVFS13_OC_FLAG_CLR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1602;"	d
MT6331_PMIC_VDVFS13_OC_FLAG_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1586;"	d
MT6331_PMIC_VDVFS13_OC_INT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1617;"	d
MT6331_PMIC_VDVFS13_OC_INT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1618;"	d
MT6331_PMIC_VDVFS13_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	1633;"	d
MT6331_PMIC_VDVFS13_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1634;"	d
MT6331_PMIC_VDVFS13_OC_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	1523;"	d
MT6331_PMIC_VDVFS13_OC_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1524;"	d
MT6331_PMIC_VDVFS13_OC_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	1521;"	d
MT6331_PMIC_VDVFS13_OC_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1522;"	d
MT6331_PMIC_VDVFS13_PG_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	971;"	d
MT6331_PMIC_VDVFS13_PG_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	972;"	d
MT6331_PMIC_VDVFS13_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	675;"	d
MT6331_PMIC_VDVFS13_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	676;"	d
MT6331_PMIC_VDVFS13_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	649;"	d
MT6331_PMIC_VDVFS13_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	650;"	d
MT6331_PMIC_VDVFS13_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1991;"	d
MT6331_PMIC_VDVFS13_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1992;"	d
MT6331_PMIC_VDVFS13_SFCHG_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	1967;"	d
MT6331_PMIC_VDVFS13_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1968;"	d
MT6331_PMIC_VDVFS13_SFCHG_FRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	1965;"	d
MT6331_PMIC_VDVFS13_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1966;"	d
MT6331_PMIC_VDVFS13_SFCHG_REN_MASK	mach/mt6795/include/mach/upmu_hw.h	1971;"	d
MT6331_PMIC_VDVFS13_SFCHG_REN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1972;"	d
MT6331_PMIC_VDVFS13_SFCHG_RRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	1969;"	d
MT6331_PMIC_VDVFS13_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1970;"	d
MT6331_PMIC_VDVFS13_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	1957;"	d
MT6331_PMIC_VDVFS13_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1958;"	d
MT6331_PMIC_VDVFS13_TRANS_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	1983;"	d
MT6331_PMIC_VDVFS13_TRANS_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1984;"	d
MT6331_PMIC_VDVFS13_TRANS_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	1985;"	d
MT6331_PMIC_VDVFS13_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1986;"	d
MT6331_PMIC_VDVFS13_TRANS_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	1981;"	d
MT6331_PMIC_VDVFS13_TRANS_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1982;"	d
MT6331_PMIC_VDVFS13_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	1941;"	d
MT6331_PMIC_VDVFS13_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1942;"	d
MT6331_PMIC_VDVFS13_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1973;"	d
MT6331_PMIC_VDVFS13_VOSEL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	1975;"	d
MT6331_PMIC_VDVFS13_VOSEL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1976;"	d
MT6331_PMIC_VDVFS13_VOSEL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1949;"	d
MT6331_PMIC_VDVFS13_VOSEL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1950;"	d
MT6331_PMIC_VDVFS13_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1974;"	d
MT6331_PMIC_VDVFS13_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	1977;"	d
MT6331_PMIC_VDVFS13_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1978;"	d
MT6331_PMIC_VDVFS13_VSLEEP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1989;"	d
MT6331_PMIC_VDVFS13_VSLEEP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1990;"	d
MT6331_PMIC_VDVFS13_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1993;"	d
MT6331_PMIC_VDVFS13_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1994;"	d
MT6331_PMIC_VDVFS14_DIG0_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	2043;"	d
MT6331_PMIC_VDVFS14_DIG0_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2044;"	d
MT6331_PMIC_VDVFS14_DIG0_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	2051;"	d
MT6331_PMIC_VDVFS14_DIG0_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2052;"	d
MT6331_PMIC_VDVFS14_DIG1_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	2045;"	d
MT6331_PMIC_VDVFS14_DIG1_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2046;"	d
MT6331_PMIC_VDVFS14_DIG1_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	2053;"	d
MT6331_PMIC_VDVFS14_DIG1_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2054;"	d
MT6331_PMIC_VDVFS14_EN_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2039;"	d
MT6331_PMIC_VDVFS14_EN_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2040;"	d
MT6331_PMIC_VDVFS14_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2055;"	d
MT6331_PMIC_VDVFS14_EN_OC_SDN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1571;"	d
MT6331_PMIC_VDVFS14_EN_OC_SDN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1572;"	d
MT6331_PMIC_VDVFS14_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2047;"	d
MT6331_PMIC_VDVFS14_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2048;"	d
MT6331_PMIC_VDVFS14_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2056;"	d
MT6331_PMIC_VDVFS14_OC_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1527;"	d
MT6331_PMIC_VDVFS14_OC_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1528;"	d
MT6331_PMIC_VDVFS14_OC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1525;"	d
MT6331_PMIC_VDVFS14_OC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1526;"	d
MT6331_PMIC_VDVFS14_OC_FLAG_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1587;"	d
MT6331_PMIC_VDVFS14_OC_FLAG_CLR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1603;"	d
MT6331_PMIC_VDVFS14_OC_FLAG_CLR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1604;"	d
MT6331_PMIC_VDVFS14_OC_FLAG_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1588;"	d
MT6331_PMIC_VDVFS14_OC_INT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1619;"	d
MT6331_PMIC_VDVFS14_OC_INT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1620;"	d
MT6331_PMIC_VDVFS14_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	1635;"	d
MT6331_PMIC_VDVFS14_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1636;"	d
MT6331_PMIC_VDVFS14_OC_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	1531;"	d
MT6331_PMIC_VDVFS14_OC_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1532;"	d
MT6331_PMIC_VDVFS14_OC_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	1529;"	d
MT6331_PMIC_VDVFS14_OC_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1530;"	d
MT6331_PMIC_VDVFS14_PG_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	969;"	d
MT6331_PMIC_VDVFS14_PG_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	970;"	d
MT6331_PMIC_VDVFS14_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	677;"	d
MT6331_PMIC_VDVFS14_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	678;"	d
MT6331_PMIC_VDVFS14_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	651;"	d
MT6331_PMIC_VDVFS14_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	652;"	d
MT6331_PMIC_VDVFS14_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	2091;"	d
MT6331_PMIC_VDVFS14_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2092;"	d
MT6331_PMIC_VDVFS14_SFCHG_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	2067;"	d
MT6331_PMIC_VDVFS14_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2068;"	d
MT6331_PMIC_VDVFS14_SFCHG_FRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	2065;"	d
MT6331_PMIC_VDVFS14_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2066;"	d
MT6331_PMIC_VDVFS14_SFCHG_REN_MASK	mach/mt6795/include/mach/upmu_hw.h	2071;"	d
MT6331_PMIC_VDVFS14_SFCHG_REN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2072;"	d
MT6331_PMIC_VDVFS14_SFCHG_RRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	2069;"	d
MT6331_PMIC_VDVFS14_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2070;"	d
MT6331_PMIC_VDVFS14_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	2057;"	d
MT6331_PMIC_VDVFS14_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2058;"	d
MT6331_PMIC_VDVFS14_TRANS_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2083;"	d
MT6331_PMIC_VDVFS14_TRANS_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2084;"	d
MT6331_PMIC_VDVFS14_TRANS_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	2085;"	d
MT6331_PMIC_VDVFS14_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2086;"	d
MT6331_PMIC_VDVFS14_TRANS_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	2081;"	d
MT6331_PMIC_VDVFS14_TRANS_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2082;"	d
MT6331_PMIC_VDVFS14_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2041;"	d
MT6331_PMIC_VDVFS14_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2042;"	d
MT6331_PMIC_VDVFS14_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2073;"	d
MT6331_PMIC_VDVFS14_VOSEL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2075;"	d
MT6331_PMIC_VDVFS14_VOSEL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2076;"	d
MT6331_PMIC_VDVFS14_VOSEL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2049;"	d
MT6331_PMIC_VDVFS14_VOSEL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2050;"	d
MT6331_PMIC_VDVFS14_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2074;"	d
MT6331_PMIC_VDVFS14_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2077;"	d
MT6331_PMIC_VDVFS14_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2078;"	d
MT6331_PMIC_VDVFS14_VSLEEP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2089;"	d
MT6331_PMIC_VDVFS14_VSLEEP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2090;"	d
MT6331_PMIC_VDVFS14_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2093;"	d
MT6331_PMIC_VDVFS14_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2094;"	d
MT6331_PMIC_VDVFS1_TRACK_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	1649;"	d
MT6331_PMIC_VDVFS1_TRACK_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1650;"	d
MT6331_PMIC_VGPU_BURST_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2147;"	d
MT6331_PMIC_VGPU_BURST_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2148;"	d
MT6331_PMIC_VGPU_BURST_MASK	mach/mt6795/include/mach/upmu_hw.h	2183;"	d
MT6331_PMIC_VGPU_BURST_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2185;"	d
MT6331_PMIC_VGPU_BURST_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2186;"	d
MT6331_PMIC_VGPU_BURST_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2155;"	d
MT6331_PMIC_VGPU_BURST_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2156;"	d
MT6331_PMIC_VGPU_BURST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2184;"	d
MT6331_PMIC_VGPU_BURST_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2187;"	d
MT6331_PMIC_VGPU_BURST_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2188;"	d
MT6331_PMIC_VGPU_DLC_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2145;"	d
MT6331_PMIC_VGPU_DLC_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2146;"	d
MT6331_PMIC_VGPU_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	2191;"	d
MT6331_PMIC_VGPU_DLC_N_MASK	mach/mt6795/include/mach/upmu_hw.h	2199;"	d
MT6331_PMIC_VGPU_DLC_N_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2201;"	d
MT6331_PMIC_VGPU_DLC_N_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2202;"	d
MT6331_PMIC_VGPU_DLC_N_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2200;"	d
MT6331_PMIC_VGPU_DLC_N_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2203;"	d
MT6331_PMIC_VGPU_DLC_N_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2204;"	d
MT6331_PMIC_VGPU_DLC_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2193;"	d
MT6331_PMIC_VGPU_DLC_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2194;"	d
MT6331_PMIC_VGPU_DLC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2153;"	d
MT6331_PMIC_VGPU_DLC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2154;"	d
MT6331_PMIC_VGPU_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2192;"	d
MT6331_PMIC_VGPU_DLC_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2195;"	d
MT6331_PMIC_VGPU_DLC_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2196;"	d
MT6331_PMIC_VGPU_EN_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2141;"	d
MT6331_PMIC_VGPU_EN_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2142;"	d
MT6331_PMIC_VGPU_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2157;"	d
MT6331_PMIC_VGPU_EN_OC_SDN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1573;"	d
MT6331_PMIC_VGPU_EN_OC_SDN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1574;"	d
MT6331_PMIC_VGPU_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2149;"	d
MT6331_PMIC_VGPU_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2150;"	d
MT6331_PMIC_VGPU_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2158;"	d
MT6331_PMIC_VGPU_OC_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1535;"	d
MT6331_PMIC_VGPU_OC_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1536;"	d
MT6331_PMIC_VGPU_OC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1533;"	d
MT6331_PMIC_VGPU_OC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1534;"	d
MT6331_PMIC_VGPU_OC_FLAG_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1589;"	d
MT6331_PMIC_VGPU_OC_FLAG_CLR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1605;"	d
MT6331_PMIC_VGPU_OC_FLAG_CLR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1606;"	d
MT6331_PMIC_VGPU_OC_FLAG_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1590;"	d
MT6331_PMIC_VGPU_OC_INT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1621;"	d
MT6331_PMIC_VGPU_OC_INT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1622;"	d
MT6331_PMIC_VGPU_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	1637;"	d
MT6331_PMIC_VGPU_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1638;"	d
MT6331_PMIC_VGPU_OC_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	1539;"	d
MT6331_PMIC_VGPU_OC_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1540;"	d
MT6331_PMIC_VGPU_OC_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	1537;"	d
MT6331_PMIC_VGPU_OC_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1538;"	d
MT6331_PMIC_VGPU_PG_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	967;"	d
MT6331_PMIC_VGPU_PG_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	968;"	d
MT6331_PMIC_VGPU_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	683;"	d
MT6331_PMIC_VGPU_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	684;"	d
MT6331_PMIC_VGPU_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	657;"	d
MT6331_PMIC_VGPU_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	658;"	d
MT6331_PMIC_VGPU_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	2217;"	d
MT6331_PMIC_VGPU_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2218;"	d
MT6331_PMIC_VGPU_SFCHG_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	2169;"	d
MT6331_PMIC_VGPU_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2170;"	d
MT6331_PMIC_VGPU_SFCHG_FRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	2167;"	d
MT6331_PMIC_VGPU_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2168;"	d
MT6331_PMIC_VGPU_SFCHG_REN_MASK	mach/mt6795/include/mach/upmu_hw.h	2173;"	d
MT6331_PMIC_VGPU_SFCHG_REN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2174;"	d
MT6331_PMIC_VGPU_SFCHG_RRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	2171;"	d
MT6331_PMIC_VGPU_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2172;"	d
MT6331_PMIC_VGPU_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	2159;"	d
MT6331_PMIC_VGPU_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2160;"	d
MT6331_PMIC_VGPU_TRANS_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2209;"	d
MT6331_PMIC_VGPU_TRANS_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2210;"	d
MT6331_PMIC_VGPU_TRANS_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	2211;"	d
MT6331_PMIC_VGPU_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2212;"	d
MT6331_PMIC_VGPU_TRANS_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	2207;"	d
MT6331_PMIC_VGPU_TRANS_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2208;"	d
MT6331_PMIC_VGPU_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2143;"	d
MT6331_PMIC_VGPU_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2144;"	d
MT6331_PMIC_VGPU_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2175;"	d
MT6331_PMIC_VGPU_VOSEL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2177;"	d
MT6331_PMIC_VGPU_VOSEL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2178;"	d
MT6331_PMIC_VGPU_VOSEL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2151;"	d
MT6331_PMIC_VGPU_VOSEL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2152;"	d
MT6331_PMIC_VGPU_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2176;"	d
MT6331_PMIC_VGPU_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2179;"	d
MT6331_PMIC_VGPU_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2180;"	d
MT6331_PMIC_VGPU_VSLEEP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2215;"	d
MT6331_PMIC_VGPU_VSLEEP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2216;"	d
MT6331_PMIC_VGPU_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2219;"	d
MT6331_PMIC_VGPU_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2220;"	d
MT6331_PMIC_VIO18_BURST_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2537;"	d
MT6331_PMIC_VIO18_BURST_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2538;"	d
MT6331_PMIC_VIO18_BURST_MASK	mach/mt6795/include/mach/upmu_hw.h	2573;"	d
MT6331_PMIC_VIO18_BURST_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2575;"	d
MT6331_PMIC_VIO18_BURST_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2576;"	d
MT6331_PMIC_VIO18_BURST_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2545;"	d
MT6331_PMIC_VIO18_BURST_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2546;"	d
MT6331_PMIC_VIO18_BURST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2574;"	d
MT6331_PMIC_VIO18_BURST_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2577;"	d
MT6331_PMIC_VIO18_BURST_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2578;"	d
MT6331_PMIC_VIO18_DLC_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2535;"	d
MT6331_PMIC_VIO18_DLC_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2536;"	d
MT6331_PMIC_VIO18_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	2581;"	d
MT6331_PMIC_VIO18_DLC_N_MASK	mach/mt6795/include/mach/upmu_hw.h	2589;"	d
MT6331_PMIC_VIO18_DLC_N_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2591;"	d
MT6331_PMIC_VIO18_DLC_N_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2592;"	d
MT6331_PMIC_VIO18_DLC_N_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2590;"	d
MT6331_PMIC_VIO18_DLC_N_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2593;"	d
MT6331_PMIC_VIO18_DLC_N_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2594;"	d
MT6331_PMIC_VIO18_DLC_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2583;"	d
MT6331_PMIC_VIO18_DLC_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2584;"	d
MT6331_PMIC_VIO18_DLC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2543;"	d
MT6331_PMIC_VIO18_DLC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2544;"	d
MT6331_PMIC_VIO18_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2582;"	d
MT6331_PMIC_VIO18_DLC_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2585;"	d
MT6331_PMIC_VIO18_DLC_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2586;"	d
MT6331_PMIC_VIO18_EN_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2531;"	d
MT6331_PMIC_VIO18_EN_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2532;"	d
MT6331_PMIC_VIO18_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2547;"	d
MT6331_PMIC_VIO18_EN_OC_SDN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1579;"	d
MT6331_PMIC_VIO18_EN_OC_SDN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1580;"	d
MT6331_PMIC_VIO18_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2539;"	d
MT6331_PMIC_VIO18_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2540;"	d
MT6331_PMIC_VIO18_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2548;"	d
MT6331_PMIC_VIO18_OC_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1559;"	d
MT6331_PMIC_VIO18_OC_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1560;"	d
MT6331_PMIC_VIO18_OC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1557;"	d
MT6331_PMIC_VIO18_OC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1558;"	d
MT6331_PMIC_VIO18_OC_FLAG_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1595;"	d
MT6331_PMIC_VIO18_OC_FLAG_CLR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1611;"	d
MT6331_PMIC_VIO18_OC_FLAG_CLR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1612;"	d
MT6331_PMIC_VIO18_OC_FLAG_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1596;"	d
MT6331_PMIC_VIO18_OC_INT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1627;"	d
MT6331_PMIC_VIO18_OC_INT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1628;"	d
MT6331_PMIC_VIO18_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	1643;"	d
MT6331_PMIC_VIO18_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1644;"	d
MT6331_PMIC_VIO18_OC_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	1563;"	d
MT6331_PMIC_VIO18_OC_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1564;"	d
MT6331_PMIC_VIO18_OC_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	1561;"	d
MT6331_PMIC_VIO18_OC_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1562;"	d
MT6331_PMIC_VIO18_PG_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	961;"	d
MT6331_PMIC_VIO18_PG_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	962;"	d
MT6331_PMIC_VIO18_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	685;"	d
MT6331_PMIC_VIO18_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	686;"	d
MT6331_PMIC_VIO18_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	659;"	d
MT6331_PMIC_VIO18_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	660;"	d
MT6331_PMIC_VIO18_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	2607;"	d
MT6331_PMIC_VIO18_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2608;"	d
MT6331_PMIC_VIO18_SFCHG_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	2559;"	d
MT6331_PMIC_VIO18_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2560;"	d
MT6331_PMIC_VIO18_SFCHG_FRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	2557;"	d
MT6331_PMIC_VIO18_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2558;"	d
MT6331_PMIC_VIO18_SFCHG_REN_MASK	mach/mt6795/include/mach/upmu_hw.h	2563;"	d
MT6331_PMIC_VIO18_SFCHG_REN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2564;"	d
MT6331_PMIC_VIO18_SFCHG_RRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	2561;"	d
MT6331_PMIC_VIO18_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2562;"	d
MT6331_PMIC_VIO18_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	2549;"	d
MT6331_PMIC_VIO18_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2550;"	d
MT6331_PMIC_VIO18_TRANS_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2599;"	d
MT6331_PMIC_VIO18_TRANS_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2600;"	d
MT6331_PMIC_VIO18_TRANS_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	2601;"	d
MT6331_PMIC_VIO18_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2602;"	d
MT6331_PMIC_VIO18_TRANS_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	2597;"	d
MT6331_PMIC_VIO18_TRANS_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2598;"	d
MT6331_PMIC_VIO18_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	2533;"	d
MT6331_PMIC_VIO18_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2534;"	d
MT6331_PMIC_VIO18_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2565;"	d
MT6331_PMIC_VIO18_VOSEL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	2567;"	d
MT6331_PMIC_VIO18_VOSEL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2568;"	d
MT6331_PMIC_VIO18_VOSEL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2541;"	d
MT6331_PMIC_VIO18_VOSEL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2542;"	d
MT6331_PMIC_VIO18_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2566;"	d
MT6331_PMIC_VIO18_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	2569;"	d
MT6331_PMIC_VIO18_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2570;"	d
MT6331_PMIC_VIO18_VSLEEP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	2605;"	d
MT6331_PMIC_VIO18_VSLEEP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2606;"	d
MT6331_PMIC_VIO18_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	2609;"	d
MT6331_PMIC_VIO18_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	2610;"	d
MT6331_PMIC_VIO28_PG_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	957;"	d
MT6331_PMIC_VIO28_PG_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	958;"	d
MT6331_PMIC_VIO28_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	695;"	d
MT6331_PMIC_VIO28_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	696;"	d
MT6331_PMIC_VIO28_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	669;"	d
MT6331_PMIC_VIO28_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	670;"	d
MT6331_PMIC_VSLEEP_SRC0_MASK	mach/mt6795/include/mach/upmu_hw.h	1471;"	d
MT6331_PMIC_VSLEEP_SRC0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1472;"	d
MT6331_PMIC_VSLEEP_SRC1_MASK	mach/mt6795/include/mach/upmu_hw.h	1473;"	d
MT6331_PMIC_VSLEEP_SRC1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1474;"	d
MT6331_PMIC_VSRAM_DVFS1_PG_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	955;"	d
MT6331_PMIC_VSRAM_DVFS1_PG_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	956;"	d
MT6331_PMIC_VSRAM_DVFS1_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	693;"	d
MT6331_PMIC_VSRAM_DVFS1_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	694;"	d
MT6331_PMIC_VSRAM_DVFS1_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	667;"	d
MT6331_PMIC_VSRAM_DVFS1_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	668;"	d
MT6331_PMIC_VSRAM_DVFS1_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	1805;"	d
MT6331_PMIC_VSRAM_DVFS1_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1806;"	d
MT6331_PMIC_VSRAM_DVFS1_SFCHG_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	1789;"	d
MT6331_PMIC_VSRAM_DVFS1_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1790;"	d
MT6331_PMIC_VSRAM_DVFS1_SFCHG_FRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	1787;"	d
MT6331_PMIC_VSRAM_DVFS1_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1788;"	d
MT6331_PMIC_VSRAM_DVFS1_SFCHG_REN_MASK	mach/mt6795/include/mach/upmu_hw.h	1793;"	d
MT6331_PMIC_VSRAM_DVFS1_SFCHG_REN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1794;"	d
MT6331_PMIC_VSRAM_DVFS1_SFCHG_RRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	1791;"	d
MT6331_PMIC_VSRAM_DVFS1_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1792;"	d
MT6331_PMIC_VSRAM_DVFS1_TRACK_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	1647;"	d
MT6331_PMIC_VSRAM_DVFS1_TRACK_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1648;"	d
MT6331_PMIC_VSRAM_DVFS1_TRACK_SLEEP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	1645;"	d
MT6331_PMIC_VSRAM_DVFS1_TRACK_SLEEP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1646;"	d
MT6331_PMIC_VSRAM_DVFS1_TRANS_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	1797;"	d
MT6331_PMIC_VSRAM_DVFS1_TRANS_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1798;"	d
MT6331_PMIC_VSRAM_DVFS1_TRANS_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	1799;"	d
MT6331_PMIC_VSRAM_DVFS1_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1800;"	d
MT6331_PMIC_VSRAM_DVFS1_TRANS_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	1795;"	d
MT6331_PMIC_VSRAM_DVFS1_TRANS_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1796;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	1777;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1778;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_DELTA_MASK	mach/mt6795/include/mach/upmu_hw.h	1651;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_DELTA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1652;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_OFFSET_MASK	mach/mt6795/include/mach/upmu_hw.h	1653;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_OFFSET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1654;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_ON_HB_MASK	mach/mt6795/include/mach/upmu_hw.h	1657;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_ON_HB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1658;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_ON_LB_MASK	mach/mt6795/include/mach/upmu_hw.h	1655;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_ON_LB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1656;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	1781;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1782;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1779;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1780;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_SLEEP_LB_MASK	mach/mt6795/include/mach/upmu_hw.h	1659;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_SLEEP_LB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1660;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	1783;"	d
MT6331_PMIC_VSRAM_DVFS1_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1784;"	d
MT6331_PMIC_VSRAM_DVFS1_VSLEEP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	1803;"	d
MT6331_PMIC_VSRAM_DVFS1_VSLEEP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1804;"	d
MT6331_PMIC_VSRAM_DVFS1_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	1807;"	d
MT6331_PMIC_VSRAM_DVFS1_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1808;"	d
MT6331_PMIC_VTCXO1_PG_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	951;"	d
MT6331_PMIC_VTCXO1_PG_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	952;"	d
MT6331_PMIC_VTCXO1_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	689;"	d
MT6331_PMIC_VTCXO1_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	690;"	d
MT6331_PMIC_VTCXO1_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	663;"	d
MT6331_PMIC_VTCXO1_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	664;"	d
MT6331_PMIC_VUSB10_PG_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	959;"	d
MT6331_PMIC_VUSB10_PG_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	960;"	d
MT6331_PMIC_VUSB_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	691;"	d
MT6331_PMIC_VUSB_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	692;"	d
MT6331_PMIC_VUSB_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	665;"	d
MT6331_PMIC_VUSB_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	666;"	d
MT6331_PMIC_WDTRSTB_STATUS_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	1281;"	d
MT6331_PMIC_WDTRSTB_STATUS_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1282;"	d
MT6331_PMIC_WDTRSTB_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	1279;"	d
MT6331_PMIC_WDTRSTB_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	1280;"	d
MT6331_PMIC_XOSC32_ENB_DET_MASK	mach/mt6795/include/mach/upmu_hw.h	985;"	d
MT6331_PMIC_XOSC32_ENB_DET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	986;"	d
MT6331_POWER_BUCK_VCORE2	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_BUCK_VCORE2,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_BUCK_VDVFS11	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_BUCK_VDVFS11,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_BUCK_VDVFS12	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_BUCK_VDVFS12,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_BUCK_VDVFS13	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_BUCK_VDVFS13,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_BUCK_VDVFS14	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_BUCK_VDVFS14,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_BUCK_VIO18	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_BUCK_VIO18,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VAUD32	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VAUD32,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VAUXA32	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VAUXA32,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VBIASN	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VBIASN,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VCAMA	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VCAMA,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VCAMD	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VCAMD,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VCAM_AF	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VCAM_AF,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VCAM_IO	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VCAM_IO,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VDIG18	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VDIG18,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VEMC33	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VEMC33,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VFBB	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VFBB,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VGP1	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VGP1,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VGP2	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VGP2,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VGP3	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VGP3,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VGP4	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VGP4,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VIBR	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VIBR,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VIO28	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VIO28,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VMC	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VMC,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VMCH	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VMCH,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VMIPI	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VMIPI,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VRTC	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VRTC,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VSIM1	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VSIM1,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VSIM2	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VSIM2,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VSRAM_DVFS1	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VSRAM_DVFS1,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VTCXO1	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VTCXO1,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VTCXO2	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VTCXO2,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_POWER_LDO_VUSB10	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6331_POWER_LDO_VUSB10,$/;"	e	enum:MT65XX_POWER_TAG
MT6331_RDSEL_CON	mach/mt6795/include/mach/upmu_hw.h	44;"	d
MT6331_RG_SPI_CON	mach/mt6795/include/mach/upmu_hw.h	96;"	d
MT6331_RTC_MIX_CON0	mach/mt6795/include/mach/upmu_hw.h	455;"	d
MT6331_RTC_MIX_CON1	mach/mt6795/include/mach/upmu_hw.h	456;"	d
MT6331_SMT_CON0	mach/mt6795/include/mach/upmu_hw.h	45;"	d
MT6331_SMT_CON1	mach/mt6795/include/mach/upmu_hw.h	46;"	d
MT6331_SMT_CON2	mach/mt6795/include/mach/upmu_hw.h	47;"	d
MT6331_STRUP_CON0	mach/mt6795/include/mach/upmu_hw.h	9;"	d
MT6331_STRUP_CON10	mach/mt6795/include/mach/upmu_hw.h	18;"	d
MT6331_STRUP_CON11	mach/mt6795/include/mach/upmu_hw.h	19;"	d
MT6331_STRUP_CON12	mach/mt6795/include/mach/upmu_hw.h	20;"	d
MT6331_STRUP_CON13	mach/mt6795/include/mach/upmu_hw.h	21;"	d
MT6331_STRUP_CON14	mach/mt6795/include/mach/upmu_hw.h	22;"	d
MT6331_STRUP_CON15	mach/mt6795/include/mach/upmu_hw.h	23;"	d
MT6331_STRUP_CON16	mach/mt6795/include/mach/upmu_hw.h	24;"	d
MT6331_STRUP_CON17	mach/mt6795/include/mach/upmu_hw.h	25;"	d
MT6331_STRUP_CON18	mach/mt6795/include/mach/upmu_hw.h	26;"	d
MT6331_STRUP_CON2	mach/mt6795/include/mach/upmu_hw.h	10;"	d
MT6331_STRUP_CON3	mach/mt6795/include/mach/upmu_hw.h	11;"	d
MT6331_STRUP_CON4	mach/mt6795/include/mach/upmu_hw.h	12;"	d
MT6331_STRUP_CON5	mach/mt6795/include/mach/upmu_hw.h	13;"	d
MT6331_STRUP_CON6	mach/mt6795/include/mach/upmu_hw.h	14;"	d
MT6331_STRUP_CON7	mach/mt6795/include/mach/upmu_hw.h	15;"	d
MT6331_STRUP_CON8	mach/mt6795/include/mach/upmu_hw.h	16;"	d
MT6331_STRUP_CON9	mach/mt6795/include/mach/upmu_hw.h	17;"	d
MT6331_SWCID	mach/mt6795/include/mach/upmu_hw.h	28;"	d
MT6331_SYSLDO_CON0	mach/mt6795/include/mach/upmu_hw.h	357;"	d
MT6331_SYSLDO_CON1	mach/mt6795/include/mach/upmu_hw.h	358;"	d
MT6331_SYSLDO_CON10	mach/mt6795/include/mach/upmu_hw.h	367;"	d
MT6331_SYSLDO_CON11	mach/mt6795/include/mach/upmu_hw.h	368;"	d
MT6331_SYSLDO_CON12	mach/mt6795/include/mach/upmu_hw.h	369;"	d
MT6331_SYSLDO_CON13	mach/mt6795/include/mach/upmu_hw.h	370;"	d
MT6331_SYSLDO_CON14	mach/mt6795/include/mach/upmu_hw.h	371;"	d
MT6331_SYSLDO_CON15	mach/mt6795/include/mach/upmu_hw.h	372;"	d
MT6331_SYSLDO_CON16	mach/mt6795/include/mach/upmu_hw.h	373;"	d
MT6331_SYSLDO_CON17	mach/mt6795/include/mach/upmu_hw.h	374;"	d
MT6331_SYSLDO_CON18	mach/mt6795/include/mach/upmu_hw.h	375;"	d
MT6331_SYSLDO_CON19	mach/mt6795/include/mach/upmu_hw.h	376;"	d
MT6331_SYSLDO_CON2	mach/mt6795/include/mach/upmu_hw.h	359;"	d
MT6331_SYSLDO_CON20	mach/mt6795/include/mach/upmu_hw.h	377;"	d
MT6331_SYSLDO_CON21	mach/mt6795/include/mach/upmu_hw.h	378;"	d
MT6331_SYSLDO_CON3	mach/mt6795/include/mach/upmu_hw.h	360;"	d
MT6331_SYSLDO_CON4	mach/mt6795/include/mach/upmu_hw.h	361;"	d
MT6331_SYSLDO_CON5	mach/mt6795/include/mach/upmu_hw.h	362;"	d
MT6331_SYSLDO_CON6	mach/mt6795/include/mach/upmu_hw.h	363;"	d
MT6331_SYSLDO_CON7	mach/mt6795/include/mach/upmu_hw.h	364;"	d
MT6331_SYSLDO_CON8	mach/mt6795/include/mach/upmu_hw.h	365;"	d
MT6331_SYSLDO_CON9	mach/mt6795/include/mach/upmu_hw.h	366;"	d
MT6331_TDSEL_CON	mach/mt6795/include/mach/upmu_hw.h	43;"	d
MT6331_TESTMODE_SW	mach/mt6795/include/mach/upmu_hw.h	34;"	d
MT6331_TEST_CON0	mach/mt6795/include/mach/upmu_hw.h	32;"	d
MT6331_TEST_CON1	mach/mt6795/include/mach/upmu_hw.h	33;"	d
MT6331_TEST_OUT	mach/mt6795/include/mach/upmu_hw.h	31;"	d
MT6331_TOPSTATUS	mach/mt6795/include/mach/upmu_hw.h	42;"	d
MT6331_TOP_CKHWEN_CON	mach/mt6795/include/mach/upmu_hw.h	67;"	d
MT6331_TOP_CKHWEN_CON_CLR	mach/mt6795/include/mach/upmu_hw.h	69;"	d
MT6331_TOP_CKHWEN_CON_SET	mach/mt6795/include/mach/upmu_hw.h	68;"	d
MT6331_TOP_CKPDN_CON0	mach/mt6795/include/mach/upmu_hw.h	55;"	d
MT6331_TOP_CKPDN_CON0_CLR	mach/mt6795/include/mach/upmu_hw.h	57;"	d
MT6331_TOP_CKPDN_CON0_SET	mach/mt6795/include/mach/upmu_hw.h	56;"	d
MT6331_TOP_CKPDN_CON1	mach/mt6795/include/mach/upmu_hw.h	58;"	d
MT6331_TOP_CKPDN_CON1_CLR	mach/mt6795/include/mach/upmu_hw.h	60;"	d
MT6331_TOP_CKPDN_CON1_SET	mach/mt6795/include/mach/upmu_hw.h	59;"	d
MT6331_TOP_CKPDN_CON2	mach/mt6795/include/mach/upmu_hw.h	61;"	d
MT6331_TOP_CKPDN_CON2_CLR	mach/mt6795/include/mach/upmu_hw.h	63;"	d
MT6331_TOP_CKPDN_CON2_SET	mach/mt6795/include/mach/upmu_hw.h	62;"	d
MT6331_TOP_CKSEL_CON	mach/mt6795/include/mach/upmu_hw.h	64;"	d
MT6331_TOP_CKSEL_CON_CLR	mach/mt6795/include/mach/upmu_hw.h	66;"	d
MT6331_TOP_CKSEL_CON_SET	mach/mt6795/include/mach/upmu_hw.h	65;"	d
MT6331_TOP_CKTST_CON0	mach/mt6795/include/mach/upmu_hw.h	70;"	d
MT6331_TOP_CKTST_CON1	mach/mt6795/include/mach/upmu_hw.h	71;"	d
MT6331_TOP_CLKSQ	mach/mt6795/include/mach/upmu_hw.h	72;"	d
MT6331_TOP_CLKSQ_CLR	mach/mt6795/include/mach/upmu_hw.h	74;"	d
MT6331_TOP_CLKSQ_SET	mach/mt6795/include/mach/upmu_hw.h	73;"	d
MT6331_TOP_CON	mach/mt6795/include/mach/upmu_hw.h	30;"	d
MT6331_TOP_RST_CON	mach/mt6795/include/mach/upmu_hw.h	75;"	d
MT6331_TOP_RST_CON_CLR	mach/mt6795/include/mach/upmu_hw.h	77;"	d
MT6331_TOP_RST_CON_SET	mach/mt6795/include/mach/upmu_hw.h	76;"	d
MT6331_TOP_RST_MISC	mach/mt6795/include/mach/upmu_hw.h	78;"	d
MT6331_TOP_RST_MISC_CLR	mach/mt6795/include/mach/upmu_hw.h	80;"	d
MT6331_TOP_RST_MISC_SET	mach/mt6795/include/mach/upmu_hw.h	79;"	d
MT6331_TOP_STATUS	mach/mt6795/include/mach/upmu_hw.h	52;"	d
MT6331_TOP_STATUS_CLR	mach/mt6795/include/mach/upmu_hw.h	54;"	d
MT6331_TOP_STATUS_SET	mach/mt6795/include/mach/upmu_hw.h	53;"	d
MT6331_VCORE1_CON0	mach/mt6795/include/mach/upmu_hw.h	245;"	d
MT6331_VCORE1_CON1	mach/mt6795/include/mach/upmu_hw.h	246;"	d
MT6331_VCORE1_CON10	mach/mt6795/include/mach/upmu_hw.h	255;"	d
MT6331_VCORE1_CON11	mach/mt6795/include/mach/upmu_hw.h	256;"	d
MT6331_VCORE1_CON12	mach/mt6795/include/mach/upmu_hw.h	257;"	d
MT6331_VCORE1_CON13	mach/mt6795/include/mach/upmu_hw.h	258;"	d
MT6331_VCORE1_CON14	mach/mt6795/include/mach/upmu_hw.h	259;"	d
MT6331_VCORE1_CON15	mach/mt6795/include/mach/upmu_hw.h	260;"	d
MT6331_VCORE1_CON16	mach/mt6795/include/mach/upmu_hw.h	261;"	d
MT6331_VCORE1_CON17	mach/mt6795/include/mach/upmu_hw.h	262;"	d
MT6331_VCORE1_CON18	mach/mt6795/include/mach/upmu_hw.h	263;"	d
MT6331_VCORE1_CON19	mach/mt6795/include/mach/upmu_hw.h	264;"	d
MT6331_VCORE1_CON2	mach/mt6795/include/mach/upmu_hw.h	247;"	d
MT6331_VCORE1_CON20	mach/mt6795/include/mach/upmu_hw.h	265;"	d
MT6331_VCORE1_CON3	mach/mt6795/include/mach/upmu_hw.h	248;"	d
MT6331_VCORE1_CON4	mach/mt6795/include/mach/upmu_hw.h	249;"	d
MT6331_VCORE1_CON5	mach/mt6795/include/mach/upmu_hw.h	250;"	d
MT6331_VCORE1_CON6	mach/mt6795/include/mach/upmu_hw.h	251;"	d
MT6331_VCORE1_CON7	mach/mt6795/include/mach/upmu_hw.h	252;"	d
MT6331_VCORE1_CON8	mach/mt6795/include/mach/upmu_hw.h	253;"	d
MT6331_VCORE1_CON9	mach/mt6795/include/mach/upmu_hw.h	254;"	d
MT6331_VCORE2_CON0	mach/mt6795/include/mach/upmu_hw.h	266;"	d
MT6331_VCORE2_CON1	mach/mt6795/include/mach/upmu_hw.h	267;"	d
MT6331_VCORE2_CON10	mach/mt6795/include/mach/upmu_hw.h	276;"	d
MT6331_VCORE2_CON11	mach/mt6795/include/mach/upmu_hw.h	277;"	d
MT6331_VCORE2_CON12	mach/mt6795/include/mach/upmu_hw.h	278;"	d
MT6331_VCORE2_CON13	mach/mt6795/include/mach/upmu_hw.h	279;"	d
MT6331_VCORE2_CON14	mach/mt6795/include/mach/upmu_hw.h	280;"	d
MT6331_VCORE2_CON15	mach/mt6795/include/mach/upmu_hw.h	281;"	d
MT6331_VCORE2_CON16	mach/mt6795/include/mach/upmu_hw.h	282;"	d
MT6331_VCORE2_CON17	mach/mt6795/include/mach/upmu_hw.h	283;"	d
MT6331_VCORE2_CON18	mach/mt6795/include/mach/upmu_hw.h	284;"	d
MT6331_VCORE2_CON19	mach/mt6795/include/mach/upmu_hw.h	285;"	d
MT6331_VCORE2_CON2	mach/mt6795/include/mach/upmu_hw.h	268;"	d
MT6331_VCORE2_CON20	mach/mt6795/include/mach/upmu_hw.h	286;"	d
MT6331_VCORE2_CON21	mach/mt6795/include/mach/upmu_hw.h	287;"	d
MT6331_VCORE2_CON3	mach/mt6795/include/mach/upmu_hw.h	269;"	d
MT6331_VCORE2_CON4	mach/mt6795/include/mach/upmu_hw.h	270;"	d
MT6331_VCORE2_CON5	mach/mt6795/include/mach/upmu_hw.h	271;"	d
MT6331_VCORE2_CON6	mach/mt6795/include/mach/upmu_hw.h	272;"	d
MT6331_VCORE2_CON7	mach/mt6795/include/mach/upmu_hw.h	273;"	d
MT6331_VCORE2_CON8	mach/mt6795/include/mach/upmu_hw.h	274;"	d
MT6331_VCORE2_CON9	mach/mt6795/include/mach/upmu_hw.h	275;"	d
MT6331_VDVFS11_CON0	mach/mt6795/include/mach/upmu_hw.h	145;"	d
MT6331_VDVFS11_CON1	mach/mt6795/include/mach/upmu_hw.h	146;"	d
MT6331_VDVFS11_CON10	mach/mt6795/include/mach/upmu_hw.h	155;"	d
MT6331_VDVFS11_CON11	mach/mt6795/include/mach/upmu_hw.h	156;"	d
MT6331_VDVFS11_CON12	mach/mt6795/include/mach/upmu_hw.h	157;"	d
MT6331_VDVFS11_CON13	mach/mt6795/include/mach/upmu_hw.h	158;"	d
MT6331_VDVFS11_CON14	mach/mt6795/include/mach/upmu_hw.h	159;"	d
MT6331_VDVFS11_CON18	mach/mt6795/include/mach/upmu_hw.h	160;"	d
MT6331_VDVFS11_CON19	mach/mt6795/include/mach/upmu_hw.h	161;"	d
MT6331_VDVFS11_CON2	mach/mt6795/include/mach/upmu_hw.h	147;"	d
MT6331_VDVFS11_CON20	mach/mt6795/include/mach/upmu_hw.h	162;"	d
MT6331_VDVFS11_CON21	mach/mt6795/include/mach/upmu_hw.h	163;"	d
MT6331_VDVFS11_CON22	mach/mt6795/include/mach/upmu_hw.h	164;"	d
MT6331_VDVFS11_CON23	mach/mt6795/include/mach/upmu_hw.h	165;"	d
MT6331_VDVFS11_CON24	mach/mt6795/include/mach/upmu_hw.h	166;"	d
MT6331_VDVFS11_CON25	mach/mt6795/include/mach/upmu_hw.h	167;"	d
MT6331_VDVFS11_CON26	mach/mt6795/include/mach/upmu_hw.h	168;"	d
MT6331_VDVFS11_CON27	mach/mt6795/include/mach/upmu_hw.h	169;"	d
MT6331_VDVFS11_CON3	mach/mt6795/include/mach/upmu_hw.h	148;"	d
MT6331_VDVFS11_CON4	mach/mt6795/include/mach/upmu_hw.h	149;"	d
MT6331_VDVFS11_CON5	mach/mt6795/include/mach/upmu_hw.h	150;"	d
MT6331_VDVFS11_CON6	mach/mt6795/include/mach/upmu_hw.h	151;"	d
MT6331_VDVFS11_CON7	mach/mt6795/include/mach/upmu_hw.h	152;"	d
MT6331_VDVFS11_CON8	mach/mt6795/include/mach/upmu_hw.h	153;"	d
MT6331_VDVFS11_CON9	mach/mt6795/include/mach/upmu_hw.h	154;"	d
MT6331_VDVFS12_CON0	mach/mt6795/include/mach/upmu_hw.h	170;"	d
MT6331_VDVFS12_CON1	mach/mt6795/include/mach/upmu_hw.h	171;"	d
MT6331_VDVFS12_CON10	mach/mt6795/include/mach/upmu_hw.h	180;"	d
MT6331_VDVFS12_CON11	mach/mt6795/include/mach/upmu_hw.h	181;"	d
MT6331_VDVFS12_CON12	mach/mt6795/include/mach/upmu_hw.h	182;"	d
MT6331_VDVFS12_CON13	mach/mt6795/include/mach/upmu_hw.h	183;"	d
MT6331_VDVFS12_CON14	mach/mt6795/include/mach/upmu_hw.h	184;"	d
MT6331_VDVFS12_CON18	mach/mt6795/include/mach/upmu_hw.h	185;"	d
MT6331_VDVFS12_CON19	mach/mt6795/include/mach/upmu_hw.h	186;"	d
MT6331_VDVFS12_CON2	mach/mt6795/include/mach/upmu_hw.h	172;"	d
MT6331_VDVFS12_CON20	mach/mt6795/include/mach/upmu_hw.h	187;"	d
MT6331_VDVFS12_CON3	mach/mt6795/include/mach/upmu_hw.h	173;"	d
MT6331_VDVFS12_CON4	mach/mt6795/include/mach/upmu_hw.h	174;"	d
MT6331_VDVFS12_CON5	mach/mt6795/include/mach/upmu_hw.h	175;"	d
MT6331_VDVFS12_CON6	mach/mt6795/include/mach/upmu_hw.h	176;"	d
MT6331_VDVFS12_CON7	mach/mt6795/include/mach/upmu_hw.h	177;"	d
MT6331_VDVFS12_CON8	mach/mt6795/include/mach/upmu_hw.h	178;"	d
MT6331_VDVFS12_CON9	mach/mt6795/include/mach/upmu_hw.h	179;"	d
MT6331_VDVFS13_CON0	mach/mt6795/include/mach/upmu_hw.h	188;"	d
MT6331_VDVFS13_CON1	mach/mt6795/include/mach/upmu_hw.h	189;"	d
MT6331_VDVFS13_CON10	mach/mt6795/include/mach/upmu_hw.h	198;"	d
MT6331_VDVFS13_CON11	mach/mt6795/include/mach/upmu_hw.h	199;"	d
MT6331_VDVFS13_CON12	mach/mt6795/include/mach/upmu_hw.h	200;"	d
MT6331_VDVFS13_CON13	mach/mt6795/include/mach/upmu_hw.h	201;"	d
MT6331_VDVFS13_CON14	mach/mt6795/include/mach/upmu_hw.h	202;"	d
MT6331_VDVFS13_CON18	mach/mt6795/include/mach/upmu_hw.h	203;"	d
MT6331_VDVFS13_CON19	mach/mt6795/include/mach/upmu_hw.h	204;"	d
MT6331_VDVFS13_CON2	mach/mt6795/include/mach/upmu_hw.h	190;"	d
MT6331_VDVFS13_CON20	mach/mt6795/include/mach/upmu_hw.h	205;"	d
MT6331_VDVFS13_CON3	mach/mt6795/include/mach/upmu_hw.h	191;"	d
MT6331_VDVFS13_CON4	mach/mt6795/include/mach/upmu_hw.h	192;"	d
MT6331_VDVFS13_CON5	mach/mt6795/include/mach/upmu_hw.h	193;"	d
MT6331_VDVFS13_CON6	mach/mt6795/include/mach/upmu_hw.h	194;"	d
MT6331_VDVFS13_CON7	mach/mt6795/include/mach/upmu_hw.h	195;"	d
MT6331_VDVFS13_CON8	mach/mt6795/include/mach/upmu_hw.h	196;"	d
MT6331_VDVFS13_CON9	mach/mt6795/include/mach/upmu_hw.h	197;"	d
MT6331_VDVFS14_CON0	mach/mt6795/include/mach/upmu_hw.h	206;"	d
MT6331_VDVFS14_CON1	mach/mt6795/include/mach/upmu_hw.h	207;"	d
MT6331_VDVFS14_CON10	mach/mt6795/include/mach/upmu_hw.h	216;"	d
MT6331_VDVFS14_CON11	mach/mt6795/include/mach/upmu_hw.h	217;"	d
MT6331_VDVFS14_CON12	mach/mt6795/include/mach/upmu_hw.h	218;"	d
MT6331_VDVFS14_CON13	mach/mt6795/include/mach/upmu_hw.h	219;"	d
MT6331_VDVFS14_CON14	mach/mt6795/include/mach/upmu_hw.h	220;"	d
MT6331_VDVFS14_CON18	mach/mt6795/include/mach/upmu_hw.h	221;"	d
MT6331_VDVFS14_CON19	mach/mt6795/include/mach/upmu_hw.h	222;"	d
MT6331_VDVFS14_CON2	mach/mt6795/include/mach/upmu_hw.h	208;"	d
MT6331_VDVFS14_CON20	mach/mt6795/include/mach/upmu_hw.h	223;"	d
MT6331_VDVFS14_CON3	mach/mt6795/include/mach/upmu_hw.h	209;"	d
MT6331_VDVFS14_CON4	mach/mt6795/include/mach/upmu_hw.h	210;"	d
MT6331_VDVFS14_CON5	mach/mt6795/include/mach/upmu_hw.h	211;"	d
MT6331_VDVFS14_CON6	mach/mt6795/include/mach/upmu_hw.h	212;"	d
MT6331_VDVFS14_CON7	mach/mt6795/include/mach/upmu_hw.h	213;"	d
MT6331_VDVFS14_CON8	mach/mt6795/include/mach/upmu_hw.h	214;"	d
MT6331_VDVFS14_CON9	mach/mt6795/include/mach/upmu_hw.h	215;"	d
MT6331_VGPU_CON0	mach/mt6795/include/mach/upmu_hw.h	224;"	d
MT6331_VGPU_CON1	mach/mt6795/include/mach/upmu_hw.h	225;"	d
MT6331_VGPU_CON10	mach/mt6795/include/mach/upmu_hw.h	234;"	d
MT6331_VGPU_CON11	mach/mt6795/include/mach/upmu_hw.h	235;"	d
MT6331_VGPU_CON12	mach/mt6795/include/mach/upmu_hw.h	236;"	d
MT6331_VGPU_CON13	mach/mt6795/include/mach/upmu_hw.h	237;"	d
MT6331_VGPU_CON14	mach/mt6795/include/mach/upmu_hw.h	238;"	d
MT6331_VGPU_CON15	mach/mt6795/include/mach/upmu_hw.h	239;"	d
MT6331_VGPU_CON16	mach/mt6795/include/mach/upmu_hw.h	240;"	d
MT6331_VGPU_CON17	mach/mt6795/include/mach/upmu_hw.h	241;"	d
MT6331_VGPU_CON18	mach/mt6795/include/mach/upmu_hw.h	242;"	d
MT6331_VGPU_CON19	mach/mt6795/include/mach/upmu_hw.h	243;"	d
MT6331_VGPU_CON2	mach/mt6795/include/mach/upmu_hw.h	226;"	d
MT6331_VGPU_CON20	mach/mt6795/include/mach/upmu_hw.h	244;"	d
MT6331_VGPU_CON3	mach/mt6795/include/mach/upmu_hw.h	227;"	d
MT6331_VGPU_CON4	mach/mt6795/include/mach/upmu_hw.h	228;"	d
MT6331_VGPU_CON5	mach/mt6795/include/mach/upmu_hw.h	229;"	d
MT6331_VGPU_CON6	mach/mt6795/include/mach/upmu_hw.h	230;"	d
MT6331_VGPU_CON7	mach/mt6795/include/mach/upmu_hw.h	231;"	d
MT6331_VGPU_CON8	mach/mt6795/include/mach/upmu_hw.h	232;"	d
MT6331_VGPU_CON9	mach/mt6795/include/mach/upmu_hw.h	233;"	d
MT6331_VIO18_CON0	mach/mt6795/include/mach/upmu_hw.h	288;"	d
MT6331_VIO18_CON1	mach/mt6795/include/mach/upmu_hw.h	289;"	d
MT6331_VIO18_CON10	mach/mt6795/include/mach/upmu_hw.h	298;"	d
MT6331_VIO18_CON11	mach/mt6795/include/mach/upmu_hw.h	299;"	d
MT6331_VIO18_CON12	mach/mt6795/include/mach/upmu_hw.h	300;"	d
MT6331_VIO18_CON13	mach/mt6795/include/mach/upmu_hw.h	301;"	d
MT6331_VIO18_CON14	mach/mt6795/include/mach/upmu_hw.h	302;"	d
MT6331_VIO18_CON15	mach/mt6795/include/mach/upmu_hw.h	303;"	d
MT6331_VIO18_CON16	mach/mt6795/include/mach/upmu_hw.h	304;"	d
MT6331_VIO18_CON17	mach/mt6795/include/mach/upmu_hw.h	305;"	d
MT6331_VIO18_CON18	mach/mt6795/include/mach/upmu_hw.h	306;"	d
MT6331_VIO18_CON19	mach/mt6795/include/mach/upmu_hw.h	307;"	d
MT6331_VIO18_CON2	mach/mt6795/include/mach/upmu_hw.h	290;"	d
MT6331_VIO18_CON20	mach/mt6795/include/mach/upmu_hw.h	308;"	d
MT6331_VIO18_CON3	mach/mt6795/include/mach/upmu_hw.h	291;"	d
MT6331_VIO18_CON4	mach/mt6795/include/mach/upmu_hw.h	292;"	d
MT6331_VIO18_CON5	mach/mt6795/include/mach/upmu_hw.h	293;"	d
MT6331_VIO18_CON6	mach/mt6795/include/mach/upmu_hw.h	294;"	d
MT6331_VIO18_CON7	mach/mt6795/include/mach/upmu_hw.h	295;"	d
MT6331_VIO18_CON8	mach/mt6795/include/mach/upmu_hw.h	296;"	d
MT6331_VIO18_CON9	mach/mt6795/include/mach/upmu_hw.h	297;"	d
MT6331_ZCD_CON0	mach/mt6795/include/mach/upmu_hw.h	313;"	d
MT6331_ZCD_CON1	mach/mt6795/include/mach/upmu_hw.h	314;"	d
MT6331_ZCD_CON2	mach/mt6795/include/mach/upmu_hw.h	315;"	d
MT6331_ZCD_CON3	mach/mt6795/include/mach/upmu_hw.h	316;"	d
MT6331_ZCD_CON4	mach/mt6795/include/mach/upmu_hw.h	317;"	d
MT6331_ZCD_CON5	mach/mt6795/include/mach/upmu_hw.h	318;"	d
MT6332_AUXADC_ADC0	mach/mt6795/include/mach/upmu_hw.h	5109;"	d
MT6332_AUXADC_ADC1	mach/mt6795/include/mach/upmu_hw.h	5110;"	d
MT6332_AUXADC_ADC10	mach/mt6795/include/mach/upmu_hw.h	5119;"	d
MT6332_AUXADC_ADC11	mach/mt6795/include/mach/upmu_hw.h	5120;"	d
MT6332_AUXADC_ADC12	mach/mt6795/include/mach/upmu_hw.h	5121;"	d
MT6332_AUXADC_ADC13	mach/mt6795/include/mach/upmu_hw.h	5122;"	d
MT6332_AUXADC_ADC14	mach/mt6795/include/mach/upmu_hw.h	5123;"	d
MT6332_AUXADC_ADC15	mach/mt6795/include/mach/upmu_hw.h	5124;"	d
MT6332_AUXADC_ADC16	mach/mt6795/include/mach/upmu_hw.h	5125;"	d
MT6332_AUXADC_ADC17	mach/mt6795/include/mach/upmu_hw.h	5126;"	d
MT6332_AUXADC_ADC18	mach/mt6795/include/mach/upmu_hw.h	5127;"	d
MT6332_AUXADC_ADC19	mach/mt6795/include/mach/upmu_hw.h	5128;"	d
MT6332_AUXADC_ADC2	mach/mt6795/include/mach/upmu_hw.h	5111;"	d
MT6332_AUXADC_ADC20	mach/mt6795/include/mach/upmu_hw.h	5129;"	d
MT6332_AUXADC_ADC21	mach/mt6795/include/mach/upmu_hw.h	5130;"	d
MT6332_AUXADC_ADC22	mach/mt6795/include/mach/upmu_hw.h	5131;"	d
MT6332_AUXADC_ADC23	mach/mt6795/include/mach/upmu_hw.h	5132;"	d
MT6332_AUXADC_ADC24	mach/mt6795/include/mach/upmu_hw.h	5133;"	d
MT6332_AUXADC_ADC25	mach/mt6795/include/mach/upmu_hw.h	5134;"	d
MT6332_AUXADC_ADC26	mach/mt6795/include/mach/upmu_hw.h	5135;"	d
MT6332_AUXADC_ADC27	mach/mt6795/include/mach/upmu_hw.h	5136;"	d
MT6332_AUXADC_ADC28	mach/mt6795/include/mach/upmu_hw.h	5137;"	d
MT6332_AUXADC_ADC29	mach/mt6795/include/mach/upmu_hw.h	5138;"	d
MT6332_AUXADC_ADC3	mach/mt6795/include/mach/upmu_hw.h	5112;"	d
MT6332_AUXADC_ADC30	mach/mt6795/include/mach/upmu_hw.h	5139;"	d
MT6332_AUXADC_ADC31	mach/mt6795/include/mach/upmu_hw.h	5140;"	d
MT6332_AUXADC_ADC32	mach/mt6795/include/mach/upmu_hw.h	5141;"	d
MT6332_AUXADC_ADC33	mach/mt6795/include/mach/upmu_hw.h	5142;"	d
MT6332_AUXADC_ADC34	mach/mt6795/include/mach/upmu_hw.h	5143;"	d
MT6332_AUXADC_ADC35	mach/mt6795/include/mach/upmu_hw.h	5144;"	d
MT6332_AUXADC_ADC36	mach/mt6795/include/mach/upmu_hw.h	5145;"	d
MT6332_AUXADC_ADC37	mach/mt6795/include/mach/upmu_hw.h	5146;"	d
MT6332_AUXADC_ADC38	mach/mt6795/include/mach/upmu_hw.h	5147;"	d
MT6332_AUXADC_ADC39	mach/mt6795/include/mach/upmu_hw.h	5148;"	d
MT6332_AUXADC_ADC4	mach/mt6795/include/mach/upmu_hw.h	5113;"	d
MT6332_AUXADC_ADC40	mach/mt6795/include/mach/upmu_hw.h	5149;"	d
MT6332_AUXADC_ADC41	mach/mt6795/include/mach/upmu_hw.h	5150;"	d
MT6332_AUXADC_ADC42	mach/mt6795/include/mach/upmu_hw.h	5151;"	d
MT6332_AUXADC_ADC43	mach/mt6795/include/mach/upmu_hw.h	5152;"	d
MT6332_AUXADC_ADC5	mach/mt6795/include/mach/upmu_hw.h	5114;"	d
MT6332_AUXADC_ADC6	mach/mt6795/include/mach/upmu_hw.h	5115;"	d
MT6332_AUXADC_ADC7	mach/mt6795/include/mach/upmu_hw.h	5116;"	d
MT6332_AUXADC_ADC8	mach/mt6795/include/mach/upmu_hw.h	5117;"	d
MT6332_AUXADC_ADC9	mach/mt6795/include/mach/upmu_hw.h	5118;"	d
MT6332_AUXADC_CON0	mach/mt6795/include/mach/upmu_hw.h	5161;"	d
MT6332_AUXADC_CON1	mach/mt6795/include/mach/upmu_hw.h	5162;"	d
MT6332_AUXADC_CON10	mach/mt6795/include/mach/upmu_hw.h	5171;"	d
MT6332_AUXADC_CON11	mach/mt6795/include/mach/upmu_hw.h	5172;"	d
MT6332_AUXADC_CON12	mach/mt6795/include/mach/upmu_hw.h	5173;"	d
MT6332_AUXADC_CON13	mach/mt6795/include/mach/upmu_hw.h	5174;"	d
MT6332_AUXADC_CON14	mach/mt6795/include/mach/upmu_hw.h	5175;"	d
MT6332_AUXADC_CON15	mach/mt6795/include/mach/upmu_hw.h	5176;"	d
MT6332_AUXADC_CON16	mach/mt6795/include/mach/upmu_hw.h	5177;"	d
MT6332_AUXADC_CON17	mach/mt6795/include/mach/upmu_hw.h	5178;"	d
MT6332_AUXADC_CON18	mach/mt6795/include/mach/upmu_hw.h	5179;"	d
MT6332_AUXADC_CON19	mach/mt6795/include/mach/upmu_hw.h	5180;"	d
MT6332_AUXADC_CON2	mach/mt6795/include/mach/upmu_hw.h	5163;"	d
MT6332_AUXADC_CON20	mach/mt6795/include/mach/upmu_hw.h	5181;"	d
MT6332_AUXADC_CON21	mach/mt6795/include/mach/upmu_hw.h	5182;"	d
MT6332_AUXADC_CON22	mach/mt6795/include/mach/upmu_hw.h	5183;"	d
MT6332_AUXADC_CON23	mach/mt6795/include/mach/upmu_hw.h	5184;"	d
MT6332_AUXADC_CON24	mach/mt6795/include/mach/upmu_hw.h	5185;"	d
MT6332_AUXADC_CON25	mach/mt6795/include/mach/upmu_hw.h	5186;"	d
MT6332_AUXADC_CON26	mach/mt6795/include/mach/upmu_hw.h	5187;"	d
MT6332_AUXADC_CON27	mach/mt6795/include/mach/upmu_hw.h	5188;"	d
MT6332_AUXADC_CON28	mach/mt6795/include/mach/upmu_hw.h	5189;"	d
MT6332_AUXADC_CON29	mach/mt6795/include/mach/upmu_hw.h	5190;"	d
MT6332_AUXADC_CON3	mach/mt6795/include/mach/upmu_hw.h	5164;"	d
MT6332_AUXADC_CON30	mach/mt6795/include/mach/upmu_hw.h	5191;"	d
MT6332_AUXADC_CON31	mach/mt6795/include/mach/upmu_hw.h	5192;"	d
MT6332_AUXADC_CON32	mach/mt6795/include/mach/upmu_hw.h	5193;"	d
MT6332_AUXADC_CON33	mach/mt6795/include/mach/upmu_hw.h	5194;"	d
MT6332_AUXADC_CON34	mach/mt6795/include/mach/upmu_hw.h	5195;"	d
MT6332_AUXADC_CON35	mach/mt6795/include/mach/upmu_hw.h	5196;"	d
MT6332_AUXADC_CON36	mach/mt6795/include/mach/upmu_hw.h	5197;"	d
MT6332_AUXADC_CON37	mach/mt6795/include/mach/upmu_hw.h	5198;"	d
MT6332_AUXADC_CON38	mach/mt6795/include/mach/upmu_hw.h	5199;"	d
MT6332_AUXADC_CON39	mach/mt6795/include/mach/upmu_hw.h	5200;"	d
MT6332_AUXADC_CON4	mach/mt6795/include/mach/upmu_hw.h	5165;"	d
MT6332_AUXADC_CON40	mach/mt6795/include/mach/upmu_hw.h	5201;"	d
MT6332_AUXADC_CON41	mach/mt6795/include/mach/upmu_hw.h	5202;"	d
MT6332_AUXADC_CON42	mach/mt6795/include/mach/upmu_hw.h	5203;"	d
MT6332_AUXADC_CON43	mach/mt6795/include/mach/upmu_hw.h	5204;"	d
MT6332_AUXADC_CON44	mach/mt6795/include/mach/upmu_hw.h	5205;"	d
MT6332_AUXADC_CON45	mach/mt6795/include/mach/upmu_hw.h	5206;"	d
MT6332_AUXADC_CON46	mach/mt6795/include/mach/upmu_hw.h	5207;"	d
MT6332_AUXADC_CON47	mach/mt6795/include/mach/upmu_hw.h	5208;"	d
MT6332_AUXADC_CON5	mach/mt6795/include/mach/upmu_hw.h	5166;"	d
MT6332_AUXADC_CON6	mach/mt6795/include/mach/upmu_hw.h	5167;"	d
MT6332_AUXADC_CON7	mach/mt6795/include/mach/upmu_hw.h	5168;"	d
MT6332_AUXADC_CON8	mach/mt6795/include/mach/upmu_hw.h	5169;"	d
MT6332_AUXADC_CON9	mach/mt6795/include/mach/upmu_hw.h	5170;"	d
MT6332_AUXADC_RQST0	mach/mt6795/include/mach/upmu_hw.h	5155;"	d
MT6332_AUXADC_RQST0_CLR	mach/mt6795/include/mach/upmu_hw.h	5157;"	d
MT6332_AUXADC_RQST0_SET	mach/mt6795/include/mach/upmu_hw.h	5156;"	d
MT6332_AUXADC_RQST1	mach/mt6795/include/mach/upmu_hw.h	5158;"	d
MT6332_AUXADC_RQST1_CLR	mach/mt6795/include/mach/upmu_hw.h	5160;"	d
MT6332_AUXADC_RQST1_SET	mach/mt6795/include/mach/upmu_hw.h	5159;"	d
MT6332_AUXADC_STA0	mach/mt6795/include/mach/upmu_hw.h	5153;"	d
MT6332_AUXADC_STA1	mach/mt6795/include/mach/upmu_hw.h	5154;"	d
MT6332_BATON_CON0	mach/mt6795/include/mach/upmu_hw.h	4919;"	d
MT6332_BIF_CON0	mach/mt6795/include/mach/upmu_hw.h	4882;"	d
MT6332_BIF_CON1	mach/mt6795/include/mach/upmu_hw.h	4883;"	d
MT6332_BIF_CON10	mach/mt6795/include/mach/upmu_hw.h	4892;"	d
MT6332_BIF_CON11	mach/mt6795/include/mach/upmu_hw.h	4893;"	d
MT6332_BIF_CON12	mach/mt6795/include/mach/upmu_hw.h	4894;"	d
MT6332_BIF_CON13	mach/mt6795/include/mach/upmu_hw.h	4895;"	d
MT6332_BIF_CON14	mach/mt6795/include/mach/upmu_hw.h	4896;"	d
MT6332_BIF_CON15	mach/mt6795/include/mach/upmu_hw.h	4897;"	d
MT6332_BIF_CON16	mach/mt6795/include/mach/upmu_hw.h	4898;"	d
MT6332_BIF_CON17	mach/mt6795/include/mach/upmu_hw.h	4899;"	d
MT6332_BIF_CON18	mach/mt6795/include/mach/upmu_hw.h	4900;"	d
MT6332_BIF_CON19	mach/mt6795/include/mach/upmu_hw.h	4901;"	d
MT6332_BIF_CON2	mach/mt6795/include/mach/upmu_hw.h	4884;"	d
MT6332_BIF_CON20	mach/mt6795/include/mach/upmu_hw.h	4902;"	d
MT6332_BIF_CON21	mach/mt6795/include/mach/upmu_hw.h	4903;"	d
MT6332_BIF_CON22	mach/mt6795/include/mach/upmu_hw.h	4904;"	d
MT6332_BIF_CON23	mach/mt6795/include/mach/upmu_hw.h	4905;"	d
MT6332_BIF_CON24	mach/mt6795/include/mach/upmu_hw.h	4906;"	d
MT6332_BIF_CON25	mach/mt6795/include/mach/upmu_hw.h	4907;"	d
MT6332_BIF_CON26	mach/mt6795/include/mach/upmu_hw.h	4908;"	d
MT6332_BIF_CON27	mach/mt6795/include/mach/upmu_hw.h	4909;"	d
MT6332_BIF_CON28	mach/mt6795/include/mach/upmu_hw.h	4910;"	d
MT6332_BIF_CON29	mach/mt6795/include/mach/upmu_hw.h	4911;"	d
MT6332_BIF_CON3	mach/mt6795/include/mach/upmu_hw.h	4885;"	d
MT6332_BIF_CON30	mach/mt6795/include/mach/upmu_hw.h	4912;"	d
MT6332_BIF_CON31	mach/mt6795/include/mach/upmu_hw.h	4913;"	d
MT6332_BIF_CON32	mach/mt6795/include/mach/upmu_hw.h	4914;"	d
MT6332_BIF_CON33	mach/mt6795/include/mach/upmu_hw.h	4915;"	d
MT6332_BIF_CON34	mach/mt6795/include/mach/upmu_hw.h	4916;"	d
MT6332_BIF_CON35	mach/mt6795/include/mach/upmu_hw.h	4917;"	d
MT6332_BIF_CON36	mach/mt6795/include/mach/upmu_hw.h	4918;"	d
MT6332_BIF_CON37	mach/mt6795/include/mach/upmu_hw.h	4920;"	d
MT6332_BIF_CON38	mach/mt6795/include/mach/upmu_hw.h	4921;"	d
MT6332_BIF_CON4	mach/mt6795/include/mach/upmu_hw.h	4886;"	d
MT6332_BIF_CON5	mach/mt6795/include/mach/upmu_hw.h	4887;"	d
MT6332_BIF_CON6	mach/mt6795/include/mach/upmu_hw.h	4888;"	d
MT6332_BIF_CON7	mach/mt6795/include/mach/upmu_hw.h	4889;"	d
MT6332_BIF_CON8	mach/mt6795/include/mach/upmu_hw.h	4890;"	d
MT6332_BIF_CON9	mach/mt6795/include/mach/upmu_hw.h	4891;"	d
MT6332_BOOST_CON0	mach/mt6795/include/mach/upmu_hw.h	4810;"	d
MT6332_BOOST_CON1	mach/mt6795/include/mach/upmu_hw.h	4811;"	d
MT6332_BOOST_CON2	mach/mt6795/include/mach/upmu_hw.h	4812;"	d
MT6332_BOOST_CON3	mach/mt6795/include/mach/upmu_hw.h	4813;"	d
MT6332_BOOST_CON4	mach/mt6795/include/mach/upmu_hw.h	4814;"	d
MT6332_BOOST_CON5	mach/mt6795/include/mach/upmu_hw.h	4815;"	d
MT6332_BOOST_CON6	mach/mt6795/include/mach/upmu_hw.h	4816;"	d
MT6332_BOOST_CON7	mach/mt6795/include/mach/upmu_hw.h	4817;"	d
MT6332_BUCK_ALL_CON0	mach/mt6795/include/mach/upmu_hw.h	4933;"	d
MT6332_BUCK_ALL_CON1	mach/mt6795/include/mach/upmu_hw.h	4934;"	d
MT6332_BUCK_ALL_CON10	mach/mt6795/include/mach/upmu_hw.h	4943;"	d
MT6332_BUCK_ALL_CON11	mach/mt6795/include/mach/upmu_hw.h	4944;"	d
MT6332_BUCK_ALL_CON12	mach/mt6795/include/mach/upmu_hw.h	4945;"	d
MT6332_BUCK_ALL_CON13	mach/mt6795/include/mach/upmu_hw.h	4946;"	d
MT6332_BUCK_ALL_CON14	mach/mt6795/include/mach/upmu_hw.h	4947;"	d
MT6332_BUCK_ALL_CON15	mach/mt6795/include/mach/upmu_hw.h	4948;"	d
MT6332_BUCK_ALL_CON16	mach/mt6795/include/mach/upmu_hw.h	4949;"	d
MT6332_BUCK_ALL_CON17	mach/mt6795/include/mach/upmu_hw.h	4950;"	d
MT6332_BUCK_ALL_CON18	mach/mt6795/include/mach/upmu_hw.h	4951;"	d
MT6332_BUCK_ALL_CON19	mach/mt6795/include/mach/upmu_hw.h	4952;"	d
MT6332_BUCK_ALL_CON2	mach/mt6795/include/mach/upmu_hw.h	4935;"	d
MT6332_BUCK_ALL_CON20	mach/mt6795/include/mach/upmu_hw.h	4953;"	d
MT6332_BUCK_ALL_CON21	mach/mt6795/include/mach/upmu_hw.h	4954;"	d
MT6332_BUCK_ALL_CON22	mach/mt6795/include/mach/upmu_hw.h	4955;"	d
MT6332_BUCK_ALL_CON23	mach/mt6795/include/mach/upmu_hw.h	4956;"	d
MT6332_BUCK_ALL_CON24	mach/mt6795/include/mach/upmu_hw.h	4957;"	d
MT6332_BUCK_ALL_CON25	mach/mt6795/include/mach/upmu_hw.h	4958;"	d
MT6332_BUCK_ALL_CON26	mach/mt6795/include/mach/upmu_hw.h	4959;"	d
MT6332_BUCK_ALL_CON27	mach/mt6795/include/mach/upmu_hw.h	4960;"	d
MT6332_BUCK_ALL_CON3	mach/mt6795/include/mach/upmu_hw.h	4936;"	d
MT6332_BUCK_ALL_CON4	mach/mt6795/include/mach/upmu_hw.h	4937;"	d
MT6332_BUCK_ALL_CON5	mach/mt6795/include/mach/upmu_hw.h	4938;"	d
MT6332_BUCK_ALL_CON6	mach/mt6795/include/mach/upmu_hw.h	4939;"	d
MT6332_BUCK_ALL_CON7	mach/mt6795/include/mach/upmu_hw.h	4940;"	d
MT6332_BUCK_ALL_CON8	mach/mt6795/include/mach/upmu_hw.h	4941;"	d
MT6332_BUCK_ALL_CON9	mach/mt6795/include/mach/upmu_hw.h	4942;"	d
MT6332_BUCK_K_CON0	mach/mt6795/include/mach/upmu_hw.h	5103;"	d
MT6332_BUCK_K_CON1	mach/mt6795/include/mach/upmu_hw.h	5104;"	d
MT6332_BUCK_K_CON2	mach/mt6795/include/mach/upmu_hw.h	5105;"	d
MT6332_BUCK_K_CON3	mach/mt6795/include/mach/upmu_hw.h	5106;"	d
MT6332_BUCK_K_CON4	mach/mt6795/include/mach/upmu_hw.h	5107;"	d
MT6332_BUCK_K_CON5	mach/mt6795/include/mach/upmu_hw.h	5108;"	d
MT6332_CHIP	mach/mt6795/hiau_ml/power/cust_pmic.h	/^	MT6332_CHIP,$/;"	e	enum:__anon20
MT6332_CHIP	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^	MT6332_CHIP,$/;"	e	enum:__anon30
MT6332_CHRWDT_CON0	mach/mt6795/include/mach/upmu_hw.h	4856;"	d
MT6332_CHRWDT_STATUS0	mach/mt6795/include/mach/upmu_hw.h	4857;"	d
MT6332_CHR_CON0	mach/mt6795/include/mach/upmu_hw.h	4794;"	d
MT6332_CHR_CON1	mach/mt6795/include/mach/upmu_hw.h	4795;"	d
MT6332_CHR_CON10	mach/mt6795/include/mach/upmu_hw.h	4804;"	d
MT6332_CHR_CON11	mach/mt6795/include/mach/upmu_hw.h	4805;"	d
MT6332_CHR_CON12	mach/mt6795/include/mach/upmu_hw.h	4806;"	d
MT6332_CHR_CON13	mach/mt6795/include/mach/upmu_hw.h	4807;"	d
MT6332_CHR_CON14	mach/mt6795/include/mach/upmu_hw.h	4808;"	d
MT6332_CHR_CON15	mach/mt6795/include/mach/upmu_hw.h	4809;"	d
MT6332_CHR_CON16	mach/mt6795/include/mach/upmu_hw.h	4922;"	d
MT6332_CHR_CON17	mach/mt6795/include/mach/upmu_hw.h	4923;"	d
MT6332_CHR_CON18	mach/mt6795/include/mach/upmu_hw.h	4924;"	d
MT6332_CHR_CON19	mach/mt6795/include/mach/upmu_hw.h	4925;"	d
MT6332_CHR_CON2	mach/mt6795/include/mach/upmu_hw.h	4796;"	d
MT6332_CHR_CON20	mach/mt6795/include/mach/upmu_hw.h	4926;"	d
MT6332_CHR_CON21	mach/mt6795/include/mach/upmu_hw.h	4927;"	d
MT6332_CHR_CON22	mach/mt6795/include/mach/upmu_hw.h	4928;"	d
MT6332_CHR_CON23	mach/mt6795/include/mach/upmu_hw.h	4929;"	d
MT6332_CHR_CON24	mach/mt6795/include/mach/upmu_hw.h	4930;"	d
MT6332_CHR_CON25	mach/mt6795/include/mach/upmu_hw.h	4931;"	d
MT6332_CHR_CON3	mach/mt6795/include/mach/upmu_hw.h	4797;"	d
MT6332_CHR_CON4	mach/mt6795/include/mach/upmu_hw.h	4798;"	d
MT6332_CHR_CON5	mach/mt6795/include/mach/upmu_hw.h	4799;"	d
MT6332_CHR_CON6	mach/mt6795/include/mach/upmu_hw.h	4800;"	d
MT6332_CHR_CON7	mach/mt6795/include/mach/upmu_hw.h	4801;"	d
MT6332_CHR_CON8	mach/mt6795/include/mach/upmu_hw.h	4802;"	d
MT6332_CHR_CON9	mach/mt6795/include/mach/upmu_hw.h	4803;"	d
MT6332_CORE_CON0	mach/mt6795/include/mach/upmu_hw.h	4770;"	d
MT6332_CORE_CON1	mach/mt6795/include/mach/upmu_hw.h	4771;"	d
MT6332_CORE_CON10	mach/mt6795/include/mach/upmu_hw.h	4780;"	d
MT6332_CORE_CON11	mach/mt6795/include/mach/upmu_hw.h	4781;"	d
MT6332_CORE_CON12	mach/mt6795/include/mach/upmu_hw.h	4782;"	d
MT6332_CORE_CON13	mach/mt6795/include/mach/upmu_hw.h	4783;"	d
MT6332_CORE_CON14	mach/mt6795/include/mach/upmu_hw.h	4784;"	d
MT6332_CORE_CON15	mach/mt6795/include/mach/upmu_hw.h	4785;"	d
MT6332_CORE_CON2	mach/mt6795/include/mach/upmu_hw.h	4772;"	d
MT6332_CORE_CON3	mach/mt6795/include/mach/upmu_hw.h	4773;"	d
MT6332_CORE_CON4	mach/mt6795/include/mach/upmu_hw.h	4774;"	d
MT6332_CORE_CON5	mach/mt6795/include/mach/upmu_hw.h	4775;"	d
MT6332_CORE_CON6	mach/mt6795/include/mach/upmu_hw.h	4776;"	d
MT6332_CORE_CON7	mach/mt6795/include/mach/upmu_hw.h	4777;"	d
MT6332_CORE_CON8	mach/mt6795/include/mach/upmu_hw.h	4778;"	d
MT6332_CORE_CON9	mach/mt6795/include/mach/upmu_hw.h	4779;"	d
MT6332_DDR_VREF_AP_CON	mach/mt6795/include/mach/upmu_hw.h	4747;"	d
MT6332_DDR_VREF_CA_CON	mach/mt6795/include/mach/upmu_hw.h	4749;"	d
MT6332_DDR_VREF_DQ_CON	mach/mt6795/include/mach/upmu_hw.h	4748;"	d
MT6332_DEBUG_CON0	mach/mt6795/include/mach/upmu_hw.h	5365;"	d
MT6332_DEBUG_CON1	mach/mt6795/include/mach/upmu_hw.h	5366;"	d
MT6332_DEBUG_CON2	mach/mt6795/include/mach/upmu_hw.h	5367;"	d
MT6332_DEW_CIPHER_EN	mach/mt6795/include/mach/upmu_hw.h	4876;"	d
MT6332_DEW_CIPHER_IV_SEL	mach/mt6795/include/mach/upmu_hw.h	4875;"	d
MT6332_DEW_CIPHER_KEY_SEL	mach/mt6795/include/mach/upmu_hw.h	4874;"	d
MT6332_DEW_CIPHER_MODE	mach/mt6795/include/mach/upmu_hw.h	4878;"	d
MT6332_DEW_CIPHER_RDY	mach/mt6795/include/mach/upmu_hw.h	4877;"	d
MT6332_DEW_CIPHER_SWRST	mach/mt6795/include/mach/upmu_hw.h	4879;"	d
MT6332_DEW_CRC_EN	mach/mt6795/include/mach/upmu_hw.h	4871;"	d
MT6332_DEW_CRC_SWRST	mach/mt6795/include/mach/upmu_hw.h	4870;"	d
MT6332_DEW_CRC_VAL	mach/mt6795/include/mach/upmu_hw.h	4872;"	d
MT6332_DEW_DBG_MON_SEL	mach/mt6795/include/mach/upmu_hw.h	4873;"	d
MT6332_DEW_DIO_EN	mach/mt6795/include/mach/upmu_hw.h	4867;"	d
MT6332_DEW_RDDMY_NO	mach/mt6795/include/mach/upmu_hw.h	4880;"	d
MT6332_DEW_READ_TEST	mach/mt6795/include/mach/upmu_hw.h	4868;"	d
MT6332_DEW_WRITE_TEST	mach/mt6795/include/mach/upmu_hw.h	4869;"	d
MT6332_DRV_CON0	mach/mt6795/include/mach/upmu_hw.h	4759;"	d
MT6332_DRV_CON1	mach/mt6795/include/mach/upmu_hw.h	4760;"	d
MT6332_DRV_CON2	mach/mt6795/include/mach/upmu_hw.h	4761;"	d
MT6332_EN_STATUS0	mach/mt6795/include/mach/upmu_hw.h	4762;"	d
MT6332_FGADC_CON0	mach/mt6795/include/mach/upmu_hw.h	5229;"	d
MT6332_FGADC_CON1	mach/mt6795/include/mach/upmu_hw.h	5230;"	d
MT6332_FGADC_CON10	mach/mt6795/include/mach/upmu_hw.h	5239;"	d
MT6332_FGADC_CON11	mach/mt6795/include/mach/upmu_hw.h	5240;"	d
MT6332_FGADC_CON12	mach/mt6795/include/mach/upmu_hw.h	5241;"	d
MT6332_FGADC_CON13	mach/mt6795/include/mach/upmu_hw.h	5242;"	d
MT6332_FGADC_CON14	mach/mt6795/include/mach/upmu_hw.h	5243;"	d
MT6332_FGADC_CON15	mach/mt6795/include/mach/upmu_hw.h	5244;"	d
MT6332_FGADC_CON16	mach/mt6795/include/mach/upmu_hw.h	5245;"	d
MT6332_FGADC_CON17	mach/mt6795/include/mach/upmu_hw.h	5246;"	d
MT6332_FGADC_CON18	mach/mt6795/include/mach/upmu_hw.h	5247;"	d
MT6332_FGADC_CON19	mach/mt6795/include/mach/upmu_hw.h	5248;"	d
MT6332_FGADC_CON2	mach/mt6795/include/mach/upmu_hw.h	5231;"	d
MT6332_FGADC_CON20	mach/mt6795/include/mach/upmu_hw.h	5249;"	d
MT6332_FGADC_CON21	mach/mt6795/include/mach/upmu_hw.h	5250;"	d
MT6332_FGADC_CON22	mach/mt6795/include/mach/upmu_hw.h	5251;"	d
MT6332_FGADC_CON23	mach/mt6795/include/mach/upmu_hw.h	5368;"	d
MT6332_FGADC_CON24	mach/mt6795/include/mach/upmu_hw.h	5369;"	d
MT6332_FGADC_CON25	mach/mt6795/include/mach/upmu_hw.h	5370;"	d
MT6332_FGADC_CON3	mach/mt6795/include/mach/upmu_hw.h	5232;"	d
MT6332_FGADC_CON4	mach/mt6795/include/mach/upmu_hw.h	5233;"	d
MT6332_FGADC_CON5	mach/mt6795/include/mach/upmu_hw.h	5234;"	d
MT6332_FGADC_CON6	mach/mt6795/include/mach/upmu_hw.h	5235;"	d
MT6332_FGADC_CON7	mach/mt6795/include/mach/upmu_hw.h	5236;"	d
MT6332_FGADC_CON8	mach/mt6795/include/mach/upmu_hw.h	5237;"	d
MT6332_FGADC_CON9	mach/mt6795/include/mach/upmu_hw.h	5238;"	d
MT6332_FLASH_CON0	mach/mt6795/include/mach/upmu_hw.h	4767;"	d
MT6332_FLASH_CON1	mach/mt6795/include/mach/upmu_hw.h	4768;"	d
MT6332_FLASH_CON2	mach/mt6795/include/mach/upmu_hw.h	4769;"	d
MT6332_FQMTR_CON0	mach/mt6795/include/mach/upmu_hw.h	5312;"	d
MT6332_FQMTR_CON1	mach/mt6795/include/mach/upmu_hw.h	5313;"	d
MT6332_FQMTR_CON2	mach/mt6795/include/mach/upmu_hw.h	5314;"	d
MT6332_HWCID	mach/mt6795/include/mach/upmu_hw.h	4744;"	d
MT6332_INT_CON0	mach/mt6795/include/mach/upmu_hw.h	4844;"	d
MT6332_INT_CON0_CLR	mach/mt6795/include/mach/upmu_hw.h	4846;"	d
MT6332_INT_CON0_SET	mach/mt6795/include/mach/upmu_hw.h	4845;"	d
MT6332_INT_CON1	mach/mt6795/include/mach/upmu_hw.h	4847;"	d
MT6332_INT_CON1_CLR	mach/mt6795/include/mach/upmu_hw.h	4849;"	d
MT6332_INT_CON1_SET	mach/mt6795/include/mach/upmu_hw.h	4848;"	d
MT6332_INT_CON2	mach/mt6795/include/mach/upmu_hw.h	4850;"	d
MT6332_INT_CON2_CLR	mach/mt6795/include/mach/upmu_hw.h	4852;"	d
MT6332_INT_CON2_SET	mach/mt6795/include/mach/upmu_hw.h	4851;"	d
MT6332_INT_CON3	mach/mt6795/include/mach/upmu_hw.h	4853;"	d
MT6332_INT_CON3_CLR	mach/mt6795/include/mach/upmu_hw.h	4855;"	d
MT6332_INT_CON3_SET	mach/mt6795/include/mach/upmu_hw.h	4854;"	d
MT6332_INT_MISC_CON	mach/mt6795/include/mach/upmu_hw.h	4865;"	d
MT6332_INT_STA	mach/mt6795/include/mach/upmu_hw.h	4881;"	d
MT6332_INT_STATUS0	mach/mt6795/include/mach/upmu_hw.h	4858;"	d
MT6332_INT_STATUS1	mach/mt6795/include/mach/upmu_hw.h	4859;"	d
MT6332_INT_STATUS2	mach/mt6795/include/mach/upmu_hw.h	4860;"	d
MT6332_INT_STATUS3	mach/mt6795/include/mach/upmu_hw.h	4861;"	d
MT6332_IWLED_CON0	mach/mt6795/include/mach/upmu_hw.h	5315;"	d
MT6332_IWLED_CON1	mach/mt6795/include/mach/upmu_hw.h	5319;"	d
MT6332_IWLED_CON2	mach/mt6795/include/mach/upmu_hw.h	5320;"	d
MT6332_IWLED_CON3	mach/mt6795/include/mach/upmu_hw.h	5323;"	d
MT6332_IWLED_CON4	mach/mt6795/include/mach/upmu_hw.h	5324;"	d
MT6332_IWLED_CON5	mach/mt6795/include/mach/upmu_hw.h	5325;"	d
MT6332_IWLED_CON6	mach/mt6795/include/mach/upmu_hw.h	5326;"	d
MT6332_IWLED_CON7	mach/mt6795/include/mach/upmu_hw.h	5327;"	d
MT6332_IWLED_CON8	mach/mt6795/include/mach/upmu_hw.h	5328;"	d
MT6332_IWLED_CON9	mach/mt6795/include/mach/upmu_hw.h	5329;"	d
MT6332_IWLED_DEG	mach/mt6795/include/mach/upmu_hw.h	5316;"	d
MT6332_IWLED_EN_CTRL	mach/mt6795/include/mach/upmu_hw.h	5318;"	d
MT6332_IWLED_STATUS	mach/mt6795/include/mach/upmu_hw.h	5317;"	d
MT6332_IWLED_TRIM0	mach/mt6795/include/mach/upmu_hw.h	5321;"	d
MT6332_IWLED_TRIM1	mach/mt6795/include/mach/upmu_hw.h	5322;"	d
MT6332_LDO_CON0	mach/mt6795/include/mach/upmu_hw.h	5299;"	d
MT6332_LDO_CON1	mach/mt6795/include/mach/upmu_hw.h	5300;"	d
MT6332_LDO_CON10	mach/mt6795/include/mach/upmu_hw.h	5308;"	d
MT6332_LDO_CON11	mach/mt6795/include/mach/upmu_hw.h	5309;"	d
MT6332_LDO_CON12	mach/mt6795/include/mach/upmu_hw.h	5310;"	d
MT6332_LDO_CON13	mach/mt6795/include/mach/upmu_hw.h	5311;"	d
MT6332_LDO_CON2	mach/mt6795/include/mach/upmu_hw.h	5301;"	d
MT6332_LDO_CON3	mach/mt6795/include/mach/upmu_hw.h	5302;"	d
MT6332_LDO_CON5	mach/mt6795/include/mach/upmu_hw.h	5303;"	d
MT6332_LDO_CON6	mach/mt6795/include/mach/upmu_hw.h	5304;"	d
MT6332_LDO_CON7	mach/mt6795/include/mach/upmu_hw.h	5305;"	d
MT6332_LDO_CON8	mach/mt6795/include/mach/upmu_hw.h	5306;"	d
MT6332_LDO_CON9	mach/mt6795/include/mach/upmu_hw.h	5307;"	d
MT6332_OCSTATUS0	mach/mt6795/include/mach/upmu_hw.h	4763;"	d
MT6332_OC_GEAR_0	mach/mt6795/include/mach/upmu_hw.h	4862;"	d
MT6332_OC_GEAR_1	mach/mt6795/include/mach/upmu_hw.h	4863;"	d
MT6332_OC_GEAR_2	mach/mt6795/include/mach/upmu_hw.h	4864;"	d
MT6332_OTP_CON0	mach/mt6795/include/mach/upmu_hw.h	5252;"	d
MT6332_OTP_CON1	mach/mt6795/include/mach/upmu_hw.h	5253;"	d
MT6332_OTP_CON10	mach/mt6795/include/mach/upmu_hw.h	5262;"	d
MT6332_OTP_CON11	mach/mt6795/include/mach/upmu_hw.h	5263;"	d
MT6332_OTP_CON12	mach/mt6795/include/mach/upmu_hw.h	5264;"	d
MT6332_OTP_CON13	mach/mt6795/include/mach/upmu_hw.h	5265;"	d
MT6332_OTP_CON14	mach/mt6795/include/mach/upmu_hw.h	5266;"	d
MT6332_OTP_CON2	mach/mt6795/include/mach/upmu_hw.h	5254;"	d
MT6332_OTP_CON3	mach/mt6795/include/mach/upmu_hw.h	5255;"	d
MT6332_OTP_CON4	mach/mt6795/include/mach/upmu_hw.h	5256;"	d
MT6332_OTP_CON5	mach/mt6795/include/mach/upmu_hw.h	5257;"	d
MT6332_OTP_CON6	mach/mt6795/include/mach/upmu_hw.h	5258;"	d
MT6332_OTP_CON7	mach/mt6795/include/mach/upmu_hw.h	5259;"	d
MT6332_OTP_CON8	mach/mt6795/include/mach/upmu_hw.h	5260;"	d
MT6332_OTP_CON9	mach/mt6795/include/mach/upmu_hw.h	5261;"	d
MT6332_OTP_DOUT_0_15	mach/mt6795/include/mach/upmu_hw.h	5267;"	d
MT6332_OTP_DOUT_112_127	mach/mt6795/include/mach/upmu_hw.h	5274;"	d
MT6332_OTP_DOUT_128_143	mach/mt6795/include/mach/upmu_hw.h	5275;"	d
MT6332_OTP_DOUT_144_159	mach/mt6795/include/mach/upmu_hw.h	5276;"	d
MT6332_OTP_DOUT_160_175	mach/mt6795/include/mach/upmu_hw.h	5277;"	d
MT6332_OTP_DOUT_16_31	mach/mt6795/include/mach/upmu_hw.h	5268;"	d
MT6332_OTP_DOUT_176_191	mach/mt6795/include/mach/upmu_hw.h	5278;"	d
MT6332_OTP_DOUT_192_207	mach/mt6795/include/mach/upmu_hw.h	5279;"	d
MT6332_OTP_DOUT_208_223	mach/mt6795/include/mach/upmu_hw.h	5280;"	d
MT6332_OTP_DOUT_224_239	mach/mt6795/include/mach/upmu_hw.h	5281;"	d
MT6332_OTP_DOUT_240_255	mach/mt6795/include/mach/upmu_hw.h	5282;"	d
MT6332_OTP_DOUT_32_47	mach/mt6795/include/mach/upmu_hw.h	5269;"	d
MT6332_OTP_DOUT_48_63	mach/mt6795/include/mach/upmu_hw.h	5270;"	d
MT6332_OTP_DOUT_64_79	mach/mt6795/include/mach/upmu_hw.h	5271;"	d
MT6332_OTP_DOUT_80_95	mach/mt6795/include/mach/upmu_hw.h	5272;"	d
MT6332_OTP_DOUT_96_111	mach/mt6795/include/mach/upmu_hw.h	5273;"	d
MT6332_OTP_VAL_0_15	mach/mt6795/include/mach/upmu_hw.h	5283;"	d
MT6332_OTP_VAL_112_127	mach/mt6795/include/mach/upmu_hw.h	5290;"	d
MT6332_OTP_VAL_128_143	mach/mt6795/include/mach/upmu_hw.h	5291;"	d
MT6332_OTP_VAL_144_159	mach/mt6795/include/mach/upmu_hw.h	5292;"	d
MT6332_OTP_VAL_160_175	mach/mt6795/include/mach/upmu_hw.h	5293;"	d
MT6332_OTP_VAL_16_31	mach/mt6795/include/mach/upmu_hw.h	5284;"	d
MT6332_OTP_VAL_176_191	mach/mt6795/include/mach/upmu_hw.h	5294;"	d
MT6332_OTP_VAL_192_207	mach/mt6795/include/mach/upmu_hw.h	5295;"	d
MT6332_OTP_VAL_208_223	mach/mt6795/include/mach/upmu_hw.h	5296;"	d
MT6332_OTP_VAL_224_239	mach/mt6795/include/mach/upmu_hw.h	5297;"	d
MT6332_OTP_VAL_240_255	mach/mt6795/include/mach/upmu_hw.h	5298;"	d
MT6332_OTP_VAL_32_47	mach/mt6795/include/mach/upmu_hw.h	5285;"	d
MT6332_OTP_VAL_48_63	mach/mt6795/include/mach/upmu_hw.h	5286;"	d
MT6332_OTP_VAL_64_79	mach/mt6795/include/mach/upmu_hw.h	5287;"	d
MT6332_OTP_VAL_80_95	mach/mt6795/include/mach/upmu_hw.h	5288;"	d
MT6332_OTP_VAL_96_111	mach/mt6795/include/mach/upmu_hw.h	5289;"	d
MT6332_PMIC_AD_AUXADC_COMP_MASK	mach/mt6795/include/mach/upmu_hw.h	8176;"	d
MT6332_PMIC_AD_AUXADC_COMP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8177;"	d
MT6332_PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	8220;"	d
MT6332_PMIC_AUXADC_ACCDET_AUTO_RQST_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8221;"	d
MT6332_PMIC_AUXADC_ACCDET_AUTO_SPL_MASK	mach/mt6795/include/mach/upmu_hw.h	8218;"	d
MT6332_PMIC_AUXADC_ACCDET_AUTO_SPL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8219;"	d
MT6332_PMIC_AUXADC_ACCDET_DIG0_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	8290;"	d
MT6332_PMIC_AUXADC_ACCDET_DIG0_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8291;"	d
MT6332_PMIC_AUXADC_ACCDET_DIG1_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	8288;"	d
MT6332_PMIC_AUXADC_ACCDET_DIG1_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8289;"	d
MT6332_PMIC_AUXADC_ADCIN_BATON_TDET_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8196;"	d
MT6332_PMIC_AUXADC_ADCIN_BATON_TDET_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8197;"	d
MT6332_PMIC_AUXADC_ADCIN_BATSNS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8192;"	d
MT6332_PMIC_AUXADC_ADCIN_BATSNS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8193;"	d
MT6332_PMIC_AUXADC_ADCIN_CHRIN_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8190;"	d
MT6332_PMIC_AUXADC_ADCIN_CHRIN_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8191;"	d
MT6332_PMIC_AUXADC_ADCIN_CS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8194;"	d
MT6332_PMIC_AUXADC_ADCIN_CS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8195;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_MASK	mach/mt6795/include/mach/upmu_hw.h	8032;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8033;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_GPS_MASK	mach/mt6795/include/mach/upmu_hw.h	8036;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	8034;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8035;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_GPS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8037;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_LBAT_MASK	mach/mt6795/include/mach/upmu_hw.h	8024;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_LBAT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8025;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	8022;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8023;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_SPK_I_MASK	mach/mt6795/include/mach/upmu_hw.h	8028;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_SPK_I_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8029;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_SPK_V_MASK	mach/mt6795/include/mach/upmu_hw.h	8030;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_SPK_V_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8031;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_THR_HW_MASK	mach/mt6795/include/mach/upmu_hw.h	8038;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_THR_HW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8039;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_THR_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	8040;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_THR_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8041;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_MASK	mach/mt6795/include/mach/upmu_hw.h	8026;"	d
MT6332_PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8027;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH0_MASK	mach/mt6795/include/mach/upmu_hw.h	7848;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7849;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH10_MASK	mach/mt6795/include/mach/upmu_hw.h	7888;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH10_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7889;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH11_15_MASK	mach/mt6795/include/mach/upmu_hw.h	7892;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH11_15_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7893;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH1_MASK	mach/mt6795/include/mach/upmu_hw.h	7852;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7853;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH2_MASK	mach/mt6795/include/mach/upmu_hw.h	7856;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7857;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH3_MASK	mach/mt6795/include/mach/upmu_hw.h	7860;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7861;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH4_BY_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	7916;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH4_BY_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7917;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH4_MASK	mach/mt6795/include/mach/upmu_hw.h	7864;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7865;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH5_MASK	mach/mt6795/include/mach/upmu_hw.h	7868;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH5_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7869;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH6_MASK	mach/mt6795/include/mach/upmu_hw.h	7872;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH6_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7873;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH7_BY_AP_MASK	mach/mt6795/include/mach/upmu_hw.h	7912;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH7_BY_AP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7913;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_MASK	mach/mt6795/include/mach/upmu_hw.h	7904;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7905;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH7_BY_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	7908;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH7_BY_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7909;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH7_MASK	mach/mt6795/include/mach/upmu_hw.h	7876;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH7_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7877;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH8_MASK	mach/mt6795/include/mach/upmu_hw.h	7880;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH8_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7881;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH9_MASK	mach/mt6795/include/mach/upmu_hw.h	7884;"	d
MT6332_PMIC_AUXADC_ADC_OUT_CH9_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7885;"	d
MT6332_PMIC_AUXADC_ADC_OUT_LBAT_MASK	mach/mt6795/include/mach/upmu_hw.h	7900;"	d
MT6332_PMIC_AUXADC_ADC_OUT_LBAT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7901;"	d
MT6332_PMIC_AUXADC_ADC_OUT_M3_HW_MASK	mach/mt6795/include/mach/upmu_hw.h	8380;"	d
MT6332_PMIC_AUXADC_ADC_OUT_M3_HW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8381;"	d
MT6332_PMIC_AUXADC_ADC_OUT_RAW_MASK	mach/mt6795/include/mach/upmu_hw.h	8020;"	d
MT6332_PMIC_AUXADC_ADC_OUT_RAW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8021;"	d
MT6332_PMIC_AUXADC_ADC_OUT_THR_HW_MASK	mach/mt6795/include/mach/upmu_hw.h	7896;"	d
MT6332_PMIC_AUXADC_ADC_OUT_THR_HW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7897;"	d
MT6332_PMIC_AUXADC_ADC_OUT_WAKEUP_MASK	mach/mt6795/include/mach/upmu_hw.h	7920;"	d
MT6332_PMIC_AUXADC_ADC_OUT_WAKEUP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7921;"	d
MT6332_PMIC_AUXADC_ADC_PWDB_MASK	mach/mt6795/include/mach/upmu_hw.h	8166;"	d
MT6332_PMIC_AUXADC_ADC_PWDB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8167;"	d
MT6332_PMIC_AUXADC_ADC_PWDB_SWCTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	8168;"	d
MT6332_PMIC_AUXADC_ADC_PWDB_SWCTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8169;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH0_MASK	mach/mt6795/include/mach/upmu_hw.h	7850;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7851;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH10_MASK	mach/mt6795/include/mach/upmu_hw.h	7890;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH10_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7891;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH11_15_MASK	mach/mt6795/include/mach/upmu_hw.h	7894;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH11_15_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7895;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH1_MASK	mach/mt6795/include/mach/upmu_hw.h	7854;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7855;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH2_MASK	mach/mt6795/include/mach/upmu_hw.h	7858;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7859;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH3_MASK	mach/mt6795/include/mach/upmu_hw.h	7862;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7863;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH4_BY_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	7918;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH4_BY_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7919;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH4_MASK	mach/mt6795/include/mach/upmu_hw.h	7866;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7867;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH5_MASK	mach/mt6795/include/mach/upmu_hw.h	7870;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH5_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7871;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH6_MASK	mach/mt6795/include/mach/upmu_hw.h	7874;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH6_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7875;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH7_BY_AP_MASK	mach/mt6795/include/mach/upmu_hw.h	7914;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH7_BY_AP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7915;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_MASK	mach/mt6795/include/mach/upmu_hw.h	7906;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7907;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH7_BY_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	7910;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH7_BY_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7911;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH7_MASK	mach/mt6795/include/mach/upmu_hw.h	7878;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH7_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7879;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH8_MASK	mach/mt6795/include/mach/upmu_hw.h	7882;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH8_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7883;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH9_MASK	mach/mt6795/include/mach/upmu_hw.h	7886;"	d
MT6332_PMIC_AUXADC_ADC_RDY_CH9_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7887;"	d
MT6332_PMIC_AUXADC_ADC_RDY_LBAT_MASK	mach/mt6795/include/mach/upmu_hw.h	7902;"	d
MT6332_PMIC_AUXADC_ADC_RDY_LBAT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7903;"	d
MT6332_PMIC_AUXADC_ADC_RDY_M3_HW_MASK	mach/mt6795/include/mach/upmu_hw.h	8382;"	d
MT6332_PMIC_AUXADC_ADC_RDY_M3_HW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8383;"	d
MT6332_PMIC_AUXADC_ADC_RDY_THR_HW_MASK	mach/mt6795/include/mach/upmu_hw.h	7898;"	d
MT6332_PMIC_AUXADC_ADC_RDY_THR_HW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7899;"	d
MT6332_PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	8096;"	d
MT6332_PMIC_AUXADC_ADC_RDY_WAKEUP_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8097;"	d
MT6332_PMIC_AUXADC_ADC_RDY_WAKEUP_MASK	mach/mt6795/include/mach/upmu_hw.h	7922;"	d
MT6332_PMIC_AUXADC_ADC_RDY_WAKEUP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7923;"	d
MT6332_PMIC_AUXADC_AUTORPT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8250;"	d
MT6332_PMIC_AUXADC_AUTORPT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8251;"	d
MT6332_PMIC_AUXADC_AUTORPT_PRD_MASK	mach/mt6795/include/mach/upmu_hw.h	8248;"	d
MT6332_PMIC_AUXADC_AUTORPT_PRD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8249;"	d
MT6332_PMIC_AUXADC_AVG_NUM_LARGE_MASK	mach/mt6795/include/mach/upmu_hw.h	8108;"	d
MT6332_PMIC_AUXADC_AVG_NUM_LARGE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8109;"	d
MT6332_PMIC_AUXADC_AVG_NUM_SEL_LBAT_MASK	mach/mt6795/include/mach/upmu_hw.h	8114;"	d
MT6332_PMIC_AUXADC_AVG_NUM_SEL_LBAT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8115;"	d
MT6332_PMIC_AUXADC_AVG_NUM_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8112;"	d
MT6332_PMIC_AUXADC_AVG_NUM_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8113;"	d
MT6332_PMIC_AUXADC_AVG_NUM_SEL_SPK_I_MASK	mach/mt6795/include/mach/upmu_hw.h	8118;"	d
MT6332_PMIC_AUXADC_AVG_NUM_SEL_SPK_I_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8119;"	d
MT6332_PMIC_AUXADC_AVG_NUM_SEL_SPK_V_MASK	mach/mt6795/include/mach/upmu_hw.h	8120;"	d
MT6332_PMIC_AUXADC_AVG_NUM_SEL_SPK_V_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8121;"	d
MT6332_PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_MASK	mach/mt6795/include/mach/upmu_hw.h	8116;"	d
MT6332_PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8117;"	d
MT6332_PMIC_AUXADC_AVG_NUM_SMALL_MASK	mach/mt6795/include/mach/upmu_hw.h	8106;"	d
MT6332_PMIC_AUXADC_AVG_NUM_SMALL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8107;"	d
MT6332_PMIC_AUXADC_BIT_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8160;"	d
MT6332_PMIC_AUXADC_BIT_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8161;"	d
MT6332_PMIC_AUXADC_CHSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8206;"	d
MT6332_PMIC_AUXADC_CHSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8207;"	d
MT6332_PMIC_AUXADC_CK_AON_GPS_MASK	mach/mt6795/include/mach/upmu_hw.h	8100;"	d
MT6332_PMIC_AUXADC_CK_AON_GPS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8101;"	d
MT6332_PMIC_AUXADC_CK_AON_MASK	mach/mt6795/include/mach/upmu_hw.h	8104;"	d
MT6332_PMIC_AUXADC_CK_AON_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	8102;"	d
MT6332_PMIC_AUXADC_CK_AON_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8103;"	d
MT6332_PMIC_AUXADC_CK_AON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8105;"	d
MT6332_PMIC_AUXADC_CK_ON_EXTD_MASK	mach/mt6795/include/mach/upmu_hw.h	8092;"	d
MT6332_PMIC_AUXADC_CK_ON_EXTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8093;"	d
MT6332_PMIC_AUXADC_DAC_EXTD_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8224;"	d
MT6332_PMIC_AUXADC_DAC_EXTD_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8225;"	d
MT6332_PMIC_AUXADC_DAC_EXTD_MASK	mach/mt6795/include/mach/upmu_hw.h	8222;"	d
MT6332_PMIC_AUXADC_DAC_EXTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8223;"	d
MT6332_PMIC_AUXADC_DATA_REUSE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8156;"	d
MT6332_PMIC_AUXADC_DATA_REUSE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8157;"	d
MT6332_PMIC_AUXADC_DA_DAC_MASK	mach/mt6795/include/mach/upmu_hw.h	8172;"	d
MT6332_PMIC_AUXADC_DA_DAC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8173;"	d
MT6332_PMIC_AUXADC_DA_DAC_SWCTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	8174;"	d
MT6332_PMIC_AUXADC_DA_DAC_SWCTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8175;"	d
MT6332_PMIC_AUXADC_DIG0_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	8204;"	d
MT6332_PMIC_AUXADC_DIG0_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8205;"	d
MT6332_PMIC_AUXADC_DIG0_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	8258;"	d
MT6332_PMIC_AUXADC_DIG0_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8259;"	d
MT6332_PMIC_AUXADC_DIG0_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	8214;"	d
MT6332_PMIC_AUXADC_DIG0_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8215;"	d
MT6332_PMIC_AUXADC_DIG0_RSV4_MASK	mach/mt6795/include/mach/upmu_hw.h	8344;"	d
MT6332_PMIC_AUXADC_DIG0_RSV4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8345;"	d
MT6332_PMIC_AUXADC_DIG0_RSV5_MASK	mach/mt6795/include/mach/upmu_hw.h	8350;"	d
MT6332_PMIC_AUXADC_DIG0_RSV5_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8351;"	d
MT6332_PMIC_AUXADC_DIG1_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	8216;"	d
MT6332_PMIC_AUXADC_DIG1_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8217;"	d
MT6332_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	8284;"	d
MT6332_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8285;"	d
MT6332_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	8286;"	d
MT6332_PMIC_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8287;"	d
MT6332_PMIC_AUXADC_LBAT_DEBT_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	8260;"	d
MT6332_PMIC_AUXADC_LBAT_DEBT_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8261;"	d
MT6332_PMIC_AUXADC_LBAT_DEBT_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	8262;"	d
MT6332_PMIC_AUXADC_LBAT_DEBT_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8263;"	d
MT6332_PMIC_AUXADC_LBAT_DET_PRD_15_0_MASK	mach/mt6795/include/mach/upmu_hw.h	8264;"	d
MT6332_PMIC_AUXADC_LBAT_DET_PRD_15_0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8265;"	d
MT6332_PMIC_AUXADC_LBAT_DET_PRD_19_16_MASK	mach/mt6795/include/mach/upmu_hw.h	8266;"	d
MT6332_PMIC_AUXADC_LBAT_DET_PRD_19_16_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8267;"	d
MT6332_PMIC_AUXADC_LBAT_EN_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	8272;"	d
MT6332_PMIC_AUXADC_LBAT_EN_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8273;"	d
MT6332_PMIC_AUXADC_LBAT_EN_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	8280;"	d
MT6332_PMIC_AUXADC_LBAT_EN_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8281;"	d
MT6332_PMIC_AUXADC_LBAT_IRQ_EN_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	8270;"	d
MT6332_PMIC_AUXADC_LBAT_IRQ_EN_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8271;"	d
MT6332_PMIC_AUXADC_LBAT_IRQ_EN_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	8278;"	d
MT6332_PMIC_AUXADC_LBAT_IRQ_EN_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8279;"	d
MT6332_PMIC_AUXADC_LBAT_MAX_IRQ_B_MASK	mach/mt6795/include/mach/upmu_hw.h	8274;"	d
MT6332_PMIC_AUXADC_LBAT_MAX_IRQ_B_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8275;"	d
MT6332_PMIC_AUXADC_LBAT_MIN_IRQ_B_MASK	mach/mt6795/include/mach/upmu_hw.h	8282;"	d
MT6332_PMIC_AUXADC_LBAT_MIN_IRQ_B_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8283;"	d
MT6332_PMIC_AUXADC_LBAT_VOLT_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	8268;"	d
MT6332_PMIC_AUXADC_LBAT_VOLT_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8269;"	d
MT6332_PMIC_AUXADC_LBAT_VOLT_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	8276;"	d
MT6332_PMIC_AUXADC_LBAT_VOLT_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8277;"	d
MT6332_PMIC_AUXADC_M3_DEBOUNCE_COUNT_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	8376;"	d
MT6332_PMIC_AUXADC_M3_DEBOUNCE_COUNT_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8377;"	d
MT6332_PMIC_AUXADC_M3_DEBOUNCE_COUNT_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	8378;"	d
MT6332_PMIC_AUXADC_M3_DEBOUNCE_COUNT_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8379;"	d
MT6332_PMIC_AUXADC_M3_DEBT_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	8352;"	d
MT6332_PMIC_AUXADC_M3_DEBT_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8353;"	d
MT6332_PMIC_AUXADC_M3_DEBT_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	8354;"	d
MT6332_PMIC_AUXADC_M3_DEBT_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8355;"	d
MT6332_PMIC_AUXADC_M3_DET_PRD_15_0_MASK	mach/mt6795/include/mach/upmu_hw.h	8356;"	d
MT6332_PMIC_AUXADC_M3_DET_PRD_15_0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8357;"	d
MT6332_PMIC_AUXADC_M3_DET_PRD_19_16_MASK	mach/mt6795/include/mach/upmu_hw.h	8358;"	d
MT6332_PMIC_AUXADC_M3_DET_PRD_19_16_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8359;"	d
MT6332_PMIC_AUXADC_M3_EN_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	8364;"	d
MT6332_PMIC_AUXADC_M3_EN_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8365;"	d
MT6332_PMIC_AUXADC_M3_EN_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	8372;"	d
MT6332_PMIC_AUXADC_M3_EN_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8373;"	d
MT6332_PMIC_AUXADC_M3_HW_SPL_MASK	mach/mt6795/include/mach/upmu_hw.h	8390;"	d
MT6332_PMIC_AUXADC_M3_HW_SPL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8391;"	d
MT6332_PMIC_AUXADC_M3_IRQ_EN_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	8362;"	d
MT6332_PMIC_AUXADC_M3_IRQ_EN_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8363;"	d
MT6332_PMIC_AUXADC_M3_IRQ_EN_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	8370;"	d
MT6332_PMIC_AUXADC_M3_IRQ_EN_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8371;"	d
MT6332_PMIC_AUXADC_M3_MAX_IRQ_B_MASK	mach/mt6795/include/mach/upmu_hw.h	8366;"	d
MT6332_PMIC_AUXADC_M3_MAX_IRQ_B_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8367;"	d
MT6332_PMIC_AUXADC_M3_MIN_IRQ_B_MASK	mach/mt6795/include/mach/upmu_hw.h	8374;"	d
MT6332_PMIC_AUXADC_M3_MIN_IRQ_B_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8375;"	d
MT6332_PMIC_AUXADC_M3_REF_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8388;"	d
MT6332_PMIC_AUXADC_M3_REF_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8389;"	d
MT6332_PMIC_AUXADC_M3_REF_OE_MASK	mach/mt6795/include/mach/upmu_hw.h	8386;"	d
MT6332_PMIC_AUXADC_M3_REF_OE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8387;"	d
MT6332_PMIC_AUXADC_M3_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	8392;"	d
MT6332_PMIC_AUXADC_M3_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8393;"	d
MT6332_PMIC_AUXADC_M3_VOLT_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	8360;"	d
MT6332_PMIC_AUXADC_M3_VOLT_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8361;"	d
MT6332_PMIC_AUXADC_M3_VOLT_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	8368;"	d
MT6332_PMIC_AUXADC_M3_VOLT_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8369;"	d
MT6332_PMIC_AUXADC_OUT_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8170;"	d
MT6332_PMIC_AUXADC_OUT_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8171;"	d
MT6332_PMIC_AUXADC_PMU_THR_PDN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8254;"	d
MT6332_PMIC_AUXADC_PMU_THR_PDN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8255;"	d
MT6332_PMIC_AUXADC_PMU_THR_PDN_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	8256;"	d
MT6332_PMIC_AUXADC_PMU_THR_PDN_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8257;"	d
MT6332_PMIC_AUXADC_PMU_THR_PDN_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	8252;"	d
MT6332_PMIC_AUXADC_PMU_THR_PDN_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8253;"	d
MT6332_PMIC_AUXADC_RNG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8154;"	d
MT6332_PMIC_AUXADC_RNG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8155;"	d
MT6332_PMIC_AUXADC_RQST0_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	8076;"	d
MT6332_PMIC_AUXADC_RQST0_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8077;"	d
MT6332_PMIC_AUXADC_RQST0_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	8074;"	d
MT6332_PMIC_AUXADC_RQST0_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8075;"	d
MT6332_PMIC_AUXADC_RQST1_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	8090;"	d
MT6332_PMIC_AUXADC_RQST1_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8091;"	d
MT6332_PMIC_AUXADC_RQST1_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	8088;"	d
MT6332_PMIC_AUXADC_RQST1_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8089;"	d
MT6332_PMIC_AUXADC_RQST_CH0_MASK	mach/mt6795/include/mach/upmu_hw.h	8042;"	d
MT6332_PMIC_AUXADC_RQST_CH0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8043;"	d
MT6332_PMIC_AUXADC_RQST_CH10_MASK	mach/mt6795/include/mach/upmu_hw.h	8062;"	d
MT6332_PMIC_AUXADC_RQST_CH10_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8063;"	d
MT6332_PMIC_AUXADC_RQST_CH11_MASK	mach/mt6795/include/mach/upmu_hw.h	8064;"	d
MT6332_PMIC_AUXADC_RQST_CH11_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8065;"	d
MT6332_PMIC_AUXADC_RQST_CH12_MASK	mach/mt6795/include/mach/upmu_hw.h	8066;"	d
MT6332_PMIC_AUXADC_RQST_CH12_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8067;"	d
MT6332_PMIC_AUXADC_RQST_CH13_MASK	mach/mt6795/include/mach/upmu_hw.h	8068;"	d
MT6332_PMIC_AUXADC_RQST_CH13_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8069;"	d
MT6332_PMIC_AUXADC_RQST_CH14_MASK	mach/mt6795/include/mach/upmu_hw.h	8070;"	d
MT6332_PMIC_AUXADC_RQST_CH14_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8071;"	d
MT6332_PMIC_AUXADC_RQST_CH15_MASK	mach/mt6795/include/mach/upmu_hw.h	8072;"	d
MT6332_PMIC_AUXADC_RQST_CH15_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8073;"	d
MT6332_PMIC_AUXADC_RQST_CH1_MASK	mach/mt6795/include/mach/upmu_hw.h	8044;"	d
MT6332_PMIC_AUXADC_RQST_CH1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8045;"	d
MT6332_PMIC_AUXADC_RQST_CH2_MASK	mach/mt6795/include/mach/upmu_hw.h	8046;"	d
MT6332_PMIC_AUXADC_RQST_CH2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8047;"	d
MT6332_PMIC_AUXADC_RQST_CH3_MASK	mach/mt6795/include/mach/upmu_hw.h	8048;"	d
MT6332_PMIC_AUXADC_RQST_CH3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8049;"	d
MT6332_PMIC_AUXADC_RQST_CH4_BY_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	8080;"	d
MT6332_PMIC_AUXADC_RQST_CH4_BY_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8081;"	d
MT6332_PMIC_AUXADC_RQST_CH4_MASK	mach/mt6795/include/mach/upmu_hw.h	8050;"	d
MT6332_PMIC_AUXADC_RQST_CH4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8051;"	d
MT6332_PMIC_AUXADC_RQST_CH5_MASK	mach/mt6795/include/mach/upmu_hw.h	8052;"	d
MT6332_PMIC_AUXADC_RQST_CH5_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8053;"	d
MT6332_PMIC_AUXADC_RQST_CH6_MASK	mach/mt6795/include/mach/upmu_hw.h	8054;"	d
MT6332_PMIC_AUXADC_RQST_CH6_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8055;"	d
MT6332_PMIC_AUXADC_RQST_CH7_BY_GPS_MASK	mach/mt6795/include/mach/upmu_hw.h	8084;"	d
MT6332_PMIC_AUXADC_RQST_CH7_BY_GPS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8085;"	d
MT6332_PMIC_AUXADC_RQST_CH7_BY_MD_MASK	mach/mt6795/include/mach/upmu_hw.h	8082;"	d
MT6332_PMIC_AUXADC_RQST_CH7_BY_MD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8083;"	d
MT6332_PMIC_AUXADC_RQST_CH7_MASK	mach/mt6795/include/mach/upmu_hw.h	8056;"	d
MT6332_PMIC_AUXADC_RQST_CH7_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8057;"	d
MT6332_PMIC_AUXADC_RQST_CH8_MASK	mach/mt6795/include/mach/upmu_hw.h	8058;"	d
MT6332_PMIC_AUXADC_RQST_CH8_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8059;"	d
MT6332_PMIC_AUXADC_RQST_CH9_MASK	mach/mt6795/include/mach/upmu_hw.h	8060;"	d
MT6332_PMIC_AUXADC_RQST_CH9_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8061;"	d
MT6332_PMIC_AUXADC_RQST_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	8078;"	d
MT6332_PMIC_AUXADC_RQST_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8079;"	d
MT6332_PMIC_AUXADC_RQST_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	8086;"	d
MT6332_PMIC_AUXADC_RQST_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8087;"	d
MT6332_PMIC_AUXADC_SPK_BUFFER_LENGTH_MASK	mach/mt6795/include/mach/upmu_hw.h	8226;"	d
MT6332_PMIC_AUXADC_SPK_BUFFER_LENGTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8227;"	d
MT6332_PMIC_AUXADC_SPK_CHSEL_INV_MASK	mach/mt6795/include/mach/upmu_hw.h	8210;"	d
MT6332_PMIC_AUXADC_SPK_CHSEL_INV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8211;"	d
MT6332_PMIC_AUXADC_SPK_CHSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8338;"	d
MT6332_PMIC_AUXADC_SPK_CHSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8339;"	d
MT6332_PMIC_AUXADC_SPK_HW_SEL_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	8240;"	d
MT6332_PMIC_AUXADC_SPK_HW_SEL_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8241;"	d
MT6332_PMIC_AUXADC_SPK_I_CHSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8346;"	d
MT6332_PMIC_AUXADC_SPK_I_CHSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8347;"	d
MT6332_PMIC_AUXADC_SPK_I_DATA_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	8234;"	d
MT6332_PMIC_AUXADC_SPK_I_DATA_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8235;"	d
MT6332_PMIC_AUXADC_SPK_I_PTR_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	8242;"	d
MT6332_PMIC_AUXADC_SPK_I_PTR_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8243;"	d
MT6332_PMIC_AUXADC_SPK_I_PTR_READ_MASK	mach/mt6795/include/mach/upmu_hw.h	8340;"	d
MT6332_PMIC_AUXADC_SPK_I_PTR_READ_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8341;"	d
MT6332_PMIC_AUXADC_SPK_I_PTR_WRITE_MASK	mach/mt6795/include/mach/upmu_hw.h	8334;"	d
MT6332_PMIC_AUXADC_SPK_I_PTR_WRITE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8335;"	d
MT6332_PMIC_AUXADC_SPK_I_QUE_CNT_MASK	mach/mt6795/include/mach/upmu_hw.h	8328;"	d
MT6332_PMIC_AUXADC_SPK_I_QUE_CNT_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	8230;"	d
MT6332_PMIC_AUXADC_SPK_I_QUE_CNT_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8231;"	d
MT6332_PMIC_AUXADC_SPK_I_QUE_CNT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8329;"	d
MT6332_PMIC_AUXADC_SPK_MODE_BLOCKING_MASK	mach/mt6795/include/mach/upmu_hw.h	8212;"	d
MT6332_PMIC_AUXADC_SPK_MODE_BLOCKING_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8213;"	d
MT6332_PMIC_AUXADC_SPK_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	8246;"	d
MT6332_PMIC_AUXADC_SPK_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8247;"	d
MT6332_PMIC_AUXADC_SPK_OUT_00_MASK	mach/mt6795/include/mach/upmu_hw.h	7924;"	d
MT6332_PMIC_AUXADC_SPK_OUT_00_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7925;"	d
MT6332_PMIC_AUXADC_SPK_OUT_01_MASK	mach/mt6795/include/mach/upmu_hw.h	7928;"	d
MT6332_PMIC_AUXADC_SPK_OUT_01_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7929;"	d
MT6332_PMIC_AUXADC_SPK_OUT_02_MASK	mach/mt6795/include/mach/upmu_hw.h	7932;"	d
MT6332_PMIC_AUXADC_SPK_OUT_02_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7933;"	d
MT6332_PMIC_AUXADC_SPK_OUT_03_MASK	mach/mt6795/include/mach/upmu_hw.h	7936;"	d
MT6332_PMIC_AUXADC_SPK_OUT_03_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7937;"	d
MT6332_PMIC_AUXADC_SPK_OUT_04_MASK	mach/mt6795/include/mach/upmu_hw.h	7940;"	d
MT6332_PMIC_AUXADC_SPK_OUT_04_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7941;"	d
MT6332_PMIC_AUXADC_SPK_OUT_05_MASK	mach/mt6795/include/mach/upmu_hw.h	7944;"	d
MT6332_PMIC_AUXADC_SPK_OUT_05_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7945;"	d
MT6332_PMIC_AUXADC_SPK_OUT_06_MASK	mach/mt6795/include/mach/upmu_hw.h	7948;"	d
MT6332_PMIC_AUXADC_SPK_OUT_06_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7949;"	d
MT6332_PMIC_AUXADC_SPK_OUT_07_MASK	mach/mt6795/include/mach/upmu_hw.h	7952;"	d
MT6332_PMIC_AUXADC_SPK_OUT_07_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7953;"	d
MT6332_PMIC_AUXADC_SPK_OUT_08_MASK	mach/mt6795/include/mach/upmu_hw.h	7956;"	d
MT6332_PMIC_AUXADC_SPK_OUT_08_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7957;"	d
MT6332_PMIC_AUXADC_SPK_OUT_09_MASK	mach/mt6795/include/mach/upmu_hw.h	7960;"	d
MT6332_PMIC_AUXADC_SPK_OUT_09_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7961;"	d
MT6332_PMIC_AUXADC_SPK_OUT_10_MASK	mach/mt6795/include/mach/upmu_hw.h	7964;"	d
MT6332_PMIC_AUXADC_SPK_OUT_10_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7965;"	d
MT6332_PMIC_AUXADC_SPK_OUT_11_MASK	mach/mt6795/include/mach/upmu_hw.h	7968;"	d
MT6332_PMIC_AUXADC_SPK_OUT_11_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7969;"	d
MT6332_PMIC_AUXADC_SPK_OUT_12_MASK	mach/mt6795/include/mach/upmu_hw.h	7972;"	d
MT6332_PMIC_AUXADC_SPK_OUT_12_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7973;"	d
MT6332_PMIC_AUXADC_SPK_OUT_13_MASK	mach/mt6795/include/mach/upmu_hw.h	7976;"	d
MT6332_PMIC_AUXADC_SPK_OUT_13_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7977;"	d
MT6332_PMIC_AUXADC_SPK_OUT_14_MASK	mach/mt6795/include/mach/upmu_hw.h	7980;"	d
MT6332_PMIC_AUXADC_SPK_OUT_14_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7981;"	d
MT6332_PMIC_AUXADC_SPK_OUT_15_MASK	mach/mt6795/include/mach/upmu_hw.h	7984;"	d
MT6332_PMIC_AUXADC_SPK_OUT_15_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7985;"	d
MT6332_PMIC_AUXADC_SPK_OUT_16_MASK	mach/mt6795/include/mach/upmu_hw.h	7988;"	d
MT6332_PMIC_AUXADC_SPK_OUT_16_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7989;"	d
MT6332_PMIC_AUXADC_SPK_OUT_17_MASK	mach/mt6795/include/mach/upmu_hw.h	7992;"	d
MT6332_PMIC_AUXADC_SPK_OUT_17_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7993;"	d
MT6332_PMIC_AUXADC_SPK_OUT_18_MASK	mach/mt6795/include/mach/upmu_hw.h	7996;"	d
MT6332_PMIC_AUXADC_SPK_OUT_18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7997;"	d
MT6332_PMIC_AUXADC_SPK_OUT_19_MASK	mach/mt6795/include/mach/upmu_hw.h	8000;"	d
MT6332_PMIC_AUXADC_SPK_OUT_19_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8001;"	d
MT6332_PMIC_AUXADC_SPK_OUT_20_MASK	mach/mt6795/include/mach/upmu_hw.h	8004;"	d
MT6332_PMIC_AUXADC_SPK_OUT_20_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8005;"	d
MT6332_PMIC_AUXADC_SPK_OUT_21_MASK	mach/mt6795/include/mach/upmu_hw.h	8008;"	d
MT6332_PMIC_AUXADC_SPK_OUT_21_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8009;"	d
MT6332_PMIC_AUXADC_SPK_OUT_22_MASK	mach/mt6795/include/mach/upmu_hw.h	8012;"	d
MT6332_PMIC_AUXADC_SPK_OUT_22_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8013;"	d
MT6332_PMIC_AUXADC_SPK_OUT_23_MASK	mach/mt6795/include/mach/upmu_hw.h	8016;"	d
MT6332_PMIC_AUXADC_SPK_OUT_23_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8017;"	d
MT6332_PMIC_AUXADC_SPK_OVFLR_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	8228;"	d
MT6332_PMIC_AUXADC_SPK_OVFLR_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8229;"	d
MT6332_PMIC_AUXADC_SPK_OVFLR_MASK	mach/mt6795/include/mach/upmu_hw.h	8332;"	d
MT6332_PMIC_AUXADC_SPK_OVFLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8333;"	d
MT6332_PMIC_AUXADC_SPK_RDY_00_MASK	mach/mt6795/include/mach/upmu_hw.h	7926;"	d
MT6332_PMIC_AUXADC_SPK_RDY_00_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7927;"	d
MT6332_PMIC_AUXADC_SPK_RDY_01_MASK	mach/mt6795/include/mach/upmu_hw.h	7930;"	d
MT6332_PMIC_AUXADC_SPK_RDY_01_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7931;"	d
MT6332_PMIC_AUXADC_SPK_RDY_02_MASK	mach/mt6795/include/mach/upmu_hw.h	7934;"	d
MT6332_PMIC_AUXADC_SPK_RDY_02_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7935;"	d
MT6332_PMIC_AUXADC_SPK_RDY_03_MASK	mach/mt6795/include/mach/upmu_hw.h	7938;"	d
MT6332_PMIC_AUXADC_SPK_RDY_03_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7939;"	d
MT6332_PMIC_AUXADC_SPK_RDY_04_MASK	mach/mt6795/include/mach/upmu_hw.h	7942;"	d
MT6332_PMIC_AUXADC_SPK_RDY_04_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7943;"	d
MT6332_PMIC_AUXADC_SPK_RDY_05_MASK	mach/mt6795/include/mach/upmu_hw.h	7946;"	d
MT6332_PMIC_AUXADC_SPK_RDY_05_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7947;"	d
MT6332_PMIC_AUXADC_SPK_RDY_06_MASK	mach/mt6795/include/mach/upmu_hw.h	7950;"	d
MT6332_PMIC_AUXADC_SPK_RDY_06_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7951;"	d
MT6332_PMIC_AUXADC_SPK_RDY_07_MASK	mach/mt6795/include/mach/upmu_hw.h	7954;"	d
MT6332_PMIC_AUXADC_SPK_RDY_07_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7955;"	d
MT6332_PMIC_AUXADC_SPK_RDY_08_MASK	mach/mt6795/include/mach/upmu_hw.h	7958;"	d
MT6332_PMIC_AUXADC_SPK_RDY_08_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7959;"	d
MT6332_PMIC_AUXADC_SPK_RDY_09_MASK	mach/mt6795/include/mach/upmu_hw.h	7962;"	d
MT6332_PMIC_AUXADC_SPK_RDY_09_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7963;"	d
MT6332_PMIC_AUXADC_SPK_RDY_10_MASK	mach/mt6795/include/mach/upmu_hw.h	7966;"	d
MT6332_PMIC_AUXADC_SPK_RDY_10_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7967;"	d
MT6332_PMIC_AUXADC_SPK_RDY_11_MASK	mach/mt6795/include/mach/upmu_hw.h	7970;"	d
MT6332_PMIC_AUXADC_SPK_RDY_11_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7971;"	d
MT6332_PMIC_AUXADC_SPK_RDY_12_MASK	mach/mt6795/include/mach/upmu_hw.h	7974;"	d
MT6332_PMIC_AUXADC_SPK_RDY_12_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7975;"	d
MT6332_PMIC_AUXADC_SPK_RDY_13_MASK	mach/mt6795/include/mach/upmu_hw.h	7978;"	d
MT6332_PMIC_AUXADC_SPK_RDY_13_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7979;"	d
MT6332_PMIC_AUXADC_SPK_RDY_14_MASK	mach/mt6795/include/mach/upmu_hw.h	7982;"	d
MT6332_PMIC_AUXADC_SPK_RDY_14_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7983;"	d
MT6332_PMIC_AUXADC_SPK_RDY_15_MASK	mach/mt6795/include/mach/upmu_hw.h	7986;"	d
MT6332_PMIC_AUXADC_SPK_RDY_15_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7987;"	d
MT6332_PMIC_AUXADC_SPK_RDY_16_MASK	mach/mt6795/include/mach/upmu_hw.h	7990;"	d
MT6332_PMIC_AUXADC_SPK_RDY_16_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7991;"	d
MT6332_PMIC_AUXADC_SPK_RDY_17_MASK	mach/mt6795/include/mach/upmu_hw.h	7994;"	d
MT6332_PMIC_AUXADC_SPK_RDY_17_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7995;"	d
MT6332_PMIC_AUXADC_SPK_RDY_18_MASK	mach/mt6795/include/mach/upmu_hw.h	7998;"	d
MT6332_PMIC_AUXADC_SPK_RDY_18_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7999;"	d
MT6332_PMIC_AUXADC_SPK_RDY_19_MASK	mach/mt6795/include/mach/upmu_hw.h	8002;"	d
MT6332_PMIC_AUXADC_SPK_RDY_19_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8003;"	d
MT6332_PMIC_AUXADC_SPK_RDY_20_MASK	mach/mt6795/include/mach/upmu_hw.h	8006;"	d
MT6332_PMIC_AUXADC_SPK_RDY_20_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8007;"	d
MT6332_PMIC_AUXADC_SPK_RDY_21_MASK	mach/mt6795/include/mach/upmu_hw.h	8010;"	d
MT6332_PMIC_AUXADC_SPK_RDY_21_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8011;"	d
MT6332_PMIC_AUXADC_SPK_RDY_22_MASK	mach/mt6795/include/mach/upmu_hw.h	8014;"	d
MT6332_PMIC_AUXADC_SPK_RDY_22_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8015;"	d
MT6332_PMIC_AUXADC_SPK_RDY_23_MASK	mach/mt6795/include/mach/upmu_hw.h	8018;"	d
MT6332_PMIC_AUXADC_SPK_RDY_23_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8019;"	d
MT6332_PMIC_AUXADC_SPK_SW_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8238;"	d
MT6332_PMIC_AUXADC_SPK_SW_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8239;"	d
MT6332_PMIC_AUXADC_SPK_V_CHSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8348;"	d
MT6332_PMIC_AUXADC_SPK_V_CHSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8349;"	d
MT6332_PMIC_AUXADC_SPK_V_DATA_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	8236;"	d
MT6332_PMIC_AUXADC_SPK_V_DATA_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8237;"	d
MT6332_PMIC_AUXADC_SPK_V_PTR_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	8244;"	d
MT6332_PMIC_AUXADC_SPK_V_PTR_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8245;"	d
MT6332_PMIC_AUXADC_SPK_V_PTR_READ_MASK	mach/mt6795/include/mach/upmu_hw.h	8342;"	d
MT6332_PMIC_AUXADC_SPK_V_PTR_READ_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8343;"	d
MT6332_PMIC_AUXADC_SPK_V_PTR_WRITE_MASK	mach/mt6795/include/mach/upmu_hw.h	8336;"	d
MT6332_PMIC_AUXADC_SPK_V_PTR_WRITE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8337;"	d
MT6332_PMIC_AUXADC_SPK_V_QUE_CNT_MASK	mach/mt6795/include/mach/upmu_hw.h	8330;"	d
MT6332_PMIC_AUXADC_SPK_V_QUE_CNT_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	8232;"	d
MT6332_PMIC_AUXADC_SPK_V_QUE_CNT_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8233;"	d
MT6332_PMIC_AUXADC_SPK_V_QUE_CNT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8331;"	d
MT6332_PMIC_AUXADC_SPL_NUM_LARGE_MASK	mach/mt6795/include/mach/upmu_hw.h	8394;"	d
MT6332_PMIC_AUXADC_SPL_NUM_LARGE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8395;"	d
MT6332_PMIC_AUXADC_SPL_NUM_MASK	mach/mt6795/include/mach/upmu_hw.h	8110;"	d
MT6332_PMIC_AUXADC_SPL_NUM_SEL_LBAT_MASK	mach/mt6795/include/mach/upmu_hw.h	8398;"	d
MT6332_PMIC_AUXADC_SPL_NUM_SEL_LBAT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8399;"	d
MT6332_PMIC_AUXADC_SPL_NUM_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8396;"	d
MT6332_PMIC_AUXADC_SPL_NUM_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8397;"	d
MT6332_PMIC_AUXADC_SPL_NUM_SEL_SPK_I_MASK	mach/mt6795/include/mach/upmu_hw.h	8402;"	d
MT6332_PMIC_AUXADC_SPL_NUM_SEL_SPK_I_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8403;"	d
MT6332_PMIC_AUXADC_SPL_NUM_SEL_SPK_V_MASK	mach/mt6795/include/mach/upmu_hw.h	8404;"	d
MT6332_PMIC_AUXADC_SPL_NUM_SEL_SPK_V_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8405;"	d
MT6332_PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_MASK	mach/mt6795/include/mach/upmu_hw.h	8400;"	d
MT6332_PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8401;"	d
MT6332_PMIC_AUXADC_SPL_NUM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8111;"	d
MT6332_PMIC_AUXADC_SRCLKEN_CK_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8098;"	d
MT6332_PMIC_AUXADC_SRCLKEN_CK_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8099;"	d
MT6332_PMIC_AUXADC_START_SWCTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	8164;"	d
MT6332_PMIC_AUXADC_START_SWCTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8165;"	d
MT6332_PMIC_AUXADC_START_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	8162;"	d
MT6332_PMIC_AUXADC_START_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8163;"	d
MT6332_PMIC_AUXADC_STRUP_CK_ON_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	8094;"	d
MT6332_PMIC_AUXADC_STRUP_CK_ON_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8095;"	d
MT6332_PMIC_AUXADC_SWCHR_REF_OSC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8384;"	d
MT6332_PMIC_AUXADC_SWCHR_REF_OSC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8385;"	d
MT6332_PMIC_AUXADC_SWCTRL_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8208;"	d
MT6332_PMIC_AUXADC_SWCTRL_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8209;"	d
MT6332_PMIC_AUXADC_SW_GAIN_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	8150;"	d
MT6332_PMIC_AUXADC_SW_GAIN_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8151;"	d
MT6332_PMIC_AUXADC_SW_OFFSET_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	8152;"	d
MT6332_PMIC_AUXADC_SW_OFFSET_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8153;"	d
MT6332_PMIC_AUXADC_TEST_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	8158;"	d
MT6332_PMIC_AUXADC_TEST_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8159;"	d
MT6332_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	8316;"	d
MT6332_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8317;"	d
MT6332_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	8318;"	d
MT6332_PMIC_AUXADC_THR_DEBOUNCE_COUNT_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8319;"	d
MT6332_PMIC_AUXADC_THR_DEBT_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	8292;"	d
MT6332_PMIC_AUXADC_THR_DEBT_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8293;"	d
MT6332_PMIC_AUXADC_THR_DEBT_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	8294;"	d
MT6332_PMIC_AUXADC_THR_DEBT_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8295;"	d
MT6332_PMIC_AUXADC_THR_DET_PRD_15_0_MASK	mach/mt6795/include/mach/upmu_hw.h	8296;"	d
MT6332_PMIC_AUXADC_THR_DET_PRD_15_0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8297;"	d
MT6332_PMIC_AUXADC_THR_DET_PRD_19_16_MASK	mach/mt6795/include/mach/upmu_hw.h	8298;"	d
MT6332_PMIC_AUXADC_THR_DET_PRD_19_16_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8299;"	d
MT6332_PMIC_AUXADC_THR_EN_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	8304;"	d
MT6332_PMIC_AUXADC_THR_EN_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8305;"	d
MT6332_PMIC_AUXADC_THR_EN_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	8312;"	d
MT6332_PMIC_AUXADC_THR_EN_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8313;"	d
MT6332_PMIC_AUXADC_THR_IRQ_EN_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	8302;"	d
MT6332_PMIC_AUXADC_THR_IRQ_EN_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8303;"	d
MT6332_PMIC_AUXADC_THR_IRQ_EN_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	8310;"	d
MT6332_PMIC_AUXADC_THR_IRQ_EN_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8311;"	d
MT6332_PMIC_AUXADC_THR_MAX_IRQ_B_MASK	mach/mt6795/include/mach/upmu_hw.h	8306;"	d
MT6332_PMIC_AUXADC_THR_MAX_IRQ_B_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8307;"	d
MT6332_PMIC_AUXADC_THR_MIN_IRQ_B_MASK	mach/mt6795/include/mach/upmu_hw.h	8314;"	d
MT6332_PMIC_AUXADC_THR_MIN_IRQ_B_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8315;"	d
MT6332_PMIC_AUXADC_THR_VOLT_MAX_MASK	mach/mt6795/include/mach/upmu_hw.h	8300;"	d
MT6332_PMIC_AUXADC_THR_VOLT_MAX_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8301;"	d
MT6332_PMIC_AUXADC_THR_VOLT_MIN_MASK	mach/mt6795/include/mach/upmu_hw.h	8308;"	d
MT6332_PMIC_AUXADC_THR_VOLT_MIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8309;"	d
MT6332_PMIC_AUXADC_TRIM_CH0_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8122;"	d
MT6332_PMIC_AUXADC_TRIM_CH0_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8123;"	d
MT6332_PMIC_AUXADC_TRIM_CH10_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8142;"	d
MT6332_PMIC_AUXADC_TRIM_CH10_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8143;"	d
MT6332_PMIC_AUXADC_TRIM_CH11_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8144;"	d
MT6332_PMIC_AUXADC_TRIM_CH11_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8145;"	d
MT6332_PMIC_AUXADC_TRIM_CH1_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8124;"	d
MT6332_PMIC_AUXADC_TRIM_CH1_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8125;"	d
MT6332_PMIC_AUXADC_TRIM_CH2_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8126;"	d
MT6332_PMIC_AUXADC_TRIM_CH2_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8127;"	d
MT6332_PMIC_AUXADC_TRIM_CH3_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8128;"	d
MT6332_PMIC_AUXADC_TRIM_CH3_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8129;"	d
MT6332_PMIC_AUXADC_TRIM_CH4_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8130;"	d
MT6332_PMIC_AUXADC_TRIM_CH4_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8131;"	d
MT6332_PMIC_AUXADC_TRIM_CH5_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8132;"	d
MT6332_PMIC_AUXADC_TRIM_CH5_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8133;"	d
MT6332_PMIC_AUXADC_TRIM_CH6_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8134;"	d
MT6332_PMIC_AUXADC_TRIM_CH6_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8135;"	d
MT6332_PMIC_AUXADC_TRIM_CH7_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8136;"	d
MT6332_PMIC_AUXADC_TRIM_CH7_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8137;"	d
MT6332_PMIC_AUXADC_TRIM_CH8_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8138;"	d
MT6332_PMIC_AUXADC_TRIM_CH8_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8139;"	d
MT6332_PMIC_AUXADC_TRIM_CH9_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8140;"	d
MT6332_PMIC_AUXADC_TRIM_CH9_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8141;"	d
MT6332_PMIC_BIAS_GEN_EN_FORCE_MASK	mach/mt6795/include/mach/upmu_hw.h	8476;"	d
MT6332_PMIC_BIAS_GEN_EN_FORCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8477;"	d
MT6332_PMIC_BIAS_GEN_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8482;"	d
MT6332_PMIC_BIAS_GEN_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8484;"	d
MT6332_PMIC_BIAS_GEN_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8485;"	d
MT6332_PMIC_BIAS_GEN_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8483;"	d
MT6332_PMIC_BIF_ACK_0_MASK	mach/mt6795/include/mach/upmu_hw.h	6598;"	d
MT6332_PMIC_BIF_ACK_0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6599;"	d
MT6332_PMIC_BIF_ACK_1_MASK	mach/mt6795/include/mach/upmu_hw.h	6604;"	d
MT6332_PMIC_BIF_ACK_1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6605;"	d
MT6332_PMIC_BIF_ACK_2_MASK	mach/mt6795/include/mach/upmu_hw.h	6610;"	d
MT6332_PMIC_BIF_ACK_2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6611;"	d
MT6332_PMIC_BIF_ACK_3_MASK	mach/mt6795/include/mach/upmu_hw.h	6616;"	d
MT6332_PMIC_BIF_ACK_3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6617;"	d
MT6332_PMIC_BIF_ACK_4_MASK	mach/mt6795/include/mach/upmu_hw.h	6622;"	d
MT6332_PMIC_BIF_ACK_4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6623;"	d
MT6332_PMIC_BIF_ACK_5_MASK	mach/mt6795/include/mach/upmu_hw.h	6628;"	d
MT6332_PMIC_BIF_ACK_5_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6629;"	d
MT6332_PMIC_BIF_ACK_6_MASK	mach/mt6795/include/mach/upmu_hw.h	6634;"	d
MT6332_PMIC_BIF_ACK_6_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6635;"	d
MT6332_PMIC_BIF_ACK_7_MASK	mach/mt6795/include/mach/upmu_hw.h	6640;"	d
MT6332_PMIC_BIF_ACK_7_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6641;"	d
MT6332_PMIC_BIF_ACK_8_MASK	mach/mt6795/include/mach/upmu_hw.h	6646;"	d
MT6332_PMIC_BIF_ACK_8_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6647;"	d
MT6332_PMIC_BIF_ACK_9_MASK	mach/mt6795/include/mach/upmu_hw.h	6652;"	d
MT6332_PMIC_BIF_ACK_9_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6653;"	d
MT6332_PMIC_BIF_BACK_NORMAL_MASK	mach/mt6795/include/mach/upmu_hw.h	6684;"	d
MT6332_PMIC_BIF_BACK_NORMAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6685;"	d
MT6332_PMIC_BIF_BAT_LOST_MASK	mach/mt6795/include/mach/upmu_hw.h	6692;"	d
MT6332_PMIC_BIF_BAT_LOST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6693;"	d
MT6332_PMIC_BIF_BAT_LOST_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	6674;"	d
MT6332_PMIC_BIF_BAT_LOST_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6675;"	d
MT6332_PMIC_BIF_BUS_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	6696;"	d
MT6332_PMIC_BIF_BUS_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6697;"	d
MT6332_PMIC_BIF_COMMAND_0_MASK	mach/mt6795/include/mach/upmu_hw.h	6540;"	d
MT6332_PMIC_BIF_COMMAND_0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6541;"	d
MT6332_PMIC_BIF_COMMAND_10_MASK	mach/mt6795/include/mach/upmu_hw.h	6560;"	d
MT6332_PMIC_BIF_COMMAND_10_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6561;"	d
MT6332_PMIC_BIF_COMMAND_11_MASK	mach/mt6795/include/mach/upmu_hw.h	6562;"	d
MT6332_PMIC_BIF_COMMAND_11_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6563;"	d
MT6332_PMIC_BIF_COMMAND_12_MASK	mach/mt6795/include/mach/upmu_hw.h	6564;"	d
MT6332_PMIC_BIF_COMMAND_12_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6565;"	d
MT6332_PMIC_BIF_COMMAND_13_MASK	mach/mt6795/include/mach/upmu_hw.h	6566;"	d
MT6332_PMIC_BIF_COMMAND_13_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6567;"	d
MT6332_PMIC_BIF_COMMAND_14_MASK	mach/mt6795/include/mach/upmu_hw.h	6568;"	d
MT6332_PMIC_BIF_COMMAND_14_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6569;"	d
MT6332_PMIC_BIF_COMMAND_1_MASK	mach/mt6795/include/mach/upmu_hw.h	6542;"	d
MT6332_PMIC_BIF_COMMAND_1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6543;"	d
MT6332_PMIC_BIF_COMMAND_2_MASK	mach/mt6795/include/mach/upmu_hw.h	6544;"	d
MT6332_PMIC_BIF_COMMAND_2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6545;"	d
MT6332_PMIC_BIF_COMMAND_3_MASK	mach/mt6795/include/mach/upmu_hw.h	6546;"	d
MT6332_PMIC_BIF_COMMAND_3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6547;"	d
MT6332_PMIC_BIF_COMMAND_4_MASK	mach/mt6795/include/mach/upmu_hw.h	6548;"	d
MT6332_PMIC_BIF_COMMAND_4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6549;"	d
MT6332_PMIC_BIF_COMMAND_5_MASK	mach/mt6795/include/mach/upmu_hw.h	6550;"	d
MT6332_PMIC_BIF_COMMAND_5_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6551;"	d
MT6332_PMIC_BIF_COMMAND_6_MASK	mach/mt6795/include/mach/upmu_hw.h	6552;"	d
MT6332_PMIC_BIF_COMMAND_6_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6553;"	d
MT6332_PMIC_BIF_COMMAND_7_MASK	mach/mt6795/include/mach/upmu_hw.h	6554;"	d
MT6332_PMIC_BIF_COMMAND_7_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6555;"	d
MT6332_PMIC_BIF_COMMAND_8_MASK	mach/mt6795/include/mach/upmu_hw.h	6556;"	d
MT6332_PMIC_BIF_COMMAND_8_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6557;"	d
MT6332_PMIC_BIF_COMMAND_9_MASK	mach/mt6795/include/mach/upmu_hw.h	6558;"	d
MT6332_PMIC_BIF_COMMAND_9_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6559;"	d
MT6332_PMIC_BIF_COMMAND_TYPE_MASK	mach/mt6795/include/mach/upmu_hw.h	6572;"	d
MT6332_PMIC_BIF_COMMAND_TYPE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6573;"	d
MT6332_PMIC_BIF_DATA_0_MASK	mach/mt6795/include/mach/upmu_hw.h	6596;"	d
MT6332_PMIC_BIF_DATA_0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6597;"	d
MT6332_PMIC_BIF_DATA_1_MASK	mach/mt6795/include/mach/upmu_hw.h	6602;"	d
MT6332_PMIC_BIF_DATA_1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6603;"	d
MT6332_PMIC_BIF_DATA_2_MASK	mach/mt6795/include/mach/upmu_hw.h	6608;"	d
MT6332_PMIC_BIF_DATA_2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6609;"	d
MT6332_PMIC_BIF_DATA_3_MASK	mach/mt6795/include/mach/upmu_hw.h	6614;"	d
MT6332_PMIC_BIF_DATA_3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6615;"	d
MT6332_PMIC_BIF_DATA_4_MASK	mach/mt6795/include/mach/upmu_hw.h	6620;"	d
MT6332_PMIC_BIF_DATA_4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6621;"	d
MT6332_PMIC_BIF_DATA_5_MASK	mach/mt6795/include/mach/upmu_hw.h	6626;"	d
MT6332_PMIC_BIF_DATA_5_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6627;"	d
MT6332_PMIC_BIF_DATA_6_MASK	mach/mt6795/include/mach/upmu_hw.h	6632;"	d
MT6332_PMIC_BIF_DATA_6_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6633;"	d
MT6332_PMIC_BIF_DATA_7_MASK	mach/mt6795/include/mach/upmu_hw.h	6638;"	d
MT6332_PMIC_BIF_DATA_7_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6639;"	d
MT6332_PMIC_BIF_DATA_8_MASK	mach/mt6795/include/mach/upmu_hw.h	6644;"	d
MT6332_PMIC_BIF_DATA_8_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6645;"	d
MT6332_PMIC_BIF_DATA_9_MASK	mach/mt6795/include/mach/upmu_hw.h	6650;"	d
MT6332_PMIC_BIF_DATA_9_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6651;"	d
MT6332_PMIC_BIF_DATA_NUM_MASK	mach/mt6795/include/mach/upmu_hw.h	6592;"	d
MT6332_PMIC_BIF_DATA_NUM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6593;"	d
MT6332_PMIC_BIF_DEBOUNCE_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6586;"	d
MT6332_PMIC_BIF_DEBOUNCE_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6587;"	d
MT6332_PMIC_BIF_DEBOUNCE_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	6584;"	d
MT6332_PMIC_BIF_DEBOUNCE_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6585;"	d
MT6332_PMIC_BIF_DEBOUNCE_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	6582;"	d
MT6332_PMIC_BIF_DEBOUNCE_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6583;"	d
MT6332_PMIC_BIF_ERROR_0_MASK	mach/mt6795/include/mach/upmu_hw.h	6600;"	d
MT6332_PMIC_BIF_ERROR_0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6601;"	d
MT6332_PMIC_BIF_ERROR_1_MASK	mach/mt6795/include/mach/upmu_hw.h	6606;"	d
MT6332_PMIC_BIF_ERROR_1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6607;"	d
MT6332_PMIC_BIF_ERROR_2_MASK	mach/mt6795/include/mach/upmu_hw.h	6612;"	d
MT6332_PMIC_BIF_ERROR_2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6613;"	d
MT6332_PMIC_BIF_ERROR_3_MASK	mach/mt6795/include/mach/upmu_hw.h	6618;"	d
MT6332_PMIC_BIF_ERROR_3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6619;"	d
MT6332_PMIC_BIF_ERROR_4_MASK	mach/mt6795/include/mach/upmu_hw.h	6624;"	d
MT6332_PMIC_BIF_ERROR_4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6625;"	d
MT6332_PMIC_BIF_ERROR_5_MASK	mach/mt6795/include/mach/upmu_hw.h	6630;"	d
MT6332_PMIC_BIF_ERROR_5_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6631;"	d
MT6332_PMIC_BIF_ERROR_6_MASK	mach/mt6795/include/mach/upmu_hw.h	6636;"	d
MT6332_PMIC_BIF_ERROR_6_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6637;"	d
MT6332_PMIC_BIF_ERROR_7_MASK	mach/mt6795/include/mach/upmu_hw.h	6642;"	d
MT6332_PMIC_BIF_ERROR_7_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6643;"	d
MT6332_PMIC_BIF_ERROR_8_MASK	mach/mt6795/include/mach/upmu_hw.h	6648;"	d
MT6332_PMIC_BIF_ERROR_8_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6649;"	d
MT6332_PMIC_BIF_ERROR_9_MASK	mach/mt6795/include/mach/upmu_hw.h	6654;"	d
MT6332_PMIC_BIF_ERROR_9_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6655;"	d
MT6332_PMIC_BIF_FLOW_CTL_STATE_MASK	mach/mt6795/include/mach/upmu_hw.h	6710;"	d
MT6332_PMIC_BIF_FLOW_CTL_STATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6711;"	d
MT6332_PMIC_BIF_IRQ_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6686;"	d
MT6332_PMIC_BIF_IRQ_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6687;"	d
MT6332_PMIC_BIF_IRQ_MASK	mach/mt6795/include/mach/upmu_hw.h	6688;"	d
MT6332_PMIC_BIF_IRQ_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6689;"	d
MT6332_PMIC_BIF_LOGIC_0_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	6576;"	d
MT6332_PMIC_BIF_LOGIC_0_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6577;"	d
MT6332_PMIC_BIF_LOGIC_1_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	6578;"	d
MT6332_PMIC_BIF_LOGIC_1_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6579;"	d
MT6332_PMIC_BIF_POWER_UP_COUNT_MASK	mach/mt6795/include/mach/upmu_hw.h	6698;"	d
MT6332_PMIC_BIF_POWER_UP_COUNT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6699;"	d
MT6332_PMIC_BIF_POWER_UP_MASK	mach/mt6795/include/mach/upmu_hw.h	6700;"	d
MT6332_PMIC_BIF_POWER_UP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6701;"	d
MT6332_PMIC_BIF_READ_EXPECT_NUM_MASK	mach/mt6795/include/mach/upmu_hw.h	6588;"	d
MT6332_PMIC_BIF_READ_EXPECT_NUM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6589;"	d
MT6332_PMIC_BIF_RESPONSE_MASK	mach/mt6795/include/mach/upmu_hw.h	6594;"	d
MT6332_PMIC_BIF_RESPONSE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6595;"	d
MT6332_PMIC_BIF_RSV_E2_MASK	mach/mt6795/include/mach/upmu_hw.h	6752;"	d
MT6332_PMIC_BIF_RSV_E2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6753;"	d
MT6332_PMIC_BIF_RX_DATA_RECOVERY_MASK	mach/mt6795/include/mach/upmu_hw.h	6726;"	d
MT6332_PMIC_BIF_RX_DATA_RECOVERY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6727;"	d
MT6332_PMIC_BIF_RX_DATA_SAMPLING_MASK	mach/mt6795/include/mach/upmu_hw.h	6724;"	d
MT6332_PMIC_BIF_RX_DATA_SAMPLING_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6725;"	d
MT6332_PMIC_BIF_RX_DATA_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	6676;"	d
MT6332_PMIC_BIF_RX_DATA_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6677;"	d
MT6332_PMIC_BIF_RX_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6756;"	d
MT6332_PMIC_BIF_RX_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6757;"	d
MT6332_PMIC_BIF_RX_DEG_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	6754;"	d
MT6332_PMIC_BIF_RX_DEG_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6755;"	d
MT6332_PMIC_BIF_RX_EN_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	6680;"	d
MT6332_PMIC_BIF_RX_EN_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6681;"	d
MT6332_PMIC_BIF_RX_ERROR_INSUFF_MASK	mach/mt6795/include/mach/upmu_hw.h	6704;"	d
MT6332_PMIC_BIF_RX_ERROR_INSUFF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6705;"	d
MT6332_PMIC_BIF_RX_ERROR_LOWPHASE_MASK	mach/mt6795/include/mach/upmu_hw.h	6706;"	d
MT6332_PMIC_BIF_RX_ERROR_LOWPHASE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6707;"	d
MT6332_PMIC_BIF_RX_ERROR_UNKNOW_MASK	mach/mt6795/include/mach/upmu_hw.h	6702;"	d
MT6332_PMIC_BIF_RX_ERROR_UNKNOW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6703;"	d
MT6332_PMIC_BIF_RX_STATE_MASK	mach/mt6795/include/mach/upmu_hw.h	6708;"	d
MT6332_PMIC_BIF_RX_STATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6709;"	d
MT6332_PMIC_BIF_STOP_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	6580;"	d
MT6332_PMIC_BIF_STOP_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6581;"	d
MT6332_PMIC_BIF_TEST_MODE0_MASK	mach/mt6795/include/mach/upmu_hw.h	6656;"	d
MT6332_PMIC_BIF_TEST_MODE0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6657;"	d
MT6332_PMIC_BIF_TEST_MODE1_MASK	mach/mt6795/include/mach/upmu_hw.h	6658;"	d
MT6332_PMIC_BIF_TEST_MODE1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6659;"	d
MT6332_PMIC_BIF_TEST_MODE2_MASK	mach/mt6795/include/mach/upmu_hw.h	6660;"	d
MT6332_PMIC_BIF_TEST_MODE2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6661;"	d
MT6332_PMIC_BIF_TEST_MODE3_MASK	mach/mt6795/include/mach/upmu_hw.h	6662;"	d
MT6332_PMIC_BIF_TEST_MODE3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6663;"	d
MT6332_PMIC_BIF_TEST_MODE4_MASK	mach/mt6795/include/mach/upmu_hw.h	6664;"	d
MT6332_PMIC_BIF_TEST_MODE4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6665;"	d
MT6332_PMIC_BIF_TEST_MODE5_MASK	mach/mt6795/include/mach/upmu_hw.h	6666;"	d
MT6332_PMIC_BIF_TEST_MODE5_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6667;"	d
MT6332_PMIC_BIF_TEST_MODE6_MASK	mach/mt6795/include/mach/upmu_hw.h	6668;"	d
MT6332_PMIC_BIF_TEST_MODE6_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6669;"	d
MT6332_PMIC_BIF_TEST_MODE7_MASK	mach/mt6795/include/mach/upmu_hw.h	6670;"	d
MT6332_PMIC_BIF_TEST_MODE7_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6671;"	d
MT6332_PMIC_BIF_TEST_MODE8_MASK	mach/mt6795/include/mach/upmu_hw.h	6672;"	d
MT6332_PMIC_BIF_TEST_MODE8_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6673;"	d
MT6332_PMIC_BIF_TIMEOUT_MASK	mach/mt6795/include/mach/upmu_hw.h	6690;"	d
MT6332_PMIC_BIF_TIMEOUT_SET_E2_MASK	mach/mt6795/include/mach/upmu_hw.h	6750;"	d
MT6332_PMIC_BIF_TIMEOUT_SET_E2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6751;"	d
MT6332_PMIC_BIF_TIMEOUT_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	6570;"	d
MT6332_PMIC_BIF_TIMEOUT_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6571;"	d
MT6332_PMIC_BIF_TIMEOUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6691;"	d
MT6332_PMIC_BIF_TOTAL_VALID_MASK	mach/mt6795/include/mach/upmu_hw.h	6694;"	d
MT6332_PMIC_BIF_TOTAL_VALID_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6695;"	d
MT6332_PMIC_BIF_TRASACT_TRIGGER_MASK	mach/mt6795/include/mach/upmu_hw.h	6590;"	d
MT6332_PMIC_BIF_TRASACT_TRIGGER_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6591;"	d
MT6332_PMIC_BIF_TRASFER_NUM_MASK	mach/mt6795/include/mach/upmu_hw.h	6574;"	d
MT6332_PMIC_BIF_TRASFER_NUM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6575;"	d
MT6332_PMIC_BIF_TX_DATA_FIANL_MASK	mach/mt6795/include/mach/upmu_hw.h	6722;"	d
MT6332_PMIC_BIF_TX_DATA_FIANL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6723;"	d
MT6332_PMIC_BIF_TX_DATA_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	6678;"	d
MT6332_PMIC_BIF_TX_DATA_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6679;"	d
MT6332_PMIC_BIF_TX_EN_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	6682;"	d
MT6332_PMIC_BIF_TX_EN_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6683;"	d
MT6332_PMIC_BIF_TX_STATE_MASK	mach/mt6795/include/mach/upmu_hw.h	6712;"	d
MT6332_PMIC_BIF_TX_STATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6713;"	d
MT6332_PMIC_BUCK_CON5_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	6858;"	d
MT6332_PMIC_BUCK_CON5_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6859;"	d
MT6332_PMIC_BUCK_OSC_SEL_SRC0_MASK	mach/mt6795/include/mach/upmu_hw.h	6854;"	d
MT6332_PMIC_BUCK_OSC_SEL_SRC0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6855;"	d
MT6332_PMIC_CHRDET_REG_RSTB_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	9318;"	d
MT6332_PMIC_CHRDET_REG_RSTB_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9319;"	d
MT6332_PMIC_CHRWDT_REG_RSTB_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	9320;"	d
MT6332_PMIC_CHRWDT_REG_RSTB_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9321;"	d
MT6332_PMIC_CLR_JUST_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	8522;"	d
MT6332_PMIC_CLR_JUST_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8523;"	d
MT6332_PMIC_CPU_INT_STA_MASK	mach/mt6795/include/mach/upmu_hw.h	6536;"	d
MT6332_PMIC_CPU_INT_STA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6537;"	d
MT6332_PMIC_DDLO_RSTB_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	9314;"	d
MT6332_PMIC_DDLO_RSTB_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9315;"	d
MT6332_PMIC_DDUVLO_DEB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8464;"	d
MT6332_PMIC_DDUVLO_DEB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8465;"	d
MT6332_PMIC_DEBUG_BIT_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9304;"	d
MT6332_PMIC_DEBUG_BIT_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9305;"	d
MT6332_PMIC_DEBUG_MON_MASK	mach/mt6795/include/mach/upmu_hw.h	9302;"	d
MT6332_PMIC_DEBUG_MON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9303;"	d
MT6332_PMIC_DEBUG_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9300;"	d
MT6332_PMIC_DEBUG_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9301;"	d
MT6332_PMIC_DEW_CIPHER_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6526;"	d
MT6332_PMIC_DEW_CIPHER_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6527;"	d
MT6332_PMIC_DEW_CIPHER_IV_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6524;"	d
MT6332_PMIC_DEW_CIPHER_IV_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6525;"	d
MT6332_PMIC_DEW_CIPHER_KEY_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6522;"	d
MT6332_PMIC_DEW_CIPHER_KEY_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6523;"	d
MT6332_PMIC_DEW_CIPHER_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	6530;"	d
MT6332_PMIC_DEW_CIPHER_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6531;"	d
MT6332_PMIC_DEW_CIPHER_RDY_MASK	mach/mt6795/include/mach/upmu_hw.h	6528;"	d
MT6332_PMIC_DEW_CIPHER_RDY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6529;"	d
MT6332_PMIC_DEW_CIPHER_SWRST_MASK	mach/mt6795/include/mach/upmu_hw.h	6532;"	d
MT6332_PMIC_DEW_CIPHER_SWRST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6533;"	d
MT6332_PMIC_DEW_CRC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6516;"	d
MT6332_PMIC_DEW_CRC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6517;"	d
MT6332_PMIC_DEW_CRC_SWRST_MASK	mach/mt6795/include/mach/upmu_hw.h	6514;"	d
MT6332_PMIC_DEW_CRC_SWRST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6515;"	d
MT6332_PMIC_DEW_CRC_VAL_MASK	mach/mt6795/include/mach/upmu_hw.h	6518;"	d
MT6332_PMIC_DEW_CRC_VAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6519;"	d
MT6332_PMIC_DEW_DBG_MON_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6520;"	d
MT6332_PMIC_DEW_DBG_MON_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6521;"	d
MT6332_PMIC_DEW_DIO_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6508;"	d
MT6332_PMIC_DEW_DIO_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6509;"	d
MT6332_PMIC_DEW_RDDMY_NO_MASK	mach/mt6795/include/mach/upmu_hw.h	6534;"	d
MT6332_PMIC_DEW_RDDMY_NO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6535;"	d
MT6332_PMIC_DEW_READ_TEST_MASK	mach/mt6795/include/mach/upmu_hw.h	6510;"	d
MT6332_PMIC_DEW_READ_TEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6511;"	d
MT6332_PMIC_DEW_WRITE_TEST_MASK	mach/mt6795/include/mach/upmu_hw.h	6512;"	d
MT6332_PMIC_DEW_WRITE_TEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6513;"	d
MT6332_PMIC_EFUSE_GAIN_CH0_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	8324;"	d
MT6332_PMIC_EFUSE_GAIN_CH0_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8325;"	d
MT6332_PMIC_EFUSE_GAIN_CH4_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	8320;"	d
MT6332_PMIC_EFUSE_GAIN_CH4_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8321;"	d
MT6332_PMIC_EFUSE_OFFSET_CH0_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	8326;"	d
MT6332_PMIC_EFUSE_OFFSET_CH0_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8327;"	d
MT6332_PMIC_EFUSE_OFFSET_CH4_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	8322;"	d
MT6332_PMIC_EFUSE_OFFSET_CH4_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8323;"	d
MT6332_PMIC_EN_STATUS_VAUXB32_MASK	mach/mt6795/include/mach/upmu_hw.h	5492;"	d
MT6332_PMIC_EN_STATUS_VAUXB32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5493;"	d
MT6332_PMIC_EN_STATUS_VBIF28_MASK	mach/mt6795/include/mach/upmu_hw.h	5494;"	d
MT6332_PMIC_EN_STATUS_VBIF28_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5495;"	d
MT6332_PMIC_EN_STATUS_VDRAM_MASK	mach/mt6795/include/mach/upmu_hw.h	5500;"	d
MT6332_PMIC_EN_STATUS_VDRAM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5501;"	d
MT6332_PMIC_EN_STATUS_VDVFS2_MASK	mach/mt6795/include/mach/upmu_hw.h	5502;"	d
MT6332_PMIC_EN_STATUS_VDVFS2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5503;"	d
MT6332_PMIC_EN_STATUS_VPA_MASK	mach/mt6795/include/mach/upmu_hw.h	5508;"	d
MT6332_PMIC_EN_STATUS_VPA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5509;"	d
MT6332_PMIC_EN_STATUS_VRF1_MASK	mach/mt6795/include/mach/upmu_hw.h	5504;"	d
MT6332_PMIC_EN_STATUS_VRF1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5505;"	d
MT6332_PMIC_EN_STATUS_VRF2_MASK	mach/mt6795/include/mach/upmu_hw.h	5506;"	d
MT6332_PMIC_EN_STATUS_VRF2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5507;"	d
MT6332_PMIC_EN_STATUS_VSBST_MASK	mach/mt6795/include/mach/upmu_hw.h	5510;"	d
MT6332_PMIC_EN_STATUS_VSBST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5511;"	d
MT6332_PMIC_EN_STATUS_VSRAM_DVFS2_MASK	mach/mt6795/include/mach/upmu_hw.h	5498;"	d
MT6332_PMIC_EN_STATUS_VSRAM_DVFS2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5499;"	d
MT6332_PMIC_EN_STATUS_VUSB33_MASK	mach/mt6795/include/mach/upmu_hw.h	5496;"	d
MT6332_PMIC_EN_STATUS_VUSB33_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5497;"	d
MT6332_PMIC_EXT_PMIC_EN_INT_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	8494;"	d
MT6332_PMIC_EXT_PMIC_EN_INT_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8495;"	d
MT6332_PMIC_EXT_PMIC_EN_INT_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8516;"	d
MT6332_PMIC_EXT_PMIC_EN_INT_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8517;"	d
MT6332_PMIC_EXT_PMIC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8534;"	d
MT6332_PMIC_EXT_PMIC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8535;"	d
MT6332_PMIC_FGADC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8662;"	d
MT6332_PMIC_FGADC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8663;"	d
MT6332_PMIC_FGCAL_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8664;"	d
MT6332_PMIC_FGCAL_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8665;"	d
MT6332_PMIC_FG_ADC_AUTORST_MASK	mach/mt6795/include/mach/upmu_hw.h	8644;"	d
MT6332_PMIC_FG_ADC_AUTORST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8645;"	d
MT6332_PMIC_FG_ADC_RSTDETECT_MASK	mach/mt6795/include/mach/upmu_hw.h	8658;"	d
MT6332_PMIC_FG_ADC_RSTDETECT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8659;"	d
MT6332_PMIC_FG_ADJUST_OFFSET_VALUE_MASK	mach/mt6795/include/mach/upmu_hw.h	8630;"	d
MT6332_PMIC_FG_ADJUST_OFFSET_VALUE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8631;"	d
MT6332_PMIC_FG_ADJ_OFFSET_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8642;"	d
MT6332_PMIC_FG_ADJ_OFFSET_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8643;"	d
MT6332_PMIC_FG_AUTOCALRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	8598;"	d
MT6332_PMIC_FG_AUTOCALRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8599;"	d
MT6332_PMIC_FG_BFTR_MASK	mach/mt6795/include/mach/upmu_hw.h	8626;"	d
MT6332_PMIC_FG_BFTR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8627;"	d
MT6332_PMIC_FG_BLTR_MASK	mach/mt6795/include/mach/upmu_hw.h	8624;"	d
MT6332_PMIC_FG_BLTR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8625;"	d
MT6332_PMIC_FG_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	8596;"	d
MT6332_PMIC_FG_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8597;"	d
MT6332_PMIC_FG_CAR_15_00_MASK	mach/mt6795/include/mach/upmu_hw.h	8618;"	d
MT6332_PMIC_FG_CAR_15_00_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8619;"	d
MT6332_PMIC_FG_CAR_31_16_MASK	mach/mt6795/include/mach/upmu_hw.h	8616;"	d
MT6332_PMIC_FG_CAR_31_16_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8617;"	d
MT6332_PMIC_FG_CHARGE_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	8612;"	d
MT6332_PMIC_FG_CHARGE_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8613;"	d
MT6332_PMIC_FG_CIC2_MASK	mach/mt6795/include/mach/upmu_hw.h	8668;"	d
MT6332_PMIC_FG_CIC2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8669;"	d
MT6332_PMIC_FG_CURRENT_OUT_MASK	mach/mt6795/include/mach/upmu_hw.h	8628;"	d
MT6332_PMIC_FG_CURRENT_OUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8629;"	d
MT6332_PMIC_FG_CUR_HTH_MASK	mach/mt6795/include/mach/upmu_hw.h	9308;"	d
MT6332_PMIC_FG_CUR_HTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9309;"	d
MT6332_PMIC_FG_CUR_LTH_MASK	mach/mt6795/include/mach/upmu_hw.h	9310;"	d
MT6332_PMIC_FG_CUR_LTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9311;"	d
MT6332_PMIC_FG_DET_TIME_MASK	mach/mt6795/include/mach/upmu_hw.h	8676;"	d
MT6332_PMIC_FG_DET_TIME_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8677;"	d
MT6332_PMIC_FG_FGADC_EN_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	8694;"	d
MT6332_PMIC_FG_FGADC_EN_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8695;"	d
MT6332_PMIC_FG_FGCAL_EN_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	8692;"	d
MT6332_PMIC_FG_FGCAL_EN_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8693;"	d
MT6332_PMIC_FG_FIR1BYPASS_MASK	mach/mt6795/include/mach/upmu_hw.h	8646;"	d
MT6332_PMIC_FG_FIR1BYPASS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8647;"	d
MT6332_PMIC_FG_FIR2BYPASS_MASK	mach/mt6795/include/mach/upmu_hw.h	8648;"	d
MT6332_PMIC_FG_FIR2BYPASS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8649;"	d
MT6332_PMIC_FG_GAIN_MASK	mach/mt6795/include/mach/upmu_hw.h	9306;"	d
MT6332_PMIC_FG_GAIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9307;"	d
MT6332_PMIC_FG_H_CUR_INT_STS_MASK	mach/mt6795/include/mach/upmu_hw.h	8652;"	d
MT6332_PMIC_FG_H_CUR_INT_STS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8653;"	d
MT6332_PMIC_FG_H_INT_STS_MASK	mach/mt6795/include/mach/upmu_hw.h	8656;"	d
MT6332_PMIC_FG_H_INT_STS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8657;"	d
MT6332_PMIC_FG_LATCHDATA_ST_MASK	mach/mt6795/include/mach/upmu_hw.h	8604;"	d
MT6332_PMIC_FG_LATCHDATA_ST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8605;"	d
MT6332_PMIC_FG_L_CUR_INT_STS_MASK	mach/mt6795/include/mach/upmu_hw.h	8650;"	d
MT6332_PMIC_FG_L_CUR_INT_STS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8651;"	d
MT6332_PMIC_FG_L_INT_STS_MASK	mach/mt6795/include/mach/upmu_hw.h	8654;"	d
MT6332_PMIC_FG_L_INT_STS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8655;"	d
MT6332_PMIC_FG_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	8688;"	d
MT6332_PMIC_FG_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8689;"	d
MT6332_PMIC_FG_NTER_15_00_MASK	mach/mt6795/include/mach/upmu_hw.h	8622;"	d
MT6332_PMIC_FG_NTER_15_00_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8623;"	d
MT6332_PMIC_FG_NTER_29_16_MASK	mach/mt6795/include/mach/upmu_hw.h	8620;"	d
MT6332_PMIC_FG_NTER_29_16_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8621;"	d
MT6332_PMIC_FG_OFFSET_MASK	mach/mt6795/include/mach/upmu_hw.h	8632;"	d
MT6332_PMIC_FG_OFFSET_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	8608;"	d
MT6332_PMIC_FG_OFFSET_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8609;"	d
MT6332_PMIC_FG_OFFSET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8633;"	d
MT6332_PMIC_FG_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	8594;"	d
MT6332_PMIC_FG_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8595;"	d
MT6332_PMIC_FG_OSR_MASK	mach/mt6795/include/mach/upmu_hw.h	8640;"	d
MT6332_PMIC_FG_OSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8641;"	d
MT6332_PMIC_FG_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	8666;"	d
MT6332_PMIC_FG_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8667;"	d
MT6332_PMIC_FG_RST_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	8690;"	d
MT6332_PMIC_FG_RST_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8691;"	d
MT6332_PMIC_FG_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	8696;"	d
MT6332_PMIC_FG_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8697;"	d
MT6332_PMIC_FG_R_CAR_15_00_MASK	mach/mt6795/include/mach/upmu_hw.h	8680;"	d
MT6332_PMIC_FG_R_CAR_15_00_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8681;"	d
MT6332_PMIC_FG_R_CAR_31_16_MASK	mach/mt6795/include/mach/upmu_hw.h	8678;"	d
MT6332_PMIC_FG_R_CAR_31_16_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8679;"	d
MT6332_PMIC_FG_R_CURR_MASK	mach/mt6795/include/mach/upmu_hw.h	8686;"	d
MT6332_PMIC_FG_R_CURR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8687;"	d
MT6332_PMIC_FG_R_NTER_15_00_MASK	mach/mt6795/include/mach/upmu_hw.h	8684;"	d
MT6332_PMIC_FG_R_NTER_15_00_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8685;"	d
MT6332_PMIC_FG_R_NTER_29_16_MASK	mach/mt6795/include/mach/upmu_hw.h	8682;"	d
MT6332_PMIC_FG_R_NTER_29_16_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8683;"	d
MT6332_PMIC_FG_SLP_CUR_TH_MASK	mach/mt6795/include/mach/upmu_hw.h	8670;"	d
MT6332_PMIC_FG_SLP_CUR_TH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8671;"	d
MT6332_PMIC_FG_SLP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8660;"	d
MT6332_PMIC_FG_SLP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8661;"	d
MT6332_PMIC_FG_SLP_TIME_MASK	mach/mt6795/include/mach/upmu_hw.h	8672;"	d
MT6332_PMIC_FG_SLP_TIME_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8673;"	d
MT6332_PMIC_FG_SRCVOLTEN_FTIME_MASK	mach/mt6795/include/mach/upmu_hw.h	8674;"	d
MT6332_PMIC_FG_SRCVOLTEN_FTIME_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8675;"	d
MT6332_PMIC_FG_SW_CLEAR_MASK	mach/mt6795/include/mach/upmu_hw.h	8606;"	d
MT6332_PMIC_FG_SW_CLEAR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8607;"	d
MT6332_PMIC_FG_SW_CR_MASK	mach/mt6795/include/mach/upmu_hw.h	8600;"	d
MT6332_PMIC_FG_SW_CR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8601;"	d
MT6332_PMIC_FG_SW_READ_PRE_MASK	mach/mt6795/include/mach/upmu_hw.h	8602;"	d
MT6332_PMIC_FG_SW_READ_PRE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8603;"	d
MT6332_PMIC_FG_SW_RSTCLR_MASK	mach/mt6795/include/mach/upmu_hw.h	8614;"	d
MT6332_PMIC_FG_SW_RSTCLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8615;"	d
MT6332_PMIC_FG_TEST_MODE0_MASK	mach/mt6795/include/mach/upmu_hw.h	8698;"	d
MT6332_PMIC_FG_TEST_MODE0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8699;"	d
MT6332_PMIC_FG_TEST_MODE1_MASK	mach/mt6795/include/mach/upmu_hw.h	8700;"	d
MT6332_PMIC_FG_TEST_MODE1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8701;"	d
MT6332_PMIC_FG_TIME_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	8610;"	d
MT6332_PMIC_FG_TIME_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8611;"	d
MT6332_PMIC_FQMTR_BUSY_MASK	mach/mt6795/include/mach/upmu_hw.h	8932;"	d
MT6332_PMIC_FQMTR_BUSY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8933;"	d
MT6332_PMIC_FQMTR_DATA_MASK	mach/mt6795/include/mach/upmu_hw.h	8938;"	d
MT6332_PMIC_FQMTR_DATA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8939;"	d
MT6332_PMIC_FQMTR_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8934;"	d
MT6332_PMIC_FQMTR_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8935;"	d
MT6332_PMIC_FQMTR_TCKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8930;"	d
MT6332_PMIC_FQMTR_TCKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8931;"	d
MT6332_PMIC_FQMTR_WINSET_MASK	mach/mt6795/include/mach/upmu_hw.h	8936;"	d
MT6332_PMIC_FQMTR_WINSET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8937;"	d
MT6332_PMIC_HWCID_MASK	mach/mt6795/include/mach/upmu_hw.h	5376;"	d
MT6332_PMIC_HWCID_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5377;"	d
MT6332_PMIC_INT_CON0_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6324;"	d
MT6332_PMIC_INT_CON0_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6325;"	d
MT6332_PMIC_INT_CON0_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	6322;"	d
MT6332_PMIC_INT_CON0_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6323;"	d
MT6332_PMIC_INT_CON1_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6344;"	d
MT6332_PMIC_INT_CON1_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6345;"	d
MT6332_PMIC_INT_CON1_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	6342;"	d
MT6332_PMIC_INT_CON1_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6343;"	d
MT6332_PMIC_INT_CON2_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6378;"	d
MT6332_PMIC_INT_CON2_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6379;"	d
MT6332_PMIC_INT_CON2_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	6376;"	d
MT6332_PMIC_INT_CON2_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6377;"	d
MT6332_PMIC_INT_CON3_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6396;"	d
MT6332_PMIC_INT_CON3_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6397;"	d
MT6332_PMIC_INT_CON3_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	6394;"	d
MT6332_PMIC_INT_CON3_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6395;"	d
MT6332_PMIC_INT_POLARITY_MASK	mach/mt6795/include/mach/upmu_hw.h	6500;"	d
MT6332_PMIC_INT_POLARITY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6501;"	d
MT6332_PMIC_IWLED_COUNT_HIGH_MASK	mach/mt6795/include/mach/upmu_hw.h	9046;"	d
MT6332_PMIC_IWLED_COUNT_HIGH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9047;"	d
MT6332_PMIC_IWLED_COUNT_TOTAL_MASK	mach/mt6795/include/mach/upmu_hw.h	9044;"	d
MT6332_PMIC_IWLED_COUNT_TOTAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9045;"	d
MT6332_PMIC_IWLED_COUNT_VALID_MASK	mach/mt6795/include/mach/upmu_hw.h	9026;"	d
MT6332_PMIC_IWLED_COUNT_VALID_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9027;"	d
MT6332_PMIC_IWLED_DIV_ZERO_MASK	mach/mt6795/include/mach/upmu_hw.h	9032;"	d
MT6332_PMIC_IWLED_DIV_ZERO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9033;"	d
MT6332_PMIC_IWLED_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	8962;"	d
MT6332_PMIC_IWLED_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8963;"	d
MT6332_PMIC_IWLED_OVP_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	8960;"	d
MT6332_PMIC_IWLED_OVP_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8961;"	d
MT6332_PMIC_IWLED_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	9050;"	d
MT6332_PMIC_IWLED_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9051;"	d
MT6332_PMIC_IWLED_SLP_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	8958;"	d
MT6332_PMIC_IWLED_SLP_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8959;"	d
MT6332_PMIC_IWLED_STOP_MASK	mach/mt6795/include/mach/upmu_hw.h	9034;"	d
MT6332_PMIC_IWLED_STOP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9035;"	d
MT6332_PMIC_K_AUTO_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7830;"	d
MT6332_PMIC_K_AUTO_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7831;"	d
MT6332_PMIC_K_BUCK_CK_CNT_MASK	mach/mt6795/include/mach/upmu_hw.h	7844;"	d
MT6332_PMIC_K_BUCK_CK_CNT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7845;"	d
MT6332_PMIC_K_CHR_CK_CNT_MASK	mach/mt6795/include/mach/upmu_hw.h	7846;"	d
MT6332_PMIC_K_CHR_CK_CNT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7847;"	d
MT6332_PMIC_K_CONTROL_MASK	mach/mt6795/include/mach/upmu_hw.h	7842;"	d
MT6332_PMIC_K_CONTROL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7843;"	d
MT6332_PMIC_K_CONTROL_SMPS_MASK	mach/mt6795/include/mach/upmu_hw.h	7834;"	d
MT6332_PMIC_K_CONTROL_SMPS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7835;"	d
MT6332_PMIC_K_DONE_MASK	mach/mt6795/include/mach/upmu_hw.h	7840;"	d
MT6332_PMIC_K_DONE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7841;"	d
MT6332_PMIC_K_INV_MASK	mach/mt6795/include/mach/upmu_hw.h	7832;"	d
MT6332_PMIC_K_INV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7833;"	d
MT6332_PMIC_K_MAP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7820;"	d
MT6332_PMIC_K_MAP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7821;"	d
MT6332_PMIC_K_ONCE_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7822;"	d
MT6332_PMIC_K_ONCE_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7823;"	d
MT6332_PMIC_K_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	7824;"	d
MT6332_PMIC_K_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7825;"	d
MT6332_PMIC_K_RESULT_MASK	mach/mt6795/include/mach/upmu_hw.h	7838;"	d
MT6332_PMIC_K_RESULT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7839;"	d
MT6332_PMIC_K_RST_DONE_MASK	mach/mt6795/include/mach/upmu_hw.h	7818;"	d
MT6332_PMIC_K_RST_DONE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7819;"	d
MT6332_PMIC_K_SRC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7828;"	d
MT6332_PMIC_K_SRC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7829;"	d
MT6332_PMIC_K_START_MANUAL_MASK	mach/mt6795/include/mach/upmu_hw.h	7826;"	d
MT6332_PMIC_K_START_MANUAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7827;"	d
MT6332_PMIC_LDO_DEGTD_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8908;"	d
MT6332_PMIC_LDO_DEGTD_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8909;"	d
MT6332_PMIC_NI_IWLED0_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	9042;"	d
MT6332_PMIC_NI_IWLED0_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9043;"	d
MT6332_PMIC_NI_IWLED1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	9040;"	d
MT6332_PMIC_NI_IWLED1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9041;"	d
MT6332_PMIC_NI_IWLED_CHOP_CK_MASK	mach/mt6795/include/mach/upmu_hw.h	9036;"	d
MT6332_PMIC_NI_IWLED_CHOP_CK_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9037;"	d
MT6332_PMIC_NI_IWLED_STEP_MASK	mach/mt6795/include/mach/upmu_hw.h	9030;"	d
MT6332_PMIC_NI_IWLED_STEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9031;"	d
MT6332_PMIC_NI_IWLED_SYNC_CK_MASK	mach/mt6795/include/mach/upmu_hw.h	9038;"	d
MT6332_PMIC_NI_IWLED_SYNC_CK_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9039;"	d
MT6332_PMIC_NI_SPK_OC_DET_AB_L_MASK	mach/mt6795/include/mach/upmu_hw.h	5522;"	d
MT6332_PMIC_NI_SPK_OC_DET_AB_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5523;"	d
MT6332_PMIC_NI_SPK_OC_DET_D_L_MASK	mach/mt6795/include/mach/upmu_hw.h	5520;"	d
MT6332_PMIC_NI_SPK_OC_DET_D_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5521;"	d
MT6332_PMIC_NI_VDRAM_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	7114;"	d
MT6332_PMIC_NI_VDRAM_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7115;"	d
MT6332_PMIC_NI_VDRAM_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7074;"	d
MT6332_PMIC_NI_VDRAM_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7075;"	d
MT6332_PMIC_NI_VDRAM_VOSEL_TRANS_MASK	mach/mt6795/include/mach/upmu_hw.h	7106;"	d
MT6332_PMIC_NI_VDRAM_VOSEL_TRANS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7107;"	d
MT6332_PMIC_NI_VDRAM_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7116;"	d
MT6332_PMIC_NI_VDRAM_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7117;"	d
MT6332_PMIC_NI_VDVFS2_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	7242;"	d
MT6332_PMIC_NI_VDVFS2_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7243;"	d
MT6332_PMIC_NI_VDVFS2_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7202;"	d
MT6332_PMIC_NI_VDVFS2_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7203;"	d
MT6332_PMIC_NI_VDVFS2_VOSEL_TRANS_MASK	mach/mt6795/include/mach/upmu_hw.h	7234;"	d
MT6332_PMIC_NI_VDVFS2_VOSEL_TRANS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7235;"	d
MT6332_PMIC_NI_VDVFS2_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7244;"	d
MT6332_PMIC_NI_VDVFS2_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7245;"	d
MT6332_PMIC_NI_VPA_DVS_BW_MASK	mach/mt6795/include/mach/upmu_hw.h	7650;"	d
MT6332_PMIC_NI_VPA_DVS_BW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7651;"	d
MT6332_PMIC_NI_VPA_DVS_TRANST_MASK	mach/mt6795/include/mach/upmu_hw.h	7696;"	d
MT6332_PMIC_NI_VPA_DVS_TRANST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7697;"	d
MT6332_PMIC_NI_VPA_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7628;"	d
MT6332_PMIC_NI_VPA_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7629;"	d
MT6332_PMIC_NI_VRF1_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	7404;"	d
MT6332_PMIC_NI_VRF1_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7405;"	d
MT6332_PMIC_NI_VRF1_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7364;"	d
MT6332_PMIC_NI_VRF1_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7365;"	d
MT6332_PMIC_NI_VRF1_VOSEL_TRANS_MASK	mach/mt6795/include/mach/upmu_hw.h	7396;"	d
MT6332_PMIC_NI_VRF1_VOSEL_TRANS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7397;"	d
MT6332_PMIC_NI_VRF1_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7406;"	d
MT6332_PMIC_NI_VRF1_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7407;"	d
MT6332_PMIC_NI_VRF2_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	7532;"	d
MT6332_PMIC_NI_VRF2_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7533;"	d
MT6332_PMIC_NI_VRF2_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7492;"	d
MT6332_PMIC_NI_VRF2_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7493;"	d
MT6332_PMIC_NI_VRF2_VOSEL_TRANS_MASK	mach/mt6795/include/mach/upmu_hw.h	7524;"	d
MT6332_PMIC_NI_VRF2_VOSEL_TRANS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7525;"	d
MT6332_PMIC_NI_VRF2_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7534;"	d
MT6332_PMIC_NI_VRF2_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7535;"	d
MT6332_PMIC_NI_VSBST_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7774;"	d
MT6332_PMIC_NI_VSBST_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7775;"	d
MT6332_PMIC_NI_VSRAM_DVFS2_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9328;"	d
MT6332_PMIC_NI_VSRAM_DVFS2_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9329;"	d
MT6332_PMIC_NI_VSRAM_DVFS2_VOSEL_TRANS_MASK	mach/mt6795/include/mach/upmu_hw.h	7286;"	d
MT6332_PMIC_NI_VSRAM_DVFS2_VOSEL_TRANS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7287;"	d
MT6332_PMIC_OC_GEAR_BVALID_DET_MASK	mach/mt6795/include/mach/upmu_hw.h	6494;"	d
MT6332_PMIC_OC_GEAR_BVALID_DET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6495;"	d
MT6332_PMIC_OC_GEAR_LDO_MASK	mach/mt6795/include/mach/upmu_hw.h	6498;"	d
MT6332_PMIC_OC_GEAR_LDO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6499;"	d
MT6332_PMIC_OC_GEAR_VBATON_UNDET_MASK	mach/mt6795/include/mach/upmu_hw.h	6496;"	d
MT6332_PMIC_OC_GEAR_VBATON_UNDET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6497;"	d
MT6332_PMIC_OC_STATUS_VAUXB32_MASK	mach/mt6795/include/mach/upmu_hw.h	5512;"	d
MT6332_PMIC_OC_STATUS_VAUXB32_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5513;"	d
MT6332_PMIC_OC_STATUS_VBIF28_MASK	mach/mt6795/include/mach/upmu_hw.h	5514;"	d
MT6332_PMIC_OC_STATUS_VBIF28_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5515;"	d
MT6332_PMIC_OC_STATUS_VDRAM_MASK	mach/mt6795/include/mach/upmu_hw.h	5524;"	d
MT6332_PMIC_OC_STATUS_VDRAM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5525;"	d
MT6332_PMIC_OC_STATUS_VDVFS2_MASK	mach/mt6795/include/mach/upmu_hw.h	5526;"	d
MT6332_PMIC_OC_STATUS_VDVFS2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5527;"	d
MT6332_PMIC_OC_STATUS_VPA_MASK	mach/mt6795/include/mach/upmu_hw.h	5532;"	d
MT6332_PMIC_OC_STATUS_VPA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5533;"	d
MT6332_PMIC_OC_STATUS_VRF1_MASK	mach/mt6795/include/mach/upmu_hw.h	5528;"	d
MT6332_PMIC_OC_STATUS_VRF1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5529;"	d
MT6332_PMIC_OC_STATUS_VRF2_MASK	mach/mt6795/include/mach/upmu_hw.h	5530;"	d
MT6332_PMIC_OC_STATUS_VRF2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5531;"	d
MT6332_PMIC_OC_STATUS_VSBST_MASK	mach/mt6795/include/mach/upmu_hw.h	5534;"	d
MT6332_PMIC_OC_STATUS_VSBST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5535;"	d
MT6332_PMIC_OC_STATUS_VSRAM_DVFS2_MASK	mach/mt6795/include/mach/upmu_hw.h	5518;"	d
MT6332_PMIC_OC_STATUS_VSRAM_DVFS2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5519;"	d
MT6332_PMIC_OC_STATUS_VUSB33_MASK	mach/mt6795/include/mach/upmu_hw.h	5516;"	d
MT6332_PMIC_OC_STATUS_VUSB33_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5517;"	d
MT6332_PMIC_PMU_THR_DEB_MASK	mach/mt6795/include/mach/upmu_hw.h	8460;"	d
MT6332_PMIC_PMU_THR_DEB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8461;"	d
MT6332_PMIC_PMU_THR_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	8462;"	d
MT6332_PMIC_PMU_THR_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8463;"	d
MT6332_PMIC_POLARITY_BVALID_DET_MASK	mach/mt6795/include/mach/upmu_hw.h	6502;"	d
MT6332_PMIC_POLARITY_BVALID_DET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6503;"	d
MT6332_PMIC_POLARITY_VBATON_UNDET_MASK	mach/mt6795/include/mach/upmu_hw.h	6504;"	d
MT6332_PMIC_POLARITY_VBATON_UNDET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6505;"	d
MT6332_PMIC_PWRBB_DEB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8466;"	d
MT6332_PMIC_PWRBB_DEB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8467;"	d
MT6332_PMIC_PWRRST_TMR_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	8582;"	d
MT6332_PMIC_PWRRST_TMR_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8583;"	d
MT6332_PMIC_QI_BATON_HT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6738;"	d
MT6332_PMIC_QI_BATON_HT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6739;"	d
MT6332_PMIC_QI_BATON_HT_MASK	mach/mt6795/include/mach/upmu_hw.h	6740;"	d
MT6332_PMIC_QI_BATON_HT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6741;"	d
MT6332_PMIC_QI_BGR_EXT_BUF_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8556;"	d
MT6332_PMIC_QI_BGR_EXT_BUF_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8557;"	d
MT6332_PMIC_QI_BIF_RX_DATA_MASK	mach/mt6795/include/mach/upmu_hw.h	6714;"	d
MT6332_PMIC_QI_BIF_RX_DATA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6715;"	d
MT6332_PMIC_QI_BIF_RX_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6716;"	d
MT6332_PMIC_QI_BIF_RX_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6717;"	d
MT6332_PMIC_QI_BIF_TX_DATA_MASK	mach/mt6795/include/mach/upmu_hw.h	6718;"	d
MT6332_PMIC_QI_BIF_TX_DATA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6719;"	d
MT6332_PMIC_QI_BIF_TX_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6720;"	d
MT6332_PMIC_QI_BIF_TX_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6721;"	d
MT6332_PMIC_QI_OSC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8526;"	d
MT6332_PMIC_QI_OSC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8527;"	d
MT6332_PMIC_QI_SMPS_OSC_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	7836;"	d
MT6332_PMIC_QI_SMPS_OSC_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7837;"	d
MT6332_PMIC_QI_VAUXB32_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8822;"	d
MT6332_PMIC_QI_VAUXB32_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8823;"	d
MT6332_PMIC_QI_VAUXB32_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	8812;"	d
MT6332_PMIC_QI_VAUXB32_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8813;"	d
MT6332_PMIC_QI_VAUXB32_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8916;"	d
MT6332_PMIC_QI_VAUXB32_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8917;"	d
MT6332_PMIC_QI_VBIF28_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8840;"	d
MT6332_PMIC_QI_VBIF28_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8841;"	d
MT6332_PMIC_QI_VBIF28_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	8830;"	d
MT6332_PMIC_QI_VBIF28_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8831;"	d
MT6332_PMIC_QI_VBIF28_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8914;"	d
MT6332_PMIC_QI_VBIF28_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8915;"	d
MT6332_PMIC_QI_VDRAM_BURST_MASK	mach/mt6795/include/mach/upmu_hw.h	7082;"	d
MT6332_PMIC_QI_VDRAM_BURST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7083;"	d
MT6332_PMIC_QI_VDRAM_DIG_MON_MASK	mach/mt6795/include/mach/upmu_hw.h	6862;"	d
MT6332_PMIC_QI_VDRAM_DIG_MON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6863;"	d
MT6332_PMIC_QI_VDRAM_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	7090;"	d
MT6332_PMIC_QI_VDRAM_DLC_N_MASK	mach/mt6795/include/mach/upmu_hw.h	7098;"	d
MT6332_PMIC_QI_VDRAM_DLC_N_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7099;"	d
MT6332_PMIC_QI_VDRAM_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7091;"	d
MT6332_PMIC_QI_VDRAM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7056;"	d
MT6332_PMIC_QI_VDRAM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7057;"	d
MT6332_PMIC_QI_VDRAM_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	7122;"	d
MT6332_PMIC_QI_VDRAM_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7123;"	d
MT6332_PMIC_QI_VDRAM_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	7058;"	d
MT6332_PMIC_QI_VDRAM_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7059;"	d
MT6332_PMIC_QI_VDRAM_STB_MASK	mach/mt6795/include/mach/upmu_hw.h	7054;"	d
MT6332_PMIC_QI_VDRAM_STB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7055;"	d
MT6332_PMIC_QI_VDRAM_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7030;"	d
MT6332_PMIC_QI_VDRAM_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7031;"	d
MT6332_PMIC_QI_VDVFS2_BURST_MASK	mach/mt6795/include/mach/upmu_hw.h	7210;"	d
MT6332_PMIC_QI_VDVFS2_BURST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7211;"	d
MT6332_PMIC_QI_VDVFS2_DIG_MON_MASK	mach/mt6795/include/mach/upmu_hw.h	6860;"	d
MT6332_PMIC_QI_VDVFS2_DIG_MON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6861;"	d
MT6332_PMIC_QI_VDVFS2_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	7218;"	d
MT6332_PMIC_QI_VDVFS2_DLC_N_MASK	mach/mt6795/include/mach/upmu_hw.h	7226;"	d
MT6332_PMIC_QI_VDVFS2_DLC_N_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7227;"	d
MT6332_PMIC_QI_VDVFS2_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7219;"	d
MT6332_PMIC_QI_VDVFS2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7184;"	d
MT6332_PMIC_QI_VDVFS2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7185;"	d
MT6332_PMIC_QI_VDVFS2_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	7250;"	d
MT6332_PMIC_QI_VDVFS2_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7251;"	d
MT6332_PMIC_QI_VDVFS2_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	7186;"	d
MT6332_PMIC_QI_VDVFS2_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7187;"	d
MT6332_PMIC_QI_VDVFS2_STB_MASK	mach/mt6795/include/mach/upmu_hw.h	7182;"	d
MT6332_PMIC_QI_VDVFS2_STB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7183;"	d
MT6332_PMIC_QI_VDVFS2_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7158;"	d
MT6332_PMIC_QI_VDVFS2_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7159;"	d
MT6332_PMIC_QI_VPA_BURSTH_MASK	mach/mt6795/include/mach/upmu_hw.h	7662;"	d
MT6332_PMIC_QI_VPA_BURSTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7663;"	d
MT6332_PMIC_QI_VPA_BURSTL_MASK	mach/mt6795/include/mach/upmu_hw.h	7670;"	d
MT6332_PMIC_QI_VPA_BURSTL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7671;"	d
MT6332_PMIC_QI_VPA_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	7638;"	d
MT6332_PMIC_QI_VPA_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7639;"	d
MT6332_PMIC_QI_VPA_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7610;"	d
MT6332_PMIC_QI_VPA_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7611;"	d
MT6332_PMIC_QI_VPA_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	7612;"	d
MT6332_PMIC_QI_VPA_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7613;"	d
MT6332_PMIC_QI_VPA_STB_MASK	mach/mt6795/include/mach/upmu_hw.h	7608;"	d
MT6332_PMIC_QI_VPA_STB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7609;"	d
MT6332_PMIC_QI_VRF1_BURST_MASK	mach/mt6795/include/mach/upmu_hw.h	7372;"	d
MT6332_PMIC_QI_VRF1_BURST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7373;"	d
MT6332_PMIC_QI_VRF1_DIG_MON_MASK	mach/mt6795/include/mach/upmu_hw.h	6866;"	d
MT6332_PMIC_QI_VRF1_DIG_MON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6867;"	d
MT6332_PMIC_QI_VRF1_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	7380;"	d
MT6332_PMIC_QI_VRF1_DLC_N_MASK	mach/mt6795/include/mach/upmu_hw.h	7388;"	d
MT6332_PMIC_QI_VRF1_DLC_N_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7389;"	d
MT6332_PMIC_QI_VRF1_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7381;"	d
MT6332_PMIC_QI_VRF1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7346;"	d
MT6332_PMIC_QI_VRF1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7347;"	d
MT6332_PMIC_QI_VRF1_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	7412;"	d
MT6332_PMIC_QI_VRF1_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7413;"	d
MT6332_PMIC_QI_VRF1_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	7348;"	d
MT6332_PMIC_QI_VRF1_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7349;"	d
MT6332_PMIC_QI_VRF1_STB_MASK	mach/mt6795/include/mach/upmu_hw.h	7344;"	d
MT6332_PMIC_QI_VRF1_STB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7345;"	d
MT6332_PMIC_QI_VRF2_BURST_MASK	mach/mt6795/include/mach/upmu_hw.h	7500;"	d
MT6332_PMIC_QI_VRF2_BURST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7501;"	d
MT6332_PMIC_QI_VRF2_DIG_MON_MASK	mach/mt6795/include/mach/upmu_hw.h	6864;"	d
MT6332_PMIC_QI_VRF2_DIG_MON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6865;"	d
MT6332_PMIC_QI_VRF2_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	7508;"	d
MT6332_PMIC_QI_VRF2_DLC_N_MASK	mach/mt6795/include/mach/upmu_hw.h	7516;"	d
MT6332_PMIC_QI_VRF2_DLC_N_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7517;"	d
MT6332_PMIC_QI_VRF2_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7509;"	d
MT6332_PMIC_QI_VRF2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7474;"	d
MT6332_PMIC_QI_VRF2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7475;"	d
MT6332_PMIC_QI_VRF2_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	7540;"	d
MT6332_PMIC_QI_VRF2_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7541;"	d
MT6332_PMIC_QI_VRF2_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	7476;"	d
MT6332_PMIC_QI_VRF2_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7477;"	d
MT6332_PMIC_QI_VRF2_STB_MASK	mach/mt6795/include/mach/upmu_hw.h	7472;"	d
MT6332_PMIC_QI_VRF2_STB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7473;"	d
MT6332_PMIC_QI_VSBST_BURSTH_MASK	mach/mt6795/include/mach/upmu_hw.h	7782;"	d
MT6332_PMIC_QI_VSBST_BURSTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7783;"	d
MT6332_PMIC_QI_VSBST_BURSTL_MASK	mach/mt6795/include/mach/upmu_hw.h	7790;"	d
MT6332_PMIC_QI_VSBST_BURSTL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7791;"	d
MT6332_PMIC_QI_VSBST_DIG_MON_MASK	mach/mt6795/include/mach/upmu_hw.h	6868;"	d
MT6332_PMIC_QI_VSBST_DIG_MON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6869;"	d
MT6332_PMIC_QI_VSBST_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7756;"	d
MT6332_PMIC_QI_VSBST_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7757;"	d
MT6332_PMIC_QI_VSBST_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	7758;"	d
MT6332_PMIC_QI_VSBST_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7759;"	d
MT6332_PMIC_QI_VSBST_PG_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	7796;"	d
MT6332_PMIC_QI_VSBST_PG_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7797;"	d
MT6332_PMIC_QI_VSBST_STB_MASK	mach/mt6795/include/mach/upmu_hw.h	7754;"	d
MT6332_PMIC_QI_VSBST_STB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7755;"	d
MT6332_PMIC_QI_VSRAM_DVFS2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8874;"	d
MT6332_PMIC_QI_VSRAM_DVFS2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8875;"	d
MT6332_PMIC_QI_VSRAM_DVFS2_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	8864;"	d
MT6332_PMIC_QI_VSRAM_DVFS2_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8865;"	d
MT6332_PMIC_QI_VSRAM_DVFS2_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8912;"	d
MT6332_PMIC_QI_VSRAM_DVFS2_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8913;"	d
MT6332_PMIC_QI_VSRAM_DVFS2_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7294;"	d
MT6332_PMIC_QI_VSRAM_DVFS2_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7295;"	d
MT6332_PMIC_QI_VUSB33_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8854;"	d
MT6332_PMIC_QI_VUSB33_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8855;"	d
MT6332_PMIC_QI_VUSB33_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	8848;"	d
MT6332_PMIC_QI_VUSB33_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8849;"	d
MT6332_PMIC_QI_VUSB33_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8910;"	d
MT6332_PMIC_QI_VUSB33_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8911;"	d
MT6332_PMIC_R2R_SRC0_MASK	mach/mt6795/include/mach/upmu_hw.h	6850;"	d
MT6332_PMIC_R2R_SRC0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6851;"	d
MT6332_PMIC_R2R_SRC1_MASK	mach/mt6795/include/mach/upmu_hw.h	6852;"	d
MT6332_PMIC_R2R_SRC1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6853;"	d
MT6332_PMIC_REG_BASE	mach/mt6795/include/mach/upmu_hw.h	4742;"	d
MT6332_PMIC_RESERVED_INT_STA_MASK	mach/mt6795/include/mach/upmu_hw.h	6538;"	d
MT6332_PMIC_RESERVED_INT_STA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6539;"	d
MT6332_PMIC_RGS_ADAPTIVE_CV_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	5846;"	d
MT6332_PMIC_RGS_ADAPTIVE_CV_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5847;"	d
MT6332_PMIC_RGS_AUTO_RECHARGE_MASK	mach/mt6795/include/mach/upmu_hw.h	5838;"	d
MT6332_PMIC_RGS_AUTO_RECHARGE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5839;"	d
MT6332_PMIC_RGS_BATON_HT_DB_MASK	mach/mt6795/include/mach/upmu_hw.h	5884;"	d
MT6332_PMIC_RGS_BATON_HT_DB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5885;"	d
MT6332_PMIC_RGS_BATON_HT_MASK	mach/mt6795/include/mach/upmu_hw.h	5784;"	d
MT6332_PMIC_RGS_BATON_HT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5785;"	d
MT6332_PMIC_RGS_BAT_GT_22_MASK	mach/mt6795/include/mach/upmu_hw.h	5746;"	d
MT6332_PMIC_RGS_BAT_GT_22_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5747;"	d
MT6332_PMIC_RGS_BAT_GT_24_MASK	mach/mt6795/include/mach/upmu_hw.h	5748;"	d
MT6332_PMIC_RGS_BAT_GT_24_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5749;"	d
MT6332_PMIC_RGS_BAT_GT_27_MASK	mach/mt6795/include/mach/upmu_hw.h	5750;"	d
MT6332_PMIC_RGS_BAT_GT_27_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5751;"	d
MT6332_PMIC_RGS_BAT_GT_30_MASK	mach/mt6795/include/mach/upmu_hw.h	5752;"	d
MT6332_PMIC_RGS_BAT_GT_30_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5753;"	d
MT6332_PMIC_RGS_BAT_GT_34_MASK	mach/mt6795/include/mach/upmu_hw.h	5754;"	d
MT6332_PMIC_RGS_BAT_GT_34_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5755;"	d
MT6332_PMIC_RGS_BAT_GT_CV_MASK	mach/mt6795/include/mach/upmu_hw.h	5756;"	d
MT6332_PMIC_RGS_BAT_GT_CV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5757;"	d
MT6332_PMIC_RGS_BAT_OV_MASK	mach/mt6795/include/mach/upmu_hw.h	5782;"	d
MT6332_PMIC_RGS_BAT_OV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5783;"	d
MT6332_PMIC_RGS_BC12_CMP_OUT_MASK	mach/mt6795/include/mach/upmu_hw.h	5732;"	d
MT6332_PMIC_RGS_BC12_CMP_OUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5733;"	d
MT6332_PMIC_RGS_BC12_TIMEOUT_MASK	mach/mt6795/include/mach/upmu_hw.h	5904;"	d
MT6332_PMIC_RGS_BC12_TIMEOUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5905;"	d
MT6332_PMIC_RGS_BOOST_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5822;"	d
MT6332_PMIC_RGS_BOOST_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5823;"	d
MT6332_PMIC_RGS_BOOST_M3_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	5864;"	d
MT6332_PMIC_RGS_BOOST_M3_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5865;"	d
MT6332_PMIC_RGS_BOOST_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	5824;"	d
MT6332_PMIC_RGS_BOOST_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5825;"	d
MT6332_PMIC_RGS_BOOST_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6828;"	d
MT6332_PMIC_RGS_BOOST_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6829;"	d
MT6332_PMIC_RGS_BOOST_PWRON_RDY_MASK	mach/mt6795/include/mach/upmu_hw.h	5872;"	d
MT6332_PMIC_RGS_BOOST_PWRON_RDY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5873;"	d
MT6332_PMIC_RGS_BOOST_THERMAL_MASK	mach/mt6795/include/mach/upmu_hw.h	5868;"	d
MT6332_PMIC_RGS_BOOST_THERMAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5869;"	d
MT6332_PMIC_RGS_CHARGE_COMPLETE_DET_MASK	mach/mt6795/include/mach/upmu_hw.h	5836;"	d
MT6332_PMIC_RGS_CHARGE_COMPLETE_DET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5837;"	d
MT6332_PMIC_RGS_CHRINBAT_ISNS_MASK	mach/mt6795/include/mach/upmu_hw.h	5834;"	d
MT6332_PMIC_RGS_CHRINBAT_ISNS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5835;"	d
MT6332_PMIC_RGS_CHRIN_GT_V6P0_MASK	mach/mt6795/include/mach/upmu_hw.h	5742;"	d
MT6332_PMIC_RGS_CHRIN_GT_V6P0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5743;"	d
MT6332_PMIC_RGS_CHRIN_SHORT_MASK	mach/mt6795/include/mach/upmu_hw.h	5862;"	d
MT6332_PMIC_RGS_CHRIN_SHORT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5863;"	d
MT6332_PMIC_RGS_CHRWDT_FLAG_MASK	mach/mt6795/include/mach/upmu_hw.h	5876;"	d
MT6332_PMIC_RGS_CHRWDT_FLAG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5877;"	d
MT6332_PMIC_RGS_CHR_GT_DPM_MASK	mach/mt6795/include/mach/upmu_hw.h	5768;"	d
MT6332_PMIC_RGS_CHR_GT_DPM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5769;"	d
MT6332_PMIC_RGS_CHR_HV_DET_MASK	mach/mt6795/include/mach/upmu_hw.h	5874;"	d
MT6332_PMIC_RGS_CHR_HV_DET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5875;"	d
MT6332_PMIC_RGS_CHR_M3_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	5866;"	d
MT6332_PMIC_RGS_CHR_M3_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5867;"	d
MT6332_PMIC_RGS_CHR_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	5906;"	d
MT6332_PMIC_RGS_CHR_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5907;"	d
MT6332_PMIC_RGS_CHR_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6826;"	d
MT6332_PMIC_RGS_CHR_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6827;"	d
MT6332_PMIC_RGS_CHR_PLUG_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	5818;"	d
MT6332_PMIC_RGS_CHR_PLUG_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5819;"	d
MT6332_PMIC_RGS_CHR_STA_RSV_0_MASK	mach/mt6795/include/mach/upmu_hw.h	5788;"	d
MT6332_PMIC_RGS_CHR_STA_RSV_0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5789;"	d
MT6332_PMIC_RGS_CHR_STA_RSV_1_MASK	mach/mt6795/include/mach/upmu_hw.h	5802;"	d
MT6332_PMIC_RGS_CHR_STA_RSV_1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5803;"	d
MT6332_PMIC_RGS_CHR_STA_RSV_2_MASK	mach/mt6795/include/mach/upmu_hw.h	6842;"	d
MT6332_PMIC_RGS_CHR_STA_RSV_2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6843;"	d
MT6332_PMIC_RGS_CSBAT_VSNS_MASK	mach/mt6795/include/mach/upmu_hw.h	5832;"	d
MT6332_PMIC_RGS_CSBAT_VSNS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5833;"	d
MT6332_PMIC_RGS_CS_GT_22_MASK	mach/mt6795/include/mach/upmu_hw.h	5760;"	d
MT6332_PMIC_RGS_CS_GT_22_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5761;"	d
MT6332_PMIC_RGS_CS_GT_30_MASK	mach/mt6795/include/mach/upmu_hw.h	6832;"	d
MT6332_PMIC_RGS_CS_GT_30_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6833;"	d
MT6332_PMIC_RGS_CS_GT_34_MASK	mach/mt6795/include/mach/upmu_hw.h	5758;"	d
MT6332_PMIC_RGS_CS_GT_34_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5759;"	d
MT6332_PMIC_RGS_CS_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5804;"	d
MT6332_PMIC_RGS_CS_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5805;"	d
MT6332_PMIC_RGS_CV_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	5816;"	d
MT6332_PMIC_RGS_CV_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5817;"	d
MT6332_PMIC_RGS_DCIN_OC_BOOST_MASK	mach/mt6795/include/mach/upmu_hw.h	6824;"	d
MT6332_PMIC_RGS_DCIN_OC_BOOST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6825;"	d
MT6332_PMIC_RGS_DCIN_OC_CHR_MASK	mach/mt6795/include/mach/upmu_hw.h	6820;"	d
MT6332_PMIC_RGS_DCIN_OC_CHR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6821;"	d
MT6332_PMIC_RGS_DCIN_OC_DB_MASK	mach/mt6795/include/mach/upmu_hw.h	5902;"	d
MT6332_PMIC_RGS_DCIN_OC_DB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5903;"	d
MT6332_PMIC_RGS_DCIN_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	5790;"	d
MT6332_PMIC_RGS_DCIN_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5791;"	d
MT6332_PMIC_RGS_DCIN_SW_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5842;"	d
MT6332_PMIC_RGS_DCIN_SW_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5843;"	d
MT6332_PMIC_RGS_DC_IN_OV_DB_MASK	mach/mt6795/include/mach/upmu_hw.h	5898;"	d
MT6332_PMIC_RGS_DC_IN_OV_DB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5899;"	d
MT6332_PMIC_RGS_DC_IN_UV_DB_MASK	mach/mt6795/include/mach/upmu_hw.h	5896;"	d
MT6332_PMIC_RGS_DC_IN_UV_DB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5897;"	d
MT6332_PMIC_RGS_DRVCDT_SHORT_MASK	mach/mt6795/include/mach/upmu_hw.h	5870;"	d
MT6332_PMIC_RGS_DRVCDT_SHORT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5871;"	d
MT6332_PMIC_RGS_FLASH1_EN_TIMEOUT_MASK	mach/mt6795/include/mach/upmu_hw.h	5850;"	d
MT6332_PMIC_RGS_FLASH1_EN_TIMEOUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5851;"	d
MT6332_PMIC_RGS_FLASH1_VLED_GT_HV_MASK	mach/mt6795/include/mach/upmu_hw.h	5774;"	d
MT6332_PMIC_RGS_FLASH1_VLED_GT_HV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5775;"	d
MT6332_PMIC_RGS_FLASH1_VLED_GT_LV_MASK	mach/mt6795/include/mach/upmu_hw.h	5776;"	d
MT6332_PMIC_RGS_FLASH1_VLED_GT_LV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5777;"	d
MT6332_PMIC_RGS_FLASH2_EN_TIMEOUT_MASK	mach/mt6795/include/mach/upmu_hw.h	5852;"	d
MT6332_PMIC_RGS_FLASH2_EN_TIMEOUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5853;"	d
MT6332_PMIC_RGS_FLASH2_VLED_GT_HV_MASK	mach/mt6795/include/mach/upmu_hw.h	5778;"	d
MT6332_PMIC_RGS_FLASH2_VLED_GT_HV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5779;"	d
MT6332_PMIC_RGS_FLASH2_VLED_GT_LV_MASK	mach/mt6795/include/mach/upmu_hw.h	5780;"	d
MT6332_PMIC_RGS_FLASH2_VLED_GT_LV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5781;"	d
MT6332_PMIC_RGS_ICH_LOW_FLAG_CHR_CORE_MASK	mach/mt6795/include/mach/upmu_hw.h	5734;"	d
MT6332_PMIC_RGS_ICH_LOW_FLAG_CHR_CORE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5735;"	d
MT6332_PMIC_RGS_ICH_OCH_FLAG_CHR_CORE_MASK	mach/mt6795/include/mach/upmu_hw.h	5736;"	d
MT6332_PMIC_RGS_ICH_OCH_FLAG_CHR_CORE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5737;"	d
MT6332_PMIC_RGS_ICS_SETTING_MASK	mach/mt6795/include/mach/upmu_hw.h	5808;"	d
MT6332_PMIC_RGS_ICS_SETTING_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5809;"	d
MT6332_PMIC_RGS_IPRECC_MASK	mach/mt6795/include/mach/upmu_hw.h	5806;"	d
MT6332_PMIC_RGS_IPRECC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5807;"	d
MT6332_PMIC_RGS_M3_CP_RDY_MASK	mach/mt6795/include/mach/upmu_hw.h	5738;"	d
MT6332_PMIC_RGS_M3_CP_RDY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5739;"	d
MT6332_PMIC_RGS_M3_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5820;"	d
MT6332_PMIC_RGS_M3_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5821;"	d
MT6332_PMIC_RGS_M3_EN_SWCHR_MASK	mach/mt6795/include/mach/upmu_hw.h	5890;"	d
MT6332_PMIC_RGS_M3_EN_SWCHR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5891;"	d
MT6332_PMIC_RGS_M3_RTUNE_EQ_MASK	mach/mt6795/include/mach/upmu_hw.h	5878;"	d
MT6332_PMIC_RGS_M3_RTUNE_EQ_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5879;"	d
MT6332_PMIC_RGS_M3_RTUNE_MASK	mach/mt6795/include/mach/upmu_hw.h	5814;"	d
MT6332_PMIC_RGS_M3_RTUNE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5815;"	d
MT6332_PMIC_RGS_M3_SHORT_MASK	mach/mt6795/include/mach/upmu_hw.h	6838;"	d
MT6332_PMIC_RGS_M3_SHORT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6839;"	d
MT6332_PMIC_RGS_OTG_CHR_GT_HV_MASK	mach/mt6795/include/mach/upmu_hw.h	5772;"	d
MT6332_PMIC_RGS_OTG_CHR_GT_HV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5773;"	d
MT6332_PMIC_RGS_OTG_CHR_GT_LV_MASK	mach/mt6795/include/mach/upmu_hw.h	5770;"	d
MT6332_PMIC_RGS_OTG_CHR_GT_LV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5771;"	d
MT6332_PMIC_RGS_OVP_DCIN_MASK	mach/mt6795/include/mach/upmu_hw.h	5792;"	d
MT6332_PMIC_RGS_OVP_DCIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5793;"	d
MT6332_PMIC_RGS_OVP_USB_MASK	mach/mt6795/include/mach/upmu_hw.h	5794;"	d
MT6332_PMIC_RGS_OVP_USB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5795;"	d
MT6332_PMIC_RGS_PRECC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5826;"	d
MT6332_PMIC_RGS_PRECC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5827;"	d
MT6332_PMIC_RGS_PWM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5828;"	d
MT6332_PMIC_RGS_PWM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5829;"	d
MT6332_PMIC_RGS_RSV0_DB_MASK	mach/mt6795/include/mach/upmu_hw.h	6834;"	d
MT6332_PMIC_RGS_RSV0_DB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6835;"	d
MT6332_PMIC_RGS_RSV1_DB_MASK	mach/mt6795/include/mach/upmu_hw.h	6836;"	d
MT6332_PMIC_RGS_RSV1_DB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6837;"	d
MT6332_PMIC_RGS_SWCHR_BC12_CMP_OUT_MASK	mach/mt6795/include/mach/upmu_hw.h	5786;"	d
MT6332_PMIC_RGS_SWCHR_BC12_CMP_OUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5787;"	d
MT6332_PMIC_RGS_SWCHR_REF_OSC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5830;"	d
MT6332_PMIC_RGS_SWCHR_REF_OSC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5831;"	d
MT6332_PMIC_RGS_SYSCV_COARSE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5810;"	d
MT6332_PMIC_RGS_SYSCV_COARSE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5811;"	d
MT6332_PMIC_RGS_SYSCV_FINE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5812;"	d
MT6332_PMIC_RGS_SYSCV_FINE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5813;"	d
MT6332_PMIC_RGS_SYS_CV_FLAG_CHR_CORE_MASK	mach/mt6795/include/mach/upmu_hw.h	5740;"	d
MT6332_PMIC_RGS_SYS_CV_FLAG_CHR_CORE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5741;"	d
MT6332_PMIC_RGS_TEMP_GT_120_DB_MASK	mach/mt6795/include/mach/upmu_hw.h	5880;"	d
MT6332_PMIC_RGS_TEMP_GT_120_DB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5881;"	d
MT6332_PMIC_RGS_TEMP_GT_120_MASK	mach/mt6795/include/mach/upmu_hw.h	5766;"	d
MT6332_PMIC_RGS_TEMP_GT_120_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5767;"	d
MT6332_PMIC_RGS_TEMP_GT_150_DB_MASK	mach/mt6795/include/mach/upmu_hw.h	5882;"	d
MT6332_PMIC_RGS_TEMP_GT_150_DB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5883;"	d
MT6332_PMIC_RGS_TEMP_GT_150_MASK	mach/mt6795/include/mach/upmu_hw.h	5764;"	d
MT6332_PMIC_RGS_TEMP_GT_150_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5765;"	d
MT6332_PMIC_RGS_THERMAL_REG_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	5848;"	d
MT6332_PMIC_RGS_THERMAL_REG_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5849;"	d
MT6332_PMIC_RGS_USBLDO_FORCE_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5886;"	d
MT6332_PMIC_RGS_USBLDO_FORCE_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5887;"	d
MT6332_PMIC_RGS_USBLDO_FORCE_STB_MASK	mach/mt6795/include/mach/upmu_hw.h	5888;"	d
MT6332_PMIC_RGS_USBLDO_FORCE_STB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5889;"	d
MT6332_PMIC_RGS_USB_IN_OV_DB_MASK	mach/mt6795/include/mach/upmu_hw.h	5894;"	d
MT6332_PMIC_RGS_USB_IN_OV_DB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5895;"	d
MT6332_PMIC_RGS_USB_IN_UV_DB_MASK	mach/mt6795/include/mach/upmu_hw.h	5892;"	d
MT6332_PMIC_RGS_USB_IN_UV_DB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5893;"	d
MT6332_PMIC_RGS_USB_OC_BOOST_MASK	mach/mt6795/include/mach/upmu_hw.h	6822;"	d
MT6332_PMIC_RGS_USB_OC_BOOST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6823;"	d
MT6332_PMIC_RGS_USB_OC_CHR_MASK	mach/mt6795/include/mach/upmu_hw.h	6818;"	d
MT6332_PMIC_RGS_USB_OC_CHR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6819;"	d
MT6332_PMIC_RGS_USB_OC_DB_MASK	mach/mt6795/include/mach/upmu_hw.h	5900;"	d
MT6332_PMIC_RGS_USB_OC_DB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5901;"	d
MT6332_PMIC_RGS_USB_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	5796;"	d
MT6332_PMIC_RGS_USB_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5797;"	d
MT6332_PMIC_RGS_USB_SW_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5840;"	d
MT6332_PMIC_RGS_USB_SW_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5841;"	d
MT6332_PMIC_RGS_UVP_DCIN_MASK	mach/mt6795/include/mach/upmu_hw.h	5798;"	d
MT6332_PMIC_RGS_UVP_DCIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5799;"	d
MT6332_PMIC_RGS_UVP_USB_MASK	mach/mt6795/include/mach/upmu_hw.h	5800;"	d
MT6332_PMIC_RGS_UVP_USB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5801;"	d
MT6332_PMIC_RGS_VALID_CHARGER_MASK	mach/mt6795/include/mach/upmu_hw.h	6840;"	d
MT6332_PMIC_RGS_VALID_CHARGER_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6841;"	d
MT6332_PMIC_RGS_VDRAM_ENPWM_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	7124;"	d
MT6332_PMIC_RGS_VDRAM_ENPWM_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7125;"	d
MT6332_PMIC_RGS_VDRV_RDY_MASK	mach/mt6795/include/mach/upmu_hw.h	5762;"	d
MT6332_PMIC_RGS_VDRV_RDY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5763;"	d
MT6332_PMIC_RGS_VDVFS2_ENPWM_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	7252;"	d
MT6332_PMIC_RGS_VDVFS2_ENPWM_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7253;"	d
MT6332_PMIC_RGS_VIN_DPM_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	5844;"	d
MT6332_PMIC_RGS_VIN_DPM_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5845;"	d
MT6332_PMIC_RGS_VLED1_OPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	5858;"	d
MT6332_PMIC_RGS_VLED1_OPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5859;"	d
MT6332_PMIC_RGS_VLED1_SHORT_MASK	mach/mt6795/include/mach/upmu_hw.h	5854;"	d
MT6332_PMIC_RGS_VLED1_SHORT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5855;"	d
MT6332_PMIC_RGS_VLED2_OPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	5860;"	d
MT6332_PMIC_RGS_VLED2_OPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5861;"	d
MT6332_PMIC_RGS_VLED2_SHORT_MASK	mach/mt6795/include/mach/upmu_hw.h	5856;"	d
MT6332_PMIC_RGS_VLED2_SHORT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5857;"	d
MT6332_PMIC_RGS_VRF1_ENPWM_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	7414;"	d
MT6332_PMIC_RGS_VRF1_ENPWM_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7415;"	d
MT6332_PMIC_RGS_VRF2_ENPWM_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	7542;"	d
MT6332_PMIC_RGS_VRF2_ENPWM_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7543;"	d
MT6332_PMIC_RGS_VSBST_ENPWM_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	7798;"	d
MT6332_PMIC_RGS_VSBST_ENPWM_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7799;"	d
MT6332_PMIC_RGS_VSYS_LT_VBAT_V0P1_M3_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	6830;"	d
MT6332_PMIC_RGS_VSYS_LT_VBAT_V0P1_M3_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6831;"	d
MT6332_PMIC_RGS_VSYS_LT_VBAT_V0P1_MASK	mach/mt6795/include/mach/upmu_hw.h	5744;"	d
MT6332_PMIC_RGS_VSYS_LT_VBAT_V0P1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5745;"	d
MT6332_PMIC_RG_ADAPTIVE_CV_MODE_OFF_MASK	mach/mt6795/include/mach/upmu_hw.h	6806;"	d
MT6332_PMIC_RG_ADAPTIVE_CV_MODE_OFF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6807;"	d
MT6332_PMIC_RG_ADCIN_BATSNS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8200;"	d
MT6332_PMIC_RG_ADCIN_BATSNS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8201;"	d
MT6332_PMIC_RG_ADCIN_CHRIN_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8198;"	d
MT6332_PMIC_RG_ADCIN_CHRIN_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8199;"	d
MT6332_PMIC_RG_ADCIN_CS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8202;"	d
MT6332_PMIC_RG_ADCIN_CS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8203;"	d
MT6332_PMIC_RG_ADC_2S_COMP_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	8146;"	d
MT6332_PMIC_RG_ADC_2S_COMP_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8147;"	d
MT6332_PMIC_RG_ADC_TRIM_COMP_MASK	mach/mt6795/include/mach/upmu_hw.h	8148;"	d
MT6332_PMIC_RG_ADC_TRIM_COMP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8149;"	d
MT6332_PMIC_RG_ANA_TESTMODE_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5444;"	d
MT6332_PMIC_RG_ANA_TESTMODE_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5445;"	d
MT6332_PMIC_RG_ANA_TESTMODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5442;"	d
MT6332_PMIC_RG_ANA_TESTMODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5443;"	d
MT6332_PMIC_RG_ANA_TORCH_CK_PDN_HWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	6212;"	d
MT6332_PMIC_RG_ANA_TORCH_CK_PDN_HWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6213;"	d
MT6332_PMIC_RG_ANA_TORCH_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6128;"	d
MT6332_PMIC_RG_ANA_TORCH_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6129;"	d
MT6332_PMIC_RG_ASW_MASK	mach/mt6795/include/mach/upmu_hw.h	5580;"	d
MT6332_PMIC_RG_ASW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5581;"	d
MT6332_PMIC_RG_AUXADC_12M_CK_PDN_HWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	6200;"	d
MT6332_PMIC_RG_AUXADC_12M_CK_PDN_HWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6201;"	d
MT6332_PMIC_RG_AUXADC_12M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6086;"	d
MT6332_PMIC_RG_AUXADC_12M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6087;"	d
MT6332_PMIC_RG_AUXADC_1M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6084;"	d
MT6332_PMIC_RG_AUXADC_1M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6085;"	d
MT6332_PMIC_RG_AUXADC_32K_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6090;"	d
MT6332_PMIC_RG_AUXADC_32K_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6091;"	d
MT6332_PMIC_RG_AUXADC_CALI_MASK	mach/mt6795/include/mach/upmu_hw.h	8188;"	d
MT6332_PMIC_RG_AUXADC_CALI_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8189;"	d
MT6332_PMIC_RG_AUXADC_CK_DIVSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6176;"	d
MT6332_PMIC_RG_AUXADC_CK_DIVSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6177;"	d
MT6332_PMIC_RG_AUXADC_CK_PDN_HWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	6202;"	d
MT6332_PMIC_RG_AUXADC_CK_PDN_HWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6203;"	d
MT6332_PMIC_RG_AUXADC_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6088;"	d
MT6332_PMIC_RG_AUXADC_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6089;"	d
MT6332_PMIC_RG_AUXADC_DCIN_DET_MASK	mach/mt6795/include/mach/upmu_hw.h	6802;"	d
MT6332_PMIC_RG_AUXADC_DCIN_DET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6803;"	d
MT6332_PMIC_RG_AUXADC_REG_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	6272;"	d
MT6332_PMIC_RG_AUXADC_REG_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6273;"	d
MT6332_PMIC_RG_AUXADC_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	6256;"	d
MT6332_PMIC_RG_AUXADC_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6257;"	d
MT6332_PMIC_RG_AUXADC_USB_DET_MASK	mach/mt6795/include/mach/upmu_hw.h	6800;"	d
MT6332_PMIC_RG_AUXADC_USB_DET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6801;"	d
MT6332_PMIC_RG_AUX_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	8186;"	d
MT6332_PMIC_RG_AUX_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8187;"	d
MT6332_PMIC_RG_BATON_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6730;"	d
MT6332_PMIC_RG_BATON_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6731;"	d
MT6332_PMIC_RG_BATON_HT_EN_DLY_TIME_MASK	mach/mt6795/include/mach/upmu_hw.h	6736;"	d
MT6332_PMIC_RG_BATON_HT_EN_DLY_TIME_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6737;"	d
MT6332_PMIC_RG_BATON_HT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6728;"	d
MT6332_PMIC_RG_BATON_HT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6729;"	d
MT6332_PMIC_RG_BATON_HT_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	6742;"	d
MT6332_PMIC_RG_BATON_HT_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6743;"	d
MT6332_PMIC_RG_BATON_TDET_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6732;"	d
MT6332_PMIC_RG_BATON_TDET_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6733;"	d
MT6332_PMIC_RG_BAT_OV_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	5706;"	d
MT6332_PMIC_RG_BAT_OV_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5707;"	d
MT6332_PMIC_RG_BC12_BB_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	5578;"	d
MT6332_PMIC_RG_BC12_BB_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5579;"	d
MT6332_PMIC_RG_BC12_BIAS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5576;"	d
MT6332_PMIC_RG_BC12_BIAS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5577;"	d
MT6332_PMIC_RG_BC12_CHRDET_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	6760;"	d
MT6332_PMIC_RG_BC12_CHRDET_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6761;"	d
MT6332_PMIC_RG_BC12_CMP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5574;"	d
MT6332_PMIC_RG_BC12_CMP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5575;"	d
MT6332_PMIC_RG_BC12_IPD_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5572;"	d
MT6332_PMIC_RG_BC12_IPD_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5573;"	d
MT6332_PMIC_RG_BC12_IPU_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5570;"	d
MT6332_PMIC_RG_BC12_IPU_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5571;"	d
MT6332_PMIC_RG_BC12_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	6758;"	d
MT6332_PMIC_RG_BC12_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6759;"	d
MT6332_PMIC_RG_BC12_VREF_VTH_MASK	mach/mt6795/include/mach/upmu_hw.h	5568;"	d
MT6332_PMIC_RG_BC12_VREF_VTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5569;"	d
MT6332_PMIC_RG_BC12_VSRC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5566;"	d
MT6332_PMIC_RG_BC12_VSRC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5567;"	d
MT6332_PMIC_RG_BGR_RSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8562;"	d
MT6332_PMIC_RG_BGR_RSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8563;"	d
MT6332_PMIC_RG_BGR_TEST_CK_CKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6174;"	d
MT6332_PMIC_RG_BGR_TEST_CK_CKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6175;"	d
MT6332_PMIC_RG_BGR_TEST_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6142;"	d
MT6332_PMIC_RG_BGR_TEST_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6143;"	d
MT6332_PMIC_RG_BGR_TEST_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8554;"	d
MT6332_PMIC_RG_BGR_TEST_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8555;"	d
MT6332_PMIC_RG_BGR_TEST_RSTB_MASK	mach/mt6795/include/mach/upmu_hw.h	8552;"	d
MT6332_PMIC_RG_BGR_TEST_RSTB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8553;"	d
MT6332_PMIC_RG_BGR_TRIM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8560;"	d
MT6332_PMIC_RG_BGR_TRIM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8561;"	d
MT6332_PMIC_RG_BGR_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	8558;"	d
MT6332_PMIC_RG_BGR_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8559;"	d
MT6332_PMIC_RG_BGR_UNCHOP_MASK	mach/mt6795/include/mach/upmu_hw.h	8566;"	d
MT6332_PMIC_RG_BGR_UNCHOP_PH_MASK	mach/mt6795/include/mach/upmu_hw.h	8564;"	d
MT6332_PMIC_RG_BGR_UNCHOP_PH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8565;"	d
MT6332_PMIC_RG_BGR_UNCHOP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8567;"	d
MT6332_PMIC_RG_BIF_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	6258;"	d
MT6332_PMIC_RG_BIF_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6259;"	d
MT6332_PMIC_RG_BIF_X1_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6082;"	d
MT6332_PMIC_RG_BIF_X1_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6083;"	d
MT6332_PMIC_RG_BIF_X48_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6098;"	d
MT6332_PMIC_RG_BIF_X48_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6099;"	d
MT6332_PMIC_RG_BIF_X4_CK_DIVSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6178;"	d
MT6332_PMIC_RG_BIF_X4_CK_DIVSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6179;"	d
MT6332_PMIC_RG_BIF_X4_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6080;"	d
MT6332_PMIC_RG_BIF_X4_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6081;"	d
MT6332_PMIC_RG_BOOST_CLK_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5638;"	d
MT6332_PMIC_RG_BOOST_CLK_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5639;"	d
MT6332_PMIC_RG_BOOST_COMPRES_MASK	mach/mt6795/include/mach/upmu_hw.h	5710;"	d
MT6332_PMIC_RG_BOOST_COMPRES_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5711;"	d
MT6332_PMIC_RG_BOOST_CSA_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5640;"	d
MT6332_PMIC_RG_BOOST_CSA_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5641;"	d
MT6332_PMIC_RG_BOOST_CS_SLP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5642;"	d
MT6332_PMIC_RG_BOOST_CS_SLP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5643;"	d
MT6332_PMIC_RG_BOOST_DIG_RSV_0_MASK	mach/mt6795/include/mach/upmu_hw.h	6030;"	d
MT6332_PMIC_RG_BOOST_DIG_RSV_0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6031;"	d
MT6332_PMIC_RG_BOOST_DIG_RSV_1_MASK	mach/mt6795/include/mach/upmu_hw.h	6036;"	d
MT6332_PMIC_RG_BOOST_DIG_RSV_1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6037;"	d
MT6332_PMIC_RG_BOOST_DIG_RSV_2_MASK	mach/mt6795/include/mach/upmu_hw.h	6066;"	d
MT6332_PMIC_RG_BOOST_DIG_RSV_2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6067;"	d
MT6332_PMIC_RG_BOOST_FASTRAN_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5708;"	d
MT6332_PMIC_RG_BOOST_FASTRAN_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5709;"	d
MT6332_PMIC_RG_BOOST_FASTRAN_MASK	mach/mt6795/include/mach/upmu_hw.h	5688;"	d
MT6332_PMIC_RG_BOOST_FASTRAN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5689;"	d
MT6332_PMIC_RG_BOOST_FPWM_MASK	mach/mt6795/include/mach/upmu_hw.h	5644;"	d
MT6332_PMIC_RG_BOOST_FPWM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5645;"	d
MT6332_PMIC_RG_BOOST_LVL_MASK	mach/mt6795/include/mach/upmu_hw.h	5646;"	d
MT6332_PMIC_RG_BOOST_LVL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5647;"	d
MT6332_PMIC_RG_BOOST_MAXDUTY_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5648;"	d
MT6332_PMIC_RG_BOOST_MAXDUTY_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5649;"	d
MT6332_PMIC_RG_BOOST_OCPLVL_MASK	mach/mt6795/include/mach/upmu_hw.h	5650;"	d
MT6332_PMIC_RG_BOOST_OCPLVL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5651;"	d
MT6332_PMIC_RG_BOOST_OCP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5652;"	d
MT6332_PMIC_RG_BOOST_OCP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5653;"	d
MT6332_PMIC_RG_BOOST_SLP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5654;"	d
MT6332_PMIC_RG_BOOST_SLP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5655;"	d
MT6332_PMIC_RG_BTL_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	9160;"	d
MT6332_PMIC_RG_BTL_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9161;"	d
MT6332_PMIC_RG_BUCK_12M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6118;"	d
MT6332_PMIC_RG_BUCK_12M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6119;"	d
MT6332_PMIC_RG_BUCK_1M_CK_PDN_HWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	6204;"	d
MT6332_PMIC_RG_BUCK_1M_CK_PDN_HWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6205;"	d
MT6332_PMIC_RG_BUCK_1M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6116;"	d
MT6332_PMIC_RG_BUCK_1M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6117;"	d
MT6332_PMIC_RG_BUCK_32K_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6114;"	d
MT6332_PMIC_RG_BUCK_32K_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6115;"	d
MT6332_PMIC_RG_BUCK_ANA_AUTO_OFF_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	6234;"	d
MT6332_PMIC_RG_BUCK_ANA_AUTO_OFF_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6235;"	d
MT6332_PMIC_RG_BUCK_ANA_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6112;"	d
MT6332_PMIC_RG_BUCK_ANA_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6113;"	d
MT6332_PMIC_RG_BUCK_NOVLP_MASK	mach/mt6795/include/mach/upmu_hw.h	5684;"	d
MT6332_PMIC_RG_BUCK_NOVLP_PD_MASK	mach/mt6795/include/mach/upmu_hw.h	5686;"	d
MT6332_PMIC_RG_BUCK_NOVLP_PD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5687;"	d
MT6332_PMIC_RG_BUCK_NOVLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5685;"	d
MT6332_PMIC_RG_BUCK_VBTCHECK_PD_MASK	mach/mt6795/include/mach/upmu_hw.h	5724;"	d
MT6332_PMIC_RG_BUCK_VBTCHECK_PD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5725;"	d
MT6332_PMIC_RG_BURSHTH_MASK	mach/mt6795/include/mach/upmu_hw.h	5582;"	d
MT6332_PMIC_RG_BURSHTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5583;"	d
MT6332_PMIC_RG_BURSHTL_MASK	mach/mt6795/include/mach/upmu_hw.h	5584;"	d
MT6332_PMIC_RG_BURSHTL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5585;"	d
MT6332_PMIC_RG_CBIAS_EXTR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5726;"	d
MT6332_PMIC_RG_CBIAS_EXTR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5727;"	d
MT6332_PMIC_RG_CBUS_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6096;"	d
MT6332_PMIC_RG_CBUS_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6097;"	d
MT6332_PMIC_RG_CBUS_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	6260;"	d
MT6332_PMIC_RG_CBUS_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6261;"	d
MT6332_PMIC_RG_CC_COMPCC_MASK	mach/mt6795/include/mach/upmu_hw.h	5586;"	d
MT6332_PMIC_RG_CC_COMPCC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5587;"	d
MT6332_PMIC_RG_CC_COMPRC_MASK	mach/mt6795/include/mach/upmu_hw.h	5588;"	d
MT6332_PMIC_RG_CC_COMPRC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5589;"	d
MT6332_PMIC_RG_CC_FLAG_VTH_MASK	mach/mt6795/include/mach/upmu_hw.h	6782;"	d
MT6332_PMIC_RG_CC_FLAG_VTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6783;"	d
MT6332_PMIC_RG_CHGPREG_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5590;"	d
MT6332_PMIC_RG_CHGPREG_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5591;"	d
MT6332_PMIC_RG_CHRINBAT_ISNS_MASK	mach/mt6795/include/mach/upmu_hw.h	5968;"	d
MT6332_PMIC_RG_CHRINBAT_ISNS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5969;"	d
MT6332_PMIC_RG_CHRINBAT_ISNS_SWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	5966;"	d
MT6332_PMIC_RG_CHRINBAT_ISNS_SWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5967;"	d
MT6332_PMIC_RG_CHRIN_ISNS_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	6784;"	d
MT6332_PMIC_RG_CHRIN_ISNS_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6785;"	d
MT6332_PMIC_RG_CHRWDT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6398;"	d
MT6332_PMIC_RG_CHRWDT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6399;"	d
MT6332_PMIC_RG_CHRWDT_FLAG_MASK	mach/mt6795/include/mach/upmu_hw.h	6404;"	d
MT6332_PMIC_RG_CHRWDT_FLAG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6405;"	d
MT6332_PMIC_RG_CHRWDT_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	6400;"	d
MT6332_PMIC_RG_CHRWDT_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6401;"	d
MT6332_PMIC_RG_CHRWDT_WR_MASK	mach/mt6795/include/mach/upmu_hw.h	6402;"	d
MT6332_PMIC_RG_CHRWDT_WR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6403;"	d
MT6332_PMIC_RG_CHR_0P25M_CK_PDN_HWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	6208;"	d
MT6332_PMIC_RG_CHR_0P25M_CK_PDN_HWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6209;"	d
MT6332_PMIC_RG_CHR_0P25M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6124;"	d
MT6332_PMIC_RG_CHR_0P25M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6125;"	d
MT6332_PMIC_RG_CHR_2P5M_CK_PDN_HWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	6214;"	d
MT6332_PMIC_RG_CHR_2P5M_CK_PDN_HWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6215;"	d
MT6332_PMIC_RG_CHR_2P5M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6162;"	d
MT6332_PMIC_RG_CHR_2P5M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6163;"	d
MT6332_PMIC_RG_CHR_AO_2P5M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6160;"	d
MT6332_PMIC_RG_CHR_AO_2P5M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6161;"	d
MT6332_PMIC_RG_CHR_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5702;"	d
MT6332_PMIC_RG_CHR_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5703;"	d
MT6332_PMIC_RG_CHR_FORCE_PWM_MASK	mach/mt6795/include/mach/upmu_hw.h	5592;"	d
MT6332_PMIC_RG_CHR_FORCE_PWM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5593;"	d
MT6332_PMIC_RG_CHR_OC_AUTO_OFF_MASK	mach/mt6795/include/mach/upmu_hw.h	5924;"	d
MT6332_PMIC_RG_CHR_OC_AUTO_OFF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5925;"	d
MT6332_PMIC_RG_CHR_OVPFET_OC_AUTO_OFF_MASK	mach/mt6795/include/mach/upmu_hw.h	5926;"	d
MT6332_PMIC_RG_CHR_OVPFET_OC_AUTO_OFF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5927;"	d
MT6332_PMIC_RG_CHR_PWM_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6240;"	d
MT6332_PMIC_RG_CHR_PWM_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6241;"	d
MT6332_PMIC_RG_CHR_PWM_CK_TST_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	6230;"	d
MT6332_PMIC_RG_CHR_PWM_CK_TST_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6231;"	d
MT6332_PMIC_RG_CHR_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	6262;"	d
MT6332_PMIC_RG_CHR_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6263;"	d
MT6332_PMIC_RG_CHR_TRIM_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6148;"	d
MT6332_PMIC_RG_CHR_TRIM_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6149;"	d
MT6332_PMIC_RG_CH_COMPLETE_AUTO_OFF_MASK	mach/mt6795/include/mach/upmu_hw.h	5916;"	d
MT6332_PMIC_RG_CH_COMPLETE_AUTO_OFF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5917;"	d
MT6332_PMIC_RG_CH_COMPLETE_DET_OFF_MASK	mach/mt6795/include/mach/upmu_hw.h	5918;"	d
MT6332_PMIC_RG_CH_COMPLETE_DET_OFF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5919;"	d
MT6332_PMIC_RG_CH_COMPLETE_M3_OFF_MASK	mach/mt6795/include/mach/upmu_hw.h	5922;"	d
MT6332_PMIC_RG_CH_COMPLETE_M3_OFF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5923;"	d
MT6332_PMIC_RG_CH_COMPLETE_PWM_OFF_MASK	mach/mt6795/include/mach/upmu_hw.h	5920;"	d
MT6332_PMIC_RG_CH_COMPLETE_PWM_OFF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5921;"	d
MT6332_PMIC_RG_CSBAT_VSNS_MASK	mach/mt6795/include/mach/upmu_hw.h	5964;"	d
MT6332_PMIC_RG_CSBAT_VSNS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5965;"	d
MT6332_PMIC_RG_CSBAT_VSNS_SWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	5962;"	d
MT6332_PMIC_RG_CSBAT_VSNS_SWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5963;"	d
MT6332_PMIC_RG_CS_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	5594;"	d
MT6332_PMIC_RG_CS_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5595;"	d
MT6332_PMIC_RG_CS_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	5596;"	d
MT6332_PMIC_RG_CS_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5597;"	d
MT6332_PMIC_RG_CS_VREFTRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	5598;"	d
MT6332_PMIC_RG_CS_VREFTRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5599;"	d
MT6332_PMIC_RG_CVVTH_SFSTR_STEP_MASK	mach/mt6795/include/mach/upmu_hw.h	5992;"	d
MT6332_PMIC_RG_CVVTH_SFSTR_STEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5993;"	d
MT6332_PMIC_RG_CV_COMPCC_MASK	mach/mt6795/include/mach/upmu_hw.h	5600;"	d
MT6332_PMIC_RG_CV_COMPCC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5601;"	d
MT6332_PMIC_RG_CV_COMPRC_MASK	mach/mt6795/include/mach/upmu_hw.h	5602;"	d
MT6332_PMIC_RG_CV_COMPRC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5603;"	d
MT6332_PMIC_RG_CV_PP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5988;"	d
MT6332_PMIC_RG_CV_PP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5989;"	d
MT6332_PMIC_RG_CV_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5984;"	d
MT6332_PMIC_RG_CV_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5985;"	d
MT6332_PMIC_RG_DLDO_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	8798;"	d
MT6332_PMIC_RG_DLDO_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8799;"	d
MT6332_PMIC_RG_DS_AP_MASK	mach/mt6795/include/mach/upmu_hw.h	5402;"	d
MT6332_PMIC_RG_DS_AP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5403;"	d
MT6332_PMIC_RG_DS_CA_MASK	mach/mt6795/include/mach/upmu_hw.h	5414;"	d
MT6332_PMIC_RG_DS_CA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5415;"	d
MT6332_PMIC_RG_DS_DQ_MASK	mach/mt6795/include/mach/upmu_hw.h	5408;"	d
MT6332_PMIC_RG_DS_DQ_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5409;"	d
MT6332_PMIC_RG_EFUSE_CK_PDN_HWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	6206;"	d
MT6332_PMIC_RG_EFUSE_CK_PDN_HWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6207;"	d
MT6332_PMIC_RG_EFUSE_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6140;"	d
MT6332_PMIC_RG_EFUSE_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6141;"	d
MT6332_PMIC_RG_EFUSE_MAN_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	6254;"	d
MT6332_PMIC_RG_EFUSE_MAN_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6255;"	d
MT6332_PMIC_RG_EFUSE_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	5430;"	d
MT6332_PMIC_RG_EFUSE_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5431;"	d
MT6332_PMIC_RG_EN_DRVSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8450;"	d
MT6332_PMIC_RG_EN_DRVSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8451;"	d
MT6332_PMIC_RG_EN_E4_MASK	mach/mt6795/include/mach/upmu_hw.h	8574;"	d
MT6332_PMIC_RG_EN_E4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8575;"	d
MT6332_PMIC_RG_EN_E8_MASK	mach/mt6795/include/mach/upmu_hw.h	8572;"	d
MT6332_PMIC_RG_EN_E8_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8573;"	d
MT6332_PMIC_RG_EN_REF_AP_MASK	mach/mt6795/include/mach/upmu_hw.h	5400;"	d
MT6332_PMIC_RG_EN_REF_AP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5401;"	d
MT6332_PMIC_RG_EN_REF_CA_MASK	mach/mt6795/include/mach/upmu_hw.h	5412;"	d
MT6332_PMIC_RG_EN_REF_CA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5413;"	d
MT6332_PMIC_RG_EN_REF_DQ_MASK	mach/mt6795/include/mach/upmu_hw.h	5406;"	d
MT6332_PMIC_RG_EN_REF_DQ_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5407;"	d
MT6332_PMIC_RG_EN_SMT_MASK	mach/mt6795/include/mach/upmu_hw.h	8568;"	d
MT6332_PMIC_RG_EN_SMT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8569;"	d
MT6332_PMIC_RG_EN_SR_MASK	mach/mt6795/include/mach/upmu_hw.h	8570;"	d
MT6332_PMIC_RG_EN_SR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8571;"	d
MT6332_PMIC_RG_FCHR_KEYDET_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8446;"	d
MT6332_PMIC_RG_FCHR_KEYDET_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8447;"	d
MT6332_PMIC_RG_FCHR_PU_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8448;"	d
MT6332_PMIC_RG_FCHR_PU_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8449;"	d
MT6332_PMIC_RG_FGADC_ANA_CK_CKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6168;"	d
MT6332_PMIC_RG_FGADC_ANA_CK_CKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6169;"	d
MT6332_PMIC_RG_FGADC_ANA_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6076;"	d
MT6332_PMIC_RG_FGADC_ANA_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6077;"	d
MT6332_PMIC_RG_FGADC_ANA_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6250;"	d
MT6332_PMIC_RG_FGADC_ANA_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6251;"	d
MT6332_PMIC_RG_FGADC_DIG_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6078;"	d
MT6332_PMIC_RG_FGADC_DIG_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6079;"	d
MT6332_PMIC_RG_FGADC_FT_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6138;"	d
MT6332_PMIC_RG_FGADC_FT_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6139;"	d
MT6332_PMIC_RG_FGADC_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	6264;"	d
MT6332_PMIC_RG_FGADC_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6265;"	d
MT6332_PMIC_RG_FGANALOGTEST_MASK	mach/mt6795/include/mach/upmu_hw.h	8636;"	d
MT6332_PMIC_RG_FGANALOGTEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8637;"	d
MT6332_PMIC_RG_FGRINTMODE_MASK	mach/mt6795/include/mach/upmu_hw.h	8634;"	d
MT6332_PMIC_RG_FGRINTMODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8635;"	d
MT6332_PMIC_RG_FG_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6238;"	d
MT6332_PMIC_RG_FG_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6239;"	d
MT6332_PMIC_RG_FG_CK_TST_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	6228;"	d
MT6332_PMIC_RG_FG_CK_TST_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6229;"	d
MT6332_PMIC_RG_FLASH1_DRV_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5552;"	d
MT6332_PMIC_RG_FLASH1_DRV_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5553;"	d
MT6332_PMIC_RG_FLASH1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6020;"	d
MT6332_PMIC_RG_FLASH1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6021;"	d
MT6332_PMIC_RG_FLASH1_EN_TIMEOUT_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6050;"	d
MT6332_PMIC_RG_FLASH1_EN_TIMEOUT_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6051;"	d
MT6332_PMIC_RG_FLASH1_ISET_FLOAD_MASK	mach/mt6795/include/mach/upmu_hw.h	6040;"	d
MT6332_PMIC_RG_FLASH1_ISET_FLOAD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6041;"	d
MT6332_PMIC_RG_FLASH1_ISET_MASK	mach/mt6795/include/mach/upmu_hw.h	6038;"	d
MT6332_PMIC_RG_FLASH1_ISET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6039;"	d
MT6332_PMIC_RG_FLASH1_ISET_STEP_MASK	mach/mt6795/include/mach/upmu_hw.h	6046;"	d
MT6332_PMIC_RG_FLASH1_ISET_STEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6047;"	d
MT6332_PMIC_RG_FLASH1_OPEN_VTH_MASK	mach/mt6795/include/mach/upmu_hw.h	5562;"	d
MT6332_PMIC_RG_FLASH1_OPEN_VTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5563;"	d
MT6332_PMIC_RG_FLASH1_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	5556;"	d
MT6332_PMIC_RG_FLASH1_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5557;"	d
MT6332_PMIC_RG_FLASH2_DRV_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5554;"	d
MT6332_PMIC_RG_FLASH2_DRV_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5555;"	d
MT6332_PMIC_RG_FLASH2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6022;"	d
MT6332_PMIC_RG_FLASH2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6023;"	d
MT6332_PMIC_RG_FLASH2_EN_TIMEOUT_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6052;"	d
MT6332_PMIC_RG_FLASH2_EN_TIMEOUT_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6053;"	d
MT6332_PMIC_RG_FLASH2_ISET_FLOAD_MASK	mach/mt6795/include/mach/upmu_hw.h	6044;"	d
MT6332_PMIC_RG_FLASH2_ISET_FLOAD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6045;"	d
MT6332_PMIC_RG_FLASH2_ISET_MASK	mach/mt6795/include/mach/upmu_hw.h	6042;"	d
MT6332_PMIC_RG_FLASH2_ISET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6043;"	d
MT6332_PMIC_RG_FLASH2_ISET_STEP_MASK	mach/mt6795/include/mach/upmu_hw.h	6048;"	d
MT6332_PMIC_RG_FLASH2_ISET_STEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6049;"	d
MT6332_PMIC_RG_FLASH2_OPEN_VTH_MASK	mach/mt6795/include/mach/upmu_hw.h	5564;"	d
MT6332_PMIC_RG_FLASH2_OPEN_VTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5565;"	d
MT6332_PMIC_RG_FLASH2_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	5558;"	d
MT6332_PMIC_RG_FLASH2_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5559;"	d
MT6332_PMIC_RG_FLASH_DRV_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5604;"	d
MT6332_PMIC_RG_FLASH_DRV_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5605;"	d
MT6332_PMIC_RG_FLASH_VCLAMP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5560;"	d
MT6332_PMIC_RG_FLASH_VCLAMP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5561;"	d
MT6332_PMIC_RG_FLED_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6012;"	d
MT6332_PMIC_RG_FLED_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6013;"	d
MT6332_PMIC_RG_FLOAD_CV_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5978;"	d
MT6332_PMIC_RG_FLOAD_CV_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5979;"	d
MT6332_PMIC_RG_FLOAD_ICH_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5976;"	d
MT6332_PMIC_RG_FLOAD_ICH_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5977;"	d
MT6332_PMIC_RG_FORCE_CHR_PLUG_OUT_MASK	mach/mt6795/include/mach/upmu_hw.h	5908;"	d
MT6332_PMIC_RG_FORCE_CHR_PLUG_OUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5909;"	d
MT6332_PMIC_RG_FORCE_DCIN_PP_MASK	mach/mt6795/include/mach/upmu_hw.h	6810;"	d
MT6332_PMIC_RG_FORCE_DCIN_PP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6811;"	d
MT6332_PMIC_RG_FORCE_NON_OC2_MASK	mach/mt6795/include/mach/upmu_hw.h	5718;"	d
MT6332_PMIC_RG_FORCE_NON_OC2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5719;"	d
MT6332_PMIC_RG_FORCE_NON_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	5606;"	d
MT6332_PMIC_RG_FORCE_NON_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5607;"	d
MT6332_PMIC_RG_FORCE_NON_OV_MASK	mach/mt6795/include/mach/upmu_hw.h	5608;"	d
MT6332_PMIC_RG_FORCE_NON_OV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5609;"	d
MT6332_PMIC_RG_FORCE_NON_SST_MASK	mach/mt6795/include/mach/upmu_hw.h	5610;"	d
MT6332_PMIC_RG_FORCE_NON_SST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5611;"	d
MT6332_PMIC_RG_FQMTR_CK_CKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6170;"	d
MT6332_PMIC_RG_FQMTR_CK_CKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6171;"	d
MT6332_PMIC_RG_FQMTR_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6108;"	d
MT6332_PMIC_RG_FQMTR_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6109;"	d
MT6332_PMIC_RG_FQMTR_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6242;"	d
MT6332_PMIC_RG_FQMTR_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6243;"	d
MT6332_PMIC_RG_FQMTR_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	6266;"	d
MT6332_PMIC_RG_FQMTR_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6267;"	d
MT6332_PMIC_RG_FREQ_HALF_MASK	mach/mt6795/include/mach/upmu_hw.h	5612;"	d
MT6332_PMIC_RG_FREQ_HALF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5613;"	d
MT6332_PMIC_RG_GDRI_MINOFF_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	5614;"	d
MT6332_PMIC_RG_GDRI_MINOFF_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5615;"	d
MT6332_PMIC_RG_G_SMPS_PD_CK_PDN_HWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	6198;"	d
MT6332_PMIC_RG_G_SMPS_PD_CK_PDN_HWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6199;"	d
MT6332_PMIC_RG_G_SMPS_PD_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6068;"	d
MT6332_PMIC_RG_G_SMPS_PD_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6069;"	d
MT6332_PMIC_RG_HFDET_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5616;"	d
MT6332_PMIC_RG_HFDET_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5617;"	d
MT6332_PMIC_RG_HFDET_LVL_MASK	mach/mt6795/include/mach/upmu_hw.h	5712;"	d
MT6332_PMIC_RG_HFDET_LVL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5713;"	d
MT6332_PMIC_RG_HW_VTH1_MASK	mach/mt6795/include/mach/upmu_hw.h	6748;"	d
MT6332_PMIC_RG_HW_VTH1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6749;"	d
MT6332_PMIC_RG_HW_VTH2_MASK	mach/mt6795/include/mach/upmu_hw.h	6746;"	d
MT6332_PMIC_RG_HW_VTH2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6747;"	d
MT6332_PMIC_RG_HW_VTH_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	6744;"	d
MT6332_PMIC_RG_HW_VTH_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6745;"	d
MT6332_PMIC_RG_ICH_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5982;"	d
MT6332_PMIC_RG_ICH_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5983;"	d
MT6332_PMIC_RG_ICH_SEL_SWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	5972;"	d
MT6332_PMIC_RG_ICH_SEL_SWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5973;"	d
MT6332_PMIC_RG_ICH_SFSTR_STEP_MASK	mach/mt6795/include/mach/upmu_hw.h	5990;"	d
MT6332_PMIC_RG_ICH_SFSTR_STEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5991;"	d
MT6332_PMIC_RG_ICS_LOOP_MASK	mach/mt6795/include/mach/upmu_hw.h	5618;"	d
MT6332_PMIC_RG_ICS_LOOP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5619;"	d
MT6332_PMIC_RG_INOUT_CSREG_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5620;"	d
MT6332_PMIC_RG_INOUT_CSREG_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5621;"	d
MT6332_PMIC_RG_INTRP_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6122;"	d
MT6332_PMIC_RG_INTRP_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6123;"	d
MT6332_PMIC_RG_INT_EN_BAT_H_MASK	mach/mt6795/include/mach/upmu_hw.h	6350;"	d
MT6332_PMIC_RG_INT_EN_BAT_H_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6351;"	d
MT6332_PMIC_RG_INT_EN_BAT_L_MASK	mach/mt6795/include/mach/upmu_hw.h	6352;"	d
MT6332_PMIC_RG_INT_EN_BAT_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6353;"	d
MT6332_PMIC_RG_INT_EN_BC11_TIMEOUT_MASK	mach/mt6795/include/mach/upmu_hw.h	6336;"	d
MT6332_PMIC_RG_INT_EN_BC11_TIMEOUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6337;"	d
MT6332_PMIC_RG_INT_EN_BIF_MASK	mach/mt6795/include/mach/upmu_hw.h	6362;"	d
MT6332_PMIC_RG_INT_EN_BIF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6363;"	d
MT6332_PMIC_RG_INT_EN_BVALID_DET_MASK	mach/mt6795/include/mach/upmu_hw.h	6328;"	d
MT6332_PMIC_RG_INT_EN_BVALID_DET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6329;"	d
MT6332_PMIC_RG_INT_EN_CBUS_MASK	mach/mt6795/include/mach/upmu_hw.h	6364;"	d
MT6332_PMIC_RG_INT_EN_CBUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6365;"	d
MT6332_PMIC_RG_INT_EN_CHRWDT_FLAG_MASK	mach/mt6795/include/mach/upmu_hw.h	6314;"	d
MT6332_PMIC_RG_INT_EN_CHRWDT_FLAG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6315;"	d
MT6332_PMIC_RG_INT_EN_CHR_COMPLETE_MASK	mach/mt6795/include/mach/upmu_hw.h	6294;"	d
MT6332_PMIC_RG_INT_EN_CHR_COMPLETE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6295;"	d
MT6332_PMIC_RG_INT_EN_CHR_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6304;"	d
MT6332_PMIC_RG_INT_EN_CHR_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6305;"	d
MT6332_PMIC_RG_INT_EN_CHR_PLUG_IN_FLASH_MASK	mach/mt6795/include/mach/upmu_hw.h	6312;"	d
MT6332_PMIC_RG_INT_EN_CHR_PLUG_IN_FLASH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6313;"	d
MT6332_PMIC_RG_INT_EN_CHR_PLUG_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	6332;"	d
MT6332_PMIC_RG_INT_EN_CHR_PLUG_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6333;"	d
MT6332_PMIC_RG_INT_EN_CHR_PLUG_OUT_MASK	mach/mt6795/include/mach/upmu_hw.h	6334;"	d
MT6332_PMIC_RG_INT_EN_CHR_PLUG_OUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6335;"	d
MT6332_PMIC_RG_INT_EN_FG_BAT_H_MASK	mach/mt6795/include/mach/upmu_hw.h	6354;"	d
MT6332_PMIC_RG_INT_EN_FG_BAT_H_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6355;"	d
MT6332_PMIC_RG_INT_EN_FG_BAT_L_MASK	mach/mt6795/include/mach/upmu_hw.h	6356;"	d
MT6332_PMIC_RG_INT_EN_FG_BAT_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6357;"	d
MT6332_PMIC_RG_INT_EN_FG_CUR_H_MASK	mach/mt6795/include/mach/upmu_hw.h	6368;"	d
MT6332_PMIC_RG_INT_EN_FG_CUR_H_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6369;"	d
MT6332_PMIC_RG_INT_EN_FG_CUR_L_MASK	mach/mt6795/include/mach/upmu_hw.h	6370;"	d
MT6332_PMIC_RG_INT_EN_FG_CUR_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6371;"	d
MT6332_PMIC_RG_INT_EN_FLASH_EN_TIMEOUT_MASK	mach/mt6795/include/mach/upmu_hw.h	6316;"	d
MT6332_PMIC_RG_INT_EN_FLASH_EN_TIMEOUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6317;"	d
MT6332_PMIC_RG_INT_EN_FLASH_VLED1_OPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	6320;"	d
MT6332_PMIC_RG_INT_EN_FLASH_VLED1_OPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6321;"	d
MT6332_PMIC_RG_INT_EN_FLASH_VLED1_SHORT_MASK	mach/mt6795/include/mach/upmu_hw.h	6318;"	d
MT6332_PMIC_RG_INT_EN_FLASH_VLED1_SHORT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6319;"	d
MT6332_PMIC_RG_INT_EN_FLASH_VLED2_OPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	6340;"	d
MT6332_PMIC_RG_INT_EN_FLASH_VLED2_OPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6341;"	d
MT6332_PMIC_RG_INT_EN_FLASH_VLED2_SHORT_MASK	mach/mt6795/include/mach/upmu_hw.h	6338;"	d
MT6332_PMIC_RG_INT_EN_FLASH_VLED2_SHORT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6339;"	d
MT6332_PMIC_RG_INT_EN_LDO_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6392;"	d
MT6332_PMIC_RG_INT_EN_LDO_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6393;"	d
MT6332_PMIC_RG_INT_EN_M3_H_MASK	mach/mt6795/include/mach/upmu_hw.h	6372;"	d
MT6332_PMIC_RG_INT_EN_M3_H_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6373;"	d
MT6332_PMIC_RG_INT_EN_M3_L_MASK	mach/mt6795/include/mach/upmu_hw.h	6374;"	d
MT6332_PMIC_RG_INT_EN_M3_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6375;"	d
MT6332_PMIC_RG_INT_EN_OTG_CHRIN_SHORT_MASK	mach/mt6795/include/mach/upmu_hw.h	6308;"	d
MT6332_PMIC_RG_INT_EN_OTG_CHRIN_SHORT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6309;"	d
MT6332_PMIC_RG_INT_EN_OTG_DRVCDT_SHORT_MASK	mach/mt6795/include/mach/upmu_hw.h	6310;"	d
MT6332_PMIC_RG_INT_EN_OTG_DRVCDT_SHORT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6311;"	d
MT6332_PMIC_RG_INT_EN_OTG_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6302;"	d
MT6332_PMIC_RG_INT_EN_OTG_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6303;"	d
MT6332_PMIC_RG_INT_EN_OTG_THERMAL_MASK	mach/mt6795/include/mach/upmu_hw.h	6306;"	d
MT6332_PMIC_RG_INT_EN_OTG_THERMAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6307;"	d
MT6332_PMIC_RG_INT_EN_OV_MASK	mach/mt6795/include/mach/upmu_hw.h	6326;"	d
MT6332_PMIC_RG_INT_EN_OV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6327;"	d
MT6332_PMIC_RG_INT_EN_SPKL_AB_MASK	mach/mt6795/include/mach/upmu_hw.h	6360;"	d
MT6332_PMIC_RG_INT_EN_SPKL_AB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6361;"	d
MT6332_PMIC_RG_INT_EN_SPKL_D_MASK	mach/mt6795/include/mach/upmu_hw.h	6358;"	d
MT6332_PMIC_RG_INT_EN_SPKL_D_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6359;"	d
MT6332_PMIC_RG_INT_EN_THERMAL_REG_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	6298;"	d
MT6332_PMIC_RG_INT_EN_THERMAL_REG_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6299;"	d
MT6332_PMIC_RG_INT_EN_THERMAL_REG_OUT_MASK	mach/mt6795/include/mach/upmu_hw.h	6300;"	d
MT6332_PMIC_RG_INT_EN_THERMAL_REG_OUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6301;"	d
MT6332_PMIC_RG_INT_EN_THERMAL_SD_MASK	mach/mt6795/include/mach/upmu_hw.h	6296;"	d
MT6332_PMIC_RG_INT_EN_THERMAL_SD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6297;"	d
MT6332_PMIC_RG_INT_EN_THR_H_MASK	mach/mt6795/include/mach/upmu_hw.h	6346;"	d
MT6332_PMIC_RG_INT_EN_THR_H_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6347;"	d
MT6332_PMIC_RG_INT_EN_THR_L_MASK	mach/mt6795/include/mach/upmu_hw.h	6348;"	d
MT6332_PMIC_RG_INT_EN_THR_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6349;"	d
MT6332_PMIC_RG_INT_EN_VBATON_UNDET_MASK	mach/mt6795/include/mach/upmu_hw.h	6330;"	d
MT6332_PMIC_RG_INT_EN_VBATON_UNDET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6331;"	d
MT6332_PMIC_RG_INT_EN_VDRAM_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6380;"	d
MT6332_PMIC_RG_INT_EN_VDRAM_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6381;"	d
MT6332_PMIC_RG_INT_EN_VDVFS2_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6382;"	d
MT6332_PMIC_RG_INT_EN_VDVFS2_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6383;"	d
MT6332_PMIC_RG_INT_EN_VPA_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6388;"	d
MT6332_PMIC_RG_INT_EN_VPA_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6389;"	d
MT6332_PMIC_RG_INT_EN_VRF1_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6384;"	d
MT6332_PMIC_RG_INT_EN_VRF1_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6385;"	d
MT6332_PMIC_RG_INT_EN_VRF2_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6386;"	d
MT6332_PMIC_RG_INT_EN_VRF2_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6387;"	d
MT6332_PMIC_RG_INT_EN_VSBST_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6390;"	d
MT6332_PMIC_RG_INT_EN_VSBST_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6391;"	d
MT6332_PMIC_RG_INT_EN_VWLED_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6366;"	d
MT6332_PMIC_RG_INT_EN_VWLED_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6367;"	d
MT6332_PMIC_RG_INT_STATUS_BAT_H_MASK	mach/mt6795/include/mach/upmu_hw.h	6454;"	d
MT6332_PMIC_RG_INT_STATUS_BAT_H_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6455;"	d
MT6332_PMIC_RG_INT_STATUS_BAT_L_MASK	mach/mt6795/include/mach/upmu_hw.h	6456;"	d
MT6332_PMIC_RG_INT_STATUS_BAT_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6457;"	d
MT6332_PMIC_RG_INT_STATUS_BC11_TIMEOUT_MASK	mach/mt6795/include/mach/upmu_hw.h	6444;"	d
MT6332_PMIC_RG_INT_STATUS_BC11_TIMEOUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6445;"	d
MT6332_PMIC_RG_INT_STATUS_BIF_MASK	mach/mt6795/include/mach/upmu_hw.h	6466;"	d
MT6332_PMIC_RG_INT_STATUS_BIF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6467;"	d
MT6332_PMIC_RG_INT_STATUS_BVALID_DET_MASK	mach/mt6795/include/mach/upmu_hw.h	6436;"	d
MT6332_PMIC_RG_INT_STATUS_BVALID_DET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6437;"	d
MT6332_PMIC_RG_INT_STATUS_CBUS_MASK	mach/mt6795/include/mach/upmu_hw.h	6468;"	d
MT6332_PMIC_RG_INT_STATUS_CBUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6469;"	d
MT6332_PMIC_RG_INT_STATUS_CHRWDT_FLAG_MASK	mach/mt6795/include/mach/upmu_hw.h	6426;"	d
MT6332_PMIC_RG_INT_STATUS_CHRWDT_FLAG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6427;"	d
MT6332_PMIC_RG_INT_STATUS_CHR_COMPLETE_MASK	mach/mt6795/include/mach/upmu_hw.h	6406;"	d
MT6332_PMIC_RG_INT_STATUS_CHR_COMPLETE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6407;"	d
MT6332_PMIC_RG_INT_STATUS_CHR_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6416;"	d
MT6332_PMIC_RG_INT_STATUS_CHR_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6417;"	d
MT6332_PMIC_RG_INT_STATUS_CHR_PLUG_IN_FLASH_MASK	mach/mt6795/include/mach/upmu_hw.h	6424;"	d
MT6332_PMIC_RG_INT_STATUS_CHR_PLUG_IN_FLASH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6425;"	d
MT6332_PMIC_RG_INT_STATUS_CHR_PLUG_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	6440;"	d
MT6332_PMIC_RG_INT_STATUS_CHR_PLUG_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6441;"	d
MT6332_PMIC_RG_INT_STATUS_CHR_PLUG_OUT_MASK	mach/mt6795/include/mach/upmu_hw.h	6442;"	d
MT6332_PMIC_RG_INT_STATUS_CHR_PLUG_OUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6443;"	d
MT6332_PMIC_RG_INT_STATUS_FG_BAT_H_MASK	mach/mt6795/include/mach/upmu_hw.h	6458;"	d
MT6332_PMIC_RG_INT_STATUS_FG_BAT_H_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6459;"	d
MT6332_PMIC_RG_INT_STATUS_FG_BAT_L_MASK	mach/mt6795/include/mach/upmu_hw.h	6460;"	d
MT6332_PMIC_RG_INT_STATUS_FG_BAT_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6461;"	d
MT6332_PMIC_RG_INT_STATUS_FG_CUR_H_MASK	mach/mt6795/include/mach/upmu_hw.h	6472;"	d
MT6332_PMIC_RG_INT_STATUS_FG_CUR_H_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6473;"	d
MT6332_PMIC_RG_INT_STATUS_FG_CUR_L_MASK	mach/mt6795/include/mach/upmu_hw.h	6474;"	d
MT6332_PMIC_RG_INT_STATUS_FG_CUR_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6475;"	d
MT6332_PMIC_RG_INT_STATUS_FLASH_EN_TIMEOUT_MASK	mach/mt6795/include/mach/upmu_hw.h	6428;"	d
MT6332_PMIC_RG_INT_STATUS_FLASH_EN_TIMEOUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6429;"	d
MT6332_PMIC_RG_INT_STATUS_FLASH_VLED1_OPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	6432;"	d
MT6332_PMIC_RG_INT_STATUS_FLASH_VLED1_OPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6433;"	d
MT6332_PMIC_RG_INT_STATUS_FLASH_VLED1_SHORT_MASK	mach/mt6795/include/mach/upmu_hw.h	6430;"	d
MT6332_PMIC_RG_INT_STATUS_FLASH_VLED1_SHORT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6431;"	d
MT6332_PMIC_RG_INT_STATUS_FLASH_VLED2_OPEN_MASK	mach/mt6795/include/mach/upmu_hw.h	6448;"	d
MT6332_PMIC_RG_INT_STATUS_FLASH_VLED2_OPEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6449;"	d
MT6332_PMIC_RG_INT_STATUS_FLASH_VLED2_SHORT_MASK	mach/mt6795/include/mach/upmu_hw.h	6446;"	d
MT6332_PMIC_RG_INT_STATUS_FLASH_VLED2_SHORT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6447;"	d
MT6332_PMIC_RG_INT_STATUS_LDO_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6492;"	d
MT6332_PMIC_RG_INT_STATUS_LDO_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6493;"	d
MT6332_PMIC_RG_INT_STATUS_M3_H_MASK	mach/mt6795/include/mach/upmu_hw.h	6476;"	d
MT6332_PMIC_RG_INT_STATUS_M3_H_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6477;"	d
MT6332_PMIC_RG_INT_STATUS_M3_L_MASK	mach/mt6795/include/mach/upmu_hw.h	6478;"	d
MT6332_PMIC_RG_INT_STATUS_M3_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6479;"	d
MT6332_PMIC_RG_INT_STATUS_OTG_CHRIN_SHORT_MASK	mach/mt6795/include/mach/upmu_hw.h	6420;"	d
MT6332_PMIC_RG_INT_STATUS_OTG_CHRIN_SHORT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6421;"	d
MT6332_PMIC_RG_INT_STATUS_OTG_DRVCDT_SHORT_MASK	mach/mt6795/include/mach/upmu_hw.h	6422;"	d
MT6332_PMIC_RG_INT_STATUS_OTG_DRVCDT_SHORT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6423;"	d
MT6332_PMIC_RG_INT_STATUS_OTG_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6414;"	d
MT6332_PMIC_RG_INT_STATUS_OTG_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6415;"	d
MT6332_PMIC_RG_INT_STATUS_OTG_THERMAL_MASK	mach/mt6795/include/mach/upmu_hw.h	6418;"	d
MT6332_PMIC_RG_INT_STATUS_OTG_THERMAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6419;"	d
MT6332_PMIC_RG_INT_STATUS_OV_MASK	mach/mt6795/include/mach/upmu_hw.h	6434;"	d
MT6332_PMIC_RG_INT_STATUS_OV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6435;"	d
MT6332_PMIC_RG_INT_STATUS_SPKL_AB_MASK	mach/mt6795/include/mach/upmu_hw.h	6464;"	d
MT6332_PMIC_RG_INT_STATUS_SPKL_AB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6465;"	d
MT6332_PMIC_RG_INT_STATUS_SPKL_D_MASK	mach/mt6795/include/mach/upmu_hw.h	6462;"	d
MT6332_PMIC_RG_INT_STATUS_SPKL_D_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6463;"	d
MT6332_PMIC_RG_INT_STATUS_THERMAL_REG_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	6410;"	d
MT6332_PMIC_RG_INT_STATUS_THERMAL_REG_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6411;"	d
MT6332_PMIC_RG_INT_STATUS_THERMAL_REG_OUT_MASK	mach/mt6795/include/mach/upmu_hw.h	6412;"	d
MT6332_PMIC_RG_INT_STATUS_THERMAL_REG_OUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6413;"	d
MT6332_PMIC_RG_INT_STATUS_THERMAL_SD_MASK	mach/mt6795/include/mach/upmu_hw.h	6408;"	d
MT6332_PMIC_RG_INT_STATUS_THERMAL_SD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6409;"	d
MT6332_PMIC_RG_INT_STATUS_THR_H_MASK	mach/mt6795/include/mach/upmu_hw.h	6450;"	d
MT6332_PMIC_RG_INT_STATUS_THR_H_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6451;"	d
MT6332_PMIC_RG_INT_STATUS_THR_L_MASK	mach/mt6795/include/mach/upmu_hw.h	6452;"	d
MT6332_PMIC_RG_INT_STATUS_THR_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6453;"	d
MT6332_PMIC_RG_INT_STATUS_VBATON_UNDET_MASK	mach/mt6795/include/mach/upmu_hw.h	6438;"	d
MT6332_PMIC_RG_INT_STATUS_VBATON_UNDET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6439;"	d
MT6332_PMIC_RG_INT_STATUS_VDRAM_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6480;"	d
MT6332_PMIC_RG_INT_STATUS_VDRAM_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6481;"	d
MT6332_PMIC_RG_INT_STATUS_VDVFS2_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6482;"	d
MT6332_PMIC_RG_INT_STATUS_VDVFS2_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6483;"	d
MT6332_PMIC_RG_INT_STATUS_VPA_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6488;"	d
MT6332_PMIC_RG_INT_STATUS_VPA_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6489;"	d
MT6332_PMIC_RG_INT_STATUS_VRF1_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6484;"	d
MT6332_PMIC_RG_INT_STATUS_VRF1_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6485;"	d
MT6332_PMIC_RG_INT_STATUS_VRF2_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6486;"	d
MT6332_PMIC_RG_INT_STATUS_VRF2_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6487;"	d
MT6332_PMIC_RG_INT_STATUS_VSBST_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6490;"	d
MT6332_PMIC_RG_INT_STATUS_VSBST_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6491;"	d
MT6332_PMIC_RG_INT_STATUS_VWLED_OC_MASK	mach/mt6795/include/mach/upmu_hw.h	6470;"	d
MT6332_PMIC_RG_INT_STATUS_VWLED_OC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6471;"	d
MT6332_PMIC_RG_IPRECC_MASK	mach/mt6795/include/mach/upmu_hw.h	5980;"	d
MT6332_PMIC_RG_IPRECC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5981;"	d
MT6332_PMIC_RG_IPRECC_SWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	5970;"	d
MT6332_PMIC_RG_IPRECC_SWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5971;"	d
MT6332_PMIC_RG_ITERM_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5622;"	d
MT6332_PMIC_RG_ITERM_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5623;"	d
MT6332_PMIC_RG_IWLED0_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8964;"	d
MT6332_PMIC_RG_IWLED0_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8965;"	d
MT6332_PMIC_RG_IWLED0_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	8956;"	d
MT6332_PMIC_RG_IWLED0_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8957;"	d
MT6332_PMIC_RG_IWLED0_TM_MASK	mach/mt6795/include/mach/upmu_hw.h	8988;"	d
MT6332_PMIC_RG_IWLED0_TM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8989;"	d
MT6332_PMIC_RG_IWLED1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8966;"	d
MT6332_PMIC_RG_IWLED1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8967;"	d
MT6332_PMIC_RG_IWLED1_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	8954;"	d
MT6332_PMIC_RG_IWLED1_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8955;"	d
MT6332_PMIC_RG_IWLED1_TM_MASK	mach/mt6795/include/mach/upmu_hw.h	8986;"	d
MT6332_PMIC_RG_IWLED1_TM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8987;"	d
MT6332_PMIC_RG_IWLED_BSTOFF_MASK	mach/mt6795/include/mach/upmu_hw.h	8984;"	d
MT6332_PMIC_RG_IWLED_BSTOFF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8985;"	d
MT6332_PMIC_RG_IWLED_CC_MASK	mach/mt6795/include/mach/upmu_hw.h	8972;"	d
MT6332_PMIC_RG_IWLED_CC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8973;"	d
MT6332_PMIC_RG_IWLED_CHOP_CK_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9016;"	d
MT6332_PMIC_RG_IWLED_CHOP_CK_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9017;"	d
MT6332_PMIC_RG_IWLED_CL_MASK	mach/mt6795/include/mach/upmu_hw.h	8980;"	d
MT6332_PMIC_RG_IWLED_CL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8981;"	d
MT6332_PMIC_RG_IWLED_COUNT_LIMITATION_MASK	mach/mt6795/include/mach/upmu_hw.h	9048;"	d
MT6332_PMIC_RG_IWLED_COUNT_LIMITATION_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9049;"	d
MT6332_PMIC_RG_IWLED_CS_MASK	mach/mt6795/include/mach/upmu_hw.h	8978;"	d
MT6332_PMIC_RG_IWLED_CS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8979;"	d
MT6332_PMIC_RG_IWLED_FRQ_COUNT_MASK	mach/mt6795/include/mach/upmu_hw.h	8940;"	d
MT6332_PMIC_RG_IWLED_FRQ_COUNT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8941;"	d
MT6332_PMIC_RG_IWLED_HW_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8996;"	d
MT6332_PMIC_RG_IWLED_HW_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8997;"	d
MT6332_PMIC_RG_IWLED_OC_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8952;"	d
MT6332_PMIC_RG_IWLED_OC_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8953;"	d
MT6332_PMIC_RG_IWLED_OC_DEG_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8946;"	d
MT6332_PMIC_RG_IWLED_OC_DEG_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8947;"	d
MT6332_PMIC_RG_IWLED_OVP_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8950;"	d
MT6332_PMIC_RG_IWLED_OVP_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8951;"	d
MT6332_PMIC_RG_IWLED_OVP_DEG_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8944;"	d
MT6332_PMIC_RG_IWLED_OVP_DEG_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8945;"	d
MT6332_PMIC_RG_IWLED_OVP_MASK	mach/mt6795/include/mach/upmu_hw.h	8990;"	d
MT6332_PMIC_RG_IWLED_OVP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8991;"	d
MT6332_PMIC_RG_IWLED_PWMDIM_MASK	mach/mt6795/include/mach/upmu_hw.h	8982;"	d
MT6332_PMIC_RG_IWLED_PWMDIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8983;"	d
MT6332_PMIC_RG_IWLED_RC_MASK	mach/mt6795/include/mach/upmu_hw.h	8974;"	d
MT6332_PMIC_RG_IWLED_RC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8975;"	d
MT6332_PMIC_RG_IWLED_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	9028;"	d
MT6332_PMIC_RG_IWLED_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9029;"	d
MT6332_PMIC_RG_IWLED_SLP_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8948;"	d
MT6332_PMIC_RG_IWLED_SLP_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8949;"	d
MT6332_PMIC_RG_IWLED_SLP_DEG_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8942;"	d
MT6332_PMIC_RG_IWLED_SLP_DEG_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8943;"	d
MT6332_PMIC_RG_IWLED_SLP_MASK	mach/mt6795/include/mach/upmu_hw.h	8976;"	d
MT6332_PMIC_RG_IWLED_SLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8977;"	d
MT6332_PMIC_RG_IWLED_SR_NMOS_MASK	mach/mt6795/include/mach/upmu_hw.h	8970;"	d
MT6332_PMIC_RG_IWLED_SR_NMOS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8971;"	d
MT6332_PMIC_RG_IWLED_SS_MASK	mach/mt6795/include/mach/upmu_hw.h	8994;"	d
MT6332_PMIC_RG_IWLED_SS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8995;"	d
MT6332_PMIC_RG_IWLED_STEP_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9014;"	d
MT6332_PMIC_RG_IWLED_STEP_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9015;"	d
MT6332_PMIC_RG_IWLED_SYNC_CK_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9018;"	d
MT6332_PMIC_RG_IWLED_SYNC_CK_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9019;"	d
MT6332_PMIC_RG_IWLED_TESTMODE0_MASK	mach/mt6795/include/mach/upmu_hw.h	9024;"	d
MT6332_PMIC_RG_IWLED_TESTMODE0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9025;"	d
MT6332_PMIC_RG_IWLED_TESTMODE1_MASK	mach/mt6795/include/mach/upmu_hw.h	9022;"	d
MT6332_PMIC_RG_IWLED_TESTMODE1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9023;"	d
MT6332_PMIC_RG_IWLED_TESTMODE2_MASK	mach/mt6795/include/mach/upmu_hw.h	9020;"	d
MT6332_PMIC_RG_IWLED_TESTMODE2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9021;"	d
MT6332_PMIC_RG_IWLED_TESTMODE3_MASK	mach/mt6795/include/mach/upmu_hw.h	9008;"	d
MT6332_PMIC_RG_IWLED_TESTMODE3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9009;"	d
MT6332_PMIC_RG_IWLED_TESTMODE4_MASK	mach/mt6795/include/mach/upmu_hw.h	9006;"	d
MT6332_PMIC_RG_IWLED_TESTMODE4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9007;"	d
MT6332_PMIC_RG_IWLED_TESTMODE5_MASK	mach/mt6795/include/mach/upmu_hw.h	9004;"	d
MT6332_PMIC_RG_IWLED_TESTMODE5_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9005;"	d
MT6332_PMIC_RG_IWLED_TESTMODE6_MASK	mach/mt6795/include/mach/upmu_hw.h	9002;"	d
MT6332_PMIC_RG_IWLED_TESTMODE6_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9003;"	d
MT6332_PMIC_RG_IWLED_TESTMODE7_MASK	mach/mt6795/include/mach/upmu_hw.h	9000;"	d
MT6332_PMIC_RG_IWLED_TESTMODE7_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9001;"	d
MT6332_PMIC_RG_IWLED_TRIM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	9012;"	d
MT6332_PMIC_RG_IWLED_TRIM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9013;"	d
MT6332_PMIC_RG_IWLED_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	8998;"	d
MT6332_PMIC_RG_IWLED_TRIM_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9010;"	d
MT6332_PMIC_RG_IWLED_TRIM_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9011;"	d
MT6332_PMIC_RG_IWLED_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8999;"	d
MT6332_PMIC_RG_IWLED_VRSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8968;"	d
MT6332_PMIC_RG_IWLED_VRSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8969;"	d
MT6332_PMIC_RG_IWLED_VSL_MASK	mach/mt6795/include/mach/upmu_hw.h	8992;"	d
MT6332_PMIC_RG_IWLED_VSL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8993;"	d
MT6332_PMIC_RG_LDOSTB_1M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6110;"	d
MT6332_PMIC_RG_LDOSTB_1M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6111;"	d
MT6332_PMIC_RG_LDO_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	8928;"	d
MT6332_PMIC_RG_LDO_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8929;"	d
MT6332_PMIC_RG_LDO_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	8926;"	d
MT6332_PMIC_RG_LDO_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8927;"	d
MT6332_PMIC_RG_LPDDR3_LP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5386;"	d
MT6332_PMIC_RG_LPDDR3_LP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5387;"	d
MT6332_PMIC_RG_LPDDR3_LP_HW_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	5394;"	d
MT6332_PMIC_RG_LPDDR3_LP_HW_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5395;"	d
MT6332_PMIC_RG_M3_CP_CKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5624;"	d
MT6332_PMIC_RG_M3_CP_CKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5625;"	d
MT6332_PMIC_RG_M3_CP_VG_MASK	mach/mt6795/include/mach/upmu_hw.h	5626;"	d
MT6332_PMIC_RG_M3_CP_VG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5627;"	d
MT6332_PMIC_RG_M3_CS1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5946;"	d
MT6332_PMIC_RG_M3_CS1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5947;"	d
MT6332_PMIC_RG_M3_CS2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5948;"	d
MT6332_PMIC_RG_M3_CS2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5949;"	d
MT6332_PMIC_RG_M3_CS_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	5694;"	d
MT6332_PMIC_RG_M3_CS_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5695;"	d
MT6332_PMIC_RG_M3_CS_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	5692;"	d
MT6332_PMIC_RG_M3_CS_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5693;"	d
MT6332_PMIC_RG_M3_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6812;"	d
MT6332_PMIC_RG_M3_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6813;"	d
MT6332_PMIC_RG_M3_FASTON_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	5730;"	d
MT6332_PMIC_RG_M3_FASTON_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5731;"	d
MT6332_PMIC_RG_M3_FASTON_MASK	mach/mt6795/include/mach/upmu_hw.h	5940;"	d
MT6332_PMIC_RG_M3_FASTON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5941;"	d
MT6332_PMIC_RG_M3_FASTON_SWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	5938;"	d
MT6332_PMIC_RG_M3_FASTON_SWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5939;"	d
MT6332_PMIC_RG_M3_FCTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	5628;"	d
MT6332_PMIC_RG_M3_FCTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5629;"	d
MT6332_PMIC_RG_M3_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	5630;"	d
MT6332_PMIC_RG_M3_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5631;"	d
MT6332_PMIC_RG_M3_OC2_LVL_MASK	mach/mt6795/include/mach/upmu_hw.h	5942;"	d
MT6332_PMIC_RG_M3_OC2_LVL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5943;"	d
MT6332_PMIC_RG_M3_OC_DB_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6774;"	d
MT6332_PMIC_RG_M3_OC_DB_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6775;"	d
MT6332_PMIC_RG_M3_OC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5944;"	d
MT6332_PMIC_RG_M3_OC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5945;"	d
MT6332_PMIC_RG_M3_REF_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5632;"	d
MT6332_PMIC_RG_M3_REF_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5633;"	d
MT6332_PMIC_RG_M3_REF_OE_MASK	mach/mt6795/include/mach/upmu_hw.h	5634;"	d
MT6332_PMIC_RG_M3_REF_OE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5635;"	d
MT6332_PMIC_RG_M3_RSV_1_MASK	mach/mt6795/include/mach/upmu_hw.h	6776;"	d
MT6332_PMIC_RG_M3_RSV_1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6777;"	d
MT6332_PMIC_RG_M3_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	5932;"	d
MT6332_PMIC_RG_M3_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5933;"	d
MT6332_PMIC_RG_M3_RTUNE_CKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5934;"	d
MT6332_PMIC_RG_M3_RTUNE_CKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5935;"	d
MT6332_PMIC_RG_M3_RTUNE_FLOAD_MASK	mach/mt6795/include/mach/upmu_hw.h	5936;"	d
MT6332_PMIC_RG_M3_RTUNE_FLOAD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5937;"	d
MT6332_PMIC_RG_M3_RTUNE_MASK	mach/mt6795/include/mach/upmu_hw.h	5950;"	d
MT6332_PMIC_RG_M3_RTUNE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5951;"	d
MT6332_PMIC_RG_MON_FLAG_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5420;"	d
MT6332_PMIC_RG_MON_FLAG_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5421;"	d
MT6332_PMIC_RG_MON_GRP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5422;"	d
MT6332_PMIC_RG_MON_GRP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5423;"	d
MT6332_PMIC_RG_NANDTREE_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	5432;"	d
MT6332_PMIC_RG_NANDTREE_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5433;"	d
MT6332_PMIC_RG_OCTL_DRV_VBUS_MASK	mach/mt6795/include/mach/upmu_hw.h	5478;"	d
MT6332_PMIC_RG_OCTL_DRV_VBUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5479;"	d
MT6332_PMIC_RG_OCTL_PWM_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	5482;"	d
MT6332_PMIC_RG_OCTL_PWM_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5483;"	d
MT6332_PMIC_RG_OCTL_RTC_32K1V8_MASK	mach/mt6795/include/mach/upmu_hw.h	5480;"	d
MT6332_PMIC_RG_OCTL_RTC_32K1V8_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5481;"	d
MT6332_PMIC_RG_OCTL_SPI_CLK_MASK	mach/mt6795/include/mach/upmu_hw.h	5484;"	d
MT6332_PMIC_RG_OCTL_SPI_CLK_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5485;"	d
MT6332_PMIC_RG_OCTL_SPI_CSN_MASK	mach/mt6795/include/mach/upmu_hw.h	5486;"	d
MT6332_PMIC_RG_OCTL_SPI_CSN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5487;"	d
MT6332_PMIC_RG_OCTL_SPI_MISO_MASK	mach/mt6795/include/mach/upmu_hw.h	5490;"	d
MT6332_PMIC_RG_OCTL_SPI_MISO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5491;"	d
MT6332_PMIC_RG_OCTL_SPI_MOSI_MASK	mach/mt6795/include/mach/upmu_hw.h	5488;"	d
MT6332_PMIC_RG_OCTL_SPI_MOSI_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5489;"	d
MT6332_PMIC_RG_OCTL_SRCLKEN_IN1_MASK	mach/mt6795/include/mach/upmu_hw.h	5474;"	d
MT6332_PMIC_RG_OCTL_SRCLKEN_IN1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5475;"	d
MT6332_PMIC_RG_OCTL_SRCLKEN_IN2_MASK	mach/mt6795/include/mach/upmu_hw.h	5476;"	d
MT6332_PMIC_RG_OCTL_SRCLKEN_IN2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5477;"	d
MT6332_PMIC_RG_OC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5998;"	d
MT6332_PMIC_RG_OC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5999;"	d
MT6332_PMIC_RG_OSC_EN_AUTO_OFF_MASK	mach/mt6795/include/mach/upmu_hw.h	5398;"	d
MT6332_PMIC_RG_OSC_EN_AUTO_OFF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5399;"	d
MT6332_PMIC_RG_OSC_SEL_HW_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	5392;"	d
MT6332_PMIC_RG_OSC_SEL_HW_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5393;"	d
MT6332_PMIC_RG_OSC_SEL_HW_SRC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6180;"	d
MT6332_PMIC_RG_OSC_SEL_HW_SRC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6181;"	d
MT6332_PMIC_RG_OSC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5384;"	d
MT6332_PMIC_RG_OSC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5385;"	d
MT6332_PMIC_RG_OSC_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	5636;"	d
MT6332_PMIC_RG_OSC_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5637;"	d
MT6332_PMIC_RG_OTG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6010;"	d
MT6332_PMIC_RG_OTG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6011;"	d
MT6332_PMIC_RG_OTG_M3_OC_AUTO_OFF_MASK	mach/mt6795/include/mach/upmu_hw.h	6024;"	d
MT6332_PMIC_RG_OTG_M3_OC_AUTO_OFF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6025;"	d
MT6332_PMIC_RG_OTG_OVPFET_DCIN_MASK	mach/mt6795/include/mach/upmu_hw.h	6026;"	d
MT6332_PMIC_RG_OTG_OVPFET_DCIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6027;"	d
MT6332_PMIC_RG_OTG_OVPFET_OC_AUTO_OFF_MASK	mach/mt6795/include/mach/upmu_hw.h	6028;"	d
MT6332_PMIC_RG_OTG_OVPFET_OC_AUTO_OFF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6029;"	d
MT6332_PMIC_RG_OTP_DOUT_0_15_MASK	mach/mt6795/include/mach/upmu_hw.h	8734;"	d
MT6332_PMIC_RG_OTP_DOUT_0_15_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8735;"	d
MT6332_PMIC_RG_OTP_DOUT_112_127_MASK	mach/mt6795/include/mach/upmu_hw.h	8748;"	d
MT6332_PMIC_RG_OTP_DOUT_112_127_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8749;"	d
MT6332_PMIC_RG_OTP_DOUT_128_143_MASK	mach/mt6795/include/mach/upmu_hw.h	8750;"	d
MT6332_PMIC_RG_OTP_DOUT_128_143_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8751;"	d
MT6332_PMIC_RG_OTP_DOUT_144_159_MASK	mach/mt6795/include/mach/upmu_hw.h	8752;"	d
MT6332_PMIC_RG_OTP_DOUT_144_159_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8753;"	d
MT6332_PMIC_RG_OTP_DOUT_160_175_MASK	mach/mt6795/include/mach/upmu_hw.h	8754;"	d
MT6332_PMIC_RG_OTP_DOUT_160_175_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8755;"	d
MT6332_PMIC_RG_OTP_DOUT_16_31_MASK	mach/mt6795/include/mach/upmu_hw.h	8736;"	d
MT6332_PMIC_RG_OTP_DOUT_16_31_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8737;"	d
MT6332_PMIC_RG_OTP_DOUT_176_191_MASK	mach/mt6795/include/mach/upmu_hw.h	8756;"	d
MT6332_PMIC_RG_OTP_DOUT_176_191_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8757;"	d
MT6332_PMIC_RG_OTP_DOUT_192_207_MASK	mach/mt6795/include/mach/upmu_hw.h	8758;"	d
MT6332_PMIC_RG_OTP_DOUT_192_207_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8759;"	d
MT6332_PMIC_RG_OTP_DOUT_208_223_MASK	mach/mt6795/include/mach/upmu_hw.h	8760;"	d
MT6332_PMIC_RG_OTP_DOUT_208_223_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8761;"	d
MT6332_PMIC_RG_OTP_DOUT_224_239_MASK	mach/mt6795/include/mach/upmu_hw.h	8762;"	d
MT6332_PMIC_RG_OTP_DOUT_224_239_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8763;"	d
MT6332_PMIC_RG_OTP_DOUT_240_255_MASK	mach/mt6795/include/mach/upmu_hw.h	8764;"	d
MT6332_PMIC_RG_OTP_DOUT_240_255_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8765;"	d
MT6332_PMIC_RG_OTP_DOUT_32_47_MASK	mach/mt6795/include/mach/upmu_hw.h	8738;"	d
MT6332_PMIC_RG_OTP_DOUT_32_47_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8739;"	d
MT6332_PMIC_RG_OTP_DOUT_48_63_MASK	mach/mt6795/include/mach/upmu_hw.h	8740;"	d
MT6332_PMIC_RG_OTP_DOUT_48_63_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8741;"	d
MT6332_PMIC_RG_OTP_DOUT_64_79_MASK	mach/mt6795/include/mach/upmu_hw.h	8742;"	d
MT6332_PMIC_RG_OTP_DOUT_64_79_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8743;"	d
MT6332_PMIC_RG_OTP_DOUT_80_95_MASK	mach/mt6795/include/mach/upmu_hw.h	8744;"	d
MT6332_PMIC_RG_OTP_DOUT_80_95_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8745;"	d
MT6332_PMIC_RG_OTP_DOUT_96_111_MASK	mach/mt6795/include/mach/upmu_hw.h	8746;"	d
MT6332_PMIC_RG_OTP_DOUT_96_111_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8747;"	d
MT6332_PMIC_RG_OTP_DOUT_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	8726;"	d
MT6332_PMIC_RG_OTP_DOUT_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8727;"	d
MT6332_PMIC_RG_OTP_PA_MASK	mach/mt6795/include/mach/upmu_hw.h	8702;"	d
MT6332_PMIC_RG_OTP_PA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8703;"	d
MT6332_PMIC_RG_OTP_PA_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	8732;"	d
MT6332_PMIC_RG_OTP_PA_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8733;"	d
MT6332_PMIC_RG_OTP_PDIN_MASK	mach/mt6795/include/mach/upmu_hw.h	8704;"	d
MT6332_PMIC_RG_OTP_PDIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8705;"	d
MT6332_PMIC_RG_OTP_PPROG_MASK	mach/mt6795/include/mach/upmu_hw.h	8710;"	d
MT6332_PMIC_RG_OTP_PPROG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8711;"	d
MT6332_PMIC_RG_OTP_PROG_PKEY_MASK	mach/mt6795/include/mach/upmu_hw.h	8714;"	d
MT6332_PMIC_RG_OTP_PROG_PKEY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8715;"	d
MT6332_PMIC_RG_OTP_PTM_MASK	mach/mt6795/include/mach/upmu_hw.h	8706;"	d
MT6332_PMIC_RG_OTP_PTM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8707;"	d
MT6332_PMIC_RG_OTP_PWE_MASK	mach/mt6795/include/mach/upmu_hw.h	8708;"	d
MT6332_PMIC_RG_OTP_PWE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8709;"	d
MT6332_PMIC_RG_OTP_PWE_SRC_MASK	mach/mt6795/include/mach/upmu_hw.h	8712;"	d
MT6332_PMIC_RG_OTP_PWE_SRC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8713;"	d
MT6332_PMIC_RG_OTP_RD_ACK_MASK	mach/mt6795/include/mach/upmu_hw.h	8730;"	d
MT6332_PMIC_RG_OTP_RD_ACK_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8731;"	d
MT6332_PMIC_RG_OTP_RD_BUSY_MASK	mach/mt6795/include/mach/upmu_hw.h	8728;"	d
MT6332_PMIC_RG_OTP_RD_BUSY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8729;"	d
MT6332_PMIC_RG_OTP_RD_PKEY_MASK	mach/mt6795/include/mach/upmu_hw.h	8716;"	d
MT6332_PMIC_RG_OTP_RD_PKEY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8717;"	d
MT6332_PMIC_RG_OTP_RD_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	8724;"	d
MT6332_PMIC_RG_OTP_RD_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8725;"	d
MT6332_PMIC_RG_OTP_RD_TRIG_MASK	mach/mt6795/include/mach/upmu_hw.h	8718;"	d
MT6332_PMIC_RG_OTP_RD_TRIG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8719;"	d
MT6332_PMIC_RG_OTP_VAL_0_15_MASK	mach/mt6795/include/mach/upmu_hw.h	8766;"	d
MT6332_PMIC_RG_OTP_VAL_0_15_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8767;"	d
MT6332_PMIC_RG_OTP_VAL_112_127_MASK	mach/mt6795/include/mach/upmu_hw.h	8780;"	d
MT6332_PMIC_RG_OTP_VAL_112_127_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8781;"	d
MT6332_PMIC_RG_OTP_VAL_128_143_MASK	mach/mt6795/include/mach/upmu_hw.h	8782;"	d
MT6332_PMIC_RG_OTP_VAL_128_143_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8783;"	d
MT6332_PMIC_RG_OTP_VAL_144_159_MASK	mach/mt6795/include/mach/upmu_hw.h	8784;"	d
MT6332_PMIC_RG_OTP_VAL_144_159_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8785;"	d
MT6332_PMIC_RG_OTP_VAL_160_175_MASK	mach/mt6795/include/mach/upmu_hw.h	8786;"	d
MT6332_PMIC_RG_OTP_VAL_160_175_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8787;"	d
MT6332_PMIC_RG_OTP_VAL_16_31_MASK	mach/mt6795/include/mach/upmu_hw.h	8768;"	d
MT6332_PMIC_RG_OTP_VAL_16_31_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8769;"	d
MT6332_PMIC_RG_OTP_VAL_176_191_MASK	mach/mt6795/include/mach/upmu_hw.h	8788;"	d
MT6332_PMIC_RG_OTP_VAL_176_191_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8789;"	d
MT6332_PMIC_RG_OTP_VAL_192_207_MASK	mach/mt6795/include/mach/upmu_hw.h	8790;"	d
MT6332_PMIC_RG_OTP_VAL_192_207_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8791;"	d
MT6332_PMIC_RG_OTP_VAL_208_223_MASK	mach/mt6795/include/mach/upmu_hw.h	8792;"	d
MT6332_PMIC_RG_OTP_VAL_208_223_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8793;"	d
MT6332_PMIC_RG_OTP_VAL_224_239_MASK	mach/mt6795/include/mach/upmu_hw.h	8794;"	d
MT6332_PMIC_RG_OTP_VAL_224_239_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8795;"	d
MT6332_PMIC_RG_OTP_VAL_240_255_MASK	mach/mt6795/include/mach/upmu_hw.h	8796;"	d
MT6332_PMIC_RG_OTP_VAL_240_255_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8797;"	d
MT6332_PMIC_RG_OTP_VAL_32_47_MASK	mach/mt6795/include/mach/upmu_hw.h	8770;"	d
MT6332_PMIC_RG_OTP_VAL_32_47_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8771;"	d
MT6332_PMIC_RG_OTP_VAL_48_63_MASK	mach/mt6795/include/mach/upmu_hw.h	8772;"	d
MT6332_PMIC_RG_OTP_VAL_48_63_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8773;"	d
MT6332_PMIC_RG_OTP_VAL_64_79_MASK	mach/mt6795/include/mach/upmu_hw.h	8774;"	d
MT6332_PMIC_RG_OTP_VAL_64_79_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8775;"	d
MT6332_PMIC_RG_OTP_VAL_80_95_MASK	mach/mt6795/include/mach/upmu_hw.h	8776;"	d
MT6332_PMIC_RG_OTP_VAL_80_95_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8777;"	d
MT6332_PMIC_RG_OTP_VAL_96_111_MASK	mach/mt6795/include/mach/upmu_hw.h	8778;"	d
MT6332_PMIC_RG_OTP_VAL_96_111_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8779;"	d
MT6332_PMIC_RG_OVPFET_2P5M_DB_TARGET_MASK	mach/mt6795/include/mach/upmu_hw.h	6780;"	d
MT6332_PMIC_RG_OVPFET_2P5M_DB_TARGET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6781;"	d
MT6332_PMIC_RG_OVPFET_DB_TARGET_MASK	mach/mt6795/include/mach/upmu_hw.h	6778;"	d
MT6332_PMIC_RG_OVPFET_DB_TARGET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6779;"	d
MT6332_PMIC_RG_OVPFET_PRI_CHG_MASK	mach/mt6795/include/mach/upmu_hw.h	6766;"	d
MT6332_PMIC_RG_OVPFET_PRI_CHG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6767;"	d
MT6332_PMIC_RG_OVPFET_SW_DB_OFF_MASK	mach/mt6795/include/mach/upmu_hw.h	6772;"	d
MT6332_PMIC_RG_OVPFET_SW_DB_OFF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6773;"	d
MT6332_PMIC_RG_OVPFET_SW_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	6764;"	d
MT6332_PMIC_RG_OVPFET_SW_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6765;"	d
MT6332_PMIC_RG_OVPFET_SW_FAST_MASK	mach/mt6795/include/mach/upmu_hw.h	6762;"	d
MT6332_PMIC_RG_OVPFET_SW_FAST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6763;"	d
MT6332_PMIC_RG_OVPFET_SW_NOWAIT_MASK	mach/mt6795/include/mach/upmu_hw.h	6768;"	d
MT6332_PMIC_RG_OVPFET_SW_NOWAIT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6769;"	d
MT6332_PMIC_RG_OVPFET_SW_TARGET_MASK	mach/mt6795/include/mach/upmu_hw.h	6770;"	d
MT6332_PMIC_RG_OVPFET_SW_TARGET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6771;"	d
MT6332_PMIC_RG_PMU75K_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6244;"	d
MT6332_PMIC_RG_PMU75K_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6245;"	d
MT6332_PMIC_RG_PMU75K_CK_TST_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	6222;"	d
MT6332_PMIC_RG_PMU75K_CK_TST_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6223;"	d
MT6332_PMIC_RG_PMU_RDSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5450;"	d
MT6332_PMIC_RG_PMU_RDSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5451;"	d
MT6332_PMIC_RG_PMU_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	8456;"	d
MT6332_PMIC_RG_PMU_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8457;"	d
MT6332_PMIC_RG_PMU_TDSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5446;"	d
MT6332_PMIC_RG_PMU_TDSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5447;"	d
MT6332_PMIC_RG_PRECC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5960;"	d
MT6332_PMIC_RG_PRECC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5961;"	d
MT6332_PMIC_RG_PRECC_EN_SWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	5958;"	d
MT6332_PMIC_RG_PRECC_EN_SWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5959;"	d
MT6332_PMIC_RG_PRECC_M3_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6814;"	d
MT6332_PMIC_RG_PRECC_M3_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6815;"	d
MT6332_PMIC_RG_PWMOC_6M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6120;"	d
MT6332_PMIC_RG_PWMOC_6M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6121;"	d
MT6332_PMIC_RG_PWM_BAT_CONFIG_MASK	mach/mt6795/include/mach/upmu_hw.h	6002;"	d
MT6332_PMIC_RG_PWM_BAT_CONFIG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6003;"	d
MT6332_PMIC_RG_PWM_CONFIG_UPDATE_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6788;"	d
MT6332_PMIC_RG_PWM_CONFIG_UPDATE_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6789;"	d
MT6332_PMIC_RG_PWM_CURRENT_CONFIG_MASK	mach/mt6795/include/mach/upmu_hw.h	6790;"	d
MT6332_PMIC_RG_PWM_CURRENT_CONFIG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6791;"	d
MT6332_PMIC_RG_PWM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5912;"	d
MT6332_PMIC_RG_PWM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5913;"	d
MT6332_PMIC_RG_PWM_OC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6000;"	d
MT6332_PMIC_RG_PWM_OC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6001;"	d
MT6332_PMIC_RG_PWM_VOLTAGE_CONFIG_MASK	mach/mt6795/include/mach/upmu_hw.h	6792;"	d
MT6332_PMIC_RG_PWM_VOLTAGE_CONFIG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6793;"	d
MT6332_PMIC_RG_RAMP_CONSBIAS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5714;"	d
MT6332_PMIC_RG_RAMP_CONSBIAS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5715;"	d
MT6332_PMIC_RG_RAMP_HALF_MASK	mach/mt6795/include/mach/upmu_hw.h	5656;"	d
MT6332_PMIC_RG_RAMP_HALF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5657;"	d
MT6332_PMIC_RG_RCOMP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5728;"	d
MT6332_PMIC_RG_RCOMP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5729;"	d
MT6332_PMIC_RG_RD_RDY_BYPASS_MASK	mach/mt6795/include/mach/upmu_hw.h	8720;"	d
MT6332_PMIC_RG_RD_RDY_BYPASS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8721;"	d
MT6332_PMIC_RG_REFTUNE_AP_MASK	mach/mt6795/include/mach/upmu_hw.h	5404;"	d
MT6332_PMIC_RG_REFTUNE_AP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5405;"	d
MT6332_PMIC_RG_REFTUNE_CA_MASK	mach/mt6795/include/mach/upmu_hw.h	5416;"	d
MT6332_PMIC_RG_REFTUNE_CA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5417;"	d
MT6332_PMIC_RG_REFTUNE_DQ_MASK	mach/mt6795/include/mach/upmu_hw.h	5410;"	d
MT6332_PMIC_RG_REFTUNE_DQ_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5411;"	d
MT6332_PMIC_RG_RSTB_DRV_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8452;"	d
MT6332_PMIC_RG_RSTB_DRV_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8453;"	d
MT6332_PMIC_RG_RSV_SWREG_MASK	mach/mt6795/include/mach/upmu_hw.h	8588;"	d
MT6332_PMIC_RG_RSV_SWREG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8589;"	d
MT6332_PMIC_RG_SCC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5956;"	d
MT6332_PMIC_RG_SCC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5957;"	d
MT6332_PMIC_RG_SCC_EN_SWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	5954;"	d
MT6332_PMIC_RG_SCC_EN_SWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5955;"	d
MT6332_PMIC_RG_SKIP_OTP_OUT_MASK	mach/mt6795/include/mach/upmu_hw.h	8722;"	d
MT6332_PMIC_RG_SKIP_OTP_OUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8723;"	d
MT6332_PMIC_RG_SMPS_CK_DIV_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6144;"	d
MT6332_PMIC_RG_SMPS_CK_DIV_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6145;"	d
MT6332_PMIC_RG_SMPS_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6246;"	d
MT6332_PMIC_RG_SMPS_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6247;"	d
MT6332_PMIC_RG_SMPS_CK_TST_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	6224;"	d
MT6332_PMIC_RG_SMPS_CK_TST_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6225;"	d
MT6332_PMIC_RG_SMPS_TESTMODE_B_MASK	mach/mt6795/include/mach/upmu_hw.h	6844;"	d
MT6332_PMIC_RG_SMPS_TESTMODE_B_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6845;"	d
MT6332_PMIC_RG_SMT_DRV_VBUS_MASK	mach/mt6795/include/mach/upmu_hw.h	5460;"	d
MT6332_PMIC_RG_SMT_DRV_VBUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5461;"	d
MT6332_PMIC_RG_SMT_PWM_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	5464;"	d
MT6332_PMIC_RG_SMT_PWM_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5465;"	d
MT6332_PMIC_RG_SMT_RTC_32K1V8_MASK	mach/mt6795/include/mach/upmu_hw.h	5462;"	d
MT6332_PMIC_RG_SMT_RTC_32K1V8_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5463;"	d
MT6332_PMIC_RG_SMT_SPI_CLK_MASK	mach/mt6795/include/mach/upmu_hw.h	5466;"	d
MT6332_PMIC_RG_SMT_SPI_CLK_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5467;"	d
MT6332_PMIC_RG_SMT_SPI_CSN_MASK	mach/mt6795/include/mach/upmu_hw.h	5468;"	d
MT6332_PMIC_RG_SMT_SPI_CSN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5469;"	d
MT6332_PMIC_RG_SMT_SPI_MISO_MASK	mach/mt6795/include/mach/upmu_hw.h	5472;"	d
MT6332_PMIC_RG_SMT_SPI_MISO_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5473;"	d
MT6332_PMIC_RG_SMT_SPI_MOSI_MASK	mach/mt6795/include/mach/upmu_hw.h	5470;"	d
MT6332_PMIC_RG_SMT_SPI_MOSI_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5471;"	d
MT6332_PMIC_RG_SMT_SRCLKEN_IN1_MASK	mach/mt6795/include/mach/upmu_hw.h	5456;"	d
MT6332_PMIC_RG_SMT_SRCLKEN_IN1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5457;"	d
MT6332_PMIC_RG_SMT_SRCLKEN_IN2_MASK	mach/mt6795/include/mach/upmu_hw.h	5458;"	d
MT6332_PMIC_RG_SMT_SRCLKEN_IN2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5459;"	d
MT6332_PMIC_RG_SMT_WDTRSTB_IN_MASK	mach/mt6795/include/mach/upmu_hw.h	5454;"	d
MT6332_PMIC_RG_SMT_WDTRSTB_IN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5455;"	d
MT6332_PMIC_RG_SPARE_MASK	mach/mt6795/include/mach/upmu_hw.h	8638;"	d
MT6332_PMIC_RG_SPARE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8639;"	d
MT6332_PMIC_RG_SPI_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6146;"	d
MT6332_PMIC_RG_SPI_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6147;"	d
MT6332_PMIC_RG_SPI_CON_MASK	mach/mt6795/include/mach/upmu_hw.h	6506;"	d
MT6332_PMIC_RG_SPI_CON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6507;"	d
MT6332_PMIC_RG_SPI_RDSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5452;"	d
MT6332_PMIC_RG_SPI_RDSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5453;"	d
MT6332_PMIC_RG_SPI_TDSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5448;"	d
MT6332_PMIC_RG_SPI_TDSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5449;"	d
MT6332_PMIC_RG_SPKAB_OBIAS_L_MASK	mach/mt6795/include/mach/upmu_hw.h	9082;"	d
MT6332_PMIC_RG_SPKAB_OBIAS_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9083;"	d
MT6332_PMIC_RG_SPKAB_OBIAS_R_MASK	mach/mt6795/include/mach/upmu_hw.h	9122;"	d
MT6332_PMIC_RG_SPKAB_OBIAS_R_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9123;"	d
MT6332_PMIC_RG_SPKAB_OC_EN_L_MASK	mach/mt6795/include/mach/upmu_hw.h	9090;"	d
MT6332_PMIC_RG_SPKAB_OC_EN_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9091;"	d
MT6332_PMIC_RG_SPKAB_OC_EN_R_MASK	mach/mt6795/include/mach/upmu_hw.h	9130;"	d
MT6332_PMIC_RG_SPKAB_OC_EN_R_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9131;"	d
MT6332_PMIC_RG_SPKAB_OVDRV_MASK	mach/mt6795/include/mach/upmu_hw.h	9176;"	d
MT6332_PMIC_RG_SPKAB_OVDRV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9177;"	d
MT6332_PMIC_RG_SPKPGA_GAINL_MASK	mach/mt6795/include/mach/upmu_hw.h	9180;"	d
MT6332_PMIC_RG_SPKPGA_GAINL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9181;"	d
MT6332_PMIC_RG_SPKPGA_GAINR_MASK	mach/mt6795/include/mach/upmu_hw.h	9134;"	d
MT6332_PMIC_RG_SPKPGA_GAINR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9135;"	d
MT6332_PMIC_RG_SPKRCV_EN_L_MASK	mach/mt6795/include/mach/upmu_hw.h	9084;"	d
MT6332_PMIC_RG_SPKRCV_EN_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9085;"	d
MT6332_PMIC_RG_SPKRCV_EN_R_MASK	mach/mt6795/include/mach/upmu_hw.h	9124;"	d
MT6332_PMIC_RG_SPKRCV_EN_R_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9125;"	d
MT6332_PMIC_RG_SPK_ABD_CURSEN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9244;"	d
MT6332_PMIC_RG_SPK_ABD_CURSEN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9245;"	d
MT6332_PMIC_RG_SPK_ABD_VOLSEN_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	9242;"	d
MT6332_PMIC_RG_SPK_ABD_VOLSEN_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9243;"	d
MT6332_PMIC_RG_SPK_ABD_VOLSEN_GAIN_MASK	mach/mt6795/include/mach/upmu_hw.h	9240;"	d
MT6332_PMIC_RG_SPK_ABD_VOLSEN_GAIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9241;"	d
MT6332_PMIC_RG_SPK_AB_CURSEN_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	9262;"	d
MT6332_PMIC_RG_SPK_AB_CURSEN_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9263;"	d
MT6332_PMIC_RG_SPK_AB_CURSEN_GAIN_MASK	mach/mt6795/include/mach/upmu_hw.h	9260;"	d
MT6332_PMIC_RG_SPK_AB_CURSEN_GAIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9261;"	d
MT6332_PMIC_RG_SPK_AB_CURSEN_RSETSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9258;"	d
MT6332_PMIC_RG_SPK_AB_CURSEN_RSETSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9259;"	d
MT6332_PMIC_RG_SPK_CCODE_MASK	mach/mt6795/include/mach/upmu_hw.h	9164;"	d
MT6332_PMIC_RG_SPK_CCODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9165;"	d
MT6332_PMIC_RG_SPK_CK_DIVSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6186;"	d
MT6332_PMIC_RG_SPK_CK_DIVSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6187;"	d
MT6332_PMIC_RG_SPK_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6070;"	d
MT6332_PMIC_RG_SPK_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6071;"	d
MT6332_PMIC_RG_SPK_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6236;"	d
MT6332_PMIC_RG_SPK_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6237;"	d
MT6332_PMIC_RG_SPK_CK_TST_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	6226;"	d
MT6332_PMIC_RG_SPK_CK_TST_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6227;"	d
MT6332_PMIC_RG_SPK_DRC_EN_L_MASK	mach/mt6795/include/mach/upmu_hw.h	9086;"	d
MT6332_PMIC_RG_SPK_DRC_EN_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9087;"	d
MT6332_PMIC_RG_SPK_DRC_EN_R_MASK	mach/mt6795/include/mach/upmu_hw.h	9126;"	d
MT6332_PMIC_RG_SPK_DRC_EN_R_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9127;"	d
MT6332_PMIC_RG_SPK_D_CURSEN_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	9256;"	d
MT6332_PMIC_RG_SPK_D_CURSEN_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9257;"	d
MT6332_PMIC_RG_SPK_D_CURSEN_GAIN_MASK	mach/mt6795/include/mach/upmu_hw.h	9254;"	d
MT6332_PMIC_RG_SPK_D_CURSEN_GAIN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9255;"	d
MT6332_PMIC_RG_SPK_D_CURSEN_RSETSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9252;"	d
MT6332_PMIC_RG_SPK_D_CURSEN_RSETSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9253;"	d
MT6332_PMIC_RG_SPK_EN_VIEW_CLK_MASK	mach/mt6795/include/mach/upmu_hw.h	9168;"	d
MT6332_PMIC_RG_SPK_EN_VIEW_CLK_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9169;"	d
MT6332_PMIC_RG_SPK_EN_VIEW_VCM_MASK	mach/mt6795/include/mach/upmu_hw.h	9166;"	d
MT6332_PMIC_RG_SPK_EN_VIEW_VCM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9167;"	d
MT6332_PMIC_RG_SPK_FBRC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	9174;"	d
MT6332_PMIC_RG_SPK_FBRC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9175;"	d
MT6332_PMIC_RG_SPK_FORCE_EN_L_MASK	mach/mt6795/include/mach/upmu_hw.h	9078;"	d
MT6332_PMIC_RG_SPK_FORCE_EN_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9079;"	d
MT6332_PMIC_RG_SPK_FORCE_EN_R_MASK	mach/mt6795/include/mach/upmu_hw.h	9118;"	d
MT6332_PMIC_RG_SPK_FORCE_EN_R_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9119;"	d
MT6332_PMIC_RG_SPK_GAINL_MASK	mach/mt6795/include/mach/upmu_hw.h	9064;"	d
MT6332_PMIC_RG_SPK_GAINL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9065;"	d
MT6332_PMIC_RG_SPK_GAINR_MASK	mach/mt6795/include/mach/upmu_hw.h	9104;"	d
MT6332_PMIC_RG_SPK_GAINR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9105;"	d
MT6332_PMIC_RG_SPK_IBIAS_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9162;"	d
MT6332_PMIC_RG_SPK_IBIAS_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9163;"	d
MT6332_PMIC_RG_SPK_INTG_RST_L_MASK	mach/mt6795/include/mach/upmu_hw.h	9076;"	d
MT6332_PMIC_RG_SPK_INTG_RST_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9077;"	d
MT6332_PMIC_RG_SPK_INTG_RST_R_MASK	mach/mt6795/include/mach/upmu_hw.h	9116;"	d
MT6332_PMIC_RG_SPK_INTG_RST_R_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9117;"	d
MT6332_PMIC_RG_SPK_ISENSE_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	9234;"	d
MT6332_PMIC_RG_SPK_ISENSE_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9235;"	d
MT6332_PMIC_RG_SPK_ISENSE_GAINSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9230;"	d
MT6332_PMIC_RG_SPK_ISENSE_GAINSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9231;"	d
MT6332_PMIC_RG_SPK_ISENSE_PDRESET_MASK	mach/mt6795/include/mach/upmu_hw.h	9232;"	d
MT6332_PMIC_RG_SPK_ISENSE_PDRESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9233;"	d
MT6332_PMIC_RG_SPK_ISENSE_REFSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9228;"	d
MT6332_PMIC_RG_SPK_ISENSE_REFSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9229;"	d
MT6332_PMIC_RG_SPK_ISENSE_TEST_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	9226;"	d
MT6332_PMIC_RG_SPK_ISENSE_TEST_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9227;"	d
MT6332_PMIC_RG_SPK_OCTH_D_MASK	mach/mt6795/include/mach/upmu_hw.h	9178;"	d
MT6332_PMIC_RG_SPK_OCTH_D_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9179;"	d
MT6332_PMIC_RG_SPK_OC_EN_L_MASK	mach/mt6795/include/mach/upmu_hw.h	9092;"	d
MT6332_PMIC_RG_SPK_OC_EN_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9093;"	d
MT6332_PMIC_RG_SPK_OC_EN_R_MASK	mach/mt6795/include/mach/upmu_hw.h	9132;"	d
MT6332_PMIC_RG_SPK_OC_EN_R_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9133;"	d
MT6332_PMIC_RG_SPK_PWMIN_CK_DSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6192;"	d
MT6332_PMIC_RG_SPK_PWMIN_CK_DSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6193;"	d
MT6332_PMIC_RG_SPK_PWMIN_CK_FSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6190;"	d
MT6332_PMIC_RG_SPK_PWMIN_CK_FSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6191;"	d
MT6332_PMIC_RG_SPK_PWMIN_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6074;"	d
MT6332_PMIC_RG_SPK_PWMIN_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6075;"	d
MT6332_PMIC_RG_SPK_PWM_CK_DIVSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6188;"	d
MT6332_PMIC_RG_SPK_PWM_CK_DIVSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6189;"	d
MT6332_PMIC_RG_SPK_PWM_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6072;"	d
MT6332_PMIC_RG_SPK_PWM_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6073;"	d
MT6332_PMIC_RG_SPK_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	6268;"	d
MT6332_PMIC_RG_SPK_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6269;"	d
MT6332_PMIC_RG_SPK_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	9238;"	d
MT6332_PMIC_RG_SPK_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9239;"	d
MT6332_PMIC_RG_SPK_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	9236;"	d
MT6332_PMIC_RG_SPK_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9237;"	d
MT6332_PMIC_RG_SPK_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	9246;"	d
MT6332_PMIC_RG_SPK_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9247;"	d
MT6332_PMIC_RG_SPK_SLEW_L_MASK	mach/mt6795/include/mach/upmu_hw.h	9080;"	d
MT6332_PMIC_RG_SPK_SLEW_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9081;"	d
MT6332_PMIC_RG_SPK_SLEW_R_MASK	mach/mt6795/include/mach/upmu_hw.h	9120;"	d
MT6332_PMIC_RG_SPK_SLEW_R_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9121;"	d
MT6332_PMIC_RG_SPK_TEST_EN_L_MASK	mach/mt6795/include/mach/upmu_hw.h	9088;"	d
MT6332_PMIC_RG_SPK_TEST_EN_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9089;"	d
MT6332_PMIC_RG_SPK_TEST_EN_R_MASK	mach/mt6795/include/mach/upmu_hw.h	9128;"	d
MT6332_PMIC_RG_SPK_TEST_EN_R_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9129;"	d
MT6332_PMIC_RG_SPK_TRIM1_MASK	mach/mt6795/include/mach/upmu_hw.h	9250;"	d
MT6332_PMIC_RG_SPK_TRIM1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9251;"	d
MT6332_PMIC_RG_SPK_TRIM2_MASK	mach/mt6795/include/mach/upmu_hw.h	9248;"	d
MT6332_PMIC_RG_SPK_TRIM2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9249;"	d
MT6332_PMIC_RG_SPK_VCM_IBSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9172;"	d
MT6332_PMIC_RG_SPK_VCM_IBSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9173;"	d
MT6332_PMIC_RG_SPK_VCM_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9170;"	d
MT6332_PMIC_RG_SPK_VCM_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9171;"	d
MT6332_PMIC_RG_SRCLKEN_IN1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5380;"	d
MT6332_PMIC_RG_SRCLKEN_IN1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5381;"	d
MT6332_PMIC_RG_SRCLKEN_IN1_HW_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	5388;"	d
MT6332_PMIC_RG_SRCLKEN_IN1_HW_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5389;"	d
MT6332_PMIC_RG_SRCLKEN_IN2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5382;"	d
MT6332_PMIC_RG_SRCLKEN_IN2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5383;"	d
MT6332_PMIC_RG_SRCLKEN_IN2_HW_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	5390;"	d
MT6332_PMIC_RG_SRCLKEN_IN2_HW_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5391;"	d
MT6332_PMIC_RG_SRCLKEN_IN_SYNC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5396;"	d
MT6332_PMIC_RG_SRCLKEN_IN_SYNC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5397;"	d
MT6332_PMIC_RG_SST_CURRENT_MASK	mach/mt6795/include/mach/upmu_hw.h	5658;"	d
MT6332_PMIC_RG_SST_CURRENT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5659;"	d
MT6332_PMIC_RG_STRUP_75K_CK_CKSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6172;"	d
MT6332_PMIC_RG_STRUP_75K_CK_CKSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6173;"	d
MT6332_PMIC_RG_STRUP_75K_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6136;"	d
MT6332_PMIC_RG_STRUP_75K_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6137;"	d
MT6332_PMIC_RG_STRUP_75K_CK_TSTSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6248;"	d
MT6332_PMIC_RG_STRUP_75K_CK_TSTSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6249;"	d
MT6332_PMIC_RG_STRUP_BUCK_EN_DEB_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8416;"	d
MT6332_PMIC_RG_STRUP_BUCK_EN_DEB_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8417;"	d
MT6332_PMIC_RG_STRUP_IREF_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	8442;"	d
MT6332_PMIC_RG_STRUP_IREF_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8443;"	d
MT6332_PMIC_RG_STRUP_IVGEN_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	8422;"	d
MT6332_PMIC_RG_STRUP_IVGEN_ENB_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8424;"	d
MT6332_PMIC_RG_STRUP_IVGEN_ENB_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8425;"	d
MT6332_PMIC_RG_STRUP_IVGEN_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8423;"	d
MT6332_PMIC_RG_STRUP_OSC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8418;"	d
MT6332_PMIC_RG_STRUP_OSC_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8420;"	d
MT6332_PMIC_RG_STRUP_OSC_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8421;"	d
MT6332_PMIC_RG_STRUP_OSC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8419;"	d
MT6332_PMIC_RG_STRUP_POSEQ_DONE_DEB_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8410;"	d
MT6332_PMIC_RG_STRUP_POSEQ_DONE_DEB_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8411;"	d
MT6332_PMIC_RG_STRUP_RSV1_2_0_MASK	mach/mt6795/include/mach/upmu_hw.h	8406;"	d
MT6332_PMIC_RG_STRUP_RSV1_2_0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8407;"	d
MT6332_PMIC_RG_STRUP_RSV2_7_4_MASK	mach/mt6795/include/mach/upmu_hw.h	8426;"	d
MT6332_PMIC_RG_STRUP_RSV2_7_4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8427;"	d
MT6332_PMIC_RG_STRUP_RSV3_7_0_MASK	mach/mt6795/include/mach/upmu_hw.h	8428;"	d
MT6332_PMIC_RG_STRUP_RSV3_7_0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8429;"	d
MT6332_PMIC_RG_STRUP_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	8578;"	d
MT6332_PMIC_RG_STRUP_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8579;"	d
MT6332_PMIC_RG_STRUP_SLEEP_MODE_DEB_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8408;"	d
MT6332_PMIC_RG_STRUP_SLEEP_MODE_DEB_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8409;"	d
MT6332_PMIC_RG_STRUP_THR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8436;"	d
MT6332_PMIC_RG_STRUP_THR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8437;"	d
MT6332_PMIC_RG_STRUP_VCORE_EN_DEB_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8414;"	d
MT6332_PMIC_RG_STRUP_VCORE_EN_DEB_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8415;"	d
MT6332_PMIC_RG_STRUP_VMEM_EN_DEB_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8412;"	d
MT6332_PMIC_RG_STRUP_VMEM_EN_DEB_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8413;"	d
MT6332_PMIC_RG_SWCHR_ADTEST_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5716;"	d
MT6332_PMIC_RG_SWCHR_ADTEST_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5717;"	d
MT6332_PMIC_RG_SWCHR_ANA_TEST_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	5704;"	d
MT6332_PMIC_RG_SWCHR_ANA_TEST_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5705;"	d
MT6332_PMIC_RG_SWCHR_ATEST_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5660;"	d
MT6332_PMIC_RG_SWCHR_ATEST_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5661;"	d
MT6332_PMIC_RG_SWCHR_BOUNT_MASK	mach/mt6795/include/mach/upmu_hw.h	5662;"	d
MT6332_PMIC_RG_SWCHR_BOUNT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5663;"	d
MT6332_PMIC_RG_SWCHR_CHRINSLP_MASK	mach/mt6795/include/mach/upmu_hw.h	5664;"	d
MT6332_PMIC_RG_SWCHR_CHRINSLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5665;"	d
MT6332_PMIC_RG_SWCHR_CURRENT_TUNE_MASK	mach/mt6795/include/mach/upmu_hw.h	5722;"	d
MT6332_PMIC_RG_SWCHR_CURRENT_TUNE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5723;"	d
MT6332_PMIC_RG_SWCHR_DIG_RSV_0_MASK	mach/mt6795/include/mach/upmu_hw.h	6786;"	d
MT6332_PMIC_RG_SWCHR_DIG_RSV_0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6787;"	d
MT6332_PMIC_RG_SWCHR_DIG_RSV_1_MASK	mach/mt6795/include/mach/upmu_hw.h	6798;"	d
MT6332_PMIC_RG_SWCHR_DIG_RSV_1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6799;"	d
MT6332_PMIC_RG_SWCHR_DIG_RSV_2_MASK	mach/mt6795/include/mach/upmu_hw.h	5952;"	d
MT6332_PMIC_RG_SWCHR_DIG_RSV_2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5953;"	d
MT6332_PMIC_RG_SWCHR_DIG_RSV_3_MASK	mach/mt6795/include/mach/upmu_hw.h	6816;"	d
MT6332_PMIC_RG_SWCHR_DIG_RSV_3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6817;"	d
MT6332_PMIC_RG_SWCHR_DTEST_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5666;"	d
MT6332_PMIC_RG_SWCHR_DTEST_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5667;"	d
MT6332_PMIC_RG_SWCHR_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5910;"	d
MT6332_PMIC_RG_SWCHR_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5911;"	d
MT6332_PMIC_RG_SWCHR_M3_REV_MASK	mach/mt6795/include/mach/upmu_hw.h	5696;"	d
MT6332_PMIC_RG_SWCHR_M3_REV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5697;"	d
MT6332_PMIC_RG_SWCHR_PPTRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	5700;"	d
MT6332_PMIC_RG_SWCHR_PPTRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5701;"	d
MT6332_PMIC_RG_SWCHR_RCCOMP_TUNE_MASK	mach/mt6795/include/mach/upmu_hw.h	5720;"	d
MT6332_PMIC_RG_SWCHR_RCCOMP_TUNE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5721;"	d
MT6332_PMIC_RG_SWCHR_REV_MASK	mach/mt6795/include/mach/upmu_hw.h	5690;"	d
MT6332_PMIC_RG_SWCHR_REV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5691;"	d
MT6332_PMIC_RG_SWCHR_TEST_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	5668;"	d
MT6332_PMIC_RG_SWCHR_TEST_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5669;"	d
MT6332_PMIC_RG_SWCHR_TREV_MASK	mach/mt6795/include/mach/upmu_hw.h	5698;"	d
MT6332_PMIC_RG_SWCHR_TREV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5699;"	d
MT6332_PMIC_RG_SWCHR_VRAMPCC_MASK	mach/mt6795/include/mach/upmu_hw.h	5670;"	d
MT6332_PMIC_RG_SWCHR_VRAMPCC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5671;"	d
MT6332_PMIC_RG_SWCHR_VRAMPSLP_MASK	mach/mt6795/include/mach/upmu_hw.h	5672;"	d
MT6332_PMIC_RG_SWCHR_VRAMPSLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5673;"	d
MT6332_PMIC_RG_SYSCV_FINE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5986;"	d
MT6332_PMIC_RG_SYSCV_FINE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5987;"	d
MT6332_PMIC_RG_SYSCV_FINE_SEL_SWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	5974;"	d
MT6332_PMIC_RG_SYSCV_FINE_SEL_SWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5975;"	d
MT6332_PMIC_RG_SYSLDO_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	8800;"	d
MT6332_PMIC_RG_SYSLDO_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8801;"	d
MT6332_PMIC_RG_SYS_VREFTRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	5674;"	d
MT6332_PMIC_RG_SYS_VREFTRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5675;"	d
MT6332_PMIC_RG_TERM_TIMER_MASK	mach/mt6795/include/mach/upmu_hw.h	5928;"	d
MT6332_PMIC_RG_TERM_TIMER_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5929;"	d
MT6332_PMIC_RG_TESTMODE_SWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	8576;"	d
MT6332_PMIC_RG_TESTMODE_SWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8577;"	d
MT6332_PMIC_RG_TEST_AUXADC_MASK	mach/mt6795/include/mach/upmu_hw.h	5434;"	d
MT6332_PMIC_RG_TEST_AUXADC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5435;"	d
MT6332_PMIC_RG_TEST_CLASSD_MASK	mach/mt6795/include/mach/upmu_hw.h	5436;"	d
MT6332_PMIC_RG_TEST_CLASSD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5437;"	d
MT6332_PMIC_RG_TEST_DRIVER_MASK	mach/mt6795/include/mach/upmu_hw.h	5438;"	d
MT6332_PMIC_RG_TEST_DRIVER_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5439;"	d
MT6332_PMIC_RG_TEST_SPK_MASK	mach/mt6795/include/mach/upmu_hw.h	5426;"	d
MT6332_PMIC_RG_TEST_SPK_PWM_MASK	mach/mt6795/include/mach/upmu_hw.h	5424;"	d
MT6332_PMIC_RG_TEST_SPK_PWM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5425;"	d
MT6332_PMIC_RG_TEST_SPK_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5427;"	d
MT6332_PMIC_RG_TEST_STRUP_MASK	mach/mt6795/include/mach/upmu_hw.h	5428;"	d
MT6332_PMIC_RG_TEST_STRUP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5429;"	d
MT6332_PMIC_RG_THERMAL_CHECKER_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5930;"	d
MT6332_PMIC_RG_THERMAL_CHECKER_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5931;"	d
MT6332_PMIC_RG_THERMAL_REG_MODE_OFF_MASK	mach/mt6795/include/mach/upmu_hw.h	6808;"	d
MT6332_PMIC_RG_THERMAL_REG_MODE_OFF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6809;"	d
MT6332_PMIC_RG_THERMAL_RG_VTH_MASK	mach/mt6795/include/mach/upmu_hw.h	5994;"	d
MT6332_PMIC_RG_THERMAL_RG_VTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5995;"	d
MT6332_PMIC_RG_THERMAL_TEMP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5996;"	d
MT6332_PMIC_RG_THERMAL_TEMP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5997;"	d
MT6332_PMIC_RG_THRDET_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8440;"	d
MT6332_PMIC_RG_THRDET_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8441;"	d
MT6332_PMIC_RG_THR_TEMP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8434;"	d
MT6332_PMIC_RG_THR_TEMP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8435;"	d
MT6332_PMIC_RG_THR_TMODE_MASK	mach/mt6795/include/mach/upmu_hw.h	8432;"	d
MT6332_PMIC_RG_THR_TMODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8433;"	d
MT6332_PMIC_RG_TORCH1_DIM_DUTY_MASK	mach/mt6795/include/mach/upmu_hw.h	6056;"	d
MT6332_PMIC_RG_TORCH1_DIM_DUTY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6057;"	d
MT6332_PMIC_RG_TORCH1_DIM_FSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6058;"	d
MT6332_PMIC_RG_TORCH1_DIM_FSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6059;"	d
MT6332_PMIC_RG_TORCH1_DRV_EN_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	5542;"	d
MT6332_PMIC_RG_TORCH1_DRV_EN_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5543;"	d
MT6332_PMIC_RG_TORCH1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6016;"	d
MT6332_PMIC_RG_TORCH1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6017;"	d
MT6332_PMIC_RG_TORCH1_ISET_MASK	mach/mt6795/include/mach/upmu_hw.h	6032;"	d
MT6332_PMIC_RG_TORCH1_ISET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6033;"	d
MT6332_PMIC_RG_TORCH1_PWM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6054;"	d
MT6332_PMIC_RG_TORCH1_PWM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6055;"	d
MT6332_PMIC_RG_TORCH1_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	5546;"	d
MT6332_PMIC_RG_TORCH1_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5547;"	d
MT6332_PMIC_RG_TORCH2_DIM_DUTY_MASK	mach/mt6795/include/mach/upmu_hw.h	6062;"	d
MT6332_PMIC_RG_TORCH2_DIM_DUTY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6063;"	d
MT6332_PMIC_RG_TORCH2_DIM_FSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6064;"	d
MT6332_PMIC_RG_TORCH2_DIM_FSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6065;"	d
MT6332_PMIC_RG_TORCH2_DRV_EN_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	5544;"	d
MT6332_PMIC_RG_TORCH2_DRV_EN_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5545;"	d
MT6332_PMIC_RG_TORCH2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6018;"	d
MT6332_PMIC_RG_TORCH2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6019;"	d
MT6332_PMIC_RG_TORCH2_ISET_MASK	mach/mt6795/include/mach/upmu_hw.h	6034;"	d
MT6332_PMIC_RG_TORCH2_ISET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6035;"	d
MT6332_PMIC_RG_TORCH2_PWM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6060;"	d
MT6332_PMIC_RG_TORCH2_PWM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6061;"	d
MT6332_PMIC_RG_TORCH2_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	5548;"	d
MT6332_PMIC_RG_TORCH2_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5549;"	d
MT6332_PMIC_RG_TORCH_0P25M_CK_PDN_HWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	6210;"	d
MT6332_PMIC_RG_TORCH_0P25M_CK_PDN_HWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6211;"	d
MT6332_PMIC_RG_TORCH_0P25M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6126;"	d
MT6332_PMIC_RG_TORCH_0P25M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6127;"	d
MT6332_PMIC_RG_TORCH_CK_EN_HW_MASK	mach/mt6795/include/mach/upmu_hw.h	6014;"	d
MT6332_PMIC_RG_TORCH_CK_EN_HW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6015;"	d
MT6332_PMIC_RG_TORCH_VCLAMP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	5550;"	d
MT6332_PMIC_RG_TORCH_VCLAMP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5551;"	d
MT6332_PMIC_RG_TRIM_IPRECC_MASK	mach/mt6795/include/mach/upmu_hw.h	5676;"	d
MT6332_PMIC_RG_TRIM_IPRECC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5677;"	d
MT6332_PMIC_RG_USBDL_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8444;"	d
MT6332_PMIC_RG_USBDL_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8445;"	d
MT6332_PMIC_RG_USBDL_MODE_B_MASK	mach/mt6795/include/mach/upmu_hw.h	5914;"	d
MT6332_PMIC_RG_USBDL_MODE_B_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5915;"	d
MT6332_PMIC_RG_UVLO_VTHL_MASK	mach/mt6795/include/mach/upmu_hw.h	8550;"	d
MT6332_PMIC_RG_UVLO_VTHL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8551;"	d
MT6332_PMIC_RG_VAUXB32_AUXADC_PWDB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8808;"	d
MT6332_PMIC_RG_VAUXB32_AUXADC_PWDB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8809;"	d
MT6332_PMIC_RG_VAUXB32_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	8898;"	d
MT6332_PMIC_RG_VAUXB32_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8899;"	d
MT6332_PMIC_RG_VAUXB32_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8816;"	d
MT6332_PMIC_RG_VAUXB32_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8817;"	d
MT6332_PMIC_RG_VAUXB32_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	8804;"	d
MT6332_PMIC_RG_VAUXB32_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8805;"	d
MT6332_PMIC_RG_VAUXB32_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	8806;"	d
MT6332_PMIC_RG_VAUXB32_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8807;"	d
MT6332_PMIC_RG_VAUXB32_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8894;"	d
MT6332_PMIC_RG_VAUXB32_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8895;"	d
MT6332_PMIC_RG_VAUXB32_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8906;"	d
MT6332_PMIC_RG_VAUXB32_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8907;"	d
MT6332_PMIC_RG_VAUXB32_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	8818;"	d
MT6332_PMIC_RG_VAUXB32_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8819;"	d
MT6332_PMIC_RG_VAUXB32_SRCLK_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8820;"	d
MT6332_PMIC_RG_VAUXB32_SRCLK_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8821;"	d
MT6332_PMIC_RG_VAUXB32_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8810;"	d
MT6332_PMIC_RG_VAUXB32_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8811;"	d
MT6332_PMIC_RG_VAUXB32_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	8814;"	d
MT6332_PMIC_RG_VAUXB32_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8815;"	d
MT6332_PMIC_RG_VAUXB32_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8896;"	d
MT6332_PMIC_RG_VAUXB32_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8897;"	d
MT6332_PMIC_RG_VBIF28_AUXADC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6734;"	d
MT6332_PMIC_RG_VBIF28_AUXADC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6735;"	d
MT6332_PMIC_RG_VBIF28_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	8878;"	d
MT6332_PMIC_RG_VBIF28_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8879;"	d
MT6332_PMIC_RG_VBIF28_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8834;"	d
MT6332_PMIC_RG_VBIF28_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8835;"	d
MT6332_PMIC_RG_VBIF28_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	8824;"	d
MT6332_PMIC_RG_VBIF28_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8825;"	d
MT6332_PMIC_RG_VBIF28_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	8826;"	d
MT6332_PMIC_RG_VBIF28_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8827;"	d
MT6332_PMIC_RG_VBIF28_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8876;"	d
MT6332_PMIC_RG_VBIF28_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8877;"	d
MT6332_PMIC_RG_VBIF28_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8904;"	d
MT6332_PMIC_RG_VBIF28_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8905;"	d
MT6332_PMIC_RG_VBIF28_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	8836;"	d
MT6332_PMIC_RG_VBIF28_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8837;"	d
MT6332_PMIC_RG_VBIF28_SRCLK_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8838;"	d
MT6332_PMIC_RG_VBIF28_SRCLK_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8839;"	d
MT6332_PMIC_RG_VBIF28_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8828;"	d
MT6332_PMIC_RG_VBIF28_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8829;"	d
MT6332_PMIC_RG_VBIF28_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	8832;"	d
MT6332_PMIC_RG_VBIF28_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8833;"	d
MT6332_PMIC_RG_VBUF_BYP_MASK	mach/mt6795/include/mach/upmu_hw.h	8182;"	d
MT6332_PMIC_RG_VBUF_BYP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8183;"	d
MT6332_PMIC_RG_VBUF_CALEN_MASK	mach/mt6795/include/mach/upmu_hw.h	8180;"	d
MT6332_PMIC_RG_VBUF_CALEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8181;"	d
MT6332_PMIC_RG_VBUF_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8184;"	d
MT6332_PMIC_RG_VBUF_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8185;"	d
MT6332_PMIC_RG_VBUF_EXTEN_MASK	mach/mt6795/include/mach/upmu_hw.h	8178;"	d
MT6332_PMIC_RG_VBUF_EXTEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8179;"	d
MT6332_PMIC_RG_VDIG18_SLEEP_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8920;"	d
MT6332_PMIC_RG_VDIG18_SLEEP_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8921;"	d
MT6332_PMIC_RG_VDIG18_SRCLKEN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8918;"	d
MT6332_PMIC_RG_VDIG18_SRCLKEN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8919;"	d
MT6332_PMIC_RG_VDIG18_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	8924;"	d
MT6332_PMIC_RG_VDIG18_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8925;"	d
MT6332_PMIC_RG_VDIG18_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8922;"	d
MT6332_PMIC_RG_VDIG18_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8923;"	d
MT6332_PMIC_RG_VDRAM_CC_MASK	mach/mt6795/include/mach/upmu_hw.h	7014;"	d
MT6332_PMIC_RG_VDRAM_CC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7015;"	d
MT6332_PMIC_RG_VDRAM_CSL_MASK	mach/mt6795/include/mach/upmu_hw.h	7018;"	d
MT6332_PMIC_RG_VDRAM_CSL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7019;"	d
MT6332_PMIC_RG_VDRAM_CSM_MASK	mach/mt6795/include/mach/upmu_hw.h	7022;"	d
MT6332_PMIC_RG_VDRAM_CSM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7023;"	d
MT6332_PMIC_RG_VDRAM_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	7016;"	d
MT6332_PMIC_RG_VDRAM_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7017;"	d
MT6332_PMIC_RG_VDRAM_DTS_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	7118;"	d
MT6332_PMIC_RG_VDRAM_DTS_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7119;"	d
MT6332_PMIC_RG_VDRAM_MODESET_MASK	mach/mt6795/include/mach/upmu_hw.h	7024;"	d
MT6332_PMIC_RG_VDRAM_MODESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7025;"	d
MT6332_PMIC_RG_VDRAM_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7026;"	d
MT6332_PMIC_RG_VDRAM_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7027;"	d
MT6332_PMIC_RG_VDRAM_PFM_RIP_MASK	mach/mt6795/include/mach/upmu_hw.h	7126;"	d
MT6332_PMIC_RG_VDRAM_PFM_RIP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7127;"	d
MT6332_PMIC_RG_VDRAM_RCL_TRIM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7130;"	d
MT6332_PMIC_RG_VDRAM_RCL_TRIM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7131;"	d
MT6332_PMIC_RG_VDRAM_RCL_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	7128;"	d
MT6332_PMIC_RG_VDRAM_RCL_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7129;"	d
MT6332_PMIC_RG_VDRAM_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	7032;"	d
MT6332_PMIC_RG_VDRAM_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7033;"	d
MT6332_PMIC_RG_VDRAM_RZSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7012;"	d
MT6332_PMIC_RG_VDRAM_RZSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7013;"	d
MT6332_PMIC_RG_VDRAM_SLP_MASK	mach/mt6795/include/mach/upmu_hw.h	7028;"	d
MT6332_PMIC_RG_VDRAM_SLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7029;"	d
MT6332_PMIC_RG_VDRAM_TRAN_BST_MASK	mach/mt6795/include/mach/upmu_hw.h	7120;"	d
MT6332_PMIC_RG_VDRAM_TRAN_BST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7121;"	d
MT6332_PMIC_RG_VDRAM_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	7008;"	d
MT6332_PMIC_RG_VDRAM_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7009;"	d
MT6332_PMIC_RG_VDRAM_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	7010;"	d
MT6332_PMIC_RG_VDRAM_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7011;"	d
MT6332_PMIC_RG_VDRAM_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7132;"	d
MT6332_PMIC_RG_VDRAM_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7133;"	d
MT6332_PMIC_RG_VDRAM_ZXOS_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	7006;"	d
MT6332_PMIC_RG_VDRAM_ZXOS_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7007;"	d
MT6332_PMIC_RG_VDRAM_ZX_OS_MASK	mach/mt6795/include/mach/upmu_hw.h	7020;"	d
MT6332_PMIC_RG_VDRAM_ZX_OS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7021;"	d
MT6332_PMIC_RG_VDRV_RDIVSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6796;"	d
MT6332_PMIC_RG_VDRV_RDIVSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6797;"	d
MT6332_PMIC_RG_VDRV_RDIVSEL_SWEN_MASK	mach/mt6795/include/mach/upmu_hw.h	6794;"	d
MT6332_PMIC_RG_VDRV_RDIVSEL_SWEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6795;"	d
MT6332_PMIC_RG_VDVFS2_CC_MASK	mach/mt6795/include/mach/upmu_hw.h	7142;"	d
MT6332_PMIC_RG_VDVFS2_CC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7143;"	d
MT6332_PMIC_RG_VDVFS2_CSL_MASK	mach/mt6795/include/mach/upmu_hw.h	7146;"	d
MT6332_PMIC_RG_VDVFS2_CSL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7147;"	d
MT6332_PMIC_RG_VDVFS2_CSM_MASK	mach/mt6795/include/mach/upmu_hw.h	7150;"	d
MT6332_PMIC_RG_VDVFS2_CSM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7151;"	d
MT6332_PMIC_RG_VDVFS2_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	7144;"	d
MT6332_PMIC_RG_VDVFS2_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7145;"	d
MT6332_PMIC_RG_VDVFS2_DTS_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	7246;"	d
MT6332_PMIC_RG_VDVFS2_DTS_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7247;"	d
MT6332_PMIC_RG_VDVFS2_MODESET_MASK	mach/mt6795/include/mach/upmu_hw.h	7152;"	d
MT6332_PMIC_RG_VDVFS2_MODESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7153;"	d
MT6332_PMIC_RG_VDVFS2_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7154;"	d
MT6332_PMIC_RG_VDVFS2_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7155;"	d
MT6332_PMIC_RG_VDVFS2_PFM_RIP_MASK	mach/mt6795/include/mach/upmu_hw.h	7254;"	d
MT6332_PMIC_RG_VDVFS2_PFM_RIP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7255;"	d
MT6332_PMIC_RG_VDVFS2_RCL_TRIM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7258;"	d
MT6332_PMIC_RG_VDVFS2_RCL_TRIM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7259;"	d
MT6332_PMIC_RG_VDVFS2_RCL_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	7256;"	d
MT6332_PMIC_RG_VDVFS2_RCL_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7257;"	d
MT6332_PMIC_RG_VDVFS2_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	7160;"	d
MT6332_PMIC_RG_VDVFS2_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7161;"	d
MT6332_PMIC_RG_VDVFS2_RZSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7140;"	d
MT6332_PMIC_RG_VDVFS2_RZSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7141;"	d
MT6332_PMIC_RG_VDVFS2_SLP_MASK	mach/mt6795/include/mach/upmu_hw.h	7156;"	d
MT6332_PMIC_RG_VDVFS2_SLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7157;"	d
MT6332_PMIC_RG_VDVFS2_TRAN_BST_MASK	mach/mt6795/include/mach/upmu_hw.h	7248;"	d
MT6332_PMIC_RG_VDVFS2_TRAN_BST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7249;"	d
MT6332_PMIC_RG_VDVFS2_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	7136;"	d
MT6332_PMIC_RG_VDVFS2_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7137;"	d
MT6332_PMIC_RG_VDVFS2_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	7138;"	d
MT6332_PMIC_RG_VDVFS2_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7139;"	d
MT6332_PMIC_RG_VDVFS2_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7262;"	d
MT6332_PMIC_RG_VDVFS2_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7263;"	d
MT6332_PMIC_RG_VDVFS2_ZXOS_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	7134;"	d
MT6332_PMIC_RG_VDVFS2_ZXOS_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7135;"	d
MT6332_PMIC_RG_VDVFS2_ZX_OS_MASK	mach/mt6795/include/mach/upmu_hw.h	7148;"	d
MT6332_PMIC_RG_VDVFS2_ZX_OS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7149;"	d
MT6332_PMIC_RG_VIN_DPM_MODE_OFF_MASK	mach/mt6795/include/mach/upmu_hw.h	6804;"	d
MT6332_PMIC_RG_VIN_DPM_MODE_OFF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6805;"	d
MT6332_PMIC_RG_VLCM_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	6994;"	d
MT6332_PMIC_RG_VLCM_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6995;"	d
MT6332_PMIC_RG_VLCM_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	6996;"	d
MT6332_PMIC_RG_VLCM_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6997;"	d
MT6332_PMIC_RG_VPA_BWEX_GAT_MASK	mach/mt6795/include/mach/upmu_hw.h	7682;"	d
MT6332_PMIC_RG_VPA_BWEX_GAT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7683;"	d
MT6332_PMIC_RG_VPA_BYPASS_GAT_MASK	mach/mt6795/include/mach/upmu_hw.h	7680;"	d
MT6332_PMIC_RG_VPA_BYPASS_GAT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7681;"	d
MT6332_PMIC_RG_VPA_CC_MASK	mach/mt6795/include/mach/upmu_hw.h	7562;"	d
MT6332_PMIC_RG_VPA_CC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7563;"	d
MT6332_PMIC_RG_VPA_CSL_MASK	mach/mt6795/include/mach/upmu_hw.h	7566;"	d
MT6332_PMIC_RG_VPA_CSL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7567;"	d
MT6332_PMIC_RG_VPA_CSMIR_MASK	mach/mt6795/include/mach/upmu_hw.h	7576;"	d
MT6332_PMIC_RG_VPA_CSMIR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7577;"	d
MT6332_PMIC_RG_VPA_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	7564;"	d
MT6332_PMIC_RG_VPA_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7565;"	d
MT6332_PMIC_RG_VPA_HZP_MASK	mach/mt6795/include/mach/upmu_hw.h	7686;"	d
MT6332_PMIC_RG_VPA_HZP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7687;"	d
MT6332_PMIC_RG_VPA_MODESET_MASK	mach/mt6795/include/mach/upmu_hw.h	7572;"	d
MT6332_PMIC_RG_VPA_MODESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7573;"	d
MT6332_PMIC_RG_VPA_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7574;"	d
MT6332_PMIC_RG_VPA_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7575;"	d
MT6332_PMIC_RG_VPA_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	7586;"	d
MT6332_PMIC_RG_VPA_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7587;"	d
MT6332_PMIC_RG_VPA_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	7584;"	d
MT6332_PMIC_RG_VPA_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7585;"	d
MT6332_PMIC_RG_VPA_RZSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7560;"	d
MT6332_PMIC_RG_VPA_RZSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7561;"	d
MT6332_PMIC_RG_VPA_SLEW_MASK	mach/mt6795/include/mach/upmu_hw.h	7570;"	d
MT6332_PMIC_RG_VPA_SLEW_NMOS_MASK	mach/mt6795/include/mach/upmu_hw.h	7568;"	d
MT6332_PMIC_RG_VPA_SLEW_NMOS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7569;"	d
MT6332_PMIC_RG_VPA_SLEW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7571;"	d
MT6332_PMIC_RG_VPA_SLP_MASK	mach/mt6795/include/mach/upmu_hw.h	7580;"	d
MT6332_PMIC_RG_VPA_SLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7581;"	d
MT6332_PMIC_RG_VPA_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	7554;"	d
MT6332_PMIC_RG_VPA_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7555;"	d
MT6332_PMIC_RG_VPA_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	7556;"	d
MT6332_PMIC_RG_VPA_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7557;"	d
MT6332_PMIC_RG_VPA_TRIM_REF_MASK	mach/mt6795/include/mach/upmu_hw.h	7702;"	d
MT6332_PMIC_RG_VPA_TRIM_REF_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7703;"	d
MT6332_PMIC_RG_VPA_VBAT_BYPASS_MASK	mach/mt6795/include/mach/upmu_hw.h	7684;"	d
MT6332_PMIC_RG_VPA_VBAT_BYPASS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7685;"	d
MT6332_PMIC_RG_VPA_VBAT_DEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7578;"	d
MT6332_PMIC_RG_VPA_VBAT_DEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7579;"	d
MT6332_PMIC_RG_VPA_ZX_OS_MASK	mach/mt6795/include/mach/upmu_hw.h	7558;"	d
MT6332_PMIC_RG_VPA_ZX_OS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7559;"	d
MT6332_PMIC_RG_VPA_ZX_POS_MASK	mach/mt6795/include/mach/upmu_hw.h	7688;"	d
MT6332_PMIC_RG_VPA_ZX_POS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7689;"	d
MT6332_PMIC_RG_VREF_BG_MASK	mach/mt6795/include/mach/upmu_hw.h	8454;"	d
MT6332_PMIC_RG_VREF_BG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8455;"	d
MT6332_PMIC_RG_VRF1_CC_MASK	mach/mt6795/include/mach/upmu_hw.h	7304;"	d
MT6332_PMIC_RG_VRF1_CC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7305;"	d
MT6332_PMIC_RG_VRF1_CSL_MASK	mach/mt6795/include/mach/upmu_hw.h	7308;"	d
MT6332_PMIC_RG_VRF1_CSL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7309;"	d
MT6332_PMIC_RG_VRF1_CSM_MASK	mach/mt6795/include/mach/upmu_hw.h	7312;"	d
MT6332_PMIC_RG_VRF1_CSM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7313;"	d
MT6332_PMIC_RG_VRF1_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	7306;"	d
MT6332_PMIC_RG_VRF1_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7307;"	d
MT6332_PMIC_RG_VRF1_DTS_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	7408;"	d
MT6332_PMIC_RG_VRF1_DTS_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7409;"	d
MT6332_PMIC_RG_VRF1_FBDIV_MASK	mach/mt6795/include/mach/upmu_hw.h	7422;"	d
MT6332_PMIC_RG_VRF1_FBDIV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7423;"	d
MT6332_PMIC_RG_VRF1_MODESET_0_MASK	mach/mt6795/include/mach/upmu_hw.h	6150;"	d
MT6332_PMIC_RG_VRF1_MODESET_0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6151;"	d
MT6332_PMIC_RG_VRF1_MODESET_1_MASK	mach/mt6795/include/mach/upmu_hw.h	6152;"	d
MT6332_PMIC_RG_VRF1_MODESET_1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6153;"	d
MT6332_PMIC_RG_VRF1_MODESET_2_MASK	mach/mt6795/include/mach/upmu_hw.h	6154;"	d
MT6332_PMIC_RG_VRF1_MODESET_2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6155;"	d
MT6332_PMIC_RG_VRF1_MODESET_3_MASK	mach/mt6795/include/mach/upmu_hw.h	6156;"	d
MT6332_PMIC_RG_VRF1_MODESET_3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6157;"	d
MT6332_PMIC_RG_VRF1_MODESET_MASK	mach/mt6795/include/mach/upmu_hw.h	7314;"	d
MT6332_PMIC_RG_VRF1_MODESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7315;"	d
MT6332_PMIC_RG_VRF1_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7316;"	d
MT6332_PMIC_RG_VRF1_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7317;"	d
MT6332_PMIC_RG_VRF1_PFM_RIP_MASK	mach/mt6795/include/mach/upmu_hw.h	7416;"	d
MT6332_PMIC_RG_VRF1_PFM_RIP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7417;"	d
MT6332_PMIC_RG_VRF1_RCL_TRIM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7420;"	d
MT6332_PMIC_RG_VRF1_RCL_TRIM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7421;"	d
MT6332_PMIC_RG_VRF1_RCL_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	7418;"	d
MT6332_PMIC_RG_VRF1_RCL_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7419;"	d
MT6332_PMIC_RG_VRF1_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	7322;"	d
MT6332_PMIC_RG_VRF1_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7323;"	d
MT6332_PMIC_RG_VRF1_RZSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7302;"	d
MT6332_PMIC_RG_VRF1_RZSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7303;"	d
MT6332_PMIC_RG_VRF1_SLP_MASK	mach/mt6795/include/mach/upmu_hw.h	7318;"	d
MT6332_PMIC_RG_VRF1_SLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7319;"	d
MT6332_PMIC_RG_VRF1_TRAN_BST_MASK	mach/mt6795/include/mach/upmu_hw.h	7410;"	d
MT6332_PMIC_RG_VRF1_TRAN_BST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7411;"	d
MT6332_PMIC_RG_VRF1_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	7298;"	d
MT6332_PMIC_RG_VRF1_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7299;"	d
MT6332_PMIC_RG_VRF1_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	7300;"	d
MT6332_PMIC_RG_VRF1_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7301;"	d
MT6332_PMIC_RG_VRF1_ZXOS_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	7296;"	d
MT6332_PMIC_RG_VRF1_ZXOS_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7297;"	d
MT6332_PMIC_RG_VRF1_ZX_OS_MASK	mach/mt6795/include/mach/upmu_hw.h	7310;"	d
MT6332_PMIC_RG_VRF1_ZX_OS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7311;"	d
MT6332_PMIC_RG_VRF2_CC_MASK	mach/mt6795/include/mach/upmu_hw.h	7432;"	d
MT6332_PMIC_RG_VRF2_CC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7433;"	d
MT6332_PMIC_RG_VRF2_CSL_MASK	mach/mt6795/include/mach/upmu_hw.h	7436;"	d
MT6332_PMIC_RG_VRF2_CSL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7437;"	d
MT6332_PMIC_RG_VRF2_CSM_MASK	mach/mt6795/include/mach/upmu_hw.h	7440;"	d
MT6332_PMIC_RG_VRF2_CSM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7441;"	d
MT6332_PMIC_RG_VRF2_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	7434;"	d
MT6332_PMIC_RG_VRF2_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7435;"	d
MT6332_PMIC_RG_VRF2_DTS_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	7536;"	d
MT6332_PMIC_RG_VRF2_DTS_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7537;"	d
MT6332_PMIC_RG_VRF2_FBDIV_MASK	mach/mt6795/include/mach/upmu_hw.h	7550;"	d
MT6332_PMIC_RG_VRF2_FBDIV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7551;"	d
MT6332_PMIC_RG_VRF2_MODESET_MASK	mach/mt6795/include/mach/upmu_hw.h	7442;"	d
MT6332_PMIC_RG_VRF2_MODESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7443;"	d
MT6332_PMIC_RG_VRF2_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7444;"	d
MT6332_PMIC_RG_VRF2_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7445;"	d
MT6332_PMIC_RG_VRF2_PFM_RIP_MASK	mach/mt6795/include/mach/upmu_hw.h	7544;"	d
MT6332_PMIC_RG_VRF2_PFM_RIP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7545;"	d
MT6332_PMIC_RG_VRF2_RCL_TRIM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7548;"	d
MT6332_PMIC_RG_VRF2_RCL_TRIM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7549;"	d
MT6332_PMIC_RG_VRF2_RCL_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	7546;"	d
MT6332_PMIC_RG_VRF2_RCL_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7547;"	d
MT6332_PMIC_RG_VRF2_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	7450;"	d
MT6332_PMIC_RG_VRF2_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7451;"	d
MT6332_PMIC_RG_VRF2_RZSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7430;"	d
MT6332_PMIC_RG_VRF2_RZSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7431;"	d
MT6332_PMIC_RG_VRF2_SLP_MASK	mach/mt6795/include/mach/upmu_hw.h	7446;"	d
MT6332_PMIC_RG_VRF2_SLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7447;"	d
MT6332_PMIC_RG_VRF2_TRAN_BST_MASK	mach/mt6795/include/mach/upmu_hw.h	7538;"	d
MT6332_PMIC_RG_VRF2_TRAN_BST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7539;"	d
MT6332_PMIC_RG_VRF2_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	7426;"	d
MT6332_PMIC_RG_VRF2_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7427;"	d
MT6332_PMIC_RG_VRF2_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	7428;"	d
MT6332_PMIC_RG_VRF2_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7429;"	d
MT6332_PMIC_RG_VRF2_ZXOS_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	7424;"	d
MT6332_PMIC_RG_VRF2_ZXOS_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7425;"	d
MT6332_PMIC_RG_VRF2_ZX_OS_MASK	mach/mt6795/include/mach/upmu_hw.h	7438;"	d
MT6332_PMIC_RG_VRF2_ZX_OS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7439;"	d
MT6332_PMIC_RG_VSBST_3M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6106;"	d
MT6332_PMIC_RG_VSBST_3M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6107;"	d
MT6332_PMIC_RG_VSBST_CC_MASK	mach/mt6795/include/mach/upmu_hw.h	7712;"	d
MT6332_PMIC_RG_VSBST_CC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7713;"	d
MT6332_PMIC_RG_VSBST_CK_DSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6216;"	d
MT6332_PMIC_RG_VSBST_CK_DSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6217;"	d
MT6332_PMIC_RG_VSBST_CSL_MASK	mach/mt6795/include/mach/upmu_hw.h	7716;"	d
MT6332_PMIC_RG_VSBST_CSL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7717;"	d
MT6332_PMIC_RG_VSBST_CSM_MASK	mach/mt6795/include/mach/upmu_hw.h	7722;"	d
MT6332_PMIC_RG_VSBST_CSM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7723;"	d
MT6332_PMIC_RG_VSBST_CSR_MASK	mach/mt6795/include/mach/upmu_hw.h	7714;"	d
MT6332_PMIC_RG_VSBST_CSR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7715;"	d
MT6332_PMIC_RG_VSBST_FASYNC_MASK	mach/mt6795/include/mach/upmu_hw.h	7794;"	d
MT6332_PMIC_RG_VSBST_FASYNC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7795;"	d
MT6332_PMIC_RG_VSBST_FBODY_BST_MASK	mach/mt6795/include/mach/upmu_hw.h	7810;"	d
MT6332_PMIC_RG_VSBST_FBODY_BST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7811;"	d
MT6332_PMIC_RG_VSBST_FBODY_MASK	mach/mt6795/include/mach/upmu_hw.h	7812;"	d
MT6332_PMIC_RG_VSBST_FBODY_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7813;"	d
MT6332_PMIC_RG_VSBST_FMODE_BST_MASK	mach/mt6795/include/mach/upmu_hw.h	7806;"	d
MT6332_PMIC_RG_VSBST_FMODE_BST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7807;"	d
MT6332_PMIC_RG_VSBST_FMODE_MASK	mach/mt6795/include/mach/upmu_hw.h	7808;"	d
MT6332_PMIC_RG_VSBST_FMODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7809;"	d
MT6332_PMIC_RG_VSBST_MODESET_MASK	mach/mt6795/include/mach/upmu_hw.h	7724;"	d
MT6332_PMIC_RG_VSBST_MODESET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7725;"	d
MT6332_PMIC_RG_VSBST_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7726;"	d
MT6332_PMIC_RG_VSBST_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7727;"	d
MT6332_PMIC_RG_VSBST_OVP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7792;"	d
MT6332_PMIC_RG_VSBST_OVP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7793;"	d
MT6332_PMIC_RG_VSBST_RCL_TRIM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7804;"	d
MT6332_PMIC_RG_VSBST_RCL_TRIM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7805;"	d
MT6332_PMIC_RG_VSBST_RCL_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	7802;"	d
MT6332_PMIC_RG_VSBST_RCL_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7803;"	d
MT6332_PMIC_RG_VSBST_RC_MASK	mach/mt6795/include/mach/upmu_hw.h	7800;"	d
MT6332_PMIC_RG_VSBST_RC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7801;"	d
MT6332_PMIC_RG_VSBST_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	7732;"	d
MT6332_PMIC_RG_VSBST_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7733;"	d
MT6332_PMIC_RG_VSBST_SLEW_MASK	mach/mt6795/include/mach/upmu_hw.h	7720;"	d
MT6332_PMIC_RG_VSBST_SLEW_NMOS_MASK	mach/mt6795/include/mach/upmu_hw.h	7718;"	d
MT6332_PMIC_RG_VSBST_SLEW_NMOS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7719;"	d
MT6332_PMIC_RG_VSBST_SLEW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7721;"	d
MT6332_PMIC_RG_VSBST_SLP_MASK	mach/mt6795/include/mach/upmu_hw.h	7728;"	d
MT6332_PMIC_RG_VSBST_SLP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7729;"	d
MT6332_PMIC_RG_VSBST_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	7706;"	d
MT6332_PMIC_RG_VSBST_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7707;"	d
MT6332_PMIC_RG_VSBST_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	7708;"	d
MT6332_PMIC_RG_VSBST_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7709;"	d
MT6332_PMIC_RG_VSBST_ZXOS_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	7704;"	d
MT6332_PMIC_RG_VSBST_ZXOS_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7705;"	d
MT6332_PMIC_RG_VSBST_ZX_OS_MASK	mach/mt6795/include/mach/upmu_hw.h	7710;"	d
MT6332_PMIC_RG_VSBST_ZX_OS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7711;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_CMP_DEBUG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8890;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_CMP_DEBUG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8891;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8868;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8869;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	8856;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8857;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	8858;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8859;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8884;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8885;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_NDIS_PLCUR_MASK	mach/mt6795/include/mach/upmu_hw.h	8886;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_NDIS_PLCUR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8887;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8900;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8901;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	8870;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8871;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_POWER_DOWN_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8888;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_POWER_DOWN_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8889;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_SRCLK_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8872;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_SRCLK_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8873;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8862;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8863;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	8866;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8867;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_TRCK_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8860;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_TRCK_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8861;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	7002;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7003;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	7004;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7005;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8892;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8893;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_VSLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7260;"	d
MT6332_PMIC_RG_VSRAM_DVFS2_VSLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7261;"	d
MT6332_PMIC_RG_VSYS_LT_VBAT_V0P1_DB_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6008;"	d
MT6332_PMIC_RG_VSYS_LT_VBAT_V0P1_DB_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6009;"	d
MT6332_PMIC_RG_VSYS_LT_VBAT_V0P1_OFF_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6006;"	d
MT6332_PMIC_RG_VSYS_LT_VBAT_V0P1_OFF_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6007;"	d
MT6332_PMIC_RG_VSYS_LT_VBAT_V0P1_OFF_TOGGLE_MASK	mach/mt6795/include/mach/upmu_hw.h	6004;"	d
MT6332_PMIC_RG_VSYS_LT_VBAT_V0P1_OFF_TOGGLE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6005;"	d
MT6332_PMIC_RG_VUSB33_CAL_MASK	mach/mt6795/include/mach/upmu_hw.h	8882;"	d
MT6332_PMIC_RG_VUSB33_CAL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8883;"	d
MT6332_PMIC_RG_VUSB33_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8852;"	d
MT6332_PMIC_RG_VUSB33_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8853;"	d
MT6332_PMIC_RG_VUSB33_LP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	8842;"	d
MT6332_PMIC_RG_VUSB33_LP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8843;"	d
MT6332_PMIC_RG_VUSB33_LP_MODE_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	8844;"	d
MT6332_PMIC_RG_VUSB33_LP_MODE_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8845;"	d
MT6332_PMIC_RG_VUSB33_NDIS_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8880;"	d
MT6332_PMIC_RG_VUSB33_NDIS_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8881;"	d
MT6332_PMIC_RG_VUSB33_OCFB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8902;"	d
MT6332_PMIC_RG_VUSB33_OCFB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8903;"	d
MT6332_PMIC_RG_VUSB33_SRCLK_MODE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8846;"	d
MT6332_PMIC_RG_VUSB33_SRCLK_MODE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8847;"	d
MT6332_PMIC_RG_VUSB33_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	8850;"	d
MT6332_PMIC_RG_VUSB33_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8851;"	d
MT6332_PMIC_RG_VWLED_1M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6104;"	d
MT6332_PMIC_RG_VWLED_1M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6105;"	d
MT6332_PMIC_RG_VWLED_32K_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6092;"	d
MT6332_PMIC_RG_VWLED_32K_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6093;"	d
MT6332_PMIC_RG_VWLED_6M_CK_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	6094;"	d
MT6332_PMIC_RG_VWLED_6M_CK_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6095;"	d
MT6332_PMIC_RG_VWLED_RST_MASK	mach/mt6795/include/mach/upmu_hw.h	6270;"	d
MT6332_PMIC_RG_VWLED_RST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6271;"	d
MT6332_PMIC_RG_VWLED_TRIMH_MASK	mach/mt6795/include/mach/upmu_hw.h	6998;"	d
MT6332_PMIC_RG_VWLED_TRIMH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6999;"	d
MT6332_PMIC_RG_VWLED_TRIML_MASK	mach/mt6795/include/mach/upmu_hw.h	7000;"	d
MT6332_PMIC_RG_VWLED_TRIML_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7001;"	d
MT6332_PMIC_RG_WDTRSTB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6280;"	d
MT6332_PMIC_RG_WDTRSTB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6281;"	d
MT6332_PMIC_RG_WDTRSTB_FB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6288;"	d
MT6332_PMIC_RG_WDTRSTB_FB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6289;"	d
MT6332_PMIC_RG_WDTRSTB_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	6282;"	d
MT6332_PMIC_RG_WDTRSTB_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6283;"	d
MT6332_PMIC_RG_ZXGM_TUNE_MASK	mach/mt6795/include/mach/upmu_hw.h	5678;"	d
MT6332_PMIC_RG_ZXGM_TUNE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5679;"	d
MT6332_PMIC_RG_ZX_TRIM_BOOST_MASK	mach/mt6795/include/mach/upmu_hw.h	5682;"	d
MT6332_PMIC_RG_ZX_TRIM_BOOST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5683;"	d
MT6332_PMIC_RG_ZX_TRIM_MASK	mach/mt6795/include/mach/upmu_hw.h	5680;"	d
MT6332_PMIC_RG_ZX_TRIM_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5681;"	d
MT6332_PMIC_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	8802;"	d
MT6332_PMIC_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8803;"	d
MT6332_PMIC_RTC_XOSC32_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	8584;"	d
MT6332_PMIC_RTC_XOSC32_ENB_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8488;"	d
MT6332_PMIC_RTC_XOSC32_ENB_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8489;"	d
MT6332_PMIC_RTC_XOSC32_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8585;"	d
MT6332_PMIC_RTC_XOSC32_ENB_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	8486;"	d
MT6332_PMIC_RTC_XOSC32_ENB_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8487;"	d
MT6332_PMIC_SPKMODE_L_MASK	mach/mt6795/include/mach/upmu_hw.h	9054;"	d
MT6332_PMIC_SPKMODE_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9055;"	d
MT6332_PMIC_SPKMODE_L_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9204;"	d
MT6332_PMIC_SPKMODE_L_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9205;"	d
MT6332_PMIC_SPKMODE_R_MASK	mach/mt6795/include/mach/upmu_hw.h	9096;"	d
MT6332_PMIC_SPKMODE_R_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9097;"	d
MT6332_PMIC_SPKMODE_R_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9202;"	d
MT6332_PMIC_SPKMODE_R_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9203;"	d
MT6332_PMIC_SPK_AB_OC_L_DEG_MASK	mach/mt6795/include/mach/upmu_hw.h	9150;"	d
MT6332_PMIC_SPK_AB_OC_L_DEG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9151;"	d
MT6332_PMIC_SPK_AB_OC_R_DEG_MASK	mach/mt6795/include/mach/upmu_hw.h	9146;"	d
MT6332_PMIC_SPK_AB_OC_R_DEG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9147;"	d
MT6332_PMIC_SPK_DEPOP_EN_L_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9208;"	d
MT6332_PMIC_SPK_DEPOP_EN_L_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9209;"	d
MT6332_PMIC_SPK_DEPOP_EN_R_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9206;"	d
MT6332_PMIC_SPK_DEPOP_EN_R_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9207;"	d
MT6332_PMIC_SPK_D_OC_L_DEG_MASK	mach/mt6795/include/mach/upmu_hw.h	9148;"	d
MT6332_PMIC_SPK_D_OC_L_DEG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9149;"	d
MT6332_PMIC_SPK_D_OC_R_DEG_MASK	mach/mt6795/include/mach/upmu_hw.h	9144;"	d
MT6332_PMIC_SPK_D_OC_R_DEG_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9145;"	d
MT6332_PMIC_SPK_EN_L_MASK	mach/mt6795/include/mach/upmu_hw.h	9052;"	d
MT6332_PMIC_SPK_EN_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9053;"	d
MT6332_PMIC_SPK_EN_L_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9212;"	d
MT6332_PMIC_SPK_EN_L_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9213;"	d
MT6332_PMIC_SPK_EN_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	9194;"	d
MT6332_PMIC_SPK_EN_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9195;"	d
MT6332_PMIC_SPK_EN_R_MASK	mach/mt6795/include/mach/upmu_hw.h	9094;"	d
MT6332_PMIC_SPK_EN_R_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9095;"	d
MT6332_PMIC_SPK_EN_R_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9210;"	d
MT6332_PMIC_SPK_EN_R_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9211;"	d
MT6332_PMIC_SPK_LEAD_L_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9070;"	d
MT6332_PMIC_SPK_LEAD_L_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9071;"	d
MT6332_PMIC_SPK_LEAD_R_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9110;"	d
MT6332_PMIC_SPK_LEAD_R_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9111;"	d
MT6332_PMIC_SPK_OC_SHDN_DL_MASK	mach/mt6795/include/mach/upmu_hw.h	9058;"	d
MT6332_PMIC_SPK_OC_SHDN_DL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9059;"	d
MT6332_PMIC_SPK_OC_SHDN_DR_MASK	mach/mt6795/include/mach/upmu_hw.h	9100;"	d
MT6332_PMIC_SPK_OC_SHDN_DR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9101;"	d
MT6332_PMIC_SPK_OC_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	9142;"	d
MT6332_PMIC_SPK_OC_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9143;"	d
MT6332_PMIC_SPK_OC_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	9140;"	d
MT6332_PMIC_SPK_OC_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9141;"	d
MT6332_PMIC_SPK_OFFSET_L_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	9072;"	d
MT6332_PMIC_SPK_OFFSET_L_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9073;"	d
MT6332_PMIC_SPK_OFFSET_L_OV_MASK	mach/mt6795/include/mach/upmu_hw.h	9066;"	d
MT6332_PMIC_SPK_OFFSET_L_OV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9067;"	d
MT6332_PMIC_SPK_OFFSET_L_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9068;"	d
MT6332_PMIC_SPK_OFFSET_L_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9069;"	d
MT6332_PMIC_SPK_OFFSET_R_MODE_MASK	mach/mt6795/include/mach/upmu_hw.h	9112;"	d
MT6332_PMIC_SPK_OFFSET_R_MODE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9113;"	d
MT6332_PMIC_SPK_OFFSET_R_OV_MASK	mach/mt6795/include/mach/upmu_hw.h	9106;"	d
MT6332_PMIC_SPK_OFFSET_R_OV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9107;"	d
MT6332_PMIC_SPK_OFFSET_R_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9108;"	d
MT6332_PMIC_SPK_OFFSET_R_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9109;"	d
MT6332_PMIC_SPK_OUTSTG_EN_L_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9216;"	d
MT6332_PMIC_SPK_OUTSTG_EN_L_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9217;"	d
MT6332_PMIC_SPK_OUTSTG_EN_R_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9214;"	d
MT6332_PMIC_SPK_OUTSTG_EN_R_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9215;"	d
MT6332_PMIC_SPK_OUT_STAGE_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9062;"	d
MT6332_PMIC_SPK_OUT_STAGE_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9063;"	d
MT6332_PMIC_SPK_RST_L_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9200;"	d
MT6332_PMIC_SPK_RST_L_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9201;"	d
MT6332_PMIC_SPK_RST_R_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9198;"	d
MT6332_PMIC_SPK_RST_R_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9199;"	d
MT6332_PMIC_SPK_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	9182;"	d
MT6332_PMIC_SPK_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9183;"	d
MT6332_PMIC_SPK_TD1_MASK	mach/mt6795/include/mach/upmu_hw.h	9152;"	d
MT6332_PMIC_SPK_TD1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9153;"	d
MT6332_PMIC_SPK_TD2_MASK	mach/mt6795/include/mach/upmu_hw.h	9154;"	d
MT6332_PMIC_SPK_TD2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9155;"	d
MT6332_PMIC_SPK_TD3_MASK	mach/mt6795/include/mach/upmu_hw.h	9156;"	d
MT6332_PMIC_SPK_TD3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9157;"	d
MT6332_PMIC_SPK_TD_DONE_MASK	mach/mt6795/include/mach/upmu_hw.h	9192;"	d
MT6332_PMIC_SPK_TD_DONE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9193;"	d
MT6332_PMIC_SPK_TD_WAIT_MASK	mach/mt6795/include/mach/upmu_hw.h	9190;"	d
MT6332_PMIC_SPK_TD_WAIT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9191;"	d
MT6332_PMIC_SPK_TEST_MODE0_MASK	mach/mt6795/include/mach/upmu_hw.h	9186;"	d
MT6332_PMIC_SPK_TEST_MODE0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9187;"	d
MT6332_PMIC_SPK_TEST_MODE1_MASK	mach/mt6795/include/mach/upmu_hw.h	9188;"	d
MT6332_PMIC_SPK_TEST_MODE1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9189;"	d
MT6332_PMIC_SPK_THER_SHDN_L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	9060;"	d
MT6332_PMIC_SPK_THER_SHDN_L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9061;"	d
MT6332_PMIC_SPK_THER_SHDN_R_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	9102;"	d
MT6332_PMIC_SPK_THER_SHDN_R_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9103;"	d
MT6332_PMIC_SPK_TRIM_DIV_MASK	mach/mt6795/include/mach/upmu_hw.h	9158;"	d
MT6332_PMIC_SPK_TRIM_DIV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9159;"	d
MT6332_PMIC_SPK_TRIM_DONE_L_MASK	mach/mt6795/include/mach/upmu_hw.h	9074;"	d
MT6332_PMIC_SPK_TRIM_DONE_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9075;"	d
MT6332_PMIC_SPK_TRIM_DONE_R_MASK	mach/mt6795/include/mach/upmu_hw.h	9114;"	d
MT6332_PMIC_SPK_TRIM_DONE_R_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9115;"	d
MT6332_PMIC_SPK_TRIM_EN_L_MASK	mach/mt6795/include/mach/upmu_hw.h	9056;"	d
MT6332_PMIC_SPK_TRIM_EN_L_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9057;"	d
MT6332_PMIC_SPK_TRIM_EN_L_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9220;"	d
MT6332_PMIC_SPK_TRIM_EN_L_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9221;"	d
MT6332_PMIC_SPK_TRIM_EN_R_MASK	mach/mt6795/include/mach/upmu_hw.h	9098;"	d
MT6332_PMIC_SPK_TRIM_EN_R_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9099;"	d
MT6332_PMIC_SPK_TRIM_EN_R_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9218;"	d
MT6332_PMIC_SPK_TRIM_EN_R_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9219;"	d
MT6332_PMIC_SPK_TRIM_STOP_L_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9224;"	d
MT6332_PMIC_SPK_TRIM_STOP_L_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9225;"	d
MT6332_PMIC_SPK_TRIM_STOP_R_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9222;"	d
MT6332_PMIC_SPK_TRIM_STOP_R_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9223;"	d
MT6332_PMIC_SPK_TRIM_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	9138;"	d
MT6332_PMIC_SPK_TRIM_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9139;"	d
MT6332_PMIC_SPK_TRIM_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	9136;"	d
MT6332_PMIC_SPK_TRIM_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9137;"	d
MT6332_PMIC_SPK_VCM_FAST_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	9184;"	d
MT6332_PMIC_SPK_VCM_FAST_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9185;"	d
MT6332_PMIC_SPK_VCM_FAST_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	9196;"	d
MT6332_PMIC_SPK_VCM_FAST_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9197;"	d
MT6332_PMIC_SRCLKEN_DLY_SRC1_MASK	mach/mt6795/include/mach/upmu_hw.h	6856;"	d
MT6332_PMIC_SRCLKEN_DLY_SRC1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6857;"	d
MT6332_PMIC_STRUP_AUXADC_RSTB_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8542;"	d
MT6332_PMIC_STRUP_AUXADC_RSTB_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8543;"	d
MT6332_PMIC_STRUP_AUXADC_RSTB_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	8538;"	d
MT6332_PMIC_STRUP_AUXADC_RSTB_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8539;"	d
MT6332_PMIC_STRUP_AUXADC_START_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8540;"	d
MT6332_PMIC_STRUP_AUXADC_START_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8541;"	d
MT6332_PMIC_STRUP_AUXADC_START_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	8536;"	d
MT6332_PMIC_STRUP_AUXADC_START_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8537;"	d
MT6332_PMIC_STRUP_CON15_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	8580;"	d
MT6332_PMIC_STRUP_CON15_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8581;"	d
MT6332_PMIC_STRUP_CON6_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	8520;"	d
MT6332_PMIC_STRUP_CON6_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8521;"	d
MT6332_PMIC_STRUP_CON8_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	8532;"	d
MT6332_PMIC_STRUP_CON8_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8533;"	d
MT6332_PMIC_STRUP_DIG_IO_PG_FORCE_MASK	mach/mt6795/include/mach/upmu_hw.h	8490;"	d
MT6332_PMIC_STRUP_DIG_IO_PG_FORCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8491;"	d
MT6332_PMIC_STRUP_DIG_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	8548;"	d
MT6332_PMIC_STRUP_DIG_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8549;"	d
MT6332_PMIC_STRUP_EXT_PMIC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8528;"	d
MT6332_PMIC_STRUP_EXT_PMIC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8529;"	d
MT6332_PMIC_STRUP_EXT_PMIC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8530;"	d
MT6332_PMIC_STRUP_EXT_PMIC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8531;"	d
MT6332_PMIC_STRUP_FT_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	8472;"	d
MT6332_PMIC_STRUP_FT_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8473;"	d
MT6332_PMIC_STRUP_OSC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8468;"	d
MT6332_PMIC_STRUP_OSC_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8470;"	d
MT6332_PMIC_STRUP_OSC_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8471;"	d
MT6332_PMIC_STRUP_OSC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8469;"	d
MT6332_PMIC_STRUP_PG_STATUS_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	8592;"	d
MT6332_PMIC_STRUP_PG_STATUS_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8593;"	d
MT6332_PMIC_STRUP_PG_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	8590;"	d
MT6332_PMIC_STRUP_PG_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8591;"	d
MT6332_PMIC_STRUP_PWROFF_PREOFF_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8546;"	d
MT6332_PMIC_STRUP_PWROFF_PREOFF_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8547;"	d
MT6332_PMIC_STRUP_PWROFF_SEQ_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8544;"	d
MT6332_PMIC_STRUP_PWROFF_SEQ_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8545;"	d
MT6332_PMIC_STRUP_PWRON_FORCE_MASK	mach/mt6795/include/mach/upmu_hw.h	8474;"	d
MT6332_PMIC_STRUP_PWRON_FORCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8475;"	d
MT6332_PMIC_STRUP_PWRON_MASK	mach/mt6795/include/mach/upmu_hw.h	8478;"	d
MT6332_PMIC_STRUP_PWRON_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	8480;"	d
MT6332_PMIC_STRUP_PWRON_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8481;"	d
MT6332_PMIC_STRUP_PWRON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8479;"	d
MT6332_PMIC_SWCHR_REF_OSC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6130;"	d
MT6332_PMIC_SWCHR_REF_OSC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6131;"	d
MT6332_PMIC_SWCID_MASK	mach/mt6795/include/mach/upmu_hw.h	5378;"	d
MT6332_PMIC_SWCID_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5379;"	d
MT6332_PMIC_TESTI0_MASK	mach/mt6795/include/mach/upmu_hw.h	9264;"	d
MT6332_PMIC_TESTI0_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9278;"	d
MT6332_PMIC_TESTI0_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9279;"	d
MT6332_PMIC_TESTI0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9265;"	d
MT6332_PMIC_TESTI1_MASK	mach/mt6795/include/mach/upmu_hw.h	9266;"	d
MT6332_PMIC_TESTI1_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9280;"	d
MT6332_PMIC_TESTI1_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9281;"	d
MT6332_PMIC_TESTI1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9267;"	d
MT6332_PMIC_TESTI2_MASK	mach/mt6795/include/mach/upmu_hw.h	9268;"	d
MT6332_PMIC_TESTI2_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9282;"	d
MT6332_PMIC_TESTI2_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9283;"	d
MT6332_PMIC_TESTI2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9269;"	d
MT6332_PMIC_TESTI3_MASK	mach/mt6795/include/mach/upmu_hw.h	9270;"	d
MT6332_PMIC_TESTI3_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9284;"	d
MT6332_PMIC_TESTI3_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9285;"	d
MT6332_PMIC_TESTI3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9271;"	d
MT6332_PMIC_TESTI4_MASK	mach/mt6795/include/mach/upmu_hw.h	9272;"	d
MT6332_PMIC_TESTI4_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9286;"	d
MT6332_PMIC_TESTI4_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9287;"	d
MT6332_PMIC_TESTI4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9273;"	d
MT6332_PMIC_TESTI5_MASK	mach/mt6795/include/mach/upmu_hw.h	9274;"	d
MT6332_PMIC_TESTI5_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9288;"	d
MT6332_PMIC_TESTI5_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9289;"	d
MT6332_PMIC_TESTI5_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9275;"	d
MT6332_PMIC_TESTI6_MASK	mach/mt6795/include/mach/upmu_hw.h	9276;"	d
MT6332_PMIC_TESTI6_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9290;"	d
MT6332_PMIC_TESTI6_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9291;"	d
MT6332_PMIC_TESTI6_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9277;"	d
MT6332_PMIC_TESTMODE_SW_MASK	mach/mt6795/include/mach/upmu_hw.h	5440;"	d
MT6332_PMIC_TESTMODE_SW_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5441;"	d
MT6332_PMIC_TESTO0_MASK	mach/mt6795/include/mach/upmu_hw.h	9292;"	d
MT6332_PMIC_TESTO0_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9296;"	d
MT6332_PMIC_TESTO0_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9297;"	d
MT6332_PMIC_TESTO0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9293;"	d
MT6332_PMIC_TESTO1_MASK	mach/mt6795/include/mach/upmu_hw.h	9294;"	d
MT6332_PMIC_TESTO1_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	9298;"	d
MT6332_PMIC_TESTO1_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9299;"	d
MT6332_PMIC_TESTO1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9295;"	d
MT6332_PMIC_TEST_OUT_MASK	mach/mt6795/include/mach/upmu_hw.h	5418;"	d
MT6332_PMIC_TEST_OUT_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5419;"	d
MT6332_PMIC_THR_DET_DIS_MASK	mach/mt6795/include/mach/upmu_hw.h	8430;"	d
MT6332_PMIC_THR_DET_DIS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8431;"	d
MT6332_PMIC_THR_HWPDN_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8438;"	d
MT6332_PMIC_THR_HWPDN_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8439;"	d
MT6332_PMIC_THR_TEST_MASK	mach/mt6795/include/mach/upmu_hw.h	8458;"	d
MT6332_PMIC_THR_TEST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8459;"	d
MT6332_PMIC_TOP_CKHWEN_CON_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6220;"	d
MT6332_PMIC_TOP_CKHWEN_CON_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6221;"	d
MT6332_PMIC_TOP_CKHWEN_CON_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	6218;"	d
MT6332_PMIC_TOP_CKHWEN_CON_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6219;"	d
MT6332_PMIC_TOP_CKPDN_CON0_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6102;"	d
MT6332_PMIC_TOP_CKPDN_CON0_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6103;"	d
MT6332_PMIC_TOP_CKPDN_CON0_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	6100;"	d
MT6332_PMIC_TOP_CKPDN_CON0_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6101;"	d
MT6332_PMIC_TOP_CKPDN_CON1_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6134;"	d
MT6332_PMIC_TOP_CKPDN_CON1_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6135;"	d
MT6332_PMIC_TOP_CKPDN_CON1_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	6132;"	d
MT6332_PMIC_TOP_CKPDN_CON1_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6133;"	d
MT6332_PMIC_TOP_CKPDN_CON2_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6166;"	d
MT6332_PMIC_TOP_CKPDN_CON2_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6167;"	d
MT6332_PMIC_TOP_CKPDN_CON2_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	6158;"	d
MT6332_PMIC_TOP_CKPDN_CON2_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6159;"	d
MT6332_PMIC_TOP_CKPDN_CON2_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	6164;"	d
MT6332_PMIC_TOP_CKPDN_CON2_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6165;"	d
MT6332_PMIC_TOP_CKSEL_CON0_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6184;"	d
MT6332_PMIC_TOP_CKSEL_CON0_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6185;"	d
MT6332_PMIC_TOP_CKSEL_CON0_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	6182;"	d
MT6332_PMIC_TOP_CKSEL_CON0_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6183;"	d
MT6332_PMIC_TOP_CKSEL_CON1_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6196;"	d
MT6332_PMIC_TOP_CKSEL_CON1_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6197;"	d
MT6332_PMIC_TOP_CKSEL_CON1_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	6194;"	d
MT6332_PMIC_TOP_CKSEL_CON1_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6195;"	d
MT6332_PMIC_TOP_CKTST_CON0_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	6232;"	d
MT6332_PMIC_TOP_CKTST_CON0_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6233;"	d
MT6332_PMIC_TOP_CKTST_CON1_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	6252;"	d
MT6332_PMIC_TOP_CKTST_CON1_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6253;"	d
MT6332_PMIC_TOP_RST_CON_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6278;"	d
MT6332_PMIC_TOP_RST_CON_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6279;"	d
MT6332_PMIC_TOP_RST_CON_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	6274;"	d
MT6332_PMIC_TOP_RST_CON_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6275;"	d
MT6332_PMIC_TOP_RST_CON_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	6276;"	d
MT6332_PMIC_TOP_RST_CON_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6277;"	d
MT6332_PMIC_TOP_RST_MISC_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6292;"	d
MT6332_PMIC_TOP_RST_MISC_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6293;"	d
MT6332_PMIC_TOP_RST_MISC_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	6290;"	d
MT6332_PMIC_TOP_RST_MISC_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6291;"	d
MT6332_PMIC_TOP_RST_STATUS_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	9326;"	d
MT6332_PMIC_TOP_RST_STATUS_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9327;"	d
MT6332_PMIC_TOP_RST_STATUS_RSV_MASK	mach/mt6795/include/mach/upmu_hw.h	9322;"	d
MT6332_PMIC_TOP_RST_STATUS_RSV_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9323;"	d
MT6332_PMIC_TOP_RST_STATUS_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	9324;"	d
MT6332_PMIC_TOP_RST_STATUS_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9325;"	d
MT6332_PMIC_TOP_STATUS_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	5540;"	d
MT6332_PMIC_TOP_STATUS_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5541;"	d
MT6332_PMIC_TOP_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	5536;"	d
MT6332_PMIC_TOP_STATUS_SET_MASK	mach/mt6795/include/mach/upmu_hw.h	5538;"	d
MT6332_PMIC_TOP_STATUS_SET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5539;"	d
MT6332_PMIC_TOP_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	5537;"	d
MT6332_PMIC_UVLO_L2H_DEB_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8524;"	d
MT6332_PMIC_UVLO_L2H_DEB_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8525;"	d
MT6332_PMIC_UVLO_RSTB_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	9316;"	d
MT6332_PMIC_UVLO_RSTB_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9317;"	d
MT6332_PMIC_VAUXB32_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	8492;"	d
MT6332_PMIC_VAUXB32_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8493;"	d
MT6332_PMIC_VAUXB32_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8518;"	d
MT6332_PMIC_VAUXB32_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8519;"	d
MT6332_PMIC_VDRAM_BURST_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7040;"	d
MT6332_PMIC_VDRAM_BURST_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7041;"	d
MT6332_PMIC_VDRAM_BURST_MASK	mach/mt6795/include/mach/upmu_hw.h	7076;"	d
MT6332_PMIC_VDRAM_BURST_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7078;"	d
MT6332_PMIC_VDRAM_BURST_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7079;"	d
MT6332_PMIC_VDRAM_BURST_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7048;"	d
MT6332_PMIC_VDRAM_BURST_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7049;"	d
MT6332_PMIC_VDRAM_BURST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7077;"	d
MT6332_PMIC_VDRAM_BURST_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7080;"	d
MT6332_PMIC_VDRAM_BURST_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7081;"	d
MT6332_PMIC_VDRAM_DLC_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7038;"	d
MT6332_PMIC_VDRAM_DLC_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7039;"	d
MT6332_PMIC_VDRAM_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	7084;"	d
MT6332_PMIC_VDRAM_DLC_N_MASK	mach/mt6795/include/mach/upmu_hw.h	7092;"	d
MT6332_PMIC_VDRAM_DLC_N_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7094;"	d
MT6332_PMIC_VDRAM_DLC_N_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7095;"	d
MT6332_PMIC_VDRAM_DLC_N_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7093;"	d
MT6332_PMIC_VDRAM_DLC_N_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7096;"	d
MT6332_PMIC_VDRAM_DLC_N_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7097;"	d
MT6332_PMIC_VDRAM_DLC_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7086;"	d
MT6332_PMIC_VDRAM_DLC_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7087;"	d
MT6332_PMIC_VDRAM_DLC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7046;"	d
MT6332_PMIC_VDRAM_DLC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7047;"	d
MT6332_PMIC_VDRAM_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7085;"	d
MT6332_PMIC_VDRAM_DLC_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7088;"	d
MT6332_PMIC_VDRAM_DLC_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7089;"	d
MT6332_PMIC_VDRAM_EN_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7034;"	d
MT6332_PMIC_VDRAM_EN_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7035;"	d
MT6332_PMIC_VDRAM_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7050;"	d
MT6332_PMIC_VDRAM_EN_OC_SDN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6918;"	d
MT6332_PMIC_VDRAM_EN_OC_SDN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6919;"	d
MT6332_PMIC_VDRAM_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7042;"	d
MT6332_PMIC_VDRAM_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7043;"	d
MT6332_PMIC_VDRAM_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7051;"	d
MT6332_PMIC_VDRAM_OC_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6872;"	d
MT6332_PMIC_VDRAM_OC_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6873;"	d
MT6332_PMIC_VDRAM_OC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6870;"	d
MT6332_PMIC_VDRAM_OC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6871;"	d
MT6332_PMIC_VDRAM_OC_FLAG_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6930;"	d
MT6332_PMIC_VDRAM_OC_FLAG_CLR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6942;"	d
MT6332_PMIC_VDRAM_OC_FLAG_CLR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6943;"	d
MT6332_PMIC_VDRAM_OC_FLAG_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6931;"	d
MT6332_PMIC_VDRAM_OC_INT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6954;"	d
MT6332_PMIC_VDRAM_OC_INT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6955;"	d
MT6332_PMIC_VDRAM_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	6966;"	d
MT6332_PMIC_VDRAM_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6967;"	d
MT6332_PMIC_VDRAM_OC_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	6876;"	d
MT6332_PMIC_VDRAM_OC_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6877;"	d
MT6332_PMIC_VDRAM_OC_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	6874;"	d
MT6332_PMIC_VDRAM_OC_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6875;"	d
MT6332_PMIC_VDRAM_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	8502;"	d
MT6332_PMIC_VDRAM_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8503;"	d
MT6332_PMIC_VDRAM_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8512;"	d
MT6332_PMIC_VDRAM_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8513;"	d
MT6332_PMIC_VDRAM_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	7110;"	d
MT6332_PMIC_VDRAM_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7111;"	d
MT6332_PMIC_VDRAM_SFCHG_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	7062;"	d
MT6332_PMIC_VDRAM_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7063;"	d
MT6332_PMIC_VDRAM_SFCHG_FRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	7060;"	d
MT6332_PMIC_VDRAM_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7061;"	d
MT6332_PMIC_VDRAM_SFCHG_REN_MASK	mach/mt6795/include/mach/upmu_hw.h	7066;"	d
MT6332_PMIC_VDRAM_SFCHG_REN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7067;"	d
MT6332_PMIC_VDRAM_SFCHG_RRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	7064;"	d
MT6332_PMIC_VDRAM_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7065;"	d
MT6332_PMIC_VDRAM_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	7052;"	d
MT6332_PMIC_VDRAM_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7053;"	d
MT6332_PMIC_VDRAM_TRANS_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7102;"	d
MT6332_PMIC_VDRAM_TRANS_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7103;"	d
MT6332_PMIC_VDRAM_TRANS_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	7104;"	d
MT6332_PMIC_VDRAM_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7105;"	d
MT6332_PMIC_VDRAM_TRANS_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	7100;"	d
MT6332_PMIC_VDRAM_TRANS_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7101;"	d
MT6332_PMIC_VDRAM_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7036;"	d
MT6332_PMIC_VDRAM_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7037;"	d
MT6332_PMIC_VDRAM_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7068;"	d
MT6332_PMIC_VDRAM_VOSEL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7070;"	d
MT6332_PMIC_VDRAM_VOSEL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7071;"	d
MT6332_PMIC_VDRAM_VOSEL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7044;"	d
MT6332_PMIC_VDRAM_VOSEL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7045;"	d
MT6332_PMIC_VDRAM_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7069;"	d
MT6332_PMIC_VDRAM_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7072;"	d
MT6332_PMIC_VDRAM_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7073;"	d
MT6332_PMIC_VDRAM_VSLEEP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7108;"	d
MT6332_PMIC_VDRAM_VSLEEP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7109;"	d
MT6332_PMIC_VDRAM_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7112;"	d
MT6332_PMIC_VDRAM_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7113;"	d
MT6332_PMIC_VDVFS2_BURST_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7168;"	d
MT6332_PMIC_VDVFS2_BURST_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7169;"	d
MT6332_PMIC_VDVFS2_BURST_MASK	mach/mt6795/include/mach/upmu_hw.h	7204;"	d
MT6332_PMIC_VDVFS2_BURST_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7206;"	d
MT6332_PMIC_VDVFS2_BURST_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7207;"	d
MT6332_PMIC_VDVFS2_BURST_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7176;"	d
MT6332_PMIC_VDVFS2_BURST_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7177;"	d
MT6332_PMIC_VDVFS2_BURST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7205;"	d
MT6332_PMIC_VDVFS2_BURST_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7208;"	d
MT6332_PMIC_VDVFS2_BURST_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7209;"	d
MT6332_PMIC_VDVFS2_DLC_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7166;"	d
MT6332_PMIC_VDVFS2_DLC_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7167;"	d
MT6332_PMIC_VDVFS2_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	7212;"	d
MT6332_PMIC_VDVFS2_DLC_N_MASK	mach/mt6795/include/mach/upmu_hw.h	7220;"	d
MT6332_PMIC_VDVFS2_DLC_N_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7222;"	d
MT6332_PMIC_VDVFS2_DLC_N_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7223;"	d
MT6332_PMIC_VDVFS2_DLC_N_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7221;"	d
MT6332_PMIC_VDVFS2_DLC_N_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7224;"	d
MT6332_PMIC_VDVFS2_DLC_N_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7225;"	d
MT6332_PMIC_VDVFS2_DLC_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7214;"	d
MT6332_PMIC_VDVFS2_DLC_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7215;"	d
MT6332_PMIC_VDVFS2_DLC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7174;"	d
MT6332_PMIC_VDVFS2_DLC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7175;"	d
MT6332_PMIC_VDVFS2_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7213;"	d
MT6332_PMIC_VDVFS2_DLC_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7216;"	d
MT6332_PMIC_VDVFS2_DLC_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7217;"	d
MT6332_PMIC_VDVFS2_EN_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7162;"	d
MT6332_PMIC_VDVFS2_EN_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7163;"	d
MT6332_PMIC_VDVFS2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7178;"	d
MT6332_PMIC_VDVFS2_EN_OC_SDN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6920;"	d
MT6332_PMIC_VDVFS2_EN_OC_SDN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6921;"	d
MT6332_PMIC_VDVFS2_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7170;"	d
MT6332_PMIC_VDVFS2_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7171;"	d
MT6332_PMIC_VDVFS2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7179;"	d
MT6332_PMIC_VDVFS2_OC_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6880;"	d
MT6332_PMIC_VDVFS2_OC_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6881;"	d
MT6332_PMIC_VDVFS2_OC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6878;"	d
MT6332_PMIC_VDVFS2_OC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6879;"	d
MT6332_PMIC_VDVFS2_OC_FLAG_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6932;"	d
MT6332_PMIC_VDVFS2_OC_FLAG_CLR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6944;"	d
MT6332_PMIC_VDVFS2_OC_FLAG_CLR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6945;"	d
MT6332_PMIC_VDVFS2_OC_FLAG_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6933;"	d
MT6332_PMIC_VDVFS2_OC_INT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6956;"	d
MT6332_PMIC_VDVFS2_OC_INT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6957;"	d
MT6332_PMIC_VDVFS2_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	6968;"	d
MT6332_PMIC_VDVFS2_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6969;"	d
MT6332_PMIC_VDVFS2_OC_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	6884;"	d
MT6332_PMIC_VDVFS2_OC_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6885;"	d
MT6332_PMIC_VDVFS2_OC_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	6882;"	d
MT6332_PMIC_VDVFS2_OC_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6883;"	d
MT6332_PMIC_VDVFS2_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	8504;"	d
MT6332_PMIC_VDVFS2_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8505;"	d
MT6332_PMIC_VDVFS2_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8514;"	d
MT6332_PMIC_VDVFS2_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8515;"	d
MT6332_PMIC_VDVFS2_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	7238;"	d
MT6332_PMIC_VDVFS2_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7239;"	d
MT6332_PMIC_VDVFS2_SFCHG_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	7190;"	d
MT6332_PMIC_VDVFS2_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7191;"	d
MT6332_PMIC_VDVFS2_SFCHG_FRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	7188;"	d
MT6332_PMIC_VDVFS2_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7189;"	d
MT6332_PMIC_VDVFS2_SFCHG_REN_MASK	mach/mt6795/include/mach/upmu_hw.h	7194;"	d
MT6332_PMIC_VDVFS2_SFCHG_REN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7195;"	d
MT6332_PMIC_VDVFS2_SFCHG_RRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	7192;"	d
MT6332_PMIC_VDVFS2_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7193;"	d
MT6332_PMIC_VDVFS2_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	7180;"	d
MT6332_PMIC_VDVFS2_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7181;"	d
MT6332_PMIC_VDVFS2_TRACK_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	6982;"	d
MT6332_PMIC_VDVFS2_TRACK_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6983;"	d
MT6332_PMIC_VDVFS2_TRANS_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7230;"	d
MT6332_PMIC_VDVFS2_TRANS_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7231;"	d
MT6332_PMIC_VDVFS2_TRANS_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	7232;"	d
MT6332_PMIC_VDVFS2_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7233;"	d
MT6332_PMIC_VDVFS2_TRANS_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	7228;"	d
MT6332_PMIC_VDVFS2_TRANS_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7229;"	d
MT6332_PMIC_VDVFS2_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7164;"	d
MT6332_PMIC_VDVFS2_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7165;"	d
MT6332_PMIC_VDVFS2_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7196;"	d
MT6332_PMIC_VDVFS2_VOSEL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7198;"	d
MT6332_PMIC_VDVFS2_VOSEL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7199;"	d
MT6332_PMIC_VDVFS2_VOSEL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7172;"	d
MT6332_PMIC_VDVFS2_VOSEL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7173;"	d
MT6332_PMIC_VDVFS2_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7197;"	d
MT6332_PMIC_VDVFS2_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7200;"	d
MT6332_PMIC_VDVFS2_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7201;"	d
MT6332_PMIC_VDVFS2_VSLEEP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7236;"	d
MT6332_PMIC_VDVFS2_VSLEEP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7237;"	d
MT6332_PMIC_VDVFS2_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7240;"	d
MT6332_PMIC_VDVFS2_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7241;"	d
MT6332_PMIC_VPA_BURSTH_MASK	mach/mt6795/include/mach/upmu_hw.h	7656;"	d
MT6332_PMIC_VPA_BURSTH_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7658;"	d
MT6332_PMIC_VPA_BURSTH_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7659;"	d
MT6332_PMIC_VPA_BURSTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7657;"	d
MT6332_PMIC_VPA_BURSTH_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7660;"	d
MT6332_PMIC_VPA_BURSTH_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7661;"	d
MT6332_PMIC_VPA_BURSTL_MASK	mach/mt6795/include/mach/upmu_hw.h	7664;"	d
MT6332_PMIC_VPA_BURSTL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7666;"	d
MT6332_PMIC_VPA_BURSTL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7667;"	d
MT6332_PMIC_VPA_BURSTL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7665;"	d
MT6332_PMIC_VPA_BURSTL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7668;"	d
MT6332_PMIC_VPA_BURSTL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7669;"	d
MT6332_PMIC_VPA_BURST_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7594;"	d
MT6332_PMIC_VPA_BURST_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7595;"	d
MT6332_PMIC_VPA_BURST_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7602;"	d
MT6332_PMIC_VPA_BURST_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7603;"	d
MT6332_PMIC_VPA_DIG0_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	7582;"	d
MT6332_PMIC_VPA_DIG0_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7583;"	d
MT6332_PMIC_VPA_DIG0_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	7640;"	d
MT6332_PMIC_VPA_DIG0_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7641;"	d
MT6332_PMIC_VPA_DIG0_RSV3_MASK	mach/mt6795/include/mach/upmu_hw.h	7630;"	d
MT6332_PMIC_VPA_DIG0_RSV3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7631;"	d
MT6332_PMIC_VPA_DIG0_RSV4_MASK	mach/mt6795/include/mach/upmu_hw.h	7698;"	d
MT6332_PMIC_VPA_DIG0_RSV4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7699;"	d
MT6332_PMIC_VPA_DIG1_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	7552;"	d
MT6332_PMIC_VPA_DIG1_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7553;"	d
MT6332_PMIC_VPA_DIG1_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	7642;"	d
MT6332_PMIC_VPA_DIG1_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7643;"	d
MT6332_PMIC_VPA_DIG1_RSV2_MASK	mach/mt6795/include/mach/upmu_hw.h	7700;"	d
MT6332_PMIC_VPA_DIG1_RSV2_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7701;"	d
MT6332_PMIC_VPA_DIG1_RSV3_MASK	mach/mt6795/include/mach/upmu_hw.h	7654;"	d
MT6332_PMIC_VPA_DIG1_RSV3_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7655;"	d
MT6332_PMIC_VPA_DIG1_RSV4_MASK	mach/mt6795/include/mach/upmu_hw.h	7652;"	d
MT6332_PMIC_VPA_DIG1_RSV4_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7653;"	d
MT6332_PMIC_VPA_DLC_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7592;"	d
MT6332_PMIC_VPA_DLC_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7593;"	d
MT6332_PMIC_VPA_DLC_MAP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7676;"	d
MT6332_PMIC_VPA_DLC_MAP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7677;"	d
MT6332_PMIC_VPA_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	7632;"	d
MT6332_PMIC_VPA_DLC_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7634;"	d
MT6332_PMIC_VPA_DLC_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7635;"	d
MT6332_PMIC_VPA_DLC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7600;"	d
MT6332_PMIC_VPA_DLC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7601;"	d
MT6332_PMIC_VPA_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7633;"	d
MT6332_PMIC_VPA_DLC_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7636;"	d
MT6332_PMIC_VPA_DLC_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7637;"	d
MT6332_PMIC_VPA_DVS_TRANS_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7692;"	d
MT6332_PMIC_VPA_DVS_TRANS_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7693;"	d
MT6332_PMIC_VPA_DVS_TRANS_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	7694;"	d
MT6332_PMIC_VPA_DVS_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7695;"	d
MT6332_PMIC_VPA_DVS_TRANS_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	7690;"	d
MT6332_PMIC_VPA_DVS_TRANS_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7691;"	d
MT6332_PMIC_VPA_EN_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7588;"	d
MT6332_PMIC_VPA_EN_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7589;"	d
MT6332_PMIC_VPA_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7604;"	d
MT6332_PMIC_VPA_EN_OC_SDN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6926;"	d
MT6332_PMIC_VPA_EN_OC_SDN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6927;"	d
MT6332_PMIC_VPA_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7596;"	d
MT6332_PMIC_VPA_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7597;"	d
MT6332_PMIC_VPA_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7605;"	d
MT6332_PMIC_VPA_OC_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6904;"	d
MT6332_PMIC_VPA_OC_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6905;"	d
MT6332_PMIC_VPA_OC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6902;"	d
MT6332_PMIC_VPA_OC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6903;"	d
MT6332_PMIC_VPA_OC_FLAG_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6938;"	d
MT6332_PMIC_VPA_OC_FLAG_CLR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6950;"	d
MT6332_PMIC_VPA_OC_FLAG_CLR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6951;"	d
MT6332_PMIC_VPA_OC_FLAG_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6939;"	d
MT6332_PMIC_VPA_OC_INT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6962;"	d
MT6332_PMIC_VPA_OC_INT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6963;"	d
MT6332_PMIC_VPA_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	6974;"	d
MT6332_PMIC_VPA_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6975;"	d
MT6332_PMIC_VPA_OC_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	6908;"	d
MT6332_PMIC_VPA_OC_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6909;"	d
MT6332_PMIC_VPA_OC_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	6906;"	d
MT6332_PMIC_VPA_OC_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6907;"	d
MT6332_PMIC_VPA_SFCHG_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	7616;"	d
MT6332_PMIC_VPA_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7617;"	d
MT6332_PMIC_VPA_SFCHG_FRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	7614;"	d
MT6332_PMIC_VPA_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7615;"	d
MT6332_PMIC_VPA_SFCHG_REN_MASK	mach/mt6795/include/mach/upmu_hw.h	7620;"	d
MT6332_PMIC_VPA_SFCHG_REN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7621;"	d
MT6332_PMIC_VPA_SFCHG_RRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	7618;"	d
MT6332_PMIC_VPA_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7619;"	d
MT6332_PMIC_VPA_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	7606;"	d
MT6332_PMIC_VPA_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7607;"	d
MT6332_PMIC_VPA_TRANS_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7646;"	d
MT6332_PMIC_VPA_TRANS_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7647;"	d
MT6332_PMIC_VPA_TRANS_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	7648;"	d
MT6332_PMIC_VPA_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7649;"	d
MT6332_PMIC_VPA_TRANS_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	7644;"	d
MT6332_PMIC_VPA_TRANS_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7645;"	d
MT6332_PMIC_VPA_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7590;"	d
MT6332_PMIC_VPA_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7591;"	d
MT6332_PMIC_VPA_VOSEL_DLC001_MASK	mach/mt6795/include/mach/upmu_hw.h	7678;"	d
MT6332_PMIC_VPA_VOSEL_DLC001_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7679;"	d
MT6332_PMIC_VPA_VOSEL_DLC011_MASK	mach/mt6795/include/mach/upmu_hw.h	7672;"	d
MT6332_PMIC_VPA_VOSEL_DLC011_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7673;"	d
MT6332_PMIC_VPA_VOSEL_DLC111_MASK	mach/mt6795/include/mach/upmu_hw.h	7674;"	d
MT6332_PMIC_VPA_VOSEL_DLC111_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7675;"	d
MT6332_PMIC_VPA_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7622;"	d
MT6332_PMIC_VPA_VOSEL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7624;"	d
MT6332_PMIC_VPA_VOSEL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7625;"	d
MT6332_PMIC_VPA_VOSEL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7598;"	d
MT6332_PMIC_VPA_VOSEL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7599;"	d
MT6332_PMIC_VPA_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7623;"	d
MT6332_PMIC_VPA_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7626;"	d
MT6332_PMIC_VPA_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7627;"	d
MT6332_PMIC_VPWRIN_RSTB_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	9312;"	d
MT6332_PMIC_VPWRIN_RSTB_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	9313;"	d
MT6332_PMIC_VRF1_BURST_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7330;"	d
MT6332_PMIC_VRF1_BURST_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7331;"	d
MT6332_PMIC_VRF1_BURST_MASK	mach/mt6795/include/mach/upmu_hw.h	7366;"	d
MT6332_PMIC_VRF1_BURST_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7368;"	d
MT6332_PMIC_VRF1_BURST_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7369;"	d
MT6332_PMIC_VRF1_BURST_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7338;"	d
MT6332_PMIC_VRF1_BURST_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7339;"	d
MT6332_PMIC_VRF1_BURST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7367;"	d
MT6332_PMIC_VRF1_BURST_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7370;"	d
MT6332_PMIC_VRF1_BURST_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7371;"	d
MT6332_PMIC_VRF1_DIG1_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	7320;"	d
MT6332_PMIC_VRF1_DIG1_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7321;"	d
MT6332_PMIC_VRF1_DLC_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7328;"	d
MT6332_PMIC_VRF1_DLC_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7329;"	d
MT6332_PMIC_VRF1_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	7374;"	d
MT6332_PMIC_VRF1_DLC_N_MASK	mach/mt6795/include/mach/upmu_hw.h	7382;"	d
MT6332_PMIC_VRF1_DLC_N_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7384;"	d
MT6332_PMIC_VRF1_DLC_N_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7385;"	d
MT6332_PMIC_VRF1_DLC_N_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7383;"	d
MT6332_PMIC_VRF1_DLC_N_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7386;"	d
MT6332_PMIC_VRF1_DLC_N_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7387;"	d
MT6332_PMIC_VRF1_DLC_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7376;"	d
MT6332_PMIC_VRF1_DLC_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7377;"	d
MT6332_PMIC_VRF1_DLC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7336;"	d
MT6332_PMIC_VRF1_DLC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7337;"	d
MT6332_PMIC_VRF1_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7375;"	d
MT6332_PMIC_VRF1_DLC_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7378;"	d
MT6332_PMIC_VRF1_DLC_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7379;"	d
MT6332_PMIC_VRF1_EN_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7324;"	d
MT6332_PMIC_VRF1_EN_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7325;"	d
MT6332_PMIC_VRF1_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7340;"	d
MT6332_PMIC_VRF1_EN_OC_SDN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6922;"	d
MT6332_PMIC_VRF1_EN_OC_SDN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6923;"	d
MT6332_PMIC_VRF1_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7332;"	d
MT6332_PMIC_VRF1_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7333;"	d
MT6332_PMIC_VRF1_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7341;"	d
MT6332_PMIC_VRF1_OC_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6888;"	d
MT6332_PMIC_VRF1_OC_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6889;"	d
MT6332_PMIC_VRF1_OC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6886;"	d
MT6332_PMIC_VRF1_OC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6887;"	d
MT6332_PMIC_VRF1_OC_FLAG_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6934;"	d
MT6332_PMIC_VRF1_OC_FLAG_CLR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6946;"	d
MT6332_PMIC_VRF1_OC_FLAG_CLR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6947;"	d
MT6332_PMIC_VRF1_OC_FLAG_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6935;"	d
MT6332_PMIC_VRF1_OC_INT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6958;"	d
MT6332_PMIC_VRF1_OC_INT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6959;"	d
MT6332_PMIC_VRF1_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	6970;"	d
MT6332_PMIC_VRF1_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6971;"	d
MT6332_PMIC_VRF1_OC_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	6892;"	d
MT6332_PMIC_VRF1_OC_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6893;"	d
MT6332_PMIC_VRF1_OC_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	6890;"	d
MT6332_PMIC_VRF1_OC_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6891;"	d
MT6332_PMIC_VRF1_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	7400;"	d
MT6332_PMIC_VRF1_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7401;"	d
MT6332_PMIC_VRF1_SFCHG_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	7352;"	d
MT6332_PMIC_VRF1_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7353;"	d
MT6332_PMIC_VRF1_SFCHG_FRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	7350;"	d
MT6332_PMIC_VRF1_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7351;"	d
MT6332_PMIC_VRF1_SFCHG_REN_MASK	mach/mt6795/include/mach/upmu_hw.h	7356;"	d
MT6332_PMIC_VRF1_SFCHG_REN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7357;"	d
MT6332_PMIC_VRF1_SFCHG_RRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	7354;"	d
MT6332_PMIC_VRF1_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7355;"	d
MT6332_PMIC_VRF1_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	7342;"	d
MT6332_PMIC_VRF1_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7343;"	d
MT6332_PMIC_VRF1_TRANS_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7392;"	d
MT6332_PMIC_VRF1_TRANS_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7393;"	d
MT6332_PMIC_VRF1_TRANS_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	7394;"	d
MT6332_PMIC_VRF1_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7395;"	d
MT6332_PMIC_VRF1_TRANS_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	7390;"	d
MT6332_PMIC_VRF1_TRANS_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7391;"	d
MT6332_PMIC_VRF1_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7326;"	d
MT6332_PMIC_VRF1_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7327;"	d
MT6332_PMIC_VRF1_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7358;"	d
MT6332_PMIC_VRF1_VOSEL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7360;"	d
MT6332_PMIC_VRF1_VOSEL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7361;"	d
MT6332_PMIC_VRF1_VOSEL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7334;"	d
MT6332_PMIC_VRF1_VOSEL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7335;"	d
MT6332_PMIC_VRF1_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7359;"	d
MT6332_PMIC_VRF1_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7362;"	d
MT6332_PMIC_VRF1_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7363;"	d
MT6332_PMIC_VRF1_VSLEEP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7398;"	d
MT6332_PMIC_VRF1_VSLEEP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7399;"	d
MT6332_PMIC_VRF1_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7402;"	d
MT6332_PMIC_VRF1_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7403;"	d
MT6332_PMIC_VRF2_BURST_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7458;"	d
MT6332_PMIC_VRF2_BURST_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7459;"	d
MT6332_PMIC_VRF2_BURST_MASK	mach/mt6795/include/mach/upmu_hw.h	7494;"	d
MT6332_PMIC_VRF2_BURST_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7496;"	d
MT6332_PMIC_VRF2_BURST_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7497;"	d
MT6332_PMIC_VRF2_BURST_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7466;"	d
MT6332_PMIC_VRF2_BURST_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7467;"	d
MT6332_PMIC_VRF2_BURST_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7495;"	d
MT6332_PMIC_VRF2_BURST_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7498;"	d
MT6332_PMIC_VRF2_BURST_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7499;"	d
MT6332_PMIC_VRF2_DIG1_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	7448;"	d
MT6332_PMIC_VRF2_DIG1_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7449;"	d
MT6332_PMIC_VRF2_DLC_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7456;"	d
MT6332_PMIC_VRF2_DLC_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7457;"	d
MT6332_PMIC_VRF2_DLC_MASK	mach/mt6795/include/mach/upmu_hw.h	7502;"	d
MT6332_PMIC_VRF2_DLC_N_MASK	mach/mt6795/include/mach/upmu_hw.h	7510;"	d
MT6332_PMIC_VRF2_DLC_N_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7512;"	d
MT6332_PMIC_VRF2_DLC_N_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7513;"	d
MT6332_PMIC_VRF2_DLC_N_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7511;"	d
MT6332_PMIC_VRF2_DLC_N_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7514;"	d
MT6332_PMIC_VRF2_DLC_N_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7515;"	d
MT6332_PMIC_VRF2_DLC_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7504;"	d
MT6332_PMIC_VRF2_DLC_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7505;"	d
MT6332_PMIC_VRF2_DLC_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7464;"	d
MT6332_PMIC_VRF2_DLC_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7465;"	d
MT6332_PMIC_VRF2_DLC_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7503;"	d
MT6332_PMIC_VRF2_DLC_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7506;"	d
MT6332_PMIC_VRF2_DLC_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7507;"	d
MT6332_PMIC_VRF2_EN_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7452;"	d
MT6332_PMIC_VRF2_EN_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7453;"	d
MT6332_PMIC_VRF2_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7468;"	d
MT6332_PMIC_VRF2_EN_OC_SDN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6924;"	d
MT6332_PMIC_VRF2_EN_OC_SDN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6925;"	d
MT6332_PMIC_VRF2_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7460;"	d
MT6332_PMIC_VRF2_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7461;"	d
MT6332_PMIC_VRF2_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7469;"	d
MT6332_PMIC_VRF2_OC_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6896;"	d
MT6332_PMIC_VRF2_OC_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6897;"	d
MT6332_PMIC_VRF2_OC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6894;"	d
MT6332_PMIC_VRF2_OC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6895;"	d
MT6332_PMIC_VRF2_OC_FLAG_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6936;"	d
MT6332_PMIC_VRF2_OC_FLAG_CLR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6948;"	d
MT6332_PMIC_VRF2_OC_FLAG_CLR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6949;"	d
MT6332_PMIC_VRF2_OC_FLAG_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6937;"	d
MT6332_PMIC_VRF2_OC_INT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6960;"	d
MT6332_PMIC_VRF2_OC_INT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6961;"	d
MT6332_PMIC_VRF2_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	6972;"	d
MT6332_PMIC_VRF2_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6973;"	d
MT6332_PMIC_VRF2_OC_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	6900;"	d
MT6332_PMIC_VRF2_OC_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6901;"	d
MT6332_PMIC_VRF2_OC_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	6898;"	d
MT6332_PMIC_VRF2_OC_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6899;"	d
MT6332_PMIC_VRF2_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	7528;"	d
MT6332_PMIC_VRF2_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7529;"	d
MT6332_PMIC_VRF2_SFCHG_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	7480;"	d
MT6332_PMIC_VRF2_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7481;"	d
MT6332_PMIC_VRF2_SFCHG_FRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	7478;"	d
MT6332_PMIC_VRF2_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7479;"	d
MT6332_PMIC_VRF2_SFCHG_REN_MASK	mach/mt6795/include/mach/upmu_hw.h	7484;"	d
MT6332_PMIC_VRF2_SFCHG_REN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7485;"	d
MT6332_PMIC_VRF2_SFCHG_RRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	7482;"	d
MT6332_PMIC_VRF2_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7483;"	d
MT6332_PMIC_VRF2_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	7470;"	d
MT6332_PMIC_VRF2_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7471;"	d
MT6332_PMIC_VRF2_TRANS_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7520;"	d
MT6332_PMIC_VRF2_TRANS_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7521;"	d
MT6332_PMIC_VRF2_TRANS_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	7522;"	d
MT6332_PMIC_VRF2_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7523;"	d
MT6332_PMIC_VRF2_TRANS_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	7518;"	d
MT6332_PMIC_VRF2_TRANS_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7519;"	d
MT6332_PMIC_VRF2_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7454;"	d
MT6332_PMIC_VRF2_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7455;"	d
MT6332_PMIC_VRF2_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7486;"	d
MT6332_PMIC_VRF2_VOSEL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7488;"	d
MT6332_PMIC_VRF2_VOSEL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7489;"	d
MT6332_PMIC_VRF2_VOSEL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7462;"	d
MT6332_PMIC_VRF2_VOSEL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7463;"	d
MT6332_PMIC_VRF2_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7487;"	d
MT6332_PMIC_VRF2_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7490;"	d
MT6332_PMIC_VRF2_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7491;"	d
MT6332_PMIC_VRF2_VSLEEP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7526;"	d
MT6332_PMIC_VRF2_VSLEEP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7527;"	d
MT6332_PMIC_VRF2_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7530;"	d
MT6332_PMIC_VRF2_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7531;"	d
MT6332_PMIC_VSBST_BODY_DEB_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7814;"	d
MT6332_PMIC_VSBST_BODY_DEB_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7815;"	d
MT6332_PMIC_VSBST_BURSTH_MASK	mach/mt6795/include/mach/upmu_hw.h	7776;"	d
MT6332_PMIC_VSBST_BURSTH_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7778;"	d
MT6332_PMIC_VSBST_BURSTH_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7779;"	d
MT6332_PMIC_VSBST_BURSTH_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7777;"	d
MT6332_PMIC_VSBST_BURSTH_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7780;"	d
MT6332_PMIC_VSBST_BURSTH_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7781;"	d
MT6332_PMIC_VSBST_BURSTL_MASK	mach/mt6795/include/mach/upmu_hw.h	7784;"	d
MT6332_PMIC_VSBST_BURSTL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7786;"	d
MT6332_PMIC_VSBST_BURSTL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7787;"	d
MT6332_PMIC_VSBST_BURSTL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7785;"	d
MT6332_PMIC_VSBST_BURSTL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7788;"	d
MT6332_PMIC_VSBST_BURSTL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7789;"	d
MT6332_PMIC_VSBST_BURST_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7740;"	d
MT6332_PMIC_VSBST_BURST_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7741;"	d
MT6332_PMIC_VSBST_BURST_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7748;"	d
MT6332_PMIC_VSBST_BURST_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7749;"	d
MT6332_PMIC_VSBST_DIG0_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	7730;"	d
MT6332_PMIC_VSBST_DIG0_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7731;"	d
MT6332_PMIC_VSBST_DIG0_RSV1_MASK	mach/mt6795/include/mach/upmu_hw.h	7738;"	d
MT6332_PMIC_VSBST_DIG0_RSV1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7739;"	d
MT6332_PMIC_VSBST_DIG1_RSV0_MASK	mach/mt6795/include/mach/upmu_hw.h	7746;"	d
MT6332_PMIC_VSBST_DIG1_RSV0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7747;"	d
MT6332_PMIC_VSBST_EN_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7734;"	d
MT6332_PMIC_VSBST_EN_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7735;"	d
MT6332_PMIC_VSBST_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7750;"	d
MT6332_PMIC_VSBST_EN_OC_SDN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6928;"	d
MT6332_PMIC_VSBST_EN_OC_SDN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6929;"	d
MT6332_PMIC_VSBST_EN_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7742;"	d
MT6332_PMIC_VSBST_EN_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7743;"	d
MT6332_PMIC_VSBST_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7751;"	d
MT6332_PMIC_VSBST_MODE_DEB_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7816;"	d
MT6332_PMIC_VSBST_MODE_DEB_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7817;"	d
MT6332_PMIC_VSBST_OC_DEG_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6912;"	d
MT6332_PMIC_VSBST_OC_DEG_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6913;"	d
MT6332_PMIC_VSBST_OC_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6910;"	d
MT6332_PMIC_VSBST_OC_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6911;"	d
MT6332_PMIC_VSBST_OC_FLAG_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6940;"	d
MT6332_PMIC_VSBST_OC_FLAG_CLR_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	6952;"	d
MT6332_PMIC_VSBST_OC_FLAG_CLR_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6953;"	d
MT6332_PMIC_VSBST_OC_FLAG_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6941;"	d
MT6332_PMIC_VSBST_OC_INT_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	6964;"	d
MT6332_PMIC_VSBST_OC_INT_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6965;"	d
MT6332_PMIC_VSBST_OC_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	6976;"	d
MT6332_PMIC_VSBST_OC_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6977;"	d
MT6332_PMIC_VSBST_OC_THD_MASK	mach/mt6795/include/mach/upmu_hw.h	6916;"	d
MT6332_PMIC_VSBST_OC_THD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6917;"	d
MT6332_PMIC_VSBST_OC_WND_MASK	mach/mt6795/include/mach/upmu_hw.h	6914;"	d
MT6332_PMIC_VSBST_OC_WND_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6915;"	d
MT6332_PMIC_VSBST_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	8496;"	d
MT6332_PMIC_VSBST_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8497;"	d
MT6332_PMIC_VSBST_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8506;"	d
MT6332_PMIC_VSBST_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8507;"	d
MT6332_PMIC_VSBST_SFCHG_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	7762;"	d
MT6332_PMIC_VSBST_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7763;"	d
MT6332_PMIC_VSBST_SFCHG_FRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	7760;"	d
MT6332_PMIC_VSBST_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7761;"	d
MT6332_PMIC_VSBST_SFCHG_REN_MASK	mach/mt6795/include/mach/upmu_hw.h	7766;"	d
MT6332_PMIC_VSBST_SFCHG_REN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7767;"	d
MT6332_PMIC_VSBST_SFCHG_RRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	7764;"	d
MT6332_PMIC_VSBST_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7765;"	d
MT6332_PMIC_VSBST_STBTD_MASK	mach/mt6795/include/mach/upmu_hw.h	7752;"	d
MT6332_PMIC_VSBST_STBTD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7753;"	d
MT6332_PMIC_VSBST_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7736;"	d
MT6332_PMIC_VSBST_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7737;"	d
MT6332_PMIC_VSBST_VOSEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7768;"	d
MT6332_PMIC_VSBST_VOSEL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7770;"	d
MT6332_PMIC_VSBST_VOSEL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7771;"	d
MT6332_PMIC_VSBST_VOSEL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7744;"	d
MT6332_PMIC_VSBST_VOSEL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7745;"	d
MT6332_PMIC_VSBST_VOSEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7769;"	d
MT6332_PMIC_VSBST_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7772;"	d
MT6332_PMIC_VSBST_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7773;"	d
MT6332_PMIC_VSLEEP_SRC0_MASK	mach/mt6795/include/mach/upmu_hw.h	6846;"	d
MT6332_PMIC_VSLEEP_SRC0_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6847;"	d
MT6332_PMIC_VSLEEP_SRC1_MASK	mach/mt6795/include/mach/upmu_hw.h	6848;"	d
MT6332_PMIC_VSLEEP_SRC1_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6849;"	d
MT6332_PMIC_VSRAM_DVFS2_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	8500;"	d
MT6332_PMIC_VSRAM_DVFS2_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8501;"	d
MT6332_PMIC_VSRAM_DVFS2_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8510;"	d
MT6332_PMIC_VSRAM_DVFS2_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8511;"	d
MT6332_PMIC_VSRAM_DVFS2_R2R_PDN_MASK	mach/mt6795/include/mach/upmu_hw.h	7290;"	d
MT6332_PMIC_VSRAM_DVFS2_R2R_PDN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7291;"	d
MT6332_PMIC_VSRAM_DVFS2_SFCHG_FEN_MASK	mach/mt6795/include/mach/upmu_hw.h	7274;"	d
MT6332_PMIC_VSRAM_DVFS2_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7275;"	d
MT6332_PMIC_VSRAM_DVFS2_SFCHG_FRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	7272;"	d
MT6332_PMIC_VSRAM_DVFS2_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7273;"	d
MT6332_PMIC_VSRAM_DVFS2_SFCHG_REN_MASK	mach/mt6795/include/mach/upmu_hw.h	7278;"	d
MT6332_PMIC_VSRAM_DVFS2_SFCHG_REN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7279;"	d
MT6332_PMIC_VSRAM_DVFS2_SFCHG_RRATE_MASK	mach/mt6795/include/mach/upmu_hw.h	7276;"	d
MT6332_PMIC_VSRAM_DVFS2_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7277;"	d
MT6332_PMIC_VSRAM_DVFS2_TRACK_ON_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	6980;"	d
MT6332_PMIC_VSRAM_DVFS2_TRACK_ON_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6981;"	d
MT6332_PMIC_VSRAM_DVFS2_TRACK_SLEEP_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	6978;"	d
MT6332_PMIC_VSRAM_DVFS2_TRACK_SLEEP_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6979;"	d
MT6332_PMIC_VSRAM_DVFS2_TRANS_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7282;"	d
MT6332_PMIC_VSRAM_DVFS2_TRANS_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7283;"	d
MT6332_PMIC_VSRAM_DVFS2_TRANS_ONCE_MASK	mach/mt6795/include/mach/upmu_hw.h	7284;"	d
MT6332_PMIC_VSRAM_DVFS2_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7285;"	d
MT6332_PMIC_VSRAM_DVFS2_TRANS_TD_MASK	mach/mt6795/include/mach/upmu_hw.h	7280;"	d
MT6332_PMIC_VSRAM_DVFS2_TRANS_TD_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7281;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_CTRL_MASK	mach/mt6795/include/mach/upmu_hw.h	7264;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7265;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_DELTA_MASK	mach/mt6795/include/mach/upmu_hw.h	6984;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_DELTA_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6985;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_OFFSET_MASK	mach/mt6795/include/mach/upmu_hw.h	6986;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_OFFSET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6987;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_ON_HB_MASK	mach/mt6795/include/mach/upmu_hw.h	6990;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_ON_HB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6991;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_ON_LB_MASK	mach/mt6795/include/mach/upmu_hw.h	6988;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_ON_LB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6989;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_ON_MASK	mach/mt6795/include/mach/upmu_hw.h	7268;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_ON_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7269;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7266;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7267;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_SLEEP_LB_MASK	mach/mt6795/include/mach/upmu_hw.h	6992;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_SLEEP_LB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6993;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/upmu_hw.h	7270;"	d
MT6332_PMIC_VSRAM_DVFS2_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7271;"	d
MT6332_PMIC_VSRAM_DVFS2_VSLEEP_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	7288;"	d
MT6332_PMIC_VSRAM_DVFS2_VSLEEP_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7289;"	d
MT6332_PMIC_VSRAM_DVFS2_VSLEEP_SEL_MASK	mach/mt6795/include/mach/upmu_hw.h	7292;"	d
MT6332_PMIC_VSRAM_DVFS2_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/upmu_hw.h	7293;"	d
MT6332_PMIC_VUSB33_PG_ENB_MASK	mach/mt6795/include/mach/upmu_hw.h	8498;"	d
MT6332_PMIC_VUSB33_PG_ENB_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8499;"	d
MT6332_PMIC_VUSB33_PG_H2L_EN_MASK	mach/mt6795/include/mach/upmu_hw.h	8508;"	d
MT6332_PMIC_VUSB33_PG_H2L_EN_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8509;"	d
MT6332_PMIC_WDTRSTB_STATUS_CLR_MASK	mach/mt6795/include/mach/upmu_hw.h	6286;"	d
MT6332_PMIC_WDTRSTB_STATUS_CLR_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6287;"	d
MT6332_PMIC_WDTRSTB_STATUS_MASK	mach/mt6795/include/mach/upmu_hw.h	6284;"	d
MT6332_PMIC_WDTRSTB_STATUS_SHIFT	mach/mt6795/include/mach/upmu_hw.h	6285;"	d
MT6332_PMIC_XOSC32_ENB_DET_MASK	mach/mt6795/include/mach/upmu_hw.h	8586;"	d
MT6332_PMIC_XOSC32_ENB_DET_SHIFT	mach/mt6795/include/mach/upmu_hw.h	8587;"	d
MT6332_POWER_BUCK_VDRAM	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6332_POWER_BUCK_VDRAM,$/;"	e	enum:MT65XX_POWER_TAG
MT6332_POWER_BUCK_VDVFS2	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6332_POWER_BUCK_VDVFS2,$/;"	e	enum:MT65XX_POWER_TAG
MT6332_POWER_BUCK_VPA	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6332_POWER_BUCK_VPA,$/;"	e	enum:MT65XX_POWER_TAG
MT6332_POWER_BUCK_VRF18_1	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6332_POWER_BUCK_VRF18_1,$/;"	e	enum:MT65XX_POWER_TAG
MT6332_POWER_BUCK_VRF18_2	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6332_POWER_BUCK_VRF18_2,$/;"	e	enum:MT65XX_POWER_TAG
MT6332_POWER_LDO_VAUXB32	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6332_POWER_LDO_VAUXB32,$/;"	e	enum:MT65XX_POWER_TAG
MT6332_POWER_LDO_VBIF28	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6332_POWER_LDO_VBIF28,$/;"	e	enum:MT65XX_POWER_TAG
MT6332_POWER_LDO_VDIG18	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6332_POWER_LDO_VDIG18,$/;"	e	enum:MT65XX_POWER_TAG
MT6332_POWER_LDO_VSRAM_DVFS2	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6332_POWER_LDO_VSRAM_DVFS2,    $/;"	e	enum:MT65XX_POWER_TAG
MT6332_POWER_LDO_VUSB33	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT6332_POWER_LDO_VUSB33,$/;"	e	enum:MT65XX_POWER_TAG
MT6332_RDSEL_CON	mach/mt6795/include/mach/upmu_hw.h	4756;"	d
MT6332_RG_SPI_CON	mach/mt6795/include/mach/upmu_hw.h	4866;"	d
MT6332_SMT_CON0	mach/mt6795/include/mach/upmu_hw.h	4757;"	d
MT6332_SMT_CON1	mach/mt6795/include/mach/upmu_hw.h	4758;"	d
MT6332_SPK_CON0	mach/mt6795/include/mach/upmu_hw.h	5330;"	d
MT6332_SPK_CON1	mach/mt6795/include/mach/upmu_hw.h	5331;"	d
MT6332_SPK_CON10	mach/mt6795/include/mach/upmu_hw.h	5340;"	d
MT6332_SPK_CON11	mach/mt6795/include/mach/upmu_hw.h	5341;"	d
MT6332_SPK_CON12	mach/mt6795/include/mach/upmu_hw.h	5342;"	d
MT6332_SPK_CON13	mach/mt6795/include/mach/upmu_hw.h	5343;"	d
MT6332_SPK_CON14	mach/mt6795/include/mach/upmu_hw.h	5344;"	d
MT6332_SPK_CON15	mach/mt6795/include/mach/upmu_hw.h	5345;"	d
MT6332_SPK_CON16	mach/mt6795/include/mach/upmu_hw.h	5346;"	d
MT6332_SPK_CON2	mach/mt6795/include/mach/upmu_hw.h	5332;"	d
MT6332_SPK_CON3	mach/mt6795/include/mach/upmu_hw.h	5333;"	d
MT6332_SPK_CON4	mach/mt6795/include/mach/upmu_hw.h	5334;"	d
MT6332_SPK_CON5	mach/mt6795/include/mach/upmu_hw.h	5335;"	d
MT6332_SPK_CON6	mach/mt6795/include/mach/upmu_hw.h	5336;"	d
MT6332_SPK_CON7	mach/mt6795/include/mach/upmu_hw.h	5337;"	d
MT6332_SPK_CON8	mach/mt6795/include/mach/upmu_hw.h	5338;"	d
MT6332_SPK_CON9	mach/mt6795/include/mach/upmu_hw.h	5339;"	d
MT6332_STA_CON0	mach/mt6795/include/mach/upmu_hw.h	4786;"	d
MT6332_STA_CON1	mach/mt6795/include/mach/upmu_hw.h	4787;"	d
MT6332_STA_CON2	mach/mt6795/include/mach/upmu_hw.h	4788;"	d
MT6332_STA_CON3	mach/mt6795/include/mach/upmu_hw.h	4789;"	d
MT6332_STA_CON4	mach/mt6795/include/mach/upmu_hw.h	4790;"	d
MT6332_STA_CON5	mach/mt6795/include/mach/upmu_hw.h	4791;"	d
MT6332_STA_CON6	mach/mt6795/include/mach/upmu_hw.h	4792;"	d
MT6332_STA_CON7	mach/mt6795/include/mach/upmu_hw.h	4793;"	d
MT6332_STA_CON8	mach/mt6795/include/mach/upmu_hw.h	4932;"	d
MT6332_STRUP_CON0	mach/mt6795/include/mach/upmu_hw.h	5212;"	d
MT6332_STRUP_CON10	mach/mt6795/include/mach/upmu_hw.h	5221;"	d
MT6332_STRUP_CON11	mach/mt6795/include/mach/upmu_hw.h	5222;"	d
MT6332_STRUP_CON12	mach/mt6795/include/mach/upmu_hw.h	5223;"	d
MT6332_STRUP_CON13	mach/mt6795/include/mach/upmu_hw.h	5224;"	d
MT6332_STRUP_CON14	mach/mt6795/include/mach/upmu_hw.h	5225;"	d
MT6332_STRUP_CON15	mach/mt6795/include/mach/upmu_hw.h	5226;"	d
MT6332_STRUP_CON16	mach/mt6795/include/mach/upmu_hw.h	5227;"	d
MT6332_STRUP_CON17	mach/mt6795/include/mach/upmu_hw.h	5228;"	d
MT6332_STRUP_CON2	mach/mt6795/include/mach/upmu_hw.h	5213;"	d
MT6332_STRUP_CON3	mach/mt6795/include/mach/upmu_hw.h	5214;"	d
MT6332_STRUP_CON4	mach/mt6795/include/mach/upmu_hw.h	5215;"	d
MT6332_STRUP_CON5	mach/mt6795/include/mach/upmu_hw.h	5216;"	d
MT6332_STRUP_CON6	mach/mt6795/include/mach/upmu_hw.h	5217;"	d
MT6332_STRUP_CON7	mach/mt6795/include/mach/upmu_hw.h	5218;"	d
MT6332_STRUP_CON8	mach/mt6795/include/mach/upmu_hw.h	5219;"	d
MT6332_STRUP_CON9	mach/mt6795/include/mach/upmu_hw.h	5220;"	d
MT6332_STRUP_CONA0	mach/mt6795/include/mach/upmu_hw.h	5209;"	d
MT6332_STRUP_CONA1	mach/mt6795/include/mach/upmu_hw.h	5210;"	d
MT6332_STRUP_CONA2	mach/mt6795/include/mach/upmu_hw.h	5211;"	d
MT6332_SWCID	mach/mt6795/include/mach/upmu_hw.h	4745;"	d
MT6332_TDSEL_CON	mach/mt6795/include/mach/upmu_hw.h	4755;"	d
MT6332_TESTI_CON0	mach/mt6795/include/mach/upmu_hw.h	5347;"	d
MT6332_TESTI_CON1	mach/mt6795/include/mach/upmu_hw.h	5348;"	d
MT6332_TESTI_CON2	mach/mt6795/include/mach/upmu_hw.h	5349;"	d
MT6332_TESTI_CON3	mach/mt6795/include/mach/upmu_hw.h	5350;"	d
MT6332_TESTI_CON4	mach/mt6795/include/mach/upmu_hw.h	5351;"	d
MT6332_TESTI_CON5	mach/mt6795/include/mach/upmu_hw.h	5352;"	d
MT6332_TESTI_CON6	mach/mt6795/include/mach/upmu_hw.h	5353;"	d
MT6332_TESTI_MUX_CON0	mach/mt6795/include/mach/upmu_hw.h	5354;"	d
MT6332_TESTI_MUX_CON1	mach/mt6795/include/mach/upmu_hw.h	5355;"	d
MT6332_TESTI_MUX_CON2	mach/mt6795/include/mach/upmu_hw.h	5356;"	d
MT6332_TESTI_MUX_CON3	mach/mt6795/include/mach/upmu_hw.h	5357;"	d
MT6332_TESTI_MUX_CON4	mach/mt6795/include/mach/upmu_hw.h	5358;"	d
MT6332_TESTI_MUX_CON5	mach/mt6795/include/mach/upmu_hw.h	5359;"	d
MT6332_TESTI_MUX_CON6	mach/mt6795/include/mach/upmu_hw.h	5360;"	d
MT6332_TESTMODE_ANA	mach/mt6795/include/mach/upmu_hw.h	4754;"	d
MT6332_TESTMODE_SW	mach/mt6795/include/mach/upmu_hw.h	4753;"	d
MT6332_TESTO_CON0	mach/mt6795/include/mach/upmu_hw.h	5361;"	d
MT6332_TESTO_CON1	mach/mt6795/include/mach/upmu_hw.h	5362;"	d
MT6332_TEST_CON0	mach/mt6795/include/mach/upmu_hw.h	4751;"	d
MT6332_TEST_CON1	mach/mt6795/include/mach/upmu_hw.h	4752;"	d
MT6332_TEST_OMUX_CON0	mach/mt6795/include/mach/upmu_hw.h	5363;"	d
MT6332_TEST_OMUX_CON1	mach/mt6795/include/mach/upmu_hw.h	5364;"	d
MT6332_TEST_OUT	mach/mt6795/include/mach/upmu_hw.h	4750;"	d
MT6332_TOP_CKHWEN_CON	mach/mt6795/include/mach/upmu_hw.h	4833;"	d
MT6332_TOP_CKHWEN_CON_CLR	mach/mt6795/include/mach/upmu_hw.h	4835;"	d
MT6332_TOP_CKHWEN_CON_SET	mach/mt6795/include/mach/upmu_hw.h	4834;"	d
MT6332_TOP_CKPDN_CON0	mach/mt6795/include/mach/upmu_hw.h	4818;"	d
MT6332_TOP_CKPDN_CON0_CLR	mach/mt6795/include/mach/upmu_hw.h	4820;"	d
MT6332_TOP_CKPDN_CON0_SET	mach/mt6795/include/mach/upmu_hw.h	4819;"	d
MT6332_TOP_CKPDN_CON1	mach/mt6795/include/mach/upmu_hw.h	4821;"	d
MT6332_TOP_CKPDN_CON1_CLR	mach/mt6795/include/mach/upmu_hw.h	4823;"	d
MT6332_TOP_CKPDN_CON1_SET	mach/mt6795/include/mach/upmu_hw.h	4822;"	d
MT6332_TOP_CKPDN_CON2	mach/mt6795/include/mach/upmu_hw.h	4824;"	d
MT6332_TOP_CKPDN_CON2_CLR	mach/mt6795/include/mach/upmu_hw.h	4826;"	d
MT6332_TOP_CKPDN_CON2_SET	mach/mt6795/include/mach/upmu_hw.h	4825;"	d
MT6332_TOP_CKSEL_CON0	mach/mt6795/include/mach/upmu_hw.h	4827;"	d
MT6332_TOP_CKSEL_CON0_CLR	mach/mt6795/include/mach/upmu_hw.h	4829;"	d
MT6332_TOP_CKSEL_CON0_SET	mach/mt6795/include/mach/upmu_hw.h	4828;"	d
MT6332_TOP_CKSEL_CON1	mach/mt6795/include/mach/upmu_hw.h	4830;"	d
MT6332_TOP_CKSEL_CON1_CLR	mach/mt6795/include/mach/upmu_hw.h	4832;"	d
MT6332_TOP_CKSEL_CON1_SET	mach/mt6795/include/mach/upmu_hw.h	4831;"	d
MT6332_TOP_CKTST_CON0	mach/mt6795/include/mach/upmu_hw.h	4836;"	d
MT6332_TOP_CKTST_CON1	mach/mt6795/include/mach/upmu_hw.h	4837;"	d
MT6332_TOP_CON	mach/mt6795/include/mach/upmu_hw.h	4746;"	d
MT6332_TOP_RST_CON	mach/mt6795/include/mach/upmu_hw.h	4838;"	d
MT6332_TOP_RST_CON_CLR	mach/mt6795/include/mach/upmu_hw.h	4840;"	d
MT6332_TOP_RST_CON_SET	mach/mt6795/include/mach/upmu_hw.h	4839;"	d
MT6332_TOP_RST_MISC	mach/mt6795/include/mach/upmu_hw.h	4841;"	d
MT6332_TOP_RST_MISC_CLR	mach/mt6795/include/mach/upmu_hw.h	4843;"	d
MT6332_TOP_RST_MISC_SET	mach/mt6795/include/mach/upmu_hw.h	4842;"	d
MT6332_TOP_RST_STATUS	mach/mt6795/include/mach/upmu_hw.h	5371;"	d
MT6332_TOP_RST_STATUS_CLR	mach/mt6795/include/mach/upmu_hw.h	5373;"	d
MT6332_TOP_RST_STATUS_SET	mach/mt6795/include/mach/upmu_hw.h	5372;"	d
MT6332_TOP_STATUS	mach/mt6795/include/mach/upmu_hw.h	4764;"	d
MT6332_TOP_STATUS_CLR	mach/mt6795/include/mach/upmu_hw.h	4766;"	d
MT6332_TOP_STATUS_SET	mach/mt6795/include/mach/upmu_hw.h	4765;"	d
MT6332_VDRAM_CON0	mach/mt6795/include/mach/upmu_hw.h	4961;"	d
MT6332_VDRAM_CON1	mach/mt6795/include/mach/upmu_hw.h	4962;"	d
MT6332_VDRAM_CON10	mach/mt6795/include/mach/upmu_hw.h	4971;"	d
MT6332_VDRAM_CON11	mach/mt6795/include/mach/upmu_hw.h	4972;"	d
MT6332_VDRAM_CON12	mach/mt6795/include/mach/upmu_hw.h	4973;"	d
MT6332_VDRAM_CON13	mach/mt6795/include/mach/upmu_hw.h	4974;"	d
MT6332_VDRAM_CON14	mach/mt6795/include/mach/upmu_hw.h	4975;"	d
MT6332_VDRAM_CON15	mach/mt6795/include/mach/upmu_hw.h	4976;"	d
MT6332_VDRAM_CON16	mach/mt6795/include/mach/upmu_hw.h	4977;"	d
MT6332_VDRAM_CON17	mach/mt6795/include/mach/upmu_hw.h	4978;"	d
MT6332_VDRAM_CON18	mach/mt6795/include/mach/upmu_hw.h	4979;"	d
MT6332_VDRAM_CON19	mach/mt6795/include/mach/upmu_hw.h	4980;"	d
MT6332_VDRAM_CON2	mach/mt6795/include/mach/upmu_hw.h	4963;"	d
MT6332_VDRAM_CON20	mach/mt6795/include/mach/upmu_hw.h	4981;"	d
MT6332_VDRAM_CON21	mach/mt6795/include/mach/upmu_hw.h	4982;"	d
MT6332_VDRAM_CON3	mach/mt6795/include/mach/upmu_hw.h	4964;"	d
MT6332_VDRAM_CON4	mach/mt6795/include/mach/upmu_hw.h	4965;"	d
MT6332_VDRAM_CON5	mach/mt6795/include/mach/upmu_hw.h	4966;"	d
MT6332_VDRAM_CON6	mach/mt6795/include/mach/upmu_hw.h	4967;"	d
MT6332_VDRAM_CON7	mach/mt6795/include/mach/upmu_hw.h	4968;"	d
MT6332_VDRAM_CON8	mach/mt6795/include/mach/upmu_hw.h	4969;"	d
MT6332_VDRAM_CON9	mach/mt6795/include/mach/upmu_hw.h	4970;"	d
MT6332_VDVFS2_CON0	mach/mt6795/include/mach/upmu_hw.h	4983;"	d
MT6332_VDVFS2_CON1	mach/mt6795/include/mach/upmu_hw.h	4984;"	d
MT6332_VDVFS2_CON10	mach/mt6795/include/mach/upmu_hw.h	4993;"	d
MT6332_VDVFS2_CON11	mach/mt6795/include/mach/upmu_hw.h	4994;"	d
MT6332_VDVFS2_CON12	mach/mt6795/include/mach/upmu_hw.h	4995;"	d
MT6332_VDVFS2_CON13	mach/mt6795/include/mach/upmu_hw.h	4996;"	d
MT6332_VDVFS2_CON14	mach/mt6795/include/mach/upmu_hw.h	4997;"	d
MT6332_VDVFS2_CON15	mach/mt6795/include/mach/upmu_hw.h	4998;"	d
MT6332_VDVFS2_CON16	mach/mt6795/include/mach/upmu_hw.h	4999;"	d
MT6332_VDVFS2_CON17	mach/mt6795/include/mach/upmu_hw.h	5000;"	d
MT6332_VDVFS2_CON18	mach/mt6795/include/mach/upmu_hw.h	5001;"	d
MT6332_VDVFS2_CON19	mach/mt6795/include/mach/upmu_hw.h	5002;"	d
MT6332_VDVFS2_CON2	mach/mt6795/include/mach/upmu_hw.h	4985;"	d
MT6332_VDVFS2_CON20	mach/mt6795/include/mach/upmu_hw.h	5003;"	d
MT6332_VDVFS2_CON21	mach/mt6795/include/mach/upmu_hw.h	5004;"	d
MT6332_VDVFS2_CON22	mach/mt6795/include/mach/upmu_hw.h	5005;"	d
MT6332_VDVFS2_CON23	mach/mt6795/include/mach/upmu_hw.h	5006;"	d
MT6332_VDVFS2_CON24	mach/mt6795/include/mach/upmu_hw.h	5007;"	d
MT6332_VDVFS2_CON25	mach/mt6795/include/mach/upmu_hw.h	5008;"	d
MT6332_VDVFS2_CON26	mach/mt6795/include/mach/upmu_hw.h	5009;"	d
MT6332_VDVFS2_CON27	mach/mt6795/include/mach/upmu_hw.h	5010;"	d
MT6332_VDVFS2_CON28	mach/mt6795/include/mach/upmu_hw.h	5374;"	d
MT6332_VDVFS2_CON3	mach/mt6795/include/mach/upmu_hw.h	4986;"	d
MT6332_VDVFS2_CON4	mach/mt6795/include/mach/upmu_hw.h	4987;"	d
MT6332_VDVFS2_CON5	mach/mt6795/include/mach/upmu_hw.h	4988;"	d
MT6332_VDVFS2_CON6	mach/mt6795/include/mach/upmu_hw.h	4989;"	d
MT6332_VDVFS2_CON7	mach/mt6795/include/mach/upmu_hw.h	4990;"	d
MT6332_VDVFS2_CON8	mach/mt6795/include/mach/upmu_hw.h	4991;"	d
MT6332_VDVFS2_CON9	mach/mt6795/include/mach/upmu_hw.h	4992;"	d
MT6332_VPA_CON0	mach/mt6795/include/mach/upmu_hw.h	5055;"	d
MT6332_VPA_CON1	mach/mt6795/include/mach/upmu_hw.h	5056;"	d
MT6332_VPA_CON10	mach/mt6795/include/mach/upmu_hw.h	5065;"	d
MT6332_VPA_CON11	mach/mt6795/include/mach/upmu_hw.h	5066;"	d
MT6332_VPA_CON12	mach/mt6795/include/mach/upmu_hw.h	5067;"	d
MT6332_VPA_CON13	mach/mt6795/include/mach/upmu_hw.h	5068;"	d
MT6332_VPA_CON14	mach/mt6795/include/mach/upmu_hw.h	5069;"	d
MT6332_VPA_CON15	mach/mt6795/include/mach/upmu_hw.h	5070;"	d
MT6332_VPA_CON16	mach/mt6795/include/mach/upmu_hw.h	5071;"	d
MT6332_VPA_CON17	mach/mt6795/include/mach/upmu_hw.h	5072;"	d
MT6332_VPA_CON18	mach/mt6795/include/mach/upmu_hw.h	5073;"	d
MT6332_VPA_CON19	mach/mt6795/include/mach/upmu_hw.h	5074;"	d
MT6332_VPA_CON2	mach/mt6795/include/mach/upmu_hw.h	5057;"	d
MT6332_VPA_CON20	mach/mt6795/include/mach/upmu_hw.h	5075;"	d
MT6332_VPA_CON21	mach/mt6795/include/mach/upmu_hw.h	5076;"	d
MT6332_VPA_CON22	mach/mt6795/include/mach/upmu_hw.h	5077;"	d
MT6332_VPA_CON23	mach/mt6795/include/mach/upmu_hw.h	5078;"	d
MT6332_VPA_CON24	mach/mt6795/include/mach/upmu_hw.h	5079;"	d
MT6332_VPA_CON25	mach/mt6795/include/mach/upmu_hw.h	5080;"	d
MT6332_VPA_CON3	mach/mt6795/include/mach/upmu_hw.h	5058;"	d
MT6332_VPA_CON4	mach/mt6795/include/mach/upmu_hw.h	5059;"	d
MT6332_VPA_CON5	mach/mt6795/include/mach/upmu_hw.h	5060;"	d
MT6332_VPA_CON6	mach/mt6795/include/mach/upmu_hw.h	5061;"	d
MT6332_VPA_CON7	mach/mt6795/include/mach/upmu_hw.h	5062;"	d
MT6332_VPA_CON8	mach/mt6795/include/mach/upmu_hw.h	5063;"	d
MT6332_VPA_CON9	mach/mt6795/include/mach/upmu_hw.h	5064;"	d
MT6332_VRF1_CON0	mach/mt6795/include/mach/upmu_hw.h	5011;"	d
MT6332_VRF1_CON1	mach/mt6795/include/mach/upmu_hw.h	5012;"	d
MT6332_VRF1_CON10	mach/mt6795/include/mach/upmu_hw.h	5021;"	d
MT6332_VRF1_CON11	mach/mt6795/include/mach/upmu_hw.h	5022;"	d
MT6332_VRF1_CON12	mach/mt6795/include/mach/upmu_hw.h	5023;"	d
MT6332_VRF1_CON13	mach/mt6795/include/mach/upmu_hw.h	5024;"	d
MT6332_VRF1_CON14	mach/mt6795/include/mach/upmu_hw.h	5025;"	d
MT6332_VRF1_CON15	mach/mt6795/include/mach/upmu_hw.h	5026;"	d
MT6332_VRF1_CON16	mach/mt6795/include/mach/upmu_hw.h	5027;"	d
MT6332_VRF1_CON17	mach/mt6795/include/mach/upmu_hw.h	5028;"	d
MT6332_VRF1_CON18	mach/mt6795/include/mach/upmu_hw.h	5029;"	d
MT6332_VRF1_CON19	mach/mt6795/include/mach/upmu_hw.h	5030;"	d
MT6332_VRF1_CON2	mach/mt6795/include/mach/upmu_hw.h	5013;"	d
MT6332_VRF1_CON20	mach/mt6795/include/mach/upmu_hw.h	5031;"	d
MT6332_VRF1_CON21	mach/mt6795/include/mach/upmu_hw.h	5032;"	d
MT6332_VRF1_CON3	mach/mt6795/include/mach/upmu_hw.h	5014;"	d
MT6332_VRF1_CON4	mach/mt6795/include/mach/upmu_hw.h	5015;"	d
MT6332_VRF1_CON5	mach/mt6795/include/mach/upmu_hw.h	5016;"	d
MT6332_VRF1_CON6	mach/mt6795/include/mach/upmu_hw.h	5017;"	d
MT6332_VRF1_CON7	mach/mt6795/include/mach/upmu_hw.h	5018;"	d
MT6332_VRF1_CON8	mach/mt6795/include/mach/upmu_hw.h	5019;"	d
MT6332_VRF1_CON9	mach/mt6795/include/mach/upmu_hw.h	5020;"	d
MT6332_VRF2_CON0	mach/mt6795/include/mach/upmu_hw.h	5033;"	d
MT6332_VRF2_CON1	mach/mt6795/include/mach/upmu_hw.h	5034;"	d
MT6332_VRF2_CON10	mach/mt6795/include/mach/upmu_hw.h	5043;"	d
MT6332_VRF2_CON11	mach/mt6795/include/mach/upmu_hw.h	5044;"	d
MT6332_VRF2_CON12	mach/mt6795/include/mach/upmu_hw.h	5045;"	d
MT6332_VRF2_CON13	mach/mt6795/include/mach/upmu_hw.h	5046;"	d
MT6332_VRF2_CON14	mach/mt6795/include/mach/upmu_hw.h	5047;"	d
MT6332_VRF2_CON15	mach/mt6795/include/mach/upmu_hw.h	5048;"	d
MT6332_VRF2_CON16	mach/mt6795/include/mach/upmu_hw.h	5049;"	d
MT6332_VRF2_CON17	mach/mt6795/include/mach/upmu_hw.h	5050;"	d
MT6332_VRF2_CON18	mach/mt6795/include/mach/upmu_hw.h	5051;"	d
MT6332_VRF2_CON19	mach/mt6795/include/mach/upmu_hw.h	5052;"	d
MT6332_VRF2_CON2	mach/mt6795/include/mach/upmu_hw.h	5035;"	d
MT6332_VRF2_CON20	mach/mt6795/include/mach/upmu_hw.h	5053;"	d
MT6332_VRF2_CON21	mach/mt6795/include/mach/upmu_hw.h	5054;"	d
MT6332_VRF2_CON3	mach/mt6795/include/mach/upmu_hw.h	5036;"	d
MT6332_VRF2_CON4	mach/mt6795/include/mach/upmu_hw.h	5037;"	d
MT6332_VRF2_CON5	mach/mt6795/include/mach/upmu_hw.h	5038;"	d
MT6332_VRF2_CON6	mach/mt6795/include/mach/upmu_hw.h	5039;"	d
MT6332_VRF2_CON7	mach/mt6795/include/mach/upmu_hw.h	5040;"	d
MT6332_VRF2_CON8	mach/mt6795/include/mach/upmu_hw.h	5041;"	d
MT6332_VRF2_CON9	mach/mt6795/include/mach/upmu_hw.h	5042;"	d
MT6332_VSBST_CON0	mach/mt6795/include/mach/upmu_hw.h	5081;"	d
MT6332_VSBST_CON1	mach/mt6795/include/mach/upmu_hw.h	5082;"	d
MT6332_VSBST_CON10	mach/mt6795/include/mach/upmu_hw.h	5091;"	d
MT6332_VSBST_CON11	mach/mt6795/include/mach/upmu_hw.h	5092;"	d
MT6332_VSBST_CON12	mach/mt6795/include/mach/upmu_hw.h	5093;"	d
MT6332_VSBST_CON13	mach/mt6795/include/mach/upmu_hw.h	5094;"	d
MT6332_VSBST_CON14	mach/mt6795/include/mach/upmu_hw.h	5095;"	d
MT6332_VSBST_CON15	mach/mt6795/include/mach/upmu_hw.h	5096;"	d
MT6332_VSBST_CON16	mach/mt6795/include/mach/upmu_hw.h	5097;"	d
MT6332_VSBST_CON17	mach/mt6795/include/mach/upmu_hw.h	5098;"	d
MT6332_VSBST_CON18	mach/mt6795/include/mach/upmu_hw.h	5099;"	d
MT6332_VSBST_CON19	mach/mt6795/include/mach/upmu_hw.h	5100;"	d
MT6332_VSBST_CON2	mach/mt6795/include/mach/upmu_hw.h	5083;"	d
MT6332_VSBST_CON20	mach/mt6795/include/mach/upmu_hw.h	5101;"	d
MT6332_VSBST_CON21	mach/mt6795/include/mach/upmu_hw.h	5102;"	d
MT6332_VSBST_CON3	mach/mt6795/include/mach/upmu_hw.h	5084;"	d
MT6332_VSBST_CON4	mach/mt6795/include/mach/upmu_hw.h	5085;"	d
MT6332_VSBST_CON5	mach/mt6795/include/mach/upmu_hw.h	5086;"	d
MT6332_VSBST_CON6	mach/mt6795/include/mach/upmu_hw.h	5087;"	d
MT6332_VSBST_CON7	mach/mt6795/include/mach/upmu_hw.h	5088;"	d
MT6332_VSBST_CON8	mach/mt6795/include/mach/upmu_hw.h	5089;"	d
MT6332_VSBST_CON9	mach/mt6795/include/mach/upmu_hw.h	5090;"	d
MT6333_BUCK_CON0	mach/mt6795/include/mach/mt6333.h	124;"	d
MT6333_BUCK_K_CON0	mach/mt6795/include/mach/mt6333.h	199;"	d
MT6333_BUCK_K_CON1	mach/mt6795/include/mach/mt6333.h	200;"	d
MT6333_BUCK_K_CON2	mach/mt6795/include/mach/mt6333.h	201;"	d
MT6333_BUCK_K_CON3	mach/mt6795/include/mach/mt6333.h	202;"	d
MT6333_BUCK_K_CON4	mach/mt6795/include/mach/mt6333.h	203;"	d
MT6333_BUCK_K_CON5	mach/mt6795/include/mach/mt6333.h	204;"	d
MT6333_CHRWDT_CON0	mach/mt6795/include/mach/mt6333.h	115;"	d
MT6333_CHRWDT_STATUS0	mach/mt6795/include/mach/mt6333.h	116;"	d
MT6333_CID0	mach/mt6795/include/mach/mt6333.h	38;"	d
MT6333_CID1	mach/mt6795/include/mach/mt6333.h	258;"	d
MT6333_CLK_CON0	mach/mt6795/include/mach/mt6333.h	101;"	d
MT6333_CLK_CON0_CLR	mach/mt6795/include/mach/mt6333.h	103;"	d
MT6333_CLK_CON0_SET	mach/mt6795/include/mach/mt6333.h	102;"	d
MT6333_CLK_CON1	mach/mt6795/include/mach/mt6333.h	104;"	d
MT6333_CLK_CON2	mach/mt6795/include/mach/mt6333.h	105;"	d
MT6333_CORE_CON0	mach/mt6795/include/mach/mt6333.h	51;"	d
MT6333_CORE_CON1	mach/mt6795/include/mach/mt6333.h	52;"	d
MT6333_CORE_CON10	mach/mt6795/include/mach/mt6333.h	61;"	d
MT6333_CORE_CON11	mach/mt6795/include/mach/mt6333.h	62;"	d
MT6333_CORE_CON2	mach/mt6795/include/mach/mt6333.h	53;"	d
MT6333_CORE_CON3	mach/mt6795/include/mach/mt6333.h	54;"	d
MT6333_CORE_CON4	mach/mt6795/include/mach/mt6333.h	55;"	d
MT6333_CORE_CON5	mach/mt6795/include/mach/mt6333.h	56;"	d
MT6333_CORE_CON6	mach/mt6795/include/mach/mt6333.h	57;"	d
MT6333_CORE_CON7	mach/mt6795/include/mach/mt6333.h	58;"	d
MT6333_CORE_CON8	mach/mt6795/include/mach/mt6333.h	59;"	d
MT6333_CORE_CON9	mach/mt6795/include/mach/mt6333.h	60;"	d
MT6333_DEBUG_CON0	mach/mt6795/include/mach/mt6333.h	255;"	d
MT6333_DEBUG_CON1	mach/mt6795/include/mach/mt6333.h	256;"	d
MT6333_DEBUG_CON2	mach/mt6795/include/mach/mt6333.h	257;"	d
MT6333_DIG_CON0	mach/mt6795/include/mach/mt6333.h	79;"	d
MT6333_DIG_CON1	mach/mt6795/include/mach/mt6333.h	80;"	d
MT6333_DIG_CON10	mach/mt6795/include/mach/mt6333.h	89;"	d
MT6333_DIG_CON11	mach/mt6795/include/mach/mt6333.h	90;"	d
MT6333_DIG_CON12	mach/mt6795/include/mach/mt6333.h	91;"	d
MT6333_DIG_CON13	mach/mt6795/include/mach/mt6333.h	92;"	d
MT6333_DIG_CON14	mach/mt6795/include/mach/mt6333.h	93;"	d
MT6333_DIG_CON15	mach/mt6795/include/mach/mt6333.h	94;"	d
MT6333_DIG_CON16	mach/mt6795/include/mach/mt6333.h	95;"	d
MT6333_DIG_CON17	mach/mt6795/include/mach/mt6333.h	96;"	d
MT6333_DIG_CON18	mach/mt6795/include/mach/mt6333.h	97;"	d
MT6333_DIG_CON2	mach/mt6795/include/mach/mt6333.h	81;"	d
MT6333_DIG_CON3	mach/mt6795/include/mach/mt6333.h	82;"	d
MT6333_DIG_CON4	mach/mt6795/include/mach/mt6333.h	83;"	d
MT6333_DIG_CON5	mach/mt6795/include/mach/mt6333.h	84;"	d
MT6333_DIG_CON6	mach/mt6795/include/mach/mt6333.h	85;"	d
MT6333_DIG_CON7	mach/mt6795/include/mach/mt6333.h	86;"	d
MT6333_DIG_CON8	mach/mt6795/include/mach/mt6333.h	87;"	d
MT6333_DIG_CON9	mach/mt6795/include/mach/mt6333.h	88;"	d
MT6333_EFUSE_CON0	mach/mt6795/include/mach/mt6333.h	208;"	d
MT6333_EFUSE_CON1	mach/mt6795/include/mach/mt6333.h	209;"	d
MT6333_EFUSE_CON10	mach/mt6795/include/mach/mt6333.h	218;"	d
MT6333_EFUSE_CON11	mach/mt6795/include/mach/mt6333.h	219;"	d
MT6333_EFUSE_CON12	mach/mt6795/include/mach/mt6333.h	220;"	d
MT6333_EFUSE_CON2	mach/mt6795/include/mach/mt6333.h	210;"	d
MT6333_EFUSE_CON3	mach/mt6795/include/mach/mt6333.h	211;"	d
MT6333_EFUSE_CON4	mach/mt6795/include/mach/mt6333.h	212;"	d
MT6333_EFUSE_CON5	mach/mt6795/include/mach/mt6333.h	213;"	d
MT6333_EFUSE_CON6	mach/mt6795/include/mach/mt6333.h	214;"	d
MT6333_EFUSE_CON7	mach/mt6795/include/mach/mt6333.h	215;"	d
MT6333_EFUSE_CON8	mach/mt6795/include/mach/mt6333.h	216;"	d
MT6333_EFUSE_CON9	mach/mt6795/include/mach/mt6333.h	217;"	d
MT6333_EFUSE_DOUT_0_7	mach/mt6795/include/mach/mt6333.h	221;"	d
MT6333_EFUSE_DOUT_16_23	mach/mt6795/include/mach/mt6333.h	223;"	d
MT6333_EFUSE_DOUT_24_31	mach/mt6795/include/mach/mt6333.h	224;"	d
MT6333_EFUSE_DOUT_32_39	mach/mt6795/include/mach/mt6333.h	225;"	d
MT6333_EFUSE_DOUT_40_47	mach/mt6795/include/mach/mt6333.h	226;"	d
MT6333_EFUSE_DOUT_48_55	mach/mt6795/include/mach/mt6333.h	227;"	d
MT6333_EFUSE_DOUT_56_63	mach/mt6795/include/mach/mt6333.h	228;"	d
MT6333_EFUSE_DOUT_8_15	mach/mt6795/include/mach/mt6333.h	222;"	d
MT6333_GPIO_CON0	mach/mt6795/include/mach/mt6333.h	98;"	d
MT6333_GPIO_CON1	mach/mt6795/include/mach/mt6333.h	99;"	d
MT6333_GPIO_CON2	mach/mt6795/include/mach/mt6333.h	100;"	d
MT6333_INT_CON0	mach/mt6795/include/mach/mt6333.h	106;"	d
MT6333_INT_CON0_CLR	mach/mt6795/include/mach/mt6333.h	108;"	d
MT6333_INT_CON0_SET	mach/mt6795/include/mach/mt6333.h	107;"	d
MT6333_INT_CON1	mach/mt6795/include/mach/mt6333.h	109;"	d
MT6333_INT_CON1_CLR	mach/mt6795/include/mach/mt6333.h	111;"	d
MT6333_INT_CON1_SET	mach/mt6795/include/mach/mt6333.h	110;"	d
MT6333_INT_CON2	mach/mt6795/include/mach/mt6333.h	112;"	d
MT6333_INT_CON2_CLR	mach/mt6795/include/mach/mt6333.h	114;"	d
MT6333_INT_CON2_SET	mach/mt6795/include/mach/mt6333.h	113;"	d
MT6333_INT_MISC_CON	mach/mt6795/include/mach/mt6333.h	123;"	d
MT6333_INT_STATUS0	mach/mt6795/include/mach/mt6333.h	117;"	d
MT6333_INT_STATUS1	mach/mt6795/include/mach/mt6333.h	118;"	d
MT6333_INT_STATUS2	mach/mt6795/include/mach/mt6333.h	119;"	d
MT6333_OC_CTL_VCORE	mach/mt6795/include/mach/mt6333.h	120;"	d
MT6333_OC_CTL_VMEM	mach/mt6795/include/mach/mt6333.h	121;"	d
MT6333_OC_CTL_VRF18	mach/mt6795/include/mach/mt6333.h	122;"	d
MT6333_PERP_CON0	mach/mt6795/include/mach/mt6333.h	39;"	d
MT6333_PERP_CON1	mach/mt6795/include/mach/mt6333.h	40;"	d
MT6333_PERP_CON10	mach/mt6795/include/mach/mt6333.h	49;"	d
MT6333_PERP_CON11	mach/mt6795/include/mach/mt6333.h	50;"	d
MT6333_PERP_CON2	mach/mt6795/include/mach/mt6333.h	41;"	d
MT6333_PERP_CON3	mach/mt6795/include/mach/mt6333.h	42;"	d
MT6333_PERP_CON4	mach/mt6795/include/mach/mt6333.h	43;"	d
MT6333_PERP_CON5	mach/mt6795/include/mach/mt6333.h	44;"	d
MT6333_PERP_CON6	mach/mt6795/include/mach/mt6333.h	45;"	d
MT6333_PERP_CON7	mach/mt6795/include/mach/mt6333.h	46;"	d
MT6333_PERP_CON8	mach/mt6795/include/mach/mt6333.h	47;"	d
MT6333_PERP_CON9	mach/mt6795/include/mach/mt6333.h	48;"	d
MT6333_PMIC_CID0_MASK	mach/mt6795/include/mach/mt6333.h	260;"	d
MT6333_PMIC_CID0_SHIFT	mach/mt6795/include/mach/mt6333.h	261;"	d
MT6333_PMIC_CID1_MASK	mach/mt6795/include/mach/mt6333.h	1330;"	d
MT6333_PMIC_CID1_SHIFT	mach/mt6795/include/mach/mt6333.h	1331;"	d
MT6333_PMIC_CLK_CON0_CLR_MASK	mach/mt6795/include/mach/mt6333.h	650;"	d
MT6333_PMIC_CLK_CON0_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	651;"	d
MT6333_PMIC_CLK_CON0_SET_MASK	mach/mt6795/include/mach/mt6333.h	648;"	d
MT6333_PMIC_CLK_CON0_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	649;"	d
MT6333_PMIC_DEBUG_BIT_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1328;"	d
MT6333_PMIC_DEBUG_BIT_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1329;"	d
MT6333_PMIC_DEBUG_MON_MASK	mach/mt6795/include/mach/mt6333.h	1326;"	d
MT6333_PMIC_DEBUG_MON_SHIFT	mach/mt6795/include/mach/mt6333.h	1327;"	d
MT6333_PMIC_DEBUG_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1324;"	d
MT6333_PMIC_DEBUG_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1325;"	d
MT6333_PMIC_I2C_CONFIG_MASK	mach/mt6795/include/mach/mt6333.h	612;"	d
MT6333_PMIC_I2C_CONFIG_SHIFT	mach/mt6795/include/mach/mt6333.h	613;"	d
MT6333_PMIC_I2C_DEG_EN_MASK	mach/mt6795/include/mach/mt6333.h	614;"	d
MT6333_PMIC_I2C_DEG_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	615;"	d
MT6333_PMIC_INT_MODE_MASK	mach/mt6795/include/mach/mt6333.h	628;"	d
MT6333_PMIC_INT_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	629;"	d
MT6333_PMIC_INT_OE_MASK	mach/mt6795/include/mach/mt6333.h	630;"	d
MT6333_PMIC_INT_OE_SHIFT	mach/mt6795/include/mach/mt6333.h	631;"	d
MT6333_PMIC_INT_OUT_MASK	mach/mt6795/include/mach/mt6333.h	632;"	d
MT6333_PMIC_INT_OUT_SHIFT	mach/mt6795/include/mach/mt6333.h	633;"	d
MT6333_PMIC_INT_POLARITY_MASK	mach/mt6795/include/mach/mt6333.h	840;"	d
MT6333_PMIC_INT_POLARITY_SHIFT	mach/mt6795/include/mach/mt6333.h	841;"	d
MT6333_PMIC_K_AUTO_EN_MASK	mach/mt6795/include/mach/mt6333.h	1186;"	d
MT6333_PMIC_K_AUTO_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	1187;"	d
MT6333_PMIC_K_BUCK_CK_CNT_MASK	mach/mt6795/include/mach/mt6333.h	1200;"	d
MT6333_PMIC_K_BUCK_CK_CNT_SHIFT	mach/mt6795/include/mach/mt6333.h	1201;"	d
MT6333_PMIC_K_CHR_CK_CNT_MASK	mach/mt6795/include/mach/mt6333.h	1202;"	d
MT6333_PMIC_K_CHR_CK_CNT_SHIFT	mach/mt6795/include/mach/mt6333.h	1203;"	d
MT6333_PMIC_K_CONTROL_MASK	mach/mt6795/include/mach/mt6333.h	1198;"	d
MT6333_PMIC_K_CONTROL_SHIFT	mach/mt6795/include/mach/mt6333.h	1199;"	d
MT6333_PMIC_K_CONTROL_SMPS_MASK	mach/mt6795/include/mach/mt6333.h	1190;"	d
MT6333_PMIC_K_CONTROL_SMPS_SHIFT	mach/mt6795/include/mach/mt6333.h	1191;"	d
MT6333_PMIC_K_DONE_MASK	mach/mt6795/include/mach/mt6333.h	1196;"	d
MT6333_PMIC_K_DONE_SHIFT	mach/mt6795/include/mach/mt6333.h	1197;"	d
MT6333_PMIC_K_INV_MASK	mach/mt6795/include/mach/mt6333.h	1188;"	d
MT6333_PMIC_K_INV_SHIFT	mach/mt6795/include/mach/mt6333.h	1189;"	d
MT6333_PMIC_K_MAP_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1176;"	d
MT6333_PMIC_K_MAP_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1177;"	d
MT6333_PMIC_K_ONCE_EN_MASK	mach/mt6795/include/mach/mt6333.h	1178;"	d
MT6333_PMIC_K_ONCE_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	1179;"	d
MT6333_PMIC_K_ONCE_MASK	mach/mt6795/include/mach/mt6333.h	1180;"	d
MT6333_PMIC_K_ONCE_SHIFT	mach/mt6795/include/mach/mt6333.h	1181;"	d
MT6333_PMIC_K_RESULT_MASK	mach/mt6795/include/mach/mt6333.h	1194;"	d
MT6333_PMIC_K_RESULT_SHIFT	mach/mt6795/include/mach/mt6333.h	1195;"	d
MT6333_PMIC_K_RST_DONE_MASK	mach/mt6795/include/mach/mt6333.h	1174;"	d
MT6333_PMIC_K_RST_DONE_SHIFT	mach/mt6795/include/mach/mt6333.h	1175;"	d
MT6333_PMIC_K_SRC_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1184;"	d
MT6333_PMIC_K_SRC_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1185;"	d
MT6333_PMIC_K_START_MANUAL_MASK	mach/mt6795/include/mach/mt6333.h	1182;"	d
MT6333_PMIC_K_START_MANUAL_SHIFT	mach/mt6795/include/mach/mt6333.h	1183;"	d
MT6333_PMIC_NI_VCORE_R2R_PDN_MASK	mach/mt6795/include/mach/mt6333.h	960;"	d
MT6333_PMIC_NI_VCORE_R2R_PDN_SHIFT	mach/mt6795/include/mach/mt6333.h	961;"	d
MT6333_PMIC_NI_VCORE_VOSEL_MASK	mach/mt6795/include/mach/mt6333.h	928;"	d
MT6333_PMIC_NI_VCORE_VOSEL_SHIFT	mach/mt6795/include/mach/mt6333.h	929;"	d
MT6333_PMIC_NI_VCORE_VOSEL_TRANS_MASK	mach/mt6795/include/mach/mt6333.h	970;"	d
MT6333_PMIC_NI_VCORE_VOSEL_TRANS_SHIFT	mach/mt6795/include/mach/mt6333.h	971;"	d
MT6333_PMIC_NI_VCORE_VSLEEP_SEL_MASK	mach/mt6795/include/mach/mt6333.h	962;"	d
MT6333_PMIC_NI_VCORE_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	963;"	d
MT6333_PMIC_NI_VMEM_R2R_PDN_MASK	mach/mt6795/include/mach/mt6333.h	1072;"	d
MT6333_PMIC_NI_VMEM_R2R_PDN_SHIFT	mach/mt6795/include/mach/mt6333.h	1073;"	d
MT6333_PMIC_NI_VMEM_VOSEL_MASK	mach/mt6795/include/mach/mt6333.h	1040;"	d
MT6333_PMIC_NI_VMEM_VOSEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1041;"	d
MT6333_PMIC_NI_VMEM_VOSEL_TRANS_MASK	mach/mt6795/include/mach/mt6333.h	1082;"	d
MT6333_PMIC_NI_VMEM_VOSEL_TRANS_SHIFT	mach/mt6795/include/mach/mt6333.h	1083;"	d
MT6333_PMIC_NI_VMEM_VSLEEP_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1074;"	d
MT6333_PMIC_NI_VMEM_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1075;"	d
MT6333_PMIC_NI_VRF18_VOSEL_MASK	mach/mt6795/include/mach/mt6333.h	1130;"	d
MT6333_PMIC_NI_VRF18_VOSEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1131;"	d
MT6333_PMIC_QI_OSC_EN_MASK	mach/mt6795/include/mach/mt6333.h	654;"	d
MT6333_PMIC_QI_OSC_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	655;"	d
MT6333_PMIC_QI_OTG_CHR_GT_LV_MASK	mach/mt6795/include/mach/mt6333.h	522;"	d
MT6333_PMIC_QI_OTG_CHR_GT_LV_SHIFT	mach/mt6795/include/mach/mt6333.h	523;"	d
MT6333_PMIC_QI_SMPS_OSC_CAL_MASK	mach/mt6795/include/mach/mt6333.h	1192;"	d
MT6333_PMIC_QI_SMPS_OSC_CAL_SHIFT	mach/mt6795/include/mach/mt6333.h	1193;"	d
MT6333_PMIC_QI_VCORE_BURST_MASK	mach/mt6795/include/mach/mt6333.h	936;"	d
MT6333_PMIC_QI_VCORE_BURST_SHIFT	mach/mt6795/include/mach/mt6333.h	937;"	d
MT6333_PMIC_QI_VCORE_DIG_MON_MASK	mach/mt6795/include/mach/mt6333.h	874;"	d
MT6333_PMIC_QI_VCORE_DIG_MON_SHIFT	mach/mt6795/include/mach/mt6333.h	875;"	d
MT6333_PMIC_QI_VCORE_DLC_MASK	mach/mt6795/include/mach/mt6333.h	944;"	d
MT6333_PMIC_QI_VCORE_DLC_N_MASK	mach/mt6795/include/mach/mt6333.h	952;"	d
MT6333_PMIC_QI_VCORE_DLC_N_SHIFT	mach/mt6795/include/mach/mt6333.h	953;"	d
MT6333_PMIC_QI_VCORE_DLC_SHIFT	mach/mt6795/include/mach/mt6333.h	945;"	d
MT6333_PMIC_QI_VCORE_EN_MASK	mach/mt6795/include/mach/mt6333.h	904;"	d
MT6333_PMIC_QI_VCORE_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	905;"	d
MT6333_PMIC_QI_VCORE_OC_STATUS_MASK	mach/mt6795/include/mach/mt6333.h	876;"	d
MT6333_PMIC_QI_VCORE_OC_STATUS_SHIFT	mach/mt6795/include/mach/mt6333.h	877;"	d
MT6333_PMIC_QI_VCORE_STB_MASK	mach/mt6795/include/mach/mt6333.h	902;"	d
MT6333_PMIC_QI_VCORE_STB_SHIFT	mach/mt6795/include/mach/mt6333.h	903;"	d
MT6333_PMIC_QI_VCORE_VSLEEP_MASK	mach/mt6795/include/mach/mt6333.h	898;"	d
MT6333_PMIC_QI_VCORE_VSLEEP_SHIFT	mach/mt6795/include/mach/mt6333.h	899;"	d
MT6333_PMIC_QI_VMEM_BURST_MASK	mach/mt6795/include/mach/mt6333.h	1042;"	d
MT6333_PMIC_QI_VMEM_BURST_SHIFT	mach/mt6795/include/mach/mt6333.h	1043;"	d
MT6333_PMIC_QI_VMEM_DIG_MON_MASK	mach/mt6795/include/mach/mt6333.h	1014;"	d
MT6333_PMIC_QI_VMEM_DIG_MON_SHIFT	mach/mt6795/include/mach/mt6333.h	1015;"	d
MT6333_PMIC_QI_VMEM_DLC_MASK	mach/mt6795/include/mach/mt6333.h	1056;"	d
MT6333_PMIC_QI_VMEM_DLC_N_MASK	mach/mt6795/include/mach/mt6333.h	1058;"	d
MT6333_PMIC_QI_VMEM_DLC_N_SHIFT	mach/mt6795/include/mach/mt6333.h	1059;"	d
MT6333_PMIC_QI_VMEM_DLC_SHIFT	mach/mt6795/include/mach/mt6333.h	1057;"	d
MT6333_PMIC_QI_VMEM_EN_MASK	mach/mt6795/include/mach/mt6333.h	1024;"	d
MT6333_PMIC_QI_VMEM_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	1025;"	d
MT6333_PMIC_QI_VMEM_OC_STATUS_MASK	mach/mt6795/include/mach/mt6333.h	1016;"	d
MT6333_PMIC_QI_VMEM_OC_STATUS_SHIFT	mach/mt6795/include/mach/mt6333.h	1017;"	d
MT6333_PMIC_QI_VMEM_STB_MASK	mach/mt6795/include/mach/mt6333.h	1022;"	d
MT6333_PMIC_QI_VMEM_STB_SHIFT	mach/mt6795/include/mach/mt6333.h	1023;"	d
MT6333_PMIC_QI_VMEM_VSLEEP_MASK	mach/mt6795/include/mach/mt6333.h	1018;"	d
MT6333_PMIC_QI_VMEM_VSLEEP_SHIFT	mach/mt6795/include/mach/mt6333.h	1019;"	d
MT6333_PMIC_QI_VRF18_DLC_MASK	mach/mt6795/include/mach/mt6333.h	1146;"	d
MT6333_PMIC_QI_VRF18_DLC_N_MASK	mach/mt6795/include/mach/mt6333.h	1148;"	d
MT6333_PMIC_QI_VRF18_DLC_N_SHIFT	mach/mt6795/include/mach/mt6333.h	1149;"	d
MT6333_PMIC_QI_VRF18_DLC_SHIFT	mach/mt6795/include/mach/mt6333.h	1147;"	d
MT6333_PMIC_QI_VRF18_EN_MASK	mach/mt6795/include/mach/mt6333.h	1164;"	d
MT6333_PMIC_QI_VRF18_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	1165;"	d
MT6333_PMIC_QI_VRF18_OC_STATUS_MASK	mach/mt6795/include/mach/mt6333.h	1114;"	d
MT6333_PMIC_QI_VRF18_OC_STATUS_SHIFT	mach/mt6795/include/mach/mt6333.h	1115;"	d
MT6333_PMIC_QI_VRF18_STB_MASK	mach/mt6795/include/mach/mt6333.h	1162;"	d
MT6333_PMIC_QI_VRF18_STB_SHIFT	mach/mt6795/include/mach/mt6333.h	1163;"	d
MT6333_PMIC_R2R_SRC0_7_0_MASK	mach/mt6795/include/mach/mt6333.h	888;"	d
MT6333_PMIC_R2R_SRC0_7_0_SHIFT	mach/mt6795/include/mach/mt6333.h	889;"	d
MT6333_PMIC_R2R_SRC0_8_MASK	mach/mt6795/include/mach/mt6333.h	884;"	d
MT6333_PMIC_R2R_SRC0_8_SHIFT	mach/mt6795/include/mach/mt6333.h	885;"	d
MT6333_PMIC_R2R_SRC1_MASK	mach/mt6795/include/mach/mt6333.h	886;"	d
MT6333_PMIC_R2R_SRC1_SHIFT	mach/mt6795/include/mach/mt6333.h	887;"	d
MT6333_PMIC_RGS_ADAPTIVE_CV_MODE_MASK	mach/mt6795/include/mach/mt6333.h	436;"	d
MT6333_PMIC_RGS_ADAPTIVE_CV_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	437;"	d
MT6333_PMIC_RGS_AUTO_PWRON_DONE_MASK	mach/mt6795/include/mach/mt6333.h	472;"	d
MT6333_PMIC_RGS_AUTO_PWRON_DONE_SHIFT	mach/mt6795/include/mach/mt6333.h	473;"	d
MT6333_PMIC_RGS_AUTO_PWRON_MASK	mach/mt6795/include/mach/mt6333.h	470;"	d
MT6333_PMIC_RGS_AUTO_PWRON_SHIFT	mach/mt6795/include/mach/mt6333.h	471;"	d
MT6333_PMIC_RGS_AUTO_RECHARGE_MASK	mach/mt6795/include/mach/mt6333.h	368;"	d
MT6333_PMIC_RGS_AUTO_RECHARGE_SHIFT	mach/mt6795/include/mach/mt6333.h	369;"	d
MT6333_PMIC_RGS_BATON_UNDET_MASK	mach/mt6795/include/mach/mt6333.h	402;"	d
MT6333_PMIC_RGS_BATON_UNDET_SHIFT	mach/mt6795/include/mach/mt6333.h	403;"	d
MT6333_PMIC_RGS_BAT_DPPM_MODE_MASK	mach/mt6795/include/mach/mt6333.h	434;"	d
MT6333_PMIC_RGS_BAT_DPPM_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	435;"	d
MT6333_PMIC_RGS_BAT_GT_22_MASK	mach/mt6795/include/mach/mt6333.h	390;"	d
MT6333_PMIC_RGS_BAT_GT_22_SHIFT	mach/mt6795/include/mach/mt6333.h	391;"	d
MT6333_PMIC_RGS_BAT_GT_30_MASK	mach/mt6795/include/mach/mt6333.h	388;"	d
MT6333_PMIC_RGS_BAT_GT_30_SHIFT	mach/mt6795/include/mach/mt6333.h	389;"	d
MT6333_PMIC_RGS_BAT_GT_CC_MASK	mach/mt6795/include/mach/mt6333.h	386;"	d
MT6333_PMIC_RGS_BAT_GT_CC_SHIFT	mach/mt6795/include/mach/mt6333.h	387;"	d
MT6333_PMIC_RGS_BAT_ONLY_MODE_MASK	mach/mt6795/include/mach/mt6333.h	412;"	d
MT6333_PMIC_RGS_BAT_ONLY_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	413;"	d
MT6333_PMIC_RGS_BAT_ST_RECC_MASK	mach/mt6795/include/mach/mt6333.h	382;"	d
MT6333_PMIC_RGS_BAT_ST_RECC_SHIFT	mach/mt6795/include/mach/mt6333.h	383;"	d
MT6333_PMIC_RGS_BUCK_MODE_MASK	mach/mt6795/include/mach/mt6333.h	392;"	d
MT6333_PMIC_RGS_BUCK_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	393;"	d
MT6333_PMIC_RGS_BUCK_OVERLOAD_MASK	mach/mt6795/include/mach/mt6333.h	432;"	d
MT6333_PMIC_RGS_BUCK_OVERLOAD_SHIFT	mach/mt6795/include/mach/mt6333.h	433;"	d
MT6333_PMIC_RGS_BUCK_PRECC_MODE_MASK	mach/mt6795/include/mach/mt6333.h	394;"	d
MT6333_PMIC_RGS_BUCK_PRECC_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	395;"	d
MT6333_PMIC_RGS_CC_MODE_MASK	mach/mt6795/include/mach/mt6333.h	420;"	d
MT6333_PMIC_RGS_CC_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	421;"	d
MT6333_PMIC_RGS_CHARGE_COMPLETE_HW_MASK	mach/mt6795/include/mach/mt6333.h	370;"	d
MT6333_PMIC_RGS_CHARGE_COMPLETE_HW_SHIFT	mach/mt6795/include/mach/mt6333.h	371;"	d
MT6333_PMIC_RGS_CHRDET_MASK	mach/mt6795/include/mach/mt6333.h	396;"	d
MT6333_PMIC_RGS_CHRDET_SHIFT	mach/mt6795/include/mach/mt6333.h	397;"	d
MT6333_PMIC_RGS_CHRG_STATUS_MASK	mach/mt6795/include/mach/mt6333.h	380;"	d
MT6333_PMIC_RGS_CHRG_STATUS_SHIFT	mach/mt6795/include/mach/mt6333.h	381;"	d
MT6333_PMIC_RGS_CHRIN_HV_DET_MASK	mach/mt6795/include/mach/mt6333.h	406;"	d
MT6333_PMIC_RGS_CHRIN_HV_DET_SHIFT	mach/mt6795/include/mach/mt6333.h	407;"	d
MT6333_PMIC_RGS_CHRIN_LV_DET_MASK	mach/mt6795/include/mach/mt6333.h	404;"	d
MT6333_PMIC_RGS_CHRIN_LV_DET_SHIFT	mach/mt6795/include/mach/mt6333.h	405;"	d
MT6333_PMIC_RGS_CHRIN_SHORT_MASK	mach/mt6795/include/mach/mt6333.h	482;"	d
MT6333_PMIC_RGS_CHRIN_SHORT_SHIFT	mach/mt6795/include/mach/mt6333.h	483;"	d
MT6333_PMIC_RGS_CHRWDT_TOUT_MASK	mach/mt6795/include/mach/mt6333.h	452;"	d
MT6333_PMIC_RGS_CHRWDT_TOUT_SHIFT	mach/mt6795/include/mach/mt6333.h	453;"	d
MT6333_PMIC_RGS_CHR_HV_DET_MASK	mach/mt6795/include/mach/mt6333.h	398;"	d
MT6333_PMIC_RGS_CHR_HV_DET_SHIFT	mach/mt6795/include/mach/mt6333.h	399;"	d
MT6333_PMIC_RGS_CHR_HV_MODE_MASK	mach/mt6795/include/mach/mt6333.h	410;"	d
MT6333_PMIC_RGS_CHR_HV_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	411;"	d
MT6333_PMIC_RGS_CHR_IN_FLASH_MASK	mach/mt6795/include/mach/mt6333.h	490;"	d
MT6333_PMIC_RGS_CHR_IN_FLASH_SHIFT	mach/mt6795/include/mach/mt6333.h	491;"	d
MT6333_PMIC_RGS_CHR_MODE_MASK	mach/mt6795/include/mach/mt6333.h	474;"	d
MT6333_PMIC_RGS_CHR_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	475;"	d
MT6333_PMIC_RGS_CHR_OC_MASK	mach/mt6795/include/mach/mt6333.h	498;"	d
MT6333_PMIC_RGS_CHR_OC_SHIFT	mach/mt6795/include/mach/mt6333.h	499;"	d
MT6333_PMIC_RGS_CHR_PLUG_IN_MASK	mach/mt6795/include/mach/mt6333.h	400;"	d
MT6333_PMIC_RGS_CHR_PLUG_IN_SHIFT	mach/mt6795/include/mach/mt6333.h	401;"	d
MT6333_PMIC_RGS_CHR_SUSPEND_MODE_MASK	mach/mt6795/include/mach/mt6333.h	414;"	d
MT6333_PMIC_RGS_CHR_SUSPEND_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	415;"	d
MT6333_PMIC_RGS_CPCSTSYS_EN_MASK	mach/mt6795/include/mach/mt6333.h	518;"	d
MT6333_PMIC_RGS_CPCSTSYS_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	519;"	d
MT6333_PMIC_RGS_CS_SEL_MASK	mach/mt6795/include/mach/mt6333.h	444;"	d
MT6333_PMIC_RGS_CS_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	445;"	d
MT6333_PMIC_RGS_CV_MODE_MASK	mach/mt6795/include/mach/mt6333.h	418;"	d
MT6333_PMIC_RGS_CV_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	419;"	d
MT6333_PMIC_RGS_DRVCDT_SHORT_MASK	mach/mt6795/include/mach/mt6333.h	484;"	d
MT6333_PMIC_RGS_DRVCDT_SHORT_SHIFT	mach/mt6795/include/mach/mt6333.h	485;"	d
MT6333_PMIC_RGS_FLASH_EN_MASK	mach/mt6795/include/mach/mt6333.h	508;"	d
MT6333_PMIC_RGS_FLASH_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	509;"	d
MT6333_PMIC_RGS_FLASH_EN_TIMEOUT_MASK	mach/mt6795/include/mach/mt6333.h	496;"	d
MT6333_PMIC_RGS_FLASH_EN_TIMEOUT_SHIFT	mach/mt6795/include/mach/mt6333.h	497;"	d
MT6333_PMIC_RGS_FORCE_NO_PP_CONFIG_MASK	mach/mt6795/include/mach/mt6333.h	378;"	d
MT6333_PMIC_RGS_FORCE_NO_PP_CONFIG_SHIFT	mach/mt6795/include/mach/mt6333.h	379;"	d
MT6333_PMIC_RGS_FORCE_PP_ON_MASK	mach/mt6795/include/mach/mt6333.h	460;"	d
MT6333_PMIC_RGS_FORCE_PP_ON_SHIFT	mach/mt6795/include/mach/mt6333.h	461;"	d
MT6333_PMIC_RGS_ICH_OC_FLAG_CHR_CORE_MASK	mach/mt6795/include/mach/mt6333.h	464;"	d
MT6333_PMIC_RGS_ICH_OC_FLAG_CHR_CORE_SHIFT	mach/mt6795/include/mach/mt6333.h	465;"	d
MT6333_PMIC_RGS_ICH_SETTING_MASK	mach/mt6795/include/mach/mt6333.h	442;"	d
MT6333_PMIC_RGS_ICH_SETTING_SHIFT	mach/mt6795/include/mach/mt6333.h	443;"	d
MT6333_PMIC_RGS_INI_SYS_ON_MASK	mach/mt6795/include/mach/mt6333.h	462;"	d
MT6333_PMIC_RGS_INI_SYS_ON_SHIFT	mach/mt6795/include/mach/mt6333.h	463;"	d
MT6333_PMIC_RGS_M3_BOOST_EN_MASK	mach/mt6795/include/mach/mt6333.h	510;"	d
MT6333_PMIC_RGS_M3_BOOST_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	511;"	d
MT6333_PMIC_RGS_M3_EN_MASK	mach/mt6795/include/mach/mt6333.h	516;"	d
MT6333_PMIC_RGS_M3_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	517;"	d
MT6333_PMIC_RGS_M3_R_EN_MASK	mach/mt6795/include/mach/mt6333.h	512;"	d
MT6333_PMIC_RGS_M3_R_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	513;"	d
MT6333_PMIC_RGS_M3_S_EN_MASK	mach/mt6795/include/mach/mt6333.h	514;"	d
MT6333_PMIC_RGS_M3_S_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	515;"	d
MT6333_PMIC_RGS_OC_SD_SEL_MASK	mach/mt6795/include/mach/mt6333.h	448;"	d
MT6333_PMIC_RGS_OC_SD_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	449;"	d
MT6333_PMIC_RGS_OTG_DRV_EN_MASK	mach/mt6795/include/mach/mt6333.h	506;"	d
MT6333_PMIC_RGS_OTG_DRV_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	507;"	d
MT6333_PMIC_RGS_OTG_EN_MASK	mach/mt6795/include/mach/mt6333.h	502;"	d
MT6333_PMIC_RGS_OTG_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	503;"	d
MT6333_PMIC_RGS_OTG_EN_STB_MASK	mach/mt6795/include/mach/mt6333.h	504;"	d
MT6333_PMIC_RGS_OTG_EN_STB_SHIFT	mach/mt6795/include/mach/mt6333.h	505;"	d
MT6333_PMIC_RGS_OTG_M3_OC_MASK	mach/mt6795/include/mach/mt6333.h	486;"	d
MT6333_PMIC_RGS_OTG_M3_OC_SHIFT	mach/mt6795/include/mach/mt6333.h	487;"	d
MT6333_PMIC_RGS_OTG_MODE_MASK	mach/mt6795/include/mach/mt6333.h	476;"	d
MT6333_PMIC_RGS_OTG_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	477;"	d
MT6333_PMIC_RGS_OTG_OC_TH_MASK	mach/mt6795/include/mach/mt6333.h	526;"	d
MT6333_PMIC_RGS_OTG_OC_TH_SHIFT	mach/mt6795/include/mach/mt6333.h	527;"	d
MT6333_PMIC_RGS_OTG_PRECC_MASK	mach/mt6795/include/mach/mt6333.h	480;"	d
MT6333_PMIC_RGS_OTG_PRECC_SHIFT	mach/mt6795/include/mach/mt6333.h	481;"	d
MT6333_PMIC_RGS_OTG_THERMAL_MASK	mach/mt6795/include/mach/mt6333.h	488;"	d
MT6333_PMIC_RGS_OTG_THERMAL_SHIFT	mach/mt6795/include/mach/mt6333.h	489;"	d
MT6333_PMIC_RGS_OT_REG_MASK	mach/mt6795/include/mach/mt6333.h	422;"	d
MT6333_PMIC_RGS_OT_REG_SHIFT	mach/mt6795/include/mach/mt6333.h	423;"	d
MT6333_PMIC_RGS_OT_SD_MASK	mach/mt6795/include/mach/mt6333.h	424;"	d
MT6333_PMIC_RGS_OT_SD_SHIFT	mach/mt6795/include/mach/mt6333.h	425;"	d
MT6333_PMIC_RGS_POSEQ_DONE_MASK	mach/mt6795/include/mach/mt6333.h	478;"	d
MT6333_PMIC_RGS_POSEQ_DONE_SHIFT	mach/mt6795/include/mach/mt6333.h	479;"	d
MT6333_PMIC_RGS_POWER_ON_READY_MASK	mach/mt6795/include/mach/mt6333.h	468;"	d
MT6333_PMIC_RGS_POWER_ON_READY_SHIFT	mach/mt6795/include/mach/mt6333.h	469;"	d
MT6333_PMIC_RGS_POWER_PATH_MASK	mach/mt6795/include/mach/mt6333.h	376;"	d
MT6333_PMIC_RGS_POWER_PATH_SHIFT	mach/mt6795/include/mach/mt6333.h	377;"	d
MT6333_PMIC_RGS_PRECC_MODE_MASK	mach/mt6795/include/mach/mt6333.h	416;"	d
MT6333_PMIC_RGS_PRECC_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	417;"	d
MT6333_PMIC_RGS_PWM_BAT_CONFIG_MASK	mach/mt6795/include/mach/mt6333.h	426;"	d
MT6333_PMIC_RGS_PWM_BAT_CONFIG_SHIFT	mach/mt6795/include/mach/mt6333.h	427;"	d
MT6333_PMIC_RGS_PWM_CURRENT_CONFIG_MASK	mach/mt6795/include/mach/mt6333.h	428;"	d
MT6333_PMIC_RGS_PWM_CURRENT_CONFIG_SHIFT	mach/mt6795/include/mach/mt6333.h	429;"	d
MT6333_PMIC_RGS_PWM_EN_MASK	mach/mt6795/include/mach/mt6333.h	500;"	d
MT6333_PMIC_RGS_PWM_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	501;"	d
MT6333_PMIC_RGS_PWM_OC_CHR_CORE_MASK	mach/mt6795/include/mach/mt6333.h	466;"	d
MT6333_PMIC_RGS_PWM_OC_CHR_CORE_SHIFT	mach/mt6795/include/mach/mt6333.h	467;"	d
MT6333_PMIC_RGS_PWM_OC_DET_MASK	mach/mt6795/include/mach/mt6333.h	372;"	d
MT6333_PMIC_RGS_PWM_OC_DET_SHIFT	mach/mt6795/include/mach/mt6333.h	373;"	d
MT6333_PMIC_RGS_PWM_OC_SEL_MASK	mach/mt6795/include/mach/mt6333.h	450;"	d
MT6333_PMIC_RGS_PWM_OC_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	451;"	d
MT6333_PMIC_RGS_PWM_VOLTAGE_CONFIG_MASK	mach/mt6795/include/mach/mt6333.h	430;"	d
MT6333_PMIC_RGS_PWM_VOLTAGE_CONFIG_SHIFT	mach/mt6795/include/mach/mt6333.h	431;"	d
MT6333_PMIC_RGS_SW_GATE_CTRL_MASK	mach/mt6795/include/mach/mt6333.h	520;"	d
MT6333_PMIC_RGS_SW_GATE_CTRL_SHIFT	mach/mt6795/include/mach/mt6333.h	521;"	d
MT6333_PMIC_RGS_SYSCV_COARSE_SEL_MASK	mach/mt6795/include/mach/mt6333.h	456;"	d
MT6333_PMIC_RGS_SYSCV_COARSE_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	457;"	d
MT6333_PMIC_RGS_SYSCV_FINE_SEL_MASK	mach/mt6795/include/mach/mt6333.h	446;"	d
MT6333_PMIC_RGS_SYSCV_FINE_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	447;"	d
MT6333_PMIC_RGS_SYS_GT_CV_MASK	mach/mt6795/include/mach/mt6333.h	384;"	d
MT6333_PMIC_RGS_SYS_GT_CV_SHIFT	mach/mt6795/include/mach/mt6333.h	385;"	d
MT6333_PMIC_RGS_THERMAL_REG_MODE_MASK	mach/mt6795/include/mach/mt6333.h	440;"	d
MT6333_PMIC_RGS_THERMAL_REG_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	441;"	d
MT6333_PMIC_RGS_THERMAL_RG_TH_MASK	mach/mt6795/include/mach/mt6333.h	524;"	d
MT6333_PMIC_RGS_THERMAL_RG_TH_SHIFT	mach/mt6795/include/mach/mt6333.h	525;"	d
MT6333_PMIC_RGS_THERMAL_SD_MODE_MASK	mach/mt6795/include/mach/mt6333.h	408;"	d
MT6333_PMIC_RGS_THERMAL_SD_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	409;"	d
MT6333_PMIC_RGS_USB_DL_KEY_MASK	mach/mt6795/include/mach/mt6333.h	458;"	d
MT6333_PMIC_RGS_USB_DL_KEY_SHIFT	mach/mt6795/include/mach/mt6333.h	459;"	d
MT6333_PMIC_RGS_VIN_DPM_MODE_MASK	mach/mt6795/include/mach/mt6333.h	438;"	d
MT6333_PMIC_RGS_VIN_DPM_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	439;"	d
MT6333_PMIC_RGS_VLED_OPEN_MASK	mach/mt6795/include/mach/mt6333.h	494;"	d
MT6333_PMIC_RGS_VLED_OPEN_SHIFT	mach/mt6795/include/mach/mt6333.h	495;"	d
MT6333_PMIC_RGS_VLED_SHORT_MASK	mach/mt6795/include/mach/mt6333.h	492;"	d
MT6333_PMIC_RGS_VLED_SHORT_SHIFT	mach/mt6795/include/mach/mt6333.h	493;"	d
MT6333_PMIC_RGS_VSYS_OV_DET_MASK	mach/mt6795/include/mach/mt6333.h	374;"	d
MT6333_PMIC_RGS_VSYS_OV_DET_SHIFT	mach/mt6795/include/mach/mt6333.h	375;"	d
MT6333_PMIC_RGS_VSYS_OV_VTH_MASK	mach/mt6795/include/mach/mt6333.h	454;"	d
MT6333_PMIC_RGS_VSYS_OV_VTH_SHIFT	mach/mt6795/include/mach/mt6333.h	455;"	d
MT6333_PMIC_RG_ADCIN_BATON_EN_MASK	mach/mt6795/include/mach/mt6333.h	286;"	d
MT6333_PMIC_RG_ADCIN_BATON_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	287;"	d
MT6333_PMIC_RG_ADCIN_CHRIN_EN_MASK	mach/mt6795/include/mach/mt6333.h	284;"	d
MT6333_PMIC_RG_ADCIN_CHRIN_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	285;"	d
MT6333_PMIC_RG_ADCIN_VBAT_EN_MASK	mach/mt6795/include/mach/mt6333.h	282;"	d
MT6333_PMIC_RG_ADCIN_VBAT_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	283;"	d
MT6333_PMIC_RG_BAT_ON_OPEN_VTH_MASK	mach/mt6795/include/mach/mt6333.h	288;"	d
MT6333_PMIC_RG_BAT_ON_OPEN_VTH_SHIFT	mach/mt6795/include/mach/mt6333.h	289;"	d
MT6333_PMIC_RG_BAT_ON_PULL_HIGH_EN_MASK	mach/mt6795/include/mach/mt6333.h	290;"	d
MT6333_PMIC_RG_BAT_ON_PULL_HIGH_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	291;"	d
MT6333_PMIC_RG_BGR_RSEL_MASK	mach/mt6795/include/mach/mt6333.h	262;"	d
MT6333_PMIC_RG_BGR_RSEL_SHIFT	mach/mt6795/include/mach/mt6333.h	263;"	d
MT6333_PMIC_RG_BGR_TEST_CKIN_MASK	mach/mt6795/include/mach/mt6333.h	276;"	d
MT6333_PMIC_RG_BGR_TEST_CKIN_SHIFT	mach/mt6795/include/mach/mt6333.h	277;"	d
MT6333_PMIC_RG_BGR_TEST_EN_MASK	mach/mt6795/include/mach/mt6333.h	272;"	d
MT6333_PMIC_RG_BGR_TEST_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	273;"	d
MT6333_PMIC_RG_BGR_TEST_RSTB_MASK	mach/mt6795/include/mach/mt6333.h	274;"	d
MT6333_PMIC_RG_BGR_TEST_RSTB_SHIFT	mach/mt6795/include/mach/mt6333.h	275;"	d
MT6333_PMIC_RG_BGR_TRIM_EN_MASK	mach/mt6795/include/mach/mt6333.h	270;"	d
MT6333_PMIC_RG_BGR_TRIM_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	271;"	d
MT6333_PMIC_RG_BGR_TRIM_MASK	mach/mt6795/include/mach/mt6333.h	268;"	d
MT6333_PMIC_RG_BGR_TRIM_SHIFT	mach/mt6795/include/mach/mt6333.h	269;"	d
MT6333_PMIC_RG_BGR_UNCHOP_MASK	mach/mt6795/include/mach/mt6333.h	264;"	d
MT6333_PMIC_RG_BGR_UNCHOP_PH_MASK	mach/mt6795/include/mach/mt6333.h	266;"	d
MT6333_PMIC_RG_BGR_UNCHOP_PH_SHIFT	mach/mt6795/include/mach/mt6333.h	267;"	d
MT6333_PMIC_RG_BGR_UNCHOP_SHIFT	mach/mt6795/include/mach/mt6333.h	265;"	d
MT6333_PMIC_RG_BUCK_1M_CK_EN_MASK	mach/mt6795/include/mach/mt6333.h	640;"	d
MT6333_PMIC_RG_BUCK_1M_CK_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	641;"	d
MT6333_PMIC_RG_BUCK_2M_CK_EN_MASK	mach/mt6795/include/mach/mt6333.h	642;"	d
MT6333_PMIC_RG_BUCK_2M_CK_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	643;"	d
MT6333_PMIC_RG_BUCK_3M_CK_EN_MASK	mach/mt6795/include/mach/mt6333.h	644;"	d
MT6333_PMIC_RG_BUCK_3M_CK_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	645;"	d
MT6333_PMIC_RG_BUCK_6M_CK_EN_MASK	mach/mt6795/include/mach/mt6333.h	646;"	d
MT6333_PMIC_RG_BUCK_6M_CK_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	647;"	d
MT6333_PMIC_RG_BUCK_BYPASS_VOSEL_LIMIT_MASK	mach/mt6795/include/mach/mt6333.h	1136;"	d
MT6333_PMIC_RG_BUCK_BYPASS_VOSEL_LIMIT_SHIFT	mach/mt6795/include/mach/mt6333.h	1137;"	d
MT6333_PMIC_RG_BUCK_CALI_32K_CK_EN_MASK	mach/mt6795/include/mach/mt6333.h	656;"	d
MT6333_PMIC_RG_BUCK_CALI_32K_CK_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	657;"	d
MT6333_PMIC_RG_BUCK_CALI_6M_CK_EN_MASK	mach/mt6795/include/mach/mt6333.h	660;"	d
MT6333_PMIC_RG_BUCK_CALI_6M_CK_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	661;"	d
MT6333_PMIC_RG_BUCK_CALI_PWM_CK_EN_MASK	mach/mt6795/include/mach/mt6333.h	658;"	d
MT6333_PMIC_RG_BUCK_CALI_PWM_CK_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	659;"	d
MT6333_PMIC_RG_BUCK_MON_FLAG_EN_MASK	mach/mt6795/include/mach/mt6333.h	1138;"	d
MT6333_PMIC_RG_BUCK_MON_FLAG_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	1139;"	d
MT6333_PMIC_RG_BUCK_MON_FLAG_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1132;"	d
MT6333_PMIC_RG_BUCK_MON_FLAG_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1133;"	d
MT6333_PMIC_RG_BUCK_OSC_EN_MASK	mach/mt6795/include/mach/mt6333.h	652;"	d
MT6333_PMIC_RG_BUCK_OSC_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	653;"	d
MT6333_PMIC_RG_BUCK_OVERLOAD_PROT_EN_MASK	mach/mt6795/include/mach/mt6333.h	556;"	d
MT6333_PMIC_RG_BUCK_OVERLOAD_PROT_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	557;"	d
MT6333_PMIC_RG_BUCK_RSV0_MASK	mach/mt6795/include/mach/mt6333.h	892;"	d
MT6333_PMIC_RG_BUCK_RSV0_SHIFT	mach/mt6795/include/mach/mt6333.h	893;"	d
MT6333_PMIC_RG_BUCK_RSV1_MASK	mach/mt6795/include/mach/mt6333.h	1116;"	d
MT6333_PMIC_RG_BUCK_RSV1_SHIFT	mach/mt6795/include/mach/mt6333.h	1117;"	d
MT6333_PMIC_RG_BUCK_RSV2_5_0_MASK	mach/mt6795/include/mach/mt6333.h	1134;"	d
MT6333_PMIC_RG_BUCK_RSV2_5_0_SHIFT	mach/mt6795/include/mach/mt6333.h	1135;"	d
MT6333_PMIC_RG_CHGPREG_SEL_MASK	mach/mt6795/include/mach/mt6333.h	354;"	d
MT6333_PMIC_RG_CHGPREG_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	355;"	d
MT6333_PMIC_RG_CHK_CHRIN_TIME_EXT_MASK	mach/mt6795/include/mach/mt6333.h	582;"	d
MT6333_PMIC_RG_CHK_CHRIN_TIME_EXT_SHIFT	mach/mt6795/include/mach/mt6333.h	583;"	d
MT6333_PMIC_RG_CHOPFREQ_SEL_MASK	mach/mt6795/include/mach/mt6333.h	352;"	d
MT6333_PMIC_RG_CHOPFREQ_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	353;"	d
MT6333_PMIC_RG_CHOP_EN_MASK	mach/mt6795/include/mach/mt6333.h	326;"	d
MT6333_PMIC_RG_CHOP_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	327;"	d
MT6333_PMIC_RG_CHRIN_HV_VTH_MASK	mach/mt6795/include/mach/mt6333.h	548;"	d
MT6333_PMIC_RG_CHRIN_HV_VTH_SHIFT	mach/mt6795/include/mach/mt6333.h	549;"	d
MT6333_PMIC_RG_CHRIN_LV_VTH_MASK	mach/mt6795/include/mach/mt6333.h	546;"	d
MT6333_PMIC_RG_CHRIN_LV_VTH_SHIFT	mach/mt6795/include/mach/mt6333.h	547;"	d
MT6333_PMIC_RG_CHRWDT_EN_MASK	mach/mt6795/include/mach/mt6333.h	778;"	d
MT6333_PMIC_RG_CHRWDT_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	779;"	d
MT6333_PMIC_RG_CHRWDT_FLAG_MASK	mach/mt6795/include/mach/mt6333.h	784;"	d
MT6333_PMIC_RG_CHRWDT_FLAG_SHIFT	mach/mt6795/include/mach/mt6333.h	785;"	d
MT6333_PMIC_RG_CHRWDT_TD_MASK	mach/mt6795/include/mach/mt6333.h	780;"	d
MT6333_PMIC_RG_CHRWDT_TD_SHIFT	mach/mt6795/include/mach/mt6333.h	781;"	d
MT6333_PMIC_RG_CHRWDT_WR_MASK	mach/mt6795/include/mach/mt6333.h	782;"	d
MT6333_PMIC_RG_CHRWDT_WR_SHIFT	mach/mt6795/include/mach/mt6333.h	783;"	d
MT6333_PMIC_RG_CHR_1M_CK_EN_MASK	mach/mt6795/include/mach/mt6333.h	636;"	d
MT6333_PMIC_RG_CHR_1M_CK_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	637;"	d
MT6333_PMIC_RG_CHR_250K_CK_EN_MASK	mach/mt6795/include/mach/mt6333.h	634;"	d
MT6333_PMIC_RG_CHR_250K_CK_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	635;"	d
MT6333_PMIC_RG_CHR_EN_MASK	mach/mt6795/include/mach/mt6333.h	278;"	d
MT6333_PMIC_RG_CHR_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	279;"	d
MT6333_PMIC_RG_CHR_OC_AUTO_OFF_MASK	mach/mt6795/include/mach/mt6333.h	562;"	d
MT6333_PMIC_RG_CHR_OC_AUTO_OFF_SHIFT	mach/mt6795/include/mach/mt6333.h	563;"	d
MT6333_PMIC_RG_CHR_OC_RESET_MASK	mach/mt6795/include/mach/mt6333.h	564;"	d
MT6333_PMIC_RG_CHR_OC_RESET_SHIFT	mach/mt6795/include/mach/mt6333.h	565;"	d
MT6333_PMIC_RG_CHR_OTG_HV_TH_MASK	mach/mt6795/include/mach/mt6333.h	304;"	d
MT6333_PMIC_RG_CHR_OTG_HV_TH_SHIFT	mach/mt6795/include/mach/mt6333.h	305;"	d
MT6333_PMIC_RG_CHR_OTG_LV_TH_MASK	mach/mt6795/include/mach/mt6333.h	302;"	d
MT6333_PMIC_RG_CHR_OTG_LV_TH_SHIFT	mach/mt6795/include/mach/mt6333.h	303;"	d
MT6333_PMIC_RG_CHR_PWM_CK_EN_MASK	mach/mt6795/include/mach/mt6333.h	638;"	d
MT6333_PMIC_RG_CHR_PWM_CK_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	639;"	d
MT6333_PMIC_RG_CHR_SUSPEND_MASK	mach/mt6795/include/mach/mt6333.h	528;"	d
MT6333_PMIC_RG_CHR_SUSPEND_SHIFT	mach/mt6795/include/mach/mt6333.h	529;"	d
MT6333_PMIC_RG_CH_COMPLETE_AUTO_OFF_MASK	mach/mt6795/include/mach/mt6333.h	558;"	d
MT6333_PMIC_RG_CH_COMPLETE_AUTO_OFF_SHIFT	mach/mt6795/include/mach/mt6333.h	559;"	d
MT6333_PMIC_RG_CSA_OTG_SEL_MASK	mach/mt6795/include/mach/mt6333.h	314;"	d
MT6333_PMIC_RG_CSA_OTG_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	315;"	d
MT6333_PMIC_RG_CS_VREFTRIM_MASK	mach/mt6795/include/mach/mt6333.h	336;"	d
MT6333_PMIC_RG_CS_VREFTRIM_SHIFT	mach/mt6795/include/mach/mt6333.h	337;"	d
MT6333_PMIC_RG_CV_SEL_MASK	mach/mt6795/include/mach/mt6333.h	538;"	d
MT6333_PMIC_RG_CV_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	539;"	d
MT6333_PMIC_RG_CV_SEL_USBDL_MASK	mach/mt6795/include/mach/mt6333.h	602;"	d
MT6333_PMIC_RG_CV_SEL_USBDL_SHIFT	mach/mt6795/include/mach/mt6333.h	603;"	d
MT6333_PMIC_RG_EFUSE_ADDR_MASK	mach/mt6795/include/mach/mt6333.h	1228;"	d
MT6333_PMIC_RG_EFUSE_ADDR_SHIFT	mach/mt6795/include/mach/mt6333.h	1229;"	d
MT6333_PMIC_RG_EFUSE_BUSY_MASK	mach/mt6795/include/mach/mt6333.h	1246;"	d
MT6333_PMIC_RG_EFUSE_BUSY_SHIFT	mach/mt6795/include/mach/mt6333.h	1247;"	d
MT6333_PMIC_RG_EFUSE_DOUT_0_7_MASK	mach/mt6795/include/mach/mt6333.h	1256;"	d
MT6333_PMIC_RG_EFUSE_DOUT_0_7_SHIFT	mach/mt6795/include/mach/mt6333.h	1257;"	d
MT6333_PMIC_RG_EFUSE_DOUT_16_23_MASK	mach/mt6795/include/mach/mt6333.h	1260;"	d
MT6333_PMIC_RG_EFUSE_DOUT_16_23_SHIFT	mach/mt6795/include/mach/mt6333.h	1261;"	d
MT6333_PMIC_RG_EFUSE_DOUT_24_31_MASK	mach/mt6795/include/mach/mt6333.h	1262;"	d
MT6333_PMIC_RG_EFUSE_DOUT_24_31_SHIFT	mach/mt6795/include/mach/mt6333.h	1263;"	d
MT6333_PMIC_RG_EFUSE_DOUT_32_39_MASK	mach/mt6795/include/mach/mt6333.h	1264;"	d
MT6333_PMIC_RG_EFUSE_DOUT_32_39_SHIFT	mach/mt6795/include/mach/mt6333.h	1265;"	d
MT6333_PMIC_RG_EFUSE_DOUT_40_47_MASK	mach/mt6795/include/mach/mt6333.h	1266;"	d
MT6333_PMIC_RG_EFUSE_DOUT_40_47_SHIFT	mach/mt6795/include/mach/mt6333.h	1267;"	d
MT6333_PMIC_RG_EFUSE_DOUT_48_55_MASK	mach/mt6795/include/mach/mt6333.h	1268;"	d
MT6333_PMIC_RG_EFUSE_DOUT_48_55_SHIFT	mach/mt6795/include/mach/mt6333.h	1269;"	d
MT6333_PMIC_RG_EFUSE_DOUT_56_63_MASK	mach/mt6795/include/mach/mt6333.h	1270;"	d
MT6333_PMIC_RG_EFUSE_DOUT_56_63_SHIFT	mach/mt6795/include/mach/mt6333.h	1271;"	d
MT6333_PMIC_RG_EFUSE_DOUT_8_15_MASK	mach/mt6795/include/mach/mt6333.h	1258;"	d
MT6333_PMIC_RG_EFUSE_DOUT_8_15_SHIFT	mach/mt6795/include/mach/mt6333.h	1259;"	d
MT6333_PMIC_RG_EFUSE_EN_MASK	mach/mt6795/include/mach/mt6333.h	1232;"	d
MT6333_PMIC_RG_EFUSE_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	1233;"	d
MT6333_PMIC_RG_EFUSE_PKEY_MASK	mach/mt6795/include/mach/mt6333.h	1234;"	d
MT6333_PMIC_RG_EFUSE_PKEY_SHIFT	mach/mt6795/include/mach/mt6333.h	1235;"	d
MT6333_PMIC_RG_EFUSE_PROG_MASK	mach/mt6795/include/mach/mt6333.h	1230;"	d
MT6333_PMIC_RG_EFUSE_PROG_SHIFT	mach/mt6795/include/mach/mt6333.h	1231;"	d
MT6333_PMIC_RG_EFUSE_PROG_SRC_MASK	mach/mt6795/include/mach/mt6333.h	1238;"	d
MT6333_PMIC_RG_EFUSE_PROG_SRC_SHIFT	mach/mt6795/include/mach/mt6333.h	1239;"	d
MT6333_PMIC_RG_EFUSE_RD_ACK_MASK	mach/mt6795/include/mach/mt6333.h	1244;"	d
MT6333_PMIC_RG_EFUSE_RD_ACK_SHIFT	mach/mt6795/include/mach/mt6333.h	1245;"	d
MT6333_PMIC_RG_EFUSE_RD_TRIG_MASK	mach/mt6795/include/mach/mt6333.h	1236;"	d
MT6333_PMIC_RG_EFUSE_RD_TRIG_SHIFT	mach/mt6795/include/mach/mt6333.h	1237;"	d
MT6333_PMIC_RG_FLASH_DIM_DUTY_MASK	mach/mt6795/include/mach/mt6333.h	580;"	d
MT6333_PMIC_RG_FLASH_DIM_DUTY_SHIFT	mach/mt6795/include/mach/mt6333.h	581;"	d
MT6333_PMIC_RG_FLASH_DIM_FSEL_MASK	mach/mt6795/include/mach/mt6333.h	584;"	d
MT6333_PMIC_RG_FLASH_DIM_FSEL_SHIFT	mach/mt6795/include/mach/mt6333.h	585;"	d
MT6333_PMIC_RG_FLASH_DRV_EN_MASK	mach/mt6795/include/mach/mt6333.h	356;"	d
MT6333_PMIC_RG_FLASH_DRV_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	357;"	d
MT6333_PMIC_RG_FLASH_EN_MASK	mach/mt6795/include/mach/mt6333.h	570;"	d
MT6333_PMIC_RG_FLASH_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	571;"	d
MT6333_PMIC_RG_FLASH_EN_TIMEOUT_SEL_MASK	mach/mt6795/include/mach/mt6333.h	596;"	d
MT6333_PMIC_RG_FLASH_EN_TIMEOUT_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	597;"	d
MT6333_PMIC_RG_FLASH_ISET_MASK	mach/mt6795/include/mach/mt6333.h	586;"	d
MT6333_PMIC_RG_FLASH_ISET_SHIFT	mach/mt6795/include/mach/mt6333.h	587;"	d
MT6333_PMIC_RG_FLASH_ISET_STEP_MASK	mach/mt6795/include/mach/mt6333.h	588;"	d
MT6333_PMIC_RG_FLASH_ISET_STEP_SHIFT	mach/mt6795/include/mach/mt6333.h	589;"	d
MT6333_PMIC_RG_FLASH_PWM_EN_MASK	mach/mt6795/include/mach/mt6333.h	572;"	d
MT6333_PMIC_RG_FLASH_PWM_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	573;"	d
MT6333_PMIC_RG_FLASH_PWM_EN_STB_MASK	mach/mt6795/include/mach/mt6333.h	574;"	d
MT6333_PMIC_RG_FLASH_PWM_EN_STB_SHIFT	mach/mt6795/include/mach/mt6333.h	575;"	d
MT6333_PMIC_RG_FORCE_NON_OC_MASK	mach/mt6795/include/mach/mt6333.h	328;"	d
MT6333_PMIC_RG_FORCE_NON_OC_SHIFT	mach/mt6795/include/mach/mt6333.h	329;"	d
MT6333_PMIC_RG_FORCE_NON_OV_MASK	mach/mt6795/include/mach/mt6333.h	330;"	d
MT6333_PMIC_RG_FORCE_NON_OV_SHIFT	mach/mt6795/include/mach/mt6333.h	331;"	d
MT6333_PMIC_RG_FORCE_OTG_NON_OV_MASK	mach/mt6795/include/mach/mt6333.h	348;"	d
MT6333_PMIC_RG_FORCE_OTG_NON_OV_SHIFT	mach/mt6795/include/mach/mt6333.h	349;"	d
MT6333_PMIC_RG_FPWM_OTG_MASK	mach/mt6795/include/mach/mt6333.h	358;"	d
MT6333_PMIC_RG_FPWM_OTG_SHIFT	mach/mt6795/include/mach/mt6333.h	359;"	d
MT6333_PMIC_RG_FSOURCE_EN_MASK	mach/mt6795/include/mach/mt6333.h	1254;"	d
MT6333_PMIC_RG_FSOURCE_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	1255;"	d
MT6333_PMIC_RG_GDRI_MINOFF_EN_MASK	mach/mt6795/include/mach/mt6333.h	332;"	d
MT6333_PMIC_RG_GDRI_MINOFF_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	333;"	d
MT6333_PMIC_RG_ICH_PRE_SEL_MASK	mach/mt6795/include/mach/mt6333.h	542;"	d
MT6333_PMIC_RG_ICH_PRE_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	543;"	d
MT6333_PMIC_RG_ICH_SEL_MASK	mach/mt6795/include/mach/mt6333.h	540;"	d
MT6333_PMIC_RG_ICH_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	541;"	d
MT6333_PMIC_RG_ICS_LOOP_MASK	mach/mt6795/include/mach/mt6333.h	322;"	d
MT6333_PMIC_RG_ICS_LOOP_SHIFT	mach/mt6795/include/mach/mt6333.h	323;"	d
MT6333_PMIC_RG_INOUT_CSREG_SEL_MASK	mach/mt6795/include/mach/mt6333.h	350;"	d
MT6333_PMIC_RG_INOUT_CSREG_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	351;"	d
MT6333_PMIC_RG_INPUT_CC_REG_MASK	mach/mt6795/include/mach/mt6333.h	344;"	d
MT6333_PMIC_RG_INPUT_CC_REG_SHIFT	mach/mt6795/include/mach/mt6333.h	345;"	d
MT6333_PMIC_RG_INT_EN_BUCK_THERMAL_CLR_MASK	mach/mt6795/include/mach/mt6333.h	758;"	d
MT6333_PMIC_RG_INT_EN_BUCK_THERMAL_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	759;"	d
MT6333_PMIC_RG_INT_EN_BUCK_THERMAL_MASK	mach/mt6795/include/mach/mt6333.h	726;"	d
MT6333_PMIC_RG_INT_EN_BUCK_THERMAL_SET_MASK	mach/mt6795/include/mach/mt6333.h	742;"	d
MT6333_PMIC_RG_INT_EN_BUCK_THERMAL_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	743;"	d
MT6333_PMIC_RG_INT_EN_BUCK_THERMAL_SHIFT	mach/mt6795/include/mach/mt6333.h	727;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VCORE_OC_CLR_MASK	mach/mt6795/include/mach/mt6333.h	752;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VCORE_OC_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	753;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VCORE_OC_MASK	mach/mt6795/include/mach/mt6333.h	720;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VCORE_OC_SET_MASK	mach/mt6795/include/mach/mt6333.h	736;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VCORE_OC_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	737;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VCORE_OC_SHIFT	mach/mt6795/include/mach/mt6333.h	721;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VMEM_OC_CLR_MASK	mach/mt6795/include/mach/mt6333.h	754;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VMEM_OC_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	755;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VMEM_OC_MASK	mach/mt6795/include/mach/mt6333.h	722;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VMEM_OC_SET_MASK	mach/mt6795/include/mach/mt6333.h	738;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VMEM_OC_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	739;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VMEM_OC_SHIFT	mach/mt6795/include/mach/mt6333.h	723;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VRF18_OC_CLR_MASK	mach/mt6795/include/mach/mt6333.h	756;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VRF18_OC_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	757;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VRF18_OC_MASK	mach/mt6795/include/mach/mt6333.h	724;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VRF18_OC_SET_MASK	mach/mt6795/include/mach/mt6333.h	740;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VRF18_OC_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	741;"	d
MT6333_PMIC_RG_INT_EN_BUCK_VRF18_OC_SHIFT	mach/mt6795/include/mach/mt6333.h	725;"	d
MT6333_PMIC_RG_INT_EN_CHRWDT_FLAG_CLR_MASK	mach/mt6795/include/mach/mt6333.h	750;"	d
MT6333_PMIC_RG_INT_EN_CHRWDT_FLAG_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	751;"	d
MT6333_PMIC_RG_INT_EN_CHRWDT_FLAG_MASK	mach/mt6795/include/mach/mt6333.h	718;"	d
MT6333_PMIC_RG_INT_EN_CHRWDT_FLAG_SET_MASK	mach/mt6795/include/mach/mt6333.h	734;"	d
MT6333_PMIC_RG_INT_EN_CHRWDT_FLAG_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	735;"	d
MT6333_PMIC_RG_INT_EN_CHRWDT_FLAG_SHIFT	mach/mt6795/include/mach/mt6333.h	719;"	d
MT6333_PMIC_RG_INT_EN_CHR_COMPLETE_CLR_MASK	mach/mt6795/include/mach/mt6333.h	702;"	d
MT6333_PMIC_RG_INT_EN_CHR_COMPLETE_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	703;"	d
MT6333_PMIC_RG_INT_EN_CHR_COMPLETE_MASK	mach/mt6795/include/mach/mt6333.h	670;"	d
MT6333_PMIC_RG_INT_EN_CHR_COMPLETE_SET_MASK	mach/mt6795/include/mach/mt6333.h	686;"	d
MT6333_PMIC_RG_INT_EN_CHR_COMPLETE_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	687;"	d
MT6333_PMIC_RG_INT_EN_CHR_COMPLETE_SHIFT	mach/mt6795/include/mach/mt6333.h	671;"	d
MT6333_PMIC_RG_INT_EN_CHR_OC_CLR_MASK	mach/mt6795/include/mach/mt6333.h	774;"	d
MT6333_PMIC_RG_INT_EN_CHR_OC_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	775;"	d
MT6333_PMIC_RG_INT_EN_CHR_OC_MASK	mach/mt6795/include/mach/mt6333.h	766;"	d
MT6333_PMIC_RG_INT_EN_CHR_OC_SET_MASK	mach/mt6795/include/mach/mt6333.h	770;"	d
MT6333_PMIC_RG_INT_EN_CHR_OC_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	771;"	d
MT6333_PMIC_RG_INT_EN_CHR_OC_SHIFT	mach/mt6795/include/mach/mt6333.h	767;"	d
MT6333_PMIC_RG_INT_EN_CHR_PLUG_IN_FLASH_CLR_MASK	mach/mt6795/include/mach/mt6333.h	776;"	d
MT6333_PMIC_RG_INT_EN_CHR_PLUG_IN_FLASH_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	777;"	d
MT6333_PMIC_RG_INT_EN_CHR_PLUG_IN_FLASH_MASK	mach/mt6795/include/mach/mt6333.h	768;"	d
MT6333_PMIC_RG_INT_EN_CHR_PLUG_IN_FLASH_SET_MASK	mach/mt6795/include/mach/mt6333.h	772;"	d
MT6333_PMIC_RG_INT_EN_CHR_PLUG_IN_FLASH_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	773;"	d
MT6333_PMIC_RG_INT_EN_CHR_PLUG_IN_FLASH_SHIFT	mach/mt6795/include/mach/mt6333.h	769;"	d
MT6333_PMIC_RG_INT_EN_FLASH_EN_TIMEOUT_CLR_MASK	mach/mt6795/include/mach/mt6333.h	760;"	d
MT6333_PMIC_RG_INT_EN_FLASH_EN_TIMEOUT_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	761;"	d
MT6333_PMIC_RG_INT_EN_FLASH_EN_TIMEOUT_MASK	mach/mt6795/include/mach/mt6333.h	728;"	d
MT6333_PMIC_RG_INT_EN_FLASH_EN_TIMEOUT_SET_MASK	mach/mt6795/include/mach/mt6333.h	744;"	d
MT6333_PMIC_RG_INT_EN_FLASH_EN_TIMEOUT_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	745;"	d
MT6333_PMIC_RG_INT_EN_FLASH_EN_TIMEOUT_SHIFT	mach/mt6795/include/mach/mt6333.h	729;"	d
MT6333_PMIC_RG_INT_EN_FLASH_VLED_OPEN_CLR_MASK	mach/mt6795/include/mach/mt6333.h	764;"	d
MT6333_PMIC_RG_INT_EN_FLASH_VLED_OPEN_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	765;"	d
MT6333_PMIC_RG_INT_EN_FLASH_VLED_OPEN_MASK	mach/mt6795/include/mach/mt6333.h	732;"	d
MT6333_PMIC_RG_INT_EN_FLASH_VLED_OPEN_SET_MASK	mach/mt6795/include/mach/mt6333.h	748;"	d
MT6333_PMIC_RG_INT_EN_FLASH_VLED_OPEN_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	749;"	d
MT6333_PMIC_RG_INT_EN_FLASH_VLED_OPEN_SHIFT	mach/mt6795/include/mach/mt6333.h	733;"	d
MT6333_PMIC_RG_INT_EN_FLASH_VLED_SHORT_CLR_MASK	mach/mt6795/include/mach/mt6333.h	762;"	d
MT6333_PMIC_RG_INT_EN_FLASH_VLED_SHORT_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	763;"	d
MT6333_PMIC_RG_INT_EN_FLASH_VLED_SHORT_MASK	mach/mt6795/include/mach/mt6333.h	730;"	d
MT6333_PMIC_RG_INT_EN_FLASH_VLED_SHORT_SET_MASK	mach/mt6795/include/mach/mt6333.h	746;"	d
MT6333_PMIC_RG_INT_EN_FLASH_VLED_SHORT_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	747;"	d
MT6333_PMIC_RG_INT_EN_FLASH_VLED_SHORT_SHIFT	mach/mt6795/include/mach/mt6333.h	731;"	d
MT6333_PMIC_RG_INT_EN_OTG_CHRIN_SHORT_CLR_MASK	mach/mt6795/include/mach/mt6333.h	714;"	d
MT6333_PMIC_RG_INT_EN_OTG_CHRIN_SHORT_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	715;"	d
MT6333_PMIC_RG_INT_EN_OTG_CHRIN_SHORT_MASK	mach/mt6795/include/mach/mt6333.h	682;"	d
MT6333_PMIC_RG_INT_EN_OTG_CHRIN_SHORT_SET_MASK	mach/mt6795/include/mach/mt6333.h	698;"	d
MT6333_PMIC_RG_INT_EN_OTG_CHRIN_SHORT_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	699;"	d
MT6333_PMIC_RG_INT_EN_OTG_CHRIN_SHORT_SHIFT	mach/mt6795/include/mach/mt6333.h	683;"	d
MT6333_PMIC_RG_INT_EN_OTG_DRVCDT_SHORT_CLR_MASK	mach/mt6795/include/mach/mt6333.h	716;"	d
MT6333_PMIC_RG_INT_EN_OTG_DRVCDT_SHORT_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	717;"	d
MT6333_PMIC_RG_INT_EN_OTG_DRVCDT_SHORT_MASK	mach/mt6795/include/mach/mt6333.h	684;"	d
MT6333_PMIC_RG_INT_EN_OTG_DRVCDT_SHORT_SET_MASK	mach/mt6795/include/mach/mt6333.h	700;"	d
MT6333_PMIC_RG_INT_EN_OTG_DRVCDT_SHORT_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	701;"	d
MT6333_PMIC_RG_INT_EN_OTG_DRVCDT_SHORT_SHIFT	mach/mt6795/include/mach/mt6333.h	685;"	d
MT6333_PMIC_RG_INT_EN_OTG_OC_CLR_MASK	mach/mt6795/include/mach/mt6333.h	710;"	d
MT6333_PMIC_RG_INT_EN_OTG_OC_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	711;"	d
MT6333_PMIC_RG_INT_EN_OTG_OC_MASK	mach/mt6795/include/mach/mt6333.h	678;"	d
MT6333_PMIC_RG_INT_EN_OTG_OC_SET_MASK	mach/mt6795/include/mach/mt6333.h	694;"	d
MT6333_PMIC_RG_INT_EN_OTG_OC_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	695;"	d
MT6333_PMIC_RG_INT_EN_OTG_OC_SHIFT	mach/mt6795/include/mach/mt6333.h	679;"	d
MT6333_PMIC_RG_INT_EN_OTG_THERMAL_CLR_MASK	mach/mt6795/include/mach/mt6333.h	712;"	d
MT6333_PMIC_RG_INT_EN_OTG_THERMAL_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	713;"	d
MT6333_PMIC_RG_INT_EN_OTG_THERMAL_MASK	mach/mt6795/include/mach/mt6333.h	680;"	d
MT6333_PMIC_RG_INT_EN_OTG_THERMAL_SET_MASK	mach/mt6795/include/mach/mt6333.h	696;"	d
MT6333_PMIC_RG_INT_EN_OTG_THERMAL_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	697;"	d
MT6333_PMIC_RG_INT_EN_OTG_THERMAL_SHIFT	mach/mt6795/include/mach/mt6333.h	681;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_REG_IN_CLR_MASK	mach/mt6795/include/mach/mt6333.h	706;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_REG_IN_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	707;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_REG_IN_MASK	mach/mt6795/include/mach/mt6333.h	674;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_REG_IN_SET_MASK	mach/mt6795/include/mach/mt6333.h	690;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_REG_IN_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	691;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_REG_IN_SHIFT	mach/mt6795/include/mach/mt6333.h	675;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_REG_OUT_CLR_MASK	mach/mt6795/include/mach/mt6333.h	708;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_REG_OUT_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	709;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_REG_OUT_MASK	mach/mt6795/include/mach/mt6333.h	676;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_REG_OUT_SET_MASK	mach/mt6795/include/mach/mt6333.h	692;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_REG_OUT_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	693;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_REG_OUT_SHIFT	mach/mt6795/include/mach/mt6333.h	677;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_SD_CLR_MASK	mach/mt6795/include/mach/mt6333.h	704;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_SD_CLR_SHIFT	mach/mt6795/include/mach/mt6333.h	705;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_SD_MASK	mach/mt6795/include/mach/mt6333.h	672;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_SD_SET_MASK	mach/mt6795/include/mach/mt6333.h	688;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_SD_SET_SHIFT	mach/mt6795/include/mach/mt6333.h	689;"	d
MT6333_PMIC_RG_INT_EN_THERMAL_SD_SHIFT	mach/mt6795/include/mach/mt6333.h	673;"	d
MT6333_PMIC_RG_INT_PH_ENB_MASK	mach/mt6795/include/mach/mt6333.h	292;"	d
MT6333_PMIC_RG_INT_PH_ENB_SHIFT	mach/mt6795/include/mach/mt6333.h	293;"	d
MT6333_PMIC_RG_INT_STATUS_BUCK_THERMAL_MASK	mach/mt6795/include/mach/mt6333.h	810;"	d
MT6333_PMIC_RG_INT_STATUS_BUCK_THERMAL_SHIFT	mach/mt6795/include/mach/mt6333.h	811;"	d
MT6333_PMIC_RG_INT_STATUS_BUCK_VCORE_OC_MASK	mach/mt6795/include/mach/mt6333.h	804;"	d
MT6333_PMIC_RG_INT_STATUS_BUCK_VCORE_OC_SHIFT	mach/mt6795/include/mach/mt6333.h	805;"	d
MT6333_PMIC_RG_INT_STATUS_BUCK_VMEM_OC_MASK	mach/mt6795/include/mach/mt6333.h	806;"	d
MT6333_PMIC_RG_INT_STATUS_BUCK_VMEM_OC_SHIFT	mach/mt6795/include/mach/mt6333.h	807;"	d
MT6333_PMIC_RG_INT_STATUS_BUCK_VRF18_OC_MASK	mach/mt6795/include/mach/mt6333.h	808;"	d
MT6333_PMIC_RG_INT_STATUS_BUCK_VRF18_OC_SHIFT	mach/mt6795/include/mach/mt6333.h	809;"	d
MT6333_PMIC_RG_INT_STATUS_CHRWDT_FLAG_MASK	mach/mt6795/include/mach/mt6333.h	802;"	d
MT6333_PMIC_RG_INT_STATUS_CHRWDT_FLAG_SHIFT	mach/mt6795/include/mach/mt6333.h	803;"	d
MT6333_PMIC_RG_INT_STATUS_CHR_COMPLETE_MASK	mach/mt6795/include/mach/mt6333.h	786;"	d
MT6333_PMIC_RG_INT_STATUS_CHR_COMPLETE_SHIFT	mach/mt6795/include/mach/mt6333.h	787;"	d
MT6333_PMIC_RG_INT_STATUS_CHR_OC_MASK	mach/mt6795/include/mach/mt6333.h	818;"	d
MT6333_PMIC_RG_INT_STATUS_CHR_OC_SHIFT	mach/mt6795/include/mach/mt6333.h	819;"	d
MT6333_PMIC_RG_INT_STATUS_CHR_PLUG_IN_FLASH_MASK	mach/mt6795/include/mach/mt6333.h	820;"	d
MT6333_PMIC_RG_INT_STATUS_CHR_PLUG_IN_FLASH_SHIFT	mach/mt6795/include/mach/mt6333.h	821;"	d
MT6333_PMIC_RG_INT_STATUS_FLASH_EN_TIMEOUT_MASK	mach/mt6795/include/mach/mt6333.h	812;"	d
MT6333_PMIC_RG_INT_STATUS_FLASH_EN_TIMEOUT_SHIFT	mach/mt6795/include/mach/mt6333.h	813;"	d
MT6333_PMIC_RG_INT_STATUS_FLASH_VLED_OPEN_MASK	mach/mt6795/include/mach/mt6333.h	816;"	d
MT6333_PMIC_RG_INT_STATUS_FLASH_VLED_OPEN_SHIFT	mach/mt6795/include/mach/mt6333.h	817;"	d
MT6333_PMIC_RG_INT_STATUS_FLASH_VLED_SHORT_MASK	mach/mt6795/include/mach/mt6333.h	814;"	d
MT6333_PMIC_RG_INT_STATUS_FLASH_VLED_SHORT_SHIFT	mach/mt6795/include/mach/mt6333.h	815;"	d
MT6333_PMIC_RG_INT_STATUS_OTG_CHRIN_SHORT_MASK	mach/mt6795/include/mach/mt6333.h	798;"	d
MT6333_PMIC_RG_INT_STATUS_OTG_CHRIN_SHORT_SHIFT	mach/mt6795/include/mach/mt6333.h	799;"	d
MT6333_PMIC_RG_INT_STATUS_OTG_DRVCDT_SHORT_MASK	mach/mt6795/include/mach/mt6333.h	800;"	d
MT6333_PMIC_RG_INT_STATUS_OTG_DRVCDT_SHORT_SHIFT	mach/mt6795/include/mach/mt6333.h	801;"	d
MT6333_PMIC_RG_INT_STATUS_OTG_OC_MASK	mach/mt6795/include/mach/mt6333.h	794;"	d
MT6333_PMIC_RG_INT_STATUS_OTG_OC_SHIFT	mach/mt6795/include/mach/mt6333.h	795;"	d
MT6333_PMIC_RG_INT_STATUS_OTG_THERMAL_MASK	mach/mt6795/include/mach/mt6333.h	796;"	d
MT6333_PMIC_RG_INT_STATUS_OTG_THERMAL_SHIFT	mach/mt6795/include/mach/mt6333.h	797;"	d
MT6333_PMIC_RG_INT_STATUS_THERMAL_REG_IN_MASK	mach/mt6795/include/mach/mt6333.h	790;"	d
MT6333_PMIC_RG_INT_STATUS_THERMAL_REG_IN_SHIFT	mach/mt6795/include/mach/mt6333.h	791;"	d
MT6333_PMIC_RG_INT_STATUS_THERMAL_REG_OUT_MASK	mach/mt6795/include/mach/mt6333.h	792;"	d
MT6333_PMIC_RG_INT_STATUS_THERMAL_REG_OUT_SHIFT	mach/mt6795/include/mach/mt6333.h	793;"	d
MT6333_PMIC_RG_INT_STATUS_THERMAL_SD_MASK	mach/mt6795/include/mach/mt6333.h	788;"	d
MT6333_PMIC_RG_INT_STATUS_THERMAL_SD_SHIFT	mach/mt6795/include/mach/mt6333.h	789;"	d
MT6333_PMIC_RG_ITERM_SEL_MASK	mach/mt6795/include/mach/mt6333.h	320;"	d
MT6333_PMIC_RG_ITERM_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	321;"	d
MT6333_PMIC_RG_OC_SEL_MASK	mach/mt6795/include/mach/mt6333.h	544;"	d
MT6333_PMIC_RG_OC_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	545;"	d
MT6333_PMIC_RG_OSC_TRIM_MASK	mach/mt6795/include/mach/mt6333.h	338;"	d
MT6333_PMIC_RG_OSC_TRIM_SHIFT	mach/mt6795/include/mach/mt6333.h	339;"	d
MT6333_PMIC_RG_OTG_CHRIN_VOL_MASK	mach/mt6795/include/mach/mt6333.h	346;"	d
MT6333_PMIC_RG_OTG_CHRIN_VOL_SHIFT	mach/mt6795/include/mach/mt6333.h	347;"	d
MT6333_PMIC_RG_OTG_CS_SLP_EN_MASK	mach/mt6795/include/mach/mt6333.h	316;"	d
MT6333_PMIC_RG_OTG_CS_SLP_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	317;"	d
MT6333_PMIC_RG_OTG_EN_MASK	mach/mt6795/include/mach/mt6333.h	568;"	d
MT6333_PMIC_RG_OTG_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	569;"	d
MT6333_PMIC_RG_OTG_M3_OC_AUTO_OFF_MASK	mach/mt6795/include/mach/mt6333.h	566;"	d
MT6333_PMIC_RG_OTG_M3_OC_AUTO_OFF_SHIFT	mach/mt6795/include/mach/mt6333.h	567;"	d
MT6333_PMIC_RG_OTG_OC_TH_MASK	mach/mt6795/include/mach/mt6333.h	598;"	d
MT6333_PMIC_RG_OTG_OC_TH_SHIFT	mach/mt6795/include/mach/mt6333.h	599;"	d
MT6333_PMIC_RG_OTG_ZX_TESTMODE_MASK	mach/mt6795/include/mach/mt6333.h	360;"	d
MT6333_PMIC_RG_OTG_ZX_TESTMODE_SHIFT	mach/mt6795/include/mach/mt6333.h	361;"	d
MT6333_PMIC_RG_OTP_PA_MASK	mach/mt6795/include/mach/mt6333.h	1248;"	d
MT6333_PMIC_RG_OTP_PA_SHIFT	mach/mt6795/include/mach/mt6333.h	1249;"	d
MT6333_PMIC_RG_OTP_PDIN_MASK	mach/mt6795/include/mach/mt6333.h	1250;"	d
MT6333_PMIC_RG_OTP_PDIN_SHIFT	mach/mt6795/include/mach/mt6333.h	1251;"	d
MT6333_PMIC_RG_OTP_PTM_MASK	mach/mt6795/include/mach/mt6333.h	1252;"	d
MT6333_PMIC_RG_OTP_PTM_SHIFT	mach/mt6795/include/mach/mt6333.h	1253;"	d
MT6333_PMIC_RG_OV_SEL_USBDL_MASK	mach/mt6795/include/mach/mt6333.h	604;"	d
MT6333_PMIC_RG_OV_SEL_USBDL_SHIFT	mach/mt6795/include/mach/mt6333.h	605;"	d
MT6333_PMIC_RG_PROG_MACRO_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1240;"	d
MT6333_PMIC_RG_PROG_MACRO_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1241;"	d
MT6333_PMIC_RG_R2R_EVENT_SEL_MASK	mach/mt6795/include/mach/mt6333.h	896;"	d
MT6333_PMIC_RG_R2R_EVENT_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	897;"	d
MT6333_PMIC_RG_R2R_EVENT_SYNC_SEL_MASK	mach/mt6795/include/mach/mt6333.h	980;"	d
MT6333_PMIC_RG_R2R_EVENT_SYNC_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	981;"	d
MT6333_PMIC_RG_RD_RDY_BYPASS_MASK	mach/mt6795/include/mach/mt6333.h	1242;"	d
MT6333_PMIC_RG_RD_RDY_BYPASS_SHIFT	mach/mt6795/include/mach/mt6333.h	1243;"	d
MT6333_PMIC_RG_RESERVE_V0_MASK	mach/mt6795/include/mach/mt6333.h	600;"	d
MT6333_PMIC_RG_RESERVE_V0_SHIFT	mach/mt6795/include/mach/mt6333.h	601;"	d
MT6333_PMIC_RG_RESERVE_V1_MASK	mach/mt6795/include/mach/mt6333.h	608;"	d
MT6333_PMIC_RG_RESERVE_V1_SHIFT	mach/mt6795/include/mach/mt6333.h	609;"	d
MT6333_PMIC_RG_RESERVE_V2_MASK	mach/mt6795/include/mach/mt6333.h	610;"	d
MT6333_PMIC_RG_RESERVE_V2_SHIFT	mach/mt6795/include/mach/mt6333.h	611;"	d
MT6333_PMIC_RG_SCL_PH_ENB_MASK	mach/mt6795/include/mach/mt6333.h	294;"	d
MT6333_PMIC_RG_SCL_PH_ENB_SHIFT	mach/mt6795/include/mach/mt6333.h	295;"	d
MT6333_PMIC_RG_SDA_PH_ENB_MASK	mach/mt6795/include/mach/mt6333.h	296;"	d
MT6333_PMIC_RG_SDA_PH_ENB_SHIFT	mach/mt6795/include/mach/mt6333.h	297;"	d
MT6333_PMIC_RG_SKIP_EFUSE_OUT_MASK	mach/mt6795/include/mach/mt6333.h	534;"	d
MT6333_PMIC_RG_SKIP_EFUSE_OUT_SHIFT	mach/mt6795/include/mach/mt6333.h	535;"	d
MT6333_PMIC_RG_SLP_OTG_SEL_MASK	mach/mt6795/include/mach/mt6333.h	318;"	d
MT6333_PMIC_RG_SLP_OTG_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	319;"	d
MT6333_PMIC_RG_SMPS_TESTMODE_B_MASK	mach/mt6795/include/mach/mt6333.h	842;"	d
MT6333_PMIC_RG_SMPS_TESTMODE_B_SHIFT	mach/mt6795/include/mach/mt6333.h	843;"	d
MT6333_PMIC_RG_SRCLKEN_DLY_SEL_MASK	mach/mt6795/include/mach/mt6333.h	894;"	d
MT6333_PMIC_RG_SRCLKEN_DLY_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	895;"	d
MT6333_PMIC_RG_STRUP_BUCK_EN_DEB_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1214;"	d
MT6333_PMIC_RG_STRUP_BUCK_EN_DEB_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1215;"	d
MT6333_PMIC_RG_STRUP_IVGEN_ENB_MASK	mach/mt6795/include/mach/mt6333.h	1220;"	d
MT6333_PMIC_RG_STRUP_IVGEN_ENB_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1222;"	d
MT6333_PMIC_RG_STRUP_IVGEN_ENB_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1223;"	d
MT6333_PMIC_RG_STRUP_IVGEN_ENB_SHIFT	mach/mt6795/include/mach/mt6333.h	1221;"	d
MT6333_PMIC_RG_STRUP_OSC_EN_MASK	mach/mt6795/include/mach/mt6333.h	1216;"	d
MT6333_PMIC_RG_STRUP_OSC_EN_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1218;"	d
MT6333_PMIC_RG_STRUP_OSC_EN_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1219;"	d
MT6333_PMIC_RG_STRUP_OSC_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	1217;"	d
MT6333_PMIC_RG_STRUP_POSEQ_DONE_DEB_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1208;"	d
MT6333_PMIC_RG_STRUP_POSEQ_DONE_DEB_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1209;"	d
MT6333_PMIC_RG_STRUP_RSV1_2_0_MASK	mach/mt6795/include/mach/mt6333.h	1204;"	d
MT6333_PMIC_RG_STRUP_RSV1_2_0_SHIFT	mach/mt6795/include/mach/mt6333.h	1205;"	d
MT6333_PMIC_RG_STRUP_RSV2_7_4_MASK	mach/mt6795/include/mach/mt6333.h	1224;"	d
MT6333_PMIC_RG_STRUP_RSV2_7_4_SHIFT	mach/mt6795/include/mach/mt6333.h	1225;"	d
MT6333_PMIC_RG_STRUP_RSV3_7_0_MASK	mach/mt6795/include/mach/mt6333.h	1226;"	d
MT6333_PMIC_RG_STRUP_RSV3_7_0_SHIFT	mach/mt6795/include/mach/mt6333.h	1227;"	d
MT6333_PMIC_RG_STRUP_RSV_MASK	mach/mt6795/include/mach/mt6333.h	308;"	d
MT6333_PMIC_RG_STRUP_RSV_SHIFT	mach/mt6795/include/mach/mt6333.h	309;"	d
MT6333_PMIC_RG_STRUP_SLEEP_MODE_DEB_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1206;"	d
MT6333_PMIC_RG_STRUP_SLEEP_MODE_DEB_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1207;"	d
MT6333_PMIC_RG_STRUP_THER_RG_TH_MASK	mach/mt6795/include/mach/mt6333.h	306;"	d
MT6333_PMIC_RG_STRUP_THER_RG_TH_SHIFT	mach/mt6795/include/mach/mt6333.h	307;"	d
MT6333_PMIC_RG_STRUP_VCORE_EN_DEB_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1212;"	d
MT6333_PMIC_RG_STRUP_VCORE_EN_DEB_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1213;"	d
MT6333_PMIC_RG_STRUP_VMEM_EN_DEB_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1210;"	d
MT6333_PMIC_RG_STRUP_VMEM_EN_DEB_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1211;"	d
MT6333_PMIC_RG_SWCHR_ANA_TEST_MODE_MASK	mach/mt6795/include/mach/mt6333.h	310;"	d
MT6333_PMIC_RG_SWCHR_ANA_TEST_MODE_SEL_MASK	mach/mt6795/include/mach/mt6333.h	312;"	d
MT6333_PMIC_RG_SWCHR_ANA_TEST_MODE_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	313;"	d
MT6333_PMIC_RG_SWCHR_ANA_TEST_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	311;"	d
MT6333_PMIC_RG_SWCHR_RV1_MASK	mach/mt6795/include/mach/mt6333.h	300;"	d
MT6333_PMIC_RG_SWCHR_RV1_SHIFT	mach/mt6795/include/mach/mt6333.h	301;"	d
MT6333_PMIC_RG_SWCHR_RV2_MASK	mach/mt6795/include/mach/mt6333.h	342;"	d
MT6333_PMIC_RG_SWCHR_RV2_SHIFT	mach/mt6795/include/mach/mt6333.h	343;"	d
MT6333_PMIC_RG_SWCHR_ZX_TESTMODE_MASK	mach/mt6795/include/mach/mt6333.h	362;"	d
MT6333_PMIC_RG_SWCHR_ZX_TESTMODE_SHIFT	mach/mt6795/include/mach/mt6333.h	363;"	d
MT6333_PMIC_RG_SW_GATE_CTRL_MASK	mach/mt6795/include/mach/mt6333.h	606;"	d
MT6333_PMIC_RG_SW_GATE_CTRL_SHIFT	mach/mt6795/include/mach/mt6333.h	607;"	d
MT6333_PMIC_RG_SYS_ON_MASK	mach/mt6795/include/mach/mt6333.h	530;"	d
MT6333_PMIC_RG_SYS_ON_SHIFT	mach/mt6795/include/mach/mt6333.h	531;"	d
MT6333_PMIC_RG_SYS_UNSTABLE_MASK	mach/mt6795/include/mach/mt6333.h	532;"	d
MT6333_PMIC_RG_SYS_UNSTABLE_SHIFT	mach/mt6795/include/mach/mt6333.h	533;"	d
MT6333_PMIC_RG_SYS_VREFTRIM_MASK	mach/mt6795/include/mach/mt6333.h	334;"	d
MT6333_PMIC_RG_SYS_VREFTRIM_SHIFT	mach/mt6795/include/mach/mt6333.h	335;"	d
MT6333_PMIC_RG_TERM_TIMER_MASK	mach/mt6795/include/mach/mt6333.h	560;"	d
MT6333_PMIC_RG_TERM_TIMER_SHIFT	mach/mt6795/include/mach/mt6333.h	561;"	d
MT6333_PMIC_RG_TEST_EFUSE_MASK	mach/mt6795/include/mach/mt6333.h	662;"	d
MT6333_PMIC_RG_TEST_EFUSE_SHIFT	mach/mt6795/include/mach/mt6333.h	663;"	d
MT6333_PMIC_RG_TEST_NI_CK_MASK	mach/mt6795/include/mach/mt6333.h	664;"	d
MT6333_PMIC_RG_TEST_NI_CK_SHIFT	mach/mt6795/include/mach/mt6333.h	665;"	d
MT6333_PMIC_RG_TEST_PWM_CK_MASK	mach/mt6795/include/mach/mt6333.h	668;"	d
MT6333_PMIC_RG_TEST_PWM_CK_SHIFT	mach/mt6795/include/mach/mt6333.h	669;"	d
MT6333_PMIC_RG_TEST_SMPS_CK_MASK	mach/mt6795/include/mach/mt6333.h	666;"	d
MT6333_PMIC_RG_TEST_SMPS_CK_SHIFT	mach/mt6795/include/mach/mt6333.h	667;"	d
MT6333_PMIC_RG_THERMAL_CHECKER_SEL_MASK	mach/mt6795/include/mach/mt6333.h	594;"	d
MT6333_PMIC_RG_THERMAL_CHECKER_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	595;"	d
MT6333_PMIC_RG_THERMAL_RG_TH_MASK	mach/mt6795/include/mach/mt6333.h	590;"	d
MT6333_PMIC_RG_THERMAL_RG_TH_SHIFT	mach/mt6795/include/mach/mt6333.h	591;"	d
MT6333_PMIC_RG_THERMAL_TEMP_SEL_MASK	mach/mt6795/include/mach/mt6333.h	592;"	d
MT6333_PMIC_RG_THERMAL_TEMP_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	593;"	d
MT6333_PMIC_RG_TORCH_CHRIN_CHK_MASK	mach/mt6795/include/mach/mt6333.h	578;"	d
MT6333_PMIC_RG_TORCH_CHRIN_CHK_SHIFT	mach/mt6795/include/mach/mt6333.h	579;"	d
MT6333_PMIC_RG_TORCH_MODE_MASK	mach/mt6795/include/mach/mt6333.h	576;"	d
MT6333_PMIC_RG_TORCH_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	577;"	d
MT6333_PMIC_RG_USBDL_EXT_MASK	mach/mt6795/include/mach/mt6333.h	550;"	d
MT6333_PMIC_RG_USBDL_EXT_SHIFT	mach/mt6795/include/mach/mt6333.h	551;"	d
MT6333_PMIC_RG_USBDL_MODE_B_MASK	mach/mt6795/include/mach/mt6333.h	552;"	d
MT6333_PMIC_RG_USBDL_MODE_B_SHIFT	mach/mt6795/include/mach/mt6333.h	553;"	d
MT6333_PMIC_RG_USBDL_OC_SEL_MASK	mach/mt6795/include/mach/mt6333.h	554;"	d
MT6333_PMIC_RG_USBDL_OC_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	555;"	d
MT6333_PMIC_RG_VBOUT_EN_MASK	mach/mt6795/include/mach/mt6333.h	280;"	d
MT6333_PMIC_RG_VBOUT_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	281;"	d
MT6333_PMIC_RG_VCORE_AVP_EN_MASK	mach/mt6795/include/mach/mt6333.h	860;"	d
MT6333_PMIC_RG_VCORE_AVP_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	861;"	d
MT6333_PMIC_RG_VCORE_AVP_OS_MASK	mach/mt6795/include/mach/mt6333.h	858;"	d
MT6333_PMIC_RG_VCORE_AVP_OS_SHIFT	mach/mt6795/include/mach/mt6333.h	859;"	d
MT6333_PMIC_RG_VCORE_CC_MASK	mach/mt6795/include/mach/mt6333.h	848;"	d
MT6333_PMIC_RG_VCORE_CC_SHIFT	mach/mt6795/include/mach/mt6333.h	849;"	d
MT6333_PMIC_RG_VCORE_CSL_MASK	mach/mt6795/include/mach/mt6333.h	854;"	d
MT6333_PMIC_RG_VCORE_CSL_SHIFT	mach/mt6795/include/mach/mt6333.h	855;"	d
MT6333_PMIC_RG_VCORE_CSM_MASK	mach/mt6795/include/mach/mt6333.h	868;"	d
MT6333_PMIC_RG_VCORE_CSM_SHIFT	mach/mt6795/include/mach/mt6333.h	869;"	d
MT6333_PMIC_RG_VCORE_CSR_MASK	mach/mt6795/include/mach/mt6333.h	856;"	d
MT6333_PMIC_RG_VCORE_CSR_SHIFT	mach/mt6795/include/mach/mt6333.h	857;"	d
MT6333_PMIC_RG_VCORE_MODESET_MASK	mach/mt6795/include/mach/mt6333.h	864;"	d
MT6333_PMIC_RG_VCORE_MODESET_SHIFT	mach/mt6795/include/mach/mt6333.h	865;"	d
MT6333_PMIC_RG_VCORE_NDIS_EN_MASK	mach/mt6795/include/mach/mt6333.h	862;"	d
MT6333_PMIC_RG_VCORE_NDIS_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	863;"	d
MT6333_PMIC_RG_VCORE_RSV_MASK	mach/mt6795/include/mach/mt6333.h	872;"	d
MT6333_PMIC_RG_VCORE_RSV_SHIFT	mach/mt6795/include/mach/mt6333.h	873;"	d
MT6333_PMIC_RG_VCORE_RZSEL_MASK	mach/mt6795/include/mach/mt6333.h	850;"	d
MT6333_PMIC_RG_VCORE_RZSEL_SHIFT	mach/mt6795/include/mach/mt6333.h	851;"	d
MT6333_PMIC_RG_VCORE_SLP_MASK	mach/mt6795/include/mach/mt6333.h	852;"	d
MT6333_PMIC_RG_VCORE_SLP_SHIFT	mach/mt6795/include/mach/mt6333.h	853;"	d
MT6333_PMIC_RG_VCORE_TRIMH_MASK	mach/mt6795/include/mach/mt6333.h	846;"	d
MT6333_PMIC_RG_VCORE_TRIMH_SHIFT	mach/mt6795/include/mach/mt6333.h	847;"	d
MT6333_PMIC_RG_VCORE_TRIML_MASK	mach/mt6795/include/mach/mt6333.h	844;"	d
MT6333_PMIC_RG_VCORE_TRIML_SHIFT	mach/mt6795/include/mach/mt6333.h	845;"	d
MT6333_PMIC_RG_VCORE_VOSEL_SET_SPM_MASK	mach/mt6795/include/mach/mt6333.h	1172;"	d
MT6333_PMIC_RG_VCORE_VOSEL_SET_SPM_SHIFT	mach/mt6795/include/mach/mt6333.h	1173;"	d
MT6333_PMIC_RG_VCORE_ZXOS_TRIM_MASK	mach/mt6795/include/mach/mt6333.h	870;"	d
MT6333_PMIC_RG_VCORE_ZXOS_TRIM_SHIFT	mach/mt6795/include/mach/mt6333.h	871;"	d
MT6333_PMIC_RG_VCORE_ZX_OS_MASK	mach/mt6795/include/mach/mt6333.h	866;"	d
MT6333_PMIC_RG_VCORE_ZX_OS_SHIFT	mach/mt6795/include/mach/mt6333.h	867;"	d
MT6333_PMIC_RG_VDRV_RDIVSEL_MASK	mach/mt6795/include/mach/mt6333.h	298;"	d
MT6333_PMIC_RG_VDRV_RDIVSEL_SHIFT	mach/mt6795/include/mach/mt6333.h	299;"	d
MT6333_PMIC_RG_VMEM_AVP_EN_MASK	mach/mt6795/include/mach/mt6333.h	1000;"	d
MT6333_PMIC_RG_VMEM_AVP_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	1001;"	d
MT6333_PMIC_RG_VMEM_AVP_OS_MASK	mach/mt6795/include/mach/mt6333.h	998;"	d
MT6333_PMIC_RG_VMEM_AVP_OS_SHIFT	mach/mt6795/include/mach/mt6333.h	999;"	d
MT6333_PMIC_RG_VMEM_CC_MASK	mach/mt6795/include/mach/mt6333.h	988;"	d
MT6333_PMIC_RG_VMEM_CC_SHIFT	mach/mt6795/include/mach/mt6333.h	989;"	d
MT6333_PMIC_RG_VMEM_CSL_MASK	mach/mt6795/include/mach/mt6333.h	994;"	d
MT6333_PMIC_RG_VMEM_CSL_SHIFT	mach/mt6795/include/mach/mt6333.h	995;"	d
MT6333_PMIC_RG_VMEM_CSM_MASK	mach/mt6795/include/mach/mt6333.h	1008;"	d
MT6333_PMIC_RG_VMEM_CSM_SHIFT	mach/mt6795/include/mach/mt6333.h	1009;"	d
MT6333_PMIC_RG_VMEM_CSR_MASK	mach/mt6795/include/mach/mt6333.h	996;"	d
MT6333_PMIC_RG_VMEM_CSR_SHIFT	mach/mt6795/include/mach/mt6333.h	997;"	d
MT6333_PMIC_RG_VMEM_EN_THR_SDN_SEL_MASK	mach/mt6795/include/mach/mt6333.h	982;"	d
MT6333_PMIC_RG_VMEM_EN_THR_SDN_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	983;"	d
MT6333_PMIC_RG_VMEM_MODESET_MASK	mach/mt6795/include/mach/mt6333.h	1004;"	d
MT6333_PMIC_RG_VMEM_MODESET_SHIFT	mach/mt6795/include/mach/mt6333.h	1005;"	d
MT6333_PMIC_RG_VMEM_NDIS_EN_MASK	mach/mt6795/include/mach/mt6333.h	1002;"	d
MT6333_PMIC_RG_VMEM_NDIS_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	1003;"	d
MT6333_PMIC_RG_VMEM_RSV1_5_0_MASK	mach/mt6795/include/mach/mt6333.h	978;"	d
MT6333_PMIC_RG_VMEM_RSV1_5_0_SHIFT	mach/mt6795/include/mach/mt6333.h	979;"	d
MT6333_PMIC_RG_VMEM_RSV_MASK	mach/mt6795/include/mach/mt6333.h	1012;"	d
MT6333_PMIC_RG_VMEM_RSV_SHIFT	mach/mt6795/include/mach/mt6333.h	1013;"	d
MT6333_PMIC_RG_VMEM_RZSEL_MASK	mach/mt6795/include/mach/mt6333.h	990;"	d
MT6333_PMIC_RG_VMEM_RZSEL_SHIFT	mach/mt6795/include/mach/mt6333.h	991;"	d
MT6333_PMIC_RG_VMEM_SLP_MASK	mach/mt6795/include/mach/mt6333.h	992;"	d
MT6333_PMIC_RG_VMEM_SLP_SHIFT	mach/mt6795/include/mach/mt6333.h	993;"	d
MT6333_PMIC_RG_VMEM_TRIMH_MASK	mach/mt6795/include/mach/mt6333.h	986;"	d
MT6333_PMIC_RG_VMEM_TRIMH_SHIFT	mach/mt6795/include/mach/mt6333.h	987;"	d
MT6333_PMIC_RG_VMEM_TRIML_MASK	mach/mt6795/include/mach/mt6333.h	984;"	d
MT6333_PMIC_RG_VMEM_TRIML_SHIFT	mach/mt6795/include/mach/mt6333.h	985;"	d
MT6333_PMIC_RG_VMEM_ZXOS_TRIM_MASK	mach/mt6795/include/mach/mt6333.h	1010;"	d
MT6333_PMIC_RG_VMEM_ZXOS_TRIM_SHIFT	mach/mt6795/include/mach/mt6333.h	1011;"	d
MT6333_PMIC_RG_VMEM_ZX_OS_MASK	mach/mt6795/include/mach/mt6333.h	1006;"	d
MT6333_PMIC_RG_VMEM_ZX_OS_SHIFT	mach/mt6795/include/mach/mt6333.h	1007;"	d
MT6333_PMIC_RG_VRF18_BK_LDO_MASK	mach/mt6795/include/mach/mt6333.h	1088;"	d
MT6333_PMIC_RG_VRF18_BK_LDO_SHIFT	mach/mt6795/include/mach/mt6333.h	1089;"	d
MT6333_PMIC_RG_VRF18_BURSTH_MASK	mach/mt6795/include/mach/mt6333.h	1110;"	d
MT6333_PMIC_RG_VRF18_BURSTH_SHIFT	mach/mt6795/include/mach/mt6333.h	1111;"	d
MT6333_PMIC_RG_VRF18_BURSTL_MASK	mach/mt6795/include/mach/mt6333.h	1108;"	d
MT6333_PMIC_RG_VRF18_BURSTL_SHIFT	mach/mt6795/include/mach/mt6333.h	1109;"	d
MT6333_PMIC_RG_VRF18_CC_MASK	mach/mt6795/include/mach/mt6333.h	1094;"	d
MT6333_PMIC_RG_VRF18_CC_SHIFT	mach/mt6795/include/mach/mt6333.h	1095;"	d
MT6333_PMIC_RG_VRF18_CSL_MASK	mach/mt6795/include/mach/mt6333.h	1100;"	d
MT6333_PMIC_RG_VRF18_CSL_SHIFT	mach/mt6795/include/mach/mt6333.h	1101;"	d
MT6333_PMIC_RG_VRF18_CSR_MASK	mach/mt6795/include/mach/mt6333.h	1102;"	d
MT6333_PMIC_RG_VRF18_CSR_SHIFT	mach/mt6795/include/mach/mt6333.h	1103;"	d
MT6333_PMIC_RG_VRF18_GMSEL_MASK	mach/mt6795/include/mach/mt6333.h	1086;"	d
MT6333_PMIC_RG_VRF18_GMSEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1087;"	d
MT6333_PMIC_RG_VRF18_MODESET_MASK	mach/mt6795/include/mach/mt6333.h	1156;"	d
MT6333_PMIC_RG_VRF18_MODESET_SHIFT	mach/mt6795/include/mach/mt6333.h	1157;"	d
MT6333_PMIC_RG_VRF18_MODESET_SPM_MASK	mach/mt6795/include/mach/mt6333.h	1168;"	d
MT6333_PMIC_RG_VRF18_MODESET_SPM_SHIFT	mach/mt6795/include/mach/mt6333.h	1169;"	d
MT6333_PMIC_RG_VRF18_NDIS_EN_MASK	mach/mt6795/include/mach/mt6333.h	1104;"	d
MT6333_PMIC_RG_VRF18_NDIS_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	1105;"	d
MT6333_PMIC_RG_VRF18_RSV_MASK	mach/mt6795/include/mach/mt6333.h	1112;"	d
MT6333_PMIC_RG_VRF18_RSV_SHIFT	mach/mt6795/include/mach/mt6333.h	1113;"	d
MT6333_PMIC_RG_VRF18_RZSEL_MASK	mach/mt6795/include/mach/mt6333.h	1096;"	d
MT6333_PMIC_RG_VRF18_RZSEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1097;"	d
MT6333_PMIC_RG_VRF18_SLEW_MASK	mach/mt6795/include/mach/mt6333.h	1092;"	d
MT6333_PMIC_RG_VRF18_SLEW_NMOS_MASK	mach/mt6795/include/mach/mt6333.h	1090;"	d
MT6333_PMIC_RG_VRF18_SLEW_NMOS_SHIFT	mach/mt6795/include/mach/mt6333.h	1091;"	d
MT6333_PMIC_RG_VRF18_SLEW_SHIFT	mach/mt6795/include/mach/mt6333.h	1093;"	d
MT6333_PMIC_RG_VRF18_SLP_MASK	mach/mt6795/include/mach/mt6333.h	1098;"	d
MT6333_PMIC_RG_VRF18_SLP_SHIFT	mach/mt6795/include/mach/mt6333.h	1099;"	d
MT6333_PMIC_RG_VRF18_STB_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1160;"	d
MT6333_PMIC_RG_VRF18_STB_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1161;"	d
MT6333_PMIC_RG_VRF18_VOCAL_MASK	mach/mt6795/include/mach/mt6333.h	1084;"	d
MT6333_PMIC_RG_VRF18_VOCAL_SHIFT	mach/mt6795/include/mach/mt6333.h	1085;"	d
MT6333_PMIC_RG_VRF18_ZX_OS_MASK	mach/mt6795/include/mach/mt6333.h	1106;"	d
MT6333_PMIC_RG_VRF18_ZX_OS_SHIFT	mach/mt6795/include/mach/mt6333.h	1107;"	d
MT6333_PMIC_RG_VSYS_OV_TRIM_MASK	mach/mt6795/include/mach/mt6333.h	340;"	d
MT6333_PMIC_RG_VSYS_OV_TRIM_SHIFT	mach/mt6795/include/mach/mt6333.h	341;"	d
MT6333_PMIC_RG_VSYS_SEL_MASK	mach/mt6795/include/mach/mt6333.h	536;"	d
MT6333_PMIC_RG_VSYS_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	537;"	d
MT6333_PMIC_RG_ZXGM_TUNE_MASK	mach/mt6795/include/mach/mt6333.h	324;"	d
MT6333_PMIC_RG_ZXGM_TUNE_SHIFT	mach/mt6795/include/mach/mt6333.h	325;"	d
MT6333_PMIC_RG_ZX_TRIM_MASK	mach/mt6795/include/mach/mt6333.h	364;"	d
MT6333_PMIC_RG_ZX_TRIM_OTG_MASK	mach/mt6795/include/mach/mt6333.h	366;"	d
MT6333_PMIC_RG_ZX_TRIM_OTG_SHIFT	mach/mt6795/include/mach/mt6333.h	367;"	d
MT6333_PMIC_RG_ZX_TRIM_SHIFT	mach/mt6795/include/mach/mt6333.h	365;"	d
MT6333_PMIC_SCL_MODE_MASK	mach/mt6795/include/mach/mt6333.h	622;"	d
MT6333_PMIC_SCL_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	623;"	d
MT6333_PMIC_SCL_OE_MASK	mach/mt6795/include/mach/mt6333.h	624;"	d
MT6333_PMIC_SCL_OE_SHIFT	mach/mt6795/include/mach/mt6333.h	625;"	d
MT6333_PMIC_SCL_OUT_MASK	mach/mt6795/include/mach/mt6333.h	626;"	d
MT6333_PMIC_SCL_OUT_SHIFT	mach/mt6795/include/mach/mt6333.h	627;"	d
MT6333_PMIC_SDA_MODE_MASK	mach/mt6795/include/mach/mt6333.h	616;"	d
MT6333_PMIC_SDA_MODE_SHIFT	mach/mt6795/include/mach/mt6333.h	617;"	d
MT6333_PMIC_SDA_OE_MASK	mach/mt6795/include/mach/mt6333.h	618;"	d
MT6333_PMIC_SDA_OE_SHIFT	mach/mt6795/include/mach/mt6333.h	619;"	d
MT6333_PMIC_SDA_OUT_MASK	mach/mt6795/include/mach/mt6333.h	620;"	d
MT6333_PMIC_SDA_OUT_SHIFT	mach/mt6795/include/mach/mt6333.h	621;"	d
MT6333_PMIC_SRCLKEN_DLY_SRC1_MASK	mach/mt6795/include/mach/mt6333.h	890;"	d
MT6333_PMIC_SRCLKEN_DLY_SRC1_SHIFT	mach/mt6795/include/mach/mt6333.h	891;"	d
MT6333_PMIC_TESTI0_MASK	mach/mt6795/include/mach/mt6333.h	1272;"	d
MT6333_PMIC_TESTI0_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1290;"	d
MT6333_PMIC_TESTI0_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1291;"	d
MT6333_PMIC_TESTI0_SHIFT	mach/mt6795/include/mach/mt6333.h	1273;"	d
MT6333_PMIC_TESTI1_MASK	mach/mt6795/include/mach/mt6333.h	1274;"	d
MT6333_PMIC_TESTI1_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1292;"	d
MT6333_PMIC_TESTI1_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1293;"	d
MT6333_PMIC_TESTI1_SHIFT	mach/mt6795/include/mach/mt6333.h	1275;"	d
MT6333_PMIC_TESTI2_MASK	mach/mt6795/include/mach/mt6333.h	1276;"	d
MT6333_PMIC_TESTI2_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1294;"	d
MT6333_PMIC_TESTI2_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1295;"	d
MT6333_PMIC_TESTI2_SHIFT	mach/mt6795/include/mach/mt6333.h	1277;"	d
MT6333_PMIC_TESTI3_MASK	mach/mt6795/include/mach/mt6333.h	1278;"	d
MT6333_PMIC_TESTI3_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1296;"	d
MT6333_PMIC_TESTI3_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1297;"	d
MT6333_PMIC_TESTI3_SHIFT	mach/mt6795/include/mach/mt6333.h	1279;"	d
MT6333_PMIC_TESTI4_MASK	mach/mt6795/include/mach/mt6333.h	1280;"	d
MT6333_PMIC_TESTI4_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1298;"	d
MT6333_PMIC_TESTI4_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1299;"	d
MT6333_PMIC_TESTI4_SHIFT	mach/mt6795/include/mach/mt6333.h	1281;"	d
MT6333_PMIC_TESTI5_MASK	mach/mt6795/include/mach/mt6333.h	1282;"	d
MT6333_PMIC_TESTI5_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1300;"	d
MT6333_PMIC_TESTI5_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1301;"	d
MT6333_PMIC_TESTI5_SHIFT	mach/mt6795/include/mach/mt6333.h	1283;"	d
MT6333_PMIC_TESTI6_MASK	mach/mt6795/include/mach/mt6333.h	1284;"	d
MT6333_PMIC_TESTI6_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1302;"	d
MT6333_PMIC_TESTI6_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1303;"	d
MT6333_PMIC_TESTI6_SHIFT	mach/mt6795/include/mach/mt6333.h	1285;"	d
MT6333_PMIC_TESTI7_MASK	mach/mt6795/include/mach/mt6333.h	1286;"	d
MT6333_PMIC_TESTI7_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1304;"	d
MT6333_PMIC_TESTI7_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1305;"	d
MT6333_PMIC_TESTI7_SHIFT	mach/mt6795/include/mach/mt6333.h	1287;"	d
MT6333_PMIC_TESTI8_MASK	mach/mt6795/include/mach/mt6333.h	1288;"	d
MT6333_PMIC_TESTI8_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1306;"	d
MT6333_PMIC_TESTI8_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1307;"	d
MT6333_PMIC_TESTI8_SHIFT	mach/mt6795/include/mach/mt6333.h	1289;"	d
MT6333_PMIC_TESTO0_MASK	mach/mt6795/include/mach/mt6333.h	1308;"	d
MT6333_PMIC_TESTO0_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1316;"	d
MT6333_PMIC_TESTO0_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1317;"	d
MT6333_PMIC_TESTO0_SHIFT	mach/mt6795/include/mach/mt6333.h	1309;"	d
MT6333_PMIC_TESTO1_MASK	mach/mt6795/include/mach/mt6333.h	1310;"	d
MT6333_PMIC_TESTO1_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1318;"	d
MT6333_PMIC_TESTO1_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1319;"	d
MT6333_PMIC_TESTO1_SHIFT	mach/mt6795/include/mach/mt6333.h	1311;"	d
MT6333_PMIC_TESTO2_MASK	mach/mt6795/include/mach/mt6333.h	1312;"	d
MT6333_PMIC_TESTO2_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1320;"	d
MT6333_PMIC_TESTO2_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1321;"	d
MT6333_PMIC_TESTO2_SHIFT	mach/mt6795/include/mach/mt6333.h	1313;"	d
MT6333_PMIC_TESTO3_MASK	mach/mt6795/include/mach/mt6333.h	1314;"	d
MT6333_PMIC_TESTO3_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1322;"	d
MT6333_PMIC_TESTO3_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1323;"	d
MT6333_PMIC_TESTO3_SHIFT	mach/mt6795/include/mach/mt6333.h	1315;"	d
MT6333_PMIC_VCORE_BURST_CTRL_MASK	mach/mt6795/include/mach/mt6333.h	912;"	d
MT6333_PMIC_VCORE_BURST_CTRL_SHIFT	mach/mt6795/include/mach/mt6333.h	913;"	d
MT6333_PMIC_VCORE_BURST_MASK	mach/mt6795/include/mach/mt6333.h	930;"	d
MT6333_PMIC_VCORE_BURST_ON_MASK	mach/mt6795/include/mach/mt6333.h	932;"	d
MT6333_PMIC_VCORE_BURST_ON_SHIFT	mach/mt6795/include/mach/mt6333.h	933;"	d
MT6333_PMIC_VCORE_BURST_SHIFT	mach/mt6795/include/mach/mt6333.h	931;"	d
MT6333_PMIC_VCORE_BURST_SLEEP_MASK	mach/mt6795/include/mach/mt6333.h	934;"	d
MT6333_PMIC_VCORE_BURST_SLEEP_SHIFT	mach/mt6795/include/mach/mt6333.h	935;"	d
MT6333_PMIC_VCORE_DEG_EN_MASK	mach/mt6795/include/mach/mt6333.h	822;"	d
MT6333_PMIC_VCORE_DEG_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	823;"	d
MT6333_PMIC_VCORE_DLC_CTRL_MASK	mach/mt6795/include/mach/mt6333.h	910;"	d
MT6333_PMIC_VCORE_DLC_CTRL_SHIFT	mach/mt6795/include/mach/mt6333.h	911;"	d
MT6333_PMIC_VCORE_DLC_MASK	mach/mt6795/include/mach/mt6333.h	938;"	d
MT6333_PMIC_VCORE_DLC_N_MASK	mach/mt6795/include/mach/mt6333.h	946;"	d
MT6333_PMIC_VCORE_DLC_N_ON_MASK	mach/mt6795/include/mach/mt6333.h	948;"	d
MT6333_PMIC_VCORE_DLC_N_ON_SHIFT	mach/mt6795/include/mach/mt6333.h	949;"	d
MT6333_PMIC_VCORE_DLC_N_SHIFT	mach/mt6795/include/mach/mt6333.h	947;"	d
MT6333_PMIC_VCORE_DLC_N_SLEEP_MASK	mach/mt6795/include/mach/mt6333.h	950;"	d
MT6333_PMIC_VCORE_DLC_N_SLEEP_SHIFT	mach/mt6795/include/mach/mt6333.h	951;"	d
MT6333_PMIC_VCORE_DLC_ON_MASK	mach/mt6795/include/mach/mt6333.h	940;"	d
MT6333_PMIC_VCORE_DLC_ON_SHIFT	mach/mt6795/include/mach/mt6333.h	941;"	d
MT6333_PMIC_VCORE_DLC_SHIFT	mach/mt6795/include/mach/mt6333.h	939;"	d
MT6333_PMIC_VCORE_DLC_SLEEP_MASK	mach/mt6795/include/mach/mt6333.h	942;"	d
MT6333_PMIC_VCORE_DLC_SLEEP_SHIFT	mach/mt6795/include/mach/mt6333.h	943;"	d
MT6333_PMIC_VCORE_EN_CTRL_MASK	mach/mt6795/include/mach/mt6333.h	906;"	d
MT6333_PMIC_VCORE_EN_CTRL_SHIFT	mach/mt6795/include/mach/mt6333.h	907;"	d
MT6333_PMIC_VCORE_EN_MASK	mach/mt6795/include/mach/mt6333.h	900;"	d
MT6333_PMIC_VCORE_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	901;"	d
MT6333_PMIC_VCORE_OC_THD_MASK	mach/mt6795/include/mach/mt6333.h	826;"	d
MT6333_PMIC_VCORE_OC_THD_SHIFT	mach/mt6795/include/mach/mt6333.h	827;"	d
MT6333_PMIC_VCORE_OC_WND_MASK	mach/mt6795/include/mach/mt6333.h	824;"	d
MT6333_PMIC_VCORE_OC_WND_SHIFT	mach/mt6795/include/mach/mt6333.h	825;"	d
MT6333_PMIC_VCORE_R2R_PDN_MASK	mach/mt6795/include/mach/mt6333.h	956;"	d
MT6333_PMIC_VCORE_R2R_PDN_SHIFT	mach/mt6795/include/mach/mt6333.h	957;"	d
MT6333_PMIC_VCORE_SFCHG_FEN_MASK	mach/mt6795/include/mach/mt6333.h	918;"	d
MT6333_PMIC_VCORE_SFCHG_FEN_SHIFT	mach/mt6795/include/mach/mt6333.h	919;"	d
MT6333_PMIC_VCORE_SFCHG_FEN_SLEEP_MASK	mach/mt6795/include/mach/mt6333.h	972;"	d
MT6333_PMIC_VCORE_SFCHG_FEN_SLEEP_SHIFT	mach/mt6795/include/mach/mt6333.h	973;"	d
MT6333_PMIC_VCORE_SFCHG_FRATE_MASK	mach/mt6795/include/mach/mt6333.h	920;"	d
MT6333_PMIC_VCORE_SFCHG_FRATE_SHIFT	mach/mt6795/include/mach/mt6333.h	921;"	d
MT6333_PMIC_VCORE_SFCHG_REN_MASK	mach/mt6795/include/mach/mt6333.h	914;"	d
MT6333_PMIC_VCORE_SFCHG_REN_SHIFT	mach/mt6795/include/mach/mt6333.h	915;"	d
MT6333_PMIC_VCORE_SFCHG_REN_SLEEP_MASK	mach/mt6795/include/mach/mt6333.h	974;"	d
MT6333_PMIC_VCORE_SFCHG_REN_SLEEP_SHIFT	mach/mt6795/include/mach/mt6333.h	975;"	d
MT6333_PMIC_VCORE_SFCHG_RRATE_MASK	mach/mt6795/include/mach/mt6333.h	916;"	d
MT6333_PMIC_VCORE_SFCHG_RRATE_SHIFT	mach/mt6795/include/mach/mt6333.h	917;"	d
MT6333_PMIC_VCORE_TRANSTD_MASK	mach/mt6795/include/mach/mt6333.h	964;"	d
MT6333_PMIC_VCORE_TRANSTD_SHIFT	mach/mt6795/include/mach/mt6333.h	965;"	d
MT6333_PMIC_VCORE_VOSEL_CTRL_MASK	mach/mt6795/include/mach/mt6333.h	908;"	d
MT6333_PMIC_VCORE_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/mt6333.h	909;"	d
MT6333_PMIC_VCORE_VOSEL_MASK	mach/mt6795/include/mach/mt6333.h	922;"	d
MT6333_PMIC_VCORE_VOSEL_ON_MASK	mach/mt6795/include/mach/mt6333.h	924;"	d
MT6333_PMIC_VCORE_VOSEL_ON_SHIFT	mach/mt6795/include/mach/mt6333.h	925;"	d
MT6333_PMIC_VCORE_VOSEL_ON_SPM_MASK	mach/mt6795/include/mach/mt6333.h	976;"	d
MT6333_PMIC_VCORE_VOSEL_ON_SPM_SHIFT	mach/mt6795/include/mach/mt6333.h	977;"	d
MT6333_PMIC_VCORE_VOSEL_SHIFT	mach/mt6795/include/mach/mt6333.h	923;"	d
MT6333_PMIC_VCORE_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/mt6333.h	926;"	d
MT6333_PMIC_VCORE_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/mt6333.h	927;"	d
MT6333_PMIC_VCORE_VOSEL_TRANS_EN_MASK	mach/mt6795/include/mach/mt6333.h	966;"	d
MT6333_PMIC_VCORE_VOSEL_TRANS_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	967;"	d
MT6333_PMIC_VCORE_VOSEL_TRANS_ONCE_MASK	mach/mt6795/include/mach/mt6333.h	968;"	d
MT6333_PMIC_VCORE_VOSEL_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/mt6333.h	969;"	d
MT6333_PMIC_VCORE_VSLEEP_EN_MASK	mach/mt6795/include/mach/mt6333.h	954;"	d
MT6333_PMIC_VCORE_VSLEEP_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	955;"	d
MT6333_PMIC_VCORE_VSLEEP_SEL_MASK	mach/mt6795/include/mach/mt6333.h	958;"	d
MT6333_PMIC_VCORE_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	959;"	d
MT6333_PMIC_VMEM_BURST_CTRL_MASK	mach/mt6795/include/mach/mt6333.h	1032;"	d
MT6333_PMIC_VMEM_BURST_CTRL_SHIFT	mach/mt6795/include/mach/mt6333.h	1033;"	d
MT6333_PMIC_VMEM_BURST_MASK	mach/mt6795/include/mach/mt6333.h	1044;"	d
MT6333_PMIC_VMEM_BURST_ON_MASK	mach/mt6795/include/mach/mt6333.h	1046;"	d
MT6333_PMIC_VMEM_BURST_ON_SHIFT	mach/mt6795/include/mach/mt6333.h	1047;"	d
MT6333_PMIC_VMEM_BURST_SHIFT	mach/mt6795/include/mach/mt6333.h	1045;"	d
MT6333_PMIC_VMEM_BURST_SLEEP_MASK	mach/mt6795/include/mach/mt6333.h	1048;"	d
MT6333_PMIC_VMEM_BURST_SLEEP_SHIFT	mach/mt6795/include/mach/mt6333.h	1049;"	d
MT6333_PMIC_VMEM_DEG_EN_MASK	mach/mt6795/include/mach/mt6333.h	828;"	d
MT6333_PMIC_VMEM_DEG_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	829;"	d
MT6333_PMIC_VMEM_DLC_CTRL_MASK	mach/mt6795/include/mach/mt6333.h	1030;"	d
MT6333_PMIC_VMEM_DLC_CTRL_SHIFT	mach/mt6795/include/mach/mt6333.h	1031;"	d
MT6333_PMIC_VMEM_DLC_MASK	mach/mt6795/include/mach/mt6333.h	1050;"	d
MT6333_PMIC_VMEM_DLC_N_MASK	mach/mt6795/include/mach/mt6333.h	1060;"	d
MT6333_PMIC_VMEM_DLC_N_ON_MASK	mach/mt6795/include/mach/mt6333.h	1062;"	d
MT6333_PMIC_VMEM_DLC_N_ON_SHIFT	mach/mt6795/include/mach/mt6333.h	1063;"	d
MT6333_PMIC_VMEM_DLC_N_SHIFT	mach/mt6795/include/mach/mt6333.h	1061;"	d
MT6333_PMIC_VMEM_DLC_N_SLEEP_MASK	mach/mt6795/include/mach/mt6333.h	1064;"	d
MT6333_PMIC_VMEM_DLC_N_SLEEP_SHIFT	mach/mt6795/include/mach/mt6333.h	1065;"	d
MT6333_PMIC_VMEM_DLC_ON_MASK	mach/mt6795/include/mach/mt6333.h	1052;"	d
MT6333_PMIC_VMEM_DLC_ON_SHIFT	mach/mt6795/include/mach/mt6333.h	1053;"	d
MT6333_PMIC_VMEM_DLC_SHIFT	mach/mt6795/include/mach/mt6333.h	1051;"	d
MT6333_PMIC_VMEM_DLC_SLEEP_MASK	mach/mt6795/include/mach/mt6333.h	1054;"	d
MT6333_PMIC_VMEM_DLC_SLEEP_SHIFT	mach/mt6795/include/mach/mt6333.h	1055;"	d
MT6333_PMIC_VMEM_EN_CTRL_MASK	mach/mt6795/include/mach/mt6333.h	1026;"	d
MT6333_PMIC_VMEM_EN_CTRL_SHIFT	mach/mt6795/include/mach/mt6333.h	1027;"	d
MT6333_PMIC_VMEM_EN_MASK	mach/mt6795/include/mach/mt6333.h	1020;"	d
MT6333_PMIC_VMEM_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	1021;"	d
MT6333_PMIC_VMEM_OC_THD_MASK	mach/mt6795/include/mach/mt6333.h	832;"	d
MT6333_PMIC_VMEM_OC_THD_SHIFT	mach/mt6795/include/mach/mt6333.h	833;"	d
MT6333_PMIC_VMEM_OC_WND_MASK	mach/mt6795/include/mach/mt6333.h	830;"	d
MT6333_PMIC_VMEM_OC_WND_SHIFT	mach/mt6795/include/mach/mt6333.h	831;"	d
MT6333_PMIC_VMEM_R2R_PDN_MASK	mach/mt6795/include/mach/mt6333.h	1068;"	d
MT6333_PMIC_VMEM_R2R_PDN_SHIFT	mach/mt6795/include/mach/mt6333.h	1069;"	d
MT6333_PMIC_VMEM_TRANSTD_MASK	mach/mt6795/include/mach/mt6333.h	1076;"	d
MT6333_PMIC_VMEM_TRANSTD_SHIFT	mach/mt6795/include/mach/mt6333.h	1077;"	d
MT6333_PMIC_VMEM_VOSEL_CTRL_MASK	mach/mt6795/include/mach/mt6333.h	1028;"	d
MT6333_PMIC_VMEM_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/mt6333.h	1029;"	d
MT6333_PMIC_VMEM_VOSEL_MASK	mach/mt6795/include/mach/mt6333.h	1034;"	d
MT6333_PMIC_VMEM_VOSEL_ON_MASK	mach/mt6795/include/mach/mt6333.h	1036;"	d
MT6333_PMIC_VMEM_VOSEL_ON_SHIFT	mach/mt6795/include/mach/mt6333.h	1037;"	d
MT6333_PMIC_VMEM_VOSEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1035;"	d
MT6333_PMIC_VMEM_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/mt6333.h	1038;"	d
MT6333_PMIC_VMEM_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/mt6333.h	1039;"	d
MT6333_PMIC_VMEM_VOSEL_TRANS_EN_MASK	mach/mt6795/include/mach/mt6333.h	1078;"	d
MT6333_PMIC_VMEM_VOSEL_TRANS_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	1079;"	d
MT6333_PMIC_VMEM_VOSEL_TRANS_ONCE_MASK	mach/mt6795/include/mach/mt6333.h	1080;"	d
MT6333_PMIC_VMEM_VOSEL_TRANS_ONCE_SHIFT	mach/mt6795/include/mach/mt6333.h	1081;"	d
MT6333_PMIC_VMEM_VSLEEP_EN_MASK	mach/mt6795/include/mach/mt6333.h	1066;"	d
MT6333_PMIC_VMEM_VSLEEP_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	1067;"	d
MT6333_PMIC_VMEM_VSLEEP_SEL_MASK	mach/mt6795/include/mach/mt6333.h	1070;"	d
MT6333_PMIC_VMEM_VSLEEP_SEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1071;"	d
MT6333_PMIC_VRF18_BURST_CTRL_MASK	mach/mt6795/include/mach/mt6333.h	1122;"	d
MT6333_PMIC_VRF18_BURST_CTRL_SHIFT	mach/mt6795/include/mach/mt6333.h	1123;"	d
MT6333_PMIC_VRF18_DEG_EN_MASK	mach/mt6795/include/mach/mt6333.h	834;"	d
MT6333_PMIC_VRF18_DEG_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	835;"	d
MT6333_PMIC_VRF18_DLC_CTRL_MASK	mach/mt6795/include/mach/mt6333.h	1120;"	d
MT6333_PMIC_VRF18_DLC_CTRL_SHIFT	mach/mt6795/include/mach/mt6333.h	1121;"	d
MT6333_PMIC_VRF18_DLC_MASK	mach/mt6795/include/mach/mt6333.h	1140;"	d
MT6333_PMIC_VRF18_DLC_N_MASK	mach/mt6795/include/mach/mt6333.h	1150;"	d
MT6333_PMIC_VRF18_DLC_N_ON_MASK	mach/mt6795/include/mach/mt6333.h	1152;"	d
MT6333_PMIC_VRF18_DLC_N_ON_SHIFT	mach/mt6795/include/mach/mt6333.h	1153;"	d
MT6333_PMIC_VRF18_DLC_N_SHIFT	mach/mt6795/include/mach/mt6333.h	1151;"	d
MT6333_PMIC_VRF18_DLC_N_SLEEP_MASK	mach/mt6795/include/mach/mt6333.h	1154;"	d
MT6333_PMIC_VRF18_DLC_N_SLEEP_SHIFT	mach/mt6795/include/mach/mt6333.h	1155;"	d
MT6333_PMIC_VRF18_DLC_ON_MASK	mach/mt6795/include/mach/mt6333.h	1142;"	d
MT6333_PMIC_VRF18_DLC_ON_SHIFT	mach/mt6795/include/mach/mt6333.h	1143;"	d
MT6333_PMIC_VRF18_DLC_SHIFT	mach/mt6795/include/mach/mt6333.h	1141;"	d
MT6333_PMIC_VRF18_DLC_SLEEP_MASK	mach/mt6795/include/mach/mt6333.h	1144;"	d
MT6333_PMIC_VRF18_DLC_SLEEP_SHIFT	mach/mt6795/include/mach/mt6333.h	1145;"	d
MT6333_PMIC_VRF18_EN_CTRL_MASK	mach/mt6795/include/mach/mt6333.h	1166;"	d
MT6333_PMIC_VRF18_EN_CTRL_SHIFT	mach/mt6795/include/mach/mt6333.h	1167;"	d
MT6333_PMIC_VRF18_EN_MASK	mach/mt6795/include/mach/mt6333.h	1158;"	d
MT6333_PMIC_VRF18_EN_SHIFT	mach/mt6795/include/mach/mt6333.h	1159;"	d
MT6333_PMIC_VRF18_EN_SPM_MASK	mach/mt6795/include/mach/mt6333.h	1170;"	d
MT6333_PMIC_VRF18_EN_SPM_SHIFT	mach/mt6795/include/mach/mt6333.h	1171;"	d
MT6333_PMIC_VRF18_OC_THD_MASK	mach/mt6795/include/mach/mt6333.h	838;"	d
MT6333_PMIC_VRF18_OC_THD_SHIFT	mach/mt6795/include/mach/mt6333.h	839;"	d
MT6333_PMIC_VRF18_OC_WND_MASK	mach/mt6795/include/mach/mt6333.h	836;"	d
MT6333_PMIC_VRF18_OC_WND_SHIFT	mach/mt6795/include/mach/mt6333.h	837;"	d
MT6333_PMIC_VRF18_VOSEL_CTRL_MASK	mach/mt6795/include/mach/mt6333.h	1118;"	d
MT6333_PMIC_VRF18_VOSEL_CTRL_SHIFT	mach/mt6795/include/mach/mt6333.h	1119;"	d
MT6333_PMIC_VRF18_VOSEL_MASK	mach/mt6795/include/mach/mt6333.h	1124;"	d
MT6333_PMIC_VRF18_VOSEL_ON_MASK	mach/mt6795/include/mach/mt6333.h	1126;"	d
MT6333_PMIC_VRF18_VOSEL_ON_SHIFT	mach/mt6795/include/mach/mt6333.h	1127;"	d
MT6333_PMIC_VRF18_VOSEL_SHIFT	mach/mt6795/include/mach/mt6333.h	1125;"	d
MT6333_PMIC_VRF18_VOSEL_SLEEP_MASK	mach/mt6795/include/mach/mt6333.h	1128;"	d
MT6333_PMIC_VRF18_VOSEL_SLEEP_SHIFT	mach/mt6795/include/mach/mt6333.h	1129;"	d
MT6333_PMIC_VSLEEP_SRC0_7_0_MASK	mach/mt6795/include/mach/mt6333.h	880;"	d
MT6333_PMIC_VSLEEP_SRC0_7_0_SHIFT	mach/mt6795/include/mach/mt6333.h	881;"	d
MT6333_PMIC_VSLEEP_SRC0_8_MASK	mach/mt6795/include/mach/mt6333.h	882;"	d
MT6333_PMIC_VSLEEP_SRC0_8_SHIFT	mach/mt6795/include/mach/mt6333.h	883;"	d
MT6333_PMIC_VSLEEP_SRC1_MASK	mach/mt6795/include/mach/mt6333.h	878;"	d
MT6333_PMIC_VSLEEP_SRC1_SHIFT	mach/mt6795/include/mach/mt6333.h	879;"	d
MT6333_POWER_BUCK_DEFAULT	mach/mt6795/include/mach/mt6333.h	26;"	d
MT6333_POWER_BUCK_VCORE	mach/mt6795/include/mach/mt6333.h	27;"	d
MT6333_POWER_BUCK_VMEM	mach/mt6795/include/mach/mt6333.h	28;"	d
MT6333_POWER_BUCK_VRF18	mach/mt6795/include/mach/mt6333.h	29;"	d
MT6333_STA_CON0	mach/mt6795/include/mach/mt6333.h	63;"	d
MT6333_STA_CON1	mach/mt6795/include/mach/mt6333.h	64;"	d
MT6333_STA_CON10	mach/mt6795/include/mach/mt6333.h	73;"	d
MT6333_STA_CON11	mach/mt6795/include/mach/mt6333.h	74;"	d
MT6333_STA_CON12	mach/mt6795/include/mach/mt6333.h	75;"	d
MT6333_STA_CON13	mach/mt6795/include/mach/mt6333.h	76;"	d
MT6333_STA_CON14	mach/mt6795/include/mach/mt6333.h	77;"	d
MT6333_STA_CON15	mach/mt6795/include/mach/mt6333.h	78;"	d
MT6333_STA_CON2	mach/mt6795/include/mach/mt6333.h	65;"	d
MT6333_STA_CON3	mach/mt6795/include/mach/mt6333.h	66;"	d
MT6333_STA_CON4	mach/mt6795/include/mach/mt6333.h	67;"	d
MT6333_STA_CON5	mach/mt6795/include/mach/mt6333.h	68;"	d
MT6333_STA_CON6	mach/mt6795/include/mach/mt6333.h	69;"	d
MT6333_STA_CON7	mach/mt6795/include/mach/mt6333.h	70;"	d
MT6333_STA_CON8	mach/mt6795/include/mach/mt6333.h	71;"	d
MT6333_STA_CON9	mach/mt6795/include/mach/mt6333.h	72;"	d
MT6333_STRUP_CON0	mach/mt6795/include/mach/mt6333.h	205;"	d
MT6333_STRUP_CON1	mach/mt6795/include/mach/mt6333.h	206;"	d
MT6333_STRUP_CON2	mach/mt6795/include/mach/mt6333.h	207;"	d
MT6333_TESTI_CON0	mach/mt6795/include/mach/mt6333.h	229;"	d
MT6333_TESTI_CON1	mach/mt6795/include/mach/mt6333.h	230;"	d
MT6333_TESTI_CON2	mach/mt6795/include/mach/mt6333.h	231;"	d
MT6333_TESTI_CON3	mach/mt6795/include/mach/mt6333.h	232;"	d
MT6333_TESTI_CON4	mach/mt6795/include/mach/mt6333.h	233;"	d
MT6333_TESTI_CON5	mach/mt6795/include/mach/mt6333.h	234;"	d
MT6333_TESTI_CON6	mach/mt6795/include/mach/mt6333.h	235;"	d
MT6333_TESTI_CON7	mach/mt6795/include/mach/mt6333.h	236;"	d
MT6333_TESTI_CON8	mach/mt6795/include/mach/mt6333.h	237;"	d
MT6333_TESTI_MUX_CON0	mach/mt6795/include/mach/mt6333.h	238;"	d
MT6333_TESTI_MUX_CON1	mach/mt6795/include/mach/mt6333.h	239;"	d
MT6333_TESTI_MUX_CON2	mach/mt6795/include/mach/mt6333.h	240;"	d
MT6333_TESTI_MUX_CON3	mach/mt6795/include/mach/mt6333.h	241;"	d
MT6333_TESTI_MUX_CON4	mach/mt6795/include/mach/mt6333.h	242;"	d
MT6333_TESTI_MUX_CON5	mach/mt6795/include/mach/mt6333.h	243;"	d
MT6333_TESTI_MUX_CON6	mach/mt6795/include/mach/mt6333.h	244;"	d
MT6333_TESTI_MUX_CON7	mach/mt6795/include/mach/mt6333.h	245;"	d
MT6333_TESTI_MUX_CON8	mach/mt6795/include/mach/mt6333.h	246;"	d
MT6333_TESTO_CON0	mach/mt6795/include/mach/mt6333.h	247;"	d
MT6333_TESTO_CON1	mach/mt6795/include/mach/mt6333.h	248;"	d
MT6333_TESTO_CON2	mach/mt6795/include/mach/mt6333.h	249;"	d
MT6333_TESTO_CON3	mach/mt6795/include/mach/mt6333.h	250;"	d
MT6333_TEST_OMUX_CON0	mach/mt6795/include/mach/mt6333.h	251;"	d
MT6333_TEST_OMUX_CON1	mach/mt6795/include/mach/mt6333.h	252;"	d
MT6333_TEST_OMUX_CON2	mach/mt6795/include/mach/mt6333.h	253;"	d
MT6333_TEST_OMUX_CON3	mach/mt6795/include/mach/mt6333.h	254;"	d
MT6333_VCORE_CON0	mach/mt6795/include/mach/mt6333.h	125;"	d
MT6333_VCORE_CON1	mach/mt6795/include/mach/mt6333.h	126;"	d
MT6333_VCORE_CON10	mach/mt6795/include/mach/mt6333.h	135;"	d
MT6333_VCORE_CON11	mach/mt6795/include/mach/mt6333.h	136;"	d
MT6333_VCORE_CON12	mach/mt6795/include/mach/mt6333.h	137;"	d
MT6333_VCORE_CON13	mach/mt6795/include/mach/mt6333.h	138;"	d
MT6333_VCORE_CON14	mach/mt6795/include/mach/mt6333.h	139;"	d
MT6333_VCORE_CON15	mach/mt6795/include/mach/mt6333.h	140;"	d
MT6333_VCORE_CON16	mach/mt6795/include/mach/mt6333.h	141;"	d
MT6333_VCORE_CON17	mach/mt6795/include/mach/mt6333.h	142;"	d
MT6333_VCORE_CON18	mach/mt6795/include/mach/mt6333.h	143;"	d
MT6333_VCORE_CON19	mach/mt6795/include/mach/mt6333.h	144;"	d
MT6333_VCORE_CON2	mach/mt6795/include/mach/mt6333.h	127;"	d
MT6333_VCORE_CON20	mach/mt6795/include/mach/mt6333.h	145;"	d
MT6333_VCORE_CON21	mach/mt6795/include/mach/mt6333.h	146;"	d
MT6333_VCORE_CON22	mach/mt6795/include/mach/mt6333.h	147;"	d
MT6333_VCORE_CON23	mach/mt6795/include/mach/mt6333.h	148;"	d
MT6333_VCORE_CON24	mach/mt6795/include/mach/mt6333.h	149;"	d
MT6333_VCORE_CON25	mach/mt6795/include/mach/mt6333.h	150;"	d
MT6333_VCORE_CON26	mach/mt6795/include/mach/mt6333.h	151;"	d
MT6333_VCORE_CON27	mach/mt6795/include/mach/mt6333.h	152;"	d
MT6333_VCORE_CON28	mach/mt6795/include/mach/mt6333.h	153;"	d
MT6333_VCORE_CON29	mach/mt6795/include/mach/mt6333.h	154;"	d
MT6333_VCORE_CON3	mach/mt6795/include/mach/mt6333.h	128;"	d
MT6333_VCORE_CON30	mach/mt6795/include/mach/mt6333.h	155;"	d
MT6333_VCORE_CON4	mach/mt6795/include/mach/mt6333.h	129;"	d
MT6333_VCORE_CON5	mach/mt6795/include/mach/mt6333.h	130;"	d
MT6333_VCORE_CON6	mach/mt6795/include/mach/mt6333.h	131;"	d
MT6333_VCORE_CON7	mach/mt6795/include/mach/mt6333.h	132;"	d
MT6333_VCORE_CON8	mach/mt6795/include/mach/mt6333.h	133;"	d
MT6333_VCORE_CON9	mach/mt6795/include/mach/mt6333.h	134;"	d
MT6333_VMEM_CON0	mach/mt6795/include/mach/mt6333.h	157;"	d
MT6333_VMEM_CON1	mach/mt6795/include/mach/mt6333.h	158;"	d
MT6333_VMEM_CON12	mach/mt6795/include/mach/mt6333.h	167;"	d
MT6333_VMEM_CON13	mach/mt6795/include/mach/mt6333.h	168;"	d
MT6333_VMEM_CON14	mach/mt6795/include/mach/mt6333.h	169;"	d
MT6333_VMEM_CON15	mach/mt6795/include/mach/mt6333.h	170;"	d
MT6333_VMEM_CON16	mach/mt6795/include/mach/mt6333.h	171;"	d
MT6333_VMEM_CON17	mach/mt6795/include/mach/mt6333.h	172;"	d
MT6333_VMEM_CON18	mach/mt6795/include/mach/mt6333.h	173;"	d
MT6333_VMEM_CON19	mach/mt6795/include/mach/mt6333.h	174;"	d
MT6333_VMEM_CON2	mach/mt6795/include/mach/mt6333.h	159;"	d
MT6333_VMEM_CON20	mach/mt6795/include/mach/mt6333.h	175;"	d
MT6333_VMEM_CON21	mach/mt6795/include/mach/mt6333.h	176;"	d
MT6333_VMEM_CON22	mach/mt6795/include/mach/mt6333.h	177;"	d
MT6333_VMEM_CON3	mach/mt6795/include/mach/mt6333.h	160;"	d
MT6333_VMEM_CON4	mach/mt6795/include/mach/mt6333.h	161;"	d
MT6333_VMEM_CON5	mach/mt6795/include/mach/mt6333.h	162;"	d
MT6333_VMEM_CON6	mach/mt6795/include/mach/mt6333.h	163;"	d
MT6333_VMEM_CON7	mach/mt6795/include/mach/mt6333.h	164;"	d
MT6333_VMEM_CON8	mach/mt6795/include/mach/mt6333.h	165;"	d
MT6333_VMEM_CON9	mach/mt6795/include/mach/mt6333.h	166;"	d
MT6333_VMEM_RSV0	mach/mt6795/include/mach/mt6333.h	156;"	d
MT6333_VRF18_CON0	mach/mt6795/include/mach/mt6333.h	179;"	d
MT6333_VRF18_CON1	mach/mt6795/include/mach/mt6333.h	180;"	d
MT6333_VRF18_CON12	mach/mt6795/include/mach/mt6333.h	188;"	d
MT6333_VRF18_CON13	mach/mt6795/include/mach/mt6333.h	189;"	d
MT6333_VRF18_CON14	mach/mt6795/include/mach/mt6333.h	190;"	d
MT6333_VRF18_CON15	mach/mt6795/include/mach/mt6333.h	191;"	d
MT6333_VRF18_CON16	mach/mt6795/include/mach/mt6333.h	192;"	d
MT6333_VRF18_CON17	mach/mt6795/include/mach/mt6333.h	193;"	d
MT6333_VRF18_CON18	mach/mt6795/include/mach/mt6333.h	194;"	d
MT6333_VRF18_CON19	mach/mt6795/include/mach/mt6333.h	195;"	d
MT6333_VRF18_CON2	mach/mt6795/include/mach/mt6333.h	181;"	d
MT6333_VRF18_CON20	mach/mt6795/include/mach/mt6333.h	196;"	d
MT6333_VRF18_CON21	mach/mt6795/include/mach/mt6333.h	197;"	d
MT6333_VRF18_CON22	mach/mt6795/include/mach/mt6333.h	198;"	d
MT6333_VRF18_CON3	mach/mt6795/include/mach/mt6333.h	182;"	d
MT6333_VRF18_CON4	mach/mt6795/include/mach/mt6333.h	183;"	d
MT6333_VRF18_CON6	mach/mt6795/include/mach/mt6333.h	184;"	d
MT6333_VRF18_CON7	mach/mt6795/include/mach/mt6333.h	185;"	d
MT6333_VRF18_CON8	mach/mt6795/include/mach/mt6333.h	186;"	d
MT6333_VRF18_CON9	mach/mt6795/include/mach/mt6333.h	187;"	d
MT6333_VRF18_RSV0	mach/mt6795/include/mach/mt6333.h	178;"	d
MT6573FDVTDBuffRegMap	mach/mt6795/camera_fdvt.c	/^} MT6573FDVTDBuffRegMap;$/;"	t	typeref:struct:__anon11	file:
MT6573FDVTIOC_G_READ_FDREG_CMD	mach/mt6795/include/mach/camera_fdvt.h	38;"	d
MT6573FDVTIOC_G_WAITIRQ	mach/mt6795/include/mach/camera_fdvt.h	36;"	d
MT6573FDVTIOC_STARTFD_CMD	mach/mt6795/include/mach/camera_fdvt.h	35;"	d
MT6573FDVTIOC_T_DUMPREG	mach/mt6795/include/mach/camera_fdvt.h	42;"	d
MT6573FDVTIOC_T_SET_FDCONF_CMD	mach/mt6795/include/mach/camera_fdvt.h	37;"	d
MT6573FDVTIOC_T_SET_SDCONF_CMD	mach/mt6795/include/mach/camera_fdvt.h	39;"	d
MT6573FDVTRegIO	mach/mt6795/include/mach/camera_fdvt.h	/^} MT6573FDVTRegIO;$/;"	t	typeref:struct:__anon95
MT6573FDVT_DBUFFREGCNT	mach/mt6795/camera_fdvt.c	85;"	d	file:
MT6573FDVT_DUMPREG	mach/mt6795/camera_fdvt.c	/^void MT6573FDVT_DUMPREG(void)$/;"	f
MT6573FDVT_INIT_SETPARA_CMD	mach/mt6795/include/mach/camera_fdvt.h	34;"	d
MT6573FDVT_ReadRegHW	mach/mt6795/camera_fdvt.c	/^static int MT6573FDVT_ReadRegHW(MT6573FDVTRegIO * a_pstCfg)$/;"	f	file:
MT6573FDVT_SetRegHW	mach/mt6795/camera_fdvt.c	/^static int MT6573FDVT_SetRegHW(MT6573FDVTRegIO * a_pstCfg)$/;"	f	file:
MT6573FDVT_WaitIRQ	mach/mt6795/camera_fdvt.c	/^static int MT6573FDVT_WaitIRQ(u32 * u4IRQMask)$/;"	f	file:
MT6573FDVT_irq	mach/mt6795/camera_fdvt.c	/^static irqreturn_t MT6573FDVT_irq(int irq, void *dev_id)$/;"	f	file:
MT6575_NAND_DEVICE	mach/mt6795/include/mach/mtk_nand_device.h	2;"	d
MT6592_DCM_SETTING	mach/mt6795/mt_dcm.c	67;"	d	file:
MT6592_DCM_SETTING	mach/mt6795/mt_dcm_64.c	67;"	d	file:
MT65XX_LED_MODE_CUST_BLS_PWM	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_MODE_CUST_BLS_PWM$/;"	e	enum:mt65xx_led_mode
MT65XX_LED_MODE_CUST_BLS_PWM	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_MODE_CUST_BLS_PWM$/;"	e	enum:mt65xx_led_mode
MT65XX_LED_MODE_CUST_LCM	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_MODE_CUST_LCM,	$/;"	e	enum:mt65xx_led_mode
MT65XX_LED_MODE_CUST_LCM	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_MODE_CUST_LCM,	$/;"	e	enum:mt65xx_led_mode
MT65XX_LED_MODE_GPIO	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_MODE_GPIO,$/;"	e	enum:mt65xx_led_mode
MT65XX_LED_MODE_GPIO	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_MODE_GPIO,$/;"	e	enum:mt65xx_led_mode
MT65XX_LED_MODE_NONE	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_MODE_NONE,$/;"	e	enum:mt65xx_led_mode
MT65XX_LED_MODE_NONE	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_MODE_NONE,$/;"	e	enum:mt65xx_led_mode
MT65XX_LED_MODE_PMIC	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_MODE_PMIC,$/;"	e	enum:mt65xx_led_mode
MT65XX_LED_MODE_PMIC	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_MODE_PMIC,$/;"	e	enum:mt65xx_led_mode
MT65XX_LED_MODE_PWM	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_MODE_PWM,$/;"	e	enum:mt65xx_led_mode
MT65XX_LED_MODE_PWM	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_MODE_PWM,$/;"	e	enum:mt65xx_led_mode
MT65XX_LED_PMIC_LCD_ISINK	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_PMIC_LCD_ISINK=0,$/;"	e	enum:mt65xx_led_pmic
MT65XX_LED_PMIC_LCD_ISINK	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_PMIC_LCD_ISINK=0,$/;"	e	enum:mt65xx_led_pmic
MT65XX_LED_PMIC_NLED_ISINK0	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_PMIC_NLED_ISINK0,$/;"	e	enum:mt65xx_led_pmic
MT65XX_LED_PMIC_NLED_ISINK0	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_PMIC_NLED_ISINK0,$/;"	e	enum:mt65xx_led_pmic
MT65XX_LED_PMIC_NLED_ISINK1	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_PMIC_NLED_ISINK1,$/;"	e	enum:mt65xx_led_pmic
MT65XX_LED_PMIC_NLED_ISINK1	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_PMIC_NLED_ISINK1,$/;"	e	enum:mt65xx_led_pmic
MT65XX_LED_PMIC_NLED_ISINK2	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_PMIC_NLED_ISINK2,$/;"	e	enum:mt65xx_led_pmic
MT65XX_LED_PMIC_NLED_ISINK2	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_PMIC_NLED_ISINK2,$/;"	e	enum:mt65xx_led_pmic
MT65XX_LED_PMIC_NLED_ISINK3	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_PMIC_NLED_ISINK3$/;"	e	enum:mt65xx_led_pmic
MT65XX_LED_PMIC_NLED_ISINK3	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	MT65XX_LED_PMIC_NLED_ISINK3$/;"	e	enum:mt65xx_led_pmic
MT65XX_LED_TYPE_BLUE	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.h	/^	MT65XX_LED_TYPE_BLUE,$/;"	e	enum:mt65xx_led_type
MT65XX_LED_TYPE_BLUE	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.h	/^	MT65XX_LED_TYPE_BLUE,$/;"	e	enum:mt65xx_led_type
MT65XX_LED_TYPE_BUTTON	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.h	/^	MT65XX_LED_TYPE_BUTTON,	$/;"	e	enum:mt65xx_led_type
MT65XX_LED_TYPE_BUTTON	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.h	/^	MT65XX_LED_TYPE_BUTTON,	$/;"	e	enum:mt65xx_led_type
MT65XX_LED_TYPE_GREEN	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.h	/^	MT65XX_LED_TYPE_GREEN,$/;"	e	enum:mt65xx_led_type
MT65XX_LED_TYPE_GREEN	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.h	/^	MT65XX_LED_TYPE_GREEN,$/;"	e	enum:mt65xx_led_type
MT65XX_LED_TYPE_JOGBALL	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.h	/^	MT65XX_LED_TYPE_JOGBALL,$/;"	e	enum:mt65xx_led_type
MT65XX_LED_TYPE_JOGBALL	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.h	/^	MT65XX_LED_TYPE_JOGBALL,$/;"	e	enum:mt65xx_led_type
MT65XX_LED_TYPE_KEYBOARD	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.h	/^	MT65XX_LED_TYPE_KEYBOARD,$/;"	e	enum:mt65xx_led_type
MT65XX_LED_TYPE_KEYBOARD	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.h	/^	MT65XX_LED_TYPE_KEYBOARD,$/;"	e	enum:mt65xx_led_type
MT65XX_LED_TYPE_LCD	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.h	/^	MT65XX_LED_TYPE_LCD,$/;"	e	enum:mt65xx_led_type
MT65XX_LED_TYPE_LCD	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.h	/^	MT65XX_LED_TYPE_LCD,$/;"	e	enum:mt65xx_led_type
MT65XX_LED_TYPE_RED	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.h	/^	MT65XX_LED_TYPE_RED = 0,$/;"	e	enum:mt65xx_led_type
MT65XX_LED_TYPE_RED	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.h	/^	MT65XX_LED_TYPE_RED = 0,$/;"	e	enum:mt65xx_led_type
MT65XX_LED_TYPE_TOTAL	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.h	/^	MT65XX_LED_TYPE_TOTAL,$/;"	e	enum:mt65xx_led_type
MT65XX_LED_TYPE_TOTAL	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.h	/^	MT65XX_LED_TYPE_TOTAL,$/;"	e	enum:mt65xx_led_type
MT65XX_POWER	mach/mt6795/include/mach/mt_pm_ldo.h	/^} MT65XX_POWER;$/;"	t	typeref:enum:MT65XX_POWER_TAG
MT65XX_POWER_COUNT_END	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT65XX_POWER_COUNT_END,$/;"	e	enum:MT65XX_POWER_TAG
MT65XX_POWER_LDO_DEFAULT	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT65XX_POWER_LDO_DEFAULT,$/;"	e	enum:MT65XX_POWER_TAG
MT65XX_POWER_NONE	mach/mt6795/include/mach/mt_pm_ldo.h	/^    MT65XX_POWER_NONE = -1$/;"	e	enum:MT65XX_POWER_TAG
MT65XX_POWER_TAG	mach/mt6795/include/mach/mt_pm_ldo.h	/^typedef enum MT65XX_POWER_TAG {    $/;"	g
MT65XX_POWER_VOLTAGE	mach/mt6795/include/mach/mt_pm_ldo.h	/^} MT65XX_POWER_VOLTAGE;    $/;"	t	typeref:enum:MT65XX_POWER_VOL_TAG
MT65XX_POWER_VOL_TAG	mach/mt6795/include/mach/mt_pm_ldo.h	/^typedef enum MT65XX_POWER_VOL_TAG $/;"	g
MT6795_CPU_NUM	mach/mt6795/mt_cpufreq_64.c	852;"	d	file:
MTCHRDEV_COUNT	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_COUNT $/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG(  1, mem)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG(  2, pty)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG(  3, ttyp)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG(  4, dev_vc)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG(  5, dev_tty)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG(  7, vcs)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 10, misc)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 116, alsa)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 128, ptm)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 13, input)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 136, pts)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 14, sound)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 151, ampc)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 153, wmt_WIFI)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 160, VCodec )$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 167, emd_cfifo_drv)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 169, ccci_MD2)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 180, usb)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 182, sec)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 184, ccci_MD1)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 188, M4U)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 189, usb_device)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 190, mtk_stp_wmp)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 191, mtk_stp_GPS)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 192, mtk_stp_BT)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 193, fm)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 196, devmap)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 204, ttyMT)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 29, fb)$/;"	e	enum:__anon188
MTCHRDEV_REG	mach/mt6795/include/mach/mtchrdev_table.h	/^    MTCHRDEV_REG( 90, mtd)$/;"	e	enum:__anon188
MTDES	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int MTDES;$/;"	m	struct:__anon97
MTDES	mach/mt6795/mt_ptp.c	/^	unsigned int MTDES;$/;"	m	struct:ptp_det	file:
MTDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int MTDES;$/;"	m	struct:ptp_det	file:
MTD_ANDSYSIMG	masp/asf/asf_inc/sec_boot.h	34;"	d
MTD_BOOTIMG	masp/asf/asf_inc/sec_boot.h	32;"	d
MTD_LOGO	masp/asf/asf_inc/sec_boot.h	31;"	d
MTD_PL_NUM	masp/asf/asf_inc/sec_mtd.h	24;"	d
MTD_RECOVERY	masp/asf/asf_inc/sec_boot.h	35;"	d
MTD_SECCFG	masp/asf/asf_inc/sec_boot.h	29;"	d
MTD_SECCFG_NUM	masp/asf/asf_inc/sec_mtd.h	25;"	d
MTD_SECRO	masp/asf/asf_inc/sec_boot.h	36;"	d
MTD_UBOOT	masp/asf/asf_inc/sec_boot.h	30;"	d
MTD_USER	masp/asf/asf_inc/sec_boot.h	33;"	d
MTD_UTILS_H	masp/asf/asf_inc/sec_mtd_util.h	2;"	d
MTK_CONFIG_MM_MAU	mach/mt6795/include/mach/mt_smi.h	11;"	d
MTK_DUAL_VCORE_SUSPEND	mach/mt6795/mt_sleep.c	45;"	d	file:
MTK_DUAL_VCORE_SUSPEND	mach/mt6795/mt_sleep_64.c	55;"	d	file:
MTK_ENABLE_AGING_ALGORITHM	mach/mt6795/hiau_ml/power/cust_battery_meter.h	81;"	d
MTK_ENABLE_AGING_ALGORITHM	mach/mt6795/hiau_ml/power/cust_charging.h	88;"	d
MTK_ENABLE_AGING_ALGORITHM	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	81;"	d
MTK_ENABLE_AGING_ALGORITHM	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	88;"	d
MTK_GET_BATTERY_ID_BY_AUXADC	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	75;"	d
MTK_GET_BATTERY_ID_BY_AUXADC	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	75;"	d
MTK_HACC_SEED	masp/mt6795/mach/hacc_mach.h	109;"	d
MTK_IO	mach/mt6795/include/mach/mt_smi.h	9;"	d
MTK_IOC_MMDVFS_CMD	mach/mt6795/include/mach/mt_smi.h	148;"	d
MTK_IOC_SMI_BWC_CONFIG	mach/mt6795/include/mach/mt_smi.h	138;"	d
MTK_IOC_SMI_BWC_INFO_GET	mach/mt6795/include/mach/mt_smi.h	143;"	d
MTK_IOC_SMI_BWC_INFO_SET	mach/mt6795/include/mach/mt_smi.h	142;"	d
MTK_IOC_SMI_BWC_REGISTER_GET	mach/mt6795/include/mach/mt_smi.h	140;"	d
MTK_IOC_SMI_BWC_REGISTER_SET	mach/mt6795/include/mach/mt_smi.h	139;"	d
MTK_IOC_SMI_DUMP_COMMON	mach/mt6795/include/mach/mt_smi.h	147;"	d
MTK_IOC_SMI_DUMP_LARB	mach/mt6795/include/mach/mt_smi.h	146;"	d
MTK_IOC_SPC_CMD	mach/mt6795/include/mach/mt_smi.h	137;"	d
MTK_IOC_SPC_CONFIG	mach/mt6795/include/mach/mt_smi.h	134;"	d
MTK_IOC_SPC_DUMP_REG	mach/mt6795/include/mach/mt_smi.h	135;"	d
MTK_IOC_SPC_DUMP_STA	mach/mt6795/include/mach/mt_smi.h	136;"	d
MTK_IOR	mach/mt6795/include/mach/mt_smi.h	7;"	d
MTK_IOW	mach/mt6795/include/mach/mt_smi.h	6;"	d
MTK_IOWR	mach/mt6795/include/mach/mt_smi.h	8;"	d
MTK_MAU_CONFIG	mach/mt6795/include/mach/mt_smi.h	/^} MTK_MAU_CONFIG;$/;"	t	typeref:struct:__anon160
MTK_MD1_EN	ccci_util/ccci_util_lib_fo.c	44;"	d	file:
MTK_MD1_EN	ccci_util/ccci_util_lib_fo.c	46;"	d	file:
MTK_MD1_SUPPORT	ccci_util/ccci_util_lib_fo.c	50;"	d	file:
MTK_MD1_SUPPORT	ccci_util/ccci_util_lib_fo.c	52;"	d	file:
MTK_MD2_EN	ccci_util/ccci_util_lib_fo.c	56;"	d	file:
MTK_MD2_EN	ccci_util/ccci_util_lib_fo.c	58;"	d	file:
MTK_MD2_SUPPORT	ccci_util/ccci_util_lib_fo.c	62;"	d	file:
MTK_MD2_SUPPORT	ccci_util/ccci_util_lib_fo.c	64;"	d	file:
MTK_MD3_EN	ccci_util/ccci_util_lib_fo.c	68;"	d	file:
MTK_MD3_EN	ccci_util/ccci_util_lib_fo.c	70;"	d	file:
MTK_MD3_SUPPORT	ccci_util/ccci_util_lib_fo.c	74;"	d	file:
MTK_MD3_SUPPORT	ccci_util/ccci_util_lib_fo.c	76;"	d	file:
MTK_MD5_EN	ccci_util/ccci_util_lib_fo.c	80;"	d	file:
MTK_MD5_EN	ccci_util/ccci_util_lib_fo.c	82;"	d	file:
MTK_MD5_SUPPORT	ccci_util/ccci_util_lib_fo.c	85;"	d	file:
MTK_MD5_SUPPORT	ccci_util/ccci_util_lib_fo.c	87;"	d	file:
MTK_MMDVFS_CMD	mach/mt6795/include/mach/mt_smi.h	/^} MTK_MMDVFS_CMD;$/;"	t	typeref:struct:__anon166
MTK_MMDVFS_CMD_TYPE_QUERY	mach/mt6795/include/mach/mt_smi.h	95;"	d
MTK_MMDVFS_CMD_TYPE_SET	mach/mt6795/include/mach/mt_smi.h	94;"	d
MTK_MULTI_BAT_PROFILE_SUPPORT	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	74;"	d
MTK_MULTI_BAT_PROFILE_SUPPORT	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	74;"	d
MTK_PLATFORM	masp/Makefile	/^MTK_PLATFORM := $(subst ",,$(CONFIG_MTK_PLATFORM))$/;"	m
MTK_PLATFORM_DIR	ccci_util/Makefile	/^MTK_PLATFORM_DIR=$(srctree)\/drivers\/misc\/mediatek\/ccci_util\/$(subst ",,$(CONFIG_MTK_PLATFORM))$/;"	m
MTK_SIP_KERNEL_GIC_DUMP	mach/mt6795/include/mach/mt_secure_api.h	19;"	d
MTK_SIP_KERNEL_L2_SHARING	mach/mt6795/include/mach/mt_secure_api.h	17;"	d
MTK_SIP_KERNEL_MCUSYS_ACCESS_COUNT	mach/mt6795/include/mach/mt_secure_api.h	16;"	d
MTK_SIP_KERNEL_MCUSYS_WRITE	mach/mt6795/include/mach/mt_secure_api.h	15;"	d
MTK_SIP_KERNEL_WDT	mach/mt6795/include/mach/mt_secure_api.h	18;"	d
MTK_SMI_BWC_CONFIG	mach/mt6795/include/mach/mt_smi.h	/^} MTK_SMI_BWC_CONFIG;$/;"	t	typeref:struct:__anon163
MTK_SMI_BWC_INFO_ID	mach/mt6795/include/mach/mt_smi.h	/^} MTK_SMI_BWC_INFO_ID;$/;"	t	typeref:enum:__anon167
MTK_SMI_BWC_INFO_SET	mach/mt6795/include/mach/mt_smi.h	/^} MTK_SMI_BWC_INFO_SET;$/;"	t	typeref:struct:__anon168
MTK_SMI_BWC_MM_INFO	mach/mt6795/include/mach/mt_smi.h	/^} MTK_SMI_BWC_MM_INFO;$/;"	t	typeref:struct:__anon169
MTK_SMI_BWC_REGISTER_GET	mach/mt6795/include/mach/mt_smi.h	/^} MTK_SMI_BWC_REGISTER_GET;$/;"	t	typeref:struct:__anon165
MTK_SMI_BWC_REGISTER_SET	mach/mt6795/include/mach/mt_smi.h	/^} MTK_SMI_BWC_REGISTER_SET;$/;"	t	typeref:struct:__anon164
MTK_SMI_BWC_SCEN	mach/mt6795/include/mach/mt_smi.h	/^} MTK_SMI_BWC_SCEN;$/;"	t	typeref:enum:__anon161
MTK_SMI_MAJOR_NUMBER	mach/mt6795/include/mach/mt_smi.h	4;"	d
MTK_SYSCLK_13	uart/mt6795/platform_uart.h	83;"	d
MTK_SYSCLK_1536	uart/mt6795/platform_uart.h	86;"	d
MTK_SYSCLK_26	uart/mt6795/platform_uart.h	82;"	d
MTK_SYSCLK_3072	uart/mt6795/platform_uart.h	85;"	d
MTK_SYSCLK_49_4	uart/mt6795/platform_uart.h	79;"	d
MTK_SYSCLK_52	uart/mt6795/platform_uart.h	81;"	d
MTK_SYSCLK_58_5	uart/mt6795/platform_uart.h	80;"	d
MTK_SYSCLK_6144	uart/mt6795/platform_uart.h	84;"	d
MTK_SYSCLK_65	uart/mt6795/platform_uart.h	78;"	d
MTK_TEMPERATURE_RECHARGE_SUPPORT	mach/mt6795/hiau_ml/power/cust_charging.h	8;"	d
MTK_TEMPERATURE_RECHARGE_SUPPORT	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	8;"	d
MTK_TEST_LIB	eemcs/lte_dev_test.c	31;"	d	file:
MTK_THERMAL_SENSOR_CPU_COUNT	mach/mt6795/include/mach/mt_thermal.h	/^    MTK_THERMAL_SENSOR_CPU_COUNT$/;"	e	enum:__anon69
MTK_THERMAL_SENSOR_CPU_ID_MET	mach/mt6795/include/mach/mt_thermal.h	/^} MTK_THERMAL_SENSOR_CPU_ID_MET;$/;"	t	typeref:enum:__anon69
MTK_THERMAL_SENSOR_TS1	mach/mt6795/include/mach/mt_thermal.h	/^    MTK_THERMAL_SENSOR_TS1 = 0,$/;"	e	enum:__anon69
MTK_THERMAL_SENSOR_TS2	mach/mt6795/include/mach/mt_thermal.h	/^    MTK_THERMAL_SENSOR_TS2,$/;"	e	enum:__anon69
MTK_THERMAL_SENSOR_TS3	mach/mt6795/include/mach/mt_thermal.h	/^    MTK_THERMAL_SENSOR_TS3,$/;"	e	enum:__anon69
MTK_THERMAL_SENSOR_TS4	mach/mt6795/include/mach/mt_thermal.h	/^    MTK_THERMAL_SENSOR_TS4,$/;"	e	enum:__anon69
MTK_THERMAL_SENSOR_TSABB	mach/mt6795/include/mach/mt_thermal.h	/^    MTK_THERMAL_SENSOR_TSABB,$/;"	e	enum:__anon69
MTK_UART_SIZE	mach/mt6795/include/mach/devs.h	17;"	d
MTK_WCN_CMB_AUD_IO_NAMING_STYLE_3	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	25;"	d
MTK_WCN_CMB_FOR_SDIO_1V_AUTOK	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	26;"	d
MTK_WDT_BASE	mach/mt6795/include/mach/mt_wdt.h	5;"	d
MTK_WDT_BASE	mach/mt6795/include/mach/mt_wdt.h	8;"	d
MTK_WDT_DRAMC_CTL	mach/mt6795/include/mach/mt_wdt.h	22;"	d
MTK_WDT_INTERVAL	mach/mt6795/include/mach/mt_wdt.h	15;"	d
MTK_WDT_INTERVAL_MASK	mach/mt6795/include/mach/mt_wdt.h	61;"	d
MTK_WDT_LENGTH	mach/mt6795/include/mach/mt_wdt.h	12;"	d
MTK_WDT_LENGTH_KEY	mach/mt6795/include/mach/mt_wdt.h	41;"	d
MTK_WDT_LENGTH_KEYMASK	mach/mt6795/include/mach/mt_wdt.h	40;"	d
MTK_WDT_LENGTH_TIME_OUT	mach/mt6795/include/mach/mt_wdt.h	39;"	d
MTK_WDT_MODE	mach/mt6795/include/mach/mt_wdt.h	11;"	d
MTK_WDT_MODE_AUTO_RESTART	mach/mt6795/include/mach/mt_wdt.h	31;"	d
MTK_WDT_MODE_DUAL_MODE	mach/mt6795/include/mach/mt_wdt.h	29;"	d
MTK_WDT_MODE_ENABLE	mach/mt6795/include/mach/mt_wdt.h	35;"	d
MTK_WDT_MODE_EXTEN	mach/mt6795/include/mach/mt_wdt.h	33;"	d
MTK_WDT_MODE_EXT_POL	mach/mt6795/include/mach/mt_wdt.h	34;"	d
MTK_WDT_MODE_IN_DIS	mach/mt6795/include/mach/mt_wdt.h	30;"	d
MTK_WDT_MODE_IRQ	mach/mt6795/include/mach/mt_wdt.h	32;"	d
MTK_WDT_MODE_KEY	mach/mt6795/include/mach/mt_wdt.h	27;"	d
MTK_WDT_MODE_KEYMASK	mach/mt6795/include/mach/mt_wdt.h	26;"	d
MTK_WDT_NONRST_REG	mach/mt6795/include/mach/mt_wdt.h	18;"	d
MTK_WDT_NONRST_REG2	mach/mt6795/include/mach/mt_wdt.h	19;"	d
MTK_WDT_REQ_IRQ_DEBUG_EN	mach/mt6795/include/mach/mt_wdt.h	86;"	d
MTK_WDT_REQ_IRQ_EN	mach/mt6795/include/mach/mt_wdt.h	21;"	d
MTK_WDT_REQ_IRQ_KEY	mach/mt6795/include/mach/mt_wdt.h	85;"	d
MTK_WDT_REQ_IRQ_SPM_SCPSYS_EN	mach/mt6795/include/mach/mt_wdt.h	88;"	d
MTK_WDT_REQ_IRQ_SPM_THERMAL_EN	mach/mt6795/include/mach/mt_wdt.h	87;"	d
MTK_WDT_REQ_IRQ_THERMAL_EN	mach/mt6795/include/mach/mt_wdt.h	89;"	d
MTK_WDT_REQ_MODE	mach/mt6795/include/mach/mt_wdt.h	20;"	d
MTK_WDT_REQ_MODE_DEBUG_EN	mach/mt6795/include/mach/mt_wdt.h	94;"	d
MTK_WDT_REQ_MODE_KEY	mach/mt6795/include/mach/mt_wdt.h	93;"	d
MTK_WDT_REQ_MODE_SPM_SCPSYS	mach/mt6795/include/mach/mt_wdt.h	96;"	d
MTK_WDT_REQ_MODE_SPM_THERMAL	mach/mt6795/include/mach/mt_wdt.h	95;"	d
MTK_WDT_REQ_MODE_THERMAL	mach/mt6795/include/mach/mt_wdt.h	97;"	d
MTK_WDT_RESTART	mach/mt6795/include/mach/mt_wdt.h	13;"	d
MTK_WDT_RESTART_KEY	mach/mt6795/include/mach/mt_wdt.h	44;"	d
MTK_WDT_STATUS	mach/mt6795/include/mach/mt_wdt.h	14;"	d
MTK_WDT_STATUS_DEBUGWDT_RST	mach/mt6795/include/mach/mt_wdt.h	50;"	d
MTK_WDT_STATUS_HWWDT_RST	mach/mt6795/include/mach/mt_wdt.h	47;"	d
MTK_WDT_STATUS_IRQWDT_RST	mach/mt6795/include/mach/mt_wdt.h	49;"	d
MTK_WDT_STATUS_SECURITY_RST	mach/mt6795/include/mach/mt_wdt.h	54;"	d
MTK_WDT_STATUS_SPMWDT_RST	mach/mt6795/include/mach/mt_wdt.h	51;"	d
MTK_WDT_STATUS_SPM_THERMAL_RST	mach/mt6795/include/mach/mt_wdt.h	52;"	d
MTK_WDT_STATUS_SWWDT_RST	mach/mt6795/include/mach/mt_wdt.h	48;"	d
MTK_WDT_STATUS_THERMAL_DIRECT_RST	mach/mt6795/include/mach/mt_wdt.h	53;"	d
MTK_WDT_SWRST	mach/mt6795/include/mach/mt_wdt.h	16;"	d
MTK_WDT_SWRST_KEY	mach/mt6795/include/mach/mt_wdt.h	64;"	d
MTK_WDT_SWSYSRST	mach/mt6795/include/mach/mt_wdt.h	17;"	d
MTK_WDT_SWSYS_RST_APMIXED_RST	mach/mt6795/include/mach/mt_wdt.h	68;"	d
MTK_WDT_SWSYS_RST_DDRPHY_RST	mach/mt6795/include/mach/mt_wdt.h	72;"	d
MTK_WDT_SWSYS_RST_DISP_RST	mach/mt6795/include/mach/mt_wdt.h	77;"	d
MTK_WDT_SWSYS_RST_IMG_RST	mach/mt6795/include/mach/mt_wdt.h	73;"	d
MTK_WDT_SWSYS_RST_INFRA_AO_RST	mach/mt6795/include/mach/mt_wdt.h	70;"	d
MTK_WDT_SWSYS_RST_INFRA_RST	mach/mt6795/include/mach/mt_wdt.h	78;"	d
MTK_WDT_SWSYS_RST_KEY	mach/mt6795/include/mach/mt_wdt.h	82;"	d
MTK_WDT_SWSYS_RST_MD_LITE_RST	mach/mt6795/include/mach/mt_wdt.h	69;"	d
MTK_WDT_SWSYS_RST_MD_RST	mach/mt6795/include/mach/mt_wdt.h	71;"	d
MTK_WDT_SWSYS_RST_MFG_RST	mach/mt6795/include/mach/mt_wdt.h	76;"	d
MTK_WDT_SWSYS_RST_PWRAP_SPI_CTL_RST	mach/mt6795/include/mach/mt_wdt.h	67;"	d
MTK_WDT_SWSYS_RST_VDEC_RST	mach/mt6795/include/mach/mt_wdt.h	74;"	d
MTK_WDT_SWSYS_RST_VENC_RST	mach/mt6795/include/mach/mt_wdt.h	75;"	d
MTLTE_DF_RX_QUEUE_TYPE	eemcs/lte_df_main.h	/^} MTLTE_DF_RX_QUEUE_TYPE ;$/;"	t	typeref:enum:__anon313
MTLTE_DF_TO_DEV_CALLBACK	eemcs/lte_df_main.h	/^typedef int (*MTLTE_DF_TO_DEV_CALLBACK)(unsigned int data);$/;"	t
MTLTE_DF_TO_HIF_CALLBACK	eemcs/lte_df_main.h	/^typedef int (*MTLTE_DF_TO_HIF_CALLBACK)(unsigned int data);$/;"	t
MTLTE_DF_TX_QUEUE_TYPE	eemcs/lte_df_main.h	/^} MTLTE_DF_TX_QUEUE_TYPE ;$/;"	t	typeref:enum:__anon312
MTLTE_HAL_TO_HIF_CALLBACK	eemcs/lte_dev_test.h	/^typedef int (*MTLTE_HAL_TO_HIF_CALLBACK)(int data);$/;"	t
MTLTE_HIF_RX_BUF_USAGE	eemcs/lte_hif_sdio.h	/^} MTLTE_HIF_RX_BUF_USAGE ;$/;"	t	typeref:enum:__anon297
MTLTE_HIF_TO_SYS_CALLBACK	eemcs/lte_hif_sdio.h	/^typedef int (*MTLTE_HIF_TO_SYS_CALLBACK)(unsigned int data);$/;"	t
MTRUE	mach/mt6795/camera_isp.c	64;"	d	file:
MTRUE	mach/mt6795/include/mach/camera_sysram_imp.h	11;"	d
MTS	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int MTS;$/;"	m	struct:__anon97
MTS	mach/mt6795/mt_ptp.c	/^	unsigned int MTS;$/;"	m	struct:ptp_det	file:
MTS	mach/mt6795/mt_ptp_64.c	/^	unsigned int MTS;$/;"	m	struct:ptp_det	file:
MT_BTIF_IRQ_ID	mach/mt6795/include/mach/mt_irq.h	27;"	d
MT_BT_FAIL	mach/mt6795/include/mach/mt_bt.h	30;"	d
MT_BT_OK	mach/mt6795/include/mach/mt_bt.h	29;"	d
MT_CG_AUDIO_22M	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_AUDIO_22M                 = 200,      $/;"	e	enum:cg_clk_id
MT_CG_AUDIO_24M	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_AUDIO_24M                 = 201,      $/;"	e	enum:cg_clk_id
MT_CG_AUDIO_ADDA2	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_AUDIO_ADDA2               = 215,      $/;"	e	enum:cg_clk_id
MT_CG_AUDIO_ADDA3	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_AUDIO_ADDA3               = 214,      $/;"	e	enum:cg_clk_id
MT_CG_AUDIO_AFE	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_AUDIO_AFE                 = 194,      $/;"	e	enum:cg_clk_id
MT_CG_AUDIO_APLL2_TUNER	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_AUDIO_APLL2_TUNER         = 210,      $/;"	e	enum:cg_clk_id
MT_CG_AUDIO_APLL_TUNER	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_AUDIO_APLL_TUNER          = 211,      $/;"	e	enum:cg_clk_id
MT_CG_AUDIO_HDMI	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_AUDIO_HDMI                = 212,      $/;"	e	enum:cg_clk_id
MT_CG_AUDIO_I2S	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_AUDIO_I2S                 = 198,      $/;"	e	enum:cg_clk_id
MT_CG_DISP0_CAM_MDP	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_CAM_MDP             = 66,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_DISP_AAL	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_DISP_AAL            = 89,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_DISP_COLOR0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_DISP_COLOR0         = 87,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_DISP_COLOR1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_DISP_COLOR1         = 88,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_DISP_GAMMA	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_DISP_GAMMA          = 90,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_DISP_MERGE	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_DISP_MERGE          = 94,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_DISP_OD	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_DISP_OD             = 95,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_DISP_OVL0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_DISP_OVL0           = 80,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_DISP_OVL1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_DISP_OVL1           = 81,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_DISP_RDMA0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_DISP_RDMA0          = 82,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_DISP_RDMA1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_DISP_RDMA1          = 83,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_DISP_RDMA2	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_DISP_RDMA2          = 84,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_DISP_SPLIT0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_DISP_SPLIT0         = 92,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_DISP_SPLIT1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_DISP_SPLIT1         = 93,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_DISP_UFOE	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_DISP_UFOE           = 91,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_DISP_WDMA0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_DISP_WDMA0          = 85,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_DISP_WDMA1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_DISP_WDMA1          = 86,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_FAKE_ENG	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_FAKE_ENG            = 78,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_MDP_CROP	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_MDP_CROP            = 74,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_MDP_RDMA0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_MDP_RDMA0           = 67,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_MDP_RDMA1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_MDP_RDMA1           = 68,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_MDP_RSZ0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_MDP_RSZ0            = 69,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_MDP_RSZ1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_MDP_RSZ1            = 70,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_MDP_RSZ2	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_MDP_RSZ2            = 71,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_MDP_TDSHP0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_MDP_TDSHP0          = 72,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_MDP_TDSHP1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_MDP_TDSHP1          = 73,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_MDP_WDMA	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_MDP_WDMA            = 75,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_MDP_WROT0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_MDP_WROT0           = 76,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_MDP_WROT1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_MDP_WROT1           = 77,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_MUTEX_32K	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_MUTEX_32K           = 79,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_SMI_COMMON	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_SMI_COMMON          = 64,       $/;"	e	enum:cg_clk_id
MT_CG_DISP0_SMI_LARB0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP0_SMI_LARB0           = 65,       $/;"	e	enum:cg_clk_id
MT_CG_DISP1_DISP_PWM0_26M	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP1_DISP_PWM0_26M       = 97 ,      $/;"	e	enum:cg_clk_id
MT_CG_DISP1_DISP_PWM0_MM	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP1_DISP_PWM0_MM        = 96 ,      $/;"	e	enum:cg_clk_id
MT_CG_DISP1_DISP_PWM1_26M	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP1_DISP_PWM1_26M       = 99 ,      $/;"	e	enum:cg_clk_id
MT_CG_DISP1_DISP_PWM1_MM	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP1_DISP_PWM1_MM        = 98 ,      $/;"	e	enum:cg_clk_id
MT_CG_DISP1_DPI_ENGINE	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP1_DPI_ENGINE          = 105,      $/;"	e	enum:cg_clk_id
MT_CG_DISP1_DPI_PIXEL	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP1_DPI_PIXEL           = 104,      $/;"	e	enum:cg_clk_id
MT_CG_DISP1_DSI0_DIGITAL	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP1_DSI0_DIGITAL        = 101,      $/;"	e	enum:cg_clk_id
MT_CG_DISP1_DSI0_ENGINE	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP1_DSI0_ENGINE         = 100,      $/;"	e	enum:cg_clk_id
MT_CG_DISP1_DSI1_DIGITAL	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP1_DSI1_DIGITAL        = 103,      $/;"	e	enum:cg_clk_id
MT_CG_DISP1_DSI1_ENGINE	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_DISP1_DSI1_ENGINE         = 102,      $/;"	e	enum:cg_clk_id
MT_CG_E3TCM_CORE	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_E3TCM_CORE                = 352, $/;"	e	enum:cg_clk_id
MT_CG_E3TCM_MEM0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_E3TCM_MEM0                = 353,  $/;"	e	enum:cg_clk_id
MT_CG_E3TCM_MEM1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_E3TCM_MEM1                = 354,$/;"	e	enum:cg_clk_id
MT_CG_E3TCM_MEM2	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_E3TCM_MEM2                = 355,$/;"	e	enum:cg_clk_id
MT_CG_E3TCM_MEM3	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_E3TCM_MEM3                = 356,$/;"	e	enum:cg_clk_id
MT_CG_E3TCM_MEM4	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_E3TCM_MEM4                = 357,  $/;"	e	enum:cg_clk_id
MT_CG_IMAGE_CAM_CAM	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_IMAGE_CAM_CAM             = 134,      $/;"	e	enum:cg_clk_id
MT_CG_IMAGE_CAM_SMI	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_IMAGE_CAM_SMI             = 133,      $/;"	e	enum:cg_clk_id
MT_CG_IMAGE_CAM_SV	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_IMAGE_CAM_SV              = 137,      $/;"	e	enum:cg_clk_id
MT_CG_IMAGE_FD	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_IMAGE_FD                  = 139,      $/;"	e	enum:cg_clk_id
MT_CG_IMAGE_LARB2_SMI	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_IMAGE_LARB2_SMI           = 128,      $/;"	e	enum:cg_clk_id
MT_CG_IMAGE_SEN_CAM	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_IMAGE_SEN_CAM             = 136,      $/;"	e	enum:cg_clk_id
MT_CG_IMAGE_SEN_TG	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_IMAGE_SEN_TG              = 135,      $/;"	e	enum:cg_clk_id
MT_CG_INFRA_AUDIO	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_AUDIO               = 37,       $/;"	e	enum:cg_clk_id
MT_CG_INFRA_CPUM	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_CPUM                = 47,       $/;"	e	enum:cg_clk_id
MT_CG_INFRA_DBGCLK	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_DBGCLK              = 32,       $/;"	e	enum:cg_clk_id
MT_CG_INFRA_DEVICE_APC	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_DEVICE_APC          = 44,       $/;"	e	enum:cg_clk_id
MT_CG_INFRA_GCE	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_GCE                 = 38,       $/;"	e	enum:cg_clk_id
MT_CG_INFRA_KP	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_KP                  = 48,       $/;"	e	enum:cg_clk_id
MT_CG_INFRA_L2C_SRAM	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_L2C_SRAM            = 39,       $/;"	e	enum:cg_clk_id
MT_CG_INFRA_M4U	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_M4U                 = 40,       $/;"	e	enum:cg_clk_id
MT_CG_INFRA_MD1BUS	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_MD1BUS              = 42,       $/;"	e	enum:cg_clk_id
MT_CG_INFRA_MD1DBB	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_MD1DBB              = 43,       $/;"	e	enum:cg_clk_id
MT_CG_INFRA_MD1LTE	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_MD1LTE              = 46,       $/;"	e	enum:cg_clk_id
MT_CG_INFRA_MD1MCU	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_MD1MCU              = 41,       $/;"	e	enum:cg_clk_id
MT_CG_INFRA_PMICSPI	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_PMICSPI             = 54,       $/;"	e	enum:cg_clk_id
MT_CG_INFRA_PMICWRAP	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_PMICWRAP            = 55,       $/;"	e	enum:cg_clk_id
MT_CG_INFRA_SLICE	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_SLICE               = 34,$/;"	e	enum:cg_clk_id
MT_CG_INFRA_SMI	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_SMI                 = 33,       $/;"	e	enum:cg_clk_id
MT_CG_INFRA_TRNG	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_INFRA_TRNG				= 45,       $/;"	e	enum:cg_clk_id
MT_CG_MD32_CORE	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_MD32_CORE                 = 358,$/;"	e	enum:cg_clk_id
MT_CG_MFG_26M	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_MFG_26M					= 163,      $/;"	e	enum:cg_clk_id
MT_CG_MFG_AXI	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_MFG_AXI					= 160,      $/;"	e	enum:cg_clk_id
MT_CG_MFG_G3D	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_MFG_G3D					= 162,      $/;"	e	enum:cg_clk_id
MT_CG_MFG_MEM	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_MFG_MEM					= 161,      $/;"	e	enum:cg_clk_id
MT_CG_MJC_LARB4_AXI_ASIF	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_MJC_LARB4_AXI_ASIF        = 293,      $/;"	e	enum:cg_clk_id
MT_CG_MJC_SMI_LARB	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_MJC_SMI_LARB              = 288,      $/;"	e	enum:cg_clk_id
MT_CG_MJC_TOP_GROUP0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_MJC_TOP_GROUP0            = 289,      $/;"	e	enum:cg_clk_id
MT_CG_MJC_TOP_GROUP1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_MJC_TOP_GROUP1            = 290,      $/;"	e	enum:cg_clk_id
MT_CG_MJC_TOP_GROUP2	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_MJC_TOP_GROUP2            = 291,      $/;"	e	enum:cg_clk_id
MT_CG_PERI_AP_DMA	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_AP_DMA               = 12,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_AUXADC	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_AUXADC               = 28,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_I2C0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_I2C0                 = 23,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_I2C1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_I2C1                 = 24,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_I2C2	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_I2C2                 = 25,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_I2C3	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_I2C3                 = 26,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_I2C4	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_I2C4                 = 27,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_IRDA	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_IRDA                 = 18,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_MSDC30_0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_MSDC30_0             = 13,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_MSDC30_1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_MSDC30_1             = 14,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_MSDC30_2	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_MSDC30_2             = 15,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_MSDC30_3	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_MSDC30_3             = 16,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_NFI	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_NFI                  = 0,        $/;"	e	enum:cg_clk_id
MT_CG_PERI_NLI	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_NLI                  = 17,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_PWM	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_PWM                  = 9,        $/;"	e	enum:cg_clk_id
MT_CG_PERI_PWM1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_PWM1                 = 2,        $/;"	e	enum:cg_clk_id
MT_CG_PERI_PWM2	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_PWM2                 = 3,        $/;"	e	enum:cg_clk_id
MT_CG_PERI_PWM3	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_PWM3                 = 4,        $/;"	e	enum:cg_clk_id
MT_CG_PERI_PWM4	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_PWM4                 = 5,        $/;"	e	enum:cg_clk_id
MT_CG_PERI_PWM5	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_PWM5                 = 6,        $/;"	e	enum:cg_clk_id
MT_CG_PERI_PWM6	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_PWM6                 = 7,        $/;"	e	enum:cg_clk_id
MT_CG_PERI_PWM7	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_PWM7                 = 8,        $/;"	e	enum:cg_clk_id
MT_CG_PERI_SPI0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_SPI0                 = 29,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_THERM	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_THERM                = 1,        $/;"	e	enum:cg_clk_id
MT_CG_PERI_UART0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_UART0                = 19,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_UART1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_UART1                = 20,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_UART2	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_UART2                = 21,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_UART3	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_UART3                = 22,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_USB0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_USB0                 = 10,       $/;"	e	enum:cg_clk_id
MT_CG_PERI_USB1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_PERI_USB1                 = 11,       $/;"	e	enum:cg_clk_id
MT_CG_VDEC0_VDEC	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_VDEC0_VDEC				= 224,      $/;"	e	enum:cg_clk_id
MT_CG_VDEC1_LARB	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_VDEC1_LARB				= 256,      $/;"	e	enum:cg_clk_id
MT_CG_VENC_JPGDEC	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_VENC_JPGDEC               = 332,      $/;"	e	enum:cg_clk_id
MT_CG_VENC_JPGENC	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_VENC_JPGENC               = 328,      $/;"	e	enum:cg_clk_id
MT_CG_VENC_LARB	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_VENC_LARB                 = 320,      $/;"	e	enum:cg_clk_id
MT_CG_VENC_VENC	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_CG_VENC_VENC                 = 324,      $/;"	e	enum:cg_clk_id
MT_CIRQ_IRQ_ID	mach/mt6795/include/mach/mt_irq.h	46;"	d
MT_CIRQ_POL_NEG	mach/mt6795/include/mach/mt_cirq.h	46;"	d
MT_CIRQ_POL_POS	mach/mt6795/include/mach/mt_cirq.h	47;"	d
MT_CPUIDLE	mach/mt6795/Makefile	/^MT_CPUIDLE:=y$/;"	m
MT_CPUIDLE_H	mach/mt6795/include/mach/mt_cpuidle.h	2;"	d
MT_CPU_DORMANT_ABORT	mach/mt6795/include/mach/mt_cpuidle.h	6;"	d
MT_CPU_DORMANT_BREAK	mach/mt6795/include/mach/mt_cpuidle.h	7;"	d
MT_CPU_DORMANT_BREAK_V	mach/mt6795/include/mach/mt_cpuidle.h	9;"	d
MT_CPU_DORMANT_BYPASS	mach/mt6795/include/mach/mt_cpuidle.h	8;"	d
MT_CPU_DORMANT_RESET	mach/mt6795/include/mach/mt_cpuidle.h	5;"	d
MT_CPU_DVFS_BIG	mach/mt6795/include/mach/mt_cpufreq.h	/^	MT_CPU_DVFS_BIG,$/;"	e	enum:mt_cpu_dvfs_id
MT_CPU_DVFS_LITTLE	mach/mt6795/include/mach/mt_cpufreq.h	/^	MT_CPU_DVFS_LITTLE,$/;"	e	enum:mt_cpu_dvfs_id
MT_DBG_V71_H	mach/mt6795/include/mach/mt_dbg_v71.h	2;"	d
MT_DMA_BTIF_RX_IRQ_ID	mach/mt6795/include/mach/mt_irq.h	29;"	d
MT_DMA_BTIF_TX_IRQ_ID	mach/mt6795/include/mach/mt_irq.h	28;"	d
MT_DORMANT_DEBUG	mach/mt6795/mt_cpuidle.c	222;"	d	file:
MT_DORMANT_DEBUG	mach/mt6795/mt_cpuidle64.c	253;"	d	file:
MT_EDGE_SENSITIVE	mach/mt6795/include/mach/eint.h	81;"	d
MT_EDGE_SENSITIVE	mach/mt6795/include/mach/irqs.h	11;"	d
MT_EINT_POL_NEG	mach/mt6795/include/mach/eint.h	69;"	d
MT_EINT_POL_POS	mach/mt6795/include/mach/eint.h	70;"	d
MT_FH_DEBUG_DDS	mach/mt6795/mt_freqhopping.c	/^	MT_FH_DEBUG_DDS = BIT(0),$/;"	e	enum:__anon262	file:
MT_FH_DEBUG_DVFS	mach/mt6795/mt_freqhopping.c	/^	MT_FH_DEBUG_DVFS = BIT(1),$/;"	e	enum:__anon262	file:
MT_GPIO_BASE_MAX	mach/mt6795/include/mach/gpio_const.h	/^	MT_GPIO_BASE_MAX$/;"	e	enum:GPIO_PIN
MT_GPIO_BASE_MAX	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	MT_GPIO_BASE_MAX$/;"	e	enum:GPIO_PIN
MT_GPIO_BASE_START	mach/mt6795/include/mach/gpio_const.h	69;"	d
MT_GPIO_BASE_START	mach/mt6795/include/mach/mt_gpio_fpga.h	38;"	d
MT_GPIO_EXT1_MAX	mach/mt6795/include/mach/gpio_const.h	/^	MT_GPIO_EXT1_MAX = MT_GPIO_EXT_START$/;"	e	enum:GPIO_PIN_EXT1
MT_GPIO_EXT_MAX	mach/mt6795/include/mach/gpio_const.h	/^	MT_GPIO_EXT_MAX = MT_GPIO_EXT_START$/;"	e	enum:GPIO_PIN_EXT
MT_GPIO_EXT_MAX	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    MT_GPIO_EXT_MAX = MT_GPIO_EXT_START$/;"	e	enum:GPIO_PIN_EXT
MT_GPIO_EXT_START	mach/mt6795/include/mach/gpio_const.h	70;"	d
MT_GPIO_EXT_START	mach/mt6795/include/mach/mt_gpio_fpga.h	72;"	d
MT_GPIO_MAX_PIN	mach/mt6795/include/mach/gpio_const.h	82;"	d
MT_GPIO_MAX_PIN	mach/mt6795/include/mach/mt_gpio_fpga.h	78;"	d
MT_GPUFREQ_AEE_RR_REC	mach/mt6795/mt_gpufreq.c	90;"	d	file:
MT_GPUFREQ_DYNAMIC_POWER_TABLE_UPDATE	mach/mt6795/mt_gpufreq.c	87;"	d	file:
MT_GPUFREQ_INPUT_BOOST	mach/mt6795/include/mach/mt_gpufreq.h	10;"	d
MT_GPUFREQ_LOW_BATT_VOLT_LIMITED_INDEX	mach/mt6795/mt_gpufreq.c	1417;"	d	file:
MT_GPUFREQ_LOW_BATT_VOLT_LIMIT_FREQ_1	mach/mt6795/mt_gpufreq.c	1405;"	d	file:
MT_GPUFREQ_LOW_BATT_VOLT_LIMIT_FREQ_2	mach/mt6795/mt_gpufreq.c	1406;"	d	file:
MT_GPUFREQ_LOW_BATT_VOLT_PROTECT	mach/mt6795/mt_gpufreq.c	53;"	d	file:
MT_GPUFREQ_LOW_BATT_VOLUME_LIMITED_INDEX	mach/mt6795/mt_gpufreq.c	1418;"	d	file:
MT_GPUFREQ_LOW_BATT_VOLUME_LIMIT_FREQ_1	mach/mt6795/mt_gpufreq.c	1396;"	d	file:
MT_GPUFREQ_LOW_BATT_VOLUME_PROTECT	mach/mt6795/mt_gpufreq.c	55;"	d	file:
MT_GPUFREQ_OC_LIMITED_INDEX	mach/mt6795/mt_gpufreq.c	1419;"	d	file:
MT_GPUFREQ_OC_LIMIT_FREQ_1	mach/mt6795/mt_gpufreq.c	1387;"	d	file:
MT_GPUFREQ_OC_PROTECT	mach/mt6795/mt_gpufreq.c	57;"	d	file:
MT_GPUFREQ_POWER_LIMITED_MAX_NUM	mach/mt6795/mt_gpufreq.c	1415;"	d	file:
MT_GPUFREQ_THERMAL_LIMITED_INDEX	mach/mt6795/mt_gpufreq.c	1416;"	d	file:
MT_IDLE_DEBUG_DP_TIMER	mach/mt6795/mt_idle_64.c	/^	MT_IDLE_DEBUG_DP_TIMER = BIT(0),$/;"	e	enum:__anon265	file:
MT_IDLE_DEBUG_SO_TIMER	mach/mt6795/mt_idle_64.c	/^	MT_IDLE_DEBUG_SO_TIMER = BIT(1),$/;"	e	enum:__anon265	file:
MT_ISP_IOC_G_READ_REG	mach/mt6795/include/mach/isp.h	53;"	d
MT_ISP_IOC_S_WRITE_REG	mach/mt6795/include/mach/isp.h	55;"	d
MT_ISP_IOC_T_DBG_FLAG	mach/mt6795/include/mach/isp.h	65;"	d
MT_ISP_IOC_T_DUMP_REG	mach/mt6795/include/mach/isp.h	63;"	d
MT_ISP_IOC_T_ENABLE_CAM_CLOCK	mach/mt6795/include/mach/isp.h	69;"	d
MT_ISP_IOC_T_HOLD_REG	mach/mt6795/include/mach/isp.h	57;"	d
MT_ISP_IOC_T_RESET	mach/mt6795/include/mach/isp.h	51;"	d
MT_ISP_IOC_T_RESET_BUF	mach/mt6795/include/mach/isp.h	67;"	d
MT_ISP_IOC_T_RUN	mach/mt6795/include/mach/isp.h	59;"	d
MT_ISP_IOC_T_WAIT_IRQ	mach/mt6795/include/mach/isp.h	61;"	d
MT_KP_IRQ_ID	mach/mt6795/include/mach/mt_irq.h	44;"	d
MT_LARB_DISP	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_LARB_DISP = 0,$/;"	e	enum:__anon64
MT_LARB_IMG	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_LARB_IMG  = 2,$/;"	e	enum:__anon64
MT_LARB_MJC	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_LARB_MJC  = 4,$/;"	e	enum:__anon64
MT_LARB_VDEC	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_LARB_VDEC = 1,$/;"	e	enum:__anon64
MT_LARB_VENC	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_LARB_VENC = 3,$/;"	e	enum:__anon64
MT_LEVEL_SENSITIVE	mach/mt6795/include/mach/eint.h	82;"	d
MT_LEVEL_SENSITIVE	mach/mt6795/include/mach/irqs.h	12;"	d
MT_LOCAL_TIMER_DEBUG	mach/mt6795/ca7_timer.c	142;"	d	file:
MT_LTE_AUTO_CALIBRATION	eemcs/lte_main.h	27;"	d
MT_LTE_DL_BUFF_POOL_TH	eemcs/lte_df_main.h	54;"	d
MT_LTE_RXQ0_MAX_PKT_REPORT_NUM	eemcs/lte_main.h	7;"	d
MT_LTE_RXQ1_MAX_PKT_REPORT_NUM	eemcs/lte_main.h	9;"	d
MT_LTE_RXQ2_MAX_PKT_REPORT_NUM	eemcs/lte_main.h	11;"	d
MT_LTE_RXQ3_MAX_PKT_REPORT_NUM	eemcs/lte_main.h	13;"	d
MT_LTE_RX_HEADER_LENGTH	eemcs/lte_hif_sdio.h	35;"	d
MT_LTE_RX_LEGACY_SDU_TAIL	eemcs/lte_hif_sdio.h	66;"	d
MT_LTE_RX_Q0_PKT_CNT	eemcs/lte_hif_sdio.h	40;"	d
MT_LTE_RX_Q0_PKT_CNT	eemcs/lte_hif_sdio.h	49;"	d
MT_LTE_RX_Q1_PKT_CNT	eemcs/lte_hif_sdio.h	41;"	d
MT_LTE_RX_Q1_PKT_CNT	eemcs/lte_hif_sdio.h	50;"	d
MT_LTE_RX_Q2_PKT_CNT	eemcs/lte_hif_sdio.h	42;"	d
MT_LTE_RX_Q2_PKT_CNT	eemcs/lte_hif_sdio.h	51;"	d
MT_LTE_RX_Q3_PKT_CNT	eemcs/lte_hif_sdio.h	43;"	d
MT_LTE_RX_Q3_PKT_CNT	eemcs/lte_hif_sdio.h	52;"	d
MT_LTE_RX_SWQ_Q0_TH	eemcs/lte_df_main.h	45;"	d
MT_LTE_RX_SWQ_Q1_TH	eemcs/lte_df_main.h	47;"	d
MT_LTE_RX_SWQ_Q2_TH	eemcs/lte_df_main.h	49;"	d
MT_LTE_RX_SWQ_Q3_TH	eemcs/lte_df_main.h	51;"	d
MT_LTE_RX_TAILOR_LENGTH	eemcs/lte_hif_sdio.h	45;"	d
MT_LTE_RX_TAILOR_LENGTH	eemcs/lte_hif_sdio.h	54;"	d
MT_LTE_RX_TAILOR_PRESPACE	eemcs/lte_hif_sdio.h	68;"	d
MT_LTE_SDIO_ALIGN_BLOCK_SIZE_A	eemcs/lte_hif_sdio.h	74;"	d
MT_LTE_SDIO_BLOCK_SIZE	eemcs/lte_hif_sdio.h	72;"	d
MT_LTE_SDIO_DATA_BUFF_LEN	eemcs/lte_hif_sdio.h	89;"	d
MT_LTE_SDIO_DATA_BUFF_LEN_UNALIGN	eemcs/lte_hif_sdio.h	85;"	d
MT_LTE_SDIO_DATA_BUFF_RX_LIMIT	eemcs/lte_hif_sdio.h	95;"	d
MT_LTE_SDIO_DATA_BUFF_TX_LIMIT	eemcs/lte_hif_sdio.h	92;"	d
MT_LTE_SDIO_DEVICE_ID	eemcs/lte_hif_sdio.h	19;"	d
MT_LTE_SDIO_KBUILD_MODNAME	eemcs/lte_main.h	4;"	d
MT_LTE_SDIO_VENDOR_ID	eemcs/lte_hif_sdio.h	17;"	d
MT_LTE_TRX_MAX_PKT_CNT	eemcs/lte_hif_sdio.h	78;"	d
MT_LTE_TRX_MAX_PKT_SIZE	eemcs/lte_hif_sdio.h	82;"	d
MT_LTE_TX_HEADER_LENGTH	eemcs/lte_hif_sdio.h	26;"	d
MT_LTE_TX_PACKET_ALIGN	eemcs/lte_hif_sdio.h	28;"	d
MT_LTE_TX_SWQ_Q0_TH	eemcs/lte_df_main.h	29;"	d
MT_LTE_TX_SWQ_Q1_TH	eemcs/lte_df_main.h	31;"	d
MT_LTE_TX_SWQ_Q2_TH	eemcs/lte_df_main.h	33;"	d
MT_LTE_TX_SWQ_Q3_TH	eemcs/lte_df_main.h	35;"	d
MT_LTE_TX_SWQ_Q4_TH	eemcs/lte_df_main.h	37;"	d
MT_LTE_TX_SWQ_Q5_TH	eemcs/lte_df_main.h	39;"	d
MT_LTE_TX_SWQ_Q6_TH	eemcs/lte_df_main.h	41;"	d
MT_LTE_TX_ZERO_PADDING_LEN	eemcs/lte_hif_sdio.h	30;"	d
MT_MUX_AUD1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_AUD1         = 23,$/;"	e	enum:__anon61
MT_MUX_AUD2	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_AUD2          = 30,$/;"	e	enum:__anon61
MT_MUX_AUDINTBUS	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_AUDINTBUS    = 16,$/;"	e	enum:__anon61
MT_MUX_AUDIO	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_AUDIO        = 17,$/;"	e	enum:__anon61
MT_MUX_AXI	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_AXI          = 3,$/;"	e	enum:__anon61
MT_MUX_AXI_MFG_IN_AS	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_AXI_MFG_IN_AS = 28,$/;"	e	enum:__anon61
MT_MUX_CAMTG	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_CAMTG        = 11,$/;"	e	enum:__anon61
MT_MUX_CCI400	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_CCI400       = 24,$/;"	e	enum:__anon61
MT_MUX_DDRPHY	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_DDRPHY       = 1,$/;"	e	enum:__anon61
MT_MUX_DPI0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_DPI0         = 26,$/;"	e	enum:__anon61
MT_MUX_IRDA	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_IRDA         = 25,$/;"	e	enum:__anon61
MT_MUX_MEM	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_MEM          = 2,$/;"	e	enum:__anon61
MT_MUX_MEM_MFG_IN_AS	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_MEM_MFG_IN_AS = 29,$/;"	e	enum:__anon61
MT_MUX_MFG	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_MFG          = 4,$/;"	e	enum:__anon61
MT_MUX_MJC	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_MJC          = 20,$/;"	e	enum:__anon61
MT_MUX_MM	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_MM           = 0,$/;"	e	enum:__anon61
MT_MUX_MSDC30_1	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_MSDC30_1     = 12,$/;"	e	enum:__anon61
MT_MUX_MSDC30_2	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_MSDC30_2     = 19,$/;"	e	enum:__anon61
MT_MUX_MSDC30_3	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_MSDC30_3     = 18,$/;"	e	enum:__anon61
MT_MUX_MSDC50_0	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_MSDC50_0     = 13,$/;"	e	enum:__anon61
MT_MUX_MSDC50_0_hclk	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_MSDC50_0_hclk = 14,$/;"	e	enum:__anon61
MT_MUX_PMICSPI	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_PMICSPI      = 22,$/;"	e	enum:__anon61
MT_MUX_PWM	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_PWM          = 7,$/;"	e	enum:__anon61
MT_MUX_SCAM	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_SCAM          = 27,$/;"	e	enum:__anon61
MT_MUX_SCP	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_SCP          = 21,$/;"	e	enum:__anon61
MT_MUX_SPI	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_SPI          = 9,$/;"	e	enum:__anon61
MT_MUX_UART	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_UART         = 10,$/;"	e	enum:__anon61
MT_MUX_USB20	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_USB20        = 8,$/;"	e	enum:__anon61
MT_MUX_USB30	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_USB30        = 15,$/;"	e	enum:__anon61
MT_MUX_VDEC	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_VDEC         = 6,$/;"	e	enum:__anon61
MT_MUX_VENC	mach/mt6795/include/mach/mt_clkmgr.h	/^    MT_MUX_VENC         = 5,$/;"	e	enum:__anon61
MT_NR_PPI	mach/mt6795/include/mach/mt_irq.h	17;"	d
MT_NR_SPI	mach/mt6795/include/mach/mt_irq.h	18;"	d
MT_OVERFLOW_ADDR_START	mach/mt6795/include/mach/mt_lpae.h	11;"	d
MT_OVERFLOW_ADDR_START	mach/mt6795/include/mach/mt_lpae.h	39;"	d
MT_POLARITY_HIGH	mach/mt6795/include/mach/eint.h	84;"	d
MT_POLARITY_HIGH	mach/mt6795/include/mach/irqs.h	14;"	d
MT_POLARITY_LOW	mach/mt6795/include/mach/eint.h	83;"	d
MT_POLARITY_LOW	mach/mt6795/include/mach/irqs.h	13;"	d
MT_SPM1_IRQ_ID	mach/mt6795/include/mach/mt_irq.h	43;"	d
MT_SPM_IRQ_ID	mach/mt6795/include/mach/mt_irq.h	42;"	d
MT_SPOWER_CA17	mach/mt6795/include/mach/mt_static_power.h	/^        MT_SPOWER_CA17,$/;"	e	enum:__anon232
MT_SPOWER_CA7	mach/mt6795/include/mach/mt_static_power.h	/^        MT_SPOWER_CA7 = 0,$/;"	e	enum:__anon232
MT_SPOWER_CPU_H	mach/mt6795/mt_spower_data.h	2;"	d
MT_SPOWER_GPU	mach/mt6795/include/mach/mt_static_power.h	/^        MT_SPOWER_GPU,$/;"	e	enum:__anon232
MT_SPOWER_MAX	mach/mt6795/include/mach/mt_static_power.h	/^        MT_SPOWER_MAX,$/;"	e	enum:__anon232
MT_SPOWER_VCORE	mach/mt6795/include/mach/mt_static_power.h	/^        MT_SPOWER_VCORE,$/;"	e	enum:__anon232
MT_STATIC_POWER_H	mach/mt6795/include/mach/mt_static_power.h	2;"	d
MT_UART4_IRQ_ID	mach/mt6795/include/mach/mt_irq.h	48;"	d
MT_UART_DLH	mach/mt6795/include/mach/uncompress.h	17;"	d
MT_UART_DLL	mach/mt6795/include/mach/uncompress.h	16;"	d
MT_UART_FCR	mach/mt6795/include/mach/uncompress.h	18;"	d
MT_UART_FIQ_ID	uart/mt_fiq_debugger.c	14;"	d	file:
MT_UART_LCR	mach/mt6795/include/mach/uncompress.h	15;"	d
MT_UART_LSR	mach/mt6795/include/mach/uncompress.h	13;"	d
MT_UART_MCR	mach/mt6795/include/mach/uncompress.h	19;"	d
MT_UART_PHY_BASE	mach/mt6795/include/mach/uncompress.h	11;"	d
MT_UART_SPEED	mach/mt6795/include/mach/uncompress.h	20;"	d
MT_UART_THR	mach/mt6795/include/mach/uncompress.h	14;"	d
MT_USB0_IRQ_ID	mach/mt6795/include/mach/mt_irq.h	47;"	d
MUINT32	mach/mt6795/camera_isp.c	/^typedef unsigned int            MUINT32;$/;"	t	file:
MUINT32	mach/mt6795/include/mach/camera_sysram_imp.h	/^typedef unsigned long       MUINT32;$/;"	t
MUINT64	mach/mt6795/include/mach/camera_sysram_imp.h	/^typedef unsigned long long  MUINT64;$/;"	t
MUINT8	mach/mt6795/camera_isp.c	/^typedef unsigned char           MUINT8;$/;"	t	file:
MUINT8	mach/mt6795/include/mach/camera_sysram_imp.h	/^typedef unsigned char       MUINT8;$/;"	t
MUL	masp/asf/core/alg_aes_so.c	148;"	d	file:
MUSB_BUSCTL_OFFSET	mach/mt6795/include/mach/mt_musb_reg.h	280;"	d
MUSB_CONFIGDATA	mach/mt6795/include/mach/mt_musb_reg.h	258;"	d
MUSB_CONFIGDATA_BIGENDIAN	mach/mt6795/include/mach/mt_musb_reg.h	109;"	d
MUSB_CONFIGDATA_DYNFIFO	mach/mt6795/include/mach/mt_musb_reg.h	112;"	d
MUSB_CONFIGDATA_HBRXE	mach/mt6795/include/mach/mt_musb_reg.h	110;"	d
MUSB_CONFIGDATA_HBTXE	mach/mt6795/include/mach/mt_musb_reg.h	111;"	d
MUSB_CONFIGDATA_MPRXE	mach/mt6795/include/mach/mt_musb_reg.h	107;"	d
MUSB_CONFIGDATA_MPTXE	mach/mt6795/include/mach/mt_musb_reg.h	108;"	d
MUSB_CONFIGDATA_SOFTCONE	mach/mt6795/include/mach/mt_musb_reg.h	113;"	d
MUSB_CONFIGDATA_UTMIDW	mach/mt6795/include/mach/mt_musb_reg.h	114;"	d
MUSB_COUNT0	mach/mt6795/include/mach/mt_musb_reg.h	250;"	d
MUSB_CSR0	mach/mt6795/include/mach/mt_musb_reg.h	246;"	d
MUSB_CSR0_FLUSHFIFO	mach/mt6795/include/mach/mt_musb_reg.h	69;"	d
MUSB_CSR0_H_DATATOGGLE	mach/mt6795/include/mach/mt_musb_reg.h	84;"	d
MUSB_CSR0_H_DIS_PING	mach/mt6795/include/mach/mt_musb_reg.h	82;"	d
MUSB_CSR0_H_ERROR	mach/mt6795/include/mach/mt_musb_reg.h	88;"	d
MUSB_CSR0_H_NAKTIMEOUT	mach/mt6795/include/mach/mt_musb_reg.h	85;"	d
MUSB_CSR0_H_REQPKT	mach/mt6795/include/mach/mt_musb_reg.h	87;"	d
MUSB_CSR0_H_RXSTALL	mach/mt6795/include/mach/mt_musb_reg.h	90;"	d
MUSB_CSR0_H_SETUPPKT	mach/mt6795/include/mach/mt_musb_reg.h	89;"	d
MUSB_CSR0_H_STATUSPKT	mach/mt6795/include/mach/mt_musb_reg.h	86;"	d
MUSB_CSR0_H_WR_DATATOGGLE	mach/mt6795/include/mach/mt_musb_reg.h	83;"	d
MUSB_CSR0_H_WZC_BITS	mach/mt6795/include/mach/mt_musb_reg.h	95;"	d
MUSB_CSR0_P_DATAEND	mach/mt6795/include/mach/mt_musb_reg.h	78;"	d
MUSB_CSR0_P_SENDSTALL	mach/mt6795/include/mach/mt_musb_reg.h	76;"	d
MUSB_CSR0_P_SENTSTALL	mach/mt6795/include/mach/mt_musb_reg.h	79;"	d
MUSB_CSR0_P_SETUPEND	mach/mt6795/include/mach/mt_musb_reg.h	77;"	d
MUSB_CSR0_P_SVDRXPKTRDY	mach/mt6795/include/mach/mt_musb_reg.h	75;"	d
MUSB_CSR0_P_SVDSETUPEND	mach/mt6795/include/mach/mt_musb_reg.h	74;"	d
MUSB_CSR0_P_WZC_BITS	mach/mt6795/include/mach/mt_musb_reg.h	93;"	d
MUSB_CSR0_RXPKTRDY	mach/mt6795/include/mach/mt_musb_reg.h	71;"	d
MUSB_CSR0_TXPKTRDY	mach/mt6795/include/mach/mt_musb_reg.h	70;"	d
MUSB_DEVCTL	mach/mt6795/include/mach/mt_musb_reg.h	213;"	d
MUSB_DEVCTL_BDEVICE	mach/mt6795/include/mach/mt_musb_reg.h	36;"	d
MUSB_DEVCTL_FSDEV	mach/mt6795/include/mach/mt_musb_reg.h	37;"	d
MUSB_DEVCTL_HM	mach/mt6795/include/mach/mt_musb_reg.h	41;"	d
MUSB_DEVCTL_HR	mach/mt6795/include/mach/mt_musb_reg.h	42;"	d
MUSB_DEVCTL_LSDEV	mach/mt6795/include/mach/mt_musb_reg.h	38;"	d
MUSB_DEVCTL_SESSION	mach/mt6795/include/mach/mt_musb_reg.h	43;"	d
MUSB_DEVCTL_VBUS	mach/mt6795/include/mach/mt_musb_reg.h	39;"	d
MUSB_DEVCTL_VBUS_SHIFT	mach/mt6795/include/mach/mt_musb_reg.h	40;"	d
MUSB_EP0_FIFOSIZE	mach/mt6795/include/mach/mt_musb_reg.h	8;"	d
MUSB_EPINFO	mach/mt6795/include/mach/mt_musb_reg.h	235;"	d
MUSB_EP_RXPKTCOUNT	mach/mt6795/include/mach/mt_musb_reg.h	162;"	d
MUSB_FADDR	mach/mt6795/include/mach/mt_musb_reg.h	194;"	d
MUSB_FIFOSIZE	mach/mt6795/include/mach/mt_musb_reg.h	257;"	d
MUSB_FIFOSZ_DPB	mach/mt6795/include/mach/mt_musb_reg.h	64;"	d
MUSB_FIFOSZ_SIZE	mach/mt6795/include/mach/mt_musb_reg.h	66;"	d
MUSB_FIFO_OFFSET	mach/mt6795/include/mach/mt_musb_reg.h	207;"	d
MUSB_FRAME	mach/mt6795/include/mach/mt_musb_reg.h	203;"	d
MUSB_FS_EOF1	mach/mt6795/include/mach/mt_musb_reg.h	240;"	d
MUSB_HS_EOF1	mach/mt6795/include/mach/mt_musb_reg.h	239;"	d
MUSB_HUBADDR_MULTI_TT	mach/mt6795/include/mach/mt_musb_reg.h	188;"	d
MUSB_HWVERS	mach/mt6795/include/mach/mt_musb_reg.h	226;"	d
MUSB_INDEX	mach/mt6795/include/mach/mt_musb_reg.h	204;"	d
MUSB_INDEXED_OFFSET	mach/mt6795/include/mach/mt_musb_reg.h	261;"	d
MUSB_INTRRX	mach/mt6795/include/mach/mt_musb_reg.h	198;"	d
MUSB_INTRRXE	mach/mt6795/include/mach/mt_musb_reg.h	200;"	d
MUSB_INTRTX	mach/mt6795/include/mach/mt_musb_reg.h	197;"	d
MUSB_INTRTXE	mach/mt6795/include/mach/mt_musb_reg.h	199;"	d
MUSB_INTRUSB	mach/mt6795/include/mach/mt_musb_reg.h	201;"	d
MUSB_INTRUSBE	mach/mt6795/include/mach/mt_musb_reg.h	202;"	d
MUSB_INTR_BABBLE	mach/mt6795/include/mach/mt_musb_reg.h	28;"	d
MUSB_INTR_CONNECT	mach/mt6795/include/mach/mt_musb_reg.h	30;"	d
MUSB_INTR_DISCONNECT	mach/mt6795/include/mach/mt_musb_reg.h	31;"	d
MUSB_INTR_RESET	mach/mt6795/include/mach/mt_musb_reg.h	27;"	d
MUSB_INTR_RESUME	mach/mt6795/include/mach/mt_musb_reg.h	26;"	d
MUSB_INTR_SESSREQ	mach/mt6795/include/mach/mt_musb_reg.h	32;"	d
MUSB_INTR_SOF	mach/mt6795/include/mach/mt_musb_reg.h	29;"	d
MUSB_INTR_SUSPEND	mach/mt6795/include/mach/mt_musb_reg.h	25;"	d
MUSB_INTR_VBUSERROR	mach/mt6795/include/mach/mt_musb_reg.h	33;"	d
MUSB_LINKINFO	mach/mt6795/include/mach/mt_musb_reg.h	237;"	d
MUSB_LS_EOF1	mach/mt6795/include/mach/mt_musb_reg.h	241;"	d
MUSB_NAKLIMIT0	mach/mt6795/include/mach/mt_musb_reg.h	254;"	d
MUSB_OPSTATE	mach/mt6795/include/mach/mt_musb_reg.h	215;"	d
MUSB_POWER	mach/mt6795/include/mach/mt_musb_reg.h	195;"	d
MUSB_POWER_ENSUSPEND	mach/mt6795/include/mach/mt_musb_reg.h	22;"	d
MUSB_POWER_HSENAB	mach/mt6795/include/mach/mt_musb_reg.h	17;"	d
MUSB_POWER_HSMODE	mach/mt6795/include/mach/mt_musb_reg.h	18;"	d
MUSB_POWER_ISOUPDATE	mach/mt6795/include/mach/mt_musb_reg.h	15;"	d
MUSB_POWER_RESET	mach/mt6795/include/mach/mt_musb_reg.h	19;"	d
MUSB_POWER_RESUME	mach/mt6795/include/mach/mt_musb_reg.h	20;"	d
MUSB_POWER_SOFTCONN	mach/mt6795/include/mach/mt_musb_reg.h	16;"	d
MUSB_POWER_SUSPENDM	mach/mt6795/include/mach/mt_musb_reg.h	21;"	d
MUSB_RAMINFO	mach/mt6795/include/mach/mt_musb_reg.h	236;"	d
MUSB_RXCOUNT	mach/mt6795/include/mach/mt_musb_reg.h	249;"	d
MUSB_RXCSR	mach/mt6795/include/mach/mt_musb_reg.h	248;"	d
MUSB_RXCSR_AUTOCLEAR	mach/mt6795/include/mach/mt_musb_reg.h	149;"	d
MUSB_RXCSR_CLRDATATOG	mach/mt6795/include/mach/mt_musb_reg.h	155;"	d
MUSB_RXCSR_DATAERROR	mach/mt6795/include/mach/mt_musb_reg.h	157;"	d
MUSB_RXCSR_DISNYET	mach/mt6795/include/mach/mt_musb_reg.h	151;"	d
MUSB_RXCSR_DMAENAB	mach/mt6795/include/mach/mt_musb_reg.h	150;"	d
MUSB_RXCSR_DMAMODE	mach/mt6795/include/mach/mt_musb_reg.h	153;"	d
MUSB_RXCSR_FIFOFULL	mach/mt6795/include/mach/mt_musb_reg.h	158;"	d
MUSB_RXCSR_FLUSHFIFO	mach/mt6795/include/mach/mt_musb_reg.h	156;"	d
MUSB_RXCSR_H_AUTOREQ	mach/mt6795/include/mach/mt_musb_reg.h	172;"	d
MUSB_RXCSR_H_DATATOGGLE	mach/mt6795/include/mach/mt_musb_reg.h	174;"	d
MUSB_RXCSR_H_ERROR	mach/mt6795/include/mach/mt_musb_reg.h	177;"	d
MUSB_RXCSR_H_REQPKT	mach/mt6795/include/mach/mt_musb_reg.h	176;"	d
MUSB_RXCSR_H_RXSTALL	mach/mt6795/include/mach/mt_musb_reg.h	175;"	d
MUSB_RXCSR_H_WR_DATATOGGLE	mach/mt6795/include/mach/mt_musb_reg.h	173;"	d
MUSB_RXCSR_H_WZC_BITS	mach/mt6795/include/mach/mt_musb_reg.h	183;"	d
MUSB_RXCSR_INCOMPRX	mach/mt6795/include/mach/mt_musb_reg.h	154;"	d
MUSB_RXCSR_PID_ERR	mach/mt6795/include/mach/mt_musb_reg.h	152;"	d
MUSB_RXCSR_P_ISO	mach/mt6795/include/mach/mt_musb_reg.h	166;"	d
MUSB_RXCSR_P_OVERRUN	mach/mt6795/include/mach/mt_musb_reg.h	169;"	d
MUSB_RXCSR_P_SENDSTALL	mach/mt6795/include/mach/mt_musb_reg.h	168;"	d
MUSB_RXCSR_P_SENTSTALL	mach/mt6795/include/mach/mt_musb_reg.h	167;"	d
MUSB_RXCSR_P_WZC_BITS	mach/mt6795/include/mach/mt_musb_reg.h	180;"	d
MUSB_RXCSR_RXPKTRDY	mach/mt6795/include/mach/mt_musb_reg.h	159;"	d
MUSB_RXFIFOADD	mach/mt6795/include/mach/mt_musb_reg.h	223;"	d
MUSB_RXFIFOSZ	mach/mt6795/include/mach/mt_musb_reg.h	221;"	d
MUSB_RXFUNCADDR	mach/mt6795/include/mach/mt_musb_reg.h	271;"	d
MUSB_RXHUBADDR	mach/mt6795/include/mach/mt_musb_reg.h	272;"	d
MUSB_RXINTERVAL	mach/mt6795/include/mach/mt_musb_reg.h	256;"	d
MUSB_RXMAXP	mach/mt6795/include/mach/mt_musb_reg.h	247;"	d
MUSB_RXTOG	mach/mt6795/include/mach/mt_musb_reg.h	275;"	d
MUSB_RXTOGEN	mach/mt6795/include/mach/mt_musb_reg.h	276;"	d
MUSB_RXTYPE	mach/mt6795/include/mach/mt_musb_reg.h	255;"	d
MUSB_SWRST	mach/mt6795/include/mach/mt_musb_reg.h	286;"	d
MUSB_SWRST_DISUSBRESET	mach/mt6795/include/mach/mt_musb_reg.h	294;"	d
MUSB_SWRST_FRC_VBUSVALID	mach/mt6795/include/mach/mt_musb_reg.h	292;"	d
MUSB_SWRST_PHYSIG_GATE_EN	mach/mt6795/include/mach/mt_musb_reg.h	289;"	d
MUSB_SWRST_PHYSIG_GATE_HS	mach/mt6795/include/mach/mt_musb_reg.h	288;"	d
MUSB_SWRST_PHY_RST	mach/mt6795/include/mach/mt_musb_reg.h	287;"	d
MUSB_SWRST_REDUCE_DLY	mach/mt6795/include/mach/mt_musb_reg.h	290;"	d
MUSB_SWRST_SWRST	mach/mt6795/include/mach/mt_musb_reg.h	293;"	d
MUSB_SWRST_UNDO_SRPFIX	mach/mt6795/include/mach/mt_musb_reg.h	291;"	d
MUSB_TESTMODE	mach/mt6795/include/mach/mt_musb_reg.h	205;"	d
MUSB_TEST_FIFO_ACCESS	mach/mt6795/include/mach/mt_musb_reg.h	55;"	d
MUSB_TEST_FORCE_FS	mach/mt6795/include/mach/mt_musb_reg.h	56;"	d
MUSB_TEST_FORCE_HOST	mach/mt6795/include/mach/mt_musb_reg.h	54;"	d
MUSB_TEST_FORCE_HS	mach/mt6795/include/mach/mt_musb_reg.h	57;"	d
MUSB_TEST_J	mach/mt6795/include/mach/mt_musb_reg.h	60;"	d
MUSB_TEST_K	mach/mt6795/include/mach/mt_musb_reg.h	59;"	d
MUSB_TEST_PACKET	mach/mt6795/include/mach/mt_musb_reg.h	58;"	d
MUSB_TEST_SE0_NAK	mach/mt6795/include/mach/mt_musb_reg.h	61;"	d
MUSB_TXCSR	mach/mt6795/include/mach/mt_musb_reg.h	245;"	d
MUSB_TXCSR_AUTOSET	mach/mt6795/include/mach/mt_musb_reg.h	117;"	d
MUSB_TXCSR_CLRDATATOG	mach/mt6795/include/mach/mt_musb_reg.h	121;"	d
MUSB_TXCSR_DMAENAB	mach/mt6795/include/mach/mt_musb_reg.h	118;"	d
MUSB_TXCSR_DMAMODE	mach/mt6795/include/mach/mt_musb_reg.h	120;"	d
MUSB_TXCSR_FIFONOTEMPTY	mach/mt6795/include/mach/mt_musb_reg.h	123;"	d
MUSB_TXCSR_FLUSHFIFO	mach/mt6795/include/mach/mt_musb_reg.h	122;"	d
MUSB_TXCSR_FRCDATATOG	mach/mt6795/include/mach/mt_musb_reg.h	119;"	d
MUSB_TXCSR_H_DATATOGGLE	mach/mt6795/include/mach/mt_musb_reg.h	135;"	d
MUSB_TXCSR_H_ERROR	mach/mt6795/include/mach/mt_musb_reg.h	138;"	d
MUSB_TXCSR_H_NAKTIMEOUT	mach/mt6795/include/mach/mt_musb_reg.h	136;"	d
MUSB_TXCSR_H_RXSTALL	mach/mt6795/include/mach/mt_musb_reg.h	137;"	d
MUSB_TXCSR_H_WR_DATATOGGLE	mach/mt6795/include/mach/mt_musb_reg.h	134;"	d
MUSB_TXCSR_H_WZC_BITS	mach/mt6795/include/mach/mt_musb_reg.h	144;"	d
MUSB_TXCSR_MODE	mach/mt6795/include/mach/mt_musb_reg.h	265;"	d
MUSB_TXCSR_P_INCOMPTX	mach/mt6795/include/mach/mt_musb_reg.h	128;"	d
MUSB_TXCSR_P_ISO	mach/mt6795/include/mach/mt_musb_reg.h	127;"	d
MUSB_TXCSR_P_SENDSTALL	mach/mt6795/include/mach/mt_musb_reg.h	130;"	d
MUSB_TXCSR_P_SENTSTALL	mach/mt6795/include/mach/mt_musb_reg.h	129;"	d
MUSB_TXCSR_P_UNDERRUN	mach/mt6795/include/mach/mt_musb_reg.h	131;"	d
MUSB_TXCSR_P_WZC_BITS	mach/mt6795/include/mach/mt_musb_reg.h	141;"	d
MUSB_TXCSR_TXPKTRDY	mach/mt6795/include/mach/mt_musb_reg.h	124;"	d
MUSB_TXFIFOADD	mach/mt6795/include/mach/mt_musb_reg.h	222;"	d
MUSB_TXFIFOSZ	mach/mt6795/include/mach/mt_musb_reg.h	220;"	d
MUSB_TXFUNCADDR	mach/mt6795/include/mach/mt_musb_reg.h	268;"	d
MUSB_TXHUBADDR	mach/mt6795/include/mach/mt_musb_reg.h	269;"	d
MUSB_TXINTERVAL	mach/mt6795/include/mach/mt_musb_reg.h	253;"	d
MUSB_TXMAXP	mach/mt6795/include/mach/mt_musb_reg.h	244;"	d
MUSB_TXTOG	mach/mt6795/include/mach/mt_musb_reg.h	277;"	d
MUSB_TXTOGEN	mach/mt6795/include/mach/mt_musb_reg.h	278;"	d
MUSB_TXTYPE	mach/mt6795/include/mach/mt_musb_reg.h	251;"	d
MUSB_TYPE0	mach/mt6795/include/mach/mt_musb_reg.h	252;"	d
MUSB_TYPE_PROTO	mach/mt6795/include/mach/mt_musb_reg.h	102;"	d
MUSB_TYPE_PROTO_SHIFT	mach/mt6795/include/mach/mt_musb_reg.h	103;"	d
MUSB_TYPE_REMOTE_END	mach/mt6795/include/mach/mt_musb_reg.h	104;"	d
MUSB_TYPE_SPEED	mach/mt6795/include/mach/mt_musb_reg.h	100;"	d
MUSB_TYPE_SPEED_SHIFT	mach/mt6795/include/mach/mt_musb_reg.h	101;"	d
MUSB_ULPI_BUSCONTROL	mach/mt6795/include/mach/mt_musb_reg.h	227;"	d
MUSB_ULPI_INT_MASK	mach/mt6795/include/mach/mt_musb_reg.h	228;"	d
MUSB_ULPI_INT_SRC	mach/mt6795/include/mach/mt_musb_reg.h	229;"	d
MUSB_ULPI_RAW_DATA	mach/mt6795/include/mach/mt_musb_reg.h	233;"	d
MUSB_ULPI_RDN_WR	mach/mt6795/include/mach/mt_musb_reg.h	51;"	d
MUSB_ULPI_REG_ADDR	mach/mt6795/include/mach/mt_musb_reg.h	231;"	d
MUSB_ULPI_REG_CMPLT	mach/mt6795/include/mach/mt_musb_reg.h	50;"	d
MUSB_ULPI_REG_CONTROL	mach/mt6795/include/mach/mt_musb_reg.h	232;"	d
MUSB_ULPI_REG_DATA	mach/mt6795/include/mach/mt_musb_reg.h	230;"	d
MUSB_ULPI_REG_REQ	mach/mt6795/include/mach/mt_musb_reg.h	49;"	d
MUSB_ULPI_USE_EXTVBUS	mach/mt6795/include/mach/mt_musb_reg.h	46;"	d
MUSB_ULPI_USE_EXTVBUSIND	mach/mt6795/include/mach/mt_musb_reg.h	47;"	d
MUSB_VPLEN	mach/mt6795/include/mach/mt_musb_reg.h	238;"	d
MUX_CONTOL_CA17_REG	mach/mt6795/mt_reg_dump.c	49;"	d	file:
MUX_CONTOL_CA7_REG	mach/mt6795/mt_reg_dump.c	47;"	d	file:
MUX_LOG	mach/mt6795/mt_clkmgr.c	58;"	d	file:
MUX_READ_CA17_REG	mach/mt6795/mt_reg_dump.c	50;"	d	file:
MUX_READ_CA7_REG	mach/mt6795/mt_reg_dump.c	48;"	d	file:
MV_TO_VAL	mach/mt6795/mt_ptp.c	2341;"	d	file:
MV_TO_VAL	mach/mt6795/mt_ptp_64.c	2435;"	d	file:
M_HW_RES0	mach/mt6795/mt_ptp.c	/^	int M_HW_RES0;$/;"	m	struct:devinfo	file:
M_HW_RES0	mach/mt6795/mt_ptp_64.c	/^	int M_HW_RES0;$/;"	m	struct:devinfo	file:
M_HW_RES1	mach/mt6795/mt_ptp.c	/^	int M_HW_RES1;$/;"	m	struct:devinfo	file:
M_HW_RES1	mach/mt6795/mt_ptp_64.c	/^	int M_HW_RES1;$/;"	m	struct:devinfo	file:
M_HW_RES3	mach/mt6795/mt_ptp.c	/^	int M_HW_RES3;$/;"	m	struct:devinfo	file:
M_HW_RES3	mach/mt6795/mt_ptp_64.c	/^	int M_HW_RES3;$/;"	m	struct:devinfo	file:
M_HW_RES4	mach/mt6795/mt_ptp.c	/^	int M_HW_RES4;$/;"	m	struct:devinfo	file:
M_HW_RES4	mach/mt6795/mt_ptp_64.c	/^	int M_HW_RES4;$/;"	m	struct:devinfo	file:
M_HW_RES4_OTHERS	mach/mt6795/mt_ptp.c	/^	unsigned int M_HW_RES4_OTHERS: 27;$/;"	m	struct:ptp_devinfo	file:
M_HW_RES4_OTHERS	mach/mt6795/mt_ptp_64.c	/^	unsigned int M_HW_RES4_OTHERS: 27;$/;"	m	struct:ptp_devinfo	file:
M_HW_RES5	mach/mt6795/mt_ptp.c	/^	int M_HW_RES5;$/;"	m	struct:devinfo	file:
M_HW_RES5	mach/mt6795/mt_ptp.c	/^	unsigned int M_HW_RES5: 32;$/;"	m	struct:ptp_devinfo	file:
M_HW_RES5	mach/mt6795/mt_ptp_64.c	/^	int M_HW_RES5;$/;"	m	struct:devinfo	file:
M_HW_RES5	mach/mt6795/mt_ptp_64.c	/^	unsigned int M_HW_RES5: 32;$/;"	m	struct:ptp_devinfo	file:
M_HW_RES6	mach/mt6795/mt_ptp.c	/^	int M_HW_RES6;$/;"	m	struct:devinfo	file:
M_HW_RES6	mach/mt6795/mt_ptp.c	/^	unsigned int M_HW_RES6: 32;$/;"	m	struct:ptp_devinfo	file:
M_HW_RES6	mach/mt6795/mt_ptp_64.c	/^	int M_HW_RES6;$/;"	m	struct:devinfo	file:
M_HW_RES6	mach/mt6795/mt_ptp_64.c	/^	unsigned int M_HW_RES6: 32;$/;"	m	struct:ptp_devinfo	file:
M_HW_RES7	mach/mt6795/mt_ptp.c	/^	int M_HW_RES7;$/;"	m	struct:devinfo	file:
M_HW_RES7	mach/mt6795/mt_ptp_64.c	/^	int M_HW_RES7;$/;"	m	struct:devinfo	file:
M_HW_RES8	mach/mt6795/mt_ptp.c	/^	int M_HW_RES8;$/;"	m	struct:devinfo	file:
M_HW_RES8	mach/mt6795/mt_ptp_64.c	/^	int M_HW_RES8;$/;"	m	struct:devinfo	file:
M_HW_RES9	mach/mt6795/mt_ptp.c	/^	int M_HW_RES9;$/;"	m	struct:devinfo	file:
M_HW_RES9	mach/mt6795/mt_ptp_64.c	/^	int M_HW_RES9;$/;"	m	struct:devinfo	file:
Mask	mach/mt6795/camera_isp.c	/^    MUINT32             Mask[ISP_IRQ_TYPE_AMOUNT];$/;"	m	struct:__anon47	file:
MaxFindFileClusNum	mach/mt6795/include/mach/kdump_sdhc.h	6;"	d
MaxMapsSize	aee/aed/aed-main.c	53;"	d	file:
MaxStackSize	aee/aed/aed-main.c	52;"	d	file:
MdlogShareMemBase	dual_ccci/include/ccci_md.h	/^    int MdlogShareMemBase;$/;"	m	struct:_modem_runtime
MdlogShareMemBase	eemcs/eemcs_md.h	/^    int MdlogShareMemBase;$/;"	m	struct:MODEM_RUNTIME_st
MdlogShareMemSize	dual_ccci/include/ccci_md.h	/^    int MdlogShareMemSize; $/;"	m	struct:_modem_runtime
MdlogShareMemSize	eemcs/eemcs_md.h	/^    int MdlogShareMemSize; $/;"	m	struct:MODEM_RUNTIME_st
MinErrorOffset	mach/mt6795/hiau_ml/power/cust_battery_meter.h	61;"	d
MinErrorOffset	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	61;"	d
MiscInfoBase	dual_ccci/include/ccci_md.h	/^    int MiscInfoBase;$/;"	m	struct:_modem_runtime
MiscInfoSize	dual_ccci/include/ccci_md.h	/^    int MiscInfoSize;$/;"	m	struct:_modem_runtime
MonitorMode	mach/mt6795/include/mach/mt_mon.h	/^} MonitorMode;$/;"	t	typeref:enum:__anon186
MtdPart	masp/asf/asf_inc/sec_mtd_util.h	/^} MtdPart;$/;"	t	typeref:struct:_MtdPart
MtdRCtx	masp/asf/asf_inc/sec_mtd.h	/^} MtdRCtx;$/;"	t	typeref:struct:_MtdRCtx
N	masp/asf/asf_inc/rsa_def.h	/^    bgn N;$/;"	m	struct:__anon504
N3D_CTL_BASE	mach/mt6795/include/mach/mt_reg_base.h	425;"	d
NAME_LEN	eemcs/eemcs_boot.h	231;"	d
NAME_MAX	wmt_ccci/wmt_cfg_parser.h	55;"	d
NAND_CMD	mach/mt6795/include/mach/mtk_nand.h	/^struct NAND_CMD$/;"	s
NAPI_QUEUE_MASK	eccci/modem_ccif.c	41;"	d	file:
NAPI_QUEUE_MASK	eccci/modem_cldma.c	57;"	d	file:
NATIVE_AUTOK	eemcs/lte_main.h	28;"	d
NCSI2_BASE	mach/mt6795/include/mach/mt_reg_base.h	419;"	d
NEED_TO_PRINT	masp/asf/asf_inc/sec_log.h	9;"	d
NEGV_IRQ_STATUS_BIT	mach/mt6795/include/mach/reg_accdet.h	94;"	d
NEQ	mach/mt6795/include/mach/mt_typedefs.h	83;"	d
NET	eccci/ccci_debug.h	7;"	d
NET_ACK_TXQ_INDEX	eccci/port_net.c	94;"	d	file:
NET_DAT_TXQ_INDEX	eccci/port_net.c	93;"	d	file:
NET_PORT_NUM	dual_ccci/include/ccci_cfg.h	31;"	d
NET_RX_QUEUE_MASK	eccci/modem_cldma.c	56;"	d	file:
NEW_UNLOCK_IOCTL	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	252;"	d	file:
NEW_UNLOCK_IOCTL	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	160;"	d	file:
NFIECC_BASE	mach/mt6795/include/mach/mt_reg_base.h	215;"	d
NFIECC_base	mach/mt6795/mt_devs.c	824;"	d	file:
NFI_ACCCON_REG32	mach/mt6795/include/mach/mtk_nand.h	14;"	d
NFI_ADDRCNTR_REG16	mach/mt6795/include/mach/mtk_nand.h	34;"	d
NFI_ADDRNOB_REG16	mach/mt6795/include/mach/mtk_nand.h	20;"	d
NFI_BASE	mach/mt6795/include/mach/mt_reg_base.h	212;"	d
NFI_BYTELEN_REG16	mach/mt6795/include/mach/mtk_nand.h	37;"	d
NFI_CMD_REG16	mach/mt6795/include/mach/mtk_nand.h	18;"	d
NFI_CNFG_REG16	mach/mt6795/include/mach/mtk_nand.h	11;"	d
NFI_COLADDR_REG32	mach/mt6795/include/mach/mtk_nand.h	21;"	d
NFI_CON_REG16	mach/mt6795/include/mach/mtk_nand.h	13;"	d
NFI_CSEL_REG16	mach/mt6795/include/mach/mtk_nand.h	39;"	d
NFI_CS_NUM	mach/mt6795/hiau_ml/core/board-custom.h	109;"	d
NFI_CS_NUM	mach/mt6795/irmn6795_hiau_64/core/board-custom.h	109;"	d
NFI_DATAR_REG32	mach/mt6795/include/mach/mtk_nand.h	27;"	d
NFI_DATAW_REG32	mach/mt6795/include/mach/mtk_nand.h	26;"	d
NFI_DEFAULT_ACCESS_TIMING	mach/mt6795/hiau_ml/core/board-custom.h	106;"	d
NFI_DEFAULT_ACCESS_TIMING	mach/mt6795/irmn6795_hiau_64/core/board-custom.h	106;"	d
NFI_DEFAULT_CS	mach/mt6795/hiau_ml/core/board-custom.h	110;"	d
NFI_DEFAULT_CS	mach/mt6795/irmn6795_hiau_64/core/board-custom.h	110;"	d
NFI_FDM0L_REG32	mach/mt6795/include/mach/mtk_nand.h	42;"	d
NFI_FDM0M_REG32	mach/mt6795/include/mach/mtk_nand.h	43;"	d
NFI_FIFODATA0_REG32	mach/mt6795/include/mach/mtk_nand.h	81;"	d
NFI_FIFODATA1_REG32	mach/mt6795/include/mach/mtk_nand.h	82;"	d
NFI_FIFODATA2_REG32	mach/mt6795/include/mach/mtk_nand.h	83;"	d
NFI_FIFODATA3_REG32	mach/mt6795/include/mach/mtk_nand.h	84;"	d
NFI_FIFOSTA_REG16	mach/mt6795/include/mach/mtk_nand.h	31;"	d
NFI_INTR_EN_REG16	mach/mt6795/include/mach/mtk_nand.h	15;"	d
NFI_INTR_REG16	mach/mt6795/include/mach/mtk_nand.h	16;"	d
NFI_IOCON_REG16	mach/mt6795/include/mach/mtk_nand.h	40;"	d
NFI_LOCK00ADD_REG32	mach/mt6795/include/mach/mtk_nand.h	48;"	d
NFI_LOCK00FMT_REG32	mach/mt6795/include/mach/mtk_nand.h	49;"	d
NFI_LOCK01ADD_REG32	mach/mt6795/include/mach/mtk_nand.h	50;"	d
NFI_LOCK01FMT_REG32	mach/mt6795/include/mach/mtk_nand.h	51;"	d
NFI_LOCK02ADD_REG32	mach/mt6795/include/mach/mtk_nand.h	52;"	d
NFI_LOCK02FMT_REG32	mach/mt6795/include/mach/mtk_nand.h	53;"	d
NFI_LOCK03ADD_REG32	mach/mt6795/include/mach/mtk_nand.h	54;"	d
NFI_LOCK03FMT_REG32	mach/mt6795/include/mach/mtk_nand.h	55;"	d
NFI_LOCK04ADD_REG32	mach/mt6795/include/mach/mtk_nand.h	56;"	d
NFI_LOCK04FMT_REG32	mach/mt6795/include/mach/mtk_nand.h	57;"	d
NFI_LOCK05ADD_REG32	mach/mt6795/include/mach/mtk_nand.h	58;"	d
NFI_LOCK05FMT_REG32	mach/mt6795/include/mach/mtk_nand.h	59;"	d
NFI_LOCK06ADD_REG32	mach/mt6795/include/mach/mtk_nand.h	60;"	d
NFI_LOCK06FMT_REG32	mach/mt6795/include/mach/mtk_nand.h	61;"	d
NFI_LOCK07ADD_REG32	mach/mt6795/include/mach/mtk_nand.h	62;"	d
NFI_LOCK07FMT_REG32	mach/mt6795/include/mach/mtk_nand.h	63;"	d
NFI_LOCK08ADD_REG32	mach/mt6795/include/mach/mtk_nand.h	64;"	d
NFI_LOCK08FMT_REG32	mach/mt6795/include/mach/mtk_nand.h	65;"	d
NFI_LOCK09ADD_REG32	mach/mt6795/include/mach/mtk_nand.h	66;"	d
NFI_LOCK09FMT_REG32	mach/mt6795/include/mach/mtk_nand.h	67;"	d
NFI_LOCK10ADD_REG32	mach/mt6795/include/mach/mtk_nand.h	68;"	d
NFI_LOCK10FMT_REG32	mach/mt6795/include/mach/mtk_nand.h	69;"	d
NFI_LOCK11ADD_REG32	mach/mt6795/include/mach/mtk_nand.h	70;"	d
NFI_LOCK11FMT_REG32	mach/mt6795/include/mach/mtk_nand.h	71;"	d
NFI_LOCK12ADD_REG32	mach/mt6795/include/mach/mtk_nand.h	72;"	d
NFI_LOCK12FMT_REG32	mach/mt6795/include/mach/mtk_nand.h	73;"	d
NFI_LOCK13ADD_REG32	mach/mt6795/include/mach/mtk_nand.h	74;"	d
NFI_LOCK13FMT_REG32	mach/mt6795/include/mach/mtk_nand.h	75;"	d
NFI_LOCK14ADD_REG32	mach/mt6795/include/mach/mtk_nand.h	76;"	d
NFI_LOCK14FMT_REG32	mach/mt6795/include/mach/mtk_nand.h	77;"	d
NFI_LOCK15ADD_REG32	mach/mt6795/include/mach/mtk_nand.h	78;"	d
NFI_LOCK15FMT_REG32	mach/mt6795/include/mach/mtk_nand.h	79;"	d
NFI_LOCKANOB_REG16	mach/mt6795/include/mach/mtk_nand.h	47;"	d
NFI_LOCKCON_REG32	mach/mt6795/include/mach/mtk_nand.h	46;"	d
NFI_LOCKSTA_REG16	mach/mt6795/include/mach/mtk_nand.h	32;"	d
NFI_LOCK_ON	mach/mt6795/include/mach/mtk_nand.h	201;"	d
NFI_LOCK_REG16	mach/mt6795/include/mach/mtk_nand.h	45;"	d
NFI_MASTERSTA_REG16	mach/mt6795/include/mach/mtk_nand.h	85;"	d
NFI_PAGEFMT_REG16	mach/mt6795/include/mach/mtk_nand.h	12;"	d
NFI_PIO_DIRDY_REG16	mach/mt6795/include/mach/mtk_nand.h	28;"	d
NFI_ROWADDR_REG32	mach/mt6795/include/mach/mtk_nand.h	22;"	d
NFI_STA_REG32	mach/mt6795/include/mach/mtk_nand.h	30;"	d
NFI_STRADDR_REG32	mach/mt6795/include/mach/mtk_nand.h	36;"	d
NFI_STRDATA_REG16	mach/mt6795/include/mach/mtk_nand.h	24;"	d
NFI_base	mach/mt6795/mt_devs.c	823;"	d	file:
NINT	uart/mt6795/platform_uart.h	/^	u32 NINT:1;$/;"	m	struct:__anon523
NLI_ARB_BASE	mach/mt6795/include/mach/mt_reg_base.h	218;"	d
NOCPUENABLE	mach/mt6795/mt_ptp2.c	/^    unsigned int NOCPUENABLE;       \/\/ L1 LO$/;"	m	struct:ptp2_data	file:
NOMMU	mach/mt6795/mt_cpuidle.c	2033;"	d	file:
NOMMU	mach/mt6795/mt_cpuidle64.c	2150;"	d	file:
NONE	mach/mt6795/include/mach/mt_typedefs.h	/^enum {RX, TX, NONE};$/;"	e	enum:__anon89
NONSTOP_QUEUE_MASK	eccci/modem_cldma.c	58;"	d	file:
NONSTOP_QUEUE_MASK_32	eccci/modem_cldma.c	59;"	d	file:
NON_OP	mach/mt6795/include/mach/mt_pm_ldo.h	10;"	d
NON_STD_AC_CHARGER_CURRENT	mach/mt6795/hiau_ml/power/cust_charging.h	31;"	d
NON_STD_AC_CHARGER_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	31;"	d
NOOP	eccci/ccci_core.h	/^	NOOP = 0, $/;"	e	enum:__anon445
NORMAL	eemcs/eemcs_statistics.h	/^    NORMAL = 0,$/;"	e	enum:STATISTIC_TYPE
NORMAL_BOOT_ID	dual_ccci/include/ccci_md.h	25;"	d
NORMAL_BOOT_ID	eemcs/eemcs_md.h	6;"	d
NORMAL_DIFF_VRSAM_VPROC	mach/mt6795/mt_cpufreq.c	101;"	d	file:
NORMAL_DIFF_VRSAM_VPROC	mach/mt6795/mt_cpufreq_64.c	77;"	d	file:
NORMAL_ROM	masp/asf/asf_inc/sec_cfg_common.h	/^    NORMAL_ROM                  = 0x01,$/;"	e	enum:__anon475
NORMAL_STR_LEN	mach/mt6795/camera_isp.c	732;"	d	file:
NORMAL_WAKEUP_PERIOD	mach/mt6795/hiau_ml/power/cust_battery_meter.h	76;"	d
NORMAL_WAKEUP_PERIOD	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	76;"	d
NOT_BE_USED	eemcs/lte_hif_sdio.h	/^	NOT_BE_USED   = 0xFF ,$/;"	e	enum:__anon297
NOT_IMPLEMENTED	mach/mt6795/include/mach/mt_typedefs.h	214;"	d
NOT_REFERENCED	mach/mt6795/include/mach/mt_typedefs.h	226;"	d
NO_PRETECTION	mach/mt6795/include/mach/mt_emi_mpu.h	28;"	d
NO_PROTECTION	mach/mt6795/include/mach/emi_mpu.h	36;"	d
NO_REQ	eccci/modem_cldma.h	/^	NO_REQ$/;"	e	enum:__anon465
NO_RX_Q_LOCK_IN_TX	eccci/modem_ut.h	13;"	d
NO_SKB	eccci/modem_cldma.h	/^	NO_SKB,$/;"	e	enum:__anon465
NPERCENT_TRACKING_TIME	mach/mt6795/hiau_ml/power/cust_charging.h	47;"	d
NPERCENT_TRACKING_TIME	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	47;"	d
NR_AUDIO_CLKS	mach/mt6795/include/mach/mt_clkmgr.h	/^    NR_AUDIO_CLKS                   = 9,$/;"	e	enum:cg_clk_id
NR_CCCI_RESET_USER	dual_ccci/include/ccci_md.h	30;"	d
NR_CCCI_RESET_USER_NAME	dual_ccci/include/ccci_md.h	31;"	d
NR_CLKS	mach/mt6795/include/mach/mt_clkmgr.h	/^    NR_CLKS                         = 333,$/;"	e	enum:cg_clk_id
NR_CON_SCE	mach/mt6795/include/mach/emi_bwl.h	/^    NR_CON_SCE$/;"	e	enum:__anon148
NR_CON_SCE	mach/mt6795/include/mach/mt_emi_bwl.h	/^    NR_CON_SCE$/;"	e	enum:__anon158
NR_DCMS	mach/mt6795/include/mach/mt_dcm.h	446;"	d
NR_DISP0_CLKS	mach/mt6795/include/mach/mt_clkmgr.h	/^    NR_DISP0_CLKS                   = 32,$/;"	e	enum:cg_clk_id
NR_DISP1_CLKS	mach/mt6795/include/mach/mt_clkmgr.h	/^    NR_DISP1_CLKS                   = 10,$/;"	e	enum:cg_clk_id
NR_FLAG	mach/mt6795/include/mach/md32_helper.h	/^  NR_FLAG = 8,$/;"	e	enum:SEMAPHORE_FLAG
NR_FREQ	mach/mt6795/mt_ptp.c	2328;"	d	file:
NR_FREQ	mach/mt6795/mt_ptp_64.c	2426;"	d	file:
NR_GIC_PPI	mach/mt6795/include/mach/mt_irq.h	15;"	d
NR_GIC_SGI	mach/mt6795/include/mach/mt_irq.h	14;"	d
NR_GPTS	mach/mt6795/include/mach/mt_gpt.h	12;"	d
NR_GROUP	mach/mt6795/include/mach/md32_helper.h	/^  NR_GROUP,$/;"	e	enum:group_id
NR_GRPS	mach/mt6795/include/mach/mt_clkmgr.h	/^    NR_GRPS  = 11,$/;"	e	enum:__anon60
NR_IDX_DI	mach/mt6795/include/mach/mt_cpufreq.h	/^	NR_IDX_DI,$/;"	e	enum:__anon116
NR_IDX_DI	mach/mt6795/include/mach/mt_cpufreq.h	/^	NR_IDX_DI,$/;"	e	enum:__anon120
NR_IDX_NM	mach/mt6795/include/mach/mt_cpufreq.h	/^	NR_IDX_NM,$/;"	e	enum:__anon118
NR_IDX_NM	mach/mt6795/include/mach/mt_cpufreq.h	/^    NR_IDX_NM,$/;"	e	enum:__anon114
NR_IDX_SO	mach/mt6795/include/mach/mt_cpufreq.h	/^	NR_IDX_SO,$/;"	e	enum:__anon117
NR_IDX_SO	mach/mt6795/include/mach/mt_cpufreq.h	/^	NR_IDX_SO,$/;"	e	enum:__anon121
NR_IDX_SP	mach/mt6795/include/mach/mt_cpufreq.h	/^	NR_IDX_SP,$/;"	e	enum:__anon115
NR_IDX_SP	mach/mt6795/include/mach/mt_cpufreq.h	/^	NR_IDX_SP,$/;"	e	enum:__anon119
NR_IMAGE_CLKS	mach/mt6795/include/mach/mt_clkmgr.h	/^    NR_IMAGE_CLKS                   = 7,$/;"	e	enum:cg_clk_id
NR_INFO_TYPE	mach/mt6795/include/mach/md32_helper.h	/^  NR_INFO_TYPE,$/;"	e	enum:info_num
NR_INFRA_CLKS	mach/mt6795/include/mach/mt_clkmgr.h	/^    NR_INFRA_CLKS                   = 16,$/;"	e	enum:cg_clk_id
NR_IRQS	mach/mt6795/include/mach/irqs.h	10;"	d
NR_MAX_CPU	mach/mt6795/mt_cpufreq.c	927;"	d	file:
NR_MAX_CPU	mach/mt6795/mt_cpufreq_64.c	934;"	d	file:
NR_MAX_OPP_TBL	mach/mt6795/mt_cpufreq.c	926;"	d	file:
NR_MAX_OPP_TBL	mach/mt6795/mt_cpufreq_64.c	933;"	d	file:
NR_MFG_CLKS	mach/mt6795/include/mach/mt_clkmgr.h	/^    NR_MFG_CLKS                     = 4,$/;"	e	enum:cg_clk_id
NR_MJC_CLKS	mach/mt6795/include/mach/mt_clkmgr.h	/^    NR_MJC_CLKS                     = 5,$/;"	e	enum:cg_clk_id
NR_MST	mach/mt6795/include/mach/emi_mpu.h	/^    NR_MST,$/;"	e	enum:__anon81
NR_MT_CPU_DVFS	mach/mt6795/include/mach/mt_cpufreq.h	/^	NR_MT_CPU_DVFS,$/;"	e	enum:mt_cpu_dvfs_id
NR_MT_IRQ_LINE	mach/mt6795/include/mach/mt_irq.h	19;"	d
NR_MUXS	mach/mt6795/include/mach/mt_clkmgr.h	/^    NR_MUXS             = 31,$/;"	e	enum:__anon61
NR_PERI_CLKS	mach/mt6795/include/mach/mt_clkmgr.h	/^    NR_PERI_CLKS					= 30,$/;"	e	enum:cg_clk_id
NR_PLLS	mach/mt6795/include/mach/mt_clkmgr.h	/^    NR_PLLS    = 12,$/;"	e	enum:__anon62
NR_PMIC_WRAP_CMD	mach/mt6795/mt_cpufreq.c	413;"	d	file:
NR_PMIC_WRAP_CMD	mach/mt6795/mt_cpufreq_64.c	419;"	d	file:
NR_PMIC_WRAP_PHASE	mach/mt6795/include/mach/mt_cpufreq.h	/^	NR_PMIC_WRAP_PHASE,$/;"	e	enum:pmic_wrap_phase_id
NR_PTP_CTRL	mach/mt6795/include/mach/mt_ptp.h	/^	NR_PTP_CTRL,$/;"	e	enum:__anon100
NR_PTP_CTRL	mach/mt6795/include/mach/mt_ptp.h	/^	NR_PTP_CTRL,$/;"	e	enum:__anon98
NR_PTP_CTRL	mach/mt6795/mt_cpufreq_64.c	/^	NR_PTP_CTRL,$/;"	e	enum:__anon56	file:
NR_PTP_DET	mach/mt6795/include/mach/mt_ptp.h	/^	NR_PTP_DET, \/\/ 4$/;"	e	enum:__anon99
NR_PTP_DET	mach/mt6795/include/mach/mt_ptp.h	/^	NR_PTP_DET, \/\/ 5$/;"	e	enum:__anon101
NR_PTP_PHASE	mach/mt6795/mt_ptp.c	/^	NR_PTP_PHASE,$/;"	e	enum:__anon58	file:
NR_PTP_PHASE	mach/mt6795/mt_ptp_64.c	/^	NR_PTP_PHASE,$/;"	e	enum:__anon52	file:
NR_REASONS	mach/mt6795/mt_idle.c	/^    NR_REASONS = 5$/;"	e	enum:__anon25	file:
NR_REASONS	mach/mt6795/mt_idle_64.c	/^    NR_REASONS = 5$/;"	e	enum:__anon267	file:
NR_SYSS	mach/mt6795/include/mach/mt_clkmgr.h	/^    NR_SYSS       = 8,$/;"	e	enum:__anon63
NR_TOP_CKMUXSEL	mach/mt6795/include/mach/mt_cpufreq.h	/^	NR_TOP_CKMUXSEL,$/;"	e	enum:top_ckmuxsel
NR_TURBO_MODE	mach/mt6795/mt_cpufreq.c	/^	NR_TURBO_MODE,$/;"	e	enum:turbo_mode	file:
NR_TURBO_MODE	mach/mt6795/mt_cpufreq_64.c	/^	NR_TURBO_MODE,$/;"	e	enum:turbo_mode	file:
NR_TYPES	mach/mt6795/mt_idle.c	/^    NR_TYPES = 5,$/;"	e	enum:__anon24	file:
NR_TYPES	mach/mt6795/mt_idle_64.c	/^    NR_TYPES = 5,$/;"	e	enum:__anon266	file:
NR_VDEC0_CLKS	mach/mt6795/include/mach/mt_clkmgr.h	/^    NR_VDEC0_CLKS                   = 1,$/;"	e	enum:cg_clk_id
NR_VDEC1_CLKS	mach/mt6795/include/mach/mt_clkmgr.h	/^    NR_VDEC1_CLKS                   = 1,$/;"	e	enum:cg_clk_id
NR_VENC_CLKS	mach/mt6795/include/mach/mt_clkmgr.h	/^    NR_VENC_CLKS                    = 4,$/;"	e	enum:cg_clk_id
NTReserved	eemcs/eemcs_fs_ut.c	/^        __packed char               NTReserved;$/;"	m	struct:__anon324	file:
NTflags	mach/mt6795/include/mach/kdump_sdhc.h	/^    BYTE    NTflags;             \/\/ ???$/;"	m	struct:__anon176
NTflags	mach/mt6795/include/mach/kdump_sdhc.h	/^    BYTE    NTflags;             \/\/ reserved (alwyas 0x00)$/;"	m	struct:__anon177
NULL	mach/mt6795/include/mach/mt_typedefs.h	97;"	d
NUMBER_OF_CPU	mach/mt6795/include/mach/pmu_v7.h	14;"	d
NUMBER_OF_EVENT	mach/mt6795/include/mach/pmu_v7.h	10;"	d
NUMBER_OF_MSG_LOGGED	conn_md/include/conn_md_dump.h	8;"	d
NUM_AUD_AMP_COMMAND	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^    NUM_AUD_AMP_COMMAND$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
NUM_AUD_AMP_COMMAND	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^    NUM_AUD_AMP_COMMAND$/;"	e	enum:AUDIO_AMP_CONTROL_COMMAND
NUM_AUD_ECODEC_COMMAND	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^    NUM_AUD_ECODEC_COMMAND,$/;"	e	enum:AUDIO_ECODEC_CONTROL_COMMAND
NUM_AUD_ECODEC_COMMAND	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^    NUM_AUD_ECODEC_COMMAND,$/;"	e	enum:AUDIO_ECODEC_CONTROL_COMMAND
NUM_CPU	mach/mt6795/hw_watchpoint.c	26;"	d	file:
NUM_CPU	mach/mt6795/mt_dbg.c	31;"	d	file:
NUM_EXCEPTION	dual_ccci/include/ccci_md.h	/^    NUM_EXCEPTION$/;"	e	enum:__anon400
NUM_EXCEPTION	eccci/port_kernel.h	/^	NUM_EXCEPTION,$/;"	e	enum:__anon455
NUM_EXCEPTION	eemcs/eemcs_expt.h	/^	NUM_EXCEPTION$/;"	e	enum:__anon343
NUM_KICKERS	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	NUM_KICKERS$/;"	e	enum:dvfs_kicker
NUM_OF_CPU_FREQ_TABLE	mach/mt6795/mt_ptp_64.c	5093;"	d	file:
NUM_OF_DIF	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^    NUM_OF_DIF$/;"	e	enum:__anon22
NUM_OF_DIF	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^    NUM_OF_DIF$/;"	e	enum:__anon33
NUM_OF_GPU_FREQ_TABLE	mach/mt6795/mt_ptp_64.c	5095;"	d	file:
NUM_OF_LTE_FREQ_TABLE	mach/mt6795/mt_ptp_64.c	5094;"	d	file:
NUM_OPPS	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	NUM_OPPS$/;"	e	enum:opp_index
NUM_WMTCFG_FIELDS	wmt_ccci/wmt_cfg_parser.c	92;"	d	file:
NVRAM_CIPHER_LEN	masp/asf/asf_inc/sec_nvram.h	5;"	d
NativeInfo	aee/ipanic/dump-process.c	/^char NativeInfo[MAX_NATIVEINFO];	\/* check that 32k is enought?? *\/$/;"	v
NetDLCtrlShareMemBase	dual_ccci/include/ccci_md.h	/^    int NetDLCtrlShareMemBase[NET_PORT_NUM];$/;"	m	struct:_modem_runtime
NetDLCtrlShareMemSize	dual_ccci/include/ccci_md.h	/^    int NetDLCtrlShareMemSize[NET_PORT_NUM];$/;"	m	struct:_modem_runtime
NetPortNum	dual_ccci/include/ccci_md.h	/^    int NetPortNum;$/;"	m	struct:_modem_runtime
NetULCtrlShareMemBase	dual_ccci/include/ccci_md.h	/^    int NetULCtrlShareMemBase[NET_PORT_NUM]; \/\/ <<< Current NET_PORT_NUM is 4$/;"	m	struct:_modem_runtime
NetULCtrlShareMemSize	dual_ccci/include/ccci_md.h	/^    int NetULCtrlShareMemSize[NET_PORT_NUM];$/;"	m	struct:_modem_runtime
OAM_D5	mach/mt6795/hiau_ml/power/cust_battery_meter.h	44;"	d
OAM_D5	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	44;"	d
OCV_BOARD_COMPESATE	mach/mt6795/hiau_ml/power/cust_battery_meter.h	54;"	d
OCV_BOARD_COMPESATE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	54;"	d
OFFSET	wmt_ccci/wmt_cfg_parser.c	69;"	d	file:
OLDMODE_DISABLE	mach/mt6795/include/mach/mt_pwm_hal.h	/^	OLDMODE_DISABLE,$/;"	e	enum:OLD_MODE_BIT
OLDMODE_ENABLE	mach/mt6795/include/mach/mt_pwm_hal.h	/^	OLDMODE_ENABLE$/;"	e	enum:OLD_MODE_BIT
OLD_MODE_BIT	mach/mt6795/include/mach/mt_pwm_hal.h	/^enum OLD_MODE_BIT{$/;"	g
ONEHUNDRED_PERCENT_TRACKING_TIME	mach/mt6795/hiau_ml/power/cust_charging.h	46;"	d
ONEHUNDRED_PERCENT_TRACKING_TIME	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	46;"	d
ONLY_REQ	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	28;"	d
OOB_INDEX_OFFSET	mach/mt6795/include/mach/bmt.h	13;"	d
OOB_INDEX_SIZE	mach/mt6795/include/mach/bmt.h	14;"	d
OOB_SIGNATURE_OFFSET	mach/mt6795/include/mach/bmt.h	12;"	d
OOPS_LOG_LEN	aee/ipanic/ipanic.h	191;"	d
OOR_VIO	mach/mt6795/include/mach/emi_mpu.h	53;"	d
OP	mach/mt6795/mt_cpufreq.c	715;"	d	file:
OP	mach/mt6795/mt_cpufreq_64.c	744;"	d	file:
OPP7_BOUNDARY_CPU_NUM	mach/mt6795/mt_cpufreq.c	1125;"	d	file:
OPPI_0	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	OPPI_0,			\/* 0: Vcore 1.125, DDR 1600 *\/$/;"	e	enum:opp_index
OPPI_1	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	OPPI_1,			\/* 1: Vcore 1.0, DDR 1333 *\/$/;"	e	enum:opp_index
OPPI_1	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	OPPI_1,			\/* 1: Vcore 1.125, DDR 1466 *\/$/;"	e	enum:opp_index
OPPI_2	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	OPPI_2,			\/* 2: Vcore 1.0, DDR 1333 *\/$/;"	e	enum:opp_index
OPPI_3	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^	OPPI_3,			\/* 3: Vcore 1.0, DDR 800 *\/$/;"	e	enum:opp_index
OPPI_LOW_PWR	mach/mt6795/include/mach/mt_vcore_dvfs.h	30;"	d
OPPI_LOW_PWR	mach/mt6795/include/mach/mt_vcore_dvfs.h	41;"	d
OPPI_LOW_PWR_2	mach/mt6795/include/mach/mt_vcore_dvfs.h	31;"	d
OPPI_PERF	mach/mt6795/include/mach/mt_vcore_dvfs.h	28;"	d
OPPI_PERF	mach/mt6795/include/mach/mt_vcore_dvfs.h	40;"	d
OPPI_PERF_2	mach/mt6795/include/mach/mt_vcore_dvfs.h	29;"	d
OPPI_UNREQ	mach/mt6795/include/mach/mt_vcore_dvfs.h	27;"	d
OPPI_UNREQ	mach/mt6795/include/mach/mt_vcore_dvfs.h	39;"	d
OPPS_ARRAY_AND_SIZE	mach/mt6795/mt_gpufreq.c	61;"	d	file:
OR	mach/mt6795/include/mach/mt_typedefs.h	85;"	d
ORG_SDIO_AHB_1KBNDRY_PRTCT	eemcs/sdio_reg_fw_side.h	128;"	d
ORG_SDIO_BASE	eemcs/sdio_reg_fw_side.h	19;"	d
ORG_SDIO_CAPABILITY_BASE	eemcs/sdio_reg_fw_side.h	26;"	d
ORG_SDIO_CAPABILITY_READY	eemcs/sdio_reg_fw_side.h	28;"	d
ORG_SDIO_CARD_IS_18V	eemcs/sdio_reg_fw_side.h	105;"	d
ORG_SDIO_CHG_TO_18V_REQ	eemcs/sdio_reg_fw_side.h	164;"	d
ORG_SDIO_CIS0_BASE	eemcs/sdio_reg_fw_side.h	24;"	d
ORG_SDIO_CIS1_BASE	eemcs/sdio_reg_fw_side.h	25;"	d
ORG_SDIO_CIS_READY	eemcs/sdio_reg_fw_side.h	27;"	d
ORG_SDIO_CMD_SAMPLE	eemcs/sdio_reg_fw_side.h	146;"	d
ORG_SDIO_CRC_ERROR_INT	eemcs/sdio_reg_fw_side.h	163;"	d
ORG_SDIO_D2HSM0R	eemcs/sdio_reg_fw_side.h	72;"	d
ORG_SDIO_D2HSM1R	eemcs/sdio_reg_fw_side.h	73;"	d
ORG_SDIO_D2HSM2R	eemcs/sdio_reg_fw_side.h	74;"	d
ORG_SDIO_D2HSM2R_RD	eemcs/sdio_reg_fw_side.h	170;"	d
ORG_SDIO_D2H_SW_INT	eemcs/sdio_reg_fw_side.h	191;"	d
ORG_SDIO_D2H_SW_INT0	eemcs/sdio_reg_fw_side.h	190;"	d
ORG_SDIO_DAT0_SAMPLE	eemcs/sdio_reg_fw_side.h	147;"	d
ORG_SDIO_DAT1_SAMPLE	eemcs/sdio_reg_fw_side.h	148;"	d
ORG_SDIO_DAT2_SAMPLE	eemcs/sdio_reg_fw_side.h	149;"	d
ORG_SDIO_DAT3_SAMPLE	eemcs/sdio_reg_fw_side.h	150;"	d
ORG_SDIO_DB_HIF_SEL	eemcs/sdio_reg_fw_side.h	101;"	d
ORG_SDIO_DB_INT	eemcs/sdio_reg_fw_side.h	162;"	d
ORG_SDIO_DEST_BST_TYP	eemcs/sdio_reg_fw_side.h	129;"	d
ORG_SDIO_DMA_BST_SIZE	eemcs/sdio_reg_fw_side.h	130;"	d
ORG_SDIO_DRV_CLR_DB_IOE	eemcs/sdio_reg_fw_side.h	158;"	d
ORG_SDIO_DRV_CLR_FW_OWN	eemcs/sdio_reg_fw_side.h	169;"	d
ORG_SDIO_DRV_SET_DB_IOE	eemcs/sdio_reg_fw_side.h	159;"	d
ORG_SDIO_DRV_SET_FW_OWN	eemcs/sdio_reg_fw_side.h	168;"	d
ORG_SDIO_EHPI_HCLK_DIS	eemcs/sdio_reg_fw_side.h	111;"	d
ORG_SDIO_EHPI_MODE	eemcs/sdio_reg_fw_side.h	103;"	d
ORG_SDIO_FORCE_SD_HS	eemcs/sdio_reg_fw_side.h	108;"	d
ORG_SDIO_FW_OWN_BACK_SET	eemcs/sdio_reg_fw_side.h	188;"	d
ORG_SDIO_FW_OWN_READ	eemcs/sdio_reg_fw_side.h	189;"	d
ORG_SDIO_H2DRM0R	eemcs/sdio_reg_fw_side.h	70;"	d
ORG_SDIO_H2DRM1R	eemcs/sdio_reg_fw_side.h	71;"	d
ORG_SDIO_H2D_SW_INT	eemcs/sdio_reg_fw_side.h	178;"	d
ORG_SDIO_H2D_SW_INT0	eemcs/sdio_reg_fw_side.h	177;"	d
ORG_SDIO_HCLK_NO_GATED	eemcs/sdio_reg_fw_side.h	107;"	d
ORG_SDIO_HDBGCR	eemcs/sdio_reg_fw_side.h	39;"	d
ORG_SDIO_HGFCR	eemcs/sdio_reg_fw_side.h	33;"	d
ORG_SDIO_HGFIER	eemcs/sdio_reg_fw_side.h	35;"	d
ORG_SDIO_HGFISR	eemcs/sdio_reg_fw_side.h	34;"	d
ORG_SDIO_HINT_AS_FW_OB	eemcs/sdio_reg_fw_side.h	104;"	d
ORG_SDIO_HSDIOSPCR	eemcs/sdio_reg_fw_side.h	85;"	d
ORG_SDIO_HSDIOTOCR	eemcs/sdio_reg_fw_side.h	84;"	d
ORG_SDIO_HSDLSR	eemcs/sdio_reg_fw_side.h	38;"	d
ORG_SDIO_HWDMACR	eemcs/sdio_reg_fw_side.h	82;"	d
ORG_SDIO_HWFCR	eemcs/sdio_reg_fw_side.h	51;"	d
ORG_SDIO_HWFICR	eemcs/sdio_reg_fw_side.h	50;"	d
ORG_SDIO_HWFIER	eemcs/sdio_reg_fw_side.h	42;"	d
ORG_SDIO_HWFIOCDR	eemcs/sdio_reg_fw_side.h	83;"	d
ORG_SDIO_HWFISR	eemcs/sdio_reg_fw_side.h	41;"	d
ORG_SDIO_HWFRE0ER	eemcs/sdio_reg_fw_side.h	47;"	d
ORG_SDIO_HWFRE0SR	eemcs/sdio_reg_fw_side.h	45;"	d
ORG_SDIO_HWFRE1ER	eemcs/sdio_reg_fw_side.h	48;"	d
ORG_SDIO_HWFRE1SR	eemcs/sdio_reg_fw_side.h	46;"	d
ORG_SDIO_HWFRQ0SAR	eemcs/sdio_reg_fw_side.h	65;"	d
ORG_SDIO_HWFRQ1SAR	eemcs/sdio_reg_fw_side.h	66;"	d
ORG_SDIO_HWFRQ2SAR	eemcs/sdio_reg_fw_side.h	67;"	d
ORG_SDIO_HWFRQ3SAR	eemcs/sdio_reg_fw_side.h	68;"	d
ORG_SDIO_HWFTE0ER	eemcs/sdio_reg_fw_side.h	44;"	d
ORG_SDIO_HWFTE0SR	eemcs/sdio_reg_fw_side.h	43;"	d
ORG_SDIO_HWFTQ1SAR	eemcs/sdio_reg_fw_side.h	56;"	d
ORG_SDIO_HWFTQ2SAR	eemcs/sdio_reg_fw_side.h	57;"	d
ORG_SDIO_HWFTQ3SAR	eemcs/sdio_reg_fw_side.h	58;"	d
ORG_SDIO_HWFTQ4SAR	eemcs/sdio_reg_fw_side.h	59;"	d
ORG_SDIO_HWFTQ5SAR	eemcs/sdio_reg_fw_side.h	60;"	d
ORG_SDIO_HWFTQ6SAR	eemcs/sdio_reg_fw_side.h	61;"	d
ORG_SDIO_HWFTQ7SAR	eemcs/sdio_reg_fw_side.h	62;"	d
ORG_SDIO_HWRLFACR	eemcs/sdio_reg_fw_side.h	81;"	d
ORG_SDIO_HWRQ0CR	eemcs/sdio_reg_fw_side.h	76;"	d
ORG_SDIO_HWRQ1CR	eemcs/sdio_reg_fw_side.h	77;"	d
ORG_SDIO_HWRQ2CR	eemcs/sdio_reg_fw_side.h	78;"	d
ORG_SDIO_HWRQ3CR	eemcs/sdio_reg_fw_side.h	79;"	d
ORG_SDIO_HWTDCR	eemcs/sdio_reg_fw_side.h	52;"	d
ORG_SDIO_HWTPCCR	eemcs/sdio_reg_fw_side.h	53;"	d
ORG_SDIO_INC_TQ_CNT	eemcs/sdio_reg_fw_side.h	237;"	d
ORG_SDIO_INT_TER_CYC_MASK	eemcs/sdio_reg_fw_side.h	106;"	d
ORG_SDIO_IRQID	eemcs/sdio_reg_fw_side.h	20;"	d
ORG_SDIO_PB_HCLK_DIS	eemcs/sdio_reg_fw_side.h	112;"	d
ORG_SDIO_RD_TIMEOUT	eemcs/sdio_reg_fw_side.h	171;"	d
ORG_SDIO_RD_TIMEOUT_EN	eemcs/sdio_reg_fw_side.h	142;"	d
ORG_SDIO_RQCR_n	eemcs/sdio_reg_fw_side.h	91;"	d
ORG_SDIO_RQSAR_n	eemcs/sdio_reg_fw_side.h	90;"	d
ORG_SDIO_RX0_LEN_FIFO_AVAIL_CNT	eemcs/sdio_reg_fw_side.h	250;"	d
ORG_SDIO_RXP0_OVERFLOW	eemcs/sdio_reg_fw_side.h	211;"	d
ORG_SDIO_RXP0_UNDERFLOW	eemcs/sdio_reg_fw_side.h	209;"	d
ORG_SDIO_RXP_OVERFLOW	eemcs/sdio_reg_fw_side.h	217;"	d
ORG_SDIO_RXP_UNDERFLOW	eemcs/sdio_reg_fw_side.h	215;"	d
ORG_SDIO_RXQ0_CHKSUM_ERR	eemcs/sdio_reg_fw_side.h	210;"	d
ORG_SDIO_RXQ0_DONE	eemcs/sdio_reg_fw_side.h	208;"	d
ORG_SDIO_RXQ0_IOC_DIS	eemcs/sdio_reg_fw_side.h	136;"	d
ORG_SDIO_RXQ0_LEN_ERR	eemcs/sdio_reg_fw_side.h	213;"	d
ORG_SDIO_RXQ0_OWN_CLEAR	eemcs/sdio_reg_fw_side.h	212;"	d
ORG_SDIO_RXQ_CHKSUM_ERR	eemcs/sdio_reg_fw_side.h	216;"	d
ORG_SDIO_RXQ_DONE	eemcs/sdio_reg_fw_side.h	214;"	d
ORG_SDIO_RXQ_IOC_DIS	eemcs/sdio_reg_fw_side.h	137;"	d
ORG_SDIO_RXQ_LEN_ERR	eemcs/sdio_reg_fw_side.h	219;"	d
ORG_SDIO_RXQ_OWN_CLEAR	eemcs/sdio_reg_fw_side.h	218;"	d
ORG_SDIO_RXQ_PKT_LEN	eemcs/sdio_reg_fw_side.h	247;"	d
ORG_SDIO_RXQ_RESUME	eemcs/sdio_reg_fw_side.h	245;"	d
ORG_SDIO_RXQ_START	eemcs/sdio_reg_fw_side.h	244;"	d
ORG_SDIO_RXQ_STATUS	eemcs/sdio_reg_fw_side.h	246;"	d
ORG_SDIO_RXQ_STOP	eemcs/sdio_reg_fw_side.h	243;"	d
ORG_SDIO_RX_EVENT_0	eemcs/sdio_reg_fw_side.h	174;"	d
ORG_SDIO_RX_EVENT_1	eemcs/sdio_reg_fw_side.h	175;"	d
ORG_SDIO_RX_IPV4_CS_OFLD_EN	eemcs/sdio_reg_fw_side.h	120;"	d
ORG_SDIO_RX_IPV6_CS_OFLD_EN	eemcs/sdio_reg_fw_side.h	119;"	d
ORG_SDIO_RX_LEN_FIFO_AVAIL_CNT	eemcs/sdio_reg_fw_side.h	252;"	d
ORG_SDIO_RX_LEN_FIFO_AVAIL_CNT_OFFSET	eemcs/sdio_reg_fw_side.h	251;"	d
ORG_SDIO_RX_NO_TAIL	eemcs/sdio_reg_fw_side.h	124;"	d
ORG_SDIO_RX_TCP_CS_OFLD_EN	eemcs/sdio_reg_fw_side.h	121;"	d
ORG_SDIO_RX_UDP_CS_OFLD_EN	eemcs/sdio_reg_fw_side.h	122;"	d
ORG_SDIO_SDIO_HCLK_DIS	eemcs/sdio_reg_fw_side.h	109;"	d
ORG_SDIO_SET_ABT	eemcs/sdio_reg_fw_side.h	161;"	d
ORG_SDIO_SET_RES	eemcs/sdio_reg_fw_side.h	160;"	d
ORG_SDIO_SPI_HCLK_DIS	eemcs/sdio_reg_fw_side.h	110;"	d
ORG_SDIO_SPI_MODE	eemcs/sdio_reg_fw_side.h	102;"	d
ORG_SDIO_TIMEOUT_NUM	eemcs/sdio_reg_fw_side.h	141;"	d
ORG_SDIO_TQSAR_n	eemcs/sdio_reg_fw_side.h	89;"	d
ORG_SDIO_TQ_CNT_RESET	eemcs/sdio_reg_fw_side.h	240;"	d
ORG_SDIO_TQ_INDEX	eemcs/sdio_reg_fw_side.h	238;"	d
ORG_SDIO_TQ_INDEX_OFFSET	eemcs/sdio_reg_fw_side.h	239;"	d
ORG_SDIO_TRX_DESC_CHKSUM_12	eemcs/sdio_reg_fw_side.h	117;"	d
ORG_SDIO_TRX_DESC_CHKSUM_EN	eemcs/sdio_reg_fw_side.h	116;"	d
ORG_SDIO_TXP1_OVERFLOW	eemcs/sdio_reg_fw_side.h	199;"	d
ORG_SDIO_TXP_OVERFLOW	eemcs/sdio_reg_fw_side.h	203;"	d
ORG_SDIO_TXQ1_CHKSUM_ERR	eemcs/sdio_reg_fw_side.h	200;"	d
ORG_SDIO_TXQ1_IOC_DIS	eemcs/sdio_reg_fw_side.h	134;"	d
ORG_SDIO_TXQ1_LEN_ERR	eemcs/sdio_reg_fw_side.h	201;"	d
ORG_SDIO_TXQ1_RDY	eemcs/sdio_reg_fw_side.h	198;"	d
ORG_SDIO_TXQ1_RESUME	eemcs/sdio_reg_fw_side.h	229;"	d
ORG_SDIO_TXQ1_START	eemcs/sdio_reg_fw_side.h	228;"	d
ORG_SDIO_TXQ1_STATUS	eemcs/sdio_reg_fw_side.h	230;"	d
ORG_SDIO_TXQ1_STOP	eemcs/sdio_reg_fw_side.h	227;"	d
ORG_SDIO_TXQ_CHKSUM_ERR	eemcs/sdio_reg_fw_side.h	204;"	d
ORG_SDIO_TXQ_IOC_DIS	eemcs/sdio_reg_fw_side.h	135;"	d
ORG_SDIO_TXQ_LEN_ERR	eemcs/sdio_reg_fw_side.h	205;"	d
ORG_SDIO_TXQ_RDY	eemcs/sdio_reg_fw_side.h	202;"	d
ORG_SDIO_TXQ_RESUME	eemcs/sdio_reg_fw_side.h	233;"	d
ORG_SDIO_TXQ_START	eemcs/sdio_reg_fw_side.h	232;"	d
ORG_SDIO_TXQ_STATUS	eemcs/sdio_reg_fw_side.h	234;"	d
ORG_SDIO_TXQ_STOP	eemcs/sdio_reg_fw_side.h	231;"	d
ORG_SDIO_TX_CS_OFLD_EN	eemcs/sdio_reg_fw_side.h	118;"	d
ORG_SDIO_TX_EVENT_0	eemcs/sdio_reg_fw_side.h	173;"	d
ORG_SDIO_TX_NO_HEADER	eemcs/sdio_reg_fw_side.h	123;"	d
ORG_SDIO_WR_TIMEOUT	eemcs/sdio_reg_fw_side.h	172;"	d
ORG_SDIO_WR_TIMEOUT_EN	eemcs/sdio_reg_fw_side.h	143;"	d
ORG_SDIO_W_FUNC_RDY	eemcs/sdio_reg_fw_side.h	115;"	d
OSC32CON_ANALOG_SETTING	mach/mt6795/include/mach/mt_rtc_hw.h	145;"	d
OSDLR_LOCKED	mach/mt6795/include/mach/mt_dbg_v71.h	34;"	d
OSDLR_LOCKED	mach/mt6795/mt_dormant.c	89;"	d	file:
OSDLR_UNLOCKED	mach/mt6795/include/mach/mt_dbg_v71.h	33;"	d
OSDLR_UNLOCKED	mach/mt6795/mt_dormant.c	88;"	d	file:
OSLAR_LOCKED	mach/mt6795/include/mach/mt_dbg_v71.h	30;"	d
OSLAR_LOCKED	mach/mt6795/mt_dormant.c	85;"	d	file:
OSLAR_UNLOCKED	mach/mt6795/include/mach/mt_dbg_v71.h	29;"	d
OSLAR_UNLOCKED	mach/mt6795/mt_dormant.c	84;"	d	file:
OSLSR_OSLM_MASK	mach/mt6795/include/mach/mt_dbg_v71.h	28;"	d
OSLSR_OSLM_MASK	mach/mt6795/mt_dormant.c	83;"	d	file:
OTG_IDLE	mach/mt6795/include/mach/mt_musb_reg.h	216;"	d
OUT	eccci/ccci_core.h	/^	OUT$/;"	e	enum:__anon444
OUTREG16	mach/mt6795/include/mach/mt_typedefs.h	155;"	d
OUTREG32	mach/mt6795/include/mach/mt_pwm_prv.h	25;"	d
OUTREG32	mach/mt6795/include/mach/mt_pwm_prv.h	26;"	d
OUTREG32	mach/mt6795/include/mach/mt_typedefs.h	161;"	d
OUTREG8	mach/mt6795/include/mach/mt_typedefs.h	149;"	d
OUT_TYPE_ALL	eemcs/eemcs_boot_trace.h	/^    OUT_TYPE_ALL,$/;"	e	enum:EEMCS_BOOT_TRACE_OUT_TYPE_e
OUT_TYPE_BOOT_STATE	eemcs/eemcs_boot_trace.h	/^    OUT_TYPE_BOOT_STATE,$/;"	e	enum:EEMCS_BOOT_TRACE_OUT_TYPE_e
OUT_TYPE_COUNT	eemcs/eemcs_boot_trace.h	/^    OUT_TYPE_COUNT,$/;"	e	enum:EEMCS_BOOT_TRACE_OUT_TYPE_e
OUT_TYPE_EEMCS_STATE	eemcs/eemcs_boot_trace.h	/^    OUT_TYPE_EEMCS_STATE,$/;"	e	enum:EEMCS_BOOT_TRACE_OUT_TYPE_e
OUT_TYPE_MBX	eemcs/eemcs_boot_trace.h	/^    OUT_TYPE_MBX,$/;"	e	enum:EEMCS_BOOT_TRACE_OUT_TYPE_e
OUT_TYPE_XCMD	eemcs/eemcs_boot_trace.h	/^    OUT_TYPE_XCMD,$/;"	e	enum:EEMCS_BOOT_TRACE_OUT_TYPE_e
OVL0_BASE	mach/mt6795/include/mach/mt_reg_base.h	299;"	d
OVL1_BASE	mach/mt6795/include/mach/mt_reg_base.h	302;"	d
Offset	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32                 Offset;$/;"	m	struct:SYSRAM_MEM_NODE
Others	mach/mt6795/mt_clkmgr.c	468;"	d	file:
Others	mach/mt6795/mt_clkmgr_64.c	431;"	d	file:
P1_DEQUE_CNT	mach/mt6795/include/mach/camera_isp.h	429;"	d
P2_EDBUF_MLIST_TAG	mach/mt6795/camera_isp.c	565;"	d	file:
P2_EDBUF_MList_FirstBufIdx	mach/mt6795/camera_isp.c	/^static volatile MINT32 P2_EDBUF_MList_FirstBufIdx;$/;"	v	file:
P2_EDBUF_MList_LastBufIdx	mach/mt6795/camera_isp.c	/^static volatile MINT32 P2_EDBUF_MList_LastBufIdx;$/;"	v	file:
P2_EDBUF_MgrList	mach/mt6795/camera_isp.c	/^static volatile ISP_EDBUF_MGR_STRUCT P2_EDBUF_MgrList[_MAX_SUPPORT_P2_PACKAGE_NUM_];$/;"	v	file:
P2_EDBUF_RLIST_TAG	mach/mt6795/camera_isp.c	566;"	d	file:
P2_EDBUF_RList_CurBufIdx	mach/mt6795/camera_isp.c	/^static volatile MINT32 P2_EDBUF_RList_CurBufIdx;$/;"	v	file:
P2_EDBUF_RList_FirstBufIdx	mach/mt6795/camera_isp.c	/^static volatile MINT32 P2_EDBUF_RList_FirstBufIdx;$/;"	v	file:
P2_EDBUF_RList_LastBufIdx	mach/mt6795/camera_isp.c	/^static volatile MINT32 P2_EDBUF_RList_LastBufIdx;$/;"	v	file:
P2_EDBUF_RingList	mach/mt6795/camera_isp.c	/^static volatile ISP_EDBUF_STRUCT P2_EDBUF_RingList[_MAX_SUPPORT_P2_FRAME_NUM_];$/;"	v	file:
P2_Support_BurstQNum	mach/mt6795/camera_isp.c	/^static volatile MINT32 P2_Support_BurstQNum = 1;$/;"	v	file:
PACKAGE_SIZE	conn_md/conn_md_test.c	20;"	d	file:
PACKET_HISTORY_DEPTH	eccci/modem_cldma.h	15;"	d
PAGEFMT_2K	mach/mt6795/include/mach/mtk_nand.h	111;"	d
PAGEFMT_4K	mach/mt6795/include/mach/mtk_nand.h	112;"	d
PAGEFMT_512	mach/mt6795/include/mach/mtk_nand.h	110;"	d
PAGEFMT_DBYTE_EN	mach/mt6795/include/mach/mtk_nand.h	116;"	d
PAGEFMT_FDM_ECC_MASK	mach/mt6795/include/mach/mtk_nand.h	128;"	d
PAGEFMT_FDM_ECC_SHIFT	mach/mt6795/include/mach/mtk_nand.h	129;"	d
PAGEFMT_FDM_MASK	mach/mt6795/include/mach/mtk_nand.h	125;"	d
PAGEFMT_FDM_SHIFT	mach/mt6795/include/mach/mtk_nand.h	126;"	d
PAGEFMT_PAGE_MASK	mach/mt6795/include/mach/mtk_nand.h	114;"	d
PAGEFMT_SPARE_16	mach/mt6795/include/mach/mtk_nand.h	118;"	d
PAGEFMT_SPARE_26	mach/mt6795/include/mach/mtk_nand.h	119;"	d
PAGEFMT_SPARE_27	mach/mt6795/include/mach/mtk_nand.h	120;"	d
PAGEFMT_SPARE_28	mach/mt6795/include/mach/mtk_nand.h	121;"	d
PAGEFMT_SPARE_MASK	mach/mt6795/include/mach/mtk_nand.h	122;"	d
PAGEFMT_SPARE_SHIFT	mach/mt6795/include/mach/mtk_nand.h	123;"	d
PANICLOG_BACKTRACE_NUM	mach/mt6795/include/mach/paniclog.h	11;"	d
PANICLOG_BUF_LEN	mach/mt6795/include/mach/paniclog.h	4;"	d
PANICLOG_HEADER_SIZE	mach/mt6795/include/mach/paniclog.h	5;"	d
PANICLOG_PROCESS_NAME_LENGTH	mach/mt6795/include/mach/paniclog.h	12;"	d
PANICLOG_SECTION_SIZE	mach/mt6795/include/mach/paniclog.h	6;"	d
PANICLOG_VALID_PATTERN	mach/mt6795/include/mach/paniclog.h	10;"	d
PARSE_PFP_FRAME_GET_DATA_STATE	dual_ccci/include/ccmni_pfp.h	/^    PARSE_PFP_FRAME_GET_DATA_STATE$/;"	e	enum:unframe_state_t
PARSE_PFP_FRAME_LENGTH_FIELD_STATE	dual_ccci/include/ccmni_pfp.h	/^    PARSE_PFP_FRAME_LENGTH_FIELD_STATE,$/;"	e	enum:unframe_state_t
PARSE_PFP_FRAME_MAGIC_NUM_STATE	dual_ccci/include/ccmni_pfp.h	/^    PARSE_PFP_FRAME_MAGIC_NUM_STATE,$/;"	e	enum:unframe_state_t
PARSE_PFP_FRAME_START_FLAG_STATE	dual_ccci/include/ccmni_pfp.h	/^    PARSE_PFP_FRAME_START_FLAG_STATE = 0,$/;"	e	enum:unframe_state_t
PARTIAL_READ	eccci/ccci_core.h	/^	PARTIAL_READ,$/;"	e	enum:__anon443
PARTINFO_TITLE	masp/asf/core/sec_dev.c	26;"	d	file:
PART_PATH_PREFIX	masp/asf/core/sec_usif_util.c	6;"	d	file:
PATTERN1	mach/mt6795/include/mach/mt_dramc.h	35;"	d
PATTERN1	mach/mt6795/mt_dramc.c	212;"	d	file:
PATTERN1	mach/mt6795/mt_dramc_64.c	295;"	d	file:
PATTERN2	mach/mt6795/include/mach/mt_dramc.h	36;"	d
PATTERN2	mach/mt6795/mt_dramc.c	213;"	d	file:
PATTERN2	mach/mt6795/mt_dramc_64.c	296;"	d	file:
PAT_PKT_HEADER	eemcs/lte_dev_test_at.h	/^} AT_PKT_HEADER, *PAT_PKT_HEADER;$/;"	t	typeref:struct:_AT_PKT_HEADER
PBYTE	mach/mt6795/include/mach/kdump_sdhc.h	/^typedef unsigned char* PBYTE ; $/;"	t
PCLOG	mach/mt6795/mt_cpuidle.c	338;"	d	file:
PCLOG	mach/mt6795/mt_cpuidle64.c	362;"	d	file:
PDN_FOR_DMA	uart/mt6795/platform_uart.h	67;"	d
PDN_FOR_UART0	uart/mt6795/platform_uart.h	62;"	d
PDN_FOR_UART1	uart/mt6795/platform_uart.h	63;"	d
PDN_FOR_UART2	uart/mt6795/platform_uart.h	64;"	d
PDN_FOR_UART3	uart/mt6795/platform_uart.h	65;"	d
PD_SW_CG_EN	mach/mt6795/mt_cpuidle.c	119;"	d	file:
PD_SW_CG_EN	mach/mt6795/mt_cpuidle64.c	150;"	d	file:
PENDING_1500MS	dual_ccci/ccci_logical.c	14;"	d	file:
PENDING_50MS	dual_ccci/ccci_logical.c	12;"	d	file:
PERCENT	mach/mt6795/mt_ptp.c	2526;"	d	file:
PERCENT	mach/mt6795/mt_ptp_64.c	2589;"	d	file:
PERCENT_TO_DDSLMT	mach/mt6795/mt_freqhopping.c	58;"	d	file:
PERICFG_BASE	mach/mt6795/include/mach/mt_reg_base.h	20;"	d
PERICFG_BASE_2	mach/mt6795/include/mach/mt_thermal.h	32;"	d
PERICFG_BASE_2	mach/mt6795/include/mach/mt_thermal.h	39;"	d
PERIOD	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PERIOD,$/;"	e	enum:PWM_CON_MODE_BIT
PERISYS_IOMMU_BASE	mach/mt6795/include/mach/mt_reg_base.h	143;"	d
PERISYS_MMU_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	129;"	d
PERISYS_MMU_DCM_DIS	mach/mt6795/include/mach/mt_dcm.h	297;"	d
PERI_CG	mach/mt6795/mt_clkmgr.c	3361;"	d	file:
PERI_CG	mach/mt6795/mt_clkmgr_64.c	3037;"	d	file:
PERI_GLOBALCON_DCMCTL	mach/mt6795/include/mach/mt_dcm.h	133;"	d
PERI_GLOBALCON_DCMCTL	mach/mt6795/include/mach/mt_dcm.h	300;"	d
PERI_GLOBALCON_DCMDBC	mach/mt6795/include/mach/mt_dcm.h	134;"	d
PERI_GLOBALCON_DCMDBC	mach/mt6795/include/mach/mt_dcm.h	301;"	d
PERI_GLOBALCON_DCMFSEL	mach/mt6795/include/mach/mt_dcm.h	135;"	d
PERI_GLOBALCON_DCMFSEL	mach/mt6795/include/mach/mt_dcm.h	302;"	d
PERI_GLOBALCON_RST0	mach/mt6795/include/mach/mt_thermal.h	91;"	d
PERI_PDN0_CLR	mach/mt6795/include/mach/mt_clkmgr.h	132;"	d
PERI_PDN0_SET	mach/mt6795/include/mach/mt_clkmgr.h	131;"	d
PERI_PDN0_STA	mach/mt6795/include/mach/mt_clkmgr.h	133;"	d
PERI_VCORE_PTPOD_CON0	mach/mt6795/include/mach/mt_ptp.h	88;"	d
PER_DCM	mach/mt6795/include/mach/mt_dcm.h	435;"	d
PER_LINE_LOG_SIZE	mach/mt6795/camera_isp.c	8869;"	d	file:
PFP_FRAME_MAGIC_NUM	dual_ccci/include/ccmni_pfp.h	26;"	d
PFP_FRAME_START_FLAG	dual_ccci/include/ccmni_pfp.h	25;"	d
PFP_LOG	dual_ccci/ccmni_pfp.c	34;"	d	file:
PFP_LOG	dual_ccci/ccmni_pfp.c	38;"	d	file:
PFX	mach/mt6795/a53ml/camera/camera/kd_camera_hw.c	17;"	d	file:
PFX	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	22;"	d	file:
PFX	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	31;"	d	file:
PFX	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	22;"	d	file:
PFX	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	39;"	d	file:
PG_DIR_SIZE	mach/mt6795/swsusp.S	/^#define PG_DIR_SIZE	0x4000$/;"	d
PG_DIR_SIZE	mach/mt6795/swsusp.S	/^#define PG_DIR_SIZE	0x5000$/;"	d
PHASE_NUMBER	mach/mt6795/include/mach/mt_dramc.h	38;"	d
PHDRV_SDBUS_BUSWIDTH	eemcs/lte_dev_test.h	/^} HDRV_SDBUS_BUSWIDTH, *PHDRV_SDBUS_BUSWIDTH ;$/;"	t	typeref:enum:__anon326
PHDRV_SDBUS_PROPERTY	eemcs/lte_dev_test.h	/^} HDRV_SDBUS_PROPERTY, *PHDRV_SDBUS_PROPERTY;$/;"	t	typeref:enum:__anon327
PHYS_NONSECURE_PPI	mach/mt6795/ca53_timer.c	/^	PHYS_NONSECURE_PPI,$/;"	e	enum:ppi_nr	file:
PHYS_OFFSET	mach/mt6795/include/mach/memory.h	8;"	d
PHYS_SECURE_PPI	mach/mt6795/ca53_timer.c	/^	PHYS_SECURE_PPI,$/;"	e	enum:ppi_nr	file:
PK_DBG	mach/mt6795/a53ml/camera/camera/kd_camera_hw.c	23;"	d	file:
PK_DBG	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	28;"	d	file:
PK_DBG	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	35;"	d	file:
PK_DBG	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	28;"	d	file:
PK_DBG	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	35;"	d	file:
PK_DBG_FUNC	mach/mt6795/a53ml/camera/camera/kd_camera_hw.c	19;"	d	file:
PK_DBG_FUNC	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	24;"	d	file:
PK_DBG_FUNC	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	24;"	d	file:
PK_DBG_NONE	mach/mt6795/a53ml/camera/camera/kd_camera_hw.c	18;"	d	file:
PK_DBG_NONE	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	23;"	d	file:
PK_DBG_NONE	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	23;"	d	file:
PK_ERR	mach/mt6795/a53ml/camera/camera/kd_camera_hw.c	24;"	d	file:
PK_ERR	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	29;"	d	file:
PK_ERR	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	36;"	d	file:
PK_ERR	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	29;"	d	file:
PK_ERR	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	36;"	d	file:
PK_XLOG_INFO	mach/mt6795/a53ml/camera/camera/kd_camera_hw.c	25;"	d	file:
PK_XLOG_INFO	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	30;"	d	file:
PK_XLOG_INFO	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	37;"	d	file:
PK_XLOG_INFO	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	30;"	d	file:
PK_XLOG_INFO	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	37;"	d	file:
PLATFORM_DEP_DEBUG_PROC_READ	mach/mt6795/include/mach/mt_freqhopping.h	6;"	d
PLATFORM_EVB	mach/mt6795/hiau_ml/core/board-custom.h	114;"	d
PLATFORM_EVB	mach/mt6795/irmn6795_hiau_64/core/board-custom.h	114;"	d
PLLGRPREG_SIZE	mach/mt6795/mt_dramc.c	63;"	d	file:
PLLGRPREG_SIZE	mach/mt6795/mt_dramc_64.c	63;"	d	file:
PLL_ARM7PLL_CON0	ccci_util/mt6795/ccci_off.c	55;"	d	file:
PLL_ARM7PLL_CON1	ccci_util/mt6795/ccci_off.c	56;"	d	file:
PLL_BASE_ADDR	mach/mt6795/camera_isp.c	89;"	d	file:
PLL_CLKSW_CKSEL4	ccci_util/mt6795/ccci_off.c	51;"	d	file:
PLL_CLKSW_CKSEL6	ccci_util/mt6795/ccci_off.c	52;"	d	file:
PLL_CLK_LINK	mach/mt6795/include/mach/mt_clkmgr.h	10;"	d
PLL_CLK_LINK	mach/mt6795/include/mach/mt_clkmgr.h	12;"	d
PLL_DFS_CON7	ccci_util/mt6795/ccci_off.c	53;"	d	file:
PLL_DIV1_FREQ	mach/mt6795/mt_cpufreq.c	1112;"	d	file:
PLL_DIV1_FREQ	mach/mt6795/mt_cpufreq_64.c	1023;"	d	file:
PLL_DIV2_FREQ	mach/mt6795/mt_cpufreq.c	1113;"	d	file:
PLL_DIV2_FREQ	mach/mt6795/mt_cpufreq_64.c	1025;"	d	file:
PLL_DIV4_FREQ	mach/mt6795/mt_cpufreq.c	1114;"	d	file:
PLL_DIV8_FREQ	mach/mt6795/mt_cpufreq.c	1115;"	d	file:
PLL_FREQ5_FREQ	mach/mt6795/mt_cpufreq_64.c	1024;"	d	file:
PLL_FREQ_STEP	mach/mt6795/mt_cpufreq.c	1108;"	d	file:
PLL_FREQ_STEP	mach/mt6795/mt_cpufreq_64.c	1021;"	d	file:
PLL_ISO_EN	mach/mt6795/mt_clkmgr.c	599;"	d	file:
PLL_ISO_EN	mach/mt6795/mt_clkmgr_64.c	538;"	d	file:
PLL_MDPLL_CON0	ccci_util/mt6795/ccci_off.c	54;"	d	file:
PLL_MIN_FREQ	mach/mt6795/mt_cpufreq.c	1111;"	d	file:
PLL_PLL_CON2_1	ccci_util/mt6795/ccci_off.c	49;"	d	file:
PLL_PLL_CON4	ccci_util/mt6795/ccci_off.c	50;"	d	file:
PLL_PWR_ON	mach/mt6795/mt_clkmgr.c	598;"	d	file:
PLL_PWR_ON	mach/mt6795/mt_clkmgr_64.c	537;"	d	file:
PLL_RANGE	mach/mt6795/camera_isp.c	90;"	d	file:
PLL_SETTLE_TIME	mach/mt6795/mt_cpufreq.c	105;"	d	file:
PLL_SETTLE_TIME	mach/mt6795/mt_cpufreq_64.c	87;"	d	file:
PLL_TYPE_LC	mach/mt6795/mt_clkmgr.c	463;"	d	file:
PLL_TYPE_LC	mach/mt6795/mt_clkmgr_64.c	426;"	d	file:
PLL_TYPE_SDM	mach/mt6795/mt_clkmgr.c	462;"	d	file:
PLL_TYPE_SDM	mach/mt6795/mt_clkmgr_64.c	425;"	d	file:
PL_ANDSYSIMG	masp/asf/asf_inc/sec_boot.h	52;"	d
PL_BOOTIMG	masp/asf/asf_inc/sec_boot.h	50;"	d
PL_LOGO	masp/asf/asf_inc/sec_boot.h	49;"	d
PL_RECOVERY	masp/asf/asf_inc/sec_boot.h	53;"	d
PL_SECCFG	masp/asf/asf_inc/sec_boot.h	47;"	d
PL_SECRO	masp/asf/asf_inc/sec_boot.h	54;"	d
PL_UBOOT	masp/asf/asf_inc/sec_boot.h	48;"	d
PL_USER	masp/asf/asf_inc/sec_boot.h	51;"	d
PMCCNTR_IDX	mach/mt6795/mt_dormant.c	51;"	d	file:
PMCNTENCLR_IDX	mach/mt6795/mt_dormant.c	50;"	d	file:
PMCNTENSET_IDX	mach/mt6795/mt_dormant.c	49;"	d	file:
PMCR_IDX	mach/mt6795/mt_dormant.c	47;"	d	file:
PMD_ORDER	mach/mt6795/swsusp.S	/^#define PMD_ORDER	2$/;"	d
PMD_ORDER	mach/mt6795/swsusp.S	/^#define PMD_ORDER	3$/;"	d
PMEM_MM_SIZE	mach/mt6795/mt_devs.c	265;"	d	file:
PMEM_MM_START	mach/mt6795/mt_devs.c	264;"	d	file:
PMIC6236_LOCK	dual_ccci/include/ccci_pmic.h	/^    PMIC6236_LOCK = 2,$/;"	e	enum:__anon376
PMIC6323_E1_CID_CODE	mach/mt6795/include/mach/pmic_mt6323_sw.h	29;"	d
PMIC6323_E2_CID_CODE	mach/mt6795/include/mach/pmic_mt6323_sw.h	30;"	d
PMIC6325_E1_CID_CODE	mach/mt6795/include/mach/pmic_mt6325_sw.h	9;"	d
PMIC6325_E2_CID_CODE	mach/mt6795/include/mach/pmic_mt6325_sw.h	10;"	d
PMIC6325_E3_CID_CODE	mach/mt6795/include/mach/pmic_mt6325_sw.h	11;"	d
PMIC6326_MAX	dual_ccci/include/ccci_pmic.h	/^    PMIC6326_MAX$/;"	e	enum:__anon376
PMIC6326_REQ	dual_ccci/include/ccci_pmic.h	/^    PMIC6326_REQ = 0,        \/\/ Local side send request to remote side$/;"	e	enum:__anon377
PMIC6326_RES	dual_ccci/include/ccci_pmic.h	/^    PMIC6326_RES = 1        \/\/ Remote side send response to local side$/;"	e	enum:__anon377
PMIC6326_UNLOCK	dual_ccci/include/ccci_pmic.h	/^    PMIC6326_UNLOCK = 3,$/;"	e	enum:__anon376
PMIC6326_VSIM2_ENABLE	dual_ccci/include/ccci_pmic.h	/^    PMIC6326_VSIM2_ENABLE = 4,$/;"	e	enum:__anon376
PMIC6326_VSIM2_SET_AND_ENABLE	dual_ccci/include/ccci_pmic.h	/^    PMIC6326_VSIM2_SET_AND_ENABLE = 5,$/;"	e	enum:__anon376
PMIC6326_VSIM_ENABLE	dual_ccci/include/ccci_pmic.h	/^    PMIC6326_VSIM_ENABLE = 0,$/;"	e	enum:__anon376
PMIC6326_VSIM_SET_AND_ENABLE	dual_ccci/include/ccci_pmic.h	/^    PMIC6326_VSIM_SET_AND_ENABLE = 1,$/;"	e	enum:__anon376
PMIC6331_E1_CID_CODE	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	9;"	d
PMIC6331_E2_CID_CODE	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	10;"	d
PMIC6331_E3_CID_CODE	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	11;"	d
PMIC6332_E1_CID_CODE	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	13;"	d
PMIC6332_E2_CID_CODE	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	14;"	d
PMIC6332_E3_CID_CODE	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	15;"	d
PMIC6333_E1_CID_CODE	mach/mt6795/include/mach/mt6333.h	23;"	d
PMIC6333_E2_CID_CODE	mach/mt6795/include/mach/mt6333.h	24;"	d
PMIC_ADDR_VCORE_AO_VOSEL_ON	mach/mt6795/mt_cpufreq.c	407;"	d	file:
PMIC_ADDR_VCORE_AO_VOSEL_ON	mach/mt6795/mt_cpufreq_64.c	412;"	d	file:
PMIC_ADDR_VCORE_AO_VOSEL_SLEEP	mach/mt6795/mt_cpufreq.c	408;"	d	file:
PMIC_ADDR_VCORE_AO_VOSEL_SLEEP	mach/mt6795/mt_cpufreq_64.c	413;"	d	file:
PMIC_ADDR_VCORE_PDN_EN_CTRL	mach/mt6795/mt_cpufreq.c	411;"	d	file:
PMIC_ADDR_VCORE_PDN_EN_CTRL	mach/mt6795/mt_cpufreq_64.c	417;"	d	file:
PMIC_ADDR_VCORE_PDN_VOSEL_ON	mach/mt6795/mt_cpufreq.c	409;"	d	file:
PMIC_ADDR_VCORE_PDN_VOSEL_ON	mach/mt6795/mt_cpufreq_64.c	415;"	d	file:
PMIC_ADDR_VCORE_PDN_VOSEL_SLEEP	mach/mt6795/mt_cpufreq.c	410;"	d	file:
PMIC_ADDR_VCORE_PDN_VOSEL_SLEEP	mach/mt6795/mt_cpufreq_64.c	416;"	d	file:
PMIC_ADDR_VGPU_VOSEL_ON	mach/mt6795/mt_cpufreq.c	405;"	d	file:
PMIC_ADDR_VGPU_VOSEL_ON	mach/mt6795/mt_cpufreq_64.c	409;"	d	file:
PMIC_ADDR_VGPU_VOSEL_SLEEP	mach/mt6795/mt_cpufreq.c	406;"	d	file:
PMIC_ADDR_VGPU_VOSEL_SLEEP	mach/mt6795/mt_cpufreq_64.c	410;"	d	file:
PMIC_ADDR_VPROC_CA7_EN	mach/mt6795/mt_cpufreq.c	396;"	d	file:
PMIC_ADDR_VPROC_CA7_EN	mach/mt6795/mt_cpufreq_64.c	398;"	d	file:
PMIC_ADDR_VPROC_CA7_VOSEL_ON	mach/mt6795/mt_cpufreq.c	394;"	d	file:
PMIC_ADDR_VPROC_CA7_VOSEL_ON	mach/mt6795/mt_cpufreq_64.c	396;"	d	file:
PMIC_ADDR_VPROC_CA7_VOSEL_SLEEP	mach/mt6795/mt_cpufreq.c	395;"	d	file:
PMIC_ADDR_VPROC_CA7_VOSEL_SLEEP	mach/mt6795/mt_cpufreq_64.c	397;"	d	file:
PMIC_ADDR_VSRAM_CA15L_EN	mach/mt6795/mt_cpufreq.c	403;"	d	file:
PMIC_ADDR_VSRAM_CA15L_EN	mach/mt6795/mt_cpufreq_64.c	407;"	d	file:
PMIC_ADDR_VSRAM_CA15L_FAST_TRSN_EN	mach/mt6795/mt_cpufreq.c	402;"	d	file:
PMIC_ADDR_VSRAM_CA15L_FAST_TRSN_EN	mach/mt6795/mt_cpufreq_64.c	406;"	d	file:
PMIC_ADDR_VSRAM_CA15L_VOSEL_ON	mach/mt6795/mt_cpufreq.c	400;"	d	file:
PMIC_ADDR_VSRAM_CA15L_VOSEL_ON	mach/mt6795/mt_cpufreq_64.c	404;"	d	file:
PMIC_ADDR_VSRAM_CA15L_VOSEL_SLEEP	mach/mt6795/mt_cpufreq.c	401;"	d	file:
PMIC_ADDR_VSRAM_CA15L_VOSEL_SLEEP	mach/mt6795/mt_cpufreq_64.c	405;"	d	file:
PMIC_ADDR_VSRAM_CA7_EN	mach/mt6795/mt_cpufreq.c	398;"	d	file:
PMIC_ADDR_VSRAM_CA7_EN	mach/mt6795/mt_cpufreq_64.c	401;"	d	file:
PMIC_ADDR_VSRAM_CA7_FAST_TRSN_EN	mach/mt6795/mt_cpufreq.c	397;"	d	file:
PMIC_ADDR_VSRAM_CA7_FAST_TRSN_EN	mach/mt6795/mt_cpufreq_64.c	400;"	d	file:
PMIC_ADDR_VSRAM_VOSEL_ON	mach/mt6795/mt_cpufreq_64.c	402;"	d	file:
PMIC_ADPT_VOLT_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_0        =     0,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_1	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_1        =   100,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_2	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_2        =   200,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_3	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_3        =   300,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_4	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_4        =   400,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_5        =   500,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_6	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_6        =   600,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_7	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_7        =   700,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_7_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_7_0_0    =   700,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_7_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_7_2_5    =   725,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_7_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_7_5_0    =   750,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_7_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_7_7_5    =   775,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_8	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_8        =   800,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_8_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_8_0_0    =   800,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_8_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_8_2_5    =   825,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_8_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_8_5_0    =   850,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_8_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_8_7_5    =   875,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_9	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_9        =   900,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_9_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_9_0_0    =   900,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_9_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_9_2_5    =   925,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_9_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_9_5_0    =   950,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_0_9_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_0_9_7_5    =   975,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_0        =  1000,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_0_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_0_0_0    =  1000,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_0_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_0_2_5    =  1025,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_0_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_0_5_0    =  1050,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_0_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_0_7_5    =  1075,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_1	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_1        =  1100,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_1_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_1_0_0    =  1100,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_1_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_1_2_5    =  1125,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_1_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_1_5_0    =  1150,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_1_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_1_7_5    =  1175,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_2	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_2        =  1200,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_2_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_2_0_0    =  1200,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_2_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_2_2_5    =  1225,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_2_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_2_5_0    =  1250,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_2_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_2_7_5    =  1275,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_3	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_3        =  1300,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_3_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_3_0_0    =  1300,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_3_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_3_2_5    =  1325,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_3_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_3_5_0    =  1350,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_3_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_3_7_5    =  1375,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_4	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_4        =  1400,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_4_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_4_0_0    =  1400,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_4_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_4_2_5    =  1425,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_4_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_4_5_0    =  1450,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_4_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_4_7_5    =  1475,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_5        =  1500,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_5_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_5_0_0    =  1500,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_5_2_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_5_2_0_V  =  1520,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_5_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_5_2_5    =  1525,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_5_4_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_5_4_0_V  =  1540,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_5_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_5_5_0    =  1550,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_5_6_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_5_6_0_V  =  1560,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_5_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_5_7_5    =  1575,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_5_8_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_5_8_0_V  =  1580,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_6	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_6        =  1600,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_6_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_6_0_0    =  1600,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_6_2_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_6_2_0_V  =  1620,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_6_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_6_2_5    =  1625,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_6_4_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_6_4_0_V  =  1640,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_6_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_6_5_0    =  1650,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_6_6_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_6_6_0_V  =  1660,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_6_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_6_7_5    =  1675,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_6_8_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_6_8_0_V  =  1680,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_7	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_7        =  1700,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_7_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_7_0_0    =  1700,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_7_2_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_7_2_0_V  =  1720,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_7_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_7_2_5    =  1725,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_7_4_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_7_4_0_V  =  1740,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_7_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_7_5_0    =  1750,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_7_6_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_7_6_0_V  =  1760,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_7_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_7_7_5    =  1775,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_7_8_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_7_8_0_V  =  1780,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_8	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_8        =  1800,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_8_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_8_0_0    =  1800,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_8_2_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_8_2_0_V  =  1820,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_8_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_8_2_5    =  1825,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_8_4_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_8_4_0_V  =  1840,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_8_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_8_5_0    =  1850,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_8_6_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_8_6_0_V  =  1860,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_8_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_8_7_5    =  1875,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_8_8_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_8_8_0_V  =  1880,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_9	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_9        =  1900,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_9_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_9_0_0    =  1900,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_9_2_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_9_2_0_V  =  1920,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_9_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_9_2_5    =  1925,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_9_4_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_9_4_0_V  =  1940,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_9_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_9_5_0    =  1950,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_9_6_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_9_6_0_V  =  1960,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_9_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_9_7_5    =  1975,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_1_9_8_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_1_9_8_0_V  =  1980,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_0        =  2000,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_0_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_0_0_0    =  2000,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_0_2_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_0_2_0_V  =  2020,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_0_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_0_2_5    =  2025,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_0_4_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_0_4_0_V  =  2040,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_0_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_0_5_0    =  2050,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_0_6_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_0_6_0_V  =  2060,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_0_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_0_7_5    =  2075,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_0_8_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_0_8_0_V  =  2080,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_1	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_1        =  2100,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_1_2_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_1_2_0_V  =  2120,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_2	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_2        =  2200,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_3	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_3        =  2300,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_4	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_4        =  2400,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_5        =  2500,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_6	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_6        =  2600,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_7	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_7        =  2700,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_7_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_7_0_0    =  2700,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_7_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_7_2_5    =  2725,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_7_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_7_5_0    =  2750,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_7_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_7_7_5    =  2775,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_8	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_8        =  2800,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_8_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_8_0_0    =  2800,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_8_2_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_8_2_5    =  2825,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_8_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_8_5_0    =  2850,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_8_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_8_7_5    =  2875,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_2_9	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_2_9        =  2900,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_3_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_3_0        =  3000,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_3_1	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_3_1        =  3100,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_3_1_0_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_3_1_0_0    =  2000,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_3_2	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_3_2        =  3200,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_3_3	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_3_3        =  3300,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_3_4	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_3_4        =  3400,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_3_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_3_5        =  3500,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_3_6	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_3_6        =  3600,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_3_7	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_3_7        =  3700,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_3_8	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_3_8        =  3800,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_3_9	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_3_9        =  3900,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_4_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_4_0        =  4000,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_4_1	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_4_1        =  4100,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_4_2	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_4_2        =  4200,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_4_3	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_4_3        =  4300,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_4_4	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_4_4        =  4400,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_4_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_4_5        =  4500,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_4_6	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_4_6        =  4600,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_4_7	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_4_7        =  4700,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_4_8	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_4_8        =  4800,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_4_9	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_4_9        =  4900,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_5_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_5_0        =  5000,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_5_1	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_5_1        =  5100,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_5_2	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_5_2        =  5200,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_5_3	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_5_3        =  5300,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_5_4	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_5_4        =  5400,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_5_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_5_5        =  5500,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_5_6	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_5_6        =  5600,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_5_7	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_5_7        =  5700,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_5_8	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_5_8        =  5800,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_5_9	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_5_9        =  5900,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_6_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_6_0        =  6000,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_6_1	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_6_1        =  6100,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_6_2	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_6_2        =  6200,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_6_3	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_6_3        =  6300,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_6_4	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_6_4        =  6400,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_6_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_6_5        =  6500,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_6_6	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_6_6        =  6600,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_6_7	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_6_7        =  6700,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_6_8	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_6_8        =  6800,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_6_9	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_6_9        =  6900,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_7_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_7_0        =  7000,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_7_1	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_7_1        =  7100,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_7_2	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_7_2        =  7200,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_7_3	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_7_3        =  7300,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_7_4	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_7_4        =  7400,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_7_5	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_7_5        =  7500,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_7_6	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_7_6        =  7600,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_7_7	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_7_7        =  7700,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_7_8	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_7_8        =  7800,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_7_9	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_7_9        =  7900,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_8_0	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_8_0        =  8000,$/;"	e	enum:__anon136
PMIC_ADPT_VOLT_MAX	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	PMIC_ADPT_VOLT_MAX        = 50000000	$/;"	e	enum:__anon136
PMIC_CMD_DELAY_TIME	mach/mt6795/mt_cpufreq_64.c	83;"	d	file:
PMIC_SETTLE_TIME	mach/mt6795/mt_cpufreq.c	104;"	d	file:
PMIC_SETTLE_TIME	mach/mt6795/mt_cpufreq_64.c	76;"	d	file:
PMIC_VAL_TO_VOLT	mach/mt6795/mt_cpufreq.c	370;"	d	file:
PMIC_VAL_TO_VOLT	mach/mt6795/mt_cpufreq_64.c	365;"	d	file:
PMIC_VCORE_AO_VOSEL_ON	mach/mt6795/include/mach/mt_vcore_dvfs.h	9;"	d
PMIC_VCORE_PDN_VOSEL_ON	mach/mt6795/include/mach/mt_vcore_dvfs.h	10;"	d
PMIC_VOLT_DOWN_SETTLE_TIME	mach/mt6795/mt_cpufreq_64.c	86;"	d	file:
PMIC_VOLT_UP_SETTLE_TIME	mach/mt6795/mt_cpufreq_64.c	85;"	d	file:
PMIC_WRAP_DCM_EN	mach/mt6795/include/mach/mt_dcm.h	254;"	d
PMIC_WRAP_DCM_EN	mach/mt6795/include/mach/mt_dcm.h	70;"	d
PMIC_WRAP_DVFS_ADR0	mach/mt6795/mt_cpufreq.c	376;"	d	file:
PMIC_WRAP_DVFS_ADR0	mach/mt6795/mt_cpufreq_64.c	378;"	d	file:
PMIC_WRAP_DVFS_ADR1	mach/mt6795/mt_cpufreq.c	378;"	d	file:
PMIC_WRAP_DVFS_ADR1	mach/mt6795/mt_cpufreq_64.c	380;"	d	file:
PMIC_WRAP_DVFS_ADR2	mach/mt6795/mt_cpufreq.c	380;"	d	file:
PMIC_WRAP_DVFS_ADR2	mach/mt6795/mt_cpufreq_64.c	382;"	d	file:
PMIC_WRAP_DVFS_ADR3	mach/mt6795/mt_cpufreq.c	382;"	d	file:
PMIC_WRAP_DVFS_ADR3	mach/mt6795/mt_cpufreq_64.c	384;"	d	file:
PMIC_WRAP_DVFS_ADR4	mach/mt6795/mt_cpufreq.c	384;"	d	file:
PMIC_WRAP_DVFS_ADR4	mach/mt6795/mt_cpufreq_64.c	386;"	d	file:
PMIC_WRAP_DVFS_ADR5	mach/mt6795/mt_cpufreq.c	386;"	d	file:
PMIC_WRAP_DVFS_ADR5	mach/mt6795/mt_cpufreq_64.c	388;"	d	file:
PMIC_WRAP_DVFS_ADR6	mach/mt6795/mt_cpufreq.c	388;"	d	file:
PMIC_WRAP_DVFS_ADR6	mach/mt6795/mt_cpufreq_64.c	390;"	d	file:
PMIC_WRAP_DVFS_ADR7	mach/mt6795/mt_cpufreq.c	390;"	d	file:
PMIC_WRAP_DVFS_ADR7	mach/mt6795/mt_cpufreq_64.c	392;"	d	file:
PMIC_WRAP_DVFS_WDATA0	mach/mt6795/mt_cpufreq.c	377;"	d	file:
PMIC_WRAP_DVFS_WDATA0	mach/mt6795/mt_cpufreq_64.c	379;"	d	file:
PMIC_WRAP_DVFS_WDATA1	mach/mt6795/mt_cpufreq.c	379;"	d	file:
PMIC_WRAP_DVFS_WDATA1	mach/mt6795/mt_cpufreq_64.c	381;"	d	file:
PMIC_WRAP_DVFS_WDATA2	mach/mt6795/mt_cpufreq.c	381;"	d	file:
PMIC_WRAP_DVFS_WDATA2	mach/mt6795/mt_cpufreq_64.c	383;"	d	file:
PMIC_WRAP_DVFS_WDATA3	mach/mt6795/mt_cpufreq.c	383;"	d	file:
PMIC_WRAP_DVFS_WDATA3	mach/mt6795/mt_cpufreq_64.c	385;"	d	file:
PMIC_WRAP_DVFS_WDATA4	mach/mt6795/mt_cpufreq.c	385;"	d	file:
PMIC_WRAP_DVFS_WDATA4	mach/mt6795/mt_cpufreq_64.c	387;"	d	file:
PMIC_WRAP_DVFS_WDATA5	mach/mt6795/mt_cpufreq.c	387;"	d	file:
PMIC_WRAP_DVFS_WDATA5	mach/mt6795/mt_cpufreq_64.c	389;"	d	file:
PMIC_WRAP_DVFS_WDATA6	mach/mt6795/mt_cpufreq.c	389;"	d	file:
PMIC_WRAP_DVFS_WDATA6	mach/mt6795/mt_cpufreq_64.c	391;"	d	file:
PMIC_WRAP_DVFS_WDATA7	mach/mt6795/mt_cpufreq.c	391;"	d	file:
PMIC_WRAP_DVFS_WDATA7	mach/mt6795/mt_cpufreq_64.c	393;"	d	file:
PMIC_WRAP_PHASE_DEEPIDLE	mach/mt6795/include/mach/mt_cpufreq.h	/^	PMIC_WRAP_PHASE_DEEPIDLE,$/;"	e	enum:pmic_wrap_phase_id
PMIC_WRAP_PHASE_DEEPIDLE_BIG	mach/mt6795/include/mach/mt_cpufreq.h	/^	PMIC_WRAP_PHASE_DEEPIDLE_BIG,$/;"	e	enum:pmic_wrap_phase_id
PMIC_WRAP_PHASE_NORMAL	mach/mt6795/include/mach/mt_cpufreq.h	/^	PMIC_WRAP_PHASE_NORMAL,$/;"	e	enum:pmic_wrap_phase_id
PMIC_WRAP_PHASE_SODI	mach/mt6795/include/mach/mt_cpufreq.h	/^	PMIC_WRAP_PHASE_SODI,$/;"	e	enum:pmic_wrap_phase_id
PMIC_WRAP_PHASE_SUSPEND	mach/mt6795/include/mach/mt_cpufreq.h	/^	PMIC_WRAP_PHASE_SUSPEND,$/;"	e	enum:pmic_wrap_phase_id
PMINTENCLR_IDX	mach/mt6795/mt_dormant.c	54;"	d	file:
PMINTENSET_IDX	mach/mt6795/mt_dormant.c	53;"	d	file:
PMOVSR_IDX	mach/mt6795/mt_dormant.c	52;"	d	file:
PMSELR_IDX	mach/mt6795/mt_dormant.c	48;"	d	file:
PMU_STATE0	mach/mt6795/mt_dormant.c	37;"	d	file:
PMU_STATE1	mach/mt6795/mt_dormant.c	38;"	d	file:
PMU_STATE2	mach/mt6795/mt_dormant.c	39;"	d	file:
PMXEVCNT0_IDX	mach/mt6795/mt_dormant.c	56;"	d	file:
PMXEVCNT1_IDX	mach/mt6795/mt_dormant.c	58;"	d	file:
PMXEVCNT2_IDX	mach/mt6795/mt_dormant.c	60;"	d	file:
PMXEVCNT3_IDX	mach/mt6795/mt_dormant.c	62;"	d	file:
PMXEVTYPE0_IDX	mach/mt6795/mt_dormant.c	55;"	d	file:
PMXEVTYPE1_IDX	mach/mt6795/mt_dormant.c	57;"	d	file:
PMXEVTYPE2_IDX	mach/mt6795/mt_dormant.c	59;"	d	file:
PMXEVTYPE3_IDX	mach/mt6795/mt_dormant.c	61;"	d	file:
PORT2IDX	eemcs/eemcs_char.c	60;"	d	file:
PORT_F_ALLOW_DROP	eccci/ccci_core.h	257;"	d
PORT_F_RX_EXCLUSIVE	eccci/ccci_core.h	260;"	d
PORT_F_RX_FULLED	eccci/ccci_core.h	258;"	d
PORT_F_USER_HEADER	eccci/ccci_core.h	259;"	d
PORT_PRI	eemcs/eemcs_ccci.h	/^enum PORT_PRI{$/;"	g
PORT_REFUSE	eccci/modem_cldma.h	/^	PORT_REFUSE,$/;"	e	enum:__anon465
PORT_RXQ_INDEX	eccci/ccci_core.h	459;"	d
PORT_TXQ_INDEX	eccci/ccci_core.h	458;"	d
POR_INDICATOR	eemcs/lte_hif_sdio.h	392;"	d
POST_FIX_LEN	eemcs/eemcs_boot.h	257;"	d
POWERMODE_HIBERNATE	mach/mt6795/include/mach/mt_hibernate.h	4;"	d
POWER_FEATURE	uart/mt6795/platform_uart.h	12;"	d
PP_VMMU_BASE	mach/mt6795/include/mach/mt_reg_base.h	476;"	d
PRBS_INIT_VAL	eemcs/lte_hif_sdio.h	404;"	d
PRINTK	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	30;"	d	file:
PRINTK	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	32;"	d	file:
PRINTK	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	30;"	d	file:
PRINTK	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	32;"	d	file:
PRINTK_BUFFER_SIZE	aee/common/wdt-atf.c	44;"	d	file:
PRI_NR	eemcs/eemcs_ccci.h	/^    PRI_NR,$/;"	e	enum:PORT_PRI
PRI_RT	eemcs/eemcs_ccci.h	/^    PRI_RT,$/;"	e	enum:PORT_PRI
PROCESS_STRLEN	aee/aed/aed-main.c	658;"	d	file:
PROC_BUF_SIZE	eemcs/lte_main.c	606;"	d	file:
PROC_ENTRY	mach/mt6795/mt_cpu_ss.c	311;"	d	file:
PROC_ENTRY	mach/mt6795/mt_cpufreq.c	5162;"	d	file:
PROC_ENTRY	mach/mt6795/mt_cpufreq_64.c	4767;"	d	file:
PROC_ENTRY	mach/mt6795/mt_golden_setting.c	791;"	d	file:
PROC_ENTRY	mach/mt6795/mt_hotplug_strategy_procfs.c	43;"	d	file:
PROC_ENTRY	mach/mt6795/mt_ptp.c	5219;"	d	file:
PROC_ENTRY	mach/mt6795/mt_ptp2.c	851;"	d	file:
PROC_ENTRY	mach/mt6795/mt_ptp2_64.c	700;"	d	file:
PROC_ENTRY	mach/mt6795/mt_ptp_64.c	5367;"	d	file:
PROC_FOPS_RO	mach/mt6795/mt_cpu_ss.c	298;"	d	file:
PROC_FOPS_RO	mach/mt6795/mt_cpufreq.c	5149;"	d	file:
PROC_FOPS_RO	mach/mt6795/mt_cpufreq_64.c	4754;"	d	file:
PROC_FOPS_RO	mach/mt6795/mt_golden_setting.c	778;"	d	file:
PROC_FOPS_RO	mach/mt6795/mt_hotplug_strategy_procfs.c	16;"	d	file:
PROC_FOPS_RO	mach/mt6795/mt_ptp.c	5204;"	d	file:
PROC_FOPS_RO	mach/mt6795/mt_ptp2.c	838;"	d	file:
PROC_FOPS_RO	mach/mt6795/mt_ptp2_64.c	687;"	d	file:
PROC_FOPS_RO	mach/mt6795/mt_ptp_64.c	5352;"	d	file:
PROC_FOPS_RO_UNSIGNED_INT_FULL	mach/mt6795/mt_hotplug_strategy_procfs.c	45;"	d	file:
PROC_FOPS_RW	mach/mt6795/mt_cpu_ss.c	284;"	d	file:
PROC_FOPS_RW	mach/mt6795/mt_cpufreq.c	5135;"	d	file:
PROC_FOPS_RW	mach/mt6795/mt_cpufreq_64.c	4740;"	d	file:
PROC_FOPS_RW	mach/mt6795/mt_golden_setting.c	764;"	d	file:
PROC_FOPS_RW	mach/mt6795/mt_hotplug_strategy_procfs.c	29;"	d	file:
PROC_FOPS_RW	mach/mt6795/mt_ptp.c	5188;"	d	file:
PROC_FOPS_RW	mach/mt6795/mt_ptp2.c	824;"	d	file:
PROC_FOPS_RW	mach/mt6795/mt_ptp2_64.c	673;"	d	file:
PROC_FOPS_RW	mach/mt6795/mt_ptp_64.c	5336;"	d	file:
PROC_FOPS_RW_UNSIGNED_INT_FULL	mach/mt6795/mt_hotplug_strategy_procfs.c	53;"	d	file:
PROC_FOPS_RW_UNSIGNED_INT_FULL_FUNC	mach/mt6795/mt_hotplug_strategy_procfs.c	85;"	d	file:
PRODUCT_VER_TYPE	eemcs/eemcs_boot.h	/^}PRODUCT_VER_TYPE;$/;"	t	typeref:enum:__anon334
PROFILE_TEMPERATURE	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^} PROFILE_TEMPERATURE;$/;"	t	typeref:enum:__anon18
PROFILE_TEMPERATURE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^} PROFILE_TEMPERATURE;$/;"	t	typeref:enum:__anon28
PROG_CADD_NOB_MASK	mach/mt6795/include/mach/mtk_nand.h	206;"	d
PROG_CADD_NOB_SHIFT	mach/mt6795/include/mach/mtk_nand.h	207;"	d
PROG_RADD_NOB_MASK	mach/mt6795/include/mach/mtk_nand.h	204;"	d
PROG_RADD_NOB_SHIFT	mach/mt6795/include/mach/mtk_nand.h	205;"	d
PROJECT_DRV	mach/mt6795/irmn6795_hiau_64/imgsensor/Makefile	/^define PROJECT_DRV$/;"	m
PSR_INT_STATUS	mach/mt6795/include/mach/mt_musb_reg.h	315;"	d
PSV_LOG_STR	mach/mt6795/camera_isp.c	/^} SV_LOG_STR, *PSV_LOG_STR;$/;"	t	typeref:struct:_SV_LOG_STR	file:
PTP2_BASEADDR	mach/mt6795/include/mach/mt_ptp2_64.h	24;"	d
PTP2_BASEADDR	mach/mt6795/mt_ptp2.c	47;"	d	file:
PTP2_CORE_RESET	mach/mt6795/include/mach/mt_ptp2_64.h	/^    PTP2_CORE_RESET  = 0,$/;"	e	enum:__anon156
PTP2_CORE_RESET	mach/mt6795/mt_ptp2.c	/^    PTP2_CORE_RESET  = 0,$/;"	e	enum:__anon16	file:
PTP2_CTRL_CPU0_LO_TRIG_REG	mach/mt6795/mt_ptp2.c	/^    PTP2_CTRL_CPU0_LO_TRIG_REG  = 3,$/;"	e	enum:__anon15	file:
PTP2_CTRL_CPU1_LO_TRIG_REG	mach/mt6795/mt_ptp2.c	/^    PTP2_CTRL_CPU1_LO_TRIG_REG  = 4,$/;"	e	enum:__anon15	file:
PTP2_CTRL_CPU2_LO_TRIG_REG	mach/mt6795/mt_ptp2.c	/^    PTP2_CTRL_CPU2_LO_TRIG_REG  = 5,$/;"	e	enum:__anon15	file:
PTP2_CTRL_CPU3_LO_TRIG_REG	mach/mt6795/mt_ptp2.c	/^    PTP2_CTRL_CPU3_LO_TRIG_REG  = 6,$/;"	e	enum:__anon15	file:
PTP2_CTRL_CPU_SPARK_EN_REG	mach/mt6795/mt_ptp2.c	/^    PTP2_CTRL_CPU_SPARK_EN_REG  = 0,$/;"	e	enum:__anon15	file:
PTP2_CTRL_ENABLE	mach/mt6795/include/mach/mt_ptp2_64.h	46;"	d
PTP2_CTRL_FBB_ENABLE	mach/mt6795/mt_ptp2.c	89;"	d	file:
PTP2_CTRL_FBB_SW_ACK	mach/mt6795/mt_ptp2.c	90;"	d	file:
PTP2_CTRL_FBB_SW_ENABLE	mach/mt6795/mt_ptp2.c	91;"	d	file:
PTP2_CTRL_NOCPU_LO_TRIG_REG	mach/mt6795/mt_ptp2.c	/^    PTP2_CTRL_NOCPU_LO_TRIG_REG = 2,$/;"	e	enum:__anon15	file:
PTP2_CTRL_REG_0	mach/mt6795/include/mach/mt_ptp2_64.h	26;"	d
PTP2_CTRL_REG_0	mach/mt6795/mt_ptp2.c	58;"	d	file:
PTP2_CTRL_REG_1	mach/mt6795/include/mach/mt_ptp2_64.h	27;"	d
PTP2_CTRL_REG_1	mach/mt6795/mt_ptp2.c	59;"	d	file:
PTP2_CTRL_REG_2	mach/mt6795/include/mach/mt_ptp2_64.h	28;"	d
PTP2_CTRL_REG_2	mach/mt6795/mt_ptp2.c	60;"	d	file:
PTP2_CTRL_REG_3	mach/mt6795/include/mach/mt_ptp2_64.h	29;"	d
PTP2_CTRL_REG_3	mach/mt6795/mt_ptp2.c	61;"	d	file:
PTP2_CTRL_REG_4	mach/mt6795/include/mach/mt_ptp2_64.h	30;"	d
PTP2_CTRL_REG_4	mach/mt6795/mt_ptp2.c	62;"	d	file:
PTP2_CTRL_REG_5	mach/mt6795/mt_ptp2.c	63;"	d	file:
PTP2_CTRL_REG_6	mach/mt6795/mt_ptp2.c	64;"	d	file:
PTP2_CTRL_REG_BASEADDR	mach/mt6795/include/mach/mt_ptp2_64.h	25;"	d
PTP2_CTRL_REG_BASEADDR	mach/mt6795/mt_ptp2.c	57;"	d	file:
PTP2_CTRL_REG_NUM	mach/mt6795/mt_ptp2.c	/^    PTP2_CTRL_REG_NUM           = 7$/;"	e	enum:__anon15	file:
PTP2_CTRL_SPARK_SW_ENABLE	mach/mt6795/mt_ptp2.c	93;"	d	file:
PTP2_CTRL_SPM_ENABLE	mach/mt6795/mt_ptp2.c	95;"	d	file:
PTP2_CTRL_SPM_EN_REG	mach/mt6795/mt_ptp2.c	/^    PTP2_CTRL_SPM_EN_REG        = 1,$/;"	e	enum:__anon15	file:
PTP2_CTRL_SW_ENABLE	mach/mt6795/mt_ptp2.c	94;"	d	file:
PTP2_DCC_ADDR	mach/mt6795/mt_ptp2.c	66;"	d	file:
PTP2_DCC_BYPASS	mach/mt6795/mt_ptp2.c	80;"	d	file:
PTP2_DCC_CALDONE	mach/mt6795/mt_ptp2.c	74;"	d	file:
PTP2_DCC_CALIBRATE	mach/mt6795/mt_ptp2.c	79;"	d	file:
PTP2_DCC_CALIN	mach/mt6795/mt_ptp2.c	78;"	d	file:
PTP2_DCC_CALOUT	mach/mt6795/mt_ptp2.c	75;"	d	file:
PTP2_DCC_CALRATE	mach/mt6795/mt_ptp2.c	76;"	d	file:
PTP2_DCC_DCTARGET	mach/mt6795/mt_ptp2.c	77;"	d	file:
PTP2_DCC_STATUS	mach/mt6795/mt_ptp2.c	73;"	d	file:
PTP2_DEBUG_RESET	mach/mt6795/include/mach/mt_ptp2_64.h	/^    PTP2_DEBUG_RESET = 1,$/;"	e	enum:__anon156
PTP2_DEBUG_RESET	mach/mt6795/mt_ptp2.c	/^    PTP2_DEBUG_RESET = 1,$/;"	e	enum:__anon16	file:
PTP2_DET_AUTOSTOP_ENABLE	mach/mt6795/mt_ptp2.c	85;"	d	file:
PTP2_DET_AUTO_STOP_BYPASS_ENABLE	mach/mt6795/include/mach/mt_ptp2_64.h	44;"	d
PTP2_DET_CPU_ENABLE	mach/mt6795/mt_ptp2.c	87;"	d	file:
PTP2_DET_CPU_ENABLE_ADDR	mach/mt6795/mt_ptp2.c	65;"	d	file:
PTP2_DET_DELAY	mach/mt6795/include/mach/mt_ptp2_64.h	43;"	d
PTP2_DET_DELAY	mach/mt6795/mt_ptp2.c	83;"	d	file:
PTP2_DET_ENABLE	mach/mt6795/include/mach/mt_ptp2_64.h	47;"	d
PTP2_DET_NOCPU_ENABLE	mach/mt6795/mt_ptp2.c	86;"	d	file:
PTP2_DET_RAMPSTART	mach/mt6795/include/mach/mt_ptp2_64.h	41;"	d
PTP2_DET_RAMPSTART	mach/mt6795/mt_ptp2.c	82;"	d	file:
PTP2_DET_RAMPSTEP	mach/mt6795/include/mach/mt_ptp2_64.h	42;"	d
PTP2_DET_RAMPSTEP	mach/mt6795/mt_ptp2.c	84;"	d	file:
PTP2_DET_SWRST	mach/mt6795/include/mach/mt_ptp2_64.h	40;"	d
PTP2_DET_TRIGGER_PUL_DELAY	mach/mt6795/include/mach/mt_ptp2_64.h	45;"	d
PTP2_ENABLE_DCC_AUTO_CAL	mach/mt6795/mt_ptp2.c	187;"	d	file:
PTP2_ENABLE_DCC_CALIN	mach/mt6795/mt_ptp2.c	188;"	d	file:
PTP2_ENABLE_FBB_SPM	mach/mt6795/mt_ptp2.c	184;"	d	file:
PTP2_ENABLE_FBB_SW	mach/mt6795/mt_ptp2.c	183;"	d	file:
PTP2_ENABLE_SPARK_SPM	mach/mt6795/mt_ptp2.c	186;"	d	file:
PTP2_ENABLE_SPARK_SW	mach/mt6795/mt_ptp2.c	185;"	d	file:
PTP2_EXTERN	mach/mt6795/include/mach/mt_ptp2_64.h	147;"	d
PTP2_EXTERN	mach/mt6795/include/mach/mt_ptp2_64.h	14;"	d
PTP2_EXTERN	mach/mt6795/include/mach/mt_ptp2_64.h	16;"	d
PTP2_MP0_STANDBYWFE	mach/mt6795/include/mach/mt_ptp2_64.h	56;"	d
PTP2_MP0_STANDBYWFI	mach/mt6795/include/mach/mt_ptp2_64.h	57;"	d
PTP2_MP0_STANDBYWFIL2	mach/mt6795/include/mach/mt_ptp2_64.h	58;"	d
PTP2_MP0_nCORERESET	mach/mt6795/include/mach/mt_ptp2_64.h	55;"	d
PTP2_MP1_STANDBYWFE	mach/mt6795/include/mach/mt_ptp2_64.h	60;"	d
PTP2_MP1_STANDBYWFI	mach/mt6795/include/mach/mt_ptp2_64.h	61;"	d
PTP2_MP1_STANDBYWFIL2	mach/mt6795/include/mach/mt_ptp2_64.h	62;"	d
PTP2_MP1_nCORERESET	mach/mt6795/include/mach/mt_ptp2_64.h	59;"	d
PTP2_RAMPSTART_0	mach/mt6795/include/mach/mt_ptp2_64.h	/^    PTP2_RAMPSTART_0 = 0b00,$/;"	e	enum:__anon155
PTP2_RAMPSTART_0	mach/mt6795/mt_ptp2.c	/^    PTP2_RAMPSTART_0 = 0b00,$/;"	e	enum:__anon14	file:
PTP2_RAMPSTART_1	mach/mt6795/include/mach/mt_ptp2_64.h	/^    PTP2_RAMPSTART_1 = 0b01,$/;"	e	enum:__anon155
PTP2_RAMPSTART_1	mach/mt6795/mt_ptp2.c	/^    PTP2_RAMPSTART_1 = 0b01,$/;"	e	enum:__anon14	file:
PTP2_RAMPSTART_2	mach/mt6795/include/mach/mt_ptp2_64.h	/^    PTP2_RAMPSTART_2 = 0b10,$/;"	e	enum:__anon155
PTP2_RAMPSTART_2	mach/mt6795/mt_ptp2.c	/^    PTP2_RAMPSTART_2 = 0b10,$/;"	e	enum:__anon14	file:
PTP2_RAMPSTART_3	mach/mt6795/include/mach/mt_ptp2_64.h	/^    PTP2_RAMPSTART_3 = 0b11$/;"	e	enum:__anon155
PTP2_RAMPSTART_3	mach/mt6795/mt_ptp2.c	/^    PTP2_RAMPSTART_3 = 0b11$/;"	e	enum:__anon14	file:
PTP2_REG_NUM	mach/mt6795/include/mach/mt_ptp2_64.h	32;"	d
PTP2_REG_NUM	mach/mt6795/mt_ptp2.c	68;"	d	file:
PTP2_STANDBYWFE	mach/mt6795/include/mach/mt_ptp2_64.h	/^    PTP2_STANDBYWFE  = 3,$/;"	e	enum:__anon156
PTP2_STANDBYWFE	mach/mt6795/mt_ptp2.c	/^    PTP2_STANDBYWFE  = 3,$/;"	e	enum:__anon16	file:
PTP2_STANDBYWFI	mach/mt6795/include/mach/mt_ptp2_64.h	/^    PTP2_STANDBYWFI  = 2,$/;"	e	enum:__anon156
PTP2_STANDBYWFI	mach/mt6795/mt_ptp2.c	/^    PTP2_STANDBYWFI  = 2,$/;"	e	enum:__anon16	file:
PTP2_STANDBYWFI2	mach/mt6795/include/mach/mt_ptp2_64.h	/^    PTP2_STANDBYWFI2 = 4,$/;"	e	enum:__anon156
PTP2_STANDBYWFI2	mach/mt6795/mt_ptp2.c	/^    PTP2_STANDBYWFI2 = 4,$/;"	e	enum:__anon16	file:
PTP2_TRIG_NUM	mach/mt6795/include/mach/mt_ptp2_64.h	/^    PTP2_TRIG_NUM    = 5$/;"	e	enum:__anon156
PTP2_TRIG_NUM	mach/mt6795/mt_ptp2.c	/^    PTP2_TRIG_NUM    = 5$/;"	e	enum:__anon16	file:
PTP2_data	mach/mt6795/include/mach/mt_ptp2_64.h	/^struct PTP2_data {$/;"	s
PTP2_trig	mach/mt6795/include/mach/mt_ptp2_64.h	/^struct PTP2_trig {$/;"	s
PTPCORESEL	mach/mt6795/include/mach/mt_thermal.h	165;"	d
PTPINITEN	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int PTPINITEN;$/;"	m	struct:__anon97
PTPINITEN	mach/mt6795/mt_ptp.c	/^	unsigned int PTPINITEN: 1;$/;"	m	struct:ptp_devinfo	file:
PTPINITEN	mach/mt6795/mt_ptp.c	/^	unsigned int PTPINITEN;$/;"	m	struct:ptp_det	file:
PTPINITEN	mach/mt6795/mt_ptp_64.c	/^	unsigned int PTPINITEN: 1;$/;"	m	struct:ptp_devinfo	file:
PTPINITEN	mach/mt6795/mt_ptp_64.c	/^	unsigned int PTPINITEN;$/;"	m	struct:ptp_det	file:
PTPMONEN	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int PTPMONEN;$/;"	m	struct:__anon97
PTPMONEN	mach/mt6795/mt_ptp.c	/^	unsigned int PTPMONEN: 1;$/;"	m	struct:ptp_devinfo	file:
PTPMONEN	mach/mt6795/mt_ptp.c	/^	unsigned int PTPMONEN;$/;"	m	struct:ptp_det	file:
PTPMONEN	mach/mt6795/mt_ptp_64.c	/^	unsigned int PTPMONEN: 1;$/;"	m	struct:ptp_devinfo	file:
PTPMONEN	mach/mt6795/mt_ptp_64.c	/^	unsigned int PTPMONEN;$/;"	m	struct:ptp_det	file:
PTPODCORE0EN	mach/mt6795/include/mach/mt_ptp.h	62;"	d
PTPODCORE1EN	mach/mt6795/include/mach/mt_ptp.h	61;"	d
PTPODCORE2EN	mach/mt6795/include/mach/mt_ptp.h	60;"	d
PTPODCORE3EN	mach/mt6795/include/mach/mt_ptp.h	59;"	d
PTPODINT0	mach/mt6795/include/mach/mt_ptp.h	67;"	d
PTPODINT1	mach/mt6795/include/mach/mt_ptp.h	68;"	d
PTPODINT2	mach/mt6795/include/mach/mt_ptp.h	69;"	d
PTPODINT3	mach/mt6795/include/mach/mt_ptp.h	70;"	d
PTPODINTST	mach/mt6795/include/mach/mt_thermal.h	167;"	d
PTPOD_PMIC_OFFSET	mach/mt6795/mt_ptp_64.c	2438;"	d	file:
PTPOD_T	mach/mt6795/mt_ptp.c	/^	unsigned int PTPOD_T: 1;$/;"	m	struct:ptp_devinfo	file:
PTPOD_T	mach/mt6795/mt_ptp_64.c	/^	unsigned int PTPOD_T: 1;$/;"	m	struct:ptp_devinfo	file:
PTPSPARE0	mach/mt6795/include/mach/mt_thermal.h	173;"	d
PTPSPARE0_P	mach/mt6795/include/mach/mt_thermal.h	179;"	d
PTPSPARE1	mach/mt6795/include/mach/mt_thermal.h	174;"	d
PTPSPARE1_P	mach/mt6795/include/mach/mt_thermal.h	180;"	d
PTPSPARE2	mach/mt6795/include/mach/mt_thermal.h	175;"	d
PTPSPARE2_P	mach/mt6795/include/mach/mt_thermal.h	181;"	d
PTPSPARE3	mach/mt6795/include/mach/mt_thermal.h	176;"	d
PTPSPARE3_P	mach/mt6795/include/mach/mt_thermal.h	182;"	d
PTP_AGECHAR	mach/mt6795/include/mach/mt_ptp.h	33;"	d
PTP_AGECONFIG	mach/mt6795/include/mach/mt_ptp.h	35;"	d
PTP_AGECOUNT	mach/mt6795/include/mach/mt_ptp.h	54;"	d
PTP_AGEVALUES	mach/mt6795/include/mach/mt_ptp.h	47;"	d
PTP_BASEADDR	mach/mt6795/include/mach/mt_ptp.h	16;"	d
PTP_BASEADDR	mach/mt6795/include/mach/mt_ptp.h	27;"	d
PTP_CPU_BIG_IS_SET_VOLT	mach/mt6795/mt_ptp.c	/^	PTP_CPU_BIG_IS_SET_VOLT,$/;"	e	enum:ptp_state	file:
PTP_CPU_BIG_IS_SET_VOLT	mach/mt6795/mt_ptp_64.c	/^	PTP_CPU_BIG_IS_SET_VOLT,		$/;"	e	enum:ptp_state	file:
PTP_CPU_LITTLE_IS_SET_VOLT	mach/mt6795/mt_ptp.c	/^	PTP_CPU_LITTLE_IS_SET_VOLT = 0,$/;"	e	enum:ptp_state	file:
PTP_CPU_LITTLE_IS_SET_VOLT	mach/mt6795/mt_ptp_64.c	/^	PTP_CPU_LITTLE_IS_SET_VOLT = 0, $/;"	e	enum:ptp_state	file:
PTP_CTRL_ALL	mach/mt6795/mt_cpufreq_64.c	/^	PTP_CTRL_ALL    = 4,$/;"	e	enum:__anon56	file:
PTP_CTRL_BIG	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_CTRL_BIG    = 1,$/;"	e	enum:__anon100
PTP_CTRL_CPU	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_CTRL_CPU = 0,$/;"	e	enum:__anon98
PTP_CTRL_CPU	mach/mt6795/mt_cpufreq_64.c	/^	PTP_CTRL_CPU   	= 0,$/;"	e	enum:__anon56	file:
PTP_CTRL_GPU	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_CTRL_GPU    = 2,$/;"	e	enum:__anon100
PTP_CTRL_GPU	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_CTRL_GPU = 2,$/;"	e	enum:__anon98
PTP_CTRL_GPU	mach/mt6795/mt_cpufreq_64.c	/^	PTP_CTRL_GPU   	= 2,$/;"	e	enum:__anon56	file:
PTP_CTRL_LITTLE	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_CTRL_LITTLE = 0,$/;"	e	enum:__anon100
PTP_CTRL_LTE	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_CTRL_LTE = 1,$/;"	e	enum:__anon98
PTP_CTRL_LTE	mach/mt6795/mt_cpufreq_64.c	/^	PTP_CTRL_LTE   	= 1,$/;"	e	enum:__anon56	file:
PTP_CTRL_SOC	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_CTRL_SOC = 3,$/;"	e	enum:__anon98
PTP_CTRL_SOC	mach/mt6795/mt_cpufreq_64.c	/^	PTP_CTRL_SOC   	= 3,$/;"	e	enum:__anon56	file:
PTP_CTRL_VCORE	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_CTRL_VCORE  = 3,$/;"	e	enum:__anon100
PTP_DCCONFIG	mach/mt6795/include/mach/mt_ptp.h	34;"	d
PTP_DCVALUES	mach/mt6795/include/mach/mt_ptp.h	46;"	d
PTP_DESCHAR	mach/mt6795/include/mach/mt_ptp.h	30;"	d
PTP_DETCHAR	mach/mt6795/include/mach/mt_ptp.h	32;"	d
PTP_DETWINDOW	mach/mt6795/include/mach/mt_ptp.h	40;"	d
PTP_DET_BIG	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_DET_BIG		= PTP_CTRL_BIG,$/;"	e	enum:__anon101
PTP_DET_CPU	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_DET_CPU	= PTP_CTRL_CPU,$/;"	e	enum:__anon99
PTP_DET_GPU	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_DET_GPU		= PTP_CTRL_GPU,$/;"	e	enum:__anon101
PTP_DET_GPU	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_DET_GPU	= PTP_CTRL_GPU,$/;"	e	enum:__anon99
PTP_DET_LITTLE	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_DET_LITTLE		= PTP_CTRL_LITTLE,$/;"	e	enum:__anon101
PTP_DET_LTE	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_DET_LTE	= PTP_CTRL_LTE,$/;"	e	enum:__anon99
PTP_DET_SOC	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_DET_SOC	= PTP_CTRL_SOC,$/;"	e	enum:__anon99
PTP_DET_VCORE_AO	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_DET_VCORE_AO	= PTP_CTRL_VCORE,$/;"	e	enum:__anon101
PTP_DET_VCORE_PDN	mach/mt6795/include/mach/mt_ptp.h	/^	PTP_DET_VCORE_PDN,$/;"	e	enum:__anon101
PTP_DEVINFO_FILEPATH	mach/mt6795/mt_ptp.c	4620;"	d	file:
PTP_EXTERN	mach/mt6795/include/mach/mt_ptp.h	10;"	d
PTP_EXTERN	mach/mt6795/include/mach/mt_ptp.h	238;"	d
PTP_EXTERN	mach/mt6795/include/mach/mt_ptp.h	8;"	d
PTP_FREQPCT30	mach/mt6795/include/mach/mt_ptp.h	36;"	d
PTP_FREQPCT74	mach/mt6795/include/mach/mt_ptp.h	37;"	d
PTP_GET_REAL_VAL	mach/mt6795/mt_ptp.c	2324;"	d	file:
PTP_GET_REAL_VAL	mach/mt6795/mt_ptp_64.c	2420;"	d	file:
PTP_GPU_IS_SET_VOLT	mach/mt6795/mt_ptp.c	/^	PTP_GPU_IS_SET_VOLT,$/;"	e	enum:ptp_state	file:
PTP_GPU_IS_SET_VOLT	mach/mt6795/mt_ptp_64.c	/^	PTP_GPU_IS_SET_VOLT,$/;"	e	enum:ptp_state	file:
PTP_INIT2VALS	mach/mt6795/include/mach/mt_ptp.h	45;"	d
PTP_INIT_T	mach/mt6795/include/mach/mt_ptp.h	/^} PTP_INIT_T;$/;"	t	typeref:struct:__anon97
PTP_LIMITVALS	mach/mt6795/include/mach/mt_ptp.h	38;"	d
PTP_PHASE_INIT01	mach/mt6795/mt_ptp.c	/^	PTP_PHASE_INIT01,$/;"	e	enum:__anon58	file:
PTP_PHASE_INIT01	mach/mt6795/mt_ptp_64.c	/^	PTP_PHASE_INIT01,$/;"	e	enum:__anon52	file:
PTP_PHASE_INIT02	mach/mt6795/mt_ptp.c	/^	PTP_PHASE_INIT02,$/;"	e	enum:__anon58	file:
PTP_PHASE_INIT02	mach/mt6795/mt_ptp_64.c	/^	PTP_PHASE_INIT02,$/;"	e	enum:__anon52	file:
PTP_PHASE_MON	mach/mt6795/mt_ptp.c	/^	PTP_PHASE_MON,$/;"	e	enum:__anon58	file:
PTP_PHASE_MON	mach/mt6795/mt_ptp_64.c	/^	PTP_PHASE_MON,$/;"	e	enum:__anon52	file:
PTP_PMIC_VAL_TO_VOLT	mach/mt6795/mt_ptp_64.c	2433;"	d	file:
PTP_PTPCONFIG	mach/mt6795/include/mach/mt_ptp.h	41;"	d
PTP_PTPCORESEL	mach/mt6795/include/mach/mt_ptp.h	58;"	d
PTP_PTPEN	mach/mt6795/include/mach/mt_ptp.h	44;"	d
PTP_PTPINTEN	mach/mt6795/include/mach/mt_ptp.h	53;"	d
PTP_PTPINTSTS	mach/mt6795/include/mach/mt_ptp.h	51;"	d
PTP_PTPINTSTSRAW	mach/mt6795/include/mach/mt_ptp.h	52;"	d
PTP_PTPODINTST	mach/mt6795/include/mach/mt_ptp.h	66;"	d
PTP_PTPSPARE0	mach/mt6795/include/mach/mt_ptp.h	77;"	d
PTP_PTPSPARE1	mach/mt6795/include/mach/mt_ptp.h	78;"	d
PTP_PTPSPARE2	mach/mt6795/include/mach/mt_ptp.h	79;"	d
PTP_PTPSPARE3	mach/mt6795/include/mach/mt_ptp.h	80;"	d
PTP_REVISIONID	mach/mt6795/include/mach/mt_ptp.h	29;"	d
PTP_RUNCONFIG	mach/mt6795/include/mach/mt_ptp.h	43;"	d
PTP_SMSTATE0	mach/mt6795/include/mach/mt_ptp.h	55;"	d
PTP_SMSTATE1	mach/mt6795/include/mach/mt_ptp.h	56;"	d
PTP_TEMP	mach/mt6795/include/mach/mt_ptp.h	50;"	d
PTP_TEMPADCEN	mach/mt6795/include/mach/mt_ptp.h	122;"	d
PTP_TEMPADCENADDR	mach/mt6795/include/mach/mt_ptp.h	127;"	d
PTP_TEMPADCEXT	mach/mt6795/include/mach/mt_ptp.h	120;"	d
PTP_TEMPADCEXT1	mach/mt6795/include/mach/mt_ptp.h	121;"	d
PTP_TEMPADCEXT1ADDR	mach/mt6795/include/mach/mt_ptp.h	126;"	d
PTP_TEMPADCEXTADDR	mach/mt6795/include/mach/mt_ptp.h	125;"	d
PTP_TEMPADCMUX	mach/mt6795/include/mach/mt_ptp.h	119;"	d
PTP_TEMPADCMUXADDR	mach/mt6795/include/mach/mt_ptp.h	124;"	d
PTP_TEMPADCPNP0	mach/mt6795/include/mach/mt_ptp.h	116;"	d
PTP_TEMPADCPNP1	mach/mt6795/include/mach/mt_ptp.h	117;"	d
PTP_TEMPADCPNP2	mach/mt6795/include/mach/mt_ptp.h	118;"	d
PTP_TEMPADCPNP3	mach/mt6795/include/mach/mt_ptp.h	141;"	d
PTP_TEMPADCVALIDADDR	mach/mt6795/include/mach/mt_ptp.h	128;"	d
PTP_TEMPADCVALIDMASK	mach/mt6795/include/mach/mt_ptp.h	131;"	d
PTP_TEMPADCVOLTADDR	mach/mt6795/include/mach/mt_ptp.h	129;"	d
PTP_TEMPADCVOLTAGESHIFT	mach/mt6795/include/mach/mt_ptp.h	132;"	d
PTP_TEMPADCWRITECTRL	mach/mt6795/include/mach/mt_ptp.h	133;"	d
PTP_TEMPAHBPOLL	mach/mt6795/include/mach/mt_ptp.h	114;"	d
PTP_TEMPAHBTO	mach/mt6795/include/mach/mt_ptp.h	115;"	d
PTP_TEMPCHAR	mach/mt6795/include/mach/mt_ptp.h	31;"	d
PTP_TEMPCTHRE	mach/mt6795/include/mach/mt_ptp.h	109;"	d
PTP_TEMPH2NTHRE	mach/mt6795/include/mach/mt_ptp.h	107;"	d
PTP_TEMPHTHRE	mach/mt6795/include/mach/mt_ptp.h	108;"	d
PTP_TEMPIMMD0	mach/mt6795/include/mach/mt_ptp.h	137;"	d
PTP_TEMPIMMD1	mach/mt6795/include/mach/mt_ptp.h	138;"	d
PTP_TEMPIMMD2	mach/mt6795/include/mach/mt_ptp.h	139;"	d
PTP_TEMPIMMD3	mach/mt6795/include/mach/mt_ptp.h	143;"	d
PTP_TEMPMONCTL0	mach/mt6795/include/mach/mt_ptp.h	99;"	d
PTP_TEMPMONCTL1	mach/mt6795/include/mach/mt_ptp.h	100;"	d
PTP_TEMPMONCTL2	mach/mt6795/include/mach/mt_ptp.h	101;"	d
PTP_TEMPMONIDET0	mach/mt6795/include/mach/mt_ptp.h	104;"	d
PTP_TEMPMONIDET1	mach/mt6795/include/mach/mt_ptp.h	105;"	d
PTP_TEMPMONIDET2	mach/mt6795/include/mach/mt_ptp.h	106;"	d
PTP_TEMPMONIDET3	mach/mt6795/include/mach/mt_ptp.h	140;"	d
PTP_TEMPMONINT	mach/mt6795/include/mach/mt_ptp.h	102;"	d
PTP_TEMPMONINTSTS	mach/mt6795/include/mach/mt_ptp.h	103;"	d
PTP_TEMPMSR0	mach/mt6795/include/mach/mt_ptp.h	134;"	d
PTP_TEMPMSR1	mach/mt6795/include/mach/mt_ptp.h	135;"	d
PTP_TEMPMSR2	mach/mt6795/include/mach/mt_ptp.h	136;"	d
PTP_TEMPMSR3	mach/mt6795/include/mach/mt_ptp.h	142;"	d
PTP_TEMPMSRCTL0	mach/mt6795/include/mach/mt_ptp.h	112;"	d
PTP_TEMPMSRCTL1	mach/mt6795/include/mach/mt_ptp.h	113;"	d
PTP_TEMPOFFSETH	mach/mt6795/include/mach/mt_ptp.h	110;"	d
PTP_TEMPOFFSETL	mach/mt6795/include/mach/mt_ptp.h	111;"	d
PTP_TEMPPNPMUXADDR	mach/mt6795/include/mach/mt_ptp.h	123;"	d
PTP_TEMPPROTCTL	mach/mt6795/include/mach/mt_ptp.h	144;"	d
PTP_TEMPPROTTA	mach/mt6795/include/mach/mt_ptp.h	145;"	d
PTP_TEMPPROTTB	mach/mt6795/include/mach/mt_ptp.h	146;"	d
PTP_TEMPPROTTC	mach/mt6795/include/mach/mt_ptp.h	147;"	d
PTP_TEMPRDCTRL	mach/mt6795/include/mach/mt_ptp.h	130;"	d
PTP_TEMPSPARE0	mach/mt6795/include/mach/mt_ptp.h	148;"	d
PTP_TEMPSPARE1	mach/mt6795/include/mach/mt_ptp.h	149;"	d
PTP_TEMPSPARE2	mach/mt6795/include/mach/mt_ptp.h	150;"	d
PTP_TEMPSPARE3	mach/mt6795/include/mach/mt_ptp.h	151;"	d
PTP_THAHBST0	mach/mt6795/include/mach/mt_ptp.h	75;"	d
PTP_THAHBST1	mach/mt6795/include/mach/mt_ptp.h	76;"	d
PTP_THERMINTST	mach/mt6795/include/mach/mt_ptp.h	65;"	d
PTP_THSLPEVEB	mach/mt6795/include/mach/mt_ptp.h	81;"	d
PTP_THSTAGE0ST	mach/mt6795/include/mach/mt_ptp.h	72;"	d
PTP_THSTAGE1ST	mach/mt6795/include/mach/mt_ptp.h	73;"	d
PTP_THSTAGE2ST	mach/mt6795/include/mach/mt_ptp.h	74;"	d
PTP_TSCALCS	mach/mt6795/include/mach/mt_ptp.h	42;"	d
PTP_VBOOT	mach/mt6795/include/mach/mt_ptp.h	39;"	d
PTP_VOLT_NONE	mach/mt6795/mt_ptp.c	/^	PTP_VOLT_NONE    = 0,$/;"	e	enum:__anon59	file:
PTP_VOLT_NONE	mach/mt6795/mt_ptp_64.c	/^	PTP_VOLT_NONE    = 0,$/;"	e	enum:__anon53	file:
PTP_VOLT_RESTORE	mach/mt6795/mt_ptp.c	/^	PTP_VOLT_RESTORE = BIT(1),$/;"	e	enum:__anon59	file:
PTP_VOLT_RESTORE	mach/mt6795/mt_ptp_64.c	/^	PTP_VOLT_RESTORE = BIT(1),$/;"	e	enum:__anon53	file:
PTP_VOLT_TO_PMIC_VAL	mach/mt6795/mt_ptp_64.c	2431;"	d	file:
PTP_VOLT_UPDATE	mach/mt6795/mt_ptp.c	/^	PTP_VOLT_UPDATE  = BIT(0),$/;"	e	enum:__anon59	file:
PTP_VOLT_UPDATE	mach/mt6795/mt_ptp_64.c	/^	PTP_VOLT_UPDATE  = BIT(0),$/;"	e	enum:__anon53	file:
PTP_VOP30	mach/mt6795/include/mach/mt_ptp.h	48;"	d
PTP_VOP74	mach/mt6795/include/mach/mt_ptp.h	49;"	d
PWD	conn_md/Makefile	/^    PWD  := $(shell pwd)$/;"	m
PWM1	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM1 = PWM_MIN,$/;"	e	enum:PWN_NO
PWM1_INT_FINISH_ACK	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM1_INT_FINISH_ACK,$/;"	e	enum:PWM_INT_ACK_BITS
PWM1_INT_FINISH_EN	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM1_INT_FINISH_EN,$/;"	e	enum:PWM_INT_ENABLE_BITS
PWM1_INT_FINISH_ST	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM1_INT_FINISH_ST,$/;"	e	enum:PWM_INT_STATUS_BITS
PWM1_INT_UNDERFLOW_ACK	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM1_INT_UNDERFLOW_ACK,$/;"	e	enum:PWM_INT_ACK_BITS
PWM1_INT_UNDERFLOW_EN	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM1_INT_UNDERFLOW_EN,$/;"	e	enum:PWM_INT_ENABLE_BITS
PWM1_INT_UNDERFLOW_ST	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM1_INT_UNDERFLOW_ST,$/;"	e	enum:PWM_INT_STATUS_BITS
PWM2	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM2,$/;"	e	enum:PWN_NO
PWM2_INT_FINISH_ACK	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM2_INT_FINISH_ACK,$/;"	e	enum:PWM_INT_ACK_BITS
PWM2_INT_FINISH_EN	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM2_INT_FINISH_EN,$/;"	e	enum:PWM_INT_ENABLE_BITS
PWM2_INT_FINISH_ST	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM2_INT_FINISH_ST,$/;"	e	enum:PWM_INT_STATUS_BITS
PWM2_INT_UNDERFLOW_ACK	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM2_INT_UNDERFLOW_ACK,$/;"	e	enum:PWM_INT_ACK_BITS
PWM2_INT_UNDERFLOW_EN	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM2_INT_UNDERFLOW_EN,$/;"	e	enum:PWM_INT_ENABLE_BITS
PWM2_INT_UNDERFLOW_ST	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM2_INT_UNDERFLOW_ST,$/;"	e	enum:PWM_INT_STATUS_BITS
PWM3	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM3,$/;"	e	enum:PWN_NO
PWM3_DELAY	mach/mt6795/include/mach/mt_pwm_prv.h	41;"	d
PWM3_INT_FINISH_ACK	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM3_INT_FINISH_ACK,$/;"	e	enum:PWM_INT_ACK_BITS
PWM3_INT_FINISH_EN	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM3_INT_FINISH_EN,$/;"	e	enum:PWM_INT_ENABLE_BITS
PWM3_INT_FINISH_ST	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM3_INT_FINISH_ST,$/;"	e	enum:PWM_INT_STATUS_BITS
PWM3_INT_UNDERFLOW_ACK	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM3_INT_UNDERFLOW_ACK, $/;"	e	enum:PWM_INT_ACK_BITS
PWM3_INT_UNDERFLOW_EN	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM3_INT_UNDERFLOW_EN, $/;"	e	enum:PWM_INT_ENABLE_BITS
PWM3_INT_UNDERFLOW_ST	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM3_INT_UNDERFLOW_ST, $/;"	e	enum:PWM_INT_STATUS_BITS
PWM4	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM4,$/;"	e	enum:PWN_NO
PWM4_DELAY	mach/mt6795/include/mach/mt_pwm_prv.h	42;"	d
PWM4_INT_FINISH_ACK	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM4_INT_FINISH_ACK,$/;"	e	enum:PWM_INT_ACK_BITS
PWM4_INT_FINISH_EN	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM4_INT_FINISH_EN,$/;"	e	enum:PWM_INT_ENABLE_BITS
PWM4_INT_FINISH_ST	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM4_INT_FINISH_ST,$/;"	e	enum:PWM_INT_STATUS_BITS
PWM4_INT_UNDERFLOW_ACK	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM4_INT_UNDERFLOW_ACK,$/;"	e	enum:PWM_INT_ACK_BITS
PWM4_INT_UNDERFLOW_EN	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM4_INT_UNDERFLOW_EN,$/;"	e	enum:PWM_INT_ENABLE_BITS
PWM4_INT_UNDERFLOW_ST	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM4_INT_UNDERFLOW_ST,$/;"	e	enum:PWM_INT_STATUS_BITS
PWM5	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM5,$/;"	e	enum:PWN_NO
PWM5_DELAY	mach/mt6795/include/mach/mt_pwm_prv.h	43;"	d
PWM5_INT_FINISH_ACK	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM5_INT_FINISH_ACK,$/;"	e	enum:PWM_INT_ACK_BITS
PWM5_INT_FINISH_EN	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM5_INT_FINISH_EN,$/;"	e	enum:PWM_INT_ENABLE_BITS
PWM5_INT_FINISH_ST	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM5_INT_FINISH_ST,$/;"	e	enum:PWM_INT_STATUS_BITS
PWM5_INT_UNDERFLOW_ACK	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM5_INT_UNDERFLOW_ACK,$/;"	e	enum:PWM_INT_ACK_BITS
PWM5_INT_UNDERFLOW_EN	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM5_INT_UNDERFLOW_EN,$/;"	e	enum:PWM_INT_ENABLE_BITS
PWM5_INT_UNDERFLOW_ST	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM5_INT_UNDERFLOW_ST,$/;"	e	enum:PWM_INT_STATUS_BITS
PWM6	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM6,$/;"	e	enum:PWN_NO
PWM7	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM7,$/;"	e	enum:PWN_NO
PWM_26M_CLK	mach/mt6795/include/mach/mt_pwm_prv.h	89;"	d
PWM_3DLCM	mach/mt6795/include/mach/mt_pwm_prv.h	45;"	d
PWM_3DLCM_ENABLE_OFFSET	mach/mt6795/include/mach/mt_pwm_prv.h	46;"	d
PWM_BASE	mach/mt6795/include/mach/mt_pwm_prv.h	32;"	d
PWM_BASE	mach/mt6795/include/mach/mt_pwm_prv.h	33;"	d
PWM_BASE	mach/mt6795/include/mach/mt_reg_base.h	191;"	d
PWM_BUF_VALID_BIT	mach/mt6795/include/mach/mt_pwm_hal.h	/^enum PWM_BUF_VALID_BIT{$/;"	g
PWM_CK_26M_SEL	mach/mt6795/include/mach/mt_pwm_prv.h	53;"	d
PWM_CK_26M_SEL_OFFSET	mach/mt6795/include/mach/mt_pwm_prv.h	54;"	d
PWM_CLK_DIV	mach/mt6795/include/mach/mt_pwm_hal.h	/^enum PWM_CLK_DIV{$/;"	g
PWM_CLK_NEW_MODE_BLOCK	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_CLK_NEW_MODE_BLOCK,$/;"	e	enum:PWM_CLOCK_SRC_ENUM
PWM_CLK_NEW_MODE_BLOCK_DIV_BY_1625	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_CLK_NEW_MODE_BLOCK_DIV_BY_1625,$/;"	e	enum:PWM_CLOCK_SRC_ENUM
PWM_CLK_OLD_MODE_32K	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_CLK_OLD_MODE_32K,$/;"	e	enum:PWM_CLOCK_SRC_ENUM
PWM_CLK_OLD_MODE_BLOCK	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_CLK_OLD_MODE_BLOCK = PWM_CLK_SRC_MIN,$/;"	e	enum:PWM_CLOCK_SRC_ENUM
PWM_CLK_SRC_INVALID	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_CLK_SRC_INVALID,$/;"	e	enum:PWM_CLOCK_SRC_ENUM
PWM_CLK_SRC_MIN	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_CLK_SRC_MIN,$/;"	e	enum:PWM_CLOCK_SRC_ENUM
PWM_CLK_SRC_NUM	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_CLK_SRC_NUM,$/;"	e	enum:PWM_CLOCK_SRC_ENUM
PWM_CLOCK_SRC_ENUM	mach/mt6795/include/mach/mt_pwm_hal.h	/^enum PWM_CLOCK_SRC_ENUM{$/;"	g
PWM_CON_CLKDIV_MASK	mach/mt6795/include/mach/mt_pwm_prv.h	64;"	d
PWM_CON_CLKDIV_OFFSET	mach/mt6795/include/mach/mt_pwm_prv.h	65;"	d
PWM_CON_CLKSEL_MASK	mach/mt6795/include/mach/mt_pwm_prv.h	66;"	d
PWM_CON_CLKSEL_OFFSET	mach/mt6795/include/mach/mt_pwm_prv.h	67;"	d
PWM_CON_CLKSEL_OLD_MASK	mach/mt6795/include/mach/mt_pwm_prv.h	68;"	d
PWM_CON_CLKSEL_OLD_OFFSET	mach/mt6795/include/mach/mt_pwm_prv.h	69;"	d
PWM_CON_GUARD_BIT	mach/mt6795/include/mach/mt_pwm_hal.h	/^enum  PWM_CON_GUARD_BIT{$/;"	g
PWM_CON_GUARD_VALUE_MASK	mach/mt6795/include/mach/mt_pwm_prv.h	80;"	d
PWM_CON_GUARD_VALUE_OFFSET	mach/mt6795/include/mach/mt_pwm_prv.h	81;"	d
PWM_CON_IDLE_BIT	mach/mt6795/include/mach/mt_pwm_hal.h	/^enum PWM_CON_IDLE_BIT{$/;"	g
PWM_CON_IDLE_VALUE_MASK	mach/mt6795/include/mach/mt_pwm_prv.h	77;"	d
PWM_CON_IDLE_VALUE_OFFSET	mach/mt6795/include/mach/mt_pwm_prv.h	78;"	d
PWM_CON_MODE_BIT	mach/mt6795/include/mach/mt_pwm_hal.h	/^enum PWM_CON_MODE_BIT{$/;"	g
PWM_CON_MODE_MASK	mach/mt6795/include/mach/mt_pwm_prv.h	74;"	d
PWM_CON_MODE_OFFSET	mach/mt6795/include/mach/mt_pwm_prv.h	75;"	d
PWM_CON_OLD_MODE_MASK	mach/mt6795/include/mach/mt_pwm_prv.h	85;"	d
PWM_CON_OLD_MODE_OFFSET	mach/mt6795/include/mach/mt_pwm_prv.h	86;"	d
PWM_CON_SRCSEL_BIT	mach/mt6795/include/mach/mt_pwm_hal.h	/^enum PWM_CON_SRCSEL_BIT{$/;"	g
PWM_CON_SRCSEL_MASK	mach/mt6795/include/mach/mt_pwm_prv.h	71;"	d
PWM_CON_SRCSEL_OFFSET	mach/mt6795/include/mach/mt_pwm_prv.h	72;"	d
PWM_CON_STOP_BITS_MASK	mach/mt6795/include/mach/mt_pwm_prv.h	83;"	d
PWM_CON_STOP_BITS_OFFSET	mach/mt6795/include/mach/mt_pwm_prv.h	84;"	d
PWM_DELAY_CLK_MASK	mach/mt6795/include/mach/mt_pwm_prv.h	58;"	d
PWM_DELAY_DURATION_MASK	mach/mt6795/include/mach/mt_pwm_prv.h	57;"	d
PWM_ENABLE	mach/mt6795/include/mach/mt_pwm_prv.h	39;"	d
PWM_ENABLE_SEQ_OFFSET	mach/mt6795/include/mach/mt_pwm_prv.h	60;"	d
PWM_EN_STATUS	mach/mt6795/include/mach/mt_pwm_prv.h	51;"	d
PWM_FIFO	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_FIFO,$/;"	e	enum:PWM_CON_SRCSEL_BIT
PWM_INT_ACK	mach/mt6795/include/mach/mt_pwm_prv.h	50;"	d
PWM_INT_ACK_BITS	mach/mt6795/include/mach/mt_pwm_hal.h	/^enum PWM_INT_ACK_BITS{$/;"	g
PWM_INT_ACK_BITS_MAX	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_INT_ACK_BITS_MAX,$/;"	e	enum:PWM_INT_ACK_BITS
PWM_INT_ENABLE	mach/mt6795/include/mach/mt_pwm_prv.h	48;"	d
PWM_INT_ENABLE_BITS	mach/mt6795/include/mach/mt_pwm_hal.h	/^enum PWM_INT_ENABLE_BITS{$/;"	g
PWM_INT_ENABLE_BITS_MAX	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_INT_ENABLE_BITS_MAX,$/;"	e	enum:PWM_INT_ENABLE_BITS
PWM_INT_STATUS	mach/mt6795/include/mach/mt_pwm_prv.h	49;"	d
PWM_INT_STATUS_BITS	mach/mt6795/include/mach/mt_pwm_hal.h	/^enum PWM_INT_STATUS_BITS{$/;"	g
PWM_INT_STATUS_BITS_MAX	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_INT_STATUS_BITS_MAX,$/;"	e	enum:PWM_INT_STATUS_BITS
PWM_MAX	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_MAX=PWM_NUM$/;"	e	enum:PWN_NO
PWM_MIN	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_MIN,$/;"	e	enum:PWN_NO
PWM_MODE_DELAY	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_MODE_DELAY,$/;"	e	enum:PWM_MODE_ENUM
PWM_MODE_ENUM	mach/mt6795/include/mach/mt_pwm_hal.h	/^enum PWM_MODE_ENUM{$/;"	g
PWM_MODE_FIFO	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_MODE_FIFO,$/;"	e	enum:PWM_MODE_ENUM
PWM_MODE_INVALID	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_MODE_INVALID,$/;"	e	enum:PWM_MODE_ENUM
PWM_MODE_MEMORY	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_MODE_MEMORY,$/;"	e	enum:PWM_MODE_ENUM
PWM_MODE_MIN	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_MODE_MIN,$/;"	e	enum:PWM_MODE_ENUM
PWM_MODE_OLD	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_MODE_OLD = PWM_MODE_MIN,$/;"	e	enum:PWM_MODE_ENUM
PWM_MODE_RANDOM	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_MODE_RANDOM,$/;"	e	enum:PWM_MODE_ENUM
PWM_NEW_MODE_DUTY_TOTAL_BITS	mach/mt6795/include/mach/mt_pwm_hal.h	173;"	d
PWM_NUM	mach/mt6795/include/mach/mt_pwm_hal.h	/^	PWM_NUM,$/;"	e	enum:PWN_NO
PWM_config	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^struct PWM_config$/;"	s
PWM_config	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^struct PWM_config$/;"	s
PWN_NO	mach/mt6795/include/mach/mt_pwm_hal.h	/^enum PWN_NO{ $/;"	g
PWRAP_BASE	mach/mt6795/include/mach/mt_reg_base.h	50;"	d
PWRAP_BASE_ADDR	mach/mt6795/mt_cpufreq_64.c	373;"	d	file:
PWRAP_BASE_ADDR	mach/mt6795/mt_cpufreq_64.c	376;"	d	file:
PWR_CLK_DIS	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	24;"	d
PWR_DOWN	mach/mt6795/mt_clkmgr.c	279;"	d	file:
PWR_DOWN	mach/mt6795/mt_clkmgr_64.c	254;"	d	file:
PWR_ISO	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	27;"	d
PWR_ON	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	26;"	d
PWR_ON	mach/mt6795/mt_clkmgr.c	280;"	d	file:
PWR_ON	mach/mt6795/mt_clkmgr_64.c	255;"	d	file:
PWR_ON_2ND	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	25;"	d
PWR_RST_B	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	28;"	d
PWR_THRO_MODE_BAT_OC_1183MHZ	mach/mt6795/mt_cpufreq_64.c	130;"	d	file:
PWR_THRO_MODE_BAT_OC_806MHZ	mach/mt6795/mt_cpufreq.c	160;"	d	file:
PWR_THRO_MODE_BAT_PER_1183MHZ	mach/mt6795/mt_cpufreq_64.c	131;"	d	file:
PWR_THRO_MODE_BAT_PER_1365MHZ	mach/mt6795/mt_cpufreq.c	161;"	d	file:
PWR_THRO_MODE_LBAT_1183MHZ	mach/mt6795/mt_cpufreq_64.c	129;"	d	file:
PWR_THRO_MODE_LBAT_1365MHZ	mach/mt6795/mt_cpufreq.c	159;"	d	file:
P_CMB_STUB_CB	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^} CMB_STUB_CB, *P_CMB_STUB_CB;$/;"	t	typeref:struct:_CMB_STUB_CB_
P_CONN_MD_BRIDGE_OPS	conn_md/include/conn_md_exp.h	/^} CONN_MD_BRIDGE_OPS, *P_CONN_MD_BRIDGE_OPS;$/;"	t	typeref:struct:__anon3
P_CONN_MD_DMP_MSG_LOG	conn_md/include/conn_md_dump.h	/^} CONN_MD_DMP_MSG_LOG, *P_CONN_MD_DMP_MSG_LOG;$/;"	t	typeref:struct:_CONN_MD_DMP_MSG_LOG_
P_CONN_MD_DMP_MSG_STR	conn_md/include/conn_md_dump.h	/^} CONN_MD_DMP_MSG_STR, *P_CONN_MD_DMP_MSG_STR;$/;"	t	typeref:struct:_CONN_MD_DMP_MSG_STR_
P_CONN_MD_MSG	conn_md/include/conn_md.h	/^} CONN_MD_MSG, *P_CONN_MD_MSG;$/;"	t	typeref:struct:_CONN_MD_MSG_
P_CONN_MD_QUEUE	conn_md/include/conn_md.h	/^} CONN_MD_QUEUE, *P_CONN_MD_QUEUE;$/;"	t	typeref:struct:_CONN_MD_QUEUE_
P_CONN_MD_STRUCT	conn_md/include/conn_md.h	/^} CONN_MD_STRUCT, *P_CONN_MD_STRUCT;$/;"	t	typeref:struct:_CONN_MD_STRUCT_
P_CONN_MD_USER	conn_md/include/conn_md.h	/^} CONN_MD_USER, *P_CONN_MD_USER;$/;"	t	typeref:struct:_CONN_MD_USER_
P_CONN_MD_USER_LIST	conn_md/include/conn_md.h	/^} CONN_MD_USER_LIST, *P_CONN_MD_USER_LIST;$/;"	t	typeref:struct:_CONN_MD_USER_LIST_
P_DMA_AP_HIF	mach/mt6795/include/mach/dma.h	/^    P_DMA_AP_HIF, P_DMA_MD_HIF,$/;"	e	enum:__anon179
P_DMA_IRDA	mach/mt6795/include/mach/dma.h	/^    P_DMA_IRDA,$/;"	e	enum:__anon179
P_DMA_MD_HIF	mach/mt6795/include/mach/dma.h	/^    P_DMA_AP_HIF, P_DMA_MD_HIF,$/;"	e	enum:__anon179
P_DMA_SIM1	mach/mt6795/include/mach/dma.h	/^    P_DMA_SIM1, P_DMA_SIM2,$/;"	e	enum:__anon179
P_DMA_SIM2	mach/mt6795/include/mach/dma.h	/^    P_DMA_SIM1, P_DMA_SIM2,$/;"	e	enum:__anon179
P_DMA_UART1_RX	mach/mt6795/include/mach/dma.h	/^    P_DMA_UART1_TX, P_DMA_UART1_RX,$/;"	e	enum:__anon179
P_DMA_UART1_TX	mach/mt6795/include/mach/dma.h	/^    P_DMA_UART1_TX, P_DMA_UART1_RX,$/;"	e	enum:__anon179
P_DMA_UART2_RX	mach/mt6795/include/mach/dma.h	/^    P_DMA_UART2_TX, P_DMA_UART2_RX,$/;"	e	enum:__anon179
P_DMA_UART2_TX	mach/mt6795/include/mach/dma.h	/^    P_DMA_UART2_TX, P_DMA_UART2_RX,$/;"	e	enum:__anon179
P_DMA_UART3_RX	mach/mt6795/include/mach/dma.h	/^    P_DMA_UART3_TX, P_DMA_UART3_RX,$/;"	e	enum:__anon179
P_DMA_UART3_TX	mach/mt6795/include/mach/dma.h	/^    P_DMA_UART3_TX, P_DMA_UART3_RX,$/;"	e	enum:__anon179
P_S16	mach/mt6795/include/mach/mt_typedefs.h	/^typedef volatile signed short   *P_S16;$/;"	t
P_S32	mach/mt6795/include/mach/mt_typedefs.h	/^typedef volatile signed int     *P_S32;$/;"	t
P_S64	mach/mt6795/include/mach/mt_typedefs.h	/^typedef signed long long        *P_S64;$/;"	t
P_S8	mach/mt6795/include/mach/mt_typedefs.h	/^typedef volatile signed char    *P_S8;$/;"	t
P_U16	mach/mt6795/include/mach/mt_typedefs.h	/^typedef volatile unsigned short *P_U16;$/;"	t
P_U32	mach/mt6795/include/mach/mt_typedefs.h	/^typedef volatile unsigned int   *P_U32;$/;"	t
P_U64	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned long long      *P_U64;$/;"	t
P_U8	mach/mt6795/include/mach/mt_typedefs.h	/^typedef volatile unsigned char  *P_U8;$/;"	t
P_U_LE	masp/asf/core/alg_aes_so.c	137;"	d	file:
P_WMT_CONF_FILE	wmt_ccci/wmt_cfg_parser.h	/^} WMT_CONF_FILE, *P_WMT_CONF_FILE;$/;"	t	typeref:struct:_WMT_CONF_FILE_
P_WMT_PARSER_CONF_FOR_CCCI	wmt_ccci/wmt_cfg_parser.h	/^} WMT_PARSER_CONF_FOR_CCCI, *P_WMT_PARSER_CONF_FOR_CCCI;$/;"	t	typeref:struct:_WMT_PARSER_CONF_FOR_CCCI_
P_kal_uint16	mach/mt6795/include/mach/mt_typedefs.h	/^typedef volatile unsigned short *P_kal_uint16;$/;"	t
P_kal_uint32	mach/mt6795/include/mach/mt_typedefs.h	/^typedef volatile unsigned int   *P_kal_uint32;$/;"	t
P_kal_uint8	mach/mt6795/include/mach/mt_typedefs.h	/^typedef volatile unsigned char  *P_kal_uint8;$/;"	t
PcmShareMemBase	dual_ccci/include/ccci_md.h	/^    int PcmShareMemBase;$/;"	m	struct:_modem_runtime
PcmShareMemBase	eemcs/eemcs_md.h	/^    int PcmShareMemBase;$/;"	m	struct:MODEM_RUNTIME_st
PcmShareMemSize	dual_ccci/include/ccci_md.h	/^    int PcmShareMemSize;$/;"	m	struct:_modem_runtime
PcmShareMemSize	eemcs/eemcs_md.h	/^    int PcmShareMemSize;$/;"	m	struct:MODEM_RUNTIME_st
Pid	mach/mt6795/camera_isp.c	/^    pid_t   Pid;$/;"	m	struct:__anon42	file:
Pid	mach/mt6795/include/mach/camera_sysram_imp.h	/^    pid_t   Pid;$/;"	m	struct:__anon124
PktLen	eemcs/lte_dev_test_at.h	/^	kal_uint32	PktLen;$/;"	m	struct:_AT_PKT_HEADER
Platform_H	dual_ccci/include/ccci_md.h	/^    int Platform_H;$/;"	m	struct:_modem_runtime
Platform_H	eemcs/eemcs_md.h	/^    int Platform_H;$/;"	m	struct:MODEM_RUNTIME_st
Platform_L	dual_ccci/include/ccci_md.h	/^    int Platform_L;         \/\/ Hardware Platform String ex: "MT6589E1"$/;"	m	struct:_modem_runtime
Platform_L	eemcs/eemcs_md.h	/^    int Platform_L;         \/\/ Hardware Platform String ex: "TK6516E0"$/;"	m	struct:MODEM_RUNTIME_st
PmicShareMemBase	dual_ccci/include/ccci_md.h	/^    int PmicShareMemBase;$/;"	m	struct:_modem_runtime
PmicShareMemBase	eemcs/eemcs_md.h	/^    int PmicShareMemBase;$/;"	m	struct:MODEM_RUNTIME_st
PmicShareMemSize	dual_ccci/include/ccci_md.h	/^    int PmicShareMemSize;$/;"	m	struct:_modem_runtime
PmicShareMemSize	eemcs/eemcs_md.h	/^    int PmicShareMemSize;$/;"	m	struct:MODEM_RUNTIME_st
Postfix	dual_ccci/include/ccci_md.h	/^    int Postfix;        \/\/"CCIF" $/;"	m	struct:_modem_runtime
Postfix	eemcs/eemcs_md.h	/^    int Postfix;            \/\/"CCIF" $/;"	m	struct:MODEM_RUNTIME_st
Power	mach/mt6795/include/mach/mt_pm_ldo.h	/^    DEVICE_POWER Power[MT65XX_POWER_COUNT_END];    $/;"	m	struct:__anon146
Prefix	dual_ccci/include/ccci_md.h	/^    int Prefix;             \/\/ "CCIF"$/;"	m	struct:_modem_runtime
Prefix	eemcs/eemcs_md.h	/^    int Prefix;             \/\/ "CCIF"$/;"	m	struct:MODEM_RUNTIME_st
PrevClusterNum	mach/mt6795/include/mach/kdump_sdhc.h	/^	DWORD  PrevClusterNum;		\/\/ Prev cluster number$/;"	m	struct:__anon178
ProcName	mach/mt6795/include/mach/camera_sysram_imp.h	/^    char    ProcName[TASK_COMM_LEN];    \/\/ executable name$/;"	m	struct:__anon122
ProcName	mach/mt6795/include/mach/camera_sysram_imp.h	/^    char    ProcName[TASK_COMM_LEN];$/;"	m	struct:__anon124
PrvAddr	mach/mt6795/camera_isp.c	/^volatile MUINT32 PrvAddr[_ChannelMax] = {0};$/;"	v
QHIF_INT_STATUS	mach/mt6795/include/mach/mt_musb_reg.h	317;"	d
QINT_STATUS	mach/mt6795/include/mach/mt_musb_reg.h	316;"	d
QUEUE	eemcs/eemcs_statistics.h	/^    QUEUE,$/;"	e	enum:STATISTIC_TYPE
QUEUE_BUDGET	eccci/modem_ut.h	18;"	d
QUEUE_LEN	eccci/modem_cldma.h	119;"	d
QUEUE_LEN	eccci/modem_ut.h	63;"	d
QUEUE_NUM	eccci/modem_ccif.h	13;"	d
Q_MAX_BY_CURRENT	mach/mt6795/hiau_ml/power/cust_battery_meter.h	83;"	d
Q_MAX_BY_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	83;"	d
Q_MAX_NEG_10	mach/mt6795/hiau_ml/power/cust_battery_meter.h	35;"	d
Q_MAX_NEG_10	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	35;"	d
Q_MAX_NEG_10_H_CURRENT	mach/mt6795/hiau_ml/power/cust_battery_meter.h	40;"	d
Q_MAX_NEG_10_H_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	40;"	d
Q_MAX_POS_0	mach/mt6795/hiau_ml/power/cust_battery_meter.h	34;"	d
Q_MAX_POS_0	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	34;"	d
Q_MAX_POS_0_H_CURRENT	mach/mt6795/hiau_ml/power/cust_battery_meter.h	39;"	d
Q_MAX_POS_0_H_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	39;"	d
Q_MAX_POS_25	mach/mt6795/hiau_ml/power/cust_battery_meter.h	33;"	d
Q_MAX_POS_25	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	33;"	d
Q_MAX_POS_25_H_CURRENT	mach/mt6795/hiau_ml/power/cust_battery_meter.h	38;"	d
Q_MAX_POS_25_H_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	38;"	d
Q_MAX_POS_50	mach/mt6795/hiau_ml/power/cust_battery_meter.h	32;"	d
Q_MAX_POS_50	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	32;"	d
Q_MAX_POS_50_H_CURRENT	mach/mt6795/hiau_ml/power/cust_battery_meter.h	37;"	d
Q_MAX_POS_50_H_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	37;"	d
Q_MAX_SPEC	mach/mt6795/hiau_ml/power/cust_battery_meter.h	42;"	d
Q_MAX_SPEC	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	42;"	d
R	masp/asf/core/alg_sha1.c	112;"	d	file:
RAMPSTART	mach/mt6795/include/mach/mt_ptp2_64.h	/^    unsigned int RAMPSTART; \/\/13:12$/;"	m	struct:PTP2_data
RAMPSTART	mach/mt6795/mt_ptp2.c	/^    unsigned int RAMPSTART;$/;"	m	struct:ptp2_data	file:
RAMPSTEP	mach/mt6795/include/mach/mt_ptp2_64.h	/^    unsigned int RAMPSTEP; \/\/11:8$/;"	m	struct:PTP2_data
RAMPSTEP	mach/mt6795/mt_ptp2.c	/^    unsigned int RAMPSTEP;$/;"	m	struct:ptp2_data	file:
RAMP_DOWN_TIMES	mach/mt6795/mt_cpufreq.c	106;"	d	file:
RAMP_DOWN_TIMES	mach/mt6795/mt_cpufreq_64.c	89;"	d	file:
RAM_CONSOLE_SIG	aee/aed/dram_console.c	24;"	d	file:
RAND	mach/mt6795/include/mach/mt_pwm_hal.h	/^	RAND$/;"	e	enum:PWM_CON_MODE_BIT
RBAT_PULL_UP_R	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	19;"	d
RBAT_PULL_UP_R	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	26;"	d
RBAT_PULL_UP_R	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	33;"	d
RBAT_PULL_UP_R	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	40;"	d
RBAT_PULL_UP_R	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	19;"	d
RBAT_PULL_UP_R	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	26;"	d
RBAT_PULL_UP_R	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	33;"	d
RBAT_PULL_UP_R	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	40;"	d
RBAT_PULL_UP_VOLT	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	46;"	d
RBAT_PULL_UP_VOLT	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	46;"	d
RCNT	mach/mt6795/include/mach/camera_isp.h	/^        unsigned int RCNT                      : 4;$/;"	m	struct:_CQ_RTBC_FBC_::__anon223
RCNT_INC	mach/mt6795/include/mach/camera_isp.h	/^        unsigned int RCNT_INC                  : 1;$/;"	m	struct:_CQ_RTBC_FBC_::__anon223
RCON	masp/asf/core/alg_aes_so.c	/^static ulong RCON[10];$/;"	v	file:
RCV_AMP_GAIN	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	49;"	d	file:
RCV_AMP_GAIN	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	49;"	d	file:
REACH_BUDGET	eccci/modem_cldma.h	/^	REACH_BUDGET,$/;"	e	enum:__anon465
READY	eccci/ccci_core.h	/^	READY, $/;"	e	enum:__anon431
READ_DRAM_TEMP_TEST	mach/mt6795/include/mach/mt_dramc.h	33;"	d
READ_REGISTER_UINT16	mach/mt6795/include/mach/mt_typedefs.h	136;"	d
READ_REGISTER_UINT32	mach/mt6795/include/mach/mt_typedefs.h	130;"	d
READ_REGISTER_UINT8	mach/mt6795/include/mach/mt_typedefs.h	142;"	d
RECHARGING_VOLTAGE	mach/mt6795/hiau_ml/power/cust_charging.h	17;"	d
RECHARGING_VOLTAGE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	17;"	d
RECORD_LENGTH	uart/mt6795/platform_uart.c	44;"	d	file:
RECORD_NUMBER	uart/mt6795/platform_uart.c	43;"	d	file:
RECOVERY_UPDATED_BY_SIU	masp/asf/asf_inc/sec_cfg_common.h	/^    RECOVERY_UPDATED_BY_SIU     = 0x0100,        $/;"	e	enum:__anon479
RECV_MAIL_BOX_RD_CLR_EN	eemcs/lte_hif_sdio.h	388;"	d
RECYCLE	eccci/ccci_core.h	/^	RECYCLE, $/;"	e	enum:__anon445
REGS	mach/mt6795/mt_dormant.c	46;"	d	file:
REG_ADDR	mach/mt6795/include/mach/mt_fhreg.h	14;"	d
REG_ADDR	mach/mt6795/include/mach/mt_fhreg.h	18;"	d
REG_ADDR	mach/mt6795/include/mach/mt_fhreg.h	24;"	d
REG_APMIX_ADDR	mach/mt6795/include/mach/mt_fhreg.h	15;"	d
REG_APMIX_ADDR	mach/mt6795/include/mach/mt_fhreg.h	19;"	d
REG_APMIX_ADDR	mach/mt6795/include/mach/mt_fhreg.h	25;"	d
REG_ARMCA15PLL_CON0	mach/mt6795/include/mach/mt_fhreg.h	105;"	d
REG_ARMCA15PLL_CON1	mach/mt6795/include/mach/mt_fhreg.h	116;"	d
REG_ARMCA7PLL_CON0	mach/mt6795/include/mach/mt_fhreg.h	104;"	d
REG_ARMCA7PLL_CON1	mach/mt6795/include/mach/mt_fhreg.h	115;"	d
REG_DDRPHY_ADDR	mach/mt6795/include/mach/mt_fhreg.h	16;"	d
REG_DDRPHY_ADDR	mach/mt6795/include/mach/mt_fhreg.h	20;"	d
REG_DDRPHY_ADDR	mach/mt6795/include/mach/mt_fhreg.h	26;"	d
REG_FHCTL0_CFG	mach/mt6795/include/mach/mt_fhreg.h	45;"	d
REG_FHCTL0_DDS	mach/mt6795/include/mach/mt_fhreg.h	47;"	d
REG_FHCTL0_DVFS	mach/mt6795/include/mach/mt_fhreg.h	48;"	d
REG_FHCTL0_MON	mach/mt6795/include/mach/mt_fhreg.h	49;"	d
REG_FHCTL0_UPDNLMT	mach/mt6795/include/mach/mt_fhreg.h	46;"	d
REG_FHCTL1_CFG	mach/mt6795/include/mach/mt_fhreg.h	51;"	d
REG_FHCTL1_DDS	mach/mt6795/include/mach/mt_fhreg.h	53;"	d
REG_FHCTL1_DVFS	mach/mt6795/include/mach/mt_fhreg.h	54;"	d
REG_FHCTL1_MON	mach/mt6795/include/mach/mt_fhreg.h	55;"	d
REG_FHCTL1_UPDNLMT	mach/mt6795/include/mach/mt_fhreg.h	52;"	d
REG_FHCTL2_CFG	mach/mt6795/include/mach/mt_fhreg.h	57;"	d
REG_FHCTL2_DDS	mach/mt6795/include/mach/mt_fhreg.h	59;"	d
REG_FHCTL2_DVFS	mach/mt6795/include/mach/mt_fhreg.h	60;"	d
REG_FHCTL2_MON	mach/mt6795/include/mach/mt_fhreg.h	61;"	d
REG_FHCTL2_UPDNLMT	mach/mt6795/include/mach/mt_fhreg.h	58;"	d
REG_FHCTL3_CFG	mach/mt6795/include/mach/mt_fhreg.h	63;"	d
REG_FHCTL3_DDS	mach/mt6795/include/mach/mt_fhreg.h	65;"	d
REG_FHCTL3_DVFS	mach/mt6795/include/mach/mt_fhreg.h	66;"	d
REG_FHCTL3_MON	mach/mt6795/include/mach/mt_fhreg.h	67;"	d
REG_FHCTL3_UPDNLMT	mach/mt6795/include/mach/mt_fhreg.h	64;"	d
REG_FHCTL4_CFG	mach/mt6795/include/mach/mt_fhreg.h	69;"	d
REG_FHCTL4_DDS	mach/mt6795/include/mach/mt_fhreg.h	71;"	d
REG_FHCTL4_DVFS	mach/mt6795/include/mach/mt_fhreg.h	72;"	d
REG_FHCTL4_MON	mach/mt6795/include/mach/mt_fhreg.h	73;"	d
REG_FHCTL4_UPDNLMT	mach/mt6795/include/mach/mt_fhreg.h	70;"	d
REG_FHCTL5_CFG	mach/mt6795/include/mach/mt_fhreg.h	75;"	d
REG_FHCTL5_DDS	mach/mt6795/include/mach/mt_fhreg.h	77;"	d
REG_FHCTL5_DVFS	mach/mt6795/include/mach/mt_fhreg.h	78;"	d
REG_FHCTL5_MON	mach/mt6795/include/mach/mt_fhreg.h	79;"	d
REG_FHCTL5_UPDNLMT	mach/mt6795/include/mach/mt_fhreg.h	76;"	d
REG_FHCTL6_CFG	mach/mt6795/include/mach/mt_fhreg.h	81;"	d
REG_FHCTL6_DDS	mach/mt6795/include/mach/mt_fhreg.h	83;"	d
REG_FHCTL6_DVFS	mach/mt6795/include/mach/mt_fhreg.h	84;"	d
REG_FHCTL6_MON	mach/mt6795/include/mach/mt_fhreg.h	85;"	d
REG_FHCTL6_UPDNLMT	mach/mt6795/include/mach/mt_fhreg.h	82;"	d
REG_FHCTL7_CFG	mach/mt6795/include/mach/mt_fhreg.h	87;"	d
REG_FHCTL7_DDS	mach/mt6795/include/mach/mt_fhreg.h	89;"	d
REG_FHCTL7_DVFS	mach/mt6795/include/mach/mt_fhreg.h	90;"	d
REG_FHCTL7_MON	mach/mt6795/include/mach/mt_fhreg.h	91;"	d
REG_FHCTL7_UPDNLMT	mach/mt6795/include/mach/mt_fhreg.h	88;"	d
REG_FHCTL8_CFG	mach/mt6795/include/mach/mt_fhreg.h	93;"	d
REG_FHCTL8_DDS	mach/mt6795/include/mach/mt_fhreg.h	95;"	d
REG_FHCTL8_DVFS	mach/mt6795/include/mach/mt_fhreg.h	96;"	d
REG_FHCTL8_MON	mach/mt6795/include/mach/mt_fhreg.h	97;"	d
REG_FHCTL8_UPDNLMT	mach/mt6795/include/mach/mt_fhreg.h	94;"	d
REG_FHCTL_CLK_CON	mach/mt6795/include/mach/mt_fhreg.h	30;"	d
REG_FHCTL_DSSC0_CON	mach/mt6795/include/mach/mt_fhreg.h	36;"	d
REG_FHCTL_DSSC1_CON	mach/mt6795/include/mach/mt_fhreg.h	37;"	d
REG_FHCTL_DSSC2_CON	mach/mt6795/include/mach/mt_fhreg.h	38;"	d
REG_FHCTL_DSSC3_CON	mach/mt6795/include/mach/mt_fhreg.h	39;"	d
REG_FHCTL_DSSC4_CON	mach/mt6795/include/mach/mt_fhreg.h	40;"	d
REG_FHCTL_DSSC5_CON	mach/mt6795/include/mach/mt_fhreg.h	41;"	d
REG_FHCTL_DSSC6_CON	mach/mt6795/include/mach/mt_fhreg.h	42;"	d
REG_FHCTL_DSSC7_CON	mach/mt6795/include/mach/mt_fhreg.h	43;"	d
REG_FHCTL_DSSC_CFG	mach/mt6795/include/mach/mt_fhreg.h	34;"	d
REG_FHCTL_HP_EN	mach/mt6795/include/mach/mt_fhreg.h	29;"	d
REG_FHCTL_RST_CON	mach/mt6795/include/mach/mt_fhreg.h	31;"	d
REG_FHCTL_SLOPE0	mach/mt6795/include/mach/mt_fhreg.h	32;"	d
REG_FHCTL_SLOPE1	mach/mt6795/include/mach/mt_fhreg.h	33;"	d
REG_MAINPLL_CON0	mach/mt6795/include/mach/mt_fhreg.h	106;"	d
REG_MAINPLL_CON1	mach/mt6795/include/mach/mt_fhreg.h	117;"	d
REG_MMPLL_CON0	mach/mt6795/include/mach/mt_fhreg.h	109;"	d
REG_MMPLL_CON1	mach/mt6795/include/mach/mt_fhreg.h	120;"	d
REG_MPLL_CON0	mach/mt6795/include/mach/mt_fhreg.h	107;"	d
REG_MPLL_CON1	mach/mt6795/include/mach/mt_fhreg.h	118;"	d
REG_MSDCPLL_CON0	mach/mt6795/include/mach/mt_fhreg.h	108;"	d
REG_MSDCPLL_CON1	mach/mt6795/include/mach/mt_fhreg.h	119;"	d
REG_READ	mach/mt6795/include/mach/hotplug.h	98;"	d
REG_TVDPLL_CON0	mach/mt6795/include/mach/mt_fhreg.h	111;"	d
REG_TVDPLL_CON1	mach/mt6795/include/mach/mt_fhreg.h	122;"	d
REG_UART_BASE	uart/mt6795/platform_fiq_debugger.c	17;"	d	file:
REG_UART_IIR	uart/mt6795/platform_fiq_debugger.c	19;"	d	file:
REG_UART_STATUS	uart/mt6795/platform_fiq_debugger.c	18;"	d	file:
REG_VCODECPLL_CON0	mach/mt6795/include/mach/mt_fhreg.h	112;"	d
REG_VCODECPLL_CON1	mach/mt6795/include/mach/mt_fhreg.h	123;"	d
REG_VENCPLL_CON0	mach/mt6795/include/mach/mt_fhreg.h	110;"	d
REG_VENCPLL_CON1	mach/mt6795/include/mach/mt_fhreg.h	121;"	d
REG_WRITE	mach/mt6795/include/mach/hotplug.h	99;"	d
RELEASE_STR	eemcs/eemcs_boot.h	202;"	d
RELEASE_VERSION	eemcs/eemcs_boot.h	/^	RELEASE_VERSION$/;"	e	enum:__anon334
RELOAD_ONLY	dual_ccci/include/ccci_common.h	128;"	d
RELOAD_TH	mach/mt6795/include/mach/ccci_config.h	50;"	d
REMAINING_LENGTH	mach/mt6795/include/mach/dma.h	/^    REMAINING_LENGTH = 0, \/* not valid for virtual FIFO *\/$/;"	e	enum:__anon183
REQ_STATE	eccci/ccci_core.h	/^}REQ_STATE;$/;"	t	typeref:enum:__anon443
RESERVED_MEM_MODEM	mach/mt6795/mt_devs.c	235;"	d	file:
RESERVED_MEM_SIZE_FOR_FB	mach/mt6795/mt_devs.c	243;"	d	file:
RESERVED_MEM_SIZE_FOR_FB	mach/mt6795/mt_devs.c	249;"	d	file:
RESERVED_MEM_SIZE_FOR_FB_MAX	mach/mt6795/mt_devs.c	/^__u64 RESERVED_MEM_SIZE_FOR_FB_MAX = 0x1500000;$/;"	v
RESERVED_MEM_SIZE_FOR_PMEM	mach/mt6795/mt_devs.c	/^__u64 RESERVED_MEM_SIZE_FOR_PMEM = 0x0;$/;"	v
RESERVED_MEM_SIZE_FOR_TEST_3D	mach/mt6795/mt_devs.c	/^__u64 RESERVED_MEM_SIZE_FOR_TEST_3D = 0x0;$/;"	v
RESET	eccci/ccci_core.h	/^	RESET, $/;"	e	enum:__anon431
RESET_DEGLITCH_KEY	mach/mt6795/include/mach/mt_clkmgr.h	117;"	d
RESOLUTION_LOC	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	231;"	d
RESOLUTION_LOC	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	366;"	d
RESOLUTION_LOC	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	231;"	d
RESOLUTION_LOC	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	366;"	d
RES_FOR_HEADER	masp/asf/asf_inc/sec_secroimg.h	19;"	d
RETURN_NOW	eemcs/lte_dev_test.c	103;"	d	file:
RET_BUSY	eemcs/lte_dev_test.c	100;"	d	file:
RET_ERR_UNKNOWN_CMD	mach/mt6795/include/trustzone/sec/Tlsec/inc/tci.h	29;"	d
RET_ERR_UNKNOWN_CMD	mach/mt6795/include/trustzone/spi/Tlspi/inc/tci.h	29;"	d
RET_ERR_UNKNOWN_CMD	mach/mt6795/include/trustzone/utils/tlutils/tci.h	29;"	d
RET_FAIL	eemcs/lte_dev_test.c	99;"	d	file:
RET_OK	mach/mt6795/include/trustzone/sec/Tlsec/inc/tci.h	28;"	d
RET_OK	mach/mt6795/include/trustzone/spi/Tlspi/inc/tci.h	28;"	d
RET_OK	mach/mt6795/include/trustzone/utils/tlutils/tci.h	28;"	d
RET_SUCCESS	eemcs/lte_dev_test.c	98;"	d	file:
REVISION_ID	eemcs/lte_hif_sdio.h	394;"	d
RG_ACCDET_CLK_CLR	mach/mt6795/include/mach/reg_accdet.h	117;"	d
RG_ACCDET_CLK_SET	mach/mt6795/include/mach/reg_accdet.h	116;"	d
RG_ACCDET_EINT_HIGH	mach/mt6795/include/mach/reg_accdet.h	108;"	d
RG_ACCDET_EINT_IRQ_CLR	mach/mt6795/include/mach/reg_accdet.h	106;"	d
RG_ACCDET_EINT_IRQ_SET	mach/mt6795/include/mach/reg_accdet.h	105;"	d
RG_ACCDET_EINT_IRQ_STATUS_CLR	mach/mt6795/include/mach/reg_accdet.h	107;"	d
RG_ACCDET_EINT_LOW	mach/mt6795/include/mach/reg_accdet.h	109;"	d
RG_ACCDET_IRQ_CLR	mach/mt6795/include/mach/reg_accdet.h	102;"	d
RG_ACCDET_IRQ_SET	mach/mt6795/include/mach/reg_accdet.h	101;"	d
RG_ACCDET_IRQ_STATUS_CLR	mach/mt6795/include/mach/reg_accdet.h	103;"	d
RG_ACCDET_NEGV_IRQ_CLR	mach/mt6795/include/mach/reg_accdet.h	112;"	d
RG_ACCDET_NEGV_IRQ_SET	mach/mt6795/include/mach/reg_accdet.h	111;"	d
RG_ACCDET_NEGV_IRQ_STATUS_CLR	mach/mt6795/include/mach/reg_accdet.h	113;"	d
RINGQ_BASE	eccci/modem_ccif.c	45;"	d	file:
RINGQ_EXP_BASE	eccci/modem_ccif.c	47;"	d	file:
RINGQ_SRAM	eccci/modem_ccif.c	46;"	d	file:
RI_NAME	masp/asf/asf_inc/sec_rom_info.h	12;"	d
RI_NAME_LEN	masp/asf/asf_inc/sec_rom_info.h	13;"	d
RN	masp/asf/asf_inc/rsa_def.h	/^    bgn RN;$/;"	m	struct:__anon504
ROME_BANK_NUM	mach/mt6795/include/mach/mt_thermal.h	/^    ROME_BANK_NUM$/;"	e	enum:__anon67
ROME_TS_NUM	mach/mt6795/include/mach/mt_thermal.h	/^    ROME_TS_NUM$/;"	e	enum:__anon68
ROM_INFO_ANTI_CLONE_LENGTH	masp/asf/asf_inc/sec_rom_info.h	19;"	d
ROM_INFO_ANTI_CLONE_OFFSET	masp/asf/asf_inc/sec_rom_info.h	18;"	d
ROM_INFO_DEFAULT_SEC_CFG_OFFSET	masp/asf/asf_inc/sec_rom_info.h	20;"	d
ROM_INFO_SEARCH_LEN	masp/asf/asf_inc/sec_mtd.h	19;"	d
ROM_INFO_SEARCH_REGION	masp/asf/asf_inc/sec_mtd.h	28;"	d
ROM_INFO_SEARCH_START	masp/asf/asf_inc/sec_mtd_util.h	39;"	d
ROM_INFO_SEC_CFG_LENGTH	masp/asf/asf_inc/sec_rom_info.h	21;"	d
ROM_INFO_SEC_CTRL_ID	masp/asf/asf_inc/sec_ctrl.h	7;"	d
ROM_INFO_SEC_CTRL_VER	masp/asf/asf_inc/sec_ctrl.h	8;"	d
ROM_INFO_SEC_KEY_ID	masp/asf/asf_inc/sec_key.h	7;"	d
ROM_INFO_SEC_KEY_VER	masp/asf/asf_inc/sec_key.h	8;"	d
ROM_INFO_SEC_RO_EXIST	masp/asf/asf_inc/sec_rom_info.h	17;"	d
ROM_INFO_VER	masp/asf/asf_inc/sec_rom_info.h	16;"	d
ROM_SEC_AC_REGION_ID	masp/asf/asf_inc/sec_secroimg.h	16;"	d
ROM_SEC_AC_REGION_ID_LEN	masp/asf/asf_inc/sec_secroimg.h	17;"	d
ROM_SEC_AC_SEARCH_LEN	masp/asf/asf_inc/sec_secroimg.h	20;"	d
ROM_TYPE	masp/asf/asf_inc/sec_cfg_common.h	/^} ROM_TYPE;$/;"	t	typeref:enum:__anon475
ROOTBUS_HW	mach/mt6795/include/mach/mt_pm_ldo.h	/^} ROOTBUS_HW;$/;"	t	typeref:struct:__anon146
ROTL8	masp/asf/core/alg_aes_so.c	146;"	d	file:
RP	masp/asf/asf_inc/rsa_def.h	/^    bgn RP;$/;"	m	struct:__anon504
RPC	eccci/ccci_debug.h	12;"	d
RPC_API_RESP_ID	eccci/port_kernel.h	166;"	d
RPC_BUF	dual_ccci/include/ccci_rpc.h	/^}RPC_BUF;$/;"	t	typeref:struct:__anon362
RPC_BUF	eemcs/eemcs_rpc.h	/^}RPC_BUF;$/;"	t	typeref:struct:__anon331
RPC_CCCI_LGE_FAC_CHECK_NETWORK_CODE_VALIDNESS	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_CHECK_NETWORK_CODE_VALIDNESS,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_CHECK_UNLOCK_CODE_VALIDNESS	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_CHECK_UNLOCK_CODE_VALIDNESS,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_INIT_SIM_LOCK_DATA	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_INIT_SIM_LOCK_DATA,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_READ_FUSG_FLAG	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_READ_FUSG_FLAG,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_READ_IMEI	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_READ_IMEI,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_READ_NETWORK_CODE	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_READ_NETWORK_CODE,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_READ_NETWORK_CODE_LIST_NUM	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_READ_NETWORK_CODE_LIST_NUM,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_READ_SIM_LOCK_TYPE	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_READ_SIM_LOCK_TYPE = 0x3001,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_READ_UNLOCK_CODE_VERIFY_FAIL_COUNT	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_READ_UNLOCK_CODE_VERIFY_FAIL_COUNT,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_READ_UNLOCK_FAIL_COUNT	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_READ_UNLOCK_FAIL_COUNT,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_VERIFY_UNLOCK_CODE	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_VERIFY_UNLOCK_CODE,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_WRITE_IMEI	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_WRITE_IMEI,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_WRITE_NETWORK_CODE	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_WRITE_NETWORK_CODE,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_WRITE_NETWORK_CODE_LIST_NUM	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_WRITE_NETWORK_CODE_LIST_NUM,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_WRITE_SIM_LOCK_TYPE	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_WRITE_SIM_LOCK_TYPE,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_WRITE_UNLOCK_CODE	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_WRITE_UNLOCK_CODE,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_WRITE_UNLOCK_CODE_VERIFY_FAIL_COUNT	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_WRITE_UNLOCK_CODE_VERIFY_FAIL_COUNT,$/;"	e	enum:__anon458
RPC_CCCI_LGE_FAC_WRITE_UNLOCK_FAIL_COUNT	eccci/port_kernel.h	/^	RPC_CCCI_LGE_FAC_WRITE_UNLOCK_FAIL_COUNT,$/;"	e	enum:__anon458
RPC_CCCI_TC1_CMD	dual_ccci/ccci_rpc_main.c	50;"	d	file:
RPC_DEV_NUM	dual_ccci/include/ccci_cfg.h	39;"	d
RPC_IT_FAIL	eemcs/eemcs_rpc.h	158;"	d
RPC_IT_SUCCESS	eemcs/eemcs_rpc.h	157;"	d
RPC_MAX_ARG_NUM	eccci/port_kernel.h	164;"	d
RPC_MAX_BUF_SIZE	eccci/port_kernel.h	165;"	d
RPC_OP_ID	dual_ccci/include/ccci_rpc.h	/^}RPC_OP_ID;$/;"	t	typeref:enum:__anon360
RPC_OP_ID	eccci/port_kernel.h	/^}RPC_OP_ID;$/;"	t	typeref:enum:__anon458
RPC_OP_ID	eemcs/eemcs_rpc.h	/^}RPC_OP_ID;$/;"	t	typeref:enum:__anon329
RPC_PKT	dual_ccci/include/ccci_rpc.h	/^}RPC_PKT;$/;"	t	typeref:struct:__anon361
RPC_PKT	eemcs/eemcs_rpc.h	/^}RPC_PKT;$/;"	t	typeref:struct:__anon330
RPC_REQ_ADC_PIN	eccci/port_kernel.h	/^	RPC_REQ_ADC_PIN = (1<<4),$/;"	e	enum:__anon459
RPC_REQ_ADC_VALUE	eccci/port_kernel.h	/^	RPC_REQ_ADC_VALUE = (1<<5),$/;"	e	enum:__anon459
RPC_REQ_BUFFER_NUM	eccci/port_kernel.h	163;"	d
RPC_REQ_GPIO_PIN	eccci/port_kernel.h	/^	RPC_REQ_GPIO_PIN = (1<<0),$/;"	e	enum:__anon459
RPC_REQ_GPIO_VALUE	eccci/port_kernel.h	/^	RPC_REQ_GPIO_VALUE = (1<<1),$/;"	e	enum:__anon459
RPC_UT_FAIL	eemcs/eemcs_rpc.h	156;"	d
RPC_UT_SUCCESS	eemcs/eemcs_rpc.h	155;"	d
RPT_OWN_RX_PACKET_LEN	eemcs/lte_hif_sdio.h	387;"	d
RQ	masp/asf/asf_inc/rsa_def.h	/^    bgn RQ;          $/;"	m	struct:__anon504
RR_PROC_NAME	aee/common/reboot-reason.c	23;"	d	file:
RS	masp/asf/core/alg_aes_so.c	/^static uchar RS[T_SZ];$/;"	v	file:
RSA_BUF_SIZE	masp/asf/crypto/rsa_core.c	48;"	d	file:
RSA_DEBUG_LOG	masp/asf/crypto/rsa_core.c	31;"	d	file:
RSA_E_KEY_LEN	masp/asf/asf_inc/sec_cust_struct.h	29;"	d
RSA_KEY_LEN	masp/asf/asf_inc/sec_cust_struct.h	32;"	d
RSA_KEY_LEN	masp/asf/asf_inc/sec_cust_struct.h	36;"	d
RSA_KEY_LEN_1024	masp/asf/asf_inc/sec_cust_struct.h	8;"	d
RSA_KEY_LEN_2048	masp/asf/asf_inc/sec_cust_struct.h	7;"	d
RSA_KEY_MAX_LEN	masp/asf/asf_inc/sec_cust_struct.h	28;"	d
RSA_KEY_SIZE	masp/asf/asf_inc/sec_auth.h	8;"	d
RSA_KEY_SIZE	masp/asf/asf_inc/sec_sign_header.h	24;"	d
RSA_LOG	masp/asf/crypto/rsa_core.c	38;"	d	file:
RSA_LOG	masp/asf/crypto/rsa_core.c	40;"	d	file:
RSA_SIGN	masp/asf/asf_inc/rsa_def.h	16;"	d
RSP_ID	mach/mt6795/include/trustzone/sec/Tlsec/inc/tci.h	21;"	d
RSP_ID	mach/mt6795/include/trustzone/spi/Tlspi/inc/tci.h	21;"	d
RSP_ID	mach/mt6795/include/trustzone/utils/tlutils/tci.h	21;"	d
RSP_ID_MASK	mach/mt6795/include/trustzone/sec/Tlsec/inc/tci.h	20;"	d
RSP_ID_MASK	mach/mt6795/include/trustzone/spi/Tlspi/inc/tci.h	20;"	d
RSP_ID_MASK	mach/mt6795/include/trustzone/utils/tlutils/tci.h	20;"	d
RST_BAR_MASK	mach/mt6795/mt_clkmgr.c	470;"	d	file:
RST_BAR_MASK	mach/mt6795/mt_clkmgr_64.c	433;"	d	file:
RSVD_BASE	mach/mt6795/include/mach/mt_reg_base.h	38;"	d
RT0	masp/asf/core/alg_aes_so.c	/^static ulong RT0[T_SZ];$/;"	v	file:
RT1	masp/asf/core/alg_aes_so.c	/^static ulong RT1[T_SZ];$/;"	v	file:
RT2	masp/asf/core/alg_aes_so.c	/^static ulong RT2[T_SZ];$/;"	v	file:
RT3	masp/asf/core/alg_aes_so.c	/^static ulong RT3[T_SZ];$/;"	v	file:
RTC_AL_DOM	mach/mt6795/include/mach/mt_rtc_hw.h	99;"	d
RTC_AL_DOM_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	101;"	d
RTC_AL_DOW	mach/mt6795/include/mach/mt_rtc_hw.h	107;"	d
RTC_AL_DOW_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	109;"	d
RTC_AL_HOU	mach/mt6795/include/mach/mt_rtc_hw.h	90;"	d
RTC_AL_HOU_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	93;"	d
RTC_AL_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	49;"	d
RTC_AL_MASK_DOM	mach/mt6795/include/mach/mt_rtc_hw.h	53;"	d
RTC_AL_MASK_DOW	mach/mt6795/include/mach/mt_rtc_hw.h	54;"	d
RTC_AL_MASK_HOU	mach/mt6795/include/mach/mt_rtc_hw.h	52;"	d
RTC_AL_MASK_MIN	mach/mt6795/include/mach/mt_rtc_hw.h	51;"	d
RTC_AL_MASK_MTH	mach/mt6795/include/mach/mt_rtc_hw.h	55;"	d
RTC_AL_MASK_SEC	mach/mt6795/include/mach/mt_rtc_hw.h	50;"	d
RTC_AL_MASK_YEA	mach/mt6795/include/mach/mt_rtc_hw.h	56;"	d
RTC_AL_MIN	mach/mt6795/include/mach/mt_rtc_hw.h	82;"	d
RTC_AL_MIN_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	83;"	d
RTC_AL_MTH	mach/mt6795/include/mach/mt_rtc_hw.h	115;"	d
RTC_AL_MTH_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	117;"	d
RTC_AL_SEC	mach/mt6795/include/mach/mt_rtc_hw.h	79;"	d
RTC_AL_SEC_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	80;"	d
RTC_AL_YEA	mach/mt6795/include/mach/mt_rtc_hw.h	119;"	d
RTC_AL_YEA_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	120;"	d
RTC_AP_WakeUp	dual_ccci/include/ccci_md.h	/^    unsigned int RTC_AP_WakeUp;$/;"	m	struct:cores_sleep_info
RTC_BASE	mach/mt6795/include/mach/mtk_rtc_hal.h	26;"	d
RTC_BBPU	mach/mt6795/include/mach/mt_rtc_hw.h	16;"	d
RTC_BBPU_AUTO	mach/mt6795/include/mach/mt_rtc_hw.h	19;"	d
RTC_BBPU_BBPU	mach/mt6795/include/mach/mt_rtc_hw.h	18;"	d
RTC_BBPU_CBUSY	mach/mt6795/include/mach/mt_rtc_hw.h	22;"	d
RTC_BBPU_CLRPKY	mach/mt6795/include/mach/mt_rtc_hw.h	20;"	d
RTC_BBPU_KEY	mach/mt6795/include/mach/mt_rtc_hw.h	23;"	d
RTC_BBPU_PWREN	mach/mt6795/include/mach/mt_rtc_hw.h	17;"	d
RTC_BBPU_RELOAD	mach/mt6795/include/mach/mt_rtc_hw.h	21;"	d
RTC_CALI	mach/mt6795/include/mach/mt_rtc_hw.h	235;"	d
RTC_CII_1_2_SEC	mach/mt6795/include/mach/mt_rtc_hw.h	45;"	d
RTC_CII_1_4_SEC	mach/mt6795/include/mach/mt_rtc_hw.h	46;"	d
RTC_CII_1_8_SEC	mach/mt6795/include/mach/mt_rtc_hw.h	47;"	d
RTC_CII_DOM	mach/mt6795/include/mach/mt_rtc_hw.h	41;"	d
RTC_CII_DOW	mach/mt6795/include/mach/mt_rtc_hw.h	42;"	d
RTC_CII_EN	mach/mt6795/include/mach/mt_rtc_hw.h	37;"	d
RTC_CII_HOU	mach/mt6795/include/mach/mt_rtc_hw.h	40;"	d
RTC_CII_MIN	mach/mt6795/include/mach/mt_rtc_hw.h	39;"	d
RTC_CII_MTH	mach/mt6795/include/mach/mt_rtc_hw.h	43;"	d
RTC_CII_SEC	mach/mt6795/include/mach/mt_rtc_hw.h	38;"	d
RTC_CII_YEA	mach/mt6795/include/mach/mt_rtc_hw.h	44;"	d
RTC_CON	mach/mt6795/include/mach/mt_rtc_hw.h	238;"	d
RTC_CON_CDBO	mach/mt6795/include/mach/mt_rtc_hw.h	241;"	d
RTC_CON_F32KOB	mach/mt6795/include/mach/mt_rtc_hw.h	242;"	d
RTC_CON_GE4	mach/mt6795/include/mach/mt_rtc_hw.h	249;"	d
RTC_CON_GE8	mach/mt6795/include/mach/mt_rtc_hw.h	250;"	d
RTC_CON_GOE	mach/mt6795/include/mach/mt_rtc_hw.h	244;"	d
RTC_CON_GPEN	mach/mt6795/include/mach/mt_rtc_hw.h	247;"	d
RTC_CON_GPI	mach/mt6795/include/mach/mt_rtc_hw.h	251;"	d
RTC_CON_GPO	mach/mt6795/include/mach/mt_rtc_hw.h	243;"	d
RTC_CON_GPU	mach/mt6795/include/mach/mt_rtc_hw.h	248;"	d
RTC_CON_GSMT	mach/mt6795/include/mach/mt_rtc_hw.h	246;"	d
RTC_CON_GSR	mach/mt6795/include/mach/mt_rtc_hw.h	245;"	d
RTC_CON_LPEN	mach/mt6795/include/mach/mt_rtc_hw.h	239;"	d
RTC_CON_LPRST	mach/mt6795/include/mach/mt_rtc_hw.h	240;"	d
RTC_CON_LPSTA_RAW	mach/mt6795/include/mach/mt_rtc_hw.h	252;"	d
RTC_DEFAULT_DOM	mach/mt6795/hiau_ml/rtc/rtc-mt.h	32;"	d
RTC_DEFAULT_DOM	mach/mt6795/irmn6795_hiau_64/rtc/rtc-mt.h	32;"	d
RTC_DEFAULT_MTH	mach/mt6795/hiau_ml/rtc/rtc-mt.h	31;"	d
RTC_DEFAULT_MTH	mach/mt6795/irmn6795_hiau_64/rtc/rtc-mt.h	31;"	d
RTC_DEFAULT_YEA	mach/mt6795/hiau_ml/rtc/rtc-mt.h	30;"	d
RTC_DEFAULT_YEA	mach/mt6795/irmn6795_hiau_64/rtc/rtc-mt.h	30;"	d
RTC_DIFF	mach/mt6795/include/mach/mt_rtc_hw.h	234;"	d
RTC_EMBCK_SEL_OPTION	mach/mt6795/include/mach/mt_rtc_hw.h	129;"	d
RTC_EOSC32_OPT_EOSC	mach/mt6795/include/mach/mt_rtc_hw.h	136;"	d
RTC_EOSC32_OPT_MSK	mach/mt6795/include/mach/mt_rtc_hw.h	134;"	d
RTC_EOSC32_OPT_SHIFT	mach/mt6795/include/mach/mt_rtc_hw.h	133;"	d
RTC_EOSC32_OPT_XOSC	mach/mt6795/include/mach/mt_rtc_hw.h	135;"	d
RTC_EOSC32_VCT_EN	mach/mt6795/include/mach/mt_rtc_hw.h	128;"	d
RTC_EOSC32_VCT_EN_SHIFT	mach/mt6795/include/mach/mt_rtc_hw.h	127;"	d
RTC_GPIO_USER_MASK	mach/mt6795/include/mach/mtk_rtc_hal.h	23;"	d
RTC_GP_OSC32_CON	mach/mt6795/include/mach/mt_rtc_hw.h	125;"	d
RTC_IRQ_EN	mach/mt6795/include/mach/mt_rtc_hw.h	30;"	d
RTC_IRQ_EN_AL	mach/mt6795/include/mach/mt_rtc_hw.h	31;"	d
RTC_IRQ_EN_LP	mach/mt6795/include/mach/mt_rtc_hw.h	34;"	d
RTC_IRQ_EN_ONESHOT	mach/mt6795/include/mach/mt_rtc_hw.h	33;"	d
RTC_IRQ_EN_ONESHOT_AL	mach/mt6795/include/mach/mt_rtc_hw.h	35;"	d
RTC_IRQ_EN_TC	mach/mt6795/include/mach/mt_rtc_hw.h	32;"	d
RTC_IRQ_STA	mach/mt6795/include/mach/mt_rtc_hw.h	25;"	d
RTC_IRQ_STA_AL	mach/mt6795/include/mach/mt_rtc_hw.h	26;"	d
RTC_IRQ_STA_LP	mach/mt6795/include/mach/mt_rtc_hw.h	28;"	d
RTC_IRQ_STA_TC	mach/mt6795/include/mach/mt_rtc_hw.h	27;"	d
RTC_MD_Settle_OK	dual_ccci/include/ccci_md.h	/^    unsigned int RTC_MD_Settle_OK;  \/* clock settle done time *\/$/;"	m	struct:cores_sleep_info
RTC_MD_WakeUp	dual_ccci/include/ccci_md.h	/^    unsigned int RTC_MD_WakeUp;$/;"	m	struct:cores_sleep_info
RTC_NEW_SPARE1	mach/mt6795/include/mach/mt_rtc_hw.h	100;"	d
RTC_NEW_SPARE2	mach/mt6795/include/mach/mt_rtc_hw.h	108;"	d
RTC_NEW_SPARE3	mach/mt6795/include/mach/mt_rtc_hw.h	116;"	d
RTC_NEW_SPARE_FG_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	91;"	d
RTC_NEW_SPARE_FG_SHIFT	mach/mt6795/include/mach/mt_rtc_hw.h	92;"	d
RTC_NO	mach/mt6795/hiau_ml/rtc/rtc-mt.h	21;"	d
RTC_NO	mach/mt6795/irmn6795_hiau_64/rtc/rtc-mt.h	21;"	d
RTC_OSC32CON	mach/mt6795/include/mach/mt_rtc_hw.h	122;"	d
RTC_OSC32CON_EMBCK_SEL_DCXO	mach/mt6795/include/mach/mt_rtc_hw.h	138;"	d
RTC_OSC32CON_EMBCK_SEL_EOSC	mach/mt6795/include/mach/mt_rtc_hw.h	139;"	d
RTC_OSC32CON_EMBCK_SEL_MODE	mach/mt6795/include/mach/mt_rtc_hw.h	141;"	d
RTC_OSC32CON_EOSC32_CHOP_EN	mach/mt6795/include/mach/mt_rtc_hw.h	132;"	d
RTC_OSC32CON_UNLOCK1	mach/mt6795/include/mach/mt_rtc_hw.h	123;"	d
RTC_OSC32CON_UNLOCK2	mach/mt6795/include/mach/mt_rtc_hw.h	124;"	d
RTC_OSC32CON_XOSC32_ENB	mach/mt6795/include/mach/mt_rtc_hw.h	142;"	d
RTC_OSC32CON_XOSCCALI_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	143;"	d
RTC_OVER_TIME_RESET	mach/mt6795/hiau_ml/rtc/rtc-mt.h	29;"	d
RTC_OVER_TIME_RESET	mach/mt6795/irmn6795_hiau_64/rtc/rtc-mt.h	29;"	d
RTC_PDN1	mach/mt6795/include/mach/mt_rtc_hw.h	169;"	d
RTC_PDN1_ANDROID_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	170;"	d
RTC_PDN1_BYPASS_PWR	mach/mt6795/include/mach/mt_rtc_hw.h	173;"	d
RTC_PDN1_DEBUG	mach/mt6795/include/mach/mt_rtc_hw.h	182;"	d
RTC_PDN1_FAC_RESET	mach/mt6795/include/mach/mt_rtc_hw.h	172;"	d
RTC_PDN1_FAST_BOOT	mach/mt6795/include/mach/mt_rtc_hw.h	180;"	d
RTC_PDN1_GPIO_BT	mach/mt6795/include/mach/mt_rtc_hw.h	177;"	d
RTC_PDN1_GPIO_FM	mach/mt6795/include/mach/mt_rtc_hw.h	178;"	d
RTC_PDN1_GPIO_GPS	mach/mt6795/include/mach/mt_rtc_hw.h	176;"	d
RTC_PDN1_GPIO_PMIC	mach/mt6795/include/mach/mt_rtc_hw.h	179;"	d
RTC_PDN1_GPIO_WIFI	mach/mt6795/include/mach/mt_rtc_hw.h	175;"	d
RTC_PDN1_KPOC	mach/mt6795/include/mach/mt_rtc_hw.h	181;"	d
RTC_PDN1_PWRON_TIME	mach/mt6795/include/mach/mt_rtc_hw.h	174;"	d
RTC_PDN1_RECOVERY_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	171;"	d
RTC_PDN2	mach/mt6795/include/mach/mt_rtc_hw.h	193;"	d
RTC_PDN2_AUTOBOOT	mach/mt6795/include/mach/mt_rtc_hw.h	200;"	d
RTC_PDN2_PWRON_ALARM	mach/mt6795/include/mach/mt_rtc_hw.h	196;"	d
RTC_PDN2_PWRON_LOGO	mach/mt6795/include/mach/mt_rtc_hw.h	202;"	d
RTC_PDN2_PWRON_MTH_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	194;"	d
RTC_PDN2_PWRON_MTH_SHIFT	mach/mt6795/include/mach/mt_rtc_hw.h	195;"	d
RTC_PDN2_PWRON_YEA_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	199;"	d
RTC_PDN2_PWRON_YEA_SHIFT	mach/mt6795/include/mach/mt_rtc_hw.h	201;"	d
RTC_PDN2_UART_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	197;"	d
RTC_PDN2_UART_SHIFT	mach/mt6795/include/mach/mt_rtc_hw.h	198;"	d
RTC_POWERKEY1	mach/mt6795/include/mach/mt_rtc_hw.h	150;"	d
RTC_POWERKEY1_KEY	mach/mt6795/include/mach/mt_rtc_hw.h	152;"	d
RTC_POWERKEY2	mach/mt6795/include/mach/mt_rtc_hw.h	151;"	d
RTC_POWERKEY2_KEY	mach/mt6795/include/mach/mt_rtc_hw.h	153;"	d
RTC_PROT	mach/mt6795/include/mach/mt_rtc_hw.h	230;"	d
RTC_PROT_UNLOCK1	mach/mt6795/include/mach/mt_rtc_hw.h	231;"	d
RTC_PROT_UNLOCK2	mach/mt6795/include/mach/mt_rtc_hw.h	232;"	d
RTC_REG_OSC32CON_XOSC32_ENB	mach/mt6795/include/mach/mt_rtc_hw.h	126;"	d
RTC_SPAR0	mach/mt6795/include/mach/mt_rtc_hw.h	210;"	d
RTC_SPAR0_32K_LESS	mach/mt6795/include/mach/mt_rtc_hw.h	213;"	d
RTC_SPAR0_LP_DET	mach/mt6795/include/mach/mt_rtc_hw.h	214;"	d
RTC_SPAR0_PWRON_SEC_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	211;"	d
RTC_SPAR0_PWRON_SEC_SHIFT	mach/mt6795/include/mach/mt_rtc_hw.h	212;"	d
RTC_SPAR1	mach/mt6795/include/mach/mt_rtc_hw.h	222;"	d
RTC_SPAR1_PWRON_DOM_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	227;"	d
RTC_SPAR1_PWRON_DOM_SHIFT	mach/mt6795/include/mach/mt_rtc_hw.h	228;"	d
RTC_SPAR1_PWRON_HOU_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	225;"	d
RTC_SPAR1_PWRON_HOU_SHIFT	mach/mt6795/include/mach/mt_rtc_hw.h	226;"	d
RTC_SPAR1_PWRON_MIN_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	223;"	d
RTC_SPAR1_PWRON_MIN_SHIFT	mach/mt6795/include/mach/mt_rtc_hw.h	224;"	d
RTC_TC_DOM	mach/mt6795/include/mach/mt_rtc_hw.h	67;"	d
RTC_TC_DOM_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	68;"	d
RTC_TC_DOW	mach/mt6795/include/mach/mt_rtc_hw.h	70;"	d
RTC_TC_DOW_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	71;"	d
RTC_TC_HOU	mach/mt6795/include/mach/mt_rtc_hw.h	64;"	d
RTC_TC_HOU_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	65;"	d
RTC_TC_MIN	mach/mt6795/include/mach/mt_rtc_hw.h	61;"	d
RTC_TC_MIN_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	62;"	d
RTC_TC_MTH	mach/mt6795/include/mach/mt_rtc_hw.h	73;"	d
RTC_TC_MTH_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	74;"	d
RTC_TC_SEC	mach/mt6795/include/mach/mt_rtc_hw.h	58;"	d
RTC_TC_SEC_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	59;"	d
RTC_TC_YEA	mach/mt6795/include/mach/mt_rtc_hw.h	76;"	d
RTC_TC_YEA_MASK	mach/mt6795/include/mach/mt_rtc_hw.h	77;"	d
RTC_WRTGR	mach/mt6795/include/mach/mt_rtc_hw.h	236;"	d
RTC_XOSCCALI_END	mach/mt6795/include/mach/mt_rtc_hw.h	148;"	d
RTC_XOSCCALI_START	mach/mt6795/include/mach/mt_rtc_hw.h	147;"	d
RTC_YES	mach/mt6795/hiau_ml/rtc/rtc-mt.h	20;"	d
RTC_YES	mach/mt6795/irmn6795_hiau_64/rtc/rtc-mt.h	20;"	d
RT_BUF_TBL_NPAGES	mach/mt6795/include/mach/camera_isp.h	430;"	d
RT_RANGE_HIGH_PRIORITY	mach/mt6795/include/mach/m4u.h	/^	RT_RANGE_HIGH_PRIORITY=0,$/;"	e	enum:__anon108
RUNTIME_BUFF	eemcs/eemcs_md.h	/^} RUNTIME_BUFF;$/;"	t	typeref:struct:RUNTIME_BUFF_st
RUNTIME_BUFF_st	eemcs/eemcs_md.h	/^typedef struct RUNTIME_BUFF_st {$/;"	s
RX	eemcs/eemcs_statistics.h	/^    RX,$/;"	e	enum:__anon322
RX	mach/mt6795/include/mach/mt_typedefs.h	/^enum {RX, TX, NONE};$/;"	e	enum:__anon89
RX0_RPT_PKT_LEN	eemcs/lte_hif_sdio.h	398;"	d
RXQ0_RECEIVED	eemcs/lte_hif_sdio.h	/^	RXQ0_RECEIVED = 0,$/;"	e	enum:__anon297
RXQ1_RECEIVED	eemcs/lte_hif_sdio.h	/^	RXQ1_RECEIVED = 1,$/;"	e	enum:__anon297
RXQ2_RECEIVED	eemcs/lte_hif_sdio.h	/^	RXQ2_RECEIVED = 2 ,	$/;"	e	enum:__anon297
RXQ3_RECEIVED	eemcs/lte_hif_sdio.h	/^	RXQ3_RECEIVED = 3 ,	$/;"	e	enum:__anon297
RXQ_NUM	eemcs/lte_df_main.h	/^	RXQ_NUM ,$/;"	e	enum:__anon313
RXQ_Q0	eemcs/lte_df_main.h	/^	RXQ_Q0 = 0,$/;"	e	enum:__anon313
RXQ_Q1	eemcs/lte_df_main.h	/^	RXQ_Q1 = 1,$/;"	e	enum:__anon313
RXQ_Q2	eemcs/lte_df_main.h	/^	RXQ_Q2 = 2 ,	$/;"	e	enum:__anon313
RXQ_Q3	eemcs/lte_df_main.h	/^	RXQ_Q3 = 3 ,	$/;"	e	enum:__anon313
RX_BUF_NUM	eemcs/lte_hif_sdio.h	136;"	d
RX_BUF_RESOURCE_LOWER_BOUND	dual_ccci/include/ccmni_net.h	158;"	d
RX_BUF_RESOURCE_OCCUPY_CNT	dual_ccci/include/ccmni_net.h	160;"	d
RX_BUF_RESOURCE_UPPER_BOUND	dual_ccci/include/ccmni_net.h	159;"	d
RX_BUGDET	eccci/modem_ccif.c	43;"	d	file:
RX_COLLECT_RESULT	eccci/modem_cldma.h	/^} RX_COLLECT_RESULT;$/;"	t	typeref:enum:__anon465
RX_ENHANC_MODE	eemcs/lte_hif_sdio.h	385;"	d
RX_INT_STATUS	mach/mt6795/include/mach/mt_musb_reg.h	312;"	d
RX_IRQ	eccci/ccci_core.h	/^	RX_IRQ, $/;"	e	enum:__anon431
RX_Q_0	eemcs/eemcs_ccci.h	/^    RX_Q_0 = RX_Q_MIN,$/;"	e	enum:__anon289
RX_Q_1	eemcs/eemcs_ccci.h	/^    RX_Q_1,$/;"	e	enum:__anon289
RX_Q_2	eemcs/eemcs_ccci.h	/^    RX_Q_2,$/;"	e	enum:__anon289
RX_Q_3	eemcs/eemcs_ccci.h	/^    RX_Q_3,$/;"	e	enum:__anon289
RX_Q_BOOT	eemcs/eemcs_ccci.h	/^    RX_Q_BOOT = RX_Q_MAX,$/;"	e	enum:__anon289
RX_Q_MAX	eemcs/eemcs_ccci.h	/^    RX_Q_MAX,$/;"	e	enum:__anon289
RX_Q_MIN	eemcs/eemcs_ccci.h	/^    RX_Q_MIN = TX_Q_MAX,$/;"	e	enum:__anon289
RX_RPT_PKT_LEN	eemcs/lte_hif_sdio.h	399;"	d
RX_TIMER_INTVAL	eccci/modem_ut.c	237;"	d	file:
R_BAT_SENSE	mach/mt6795/hiau_ml/power/cust_battery_meter.h	19;"	d
R_BAT_SENSE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	19;"	d
R_CHARGER_1	mach/mt6795/hiau_ml/power/cust_battery_meter.h	21;"	d
R_CHARGER_1	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	21;"	d
R_CHARGER_2	mach/mt6795/hiau_ml/power/cust_battery_meter.h	22;"	d
R_CHARGER_2	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	22;"	d
R_FG_BOARD_BASE	mach/mt6795/hiau_ml/power/cust_battery_meter.h	55;"	d
R_FG_BOARD_BASE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	55;"	d
R_FG_BOARD_SLOPE	mach/mt6795/hiau_ml/power/cust_battery_meter.h	56;"	d
R_FG_BOARD_SLOPE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	56;"	d
R_FG_VALUE	mach/mt6795/hiau_ml/power/cust_battery_meter.h	63;"	d
R_FG_VALUE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	63;"	d
R_I_SENSE	mach/mt6795/hiau_ml/power/cust_battery_meter.h	20;"	d
R_I_SENSE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	20;"	d
R_PROFILE_STRUC	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^} R_PROFILE_STRUC, *R_PROFILE_STRUC_P;$/;"	t	typeref:struct:_R_PROFILE_STRUC
R_PROFILE_STRUC	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^} R_PROFILE_STRUC, *R_PROFILE_STRUC_P;$/;"	t	typeref:struct:_R_PROFILE_STRUC
R_PROFILE_STRUC_P	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^} R_PROFILE_STRUC, *R_PROFILE_STRUC_P;$/;"	t	typeref:struct:_R_PROFILE_STRUC
R_PROFILE_STRUC_P	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^} R_PROFILE_STRUC, *R_PROFILE_STRUC_P;$/;"	t	typeref:struct:_R_PROFILE_STRUC
Read	mach/mt6795/camera_isp.c	/^    ISP_BUF_STRUCT      Read;$/;"	m	struct:__anon45	file:
RegDump	mach/mt6795/camera_isp.c	1152;"	d	file:
Reg_val	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int Reg_val;$/;"	m	union:_CQ_RTBC_FBC_
RegisterCAM_CALCharDrv	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^inline static int RegisterCAM_CALCharDrv(void)$/;"	f	file:
RegisterCAM_CALCharDrv	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^inline static int RegisterCAM_CALCharDrv(void)$/;"	f	file:
ResultData	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^    uint32_t    ResultData;$/;"	m	struct:__anon241
RndSeed	eemcs/lte_dev_test_at.h	/^	kal_uint8	RndSeed;$/;"	m	struct:_AT_PKT_HEADER
RootDirStartSec	mach/mt6795/include/mach/kdump_sdhc.h	/^    DWORD   RootDirStartSec;$/;"	m	struct:__anon175
Round_Operation	mach/mt6795/mt_dramc.c	/^U32 Round_Operation(U32 A, U32 B)$/;"	f
Round_Operation	mach/mt6795/mt_dramc_64.c	/^U32 Round_Operation(U32 A, U32 B)$/;"	f
RpcShareMemBase	dual_ccci/include/ccci_md.h	/^    int RpcShareMemBase;$/;"	m	struct:_modem_runtime
RpcShareMemBase	eemcs/eemcs_md.h	/^    int RpcShareMemBase;$/;"	m	struct:MODEM_RUNTIME_st
RpcShareMemSize	dual_ccci/include/ccci_md.h	/^    int RpcShareMemSize;$/;"	m	struct:_modem_runtime
RpcShareMemSize	eemcs/eemcs_md.h	/^    int RpcShareMemSize;	$/;"	m	struct:MODEM_RUNTIME_st
S16	mach/mt6795/include/mach/mt_typedefs.h	/^typedef signed short        S16;$/;"	t
S24CS64A_DEVICE_ID	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.h	27;"	d
S32	mach/mt6795/include/mach/mt_typedefs.h	/^typedef signed int          S32;$/;"	t
S64	mach/mt6795/include/mach/mt_typedefs.h	/^typedef signed long long    S64;$/;"	t
S8	mach/mt6795/include/mach/mt_typedefs.h	/^typedef signed char         S8;$/;"	t
SBCHK_BASE_HASH_CHECK	mach/mt6795/include/mach/sbchk_base.h	29;"	d
SBCHK_BASE_HASH_CHECK_FAIL	mach/mt6795/include/mach/sbchk_base.h	103;"	d
SBCHK_BASE_HASH_DATA_FAIL	mach/mt6795/include/mach/sbchk_base.h	102;"	d
SBCHK_BASE_HASH_INIT_FAIL	mach/mt6795/include/mach/sbchk_base.h	101;"	d
SBCHK_BASE_INDEX_OUT_OF_RANGE	mach/mt6795/include/mach/sbchk_base.h	104;"	d
SBCHK_BASE_OPEN_FAIL	mach/mt6795/include/mach/sbchk_base.h	99;"	d
SBCHK_BASE_READ_FAIL	mach/mt6795/include/mach/sbchk_base.h	100;"	d
SBCHK_ENGINE_HASH	mach/mt6795/include/mach/sbchk_base.h	77;"	d
SBCHK_ENGINE_PATH	mach/mt6795/include/mach/sbchk_base.h	20;"	d
SBCHK_MODULE_HASH	mach/mt6795/include/mach/sbchk_base.h	78;"	d
SBCHK_MODULE_PATH	mach/mt6795/include/mach/sbchk_base.h	21;"	d
SCAM_BASE	mach/mt6795/include/mach/mt_reg_base.h	416;"	d
SDIOMAIL_BOOTING_ACK	eemcs/eemcs_boot.h	39;"	d
SDIOMAIL_BOOTING_REQ	eemcs/eemcs_boot.h	38;"	d
SDIOMAIL_DL_ACK	eemcs/eemcs_boot.h	41;"	d
SDIOMAIL_DL_REQ	eemcs/eemcs_boot.h	40;"	d
SDIOMAIL_REF	eemcs/eemcs_boot.h	42;"	d
SDIOMB_ACK_TIMEOUT_MASK	eemcs/lte_dev_test.c	9577;"	d	file:
SDIOMB_BOOT_ACK_MAGIC	eemcs/lte_dev_test.c	9573;"	d	file:
SDIOMB_BOOT_REQ_MAGIC	eemcs/lte_dev_test.c	9572;"	d	file:
SDIOMB_DOWNLOAD_ACK_MAGIC	eemcs/lte_dev_test.c	9575;"	d	file:
SDIOMB_DOWNLOAD_REQ_MAGIC	eemcs/lte_dev_test.c	9574;"	d	file:
SDIOMB_REQ_REFUSE_MAGIC	eemcs/lte_dev_test.c	9576;"	d	file:
SDIO_AT_BIG_SIZE	eemcs/lte_dev_test.h	/^    SDIO_AT_BIG_SIZE,$/;"	e	enum:_athif_cmd_code
SDIO_AT_CLEAN_18V_BIT	eemcs/lte_dev_test.h	/^    SDIO_AT_CLEAN_18V_BIT = 0x1F0,$/;"	e	enum:_athif_cmd_code
SDIO_AT_CMD_LOOPBACK	eemcs/lte_dev_test.h	/^    SDIO_AT_CMD_LOOPBACK = 0x100,$/;"	e	enum:_athif_cmd_code
SDIO_AT_D2H_NORMAL_OP	eemcs/lte_dev_test.h	/^    SDIO_AT_D2H_NORMAL_OP,$/;"	e	enum:_athif_cmd_code
SDIO_AT_DL_BIG_SIZE	eemcs/lte_dev_test.h	/^    SDIO_AT_DL_BIG_SIZE, $/;"	e	enum:_athif_cmd_code
SDIO_AT_DL_INT_TEST_SWITCH	eemcs/lte_dev_test.h	/^   SDIO_AT_DL_INT_TEST_SWITCH,$/;"	e	enum:_athif_cmd_code
SDIO_AT_DL_SEND_SP	eemcs/lte_dev_test.h	/^    SDIO_AT_DL_SEND_SP,$/;"	e	enum:_athif_cmd_code
SDIO_AT_EXCEPTION_TEST	eemcs/lte_dev_test.h	/^    SDIO_AT_EXCEPTION_TEST = 0x1F3,$/;"	e	enum:_athif_cmd_code
SDIO_AT_MB_LOOPBACK	eemcs/lte_dev_test.h	/^    SDIO_AT_MB_LOOPBACK,$/;"	e	enum:_athif_cmd_code
SDIO_AT_NORMAL_DLQ_OP	eemcs/lte_dev_test.h	/^    SDIO_AT_NORMAL_DLQ_OP,$/;"	e	enum:_athif_cmd_code
SDIO_AT_PRESLT_END	eemcs/lte_dev_test.h	/^    SDIO_AT_PRESLT_END = 0x1F2,$/;"	e	enum:_athif_cmd_code
SDIO_AT_READ_INT_MASK	eemcs/lte_dev_test.h	/^    SDIO_AT_READ_INT_MASK,$/;"	e	enum:_athif_cmd_code
SDIO_AT_READ_INT_STATUS	eemcs/lte_dev_test.h	/^   SDIO_AT_READ_INT_STATUS,$/;"	e	enum:_athif_cmd_code
SDIO_AT_READ_TX_COMP_RET	eemcs/lte_dev_test.h	/^    SDIO_AT_READ_TX_COMP_RET,$/;"	e	enum:_athif_cmd_code
SDIO_AT_RESET_DL_QUEUE	eemcs/lte_dev_test.h	/^   SDIO_AT_RESET_DL_QUEUE,$/;"	e	enum:_athif_cmd_code
SDIO_AT_RESET_UL_QUEUE	eemcs/lte_dev_test.h	/^    SDIO_AT_RESET_UL_QUEUE,$/;"	e	enum:_athif_cmd_code
SDIO_AT_SELF_NORMAL_INT	eemcs/lte_dev_test.h	/^    SDIO_AT_SELF_NORMAL_INT,$/;"	e	enum:_athif_cmd_code
SDIO_AT_SELF_SLEEP	eemcs/lte_dev_test.h	/^    SDIO_AT_SELF_SLEEP,$/;"	e	enum:_athif_cmd_code
SDIO_AT_SET_BLOCK_INT	eemcs/lte_dev_test.h	/^    SDIO_AT_SET_BLOCK_INT = 0x1F1,$/;"	e	enum:_athif_cmd_code
SDIO_AT_SET_INT_MASK	eemcs/lte_dev_test.h	/^    SDIO_AT_SET_INT_MASK,$/;"	e	enum:_athif_cmd_code
SDIO_AT_SET_WAKEUP_EINT	eemcs/lte_dev_test.h	/^    SDIO_AT_SET_WAKEUP_EINT,$/;"	e	enum:_athif_cmd_code
SDIO_AT_SW_INT	eemcs/lte_dev_test.h	/^    SDIO_AT_SW_INT,$/;"	e	enum:_athif_cmd_code
SDIO_AT_UL_BIG_SIZE	eemcs/lte_dev_test.h	/^    SDIO_AT_UL_BIG_SIZE,$/;"	e	enum:_athif_cmd_code
SDIO_AT_WAKEUP_EVENT_TEST	eemcs/lte_dev_test.h	/^    SDIO_AT_WAKEUP_EVENT_TEST,$/;"	e	enum:_athif_cmd_code
SDIO_AT_WD_RESET	eemcs/lte_dev_test.h	/^    SDIO_AT_WD_RESET,$/;"	e	enum:_athif_cmd_code
SDIO_CIS0_FW_ADDR	eemcs/lte_dev_test.h	79;"	d
SDIO_CIS1_FW_ADDR	eemcs/lte_dev_test.h	80;"	d
SDIO_ENHANCE_WHISR	eemcs/lte_hif_sdio.h	/^typedef struct SDIO_ENHANCE_WHISR {$/;"	s
SDIO_FN0_CCCR_BICR	eemcs/lte_dev_test.h	62;"	d
SDIO_FN0_CCCR_BSR	eemcs/lte_dev_test.h	65;"	d
SDIO_FN0_CCCR_CCPR	eemcs/lte_dev_test.h	64;"	d
SDIO_FN0_CCCR_CCR	eemcs/lte_dev_test.h	63;"	d
SDIO_FN0_CCCR_CIS0	eemcs/lte_dev_test.h	76;"	d
SDIO_FN0_CCCR_CIS1	eemcs/lte_dev_test.h	77;"	d
SDIO_FN0_CCCR_CSRR	eemcs/lte_dev_test.h	55;"	d
SDIO_FN0_CCCR_DSR	eemcs/lte_dev_test.h	73;"	d
SDIO_FN0_CCCR_EFR	eemcs/lte_dev_test.h	67;"	d
SDIO_FN0_CCCR_F0BSR	eemcs/lte_dev_test.h	69;"	d
SDIO_FN0_CCCR_FSR	eemcs/lte_dev_test.h	66;"	d
SDIO_FN0_CCCR_HSR	eemcs/lte_dev_test.h	71;"	d
SDIO_FN0_CCCR_IER	eemcs/lte_dev_test.h	59;"	d
SDIO_FN0_CCCR_IEXTR	eemcs/lte_dev_test.h	74;"	d
SDIO_FN0_CCCR_IOAR	eemcs/lte_dev_test.h	61;"	d
SDIO_FN0_CCCR_IOBSF1R	eemcs/lte_dev_test.h	75;"	d
SDIO_FN0_CCCR_IOER	eemcs/lte_dev_test.h	57;"	d
SDIO_FN0_CCCR_IORR	eemcs/lte_dev_test.h	58;"	d
SDIO_FN0_CCCR_IPR	eemcs/lte_dev_test.h	60;"	d
SDIO_FN0_CCCR_PCR	eemcs/lte_dev_test.h	70;"	d
SDIO_FN0_CCCR_RFR	eemcs/lte_dev_test.h	68;"	d
SDIO_FN0_CCCR_SDSRR	eemcs/lte_dev_test.h	56;"	d
SDIO_FN0_CCCR_UHSR	eemcs/lte_dev_test.h	72;"	d
SDIO_FN1_FBR_CIS	eemcs/lte_dev_test.h	90;"	d
SDIO_FN1_FBR_CSAR	eemcs/lte_dev_test.h	87;"	d
SDIO_FN1_FBR_EXTSCR	eemcs/lte_dev_test.h	88;"	d
SDIO_FN1_FBR_F1BSR	eemcs/lte_dev_test.h	91;"	d
SDIO_FN1_FBR_PSR	eemcs/lte_dev_test.h	89;"	d
SDIO_H	eemcs/eemcs_ccci.h	/^}SDIO_H;$/;"	t	typeref:struct:__anon295
SDIO_INT_CTL	eemcs/lte_hif_sdio.h	382;"	d
SDIO_IP_CLKDLYCR	eemcs/lte_hif_sdio.h	362;"	d
SDIO_IP_CLKIOCR	eemcs/lte_hif_sdio.h	356;"	d
SDIO_IP_CMDDLYCR	eemcs/lte_hif_sdio.h	363;"	d
SDIO_IP_CMDIOCR	eemcs/lte_hif_sdio.h	357;"	d
SDIO_IP_D2HRM0R	eemcs/lte_hif_sdio.h	345;"	d
SDIO_IP_D2HRM1R	eemcs/lte_hif_sdio.h	346;"	d
SDIO_IP_DAT0IOCR	eemcs/lte_hif_sdio.h	358;"	d
SDIO_IP_DAT1IOCR	eemcs/lte_hif_sdio.h	359;"	d
SDIO_IP_DAT2IOCR	eemcs/lte_hif_sdio.h	360;"	d
SDIO_IP_DAT3IOCR	eemcs/lte_hif_sdio.h	361;"	d
SDIO_IP_H2DSM0R	eemcs/lte_hif_sdio.h	343;"	d
SDIO_IP_H2DSM1R	eemcs/lte_hif_sdio.h	344;"	d
SDIO_IP_IDATDLYCR1	eemcs/lte_hif_sdio.h	365;"	d
SDIO_IP_IDATDLYCR2	eemcs/lte_hif_sdio.h	366;"	d
SDIO_IP_ILCHCR	eemcs/lte_hif_sdio.h	367;"	d
SDIO_IP_ODATDLYCR	eemcs/lte_hif_sdio.h	364;"	d
SDIO_IP_WASR	eemcs/lte_hif_sdio.h	330;"	d
SDIO_IP_WCIR	eemcs/lte_hif_sdio.h	323;"	d
SDIO_IP_WHCR	eemcs/lte_hif_sdio.h	326;"	d
SDIO_IP_WHIER	eemcs/lte_hif_sdio.h	328;"	d
SDIO_IP_WHISR	eemcs/lte_hif_sdio.h	327;"	d
SDIO_IP_WHLPCR	eemcs/lte_hif_sdio.h	324;"	d
SDIO_IP_WPLRCR	eemcs/lte_hif_sdio.h	355;"	d
SDIO_IP_WRDR0	eemcs/lte_hif_sdio.h	338;"	d
SDIO_IP_WRDR1	eemcs/lte_hif_sdio.h	339;"	d
SDIO_IP_WRDR2	eemcs/lte_hif_sdio.h	340;"	d
SDIO_IP_WRDR3	eemcs/lte_hif_sdio.h	341;"	d
SDIO_IP_WRPLR	eemcs/lte_hif_sdio.h	348;"	d
SDIO_IP_WRPLR1	eemcs/lte_hif_sdio.h	349;"	d
SDIO_IP_WSDIOCSR	eemcs/lte_hif_sdio.h	325;"	d
SDIO_IP_WSICR	eemcs/lte_hif_sdio.h	331;"	d
SDIO_IP_WTDR1	eemcs/lte_hif_sdio.h	336;"	d
SDIO_IP_WTMCR	eemcs/lte_hif_sdio.h	352;"	d
SDIO_IP_WTMDPCR0	eemcs/lte_hif_sdio.h	353;"	d
SDIO_IP_WTMDPCR1	eemcs/lte_hif_sdio.h	354;"	d
SDIO_IP_WTMDR	eemcs/lte_hif_sdio.h	351;"	d
SDIO_IP_WTSR0	eemcs/lte_hif_sdio.h	332;"	d
SDIO_IP_WTSR1	eemcs/lte_hif_sdio.h	333;"	d
SDIO_PROC_QUEUE_HANDLE	eemcs/lte_hif_sdio.h	/^typedef struct SDIO_PROC_QUEUE_HANDLE {$/;"	s
SDIO_QUEUE_IDX	eemcs/eemcs_ccci.h	/^}SDIO_QUEUE_IDX;$/;"	t	typeref:enum:__anon289
SDIO_RXQ	eemcs/eemcs_ccci.h	103;"	d
SDIO_RX_QUEUE_INFO	eemcs/lte_hif_sdio.h	/^typedef struct SDIO_RX_QUEUE_INFO {$/;"	s
SDIO_RX_Q_NUM	eemcs/eemcs_ccci.h	101;"	d
SDIO_THREAD_IDLE	eemcs/lte_dev_test.h	/^	SDIO_THREAD_IDLE = 0x0 , $/;"	e	enum:_SDIO_THREAD_STATE
SDIO_THREAD_RUNNING	eemcs/lte_dev_test.h	/^	SDIO_THREAD_RUNNING = 0x1 , $/;"	e	enum:_SDIO_THREAD_STATE
SDIO_THREAD_STATE	eemcs/lte_dev_test.h	/^}SDIO_THREAD_STATE ;$/;"	t	typeref:enum:_SDIO_THREAD_STATE
SDIO_TXQ	eemcs/eemcs_ccci.h	102;"	d
SDIO_TXRXWORK_RESP	eemcs/lte_hif_sdio.h	/^}SDIO_TXRXWORK_RESP ;$/;"	t	typeref:enum:_SDIO_TXRXWORK_RESP
SDIO_TXRXWORK_STATE	eemcs/lte_hif_sdio.h	/^}SDIO_TXRXWORK_STATE ;$/;"	t	typeref:enum:_SDIO_TXRXWORK_STATE
SDIO_TX_QUEUE_INFO	eemcs/lte_hif_sdio.h	/^typedef struct SDIO_TX_QUEUE_INFO {$/;"	s
SDIO_TX_Q_NUM	eemcs/eemcs_ccci.h	100;"	d
SDIO_TX_SDU_HEADER	eemcs/lte_hif_sdio.h	/^typedef struct SDIO_TX_SDU_HEADER {$/;"	s
SDIO_WASR	eemcs/lte_hif_sdio.h	/^typedef struct SDIO_WASR {$/;"	s
SDIO_WHISR	eemcs/lte_hif_sdio.h	/^typedef struct SDIO_WHISR {$/;"	s
SDIO_WTSR0	eemcs/lte_hif_sdio.h	/^typedef struct SDIO_WTSR0 {$/;"	s
SDIO_WTSR1	eemcs/lte_hif_sdio.h	/^typedef struct SDIO_WTSR1 {$/;"	s
SDM_PLL_N_INFO_CHG	mach/mt6795/mt_clkmgr.c	603;"	d	file:
SDM_PLL_N_INFO_CHG	mach/mt6795/mt_clkmgr_64.c	542;"	d	file:
SDM_PLL_N_INFO_MASK	mach/mt6795/mt_clkmgr.c	601;"	d	file:
SDM_PLL_N_INFO_MASK	mach/mt6795/mt_clkmgr_64.c	540;"	d	file:
SECCFG_ATTR	masp/asf/asf_inc/sec_cfg_common.h	/^} SECCFG_ATTR;$/;"	t	typeref:enum:__anon478
SECCFG_CRYPTO_H	masp/asf/asf_inc/sec_cfg_crypto.h	2;"	d
SECCFG_EXT_REGION	masp/asf/asf_inc/sec_cfg_v3.h	/^} SECCFG_EXT_REGION;$/;"	t	typeref:struct:__anon515
SECCFG_STATUS	masp/asf/asf_inc/sec_cfg_common.h	/^} SECCFG_STATUS;$/;"	t	typeref:enum:__anon477
SECCFG_SUPPORT_VERSION	masp/asf/asf_inc/sec_cfg_common.h	36;"	d
SECCFG_U	masp/asf/asf_inc/sec_cfg.h	/^} SECCFG_U;$/;"	t	typeref:union:__anon513
SECCFG_UNSET	masp/asf/asf_inc/sec_cfg_ver.h	/^    SECCFG_UNSET        = 4$/;"	e	enum:__anon508
SECCFG_V1	masp/asf/asf_inc/sec_cfg_ver.h	/^    SECCFG_V1           = 1,$/;"	e	enum:__anon508
SECCFG_V1_2	masp/asf/asf_inc/sec_cfg_ver.h	/^    SECCFG_V1_2         = 2,    $/;"	e	enum:__anon508
SECCFG_V3	masp/asf/asf_inc/sec_cfg_ver.h	/^    SECCFG_V3           = 3,$/;"	e	enum:__anon508
SECCFG_VER	masp/asf/asf_inc/sec_cfg_ver.h	/^} SECCFG_VER;$/;"	t	typeref:enum:__anon508
SECIMGHEADER_H	masp/asf/asf_inc/sec_sign_header.h	2;"	d
SECLIB_CTRL_H	masp/asf/asf_inc/sec_ctrl.h	2;"	d
SECMOD_H	masp/mt6795/module/sec_mod.h	2;"	d
SECRO_SEARCH_LEN	masp/asf/asf_inc/sec_mtd.h	21;"	d
SECRO_SEARCH_REGION	masp/asf/asf_inc/sec_mtd.h	29;"	d
SECRO_SEARCH_START	masp/asf/asf_inc/sec_mtd.h	20;"	d
SECURE_CFG_V1	masp/asf/asf_inc/sec_cfg_v1.h	/^} SECURE_CFG_V1;$/;"	t	typeref:struct:__anon521
SECURE_CFG_V3	masp/asf/asf_inc/sec_cfg_v3.h	/^} SECURE_CFG_V3;$/;"	t	typeref:struct:__anon517
SECURE_DL_LOCK_TABLE	masp/asf/asf_inc/sec_cfg_v1.h	/^} SECURE_DL_LOCK_TABLE;$/;"	t	typeref:struct:__anon519
SECURE_IMAGE_COUNT	masp/asf/asf_inc/sec_cfg_v1.h	55;"	d
SECURE_IMAGE_COUNT_V3	masp/asf/asf_inc/sec_cfg_v3.h	46;"	d
SECURE_IMG_INFO_V1	masp/asf/asf_inc/sec_cfg_v1.h	/^} SECURE_IMG_INFO_V1;$/;"	t	typeref:struct:__anon520
SECURE_IMG_INFO_V3	masp/asf/asf_inc/sec_cfg_v3.h	/^} SECURE_IMG_INFO_V3;$/;"	t	typeref:struct:__anon516
SECURE_INFO	masp/asf/asf_inc/sec_boot_lib.h	/^} SECURE_INFO;$/;"	t	typeref:struct:__anon507
SEC_AES_DEBUG_LOG	masp/asf/core/sec_aes.c	23;"	d	file:
SEC_AUTH_H	masp/asf/asf_inc/sec_auth.h	2;"	d
SEC_BOOT_CORE_H	masp/asf/asf_inc/sec_boot_core.h	2;"	d
SEC_BOOT_H	masp/asf/asf_inc/sec_boot.h	2;"	d
SEC_BOOT_INIT	masp/asf/asf_inc/sec_ioctl.h	11;"	d
SEC_BOOT_IS_ENABLED	masp/asf/asf_inc/sec_ioctl.h	12;"	d
SEC_BOOT_LIB_H	masp/asf/asf_inc/sec_boot_lib.h	2;"	d
SEC_BOOT_NOTIFY_FAIL	masp/asf/asf_inc/sec_ioctl.h	31;"	d
SEC_BOOT_NOTIFY_MARK_STATUS	masp/asf/asf_inc/sec_ioctl.h	29;"	d
SEC_BOOT_NOTIFY_PASS	masp/asf/asf_inc/sec_ioctl.h	30;"	d
SEC_BOOT_NOTIFY_RMSDUP_DONE	masp/asf/asf_inc/sec_ioctl.h	32;"	d
SEC_BOOT_NOTIFY_STATUS	masp/asf/asf_inc/sec_ioctl.h	33;"	d
SEC_BOOT_PART_CHECK_ENABLE	masp/asf/asf_inc/sec_ioctl.h	28;"	d
SEC_BUF_LEN	masp/asf/asf_inc/sec_cfg_common.h	31;"	d
SEC_CCCI_LIB_H	masp/asf/asf_inc/sec_ccci.h	2;"	d
SEC_CFG_BEGIN	masp/asf/asf_inc/sec_cfg_common.h	42;"	d
SEC_CFG_BEGIN_LEN	masp/asf/asf_inc/sec_cfg_common.h	43;"	d
SEC_CFG_COMMON_H	masp/asf/asf_inc/sec_cfg_common.h	2;"	d
SEC_CFG_COMPLETE_NUM	masp/asf/asf_inc/sec_cfg_common.h	/^    SEC_CFG_COMPLETE_NUM        = 0x43434343,   \/* CCCC *\/ $/;"	e	enum:__anon477
SEC_CFG_END_PATTERN	masp/asf/asf_inc/sec_cfg_common.h	73;"	d
SEC_CFG_H	masp/asf/asf_inc/sec_cfg.h	2;"	d
SEC_CFG_INCOMPLETE_NUM	masp/asf/asf_inc/sec_cfg_common.h	/^    SEC_CFG_INCOMPLETE_NUM      = 0x49494949    \/* IIII *\/$/;"	e	enum:__anon477
SEC_CFG_MAGIC_NUM	masp/asf/asf_inc/sec_cfg_common.h	41;"	d
SEC_CFG_RESERVED	masp/asf/asf_inc/sec_cfg_v1.h	56;"	d
SEC_CFG_V1_H	masp/asf/asf_inc/sec_cfg_v1.h	2;"	d
SEC_CFG_V3_H	masp/asf/asf_inc/sec_cfg_v3.h	2;"	d
SEC_CFG_VER_H	masp/asf/asf_inc/sec_cfg_ver.h	2;"	d
SEC_CHUNK_SIZE_16M	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CHUNK_SIZE_16M = 0x01000000,$/;"	e	enum:__anon502
SEC_CHUNK_SIZE_1M	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CHUNK_SIZE_1M = 0x00100000,$/;"	e	enum:__anon502
SEC_CHUNK_SIZE_2M	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CHUNK_SIZE_2M = 0x00200000,$/;"	e	enum:__anon502
SEC_CHUNK_SIZE_32M	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CHUNK_SIZE_32M = 0x02000000,$/;"	e	enum:__anon502
SEC_CHUNK_SIZE_4M	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CHUNK_SIZE_4M = 0x00400000,$/;"	e	enum:__anon502
SEC_CHUNK_SIZE_8M	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CHUNK_SIZE_8M = 0x00800000,$/;"	e	enum:__anon502
SEC_CHUNK_SIZE_UNKNOWN	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CHUNK_SIZE_UNKNOWN = 0x00100000,$/;"	e	enum:__anon502
SEC_CHUNK_SIZE_ZERO	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CHUNK_SIZE_ZERO = 0,$/;"	e	enum:__anon502
SEC_CRYPTO_ENCRYPTION_TYPE	masp/asf/asf_inc/sec_sign_extension.h	/^} SEC_CRYPTO_ENCRYPTION_TYPE;$/;"	t	typeref:enum:__anon499
SEC_CRYPTO_ENC_AES128	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CRYPTO_ENC_AES128 = 2,$/;"	e	enum:__anon499
SEC_CRYPTO_ENC_AES192	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CRYPTO_ENC_AES192 = 3,    $/;"	e	enum:__anon499
SEC_CRYPTO_ENC_AES256	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CRYPTO_ENC_AES256 = 4,$/;"	e	enum:__anon499
SEC_CRYPTO_ENC_RC4	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CRYPTO_ENC_RC4 = 1,$/;"	e	enum:__anon499
SEC_CRYPTO_ENC_UNKNOWN	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CRYPTO_ENC_UNKNOWN = 0,$/;"	e	enum:__anon499
SEC_CRYPTO_HASH_MD5	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CRYPTO_HASH_MD5 = 1,$/;"	e	enum:__anon497
SEC_CRYPTO_HASH_SHA1	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CRYPTO_HASH_SHA1 = 2,$/;"	e	enum:__anon497
SEC_CRYPTO_HASH_SHA256	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CRYPTO_HASH_SHA256 = 3,$/;"	e	enum:__anon497
SEC_CRYPTO_HASH_SHA512	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CRYPTO_HASH_SHA512 = 4,$/;"	e	enum:__anon497
SEC_CRYPTO_HASH_SIZE_BYTES	masp/asf/asf_inc/sec_sign_extension.h	/^} SEC_CRYPTO_HASH_SIZE_BYTES;$/;"	t	typeref:enum:__anon500
SEC_CRYPTO_HASH_TYPE	masp/asf/asf_inc/sec_sign_extension.h	/^} SEC_CRYPTO_HASH_TYPE;$/;"	t	typeref:enum:__anon497
SEC_CRYPTO_HASH_UNKNOWN	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CRYPTO_HASH_UNKNOWN = 0,$/;"	e	enum:__anon497
SEC_CRYPTO_SIGNATURE_SIZE_BYTES	masp/asf/asf_inc/sec_sign_extension.h	/^} SEC_CRYPTO_SIGNATURE_SIZE_BYTES;$/;"	t	typeref:enum:__anon501
SEC_CRYPTO_SIGNATURE_TYPE	masp/asf/asf_inc/sec_sign_extension.h	/^} SEC_CRYPTO_SIGNATURE_TYPE;$/;"	t	typeref:enum:__anon498
SEC_CRYPTO_SIG_RSA1024	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CRYPTO_SIG_RSA1024 = 2,$/;"	e	enum:__anon498
SEC_CRYPTO_SIG_RSA2048	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CRYPTO_SIG_RSA2048 = 3,$/;"	e	enum:__anon498
SEC_CRYPTO_SIG_RSA512	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CRYPTO_SIG_RSA512 = 1,$/;"	e	enum:__anon498
SEC_CRYPTO_SIG_UNKNOWN	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_CRYPTO_SIG_UNKNOWN = 0,$/;"	e	enum:__anon498
SEC_DEV	masp/asf/asf_inc/sec_ioctl.h	48;"	d
SEC_DEV_NAME	masp/mt6795/module/sec_mod.c	64;"	d	file:
SEC_ERROR_H	masp/asf/asf_inc/sec_error.h	2;"	d
SEC_EXTENSION_HEADER_MAGIC	masp/asf/asf_inc/sec_sign_extension.h	7;"	d
SEC_EXTENSION_MAGIC	masp/asf/asf_inc/sec_sign_extension.h	5;"	d
SEC_EXTENSION_MAGIC_V4	masp/asf/asf_inc/sec_sign_extension.h	6;"	d
SEC_EXTENSTION_CRYPTO	masp/asf/asf_inc/sec_sign_extension.h	/^} SEC_EXTENSTION_CRYPTO;$/;"	t	typeref:struct:_SEC_EXTENSTION_CRYPTO
SEC_EXTENSTION_END_MARK	masp/asf/asf_inc/sec_sign_extension.h	/^} SEC_EXTENSTION_END_MARK;$/;"	t	typeref:struct:_SEC_EXTENSTION_END_MARK
SEC_EXTENSTION_HASH_ONLY	masp/asf/asf_inc/sec_sign_extension.h	/^} SEC_EXTENSTION_HASH_ONLY;$/;"	t	typeref:struct:_SEC_EXTENSTION_HASH_ONLY
SEC_EXTENSTION_HASH_ONLY_64	masp/asf/asf_inc/sec_sign_extension.h	/^} SEC_EXTENSTION_HASH_ONLY_64;$/;"	t	typeref:struct:_SEC_EXTENSTION_HASH_ONLY_64
SEC_EXTENSTION_HASH_SIG	masp/asf/asf_inc/sec_sign_extension.h	/^} SEC_EXTENSTION_HASH_SIG;$/;"	t	typeref:struct:_SEC_EXTENSTION_HASH_SIG
SEC_EXT_HDR_CRYPTO	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_EXT_HDR_CRYPTO = 1,$/;"	e	enum:__anon496
SEC_EXT_HDR_END_MARK	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_EXT_HDR_END_MARK = 0xFFFFFFFF$/;"	e	enum:__anon496
SEC_EXT_HDR_FRAG_CFG	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_EXT_HDR_FRAG_CFG = 2,$/;"	e	enum:__anon496
SEC_EXT_HDR_HASH_ONLY	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_EXT_HDR_HASH_ONLY = 3,$/;"	e	enum:__anon496
SEC_EXT_HDR_HASH_ONLY_64	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_EXT_HDR_HASH_ONLY_64 = 6,$/;"	e	enum:__anon496
SEC_EXT_HDR_HASH_SIG	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_EXT_HDR_HASH_SIG = 4,$/;"	e	enum:__anon496
SEC_EXT_HDR_SPARSE	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_EXT_HDR_SPARSE = 5,$/;"	e	enum:__anon496
SEC_EXT_HDR_UNKNOWN	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_EXT_HDR_UNKNOWN = 0,$/;"	e	enum:__anon496
SEC_EXT_HEADER_TYPE	masp/asf/asf_inc/sec_sign_extension.h	/^} SEC_EXT_HEADER_TYPE;$/;"	t	typeref:enum:__anon496
SEC_FRAGMENT_CFG	masp/asf/asf_inc/sec_sign_extension.h	/^} SEC_FRAGMENT_CFG;$/;"	t	typeref:struct:_SEC_FRAGMENT_CFG
SEC_FRAG_CHUNK_SIZE_BYTES	masp/asf/asf_inc/sec_sign_extension.h	/^} SEC_FRAG_CHUNK_SIZE_BYTES;$/;"	t	typeref:enum:__anon502
SEC_GET_RANDOM_ID	masp/asf/asf_inc/sec_ioctl.h	8;"	d
SEC_HACC_CONFIG	masp/asf/asf_inc/sec_ioctl.h	22;"	d
SEC_HACC_ENABLE_CLK	masp/asf/asf_inc/sec_ioctl.h	25;"	d
SEC_HACC_LOCK	masp/asf/asf_inc/sec_ioctl.h	23;"	d
SEC_HACC_UNLOCK	masp/asf/asf_inc/sec_ioctl.h	24;"	d
SEC_HDR_H	masp/asf/asf_inc/sec_hdr.h	2;"	d
SEC_HDR_V1	masp/asf/asf_inc/sec_sign_header.h	/^    SEC_HDR_V1 = 1,$/;"	e	enum:__anon511
SEC_HDR_V2	masp/asf/asf_inc/sec_sign_header.h	/^    SEC_HDR_V2 = 2,$/;"	e	enum:__anon511
SEC_HDR_V3	masp/asf/asf_inc/sec_sign_header.h	/^    SEC_HDR_V3 = 3,$/;"	e	enum:__anon511
SEC_HDR_V4	masp/asf/asf_inc/sec_sign_header.h	/^    SEC_HDR_V4 = 4,$/;"	e	enum:__anon511
SEC_HEVC_DOP	masp/asf/asf_inc/sec_ioctl.h	44;"	d
SEC_HEVC_EOP	masp/asf/asf_inc/sec_ioctl.h	43;"	d
SEC_IMG_ATTR	masp/asf/asf_inc/sec_cfg_common.h	/^} SEC_IMG_ATTR;$/;"	t	typeref:enum:__anon476
SEC_IMG_EXTENSTION_SET	masp/asf/asf_inc/sec_sign_extension.h	/^} SEC_IMG_EXTENSTION_SET;$/;"	t	typeref:struct:_SEC_IMG_EXTENSTION_SET
SEC_IMG_HEADER	masp/asf/asf_inc/sec_sign_header.h	/^} SEC_IMG_HEADER_V2, SEC_IMG_HEADER_V3, SEC_IMG_HEADER;$/;"	t	typeref:struct:_SEC_IMG_HEADER_V2
SEC_IMG_HEADER_SIZE	masp/asf/asf_inc/sec_sign_header.h	21;"	d
SEC_IMG_HEADER_U	masp/asf/asf_inc/sec_sign_header.h	/^} SEC_IMG_HEADER_U;$/;"	t	typeref:union:__anon510
SEC_IMG_HEADER_V1	masp/asf/asf_inc/sec_sign_header.h	/^} SEC_IMG_HEADER_V1;$/;"	t	typeref:struct:_SEC_IMG_HEADER_V1
SEC_IMG_HEADER_V2	masp/asf/asf_inc/sec_sign_header.h	/^} SEC_IMG_HEADER_V2, SEC_IMG_HEADER_V3, SEC_IMG_HEADER;$/;"	t	typeref:struct:_SEC_IMG_HEADER_V2
SEC_IMG_HEADER_V3	masp/asf/asf_inc/sec_sign_header.h	/^} SEC_IMG_HEADER_V2, SEC_IMG_HEADER_V3, SEC_IMG_HEADER;$/;"	t	typeref:struct:_SEC_IMG_HEADER_V2
SEC_IMG_HEADER_V4	masp/asf/asf_inc/sec_sign_header.h	/^} SEC_IMG_HEADER_V4;$/;"	t	typeref:struct:_SEC_IMG_HEADER_V4
SEC_IMG_HEADER_VER	masp/asf/asf_inc/sec_sign_header.h	/^} SEC_IMG_HEADER_VER;$/;"	t	typeref:enum:__anon511
SEC_IMG_MAGIC	masp/asf/asf_inc/sec_sign_header.h	18;"	d
SEC_IMG_MAGIC_LEN	masp/asf/asf_inc/sec_sign_header.h	19;"	d
SEC_IMG_MAGIC_NUM	masp/asf/asf_inc/sec_cfg_common.h	16;"	d
SEC_IMG_U	masp/asf/asf_inc/sec_cfg.h	/^} SEC_IMG_U;$/;"	t	typeref:union:__anon514
SEC_IOCTL_H	masp/asf/asf_inc/sec_ioctl.h	2;"	d
SEC_IOC_MAGIC	masp/asf/asf_inc/sec_ioctl.h	5;"	d
SEC_IOC_MAXNR	masp/asf/asf_inc/sec_ioctl.h	46;"	d
SEC_KEY_H	masp/asf/asf_inc/sec_key.h	2;"	d
SEC_KEY_UTIL_H	masp/asf/asf_inc/sec_key_util.h	2;"	d
SEC_MAJOR	masp/mt6795/module/sec_mod.c	65;"	d	file:
SEC_META_H	masp/asf/asf_inc/sec_nvram.h	2;"	d
SEC_MTD_H	masp/asf/asf_inc/sec_mtd.h	2;"	d
SEC_NVRAM_HW_DECRYPT	masp/asf/asf_inc/sec_ioctl.h	40;"	d
SEC_NVRAM_HW_ENCRYPT	masp/asf/asf_inc/sec_ioctl.h	39;"	d
SEC_OK	mach/mt6795/include/mach/sbchk_base.h	98;"	d
SEC_OK	masp/asf/asf_inc/sec_error.h	9;"	d
SEC_OSAL_LIGHT_H	masp/asf/asf_inc/sec_osal_light.h	2;"	d
SEC_PAL_H	masp/asf/asf_inc/sec_typedef.h	2;"	d
SEC_READ_ROM_INFO	masp/asf/asf_inc/sec_ioctl.h	36;"	d
SEC_ROMINFO_H	masp/asf/asf_inc/sec_rom_info.h	2;"	d
SEC_RW	mach/mt6795/include/mach/emi_mpu.h	37;"	d
SEC_RW	mach/mt6795/include/mach/mt_emi_mpu.h	29;"	d
SEC_RW_NSEC_R	mach/mt6795/include/mach/emi_mpu.h	38;"	d
SEC_RW_NSEC_R	mach/mt6795/include/mach/mt_emi_mpu.h	30;"	d
SEC_RW_NSEC_W	mach/mt6795/include/mach/emi_mpu.h	39;"	d
SEC_RW_NSEC_W	mach/mt6795/include/mach/mt_emi_mpu.h	31;"	d
SEC_R_NSEC_R	mach/mt6795/include/mach/emi_mpu.h	40;"	d
SEC_R_NSEC_R	mach/mt6795/include/mach/mt_emi_mpu.h	32;"	d
SEC_R_NSEC_RW	mach/mt6795/include/mach/emi_mpu.h	42;"	d
SEC_SBOOT_INFO_INIT_FAIL	masp/asf/asf_inc/sec_error.h	109;"	d
SEC_SBOOT_INFO_PART_NOT_FOUND	masp/asf/asf_inc/sec_error.h	104;"	d
SEC_SBOOT_INFO_PART_WRITE_FAIL	masp/asf/asf_inc/sec_error.h	108;"	d
SEC_SBOOT_INFO_PART_WRITE_OPEN_FAIL	masp/asf/asf_inc/sec_error.h	107;"	d
SEC_SBOOT_INVALID_IMG_ATTR	masp/asf/asf_inc/sec_error.h	117;"	d
SEC_SBOOT_MARK_STATUS_FAIL	masp/asf/asf_inc/sec_error.h	114;"	d
SEC_SBOOT_NOTIFY_DRIVER_FAIL	masp/asf/asf_inc/sec_error.h	116;"	d
SEC_SBOOT_NOT_ENABLED	masp/asf/asf_inc/sec_error.h	111;"	d
SEC_SBOOT_NOT_INIT_YET	masp/asf/asf_inc/sec_error.h	115;"	d
SEC_SBOOT_OPEN_SEC_DRV_FAIL	masp/asf/asf_inc/sec_error.h	105;"	d
SEC_SBOOT_SEC_DRV_IOCTL_FAIL	masp/asf/asf_inc/sec_error.h	106;"	d
SEC_SBOOT_STATUE_QUERY_FAIL	masp/asf/asf_inc/sec_error.h	110;"	d
SEC_SECCFG_DECRYPT	masp/asf/asf_inc/sec_ioctl.h	15;"	d
SEC_SECCFG_ENCRYPT	masp/asf/asf_inc/sec_ioctl.h	16;"	d
SEC_SIGN_FORMAT_UTIL_H	masp/asf/asf_inc/sec_signfmt_util.h	2;"	d
SEC_SIZE_HASH_MD5	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_SIZE_HASH_MD5 = 16,$/;"	e	enum:__anon500
SEC_SIZE_HASH_SHA1	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_SIZE_HASH_SHA1 = 20,$/;"	e	enum:__anon500
SEC_SIZE_HASH_SHA256	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_SIZE_HASH_SHA256 = 32,$/;"	e	enum:__anon500
SEC_SIZE_HASH_SHA512	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_SIZE_HASH_SHA512 = 64,$/;"	e	enum:__anon500
SEC_SIZE_SIG_RSA1024	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_SIZE_SIG_RSA1024 = 128,$/;"	e	enum:__anon501
SEC_SIZE_SIG_RSA2048	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_SIZE_SIG_RSA2048 = 256,$/;"	e	enum:__anon501
SEC_SIZE_SIG_RSA512	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_SIZE_SIG_RSA512 = 64,$/;"	e	enum:__anon501
SEC_SUSBDL_NOT_ENABLED	masp/asf/asf_inc/sec_error.h	113;"	d
SEC_SUSBDL_STATUE_QUERY_FAIL	masp/asf/asf_inc/sec_error.h	112;"	d
SEC_USBDL_H	masp/asf/asf_inc/sec_usbdl.h	2;"	d
SEC_USBDL_IMAGE_INFO_CHECK_RESULT	masp/asf/asf_inc/sec_sign_header.h	118;"	d
SEC_USBDL_IMAGE_INFO_RESULT_FAIL	masp/asf/asf_inc/sec_sign_header.h	127;"	d
SEC_USBDL_IMAGE_INFO_RESULT_PASS	masp/asf/asf_inc/sec_sign_header.h	126;"	d
SEC_USBDL_IMAGE_NAME_LEN	masp/asf/asf_inc/sec_sign_header.h	125;"	d
SEC_USBDL_IS_ENABLED	masp/asf/asf_inc/sec_ioctl.h	19;"	d
SEC_USBDL_WRITE_IMAGE_EXTENSION	masp/asf/asf_inc/sec_sign_header.h	122;"	d
SEC_USBDL_WRITE_IMAGE_HEADER	masp/asf/asf_inc/sec_sign_header.h	116;"	d
SEC_USBDL_WRITE_IMAGE_NAME	masp/asf/asf_inc/sec_sign_header.h	119;"	d
SEC_USBDL_WRITE_IMAGE_OFFSET	masp/asf/asf_inc/sec_sign_header.h	120;"	d
SEC_USBDL_WRITE_IMAGE_SIGNATURE_HASH	masp/asf/asf_inc/sec_sign_header.h	117;"	d
SEC_USBDL_WRITE_TYPE	masp/asf/asf_inc/sec_sign_header.h	121;"	d
SEC_WRAPPER_H	masp/asf/asf_inc/sec_wrapper.h	2;"	d
SED_INITIALIZER	dual_ccci/include/ccci_rpc.h	26;"	d
SED_INITIALIZER	eccci/port_kernel.h	179;"	d
SED_INITIALIZER	eemcs/eemcs_rpc.h	37;"	d
SEJ_BASE	mach/mt6795/include/mach/mt_reg_base.h	41;"	d
SEL_VCORE_AO	mach/mt6795/include/mach/mt_ptp.h	90;"	d
SEL_VCORE_PDN	mach/mt6795/include/mach/mt_ptp.h	91;"	d
SEMAPHORE_CLK_CFG_5	mach/mt6795/include/mach/md32_helper.h	/^  SEMAPHORE_CLK_CFG_5 = 0,$/;"	e	enum:SEMAPHORE_FLAG
SEMAPHORE_FLAG	mach/mt6795/include/mach/md32_helper.h	/^enum SEMAPHORE_FLAG{$/;"	g
SEMAPHORE_PTP	mach/mt6795/include/mach/md32_helper.h	/^  SEMAPHORE_PTP,$/;"	e	enum:SEMAPHORE_FLAG
SEND_ERR_RETRY	eemcs/lte_dev_test_lib.h	12;"	d
SEND_ERR_TIMEOUT	eemcs/lte_dev_test_lib.h	13;"	d
SENINF1_IRQ_CRCERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	229;"	d
SENINF1_IRQ_FSMERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	230;"	d
SENINF1_IRQ_HSIZEERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	232;"	d
SENINF1_IRQ_OVERRUN_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	228;"	d
SENINF1_IRQ_SENSOR_HSIZEERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	234;"	d
SENINF1_IRQ_SENSOR_VSIZEERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	233;"	d
SENINF1_IRQ_VSIZEERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	231;"	d
SENINF2_IRQ_CRCERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	236;"	d
SENINF2_IRQ_FSMERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	237;"	d
SENINF2_IRQ_HSIZEERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	239;"	d
SENINF2_IRQ_OVERRUN_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	235;"	d
SENINF2_IRQ_SENSOR_HSIZEERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	241;"	d
SENINF2_IRQ_SENSOR_VSIZEERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	240;"	d
SENINF2_IRQ_VSIZEERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	238;"	d
SENINF3_IRQ_CRCERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	243;"	d
SENINF3_IRQ_FSMERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	244;"	d
SENINF3_IRQ_HSIZEERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	246;"	d
SENINF3_IRQ_OVERRUN_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	242;"	d
SENINF3_IRQ_SENSOR_HSIZEERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	248;"	d
SENINF3_IRQ_SENSOR_VSIZEERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	247;"	d
SENINF3_IRQ_VSIZEERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	245;"	d
SENINF4_IRQ_CRCERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	250;"	d
SENINF4_IRQ_FSMERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	251;"	d
SENINF4_IRQ_HSIZEERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	253;"	d
SENINF4_IRQ_OVERRUN_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	249;"	d
SENINF4_IRQ_SENSOR_HSIZEERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	255;"	d
SENINF4_IRQ_SENSOR_VSIZEERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	254;"	d
SENINF4_IRQ_VSIZEERR_IRQ_STA	mach/mt6795/include/mach/camera_isp.h	252;"	d
SENINF_BASE	mach/mt6795/include/mach/mt_reg_base.h	401;"	d
SENINF_BASE_ADDR	mach/mt6795/camera_isp.c	87;"	d	file:
SENINF_MUX_BASE	mach/mt6795/include/mach/mt_reg_base.h	410;"	d
SENINF_REG_RANGE	mach/mt6795/camera_isp.c	88;"	d	file:
SENINF_TG_BASE	mach/mt6795/include/mach/mt_reg_base.h	404;"	d
SENINF_TOP_BASE	mach/mt6795/include/mach/mt_reg_base.h	407;"	d
SENTINEL_CHECK	mach/mt6795/mt_cpuidle.c	225;"	d	file:
SENTINEL_CHECK	mach/mt6795/mt_cpuidle.c	227;"	d	file:
SENTINEL_CHECK	mach/mt6795/mt_cpuidle64.c	256;"	d	file:
SENTINEL_CHECK	mach/mt6795/mt_cpuidle64.c	258;"	d	file:
SEQ_RANGE_LOW_PRIORITY	mach/mt6795/include/mach/m4u.h	/^	SEQ_RANGE_LOW_PRIORITY=1$/;"	e	enum:__anon108
SEQ_printf	mach/mt6795/fliper/fliper.c	18;"	d	file:
SERIALNO_LEN	mach/mt6795/mt_devs.c	34;"	d	file:
SETREG16	mach/mt6795/include/mach/mt_typedefs.h	156;"	d
SETREG32	mach/mt6795/include/mach/mt_typedefs.h	162;"	d
SETREG8	mach/mt6795/include/mach/mt_typedefs.h	150;"	d
SET_ACCESS_PERMISSON	mach/mt6795/include/mach/emi_mpu.h	151;"	d
SET_ACCESS_PERMISSON	mach/mt6795/include/mach/mt_emi_mpu.h	36;"	d
SET_ALL_Msk	eemcs/lte_dev_test_at.h	/^    SET_ALL_Msk = 0xFF,$/;"	e	enum:_hifsdio_isr_mask_code
SET_GPIO_DOUT	mach/mt6795/mt_clkbuf_ctl.c	116;"	d	file:
SET_GPIO_DOUT	mach/mt6795/mt_clkbuf_ctl_64.c	116;"	d	file:
SET_PMIC_VOLT	mach/mt6795/mt_ptp.c	2325;"	d	file:
SET_PMIC_VOLT	mach/mt6795/mt_ptp_64.c	2421;"	d	file:
SET_REQ	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	27;"	d
SHA1_CTX	masp/asf/asf_inc/alg_sha1.h	/^} SHA1_CTX;$/;"	t	typeref:struct:__anon506
SHA1_LEN	masp/asf/asf_inc/alg_sha1.h	4;"	d
SHARE_BUF_SIZE	mach/mt6795/include/mach/md32_ipi.h	65;"	d
SHORT	mach/mt6795/include/mach/mt_typedefs.h	/^typedef short           SHORT;$/;"	t
SHUTDOWN_MODE	mach/mt6795/include/mach/mt_dormant.h	14;"	d
SIGNATURE_SIZE	masp/asf/asf_inc/sec_auth.h	7;"	d
SIG_ERESTARTSYS	mach/mt6795/include/mach/camera_isp.h	15;"	d
SIG_LEN	masp/asf/asf_inc/sec_sign_header.h	25;"	d
SIG_RSA_RAW	masp/asf/asf_inc/rsa_def.h	15;"	d
SIG_TEST	mach/mt6795/camera_isp.c	912;"	d	file:
SII_I2C_ADDR	mach/mt6795/hiau_ml/hdmi/hdmi_cust.h	25;"	d
SII_I2C_ADDR	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.h	25;"	d
SII_I2C_ADDR_ALTERED	mach/mt6795/hiau_ml/hdmi/hdmi_cust.h	26;"	d
SII_I2C_ADDR_ALTERED	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.h	26;"	d
SIM_CTRL2	eccci/mt6795/ccci_platform.h	18;"	d
SIM_CTRL3	eccci/mt6795/ccci_platform.h	19;"	d
SIM_HOT_PLUG_EINT_DEBOUNCETIME	mach/mt6795/eint.c	/^    SIM_HOT_PLUG_EINT_DEBOUNCETIME,$/;"	e	enum:__anon269	file:
SIM_HOT_PLUG_EINT_DEDICATEDEN	mach/mt6795/eint.c	/^    SIM_HOT_PLUG_EINT_DEDICATEDEN,$/;"	e	enum:__anon269	file:
SIM_HOT_PLUG_EINT_NUMBER	mach/mt6795/eint.c	/^    SIM_HOT_PLUG_EINT_NUMBER,$/;"	e	enum:__anon269	file:
SIM_HOT_PLUG_EINT_POLARITY	mach/mt6795/eint.c	/^    SIM_HOT_PLUG_EINT_POLARITY,$/;"	e	enum:__anon269	file:
SIM_HOT_PLUG_EINT_SENSITIVITY	mach/mt6795/eint.c	/^    SIM_HOT_PLUG_EINT_SENSITIVITY,$/;"	e	enum:__anon269	file:
SIM_HOT_PLUG_EINT_SOCKETTYPE	mach/mt6795/eint.c	/^    SIM_HOT_PLUG_EINT_SOCKETTYPE,$/;"	e	enum:__anon269	file:
SIM_HOT_PLUG_EINT_SRCPIN	mach/mt6795/eint.c	/^    SIM_HOT_PLUG_EINT_SRCPIN,$/;"	e	enum:__anon269	file:
SIOCSTXQSTATE	eccci/port_net.c	19;"	d	file:
SIP_SVC_E_INVALID_PARAMS	mach/mt6795/include/mach/mt_secure_api.h	11;"	d
SIP_SVC_E_INVALID_Range	mach/mt6795/include/mach/mt_secure_api.h	12;"	d
SIP_SVC_E_NOT_SUPPORTED	mach/mt6795/include/mach/mt_secure_api.h	10;"	d
SIP_SVC_E_PERMISSION_DENY	mach/mt6795/include/mach/mt_secure_api.h	13;"	d
SIP_SVC_E_SUCCESS	mach/mt6795/include/mach/mt_secure_api.h	9;"	d
SIU_STATUS	masp/asf/asf_inc/sec_cfg_common.h	/^} SIU_STATUS;$/;"	t	typeref:enum:__anon479
SIZEOF_SNAPSHOT	mach/mt6795/mt_golden_setting.c	215;"	d	file:
SKB_16	eccci/ccci_bm.h	17;"	d
SKB_1_5K	eccci/ccci_bm.h	16;"	d
SKB_4K	eccci/ccci_bm.h	15;"	d
SKB_POOL_SIZE_16	mach/mt6795/include/mach/ccci_config.h	48;"	d
SKB_POOL_SIZE_1_5K	mach/mt6795/include/mach/ccci_config.h	47;"	d
SKB_POOL_SIZE_4K	mach/mt6795/include/mach/ccci_config.h	46;"	d
SLAVE1_MAGIC_NUM	mach/mt6795/mt-smp.c	26;"	d	file:
SLAVE1_MAGIC_REG	mach/mt6795/mt-smp.c	18;"	d	file:
SLAVE2_MAGIC_NUM	mach/mt6795/mt-smp.c	27;"	d	file:
SLAVE2_MAGIC_REG	mach/mt6795/mt-smp.c	19;"	d	file:
SLAVE3_MAGIC_NUM	mach/mt6795/mt-smp.c	28;"	d	file:
SLAVE3_MAGIC_REG	mach/mt6795/mt-smp.c	20;"	d	file:
SLAVE4_MAGIC_NUM	mach/mt6795/mt-smp.c	29;"	d	file:
SLAVE4_MAGIC_REG	mach/mt6795/mt-smp.c	21;"	d	file:
SLAVE5_MAGIC_NUM	mach/mt6795/mt-smp.c	30;"	d	file:
SLAVE5_MAGIC_REG	mach/mt6795/mt-smp.c	22;"	d	file:
SLAVE6_MAGIC_NUM	mach/mt6795/mt-smp.c	31;"	d	file:
SLAVE6_MAGIC_REG	mach/mt6795/mt-smp.c	23;"	d	file:
SLAVE7_MAGIC_NUM	mach/mt6795/mt-smp.c	32;"	d	file:
SLAVE7_MAGIC_REG	mach/mt6795/mt-smp.c	24;"	d	file:
SLAVE_JUMP_REG	mach/mt6795/mt-smp.c	34;"	d	file:
SLEEP_BASE	mach/mt6795/include/mach/mt_reg_base.h	29;"	d
SLEEP_BASE	mach/mt6795/mt_ptp2.c	49;"	d	file:
SLEEP_BASE_ADDR	mach/mt6795/mt_dramc_64.c	/^static void __iomem *SLEEP_BASE_ADDR;$/;"	v	file:
SLP_GPIO_DUMP_DEBUG	mach/mt6795/mt_sleep_64.c	/^	SLP_GPIO_DUMP_DEBUG = BIT(0),$/;"	e	enum:__anon268	file:
SLP_REPLACE_DEF_WAKESRC	mach/mt6795/mt_sleep.c	36;"	d	file:
SLP_REPLACE_DEF_WAKESRC	mach/mt6795/mt_sleep.c	40;"	d	file:
SLP_REPLACE_DEF_WAKESRC	mach/mt6795/mt_sleep_64.c	46;"	d	file:
SLP_REPLACE_DEF_WAKESRC	mach/mt6795/mt_sleep_64.c	50;"	d	file:
SLP_SLEEP_DPIDLE_EN	mach/mt6795/mt_sleep.c	35;"	d	file:
SLP_SLEEP_DPIDLE_EN	mach/mt6795/mt_sleep.c	39;"	d	file:
SLP_SLEEP_DPIDLE_EN	mach/mt6795/mt_sleep_64.c	45;"	d	file:
SLP_SLEEP_DPIDLE_EN	mach/mt6795/mt_sleep_64.c	49;"	d	file:
SLP_SUSPEND_LOG_EN	mach/mt6795/mt_sleep.c	37;"	d	file:
SLP_SUSPEND_LOG_EN	mach/mt6795/mt_sleep.c	41;"	d	file:
SLP_SUSPEND_LOG_EN	mach/mt6795/mt_sleep_64.c	47;"	d	file:
SLP_SUSPEND_LOG_EN	mach/mt6795/mt_sleep_64.c	51;"	d	file:
SLP_VREG_DUMP_DEBUG	mach/mt6795/mt_sleep_64.c	/^	SLP_VREG_DUMP_DEBUG = BIT(1),$/;"	e	enum:__anon268	file:
SMC_IO_VIRT_TO_PHY	mach/mt6795/include/mach/mt_secure_api.h	79;"	d
SMI_BWC_INFO_CNT	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_INFO_CNT$/;"	e	enum:__anon167
SMI_BWC_INFO_CON_PROFILE	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_INFO_CON_PROFILE = 0,$/;"	e	enum:__anon167
SMI_BWC_INFO_DISP_SIZE	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_INFO_DISP_SIZE,$/;"	e	enum:__anon167
SMI_BWC_INFO_FPS	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_INFO_FPS,$/;"	e	enum:__anon167
SMI_BWC_INFO_HW_OVL_LIMIT	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_INFO_HW_OVL_LIMIT,$/;"	e	enum:__anon167
SMI_BWC_INFO_SENSOR_SIZE	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_INFO_SENSOR_SIZE,$/;"	e	enum:__anon167
SMI_BWC_INFO_TV_OUT_SIZE	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_INFO_TV_OUT_SIZE,$/;"	e	enum:__anon167
SMI_BWC_INFO_VIDEO_DECODE_CODEC	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_INFO_VIDEO_DECODE_CODEC,$/;"	e	enum:__anon167
SMI_BWC_INFO_VIDEO_ENCODE_CODEC	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_INFO_VIDEO_ENCODE_CODEC,$/;"	e	enum:__anon167
SMI_BWC_INFO_VIDEO_RECORD_SIZE	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_INFO_VIDEO_RECORD_SIZE,$/;"	e	enum:__anon167
SMI_BWC_SCEN_CNT	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_SCEN_CNT$/;"	e	enum:__anon161
SMI_BWC_SCEN_ICFP	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_SCEN_ICFP,$/;"	e	enum:__anon161
SMI_BWC_SCEN_MM_GPU	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_SCEN_MM_GPU,$/;"	e	enum:__anon161
SMI_BWC_SCEN_NORMAL	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_SCEN_NORMAL,$/;"	e	enum:__anon161
SMI_BWC_SCEN_SWDEC_VP	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_SCEN_SWDEC_VP,$/;"	e	enum:__anon161
SMI_BWC_SCEN_UI_IDLE	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_SCEN_UI_IDLE,$/;"	e	enum:__anon161
SMI_BWC_SCEN_VENC	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_SCEN_VENC,$/;"	e	enum:__anon161
SMI_BWC_SCEN_VP	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_SCEN_VP,$/;"	e	enum:__anon161
SMI_BWC_SCEN_VR	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_SCEN_VR,$/;"	e	enum:__anon161
SMI_BWC_SCEN_VR_SLOW	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_SCEN_VR_SLOW,$/;"	e	enum:__anon161
SMI_BWC_SCEN_WFD	mach/mt6795/include/mach/mt_smi.h	/^    SMI_BWC_SCEN_WFD,$/;"	e	enum:__anon161
SMI_COMMON_AO_BASE	mach/mt6795/include/mach/mt_reg_base.h	47;"	d
SMI_COMMON_BASE	mach/mt6795/include/mach/mt_reg_base.h	365;"	d
SMI_COMMON_SMI_DCM	mach/mt6795/include/mach/mt_dcm.h	147;"	d
SMI_COMMON_SMI_DCM	mach/mt6795/include/mach/mt_dcm.h	316;"	d
SMI_CON	mach/mt6795/include/mach/mt_dcm.h	323;"	d
SMI_CON_CLR	mach/mt6795/include/mach/mt_dcm.h	325;"	d
SMI_CON_SET	mach/mt6795/include/mach/mt_dcm.h	324;"	d
SMI_DCM	mach/mt6795/include/mach/mt_dcm.h	436;"	d
SMI_LARB0_BASE	mach/mt6795/include/mach/mt_reg_base.h	362;"	d
SMI_LARB0_CON	mach/mt6795/include/mach/mt_dcm.h	163;"	d
SMI_LARB0_CON	mach/mt6795/include/mach/mt_dcm.h	331;"	d
SMI_LARB0_CON_CLR	mach/mt6795/include/mach/mt_dcm.h	165;"	d
SMI_LARB0_CON_CLR	mach/mt6795/include/mach/mt_dcm.h	333;"	d
SMI_LARB0_CON_SET	mach/mt6795/include/mach/mt_dcm.h	164;"	d
SMI_LARB0_CON_SET	mach/mt6795/include/mach/mt_dcm.h	332;"	d
SMI_LARB0_STA	mach/mt6795/include/mach/mt_dcm.h	162;"	d
SMI_LARB0_STA	mach/mt6795/include/mach/mt_dcm.h	330;"	d
SMI_LARB1_BASE	mach/mt6795/include/mach/mt_reg_base.h	434;"	d
SMI_LARB1_CON	mach/mt6795/include/mach/mt_dcm.h	169;"	d
SMI_LARB1_CON	mach/mt6795/include/mach/mt_dcm.h	336;"	d
SMI_LARB1_CON_CLR	mach/mt6795/include/mach/mt_dcm.h	171;"	d
SMI_LARB1_CON_CLR	mach/mt6795/include/mach/mt_dcm.h	338;"	d
SMI_LARB1_CON_SET	mach/mt6795/include/mach/mt_dcm.h	170;"	d
SMI_LARB1_CON_SET	mach/mt6795/include/mach/mt_dcm.h	337;"	d
SMI_LARB1_STAT	mach/mt6795/include/mach/mt_dcm.h	168;"	d
SMI_LARB1_STAT	mach/mt6795/include/mach/mt_dcm.h	335;"	d
SMI_LARB2_BASE	mach/mt6795/include/mach/mt_reg_base.h	371;"	d
SMI_LARB2_CON	mach/mt6795/include/mach/mt_dcm.h	175;"	d
SMI_LARB2_CON	mach/mt6795/include/mach/mt_dcm.h	341;"	d
SMI_LARB2_CON_CLR	mach/mt6795/include/mach/mt_dcm.h	177;"	d
SMI_LARB2_CON_CLR	mach/mt6795/include/mach/mt_dcm.h	343;"	d
SMI_LARB2_CON_SET	mach/mt6795/include/mach/mt_dcm.h	176;"	d
SMI_LARB2_CON_SET	mach/mt6795/include/mach/mt_dcm.h	342;"	d
SMI_LARB2_STAT	mach/mt6795/include/mach/mt_dcm.h	174;"	d
SMI_LARB2_STAT	mach/mt6795/include/mach/mt_dcm.h	340;"	d
SMI_LARB3_BASE	mach/mt6795/include/mach/mt_reg_base.h	491;"	d
SMI_LARB3_CON	mach/mt6795/include/mach/mt_dcm.h	181;"	d
SMI_LARB3_CON	mach/mt6795/include/mach/mt_dcm.h	346;"	d
SMI_LARB3_CON_CLR	mach/mt6795/include/mach/mt_dcm.h	183;"	d
SMI_LARB3_CON_CLR	mach/mt6795/include/mach/mt_dcm.h	348;"	d
SMI_LARB3_CON_SET	mach/mt6795/include/mach/mt_dcm.h	182;"	d
SMI_LARB3_CON_SET	mach/mt6795/include/mach/mt_dcm.h	347;"	d
SMI_LARB3_STAT	mach/mt6795/include/mach/mt_dcm.h	180;"	d
SMI_LARB3_STAT	mach/mt6795/include/mach/mt_dcm.h	345;"	d
SMI_LARB4_BASE	mach/mt6795/include/mach/mt_reg_base.h	485;"	d
SMI_LARB4_CON	mach/mt6795/include/mach/mt_dcm.h	187;"	d
SMI_LARB4_CON	mach/mt6795/include/mach/mt_dcm.h	351;"	d
SMI_LARB4_CON_CLR	mach/mt6795/include/mach/mt_dcm.h	189;"	d
SMI_LARB4_CON_CLR	mach/mt6795/include/mach/mt_dcm.h	353;"	d
SMI_LARB4_CON_SET	mach/mt6795/include/mach/mt_dcm.h	188;"	d
SMI_LARB4_CON_SET	mach/mt6795/include/mach/mt_dcm.h	352;"	d
SMI_LARB4_STAT	mach/mt6795/include/mach/mt_dcm.h	186;"	d
SMI_LARB4_STAT	mach/mt6795/include/mach/mt_dcm.h	350;"	d
SMI_LARB_BWL_EN_REG	mach/mt6795/include/mach/mt_clkmgr.h	151;"	d
SML_SCRAMBLE_SEED	masp/asf/core/sec_aes.c	18;"	d	file:
SMSG	masp/asf/asf_inc/sec_log.h	10;"	d
SMSG	masp/asf/core/alg_aes_export.c	27;"	d	file:
SMSG	masp/asf/core/alg_aes_legacy.c	13;"	d	file:
SMSG	masp/asf/core/sec_aes.c	24;"	d	file:
SMSG	masp/asf/crypto/bgn_core.c	12;"	d	file:
SNOOP_REQ	mach/mt6795/include/mach/hotplug.h	52;"	d
SOC_AGEDELTA	mach/mt6795/mt_ptp.c	/^	unsigned int SOC_AGEDELTA: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_AGEDELTA	mach/mt6795/mt_ptp_64.c	/^	unsigned int SOC_AGEDELTA: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_AO_BDES	mach/mt6795/mt_ptp.c	/^	unsigned int SOC_AO_BDES: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_AO_BDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int SOC_AO_BDES: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_AO_DCBDET	mach/mt6795/mt_ptp.c	/^	unsigned int SOC_AO_DCBDET: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_AO_DCBDET	mach/mt6795/mt_ptp_64.c	/^	unsigned int SOC_AO_DCBDET: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_AO_DCMDET	mach/mt6795/mt_ptp.c	/^	unsigned int SOC_AO_DCMDET: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_AO_DCMDET	mach/mt6795/mt_ptp_64.c	/^	unsigned int SOC_AO_DCMDET: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_AO_MDES	mach/mt6795/mt_ptp.c	/^	unsigned int SOC_AO_MDES: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_AO_MDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int SOC_AO_MDES: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_BDES	mach/mt6795/mt_ptp.c	/^	unsigned int SOC_BDES: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_BDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int SOC_BDES: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_BY_HW_FG	mach/mt6795/hiau_ml/power/cust_battery_meter.h	8;"	d
SOC_BY_HW_FG	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	8;"	d
SOC_DCBDET	mach/mt6795/mt_ptp.c	/^	unsigned int SOC_DCBDET: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_DCBDET	mach/mt6795/mt_ptp_64.c	/^	unsigned int SOC_DCBDET: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_DCMDET	mach/mt6795/mt_ptp.c	/^	unsigned int SOC_DCMDET: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_DCMDET	mach/mt6795/mt_ptp_64.c	/^	unsigned int SOC_DCMDET: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_MDES	mach/mt6795/mt_ptp.c	/^	unsigned int SOC_MDES: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_MDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int SOC_MDES: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_MTDES	mach/mt6795/mt_ptp.c	/^	unsigned int SOC_MTDES: 8;$/;"	m	struct:ptp_devinfo	file:
SOC_MTDES	mach/mt6795/mt_ptp_64.c	/^	unsigned int SOC_MTDES: 8;$/;"	m	struct:ptp_devinfo	file:
SPEAKER_CHANNEL	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^enum SPEAKER_CHANNEL$/;"	g
SPEAKER_CHANNEL	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^enum SPEAKER_CHANNEL$/;"	g
SPEC_CTL	mach/mt6795/mt_cci400.c	10;"	d	file:
SPI1_BASE	mach/mt6795/include/mach/mt_reg_base.h	203;"	d
SPK_AMP_GAIN	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	48;"	d	file:
SPK_AMP_GAIN	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	48;"	d	file:
SPK_L_ENABLE	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	51;"	d	file:
SPK_L_ENABLE	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	51;"	d	file:
SPK_R_ENABLE	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	50;"	d	file:
SPK_R_ENABLE	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	50;"	d	file:
SPK_WARM_UP_TIME	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	47;"	d	file:
SPK_WARM_UP_TIME	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	47;"	d	file:
SPM_APMCU_PWRCTL	mach/mt6795/include/mach/mt_spm.h	169;"	d
SPM_APMCU_PWRCTL	mach/mt6795/include/mach/mt_spm_cpu.h	155;"	d
SPM_APMCU_PWRCTL	mach/mt6795/include/mach/mt_spm_reg.h	102;"	d
SPM_AP_BSI_REQ	mach/mt6795/include/mach/mt_spm.h	174;"	d
SPM_AP_BSI_REQ	mach/mt6795/include/mach/mt_spm_cpu.h	160;"	d
SPM_AP_BSI_REQ	mach/mt6795/include/mach/mt_spm_reg.h	107;"	d
SPM_AP_DVFS_CON_SET	mach/mt6795/include/mach/mt_spm.h	170;"	d
SPM_AP_DVFS_CON_SET	mach/mt6795/include/mach/mt_spm_cpu.h	156;"	d
SPM_AP_DVFS_CON_SET	mach/mt6795/include/mach/mt_spm_reg.h	103;"	d
SPM_AP_STANBY_CON	mach/mt6795/include/mach/mt_spm.h	171;"	d
SPM_AP_STANBY_CON	mach/mt6795/include/mach/mt_spm_cpu.h	157;"	d
SPM_AP_STANBY_CON	mach/mt6795/include/mach/mt_spm_reg.h	104;"	d
SPM_ARMPLL_DIV_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	111;"	d
SPM_ARMPLL_DIV_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	58;"	d
SPM_AUDIO_PWR_CON	mach/mt6795/include/mach/mt_spm.h	116;"	d
SPM_AUDIO_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	100;"	d
SPM_AUDIO_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	47;"	d
SPM_BASE	mach/mt6795/include/mach/mt_spm.h	32;"	d
SPM_BASE	mach/mt6795/include/mach/mt_spm.h	33;"	d
SPM_BASE	mach/mt6795/include/mach/mt_spm.h	68;"	d
SPM_BASE	mach/mt6795/include/mach/mt_spm_cpu.h	21;"	d
SPM_BASE	mach/mt6795/include/mach/mt_spm_cpu.h	22;"	d
SPM_BASE	mach/mt6795/include/mach/mt_spm_cpu.h	52;"	d
SPM_BASE	mach/mt6795/include/mach/mt_spm_reg.h	13;"	d
SPM_CA15_CPU0_IRQ_MASK	mach/mt6795/include/mach/mt_spm.h	204;"	d
SPM_CA15_CPU0_IRQ_MASK	mach/mt6795/include/mach/mt_spm_cpu.h	197;"	d
SPM_CA15_CPU0_IRQ_MASK	mach/mt6795/include/mach/mt_spm_reg.h	144;"	d
SPM_CA15_CPU0_PWR_CON	mach/mt6795/include/mach/mt_spm.h	117;"	d
SPM_CA15_CPU0_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	101;"	d
SPM_CA15_CPU0_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	48;"	d
SPM_CA15_CPU1_IRQ_MASK	mach/mt6795/include/mach/mt_spm.h	205;"	d
SPM_CA15_CPU1_IRQ_MASK	mach/mt6795/include/mach/mt_spm_cpu.h	198;"	d
SPM_CA15_CPU1_IRQ_MASK	mach/mt6795/include/mach/mt_spm_reg.h	145;"	d
SPM_CA15_CPU1_PWR_CON	mach/mt6795/include/mach/mt_spm.h	118;"	d
SPM_CA15_CPU1_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	102;"	d
SPM_CA15_CPU1_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	49;"	d
SPM_CA15_CPU2_IRQ_MASK	mach/mt6795/include/mach/mt_spm.h	206;"	d
SPM_CA15_CPU2_IRQ_MASK	mach/mt6795/include/mach/mt_spm_cpu.h	199;"	d
SPM_CA15_CPU2_IRQ_MASK	mach/mt6795/include/mach/mt_spm_reg.h	146;"	d
SPM_CA15_CPU2_PWR_CON	mach/mt6795/include/mach/mt_spm.h	119;"	d
SPM_CA15_CPU2_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	103;"	d
SPM_CA15_CPU2_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	50;"	d
SPM_CA15_CPU3_IRQ_MASK	mach/mt6795/include/mach/mt_spm.h	207;"	d
SPM_CA15_CPU3_IRQ_MASK	mach/mt6795/include/mach/mt_spm_cpu.h	200;"	d
SPM_CA15_CPU3_IRQ_MASK	mach/mt6795/include/mach/mt_spm_reg.h	147;"	d
SPM_CA15_CPU3_PWR_CON	mach/mt6795/include/mach/mt_spm.h	120;"	d
SPM_CA15_CPU3_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	104;"	d
SPM_CA15_CPU3_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	51;"	d
SPM_CA15_CPUTOP_PWR_CON	mach/mt6795/include/mach/mt_spm.h	121;"	d
SPM_CA15_CPUTOP_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	105;"	d
SPM_CA15_CPUTOP_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	52;"	d
SPM_CA15_L1_PWR_CON	mach/mt6795/include/mach/mt_spm.h	122;"	d
SPM_CA15_L1_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	106;"	d
SPM_CA15_L1_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	53;"	d
SPM_CA15_L2_PWR_CON	mach/mt6795/include/mach/mt_spm.h	123;"	d
SPM_CA15_L2_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	107;"	d
SPM_CA15_L2_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	54;"	d
SPM_CA7_CPU0_IRQ_MASK	mach/mt6795/include/mach/mt_spm.h	200;"	d
SPM_CA7_CPU0_IRQ_MASK	mach/mt6795/include/mach/mt_spm_cpu.h	193;"	d
SPM_CA7_CPU0_IRQ_MASK	mach/mt6795/include/mach/mt_spm_reg.h	140;"	d
SPM_CA7_CPU0_L1_PDN	mach/mt6795/include/mach/mt_spm.h	106;"	d
SPM_CA7_CPU0_L1_PDN	mach/mt6795/include/mach/mt_spm_cpu.h	90;"	d
SPM_CA7_CPU0_L1_PDN	mach/mt6795/include/mach/mt_spm_reg.h	37;"	d
SPM_CA7_CPU0_PWR_CON	mach/mt6795/include/mach/mt_spm.h	91;"	d
SPM_CA7_CPU0_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	75;"	d
SPM_CA7_CPU0_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	22;"	d
SPM_CA7_CPU1_IRQ_MASK	mach/mt6795/include/mach/mt_spm.h	201;"	d
SPM_CA7_CPU1_IRQ_MASK	mach/mt6795/include/mach/mt_spm_cpu.h	194;"	d
SPM_CA7_CPU1_IRQ_MASK	mach/mt6795/include/mach/mt_spm_reg.h	141;"	d
SPM_CA7_CPU1_L1_PDN	mach/mt6795/include/mach/mt_spm.h	107;"	d
SPM_CA7_CPU1_L1_PDN	mach/mt6795/include/mach/mt_spm_cpu.h	91;"	d
SPM_CA7_CPU1_L1_PDN	mach/mt6795/include/mach/mt_spm_reg.h	38;"	d
SPM_CA7_CPU1_PWR_CON	mach/mt6795/include/mach/mt_spm.h	96;"	d
SPM_CA7_CPU1_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	80;"	d
SPM_CA7_CPU1_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	27;"	d
SPM_CA7_CPU2_IRQ_MASK	mach/mt6795/include/mach/mt_spm.h	202;"	d
SPM_CA7_CPU2_IRQ_MASK	mach/mt6795/include/mach/mt_spm_cpu.h	195;"	d
SPM_CA7_CPU2_IRQ_MASK	mach/mt6795/include/mach/mt_spm_reg.h	142;"	d
SPM_CA7_CPU2_L1_PDN	mach/mt6795/include/mach/mt_spm.h	108;"	d
SPM_CA7_CPU2_L1_PDN	mach/mt6795/include/mach/mt_spm_cpu.h	92;"	d
SPM_CA7_CPU2_L1_PDN	mach/mt6795/include/mach/mt_spm_reg.h	39;"	d
SPM_CA7_CPU2_PWR_CON	mach/mt6795/include/mach/mt_spm.h	97;"	d
SPM_CA7_CPU2_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	81;"	d
SPM_CA7_CPU2_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	28;"	d
SPM_CA7_CPU3_IRQ_MASK	mach/mt6795/include/mach/mt_spm.h	203;"	d
SPM_CA7_CPU3_IRQ_MASK	mach/mt6795/include/mach/mt_spm_cpu.h	196;"	d
SPM_CA7_CPU3_IRQ_MASK	mach/mt6795/include/mach/mt_spm_reg.h	143;"	d
SPM_CA7_CPU3_L1_PDN	mach/mt6795/include/mach/mt_spm.h	109;"	d
SPM_CA7_CPU3_L1_PDN	mach/mt6795/include/mach/mt_spm_cpu.h	93;"	d
SPM_CA7_CPU3_L1_PDN	mach/mt6795/include/mach/mt_spm_reg.h	40;"	d
SPM_CA7_CPU3_PWR_CON	mach/mt6795/include/mach/mt_spm.h	98;"	d
SPM_CA7_CPU3_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	82;"	d
SPM_CA7_CPU3_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	29;"	d
SPM_CA7_CPUTOP_L2_PDN	mach/mt6795/include/mach/mt_spm.h	104;"	d
SPM_CA7_CPUTOP_L2_PDN	mach/mt6795/include/mach/mt_spm_cpu.h	88;"	d
SPM_CA7_CPUTOP_L2_PDN	mach/mt6795/include/mach/mt_spm_reg.h	35;"	d
SPM_CA7_CPUTOP_L2_SLEEP	mach/mt6795/include/mach/mt_spm.h	105;"	d
SPM_CA7_CPUTOP_L2_SLEEP	mach/mt6795/include/mach/mt_spm_cpu.h	89;"	d
SPM_CA7_CPUTOP_L2_SLEEP	mach/mt6795/include/mach/mt_spm_reg.h	36;"	d
SPM_CA7_CPUTOP_PWR_CON	mach/mt6795/include/mach/mt_spm.h	93;"	d
SPM_CA7_CPUTOP_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	77;"	d
SPM_CA7_CPUTOP_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	24;"	d
SPM_CA7_DBG_PWR_CON	mach/mt6795/include/mach/mt_spm.h	92;"	d
SPM_CA7_DBG_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	76;"	d
SPM_CA7_DBG_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	23;"	d
SPM_CLK_CON	mach/mt6795/include/mach/mt_spm.h	166;"	d
SPM_CLK_CON	mach/mt6795/include/mach/mt_spm_cpu.h	152;"	d
SPM_CLK_CON	mach/mt6795/include/mach/mt_spm_reg.h	99;"	d
SPM_CLK_SETTLE	mach/mt6795/include/mach/mt_spm.h	90;"	d
SPM_CLK_SETTLE	mach/mt6795/include/mach/mt_spm_cpu.h	74;"	d
SPM_CLK_SETTLE	mach/mt6795/include/mach/mt_spm_reg.h	21;"	d
SPM_CONN_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	95;"	d
SPM_CONN_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	42;"	d
SPM_CORE_ID	mach/mt6795/mt_cpuidle.c	315;"	d	file:
SPM_CORE_ID	mach/mt6795/mt_cpuidle64.c	340;"	d	file:
SPM_CPU_DORMANT	mach/mt6795/include/mach/mt_spm.h	236;"	d
SPM_CPU_DORMANT	mach/mt6795/include/mach/mt_spm_cpu.h	229;"	d
SPM_CPU_DVS_DIS	mach/mt6795/include/mach/mt_spm.h	235;"	d
SPM_CPU_DVS_DIS	mach/mt6795/include/mach/mt_spm_cpu.h	228;"	d
SPM_CPU_PDN_DIS	mach/mt6795/include/mach/mt_spm.h	226;"	d
SPM_CPU_PDN_DIS	mach/mt6795/include/mach/mt_spm_cpu.h	219;"	d
SPM_DDRPHY_PDN_DIS	mach/mt6795/include/mach/mt_spm.h	228;"	d
SPM_DDRPHY_PDN_DIS	mach/mt6795/include/mach/mt_spm_cpu.h	221;"	d
SPM_DDR_HIGH_SPEED	mach/mt6795/include/mach/mt_spm.h	238;"	d
SPM_DDR_HIGH_SPEED	mach/mt6795/include/mach/mt_spm_cpu.h	231;"	d
SPM_DIS_PWR_CON	mach/mt6795/include/mach/mt_spm.h	102;"	d
SPM_DIS_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	86;"	d
SPM_DIS_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	33;"	d
SPM_DPD_DIS	mach/mt6795/include/mach/mt_spm.h	231;"	d
SPM_DPD_DIS	mach/mt6795/include/mach/mt_spm_cpu.h	224;"	d
SPM_DPY2_PWR_CON	mach/mt6795/include/mach/mt_spm.h	111;"	d
SPM_DPY_PWR_CON	mach/mt6795/include/mach/mt_spm.h	103;"	d
SPM_DPY_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	87;"	d
SPM_DPY_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	34;"	d
SPM_DUALVCORE_PDN_DIS	mach/mt6795/include/mach/mt_spm.h	229;"	d
SPM_EXT_VSEL_GPIO103	mach/mt6795/include/mach/mt_spm.h	237;"	d
SPM_EXT_VSEL_GPIO103	mach/mt6795/include/mach/mt_spm_cpu.h	230;"	d
SPM_GCPU_SRAM_CON	mach/mt6795/include/mach/mt_spm.h	110;"	d
SPM_GCPU_SRAM_CON	mach/mt6795/include/mach/mt_spm_cpu.h	94;"	d
SPM_GCPU_SRAM_CON	mach/mt6795/include/mach/mt_spm_reg.h	41;"	d
SPM_I2C0_BASE	mach/mt6795/include/mach/mt_spm.h	47;"	d
SPM_I2C0_BASE	mach/mt6795/include/mach/mt_spm.h	52;"	d
SPM_I2C0_BASE	mach/mt6795/include/mach/mt_spm.h	69;"	d
SPM_I2C0_BASE	mach/mt6795/include/mach/mt_spm_cpu.h	36;"	d
SPM_I2C0_BASE	mach/mt6795/include/mach/mt_spm_cpu.h	39;"	d
SPM_I2C0_BASE	mach/mt6795/include/mach/mt_spm_cpu.h	54;"	d
SPM_I2C1_BASE	mach/mt6795/include/mach/mt_spm.h	48;"	d
SPM_I2C1_BASE	mach/mt6795/include/mach/mt_spm.h	53;"	d
SPM_I2C1_BASE	mach/mt6795/include/mach/mt_spm.h	70;"	d
SPM_I2C1_BASE	mach/mt6795/include/mach/mt_spm_cpu.h	37;"	d
SPM_I2C1_BASE	mach/mt6795/include/mach/mt_spm_cpu.h	40;"	d
SPM_I2C1_BASE	mach/mt6795/include/mach/mt_spm_cpu.h	55;"	d
SPM_I2C2_BASE	mach/mt6795/include/mach/mt_spm.h	49;"	d
SPM_I2C2_BASE	mach/mt6795/include/mach/mt_spm.h	54;"	d
SPM_I2C2_BASE	mach/mt6795/include/mach/mt_spm.h	71;"	d
SPM_I2C2_BASE	mach/mt6795/include/mach/mt_spm_cpu.h	38;"	d
SPM_I2C2_BASE	mach/mt6795/include/mach/mt_spm_cpu.h	41;"	d
SPM_I2C2_BASE	mach/mt6795/include/mach/mt_spm_cpu.h	56;"	d
SPM_I2C3_BASE	mach/mt6795/include/mach/mt_spm.h	50;"	d
SPM_I2C3_BASE	mach/mt6795/include/mach/mt_spm.h	55;"	d
SPM_I2C3_BASE	mach/mt6795/include/mach/mt_spm.h	72;"	d
SPM_IFR_PWR_CON	mach/mt6795/include/mach/mt_spm.h	100;"	d
SPM_IFR_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	84;"	d
SPM_IFR_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	31;"	d
SPM_IFR_SRAMROM_CON	mach/mt6795/include/mach/mt_spm.h	114;"	d
SPM_IFR_SRAMROM_CON	mach/mt6795/include/mach/mt_spm_cpu.h	98;"	d
SPM_IFR_SRAMROM_CON	mach/mt6795/include/mach/mt_spm_reg.h	45;"	d
SPM_INFRA_PDN_DIS	mach/mt6795/include/mach/mt_spm.h	227;"	d
SPM_INFRA_PDN_DIS	mach/mt6795/include/mach/mt_spm_cpu.h	220;"	d
SPM_IRQ0_ID	mach/mt6795/include/mach/mt_spm.h	57;"	d
SPM_IRQ0_ID	mach/mt6795/include/mach/mt_spm.h	73;"	d
SPM_IRQ0_ID	mach/mt6795/include/mach/mt_spm_cpu.h	43;"	d
SPM_IRQ0_ID	mach/mt6795/include/mach/mt_spm_cpu.h	58;"	d
SPM_IRQ1_ID	mach/mt6795/include/mach/mt_spm.h	58;"	d
SPM_IRQ1_ID	mach/mt6795/include/mach/mt_spm.h	74;"	d
SPM_IRQ1_ID	mach/mt6795/include/mach/mt_spm_cpu.h	44;"	d
SPM_IRQ1_ID	mach/mt6795/include/mach/mt_spm_cpu.h	59;"	d
SPM_IRQ2_ID	mach/mt6795/include/mach/mt_spm.h	59;"	d
SPM_IRQ2_ID	mach/mt6795/include/mach/mt_spm.h	75;"	d
SPM_IRQ2_ID	mach/mt6795/include/mach/mt_spm_cpu.h	45;"	d
SPM_IRQ2_ID	mach/mt6795/include/mach/mt_spm_cpu.h	60;"	d
SPM_IRQ3_ID	mach/mt6795/include/mach/mt_spm.h	60;"	d
SPM_IRQ3_ID	mach/mt6795/include/mach/mt_spm.h	76;"	d
SPM_IRQ3_ID	mach/mt6795/include/mach/mt_spm_cpu.h	46;"	d
SPM_IRQ3_ID	mach/mt6795/include/mach/mt_spm_cpu.h	61;"	d
SPM_IRQ4_ID	mach/mt6795/include/mach/mt_spm.h	61;"	d
SPM_IRQ4_ID	mach/mt6795/include/mach/mt_spm.h	77;"	d
SPM_IRQ4_ID	mach/mt6795/include/mach/mt_spm_cpu.h	47;"	d
SPM_IRQ4_ID	mach/mt6795/include/mach/mt_spm_cpu.h	62;"	d
SPM_IRQ5_ID	mach/mt6795/include/mach/mt_spm.h	62;"	d
SPM_IRQ5_ID	mach/mt6795/include/mach/mt_spm.h	78;"	d
SPM_IRQ5_ID	mach/mt6795/include/mach/mt_spm_cpu.h	48;"	d
SPM_IRQ5_ID	mach/mt6795/include/mach/mt_spm_cpu.h	63;"	d
SPM_IRQ6_ID	mach/mt6795/include/mach/mt_spm.h	63;"	d
SPM_IRQ6_ID	mach/mt6795/include/mach/mt_spm.h	79;"	d
SPM_IRQ6_ID	mach/mt6795/include/mach/mt_spm_cpu.h	49;"	d
SPM_IRQ6_ID	mach/mt6795/include/mach/mt_spm_cpu.h	64;"	d
SPM_IRQ7_ID	mach/mt6795/include/mach/mt_spm.h	64;"	d
SPM_IRQ7_ID	mach/mt6795/include/mach/mt_spm.h	80;"	d
SPM_IRQ7_ID	mach/mt6795/include/mach/mt_spm_cpu.h	50;"	d
SPM_IRQ7_ID	mach/mt6795/include/mach/mt_spm_cpu.h	65;"	d
SPM_ISP_PWR_CON	mach/mt6795/include/mach/mt_spm.h	101;"	d
SPM_ISP_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	85;"	d
SPM_ISP_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	32;"	d
SPM_IS_CPU_IRQ_OCCUR	mach/mt6795/mt_cpuidle.c	316;"	d	file:
SPM_IS_CPU_IRQ_OCCUR	mach/mt6795/mt_cpuidle64.c	341;"	d	file:
SPM_MAINPLL_PDN_DIS	mach/mt6795/include/mach/mt_spm.h	234;"	d
SPM_MAINPLL_PDN_DIS	mach/mt6795/include/mach/mt_spm_cpu.h	227;"	d
SPM_MCDI_EARLY_SUSPEND	mach/mt6795/include/mach/mt_spm_idle.h	/^    SPM_MCDI_EARLY_SUSPEND= 2,$/;"	e	enum:spm_mcdi_lock_id
SPM_MCDI_IDLE	mach/mt6795/include/mach/mt_spm_idle.h	/^    SPM_MCDI_IDLE= 0,$/;"	e	enum:spm_mcdi_lock_id
SPM_MCDI_VCORE_DVFS	mach/mt6795/include/mach/mt_spm_idle.h	/^    SPM_MCDI_VCORE_DVFS= 1,$/;"	e	enum:spm_mcdi_lock_id
SPM_MCU_PWR_CON	mach/mt6795/include/mach/mt_spm.h	113;"	d
SPM_MCU_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	97;"	d
SPM_MCU_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	44;"	d
SPM_MD2_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	112;"	d
SPM_MD2_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	59;"	d
SPM_MD32_BASE	mach/mt6795/include/mach/mt_reg_base.h	505;"	d
SPM_MD32_SRAM_CON	mach/mt6795/include/mach/mt_spm.h	126;"	d
SPM_MD32_SRAM_CON	mach/mt6795/include/mach/mt_spm_cpu.h	110;"	d
SPM_MD32_SRAM_CON	mach/mt6795/include/mach/mt_spm_reg.h	57;"	d
SPM_MD_PWR_CON	mach/mt6795/include/mach/mt_spm.h	112;"	d
SPM_MD_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	96;"	d
SPM_MD_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	43;"	d
SPM_MEMPLL_1PLL_EN	mach/mt6795/include/mach/mt_spm.h	240;"	d
SPM_MEMPLL_RESET	mach/mt6795/include/mach/mt_spm.h	233;"	d
SPM_MEMPLL_RESET	mach/mt6795/include/mach/mt_spm_cpu.h	226;"	d
SPM_MEMPLL_RST_EN	mach/mt6795/include/mach/mt_spm.h	241;"	d
SPM_MFG_2D_PWR_CON	mach/mt6795/include/mach/mt_spm.h	124;"	d
SPM_MFG_2D_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	108;"	d
SPM_MFG_2D_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	55;"	d
SPM_MFG_ASYNC_PWR_CON	mach/mt6795/include/mach/mt_spm.h	125;"	d
SPM_MFG_ASYNC_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	109;"	d
SPM_MFG_ASYNC_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	56;"	d
SPM_MFG_PWR_CON	mach/mt6795/include/mach/mt_spm.h	95;"	d
SPM_MFG_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	79;"	d
SPM_MFG_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	26;"	d
SPM_MJC_PWR_CON	mach/mt6795/include/mach/mt_spm.h	115;"	d
SPM_MJC_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	99;"	d
SPM_MJC_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	46;"	d
SPM_PASR_DIS	mach/mt6795/include/mach/mt_spm.h	230;"	d
SPM_PASR_DIS	mach/mt6795/include/mach/mt_spm_cpu.h	223;"	d
SPM_PCM_CON0	mach/mt6795/include/mach/mt_spm.h	127;"	d
SPM_PCM_CON0	mach/mt6795/include/mach/mt_spm_cpu.h	113;"	d
SPM_PCM_CON0	mach/mt6795/include/mach/mt_spm_reg.h	60;"	d
SPM_PCM_CON1	mach/mt6795/include/mach/mt_spm.h	128;"	d
SPM_PCM_CON1	mach/mt6795/include/mach/mt_spm_cpu.h	114;"	d
SPM_PCM_CON1	mach/mt6795/include/mach/mt_spm_reg.h	61;"	d
SPM_PCM_DEBUG_CON	mach/mt6795/include/mach/mt_spm.h	199;"	d
SPM_PCM_DEBUG_CON	mach/mt6795/include/mach/mt_spm_cpu.h	192;"	d
SPM_PCM_DEBUG_CON	mach/mt6795/include/mach/mt_spm_reg.h	139;"	d
SPM_PCM_EVENT_REG_STA	mach/mt6795/include/mach/mt_spm.h	156;"	d
SPM_PCM_EVENT_REG_STA	mach/mt6795/include/mach/mt_spm_cpu.h	142;"	d
SPM_PCM_EVENT_REG_STA	mach/mt6795/include/mach/mt_spm_reg.h	89;"	d
SPM_PCM_EVENT_VECTOR0	mach/mt6795/include/mach/mt_spm.h	132;"	d
SPM_PCM_EVENT_VECTOR0	mach/mt6795/include/mach/mt_spm_cpu.h	118;"	d
SPM_PCM_EVENT_VECTOR0	mach/mt6795/include/mach/mt_spm_reg.h	65;"	d
SPM_PCM_EVENT_VECTOR1	mach/mt6795/include/mach/mt_spm.h	133;"	d
SPM_PCM_EVENT_VECTOR1	mach/mt6795/include/mach/mt_spm_cpu.h	119;"	d
SPM_PCM_EVENT_VECTOR1	mach/mt6795/include/mach/mt_spm_reg.h	66;"	d
SPM_PCM_EVENT_VECTOR2	mach/mt6795/include/mach/mt_spm.h	134;"	d
SPM_PCM_EVENT_VECTOR2	mach/mt6795/include/mach/mt_spm_cpu.h	120;"	d
SPM_PCM_EVENT_VECTOR2	mach/mt6795/include/mach/mt_spm_reg.h	67;"	d
SPM_PCM_EVENT_VECTOR3	mach/mt6795/include/mach/mt_spm.h	135;"	d
SPM_PCM_EVENT_VECTOR3	mach/mt6795/include/mach/mt_spm_cpu.h	121;"	d
SPM_PCM_EVENT_VECTOR3	mach/mt6795/include/mach/mt_spm_reg.h	68;"	d
SPM_PCM_EVENT_VECTOR4	mach/mt6795/include/mach/mt_spm.h	160;"	d
SPM_PCM_EVENT_VECTOR4	mach/mt6795/include/mach/mt_spm_cpu.h	146;"	d
SPM_PCM_EVENT_VECTOR4	mach/mt6795/include/mach/mt_spm_reg.h	93;"	d
SPM_PCM_EVENT_VECTOR5	mach/mt6795/include/mach/mt_spm.h	161;"	d
SPM_PCM_EVENT_VECTOR5	mach/mt6795/include/mach/mt_spm_cpu.h	147;"	d
SPM_PCM_EVENT_VECTOR5	mach/mt6795/include/mach/mt_spm_reg.h	94;"	d
SPM_PCM_EVENT_VECTOR6	mach/mt6795/include/mach/mt_spm.h	162;"	d
SPM_PCM_EVENT_VECTOR6	mach/mt6795/include/mach/mt_spm_cpu.h	148;"	d
SPM_PCM_EVENT_VECTOR6	mach/mt6795/include/mach/mt_spm_reg.h	95;"	d
SPM_PCM_EVENT_VECTOR7	mach/mt6795/include/mach/mt_spm.h	163;"	d
SPM_PCM_EVENT_VECTOR7	mach/mt6795/include/mach/mt_spm_cpu.h	149;"	d
SPM_PCM_EVENT_VECTOR7	mach/mt6795/include/mach/mt_spm_reg.h	96;"	d
SPM_PCM_FLAGS	mach/mt6795/include/mach/mt_spm.h	197;"	d
SPM_PCM_FLAGS	mach/mt6795/include/mach/mt_spm_cpu.h	190;"	d
SPM_PCM_FLAGS	mach/mt6795/include/mach/mt_spm_reg.h	137;"	d
SPM_PCM_FSM_STA	mach/mt6795/include/mach/mt_spm.h	157;"	d
SPM_PCM_FSM_STA	mach/mt6795/include/mach/mt_spm_cpu.h	143;"	d
SPM_PCM_FSM_STA	mach/mt6795/include/mach/mt_spm_reg.h	90;"	d
SPM_PCM_IM_HOST_RW_DAT	mach/mt6795/include/mach/mt_spm.h	159;"	d
SPM_PCM_IM_HOST_RW_DAT	mach/mt6795/include/mach/mt_spm_cpu.h	145;"	d
SPM_PCM_IM_HOST_RW_DAT	mach/mt6795/include/mach/mt_spm_reg.h	92;"	d
SPM_PCM_IM_HOST_RW_PTR	mach/mt6795/include/mach/mt_spm.h	158;"	d
SPM_PCM_IM_HOST_RW_PTR	mach/mt6795/include/mach/mt_spm_cpu.h	144;"	d
SPM_PCM_IM_HOST_RW_PTR	mach/mt6795/include/mach/mt_spm_reg.h	91;"	d
SPM_PCM_IM_LEN	mach/mt6795/include/mach/mt_spm.h	130;"	d
SPM_PCM_IM_LEN	mach/mt6795/include/mach/mt_spm_cpu.h	116;"	d
SPM_PCM_IM_LEN	mach/mt6795/include/mach/mt_spm_reg.h	63;"	d
SPM_PCM_IM_PTR	mach/mt6795/include/mach/mt_spm.h	129;"	d
SPM_PCM_IM_PTR	mach/mt6795/include/mach/mt_spm_cpu.h	115;"	d
SPM_PCM_IM_PTR	mach/mt6795/include/mach/mt_spm_reg.h	62;"	d
SPM_PCM_MAS_PAUSE_MASK	mach/mt6795/include/mach/mt_spm.h	136;"	d
SPM_PCM_MAS_PAUSE_MASK	mach/mt6795/include/mach/mt_spm_cpu.h	122;"	d
SPM_PCM_MAS_PAUSE_MASK	mach/mt6795/include/mach/mt_spm_reg.h	69;"	d
SPM_PCM_MD32_IRQ	mach/mt6795/include/mach/mt_spm.h	187;"	d
SPM_PCM_MD32_IRQ	mach/mt6795/include/mach/mt_spm_cpu.h	180;"	d
SPM_PCM_MD32_IRQ	mach/mt6795/include/mach/mt_spm_reg.h	127;"	d
SPM_PCM_MD32_MAILBOX	mach/mt6795/include/mach/mt_spm.h	186;"	d
SPM_PCM_MD32_MAILBOX	mach/mt6795/include/mach/mt_spm_cpu.h	179;"	d
SPM_PCM_MD32_MAILBOX	mach/mt6795/include/mach/mt_spm_reg.h	126;"	d
SPM_PCM_PASR_DPD_0	mach/mt6795/include/mach/mt_spm.h	208;"	d
SPM_PCM_PASR_DPD_0	mach/mt6795/include/mach/mt_spm_cpu.h	201;"	d
SPM_PCM_PASR_DPD_0	mach/mt6795/include/mach/mt_spm_reg.h	148;"	d
SPM_PCM_PASR_DPD_1	mach/mt6795/include/mach/mt_spm.h	209;"	d
SPM_PCM_PASR_DPD_1	mach/mt6795/include/mach/mt_spm_cpu.h	202;"	d
SPM_PCM_PASR_DPD_1	mach/mt6795/include/mach/mt_spm_reg.h	149;"	d
SPM_PCM_PASR_DPD_2	mach/mt6795/include/mach/mt_spm.h	210;"	d
SPM_PCM_PASR_DPD_2	mach/mt6795/include/mach/mt_spm_cpu.h	203;"	d
SPM_PCM_PASR_DPD_2	mach/mt6795/include/mach/mt_spm_reg.h	150;"	d
SPM_PCM_PASR_DPD_3	mach/mt6795/include/mach/mt_spm.h	211;"	d
SPM_PCM_PASR_DPD_3	mach/mt6795/include/mach/mt_spm_cpu.h	204;"	d
SPM_PCM_PASR_DPD_3	mach/mt6795/include/mach/mt_spm_reg.h	151;"	d
SPM_PCM_PWR_IO_EN	mach/mt6795/include/mach/mt_spm.h	137;"	d
SPM_PCM_PWR_IO_EN	mach/mt6795/include/mach/mt_spm_cpu.h	123;"	d
SPM_PCM_PWR_IO_EN	mach/mt6795/include/mach/mt_spm_reg.h	70;"	d
SPM_PCM_REG0_DATA	mach/mt6795/include/mach/mt_spm.h	140;"	d
SPM_PCM_REG0_DATA	mach/mt6795/include/mach/mt_spm_cpu.h	126;"	d
SPM_PCM_REG0_DATA	mach/mt6795/include/mach/mt_spm_reg.h	73;"	d
SPM_PCM_REG10_DATA	mach/mt6795/include/mach/mt_spm.h	150;"	d
SPM_PCM_REG10_DATA	mach/mt6795/include/mach/mt_spm_cpu.h	136;"	d
SPM_PCM_REG10_DATA	mach/mt6795/include/mach/mt_spm_reg.h	83;"	d
SPM_PCM_REG11_DATA	mach/mt6795/include/mach/mt_spm.h	151;"	d
SPM_PCM_REG11_DATA	mach/mt6795/include/mach/mt_spm_cpu.h	137;"	d
SPM_PCM_REG11_DATA	mach/mt6795/include/mach/mt_spm_reg.h	84;"	d
SPM_PCM_REG12_DATA	mach/mt6795/include/mach/mt_spm.h	152;"	d
SPM_PCM_REG12_DATA	mach/mt6795/include/mach/mt_spm_cpu.h	138;"	d
SPM_PCM_REG12_DATA	mach/mt6795/include/mach/mt_spm_reg.h	85;"	d
SPM_PCM_REG13_DATA	mach/mt6795/include/mach/mt_spm.h	153;"	d
SPM_PCM_REG13_DATA	mach/mt6795/include/mach/mt_spm_cpu.h	139;"	d
SPM_PCM_REG13_DATA	mach/mt6795/include/mach/mt_spm_reg.h	86;"	d
SPM_PCM_REG14_DATA	mach/mt6795/include/mach/mt_spm.h	154;"	d
SPM_PCM_REG14_DATA	mach/mt6795/include/mach/mt_spm_cpu.h	140;"	d
SPM_PCM_REG14_DATA	mach/mt6795/include/mach/mt_spm_reg.h	87;"	d
SPM_PCM_REG15_DATA	mach/mt6795/include/mach/mt_spm.h	155;"	d
SPM_PCM_REG15_DATA	mach/mt6795/include/mach/mt_spm_cpu.h	141;"	d
SPM_PCM_REG15_DATA	mach/mt6795/include/mach/mt_spm_reg.h	88;"	d
SPM_PCM_REG1_DATA	mach/mt6795/include/mach/mt_spm.h	141;"	d
SPM_PCM_REG1_DATA	mach/mt6795/include/mach/mt_spm_cpu.h	127;"	d
SPM_PCM_REG1_DATA	mach/mt6795/include/mach/mt_spm_reg.h	74;"	d
SPM_PCM_REG2_DATA	mach/mt6795/include/mach/mt_spm.h	142;"	d
SPM_PCM_REG2_DATA	mach/mt6795/include/mach/mt_spm_cpu.h	128;"	d
SPM_PCM_REG2_DATA	mach/mt6795/include/mach/mt_spm_reg.h	75;"	d
SPM_PCM_REG3_DATA	mach/mt6795/include/mach/mt_spm.h	143;"	d
SPM_PCM_REG3_DATA	mach/mt6795/include/mach/mt_spm_cpu.h	129;"	d
SPM_PCM_REG3_DATA	mach/mt6795/include/mach/mt_spm_reg.h	76;"	d
SPM_PCM_REG4_DATA	mach/mt6795/include/mach/mt_spm.h	144;"	d
SPM_PCM_REG4_DATA	mach/mt6795/include/mach/mt_spm_cpu.h	130;"	d
SPM_PCM_REG4_DATA	mach/mt6795/include/mach/mt_spm_reg.h	77;"	d
SPM_PCM_REG5_DATA	mach/mt6795/include/mach/mt_spm.h	145;"	d
SPM_PCM_REG5_DATA	mach/mt6795/include/mach/mt_spm_cpu.h	131;"	d
SPM_PCM_REG5_DATA	mach/mt6795/include/mach/mt_spm_reg.h	78;"	d
SPM_PCM_REG6_DATA	mach/mt6795/include/mach/mt_spm.h	146;"	d
SPM_PCM_REG6_DATA	mach/mt6795/include/mach/mt_spm_cpu.h	132;"	d
SPM_PCM_REG6_DATA	mach/mt6795/include/mach/mt_spm_reg.h	79;"	d
SPM_PCM_REG7_DATA	mach/mt6795/include/mach/mt_spm.h	147;"	d
SPM_PCM_REG7_DATA	mach/mt6795/include/mach/mt_spm_cpu.h	133;"	d
SPM_PCM_REG7_DATA	mach/mt6795/include/mach/mt_spm_reg.h	80;"	d
SPM_PCM_REG8_DATA	mach/mt6795/include/mach/mt_spm.h	148;"	d
SPM_PCM_REG8_DATA	mach/mt6795/include/mach/mt_spm_cpu.h	134;"	d
SPM_PCM_REG8_DATA	mach/mt6795/include/mach/mt_spm_reg.h	81;"	d
SPM_PCM_REG9_DATA	mach/mt6795/include/mach/mt_spm.h	149;"	d
SPM_PCM_REG9_DATA	mach/mt6795/include/mach/mt_spm_cpu.h	135;"	d
SPM_PCM_REG9_DATA	mach/mt6795/include/mach/mt_spm_reg.h	82;"	d
SPM_PCM_REG_DATA_INI	mach/mt6795/include/mach/mt_spm.h	131;"	d
SPM_PCM_REG_DATA_INI	mach/mt6795/include/mach/mt_spm_cpu.h	117;"	d
SPM_PCM_REG_DATA_INI	mach/mt6795/include/mach/mt_spm_reg.h	64;"	d
SPM_PCM_RESERVE	mach/mt6795/include/mach/mt_spm.h	195;"	d
SPM_PCM_RESERVE	mach/mt6795/include/mach/mt_spm_cpu.h	188;"	d
SPM_PCM_RESERVE	mach/mt6795/include/mach/mt_spm_reg.h	135;"	d
SPM_PCM_RESERVE2	mach/mt6795/include/mach/mt_spm.h	196;"	d
SPM_PCM_RESERVE2	mach/mt6795/include/mach/mt_spm_cpu.h	189;"	d
SPM_PCM_RESERVE2	mach/mt6795/include/mach/mt_spm_reg.h	136;"	d
SPM_PCM_SRC_REQ	mach/mt6795/include/mach/mt_spm.h	198;"	d
SPM_PCM_SRC_REQ	mach/mt6795/include/mach/mt_spm_cpu.h	191;"	d
SPM_PCM_SRC_REQ	mach/mt6795/include/mach/mt_spm_reg.h	138;"	d
SPM_PCM_SW_INT_CLEAR	mach/mt6795/include/mach/mt_spm.h	165;"	d
SPM_PCM_SW_INT_CLEAR	mach/mt6795/include/mach/mt_spm_cpu.h	151;"	d
SPM_PCM_SW_INT_CLEAR	mach/mt6795/include/mach/mt_spm_reg.h	98;"	d
SPM_PCM_SW_INT_SET	mach/mt6795/include/mach/mt_spm.h	164;"	d
SPM_PCM_SW_INT_SET	mach/mt6795/include/mach/mt_spm_cpu.h	150;"	d
SPM_PCM_SW_INT_SET	mach/mt6795/include/mach/mt_spm_reg.h	97;"	d
SPM_PCM_TIMER_OUT	mach/mt6795/include/mach/mt_spm.h	139;"	d
SPM_PCM_TIMER_OUT	mach/mt6795/include/mach/mt_spm_cpu.h	125;"	d
SPM_PCM_TIMER_OUT	mach/mt6795/include/mach/mt_spm_reg.h	72;"	d
SPM_PCM_TIMER_VAL	mach/mt6795/include/mach/mt_spm.h	138;"	d
SPM_PCM_TIMER_VAL	mach/mt6795/include/mach/mt_spm_cpu.h	124;"	d
SPM_PCM_TIMER_VAL	mach/mt6795/include/mach/mt_spm_reg.h	71;"	d
SPM_PCM_WDT_TIMER_OUT	mach/mt6795/include/mach/mt_spm.h	185;"	d
SPM_PCM_WDT_TIMER_OUT	mach/mt6795/include/mach/mt_spm_cpu.h	178;"	d
SPM_PCM_WDT_TIMER_OUT	mach/mt6795/include/mach/mt_spm_reg.h	125;"	d
SPM_PCM_WDT_TIMER_VAL	mach/mt6795/include/mach/mt_spm.h	184;"	d
SPM_PCM_WDT_TIMER_VAL	mach/mt6795/include/mach/mt_spm_cpu.h	177;"	d
SPM_PCM_WDT_TIMER_VAL	mach/mt6795/include/mach/mt_spm_reg.h	124;"	d
SPM_POWERON_CONFIG_SET	mach/mt6795/include/mach/mt_spm.h	87;"	d
SPM_POWERON_CONFIG_SET	mach/mt6795/include/mach/mt_spm_cpu.h	71;"	d
SPM_POWERON_CONFIG_SET	mach/mt6795/include/mach/mt_spm_reg.h	18;"	d
SPM_POWER_ON_VAL0	mach/mt6795/include/mach/mt_spm.h	88;"	d
SPM_POWER_ON_VAL0	mach/mt6795/include/mach/mt_spm_cpu.h	72;"	d
SPM_POWER_ON_VAL0	mach/mt6795/include/mach/mt_spm_reg.h	19;"	d
SPM_POWER_ON_VAL1	mach/mt6795/include/mach/mt_spm.h	89;"	d
SPM_POWER_ON_VAL1	mach/mt6795/include/mach/mt_spm_cpu.h	73;"	d
SPM_POWER_ON_VAL1	mach/mt6795/include/mach/mt_spm_reg.h	20;"	d
SPM_PROJECT_CODE	mach/mt6795/include/mach/mt_spm.h	221;"	d
SPM_PROJECT_CODE	mach/mt6795/include/mach/mt_spm_cpu.h	214;"	d
SPM_PROJECT_CODE	mach/mt6795/include/mach/mt_spm_reg.h	161;"	d
SPM_PWR_STATUS	mach/mt6795/include/mach/mt_spm.h	172;"	d
SPM_PWR_STATUS	mach/mt6795/include/mach/mt_spm_cpu.h	158;"	d
SPM_PWR_STATUS	mach/mt6795/include/mach/mt_spm_reg.h	105;"	d
SPM_PWR_STATUS_2ND	mach/mt6795/include/mach/mt_spm.h	173;"	d
SPM_PWR_STATUS_2ND	mach/mt6795/include/mach/mt_spm_cpu.h	159;"	d
SPM_PWR_STATUS_2ND	mach/mt6795/include/mach/mt_spm_reg.h	106;"	d
SPM_REGWR_CFG_KEY	mach/mt6795/include/mach/mt_spm.h	224;"	d
SPM_REGWR_CFG_KEY	mach/mt6795/include/mach/mt_spm_cpu.h	217;"	d
SPM_REGWR_CFG_KEY	mach/mt6795/include/mach/mt_spm_reg.h	164;"	d
SPM_REGWR_EN	mach/mt6795/include/mach/mt_spm.h	223;"	d
SPM_REGWR_EN	mach/mt6795/include/mach/mt_spm_cpu.h	216;"	d
SPM_REGWR_EN	mach/mt6795/include/mach/mt_spm_reg.h	163;"	d
SPM_SCREEN_OFF	mach/mt6795/include/mach/mt_spm.h	239;"	d
SPM_SCREEN_OFF	mach/mt6795/include/mach/mt_spm_cpu.h	232;"	d
SPM_SLEEP_BUS_PROTECT_RDY	mach/mt6795/include/mach/mt_spm.h	193;"	d
SPM_SLEEP_BUS_PROTECT_RDY	mach/mt6795/include/mach/mt_spm_cpu.h	186;"	d
SPM_SLEEP_BUS_PROTECT_RDY	mach/mt6795/include/mach/mt_spm_reg.h	133;"	d
SPM_SLEEP_CA15_WFI0_EN	mach/mt6795/include/mach/mt_spm.h	216;"	d
SPM_SLEEP_CA15_WFI0_EN	mach/mt6795/include/mach/mt_spm_cpu.h	209;"	d
SPM_SLEEP_CA15_WFI0_EN	mach/mt6795/include/mach/mt_spm_reg.h	156;"	d
SPM_SLEEP_CA15_WFI1_EN	mach/mt6795/include/mach/mt_spm.h	217;"	d
SPM_SLEEP_CA15_WFI1_EN	mach/mt6795/include/mach/mt_spm_cpu.h	210;"	d
SPM_SLEEP_CA15_WFI1_EN	mach/mt6795/include/mach/mt_spm_reg.h	157;"	d
SPM_SLEEP_CA15_WFI2_EN	mach/mt6795/include/mach/mt_spm.h	218;"	d
SPM_SLEEP_CA15_WFI2_EN	mach/mt6795/include/mach/mt_spm_cpu.h	211;"	d
SPM_SLEEP_CA15_WFI2_EN	mach/mt6795/include/mach/mt_spm_reg.h	158;"	d
SPM_SLEEP_CA15_WFI3_EN	mach/mt6795/include/mach/mt_spm.h	219;"	d
SPM_SLEEP_CA15_WFI3_EN	mach/mt6795/include/mach/mt_spm_cpu.h	212;"	d
SPM_SLEEP_CA15_WFI3_EN	mach/mt6795/include/mach/mt_spm_reg.h	159;"	d
SPM_SLEEP_CA7_WFI0_EN	mach/mt6795/include/mach/mt_spm.h	212;"	d
SPM_SLEEP_CA7_WFI0_EN	mach/mt6795/include/mach/mt_spm_cpu.h	205;"	d
SPM_SLEEP_CA7_WFI0_EN	mach/mt6795/include/mach/mt_spm_reg.h	152;"	d
SPM_SLEEP_CA7_WFI1_EN	mach/mt6795/include/mach/mt_spm.h	213;"	d
SPM_SLEEP_CA7_WFI1_EN	mach/mt6795/include/mach/mt_spm_cpu.h	206;"	d
SPM_SLEEP_CA7_WFI1_EN	mach/mt6795/include/mach/mt_spm_reg.h	153;"	d
SPM_SLEEP_CA7_WFI2_EN	mach/mt6795/include/mach/mt_spm.h	214;"	d
SPM_SLEEP_CA7_WFI2_EN	mach/mt6795/include/mach/mt_spm_cpu.h	207;"	d
SPM_SLEEP_CA7_WFI2_EN	mach/mt6795/include/mach/mt_spm_reg.h	154;"	d
SPM_SLEEP_CA7_WFI3_EN	mach/mt6795/include/mach/mt_spm.h	215;"	d
SPM_SLEEP_CA7_WFI3_EN	mach/mt6795/include/mach/mt_spm_cpu.h	208;"	d
SPM_SLEEP_CA7_WFI3_EN	mach/mt6795/include/mach/mt_spm_reg.h	155;"	d
SPM_SLEEP_CPU_WAKEUP_EVENT	mach/mt6795/include/mach/mt_spm.h	182;"	d
SPM_SLEEP_CPU_WAKEUP_EVENT	mach/mt6795/include/mach/mt_spm_cpu.h	175;"	d
SPM_SLEEP_CPU_WAKEUP_EVENT	mach/mt6795/include/mach/mt_spm_reg.h	122;"	d
SPM_SLEEP_DUAL_VCORE_PWR_CON	mach/mt6795/include/mach/mt_spm.h	167;"	d
SPM_SLEEP_DUAL_VCORE_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	153;"	d
SPM_SLEEP_DUAL_VCORE_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	100;"	d
SPM_SLEEP_IDLE_SEL	mach/mt6795/include/mach/mt_spm_cpu.h	173;"	d
SPM_SLEEP_IDLE_SEL	mach/mt6795/include/mach/mt_spm_reg.h	120;"	d
SPM_SLEEP_ISR_MASK	mach/mt6795/include/mach/mt_spm.h	188;"	d
SPM_SLEEP_ISR_MASK	mach/mt6795/include/mach/mt_spm_cpu.h	181;"	d
SPM_SLEEP_ISR_MASK	mach/mt6795/include/mach/mt_spm_reg.h	128;"	d
SPM_SLEEP_ISR_RAW_STA	mach/mt6795/include/mach/mt_spm.h	190;"	d
SPM_SLEEP_ISR_RAW_STA	mach/mt6795/include/mach/mt_spm_cpu.h	183;"	d
SPM_SLEEP_ISR_RAW_STA	mach/mt6795/include/mach/mt_spm_reg.h	130;"	d
SPM_SLEEP_ISR_STATUS	mach/mt6795/include/mach/mt_spm.h	189;"	d
SPM_SLEEP_ISR_STATUS	mach/mt6795/include/mach/mt_spm_cpu.h	182;"	d
SPM_SLEEP_ISR_STATUS	mach/mt6795/include/mach/mt_spm_reg.h	129;"	d
SPM_SLEEP_MD32_ISR_RAW_STA	mach/mt6795/include/mach/mt_spm.h	191;"	d
SPM_SLEEP_MD32_ISR_RAW_STA	mach/mt6795/include/mach/mt_spm_cpu.h	184;"	d
SPM_SLEEP_MD32_ISR_RAW_STA	mach/mt6795/include/mach/mt_spm_reg.h	131;"	d
SPM_SLEEP_MD32_WAKEUP_EVENT_MASK	mach/mt6795/include/mach/mt_spm.h	183;"	d
SPM_SLEEP_MD32_WAKEUP_EVENT_MASK	mach/mt6795/include/mach/mt_spm_cpu.h	176;"	d
SPM_SLEEP_MD32_WAKEUP_EVENT_MASK	mach/mt6795/include/mach/mt_spm_reg.h	123;"	d
SPM_SLEEP_PTPOD2_CON	mach/mt6795/include/mach/mt_spm.h	168;"	d
SPM_SLEEP_PTPOD2_CON	mach/mt6795/include/mach/mt_spm_cpu.h	154;"	d
SPM_SLEEP_PTPOD2_CON	mach/mt6795/include/mach/mt_spm_reg.h	101;"	d
SPM_SLEEP_SUBSYS_IDLE_STA	mach/mt6795/include/mach/mt_spm.h	194;"	d
SPM_SLEEP_SUBSYS_IDLE_STA	mach/mt6795/include/mach/mt_spm_cpu.h	187;"	d
SPM_SLEEP_SUBSYS_IDLE_STA	mach/mt6795/include/mach/mt_spm_reg.h	134;"	d
SPM_SLEEP_TIMER_STA	mach/mt6795/include/mach/mt_spm.h	175;"	d
SPM_SLEEP_TIMER_STA	mach/mt6795/include/mach/mt_spm_cpu.h	161;"	d
SPM_SLEEP_TIMER_STA	mach/mt6795/include/mach/mt_spm_reg.h	108;"	d
SPM_SLEEP_TWAM_CON	mach/mt6795/include/mach/mt_spm.h	176;"	d
SPM_SLEEP_TWAM_CON	mach/mt6795/include/mach/mt_spm_cpu.h	162;"	d
SPM_SLEEP_TWAM_CON	mach/mt6795/include/mach/mt_spm_reg.h	109;"	d
SPM_SLEEP_TWAM_CURR_STATUS0	mach/mt6795/include/mach/mt_spm_cpu.h	167;"	d
SPM_SLEEP_TWAM_CURR_STATUS0	mach/mt6795/include/mach/mt_spm_reg.h	114;"	d
SPM_SLEEP_TWAM_CURR_STATUS1	mach/mt6795/include/mach/mt_spm_cpu.h	168;"	d
SPM_SLEEP_TWAM_CURR_STATUS1	mach/mt6795/include/mach/mt_spm_reg.h	115;"	d
SPM_SLEEP_TWAM_CURR_STATUS2	mach/mt6795/include/mach/mt_spm_cpu.h	169;"	d
SPM_SLEEP_TWAM_CURR_STATUS2	mach/mt6795/include/mach/mt_spm_reg.h	116;"	d
SPM_SLEEP_TWAM_CURR_STATUS3	mach/mt6795/include/mach/mt_spm_cpu.h	170;"	d
SPM_SLEEP_TWAM_CURR_STATUS3	mach/mt6795/include/mach/mt_spm_reg.h	117;"	d
SPM_SLEEP_TWAM_STATUS0	mach/mt6795/include/mach/mt_spm.h	177;"	d
SPM_SLEEP_TWAM_STATUS0	mach/mt6795/include/mach/mt_spm_cpu.h	163;"	d
SPM_SLEEP_TWAM_STATUS0	mach/mt6795/include/mach/mt_spm_reg.h	110;"	d
SPM_SLEEP_TWAM_STATUS1	mach/mt6795/include/mach/mt_spm.h	178;"	d
SPM_SLEEP_TWAM_STATUS1	mach/mt6795/include/mach/mt_spm_cpu.h	164;"	d
SPM_SLEEP_TWAM_STATUS1	mach/mt6795/include/mach/mt_spm_reg.h	111;"	d
SPM_SLEEP_TWAM_STATUS2	mach/mt6795/include/mach/mt_spm.h	179;"	d
SPM_SLEEP_TWAM_STATUS2	mach/mt6795/include/mach/mt_spm_cpu.h	165;"	d
SPM_SLEEP_TWAM_STATUS2	mach/mt6795/include/mach/mt_spm_reg.h	112;"	d
SPM_SLEEP_TWAM_STATUS3	mach/mt6795/include/mach/mt_spm.h	180;"	d
SPM_SLEEP_TWAM_STATUS3	mach/mt6795/include/mach/mt_spm_cpu.h	166;"	d
SPM_SLEEP_TWAM_STATUS3	mach/mt6795/include/mach/mt_spm_reg.h	113;"	d
SPM_SLEEP_TWAM_TIMER_OUT	mach/mt6795/include/mach/mt_spm_cpu.h	171;"	d
SPM_SLEEP_TWAM_TIMER_OUT	mach/mt6795/include/mach/mt_spm_reg.h	118;"	d
SPM_SLEEP_TWAM_WINDOW_LEN	mach/mt6795/include/mach/mt_spm_cpu.h	172;"	d
SPM_SLEEP_TWAM_WINDOW_LEN	mach/mt6795/include/mach/mt_spm_reg.h	119;"	d
SPM_SLEEP_WAKEUP_EVENT_MASK	mach/mt6795/include/mach/mt_spm.h	181;"	d
SPM_SLEEP_WAKEUP_EVENT_MASK	mach/mt6795/include/mach/mt_spm_cpu.h	174;"	d
SPM_SLEEP_WAKEUP_EVENT_MASK	mach/mt6795/include/mach/mt_spm_reg.h	121;"	d
SPM_SLEEP_WAKEUP_MISC	mach/mt6795/include/mach/mt_spm.h	192;"	d
SPM_SLEEP_WAKEUP_MISC	mach/mt6795/include/mach/mt_spm_cpu.h	185;"	d
SPM_SLEEP_WAKEUP_MISC	mach/mt6795/include/mach/mt_spm_reg.h	132;"	d
SPM_SODI_DIS	mach/mt6795/include/mach/mt_spm.h	232;"	d
SPM_SODI_DIS	mach/mt6795/include/mach/mt_spm_cpu.h	225;"	d
SPM_VCORE_DVS_DIS	mach/mt6795/include/mach/mt_spm_cpu.h	222;"	d
SPM_VDE_PWR_CON	mach/mt6795/include/mach/mt_spm.h	94;"	d
SPM_VDE_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	78;"	d
SPM_VDE_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	25;"	d
SPM_VEN_PWR_CON	mach/mt6795/include/mach/mt_spm.h	99;"	d
SPM_VEN_PWR_CON	mach/mt6795/include/mach/mt_spm_cpu.h	83;"	d
SPM_VEN_PWR_CON	mach/mt6795/include/mach/mt_spm_reg.h	30;"	d
SPM_WAKE_SRC	mach/mt6795/include/mach/mt_spm.h	279;"	d
SPM_WAKE_SRC	mach/mt6795/include/mach/mt_spm.h	280;"	d
SPM_WAKE_SRC	mach/mt6795/include/mach/mt_spm_cpu.h	270;"	d
SPM_WAKE_SRC	mach/mt6795/include/mach/mt_spm_cpu.h	271;"	d
SPM_WAKE_SRC_LIST	mach/mt6795/include/mach/mt_spm.h	243;"	d
SPM_WAKE_SRC_LIST	mach/mt6795/include/mach/mt_spm_cpu.h	234;"	d
SPOWER_INFO	mach/mt6795/mt_static_power.c	22;"	d	file:
SPOWER_INFO	mach/mt6795/mt_static_power.c	24;"	d	file:
SPOWER_INFO	mach/mt6795/mt_static_power.c	26;"	d	file:
SPOWER_LOG_NONE	mach/mt6795/mt_static_power.c	15;"	d	file:
SPOWER_LOG_PRINT	mach/mt6795/mt_static_power.c	19;"	d	file:
SPOWER_LOG_WITH_PRINTK	mach/mt6795/mt_static_power.c	17;"	d	file:
SPOWER_LOG_WITH_XLOG	mach/mt6795/mt_static_power.c	16;"	d	file:
SRAMROM_BASE	mach/mt6795/include/mach/mt_reg_base.h	86;"	d
SRAM_CKISO	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	23;"	d
SRAM_ISOINT_B	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	22;"	d
SRAM_PDN	mach/mt6795/mt_spm_mtcmos.c	956;"	d	file:
SRAM_PDN	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	66;"	d	file:
SRC	mach/mt6795/include/mach/dma.h	/^    SRC,$/;"	e	enum:__anon185
SRC_AND_DST	mach/mt6795/include/mach/dma.h	/^    SRC_AND_DST$/;"	e	enum:__anon185
STACK_SIZE	mach/mt6795/mt_dormant.c	44;"	d	file:
START_OF_BOOT_PORT	eemcs/eemcs_ccci.h	/^    START_OF_BOOT_PORT = START_OF_CCCI_CDEV,$/;"	e	enum:CCCI_PORT
START_OF_CCCI_CDEV	eemcs/eemcs_ccci.h	/^    START_OF_CCCI_CDEV = 0x00,$/;"	e	enum:CCCI_PORT
START_OF_CCMNI	eemcs/eemcs_ccci.h	/^    START_OF_CCMNI = END_OF_CCCI_CDEV,$/;"	e	enum:CCCI_PORT
START_OF_MD_STATE	eemcs/eemcs_boot.h	/^    START_OF_MD_STATE,$/;"	e	enum:EEMCS_BOOT_STATE_e
START_OF_NORMAL_PORT	eemcs/eemcs_ccci.h	/^    START_OF_NORMAL_PORT = END_OF_BOOT_PORT,$/;"	e	enum:CCCI_PORT
START_OF_TRA_TYPE	eemcs/eemcs_boot_trace.h	/^    START_OF_TRA_TYPE,$/;"	e	enum:EEMCS_BOOT_TRACE_TYPE_e
STATE_COUNT	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    STATE_COUNT$/;"	e	enum:__anon171
STATE_EARLY_SUSPEND	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    STATE_EARLY_SUSPEND,$/;"	e	enum:__anon171
STATE_ENTER_EARLY_SUSPEND	mach/mt6795/mt_hotplug_mechanism.c	33;"	d	file:
STATE_ENTER_LATE_RESUME	mach/mt6795/mt_hotplug_mechanism.c	34;"	d	file:
STATE_INIT	mach/mt6795/mt_hotplug_mechanism.c	32;"	d	file:
STATE_LATE_RESUME	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    STATE_LATE_RESUME = 0,$/;"	e	enum:__anon171
STATE_SUSPEND	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    STATE_SUSPEND,$/;"	e	enum:__anon171
STATIC	mach/mt6795/mt_hotplug_strategy_algo.c	18;"	d	file:
STATIC	mach/mt6795/mt_hotplug_strategy_api.c	15;"	d	file:
STATIC	mach/mt6795/mt_hotplug_strategy_core.c	17;"	d	file:
STATIC	mach/mt6795/mt_hotplug_strategy_cpu.c	17;"	d	file:
STATIC	mach/mt6795/mt_hotplug_strategy_main.c	16;"	d	file:
STATIC_ASSERT	mach/mt6795/include/mach/mt_typedefs.h	217;"	d
STATIC_ASSERT_X	mach/mt6795/include/mach/mt_typedefs.h	218;"	d
STATIC_ASSERT_XX	mach/mt6795/include/mach/mt_typedefs.h	219;"	d
STATISTIC	eccci/modem_ut.h	10;"	d
STATISTIC_DUMP_INTERVAL	eccci/modem_ut.c	321;"	d	file:
STATISTIC_TYPE	eemcs/eemcs_statistics.h	/^enum STATISTIC_TYPE{$/;"	g
STATUSX_WARNING	mach/mt6795/camera_isp.c	6011;"	d	file:
STATUS_DORMANT	mach/mt6795/include/mach/mt_dormant.h	11;"	d
STATUS_RUN	mach/mt6795/include/mach/mt_dormant.h	9;"	d
STATUS_SHUTDOWN	mach/mt6795/include/mach/mt_dormant.h	12;"	d
STATUS_STANDBY	mach/mt6795/include/mach/mt_dormant.h	10;"	d
STA_ACC_LOCK	mach/mt6795/include/mach/mtk_nand.h	176;"	d
STA_ADDR_STATE	mach/mt6795/include/mach/mtk_nand.h	178;"	d
STA_CLK_OFF	mach/mt6795/include/mach/mt_clkbuf_ctl.h	68;"	d
STA_CLK_ON	mach/mt6795/include/mach/mt_clkbuf_ctl.h	67;"	d
STA_CMD_STATE	mach/mt6795/include/mach/mtk_nand.h	177;"	d
STA_COUNT_MS	mach/mt6795/include/mach/mtk_nand.h	286;"	d
STA_COUNT_PS	mach/mt6795/include/mach/mtk_nand.h	285;"	d
STA_DATAR_STATE	mach/mt6795/include/mach/mtk_nand.h	179;"	d
STA_DATAW_STATE	mach/mt6795/include/mach/mtk_nand.h	180;"	d
STA_FSM	mach/mt6795/include/mach/mtk_nand.h	284;"	d
STA_NAND_BUSY	mach/mt6795/include/mach/mtk_nand.h	183;"	d
STA_NAND_BUSY_RETURN	mach/mt6795/include/mach/mtk_nand.h	184;"	d
STA_NAND_FSM_MASK	mach/mt6795/include/mach/mtk_nand.h	182;"	d
STA_NFI_FSM_MASK	mach/mt6795/include/mach/mtk_nand.h	185;"	d
STA_NFI_OP_MASK	mach/mt6795/include/mach/mtk_nand.h	186;"	d
STA_POWER_DOWN	mach/mt6795/include/mach/mt_spm_mtcmos.h	6;"	d
STA_POWER_ON	mach/mt6795/include/mach/mt_spm_mtcmos.h	7;"	d
STA_READ_EMPTY	mach/mt6795/include/mach/mtk_nand.h	175;"	d
STD_CHR_DEV_NUM	dual_ccci/include/ccci_cfg.h	34;"	d
STEP_BY_STEP_DEBUG	mach/mt6795/include/mach/hotplug.h	27;"	d
STOP_CHARGING_IN_TAKLING	mach/mt6795/hiau_ml/power/cust_charging.h	4;"	d
STOP_CHARGING_IN_TAKLING	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	4;"	d
SUB_CAMERA_POWER_VCAM_D	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	14;"	d
SUB_CAMERA_POWER_VCAM_D	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	13;"	d
SUB_CAMERA_POWER_VCAM_D	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	13;"	d
SUB_CAM_USE_I2C_NUM	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	40;"	d
SUB_CAM_USE_I2C_NUM	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	34;"	d
SUB_CAM_USE_I2C_NUM	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	34;"	d
SUCCESS	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	220;"	d
SUCCESS	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	302;"	d
SUCCESS	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	220;"	d
SUCCESS	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	302;"	d
SUPPORT_FRAME_NUM	dual_ccci/include/ccmni_pfp.h	31;"	d
SUPPORT_I2C_BUS_NUM1	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	36;"	d
SUPPORT_I2C_BUS_NUM1	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	31;"	d
SUPPORT_I2C_BUS_NUM1	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	31;"	d
SUPPORT_I2C_BUS_NUM2	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	37;"	d
SUPPORT_I2C_BUS_NUM2	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	32;"	d
SUPPORT_I2C_BUS_NUM2	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	32;"	d
SUPPORT_MAX_IRQ	mach/mt6795/camera_isp.c	857;"	d	file:
SUPPORT_PKT_NUM	dual_ccci/include/ccmni_pfp.h	32;"	d
SUPPORT_SYSRQ	uart/uart.c	24;"	d	file:
SV_LOG_STR	mach/mt6795/camera_isp.c	/^} SV_LOG_STR, *PSV_LOG_STR;$/;"	t	typeref:struct:_SV_LOG_STR	file:
SWAPPER_PG_DIR	mach/mt6795/swsusp.S	/^#define SWAPPER_PG_DIR		(KERNEL_RAM_PADDR - PG_DIR_SIZE)$/;"	d
SWCHR_BASE	mach/mt6795/include/mach/mt6333.h	36;"	d
SWITCH_OFF	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	303;"	d
SWITCH_OFF	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	303;"	d
SWITCH_ON	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	304;"	d
SWITCH_ON	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	304;"	d
SWRST	mach/mt6795/include/mach/mt_ptp2_64.h	/^    unsigned int SWRST; \/\/31:31$/;"	m	struct:PTP2_data
SW_INTR_En_Msk	eemcs/lte_dev_test_at.h	/^	kal_uint16	SW_INTR_En_Msk;$/;"	m	struct:_hifsdio_isr_en_mask
SW_INTR_Msk	eemcs/lte_dev_test_at.h	/^    SW_INTR_Msk,$/;"	e	enum:_hifsdio_isr_mask_code
SW_INTR_Status	eemcs/lte_dev_test_at.h	/^	kal_uint16	SW_INTR_Status;$/;"	m	struct:_hifsdio_isr_status
SW_ROM_PD	mach/mt6795/include/mach/hotplug.h	39;"	d
SYNC_TO_REAL_TRACKING_TIME	mach/mt6795/hiau_ml/power/cust_charging.h	48;"	d
SYNC_TO_REAL_TRACKING_TIME	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	48;"	d
SYSFS	eccci/ccci_debug.h	9;"	d
SYSRAM_ALLOC	mach/mt6795/include/mach/camera_sysram.h	32;"	d
SYSRAM_ALLOC_STRUCT	mach/mt6795/include/mach/camera_sysram.h	/^}SYSRAM_ALLOC_STRUCT;$/;"	t	typeref:struct:__anon143
SYSRAM_AllocNode	mach/mt6795/camera_sysram.c	/^static SYSRAM_MEM_NODE_STRUCT* SYSRAM_AllocNode(SYSRAM_MEM_POOL_STRUCT*const pMemPoolInfo)$/;"	f	file:
SYSRAM_AllocUser	mach/mt6795/camera_sysram.c	/^static MUINT32 SYSRAM_AllocUser($/;"	f	file:
SYSRAM_AllocUserPhy	mach/mt6795/camera_sysram.c	/^static MUINT32 SYSRAM_AllocUserPhy($/;"	f	file:
SYSRAM_BASE	mach/mt6795/include/mach/mt_reg_base.h	507;"	d
SYSRAM_BASE_ADDR_BANK_0	mach/mt6795/include/mach/camera_sysram_imp.h	26;"	d
SYSRAM_BASE_PHY_ADDR	mach/mt6795/include/mach/camera_sysram_imp.h	24;"	d
SYSRAM_BASE_SIZE	mach/mt6795/include/mach/camera_sysram_imp.h	25;"	d
SYSRAM_BASE_SIZE_BANK_0	mach/mt6795/include/mach/camera_sysram_imp.h	27;"	d
SYSRAM_CMD_ALLOC	mach/mt6795/include/mach/camera_sysram.h	/^    SYSRAM_CMD_ALLOC,$/;"	e	enum:__anon144
SYSRAM_CMD_DUMP	mach/mt6795/include/mach/camera_sysram.h	/^    SYSRAM_CMD_DUMP$/;"	e	enum:__anon144
SYSRAM_CMD_ENUM	mach/mt6795/include/mach/camera_sysram.h	/^}SYSRAM_CMD_ENUM;$/;"	t	typeref:enum:__anon144
SYSRAM_CMD_FREE	mach/mt6795/include/mach/camera_sysram.h	/^    SYSRAM_CMD_FREE,$/;"	e	enum:__anon144
SYSRAM_CheckClock	mach/mt6795/camera_sysram.c	/^static void SYSRAM_CheckClock(void)$/;"	f	file:
SYSRAM_DEBUG_DEFAULT	mach/mt6795/include/mach/camera_sysram_imp.h	20;"	d
SYSRAM_DEV_NAME	mach/mt6795/include/mach/camera_sysram.h	4;"	d
SYSRAM_DUMP	mach/mt6795/include/mach/camera_sysram.h	34;"	d
SYSRAM_DumpLayout	mach/mt6795/camera_sysram.c	/^static void SYSRAM_DumpLayout(void)$/;"	f	file:
SYSRAM_DumpLayoutToProc	mach/mt6795/camera_sysram.c	/^static int SYSRAM_DumpLayoutToProc($/;"	f	file:
SYSRAM_DumpResMgr	mach/mt6795/camera_sysram.c	/^static void SYSRAM_DumpResMgr(void)$/;"	f	file:
SYSRAM_Exit	mach/mt6795/camera_sysram.c	/^module_exit(SYSRAM_Exit);$/;"	v
SYSRAM_Exit	mach/mt6795/camera_sysram.c	/^static void __exit SYSRAM_Exit(void)$/;"	f	file:
SYSRAM_FREE	mach/mt6795/include/mach/camera_sysram.h	33;"	d
SYSRAM_Flush	mach/mt6795/camera_sysram.c	/^static int SYSRAM_Flush($/;"	f	file:
SYSRAM_FreeNode	mach/mt6795/camera_sysram.c	/^static void SYSRAM_FreeNode($/;"	f	file:
SYSRAM_FreeUser	mach/mt6795/camera_sysram.c	/^static void SYSRAM_FreeUser(SYSRAM_USER_ENUM const User)$/;"	f	file:
SYSRAM_FreeUserPhy	mach/mt6795/camera_sysram.c	/^static MBOOL SYSRAM_FreeUserPhy($/;"	f	file:
SYSRAM_GetMemBankNo	mach/mt6795/include/mach/camera_sysram_imp.h	/^static SYSRAM_MEM_BANK_ENUM SYSRAM_GetMemBankNo(SYSRAM_USER_ENUM const User)$/;"	f
SYSRAM_GetMemPoolInfo	mach/mt6795/include/mach/camera_sysram_imp.h	/^static inline SYSRAM_MEM_POOL_STRUCT* SYSRAM_GetMemPoolInfo(SYSRAM_MEM_BANK_ENUM const MemBankNo)$/;"	f
SYSRAM_GetTime	mach/mt6795/camera_sysram.c	/^static void SYSRAM_GetTime(MUINT64* pUS64, MUINT32* pSec, MUINT32* pUSec)$/;"	f	file:
SYSRAM_IOC_Alloc	mach/mt6795/camera_sysram.c	/^static MUINT32 SYSRAM_IOC_Alloc($/;"	f	file:
SYSRAM_IOC_Free	mach/mt6795/camera_sysram.c	/^static void SYSRAM_IOC_Free(SYSRAM_USER_ENUM User)$/;"	f	file:
SYSRAM_Init	mach/mt6795/camera_sysram.c	/^module_init(SYSRAM_Init);$/;"	v
SYSRAM_Init	mach/mt6795/camera_sysram.c	/^static int __init SYSRAM_Init(void)$/;"	f	file:
SYSRAM_Ioctl	mach/mt6795/camera_sysram.c	/^static long SYSRAM_Ioctl($/;"	f	file:
SYSRAM_IsBadOwner	mach/mt6795/camera_sysram.c	/^static inline MBOOL SYSRAM_IsBadOwner(SYSRAM_USER_ENUM const User)$/;"	f	file:
SYSRAM_IsLegalSizeToAlloc	mach/mt6795/camera_sysram.c	/^static MBOOL SYSRAM_IsLegalSizeToAlloc($/;"	f	file:
SYSRAM_JIFFIES_MAX	mach/mt6795/include/mach/camera_sysram_imp.h	21;"	d
SYSRAM_LockUser	mach/mt6795/camera_sysram.c	/^static void SYSRAM_LockUser(SYSRAM_USER_ENUM const User, MUINT32 const Size)$/;"	f	file:
SYSRAM_MAGIC_NO	mach/mt6795/include/mach/camera_sysram.h	5;"	d
SYSRAM_MEM_BANK_0	mach/mt6795/include/mach/camera_sysram_imp.h	/^    SYSRAM_MEM_BANK_0,$/;"	e	enum:__anon125
SYSRAM_MEM_BANK_AMOUNT	mach/mt6795/include/mach/camera_sysram_imp.h	/^    SYSRAM_MEM_BANK_AMOUNT,$/;"	e	enum:__anon125
SYSRAM_MEM_BANK_BAD	mach/mt6795/include/mach/camera_sysram_imp.h	/^    SYSRAM_MEM_BANK_BAD$/;"	e	enum:__anon125
SYSRAM_MEM_BANK_ENUM	mach/mt6795/include/mach/camera_sysram_imp.h	/^}SYSRAM_MEM_BANK_ENUM;$/;"	t	typeref:enum:__anon125
SYSRAM_MEM_NODE	mach/mt6795/include/mach/camera_sysram_imp.h	/^typedef struct SYSRAM_MEM_NODE$/;"	s
SYSRAM_MEM_NODE_AMOUNT_PER_POOL	mach/mt6795/include/mach/camera_sysram_imp.h	33;"	d
SYSRAM_MEM_NODE_STRUCT	mach/mt6795/include/mach/camera_sysram_imp.h	/^}SYSRAM_MEM_NODE_STRUCT;$/;"	t	typeref:struct:SYSRAM_MEM_NODE
SYSRAM_MEM_POOL_STRUCT	mach/mt6795/include/mach/camera_sysram_imp.h	/^}SYSRAM_MEM_POOL_STRUCT;$/;"	t	typeref:struct:__anon126
SYSRAM_MsToJiffies	mach/mt6795/camera_sysram.c	/^static MUINT32 SYSRAM_MsToJiffies(MUINT32 TimeMs)$/;"	f	file:
SYSRAM_Open	mach/mt6795/camera_sysram.c	/^static int SYSRAM_Open($/;"	f	file:
SYSRAM_PROC_NAME	mach/mt6795/include/mach/camera_sysram_imp.h	22;"	d
SYSRAM_PROC_STRUCT	mach/mt6795/include/mach/camera_sysram_imp.h	/^}SYSRAM_PROC_STRUCT;$/;"	t	typeref:struct:__anon124
SYSRAM_Probe	mach/mt6795/camera_sysram.c	/^static int SYSRAM_Probe(struct platform_device *pDev)$/;"	f	file:
SYSRAM_ReadFlag	mach/mt6795/camera_sysram.c	/^static int SYSRAM_ReadFlag($/;"	f	file:
SYSRAM_RegCharDrv	mach/mt6795/camera_sysram.c	/^static inline int SYSRAM_RegCharDrv(void)$/;"	f	file:
SYSRAM_Release	mach/mt6795/camera_sysram.c	/^static int SYSRAM_Release($/;"	f	file:
SYSRAM_Remove	mach/mt6795/camera_sysram.c	/^static int SYSRAM_Remove(struct platform_device *pDev)$/;"	f	file:
SYSRAM_ResetUserTaskInfo	mach/mt6795/camera_sysram.c	/^static void SYSRAM_ResetUserTaskInfo(SYSRAM_USER_ENUM const User)$/;"	f	file:
SYSRAM_Resume	mach/mt6795/camera_sysram.c	/^static int SYSRAM_Resume(struct platform_device *pDev)$/;"	f	file:
SYSRAM_STRUCT	mach/mt6795/include/mach/camera_sysram_imp.h	/^}SYSRAM_STRUCT;$/;"	t	typeref:struct:__anon123
SYSRAM_SetUserTaskInfo	mach/mt6795/camera_sysram.c	/^static void SYSRAM_SetUserTaskInfo(SYSRAM_USER_ENUM const User)$/;"	f	file:
SYSRAM_SpinLock	mach/mt6795/camera_sysram.c	/^static inline void SYSRAM_SpinLock(void)$/;"	f	file:
SYSRAM_SpinUnlock	mach/mt6795/camera_sysram.c	/^static inline void SYSRAM_SpinUnlock(void)$/;"	f	file:
SYSRAM_Suspend	mach/mt6795/camera_sysram.c	/^static int SYSRAM_Suspend($/;"	f	file:
SYSRAM_TryAllocUser	mach/mt6795/camera_sysram.c	/^static MUINT32 SYSRAM_TryAllocUser($/;"	f	file:
SYSRAM_USER_AMOUNT	mach/mt6795/include/mach/camera_sysram.h	/^    SYSRAM_USER_AMOUNT,$/;"	e	enum:__anon142
SYSRAM_USER_ENUM	mach/mt6795/include/mach/camera_sysram.h	/^}SYSRAM_USER_ENUM;$/;"	t	typeref:enum:__anon142
SYSRAM_USER_GDMA	mach/mt6795/include/mach/camera_sysram.h	/^    SYSRAM_USER_GDMA,$/;"	e	enum:__anon142
SYSRAM_USER_NONE	mach/mt6795/include/mach/camera_sysram.h	/^    SYSRAM_USER_NONE$/;"	e	enum:__anon142
SYSRAM_USER_SIZE_GDMA	mach/mt6795/include/mach/camera_sysram_imp.h	30;"	d
SYSRAM_USER_SIZE_SW_FD	mach/mt6795/include/mach/camera_sysram_imp.h	31;"	d
SYSRAM_USER_SIZE_VIDO	mach/mt6795/include/mach/camera_sysram_imp.h	29;"	d
SYSRAM_USER_STRUCT	mach/mt6795/include/mach/camera_sysram_imp.h	/^}SYSRAM_USER_STRUCT;$/;"	t	typeref:struct:__anon122
SYSRAM_USER_SW_FD	mach/mt6795/include/mach/camera_sysram.h	/^    SYSRAM_USER_SW_FD,$/;"	e	enum:__anon142
SYSRAM_USER_VIDO	mach/mt6795/include/mach/camera_sysram.h	/^    SYSRAM_USER_VIDO,$/;"	e	enum:__anon142
SYSRAM_UnlockUser	mach/mt6795/camera_sysram.c	/^static void SYSRAM_UnlockUser(SYSRAM_USER_ENUM const User)$/;"	f	file:
SYSRAM_UnregCharDrv	mach/mt6795/camera_sysram.c	/^static inline void SYSRAM_UnregCharDrv(void)$/;"	f	file:
SYSRAM_UserIsLocked	mach/mt6795/camera_sysram.c	/^static inline MBOOL SYSRAM_UserIsLocked(SYSRAM_USER_ENUM const User)$/;"	f	file:
SYSRAM_UserIsUnlocked	mach/mt6795/camera_sysram.c	/^static inline MBOOL SYSRAM_UserIsUnlocked(SYSRAM_USER_ENUM const User)$/;"	f	file:
SYSRAM_WriteFlag	mach/mt6795/camera_sysram.c	/^static int SYSRAM_WriteFlag($/;"	f	file:
SYSRAM_mmap	mach/mt6795/camera_sysram.c	/^static int SYSRAM_mmap($/;"	f	file:
SYSTEM_UPDATED_BY_SIU	masp/asf/asf_inc/sec_cfg_common.h	/^    SYSTEM_UPDATED_BY_SIU       = 0x1000            $/;"	e	enum:__anon479
SYS_AUD	mach/mt6795/include/mach/mt_clkmgr.h	/^    SYS_AUD       = 7,$/;"	e	enum:__anon63
SYS_CLK_RATE	mach/mt6795/mt_gpt.c	26;"	d	file:
SYS_CLK_RATE	mach/mt6795/mt_gpt.c	28;"	d	file:
SYS_DIS	mach/mt6795/include/mach/mt_clkmgr.h	/^    SYS_DIS       = 1,$/;"	e	enum:__anon63
SYS_ISP	mach/mt6795/include/mach/mt_clkmgr.h	/^    SYS_ISP       = 3,$/;"	e	enum:__anon63
SYS_MD1	mach/mt6795/include/mach/mt_clkmgr.h	/^    SYS_MD1       = 0,$/;"	e	enum:__anon63
SYS_MFG	mach/mt6795/include/mach/mt_clkmgr.h	/^    SYS_MFG       = 2,$/;"	e	enum:__anon63
SYS_MJC	mach/mt6795/include/mach/mt_clkmgr.h	/^    SYS_MJC       = 5,$/;"	e	enum:__anon63
SYS_TYPE_MEDIA	mach/mt6795/mt_clkmgr.c	1066;"	d	file:
SYS_TYPE_MEDIA	mach/mt6795/mt_clkmgr_64.c	992;"	d	file:
SYS_TYPE_MODEM	mach/mt6795/mt_clkmgr.c	1065;"	d	file:
SYS_TYPE_MODEM	mach/mt6795/mt_clkmgr_64.c	991;"	d	file:
SYS_TYPE_OTHER	mach/mt6795/mt_clkmgr.c	1067;"	d	file:
SYS_TYPE_OTHER	mach/mt6795/mt_clkmgr_64.c	993;"	d	file:
SYS_VDE	mach/mt6795/include/mach/mt_clkmgr.h	/^    SYS_VDE       = 4,$/;"	e	enum:__anon63
SYS_VEN	mach/mt6795/include/mach/mt_clkmgr.h	/^    SYS_VEN       = 6,$/;"	e	enum:__anon63
ScheduleWorkEXPDONE	mach/mt6795/camera_isp.c	/^    struct work_struct              ScheduleWorkEXPDONE;$/;"	m	struct:__anon49	typeref:struct:__anon49::work_struct	file:
ScheduleWorkVD	mach/mt6795/camera_isp.c	/^    struct work_struct              ScheduleWorkVD;$/;"	m	struct:__anon49	typeref:struct:__anon49::work_struct	file:
Security	mach/mt6795/include/mach/m4u.h	/^	unsigned int Security;$/;"	m	struct:_M4U_PORT
Sensitivity	dual_ccci/include/ccci_md.h	/^    unsigned char Sensitivity;$/;"	m	struct:core_eint_config
SeqNo	eemcs/lte_dev_test_at.h	/^	kal_uint8	SeqNo;$/;"	m	struct:_AT_PKT_HEADER
SerialNumber	eemcs/eemcs_fs_ut.c	/^        unsigned int                SerialNumber;       $/;"	m	struct:__anon324	file:
ShowStatus	aee/aed/monitor_hang.c	/^static void ShowStatus(void)$/;"	f	file:
Size	mach/mt6795/camera_isp.c	/^    volatile MUINT32 Size;$/;"	m	struct:__anon44	file:
Size	mach/mt6795/include/mach/camera_sysram.h	/^    unsigned long       Size;$/;"	m	struct:__anon143
Size	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32 const                   Size;$/;"	m	struct:__anon126
SlowMotion	mach/mt6795/camera_isp.c	886;"	d	file:
SmileDetecteConfig	mach/mt6795/camera_fdvt.c	/^void SmileDetecteConfig(void)$/;"	f
Sound_Earpiece_Turnoff	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^void Sound_Earpiece_Turnoff(void)$/;"	f
Sound_Earpiece_Turnoff	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^void Sound_Earpiece_Turnoff(void)$/;"	f
Sound_Earpiece_Turnon	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^void Sound_Earpiece_Turnon(void)$/;"	f
Sound_Earpiece_Turnon	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^void Sound_Earpiece_Turnon(void)$/;"	f
Sound_ExtFunction	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^kal_int32 Sound_ExtFunction(const char* name, void* param, int param_size)$/;"	f
Sound_ExtFunction	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^kal_int32 Sound_ExtFunction(const char* name, void* param, int param_size)$/;"	f
Sound_Headset_Turnoff	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^void Sound_Headset_Turnoff(void)$/;"	f
Sound_Headset_Turnoff	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^void Sound_Headset_Turnoff(void)$/;"	f
Sound_Headset_Turnon	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^void Sound_Headset_Turnon(void)$/;"	f
Sound_Headset_Turnon	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^void Sound_Headset_Turnon(void)$/;"	f
Sound_SpeakerL_SetVolLevel	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^void Sound_SpeakerL_SetVolLevel(int level)$/;"	f
Sound_SpeakerL_SetVolLevel	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^void Sound_SpeakerL_SetVolLevel(int level)$/;"	f
Sound_SpeakerR_SetVolLevel	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^void Sound_SpeakerR_SetVolLevel(int level)$/;"	f
Sound_SpeakerR_SetVolLevel	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^void Sound_SpeakerR_SetVolLevel(int level)$/;"	f
Sound_Speaker_SetVolLevel	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^void Sound_Speaker_SetVolLevel(int level)$/;"	f
Sound_Speaker_SetVolLevel	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^void Sound_Speaker_SetVolLevel(int level)$/;"	f
Sound_Speaker_Turnoff	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^void Sound_Speaker_Turnoff(int channel)$/;"	f
Sound_Speaker_Turnoff	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^void Sound_Speaker_Turnoff(int channel)$/;"	f
Sound_Speaker_Turnon	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^void Sound_Speaker_Turnon(int channel)$/;"	f
Sound_Speaker_Turnon	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^void Sound_Speaker_Turnon(int channel)$/;"	f
Speaker_DeInit	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^bool Speaker_DeInit(void)$/;"	f
Speaker_DeInit	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^bool Speaker_DeInit(void)$/;"	f
Speaker_Init	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^bool Speaker_Init(void)$/;"	f
Speaker_Init	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^bool Speaker_Init(void)$/;"	f
Speaker_Register	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^bool Speaker_Register(void)$/;"	f
Speaker_Register	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^bool Speaker_Register(void)$/;"	f
Speaker_Volume	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^static int Speaker_Volume=0;$/;"	v	file:
Speaker_Volume	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^static int Speaker_Volume=0;$/;"	v	file:
SpecUser	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_WAITIRQ_SPEUSER_ENUM SpecUser;$/;"	m	struct:__anon195
SpecUser	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_WAITIRQ_SPEUSER_ENUM SpecUser;$/;"	m	struct:__anon224
SpinLock	mach/mt6795/include/mach/camera_sysram_imp.h	/^    spinlock_t              SpinLock;$/;"	m	struct:__anon123
SpinLockClock	mach/mt6795/camera_isp.c	/^    spinlock_t                      SpinLockClock;$/;"	m	struct:__anon49	file:
SpinLockEDBufQueList	mach/mt6795/camera_isp.c	/^static volatile spinlock_t SpinLockEDBufQueList;$/;"	v	file:
SpinLockHold	mach/mt6795/camera_isp.c	/^    spinlock_t                      SpinLockHold;$/;"	m	struct:__anon49	file:
SpinLockIrq	mach/mt6795/camera_isp.c	/^    spinlock_t                      SpinLockIrq[_IRQ_MAX];$/;"	m	struct:__anon49	file:
SpinLockIsp	mach/mt6795/camera_isp.c	/^    spinlock_t                      SpinLockIsp;$/;"	m	struct:__anon49	file:
SpinLockIspRef	mach/mt6795/camera_isp.c	/^    spinlock_t                      SpinLockIspRef;$/;"	m	struct:__anon49	file:
SpinLockRTBC	mach/mt6795/camera_isp.c	/^    spinlock_t                      SpinLockRTBC;$/;"	m	struct:__anon49	file:
SpinLockRegScen	mach/mt6795/camera_isp.c	/^static volatile spinlock_t      SpinLockRegScen;$/;"	v	file:
SrcQID	eemcs/lte_dev_test_at.h	/^	kal_uint8	SrcQID:4;$/;"	m	struct:_AT_PKT_HEADER
StackLength	aee/aed/aed.h	/^	int StackLength;$/;"	m	struct:aee_thread_user_stack
Stamp	eemcs/eemcs_fs_ut.c	/^        unsigned int                Stamp;$/;"	m	struct:__anon324	file:
Status	mach/mt6795/camera_isp.c	/^    volatile ISP_BUF_STATUS_ENUM Status;$/;"	m	struct:__anon44	file:
Status	mach/mt6795/camera_isp.c	/^    volatile MUINT32 Status[ISP_IRQ_USER_MAX][ISP_IRQ_TYPE_AMOUNT];$/;"	m	struct:__anon47	file:
Status	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int        Status;$/;"	m	struct:__anon195
Status	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int        Status;$/;"	m	struct:__anon224
Status	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int       Status;$/;"	m	struct:__anon196
Status	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int       Status;$/;"	m	struct:__anon197
Status	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int       Status;$/;"	m	struct:__anon225
Status	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int       Status;$/;"	m	struct:__anon226
SysShareMemBase	dual_ccci/include/ccci_md.h	/^    int SysShareMemBase;$/;"	m	struct:_modem_runtime
SysShareMemBase	eemcs/eemcs_md.h	/^    int SysShareMemBase;$/;"	m	struct:MODEM_RUNTIME_st
SysShareMemSize	dual_ccci/include/ccci_md.h	/^    int SysShareMemSize;$/;"	m	struct:_modem_runtime
SysShareMemSize	eemcs/eemcs_md.h	/^    int SysShareMemSize;$/;"	m	struct:MODEM_RUNTIME_st
Sysram	mach/mt6795/camera_sysram.c	/^static SYSRAM_STRUCT Sysram;$/;"	v	file:
SysramFileOper	mach/mt6795/camera_sysram.c	/^static const struct file_operations SysramFileOper = $/;"	v	typeref:struct:file_operations	file:
SysramLogUserMask	mach/mt6795/include/mach/camera_sysram_imp.h	/^    SysramLogUserMask =$/;"	e	enum:__anon127
SysramMemBank0UserMask	mach/mt6795/include/mach/camera_sysram_imp.h	/^    SysramMemBank0UserMask =$/;"	e	enum:__anon127
SysramMemNodeBank0Tbl	mach/mt6795/include/mach/camera_sysram_imp.h	/^static SYSRAM_MEM_NODE_STRUCT SysramMemNodeBank0Tbl[SYSRAM_MEM_NODE_AMOUNT_PER_POOL];$/;"	v
SysramMemPoolInfo	mach/mt6795/include/mach/camera_sysram_imp.h	/^static SYSRAM_MEM_POOL_STRUCT SysramMemPoolInfo[SYSRAM_MEM_BANK_AMOUNT] = $/;"	v
SysramPlatformDriver	mach/mt6795/camera_sysram.c	/^static struct platform_driver SysramPlatformDriver =$/;"	v	typeref:struct:platform_driver	file:
SysramUserName	mach/mt6795/include/mach/camera_sysram_imp.h	/^static char const*const SysramUserName[SYSRAM_USER_AMOUNT] = $/;"	v
SysramUserSize	mach/mt6795/include/mach/camera_sysram_imp.h	/^static MUINT32 const SysramUserSize[SYSRAM_USER_AMOUNT] = $/;"	v
T1_0C	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^    T1_0C,$/;"	e	enum:__anon18
T1_0C	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^    T1_0C,$/;"	e	enum:__anon28
T2_25C	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^    T2_25C,$/;"	e	enum:__anon18
T2_25C	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^    T2_25C,$/;"	e	enum:__anon28
T3_50C	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^    T3_50C$/;"	e	enum:__anon18
T3_50C	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^    T3_50C$/;"	e	enum:__anon28
T4KA7_MIPI_RAW_SensorInit	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^UINT32 T4KA7_MIPI_RAW_SensorInit(PSENSOR_FUNCTION_STRUCT *pfFunc)$/;"	f
T4KA7_OTP_DEVICE_ID	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.h	27;"	d
TABLE_SIZE	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	20;"	d
TABLE_SIZE	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	27;"	d
TABLE_SIZE	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	34;"	d
TABLE_SIZE	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	41;"	d
TABLE_SIZE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	20;"	d
TABLE_SIZE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	27;"	d
TABLE_SIZE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	34;"	d
TABLE_SIZE	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	41;"	d
TAG	eccci/ccci_ringbuf.c	9;"	d	file:
TAG	eccci/modem_ccif.c	36;"	d	file:
TAG	eccci/modem_cldma.c	66;"	d	file:
TAG	eccci/modem_ut.c	58;"	d	file:
TAG	eccci/mt6795/ccci_platform.c	29;"	d	file:
TAG	eccci/mt6795/cldma_platform.c	33;"	d	file:
TAG	eccci/port_cfg.c	3;"	d	file:
TAG	mach/mt6795/include/mach/mt_spm_idle.h	10;"	d
TAG	mach/mt6795/mt_clkmgr.c	73;"	d	file:
TAG	mach/mt6795/mt_clkmgr.c	88;"	d	file:
TAG	mach/mt6795/mt_clkmgr_64.c	60;"	d	file:
TAG	mach/mt6795/mt_clkmgr_64.c	75;"	d	file:
TAG	mach/mt6795/mt_cpufreq.c	172;"	d	file:
TAG	mach/mt6795/mt_cpufreq.c	177;"	d	file:
TAG	mach/mt6795/mt_cpufreq.c	192;"	d	file:
TAG	mach/mt6795/mt_cpufreq_64.c	143;"	d	file:
TAG	mach/mt6795/mt_cpufreq_64.c	148;"	d	file:
TAG	mach/mt6795/mt_cpufreq_64.c	166;"	d	file:
TAG	mach/mt6795/mt_cpufreq_tlp.c	19;"	d	file:
TAG	mach/mt6795/mt_dcm.c	65;"	d	file:
TAG	mach/mt6795/mt_dcm.c	84;"	d	file:
TAG	mach/mt6795/mt_dcm_64.c	65;"	d	file:
TAG	mach/mt6795/mt_dcm_64.c	83;"	d	file:
TAG	mach/mt6795/mt_golden_setting.c	69;"	d	file:
TAG	mach/mt6795/mt_golden_setting.c	86;"	d	file:
TAG	mach/mt6795/mt_ptp2.c	17;"	d	file:
TAG	mach/mt6795/mt_ptp2.c	32;"	d	file:
TAG	mach/mt6795/mt_ptp2_64.c	28;"	d	file:
TAG	mach/mt6795/mt_ptp2_64.c	43;"	d	file:
TALKING_RECHARGE_VOLTAGE	mach/mt6795/hiau_ml/power/cust_charging.h	5;"	d
TALKING_RECHARGE_VOLTAGE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	5;"	d
TALKING_SYNC_TIME	mach/mt6795/hiau_ml/power/cust_charging.h	6;"	d
TALKING_SYNC_TIME	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	6;"	d
TA_CHARGING_CURRENT	mach/mt6795/hiau_ml/power/cust_charging.h	84;"	d
TA_CHARGING_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	84;"	d
TA_START_VCHR_TUNUNG_VOLTAGE	mach/mt6795/hiau_ml/power/cust_charging.h	83;"	d
TA_START_VCHR_TUNUNG_VOLTAGE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	83;"	d
TBASE_SMC_AEE_DUMP	mach/mt6795/include/mach/mt_secure_api.h	21;"	d
TCI_H_	mach/mt6795/include/trustzone/utils/tlutils/tci.h	13;"	d
TDD_BASE	ccci_util/mt6795/ccci_off.c	42;"	d	file:
TDD_HALT_CFG_ADDR	ccci_util/mt6795/ccci_off.c	43;"	d	file:
TDD_HALT_STATUS_ADDR	ccci_util/mt6795/ccci_off.c	44;"	d	file:
TEMPADCEN	mach/mt6795/include/mach/mt_thermal.h	134;"	d
TEMPADCENADDR	mach/mt6795/include/mach/mt_thermal.h	139;"	d
TEMPADCEXT	mach/mt6795/include/mach/mt_thermal.h	132;"	d
TEMPADCEXT1	mach/mt6795/include/mach/mt_thermal.h	133;"	d
TEMPADCEXT1ADDR	mach/mt6795/include/mach/mt_thermal.h	138;"	d
TEMPADCEXTADDR	mach/mt6795/include/mach/mt_thermal.h	137;"	d
TEMPADCMUX	mach/mt6795/include/mach/mt_thermal.h	131;"	d
TEMPADCMUXADDR	mach/mt6795/include/mach/mt_thermal.h	136;"	d
TEMPADCPNP0	mach/mt6795/include/mach/mt_thermal.h	126;"	d
TEMPADCPNP1	mach/mt6795/include/mach/mt_thermal.h	127;"	d
TEMPADCPNP2	mach/mt6795/include/mach/mt_thermal.h	128;"	d
TEMPADCPNP3	mach/mt6795/include/mach/mt_thermal.h	129;"	d
TEMPADCVALIDADDR	mach/mt6795/include/mach/mt_thermal.h	140;"	d
TEMPADCVALIDMASK	mach/mt6795/include/mach/mt_thermal.h	143;"	d
TEMPADCVOLTADDR	mach/mt6795/include/mach/mt_thermal.h	141;"	d
TEMPADCVOLTAGESHIFT	mach/mt6795/include/mach/mt_thermal.h	144;"	d
TEMPADCWRITECTRL	mach/mt6795/include/mach/mt_thermal.h	145;"	d
TEMPAHBPOLL	mach/mt6795/include/mach/mt_thermal.h	124;"	d
TEMPAHBTO	mach/mt6795/include/mach/mt_thermal.h	125;"	d
TEMPCTHRE	mach/mt6795/include/mach/mt_thermal.h	119;"	d
TEMPERATURE_T	mach/mt6795/hiau_ml/power/cust_battery_meter.h	28;"	d
TEMPERATURE_T	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	28;"	d
TEMPERATURE_T0	mach/mt6795/hiau_ml/power/cust_battery_meter.h	24;"	d
TEMPERATURE_T0	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	24;"	d
TEMPERATURE_T1	mach/mt6795/hiau_ml/power/cust_battery_meter.h	25;"	d
TEMPERATURE_T1	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	25;"	d
TEMPERATURE_T2	mach/mt6795/hiau_ml/power/cust_battery_meter.h	26;"	d
TEMPERATURE_T2	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	26;"	d
TEMPERATURE_T3	mach/mt6795/hiau_ml/power/cust_battery_meter.h	27;"	d
TEMPERATURE_T3	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	27;"	d
TEMPH2NTHRE	mach/mt6795/include/mach/mt_thermal.h	117;"	d
TEMPHTHRE	mach/mt6795/include/mach/mt_thermal.h	118;"	d
TEMPIMMD0	mach/mt6795/include/mach/mt_thermal.h	151;"	d
TEMPIMMD1	mach/mt6795/include/mach/mt_thermal.h	152;"	d
TEMPIMMD2	mach/mt6795/include/mach/mt_thermal.h	153;"	d
TEMPMONCTL0	mach/mt6795/include/mach/mt_thermal.h	109;"	d
TEMPMONCTL1	mach/mt6795/include/mach/mt_thermal.h	110;"	d
TEMPMONCTL2	mach/mt6795/include/mach/mt_thermal.h	111;"	d
TEMPMONIDET0	mach/mt6795/include/mach/mt_thermal.h	114;"	d
TEMPMONIDET1	mach/mt6795/include/mach/mt_thermal.h	115;"	d
TEMPMONIDET2	mach/mt6795/include/mach/mt_thermal.h	116;"	d
TEMPMONINT	mach/mt6795/include/mach/mt_thermal.h	112;"	d
TEMPMONINTSTS	mach/mt6795/include/mach/mt_thermal.h	113;"	d
TEMPMSR0	mach/mt6795/include/mach/mt_thermal.h	146;"	d
TEMPMSR1	mach/mt6795/include/mach/mt_thermal.h	147;"	d
TEMPMSR2	mach/mt6795/include/mach/mt_thermal.h	148;"	d
TEMPMSR3	mach/mt6795/include/mach/mt_thermal.h	149;"	d
TEMPMSRCTL0	mach/mt6795/include/mach/mt_thermal.h	122;"	d
TEMPMSRCTL1	mach/mt6795/include/mach/mt_thermal.h	123;"	d
TEMPOFFSETH	mach/mt6795/include/mach/mt_thermal.h	120;"	d
TEMPOFFSETL	mach/mt6795/include/mach/mt_thermal.h	121;"	d
TEMPPNPMUXADDR	mach/mt6795/include/mach/mt_thermal.h	135;"	d
TEMPPROTCTL	mach/mt6795/include/mach/mt_thermal.h	155;"	d
TEMPPROTTA	mach/mt6795/include/mach/mt_thermal.h	156;"	d
TEMPPROTTB	mach/mt6795/include/mach/mt_thermal.h	157;"	d
TEMPPROTTC	mach/mt6795/include/mach/mt_thermal.h	158;"	d
TEMPRDCTRL	mach/mt6795/include/mach/mt_thermal.h	142;"	d
TEMPSPARE0	mach/mt6795/include/mach/mt_thermal.h	160;"	d
TEMPSPARE1	mach/mt6795/include/mach/mt_thermal.h	161;"	d
TEMPSPARE2	mach/mt6795/include/mach/mt_thermal.h	162;"	d
TEMPSPARE3	mach/mt6795/include/mach/mt_thermal.h	163;"	d
TEST_3D_SIZE	mach/mt6795/mt_devs.c	268;"	d	file:
TEST_3D_START	mach/mt6795/mt_devs.c	267;"	d	file:
TEST_ALIGN_TO_DWORD	eemcs/lte_dev_test_lib.c	1612;"	d	file:
TEST_COMBO_PHY_SIZE	aee/aed/aed-debug.c	467;"	d	file:
TEST_D2HRM0R	eemcs/lte_dev_test.c	66;"	d	file:
TEST_D2HRM1R	eemcs/lte_dev_test.c	67;"	d	file:
TEST_EE_LOG_SIZE	aee/aed/aed-debug.c	430;"	d	file:
TEST_EE_PHY_SIZE	aee/aed/aed-debug.c	431;"	d	file:
TEST_H2DSM0R	eemcs/lte_dev_test.c	64;"	d	file:
TEST_H2DSM1R	eemcs/lte_dev_test.c	65;"	d	file:
TEST_MD32_PHY_SIZE	aee/aed/aed-debug.c	498;"	d	file:
TEST_MODE_CFG	mach/mt6795/include/mach/mt_clkmgr.h	114;"	d
TEST_MODE_FW_OWN	eemcs/lte_hif_sdio.h	405;"	d
TEST_MODE_SELECT	eemcs/lte_hif_sdio.h	402;"	d
TEST_MODE_STATUS	eemcs/lte_hif_sdio.h	403;"	d
TEST_MSG_ID_AP2MD	eemcs/eemcs_sysmsg.c	52;"	d	file:
TEST_MSG_ID_MD2AP	eemcs/eemcs_sysmsg.c	51;"	d	file:
TEST_SEL_BIT	mach/mt6795/include/mach/mt_pwm_hal.h	/^enum TEST_SEL_BIT{$/;"	g
TEST_SEL_FALSE	mach/mt6795/include/mach/mt_pwm_hal.h	/^	TEST_SEL_FALSE,$/;"	e	enum:TEST_SEL_BIT
TEST_SEL_TRUE	mach/mt6795/include/mach/mt_pwm_hal.h	/^	TEST_SEL_TRUE$/;"	e	enum:TEST_SEL_BIT
TG2_REG_ADDR_GRAB_H	mach/mt6795/camera_isp.c	213;"	d	file:
TG2_REG_ADDR_GRAB_W	mach/mt6795/camera_isp.c	211;"	d	file:
TG_REG_ADDR_GRAB_H	mach/mt6795/camera_isp.c	212;"	d	file:
TG_REG_ADDR_GRAB_W	mach/mt6795/camera_isp.c	210;"	d	file:
THAHBST0	mach/mt6795/include/mach/mt_thermal.h	171;"	d
THAHBST1	mach/mt6795/include/mach/mt_thermal.h	172;"	d
THERMAL_BANK0	mach/mt6795/include/mach/mt_thermal.h	/^    THERMAL_BANK0     = 0,$/;"	e	enum:__anon67
THERMAL_BANK1	mach/mt6795/include/mach/mt_thermal.h	/^    THERMAL_BANK1     = 1,$/;"	e	enum:__anon67
THERMAL_BANK2	mach/mt6795/include/mach/mt_thermal.h	/^    THERMAL_BANK2     = 2,$/;"	e	enum:__anon67
THERMAL_BANK3	mach/mt6795/include/mach/mt_thermal.h	/^    THERMAL_BANK3     = 3,$/;"	e	enum:__anon67
THERMAL_BASE	mach/mt6795/include/mach/mt_ptp.h	95;"	d
THERMAL_BASE	mach/mt6795/include/mach/mt_ptp.h	97;"	d
THERMAL_CA15	mach/mt6795/include/mach/mt_thermal.h	/^    THERMAL_CA15    = 1,$/;"	e	enum:__anon68
THERMAL_CA7	mach/mt6795/include/mach/mt_thermal.h	/^    THERMAL_CA7     = 0,$/;"	e	enum:__anon68
THERMAL_CORE	mach/mt6795/include/mach/mt_thermal.h	/^    THERMAL_CORE    = 3,$/;"	e	enum:__anon68
THERMAL_ENABLE_SEN0	mach/mt6795/include/mach/mt_thermal.h	188;"	d
THERMAL_ENABLE_SEN1	mach/mt6795/include/mach/mt_thermal.h	189;"	d
THERMAL_ENABLE_SEN2	mach/mt6795/include/mach/mt_thermal.h	190;"	d
THERMAL_FSINTVL_MASK	mach/mt6795/include/mach/mt_thermal.h	194;"	d
THERMAL_GPU	mach/mt6795/include/mach/mt_thermal.h	/^    THERMAL_GPU     = 2,$/;"	e	enum:__anon68
THERMAL_LOG_COUNT	mach/mt6795/mt_cpufreq_64.c	2970;"	d	file:
THERMAL_LOG_OPP_COUNT	mach/mt6795/mt_cpufreq_64.c	3035;"	d	file:
THERMAL_LOG_POWER_LIMITED_COUNT	mach/mt6795/mt_cpufreq_64.c	2825;"	d	file:
THERMAL_MONCTL0_MASK	mach/mt6795/include/mach/mt_thermal.h	191;"	d
THERMAL_MON_CINTSTS0	mach/mt6795/include/mach/mt_thermal.h	198;"	d
THERMAL_MON_CINTSTS1	mach/mt6795/include/mach/mt_thermal.h	203;"	d
THERMAL_MON_CINTSTS2	mach/mt6795/include/mach/mt_thermal.h	208;"	d
THERMAL_MON_FILTINTSTS0	mach/mt6795/include/mach/mt_thermal.h	217;"	d
THERMAL_MON_FILTINTSTS1	mach/mt6795/include/mach/mt_thermal.h	218;"	d
THERMAL_MON_FILTINTSTS2	mach/mt6795/include/mach/mt_thermal.h	219;"	d
THERMAL_MON_HINTSTS0	mach/mt6795/include/mach/mt_thermal.h	199;"	d
THERMAL_MON_HINTSTS1	mach/mt6795/include/mach/mt_thermal.h	204;"	d
THERMAL_MON_HINTSTS2	mach/mt6795/include/mach/mt_thermal.h	209;"	d
THERMAL_MON_HOINTSTS0	mach/mt6795/include/mach/mt_thermal.h	201;"	d
THERMAL_MON_HOINTSTS1	mach/mt6795/include/mach/mt_thermal.h	206;"	d
THERMAL_MON_HOINTSTS2	mach/mt6795/include/mach/mt_thermal.h	211;"	d
THERMAL_MON_IMMDINTSTS0	mach/mt6795/include/mach/mt_thermal.h	214;"	d
THERMAL_MON_IMMDINTSTS1	mach/mt6795/include/mach/mt_thermal.h	215;"	d
THERMAL_MON_IMMDINTSTS2	mach/mt6795/include/mach/mt_thermal.h	216;"	d
THERMAL_MON_INT_MASK	mach/mt6795/include/mach/mt_thermal.h	196;"	d
THERMAL_MON_LOINTSTS0	mach/mt6795/include/mach/mt_thermal.h	200;"	d
THERMAL_MON_LOINTSTS1	mach/mt6795/include/mach/mt_thermal.h	205;"	d
THERMAL_MON_LOINTSTS2	mach/mt6795/include/mach/mt_thermal.h	210;"	d
THERMAL_MON_NHINTSTS0	mach/mt6795/include/mach/mt_thermal.h	202;"	d
THERMAL_MON_NHINTSTS1	mach/mt6795/include/mach/mt_thermal.h	207;"	d
THERMAL_MON_NHINTSTS2	mach/mt6795/include/mach/mt_thermal.h	212;"	d
THERMAL_MON_TOINTSTS	mach/mt6795/include/mach/mt_thermal.h	213;"	d
THERMAL_MSRCTL0_MASK	mach/mt6795/include/mach/mt_thermal.h	227;"	d
THERMAL_MSRCTL1_MASK	mach/mt6795/include/mach/mt_thermal.h	228;"	d
THERMAL_MSRCTL2_MASK	mach/mt6795/include/mach/mt_thermal.h	229;"	d
THERMAL_PUNT_MASK	mach/mt6795/include/mach/mt_thermal.h	193;"	d
THERMAL_SENSOR1	mach/mt6795/include/mach/mt_thermal.h	/^    THERMAL_SENSOR1     = 0,\/\/TS1$/;"	e	enum:__anon66
THERMAL_SENSOR2	mach/mt6795/include/mach/mt_thermal.h	/^    THERMAL_SENSOR2     = 1,\/\/TS2$/;"	e	enum:__anon66
THERMAL_SENSOR3	mach/mt6795/include/mach/mt_thermal.h	/^    THERMAL_SENSOR3     = 2,\/\/TS3$/;"	e	enum:__anon66
THERMAL_SENSOR4	mach/mt6795/include/mach/mt_thermal.h	/^    THERMAL_SENSOR4     = 3,\/\/TS4$/;"	e	enum:__anon66
THERMAL_SENSORABB	mach/mt6795/include/mach/mt_thermal.h	/^    THERMAL_SENSORABB   = 4,\/\/TSABB$/;"	e	enum:__anon66
THERMAL_SENSOR_NUM	mach/mt6795/include/mach/mt_thermal.h	/^    THERMAL_SENSOR_NUM$/;"	e	enum:__anon66
THERMAL_SPINTVL_MASK	mach/mt6795/include/mach/mt_thermal.h	195;"	d
THERMAL_WRAP_WR32	mach/mt6795/include/mach/mt_thermal.h	284;"	d
THERMAL_tri_SPM_State0	mach/mt6795/include/mach/mt_thermal.h	222;"	d
THERMAL_tri_SPM_State1	mach/mt6795/include/mach/mt_thermal.h	223;"	d
THERMAL_tri_SPM_State2	mach/mt6795/include/mach/mt_thermal.h	224;"	d
THERMINTST	mach/mt6795/include/mach/mt_thermal.h	166;"	d
THERM_CTRL_BASE	mach/mt6795/include/mach/mt_reg_base.h	206;"	d
THERM_CTRL_BASE_2	mach/mt6795/include/mach/mt_thermal.h	29;"	d
THERM_CTRL_BASE_2	mach/mt6795/include/mach/mt_thermal.h	38;"	d
THREAD_FOR_MEMCPY_SKB	eemcs/lte_hif_sdio.h	10;"	d
THREAD_INFO	aee/common/wdt-atf.c	32;"	d	file:
THREAD_INFO	aee/common/wdt-handler.c	40;"	d	file:
THREAD_INFO	mach/mt6795/include/mach/mt_fiq.h	9;"	d
THREAD_INFO	uart/mt6795/platform_fiq_debugger.c	15;"	d	file:
THSLPEVEB	mach/mt6795/include/mach/mt_thermal.h	177;"	d
THSTAGE0ST	mach/mt6795/include/mach/mt_thermal.h	168;"	d
THSTAGE1ST	mach/mt6795/include/mach/mt_thermal.h	169;"	d
THSTAGE2ST	mach/mt6795/include/mach/mt_thermal.h	170;"	d
TIMER_DISABLE	mach/mt6795/mt_dormant.c	32;"	d	file:
TIMER_ENABLE	mach/mt6795/mt_dormant.c	31;"	d	file:
TIMER_IRQ_STAT	mach/mt6795/mt_dormant.c	34;"	d	file:
TIMER_MASK_IRQ	mach/mt6795/mt_dormant.c	33;"	d	file:
TIME_5SEC_IN_MS	mach/mt6795/fliper/fliper.c	256;"	d	file:
TLSECMEM_H_	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	13;"	d
TLSPI_H_	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	13;"	d
TL_DEASSERT_DISABLE	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_DEASSERT_DISABLE,$/;"	e	enum:tl_spi_deassert_mode
TL_DEASSERT_ENABLE	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_DEASSERT_ENABLE$/;"	e	enum:tl_spi_deassert_mode
TL_DMA_TRANSFER	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_DMA_TRANSFER,$/;"	e	enum:tl_spi_transfer_mode
TL_FIFO_TRANSFER	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_FIFO_TRANSFER,$/;"	e	enum:tl_spi_transfer_mode
TL_FINISH_INTR_DIS	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_FINISH_INTR_DIS,$/;"	e	enum:tl_spi_finish_intr
TL_FINISH_INTR_EN	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_FINISH_INTR_EN,$/;"	e	enum:tl_spi_finish_intr
TL_OTHER1	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_OTHER1,$/;"	e	enum:tl_spi_transfer_mode
TL_OTHER2	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_OTHER2,$/;"	e	enum:tl_spi_transfer_mode
TL_PAUSE_MODE_DISABLE	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_PAUSE_MODE_DISABLE,$/;"	e	enum:tl_spi_pause_mode
TL_PAUSE_MODE_ENABLE	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_PAUSE_MODE_ENABLE$/;"	e	enum:tl_spi_pause_mode
TL_SECMEM_UUID	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	78;"	d
TL_SEC_UUID	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	71;"	d
TL_SPI_BENDIAN	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_SPI_BENDIAN$/;"	e	enum:tl_spi_endian
TL_SPI_CPHA_0	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_SPI_CPHA_0,$/;"	e	enum:tl_spi_cpha
TL_SPI_CPHA_1	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_SPI_CPHA_1$/;"	e	enum:tl_spi_cpha
TL_SPI_CPOL_0	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_SPI_CPOL_0,$/;"	e	enum:tl_spi_cpol
TL_SPI_CPOL_1	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_SPI_CPOL_1$/;"	e	enum:tl_spi_cpol
TL_SPI_LENDIAN	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_SPI_LENDIAN,$/;"	e	enum:tl_spi_endian
TL_SPI_LSB	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_SPI_LSB,$/;"	e	enum:tl_spi_mlsb
TL_SPI_MSB	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_SPI_MSB$/;"	e	enum:tl_spi_mlsb
TL_SPI_UUID	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	79;"	d
TL_TICK_DLY0	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_TICK_DLY0,$/;"	e	enum:tl_spi_tckdly
TL_TICK_DLY1	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_TICK_DLY1,$/;"	e	enum:tl_spi_tckdly
TL_TICK_DLY2	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_TICK_DLY2,$/;"	e	enum:tl_spi_tckdly
TL_TICK_DLY3	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_TICK_DLY3$/;"	e	enum:tl_spi_tckdly
TL_ULTRA_HIGH_DISABLE	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_ULTRA_HIGH_DISABLE,$/;"	e	enum:tl_spi_ulthigh
TL_ULTRA_HIGH_ENABLE	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	TL_ULTRA_HIGH_ENABLE$/;"	e	enum:tl_spi_ulthigh
TOPAXI_PROT_EN	mach/mt6795/include/mach/mt_clkmgr.h	127;"	d
TOPAXI_PROT_STA1	mach/mt6795/include/mach/mt_clkmgr.h	128;"	d
TOPCK_LDVT	mach/mt6795/mt_pm_init.c	138;"	d	file:
TOPCK_LDVT	mach/mt6795/mt_pm_init_64.c	136;"	d	file:
TOPRGU_BASE	mach/mt6795/include/mach/mt_reg_base.h	32;"	d
TOP_AXI_BUS_CTRL	mach/mt6795/include/mach/bus_fabric.h	4;"	d
TOP_CKDIV1	mach/mt6795/include/mach/mt_clkmgr.h	121;"	d
TOP_CKMUXSEL	mach/mt6795/include/mach/mt_clkmgr.h	120;"	d
TOP_CKMUXSEL_ARMPLL	mach/mt6795/include/mach/mt_cpufreq.h	/^	TOP_CKMUXSEL_ARMPLL  = 1,$/;"	e	enum:top_ckmuxsel
TOP_CKMUXSEL_CLKSQ	mach/mt6795/include/mach/mt_cpufreq.h	/^	TOP_CKMUXSEL_CLKSQ   = 0, \/* i.e. reg setting *\/$/;"	e	enum:top_ckmuxsel
TOP_CKMUXSEL_MAINPLL	mach/mt6795/include/mach/mt_cpufreq.h	/^	TOP_CKMUXSEL_MAINPLL = 2,$/;"	e	enum:top_ckmuxsel
TOP_CKMUXSEL_UNIVPLL	mach/mt6795/include/mach/mt_cpufreq.h	/^	TOP_CKMUXSEL_UNIVPLL = 3,$/;"	e	enum:top_ckmuxsel
TOP_CKPDN	mach/mt6795/include/mach/reg_accdet.h	17;"	d
TOP_CKPDN_CLR	mach/mt6795/include/mach/reg_accdet.h	19;"	d
TOP_CKPDN_SET	mach/mt6795/include/mach/reg_accdet.h	18;"	d
TOP_RST_ACCDET	mach/mt6795/include/mach/reg_accdet.h	6;"	d
TOP_RST_ACCDET_CLR	mach/mt6795/include/mach/reg_accdet.h	8;"	d
TOP_RST_ACCDET_SET	mach/mt6795/include/mach/reg_accdet.h	7;"	d
TOTAL_BATTERY_NUMBER	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	79;"	d
TOTAL_BATTERY_NUMBER	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	79;"	d
TOTAL_RESERVED_MEM_SIZE	mach/mt6795/mt_devs.c	259;"	d	file:
TOTAL_TEMP_MAP_NUM	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	82;"	d
TOTAL_TEMP_MAP_NUM	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	82;"	d
TOUCHPANEL_H__	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	2;"	d
TOUCHPANEL_H__	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	2;"	d
TOUCH_FILTER	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	55;"	d
TOUCH_FILTER	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	55;"	d
TPD_BUTTON_HEIGH	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	25;"	d
TPD_BUTTON_HEIGH	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	25;"	d
TPD_CALIBRATION_MATRIX	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	20;"	d
TPD_CALIBRATION_MATRIX	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	240;"	d
TPD_CALIBRATION_MATRIX	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	377;"	d
TPD_CALIBRATION_MATRIX	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	20;"	d
TPD_CALIBRATION_MATRIX	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	240;"	d
TPD_CALIBRATION_MATRIX	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	377;"	d
TPD_CUSTOM_GT9XX_H__	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	2;"	d
TPD_CUSTOM_GT9XX_H__	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	2;"	d
TPD_CUSTOM_GT9XX_H__	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	2;"	d
TPD_CUSTOM_GT9XX_H__	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	2;"	d
TPD_DELAY	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	13;"	d
TPD_DELAY	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	13;"	d
TPD_DITO_SENSOR	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	34;"	d
TPD_DITO_SENSOR	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	34;"	d
TPD_FILTER_PARA	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	57;"	d
TPD_FILTER_PARA	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	57;"	d
TPD_GPIO_AS_INT	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	58;"	d
TPD_GPIO_AS_INT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	58;"	d
TPD_GPIO_GPO_ADDR	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	43;"	d
TPD_GPIO_GPO_ADDR	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	43;"	d
TPD_GPIO_OE_ADDR	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	44;"	d
TPD_GPIO_OE_ADDR	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	44;"	d
TPD_GPIO_OUTPUT	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	59;"	d
TPD_GPIO_OUTPUT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	59;"	d
TPD_HAVE_BUTTON	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	24;"	d
TPD_HAVE_BUTTON	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	24;"	d
TPD_HAVE_CALIBRATION	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	22;"	d
TPD_HAVE_CALIBRATION	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	244;"	d
TPD_HAVE_CALIBRATION	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	381;"	d
TPD_HAVE_CALIBRATION	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	22;"	d
TPD_HAVE_CALIBRATION	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	244;"	d
TPD_HAVE_CALIBRATION	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	381;"	d
TPD_HAVE_TREMBLE_ELIMINATION	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	30;"	d
TPD_HAVE_TREMBLE_ELIMINATION	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	30;"	d
TPD_I2C_NUMBER	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	9;"	d
TPD_I2C_NUMBER	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	236;"	d
TPD_I2C_NUMBER	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	373;"	d
TPD_I2C_NUMBER	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	9;"	d
TPD_I2C_NUMBER	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	236;"	d
TPD_I2C_NUMBER	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	373;"	d
TPD_INT_PORT	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	55;"	d
TPD_INT_PORT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	55;"	d
TPD_KEYS	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	27;"	d
TPD_KEYS	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	49;"	d
TPD_KEYS	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	52;"	d
TPD_KEYS	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	27;"	d
TPD_KEYS	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	49;"	d
TPD_KEYS	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	52;"	d
TPD_KEYS_DIM	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	28;"	d
TPD_KEYS_DIM	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	50;"	d
TPD_KEYS_DIM	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	53;"	d
TPD_KEYS_DIM	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	28;"	d
TPD_KEYS_DIM	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	50;"	d
TPD_KEYS_DIM	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	53;"	d
TPD_KEY_COUNT	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	26;"	d
TPD_KEY_COUNT	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	43;"	d
TPD_KEY_COUNT	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	46;"	d
TPD_KEY_COUNT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	26;"	d
TPD_KEY_COUNT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	43;"	d
TPD_KEY_COUNT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	46;"	d
TPD_MAX_RESET_COUNT	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	37;"	d
TPD_MAX_RESET_COUNT	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	239;"	d
TPD_MAX_RESET_COUNT	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	376;"	d
TPD_MAX_RESET_COUNT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	37;"	d
TPD_MAX_RESET_COUNT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	239;"	d
TPD_MAX_RESET_COUNT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	376;"	d
TPD_NO_GPIO	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	32;"	d
TPD_NO_GPIO	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	245;"	d
TPD_NO_GPIO	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	382;"	d
TPD_NO_GPIO	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	32;"	d
TPD_NO_GPIO	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	245;"	d
TPD_NO_GPIO	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	382;"	d
TPD_POLLING_MODE	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	3;"	d
TPD_POLLING_MODE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	3;"	d
TPD_POWER_SOURCE	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	8;"	d
TPD_POWER_SOURCE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	8;"	d
TPD_POWER_SOURCE_CUSTOM	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	201;"	d
TPD_POWER_SOURCE_CUSTOM	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	282;"	d
TPD_POWER_SOURCE_CUSTOM	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	201;"	d
TPD_POWER_SOURCE_CUSTOM	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	282;"	d
TPD_RESET_ISSUE_WORKAROUND	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	36;"	d
TPD_RESET_ISSUE_WORKAROUND	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	243;"	d
TPD_RESET_ISSUE_WORKAROUND	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	246;"	d
TPD_RESET_ISSUE_WORKAROUND	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	380;"	d
TPD_RESET_ISSUE_WORKAROUND	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	383;"	d
TPD_RESET_ISSUE_WORKAROUND	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	36;"	d
TPD_RESET_ISSUE_WORKAROUND	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	243;"	d
TPD_RESET_ISSUE_WORKAROUND	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	246;"	d
TPD_RESET_ISSUE_WORKAROUND	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	380;"	d
TPD_RESET_ISSUE_WORKAROUND	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	383;"	d
TPD_RESET_PIN_ADDR	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	33;"	d
TPD_RESET_PIN_ADDR	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	33;"	d
TPD_RST_PORT	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	54;"	d
TPD_RST_PORT	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	54;"	d
TPD_TYPE_CAPACITIVE	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	6;"	d
TPD_TYPE_CAPACITIVE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	6;"	d
TPD_TYPE_RESISTIVE	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	7;"	d
TPD_TYPE_RESISTIVE	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	7;"	d
TPD_VELOCITY_CUSTOM_X	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	15;"	d
TPD_VELOCITY_CUSTOM_X	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	204;"	d
TPD_VELOCITY_CUSTOM_X	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	285;"	d
TPD_VELOCITY_CUSTOM_X	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	15;"	d
TPD_VELOCITY_CUSTOM_X	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	204;"	d
TPD_VELOCITY_CUSTOM_X	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	285;"	d
TPD_VELOCITY_CUSTOM_Y	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	16;"	d
TPD_VELOCITY_CUSTOM_Y	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	205;"	d
TPD_VELOCITY_CUSTOM_Y	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	286;"	d
TPD_VELOCITY_CUSTOM_Y	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	16;"	d
TPD_VELOCITY_CUSTOM_Y	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	205;"	d
TPD_VELOCITY_CUSTOM_Y	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	286;"	d
TPD_WAKEUP_DELAY	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	11;"	d
TPD_WAKEUP_DELAY	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	11;"	d
TPD_WAKEUP_TRIAL	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	10;"	d
TPD_WAKEUP_TRIAL	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	10;"	d
TPD_WARP_X	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	41;"	d
TPD_WARP_X	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	249;"	d
TPD_WARP_X	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	250;"	d
TPD_WARP_X	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	252;"	d
TPD_WARP_X	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	386;"	d
TPD_WARP_X	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	387;"	d
TPD_WARP_X	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	389;"	d
TPD_WARP_X	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	41;"	d
TPD_WARP_X	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	249;"	d
TPD_WARP_X	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	250;"	d
TPD_WARP_X	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	252;"	d
TPD_WARP_X	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	386;"	d
TPD_WARP_X	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	387;"	d
TPD_WARP_X	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	389;"	d
TPD_WARP_Y	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	40;"	d
TPD_WARP_Y	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	256;"	d
TPD_WARP_Y	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	257;"	d
TPD_WARP_Y	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	259;"	d
TPD_WARP_Y	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	393;"	d
TPD_WARP_Y	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	394;"	d
TPD_WARP_Y	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	396;"	d
TPD_WARP_Y	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	40;"	d
TPD_WARP_Y	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	256;"	d
TPD_WARP_Y	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	257;"	d
TPD_WARP_Y	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	259;"	d
TPD_WARP_Y	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	393;"	d
TPD_WARP_Y	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	394;"	d
TPD_WARP_Y	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	396;"	d
TPD_X_RES	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	38;"	d
TPD_X_RES	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	38;"	d
TPD_Y_RES	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	39;"	d
TPD_Y_RES	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	39;"	d
TPIPE_DUMP_SIZE	mach/mt6795/camera_isp.c	1449;"	d	file:
TRACE_FUNC	masp/mt6795/module/sec_mod.c	68;"	d	file:
TRACE_INCLUDE_FILE	eccci/ccci_events.h	133;"	d
TRACE_INCLUDE_FILE	eccci/ccci_events.h	138;"	d
TRACE_INCLUDE_FILE	eccci/modem_cldma_events.h	148;"	d
TRACE_INCLUDE_FILE	eccci/modem_cldma_events.h	153;"	d
TRACE_INCLUDE_FILE	eccci/modem_ut_events.h	135;"	d
TRACE_INCLUDE_FILE	eccci/modem_ut_events.h	140;"	d
TRACE_INCLUDE_PATH	eccci/ccci_events.h	132;"	d
TRACE_INCLUDE_PATH	eccci/ccci_events.h	134;"	d
TRACE_INCLUDE_PATH	eccci/modem_cldma_events.h	147;"	d
TRACE_INCLUDE_PATH	eccci/modem_cldma_events.h	149;"	d
TRACE_INCLUDE_PATH	eccci/modem_ut_events.h	134;"	d
TRACE_INCLUDE_PATH	eccci/modem_ut_events.h	136;"	d
TRACE_SYSTEM	eccci/ccci_events.h	24;"	d
TRACE_SYSTEM	eccci/ccci_events.h	25;"	d
TRACE_SYSTEM	eccci/modem_cldma_events.h	24;"	d
TRACE_SYSTEM	eccci/modem_cldma_events.h	25;"	d
TRACE_SYSTEM	eccci/modem_ut_events.h	24;"	d
TRACE_SYSTEM	eccci/modem_ut_events.h	25;"	d
TRAFFIC_MONITOR_INTERVAL	eccci/modem_cldma.h	16;"	d
TRA_TYPE_BOOT_STATE	eemcs/eemcs_boot_trace.h	/^    TRA_TYPE_BOOT_STATE = START_OF_TRA_TYPE,$/;"	e	enum:EEMCS_BOOT_TRACE_TYPE_e
TRA_TYPE_EEMCS_STATE	eemcs/eemcs_boot_trace.h	/^    TRA_TYPE_EEMCS_STATE,$/;"	e	enum:EEMCS_BOOT_TRACE_TYPE_e
TRA_TYPE_MAX	eemcs/eemcs_boot_trace.h	/^    TRA_TYPE_MAX = END_OF_TRA_TYPE,$/;"	e	enum:EEMCS_BOOT_TRACE_TYPE_e
TRA_TYPE_MBX_RX	eemcs/eemcs_boot_trace.h	/^    TRA_TYPE_MBX_RX,$/;"	e	enum:EEMCS_BOOT_TRACE_TYPE_e
TRA_TYPE_MBX_TX	eemcs/eemcs_boot_trace.h	/^    TRA_TYPE_MBX_TX,$/;"	e	enum:EEMCS_BOOT_TRACE_TYPE_e
TRA_TYPE_XCMD_RX	eemcs/eemcs_boot_trace.h	/^    TRA_TYPE_XCMD_RX,$/;"	e	enum:EEMCS_BOOT_TRACE_TYPE_e
TRA_TYPE_XCMD_TX	eemcs/eemcs_boot_trace.h	/^    TRA_TYPE_XCMD_TX,$/;"	e	enum:EEMCS_BOOT_TRACE_TYPE_e
TRIGGER_LOC	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	232;"	d
TRIGGER_LOC	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	367;"	d
TRIGGER_LOC	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	232;"	d
TRIGGER_LOC	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	367;"	d
TRIGGER_PUL_DELAY	mach/mt6795/include/mach/mt_ptp2_64.h	/^    unsigned int TRIGGER_PUL_DELAY; \/\/2:2$/;"	m	struct:PTP2_data
TRNG_BASE	mach/mt6795/include/mach/mt_reg_base.h	128;"	d
TRUE	mach/mt6795/include/mach/kdump_sdhc.h	43;"	d
TRUE	mach/mt6795/include/mach/mt_typedefs.h	93;"	d
TRUE	mach/mt6795/include/mach/sbchk_base.h	9;"	d
TRUE	masp/asf/asf_inc/sec_typedef.h	11;"	d
TR_Q_INVALID	eemcs/eemcs_ccci.h	/^    TR_Q_INVALID,$/;"	e	enum:__anon289
TR_Q_NUM	eemcs/eemcs_ccci.h	/^    TR_Q_NUM,$/;"	e	enum:__anon289
TSIZE	mach/mt6795/mt_spower_data.h	7;"	d
TSLOG	mach/mt6795/mt_cpuidle.c	237;"	d	file:
TSLOG	mach/mt6795/mt_cpuidle.c	239;"	d	file:
TSLOG	mach/mt6795/mt_cpuidle64.c	268;"	d	file:
TSLOG	mach/mt6795/mt_cpuidle64.c	270;"	d	file:
TSLOG_ENABLE	mach/mt6795/mt_cpuidle64.c	265;"	d	file:
TSLOG_ENABLE_2	mach/mt6795/mt_cpuidle64.c	266;"	d	file:
TS_CON0	mach/mt6795/include/mach/mt_thermal.h	97;"	d
TS_CON0_P	mach/mt6795/include/mach/mt_thermal.h	99;"	d
TS_CON1	mach/mt6795/include/mach/mt_thermal.h	98;"	d
TS_CON1_P	mach/mt6795/include/mach/mt_thermal.h	100;"	d
TS_PTPOD	mach/mt6795/include/mach/mt_thermal.h	/^struct TS_PTPOD$/;"	s
TTY_DEV_NUM	dual_ccci/include/ccci_cfg.h	38;"	d
TTY_FLIP_ARG	uart/uart.c	70;"	d	file:
TTY_FLIP_ARG	uart/uart.c	72;"	d	file:
TURBO_MODE_1	mach/mt6795/mt_cpufreq.c	/^	TURBO_MODE_1,$/;"	e	enum:turbo_mode	file:
TURBO_MODE_1	mach/mt6795/mt_cpufreq_64.c	/^	TURBO_MODE_1,$/;"	e	enum:turbo_mode	file:
TURBO_MODE_2	mach/mt6795/mt_cpufreq.c	/^	TURBO_MODE_2,$/;"	e	enum:turbo_mode	file:
TURBO_MODE_2	mach/mt6795/mt_cpufreq_64.c	/^	TURBO_MODE_2,$/;"	e	enum:turbo_mode	file:
TURBO_MODE_BOUNDARY_CPU_NUM	mach/mt6795/mt_cpufreq.c	1124;"	d	file:
TURBO_MODE_BOUNDARY_CPU_NUM	mach/mt6795/mt_cpufreq_64.c	1031;"	d	file:
TURBO_MODE_FREQ	mach/mt6795/mt_cpufreq.c	1158;"	d	file:
TURBO_MODE_FREQ	mach/mt6795/mt_cpufreq_64.c	1063;"	d	file:
TURBO_MODE_NONE	mach/mt6795/mt_cpufreq.c	/^	TURBO_MODE_NONE,$/;"	e	enum:turbo_mode	file:
TURBO_MODE_NONE	mach/mt6795/mt_cpufreq_64.c	/^	TURBO_MODE_NONE,$/;"	e	enum:turbo_mode	file:
TURBO_MODE_VOLT	mach/mt6795/mt_cpufreq.c	1159;"	d	file:
TURBO_MODE_VOLT	mach/mt6795/mt_cpufreq_64.c	1064;"	d	file:
TVDPLL	mach/mt6795/include/mach/mt_clkmgr.h	/^    TVDPLL     = 7,$/;"	e	enum:__anon62
TVDPLL_CON0	mach/mt6795/include/mach/mt_clkmgr.h	69;"	d
TVDPLL_CON1	mach/mt6795/include/mach/mt_clkmgr.h	70;"	d
TVDPLL_DEF_FREQ	mach/mt6795/mt_freqhopping.c	71;"	d	file:
TVDPLL_PWR_CON0	mach/mt6795/include/mach/mt_clkmgr.h	71;"	d
TWOKEY_REBOOT_NORMAL_MODE	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	86;"	d
TWOKEY_REBOOT_NORMAL_MODE	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	86;"	d
TWOKEY_REBOOT_OTHER_MODE	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	89;"	d
TWOKEY_REBOOT_OTHER_MODE	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	89;"	d
TX	eemcs/eemcs_statistics.h	/^    TX = 0,$/;"	e	enum:__anon322
TX	mach/mt6795/include/mach/mt_typedefs.h	/^enum {RX, TX, NONE};$/;"	e	enum:__anon89
TXQ_NUM	eemcs/lte_df_main.h	/^	TXQ_NUM ,$/;"	e	enum:__anon312
TXQ_PORT1_Q_NUM	eemcs/lte_df_main.h	73;"	d
TXQ_Q0	eemcs/lte_df_main.h	/^	TXQ_Q0 = 0 ,$/;"	e	enum:__anon312
TXQ_Q1	eemcs/lte_df_main.h	/^	TXQ_Q1 = 1 ,$/;"	e	enum:__anon312
TXQ_Q2	eemcs/lte_df_main.h	/^	TXQ_Q2 = 2 ,$/;"	e	enum:__anon312
TXQ_Q3	eemcs/lte_df_main.h	/^	TXQ_Q3 = 3 ,$/;"	e	enum:__anon312
TXQ_Q4	eemcs/lte_df_main.h	/^	TXQ_Q4 = 4 ,	$/;"	e	enum:__anon312
TXQ_Q5	eemcs/lte_df_main.h	/^	TXQ_Q5 = 5 ,$/;"	e	enum:__anon312
TXQ_Q6	eemcs/lte_df_main.h	/^	TXQ_Q6 = 6 ,$/;"	e	enum:__anon312
TX_FULL	eccci/ccci_core.h	/^	TX_FULL, $/;"	e	enum:__anon431
TX_INT_STATUS	mach/mt6795/include/mach/mt_musb_reg.h	311;"	d
TX_IRQ	eccci/ccci_core.h	/^	TX_IRQ, $/;"	e	enum:__anon431
TX_PORT1_Q_MAX	eemcs/lte_df_main.h	/^	TX_PORT1_Q_MAX = 6 ,$/;"	e	enum:__anon312
TX_PORT1_Q_MIN	eemcs/lte_df_main.h	/^	TX_PORT1_Q_MIN = 0 ,$/;"	e	enum:__anon312
TX_PRVLG1	eemcs/eemcs_ccci.h	/^	TX_PRVLG1 =(1<<1),		\/\/ tx channel can send data even if modem not boot ready$/;"	e	enum:__anon285
TX_PRVLG2	eemcs/eemcs_ccci.h	/^	TX_PRVLG2 =(1<<2),		\/\/ This logic channel can send data even if modem exception$/;"	e	enum:__anon285
TX_Q_0	eemcs/eemcs_ccci.h	/^    TX_Q_0 = TX_Q_MIN,$/;"	e	enum:__anon289
TX_Q_1	eemcs/eemcs_ccci.h	/^    TX_Q_1,$/;"	e	enum:__anon289
TX_Q_2	eemcs/eemcs_ccci.h	/^    TX_Q_2,$/;"	e	enum:__anon289
TX_Q_3	eemcs/eemcs_ccci.h	/^    TX_Q_3,$/;"	e	enum:__anon289
TX_Q_4	eemcs/eemcs_ccci.h	/^    TX_Q_4,$/;"	e	enum:__anon289
TX_Q_MAX	eemcs/eemcs_ccci.h	/^    TX_Q_MAX,$/;"	e	enum:__anon289
TX_Q_MIN	eemcs/eemcs_ccci.h	/^    TX_Q_MIN,$/;"	e	enum:__anon289
T_STAMP	mach/mt6795/camera_isp.c	/^    } T_STAMP;$/;"	t	typeref:struct:__anon50	file:
T_STAMP_2_0	mach/mt6795/include/mach/camera_isp.h	13;"	d
T_SZ	masp/asf/core/alg_aes_so.c	30;"	d	file:
T_ns	mach/mt6795/camera_isp.c	/^	volatile unsigned long long T_ns;$/;"	m	struct:__anon50	file:
Table	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32 Table;$/;"	m	struct:__anon124
TaskletExpdone	mach/mt6795/camera_isp.c	/^    MUINT32     TaskletExpdone;$/;"	m	struct:__anon48	file:
TaskletVd	mach/mt6795/camera_isp.c	/^    MUINT32     TaskletVd;$/;"	m	struct:__anon48	file:
Tgid	mach/mt6795/include/mach/camera_sysram_imp.h	/^    pid_t   Tgid;$/;"	m	struct:__anon124
Tid	mach/mt6795/camera_isp.c	/^    pid_t   Tid;$/;"	m	struct:__anon42	file:
Time	mach/mt6795/camera_isp.c	/^    ISP_HOLD_TIME_ENUM  Time;$/;"	m	struct:__anon46	file:
Time64	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT64 Time64;$/;"	m	struct:__anon122
Time64	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT64 Time64;$/;"	m	struct:__anon124
TimeInfo	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_TIME_STRUCT  TimeInfo;  $/;"	m	struct:__anon195
TimeInfo	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_TIME_STRUCT  TimeInfo;  $/;"	m	struct:__anon224
TimeLog	mach/mt6795/camera_isp.c	/^    ISP_TIME_LOG_STRUCT             TimeLog;$/;"	m	struct:__anon49	file:
TimeS	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32 TimeS;$/;"	m	struct:__anon122
TimeS	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32 TimeS;$/;"	m	struct:__anon124
TimeStp	eemcs/eemcs_expt.h	/^	KAL_UINT32 TimeStp;$/;"	m	struct:__anon352
TimeUS	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32 TimeUS;$/;"	m	struct:__anon122
TimeUS	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32 TimeUS;$/;"	m	struct:__anon124
Timeout	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int        Timeout;$/;"	m	struct:__anon195
Timeout	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int        Timeout;$/;"	m	struct:__anon224
TimeoutMS	mach/mt6795/include/mach/camera_sysram.h	/^    unsigned long       TimeoutMS; \/\/ In : millisecond$/;"	m	struct:__anon143
TotalLen	mach/mt6795/include/mach/kdump_sdhc.h	/^	DWORD  TotalLen;			\/\/ File total length$/;"	m	struct:__anon178
TotalUserCount	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32                 TotalUserCount;$/;"	m	struct:__anon123
TsId	eemcs/eemcs_expt.h	/^	KAL_UINT32 TsId;$/;"	m	struct:__anon352
Type	mach/mt6795/include/mach/camera_isp.h	/^    ISP_CALLBACK_ENUM   Type;$/;"	m	struct:__anon202
Type	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_TYPE_ENUM   Type;$/;"	m	struct:__anon195
Type	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_TYPE_ENUM   Type;$/;"	m	struct:__anon196
Type	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_TYPE_ENUM   Type;$/;"	m	struct:__anon197
Type	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_TYPE_ENUM   Type;$/;"	m	struct:__anon224
Type	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_TYPE_ENUM   Type;$/;"	m	struct:__anon225
Type	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_TYPE_ENUM   Type;$/;"	m	struct:__anon226
U16	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned short      U16;$/;"	t
U32	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned int        U32;$/;"	t
U64	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned long long  U64;$/;"	t
U8	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned char       U8;$/;"	t
U8P	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned char           *U8P;$/;"	t
UART0_IRQ_ID	uart/mt6795/platform_uart.h	48;"	d
UART1_IRQ_ID	uart/mt6795/platform_uart.h	49;"	d
UART1_VFF_RX_IRQ_ID	uart/mt6795/platform_uart.h	55;"	d
UART1_VFF_TX_IRQ_ID	uart/mt6795/platform_uart.h	54;"	d
UART2_IRQ_ID	uart/mt6795/platform_uart.h	50;"	d
UART2_VFF_RX_IRQ_ID	uart/mt6795/platform_uart.h	57;"	d
UART2_VFF_TX_IRQ_ID	uart/mt6795/platform_uart.h	56;"	d
UART3_IRQ_ID	uart/mt6795/platform_uart.h	51;"	d
UART3_VFF_RX_IRQ_ID	uart/mt6795/platform_uart.h	59;"	d
UART3_VFF_TX_IRQ_ID	uart/mt6795/platform_uart.h	58;"	d
UART_1_5_STOP	uart/mt6795/platform_uart.h	266;"	d
UART_1_STOP	uart/mt6795/platform_uart.h	264;"	d
UART_2_STOP	uart/mt6795/platform_uart.h	265;"	d
UART_ACTIVE_EN	uart/mt6795/platform_uart.h	209;"	d
UART_AUTOBADUSAM_13M	uart/mt6795/platform_uart.h	354;"	d
UART_AUTOBADUSAM_26M	uart/mt6795/platform_uart.h	355;"	d
UART_AUTOBADUSAM_52M	uart/mt6795/platform_uart.h	356;"	d
UART_AUTOBAUDSAM_58_5M	uart/mt6795/platform_uart.h	358;"	d
UART_AUTOBAUD_EN	uart/mt6795/platform_uart.h	193;"	d
UART_AUTOBAUD_REG	uart/mt6795/platform_uart.h	197;"	d
UART_AUTOBAUD_SAMPLE	uart/mt6795/platform_uart.h	199;"	d
UART_AUTORATE_FIX_13M	uart/mt6795/platform_uart.h	340;"	d
UART_AUTORATE_FIX_26M	uart/mt6795/platform_uart.h	346;"	d
UART_CLK_OFF_ACK	uart/mt6795/platform_uart.h	372;"	d
UART_CLK_OFF_REQ	uart/mt6795/platform_uart.h	369;"	d
UART_DEBUG_EVT	uart/mt6795/platform_uart.h	138;"	d
UART_DLH	uart/mt6795/platform_uart.h	187;"	d
UART_DLL	uart/mt6795/platform_uart.h	186;"	d
UART_DMA_EN	uart/mt6795/platform_uart.h	204;"	d
UART_EFR	uart/mt6795/platform_uart.h	188;"	d
UART_EFR_AUTO_CTS	uart/mt6795/platform_uart.h	309;"	d
UART_EFR_AUTO_RTS	uart/mt6795/platform_uart.h	308;"	d
UART_EFR_AUTO_RTSCTS	uart/mt6795/platform_uart.h	314;"	d
UART_EFR_EN	uart/mt6795/platform_uart.h	307;"	d
UART_EFR_NO_FLOW_CTRL	uart/mt6795/platform_uart.h	313;"	d
UART_EFR_NO_SW_CTRL	uart/mt6795/platform_uart.h	312;"	d
UART_EFR_SW_CTRL_MASK	uart/mt6795/platform_uart.h	310;"	d
UART_EFR_XON12_XOFF12	uart/mt6795/platform_uart.h	317;"	d
UART_EFR_XON1_XOFF1	uart/mt6795/platform_uart.h	315;"	d
UART_EFR_XON1_XOFF1_MASK	uart/mt6795/platform_uart.h	319;"	d
UART_EFR_XON2_XOFF2	uart/mt6795/platform_uart.h	316;"	d
UART_EFR_XON2_XOFF2_MASK	uart/mt6795/platform_uart.h	320;"	d
UART_ESCAPE_CH	uart/mt6795/platform_uart.h	366;"	d
UART_ESCAPE_DAT	uart/mt6795/platform_uart.h	201;"	d
UART_ESCAPE_EN	uart/mt6795/platform_uart.h	202;"	d
UART_EVEN_PARITY	uart/mt6795/platform_uart.h	271;"	d
UART_FCR	uart/mt6795/platform_uart.h	180;"	d
UART_FCR_CLRR	uart/mt6795/platform_uart.h	237;"	d
UART_FCR_CLRT	uart/mt6795/platform_uart.h	238;"	d
UART_FCR_DMA1	uart/mt6795/platform_uart.h	239;"	d
UART_FCR_FIFOE	uart/mt6795/platform_uart.h	236;"	d
UART_FCR_FIFO_INIT	uart/mt6795/platform_uart.h	249;"	d
UART_FCR_NORMAL	uart/mt6795/platform_uart.h	250;"	d
UART_FCR_RD	uart/mt6795/platform_uart.h	208;"	d
UART_FCR_RXFIFO_12B_TRI	uart/mt6795/platform_uart.h	242;"	d
UART_FCR_RXFIFO_1B_TRI	uart/mt6795/platform_uart.h	240;"	d
UART_FCR_RXFIFO_6B_TRI	uart/mt6795/platform_uart.h	241;"	d
UART_FCR_RXFIFO_RX_TRI	uart/mt6795/platform_uart.h	243;"	d
UART_FCR_TXFIFO_14B_TRI	uart/mt6795/platform_uart.h	247;"	d
UART_FCR_TXFIFO_1B_TRI	uart/mt6795/platform_uart.h	244;"	d
UART_FCR_TXFIFO_4B_TRI	uart/mt6795/platform_uart.h	245;"	d
UART_FCR_TXFIFO_8B_TRI	uart/mt6795/platform_uart.h	246;"	d
UART_FCR_USING_SW_BACK_UP	uart/mt6795/platform_uart.h	16;"	d
UART_FIFO_SIZE	uart/mt6795/platform_uart.h	174;"	d
UART_FRACDIV_L	uart/mt6795/platform_uart.h	206;"	d
UART_FRACDIV_M	uart/mt6795/platform_uart.h	207;"	d
UART_FREQ_SEL	uart/mt6795/platform_uart.h	337;"	d
UART_FREQ_SEL_13M	uart/mt6795/platform_uart.h	341;"	d
UART_FREQ_SEL_26M	uart/mt6795/platform_uart.h	347;"	d
UART_GUARD	uart/mt6795/platform_uart.h	200;"	d
UART_HIGHSPEED	uart/mt6795/platform_uart.h	194;"	d
UART_IER	uart/mt6795/platform_uart.h	178;"	d
UART_IER_ALL_INTS	uart/mt6795/platform_uart.h	228;"	d
UART_IER_CTSI	uart/mt6795/platform_uart.h	226;"	d
UART_IER_EDSSI	uart/mt6795/platform_uart.h	222;"	d
UART_IER_ELSI	uart/mt6795/platform_uart.h	221;"	d
UART_IER_ERBFI	uart/mt6795/platform_uart.h	219;"	d
UART_IER_ETBEI	uart/mt6795/platform_uart.h	220;"	d
UART_IER_HW_ALLINTS	uart/mt6795/platform_uart.h	232;"	d
UART_IER_HW_NORMALINTS	uart/mt6795/platform_uart.h	231;"	d
UART_IER_RTSI	uart/mt6795/platform_uart.h	225;"	d
UART_IER_VFF_FC_EN	uart/mt6795/platform_uart.h	223;"	d
UART_IER_XOFFI	uart/mt6795/platform_uart.h	224;"	d
UART_IIR	uart/mt6795/platform_uart.h	179;"	d
UART_IIR_CTI	uart/mt6795/platform_uart.h	326;"	d
UART_IIR_FIFO_EN	uart/mt6795/platform_uart.h	331;"	d
UART_IIR_HW_FLOW_CTRL	uart/mt6795/platform_uart.h	330;"	d
UART_IIR_INT_MASK	uart/mt6795/platform_uart.h	332;"	d
UART_IIR_MS	uart/mt6795/platform_uart.h	328;"	d
UART_IIR_NO_INT_PENDING	uart/mt6795/platform_uart.h	323;"	d
UART_IIR_RDA	uart/mt6795/platform_uart.h	325;"	d
UART_IIR_REG	uart/mt6795/platform_uart.h	/^} UART_IIR_REG;$/;"	t	typeref:struct:__anon523
UART_IIR_RLS	uart/mt6795/platform_uart.h	324;"	d
UART_IIR_SW_FLOW_CTRL	uart/mt6795/platform_uart.h	329;"	d
UART_IIR_THRE	uart/mt6795/platform_uart.h	327;"	d
UART_LCR	uart/mt6795/platform_uart.h	181;"	d
UART_LCR_BREAK	uart/mt6795/platform_uart.h	255;"	d
UART_LCR_DLAB	uart/mt6795/platform_uart.h	256;"	d
UART_LSR	uart/mt6795/platform_uart.h	183;"	d
UART_LSR_BI	uart/mt6795/platform_uart.h	291;"	d
UART_LSR_DR	uart/mt6795/platform_uart.h	287;"	d
UART_LSR_FE	uart/mt6795/platform_uart.h	290;"	d
UART_LSR_FIFOERR	uart/mt6795/platform_uart.h	294;"	d
UART_LSR_OE	uart/mt6795/platform_uart.h	288;"	d
UART_LSR_PE	uart/mt6795/platform_uart.h	289;"	d
UART_LSR_TEMT	uart/mt6795/platform_uart.h	293;"	d
UART_LSR_THRE	uart/mt6795/platform_uart.h	292;"	d
UART_MAJOR	uart/mt6795/platform_uart.h	33;"	d
UART_MARK_PARITY	uart/mt6795/platform_uart.h	272;"	d
UART_MAX_PORT_NUM	eemcs/eemcs_md.h	8;"	d
UART_MAX_TX_PENDING	uart/mt6795/platform_uart.h	31;"	d
UART_MCR	uart/mt6795/platform_uart.h	182;"	d
UART_MCR_DCM_EN	uart/mt6795/platform_uart.h	282;"	d
UART_MCR_DTR	uart/mt6795/platform_uart.h	277;"	d
UART_MCR_LOOP	uart/mt6795/platform_uart.h	281;"	d
UART_MCR_NORMAL	uart/mt6795/platform_uart.h	284;"	d
UART_MCR_OUT1	uart/mt6795/platform_uart.h	279;"	d
UART_MCR_OUT2	uart/mt6795/platform_uart.h	280;"	d
UART_MCR_RTS	uart/mt6795/platform_uart.h	278;"	d
UART_MCR_XOFF	uart/mt6795/platform_uart.h	283;"	d
UART_MINOR	uart/mt6795/platform_uart.h	34;"	d
UART_MSR	uart/mt6795/platform_uart.h	184;"	d
UART_MSR_CTS	uart/mt6795/platform_uart.h	301;"	d
UART_MSR_DCD	uart/mt6795/platform_uart.h	304;"	d
UART_MSR_DCTS	uart/mt6795/platform_uart.h	297;"	d
UART_MSR_DDCD	uart/mt6795/platform_uart.h	300;"	d
UART_MSR_DDSR	uart/mt6795/platform_uart.h	298;"	d
UART_MSR_DSR	uart/mt6795/platform_uart.h	302;"	d
UART_MSR_RI	uart/mt6795/platform_uart.h	303;"	d
UART_MSR_TERI	uart/mt6795/platform_uart.h	299;"	d
UART_NONE_PARITY	uart/mt6795/platform_uart.h	269;"	d
UART_NR	uart/mt6795/platform_uart.h	36;"	d
UART_NR	uart/mt6795/platform_uart.h	38;"	d
UART_ODD_PARITY	uart/mt6795/platform_uart.h	270;"	d
UART_PARITY_MASK	uart/mt6795/platform_uart.h	274;"	d
UART_PORT0	uart/mt6795/platform_uart.h	/^	UART_PORT0 = 0,$/;"	e	enum:__anon522
UART_PORT1	uart/mt6795/platform_uart.h	/^	UART_PORT1,$/;"	e	enum:__anon522
UART_PORT2	uart/mt6795/platform_uart.h	/^	UART_PORT2,$/;"	e	enum:__anon522
UART_PORT3	uart/mt6795/platform_uart.h	/^	UART_PORT3,$/;"	e	enum:__anon522
UART_PORT_NUM	uart/mt6795/platform_uart.h	/^	UART_PORT_NUM,$/;"	e	enum:__anon522
UART_RATE_FIX	uart/mt6795/platform_uart.h	335;"	d
UART_RATE_FIX_13M	uart/mt6795/platform_uart.h	339;"	d
UART_RATE_FIX_16M25	uart/mt6795/platform_uart.h	349;"	d
UART_RATE_FIX_26M	uart/mt6795/platform_uart.h	345;"	d
UART_RATE_FIX_32M5	uart/mt6795/platform_uart.h	351;"	d
UART_RATE_FIX_AD	uart/mt6795/platform_uart.h	198;"	d
UART_RATE_FIX_ALL_13M	uart/mt6795/platform_uart.h	342;"	d
UART_RBR	uart/mt6795/platform_uart.h	176;"	d
UART_READ_EFR	uart/mt6795/platform_uart.c	/^static u32 UART_READ_EFR(struct mtk_uart *uart)$/;"	f	file:
UART_RXTRI_AD	uart/mt6795/platform_uart.h	205;"	d
UART_RX_DMA_EN	uart/mt6795/platform_uart.h	361;"	d
UART_RX_SEL	uart/mt6795/platform_uart.h	210;"	d
UART_SAMPLE_COUNT	uart/mt6795/platform_uart.h	195;"	d
UART_SAMPLE_POINT	uart/mt6795/platform_uart.h	196;"	d
UART_SCR	uart/mt6795/platform_uart.h	185;"	d
UART_SLEEP_ACK	uart/mt6795/platform_uart.h	212;"	d
UART_SLEEP_EN	uart/mt6795/platform_uart.h	203;"	d
UART_SLEEP_REQ	uart/mt6795/platform_uart.h	211;"	d
UART_SPACE_PARITY	uart/mt6795/platform_uart.h	273;"	d
UART_STOP_MASK	uart/mt6795/platform_uart.h	267;"	d
UART_SYSCLK	uart/mt6795/platform_uart.h	90;"	d
UART_SYSCLK	uart/mt6795/platform_uart.h	92;"	d
UART_THR	uart/mt6795/platform_uart.h	177;"	d
UART_TO_CNT_AUTORST	uart/mt6795/platform_uart.h	363;"	d
UART_TX_DMA_EN	uart/mt6795/platform_uart.h	362;"	d
UART_VFIFO_ALERT_LEN	uart/mt6795/platform_uart.h	29;"	d
UART_VFIFO_SIZE	uart/mt6795/platform_uart.h	28;"	d
UART_WLS_5	uart/mt6795/platform_uart.h	258;"	d
UART_WLS_6	uart/mt6795/platform_uart.h	259;"	d
UART_WLS_7	uart/mt6795/platform_uart.h	260;"	d
UART_WLS_8	uart/mt6795/platform_uart.h	261;"	d
UART_WLS_MASK	uart/mt6795/platform_uart.h	262;"	d
UART_XOFF1	uart/mt6795/platform_uart.h	191;"	d
UART_XOFF2	uart/mt6795/platform_uart.h	192;"	d
UART_XON1	uart/mt6795/platform_uart.h	189;"	d
UART_XON2	uart/mt6795/platform_uart.h	190;"	d
UBOOT_UPDATED_BY_SIU	masp/asf/asf_inc/sec_cfg_common.h	/^    UBOOT_UPDATED_BY_SIU        = 0x0001,$/;"	e	enum:__anon479
UBYTE	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned char   UBYTE;$/;"	t
UINT16	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned short  UINT16;$/;"	t
UINT16P	mach/mt6795/include/mach/mt_typedefs.h	/^typedef volatile unsigned short *UINT16P;$/;"	t
UINT32	mach/mt6795/include/mach/kdump_sdhc.h	/^typedef unsigned int UINT32 ; $/;"	t
UINT32	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned int    UINT32;$/;"	t
UINT32P	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned int            *UINT32P;$/;"	t
UINT8	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned char   UINT8;$/;"	t
UINT8P	mach/mt6795/include/mach/mt_typedefs.h	/^typedef volatile unsigned char  *UINT8P;$/;"	t
UL	eemcs/eccmni.h	/^        KAL_UINT32 UL;$/;"	m	struct:__anon339::__anon340
UL0_INTR_En_Msk	eemcs/lte_dev_test_at.h	/^    kal_uint32	UL0_INTR_En_Msk;$/;"	m	struct:_hifsdio_isr_en_mask
UL0_INTR_Msk	eemcs/lte_dev_test_at.h	/^    UL0_INTR_Msk,$/;"	e	enum:_hifsdio_isr_mask_code
UL0_INTR_Status	eemcs/lte_dev_test_at.h	/^    kal_uint32	UL0_INTR_Status;$/;"	m	struct:_hifsdio_isr_status
UNDER_BUDGET	eccci/modem_cldma.h	/^	UNDER_BUDGET,$/;"	e	enum:__anon465
UNIVPLL	mach/mt6795/include/mach/mt_clkmgr.h	/^    UNIVPLL    = 4,$/;"	e	enum:__anon62
UNIVPLL_CON0	mach/mt6795/include/mach/mt_clkmgr.h	52;"	d
UNIVPLL_CON1	mach/mt6795/include/mach/mt_clkmgr.h	53;"	d
UNIVPLL_PWR_CON0	mach/mt6795/include/mach/mt_clkmgr.h	54;"	d
UNIV_SDM_PLL_N_INFO_MASK	mach/mt6795/mt_clkmgr.c	602;"	d	file:
UNIV_SDM_PLL_N_INFO_MASK	mach/mt6795/mt_clkmgr_64.c	541;"	d	file:
UNKNOWN_IC_VERSION	mach/mt6795/include/mach/mt_typedefs.h	247;"	d
UNLOCK_KEY	mach/mt6795/hw_watchpoint.c	28;"	d	file:
UNLOCK_KEY	mach/mt6795/mt_dbg.c	10;"	d	file:
UNLOCK_MD_SLP	dual_ccci/include/ccci_md.h	41;"	d
UNSET	masp/asf/asf_inc/sec_sign_header.h	/^    UNSET$/;"	e	enum:__anon511
UPDATE_ERASE_FAIL	mach/mt6795/include/mach/bmt.h	/^    UPDATE_ERASE_FAIL,$/;"	e	enum:__anon72
UPDATE_REASON_COUNT	mach/mt6795/include/mach/bmt.h	/^    UPDATE_REASON_COUNT,$/;"	e	enum:__anon72
UPDATE_UNMAPPED_BLOCK	mach/mt6795/include/mach/bmt.h	/^    UPDATE_UNMAPPED_BLOCK,$/;"	e	enum:__anon72
UPDATE_WRITE_FAIL	mach/mt6795/include/mach/bmt.h	/^    UPDATE_WRITE_FAIL,$/;"	e	enum:__anon72
UPMU_MAX_BUCK_VOL_SEL_NUM	mach/mt6795/include/mach/pmic_mt6323_sw.h	438;"	d
UPMU_MAX_LDO_VOL_SEL_NUM	mach/mt6795/include/mach/pmic_mt6323_sw.h	446;"	d
UPMU_VOLT_0_0_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_0_0_0_V = PMIC_ADPT_VOLT_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_0_1_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_1_0_0_V = PMIC_ADPT_VOLT_0_1,$/;"	e	enum:__anon137
UPMU_VOLT_0_2_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_2_0_0_V = PMIC_ADPT_VOLT_0_2,$/;"	e	enum:__anon137
UPMU_VOLT_0_3_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_3_0_0_V = PMIC_ADPT_VOLT_0_3,$/;"	e	enum:__anon137
UPMU_VOLT_0_4_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_4_0_0_V = PMIC_ADPT_VOLT_0_4,$/;"	e	enum:__anon137
UPMU_VOLT_0_5_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_5_0_0_V = PMIC_ADPT_VOLT_0_5,$/;"	e	enum:__anon137
UPMU_VOLT_0_6_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_6_0_0_V = PMIC_ADPT_VOLT_0_6,$/;"	e	enum:__anon137
UPMU_VOLT_0_7_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_7_0_0_V = PMIC_ADPT_VOLT_0_7_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_0_7_2_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_7_2_5_V = PMIC_ADPT_VOLT_0_7_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_0_7_5_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_7_5_0_V = PMIC_ADPT_VOLT_0_7_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_0_7_7_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_7_7_5_V = PMIC_ADPT_VOLT_0_7_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_0_8_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_8_0_0_V = PMIC_ADPT_VOLT_0_8_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_0_8_2_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_8_2_5_V = PMIC_ADPT_VOLT_0_8_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_0_8_5_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_8_5_0_V = PMIC_ADPT_VOLT_0_8_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_0_8_7_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_8_7_5_V = PMIC_ADPT_VOLT_0_8_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_0_9_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_9_0_0_V = PMIC_ADPT_VOLT_0_9_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_0_9_2_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_9_2_5_V = PMIC_ADPT_VOLT_0_9_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_0_9_5_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_9_5_0_V = PMIC_ADPT_VOLT_0_9_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_0_9_7_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_0_9_7_5_V = PMIC_ADPT_VOLT_0_9_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_0_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_0_0_0_V = PMIC_ADPT_VOLT_1_0_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_0_2_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_0_2_5_V = PMIC_ADPT_VOLT_1_0_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_0_5_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_0_5_0_V = PMIC_ADPT_VOLT_1_0_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_0_7_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_0_7_5_V = PMIC_ADPT_VOLT_1_0_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_1_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_1_0_0_V = PMIC_ADPT_VOLT_1_1_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_1_2_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_1_2_5_V = PMIC_ADPT_VOLT_1_1_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_1_5_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_1_5_0_V = PMIC_ADPT_VOLT_1_1_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_1_7_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_1_7_5_V = PMIC_ADPT_VOLT_1_1_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_2_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_2_0_0_V = PMIC_ADPT_VOLT_1_2_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_2_2_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_2_2_5_V = PMIC_ADPT_VOLT_1_2_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_2_5_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_2_5_0_V = PMIC_ADPT_VOLT_1_2_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_2_7_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_2_7_5_V = PMIC_ADPT_VOLT_1_2_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_3_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_3_0_0_V = PMIC_ADPT_VOLT_1_3_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_3_2_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_3_2_5_V = PMIC_ADPT_VOLT_1_3_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_3_5_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_3_5_0_V = PMIC_ADPT_VOLT_1_3_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_3_7_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_3_7_5_V = PMIC_ADPT_VOLT_1_3_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_4_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_4_0_0_V = PMIC_ADPT_VOLT_1_4_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_4_2_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_4_2_5_V = PMIC_ADPT_VOLT_1_4_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_4_5_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_4_5_0_V = PMIC_ADPT_VOLT_1_4_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_4_7_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_4_7_5_V = PMIC_ADPT_VOLT_1_4_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_5_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_5_0_0_V = PMIC_ADPT_VOLT_1_5_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_5_2_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_5_2_0_V = PMIC_ADPT_VOLT_1_5_2_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_1_5_2_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_5_2_5_V = PMIC_ADPT_VOLT_1_5_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_5_4_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_5_4_0_V = PMIC_ADPT_VOLT_1_5_4_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_1_5_5_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_5_5_0_V = PMIC_ADPT_VOLT_1_5_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_5_6_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_5_6_0_V = PMIC_ADPT_VOLT_1_5_6_0_V,	$/;"	e	enum:__anon137
UPMU_VOLT_1_5_7_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_5_7_5_V = PMIC_ADPT_VOLT_1_5_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_5_8_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_5_8_0_V = PMIC_ADPT_VOLT_1_5_8_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_1_6_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_6_0_0_V = PMIC_ADPT_VOLT_1_6_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_6_2_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_6_2_0_V = PMIC_ADPT_VOLT_1_6_2_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_1_6_2_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_6_2_5_V = PMIC_ADPT_VOLT_1_6_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_6_4_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_6_4_0_V = PMIC_ADPT_VOLT_1_6_4_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_1_6_5_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_6_5_0_V = PMIC_ADPT_VOLT_1_6_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_6_6_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_6_6_0_V = PMIC_ADPT_VOLT_1_6_6_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_1_6_7_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_6_7_5_V = PMIC_ADPT_VOLT_1_6_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_6_8_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_6_8_0_V = PMIC_ADPT_VOLT_1_6_8_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_1_7_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_7_0_0_V = PMIC_ADPT_VOLT_1_7_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_7_2_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_7_2_0_V = PMIC_ADPT_VOLT_1_7_2_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_1_7_2_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_7_2_5_V = PMIC_ADPT_VOLT_1_7_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_7_4_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_7_4_0_V = PMIC_ADPT_VOLT_1_7_4_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_1_7_5_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_7_5_0_V = PMIC_ADPT_VOLT_1_7_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_7_6_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_7_6_0_V = PMIC_ADPT_VOLT_1_7_6_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_1_7_7_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_7_7_5_V = PMIC_ADPT_VOLT_1_7_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_7_8_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_7_8_0_V = PMIC_ADPT_VOLT_1_7_8_0_V,$/;"	e	enum:__anon137
UPMU_VOLT_1_8_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_8_0_0_V = PMIC_ADPT_VOLT_1_8_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_8_2_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_8_2_0_V = PMIC_ADPT_VOLT_1_8_2_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_1_8_2_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_8_2_5_V = PMIC_ADPT_VOLT_1_8_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_8_4_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_8_4_0_V = PMIC_ADPT_VOLT_1_8_4_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_1_8_5_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_8_5_0_V = PMIC_ADPT_VOLT_1_8_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_8_6_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_8_6_0_V = PMIC_ADPT_VOLT_1_8_6_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_1_8_7_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_8_7_5_V = PMIC_ADPT_VOLT_1_8_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_8_8_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_8_8_0_V = PMIC_ADPT_VOLT_1_8_8_0_V,$/;"	e	enum:__anon137
UPMU_VOLT_1_9_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_9_0_0_V = PMIC_ADPT_VOLT_1_9_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_9_2_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_9_2_0_V = PMIC_ADPT_VOLT_1_9_2_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_1_9_2_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_9_2_5_V = PMIC_ADPT_VOLT_1_9_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_9_4_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_9_4_0_V = PMIC_ADPT_VOLT_1_9_4_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_1_9_5_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_9_5_0_V = PMIC_ADPT_VOLT_1_9_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_1_9_6_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_9_6_0_V = PMIC_ADPT_VOLT_1_9_6_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_1_9_7_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_9_7_5_V = PMIC_ADPT_VOLT_1_9_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_1_9_8_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_1_9_8_0_V = PMIC_ADPT_VOLT_1_9_8_0_V,$/;"	e	enum:__anon137
UPMU_VOLT_2_0_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_0_0_0_V = PMIC_ADPT_VOLT_2_0_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_2_0_2_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_0_2_0_V = PMIC_ADPT_VOLT_2_0_2_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_2_0_2_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_0_2_5_V = PMIC_ADPT_VOLT_2_0_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_2_0_4_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_0_4_0_V = PMIC_ADPT_VOLT_2_0_4_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_2_0_5_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_0_5_0_V = PMIC_ADPT_VOLT_2_0_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_2_0_6_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_0_6_0_V = PMIC_ADPT_VOLT_2_0_6_0_V, $/;"	e	enum:__anon137
UPMU_VOLT_2_0_7_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_0_7_5_V = PMIC_ADPT_VOLT_2_0_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_2_0_8_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_0_8_0_V = PMIC_ADPT_VOLT_2_0_8_0_V,$/;"	e	enum:__anon137
UPMU_VOLT_2_1_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_1_0_0_V = PMIC_ADPT_VOLT_2_1,$/;"	e	enum:__anon137
UPMU_VOLT_2_1_2_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_1_2_0_V = PMIC_ADPT_VOLT_2_1_2_0_V,$/;"	e	enum:__anon137
UPMU_VOLT_2_2_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_2_0_0_V = PMIC_ADPT_VOLT_2_2,$/;"	e	enum:__anon137
UPMU_VOLT_2_3_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_3_0_0_V = PMIC_ADPT_VOLT_2_3,$/;"	e	enum:__anon137
UPMU_VOLT_2_4_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_4_0_0_V = PMIC_ADPT_VOLT_2_4,$/;"	e	enum:__anon137
UPMU_VOLT_2_5_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_5_0_0_V = PMIC_ADPT_VOLT_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_2_6_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_6_0_0_V = PMIC_ADPT_VOLT_2_6,$/;"	e	enum:__anon137
UPMU_VOLT_2_7_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_7_0_0_V = PMIC_ADPT_VOLT_2_7_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_2_7_2_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_7_2_5_V = PMIC_ADPT_VOLT_2_7_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_2_7_5_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_7_5_0_V = PMIC_ADPT_VOLT_2_7_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_2_7_7_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_7_7_5_V = PMIC_ADPT_VOLT_2_7_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_2_8_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_8_0_0_V = PMIC_ADPT_VOLT_2_8_0_0,$/;"	e	enum:__anon137
UPMU_VOLT_2_8_2_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_8_2_5_V = PMIC_ADPT_VOLT_2_8_2_5,$/;"	e	enum:__anon137
UPMU_VOLT_2_8_5_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_8_5_0_V = PMIC_ADPT_VOLT_2_8_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_2_8_7_5_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_8_7_5_V = PMIC_ADPT_VOLT_2_8_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_2_9_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_2_9_0_0_V = PMIC_ADPT_VOLT_2_9,$/;"	e	enum:__anon137
UPMU_VOLT_3_0_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_3_0_0_0_V = PMIC_ADPT_VOLT_3_0,$/;"	e	enum:__anon137
UPMU_VOLT_3_1_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_3_1_0_0_V = PMIC_ADPT_VOLT_3_1,$/;"	e	enum:__anon137
UPMU_VOLT_3_2_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_3_2_0_0_V = PMIC_ADPT_VOLT_3_2,$/;"	e	enum:__anon137
UPMU_VOLT_3_3_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_3_3_0_0_V = PMIC_ADPT_VOLT_3_3,$/;"	e	enum:__anon137
UPMU_VOLT_3_4_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_3_4_0_0_V = PMIC_ADPT_VOLT_3_4,$/;"	e	enum:__anon137
UPMU_VOLT_3_5_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_3_5_0_0_V = PMIC_ADPT_VOLT_3_5,$/;"	e	enum:__anon137
UPMU_VOLT_3_6_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_3_6_0_0_V = PMIC_ADPT_VOLT_3_6,$/;"	e	enum:__anon137
UPMU_VOLT_3_7_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_3_7_0_0_V = PMIC_ADPT_VOLT_3_7,$/;"	e	enum:__anon137
UPMU_VOLT_3_8_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_3_8_0_0_V = PMIC_ADPT_VOLT_3_8,$/;"	e	enum:__anon137
UPMU_VOLT_3_9_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_3_9_0_0_V = PMIC_ADPT_VOLT_3_9,$/;"	e	enum:__anon137
UPMU_VOLT_4_0_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_4_0_0_0_V = PMIC_ADPT_VOLT_4_0,$/;"	e	enum:__anon137
UPMU_VOLT_4_1_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_4_1_0_0_V = PMIC_ADPT_VOLT_4_1,$/;"	e	enum:__anon137
UPMU_VOLT_4_2_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_4_2_0_0_V = PMIC_ADPT_VOLT_4_2,$/;"	e	enum:__anon137
UPMU_VOLT_4_3_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_4_3_0_0_V = PMIC_ADPT_VOLT_4_3,$/;"	e	enum:__anon137
UPMU_VOLT_4_4_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_4_4_0_0_V = PMIC_ADPT_VOLT_4_4,$/;"	e	enum:__anon137
UPMU_VOLT_4_5_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_4_5_0_0_V = PMIC_ADPT_VOLT_4_5,$/;"	e	enum:__anon137
UPMU_VOLT_4_6_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_4_6_0_0_V = PMIC_ADPT_VOLT_4_6,$/;"	e	enum:__anon137
UPMU_VOLT_4_7_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_4_7_0_0_V = PMIC_ADPT_VOLT_4_7,$/;"	e	enum:__anon137
UPMU_VOLT_4_8_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_4_8_0_0_V = PMIC_ADPT_VOLT_4_8,$/;"	e	enum:__anon137
UPMU_VOLT_4_9_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_4_9_0_0_V = PMIC_ADPT_VOLT_4_9,$/;"	e	enum:__anon137
UPMU_VOLT_5_0_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_5_0_0_0_V = PMIC_ADPT_VOLT_5_0,$/;"	e	enum:__anon137
UPMU_VOLT_5_1_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_5_1_0_0_V = PMIC_ADPT_VOLT_5_1,$/;"	e	enum:__anon137
UPMU_VOLT_5_2_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_5_2_0_0_V = PMIC_ADPT_VOLT_5_2,$/;"	e	enum:__anon137
UPMU_VOLT_5_3_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_5_3_0_0_V = PMIC_ADPT_VOLT_5_3,$/;"	e	enum:__anon137
UPMU_VOLT_5_4_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_5_4_0_0_V = PMIC_ADPT_VOLT_5_4,$/;"	e	enum:__anon137
UPMU_VOLT_5_5_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_5_5_0_0_V = PMIC_ADPT_VOLT_5_5,$/;"	e	enum:__anon137
UPMU_VOLT_5_6_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_5_6_0_0_V = PMIC_ADPT_VOLT_5_6,$/;"	e	enum:__anon137
UPMU_VOLT_5_7_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_5_7_0_0_V = PMIC_ADPT_VOLT_5_7,$/;"	e	enum:__anon137
UPMU_VOLT_5_8_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_5_8_0_0_V = PMIC_ADPT_VOLT_5_8,$/;"	e	enum:__anon137
UPMU_VOLT_5_9_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_5_9_0_0_V = PMIC_ADPT_VOLT_5_9,$/;"	e	enum:__anon137
UPMU_VOLT_6_0_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_6_0_0_0_V = PMIC_ADPT_VOLT_6_0,$/;"	e	enum:__anon137
UPMU_VOLT_6_1_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_6_1_0_0_V = PMIC_ADPT_VOLT_6_1,$/;"	e	enum:__anon137
UPMU_VOLT_6_2_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_6_2_0_0_V = PMIC_ADPT_VOLT_6_2,$/;"	e	enum:__anon137
UPMU_VOLT_6_3_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_6_3_0_0_V = PMIC_ADPT_VOLT_6_3,$/;"	e	enum:__anon137
UPMU_VOLT_6_4_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_6_4_0_0_V = PMIC_ADPT_VOLT_6_4,$/;"	e	enum:__anon137
UPMU_VOLT_6_5_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_6_5_0_0_V = PMIC_ADPT_VOLT_6_5,$/;"	e	enum:__anon137
UPMU_VOLT_6_6_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_6_6_0_0_V = PMIC_ADPT_VOLT_6_6,$/;"	e	enum:__anon137
UPMU_VOLT_6_7_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_6_7_0_0_V = PMIC_ADPT_VOLT_6_7,$/;"	e	enum:__anon137
UPMU_VOLT_6_8_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_6_8_0_0_V = PMIC_ADPT_VOLT_6_8,$/;"	e	enum:__anon137
UPMU_VOLT_6_9_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_6_9_0_0_V = PMIC_ADPT_VOLT_6_9,$/;"	e	enum:__anon137
UPMU_VOLT_7_0_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_7_0_0_0_V = PMIC_ADPT_VOLT_7_0,$/;"	e	enum:__anon137
UPMU_VOLT_7_1_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_7_1_0_0_V = PMIC_ADPT_VOLT_7_1,$/;"	e	enum:__anon137
UPMU_VOLT_7_2_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_7_2_0_0_V = PMIC_ADPT_VOLT_7_2,$/;"	e	enum:__anon137
UPMU_VOLT_7_3_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_7_3_0_0_V = PMIC_ADPT_VOLT_7_3,$/;"	e	enum:__anon137
UPMU_VOLT_7_4_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_7_4_0_0_V = PMIC_ADPT_VOLT_7_4,$/;"	e	enum:__anon137
UPMU_VOLT_7_5_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_7_5_0_0_V = PMIC_ADPT_VOLT_7_5,$/;"	e	enum:__anon137
UPMU_VOLT_7_6_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_7_6_0_0_V = PMIC_ADPT_VOLT_7_6,$/;"	e	enum:__anon137
UPMU_VOLT_7_7_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_7_7_0_0_V = PMIC_ADPT_VOLT_7_7,$/;"	e	enum:__anon137
UPMU_VOLT_7_8_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_7_8_0_0_V = PMIC_ADPT_VOLT_7_8,$/;"	e	enum:__anon137
UPMU_VOLT_7_9_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_7_9_0_0_V = PMIC_ADPT_VOLT_7_9,$/;"	e	enum:__anon137
UPMU_VOLT_8_0_0_0_V	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_8_0_0_0_V = PMIC_ADPT_VOLT_8_0,$/;"	e	enum:__anon137
UPMU_VOLT_MAX	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	UPMU_VOLT_MAX = PMIC_ADPT_VOLT_MAX$/;"	e	enum:__anon137
USB0_BASE	mach/mt6795/include/mach/mt_reg_base.h	227;"	d
USB0_DCM	mach/mt6795/include/mach/mt_dcm.h	243;"	d
USB0_DCM	mach/mt6795/include/mach/mt_dcm.h	54;"	d
USB3_BASE	mach/mt6795/include/mach/mt_reg_base.h	248;"	d
USB3_SIF2_BASE	mach/mt6795/include/mach/mt_reg_base.h	254;"	d
USB3_SIF_BASE	mach/mt6795/include/mach/mt_reg_base.h	251;"	d
USBCOM_INT_STATUS	mach/mt6795/include/mach/mt_musb_reg.h	313;"	d
USB_BASE	mach/mt6795/include/mach/mt_musb_reg.h	5;"	d
USB_CHARGER_CURRENT	mach/mt6795/hiau_ml/power/cust_charging.h	25;"	d
USB_CHARGER_CURRENT	mach/mt6795/hiau_ml/power/cust_charging.h	28;"	d
USB_CHARGER_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	25;"	d
USB_CHARGER_CURRENT	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	28;"	d
USB_CHARGER_CURRENT_CONFIGURED	mach/mt6795/hiau_ml/power/cust_charging.h	22;"	d
USB_CHARGER_CURRENT_CONFIGURED	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	22;"	d
USB_CHARGER_CURRENT_SUSPEND	mach/mt6795/hiau_ml/power/cust_charging.h	20;"	d
USB_CHARGER_CURRENT_SUSPEND	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	20;"	d
USB_CHARGER_CURRENT_UNCONFIGURED	mach/mt6795/hiau_ml/power/cust_charging.h	21;"	d
USB_CHARGER_CURRENT_UNCONFIGURED	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	21;"	d
USB_DMA_REALCOUNT	mach/mt6795/include/mach/mt_musb_reg.h	303;"	d
USB_L1INTM	mach/mt6795/include/mach/mt_musb_reg.h	297;"	d
USB_L1INTP	mach/mt6795/include/mach/mt_musb_reg.h	298;"	d
USB_L1INTS	mach/mt6795/include/mach/mt_musb_reg.h	296;"	d
USB_SIF_BASE	mach/mt6795/include/mach/mt_reg_base.h	230;"	d
USER_DEFINE_SETTING_ID	mach/mt6795/mt_freqhopping.c	51;"	d	file:
USER_DISABLED	conn_md/include/conn_md.h	/^	USER_DISABLED,$/;"	e	enum:__anon5
USER_ENABLED	conn_md/include/conn_md.h	/^	USER_ENABLED,$/;"	e	enum:__anon5
USER_MAX	conn_md/include/conn_md.h	/^	USER_MAX,$/;"	e	enum:__anon5
USER_MIN	conn_md/include/conn_md.h	/^	USER_MIN,$/;"	e	enum:__anon5
USER_REGED	conn_md/include/conn_md.h	/^	USER_REGED,$/;"	e	enum:__anon5
USER_REGION_PART_PATH_PREFIX	masp/asf/core/sec_dev.c	29;"	d	file:
USER_REGION_PATH	masp/asf/core/sec_dev.c	27;"	d	file:
USER_STATE	conn_md/include/conn_md.h	/^} USER_STATE;$/;"	t	typeref:enum:__anon5
USER_UNREGED	conn_md/include/conn_md.h	/^	USER_UNREGED,$/;"	e	enum:__anon5
USE_AHB_MODE	mach/mt6795/hiau_ml/core/board-custom.h	112;"	d
USE_AHB_MODE	mach/mt6795/irmn6795_hiau_64/core/board-custom.h	112;"	d
USE_EVENT_TO_WAKE_BUFFER	eemcs/lte_hif_sdio.h	13;"	d
USE_MULTI_QUE_DISPATCH	eemcs/lte_df_main.h	11;"	d
USE_NEW_PROC_FS_FLAG	conn_md/conn_md_dbg.c	10;"	d	file:
USE_NEW_PROC_FS_FLAG	conn_md/conn_md_dbg.c	12;"	d	file:
USE_QUE_WORK_DISPATCH_RX	eemcs/lte_df_main.h	10;"	d
USHORT	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned short  USHORT;$/;"	t
USIF_ANDSYSIMG	masp/asf/asf_inc/sec_boot.h	43;"	d
USIF_BOOTIMG	masp/asf/asf_inc/sec_boot.h	41;"	d
USIF_H	masp/asf/asf_inc/sec_usif.h	2;"	d
USIF_LOGO	masp/asf/asf_inc/sec_boot.h	40;"	d
USIF_RECOVERY	masp/asf/asf_inc/sec_boot.h	44;"	d
USIF_SECCFG	masp/asf/asf_inc/sec_boot.h	38;"	d
USIF_SECRO	masp/asf/asf_inc/sec_boot.h	45;"	d
USIF_UBOOT	masp/asf/asf_inc/sec_boot.h	39;"	d
USIF_USER	masp/asf/asf_inc/sec_boot.h	42;"	d
USIF_UTILS_H	masp/asf/asf_inc/sec_usif_util.h	2;"	d
USING_SCALE_ADJUSTMENT	mach/mt6795/hiau_ml/hdmi/hdmi_cust.h	21;"	d
USING_SCALE_ADJUSTMENT	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.h	21;"	d
USING_WAKE_MD_EINT	eemcs/lte_hif_sdio.h	15;"	d
USING_XLOG	mach/mt6795/mt_clkmgr.c	68;"	d	file:
USING_XLOG	mach/mt6795/mt_clkmgr_64.c	55;"	d	file:
USING_XLOG	mach/mt6795/mt_cpufreq_64.c	138;"	d	file:
USING_XLOG	mach/mt6795/mt_dcm.c	16;"	d	file:
USING_XLOG	mach/mt6795/mt_dcm_64.c	16;"	d	file:
USING_XLOG	mach/mt6795/mt_golden_setting.c	64;"	d	file:
USING_XLOG	mach/mt6795/mt_idle.c	36;"	d	file:
USING_XLOG	mach/mt6795/mt_idle_64.c	36;"	d	file:
UST_DUMMY_READ	uart/mt6795/platform_uart.h	215;"	d
UartPortNum	dual_ccci/include/ccci_md.h	/^    int UartPortNum;$/;"	m	struct:_modem_runtime
UartPortNum	eemcs/eemcs_md.h	/^    int UartPortNum;$/;"	m	struct:MODEM_RUNTIME_st
UartShareMemBase	dual_ccci/include/ccci_md.h	/^    int UartShareMemBase[CCCI_UART_PORT_NUM]; \/\/ <<< Current UART_MAX_PORT_NUM is 8$/;"	m	struct:_modem_runtime
UartShareMemBase	eemcs/eemcs_md.h	/^    int UartShareMemBase[UART_MAX_PORT_NUM];$/;"	m	struct:MODEM_RUNTIME_st
UartShareMemSize	dual_ccci/include/ccci_md.h	/^    int UartShareMemSize[CCCI_UART_PORT_NUM];   $/;"	m	struct:_modem_runtime
UartShareMemSize	eemcs/eemcs_md.h	/^    int UartShareMemSize[UART_MAX_PORT_NUM];    $/;"	m	struct:MODEM_RUNTIME_st
UnregisterCAM_CALCharDrv	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^inline static void UnregisterCAM_CALCharDrv(void)$/;"	f	file:
UnregisterCAM_CALCharDrv	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^inline static void UnregisterCAM_CALCharDrv(void)$/;"	f	file:
User	mach/mt6795/include/mach/camera_sysram.h	/^    SYSRAM_USER_ENUM    User;$/;"	m	struct:__anon143
User	mach/mt6795/include/mach/camera_sysram_imp.h	/^    SYSRAM_USER_ENUM        User;$/;"	m	struct:SYSRAM_MEM_NODE
UserAmount	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32 const                   UserAmount;$/;"	m	struct:__anon126
UserCount	mach/mt6795/camera_isp.c	/^    MUINT32                         UserCount;$/;"	m	struct:__anon49	file:
UserCount	mach/mt6795/include/mach/camera_sysram_imp.h	/^    MUINT32                         UserCount;$/;"	m	struct:__anon126
UserInfo	mach/mt6795/include/mach/camera_sysram_imp.h	/^    SYSRAM_USER_STRUCT      UserInfo[SYSRAM_USER_AMOUNT];$/;"	m	struct:__anon123
UserName	mach/mt6795/include/mach/camera_isp.h	/^	char*			    UserName;$/;"	m	struct:__anon195
UserName	mach/mt6795/include/mach/camera_isp.h	/^    compat_uptr_t       UserName;$/;"	m	struct:__anon224
UserNumber	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_USER_ENUM   UserNumber;$/;"	m	struct:__anon196
UserNumber	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_USER_ENUM   UserNumber;$/;"	m	struct:__anon197
UserNumber	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_USER_ENUM   UserNumber;$/;"	m	struct:__anon225
UserNumber	mach/mt6795/include/mach/camera_isp.h	/^    ISP_IRQ_USER_ENUM   UserNumber;$/;"	m	struct:__anon226
UserNumber	mach/mt6795/include/mach/camera_isp.h	/^    int                 UserNumber;$/;"	m	struct:__anon195
UserNumber	mach/mt6795/include/mach/camera_isp.h	/^    int                 UserNumber;$/;"	m	struct:__anon224
User_Stack	aee/ipanic/dump-process.c	/^unsigned long User_Stack[MAX_NATIVEHEAP];	\/* 8K Heap *\/$/;"	v
Userspace_Stack	aee/aed/aed.h	/^	unsigned char Userspace_Stack[8192]; \/\/8k stack ,define to char only for match 64bit\/32bit$/;"	m	struct:aee_thread_user_stack
VALIDATE_PLLID	mach/mt6795/mt_freqhopping.c	237;"	d	file:
VAL_REGS	mach/mt6795/include/mach/mt_gpio_base.h	/^} VAL_REGS;$/;"	t	typeref:struct:__anon128
VAL_REGS	mach/mt6795/include/mach/mt_gpio_fpga.h	/^} VAL_REGS;$/;"	t	typeref:struct:__anon130
VAL_TO_MV	mach/mt6795/mt_ptp.c	2342;"	d	file:
VAL_TO_MV	mach/mt6795/mt_ptp_64.c	2436;"	d	file:
VBAT_LOW_POWER_WAKEUP	mach/mt6795/hiau_ml/power/cust_battery_meter.h	75;"	d
VBAT_LOW_POWER_WAKEUP	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	75;"	d
VBAT_NORMAL_WAKEUP	mach/mt6795/hiau_ml/power/cust_battery_meter.h	74;"	d
VBAT_NORMAL_WAKEUP	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	74;"	d
VBOOT	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int VBOOT;$/;"	m	struct:__anon97
VBOOT	mach/mt6795/mt_ptp.c	/^	unsigned int VBOOT;$/;"	m	struct:ptp_det	file:
VBOOT	mach/mt6795/mt_ptp_64.c	/^	unsigned int VBOOT;$/;"	m	struct:ptp_det	file:
VBUSVALID_INT_POL	mach/mt6795/include/mach/mt_musb_reg.h	323;"	d
VBUSVALID_INT_STATUS	mach/mt6795/include/mach/mt_musb_reg.h	319;"	d
VCA15_PWR_ISO	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	91;"	d
VCA7_PWR_ISO	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	92;"	d
VCO	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int VCO;$/;"	m	struct:__anon97
VCO	mach/mt6795/mt_ptp.c	/^	unsigned int VCO;$/;"	m	struct:ptp_det	file:
VCO	mach/mt6795/mt_ptp_64.c	/^	unsigned int VCO;$/;"	m	struct:ptp_det	file:
VCODECPLL	mach/mt6795/include/mach/mt_clkmgr.h	/^    VCODECPLL  = 9,$/;"	e	enum:__anon62
VCODECPLL_CON0	mach/mt6795/include/mach/mt_clkmgr.h	77;"	d
VCODECPLL_CON1	mach/mt6795/include/mach/mt_clkmgr.h	78;"	d
VCODECPLL_DEF_FREQ	mach/mt6795/mt_freqhopping.c	72;"	d	file:
VCODECPLL_PWR_CON0	mach/mt6795/include/mach/mt_clkmgr.h	79;"	d
VCORE_1_P_0	mach/mt6795/include/mach/mt_vcore_dvfs.h	103;"	d
VCORE_1_P_0_UV	mach/mt6795/include/mach/mt_vcore_dvfs.h	100;"	d
VCORE_1_P_125	mach/mt6795/include/mach/mt_vcore_dvfs.h	102;"	d
VCORE_1_P_125_UV	mach/mt6795/include/mach/mt_vcore_dvfs.h	99;"	d
VCORE_BASE_UV	mach/mt6795/include/mach/mt_vcore_dvfs.h	12;"	d
VCORE_INVALID	mach/mt6795/include/mach/mt_vcore_dvfs.h	15;"	d
VCORE_PTPODSEL	mach/mt6795/include/mach/mt_ptp.h	89;"	d
VCORE_STEP_UV	mach/mt6795/include/mach/mt_vcore_dvfs.h	13;"	d
VCORE_TABLE_0	mach/mt6795/mt_spower_data.h	244;"	d
VCORE_TABLE_1	mach/mt6795/mt_spower_data.h	269;"	d
VCORE_TABLE_2	mach/mt6795/mt_spower_data.h	294;"	d
VCORE_VOLT_0	mach/mt6795/mt_ptp_64.c	5452;"	d	file:
VCORE_VOLT_1	mach/mt6795/mt_ptp_64.c	5453;"	d	file:
VCO_VAL	mach/mt6795/mt_ptp.c	2354;"	d	file:
VCO_VAL	mach/mt6795/mt_ptp_64.c	2451;"	d	file:
VCO_VAL_GPU	mach/mt6795/mt_ptp_64.c	2453;"	d	file:
VCO_VAL_LTE	mach/mt6795/mt_ptp_64.c	2455;"	d	file:
VCO_VAL_SOC	mach/mt6795/mt_ptp_64.c	2457;"	d	file:
VCR	mach/mt6795/include/mach/mt_dbg_v71.h	49;"	d
VDEC_BASE	mach/mt6795/include/mach/mt_reg_base.h	437;"	d
VDEC_CG	mach/mt6795/mt_clkmgr.c	3367;"	d	file:
VDEC_CG	mach/mt6795/mt_clkmgr_64.c	3043;"	d	file:
VDEC_CKEN_CLR	mach/mt6795/include/mach/mt_clkmgr.h	159;"	d
VDEC_CKEN_SET	mach/mt6795/include/mach/mt_clkmgr.h	158;"	d
VDEC_DCM_CON	mach/mt6795/include/mach/mt_dcm.h	237;"	d
VDEC_DCM_CON	mach/mt6795/include/mach/mt_dcm.h	428;"	d
VDEC_GCON_BASE	mach/mt6795/include/mach/mt_reg_base.h	431;"	d
VDEC_PP_BASE	mach/mt6795/include/mach/mt_reg_base.h	458;"	d
VDE_DCM	mach/mt6795/include/mach/mt_dcm.h	440;"	d
VDE_PWR_STA_MASK	mach/mt6795/mt_spm_mtcmos.c	940;"	d	file:
VDE_PWR_STA_MASK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	52;"	d	file:
VDE_SRAM_ACK	mach/mt6795/mt_spm_mtcmos.c	967;"	d	file:
VDE_SRAM_ACK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	71;"	d	file:
VDTOP_BASE	mach/mt6795/include/mach/mt_reg_base.h	440;"	d
VELOCITY_CUSTOM	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	203;"	d
VELOCITY_CUSTOM	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	284;"	d
VELOCITY_CUSTOM	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	203;"	d
VELOCITY_CUSTOM	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	284;"	d
VENCPLL	mach/mt6795/include/mach/mt_clkmgr.h	/^    VENCPLL    = 6,$/;"	e	enum:__anon62
VENCPLL_CON0	mach/mt6795/include/mach/mt_clkmgr.h	65;"	d
VENCPLL_CON1	mach/mt6795/include/mach/mt_clkmgr.h	66;"	d
VENCPLL_DEF_FREQ	mach/mt6795/mt_freqhopping.c	70;"	d	file:
VENCPLL_PWR_CON0	mach/mt6795/include/mach/mt_clkmgr.h	67;"	d
VENC_BASE	mach/mt6795/include/mach/mt_reg_base.h	494;"	d
VENC_CG	mach/mt6795/mt_clkmgr.c	3369;"	d	file:
VENC_CG	mach/mt6795/mt_clkmgr_64.c	3045;"	d	file:
VENC_CG_CLR	mach/mt6795/include/mach/mt_clkmgr.h	169;"	d
VENC_CG_CON	mach/mt6795/include/mach/mt_clkmgr.h	167;"	d
VENC_CG_SET	mach/mt6795/include/mach/mt_clkmgr.h	168;"	d
VENC_CLK_CG_CTRL	mach/mt6795/include/mach/mt_dcm.h	231;"	d
VENC_CLK_CG_CTRL	mach/mt6795/include/mach/mt_dcm.h	421;"	d
VENC_CLK_DCM_CTRL	mach/mt6795/include/mach/mt_dcm.h	232;"	d
VENC_CLK_DCM_CTRL	mach/mt6795/include/mach/mt_dcm.h	422;"	d
VENC_GCON_BASE	mach/mt6795/include/mach/mt_reg_base.h	488;"	d
VEN_PWR_STA_MASK	mach/mt6795/mt_spm_mtcmos.c	938;"	d	file:
VEN_PWR_STA_MASK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	50;"	d	file:
VEN_SRAM_ACK	mach/mt6795/mt_spm_mtcmos.c	968;"	d	file:
VEN_SRAM_ACK	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	72;"	d	file:
VERBOSE_DEBUG	mach/mt6795/include/mach/mt_freqhopping.h	14;"	d
VERIFY_LENGTH	masp/asf/asf_inc/sec_sign_header.h	13;"	d
VERIFY_OFFSET	masp/asf/asf_inc/sec_sign_header.h	12;"	d
VER_2G_STR	eemcs/eemcs_boot.h	192;"	d
VER_3G_STR	eemcs/eemcs_boot.h	193;"	d
VER_INVALID_STR	eemcs/eemcs_boot.h	199;"	d
VER_LTG_STR	eemcs/eemcs_boot.h	196;"	d
VER_LWG_STR	eemcs/eemcs_boot.h	197;"	d
VER_SGLTE_STR	eemcs/eemcs_boot.h	198;"	d
VER_TG_STR	eemcs/eemcs_boot.h	195;"	d
VER_WG_STR	eemcs/eemcs_boot.h	194;"	d
VFF_4G_DRAM_SUPPORT	uart/mt6795/platform_uart.h	402;"	d
VFF_ADDR	uart/mt6795/platform_uart.h	392;"	d
VFF_BASE_CH	uart/mt6795/platform_uart.h	384;"	d
VFF_BASE_CH_S	uart/mt6795/platform_uart.h	383;"	d
VFF_DEBUG_STATUS	uart/mt6795/platform_uart.h	401;"	d
VFF_EN	uart/mt6795/platform_uart.h	388;"	d
VFF_EN_B	uart/mt6795/platform_uart.h	420;"	d
VFF_FLUSH	uart/mt6795/platform_uart.h	391;"	d
VFF_FLUSH_B	uart/mt6795/platform_uart.h	425;"	d
VFF_FLUSH_CLR_B	uart/mt6795/platform_uart.h	426;"	d
VFF_HARD_RST_B	uart/mt6795/platform_uart.h	418;"	d
VFF_INT_BUF_SIZE	uart/mt6795/platform_uart.h	398;"	d
VFF_INT_EN	uart/mt6795/platform_uart.h	387;"	d
VFF_INT_EN_CLR_B	uart/mt6795/platform_uart.h	415;"	d
VFF_INT_FLAG	uart/mt6795/platform_uart.h	386;"	d
VFF_INT_FLAG_CLR_B	uart/mt6795/platform_uart.h	410;"	d
VFF_LEFT_SIZE	uart/mt6795/platform_uart.h	400;"	d
VFF_LEN	uart/mt6795/platform_uart.h	393;"	d
VFF_RPT	uart/mt6795/platform_uart.h	396;"	d
VFF_RST	uart/mt6795/platform_uart.h	389;"	d
VFF_RX_INT_EN0_B	uart/mt6795/platform_uart.h	412;"	d
VFF_RX_INT_EN1_B	uart/mt6795/platform_uart.h	413;"	d
VFF_RX_INT_FLAG0_B	uart/mt6795/platform_uart.h	407;"	d
VFF_RX_INT_FLAG1_B	uart/mt6795/platform_uart.h	408;"	d
VFF_RX_THRE	uart/mt6795/platform_uart.h	429;"	d
VFF_STOP	uart/mt6795/platform_uart.h	390;"	d
VFF_STOP_B	uart/mt6795/platform_uart.h	422;"	d
VFF_STOP_CLR_B	uart/mt6795/platform_uart.h	423;"	d
VFF_THRE	uart/mt6795/platform_uart.h	394;"	d
VFF_TX_INT_EN_B	uart/mt6795/platform_uart.h	414;"	d
VFF_TX_INT_FLAG0_B	uart/mt6795/platform_uart.h	409;"	d
VFF_TX_THRE	uart/mt6795/platform_uart.h	428;"	d
VFF_VALID_SIZE	uart/mt6795/platform_uart.h	399;"	d
VFF_VPORT_BASE	uart/mt6795/platform_uart.h	403;"	d
VFF_VPORT_CH	uart/mt6795/platform_uart.h	404;"	d
VFF_WARM_RST_B	uart/mt6795/platform_uart.h	417;"	d
VFF_WPT	uart/mt6795/platform_uart.h	395;"	d
VFF_W_INT_BUF_SIZE	uart/mt6795/platform_uart.h	397;"	d
VFIFO_INIT_RX	uart/uart.c	109;"	d	file:
VFIFO_INIT_RX	uart/uart.c	88;"	d	file:
VFIFO_INIT_TX	uart/uart.c	114;"	d	file:
VFIFO_INIT_TX	uart/uart.c	92;"	d	file:
VF_ALERT	mach/mt6795/include/mach/dma.h	/^    VF_ALERT,             \/* only valid for virtual FIFO *\/$/;"	e	enum:__anon183
VF_EMPTY	mach/mt6795/include/mach/dma.h	/^    VF_EMPTY,             \/* only valid for virtual FIFO *\/$/;"	e	enum:__anon183
VF_FFCNT	mach/mt6795/include/mach/dma.h	/^    VF_FFCNT,             \/* only valid for virtual FIFO *\/$/;"	e	enum:__anon183
VF_FULL	mach/mt6795/include/mach/dma.h	/^    VF_FULL,              \/* only valid for virtual FIFO *\/$/;"	e	enum:__anon183
VF_PORT	mach/mt6795/include/mach/dma.h	/^    VF_PORT$/;"	e	enum:__anon183
VF_READPTR	mach/mt6795/include/mach/dma.h	/^    VF_READPTR,           \/* only valid for virtual FIFO *\/$/;"	e	enum:__anon183
VF_WRITEPTR	mach/mt6795/include/mach/dma.h	/^    VF_WRITEPTR,          \/* only valid for virtual FIFO *\/$/;"	e	enum:__anon183
VIRT_PPI	mach/mt6795/ca53_timer.c	/^	VIRT_PPI,$/;"	e	enum:ppi_nr	file:
VIR_CHR_DEV_NUM	dual_ccci/include/ccci_cfg.h	37;"	d
VLD2_BASE	mach/mt6795/include/mach/mt_reg_base.h	470;"	d
VLD_BASE	mach/mt6795/include/mach/mt_reg_base.h	443;"	d
VLD_TOP_BASE	mach/mt6795/include/mach/mt_reg_base.h	446;"	d
VMALLOC_END	mach/mt6795/include/mach/vmalloc.h	12;"	d
VMALLOC_OFFSET	mach/mt6795/include/mach/vmalloc.h	10;"	d
VMALLOC_START	mach/mt6795/include/mach/vmalloc.h	11;"	d
VMAX	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int VMAX;$/;"	m	struct:__anon97
VMAX	mach/mt6795/mt_ptp.c	/^	unsigned int VMAX;$/;"	m	struct:ptp_det	file:
VMAX	mach/mt6795/mt_ptp_64.c	/^	unsigned int VMAX;$/;"	m	struct:ptp_det	file:
VMAX_VAL	mach/mt6795/mt_ptp.c	2344;"	d	file:
VMAX_VAL	mach/mt6795/mt_ptp_64.c	2441;"	d	file:
VMIN	mach/mt6795/include/mach/mt_ptp.h	/^    unsigned int VMIN;$/;"	m	struct:__anon97
VMIN	mach/mt6795/mt_ptp.c	/^	unsigned int VMIN;$/;"	m	struct:ptp_det	file:
VMIN	mach/mt6795/mt_ptp_64.c	/^	unsigned int VMIN;$/;"	m	struct:ptp_det	file:
VMIN_VAL	mach/mt6795/mt_ptp.c	2345;"	d	file:
VMIN_VAL	mach/mt6795/mt_ptp_64.c	2442;"	d	file:
VMIN_VAL_GPU	mach/mt6795/mt_ptp.c	2346;"	d	file:
VMIN_VAL_GPU	mach/mt6795/mt_ptp_64.c	2443;"	d	file:
VOID	mach/mt6795/include/mach/mt_typedefs.h	/^typedef void            VOID;$/;"	t
VOLT_TO_EXTBUCK_VAL	mach/mt6795/mt_cpufreq.c	372;"	d	file:
VOLT_TO_EXTBUCK_VAL	mach/mt6795/mt_cpufreq_64.c	367;"	d	file:
VOLT_TO_PMIC_VAL	mach/mt6795/mt_cpufreq.c	369;"	d	file:
VOLT_TO_PMIC_VAL	mach/mt6795/mt_cpufreq_64.c	364;"	d	file:
VOL_0200	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0200 = 200,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0220	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0220 = 220,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0240	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0240 = 240,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0260	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0260 = 260,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0280	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0280 = 280,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0300	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0300 = 300,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0320	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0320 = 320,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0340	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0340 = 340,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0360	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0360 = 360,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0380	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0380 = 380,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0400	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0400 = 400,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0420	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0420 = 420,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0440	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0440 = 440,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0460	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0460 = 460,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0480	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0480 = 480,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0500	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0500 = 500,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0520	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0520 = 520,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0540	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0540 = 540,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0560	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0560 = 560,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0580	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0580 = 580,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0600	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0600 = 600,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0620	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0620 = 620,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0640	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0640 = 640,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0660	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0660 = 660,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0680	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0680 = 680,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0700	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0700 = 700,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0720	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0720 = 720,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0740	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0740 = 740,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0760	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0760 = 760,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0780	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0780 = 780,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0800	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0800 = 800,        $/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0900	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0900 = 900,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_0950	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_0950 = 950,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1000	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1000 = 1000,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1050	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1050 = 1050,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1100	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1100 = 1100,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1150	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1150 = 1150,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1200	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1200 = 1200,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1220	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1220 = 1220,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1250	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1250 = 1250,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1300	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1300 = 1300,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1350	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1350 = 1350,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1360	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1360 = 1360,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1400	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1400 = 1400,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1450	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1450 = 1450,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1500	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1500 = 1500,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1550	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1550 = 1550,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1600	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1600 = 1600,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1650	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1650 = 1650,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1700	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1700 = 1700,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1750	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1750 = 1750,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1800	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1800 = 1800,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1850	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1850 = 1850,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1860	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1860 = 1860,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1900	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1900 = 1900,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_1950	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_1950 = 1950,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2000	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2000 = 2000,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2050	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2050 = 2050,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2100	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2100 = 2100,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2150	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2150 = 2150,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2200	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2200 = 2200,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2250	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2250 = 2250,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2300	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2300 = 2300,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2350	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2350 = 2350,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2400	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2400 = 2400,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2450	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2450 = 2450,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2500	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2500 = 2500,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2550	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2550 = 2550,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2600	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2600 = 2600,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2650	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2650 = 2650,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2700	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2700 = 2700,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2750	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2750 = 2750,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2760	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2760 = 2760,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2800	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2800 = 2800,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2850	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2850 = 2850,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2900	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2900 = 2900,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_2950	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_2950 = 2950,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_3000	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_3000 = 3000,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_3050	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_3050 = 3050,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_3100	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_3100 = 3100,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_3150	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_3150 = 3150,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_3200	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_3200 = 3200,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_3250	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_3250 = 3250,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_3300	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_3300 = 3300,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_3350	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_3350 = 3350,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_3400	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_3400 = 3400,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_3450	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_3450 = 3450,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_3500	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_3500 = 3500,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_3550	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_3550 = 3550,$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_3600	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_3600 = 3600$/;"	e	enum:MT65XX_POWER_VOL_TAG
VOL_DEFAULT	mach/mt6795/include/mach/mt_pm_ldo.h	/^    VOL_DEFAULT, $/;"	e	enum:MT65XX_POWER_VOL_TAG
VP6_BASE	mach/mt6795/include/mach/mt_reg_base.h	467;"	d
VP8_VLD_BASE	mach/mt6795/include/mach/mt_reg_base.h	464;"	d
VPROC_MAX	mach/mt6795/mt_ptp_64.c	5092;"	d	file:
VSIM_1_2V	dual_ccci/ccci_pmic.c	/^    VSIM_1_2V$/;"	e	enum:__anon354	file:
VSIM_1_3V	dual_ccci/ccci_pmic.c	/^    VSIM_1_3V = 0,$/;"	e	enum:__anon354	file:
VSIM_1_5V	dual_ccci/ccci_pmic.c	/^    VSIM_1_5V,$/;"	e	enum:__anon354	file:
VSIM_1_8V	dual_ccci/ccci_pmic.c	/^    VSIM_1_8V,$/;"	e	enum:__anon354	file:
VSIM_2_5V	dual_ccci/ccci_pmic.c	/^    VSIM_2_5V,$/;"	e	enum:__anon354	file:
VSIM_2_8V	dual_ccci/ccci_pmic.c	/^    VSIM_2_8V,$/;"	e	enum:__anon354	file:
VSIM_3_0V	dual_ccci/ccci_pmic.c	/^    VSIM_3_0V,$/;"	e	enum:__anon354	file:
VSIM_3_3V	dual_ccci/ccci_pmic.c	/^    VSIM_3_3V,$/;"	e	enum:__anon354	file:
VSIZE	mach/mt6795/mt_spower_data.h	6;"	d
VT_FNUM_0	mach/mt6795/camera_fdvt.c	145;"	d	file:
VT_FNUM_1	mach/mt6795/camera_fdvt.c	146;"	d	file:
VT_FNUM_2	mach/mt6795/camera_fdvt.c	147;"	d	file:
VT_FNUM_3	mach/mt6795/camera_fdvt.c	148;"	d	file:
V_0PERCENT_TRACKING	mach/mt6795/hiau_ml/power/cust_charging.h	49;"	d
V_0PERCENT_TRACKING	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	49;"	d
V_100PERCENT_TRACKING	mach/mt6795/hiau_ml/power/cust_charging.h	50;"	d
V_100PERCENT_TRACKING	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	50;"	d
V_CC2TOPOFF_THRES	mach/mt6795/hiau_ml/power/cust_charging.h	16;"	d
V_CC2TOPOFF_THRES	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	16;"	d
V_CHARGER_ENABLE	mach/mt6795/hiau_ml/power/cust_charging.h	42;"	d
V_CHARGER_ENABLE	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	42;"	d
V_CHARGER_MAX	mach/mt6795/hiau_ml/power/cust_charging.h	43;"	d
V_CHARGER_MAX	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	43;"	d
V_CHARGER_MIN	mach/mt6795/hiau_ml/power/cust_charging.h	44;"	d
V_CHARGER_MIN	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	44;"	d
V_PRE2CC_THRES	mach/mt6795/hiau_ml/power/cust_charging.h	15;"	d
V_PRE2CC_THRES	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	15;"	d
Val	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int Val;    $/;"	m	struct:__anon199
Vd	mach/mt6795/camera_isp.c	/^    MUINT32     Vd;$/;"	m	struct:__anon48	file:
Virtuality	mach/mt6795/include/mach/m4u.h	/^	unsigned int Virtuality;						   $/;"	m	struct:_M4U_PORT
WAIT_TIMEOUT	eemcs/lte_dev_test.c	102;"	d	file:
WAIT_UART_ACK_TIMES	uart/mt6795/platform_uart.h	41;"	d
WAKE_SRC_CFG_KEY	mach/mt6795/include/mach/mt_sleep.h	34;"	d
WCNT	mach/mt6795/include/mach/camera_isp.h	/^        unsigned int WCNT                      : 4;$/;"	m	struct:_CQ_RTBC_FBC_::__anon223
WCR0	mach/mt6795/include/mach/mt_dbg_v71.h	54;"	d
WDT_DEBUG_VERBOSE	aee/common/wdt-handler.c	26;"	d	file:
WDT_HW_REBOOT	aee/common/reboot-reason.c	29;"	d	file:
WDT_LOG_DEFAULT_SIZE	aee/common/wdt-atf.c	41;"	d	file:
WDT_LOG_DEFAULT_SIZE	aee/common/wdt-handler.c	54;"	d	file:
WDT_LOG_LEN	aee/ipanic/ipanic.h	192;"	d
WDT_MD_LENGTH	eccci/mt6795/cldma_platform.h	8;"	d
WDT_MD_MODE	eccci/mt6795/cldma_platform.h	7;"	d
WDT_MD_MODE_KEY	eccci/mt6795/cldma_platform.h	12;"	d
WDT_MD_RESTART	eccci/mt6795/cldma_platform.h	9;"	d
WDT_MD_STA	eccci/mt6795/cldma_platform.h	10;"	d
WDT_MD_SWRST	eccci/mt6795/cldma_platform.h	11;"	d
WDT_NORMAL_BOOT	aee/common/reboot-reason.c	28;"	d	file:
WDT_PERCPU_LOG_SIZE	aee/common/wdt-atf.c	40;"	d	file:
WDT_PERCPU_LOG_SIZE	aee/common/wdt-handler.c	53;"	d	file:
WDT_SAVE_STACK_SIZE	aee/common/wdt-atf.c	42;"	d	file:
WDT_SAVE_STACK_SIZE	aee/common/wdt-handler.c	55;"	d	file:
WDT_SW_REBOOT	aee/common/reboot-reason.c	30;"	d	file:
WFAR	mach/mt6795/include/mach/mt_dbg_v71.h	48;"	d
WHISR_INT_MASK	eemcs/lte_hif_sdio.h	22;"	d
WMT_CCCI_DBG_FUNC	wmt_ccci/wmt_cfg_parser.h	50;"	d
WMT_CCCI_ERR_FUNC	wmt_ccci/wmt_cfg_parser.h	49;"	d
WMT_CCCI_INFO_FUNC	wmt_ccci/wmt_cfg_parser.h	47;"	d
WMT_CCCI_LOG_DBG	wmt_ccci/wmt_cfg_parser.h	39;"	d
WMT_CCCI_LOG_ERR	wmt_ccci/wmt_cfg_parser.h	42;"	d
WMT_CCCI_LOG_INFO	wmt_ccci/wmt_cfg_parser.h	40;"	d
WMT_CCCI_LOG_LOUD	wmt_ccci/wmt_cfg_parser.h	38;"	d
WMT_CCCI_LOG_WARN	wmt_ccci/wmt_cfg_parser.h	41;"	d
WMT_CCCI_LOUD_FUNC	wmt_ccci/wmt_cfg_parser.h	46;"	d
WMT_CCCI_WARN_FUNC	wmt_ccci/wmt_cfg_parser.h	48;"	d
WMT_CFG_FILE	wmt_ccci/wmt_cfg_parser.h	58;"	d
WMT_CFG_FILE_PREFIX	wmt_ccci/wmt_cfg_parser.h	59;"	d
WMT_CONF_FILE	wmt_ccci/wmt_cfg_parser.h	/^} WMT_CONF_FILE, *P_WMT_CONF_FILE;$/;"	t	typeref:struct:_WMT_CONF_FILE_
WMT_PARSER_CONF_FOR_CCCI	wmt_ccci/wmt_cfg_parser.h	/^} WMT_PARSER_CONF_FOR_CCCI, *P_WMT_PARSER_CONF_FOR_CCCI;$/;"	t	typeref:struct:_WMT_PARSER_CONF_FOR_CCCI_
WORD	mach/mt6795/include/mach/kdump_sdhc.h	/^typedef unsigned short WORD ; $/;"	t
WORD_ADDR	mach/mt6795/swsusp.S	/^#define WORD_ADDR(x) \\$/;"	d
WORK_RESP_RX_DATA_ERROR	eemcs/lte_hif_sdio.h	/^	WORK_RESP_RX_DATA_ERROR = 0x1000000 , $/;"	e	enum:_SDIO_TXRXWORK_RESP
WORK_RESP_RX_NOT_COMPLETE	eemcs/lte_hif_sdio.h	/^	WORK_RESP_RX_NOT_COMPLETE = 0x40000 , $/;"	e	enum:_SDIO_TXRXWORK_RESP
WORK_RESP_RX_NO_PHYCICAL_BUF	eemcs/lte_hif_sdio.h	/^        WORK_RESP_RX_NO_PHYCICAL_BUF = 0x80000 ,$/;"	e	enum:_SDIO_TXRXWORK_RESP
WORK_RESP_RX_RECV_PKT	eemcs/lte_hif_sdio.h	/^    WORK_RESP_RX_RECV_PKT = 0x10000, $/;"	e	enum:_SDIO_TXRXWORK_RESP
WORK_RESP_TX_DATA_ERROR	eemcs/lte_hif_sdio.h	/^	WORK_RESP_TX_DATA_ERROR = 0x100 , $/;"	e	enum:_SDIO_TXRXWORK_RESP
WORK_RESP_TX_NOT_COMPLETE	eemcs/lte_hif_sdio.h	/^	WORK_RESP_TX_NOT_COMPLETE = 0x4 , $/;"	e	enum:_SDIO_TXRXWORK_RESP
WORK_RESP_TX_NO_ACTION	eemcs/lte_hif_sdio.h	/^	WORK_RESP_TX_NO_ACTION = 0x2 , $/;"	e	enum:_SDIO_TXRXWORK_RESP
WORK_RESP_TX_NO_RESOURCE	eemcs/lte_hif_sdio.h	/^	WORK_RESP_TX_NO_RESOURCE = 0x10 , $/;"	e	enum:_SDIO_TXRXWORK_RESP
WORK_RESP_TX_SENT_PKT	eemcs/lte_hif_sdio.h	/^	WORK_RESP_TX_SENT_PKT = 0x1 , $/;"	e	enum:_SDIO_TXRXWORK_RESP
WORK_STATE_IDLE	eemcs/lte_hif_sdio.h	/^	WORK_STATE_IDLE = 0x0 , $/;"	e	enum:_SDIO_TXRXWORK_STATE
WORK_STATE_RUNNING	eemcs/lte_hif_sdio.h	/^	WORK_STATE_RUNNING = 0x1 , $/;"	e	enum:_SDIO_TXRXWORK_STATE
WP_BOTH_READ_WRITE	mach/mt6795/include/mach/emi_mpu.h	108;"	d
WP_EN	mach/mt6795/hw_watchpoint.c	33;"	d	file:
WP_EVENT_TYPE_ALL	mach/mt6795/include/mach/hw_watchpoint.h	18;"	d
WP_EVENT_TYPE_READ	mach/mt6795/include/mach/hw_watchpoint.h	16;"	d
WP_EVENT_TYPE_WRITE	mach/mt6795/include/mach/hw_watchpoint.h	17;"	d
WQ_LOG_LEN	aee/ipanic/ipanic.h	193;"	d
WRITE_FILE_DIRECT	mach/mt6795/include/mach/kdump_sdhc.h	/^    WRITE_FILE_DIRECT = 0,$/;"	e	enum:__anon174
WRITE_REGISTER_UINT16	mach/mt6795/include/mach/mt_typedefs.h	139;"	d
WRITE_REGISTER_UINT32	mach/mt6795/include/mach/mt_typedefs.h	133;"	d
WRITE_REGISTER_UINT8	mach/mt6795/include/mach/mt_typedefs.h	145;"	d
WR_NONE	mach/mt6795/include/mach/mt_spm.h	/^	WR_NONE			= 0,$/;"	e	enum:__anon76
WR_NONE	mach/mt6795/include/mach/mt_spm_cpu.h	/^	WR_NONE			= 0,$/;"	e	enum:__anon141
WR_PCM_ASSERT	mach/mt6795/include/mach/mt_spm.h	/^	WR_PCM_ASSERT		= 2,$/;"	e	enum:__anon76
WR_PCM_ASSERT	mach/mt6795/include/mach/mt_spm_cpu.h	/^	WR_PCM_ASSERT		= 2,$/;"	e	enum:__anon141
WR_PCM_TIMER	mach/mt6795/include/mach/mt_spm.h	/^	WR_PCM_TIMER		= 3,$/;"	e	enum:__anon76
WR_PCM_TIMER	mach/mt6795/include/mach/mt_spm_cpu.h	/^	WR_PCM_TIMER		= 3,$/;"	e	enum:__anon141
WR_UART_BUSY	mach/mt6795/include/mach/mt_spm.h	/^	WR_UART_BUSY		= 1,$/;"	e	enum:__anon76
WR_UART_BUSY	mach/mt6795/include/mach/mt_spm_cpu.h	/^	WR_UART_BUSY		= 1,$/;"	e	enum:__anon141
WR_UNKNOWN	mach/mt6795/include/mach/mt_spm.h	/^	WR_UNKNOWN		= 5,$/;"	e	enum:__anon76
WR_UNKNOWN	mach/mt6795/include/mach/mt_spm_cpu.h	/^	WR_UNKNOWN		= 5,$/;"	e	enum:__anon141
WR_WAKE_SRC	mach/mt6795/include/mach/mt_spm.h	/^	WR_WAKE_SRC		= 4,$/;"	e	enum:__anon76
WR_WAKE_SRC	mach/mt6795/include/mach/mt_spm_cpu.h	/^	WR_WAKE_SRC		= 4,$/;"	e	enum:__anon141
WVR0	mach/mt6795/include/mach/mt_dbg_v71.h	53;"	d
W_DRV_OWN_STATUS	eemcs/lte_hif_sdio.h	376;"	d
W_FUNC_RDY	eemcs/lte_hif_sdio.h	393;"	d
W_FW_OWN_REQ_CLR	eemcs/lte_hif_sdio.h	377;"	d
W_FW_OWN_REQ_SET	eemcs/lte_hif_sdio.h	375;"	d
W_INT_CLR_CTRL	eemcs/lte_hif_sdio.h	389;"	d
W_INT_EN_CLR	eemcs/lte_hif_sdio.h	374;"	d
W_INT_EN_SET	eemcs/lte_hif_sdio.h	373;"	d
WaitQHeadList	mach/mt6795/camera_isp.c	/^    volatile wait_queue_head_t      WaitQHeadList[SUPPORT_MAX_IRQ];$/;"	m	struct:__anon49	file:
WaitQIdx	mach/mt6795/camera_isp.c	/^    MINT8               WaitQIdx[ISP_IRQ_TYPE_AMOUNT*32]; $/;"	m	struct:__anon47	file:
WaitQMask	mach/mt6795/camera_isp.c	/^    MUINT32             WaitQMask[ISP_IRQ_TYPE_AMOUNT];$/;"	m	struct:__anon47	file:
WaitQueueHead	mach/mt6795/camera_isp.c	/^    wait_queue_head_t               WaitQueueHead;$/;"	m	struct:__anon49	file:
WaitQueueHead	mach/mt6795/include/mach/camera_sysram_imp.h	/^    wait_queue_head_t       WaitQueueHead;$/;"	m	struct:__anon123
WaitQueueHead_EDBuf_WaitDeque	mach/mt6795/camera_isp.c	/^static volatile wait_queue_head_t WaitQueueHead_EDBuf_WaitDeque;$/;"	v	file:
WaitQueueHead_EDBuf_WaitFrame	mach/mt6795/camera_isp.c	/^static volatile wait_queue_head_t WaitQueueHead_EDBuf_WaitFrame;$/;"	v	file:
WorkQueueExpdone	mach/mt6795/camera_isp.c	/^    MUINT32     WorkQueueExpdone;$/;"	m	struct:__anon48	file:
WorkQueueVd	mach/mt6795/camera_isp.c	/^    MUINT32     WorkQueueVd;$/;"	m	struct:__anon48	file:
Write	mach/mt6795/camera_isp.c	/^    ISP_BUF_STRUCT      Write[ISP_BUF_WRITE_AMOUNT];$/;"	m	struct:__anon45	file:
WriteEnable	mach/mt6795/camera_isp.c	/^    atomic_t            WriteEnable;$/;"	m	struct:__anon46	file:
XBARREG	mach/mt6795/mt_cci400.c	12;"	d	file:
XBOOT_CMD	eemcs/eemcs_boot.h	/^} XBOOT_CMD_STATUS, XBOOT_CMD;$/;"	t	typeref:struct:XBOOT_CMD_st
XBOOT_CMD_BUFSIZE	eemcs/eemcs_boot.h	/^} XBOOT_CMD_BUFSIZE;$/;"	t	typeref:struct:Xboot_CMD_BufSize_st
XBOOT_CMD_GETBIN	eemcs/eemcs_boot.h	/^} XBOOT_CMD_GETBIN;$/;"	t	typeref:struct:XBOOT_CMD_GETBIN_st
XBOOT_CMD_GETBIN_st	eemcs/eemcs_boot.h	/^typedef struct XBOOT_CMD_GETBIN_st {$/;"	s
XBOOT_CMD_ID	eemcs/eemcs_boot.h	/^} XBOOT_CMD_ID;$/;"	t	typeref:enum:XBOOT_CMD_ID_e
XBOOT_CMD_ID_e	eemcs/eemcs_boot.h	/^typedef enum XBOOT_CMD_ID_e {$/;"	g
XBOOT_CMD_PRINT	eemcs/eemcs_boot.h	/^} XBOOT_CMD_PRINT;$/;"	t	typeref:struct:XBOOT_CMD_PRINT_st
XBOOT_CMD_PRINT_st	eemcs/eemcs_boot.h	/^typedef struct XBOOT_CMD_PRINT_st {$/;"	s
XBOOT_CMD_STATUS	eemcs/eemcs_boot.h	/^} XBOOT_CMD_STATUS, XBOOT_CMD;$/;"	t	typeref:struct:XBOOT_CMD_st
XBOOT_CMD_st	eemcs/eemcs_boot.h	/^typedef struct XBOOT_CMD_st {$/;"	s
XBOOT_ERROR	eemcs/eemcs_boot.h	/^    XBOOT_ERROR = 0x1000,$/;"	e	enum:XBOOT_STATUS_e
XBOOT_OK	eemcs/eemcs_boot.h	/^    XBOOT_OK,$/;"	e	enum:XBOOT_STATUS_e
XBOOT_STAGE_BL	eemcs/eemcs_boot.h	/^    XBOOT_STAGE_BL,$/;"	e	enum:XBOOT_STATUS_e
XBOOT_STAGE_BL_EXT	eemcs/eemcs_boot.h	/^    XBOOT_STAGE_BL_EXT,$/;"	e	enum:XBOOT_STATUS_e
XBOOT_STAGE_BROM	eemcs/eemcs_boot.h	/^    XBOOT_STAGE_BROM,$/;"	e	enum:XBOOT_STATUS_e
XBOOT_STAGE_BROM_MAUI	eemcs/eemcs_boot.h	/^    XBOOT_STAGE_BROM_MAUI,    $/;"	e	enum:XBOOT_STATUS_e
XBOOT_STATUS	eemcs/eemcs_boot.h	/^} XBOOT_STATUS;$/;"	t	typeref:enum:XBOOT_STATUS_e
XBOOT_STATUS_e	eemcs/eemcs_boot.h	/^typedef enum XBOOT_STATUS_e {$/;"	g
XB_STATUS_END	eemcs/eemcs_boot.h	/^    XB_STATUS_END = 0x0fffffff,$/;"	e	enum:XBOOT_STATUS_e
XOR	mach/mt6795/include/mach/mt_typedefs.h	86;"	d
XTIME	masp/asf/core/alg_aes_so.c	147;"	d	file:
XXXX	mach/mt6795/mt_golden_setting.c	501;"	d	file:
XXXX	mach/mt6795/mt_golden_setting.c	540;"	d	file:
X_CON_SCE	mach/mt6795/include/mach/emi_bwl.h	71;"	d
X_CON_SCE	mach/mt6795/include/mach/emi_bwl.h	73;"	d
X_CON_SCE	mach/mt6795/include/mach/mt_emi_bwl.h	32;"	d
X_CON_SCE	mach/mt6795/include/mach/mt_emi_bwl.h	34;"	d
X_DEFINE_IRQ	mach/mt6795/include/mach/mt_irq.h	32;"	d
X_DEFINE_IRQ	mach/mt6795/include/mach/mt_irq.h	37;"	d
X_IPC_MODULE_CONF	dual_ccci/include/ccci_ipc_task_ID.h	7;"	d
X_IPC_MODULE_CONF	dual_ccci/include/ccci_ipc_task_ID.h	9;"	d
X_IPC_MODULE_CONF	eccci/ccci_ipc_task_ID.h	4;"	d
X_IPC_MODULE_CONF	eccci/ccci_ipc_task_ID.h	6;"	d
X_IPC_MODULE_CONF	eemcs/eemcs_ipc_task_ID.h	7;"	d
X_IPC_MODULE_CONF	eemcs/eemcs_ipc_task_ID.h	9;"	d
X_ms	mach/mt6795/fliper/fliper.c	26;"	d	file:
Xboot_CMD_BufSize_st	eemcs/eemcs_boot.h	/^typedef struct Xboot_CMD_BufSize_st {$/;"	s
YAFFS_IMG	masp/asf/asf_inc/sec_cfg_common.h	/^    YAFFS_IMG                   = 0x08,$/;"	e	enum:__anon475
Y_steps	mach/mt6795/fliper/fliper.c	27;"	d	file:
_	mach/mt6795/mt_cpufreq.c	/^		} _[NR_PMIC_WRAP_CMD];$/;"	m	struct:pmic_wrap_setting::__anon36	typeref:struct:pmic_wrap_setting::__anon36::__anon37	file:
_	mach/mt6795/mt_cpufreq_64.c	/^		} _[NR_PMIC_WRAP_CMD];$/;"	m	struct:pmic_wrap_setting::__anon54	typeref:struct:pmic_wrap_setting::__anon54::__anon55	file:
_ATHIF_TEST_SET_ITEM	eemcs/lte_hif_sdio.h	/^typedef enum _ATHIF_TEST_SET_ITEM {$/;"	g
_AT_PKT_HEADER	eemcs/lte_dev_test_at.h	/^typedef struct _AT_PKT_HEADER {$/;"	s
_BATTERY_PROFILE_STRUC	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^typedef struct _BATTERY_PROFILE_STRUC$/;"	s
_BATTERY_PROFILE_STRUC	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^typedef struct _BATTERY_PROFILE_STRUC$/;"	s
_BIGNUM_EXPORT_H	masp/asf/asf_inc/bgn_export.h	2;"	d
_BIGNUM_INTERNAL_H	masp/asf/asf_inc/bgn_internal.h	2;"	d
_BITMASK_	mach/mt6795/mt_cpufreq.c	228;"	d	file:
_BITMASK_	mach/mt6795/mt_cpufreq_64.c	203;"	d	file:
_BITMASK_	mach/mt6795/mt_ptp_64.c	2466;"	d	file:
_BITS_	mach/mt6795/mt_cpufreq.c	227;"	d	file:
_BITS_	mach/mt6795/mt_cpufreq_64.c	202;"	d	file:
_BITS_	mach/mt6795/mt_ptp_64.c	2465;"	d	file:
_BIT_	mach/mt6795/mt_cpufreq.c	226;"	d	file:
_BIT_	mach/mt6795/mt_cpufreq_64.c	201;"	d	file:
_BIT_	mach/mt6795/mt_ptp_64.c	2464;"	d	file:
_BN_ASM_H	masp/asf/asf_inc/bgn_asm.h	2;"	d
_CAMSV	mach/mt6795/camera_isp.c	/^    _CAMSV      = 2,$/;"	e	enum:_eChannel	file:
_CAMSV_D	mach/mt6795/camera_isp.c	/^    _CAMSV_D    = 3,$/;"	e	enum:_eChannel	file:
_CAMSV_D_IRQ	mach/mt6795/camera_isp.c	/^    _CAMSV_D_IRQ    = 3,$/;"	e	enum:_eISPIrq	file:
_CAMSV_IRQ	mach/mt6795/camera_isp.c	/^    _CAMSV_IRQ      = 2,$/;"	e	enum:_eISPIrq	file:
_CCCCI_PLATFORM_H_	eccci/mt6795/ccci_platform.h	2;"	d
_CCCI_CDEV_STATE	eemcs/eemcs_char.h	/^typedef enum _CCCI_CDEV_STATE{$/;"	g
_CCCI_LOG_T	dual_ccci/include/ccci_layer.h	/^typedef struct _CCCI_LOG_T$/;"	s
_CHAR	wmt_ccci/wmt_cfg_parser.c	71;"	d	file:
_CIPHERHEADER_H	masp/asf/asf_inc/sec_cipher_header.h	2;"	d
_CIPHERIMG_H	masp/asf/asf_inc/sec_aes.h	2;"	d
_CMB_STUB_CB_	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^typedef struct _CMB_STUB_CB_ {$/;"	s
_CONN_MD_DMP_MSG_LOG_	conn_md/include/conn_md_dump.h	/^typedef struct _CONN_MD_DMP_MSG_LOG_ {$/;"	s
_CONN_MD_DMP_MSG_STR_	conn_md/include/conn_md_dump.h	/^typedef struct _CONN_MD_DMP_MSG_STR_ {$/;"	s
_CONN_MD_MSG_	conn_md/include/conn_md.h	/^typedef struct _CONN_MD_MSG_ {$/;"	s
_CONN_MD_QUEUE_	conn_md/include/conn_md.h	/^typedef struct _CONN_MD_QUEUE_ {$/;"	s
_CONN_MD_STRUCT_	conn_md/include/conn_md.h	/^typedef struct _CONN_MD_STRUCT_ {$/;"	s
_CONN_MD_USER_	conn_md/include/conn_md.h	/^typedef struct _CONN_MD_USER_ {$/;"	s
_CONN_MD_USER_LIST_	conn_md/include/conn_md.h	/^typedef struct _CONN_MD_USER_LIST_ {$/;"	s
_CONN_WDT_IRQ_BIT_ID	mach/mt6795/mt_cpuidle64.c	1326;"	d	file:
_CQ_RTBC_FBC_	mach/mt6795/include/mach/camera_isp.h	/^typedef volatile union _CQ_RTBC_FBC_$/;"	u
_CRYPTO_SEED_LEN	masp/mt6795/mach/hacc_mach.h	104;"	d
_CUST_BATTERY_METER_H	mach/mt6795/hiau_ml/power/cust_battery_meter.h	2;"	d
_CUST_BATTERY_METER_H	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter.h	2;"	d
_CUST_BATTERY_METER_TABLE_H	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	2;"	d
_CUST_BATTERY_METER_TABLE_H	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	2;"	d
_CUST_BAT_H_	mach/mt6795/hiau_ml/power/cust_charging.h	2;"	d
_CUST_BAT_H_	mach/mt6795/irmn6795_hiau_64/power/cust_charging.h	2;"	d
_CUST_LEDS_DEF_H	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	2;"	d
_CUST_LEDS_DEF_H	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	2;"	d
_CUST_LEDS_H	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.h	2;"	d
_CUST_LEDS_H	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.h	2;"	d
_CUST_PMIC_H_	mach/mt6795/hiau_ml/power/cust_pmic.h	2;"	d
_CUST_PMIC_H_	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	2;"	d
_CUST_SEC_H	masp/asf/asf_inc/sec_cust_struct.h	2;"	d
_CUST_SEC_INTER	masp/asf/asf_inc/sec_cust_struct.h	/^typedef struct _CUST_SEC_INTER$/;"	s
_ChannelMax	mach/mt6795/camera_isp.c	/^    _ChannelMax = 5,$/;"	e	enum:_eChannel	file:
_DBGAPB_CORE_OFFSET	mach/mt6795/mt_cpuidle64.c	89;"	d	file:
_DFO_BOOT_H_	mach/mt6795/include/mach/dfo_boot.h	2;"	d
_DUMMY_MAGIC_	mach/mt6795/camera_isp.c	2843;"	d	file:
_ECCMNI_SEQ_SUPPORT_	eemcs/eemcs_cfg.h	6;"	d
_EEMCS_BOOT_UT	eemcs/eemcs_cfg.h	44;"	d
_EEMCS_CHAR_H	eemcs/eemcs_char.h	2;"	d
_EEMCS_IPC_STATE	eemcs/eemcs_ipc.h	/^typedef enum _EEMCS_IPC_STATE{$/;"	g
_ENUM_DBG_MODULE_T	eemcs/eemcs_debug.h	/^typedef enum _ENUM_DBG_MODULE_T {$/;"	g
_EXTERNAL_CODEC_DRIVER_H_	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	42;"	d
_EXTERNAL_CODEC_DRIVER_H_	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	42;"	d
_FW_RCNT_CTRL	mach/mt6795/camera_isp.c	/^typedef struct _FW_RCNT_CTRL {$/;"	s	file:
_GET_BITS_VAL_	mach/mt6795/mt_cpufreq.c	229;"	d	file:
_GET_BITS_VAL_	mach/mt6795/mt_cpufreq_64.c	204;"	d	file:
_GET_BITS_VAL_	mach/mt6795/mt_ptp_64.c	2467;"	d	file:
_GPIO_CONST_H_	mach/mt6795/include/mach/gpio_const.h	2;"	d
_GT9XX_FIRMWARE_H_	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/gt9xx_firmware.h	14;"	d
_GT9XX_FIRMWARE_H_	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/gt9xx_firmware.h	14;"	d
_HOTPLUG	mach/mt6795/include/mach/hotplug.h	2;"	d
_INT	wmt_ccci/wmt_cfg_parser.c	79;"	d	file:
_INVALID_FRM_CNT_	mach/mt6795/camera_isp.c	2839;"	d	file:
_IRQ	mach/mt6795/camera_isp.c	/^    _IRQ            = 0,$/;"	e	enum:_eISPIrq	file:
_IRQ_D	mach/mt6795/camera_isp.c	/^    _IRQ_D          = 1,$/;"	e	enum:_eISPIrq	file:
_IRQ_MAX	mach/mt6795/camera_isp.c	/^    _IRQ_MAX        = 4,$/;"	e	enum:_eISPIrq	file:
_IS_DORMANT_SET	mach/mt6795/include/mach/mt_cpuidle.h	74;"	d
_KD_CAMERA_HW_H_	mach/mt6795/a53ml/camera/camera/kd_camera_hw.h	2;"	d
_KD_CAMERA_HW_H_	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.h	2;"	d
_KD_CAMERA_HW_H_	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.h	2;"	d
_KP_IRQ_BIT_ID	mach/mt6795/mt_cpuidle64.c	1325;"	d	file:
_LOG	aee/ipanic/dump-process.c	/^void _LOG(const char *fmt, ...)$/;"	f
_LOG_ADD	mach/mt6795/camera_isp.c	/^    _LOG_ADD = 2,$/;"	e	enum:_eLOG_OP	file:
_LOG_DBG	mach/mt6795/camera_isp.c	/^    _LOG_DBG = 0,   $/;"	e	enum:_eLOG_TYPE	file:
_LOG_ERR	mach/mt6795/camera_isp.c	/^    _LOG_ERR = 2,$/;"	e	enum:_eLOG_TYPE	file:
_LOG_GETCNT	mach/mt6795/camera_isp.c	/^    _LOG_GETCNT = 4,$/;"	e	enum:_eLOG_OP	file:
_LOG_INF	mach/mt6795/camera_isp.c	/^    _LOG_INF = 1,$/;"	e	enum:_eLOG_TYPE	file:
_LOG_INIT	mach/mt6795/camera_isp.c	/^    _LOG_INIT = 0,$/;"	e	enum:_eLOG_OP	file:
_LOG_MAX	mach/mt6795/camera_isp.c	/^    _LOG_MAX = 3,$/;"	e	enum:_eLOG_TYPE	file:
_LOG_OP_MAX	mach/mt6795/camera_isp.c	/^    _LOG_OP_MAX = 5$/;"	e	enum:_eLOG_OP	file:
_LOG_PRT	mach/mt6795/camera_isp.c	/^    _LOG_PRT = 3,$/;"	e	enum:_eLOG_OP	file:
_LOG_RST	mach/mt6795/camera_isp.c	/^    _LOG_RST = 1,$/;"	e	enum:_eLOG_OP	file:
_LOWBATTERY_IRQ_BIT_ID	mach/mt6795/mt_cpuidle64.c	1327;"	d	file:
_M4U_PORT	mach/mt6795/include/mach/m4u.h	/^typedef struct _M4U_PORT$/;"	s
_MAGIC_NUM_ERR_HANDLING_	mach/mt6795/include/mach/camera_isp.h	645;"	d
_MASK_OFFSET_1	mach/mt6795/include/mach/mt_typedefs.h	193;"	d
_MASK_OFFSET_16	mach/mt6795/include/mach/mt_typedefs.h	197;"	d
_MASK_OFFSET_2	mach/mt6795/include/mach/mt_typedefs.h	194;"	d
_MASK_OFFSET_32	mach/mt6795/include/mach/mt_typedefs.h	198;"	d
_MASK_OFFSET_4	mach/mt6795/include/mach/mt_typedefs.h	195;"	d
_MASK_OFFSET_8	mach/mt6795/include/mach/mt_typedefs.h	196;"	d
_MAX_FRM_CNT_	mach/mt6795/camera_isp.c	2840;"	d	file:
_MAX_SUPPORT_P2_BURSTQ_NUM_	mach/mt6795/camera_isp.c	562;"	d	file:
_MAX_SUPPORT_P2_FRAME_NUM_	mach/mt6795/camera_isp.c	561;"	d	file:
_MAX_SUPPORT_P2_PACKAGE_NUM_	mach/mt6795/camera_isp.c	564;"	d	file:
_MCUCFG_BASE	mach/mt6795/mt_cpuidle64.c	103;"	d	file:
_MCUCFG_BASE	mach/mt6795/mt_cpuidle64.c	115;"	d	file:
_MCUCFG_BASE	mach/mt6795/mt_cpuidle64.c	91;"	d	file:
_MD2_WDT_IRQ_BIT_ID	mach/mt6795/mt_cpuidle64.c	1328;"	d	file:
_MD_CALL_BACK_QUEUE	dual_ccci/include/ccci_md.h	/^typedef struct _MD_CALL_BACK_QUEUE {$/;"	s
_MD_WDT_IRQ_BIT_ID	mach/mt6795/mt_cpuidle64.c	1329;"	d	file:
_MT6320_PMIC_SW_H_	mach/mt6795/include/mach/pmic_mt6320_sw.h	2;"	d
_MT6323_PMIC_SW_H_	mach/mt6795/include/mach/pmic_mt6323_sw.h	22;"	d
_MT6325_PMIC_SW_H_	mach/mt6795/include/mach/pmic_mt6325_sw.h	2;"	d
_MT6329_PMIC_HW_BANK0_H_	mach/mt6795/include/mach/pmic_mt6329_hw.h	2;"	d
_MT6329_PMIC_HW_BANK1_H_	mach/mt6795/include/mach/pmic_mt6329_hw_bank1.h	2;"	d
_MT6329_PMIC_SW_BANK0_H_	mach/mt6795/include/mach/pmic_mt6329_sw.h	2;"	d
_MT6329_PMIC_SW_BANK1_H_	mach/mt6795/include/mach/pmic_mt6329_sw_bank1.h	2;"	d
_MT6331_6332_PMIC_SW_H_	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	2;"	d
_MT6333_SW_H_	mach/mt6795/include/mach/mt6333.h	21;"	d
_MT6589_THERMAL_H	mach/mt6795/include/mach/mt_thermal.h	3;"	d
_MTK_DEVICE_APC_H	mach/mt6795/include/mach/mt_device_apc.h	2;"	d
_MTK_KPD_H_	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	18;"	d
_MTK_KPD_H_	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	18;"	d
_MTK_MAU_H_	mach/mt6795/include/mach/mt_smi.h	2;"	d
_MTK_MDM_MONITOR_H	mach/mt6795/include/mach/mtk_mdm_monitor.h	2;"	d
_MTK_RTC_HAL_H_	mach/mt6795/include/mach/mtk_rtc_hal.h	18;"	d
_MTK_WCN_CMB_STUB_H_	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	10;"	d
_MT_CLKMGR_H	mach/mt6795/include/mach/mt_clkmgr.h	2;"	d
_MT_CPUXGPT_H_	mach/mt6795/include/mach/mt_cpuxgpt.h	2;"	d
_MT_CPUXGPT_H_	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	2;"	d
_MT_DCM_H	mach/mt6795/include/mach/mt_dcm.h	2;"	d
_MT_DORMANT_	mach/mt6795/include/mach/mt_dormant.h	2;"	d
_MT_EMIFREQ_H	mach/mt6795/include/mach/mt_emifreq.h	2;"	d
_MT_GPIO_AFFIX_H_	mach/mt6795/include/mach/mt_gpio_affix.h	2;"	d
_MT_GPIO_BASE_H_	mach/mt6795/include/mach/mt_gpio_base.h	2;"	d
_MT_GPIO_EXT_H_	mach/mt6795/include/mach/mt_gpio_ext.h	2;"	d
_MT_GPIO_FPGA_H_	mach/mt6795/include/mach/mt_gpio_fpga.h	2;"	d
_MT_GPT_H_	mach/mt6795/include/mach/mt_gpt.h	2;"	d
_MT_GPUFREQ_H	mach/mt6795/include/mach/mt_gpufreq.h	2;"	d
_MT_IDLE_H	mach/mt6795/include/mach/mt_idle.h	2;"	d
_MT_ISP_H	mach/mt6795/include/mach/camera_isp.h	2;"	d
_MT_ISP_H	mach/mt6795/include/mach/isp.h	2;"	d
_MT_PMIC_COMMON_H_	mach/mt6795/include/mach/upmu_common.h	2;"	d
_MT_PMIC_COMMON_SW_H_	mach/mt6795/include/mach/upmu_common_sw.h	2;"	d
_MT_PMIC_LDO_H_	mach/mt6795/include/mach/mt_pm_ldo.h	3;"	d
_MT_PMIC_UPMU_HW_H_	mach/mt6795/include/mach/upmu_hw.h	2;"	d
_MT_PMIC_UPMU_SW_H_	mach/mt6795/include/mach/upmu_sw.h	2;"	d
_MT_PM_COMMON_	mach/mt6795/include/mach/pm_common.h	2;"	d
_MT_POWER_GS_H	mach/mt6795/include/mach/mt_power_gs.h	2;"	d
_MT_PTP_	mach/mt6795/include/mach/mt_ptp.h	2;"	d
_MT_SECURE_API_H_	mach/mt6795/include/mach/mt_secure_api.h	3;"	d
_MT_SLEEP_	mach/mt6795/include/mach/mt_sleep.h	2;"	d
_MT_SPM_	mach/mt6795/include/mach/mt_spm.h	2;"	d
_MT_SPM_CPU	mach/mt6795/include/mach/mt_spm_cpu.h	2;"	d
_MT_SPM_IDLE_	mach/mt6795/include/mach/mt_spm_idle.h	2;"	d
_MT_SPM_MTCMOS_	mach/mt6795/include/mach/mt_spm_mtcmos.h	2;"	d
_MT_SPM_MTCMOS_INTERNAL_	mach/mt6795/include/mach/mt_spm_mtcmos_internal.h	2;"	d
_MT_SPM_MTCMOS_REG_	mach/mt6795/include/mach/mt_spm_reg.h	2;"	d
_MT_SPM_SLEEP_	mach/mt6795/include/mach/mt_spm_sleep.h	2;"	d
_MT_SYNC_WRITE_H	mach/mt6795/include/mach/sync_write.h	2;"	d
_MT_VCORE_DVFS_	mach/mt6795/include/mach/mt_vcore_dvfs.h	2;"	d
_MtdPart	masp/asf/asf_inc/sec_mtd_util.h	/^typedef struct _MtdPart $/;"	s
_MtdRCtx	masp/asf/asf_inc/sec_mtd.h	/^typedef struct _MtdRCtx $/;"	s
_PARTITION_H	mach/mt6795/include/mach/partition.h	2;"	d
_PASS1	mach/mt6795/camera_isp.c	/^    _PASS1      = 0,$/;"	e	enum:_eChannel	file:
_PASS1_D	mach/mt6795/camera_isp.c	/^    _PASS1_D    = 1,$/;"	e	enum:_eChannel	file:
_PASS2	mach/mt6795/camera_isp.c	/^    _PASS2      = 4,$/;"	e	enum:_eChannel	file:
_PMU_V7_H	mach/mt6795/include/mach/pmu_v7.h	2;"	d
_RSA_H	masp/asf/asf_inc/rsa_def.h	2;"	d
_RTC_MT_H_	mach/mt6795/hiau_ml/rtc/rtc-mt.h	18;"	d
_RTC_MT_H_	mach/mt6795/irmn6795_hiau_64/rtc/rtc-mt.h	18;"	d
_R_PROFILE_STRUC	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^typedef struct _R_PROFILE_STRUC$/;"	s
_R_PROFILE_STRUC	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^typedef struct _R_PROFILE_STRUC$/;"	s
_SBCHK_BASE_H	mach/mt6795/include/mach/sbchk_base.h	2;"	d
_SDIO_THREAD_STATE	eemcs/lte_dev_test.h	/^typedef enum _SDIO_THREAD_STATE {$/;"	g
_SDIO_TXRXWORK_RESP	eemcs/lte_hif_sdio.h	/^typedef enum _SDIO_TXRXWORK_RESP {$/;"	g
_SDIO_TXRXWORK_STATE	eemcs/lte_hif_sdio.h	/^typedef enum _SDIO_TXRXWORK_STATE {$/;"	g
_SEC_CIPHER_FORMAT_CORE_H	masp/asf/asf_inc/sec_cipherfmt_core.h	2;"	d
_SEC_CIPHER_IMG_HEADER	masp/asf/asf_inc/sec_cipher_header.h	/^typedef struct _SEC_CIPHER_IMG_HEADER$/;"	s
_SEC_EXTENSTION_CRYPTO	masp/asf/asf_inc/sec_sign_extension.h	/^typedef struct _SEC_EXTENSTION_CRYPTO$/;"	s
_SEC_EXTENSTION_END_MARK	masp/asf/asf_inc/sec_sign_extension.h	/^typedef struct _SEC_EXTENSTION_END_MARK$/;"	s
_SEC_EXTENSTION_HASH_ONLY	masp/asf/asf_inc/sec_sign_extension.h	/^typedef struct _SEC_EXTENSTION_HASH_ONLY$/;"	s
_SEC_EXTENSTION_HASH_ONLY_64	masp/asf/asf_inc/sec_sign_extension.h	/^typedef struct _SEC_EXTENSTION_HASH_ONLY_64$/;"	s
_SEC_EXTENSTION_HASH_SIG	masp/asf/asf_inc/sec_sign_extension.h	/^typedef struct _SEC_EXTENSTION_HASH_SIG$/;"	s
_SEC_FRAGMENT_CFG	masp/asf/asf_inc/sec_sign_extension.h	/^typedef struct _SEC_FRAGMENT_CFG$/;"	s
_SEC_IMG_EXTENSTION_SET	masp/asf/asf_inc/sec_sign_extension.h	/^typedef struct _SEC_IMG_EXTENSTION_SET$/;"	s
_SEC_IMG_HEADER_V1	masp/asf/asf_inc/sec_sign_header.h	/^typedef struct _SEC_IMG_HEADER_V1$/;"	s
_SEC_IMG_HEADER_V2	masp/asf/asf_inc/sec_sign_header.h	/^typedef struct _SEC_IMG_HEADER_V2$/;"	s
_SEC_IMG_HEADER_V4	masp/asf/asf_inc/sec_sign_header.h	/^typedef struct _SEC_IMG_HEADER_V4$/;"	s
_SEC_SIGN_EXTENSION_H	masp/asf/asf_inc/sec_sign_extension.h	2;"	d
_SEC_SIGN_FORMAT_CORE_H	masp/asf/asf_inc/sec_signfmt_core.h	2;"	d
_SEC_SIGN_FORMAT_DEF_H	masp/asf/asf_inc/sec_signfmt_def.h	2;"	d
_SEC_SIGN_FORMAT_V2_H	masp/asf/asf_inc/sec_signfmt_v2.h	2;"	d
_SEC_SIGN_FORMAT_V3_H	masp/asf/asf_inc/sec_signfmt_v3.h	2;"	d
_SEC_SIGN_FORMAT_V4_H	masp/asf/asf_inc/sec_signfmt_v4.h	2;"	d
_SHA1_H	masp/asf/asf_inc/alg_sha1.h	2;"	d
_SV_LOG_STR	mach/mt6795/camera_isp.c	/^typedef struct _SV_LOG_STR {$/;"	s	file:
_SYSTRAKCER_H	mach/mt6795/include/mach/systracker.h	2;"	d
_T4KA7MIPIRAW_SENSOR_H	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	17;"	d
_TL_SEC_API_H_	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	13;"	d
_TL_SEC_TCI_H_	mach/mt6795/include/trustzone/sec/Tlsec/inc/tci.h	13;"	d
_TL_SEC_TCI_H_	mach/mt6795/include/trustzone/spi/Tlspi/inc/tci.h	13;"	d
_TRACE_EVENT_SAMPLE_H	eccci/ccci_events.h	36;"	d
_TRACE_EVENT_SAMPLE_H	eccci/modem_cldma_events.h	36;"	d
_TRACE_EVENT_SAMPLE_H	eccci/modem_ut_events.h	36;"	d
_TYPEDEFS_H	mach/mt6795/include/mach/mt_typedefs.h	2;"	d
_UNCERTAIN_MAGIC_NUM_FLAG_	mach/mt6795/camera_isp.c	2842;"	d	file:
_WMT_CFG_PARSER_H_	wmt_ccci/wmt_cfg_parser.h	3;"	d
_WMT_CONF_FILE_	wmt_ccci/wmt_cfg_parser.h	/^typedef struct _WMT_CONF_FILE_ {$/;"	s
_WMT_PARSER_CONF_FOR_CCCI_	wmt_ccci/wmt_cfg_parser.h	/^typedef struct _WMT_PARSER_CONF_FOR_CCCI_ {$/;"	s
_YUSU_ANDROID_SPEAKER_H_	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	69;"	d
_YUSU_ANDROID_SPEAKER_H_	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	69;"	d
__16_reload_work	eccci/ccci_bm.c	/^static void __16_reload_work(struct work_struct *work)$/;"	f	file:
__1_5K_reload_work	eccci/ccci_bm.c	/^static void __1_5K_reload_work(struct work_struct *work)$/;"	f	file:
__4K_reload_work	eccci/ccci_bm.c	/^static void __4K_reload_work(struct work_struct *work)$/;"	f	file:
__AEE_IPANIC_H__	aee/ipanic/ipanic.h	2;"	d
__AEE_IPANIC_VERSION_H__	aee/ipanic/ipanic_version.h	2;"	d
__ARCH_ARM_MACH_BOARD_H	mach/mt6795/include/mach/board.h	2;"	d
__ARCH_ARM_MACH_MT6573_INCLUDE_MACHINE_MT6573_BT_H	mach/mt6795/include/mach/mt_bt.h	24;"	d
__ARCH_ARM_MACH_MT6575_CUSTOM_BOARD_H	mach/mt6795/hiau_ml/core/board-custom.h	2;"	d
__ARCH_ARM_MACH_MT6575_CUSTOM_BOARD_H	mach/mt6795/irmn6795_hiau_64/core/board-custom.h	2;"	d
__ARCH_I2C_H_	mach/mt6795/include/mach/i2c.h	2;"	d
__ASM_ARCH_DMA_H	mach/mt6795/include/mach/dma.h	2;"	d
__ATTR_OF	mach/mt6795/mt_clkbuf_ctl.c	70;"	d	file:
__ATTR_OF	mach/mt6795/mt_clkbuf_ctl_64.c	70;"	d	file:
__BMT_H__	mach/mt6795/include/mach/bmt.h	2;"	d
__CAMERA_FDVT_H__	mach/mt6795/include/mach/camera_fdvt.h	2;"	d
__CAM_CAL_H	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.h	22;"	d
__CAM_CAL_H	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.h	22;"	d
__CCCI_BM_H__	eccci/ccci_bm.h	2;"	d
__CCCI_CCMNI_H__	dual_ccci/include/ccmni_net.h	104;"	d
__CCCI_CCMNI_PFP_H__	dual_ccci/include/ccmni_pfp.h	21;"	d
__CCCI_CFG_H__	dual_ccci/include/ccci_cfg.h	2;"	d
__CCCI_CHRDEV_H__	dual_ccci/include/ccci_chrdev.h	2;"	d
__CCCI_CH_H__	dual_ccci/include/ccci_ch.h	22;"	d
__CCCI_COMMON_H__	dual_ccci/include/ccci_common.h	21;"	d
__CCCI_CORE_H__	eccci/ccci_core.h	2;"	d
__CCCI_DEBUG_H__	eccci/ccci_debug.h	2;"	d
__CCCI_ERR_NO_H__	dual_ccci/include/ccci_err_no.h	2;"	d
__CCCI_FS_H__	dual_ccci/include/ccci_fs.h	18;"	d
__CCCI_H__	dual_ccci/include/ccci.h	2;"	d
__CCCI_IPC_H__	dual_ccci/include/ccci_ipc.h	15;"	d
__CCCI_IPC_TASK_ID_H__	dual_ccci/include/ccci_ipc_task_ID.h	2;"	d
__CCCI_IPC_TASK_ID_H__	eccci/ccci_ipc_task_ID.h	2;"	d
__CCCI_IPC_TASK_ID_H__	eemcs/eemcs_ipc_task_ID.h	2;"	d
__CCCI_LAYER_H__	dual_ccci/include/ccci_layer.h	18;"	d
__CCCI_MD_H__	dual_ccci/include/ccci_md.h	18;"	d
__CCCI_PMIC_H__	dual_ccci/include/ccci_pmic.h	2;"	d
__CCCI_RINGBUF_H__	eccci/ccci_ringbuf.h	2;"	d
__CCCI_RPC_H__	dual_ccci/include/ccci_rpc.h	22;"	d
__CCCI_SUPPORT_H__	eccci/ccci_support.h	2;"	d
__CCCI_TTY_H__	dual_ccci/include/ccci_tty.h	2;"	d
__CCCI_UTIL_LOG_H__	ccci_util/ccci_util_log.h	2;"	d
__CCIF_H__	dual_ccci/include/ccif.h	2;"	d
__CIRQ_H__	mach/mt6795/include/mach/mt_cirq.h	2;"	d
__CLDMA_PLATFORM_H__	eccci/mt6795/cldma_platform.h	2;"	d
__CLDMA_REG_H__	eccci/mt6795/cldma_reg.h	2;"	d
__CONN_MD_DBG_H_	conn_md/include/conn_md_dbg.h	2;"	d
__CONN_MD_DUMP_H_	conn_md/include/conn_md_dump.h	2;"	d
__CONN_MD_EXP_H_	conn_md/include/conn_md_exp.h	2;"	d
__CONN_MD_H_	conn_md/include/conn_md.h	2;"	d
__CONN_MD_LOG_H_	conn_md/include/conn_md_log.h	2;"	d
__CUST_VIBRATOR_H__	mach/mt6795/a53ml/vibrator/cust_vibrator.h	2;"	d
__CUST_VIBRATOR_H__	mach/mt6795/hiau_ml/vibrator/cust_vibrator.h	2;"	d
__CUST_VIBRATOR_H__	mach/mt6795/irmn6795_hiau_64/vibrator/cust_vibrator.h	2;"	d
__DEBUG_NAND	mach/mt6795/include/mach/mtk_nand.h	393;"	d
__DEVS_H__	mach/mt6795/include/mach/devs.h	2;"	d
__DRAMC_H__	mach/mt6795/include/mach/mt_dramc.h	2;"	d
__ECCMNI_SUPPORT__	eemcs/eemcs_cfg.h	7;"	d
__EEMCS_BOOT_H__	eemcs/eemcs_boot.h	2;"	d
__EEMCS_BOOT_TRACE_H__	eemcs/eemcs_boot_trace.h	2;"	d
__EEMCS_CCCI_H__	eemcs/eemcs_ccci.h	2;"	d
__EEMCS_CFG_H__	eemcs/eemcs_cfg.h	2;"	d
__EEMCS_DEBUG_H__	eemcs/eemcs_debug.h	6;"	d
__EEMCS_EXPT_H__	eemcs/eemcs_expt.h	2;"	d
__EEMCS_EXPT_SUPPORT__	eemcs/eemcs_cfg.h	8;"	d
__EEMCS_EXPT_UT_API_H__	eemcs/eemcs_expt_ut_api.h	2;"	d
__EEMCS_EXPT_UT_H__	eemcs/eemcs_expt_ut.h	2;"	d
__EEMCS_FS_UT__	eemcs/eemcs_fs_ut.h	2;"	d
__EEMCS_IPC_H	eemcs/eemcs_ipc.h	15;"	d
__EEMCS_KAL_H__	eemcs/eemcs_kal.h	2;"	d
__EEMCS_MD_H__	eemcs/eemcs_md.h	2;"	d
__EEMCS_NET_H__	eemcs/eccmni.h	2;"	d
__EEMCS_RPC_H	eemcs/eemcs_rpc.h	22;"	d
__EEMCS_RPC_UT__	eemcs/eemcs_rpc_ut.h	2;"	d
__EEMCS_STATE_H__	eemcs/eemcs_state.h	2;"	d
__EEMCS_SYSMSG_H	eemcs/eemcs_sysmsg.h	22;"	d
__EEMCS_XBOOT_SUPPORT__	eemcs/eemcs_cfg.h	9;"	d
__EINT_H	mach/mt6795/include/mach/eint.h	2;"	d
__ENV_H__	mach/mt6795/include/mach/env.h	2;"	d
__EVENTS_BUF_SIZE	aee/ipanic/ipanic.h	159;"	d
__EVENTS_BUF_SIZE	aee/ipanic/ipanic.h	175;"	d
__EVENTS_BUF_SIZE	mach/mt6795/hiau_ml/core/logger_custom.h	7;"	d
__EVENTS_BUF_SIZE	mach/mt6795/irmn6795_hiau_64/core/logger_custom.h	7;"	d
__HW_BREAKPOINT_H	mach/mt6795/include/mach/hw_watchpoint.h	2;"	d
__IPC_ID_TABLE	dual_ccci/ccci_ipc.c	140;"	d	file:
__IPC_ID_TABLE	dual_ccci/ccci_ipc.c	142;"	d	file:
__IPC_ID_TABLE	eccci/port_ipc.c	17;"	d	file:
__IPC_ID_TABLE	eccci/port_ipc.c	19;"	d	file:
__IPC_ID_TABLE	eemcs/eemcs_ipc.c	51;"	d	file:
__IPC_ID_TABLE	eemcs/eemcs_ipc.c	53;"	d	file:
__IPI_H	mach/mt6795/include/mach/md32_ipi.h	2;"	d
__IRQS_H	mach/mt6795/include/mach/irqs.h	2;"	d
__LOGGER_CUSTOM_H	mach/mt6795/hiau_ml/core/logger_custom.h	2;"	d
__LOGGER_CUSTOM_H	mach/mt6795/irmn6795_hiau_64/core/logger_custom.h	2;"	d
__LOG_BUF_LEN	aee/ipanic/ipanic.h	188;"	d
__LOG_BUF_LEN	aee/ipanic/ipanic_log.c	46;"	d	file:
__LTE_DEV_H__	eemcs/lte_dev_test.h	2;"	d
__LTE_DF_MAIN_H__	eemcs/lte_df_main.h	2;"	d
__LTE_HIF_SDIO_H__	eemcs/lte_hif_sdio.h	2;"	d
__LTE_MAIN_H__	eemcs/lte_main.h	2;"	d
__M4U_H__	mach/mt6795/include/mach/m4u.h	2;"	d
__M4U_PORT_H__	mach/mt6795/include/mach/m4u_port.h	2;"	d
__MAIN_BUF_SIZE	aee/ipanic/ipanic.h	155;"	d
__MAIN_BUF_SIZE	aee/ipanic/ipanic.h	171;"	d
__MAIN_BUF_SIZE	mach/mt6795/hiau_ml/core/logger_custom.h	6;"	d
__MAIN_BUF_SIZE	mach/mt6795/irmn6795_hiau_64/core/logger_custom.h	6;"	d
__MCU_H__	mach/mt6795/include/mach/mt_mcu.h	2;"	d
__MD32_HELPER_H__	mach/mt6795/include/mach/md32_helper.h	2;"	d
__MODEM_CCIF_H__	eccci/modem_ccif.h	2;"	d
__MODEM_CD_H__	eccci/modem_cldma.h	2;"	d
__MODEM_REG_BASE_H__	eccci/mt6795/modem_reg_base.h	2;"	d
__MODEM_UT_H__	eccci/modem_ut.h	2;"	d
__MT6575_EMI_BW_LIMITER__	mach/mt6795/include/mach/mt_emi_bwl.h	2;"	d
__MT6575_EMI_MPU__	mach/mt6795/include/mach/mt_emi_mpu.h	2;"	d
__MT6575_PANICLOG_H__	mach/mt6795/include/mach/paniclog.h	2;"	d
__MT6575_SYSTEM_H__	mach/mt6795/include/mach/system.h	2;"	d
__MT6577_FIQ_H__	mach/mt6795/include/mach/mt_fiq.h	2;"	d
__MTK_CCCI_HELPER_H	mach/mt6795/include/mach/mtk_ccci_helper.h	2;"	d
__MTK_NAND_H	mach/mt6795/include/mach/mtk_nand.h	2;"	d
__MTK_PLAT_UART_H__	uart/mt6795/platform_uart.h	2;"	d
__MT_BOOT_H__	mach/mt6795/include/mach/mt_boot.h	23;"	d
__MT_BUS_FABRIC__	mach/mt6795/include/mach/bus_fabric.h	2;"	d
__MT_CHIP_H__	mach/mt6795/include/mach/mt_chip.h	23;"	d
__MT_CLK_BUF_CTL_C__	mach/mt6795/mt_clkbuf_ctl.c	7;"	d	file:
__MT_CLK_BUF_CTL_C__	mach/mt6795/mt_clkbuf_ctl_64.c	7;"	d	file:
__MT_CLK_BUF_CTL_H__	mach/mt6795/include/mach/mt_clkbuf_ctl.h	7;"	d
__MT_CPUFREQ_C__	mach/mt6795/mt_cpufreq.c	7;"	d	file:
__MT_CPUFREQ_C__	mach/mt6795/mt_cpufreq_64.c	2;"	d	file:
__MT_CPUFREQ_H__	mach/mt6795/include/mach/mt_cpufreq.h	7;"	d
__MT_CPUFREQ_TLP_C__	mach/mt6795/mt_cpufreq_tlp.c	7;"	d	file:
__MT_DEVINFO_H	mach/mt6795/include/mach/mt_devinfo.h	2;"	d
__MT_DMA_H__	mach/mt6795/include/mach/dma.h	10;"	d
__MT_EMI_BW_H__	mach/mt6795/include/mach/mt_emi_bm.h	2;"	d
__MT_EMI_BW_LIMITER__	mach/mt6795/include/mach/emi_bwl.h	2;"	d
__MT_EMI_MPU_H	mach/mt6795/include/mach/emi_mpu.h	2;"	d
__MT_FHREG_H__	mach/mt6795/include/mach/mt_fhreg.h	2;"	d
__MT_FREQHOPPING_H__	mach/mt6795/include/mach/mt_freqhopping.h	2;"	d
__MT_GOLDEN_SETTING_C__	mach/mt6795/mt_golden_setting.c	7;"	d	file:
__MT_HARDWARE_H__	mach/mt6795/include/mach/hardware.h	2;"	d
__MT_HIBErNATE_H__	mach/mt6795/include/mach/mt_hibernate.h	2;"	d
__MT_HOTPLUG_STRATEGY_H__	mach/mt6795/include/mach/mt_hotplug_strategy.h	7;"	d
__MT_HOTPLUG_STRATEGY_INTERNAL_H__	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	3;"	d
__MT_IO_H__	mach/mt6795/include/mach/io.h	2;"	d
__MT_IRQ_H	mach/mt6795/include/mach/mt_irq.h	2;"	d
__MT_LASTPC_H__	mach/mt6795/include/mach/mt_lastpc.h	2;"	d
__MT_LPAE_H__	mach/mt6795/include/mach/mt_lpae.h	2;"	d
__MT_MACH_DBG_H	mach/mt6795/include/mach/mt_dbg.h	2;"	d
__MT_MEMORY_H__	mach/mt6795/include/mach/memory.h	2;"	d
__MT_MEM_BW_H__	mach/mt6795/include/mach/mt_mem_bw.h	2;"	d
__MT_MON_H__	mach/mt6795/include/mach/mt_mon.h	2;"	d
__MT_MUSB_REG_H__	mach/mt6795/include/mach/mt_musb_reg.h	2;"	d
__MT_PTP2_C__	mach/mt6795/mt_ptp2_64.c	1;"	d	file:
__MT_PTP2_C__	mach/mt6795/mt_ptp2_64.c	794;"	d	file:
__MT_PTP2_H__	mach/mt6795/include/mach/mt_ptp2.h	2;"	d
__MT_PTP2_H__	mach/mt6795/include/mach/mt_ptp2_64.h	2;"	d
__MT_PTP_C__	mach/mt6795/mt_ptp.c	2255;"	d	file:
__MT_PTP_C__	mach/mt6795/mt_ptp.c	5347;"	d	file:
__MT_PTP_C__	mach/mt6795/mt_ptp_64.c	2352;"	d	file:
__MT_PTP_C__	mach/mt6795/mt_ptp_64.c	5583;"	d	file:
__MT_PWM_HAL_H__	mach/mt6795/include/mach/mt_pwm_hal.h	22;"	d
__MT_PWM_PRV_H__	mach/mt6795/include/mach/mt_pwm_prv.h	22;"	d
__MT_REG_BASE	mach/mt6795/include/mach/mt_reg_base.h	5;"	d
__MT_REG_DUMP_H	mach/mt6795/include/mach/mt_reg_dump.h	2;"	d
__MT_RTC_HW_H__	mach/mt6795/include/mach/mt_rtc_hw.h	2;"	d
__MT_SMP_H	mach/mt6795/include/mach/smp.h	2;"	d
__MT_TIMER_H__	mach/mt6795/include/mach/mt_timer.h	2;"	d
__MT_UNCOMPRESS_H	mach/mt6795/include/mach/uncompress.h	2;"	d
__PFP_KERNEL_DEBUG__	dual_ccci/ccmni_pfp.c	29;"	d	file:
__PORT_CFG_H__	eccci/port_cfg.h	2;"	d
__PORT_IPC_H__	eccci/port_ipc.h	2;"	d
__PORT_KERNEL_H__	eccci/port_kernel.h	2;"	d
__RADIO_BUF_SIZE	aee/ipanic/ipanic.h	163;"	d
__RADIO_BUF_SIZE	aee/ipanic/ipanic.h	179;"	d
__RADIO_BUF_SIZE	mach/mt6795/hiau_ml/core/logger_custom.h	8;"	d
__RADIO_BUF_SIZE	mach/mt6795/irmn6795_hiau_64/core/logger_custom.h	8;"	d
__SDIOAT_DEF_H__	eemcs/lte_dev_test_at.h	2;"	d
__SDIOAT_LIB_H__	eemcs/lte_dev_test_lib.h	2;"	d
__SDIO_REG_FWSIDE_H__	eemcs/sdio_reg_fw_side.h	2;"	d
__SYSTEM_BUF_SIZE	aee/ipanic/ipanic.h	167;"	d
__SYSTEM_BUF_SIZE	aee/ipanic/ipanic.h	183;"	d
__SYSTEM_BUF_SIZE	mach/mt6795/hiau_ml/core/logger_custom.h	9;"	d
__SYSTEM_BUF_SIZE	mach/mt6795/irmn6795_hiau_64/core/logger_custom.h	9;"	d
__TZ_M4U_H__	mach/mt6795/include/trustzone/m4u/tz_m4u.h	13;"	d
__WDT_HW_H__	mach/mt6795/include/mach/mt_wdt.h	2;"	d
__X_DEFINE_IRQ	mach/mt6795/include/mach/x_define_irq.h	2;"	d
____cacheline_aligned	mach/mt6795/mt_cpuidle.c	/^	core_context core[MAX_CORES] ____cacheline_aligned;$/;"	m	struct:cluster_context	file:
____cacheline_aligned	mach/mt6795/mt_cpuidle.c	/^        } poc  ____cacheline_aligned; $/;"	m	struct:system_context	typeref:struct:system_context::_data_poc	file:
____cacheline_aligned	mach/mt6795/mt_cpuidle64.c	/^	core_context core[MAX_CORES] ____cacheline_aligned;$/;"	m	struct:cluster_context	file:
____cacheline_aligned	mach/mt6795/mt_cpuidle64.c	/^        } poc  ____cacheline_aligned; $/;"	m	struct:system_context	typeref:struct:system_context::_data_poc	file:
____cacheline_aligned	mach/mt6795/mt_cpuidle64.c	121;"	d	file:
__aed_h	aee/aed/aed.h	2;"	d
__alloc_skb_from_kernel	eccci/ccci_bm.c	/^static inline struct sk_buff *__alloc_skb_from_kernel(int size)$/;"	f	file:
__alloc_skb_from_pool	eccci/ccci_bm.c	/^static inline struct sk_buff *__alloc_skb_from_pool(int size)$/;"	f	file:
__ccif_irq_handler	dual_ccci/ccci_hw.c	/^static irqreturn_t __ccif_irq_handler(int irq, void *data)$/;"	f	file:
__ccif_v1_ack	dual_ccci/ccci_hw.c	/^static int  __ccif_v1_ack(ccif_t* ccif, int ch)$/;"	f	file:
__ccif_v1_clear_sram	dual_ccci/ccci_hw.c	/^static int  __ccif_v1_clear_sram(ccif_t* ccif)$/;"	f	file:
__ccif_v1_de_init	dual_ccci/ccci_hw.c	/^static int __ccif_v1_de_init(ccif_t* ccif)$/;"	f	file:
__ccif_v1_dis_intr	dual_ccci/ccci_hw.c	/^static void __ccif_v1_dis_intr(ccif_t* ccif)$/;"	f	file:
__ccif_v1_dump_reg	dual_ccci/ccci_hw.c	/^static int __ccif_v1_dump_reg(ccif_t* ccif, unsigned int buf[], int len)$/;"	f	file:
__ccif_v1_en_intr	dual_ccci/ccci_hw.c	/^static int __ccif_v1_en_intr(ccif_t* ccif)$/;"	f	file:
__ccif_v1_get_busy_state	dual_ccci/ccci_hw.c	/^static int  __ccif_v1_get_busy_state(ccif_t* ccif)$/;"	f	file:
__ccif_v1_get_rx_ch	dual_ccci/ccci_hw.c	/^static int  __ccif_v1_get_rx_ch(ccif_t* ccif)$/;"	f	file:
__ccif_v1_init	dual_ccci/ccci_hw.c	/^static int __ccif_v1_init(ccif_t* ccif)$/;"	f	file:
__ccif_v1_intr_handler	dual_ccci/ccci_hw.c	/^static int __ccif_v1_intr_handler(ccif_t *ccif)$/;"	f	file:
__ccif_v1_read_phy_ch_data	dual_ccci/ccci_hw.c	/^static int __ccif_v1_read_phy_ch_data(ccif_t* ccif, int ch, unsigned int buf[])$/;"	f	file:
__ccif_v1_reg_intr	dual_ccci/ccci_hw.c	/^static int __ccif_v1_reg_intr(ccif_t* ccif)$/;"	f	file:
__ccif_v1_register_call_back	dual_ccci/ccci_hw.c	/^static int __ccif_v1_register_call_back(ccif_t* ccif, int (*push_func)(ccif_msg_t*, void*), void (*notify_func)(void*))$/;"	f	file:
__ccif_v1_register_isr_notify	dual_ccci/ccci_hw.c	/^static int __ccif_v1_register_isr_notify(ccif_t* ccif, void (*notify_func)(int))$/;"	f	file:
__ccif_v1_reset	dual_ccci/ccci_hw.c	/^static int  __ccif_v1_reset(ccif_t* ccif)$/;"	f	file:
__ccif_v1_set_busy_state	dual_ccci/ccci_hw.c	/^static void __ccif_v1_set_busy_state(ccif_t* ccif, unsigned int val)$/;"	f	file:
__ccif_v1_write_phy_ch_data	dual_ccci/ccci_hw.c	/^static int  __ccif_v1_write_phy_ch_data(ccif_t* ccif, unsigned int buf[], int retry_en)$/;"	f	file:
__ccif_v1_write_runtime_data	dual_ccci/ccci_hw.c	/^static int  __ccif_v1_write_runtime_data(ccif_t* ccif, unsigned int buf[], int len)$/;"	f	file:
__clr_fcr_register	uart/mt6795/platform_uart.c	/^inline static void __clr_fcr_register(struct mtk_uart *uart, u32 mask)$/;"	f	file:
__conn_md_dmp_in	conn_md/conn_md_dump.c	/^int __conn_md_dmp_in(ipc_ilm_t *p_ilm, CONN_MD_MSG_TYPE msg_type, P_CONN_MD_DMP_MSG_LOG p_msg_log)$/;"	f
__conn_md_dmp_msg_filter	conn_md/conn_md_dump.c	/^int __conn_md_dmp_msg_filter(P_CONN_MD_DMP_MSG_STR p_msg, uint32 src_id, uint32 dst_id)$/;"	f
__conn_md_get_log_lvl	conn_md/conn_md_log.c	/^int __conn_md_get_log_lvl(void)$/;"	f
__conn_md_log_print	conn_md/conn_md_log.c	/^int __conn_md_log_print(const char *str, ...)$/;"	f
__cpuinitdata	mach/mt6795/ca53_timer.c	/^static struct notifier_block arch_timer_cpu_nb __cpuinitdata = {$/;"	v	typeref:struct:arch_timer_cpu_nb	file:
__cpuinitdata	mach/mt6795/ca7_timer.c	/^static struct local_timer_ops generic_timer_ops __cpuinitdata = {$/;"	v	typeref:struct:generic_timer_ops	file:
__cpuxgpt0_irq_handler	mach/mt6795/mt_cpuxgpt.c	/^static irqreturn_t __cpuxgpt0_irq_handler(int irq, void *dev_id)$/;"	f	file:
__cpuxgpt0_irq_handler	mach/mt6795/mt_cpuxgpt_ca53.c	/^static irqreturn_t __cpuxgpt0_irq_handler(int irq, void *dev_id)$/;"	f	file:
__cpuxgpt1_irq_handler	mach/mt6795/mt_cpuxgpt.c	/^static irqreturn_t __cpuxgpt1_irq_handler(int irq, void *dev_id)$/;"	f	file:
__cpuxgpt1_irq_handler	mach/mt6795/mt_cpuxgpt_ca53.c	/^static irqreturn_t __cpuxgpt1_irq_handler(int irq, void *dev_id)$/;"	f	file:
__cpuxgpt2_irq_handler	mach/mt6795/mt_cpuxgpt.c	/^static irqreturn_t __cpuxgpt2_irq_handler(int irq, void *dev_id)$/;"	f	file:
__cpuxgpt2_irq_handler	mach/mt6795/mt_cpuxgpt_ca53.c	/^static irqreturn_t __cpuxgpt2_irq_handler(int irq, void *dev_id)$/;"	f	file:
__cpuxgpt3_irq_handler	mach/mt6795/mt_cpuxgpt.c	/^static irqreturn_t __cpuxgpt3_irq_handler(int irq, void *dev_id)$/;"	f	file:
__cpuxgpt3_irq_handler	mach/mt6795/mt_cpuxgpt_ca53.c	/^static irqreturn_t __cpuxgpt3_irq_handler(int irq, void *dev_id)$/;"	f	file:
__cpuxgpt4_irq_handler	mach/mt6795/mt_cpuxgpt.c	/^static irqreturn_t __cpuxgpt4_irq_handler(int irq, void *dev_id)$/;"	f	file:
__cpuxgpt4_irq_handler	mach/mt6795/mt_cpuxgpt_ca53.c	/^static irqreturn_t __cpuxgpt4_irq_handler(int irq, void *dev_id)$/;"	f	file:
__cpuxgpt5_irq_handler	mach/mt6795/mt_cpuxgpt.c	/^static irqreturn_t __cpuxgpt5_irq_handler(int irq, void *dev_id)$/;"	f	file:
__cpuxgpt5_irq_handler	mach/mt6795/mt_cpuxgpt_ca53.c	/^static irqreturn_t __cpuxgpt5_irq_handler(int irq, void *dev_id)$/;"	f	file:
__cpuxgpt6_irq_handler	mach/mt6795/mt_cpuxgpt.c	/^static irqreturn_t __cpuxgpt6_irq_handler(int irq, void *dev_id)$/;"	f	file:
__cpuxgpt6_irq_handler	mach/mt6795/mt_cpuxgpt_ca53.c	/^static irqreturn_t __cpuxgpt6_irq_handler(int irq, void *dev_id)$/;"	f	file:
__cpuxgpt7_irq_handler	mach/mt6795/mt_cpuxgpt.c	/^static irqreturn_t __cpuxgpt7_irq_handler(int irq, void *dev_id)$/;"	f	file:
__cpuxgpt7_irq_handler	mach/mt6795/mt_cpuxgpt_ca53.c	/^static irqreturn_t __cpuxgpt7_irq_handler(int irq, void *dev_id)$/;"	f	file:
__cpuxgpt_disable	mach/mt6795/mt_cpuxgpt.c	/^static void __cpuxgpt_disable(void)$/;"	f	file:
__cpuxgpt_disable	mach/mt6795/mt_cpuxgpt_ca53.c	/^static void  __cpuxgpt_disable(void)$/;"	f	file:
__cpuxgpt_enable	mach/mt6795/mt_cpuxgpt.c	/^static void __cpuxgpt_enable(void)$/;"	f	file:
__cpuxgpt_enable	mach/mt6795/mt_cpuxgpt_ca53.c	/^static void  __cpuxgpt_enable(void)$/;"	f	file:
__cpuxgpt_halt_on_debug_en	mach/mt6795/mt_cpuxgpt.c	/^static void __cpuxgpt_halt_on_debug_en(int en)$/;"	f	file:
__cpuxgpt_halt_on_debug_en	mach/mt6795/mt_cpuxgpt_ca53.c	/^static void  __cpuxgpt_halt_on_debug_en(int en)$/;"	f	file:
__cpuxgpt_irq_dis	mach/mt6795/mt_cpuxgpt.c	/^static unsigned int __cpuxgpt_irq_dis(int cpuxgpt_num)$/;"	f	file:
__cpuxgpt_irq_dis	mach/mt6795/mt_cpuxgpt_ca53.c	/^static unsigned int __cpuxgpt_irq_dis(int cpuxgpt_num)$/;"	f	file:
__cpuxgpt_irq_en	mach/mt6795/mt_cpuxgpt.c	/^static unsigned int __cpuxgpt_irq_en(int cpuxgpt_num)$/;"	f	file:
__cpuxgpt_irq_en	mach/mt6795/mt_cpuxgpt_ca53.c	/^static unsigned int __cpuxgpt_irq_en(int cpuxgpt_num)$/;"	f	file:
__cpuxgpt_set_clk	mach/mt6795/mt_cpuxgpt.c	/^static void __cpuxgpt_set_clk(unsigned int div)$/;"	f	file:
__cpuxgpt_set_clk	mach/mt6795/mt_cpuxgpt_ca53.c	/^static void __cpuxgpt_set_clk(unsigned int div)$/;"	f	file:
__cpuxgpt_set_cmp	mach/mt6795/mt_cpuxgpt.c	/^static unsigned int __cpuxgpt_set_cmp(CPUXGPT_NUM cpuxgpt_num, int countH, int countL)$/;"	f	file:
__cpuxgpt_set_cmp	mach/mt6795/mt_cpuxgpt_ca53.c	/^static unsigned int __cpuxgpt_set_cmp(CPUXGPT_NUM cpuxgpt_num, int countH,int countL)$/;"	f	file:
__cpuxgpt_set_init_cnt	mach/mt6795/mt_cpuxgpt.c	/^static void __cpuxgpt_set_init_cnt(unsigned int countH, unsigned int countL)$/;"	f	file:
__cpuxgpt_set_init_cnt	mach/mt6795/mt_cpuxgpt_ca53.c	/^static void __cpuxgpt_set_init_cnt(unsigned int countH,unsigned int  countL)$/;"	f	file:
__debugfs_register	eemcs/eemcs_debug.c	26;"	d	file:
__disable_ssc	mach/mt6795/mt_freqhopping.c	/^static void __disable_ssc(unsigned int pll_id,const struct freqhopping_ssc* ssc_setting)$/;"	f	file:
__eemcs_trace_out	eemcs/eemcs_boot_trace.c	/^static void __eemcs_trace_out(struct sk_buff *skb, struct seq_file *s)$/;"	f	file:
__eemcs_trace_out_boot_state	eemcs/eemcs_boot_trace.c	/^static void __eemcs_trace_out_boot_state(EEMCS_BOOT_TRACE_SET *tra_hdr, struct seq_file *s)$/;"	f	file:
__eemcs_trace_out_eemcs_state	eemcs/eemcs_boot_trace.c	/^static void __eemcs_trace_out_eemcs_state(EEMCS_BOOT_TRACE_SET *tra_hdr, struct seq_file *s)$/;"	f	file:
__eemcs_trace_out_mbx	eemcs/eemcs_boot_trace.c	/^static void __eemcs_trace_out_mbx(EEMCS_BOOT_TRACE_SET *tra_hdr, struct seq_file *s)$/;"	f	file:
__eemcs_trace_out_xcmd	eemcs/eemcs_boot_trace.c	/^static void __eemcs_trace_out_xcmd(EEMCS_BOOT_TRACE_SET *tra_hdr, struct seq_file *s)$/;"	f	file:
__enable_ssc	mach/mt6795/mt_freqhopping.c	/^static void __enable_ssc(unsigned int pll_id,const struct freqhopping_ssc* setting)$/;"	f	file:
__fh_debug_proc_read	mach/mt6795/mt_freqhopping.c	/^static int __fh_debug_proc_read(struct seq_file* m, void* v, fh_pll_t * pll)$/;"	f	file:
__fh_mpll_h2l	mach/mt6795/mt_freqhopping.c	/^static int __fh_mpll_h2l(void)$/;"	f	file:
__fh_mpll_l2h	mach/mt6795/mt_freqhopping.c	/^static int __fh_mpll_l2h(void)$/;"	f	file:
__freq_to_index	mach/mt6795/mt_freqhopping.c	/^static noinline int __freq_to_index(enum FH_PLL_ID pll_id,int freq)$/;"	f	file:
__freqhopping_ctrl	mach/mt6795/mt_freqhopping.c	/^static int __freqhopping_ctrl(struct freqhopping_ioctl* fh_ctl,bool enable)$/;"	f	file:
__get_irq_id	mach/mt6795/mt_cpuxgpt.c	/^static int __get_irq_id(int id)$/;"	f	file:
__get_irq_id	mach/mt6795/mt_cpuxgpt_ca53.c	/^static int __get_irq_id(int id)$/;"	f	file:
__gpt_ack_irq	mach/mt6795/mt_gpt.c	/^static void __gpt_ack_irq(struct gpt_device *dev)$/;"	f	file:
__gpt_ack_irq	mach/mt6795/mt_gpt_ca53.c	/^static void __gpt_ack_irq(struct gpt_device *dev)$/;"	f	file:
__gpt_clrcnt	mach/mt6795/mt_gpt.c	/^static void __gpt_clrcnt(struct gpt_device *dev)$/;"	f	file:
__gpt_clrcnt	mach/mt6795/mt_gpt_ca53.c	/^static void __gpt_clrcnt(struct gpt_device *dev)$/;"	f	file:
__gpt_disable_irq	mach/mt6795/mt_gpt.c	/^static void __gpt_disable_irq(struct gpt_device *dev)$/;"	f	file:
__gpt_disable_irq	mach/mt6795/mt_gpt_ca53.c	/^static void __gpt_disable_irq(struct gpt_device *dev)$/;"	f	file:
__gpt_enable_irq	mach/mt6795/mt_gpt.c	/^static void __gpt_enable_irq(struct gpt_device *dev)$/;"	f	file:
__gpt_enable_irq	mach/mt6795/mt_gpt_ca53.c	/^static void __gpt_enable_irq(struct gpt_device *dev)$/;"	f	file:
__gpt_get_cmp	mach/mt6795/mt_gpt.c	/^static void __gpt_get_cmp(struct gpt_device *dev, unsigned int *ptr)$/;"	f	file:
__gpt_get_cmp	mach/mt6795/mt_gpt_ca53.c	/^static void __gpt_get_cmp(struct gpt_device *dev, unsigned int *ptr)$/;"	f	file:
__gpt_get_cnt	mach/mt6795/mt_gpt.c	/^static void __gpt_get_cnt(struct gpt_device *dev, unsigned int *ptr)$/;"	f	file:
__gpt_get_cnt	mach/mt6795/mt_gpt_ca53.c	/^static void __gpt_get_cnt(struct gpt_device *dev, unsigned int *ptr)$/;"	f	file:
__gpt_get_status	mach/mt6795/mt_gpt.c	/^static int __gpt_get_status(struct gpt_device *dev)$/;"	f	file:
__gpt_get_status	mach/mt6795/mt_gpt_ca53.c	/^static int __gpt_get_status(struct gpt_device *dev)$/;"	f	file:
__gpt_reset	mach/mt6795/mt_gpt.c	/^static void __gpt_reset(struct gpt_device *dev)$/;"	f	file:
__gpt_reset	mach/mt6795/mt_gpt_ca53.c	/^static void __gpt_reset(struct gpt_device *dev)$/;"	f	file:
__gpt_set_clk	mach/mt6795/mt_gpt.c	/^static void __gpt_set_clk(struct gpt_device *dev, unsigned int clksrc, unsigned int clkdiv)$/;"	f	file:
__gpt_set_clk	mach/mt6795/mt_gpt_ca53.c	/^static void __gpt_set_clk(struct gpt_device *dev, unsigned int clksrc, unsigned int clkdiv)$/;"	f	file:
__gpt_set_cmp	mach/mt6795/mt_gpt.c	/^static void __gpt_set_cmp(struct gpt_device *dev, unsigned int cmpl, unsigned int cmph)$/;"	f	file:
__gpt_set_cmp	mach/mt6795/mt_gpt_ca53.c	/^static void __gpt_set_cmp(struct gpt_device *dev, unsigned int cmpl, $/;"	f	file:
__gpt_set_flags	mach/mt6795/mt_gpt.c	/^static void __gpt_set_flags(struct gpt_device *dev, unsigned int flags)$/;"	f	file:
__gpt_set_flags	mach/mt6795/mt_gpt_ca53.c	/^static void __gpt_set_flags(struct gpt_device *dev, unsigned int flags)$/;"	f	file:
__gpt_set_handler	mach/mt6795/mt_gpt.c	/^static void __gpt_set_handler(struct gpt_device *dev, void (*func) (unsigned long))$/;"	f	file:
__gpt_set_handler	mach/mt6795/mt_gpt_ca53.c	/^static void __gpt_set_handler(struct gpt_device *dev, void (*func)(unsigned long))$/;"	f	file:
__gpt_set_mode	mach/mt6795/mt_gpt.c	/^static void __gpt_set_mode(struct gpt_device *dev, unsigned int mode)$/;"	f	file:
__gpt_set_mode	mach/mt6795/mt_gpt_ca53.c	/^static void __gpt_set_mode(struct gpt_device *dev, unsigned int mode)$/;"	f	file:
__gpt_start	mach/mt6795/mt_gpt.c	/^static void __gpt_start(struct gpt_device *dev)$/;"	f	file:
__gpt_start	mach/mt6795/mt_gpt_ca53.c	/^static void __gpt_start(struct gpt_device *dev)$/;"	f	file:
__gpt_start_from_zero	mach/mt6795/mt_gpt.c	/^static void __gpt_start_from_zero(struct gpt_device *dev)$/;"	f	file:
__gpt_start_from_zero	mach/mt6795/mt_gpt_ca53.c	/^static void __gpt_start_from_zero(struct gpt_device *dev)$/;"	f	file:
__gpt_stop	mach/mt6795/mt_gpt.c	/^static void __gpt_stop(struct gpt_device *dev)$/;"	f	file:
__gpt_stop	mach/mt6795/mt_gpt_ca53.c	/^static void __gpt_stop(struct gpt_device *dev)$/;"	f	file:
__initconst	mach/mt6795/core.c	/^static const struct of_device_id mt_dt_bus_match[] __initconst =$/;"	v	typeref:struct:mt_dt_bus_match	file:
__initconst	mach/mt6795/mt_cpuxgpt_ca53.c	/^static const struct of_device_id cpuxgpt_addr_ids[] __initconst = {$/;"	v	typeref:struct:cpuxgpt_addr_ids	file:
__initdata	mach/mt6795/core.c	/^static const char *mt_dt_match[] __initdata =$/;"	v	file:
__initdata	mach/mt6795/core.c	/^static struct map_desc mt_io_desc[] __initdata =$/;"	v	typeref:struct:mt_io_desc	file:
__io	mach/mt6795/include/mach/io.h	6;"	d
__ioctl	mach/mt6795/mt_freqhopping.c	/^static void __ioctl(unsigned int ctlid, void* arg)$/;"	f	file:
__let_logic_dispatch_tasklet_run	dual_ccci/ccci_logical.c	/^static void __let_logic_dispatch_tasklet_run(void* ctl_b)$/;"	f	file:
__logic_dispatch_push	dual_ccci/ccci_logical.c	/^static int __logic_dispatch_push(ccif_msg_t *msg, void *ctl_b)$/;"	f	file:
__logic_layer_tasklet	dual_ccci/ccci_logical.c	/^static void __logic_layer_tasklet(unsigned long data)$/;"	f	file:
__mem_isa	mach/mt6795/include/mach/io.h	8;"	d
__mem_pci	mach/mt6795/include/mach/io.h	7;"	d
__mrdump_create_oops_dump	aee/mrdump/mrdump_full.c	/^void __mrdump_create_oops_dump(AEE_REBOOT_MODE reboot_mode, struct pt_regs *regs, const char *msg, ...)$/;"	f
__mrdump_reboot_va	aee/mrdump/mrdump_full.c	/^static void __mrdump_reboot_va(AEE_REBOOT_MODE reboot_mode, struct pt_regs *regs, const char *msg, va_list ap)$/;"	f	file:
__naked	mach/mt6795/mt_cpuidle64.c	123;"	d	file:
__nosavedata	boot/mt_boot_common.c	/^BOOTMODE g_boot_mode __nosavedata = UNKNOWN_BOOT;$/;"	v
__nosavedata	boot_reason/mt_boot_reason.c	/^boot_reason_t g_boot_reason __nosavedata = BR_UNKNOWN;$/;"	v
__nosavedata	mach/mt6795/hibernate64.c	/^__attribute__((aligned(16))) static u8 __swsusp_resume_stk[PAGE_SIZE\/2] __nosavedata;$/;"	v	file:
__nosavedata	mach/mt6795/swsusp.c	/^static u8 __swsusp_resume_stk[PAGE_SIZE\/2] __nosavedata;$/;"	v	file:
__pa_symbol	mach/mt6795/cpu_hibernate.c	117;"	d	file:
__pa_symbol	mach/mt6795/hibernate64.c	56;"	d	file:
__pop_event	uart/mt6795/platform_fiq_debugger.c	/^static int __pop_event(u32 *iir, int *data)$/;"	f	file:
__push_event	uart/mt6795/platform_fiq_debugger.c	/^static void __push_event(u32 iir, int data)$/;"	f	file:
__read_cpuxgpt	mach/mt6795/mt_cpuxgpt.c	/^static unsigned int __read_cpuxgpt(unsigned int reg_index)$/;"	f	file:
__read_cpuxgpt	mach/mt6795/mt_cpuxgpt_ca53.c	/^static unsigned int __read_cpuxgpt(unsigned int reg_index )$/;"	f	file:
__read_fcr_register	uart/mt6795/platform_uart.c	/^inline static u32 __read_fcr_register(struct mtk_uart *uart)$/;"	f	file:
__read_mostly	mach/mt6795/mt_cpuidle.c	/^static struct gic_chip_data gic_data[MAX_GIC_NR] __read_mostly;$/;"	v	typeref:struct:gic_data	file:
__read_mostly	mach/mt6795/mt_cpuidle64.c	/^static struct gic_chip_data gic_data[MAX_GIC_NR] __read_mostly;$/;"	v	typeref:struct:gic_data	file:
__reg_base_addr_init	mach/mt6795/mt_freqhopping.c	/^static int __reg_base_addr_init(void)$/;"	f	file:
__reg_tbl_init	mach/mt6795/mt_freqhopping.c	/^static void __reg_tbl_init(void)$/;"	f	file:
__restore_processor_state	mach/mt6795/cpu_hibernate.c	/^static void __restore_processor_state(struct ns_banked_cp15_context *ctxt)$/;"	f	file:
__restore_processor_state	mach/mt6795/hibernate64.c	/^static void __restore_processor_state(struct ns_banked_cp15_context *ctxt)$/;"	f	file:
__save_processor_state	mach/mt6795/cpu_hibernate.c	/^static void __save_processor_state(struct ns_banked_cp15_context *ctxt)$/;"	f	file:
__save_processor_state	mach/mt6795/hibernate64.c	/^static void __save_processor_state(struct ns_banked_cp15_context *ctxt)$/;"	f	file:
__set_fcr_register	uart/mt6795/platform_uart.c	/^inline static void __set_fcr_register(struct mtk_uart *uart, u32 mask)$/;"	f	file:
__switch_to_amp	mach/mt6795/mt_hotplug.S	/^__switch_to_amp:$/;"	l
__switch_to_smp	mach/mt6795/mt_hotplug.S	/^__switch_to_smp:$/;"	l
__swsusp_arch_restore_image	mach/mt6795/hibernate64.c	/^static void notrace __swsusp_arch_restore_image(void *unused)$/;"	f	file:
__swsusp_arch_restore_image	mach/mt6795/swsusp.c	/^static void notrace __swsusp_arch_restore_image(void *unused)$/;"	f	file:
__swsusp_arch_save_image	mach/mt6795/swsusp.c	/^static int notrace __swsusp_arch_save_image(unsigned long unused)$/;"	f	file:
__tcmfunc	mach/mt6795/camera_isp.c	909;"	d	file:
__weak	mach/mt6795/mt_cpuidle64.c	122;"	d	file:
__write_cpuxgpt	mach/mt6795/mt_cpuxgpt.c	/^static void __write_cpuxgpt(unsigned int reg_index, unsigned int value)$/;"	f	file:
__write_cpuxgpt	mach/mt6795/mt_cpuxgpt_ca53.c	/^static void __write_cpuxgpt(unsigned int reg_index,unsigned int value )$/;"	f	file:
__write_fcr_register	uart/mt6795/platform_uart.c	/^inline static void __write_fcr_register(struct mtk_uart *uart, u32 data)$/;"	f	file:
_align	mach/mt6795/include/mach/mt_gpio_ext.h	/^    unsigned short _align;$/;"	m	struct:__anon74
_align1	mach/mt6795/include/mach/mt_gpio_base.h	/^    unsigned short _align1;$/;"	m	struct:__anon128
_align1	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    unsigned short _align1;$/;"	m	struct:__anon130
_align2	mach/mt6795/include/mach/mt_gpio_base.h	/^    unsigned short _align2;$/;"	m	struct:__anon128
_align2	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    unsigned short _align2;$/;"	m	struct:__anon130
_align3	mach/mt6795/include/mach/mt_gpio_base.h	/^    unsigned short _align3[3];$/;"	m	struct:__anon128
_align3	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    unsigned short _align3[3];$/;"	m	struct:__anon130
_allow_dpidle_ctrl_vproc	mach/mt6795/mt_cpufreq.c	/^static bool _allow_dpidle_ctrl_vproc = false;$/;"	v	file:
_allow_dpidle_ctrl_vproc	mach/mt6795/mt_cpufreq_64.c	/^static bool _allow_dpidle_ctrl_vproc = false;$/;"	v	file:
_allowlen_info	eemcs/lte_dev_test.c	/^typedef struct _allowlen_info {$/;"	s	file:
_and	mach/mt6795/mt_cpuidle.c	124;"	d	file:
_and	mach/mt6795/mt_cpuidle64.c	155;"	d	file:
_aor	mach/mt6795/mt_cpuidle.c	126;"	d	file:
_aor	mach/mt6795/mt_cpuidle64.c	157;"	d	file:
_arPCmdTbl	eemcs/lte_dev_test.c	/^CMD_TBL_T _arPCmdTbl[] =$/;"	v
_at_msg_status	eemcs/lte_dev_test.h	/^typedef struct _at_msg_status {$/;"	s
_athif_ack_st	eemcs/lte_dev_test_at.h	/^typedef enum _athif_ack_st{$/;"	g
_athif_auto_sm_cfg	eemcs/lte_dev_test_at.h	/^typedef struct _athif_auto_sm_cfg{$/;"	s
_athif_basic_set	eemcs/lte_dev_test_at.h	/^typedef struct _athif_basic_set{$/;"	s
_athif_cmd	eemcs/lte_dev_test.h	/^typedef struct _athif_cmd {$/;"	s
_athif_cmd_code	eemcs/lte_dev_test.h	/^typedef enum _athif_cmd_code{$/;"	g
_athif_dl_perf_cfg	eemcs/lte_dev_test_at.h	/^typedef struct _athif_dl_perf_cfg{$/;"	s
_athif_dl_perf_que	eemcs/lte_dev_test_at.h	/^typedef struct _athif_dl_perf_que{$/;"	s
_athif_dl_tbd_format	eemcs/lte_dev_test_at.h	/^typedef struct _athif_dl_tbd_format{$/;"	s
_athif_dl_tgpd_cfg	eemcs/lte_dev_test_at.h	/^typedef struct _athif_dl_tgpd_cfg{$/;"	s
_athif_dl_tgpd_format	eemcs/lte_dev_test_at.h	/^typedef struct _athif_dl_tgpd_format{$/;"	s
_athif_fwd_mode	eemcs/lte_dev_test_at.h	/^typedef enum _athif_fwd_mode{$/;"	g
_athif_gpd_ioc_cfg	eemcs/lte_dev_test_at.h	/^typedef struct _athif_gpd_ioc_cfg{$/;"	s
_athif_gpd_type	eemcs/lte_dev_test_at.h	/^typedef enum _athif_gpd_type{$/;"	g
_athif_init_cmd	eemcs/lte_dev_test.h	/^typedef struct _athif_init_cmd {$/;"	s
_athif_lb_tgpd_md	eemcs/lte_dev_test_at.h	/^typedef enum _athif_lb_tgpd_md{$/;"	g
_athif_local_rgpd_rslt	eemcs/lte_dev_test_at.h	/^typedef struct _athif_local_rgpd_rslt{$/;"	s
_athif_local_tgpd_rslt	eemcs/lte_dev_test_at.h	/^typedef struct _athif_local_tgpd_rslt{$/;"	s
_athif_mem_tst_cfg	eemcs/lte_dev_test_at.h	/^typedef struct _athif_mem_tst_cfg {$/;"	s
_athif_msd_rgpd_tst_cfg	eemcs/lte_dev_test_at.h	/^typedef struct _athif_msd_rgpd_tst_cfg{$/;"	s
_athif_req	eemcs/lte_dev_test_at.h	/^typedef enum _athif_req {$/;"	g
_athif_rld_rgpd_md	eemcs/lte_dev_test_at.h	/^typedef enum _athif_rld_rgpd_md{$/;"	g
_athif_sdio_set_dlq_pkt	eemcs/lte_dev_test_at.h	/^typedef struct _athif_sdio_set_dlq_pkt{$/;"	s
_athif_sdio_set_ulq_count	eemcs/lte_dev_test_at.h	/^typedef struct _athif_sdio_set_ulq_count{$/;"	s
_athif_status	eemcs/lte_dev_test.h	/^typedef struct _athif_status {$/;"	s
_athif_stopq_tst_cfg	eemcs/lte_dev_test_at.h	/^typedef struct _athif_stopq_tst_cfg{$/;"	s
_athif_test_param	eemcs/lte_hif_sdio.h	/^typedef struct _athif_test_param{$/;"	s
_athif_ul_rgpd_format	eemcs/lte_dev_test_at.h	/^typedef struct _athif_ul_rgpd_format{$/;"	s
_athif_ul_rgpd_tst_cfg	eemcs/lte_dev_test_at.h	/^typedef struct _athif_ul_rgpd_tst_cfg{$/;"	s
_attest_option	eemcs/lte_dev_test_lib.h	/^typedef struct _attest_option{$/;"	s
_bmt_entry_	mach/mt6795/include/mach/bmt.h	/^typedef struct _bmt_entry_$/;"	s
_calc_new_opp_idx	mach/mt6795/mt_cpufreq.c	/^static unsigned int _calc_new_opp_idx(struct mt_cpu_dvfs *p, int new_opp_idx)$/;"	f	file:
_calc_new_opp_idx	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int _calc_new_opp_idx(struct mt_cpu_dvfs *p, int new_opp_idx)$/;"	f	file:
_cam_tg2_	mach/mt6795/include/mach/camera_isp.h	/^    _cam_tg2_ ,     $/;"	e	enum:__anon203
_cam_tg_	mach/mt6795/include/mach/camera_isp.h	/^    _cam_tg_  = 0,$/;"	e	enum:__anon203
_cam_tg_max_	mach/mt6795/include/mach/camera_isp.h	/^    _cam_tg_max_$/;"	e	enum:__anon203
_camsv2_imgo_	mach/mt6795/include/mach/camera_isp.h	/^    _camsv2_imgo_,$/;"	e	enum:__anon204
_camsv2_tg_	mach/mt6795/include/mach/camera_isp.h	/^    _camsv2_tg_,    $/;"	e	enum:__anon203
_camsv_imgo_	mach/mt6795/include/mach/camera_isp.h	/^    _camsv_imgo_,  $/;"	e	enum:__anon204
_camsv_tg_	mach/mt6795/include/mach/camera_isp.h	/^    _camsv_tg_,     $/;"	e	enum:__anon203
_ccci_ch	dual_ccci/include/ccci_ch.h	/^typedef enum _ccci_ch{$/;"	g
_ccci_common_msg	dual_ccci/include/ccci_layer.h	/^typedef struct _ccci_common_msg{$/;"	s
_ccci_log	dual_ccci/ccci_statistics.c	/^typedef struct _ccci_log$/;"	s	file:
_ccci_mail_box	dual_ccci/include/ccci_layer.h	/^typedef struct _ccci_mail_box{$/;"	s
_ccci_mem_layout	dual_ccci/include/ccci_common.h	/^typedef struct _ccci_mem_layout$/;"	s
_ccci_msg	dual_ccci/include/ccci_layer.h	/^typedef struct _ccci_msg{$/;"	s
_ccci_msg	eccci/ccci_core.h	/^typedef struct _ccci_msg {$/;"	s
_ccci_node	dual_ccci/ccci_mk_node.c	/^typedef struct _ccci_node$/;"	s	file:
_ccci_node_type	dual_ccci/ccci_mk_node.c	/^typedef struct _ccci_node_type$/;"	s	file:
_ccci_node_type_table	dual_ccci/ccci_mk_node.c	/^typedef struct _ccci_node_type_table$/;"	s	file:
_ccci_stream_msg	dual_ccci/include/ccci_layer.h	/^typedef struct _ccci_stream_msg{$/;"	s
_ccci_vir_client	dual_ccci/include/ccci_chrdev.h	/^typedef struct _ccci_vir_client{$/;"	s
_ccif	dual_ccci/include/ccif.h	/^typedef struct _ccif$/;"	s
_ccif_hw_info	dual_ccci/include/ccci_common.h	/^typedef struct _ccif_hw_info$/;"	s
_ccif_statistics	dual_ccci/include/ccif.h	/^typedef struct _ccif_statistics$/;"	s
_ccif_type	dual_ccci/include/ccci_common.h	/^typedef enum _ccif_type$/;"	g
_ccmni_record_t	dual_ccci/include/ccmni_pfp.h	/^typedef struct _ccmni_record_t$/;"	s
_ccmni_v1_ctl_block	dual_ccci/ccmni_net.c	/^typedef struct _ccmni_v1_ctl_block$/;"	s	file:
_ccmni_v2_ctl_block	dual_ccci/ccmni_v2_net.c	/^typedef struct _ccmni_v2_ctl_block$/;"	s	file:
_ch_history	dual_ccci/ccci_statistics.c	/^typedef struct _ch_history{$/;"	s	file:
_chr_ctl_block	dual_ccci/include/ccci_chrdev.h	/^typedef struct _chr_ctl_block$/;"	s
_cnt	mach/mt6795/camera_isp.c	/^    MUINT32 _cnt[LOG_PPNUM][_LOG_MAX];$/;"	m	struct:_SV_LOG_STR	file:
_complete_ippkt_t	dual_ccci/include/ccmni_pfp.h	/^typedef struct _complete_ippkt_t$/;"	s
_conn_md_del_msg_by_uid	conn_md/conn_md.c	/^int _conn_md_del_msg_by_uid(uint32 u_id)$/;"	f
_copy_from_user_for_proc	mach/mt6795/mt_cpu_ss.c	/^static char *_copy_from_user_for_proc(const char __user *buffer, size_t count)$/;"	f	file:
_copy_from_user_for_proc	mach/mt6795/mt_cpufreq.c	/^static char *_copy_from_user_for_proc(const char __user *buffer, size_t count)$/;"	f	file:
_copy_from_user_for_proc	mach/mt6795/mt_cpufreq_64.c	/^static char *_copy_from_user_for_proc(const char __user *buffer, size_t count)$/;"	f	file:
_copy_from_user_for_proc	mach/mt6795/mt_golden_setting.c	/^static char *_copy_from_user_for_proc(const char __user *buffer, size_t count)$/;"	f	file:
_copy_from_user_for_proc	mach/mt6795/mt_ptp2.c	/^static char *_copy_from_user_for_proc(const char __user *buffer, size_t count)$/;"	f	file:
_copy_from_user_for_proc	mach/mt6795/mt_ptp2_64.c	/^static char *_copy_from_user_for_proc(const char __user *buffer, size_t count)$/;"	f	file:
_cpu_clock_switch	mach/mt6795/mt_cpufreq.c	/^static void _cpu_clock_switch(struct mt_cpu_dvfs *p, enum top_ckmuxsel sel)$/;"	f	file:
_cpu_clock_switch	mach/mt6795/mt_cpufreq_64.c	/^static void _cpu_clock_switch(struct mt_cpu_dvfs *p, enum top_ckmuxsel sel)$/;"	f	file:
_cpu_dds_calc	mach/mt6795/mt_cpufreq.c	/^static unsigned int _cpu_dds_calc(unsigned int khz) \/* XXX: NOT OK FOR 1007.5MHz *\/$/;"	f	file:
_cpu_dds_calc	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int _cpu_dds_calc(unsigned int khz) $/;"	f	file:
_cpu_freq_calc	mach/mt6795/mt_cpufreq.c	/^static unsigned int _cpu_freq_calc(unsigned int con1, unsigned int ckdiv1)$/;"	f	file:
_cpu_freq_calc	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int _cpu_freq_calc(unsigned int con1, unsigned int ckdiv1)$/;"	f	file:
_cpufreq_set_locked	mach/mt6795/mt_cpufreq.c	/^static int _cpufreq_set_locked(struct mt_cpu_dvfs *p, unsigned int cur_khz, unsigned int target_khz)$/;"	f	file:
_cpufreq_set_locked	mach/mt6795/mt_cpufreq_64.c	/^static int _cpufreq_set_locked(struct mt_cpu_dvfs *p, unsigned int cur_khz, unsigned int target_khz, struct cpufreq_policy *policy)$/;"	f	file:
_cq0b_info_rtbc_st_	mach/mt6795/include/mach/camera_isp.h	/^typedef struct _cq0b_info_rtbc_st_$/;"	s
_cq0b_ring_cmd_st_	mach/mt6795/include/mach/camera_isp.h	/^typedef struct _cq0b_ring_cmd_st_$/;"	s
_cq0b_rtbc_ring_st_	mach/mt6795/include/mach/camera_isp.h	/^typedef struct _cq0b_rtbc_ring_st_$/;"	s
_cq_cmd_st_	mach/mt6795/include/mach/camera_isp.h	/^typedef struct _cq_cmd_st_$/;"	s
_cq_info_rtbc_st_	mach/mt6795/include/mach/camera_isp.h	/^typedef struct _cq_info_rtbc_st_$/;"	s
_cq_ring_cmd_st_	mach/mt6795/include/mach/camera_isp.h	/^typedef struct _cq_ring_cmd_st_$/;"	s
_cq_rtbc_ring_st_	mach/mt6795/include/mach/camera_isp.h	/^typedef struct _cq_rtbc_ring_st_$/;"	s
_create_procfs	mach/mt6795/mt_cpu_ss.c	/^static int _create_procfs(void)$/;"	f	file:
_create_procfs	mach/mt6795/mt_cpufreq.c	/^static int _create_procfs(void)$/;"	f	file:
_create_procfs	mach/mt6795/mt_cpufreq_64.c	/^static int _create_procfs(void)$/;"	f	file:
_create_procfs	mach/mt6795/mt_ptp2.c	/^static int _create_procfs(void)$/;"	f	file:
_create_procfs	mach/mt6795/mt_ptp2_64.c	/^static int _create_procfs(void)$/;"	f	file:
_data_poc	mach/mt6795/mt_cpuidle.c	/^        struct _data_poc {$/;"	s	struct:system_context	file:
_data_poc	mach/mt6795/mt_cpuidle64.c	/^        struct _data_poc {$/;"	s	struct:system_context	file:
_delay_us	mach/mt6795/mt_cpufreq.c	/^static unsigned long _delay_us;$/;"	v	file:
_delay_us	mach/mt6795/mt_cpufreq_64.c	/^static unsigned long _delay_us;$/;"	v	file:
_delay_us_buf	mach/mt6795/mt_cpufreq.c	/^static unsigned long _delay_us_buf;$/;"	v	file:
_delay_us_buf	mach/mt6795/mt_cpufreq_64.c	/^static unsigned long _delay_us_buf;$/;"	v	file:
_downgrade_freq_check	mach/mt6795/mt_cpufreq.c	/^static void _downgrade_freq_check(enum mt_cpu_dvfs_id id)$/;"	f	file:
_downgrade_freq_check	mach/mt6795/mt_cpufreq_64.c	/^static void _downgrade_freq_check(enum mt_cpu_dvfs_id id)$/;"	f	file:
_eChannel	mach/mt6795/camera_isp.c	/^typedef enum _eChannel$/;"	g	file:
_eISPIrq	mach/mt6795/camera_isp.c	/^typedef enum _eISPIrq$/;"	g	file:
_eLOG_OP	mach/mt6795/camera_isp.c	/^typedef enum _eLOG_OP {$/;"	g	file:
_eLOG_TYPE	mach/mt6795/camera_isp.c	/^typedef enum _eLOG_TYPE {$/;"	g	file:
_eemcs_ipc_inst_t	eemcs/eemcs_ipc.h	/^typedef struct _eemcs_ipc_inst_t$/;"	s
_eemcs_ipc_node_t	eemcs/eemcs_ipc.h	/^typedef struct _eemcs_ipc_node_t$/;"	s
_eemcs_rpc_inst_t	eemcs/eemcs_rpc.h	/^typedef struct _eemcs_rpc_inst_t$/;"	s
_eemcs_trace_out	eemcs/eemcs_boot_trace.c	/^static void _eemcs_trace_out(struct sk_buff *skb, EEMCS_BOOT_TRACE_OUT_TYPE type, struct seq_file *s)$/;"	f	file:
_ex_assert_fail_t	dual_ccci/include/ccci_md.h	/^typedef struct _ex_assert_fail_t$/;"	s
_ex_assert_fail_t	eccci/ccci_core.h	/^typedef struct _ex_assert_fail_t {$/;"	s
_ex_assert_fail_t	eemcs/eemcs_expt.h	/^typedef struct _ex_assert_fail_t$/;"	s
_ex_environment_info_t	dual_ccci/include/ccci_md.h	/^typedef struct _ex_environment_info_t$/;"	s
_ex_environment_info_t	eccci/ccci_core.h	/^typedef struct _ex_environment_info_t {$/;"	s
_ex_environment_info_t	eemcs/eemcs_expt.h	/^typedef struct _ex_environment_info_t$/;"	s
_ex_exception_log_t	dual_ccci/include/ccci_md.h	/^typedef struct _ex_exception_log_t$/;"	s
_ex_exception_log_t	eccci/ccci_core.h	/^typedef struct _ex_exception_log_t {$/;"	s
_ex_exception_log_t	eemcs/eemcs_expt.h	/^typedef struct _ex_exception_log_t$/;"	s
_ex_fatalerror_code_t	dual_ccci/include/ccci_md.h	/^typedef struct _ex_fatalerror_code_t$/;"	s
_ex_fatalerror_code_t	eccci/ccci_core.h	/^typedef struct _ex_fatalerror_code_t {$/;"	s
_ex_fatalerror_code_t	eemcs/eemcs_expt.h	/^typedef struct _ex_fatalerror_code_t$/;"	s
_ex_fatalerror_t	dual_ccci/include/ccci_md.h	/^typedef struct _ex_fatalerror_t$/;"	s
_ex_fatalerror_t	eccci/ccci_core.h	/^typedef struct _ex_fatalerror_t {$/;"	s
_ex_fatalerror_t	eemcs/eemcs_expt.h	/^typedef struct _ex_fatalerror_t$/;"	s
_exception_record_header_t	dual_ccci/include/ccci_md.h	/^typedef struct _exception_record_header_t$/;"	s
_exception_record_header_t	eccci/ccci_core.h	/^typedef struct _exception_record_header_t {$/;"	s
_exception_record_header_t	eemcs/eemcs_expt.h	/^typedef struct _exception_record_header_t$/;"	s
_feo_	mach/mt6795/include/mach/camera_isp.h	/^    _feo_,      $/;"	e	enum:__anon204
_fs_ctl_block	dual_ccci/ccci_fs_main.c	/^typedef struct _fs_ctl_block$/;"	s	file:
_gen_color_str	mach/mt6795/mt_golden_setting.c	/^static char *_gen_color_str(const unsigned int mask, const unsigned int golden_val, const unsigned int reg_val)$/;"	f	file:
_gen_diff_str	mach/mt6795/mt_golden_setting.c	/^static char *_gen_diff_str(const unsigned int mask, const unsigned int golden_val, const unsigned int reg_val)$/;"	f	file:
_gen_mask_str	mach/mt6795/mt_golden_setting.c	/^static char *_gen_mask_str(const unsigned int mask, const unsigned int reg_val)$/;"	f	file:
_get_cpu_clock_switch	mach/mt6795/mt_cpufreq.c	/^static enum top_ckmuxsel _get_cpu_clock_switch(struct mt_cpu_dvfs *p)$/;"	f	file:
_get_cpu_clock_switch	mach/mt6795/mt_cpufreq_64.c	/^static enum top_ckmuxsel _get_cpu_clock_switch(struct mt_cpu_dvfs *p)$/;"	f	file:
_get_cpu_dvfs_id	mach/mt6795/mt_cpufreq.c	/^static enum mt_cpu_dvfs_id _get_cpu_dvfs_id(unsigned int cpu_id)$/;"	f	file:
_get_cpu_dvfs_id	mach/mt6795/mt_cpufreq_64.c	/^static enum mt_cpu_dvfs_id _get_cpu_dvfs_id(unsigned int cpu_id)$/;"	f	file:
_get_data	mach/mt6795/mt_cpuidle.c	/^void *_get_data(int core_or_cluster)$/;"	f
_get_data	mach/mt6795/mt_cpuidle64.c	/^void *_get_data(int core_or_cluster)$/;"	f
_get_sp	mach/mt6795/mt_cpuidle.c	1821;"	d	file:
_get_sp	mach/mt6795/mt_cpuidle64.c	1982;"	d	file:
_golden	mach/mt6795/mt_golden_setting.c	/^static struct golden _golden;$/;"	v	typeref:struct:golden	file:
_golden_read_reg	mach/mt6795/mt_golden_setting.c	/^static unsigned int _golden_read_reg(unsigned int addr)$/;"	f	file:
_golden_setting_add	mach/mt6795/mt_golden_setting.c	/^static void _golden_setting_add(struct golden *g, unsigned int addr, unsigned int mask, unsigned golden_val)$/;"	f	file:
_golden_setting_disable	mach/mt6795/mt_golden_setting.c	/^static void _golden_setting_disable(struct golden *g)$/;"	f	file:
_golden_setting_enable	mach/mt6795/mt_golden_setting.c	/^static void _golden_setting_enable(struct golden *g)$/;"	f	file:
_golden_setting_init	mach/mt6795/mt_golden_setting.c	/^static void _golden_setting_init(struct golden *g, unsigned int *buf, unsigned int buf_size)$/;"	f	file:
_golden_setting_set_mode	mach/mt6795/mt_golden_setting.c	/^static void _golden_setting_set_mode(struct golden *g, print_mode mode)$/;"	f	file:
_golden_write_reg	mach/mt6795/mt_golden_setting.c	/^static void _golden_write_reg(unsigned int addr, unsigned int mask, unsigned int reg_val)$/;"	f	file:
_hifsdio_isr_en_mask	eemcs/lte_dev_test_at.h	/^typedef struct _hifsdio_isr_en_mask{$/;"	s
_hifsdio_isr_mask_code	eemcs/lte_dev_test_at.h	/^typedef enum _hifsdio_isr_mask_code{$/;"	g
_hifsdio_isr_status	eemcs/lte_dev_test_at.h	/^typedef struct _hifsdio_isr_status{$/;"	s
_hps_task_main	mach/mt6795/mt_hotplug_strategy_core.c	/^static int _hps_task_main(void *data)$/;"	f	file:
_img2o_	mach/mt6795/include/mach/camera_isp.h	/^    _img2o_,    $/;"	e	enum:__anon204
_img3bo_	mach/mt6795/include/mach/camera_isp.h	/^    _img3bo_,   $/;"	e	enum:__anon204
_img3co_	mach/mt6795/include/mach/camera_isp.h	/^    _img3co_,   $/;"	e	enum:__anon204
_img3o_	mach/mt6795/include/mach/camera_isp.h	/^    _img3o_,    $/;"	e	enum:__anon204
_imgi_	mach/mt6795/include/mach/camera_isp.h	/^    _imgi_  = 0,$/;"	e	enum:__anon204
_imgo_	mach/mt6795/include/mach/camera_isp.h	/^    _imgo_,     $/;"	e	enum:__anon204
_imgo_d_	mach/mt6795/include/mach/camera_isp.h	/^    _imgo_d_,   $/;"	e	enum:__anon204
_init_downgrade	mach/mt6795/mt_cpufreq.c	/^static void _init_downgrade(struct mt_cpu_dvfs *p, unsigned int cpu_level)$/;"	f	file:
_init_downgrade	mach/mt6795/mt_cpufreq_64.c	/^static void _init_downgrade(struct mt_cpu_dvfs *p, unsigned int cpu_level)$/;"	f	file:
_ipc_ctl_block	dual_ccci/ccci_ipc.c	/^typedef struct _ipc_ctl_block$/;"	s	file:
_is_pmic_addr	mach/mt6795/mt_golden_setting.c	/^static bool _is_pmic_addr(unsigned int addr)$/;"	f	file:
_is_snapshot_empty	mach/mt6795/mt_golden_setting.c	/^static int _is_snapshot_empty(struct golden *g)$/;"	f	file:
_is_snapshot_full	mach/mt6795/mt_golden_setting.c	/^static int _is_snapshot_full(struct golden *g)$/;"	f	file:
_isp_dma_enum_	mach/mt6795/include/mach/camera_isp.h	/^}_isp_dma_enum_;$/;"	t	typeref:enum:__anon204
_isp_tg_enum_	mach/mt6795/include/mach/camera_isp.h	/^}_isp_tg_enum_;$/;"	t	typeref:enum:__anon203
_jpeg_	mach/mt6795/include/mach/camera_isp.h	/^    _jpeg_,     $/;"	e	enum:__anon204
_keep_max_freq	mach/mt6795/mt_cpufreq.c	/^static int _keep_max_freq(struct mt_cpu_dvfs *p, unsigned int freq_old, unsigned int freq_new) \/\/ TODO: inline @ mt_cpufreq_target()$/;"	f	file:
_keep_max_freq	mach/mt6795/mt_cpufreq_64.c	/^static int _keep_max_freq(struct mt_cpu_dvfs *p, unsigned int freq_old, unsigned int freq_new) $/;"	f	file:
_lb_data_pattern	eemcs/lte_dev_test_lib.h	/^typedef enum _lb_data_pattern {$/;"	g
_lcei_	mach/mt6795/include/mach/camera_isp.h	/^    _lcei_,     $/;"	e	enum:__anon204
_len_range	eemcs/lte_dev_test_at.h	/^typedef struct _len_range{$/;"	s
_logic_ch_record	dual_ccci/ccci_statistics.c	/^typedef struct _logic_ch_record $/;"	s	file:
_logic_channel_info	dual_ccci/include/ccci_layer.h	/^typedef struct _logic_channel_info{$/;"	s
_logic_channel_static_info	dual_ccci/include/ccci_layer.h	/^typedef struct _logic_channel_static_info{$/;"	s
_logic_dispatch_ctl_block	dual_ccci/include/ccci_layer.h	/^typedef struct _logic_dispatch_ctl_block{$/;"	s
_md_ctl_block	dual_ccci/ccci_md_main.c	/^typedef struct _md_ctl_block$/;"	s	file:
_mfbo_	mach/mt6795/include/mach/camera_isp.h	/^    _mfbo_,     $/;"	e	enum:__anon204
_misc_info	dual_ccci/include/ccci_common.h	/^typedef struct _misc_info$/;"	s
_modem_exception_exp	dual_ccci/include/ccci_md.h	/^typedef struct _modem_exception_exp$/;"	s
_modem_runtime	dual_ccci/include/ccci_md.h	/^typedef struct _modem_runtime$/;"	s
_modem_runtime_info_tag	dual_ccci/include/ccci_md.h	/^typedef struct _modem_runtime_info_tag$/;"	s
_mt_cpufreq_aee_init	mach/mt6795/mt_cpufreq.c	/^static void _mt_cpufreq_aee_init(void)$/;"	f	file:
_mt_cpufreq_aee_init	mach/mt6795/mt_cpufreq_64.c	/^static void _mt_cpufreq_aee_init(void)$/;"	f	file:
_mt_cpufreq_attr	mach/mt6795/mt_cpufreq.c	/^static struct freq_attr *_mt_cpufreq_attr[] = {$/;"	v	typeref:struct:freq_attr	file:
_mt_cpufreq_attr	mach/mt6795/mt_cpufreq_64.c	/^static struct freq_attr *_mt_cpufreq_attr[] = {$/;"	v	typeref:struct:freq_attr	file:
_mt_cpufreq_driver	mach/mt6795/mt_cpufreq.c	/^static struct cpufreq_driver _mt_cpufreq_driver = {$/;"	v	typeref:struct:cpufreq_driver	file:
_mt_cpufreq_driver	mach/mt6795/mt_cpufreq_64.c	/^static struct cpufreq_driver _mt_cpufreq_driver = {$/;"	v	typeref:struct:cpufreq_driver	file:
_mt_cpufreq_early_suspend	mach/mt6795/mt_cpufreq.c	/^static void _mt_cpufreq_early_suspend(struct early_suspend *h)$/;"	f	file:
_mt_cpufreq_early_suspend	mach/mt6795/mt_cpufreq_64.c	/^static void _mt_cpufreq_early_suspend(struct early_suspend *h)$/;"	f	file:
_mt_cpufreq_early_suspend_handler	mach/mt6795/mt_cpufreq.c	/^static struct early_suspend _mt_cpufreq_early_suspend_handler = {$/;"	v	typeref:struct:early_suspend	file:
_mt_cpufreq_early_suspend_handler	mach/mt6795/mt_cpufreq_64.c	/^static struct early_suspend _mt_cpufreq_early_suspend_handler = {$/;"	v	typeref:struct:early_suspend	file:
_mt_cpufreq_get	mach/mt6795/mt_cpufreq.c	/^static unsigned int _mt_cpufreq_get(unsigned int cpu)$/;"	f	file:
_mt_cpufreq_get	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int _mt_cpufreq_get(unsigned int cpu)$/;"	f	file:
_mt_cpufreq_get_cpu_level	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int _mt_cpufreq_get_cpu_level(void)$/;"	f	file:
_mt_cpufreq_get_cur_phy_freq	mach/mt6795/mt_cpufreq.c	/^static unsigned int _mt_cpufreq_get_cur_phy_freq(enum mt_cpu_dvfs_id id)$/;"	f	file:
_mt_cpufreq_get_cur_phy_freq	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int _mt_cpufreq_get_cur_phy_freq(enum mt_cpu_dvfs_id id)$/;"	f	file:
_mt_cpufreq_init	mach/mt6795/mt_cpufreq.c	/^static int _mt_cpufreq_init(struct cpufreq_policy *policy)$/;"	f	file:
_mt_cpufreq_init	mach/mt6795/mt_cpufreq_64.c	/^static int _mt_cpufreq_init(struct cpufreq_policy *policy)$/;"	f	file:
_mt_cpufreq_late_resume	mach/mt6795/mt_cpufreq.c	/^static void _mt_cpufreq_late_resume(struct early_suspend *h)$/;"	f	file:
_mt_cpufreq_late_resume	mach/mt6795/mt_cpufreq_64.c	/^static void _mt_cpufreq_late_resume(struct early_suspend *h)$/;"	f	file:
_mt_cpufreq_pdev	mach/mt6795/mt_cpufreq_64.c	/^struct platform_device _mt_cpufreq_pdev = {$/;"	v	typeref:struct:platform_device
_mt_cpufreq_pdrv	mach/mt6795/mt_cpufreq.c	/^static struct platform_driver _mt_cpufreq_pdrv = {$/;"	v	typeref:struct:platform_driver	file:
_mt_cpufreq_pdrv	mach/mt6795/mt_cpufreq_64.c	/^static struct platform_driver _mt_cpufreq_pdrv = {$/;"	v	typeref:struct:platform_driver	file:
_mt_cpufreq_pdrv_exit	mach/mt6795/mt_cpufreq.c	/^module_exit(_mt_cpufreq_pdrv_exit);$/;"	v
_mt_cpufreq_pdrv_exit	mach/mt6795/mt_cpufreq.c	/^static void __exit _mt_cpufreq_pdrv_exit(void)$/;"	f	file:
_mt_cpufreq_pdrv_exit	mach/mt6795/mt_cpufreq_64.c	/^module_exit(_mt_cpufreq_pdrv_exit);$/;"	v
_mt_cpufreq_pdrv_exit	mach/mt6795/mt_cpufreq_64.c	/^static void __exit _mt_cpufreq_pdrv_exit(void)$/;"	f	file:
_mt_cpufreq_pdrv_init	mach/mt6795/mt_cpufreq.c	/^module_init(_mt_cpufreq_pdrv_init);$/;"	v
_mt_cpufreq_pdrv_init	mach/mt6795/mt_cpufreq.c	/^static int __init _mt_cpufreq_pdrv_init(void)$/;"	f	file:
_mt_cpufreq_pdrv_init	mach/mt6795/mt_cpufreq_64.c	/^late_initcall(_mt_cpufreq_pdrv_init);$/;"	v
_mt_cpufreq_pdrv_init	mach/mt6795/mt_cpufreq_64.c	/^static int __init _mt_cpufreq_pdrv_init(void)$/;"	f	file:
_mt_cpufreq_pdrv_probe	mach/mt6795/mt_cpufreq.c	/^static int _mt_cpufreq_pdrv_probe(struct platform_device *pdev)$/;"	f	file:
_mt_cpufreq_pdrv_probe	mach/mt6795/mt_cpufreq_64.c	/^static int _mt_cpufreq_pdrv_probe(struct platform_device *pdev)$/;"	f	file:
_mt_cpufreq_pdrv_remove	mach/mt6795/mt_cpufreq.c	/^static int _mt_cpufreq_pdrv_remove(struct platform_device *pdev)$/;"	f	file:
_mt_cpufreq_pdrv_remove	mach/mt6795/mt_cpufreq_64.c	/^static int _mt_cpufreq_pdrv_remove(struct platform_device *pdev)$/;"	f	file:
_mt_cpufreq_pm_ops	mach/mt6795/mt_cpufreq.c	/^static const struct dev_pm_ops _mt_cpufreq_pm_ops = {$/;"	v	typeref:struct:dev_pm_ops	file:
_mt_cpufreq_pm_ops	mach/mt6795/mt_cpufreq_64.c	/^static const struct dev_pm_ops _mt_cpufreq_pm_ops = {$/;"	v	typeref:struct:dev_pm_ops	file:
_mt_cpufreq_pm_restore_early	mach/mt6795/mt_cpufreq.c	/^static int _mt_cpufreq_pm_restore_early(struct device *dev) \/* for IPO-H HW(freq) \/ SW(opp_tbl_idx) *\/ \/\/ TODO: DON'T CARE???$/;"	f	file:
_mt_cpufreq_pm_restore_early	mach/mt6795/mt_cpufreq_64.c	/^static int _mt_cpufreq_pm_restore_early(struct device *dev)  $/;"	f	file:
_mt_cpufreq_pmic_table_init	mach/mt6795/mt_cpufreq_64.c	/^void _mt_cpufreq_pmic_table_init(void)$/;"	f
_mt_cpufreq_resume	mach/mt6795/mt_cpufreq.c	/^static int _mt_cpufreq_resume(struct device *dev)$/;"	f	file:
_mt_cpufreq_resume	mach/mt6795/mt_cpufreq_64.c	/^static int _mt_cpufreq_resume(struct device *dev)$/;"	f	file:
_mt_cpufreq_set	mach/mt6795/mt_cpufreq.c	/^static void _mt_cpufreq_set(enum mt_cpu_dvfs_id id, int new_opp_idx)$/;"	f	file:
_mt_cpufreq_set	mach/mt6795/mt_cpufreq_64.c	/^static void _mt_cpufreq_set(enum mt_cpu_dvfs_id id, int new_opp_idx)$/;"	f	file:
_mt_cpufreq_setup_freqs_table	mach/mt6795/mt_cpufreq.c	/^static int _mt_cpufreq_setup_freqs_table(struct cpufreq_policy *policy, struct mt_cpu_freq_info *freqs, int num)$/;"	f	file:
_mt_cpufreq_setup_freqs_table	mach/mt6795/mt_cpufreq_64.c	/^static int _mt_cpufreq_setup_freqs_table(struct cpufreq_policy *policy, struct mt_cpu_freq_info *freqs, int num)$/;"	f	file:
_mt_cpufreq_suspend	mach/mt6795/mt_cpufreq.c	/^static int _mt_cpufreq_suspend(struct device *dev)$/;"	f	file:
_mt_cpufreq_suspend	mach/mt6795/mt_cpufreq_64.c	/^static int _mt_cpufreq_suspend(struct device *dev)$/;"	f	file:
_mt_cpufreq_sync_opp_tbl_idx	mach/mt6795/mt_cpufreq.c	/^static void _mt_cpufreq_sync_opp_tbl_idx(void)$/;"	f	file:
_mt_cpufreq_sync_opp_tbl_idx	mach/mt6795/mt_cpufreq_64.c	/^static void _mt_cpufreq_sync_opp_tbl_idx(void)$/;"	f	file:
_mt_cpufreq_target	mach/mt6795/mt_cpufreq.c	/^static int _mt_cpufreq_target(struct cpufreq_policy *policy, unsigned int target_freq, unsigned int relation)$/;"	f	file:
_mt_cpufreq_target	mach/mt6795/mt_cpufreq_64.c	/^static int _mt_cpufreq_target(struct cpufreq_policy *policy, unsigned int target_freq, unsigned int relation)$/;"	f	file:
_mt_cpufreq_tlp_exit	mach/mt6795/mt_cpufreq_tlp.c	/^module_exit(_mt_cpufreq_tlp_exit);$/;"	v
_mt_cpufreq_tlp_exit	mach/mt6795/mt_cpufreq_tlp.c	/^static void __exit _mt_cpufreq_tlp_exit(void)$/;"	f	file:
_mt_cpufreq_tlp_init	mach/mt6795/mt_cpufreq_tlp.c	/^module_init(_mt_cpufreq_tlp_init);$/;"	v
_mt_cpufreq_tlp_init	mach/mt6795/mt_cpufreq_tlp.c	/^static int __init _mt_cpufreq_tlp_init(void)$/;"	f	file:
_mt_cpufreq_tlp_power_init	mach/mt6795/mt_cpufreq.c	/^static void _mt_cpufreq_tlp_power_init(struct mt_cpu_dvfs *p)$/;"	f	file:
_mt_cpufreq_verify	mach/mt6795/mt_cpufreq.c	/^static int _mt_cpufreq_verify(struct cpufreq_policy *policy)$/;"	f	file:
_mt_cpufreq_verify	mach/mt6795/mt_cpufreq_64.c	/^static int _mt_cpufreq_verify(struct cpufreq_policy *policy)$/;"	f	file:
_mt_get_bigcpu_freq	mach/mt6795/mt_cpufreq.c	/^static unsigned int _mt_get_bigcpu_freq(void)$/;"	f	file:
_mt_get_cpu_freq	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int _mt_get_cpu_freq(enum top_ckmuxsel sel)$/;"	f	file:
_mt_get_smallcpu_freq	mach/mt6795/mt_cpufreq.c	/^static unsigned int _mt_get_smallcpu_freq(void)$/;"	f	file:
_mt_gpufreq_aee_init	mach/mt6795/mt_gpufreq.c	/^static void _mt_gpufreq_aee_init(void)$/;"	f	file:
_mt_ptp_aee_init	mach/mt6795/mt_ptp.c	/^static void _mt_ptp_aee_init(void)$/;"	f	file:
_mt_ptp_aee_init	mach/mt6795/mt_ptp_64.c	/^static void _mt_ptp_aee_init(void)$/;"	f	file:
_mt_smp_get_core_count	mach/mt6795/mt-smp.c	/^static int _mt_smp_get_core_count(void)$/;"	f	file:
_or	mach/mt6795/mt_cpuidle.c	125;"	d	file:
_or	mach/mt6795/mt_cpuidle64.c	156;"	d	file:
_packet_info_t	dual_ccci/include/ccmni_pfp.h	/^typedef struct _packet_info_t$/;"	s
_parse_mask_val	mach/mt6795/mt_golden_setting.c	/^static int _parse_mask_val(char *buf, unsigned int *mask, unsigned int *golden_val)$/;"	f	file:
_perf_tst_case	eemcs/lte_dev_test_at.h	/^typedef enum _perf_tst_case {$/;"	g
_pmic_late_init	mach/mt6795/mt_pm_init.c	/^static void _pmic_late_init(void)$/;"	f	file:
_power_calculation	mach/mt6795/mt_cpufreq.c	/^static void _power_calculation(struct mt_cpu_dvfs *p, int oppidx, int ncpu)$/;"	f	file:
_power_calculation	mach/mt6795/mt_cpufreq_64.c	/^static void _power_calculation(struct mt_cpu_dvfs *p, int oppidx, int ncpu)$/;"	f	file:
_power_off_ca15l_vproc_vsram	mach/mt6795/mt_pm_init.c	/^static void _power_off_ca15l_vproc_vsram(void)$/;"	f	file:
_power_on_ca15l_vproc_vsram	mach/mt6795/mt_pm_init.c	/^static void _power_on_ca15l_vproc_vsram(void)$/;"	f	file:
_recv_fragment_ctrl	eemcs/lte_dev_test_lib.h	/^typedef struct _recv_fragment_ctrl{$/;"	s
_restore_default_volt	mach/mt6795/mt_cpufreq.c	/^static int _restore_default_volt(struct mt_cpu_dvfs *p)$/;"	f	file:
_restore_default_volt	mach/mt6795/mt_cpufreq_64.c	/^static int _restore_default_volt(struct mt_cpu_dvfs *p)$/;"	f	file:
_rgpd_allowlen_tst_case	eemcs/lte_dev_test_lib.h	/^typedef enum _rgpd_allowlen_tst_case {$/;"	g
_rpc_cfg_inf	dual_ccci/include/ccci_common.h	/^typedef struct _rpc_cfg_inf$/;"	s
_rpc_ctl_block	dual_ccci/ccci_rpc_main.c	/^typedef struct _rpc_ctl_block$/;"	s	file:
_rpc_stream_msg_t	dual_ccci/ccci_rpc_main.c	/^typedef struct _rpc_stream_msg_t$/;"	s	file:
_rrzo_	mach/mt6795/include/mach/camera_isp.h	/^    _rrzo_,     $/;"	e	enum:__anon204
_rrzo_d_	mach/mt6795/include/mach/camera_isp.h	/^    _rrzo_d_,   $/;"	e	enum:__anon204
_rt_dma_max_	mach/mt6795/include/mach/camera_isp.h	/^    _rt_dma_max_$/;"	e	enum:__anon204
_rtbc_buf_que_2_0_	mach/mt6795/include/mach/camera_isp.h	298;"	d
_rtbc_use_cq0c_	mach/mt6795/include/mach/camera_isp.h	643;"	d
_rx_basic_tst_case	eemcs/lte_dev_test_at.h	/^typedef enum _rx_basic_tst_case {$/;"	g
_search_available_freq_idx	mach/mt6795/mt_cpufreq.c	/^static int _search_available_freq_idx(struct mt_cpu_dvfs *p, unsigned int target_khz, unsigned int relation) \/* return -1 (not found) *\/$/;"	f	file:
_search_available_freq_idx	mach/mt6795/mt_cpufreq_64.c	/^int _search_available_freq_idx(struct mt_cpu_dvfs *p, unsigned int target_khz, unsigned int relation) $/;"	f
_search_available_volt	mach/mt6795/mt_cpufreq.c	/^static unsigned int _search_available_volt(struct mt_cpu_dvfs *p, unsigned int target_khz)$/;"	f	file:
_search_available_volt	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int _search_available_volt(struct mt_cpu_dvfs *p, unsigned int target_khz)$/;"	f	file:
_set_cur_volt_locked	mach/mt6795/mt_cpufreq.c	/^static int _set_cur_volt_locked(struct mt_cpu_dvfs *p, unsigned int mv)$/;"	f	file:
_set_cur_volt_locked	mach/mt6795/mt_cpufreq_64.c	/^static int _set_cur_volt_locked(struct mt_cpu_dvfs *p, unsigned int volt)  $/;"	f	file:
_set_no_limited	mach/mt6795/mt_cpufreq.c	/^static void _set_no_limited(struct mt_cpu_dvfs *p)$/;"	f	file:
_set_no_limited	mach/mt6795/mt_cpufreq_64.c	/^static void _set_no_limited(struct mt_cpu_dvfs *p)$/;"	f	file:
_signature	masp/asf/asf_inc/sec_auth.h	/^} _signature;$/;"	t	typeref:struct:__anon493
_smem_alloc	dual_ccci/include/ccci_common.h	/^typedef struct _smem_alloc$/;"	s
_snapshot_consume	mach/mt6795/mt_golden_setting.c	/^static struct snapshot *_snapshot_consume(struct golden *g)$/;"	f	file:
_snapshot_golden_setting	mach/mt6795/mt_golden_setting.c	/^static int _snapshot_golden_setting(struct golden *g, const char *func, const unsigned int line)$/;"	f	file:
_snapshot_produce	mach/mt6795/mt_golden_setting.c	/^static struct snapshot *_snapshot_produce(struct golden *g)$/;"	f	file:
_spm_dvfs_ctrl_volt	mach/mt6795/mt_cpufreq.c	/^static int _spm_dvfs_ctrl_volt(u32 value)$/;"	f	file:
_spm_dvfs_ctrl_volt	mach/mt6795/mt_cpufreq_64.c	/^static int _spm_dvfs_ctrl_volt(u32 value)$/;"	f	file:
_str	mach/mt6795/camera_isp.c	/^    char *_str[LOG_PPNUM][_LOG_MAX];$/;"	m	struct:_SV_LOG_STR	file:
_stub	eccci/port_ipc.h	/^	u8  _stub; $/;"	m	struct:local_para
_sync_opp_tbl_idx	mach/mt6795/mt_cpufreq.c	/^static int _sync_opp_tbl_idx(struct mt_cpu_dvfs *p)$/;"	f	file:
_sync_opp_tbl_idx	mach/mt6795/mt_cpufreq_64.c	/^static int _sync_opp_tbl_idx(struct mt_cpu_dvfs *p)$/;"	f	file:
_thermal_limited_verify	mach/mt6795/mt_cpufreq.c	/^static int _thermal_limited_verify(struct mt_cpu_dvfs *p, int new_opp_idx)$/;"	f	file:
_thermal_limited_verify	mach/mt6795/mt_cpufreq_64.c	/^static int _thermal_limited_verify(struct mt_cpu_dvfs *p, int new_opp_idx)$/;"	f	file:
_tty_ctl_block	dual_ccci/ccci_tty.c	/^typedef struct _tty_ctl_block{$/;"	s	file:
_tx_basic_tst_case	eemcs/lte_dev_test_lib.h	/^typedef enum _tx_basic_tst_case {$/;"	g
_ufdi_	mach/mt6795/include/mach/camera_isp.h	/^    _ufdi_,     $/;"	e	enum:__anon204
_ufeo_	mach/mt6795/include/mach/camera_isp.h	/^    _ufeo_,     $/;"	e	enum:__anon204
_use_kernel_ref_cnt_	mach/mt6795/include/mach/camera_isp.h	586;"	d
_venc_stream_	mach/mt6795/include/mach/camera_isp.h	/^    _venc_stream_,     $/;"	e	enum:__anon204
_vip2i_	mach/mt6795/include/mach/camera_isp.h	/^    _vip2i_,    $/;"	e	enum:__anon204
_vip3i_	mach/mt6795/include/mach/camera_isp.h	/^    _vip3i_,    $/;"	e	enum:__anon204
_vipi_	mach/mt6795/include/mach/camera_isp.h	/^    _vipi_ ,    $/;"	e	enum:__anon204
_vir_chr_ctl_block	dual_ccci/include/ccci_chrdev.h	/^typedef struct _vir_chr_ctl_block$/;"	s
_wdma_	mach/mt6795/include/mach/camera_isp.h	/^    _wdma_,     $/;"	e	enum:__anon204
_wrot_	mach/mt6795/include/mach/camera_isp.h	/^    _wrot_,    $/;"	e	enum:__anon204
a	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    int a;$/;"	m	struct:__anon246
a_add_key	masp/asf/core/alg_aes_legacy.c	/^void a_add_key(a_ctx_t *ctx, int round)$/;"	f
a_alloc_ctx	masp/asf/core/alg_aes_legacy.c	/^a_ctx_t *a_alloc_ctx(uchar *key, uint32 keyLen)$/;"	f
a_crypt_cbc	masp/asf/core/alg_aes_so.c	/^int a_crypt_cbc( a_ctx *ctx,$/;"	f
a_crypt_ecb	masp/asf/core/alg_aes_so.c	/^int a_crypt_ecb( a_ctx *ctx,$/;"	f
a_ctx	masp/asf/asf_inc/aes_so.h	/^} a_ctx;$/;"	t	typeref:struct:__anon509
a_ctx_t	masp/asf/core/alg_aes_legacy.c	/^} a_ctx_t;$/;"	t	typeref:struct:__anon472	file:
a_dec	masp/asf/core/alg_aes_legacy.c	/^static void a_dec(a_ctx_t *ctx, uchar input[16], uchar output[16])$/;"	f	file:
a_dec	masp/asf/core/alg_aes_so.c	/^int a_dec (a_ctx *ctx, const uchar *key, uint32 keysize)$/;"	f
a_enc	masp/asf/core/alg_aes_legacy.c	/^static void a_enc(a_ctx_t *ctx, uchar input[16], uchar output[16])$/;"	f	file:
a_enc	masp/asf/core/alg_aes_so.c	/^int a_enc (a_ctx *ctx, const uchar *key, uint32 keysize)$/;"	f
a_free_ctx	masp/asf/core/alg_aes_legacy.c	/^void a_free_ctx(a_ctx_t *ctx)$/;"	f
a_gen_tables	masp/asf/core/alg_aes_so.c	/^static void a_gen_tables( void )$/;"	f	file:
a_inv	masp/asf/core/alg_aes_legacy.c	39;"	d	file:
a_inv_mix_col	masp/asf/core/alg_aes_legacy.c	/^void a_inv_mix_col(a_ctx_t *ctx)$/;"	f
a_inv_shi_row	masp/asf/core/alg_aes_legacy.c	/^void a_inv_shi_row(a_ctx_t *ctx)$/;"	f
a_key_exp	masp/asf/core/alg_aes_legacy.c	/^void a_key_exp(a_ctx_t *ctx)$/;"	f
a_mix_col	masp/asf/core/alg_aes_legacy.c	/^void a_mix_col(a_ctx_t *ctx)$/;"	f
a_mul	masp/asf/core/alg_aes_legacy.c	38;"	d	file:
a_mul_manual	masp/asf/core/alg_aes_legacy.c	/^inline uchar a_mul_manual(uchar a, uchar b)$/;"	f
a_rotword	masp/asf/core/alg_aes_legacy.c	/^inline ulong a_rotword(ulong w)$/;"	f
a_shi_row	masp/asf/core/alg_aes_legacy.c	/^void a_shi_row(a_ctx_t *ctx)$/;"	f
a_sub_b	masp/asf/core/alg_aes_legacy.c	/^void a_sub_b(a_ctx_t *ctx)$/;"	f
a_subbytes	masp/asf/core/alg_aes_legacy.c	/^void a_subbytes(a_ctx_t *ctx)$/;"	f
a_subword	masp/asf/core/alg_aes_legacy.c	/^inline ulong a_subword(ulong w)$/;"	f
aat_cmd	ccci_util/ccci_util_lib_sys.c	/^static char aat_cmd[32];$/;"	v	file:
aat_err_no	ccci_util/ccci_util_lib_sys.c	/^static unsigned int aat_err_no;$/;"	v	file:
aat_err_str	ccci_util/ccci_util_lib_sys.c	/^static char aat_err_str[64];$/;"	v	file:
aat_para	ccci_util/ccci_util_lib_sys.c	/^static unsigned long  aat_para[8];$/;"	v	file:
aat_runtime_map_base_phy	ccci_util/ccci_util_lib_sys.c	/^static phys_addr_t aat_runtime_map_base_phy;$/;"	v	file:
aat_runtime_map_base_vir	ccci_util/ccci_util_lib_sys.c	/^static void __iomem * aat_runtime_map_base_vir;$/;"	v	file:
aat_show	ccci_util/ccci_util_lib_sys.c	/^static ssize_t aat_show(char *buf)$/;"	f	file:
aat_show_case	ccci_util/ccci_util_lib_sys.c	/^static int aat_show_case;$/;"	v	file:
aat_store	ccci_util/ccci_util_lib_sys.c	/^static ssize_t aat_store(const char *buf, size_t count)$/;"	f	file:
aat_write	ccci_util/ccci_util_lib_sys.c	/^static void aat_write(unsigned long  base, unsigned long  val, unsigned long  width)$/;"	f	file:
abist_meter	mach/mt6795/mt_pm_init.c	/^unsigned int abist_meter(int val)$/;"	f
abist_meter	mach/mt6795/mt_pm_init_64.c	/^unsigned int abist_meter(int val)$/;"	f
abist_meter_fops	mach/mt6795/mt_pm_init.c	/^static const struct file_operations abist_meter_fops = {$/;"	v	typeref:struct:file_operations	file:
abist_meter_fops	mach/mt6795/mt_pm_init_64.c	/^static const struct file_operations abist_meter_fops = {$/;"	v	typeref:struct:file_operations	file:
abist_meter_read	mach/mt6795/mt_pm_init.c	/^static int abist_meter_read(struct seq_file *m, void *v)$/;"	f	file:
abist_meter_read	mach/mt6795/mt_pm_init_64.c	/^static int abist_meter_read(struct seq_file *m, void *v)$/;"	f	file:
abist_meter_write	mach/mt6795/mt_pm_init.c	/^static int abist_meter_write(struct file *file, const char __user *buffer,$/;"	f	file:
abist_meter_write	mach/mt6795/mt_pm_init_64.c	/^static int abist_meter_write(struct file *file, const char __user *buffer,$/;"	f	file:
abnormal_int	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	abnormal_int:1;$/;"	m	struct:SDIO_WHISR::__anon302::__anon303
abnormal_int_count	eemcs/lte_hif_sdio.c	/^static KAL_UINT32 abnormal_int_count;$/;"	v	file:
abnormal_status	eemcs/lte_hif_sdio.h	/^    KAL_INT32   abnormal_status;$/;"	m	struct:_athif_test_param
abs_x_max	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u16 abs_x_max;$/;"	m	struct:goodix_ts_data
abs_x_max	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u16 abs_x_max;$/;"	m	struct:goodix_ts_data
abs_x_max	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u16 abs_x_max;$/;"	m	struct:goodix_ts_data
abs_x_max	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u16 abs_x_max;$/;"	m	struct:goodix_ts_data
abs_y_max	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u16 abs_y_max;$/;"	m	struct:goodix_ts_data
abs_y_max	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u16 abs_y_max;$/;"	m	struct:goodix_ts_data
abs_y_max	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u16 abs_y_max;$/;"	m	struct:goodix_ts_data
abs_y_max	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u16 abs_y_max;$/;"	m	struct:goodix_ts_data
abt	mach/mt6795/mt_cpuidle.c	/^        unsigned int count, rst, abt, brk;$/;"	m	struct:cpu_context	file:
abt	mach/mt6795/mt_cpuidle64.c	/^        unsigned int count, rst, abt, brk;$/;"	m	struct:dmnt_cpu_context	file:
acc_sensor	mach/mt6795/mt_devs.c	/^struct platform_device acc_sensor = {$/;"	v	typeref:struct:platform_device
accdet_device	mach/mt6795/mt_devs.c	/^struct platform_device accdet_device = {$/;"	v	typeref:struct:platform_device
access_null_pointer	aee/aed/aed-debug.c	/^static void noinline access_null_pointer(void)$/;"	f	file:
act_queue	conn_md/include/conn_md.h	/^	CONN_MD_QUEUE act_queue;$/;"	m	struct:_CONN_MD_STRUCT_
action	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned long action;$/;"	m	struct:hps_ctxt_struct
active	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int           active;$/;"	m	struct:__anon210
active	mach/mt6795/mt_cpuidle.c	/^	struct set_and_clear_regs active;                   \/* 0x300 *\/$/;"	m	struct:__anon263	typeref:struct:__anon263::set_and_clear_regs	file:
active	mach/mt6795/mt_cpuidle64.c	/^	struct set_and_clear_regs active;                   \/* 0x300 *\/$/;"	m	struct:__anon8	typeref:struct:__anon8::set_and_clear_regs	file:
active	mach/mt6795/mt_dormant.c	/^    struct set_and_clear_regs active;                   \/* 0x300 *\/$/;"	m	struct:__anon279	typeref:struct:__anon279::set_and_clear_regs	file:
active_md	dual_ccci/ccci_logical.c	/^static unsigned char active_md[MAX_MD_NUM];$/;"	v	file:
actuator_dev	mach/mt6795/mt_devs.c	/^static struct platform_device actuator_dev = {$/;"	v	typeref:struct:platform_device	file:
actuator_dev2	mach/mt6795/mt_devs.c	/^static struct platform_device actuator_dev2 = {$/;"	v	typeref:struct:platform_device	file:
adcChMeasCount	eccci/port_kernel.h	/^	u32 adcChMeasCount;$/;"	m	struct:ccci_rpc_gpio_adc_intput
adcChMeasSum	eccci/port_kernel.h	/^	u32 adcChMeasSum;$/;"	m	struct:ccci_rpc_gpio_adc_output
adcChName	eccci/port_kernel.h	/^	char adcChName[ADC_CH_NAME_STR_MAX_LEN];$/;"	m	struct:ccci_rpc_gpio_adc_intput
adcChNum	eccci/port_kernel.h	/^	u32 adcChNum;$/;"	m	struct:ccci_rpc_gpio_adc_intput
adcChNum	eccci/port_kernel.h	/^	u32 adcChNum;$/;"	m	struct:ccci_rpc_gpio_adc_output
add_hw_watchpoint	mach/mt6795/hw_watchpoint.c	/^int add_hw_watchpoint(struct wp_event *wp_event)$/;"	f
add_logic_layer_record	dual_ccci/ccci_statistics.c	/^void add_logic_layer_record(int md_id, ccci_msg_t *data, int drop)$/;"	f
addr	dual_ccci/include/ccci_layer.h	/^        unsigned int addr;    \/\/ For stream start addr$/;"	m	union:_ccci_msg::__anon389
addr	dual_ccci/include/ccci_layer.h	/^    unsigned int addr;$/;"	m	struct:__anon386
addr	dual_ccci/include/ccci_layer.h	/^    unsigned int addr;$/;"	m	struct:_ccci_stream_msg
addr	eccci/ccci_core.h	/^		u32 addr;	$/;"	m	union:_ccci_msg::__anon435
addr	mach/mt6795/include/mach/i2c.h	/^	u16 addr;		\/* slave address                        *\/$/;"	m	struct:mt_i2c_msg
addr	mach/mt6795/include/mach/isp.h	/^    unsigned long addr;   \/\/ register's addr$/;"	m	struct:mt_isp_reg_s
addr	mach/mt6795/include/mach/md32_helper.h	/^    u32               addr;$/;"	m	struct:__anon154
addr	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	kal_uint32 addr;$/;"	m	struct:__anon138
addr	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	kal_uint32 addr;$/;"	m	struct:__anon139
addr	mach/mt6795/mt_cpufreq.c	/^	} addr[NR_PMIC_WRAP_CMD];$/;"	m	struct:pmic_wrap_setting	typeref:struct:pmic_wrap_setting::__anon35	file:
addr	mach/mt6795/mt_cpufreq_64.c	/^	struct pmic_wrap_cmd addr[NR_PMIC_WRAP_CMD];$/;"	m	struct:pmic_wrap_setting	typeref:struct:pmic_wrap_setting::pmic_wrap_cmd	file:
addr	mach/mt6795/mt_golden_setting.c	/^	unsigned int addr;$/;"	m	struct:golden_setting	file:
address	eemcs/eemcs_boot.h	/^    unsigned int    address;	   \/* MD_Image start address *\/$/;"	m	struct:image_info
address	mach/mt6795/include/mach/mt_smi.h	/^    unsigned int       address;$/;"	m	struct:__anon164
address	mach/mt6795/include/mach/mt_smi.h	/^    unsigned int       address;$/;"	m	struct:__anon165
addressToDump	mach/mt6795/camera_isp.c	/^static uint32_t addressToDump[] = {$/;"	v	file:
adfsr	mach/mt6795/cpu_hibernate.c	/^    unsigned adfsr;$/;"	m	struct:fault_regs	file:
adfsr	mach/mt6795/hibernate64.c	/^    unsigned adfsr;$/;"	m	struct:fault_regs	file:
adfsr	mach/mt6795/mt_dormant.c	/^    unsigned adfsr;$/;"	m	struct:fault_regs	file:
adjust_kernel_cmd_line_setting_for_console	uart/uart.c	/^void adjust_kernel_cmd_line_setting_for_console(char *u_boot_cmd_line, char *kernel_cmd_line)$/;"	f
ae_ispGain_delay_frame	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  ae_ispGain_delay_frame;    \/\/isp gain delay frame for AE cycle$/;"	m	struct:imgsensor_info_struct
ae_sensor_gain_delay_frame	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  ae_sensor_gain_delay_frame;    \/\/sensor gain delay frame for AE cycle$/;"	m	struct:imgsensor_info_struct
ae_shut_delay_frame	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  ae_shut_delay_frame;    \/\/shutter delay frame for AE cycle$/;"	m	struct:imgsensor_info_struct
aed-y	aee/aed/Makefile	/^aed-y := aed-main.o aed-debug.o aed-process.o$/;"	m
aed_combo_exception_api	aee/common/aee-common.c	/^EXPORT_SYMBOL(aed_combo_exception_api);$/;"	v
aed_combo_exception_api	aee/common/aee-common.c	/^void aed_combo_exception_api(const int *log, int log_size, const int *phy, int phy_size,$/;"	f
aed_combo_exception_api	aee/common/dummy.c	/^EXPORT_SYMBOL(aed_combo_exception_api);$/;"	v
aed_combo_exception_api	aee/common/dummy.c	/^__weak void aed_combo_exception_api(const int *log, int log_size, const int *phy, int phy_size,$/;"	f
aed_dal_sem	aee/aed/aed-main.c	/^DEFINE_SEMAPHORE(aed_dal_sem);$/;"	v
aed_dev	aee/aed/aed-main.c	/^static struct aed_dev aed_dev;$/;"	v	typeref:struct:aed_dev	file:
aed_dev	aee/aed/aed-main.c	/^struct aed_dev {$/;"	s	file:
aed_device_lock	aee/aed/aed-main.c	/^static spinlock_t aed_device_lock;$/;"	v	file:
aed_ee_dev	aee/aed/aed-main.c	/^static struct miscdevice aed_ee_dev = {$/;"	v	typeref:struct:miscdevice	file:
aed_ee_fops	aee/aed/aed-main.c	/^static struct file_operations aed_ee_fops = {$/;"	v	typeref:struct:file_operations	file:
aed_ee_open	aee/aed/aed-main.c	/^static int aed_ee_open(struct inode *inode, struct file *filp)$/;"	f	file:
aed_ee_poll	aee/aed/aed-main.c	/^static unsigned int aed_ee_poll(struct file *file, struct poll_table_struct *ptable)$/;"	f	file:
aed_ee_read	aee/aed/aed-main.c	/^static ssize_t aed_ee_read(struct file *filp, char __user *buf, size_t count, loff_t *f_pos)$/;"	f	file:
aed_ee_release	aee/aed/aed-main.c	/^static int aed_ee_release(struct inode *inode, struct file *filp)$/;"	f	file:
aed_ee_write	aee/aed/aed-main.c	/^static ssize_t aed_ee_write(struct file *filp, const char __user *buf, size_t count,$/;"	f	file:
aed_eerec	aee/aed/aed-main.c	/^struct aed_eerec {		$/;"	s	file:
aed_exit	aee/aed/aed-main.c	/^module_exit(aed_exit);$/;"	v
aed_exit	aee/aed/aed-main.c	/^static void __exit aed_exit(void)$/;"	f	file:
aed_get_bt	aee/aed/aed-process.c	/^static void aed_get_bt(struct task_struct *tsk, struct aee_process_bt *bt)$/;"	f	file:
aed_get_process_bt	aee/aed/aed-process.c	/^int aed_get_process_bt(struct aee_process_bt *bt)$/;"	f
aed_get_traces	aee/aed/aed-main.c	/^static void aed_get_traces(char *msg)$/;"	f	file:
aed_init	aee/aed/aed-main.c	/^module_init(aed_init);$/;"	v
aed_init	aee/aed/aed-main.c	/^static int __init aed_init(void)$/;"	f	file:
aed_ioctl	aee/aed/aed-main.c	/^static long aed_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
aed_ioctl_bt	aee/aed/aed-main.c	/^static long aed_ioctl_bt(unsigned long arg)$/;"	f	file:
aed_ke_dev	aee/aed/aed-main.c	/^static struct miscdevice aed_ke_dev = {$/;"	v	typeref:struct:miscdevice	file:
aed_ke_fops	aee/aed/aed-main.c	/^static struct file_operations aed_ke_fops = {$/;"	v	typeref:struct:file_operations	file:
aed_ke_open	aee/aed/aed-main.c	/^static int aed_ke_open(struct inode *inode, struct file *filp)$/;"	f	file:
aed_ke_poll	aee/aed/aed-main.c	/^static unsigned int aed_ke_poll(struct file *file, struct poll_table_struct *ptable)$/;"	f	file:
aed_ke_read	aee/aed/aed-main.c	/^static ssize_t aed_ke_read(struct file *filp, char __user *buf, size_t count, loff_t *f_pos)$/;"	f	file:
aed_ke_release	aee/aed/aed-main.c	/^static int aed_ke_release(struct inode *inode, struct file *filp)$/;"	f	file:
aed_ke_write	aee/aed/aed-main.c	/^static ssize_t aed_ke_write(struct file *filp, const char __user *buf, size_t count,$/;"	f	file:
aed_kerec	aee/aed/aed-main.c	/^struct aed_kerec {		$/;"	s	file:
aed_md32_exception_api	aee/common/aee-common.c	/^EXPORT_SYMBOL(aed_md32_exception_api);$/;"	v
aed_md32_exception_api	aee/common/aee-common.c	/^void aed_md32_exception_api(const int *log, int log_size, const int *phy, int phy_size,$/;"	f
aed_md32_exception_api	aee/common/dummy.c	/^EXPORT_SYMBOL(aed_md32_exception_api);$/;"	v
aed_md32_exception_api	aee/common/dummy.c	/^__weak void aed_md32_exception_api(const int *log, int log_size, const int *phy, int phy_size,$/;"	f
aed_md_exception_api	aee/common/aee-common.c	/^EXPORT_SYMBOL(aed_md_exception_api);$/;"	v
aed_md_exception_api	aee/common/aee-common.c	/^void aed_md_exception_api(const int *log, int log_size, const int *phy, int phy_size,$/;"	f
aed_md_exception_api	aee/common/dummy.c	/^EXPORT_SYMBOL(aed_md_exception_api);$/;"	v
aed_md_exception_api	aee/common/dummy.c	/^__weak void aed_md_exception_api(const int *log, int log_size, const int *phy, int phy_size,$/;"	f
aed_proc_debug_done	aee/aed/aed-debug.c	/^int aed_proc_debug_done(struct proc_dir_entry *aed_proc_dir)$/;"	f
aed_proc_debug_done	aee/common/dummy.c	/^__weak int aed_proc_debug_done(struct proc_dir_entry *aed_proc_dir)$/;"	f
aed_proc_debug_init	aee/aed/aed-debug.c	/^int aed_proc_debug_init(struct proc_dir_entry *aed_proc_dir)$/;"	f
aed_proc_debug_init	aee/common/dummy.c	/^__weak int aed_proc_debug_init(struct proc_dir_entry *aed_proc_dir)$/;"	f
aed_proc_dir	aee/aed/aed-main.c	/^static struct proc_dir_entry *aed_proc_dir;$/;"	v	typeref:struct:proc_dir_entry	file:
aed_proc_done	aee/aed/aed-main.c	/^static int aed_proc_done(void)$/;"	f	file:
aed_proc_init	aee/aed/aed-main.c	/^static int aed_proc_init(void)$/;"	f	file:
aed_save_trace	aee/aed/aed-process.c	/^static int aed_save_trace(struct stackframe *frame, void *d)$/;"	f	file:
aed_wdt_RT_Monitor_dev	aee/aed/monitor_hang.c	/^static struct miscdevice aed_wdt_RT_Monitor_dev = {$/;"	v	typeref:struct:miscdevice	file:
aed_wdt_RT_Monitor_fops	aee/aed/monitor_hang.c	/^static struct file_operations aed_wdt_RT_Monitor_fops = {$/;"	v	typeref:struct:file_operations	file:
aed_wdt_tick_PowKey_dev	aee/aed/monitor_hang.c	/^static struct miscdevice aed_wdt_tick_PowKey_dev = {$/;"	v	typeref:struct:miscdevice	file:
aed_wdt_tick_PowKey_fops	aee/aed/monitor_hang.c	/^static struct file_operations aed_wdt_tick_PowKey_fops = {$/;"	v	typeref:struct:file_operations	file:
aee-y	aee/common/Makefile	/^aee-y	:=dummy.o$/;"	m
aee_common_exit	aee/common/aee-common.c	/^module_exit(aee_common_exit);$/;"	v
aee_common_exit	aee/common/aee-common.c	/^static void __exit aee_common_exit(void)$/;"	f	file:
aee_common_init	aee/common/aee-common.c	/^module_init(aee_common_init);$/;"	v
aee_common_init	aee/common/aee-common.c	/^static int __init aee_common_init(void)$/;"	f	file:
aee_dal_setcolor	aee/aed/aed.h	/^struct aee_dal_setcolor {$/;"	s
aee_dal_show	aee/aed/aed.h	/^struct aee_dal_show {$/;"	s
aee_disable_api	aee/common/aee-common.c	/^EXPORT_SYMBOL(aee_disable_api);$/;"	v
aee_disable_api	aee/common/aee-common.c	/^void aee_disable_api(void)$/;"	f
aee_dram_console_reserve_memory	aee/aed/dram_console.c	/^void aee_dram_console_reserve_memory(void)$/;"	f
aee_dump_ccci_debug_info	aee/aed/aed-main.c	/^__weak int aee_dump_ccci_debug_info(int md_id, void **addr, int *size) {$/;"	f
aee_dump_ccci_debug_info	eccci/ccci_core.c	/^int aee_dump_ccci_debug_info(int md_id, void **addr, int *size)$/;"	f
aee_dump_cpu_reg_bin	aee/common/wdt-atf.c	/^static void aee_dump_cpu_reg_bin(int cpu, struct pt_regs *regs)$/;"	f	file:
aee_dump_cpu_reg_bin	aee/common/wdt-handler.c	/^static void aee_dump_cpu_reg_bin(int cpu, void *regs_ptr)$/;"	f	file:
aee_dump_stack_top_binary	aee/common/reboot-reason.c	/^int aee_dump_stack_top_binary(char *buf, int buf_len, unsigned long bottom, unsigned long top)$/;"	f
aee_dumpbasic	aee/common/aee-common.c	/^void aee_dumpbasic(void)$/;"	f
aee_dumpnative	aee/ipanic/dump-process.c	/^void aee_dumpnative(void)$/;"	f
aee_excp_regs	aee/common/dummy.c	/^void *aee_excp_regs;$/;"	v
aee_excp_regs	aee/common/reboot-reason.c	/^void *aee_excp_regs;$/;"	v
aee_fiq_ipi_cpu_stop	aee/common/wdt-handler.c	/^void aee_fiq_ipi_cpu_stop(void *arg, void *regs, void *svc_sp)$/;"	f
aee_in_nested_panic	aee/common/dummy.c	/^__weak int aee_in_nested_panic(void)$/;"	f
aee_in_nested_panic	aee/common/reboot-reason.c	/^int aee_in_nested_panic(void)$/;"	f
aee_ioctl	aee/aed/aed.h	/^struct aee_ioctl {$/;"	s
aee_ipanic_init	aee/ipanic/ipanic_rom.c	/^int __init aee_ipanic_init(void)$/;"	f
aee_ipanic_init	aee/ipanic/ipanic_rom.c	/^module_init(aee_ipanic_init);$/;"	v
aee_kdump_cpu_stop	aee/mrdump/mrdump_full.c	/^static void aee_kdump_cpu_stop(void *arg, void *regs, void *svc_sp)$/;"	f	file:
aee_kdump_reboot	aee/common/dummy.c	/^__weak void aee_kdump_reboot(AEE_REBOOT_MODE reboot_mode, const char *msg, ...)$/;"	f
aee_kdump_reboot	aee/mrdump/mrdump_full.c	/^void aee_kdump_reboot(AEE_REBOOT_MODE reboot_mode, const char *msg, ...)$/;"	f
aee_kernel_Powerkey_is_press	aee/aed/monitor_hang.c	/^EXPORT_SYMBOL(aee_kernel_Powerkey_is_press);$/;"	v
aee_kernel_Powerkey_is_press	aee/aed/monitor_hang.c	/^int aee_kernel_Powerkey_is_press(void)$/;"	f
aee_kernel_Powerkey_is_press	aee/common/dummy.c	/^__weak  int aee_kernel_Powerkey_is_press(void)$/;"	f
aee_kernel_RT_Monitor_api	aee/aed/monitor_hang.c	/^void aee_kernel_RT_Monitor_api(int lParam)$/;"	f
aee_kernel_dal_api	aee/aed/aed-main.c	/^EXPORT_SYMBOL(aee_kernel_dal_api);$/;"	v
aee_kernel_dal_api	aee/aed/aed-main.c	/^void aee_kernel_dal_api(const char *file, const int line, const char *msg)$/;"	f
aee_kernel_dal_api	aee/common/dummy.c	/^EXPORT_SYMBOL(aee_kernel_dal_api);$/;"	v
aee_kernel_dal_api	aee/common/dummy.c	/^__weak void aee_kernel_dal_api(const char *file, const int line, const char *msg)$/;"	f
aee_kernel_exception_api	aee/common/aee-common.c	/^EXPORT_SYMBOL(aee_kernel_exception_api);$/;"	v
aee_kernel_exception_api	aee/common/aee-common.c	/^void aee_kernel_exception_api(const char *file, const int line, const int db_opt,$/;"	f
aee_kernel_exception_api	aee/common/dummy.c	/^EXPORT_SYMBOL(aee_kernel_exception_api);$/;"	v
aee_kernel_exception_api	aee/common/dummy.c	/^__weak void aee_kernel_exception_api(const char *file, const int line, const int db_opt,$/;"	f
aee_kernel_reminding_api	aee/common/aee-common.c	/^EXPORT_SYMBOL(aee_kernel_reminding_api);$/;"	v
aee_kernel_reminding_api	aee/common/aee-common.c	/^void aee_kernel_reminding_api(const char *file, const int line, const int db_opt,$/;"	f
aee_kernel_reminding_api	aee/common/dummy.c	/^EXPORT_SYMBOL(aee_kernel_reminding_api);$/;"	v
aee_kernel_reminding_api	aee/common/dummy.c	/^__weak void aee_kernel_reminding_api(const char *file, const int line, const int db_opt,$/;"	f
aee_kernel_warning_api	aee/common/aee-common.c	/^EXPORT_SYMBOL(aee_kernel_warning_api);$/;"	v
aee_kernel_warning_api	aee/common/aee-common.c	/^void aee_kernel_warning_api(const char *file, const int line, const int db_opt, const char *module,$/;"	f
aee_kernel_warning_api	aee/common/dummy.c	/^EXPORT_SYMBOL(aee_kernel_warning_api);$/;"	v
aee_kernel_warning_api	aee/common/dummy.c	/^__weak void aee_kernel_warning_api(const char *file, const int line, const int db_opt,$/;"	f
aee_kernel_wdt_kick_Powkey_api	aee/aed/monitor_hang.c	/^EXPORT_SYMBOL(aee_kernel_wdt_kick_Powkey_api);$/;"	v
aee_kernel_wdt_kick_Powkey_api	aee/aed/monitor_hang.c	/^void aee_kernel_wdt_kick_Powkey_api(const char *module, int msg)$/;"	f
aee_kernel_wdt_kick_Powkey_api	aee/common/dummy.c	/^__weak  void aee_kernel_wdt_kick_Powkey_api(const char *module, int msg)$/;"	f
aee_kernel_wdt_kick_api	aee/aed/monitor_hang.c	/^EXPORT_SYMBOL(aee_kernel_wdt_kick_api);$/;"	v
aee_kernel_wdt_kick_api	aee/aed/monitor_hang.c	/^int aee_kernel_wdt_kick_api(int kinterval)$/;"	f
aee_kernel_wdt_kick_api	aee/common/dummy.c	/^__weak  int aee_kernel_wdt_kick_api(int kinterval)$/;"	f
aee_mode	aee/aed/aed-main.c	/^int aee_mode = AEE_MODE_CUSTOMER_USER;$/;"	v
aee_nested_printf	aee/common/reboot-reason.c	/^int aee_nested_printf(const char *fmt, ...)$/;"	f
aee_nested_save_stack	aee/common/reboot-reason.c	/^inline int aee_nested_save_stack(struct pt_regs *regs)$/;"	f
aee_oops_create	aee/common/aee-common.c	/^EXPORT_SYMBOL(aee_oops_create);$/;"	v
aee_oops_create	aee/common/aee-common.c	/^struct aee_oops *aee_oops_create(AE_DEFECT_ATTR attr, AE_EXP_CLASS clazz, const char *module)$/;"	f
aee_oops_create	aee/common/dummy.c	/^__weak struct aee_oops *aee_oops_create(AE_DEFECT_ATTR attr, AE_EXP_CLASS clazz, const char *module)$/;"	f
aee_oops_free	aee/common/aee-common.c	/^EXPORT_SYMBOL(aee_oops_free);$/;"	v
aee_oops_free	aee/common/aee-common.c	/^void aee_oops_free(struct aee_oops *oops)$/;"	f
aee_oops_free	aee/common/dummy.c	/^__weak void aee_oops_free(struct aee_oops *oops)$/;"	f
aee_oops_set_backtrace	aee/common/aee-common.c	/^void aee_oops_set_backtrace(struct aee_oops *oops, const char *backtrace)$/;"	f
aee_oops_set_backtrace	aee/common/dummy.c	/^__weak void aee_oops_set_backtrace(struct aee_oops *oops, const char *backtrace)$/;"	f
aee_oops_set_process_path	aee/common/aee-common.c	/^void aee_oops_set_process_path(struct aee_oops *oops, const char *process_path)$/;"	f
aee_oops_set_process_path	aee/common/dummy.c	/^__weak void aee_oops_set_process_path(struct aee_oops *oops, const char *process_path)$/;"	f
aee_powerkey_notify_press	aee/aed/monitor_hang.c	/^EXPORT_SYMBOL(aee_powerkey_notify_press);$/;"	v
aee_powerkey_notify_press	aee/aed/monitor_hang.c	/^void aee_powerkey_notify_press(unsigned long pressed)$/;"	f
aee_powerkey_notify_press	aee/common/dummy.c	/^__weak  void aee_powerkey_notify_press(unsigned long pressed)$/;"	f
aee_print_bt	aee/common/reboot-reason.c	/^inline void aee_print_bt(struct pt_regs *regs)$/;"	f
aee_print_regs	aee/common/reboot-reason.c	/^inline void aee_print_regs(struct pt_regs *regs)$/;"	f
aee_rec_step_nested_panic	aee/common/reboot-reason.c	/^static inline void aee_rec_step_nested_panic(int step)$/;"	f	file:
aee_register_api	aee/common/aee-common.c	/^EXPORT_SYMBOL(aee_register_api);$/;"	v
aee_register_api	aee/common/aee-common.c	/^void aee_register_api(struct aee_kernel_api *aee_api)$/;"	f
aee_register_api	aee/common/dummy.c	/^__weak void aee_register_api(struct aee_kernel_api *aee_api)$/;"	f
aee_req_queue	aee/aed/aed-main.c	/^struct aee_req_queue {$/;"	s	file:
aee_rr_file	aee/common/reboot-reason.c	/^static struct proc_dir_entry *aee_rr_file;$/;"	v	typeref:struct:proc_dir_entry	file:
aee_rr_last	aee/common/dummy.c	/^__weak void aee_rr_last(struct last_reboot_reason *lrr)$/;"	f
aee_rr_proc_done	aee/common/dummy.c	/^__weak void aee_rr_proc_done(struct proc_dir_entry *aed_proc_dir)$/;"	f
aee_rr_proc_done	aee/common/reboot-reason.c	/^EXPORT_SYMBOL(aee_rr_proc_done);$/;"	v
aee_rr_proc_done	aee/common/reboot-reason.c	/^void aee_rr_proc_done(struct proc_dir_entry *aed_proc_dir)$/;"	f
aee_rr_proc_init	aee/common/dummy.c	/^__weak void aee_rr_proc_init(struct proc_dir_entry *aed_proc_dir)$/;"	f
aee_rr_proc_init	aee/common/reboot-reason.c	/^EXPORT_SYMBOL(aee_rr_proc_init);$/;"	v
aee_rr_proc_init	aee/common/reboot-reason.c	/^void aee_rr_proc_init(struct proc_dir_entry *aed_proc_dir)$/;"	f
aee_rr_reboot_reason_proc_fops	aee/common/reboot-reason.c	/^static const struct file_operations aee_rr_reboot_reason_proc_fops = {$/;"	v	typeref:struct:file_operations	file:
aee_rr_reboot_reason_proc_open	aee/common/reboot-reason.c	/^static int aee_rr_reboot_reason_proc_open(struct inode *inode, struct file *file)$/;"	f	file:
aee_rr_reboot_reason_show	aee/common/reboot-reason.c	/^int __weak aee_rr_reboot_reason_show(struct seq_file *m, void *v)$/;"	f
aee_rr_rec_cpu_dormant	mach/mt6795/mt_cpuidle.c	/^__weak unsigned long *aee_rr_rec_cpu_dormant(void) $/;"	f
aee_rr_rec_cpu_dormant	mach/mt6795/mt_cpuidle64.c	/^__weak unsigned long *aee_rr_rec_cpu_dormant(void) $/;"	f
aee_save_reg_stack_sram	aee/common/wdt-atf.c	/^static void aee_save_reg_stack_sram(int cpu)$/;"	f	file:
aee_save_reg_stack_sram	aee/common/wdt-handler.c	/^static void aee_save_reg_stack_sram(int cpu)$/;"	f	file:
aee_smp_send_stop	aee/common/wdt-handler.c	/^void aee_smp_send_stop(void)$/;"	f
aee_sram_printk	aee/common/aee-common.c	/^EXPORT_SYMBOL(aee_sram_printk);$/;"	v
aee_sram_printk	aee/common/aee-common.c	/^void aee_sram_printk(const char *fmt, ...)$/;"	f
aee_sram_printk	aee/common/dummy.c	/^EXPORT_SYMBOL(aee_sram_printk);$/;"	v
aee_sram_printk	aee/common/dummy.c	/^__weak void aee_sram_printk(const char *fmt, ...)$/;"	f
aee_stop_nested_panic	aee/common/dummy.c	/^__weak void aee_stop_nested_panic(struct pt_regs *regs)$/;"	f
aee_stop_nested_panic	aee/common/reboot-reason.c	/^asmlinkage void aee_stop_nested_panic(struct pt_regs *regs)$/;"	f
aee_thread_user_stack	aee/aed/aed.h	/^struct aee_thread_user_stack {$/;"	s
aee_trigger_kdb	aee/common/aee-common.c	/^void aee_trigger_kdb(void)$/;"	f
aee_trigger_kdb	aee/common/dummy.c	/^__weak void aee_trigger_kdb(void)$/;"	f
aee_wdt_atf_entry	aee/common/wdt-atf.c	/^void notrace aee_wdt_atf_entry(void)$/;"	f
aee_wdt_atf_info	aee/common/wdt-atf.c	/^void aee_wdt_atf_info(unsigned int cpu, struct pt_regs *regs)$/;"	f
aee_wdt_dump_backtrace	aee/common/wdt-atf.c	/^static void aee_wdt_dump_backtrace(unsigned int cpu, struct pt_regs *regs)$/;"	f	file:
aee_wdt_dump_info	aee/common/dummy.c	/^__weak void aee_wdt_dump_info(void)$/;"	f
aee_wdt_dump_info	aee/common/wdt-atf.c	/^void aee_wdt_dump_info(void)$/;"	f
aee_wdt_dump_info	aee/common/wdt-handler.c	/^void aee_wdt_dump_info(void)$/;"	f
aee_wdt_dump_stack_bin	aee/common/wdt-atf.c	/^static void aee_wdt_dump_stack_bin(unsigned int cpu, unsigned long bottom, unsigned long top)$/;"	f	file:
aee_wdt_dump_stack_bin	aee/common/wdt-handler.c	/^static void aee_wdt_dump_stack_bin(unsigned int cpu, unsigned long bottom, unsigned long top)$/;"	f	file:
aee_wdt_fiq_info	aee/common/dummy.c	/^__weak void aee_wdt_fiq_info(void *arg, void *regs, void *svc_sp)$/;"	f
aee_wdt_fiq_info	aee/common/wdt-handler.c	/^void aee_wdt_fiq_info(void *arg, void *regs, void *svc_sp)$/;"	f
aee_wdt_init	aee/common/wdt-atf.c	/^module_init(aee_wdt_init);$/;"	v
aee_wdt_init	aee/common/wdt-atf.c	/^static int __init aee_wdt_init(void)$/;"	f	file:
aee_wdt_init	aee/common/wdt-handler.c	/^module_init(aee_wdt_init);$/;"	v
aee_wdt_init	aee/common/wdt-handler.c	/^static int __init aee_wdt_init(void)$/;"	f	file:
aee_wdt_irq_info	aee/common/dummy.c	/^__weak void aee_wdt_irq_info(void)$/;"	f
aee_wdt_irq_info	aee/common/wdt-atf.c	/^void aee_wdt_irq_info(void)$/;"	f
aee_wdt_irq_info	aee/common/wdt-handler.c	/^void aee_wdt_irq_info(void)$/;"	f
aee_wdt_percpu_printf	aee/common/wdt-atf.c	/^void aee_wdt_percpu_printf(int cpu, const char *fmt, ...)$/;"	f
aee_wdt_percpu_printf	aee/common/wdt-handler.c	/^void aee_wdt_percpu_printf(int cpu, const char *fmt, ...)$/;"	f
aee_wdt_printf	aee/common/dummy.c	/^__weak void aee_wdt_printf(const char *fmt, ...)$/;"	f
aee_wdt_printf	aee/common/wdt-atf.c	/^void aee_wdt_printf(const char *fmt, ...)$/;"	f
aee_wdt_printf	aee/common/wdt-handler.c	/^void aee_wdt_printf(const char *fmt, ...)$/;"	f
aes	masp/asf/core/alg_aes_so.c	/^a_ctx aes;$/;"	v
aes_init_done	masp/asf/core/alg_aes_so.c	/^static int aes_init_done = 0;$/;"	v	file:
aes_key_len	masp/asf/core/alg_aes_so.c	/^uint32                                  aes_key_len = 0;$/;"	v
aes_legacy_dec	masp/asf/core/alg_aes_legacy.c	/^int aes_legacy_dec(uchar* input_buf,  uint32 input_len, uchar* output_buf, uint32 output_len)$/;"	f
aes_legacy_enc	masp/asf/core/alg_aes_legacy.c	/^int aes_legacy_enc(uchar* input_buf,  uint32 input_len, uchar* output_buf, uint32 output_len)$/;"	f
aes_legacy_init_key	masp/asf/core/alg_aes_legacy.c	/^int aes_legacy_init_key(uchar* key_buf, uint32 key_len)$/;"	f
aes_legacy_init_vector	masp/asf/core/alg_aes_legacy.c	/^int aes_legacy_init_vector(void)$/;"	f
aes_so_dec	masp/asf/core/alg_aes_so.c	/^int aes_so_dec (uchar* ip_buf,  uint32 ip_len, uchar* op_buf, uint32 op_len)$/;"	f
aes_so_enc	masp/asf/core/alg_aes_so.c	/^int aes_so_enc (uchar* ip_buf,  uint32 ip_len, uchar* op_buf, uint32 op_len)$/;"	f
aes_so_init_key	masp/asf/core/alg_aes_so.c	/^int aes_so_init_key (uchar* key_buf,  uint32 key_len)$/;"	f
aes_so_init_vector	masp/asf/core/alg_aes_so.c	/^int aes_so_init_vector (void)$/;"	f
aes_version	masp/asf/asf_inc/sec_cipher_header.h	/^    unsigned int aes_version;$/;"	m	struct:_SEC_CIPHER_IMG_HEADER
aif_ctrl_cb	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    wmt_aif_ctrl_cb aif_ctrl_cb;$/;"	m	struct:_CMB_STUB_CB_
aifsr	mach/mt6795/cpu_hibernate.c	/^    unsigned aifsr;$/;"	m	struct:fault_regs	file:
aifsr	mach/mt6795/hibernate64.c	/^    unsigned aifsr;$/;"	m	struct:fault_regs	file:
aifsr	mach/mt6795/mt_dormant.c	/^    unsigned aifsr;$/;"	m	struct:fault_regs	file:
alias_end_of_interrupt	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned int alias_end_of_interrupt;       \/* 0x24 *\/$/;"	m	struct:__anon264	file:
alias_end_of_interrupt	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int alias_end_of_interrupt;       \/* 0x24 *\/$/;"	m	struct:__anon9	file:
alias_end_of_interrupt	mach/mt6795/mt_dormant.c	/^    volatile unsigned int alias_end_of_interrupt;       \/* 0x24 *\/$/;"	m	struct:__anon280	file:
alias_highest_pending	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned const int alias_highest_pending;  \/* 0x28 *\/$/;"	m	struct:__anon264	file:
alias_highest_pending	mach/mt6795/mt_dormant.c	/^    volatile unsigned const int alias_highest_pending;  \/* 0x28 *\/$/;"	m	struct:__anon280	file:
aliased_binary_point	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned int aliased_binary_point;         \/* 0x1c *\/$/;"	m	struct:__anon264	file:
aliased_binary_point	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int aliased_binary_point;         \/* 0x1c *\/$/;"	m	struct:__anon9	file:
aliased_binary_point	mach/mt6795/mt_dormant.c	/^    volatile unsigned int aliased_binary_point;         \/* 0x1c *\/$/;"	m	struct:__anon280	file:
aliased_highest_pending	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int aliased_highest_pending;      \/* 0x28 *\/$/;"	m	struct:__anon9	file:
aliased_interrupt_ack	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned const int aliased_interrupt_ack;  \/* 0x20 *\/$/;"	m	struct:__anon264	file:
aliased_interrupt_ack	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned const int aliased_interrupt_ack;  \/* 0x20 *\/$/;"	m	struct:__anon9	file:
aliased_interrupt_ack	mach/mt6795/mt_dormant.c	/^    volatile unsigned const int aliased_interrupt_ack;  \/* 0x20 *\/$/;"	m	struct:__anon280	file:
alignment	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^    uint32_t    alignment;  \/* IN *\/        $/;"	m	struct:__anon241
all_buf_full	eemcs/lte_hif_sdio.h	/^    KAL_MUTEX all_buf_full;$/;"	m	struct:HIF_SDIO_HANDLE
all_ch	dual_ccci/ccci_statistics.c	/^    logic_ch_record_t    all_ch[CCCI_MAX_CH_NUM];$/;"	m	struct:_ch_history	file:
allow_len_list	eemcs/lte_dev_test.c	/^allowlen_info_t allow_len_list[] = {$/;"	v
allowlen_info_t	eemcs/lte_dev_test.c	/^} allowlen_info_t;$/;"	t	typeref:struct:_allowlen_info	file:
alsps_sensor	mach/mt6795/mt_devs.c	/^struct platform_device alsps_sensor = {$/;"	v	typeref:struct:platform_device
amp	mach/mt6795/mt_cpuidle.c	144;"	d	file:
amp	mach/mt6795/mt_cpuidle64.c	175;"	d	file:
andro_length	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        andro_length;   $/;"	m	struct:__anon481
andro_offset	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        andro_offset;   $/;"	m	struct:__anon481
android_main	aee/aed/aed-main.c	/^AED_CURRENT_KE_OPEN(android_main);$/;"	v
android_main	aee/aed/aed-main.c	/^AED_PROC_CURRENT_KE_FOPS(android_main);$/;"	v
android_radio	aee/aed/aed-main.c	/^AED_CURRENT_KE_OPEN(android_radio);$/;"	v
android_radio	aee/aed/aed-main.c	/^AED_PROC_CURRENT_KE_FOPS(android_radio);$/;"	v
android_system	aee/aed/aed-main.c	/^AED_CURRENT_KE_OPEN(android_system);$/;"	v
android_system	aee/aed/aed-main.c	/^AED_PROC_CURRENT_KE_FOPS(android_system);$/;"	v
ap2md_bus_timeout_irq_flags	eccci/modem_cldma.h	/^	unsigned long ap2md_bus_timeout_irq_flags;$/;"	m	struct:md_cd_ctrl
ap2md_bus_timeout_irq_flags	eccci/mt6795/cldma_platform.h	/^	unsigned long ap2md_bus_timeout_irq_flags;$/;"	m	struct:md_hw_info
ap2md_bus_timeout_irq_id	eccci/modem_cldma.h	/^	unsigned int ap2md_bus_timeout_irq_id;$/;"	m	struct:md_cd_ctrl
ap2md_bus_timeout_irq_id	eccci/mt6795/cldma_platform.h	/^	unsigned int ap2md_bus_timeout_irq_id;$/;"	m	struct:md_hw_info
ap2md_cmd_cnt	eemcs/eemcs_fs_ut.c	/^static volatile KAL_UINT32 ap2md_cmd_cnt = 0;   \/\/ Indicator of AP to MD commands$/;"	v	file:
ap_ccif_base	eccci/modem_cldma.h	/^	void __iomem *ap_ccif_base;$/;"	m	struct:md_cd_ctrl
ap_ccif_base	eccci/mt6795/cldma_platform.h	/^	unsigned long ap_ccif_base;$/;"	m	struct:md_hw_info
ap_ccif_irq_flags	eccci/modem_cldma.h	/^	unsigned long ap_ccif_irq_flags;$/;"	m	struct:md_cd_ctrl
ap_ccif_irq_flags	eccci/mt6795/cldma_platform.h	/^	unsigned long ap_ccif_irq_flags;$/;"	m	struct:md_hw_info
ap_ccif_irq_id	eccci/modem_cldma.h	/^	unsigned int ap_ccif_irq_id;$/;"	m	struct:md_cd_ctrl
ap_ccif_irq_id	eccci/mt6795/cldma_platform.h	/^	unsigned int ap_ccif_irq_id;$/;"	m	struct:md_hw_info
ap_info	eemcs/eemcs_boot.h	/^	AP_CHECK_INFO   ap_info;$/;"	m	struct:md_info
ap_platform	ccci_util/ccci_util_lib_load_img.c	/^static char*				ap_platform=AP_PLATFORM_INFO;$/;"	v	file:
ap_platform	eemcs/eemcs_boot.h	/^    char			ap_platform[AP_PLATFORM_LEN];$/;"	m	struct:md_info
app_d_area	mach/mt6795/include/mach/md32_helper.h	/^  unsigned int app_d_area;$/;"	m	struct:__anon151
app_p_area	mach/mt6795/include/mach/md32_helper.h	/^  unsigned int app_p_area;$/;"	m	struct:__anon151
app_ptr_d	mach/mt6795/include/mach/md32_helper.h	/^  unsigned int app_ptr_d;$/;"	m	struct:__anon151
app_ptr_p	mach/mt6795/include/mach/md32_helper.h	/^  unsigned int app_ptr_p;$/;"	m	struct:__anon151
append_elf_note	aee/mrdump/mrdump_full.c	/^static u32 *append_elf_note(u32 *buf, char *name, unsigned type, void *data,$/;"	f	file:
apuart_of_ids	uart/uart.c	/^static const struct of_device_id apuart_of_ids[] = {$/;"	v	typeref:struct:of_device_id	file:
arch_decomp_setup	mach/mt6795/include/mach/uncompress.h	/^static void arch_decomp_setup(void)$/;"	f
arch_decomp_wdog	mach/mt6795/include/mach/uncompress.h	56;"	d
arch_delay_timer	mach/mt6795/ca7_timer.c	/^static struct delay_timer arch_delay_timer; \/*add for big-little arch _delay(buswait)*\/$/;"	v	typeref:struct:delay_timer	file:
arch_idle	mach/mt6795/mt_idle.c	/^void arch_idle(void)$/;"	f
arch_idle	mach/mt6795/mt_idle_64.c	/^void arch_idle(void)$/;"	f
arch_timer_available	mach/mt6795/ca53_timer.c	/^static int arch_timer_available(void)$/;"	f	file:
arch_timer_counter_read	mach/mt6795/ca7_timer.c	/^static inline cycle_t arch_timer_counter_read(void)$/;"	f	file:
arch_timer_cpu_notify	mach/mt6795/ca53_timer.c	/^static int __cpuinit arch_timer_cpu_notify(struct notifier_block *self,$/;"	f	file:
arch_timer_evt	mach/mt6795/ca53_timer.c	/^static struct clock_event_device __percpu *arch_timer_evt;$/;"	v	typeref:struct:__percpu	file:
arch_timer_get_rate	mach/mt6795/ca53_timer.c	/^u32 arch_timer_get_rate(void)$/;"	f
arch_timer_get_timecounter	mach/mt6795/ca53_timer.c	/^struct timecounter *arch_timer_get_timecounter(void)$/;"	f
arch_timer_handler_phys	mach/mt6795/ca53_timer.c	/^static irqreturn_t arch_timer_handler_phys(int irq, void *dev_id)$/;"	f	file:
arch_timer_handler_virt	mach/mt6795/ca53_timer.c	/^static irqreturn_t arch_timer_handler_virt(int irq, void *dev_id)$/;"	f	file:
arch_timer_init	mach/mt6795/ca53_timer.c	/^static void __init arch_timer_init(struct device_node *np)$/;"	f	file:
arch_timer_ppi	mach/mt6795/ca53_timer.c	/^static int arch_timer_ppi[MAX_TIMER_PPI];$/;"	v	file:
arch_timer_rate	mach/mt6795/ca53_timer.c	/^static u32 arch_timer_rate;$/;"	v	file:
arch_timer_read_counter	mach/mt6795/ca53_timer.c	/^u64 arch_timer_read_counter(void)$/;"	f
arch_timer_read_current_timer	mach/mt6795/ca7_timer.c	/^static unsigned long arch_timer_read_current_timer(void)$/;"	f	file:
arch_timer_register	mach/mt6795/ca53_timer.c	/^static int __init arch_timer_register(void)$/;"	f	file:
arch_timer_set_mode_phys	mach/mt6795/ca53_timer.c	/^static void arch_timer_set_mode_phys(enum clock_event_mode mode,$/;"	f	file:
arch_timer_set_mode_virt	mach/mt6795/ca53_timer.c	/^static void arch_timer_set_mode_virt(enum clock_event_mode mode,$/;"	f	file:
arch_timer_set_next_event_phys	mach/mt6795/ca53_timer.c	/^static int arch_timer_set_next_event_phys(unsigned long evt,$/;"	f	file:
arch_timer_set_next_event_virt	mach/mt6795/ca53_timer.c	/^static int arch_timer_set_next_event_virt(unsigned long evt,$/;"	f	file:
arch_timer_setup	mach/mt6795/ca53_timer.c	/^static int __cpuinit arch_timer_setup(struct clock_event_device *clk)$/;"	f	file:
arch_timer_stop	mach/mt6795/ca53_timer.c	/^static void __cpuinit arch_timer_stop(struct clock_event_device *clk)$/;"	f	file:
arch_timer_use_virtual	mach/mt6795/ca53_timer.c	/^static bool arch_timer_use_virtual = true;$/;"	v	file:
arg	aee/aed/aed.h	/^		unsigned int arg;	\/* simple argument *\/$/;"	m	union:__anon427::__anon429
arm_pll_fsel_op	mach/mt6795/mt_clkmgr.c	/^static void arm_pll_fsel_op(struct pll *pll, unsigned int value)$/;"	f	file:
arm_pll_fsel_op	mach/mt6795/mt_clkmgr_64.c	/^static void arm_pll_fsel_op(struct pll *pll, unsigned int value)$/;"	f	file:
arm_pll_ops	mach/mt6795/mt_clkmgr.c	/^static struct pll_ops arm_pll_ops = {$/;"	v	typeref:struct:pll_ops	file:
arm_pll_ops	mach/mt6795/mt_clkmgr.c	/^static struct pll_ops arm_pll_ops;$/;"	v	typeref:struct:pll_ops	file:
arm_pll_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct pll_ops arm_pll_ops = {$/;"	v	typeref:struct:pll_ops	file:
arm_pll_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct pll_ops arm_pll_ops;$/;"	v	typeref:struct:pll_ops	file:
arm_pmu	mach/mt6795/include/mach/pmu_v7.h	/^struct arm_pmu {$/;"	s
armv7_a9_perf_types	mach/mt6795/include/mach/pmu_v7.h	/^enum armv7_a9_perf_types {                                     $/;"	g
armv7_pmnc_counter_has_overflowed	mach/mt6795/pmu_v7.c	/^static inline int armv7_pmnc_counter_has_overflowed(unsigned long pmnc,$/;"	f	file:
armv7_pmnc_disable_counter	mach/mt6795/pmu_v7.c	/^static inline u32 armv7_pmnc_disable_counter(unsigned int idx)$/;"	f	file:
armv7_pmnc_dump_regs	mach/mt6795/pmu_v7.c	/^static void armv7_pmnc_dump_regs(void)$/;"	f	file:
armv7_pmnc_enable_counter	mach/mt6795/pmu_v7.c	/^static inline u32 armv7_pmnc_enable_counter(unsigned int idx)$/;"	f	file:
armv7_pmnc_get_overflow_status	mach/mt6795/pmu_v7.c	/^static u32 armv7_pmnc_get_overflow_status(void)$/;"	f	file:
armv7_pmnc_has_overflowed	mach/mt6795/pmu_v7.c	/^static inline int armv7_pmnc_has_overflowed(unsigned long pmnc)$/;"	f	file:
armv7_pmnc_read	mach/mt6795/pmu_v7.c	/^static inline unsigned long armv7_pmnc_read(void)$/;"	f	file:
armv7_pmnc_select_counter	mach/mt6795/pmu_v7.c	/^static inline int armv7_pmnc_select_counter(unsigned int idx)$/;"	f	file:
armv7_pmnc_write	mach/mt6795/pmu_v7.c	/^static inline void armv7_pmnc_write(unsigned long val)$/;"	f	file:
armv7_pmnc_write_evtsel	mach/mt6795/pmu_v7.c	/^static inline void armv7_pmnc_write_evtsel(unsigned int idx, u32 val)$/;"	f	file:
armv7_read_num_pmnc_events	mach/mt6795/pmu_v7.c	/^static u32 __init armv7_read_num_pmnc_events(void)$/;"	f	file:
armv7pmu	mach/mt6795/pmu_v7.c	/^struct arm_pmu armv7pmu = {$/;"	v	typeref:struct:arm_pmu
armv7pmu_disable_event	mach/mt6795/pmu_v7.c	/^static void armv7pmu_disable_event(u32 event, int idx)$/;"	f	file:
armv7pmu_enable	mach/mt6795/pmu_v7.c	/^static void armv7pmu_enable(void *info)$/;"	f	file:
armv7pmu_enable_event	mach/mt6795/pmu_v7.c	/^static void armv7pmu_enable_event(u32 event , int idx)$/;"	f	file:
armv7pmu_read_all_counter	mach/mt6795/pmu_v7.c	/^static void armv7pmu_read_all_counter(void *info)$/;"	f	file:
armv7pmu_read_counter	mach/mt6795/pmu_v7.c	/^static inline u32 armv7pmu_read_counter(int idx)$/;"	f	file:
armv7pmu_reset	mach/mt6795/pmu_v7.c	/^static void armv7pmu_reset(void *info)$/;"	f	file:
armv7pmu_start	mach/mt6795/pmu_v7.c	/^static void armv7pmu_start(void *info)$/;"	f	file:
armv7pmu_stop	mach/mt6795/pmu_v7.c	/^static void armv7pmu_stop(void *info)$/;"	f	file:
armv7pmu_write_counter	mach/mt6795/pmu_v7.c	/^static inline void armv7pmu_write_counter(int idx, u32 value)$/;"	f	file:
array	dual_ccci/ccci_mk_node.c	/^    ccci_node_type_t array[CCCI_NODE_TYPE_NUM];$/;"	m	struct:_ccci_node_type_table	file:
array	dual_ccci/include/ccci_chrdev.h	/^    CCCI_BUFF_T *array;$/;"	m	struct:recv_array
asUINT32	eemcs/lte_hif_sdio.h	/^        KAL_UINT32         asUINT32;$/;"	m	union:SDIO_TX_SDU_HEADER::__anon298
asUINT32	eemcs/lte_hif_sdio.h	/^        KAL_UINT32         asUINT32;$/;"	m	union:SDIO_WASR::__anon300
asUINT32	eemcs/lte_hif_sdio.h	/^        KAL_UINT32         asUINT32;$/;"	m	union:SDIO_WHISR::__anon302
asUINT32	eemcs/lte_hif_sdio.h	/^        KAL_UINT32         asUINT32;$/;"	m	union:SDIO_WTSR0::__anon304
asUINT32	eemcs/lte_hif_sdio.h	/^        KAL_UINT32         asUINT32;$/;"	m	union:SDIO_WTSR1::__anon306
asf_get_build_info	masp/asf/core/sec_boot_lib.c	/^char* asf_get_build_info(void)$/;"	f
asf_link	masp/Makefile	/^asf_link := asf$/;"	m
assert	dual_ccci/include/ccci_layer.h	/^        } assert;    $/;"	m	union:dump_debug_info::__anon391	typeref:struct:dump_debug_info::__anon391::__anon392
assert	dual_ccci/include/ccci_md.h	/^    EX_ASSERTFAIL_T assert;$/;"	m	union:__anon407
assert	eccci/ccci_core.h	/^		} assert;	$/;"	m	union:dump_debug_info::__anon437	typeref:struct:dump_debug_info::__anon437::__anon438
assert	eccci/ccci_core.h	/^	EX_ASSERTFAIL_T assert;$/;"	m	union:__anon434
assert	eemcs/eemcs_expt.h	/^		} assert;	$/;"	m	union:dump_debug_info::__anon345	typeref:struct:dump_debug_info::__anon345::__anon346
assert	eemcs/eemcs_expt.h	/^	EX_ASSERTFAIL_T assert;$/;"	m	union:__anon344
assert_bit	eccci/ccci_core.h	/^	u16 assert_bit:1;$/;"	m	struct:ccci_header
assert_type	aee/aed/aed-main.c	/^	char assert_type[32];$/;"	m	struct:aed_eerec	file:
assert_when_msdc_fail	eemcs/lte_dev_sdio_hal.c	/^unsigned int assert_when_msdc_fail = 0;$/;"	v
assert_when_msdc_fail	eemcs/lte_dev_sdio_hal.c	/^unsigned int assert_when_msdc_fail = 1;$/;"	v
ast_dump_size	ccci_util/ccci_util_lib_sys.c	/^static unsigned long  ast_dump_size;$/;"	v	file:
ast_dump_start_addr	ccci_util/ccci_util_lib_sys.c	/^static unsigned long  ast_dump_start_addr;$/;"	v	file:
ast_dump_width	ccci_util/ccci_util_lib_sys.c	/^static unsigned long  ast_dump_width;$/;"	v	file:
at_msg_status	eemcs/lte_dev_test.h	/^} at_msg_status;$/;"	t	typeref:struct:_at_msg_status
at_mtlte_hif_get_test_param	eemcs/lte_hif_sdio.c	/^athif_test_param_t at_mtlte_hif_get_test_param(void)$/;"	f
at_mtlte_hif_sdio_clear_tx_count	eemcs/lte_hif_sdio.c	/^KAL_INT32 at_mtlte_hif_sdio_clear_tx_count(void)$/;"	f
at_mtlte_hif_sdio_get_driver_own	eemcs/lte_hif_sdio.c	/^KAL_INT32 at_mtlte_hif_sdio_get_driver_own(void)$/;"	f
at_mtlte_hif_sdio_get_tx_count	eemcs/lte_hif_sdio.c	/^KAL_INT32 at_mtlte_hif_sdio_get_tx_count(KAL_UINT32 *tx_count)$/;"	f
at_mtlte_hif_sdio_give_fw_own	eemcs/lte_hif_sdio.c	/^KAL_INT32 at_mtlte_hif_sdio_give_fw_own(void)$/;"	f
at_mtlte_hif_sdio_reset_abnormal_disable	eemcs/lte_hif_sdio.c	/^KAL_INT32 at_mtlte_hif_sdio_reset_abnormal_disable(void)$/;"	f
at_mtlte_hif_sdio_reset_abnormal_enable	eemcs/lte_hif_sdio.c	/^KAL_INT32 at_mtlte_hif_sdio_reset_abnormal_enable(KAL_INT32 abnormal_limit)$/;"	f
at_mtlte_hif_set_test_param	eemcs/lte_hif_sdio.c	/^KAL_INT32 at_mtlte_hif_set_test_param(athif_test_param_t set_param, athif_test_set_item_e set_item)$/;"	f
at_transform_whisr_rx_tail	eemcs/lte_hif_sdio.c	/^void at_transform_whisr_rx_tail( sdio_whisr_enhance *tail_ptr)$/;"	f
atf_aee_debug_virt_addr	aee/common/wdt-atf.c	/^static void *atf_aee_debug_virt_addr = 0;$/;"	v	file:
atf_aee_regs	aee/common/wdt-atf.c	/^struct atf_aee_regs {$/;"	s	file:
athif_ack_st_e	eemcs/lte_dev_test_at.h	/^}athif_ack_st_e;$/;"	t	typeref:enum:_athif_ack_st
athif_auto_sm_cfg_t	eemcs/lte_dev_test_at.h	/^}athif_auto_sm_cfg_t;$/;"	t	typeref:struct:_athif_auto_sm_cfg
athif_basic_set_t	eemcs/lte_dev_test_at.h	/^}athif_basic_set_t;$/;"	t	typeref:struct:_athif_basic_set
athif_cmd_code_e	eemcs/lte_dev_test.h	/^}athif_cmd_code_e;$/;"	t	typeref:enum:_athif_cmd_code
athif_cmd_t	eemcs/lte_dev_test.h	/^}athif_cmd_t;$/;"	t	typeref:struct:_athif_cmd
athif_dl_perf_cfg_t	eemcs/lte_dev_test_at.h	/^}athif_dl_perf_cfg_t;$/;"	t	typeref:struct:_athif_dl_perf_cfg
athif_dl_perf_que_t	eemcs/lte_dev_test_at.h	/^}athif_dl_perf_que_t;$/;"	t	typeref:struct:_athif_dl_perf_que
athif_dl_tbd_format_t	eemcs/lte_dev_test_at.h	/^}athif_dl_tbd_format_t;$/;"	t	typeref:struct:_athif_dl_tbd_format
athif_dl_tgpd_cfg_t	eemcs/lte_dev_test_at.h	/^}athif_dl_tgpd_cfg_t;$/;"	t	typeref:struct:_athif_dl_tgpd_cfg
athif_dl_tgpd_format_t	eemcs/lte_dev_test_at.h	/^}athif_dl_tgpd_format_t;$/;"	t	typeref:struct:_athif_dl_tgpd_format
athif_fwd_mode_e	eemcs/lte_dev_test_at.h	/^}athif_fwd_mode_e;$/;"	t	typeref:enum:_athif_fwd_mode
athif_gpd_cs_cfg_t	eemcs/lte_dev_test_at.h	/^}athif_gpd_ioc_cfg_t, athif_gpd_cs_cfg_t;$/;"	t	typeref:struct:_athif_gpd_ioc_cfg
athif_gpd_ioc_cfg_t	eemcs/lte_dev_test_at.h	/^}athif_gpd_ioc_cfg_t, athif_gpd_cs_cfg_t;$/;"	t	typeref:struct:_athif_gpd_ioc_cfg
athif_gpd_type_e	eemcs/lte_dev_test_at.h	/^}athif_gpd_type_e;$/;"	t	typeref:enum:_athif_gpd_type
athif_init_cmd_t	eemcs/lte_dev_test.h	/^}athif_init_cmd_t;$/;"	t	typeref:struct:_athif_init_cmd
athif_lb_tgpd_md_e	eemcs/lte_dev_test_at.h	/^}athif_lb_tgpd_md_e;$/;"	t	typeref:enum:_athif_lb_tgpd_md
athif_local_rgpd_rslt_t	eemcs/lte_dev_test_at.h	/^}athif_local_rgpd_rslt_t;$/;"	t	typeref:struct:_athif_local_rgpd_rslt
athif_local_tgpd_rslt_t	eemcs/lte_dev_test_at.h	/^}athif_local_tgpd_rslt_t;$/;"	t	typeref:struct:_athif_local_tgpd_rslt
athif_mem_tst_cfg_t	eemcs/lte_dev_test_at.h	/^}athif_mem_tst_cfg_t;$/;"	t	typeref:struct:_athif_mem_tst_cfg
athif_msd_rgpd_tst_cfg_t	eemcs/lte_dev_test_at.h	/^}athif_msd_rgpd_tst_cfg_t;$/;"	t	typeref:struct:_athif_msd_rgpd_tst_cfg
athif_req_e	eemcs/lte_dev_test_at.h	/^} athif_req_e;$/;"	t	typeref:enum:_athif_req
athif_result_save_t	eemcs/lte_dev_test.c	/^static athif_status_t   *athif_result_save_t;$/;"	v	file:
athif_rld_rgpd_md_e	eemcs/lte_dev_test_at.h	/^}athif_rld_rgpd_md_e;$/;"	t	typeref:enum:_athif_rld_rgpd_md
athif_sdio_set_dlq_pkt_t	eemcs/lte_dev_test_at.h	/^}athif_sdio_set_dlq_pkt_t;$/;"	t	typeref:struct:_athif_sdio_set_dlq_pkt
athif_sdio_set_ulq_count_t	eemcs/lte_dev_test_at.h	/^}athif_sdio_set_ulq_count_t;$/;"	t	typeref:struct:_athif_sdio_set_ulq_count
athif_status_t	eemcs/lte_dev_test.h	/^}athif_status_t;$/;"	t	typeref:struct:_athif_status
athif_stopq_tst_cfg_t	eemcs/lte_dev_test_at.h	/^}athif_stopq_tst_cfg_t;$/;"	t	typeref:struct:_athif_stopq_tst_cfg
athif_test_param_t	eemcs/lte_hif_sdio.h	/^}athif_test_param_t;$/;"	t	typeref:struct:_athif_test_param
athif_test_set_item_e	eemcs/lte_hif_sdio.h	/^}athif_test_set_item_e ;$/;"	t	typeref:enum:_ATHIF_TEST_SET_ITEM
athif_ul_rgpd_format_t	eemcs/lte_dev_test_at.h	/^}athif_ul_rgpd_format_t;$/;"	t	typeref:struct:_athif_ul_rgpd_format
athif_ul_rgpd_tst_cfg_t	eemcs/lte_dev_test_at.h	/^}athif_ul_rgpd_tst_cfg_t;$/;"	t	typeref:struct:_athif_ul_rgpd_tst_cfg
atomic_flush	mach/mt6795/mt_l2c.c	/^void atomic_flush(void)$/;"	f
attest_option_t	eemcs/lte_dev_test_lib.h	/^}attest_option_t;$/;"	t	typeref:struct:_attest_option
attest_setting_param	eemcs/lte_hif_sdio.c	/^athif_test_param_t attest_setting_param;$/;"	v
attr	ccci_util/ccci_util_lib_sys.c	/^	struct attribute attr;$/;"	m	struct:ccci_attribute	typeref:struct:ccci_attribute::attribute	file:
attr	dual_ccci/ccci_mk_node.c	/^    struct attribute attr;$/;"	m	struct:ccci_attribute	typeref:struct:ccci_attribute::attribute	file:
attr	eccci/ccci_core.h	/^	struct attribute attr;$/;"	m	struct:ccci_md_attribute	typeref:struct:ccci_md_attribute::attribute
attr	mach/mt6795/include/mach/kdump_sdhc.h	/^    BYTE    attr;                \/\/ attributes (always 0x0F)$/;"	m	struct:__anon177
attr	mach/mt6795/include/mach/kdump_sdhc.h	/^    BYTE    attr;                \/\/ file attribute bits (system, hidden, etc.)$/;"	m	struct:__anon176
attr	mach/mt6795/mt_devs.c	/^    struct attribute attr;$/;"	m	struct:sysinfo_attribute	typeref:struct:sysinfo_attribute::attribute	file:
attr	masp/asf/asf_inc/sec_cfg_v1.h	/^    SECCFG_ATTR                 attr;$/;"	m	struct:__anon521
attr	masp/asf/asf_inc/sec_cfg_v1.h	/^    SEC_IMG_ATTR                attr;         \/* image attributes *\/$/;"	m	struct:__anon520
attr	uart/uart.c	/^    struct attribute attr;$/;"	m	struct:mtuart_entry	typeref:struct:mtuart_entry::attribute	file:
attr_group	aee/mrdump/mrdump_full.c	/^static struct attribute_group attr_group = {$/;"	v	typeref:struct:attribute_group	file:
attribute	mach/mt6795/include/mach/mtk_mdm_monitor.h	/^		char *attribute;$/;"	m	struct:md_info
attrs	aee/mrdump/mrdump_full.c	/^static struct attribute *attrs[] = {$/;"	v	typeref:struct:attribute	file:
au1OOB	mach/mt6795/include/mach/mtk_nand.h	/^	u8	au1OOB[128];$/;"	m	struct:NAND_CMD
aud_sys_disable_op	mach/mt6795/mt_clkmgr.c	/^static int aud_sys_disable_op(struct subsys *sys)$/;"	f	file:
aud_sys_disable_op	mach/mt6795/mt_clkmgr_64.c	/^static int aud_sys_disable_op(struct subsys *sys)$/;"	f	file:
aud_sys_enable_op	mach/mt6795/mt_clkmgr.c	/^static int aud_sys_enable_op(struct subsys *sys)$/;"	f	file:
aud_sys_enable_op	mach/mt6795/mt_clkmgr_64.c	/^static int aud_sys_enable_op(struct subsys *sys)$/;"	f	file:
aud_sys_ops	mach/mt6795/mt_clkmgr.c	/^static struct subsys_ops aud_sys_ops = {$/;"	v	typeref:struct:subsys_ops	file:
aud_sys_ops	mach/mt6795/mt_clkmgr.c	/^static struct subsys_ops aud_sys_ops;$/;"	v	typeref:struct:subsys_ops	file:
aud_sys_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys_ops aud_sys_ops = {$/;"	v	typeref:struct:subsys_ops	file:
aud_sys_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys_ops aud_sys_ops;$/;"	v	typeref:struct:subsys_ops	file:
audio_clkmux_enable_op	mach/mt6795/mt_clkmgr.c	/^static void audio_clkmux_enable_op(struct clkmux *mux)$/;"	f	file:
audio_clkmux_enable_op	mach/mt6795/mt_clkmgr_64.c	/^static void audio_clkmux_enable_op(struct clkmux *mux)$/;"	f	file:
audio_clkmux_ops	mach/mt6795/mt_clkmgr.c	/^static struct clkmux_ops audio_clkmux_ops = {$/;"	v	typeref:struct:clkmux_ops	file:
audio_clkmux_ops	mach/mt6795/mt_clkmgr.c	/^static struct clkmux_ops audio_clkmux_ops;$/;"	v	typeref:struct:clkmux_ops	file:
audio_clkmux_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct clkmux_ops audio_clkmux_ops = {$/;"	v	typeref:struct:clkmux_ops	file:
audio_clkmux_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct clkmux_ops audio_clkmux_ops;$/;"	v	typeref:struct:clkmux_ops	file:
audsys_cg_clk_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_clk_ops audsys_cg_clk_ops = {$/;"	v	typeref:struct:cg_clk_ops	file:
audsys_cg_clk_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_clk_ops audsys_cg_clk_ops; \/\/ @audio sys$/;"	v	typeref:struct:cg_clk_ops	file:
audsys_cg_clk_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_clk_ops audsys_cg_clk_ops = {$/;"	v	typeref:struct:cg_clk_ops	file:
audsys_cg_clk_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_clk_ops audsys_cg_clk_ops; $/;"	v	typeref:struct:cg_clk_ops	file:
audsys_clk_disable_op	mach/mt6795/mt_clkmgr.c	/^static int audsys_clk_disable_op(struct cg_clk *clk)$/;"	f	file:
audsys_clk_disable_op	mach/mt6795/mt_clkmgr_64.c	/^static int audsys_clk_disable_op(struct cg_clk *clk)$/;"	f	file:
audsys_clk_enable_op	mach/mt6795/mt_clkmgr.c	/^static int audsys_clk_enable_op(struct cg_clk *clk)$/;"	f	file:
audsys_clk_enable_op	mach/mt6795/mt_clkmgr_64.c	/^static int audsys_clk_enable_op(struct cg_clk *clk)$/;"	f	file:
auth_data	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned char auth_data[];  \/* sig + hash *\/$/;"	m	struct:_SEC_EXTENSTION_HASH_SIG
auth_len	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int auth_len;$/;"	m	struct:_SEC_EXTENSTION_HASH_SIG
auth_offset	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int auth_offset;$/;"	m	struct:_SEC_EXTENSTION_HASH_SIG
authstatus	mach/mt6795/mt_dormant.c	/^	unsigned const authstatus;	\/*      1006  Read only                                    *\/$/;"	m	struct:__anon276	file:
auto_disable	mach/mt6795/include/mach/hw_watchpoint.h	/^    int auto_disable;$/;"	m	struct:wp_event
auto_disable_wp	mach/mt6795/include/mach/hw_watchpoint.h	29;"	d
auto_inv_cache	mach/mt6795/mt_l2c.c	/^int auto_inv_cache(unsigned int disable)$/;"	f
auto_receive_pkt	eemcs/lte_dev_test_lib.h	/^    bool    auto_receive_pkt;$/;"	m	struct:_attest_option
autoflicker_en	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_bool   autoflicker_en;        \/\/record autoflicker enable or disable$/;"	m	struct:imgsensor_struct
autok_module_exit	eemcs/lte_main.c	/^static void autok_module_exit(void)$/;"	f	file:
autok_module_init	eemcs/lte_main.c	/^static int autok_module_init(void)$/;"	f	file:
auxadc_device	mach/mt6795/mt_devs.c	/^struct platform_device auxadc_device = {$/;"	v	typeref:struct:platform_device
avai_in	dual_ccci/include/ccmni_net.h	/^    unsigned avai_in;$/;"	m	struct:__anon411
avai_in_no	dual_ccci/include/ccmni_net.h	/^    unsigned avai_in_no;$/;"	m	struct:__anon409
avai_out	dual_ccci/include/ccmni_net.h	/^    unsigned avai_out;$/;"	m	struct:__anon411
avai_out_no	dual_ccci/include/ccmni_net.h	/^    unsigned avai_out_no;$/;"	m	struct:__anon409
avg_frame_time	mach/mt6795/camera_isp.c	/^static MUINT32 avg_frame_time[_ChannelMax] = {0, 0, 0, 0};$/;"	v	file:
b	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    int b;$/;"	m	struct:__anon246
bAesKeyInit	masp/asf/core/sec_aes.c	/^static uchar                        bAesKeyInit = FALSE;$/;"	v	file:
bDefault_on	mach/mt6795/include/mach/mt_pm_ldo.h	/^    BOOL bDefault_on;$/;"	m	struct:__anon145
bDeqBuf	mach/mt6795/camera_isp.c	/^static MUINT32  bDeqBuf;$/;"	v	file:
bDequeued	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int          bDequeued;$/;"	m	struct:__anon208
bDumpReg	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int        bDumpReg;$/;"	m	struct:__anon195
bDumpReg	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int        bDumpReg;$/;"	m	struct:__anon224
bEnqBuf	mach/mt6795/camera_isp.c	/^static MUINT32  bEnqBuf;$/;"	v	file:
bFilled	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   bFilled;$/;"	m	struct:__anon208
bHACC_HWWrapKeyInit	masp/mt6795/mach/arm/hacc_export.S	/^bHACC_HWWrapKeyInit:$/;"	l
bHACC_HWWrapKeyInit	masp/mt6795/mach/arm64/hacc_export.S	/^bHACC_HWWrapKeyInit:$/;"	l
bHACC_SWKeyInit	masp/mt6795/mach/arm/hacc_export.S	/^bHACC_SWKeyInit:$/;"	l
bHACC_SWKeyInit	masp/mt6795/mach/arm64/hacc_export.S	/^bHACC_SWKeyInit:$/;"	l
bIsChecked	mach/mt6795/sbchk_base.c	/^bool                                bIsChecked = FALSE;$/;"	v
bKeyInitDis	masp/asf/asf_inc/sec_boot_lib.h	/^    bool bKeyInitDis;$/;"	m	struct:__anon507
bLoadBaseAddr	mach/mt6795/camera_isp.c	/^    MUINT32 bLoadBaseAddr[_IRQ_MAX];$/;"	m	struct:_FW_RCNT_CTRL	file:
bMsg	masp/asf/asf_inc/sec_boot_lib.h	/^    char bMsg;  $/;"	m	struct:__anon507
bMsg	masp/asf/core/sec_boot_core.c	/^bool bMsg                           = FALSE;$/;"	v
bPass1_On_In_Resume_TG1	mach/mt6795/camera_isp.c	/^static MINT32 bPass1_On_In_Resume_TG1;$/;"	v	file:
bPass1_On_In_Resume_TG2	mach/mt6795/camera_isp.c	/^static MINT32 bPass1_On_In_Resume_TG2;$/;"	v	file:
bProcessRaw	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   bProcessRaw;$/;"	m	struct:__anon208
bRsaImgKeyInit	masp/asf/crypto/rsa_lib.c	/^uchar                               bRsaImgKeyInit = false;$/;"	v
bRsaKeyInit	masp/asf/crypto/rsa_lib.c	/^uchar                               bRsaKeyInit = false;$/;"	v
bSECROInit	masp/asf/core/sec_boot_core.c	/^bool bSECROInit                     = FALSE;$/;"	v
bSecroExist	masp/asf/core/sec_secro.c	/^bool                                bSecroExist = FALSE;$/;"	v
bSecroIntergiy	masp/asf/core/sec_secro.c	/^bool                                bSecroIntergiy = FALSE;$/;"	v
bSecroV5Exist	masp/asf/core/sec_secro.c	/^bool                                bSecroV5Exist = FALSE;$/;"	v
bSecroV5Intergiy	masp/asf/core/sec_secro.c	/^bool                                bSecroV5Intergiy = FALSE;$/;"	v
bUsifEn	masp/asf/asf_inc/sec_boot_lib.h	/^    bool bUsifEn;  $/;"	m	struct:__anon507
b_on_off	mach/mt6795/include/mach/mt_smi.h	/^    int                 b_on_off; $/;"	m	struct:__anon163
background	aee/aed/aed.h	/^	unsigned int background;$/;"	m	struct:aee_dal_setcolor
backup	mach/mt6795/include/mach/mt_clkmgr.h	/^    void (*backup)(struct larb_monitor *h, int larb_idx);       $/;"	m	struct:larb_monitor
bad_count	mach/mt6795/include/mach/bmt.h	/^    u8 bad_count;               \/\/ bad block count in pool. Not used in V1$/;"	m	struct:__anon73
bad_index	mach/mt6795/include/mach/bmt.h	/^    u16 bad_index;              \/\/ bad block index$/;"	m	struct:_bmt_entry_
banked_cp15_context	mach/mt6795/cpu_hibernate.c	/^} banked_cp15_context;$/;"	t	typeref:struct:ns_banked_cp15_context	file:
banked_cp15_context	mach/mt6795/hibernate64.c	/^} banked_cp15_context;$/;"	t	typeref:struct:ns_banked_cp15_context	file:
banked_cp15_context	mach/mt6795/mt_dormant.c	/^} banked_cp15_context;$/;"	t	typeref:struct:ns_banked_cp15_context	file:
banked_cp15_regs	mach/mt6795/mt_dormant.c	/^    banked_cp15_context banked_cp15_regs;   \/* Per cpu banked cp15 context *\/$/;"	m	struct:ns_cpu_context	file:
banked_cpu_regs	mach/mt6795/mt_dormant.c	/^    unsigned int banked_cpu_regs[32];   \/* Banked cpu registers *\/$/;"	m	struct:ns_cpu_context	file:
banked_regs	mach/mt6795/hibernate64.c	/^	unsigned int banked_regs[32];$/;"	m	struct:ns_hib_core_context	file:
banked_regs	mach/mt6795/mt_cpuidle.c	/^	unsigned int banked_regs[32];$/;"	m	struct:cpu_context	file:
banked_regs	mach/mt6795/mt_cpuidle64.c	/^	unsigned int banked_regs[32];$/;"	m	struct:dmnt_cpu_context	file:
barometer_sensor	mach/mt6795/mt_devs.c	/^struct platform_device barometer_sensor = {$/;"	v	typeref:struct:platform_device
base	mach/mt6795/mt_devs.c	/^	u32 base;$/;"	m	struct:__anon10	file:
base_addr	mach/mt6795/mt_clkmgr.c	/^    void __iomem *base_addr;$/;"	m	struct:clkmux	file:
base_addr	mach/mt6795/mt_clkmgr.c	/^    void __iomem *base_addr;$/;"	m	struct:pll	file:
base_addr	mach/mt6795/mt_clkmgr_64.c	/^    void __iomem *base_addr;$/;"	m	struct:clkmux	file:
base_addr	mach/mt6795/mt_clkmgr_64.c	/^    void __iomem *base_addr;$/;"	m	struct:pll	file:
base_addr	mach/mt6795/mt_gpt.c	/^	unsigned int base_addr;$/;"	m	struct:gpt_device	file:
base_addr	mach/mt6795/mt_gpt_ca53.c	/^    unsigned long base_addr;$/;"	m	struct:gpt_device	file:
base_ops_disable	mach/mt6795/mt_ptp.c	/^static void base_ops_disable(struct ptp_det *det, int reason)$/;"	f	file:
base_ops_disable	mach/mt6795/mt_ptp_64.c	/^static void base_ops_disable(struct ptp_det *det, int reason)$/;"	f	file:
base_ops_disable_locked	mach/mt6795/mt_ptp.c	/^static void base_ops_disable_locked(struct ptp_det *det, int reason)$/;"	f	file:
base_ops_disable_locked	mach/mt6795/mt_ptp_64.c	/^static void base_ops_disable_locked(struct ptp_det *det, int reason)$/;"	f	file:
base_ops_dump_status	mach/mt6795/mt_ptp.c	/^static void base_ops_dump_status(struct ptp_det *det)$/;"	f	file:
base_ops_dump_status	mach/mt6795/mt_ptp_64.c	/^static void base_ops_dump_status(struct ptp_det *det)$/;"	f	file:
base_ops_enable	mach/mt6795/mt_ptp.c	/^static void base_ops_enable(struct ptp_det *det, int reason)$/;"	f	file:
base_ops_enable	mach/mt6795/mt_ptp_64.c	/^static void base_ops_enable(struct ptp_det *det, int reason)$/;"	f	file:
base_ops_get_freq_table	mach/mt6795/mt_ptp.c	/^static void base_ops_get_freq_table(struct ptp_det *det)$/;"	f	file:
base_ops_get_freq_table	mach/mt6795/mt_ptp_64.c	/^static void base_ops_get_freq_table(struct ptp_det *det)$/;"	f	file:
base_ops_get_status	mach/mt6795/mt_ptp.c	/^static int base_ops_get_status(struct ptp_det *det)$/;"	f	file:
base_ops_get_status	mach/mt6795/mt_ptp_64.c	/^static int base_ops_get_status(struct ptp_det *det)$/;"	f	file:
base_ops_get_temp	mach/mt6795/mt_ptp.c	/^static int base_ops_get_temp(struct ptp_det *det)$/;"	f	file:
base_ops_get_temp	mach/mt6795/mt_ptp_64.c	/^static int base_ops_get_temp(struct ptp_det *det)$/;"	f	file:
base_ops_get_volt	mach/mt6795/mt_ptp.c	/^static int base_ops_get_volt(struct ptp_det *det)$/;"	f	file:
base_ops_get_volt	mach/mt6795/mt_ptp_64.c	/^static int base_ops_get_volt(struct ptp_det *det)$/;"	f	file:
base_ops_init01	mach/mt6795/mt_ptp.c	/^static int base_ops_init01(struct ptp_det *det)$/;"	f	file:
base_ops_init01	mach/mt6795/mt_ptp_64.c	/^static int base_ops_init01(struct ptp_det *det)$/;"	f	file:
base_ops_init02	mach/mt6795/mt_ptp.c	/^static int base_ops_init02(struct ptp_det *det)$/;"	f	file:
base_ops_init02	mach/mt6795/mt_ptp_64.c	/^static int base_ops_init02(struct ptp_det *det)$/;"	f	file:
base_ops_mon_mode	mach/mt6795/mt_ptp.c	/^static int base_ops_mon_mode(struct ptp_det *det)$/;"	f	file:
base_ops_mon_mode	mach/mt6795/mt_ptp_64.c	/^static int base_ops_mon_mode(struct ptp_det *det)$/;"	f	file:
base_ops_restore_default_volt	mach/mt6795/mt_ptp.c	/^static void base_ops_restore_default_volt(struct ptp_det *det)$/;"	f	file:
base_ops_restore_default_volt	mach/mt6795/mt_ptp_64.c	/^static void base_ops_restore_default_volt(struct ptp_det *det)$/;"	f	file:
base_ops_set_phase	mach/mt6795/mt_ptp.c	/^static void base_ops_set_phase(struct ptp_det *det, ptp_phase phase)$/;"	f	file:
base_ops_set_phase	mach/mt6795/mt_ptp_64.c	/^static void base_ops_set_phase(struct ptp_det *det, ptp_phase phase)$/;"	f	file:
base_ops_set_volt	mach/mt6795/mt_ptp.c	/^static int base_ops_set_volt(struct ptp_det *det)$/;"	f	file:
base_ops_set_volt	mach/mt6795/mt_ptp_64.c	/^static int base_ops_set_volt(struct ptp_det *det)$/;"	f	file:
base_ops_switch_bank	mach/mt6795/mt_ptp.c	/^static void base_ops_switch_bank(struct ptp_det *det)$/;"	f	file:
base_ops_switch_bank	mach/mt6795/mt_ptp_64.c	/^static void base_ops_switch_bank(struct ptp_det *det)$/;"	f	file:
base_pAddr	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   base_pAddr;$/;"	m	struct:__anon208
base_vAddr	mach/mt6795/include/mach/camera_isp.h	/^    long long      base_vAddr;$/;"	m	struct:__anon208
basic_dram_setting	mach/mt6795/include/mach/emi_mpu.h	/^struct basic_dram_setting {$/;"	s
bat_oc_protection_powerlimit	mach/mt6795/mt_cpufreq.c	/^static void bat_oc_protection_powerlimit(BATTERY_OC_LEVEL level)$/;"	f	file:
bat_oc_protection_powerlimit	mach/mt6795/mt_cpufreq_64.c	/^static void bat_oc_protection_powerlimit(BATTERY_OC_LEVEL level)$/;"	f	file:
bat_per_protection_powerlimit	mach/mt6795/mt_cpufreq.c	/^static void bat_per_protection_powerlimit(BATTERY_PERCENT_LEVEL level)$/;"	f	file:
bat_per_protection_powerlimit	mach/mt6795/mt_cpufreq_64.c	/^static void bat_per_protection_powerlimit(BATTERY_PERCENT_LEVEL level)$/;"	f	file:
batch_sensor	mach/mt6795/mt_devs.c	/^struct platform_device batch_sensor = {$/;"	v	typeref:struct:platform_device
battery_profile	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^BATTERY_PROFILE_STRUC battery_profile[TOTAL_BATTERY_NUMBER][TOTAL_TEMP_MAP_NUM][97] = {$/;"	v
battery_profile	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^BATTERY_PROFILE_STRUC battery_profile[TOTAL_BATTERY_NUMBER][TOTAL_TEMP_MAP_NUM][97] = {$/;"	v
battery_profile_temperature	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^BATTERY_PROFILE_STRUC_P battery_profile_temperature = NULL;$/;"	v
battery_profile_temperature	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^BATTERY_PROFILE_STRUC_P battery_profile_temperature = NULL;$/;"	v
bcr	mach/mt6795/mt_dormant.c	/^	rw_ops bcr;$/;"	m	struct:__anon278	file:
bcr	mach/mt6795/mt_dormant.c	/^	unsigned bcr[16];	\/*     80-95  Save                                         *\/$/;"	m	struct:__anon276	file:
bcr	mach/mt6795/mt_dormant.c	/^        unsigned bcr[16];$/;"	m	struct:__anon275	file:
bd_num	eemcs/lte_dev_test_at.h	/^	kal_uint8			bd_num;$/;"	m	struct:_athif_dl_perf_que
bgn	masp/asf/asf_inc/bgn_export.h	/^bgn;$/;"	t	typeref:struct:__anon474
bgn_add_abs	masp/asf/crypto/bgn_util.c	/^int bgn_add_abs( bgn *P_X, const bgn *P_A, const bgn *P_B )$/;"	f
bgn_add_bgn	masp/asf/crypto/bgn_util.c	/^int bgn_add_bgn( bgn *P_X, const bgn *P_A, const bgn *P_B )$/;"	f
bgn_add_int	masp/asf/crypto/bgn_util.c	/^int bgn_add_int( bgn *P_X, const bgn *P_A, int b )$/;"	f
bgn_cmp_abs	masp/asf/crypto/bgn_util.c	/^int bgn_cmp_abs( const bgn *P_X, const bgn *Y )$/;"	f
bgn_cmp_int	masp/asf/crypto/bgn_util.c	/^int bgn_cmp_int( const bgn *P_X, int z )$/;"	f
bgn_cmp_num	masp/asf/crypto/bgn_util.c	/^int bgn_cmp_num( const bgn *P_X, const bgn *Y )$/;"	f
bgn_copy	masp/asf/crypto/bgn_util.c	/^int bgn_copy( bgn *P_X, const bgn *Y )$/;"	f
bgn_div_bgn	masp/asf/crypto/bgn_util.c	/^int bgn_div_bgn( bgn *P_Q, bgn *P_R, const bgn *P_A, const bgn *P_B )$/;"	f
bgn_div_int	masp/asf/crypto/bgn_util.c	/^int bgn_div_int( bgn *P_Q, bgn *P_R, const bgn *P_A, int b )$/;"	f
bgn_exp_mod	masp/asf/crypto/bgn_core.c	/^int bgn_exp_mod( bgn *X, const bgn *E, const bgn *N, bgn *P_RR )$/;"	f
bgn_free	masp/asf/crypto/bgn_core.c	/^void bgn_free( bgn *X )$/;"	f
bgn_get_digit	masp/asf/crypto/bgn_io.c	/^static int bgn_get_digit( ulong *d, int radix, char c )$/;"	f	file:
bgn_grow	masp/asf/crypto/bgn_util.c	/^int bgn_grow( bgn *P_X, int nbl )$/;"	f
bgn_init	masp/asf/crypto/bgn_core.c	/^void bgn_init( bgn *X )$/;"	f
bgn_lsb	masp/asf/crypto/bgn_util.c	/^int bgn_lsb( const bgn *P_X )$/;"	f
bgn_lset	masp/asf/crypto/bgn_util.c	/^int bgn_lset( bgn *P_X, int z )$/;"	f
bgn_mod_bgn	masp/asf/crypto/bgn_util.c	/^int bgn_mod_bgn( bgn *P_R, const bgn *P_A, const bgn *P_B )$/;"	f
bgn_mod_int	masp/asf/crypto/bgn_util.c	/^int bgn_mod_int( ulong *r, const bgn *P_A, int b )$/;"	f
bgn_msb	masp/asf/crypto/bgn_util.c	/^int bgn_msb( const bgn *P_X )$/;"	f
bgn_mul_bgn	masp/asf/crypto/bgn_util.c	/^int bgn_mul_bgn( bgn *P_X, const bgn *P_A, const bgn *P_B )$/;"	f
bgn_mul_hlp	masp/asf/crypto/bgn_util.c	/^void bgn_mul_hlp( int i, ulong *s, ulong *d, ulong b )$/;"	f
bgn_mul_int	masp/asf/crypto/bgn_util.c	/^int bgn_mul_int( bgn *P_X, const bgn *P_A, ulong b )$/;"	f
bgn_read_bin	masp/asf/crypto/bgn_io.c	/^int bgn_read_bin( bgn *X, const uchar *buf, int len )$/;"	f
bgn_read_str	masp/asf/crypto/bgn_io.c	/^int bgn_read_str( bgn *X, int radix, const char *s, int length )$/;"	f
bgn_shift_l	masp/asf/crypto/bgn_util.c	/^int bgn_shift_l( bgn *P_X, int count )$/;"	f
bgn_shift_r	masp/asf/crypto/bgn_util.c	/^int bgn_shift_r( bgn *P_X, int count )$/;"	f
bgn_size	masp/asf/crypto/bgn_util.c	/^int bgn_size( const bgn *P_X )$/;"	f
bgn_sub_abs	masp/asf/crypto/bgn_util.c	/^int bgn_sub_abs( bgn *P_X, const bgn *P_A, const bgn *P_B )$/;"	f
bgn_sub_bgn	masp/asf/crypto/bgn_util.c	/^int bgn_sub_bgn( bgn *P_X, const bgn *P_A, const bgn *P_B )$/;"	f
bgn_sub_hlp	masp/asf/crypto/bgn_util.c	/^void bgn_sub_hlp( int n, ulong *s, ulong *d )$/;"	f
bgn_sub_int	masp/asf/crypto/bgn_util.c	/^int bgn_sub_int( bgn *P_X, const bgn *P_A, int b )$/;"	f
bgn_swap	masp/asf/crypto/bgn_util.c	/^void bgn_swap( bgn *P_X, bgn *Y )$/;"	f
bgn_write_bin	masp/asf/crypto/bgn_io.c	/^int bgn_write_bin( const bgn *X, uchar *buf, int len )$/;"	f
biH	masp/asf/asf_inc/bgn_internal.h	11;"	d
biL	masp/asf/asf_inc/bgn_internal.h	10;"	d
big_cpu_id_max	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int big_cpu_id_max;$/;"	m	struct:hps_ctxt_struct
big_cpu_id_min	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int big_cpu_id_min;$/;"	m	struct:hps_ctxt_struct
big_cpumask	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    struct cpumask big_cpumask;$/;"	m	struct:hps_ctxt_struct	typeref:struct:hps_ctxt_struct::cpumask
big_det_ops	mach/mt6795/mt_ptp.c	/^static struct ptp_det_ops big_det_ops = {$/;"	v	typeref:struct:ptp_det_ops	file:
big_freq_backup	mach/mt6795/mt_cpufreq.c	/^static unsigned int big_freq_backup;$/;"	v	file:
big_num_base_perf_serv	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int big_num_base_perf_serv;$/;"	m	struct:hps_ctxt_struct
big_num_base_pnpmgr	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int big_num_base_pnpmgr;$/;"	m	struct:hps_ctxt_struct
big_num_limit_low_battery	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int big_num_limit_low_battery;$/;"	m	struct:hps_ctxt_struct
big_num_limit_pnpmgr	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int big_num_limit_pnpmgr;$/;"	m	struct:hps_ctxt_struct
big_num_limit_power_serv	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int big_num_limit_power_serv;$/;"	m	struct:hps_ctxt_struct
big_num_limit_thermal	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int big_num_limit_thermal;$/;"	m	struct:hps_ctxt_struct
big_num_limit_ultra_power_saving	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int big_num_limit_ultra_power_saving;$/;"	m	struct:hps_ctxt_struct
big_ops	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_dvfs_ops big_ops = {$/;"	v	typeref:struct:mt_cpu_dvfs_ops	file:
bigcpu_fops	mach/mt6795/mt_pm_init.c	/^static const struct file_operations bigcpu_fops = {$/;"	v	typeref:struct:file_operations	file:
bigcpu_speed_dump_read	mach/mt6795/mt_pm_init.c	/^static int bigcpu_speed_dump_read(struct seq_file *m, void *v)$/;"	f	file:
bin_buf	aee/common/wdt-atf.c	/^	char bin_buf[WDT_SAVE_STACK_SIZE];$/;"	m	struct:__anon416	file:
bin_buf	aee/common/wdt-handler.c	/^	char bin_buf[WDT_SAVE_STACK_SIZE];$/;"	m	struct:__anon418	file:
binary_point	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned int binary_point;                 \/* 0x08 *\/$/;"	m	struct:__anon264	file:
binary_point	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int binary_point;                 \/* 0x08 *\/$/;"	m	struct:__anon9	file:
binary_point	mach/mt6795/mt_dormant.c	/^    volatile unsigned int binary_point;                 \/* 0x08 *\/$/;"	m	struct:__anon280	file:
bind_lock	dual_ccci/include/ccci_chrdev.h	/^    spinlock_t            bind_lock;$/;"	m	struct:_vir_chr_ctl_block
bind_sys_id	eemcs/eemcs_boot.h	/^	KAL_UINT8 bind_sys_id;	            \/* bind to md sys id, MD SYS1: 1, MD SYS2: 2 *\/$/;"	m	struct:__anon335
bind_system_msg_transfer	dual_ccci/ccci_chrdev.c	/^static void bind_system_msg_transfer(int md_id, ccci_vir_client_t *client)$/;"	f	file:
bind_to_low_layer_notify	dual_ccci/ccci_logical.c	/^int bind_to_low_layer_notify(int md_id, void (*isr_func)(int), void (*send_func)(int, unsigned int))$/;"	f
bit	mach/mt6795/camera_isp.c	5651;"	d	file:
bits	eemcs/lte_hif_sdio.h	/^        } bits;$/;"	m	union:SDIO_TX_SDU_HEADER::__anon298	typeref:struct:SDIO_TX_SDU_HEADER::__anon298::__anon299
bits	eemcs/lte_hif_sdio.h	/^        } bits;$/;"	m	union:SDIO_WASR::__anon300	typeref:struct:SDIO_WASR::__anon300::__anon301
bits	eemcs/lte_hif_sdio.h	/^        } bits;$/;"	m	union:SDIO_WHISR::__anon302	typeref:struct:SDIO_WHISR::__anon302::__anon303
bits	eemcs/lte_hif_sdio.h	/^        } bits;$/;"	m	union:SDIO_WTSR0::__anon304	typeref:struct:SDIO_WTSR0::__anon304::__anon305
bits	eemcs/lte_hif_sdio.h	/^        } bits;$/;"	m	union:SDIO_WTSR1::__anon306	typeref:struct:SDIO_WTSR1::__anon306::__anon307
bl_fb	mach/mt6795/mt_devs.c	/^} bl_fb = {0, 0};$/;"	v	typeref:struct:__anon10
blk_nr	aee/ipanic/ipanic_mtd.c	/^	u32 blk_nr;$/;"	m	struct:ipanic_mtd_data	file:
blk_offset	aee/ipanic/ipanic_mtd.c	/^	u32 blk_offset[1024];$/;"	m	struct:ipanic_mtd_data	file:
blk_sz	masp/mt6795/mach/hacc_mach.h	/^    U32    blk_sz;$/;"	m	struct:hacc_context
blksize	aee/ipanic/ipanic.h	/^	u32 blksize;$/;"	m	struct:ipanic_header
blocking	eccci/ccci_core.h	/^	char blocking; $/;"	m	struct:ccci_request
bm_master_evt	mach/mt6795/mt_mon.c	/^static unsigned int bm_master_evt = BM_MASTER_AP_MCU1|BM_MASTER_AP_MCU2;$/;"	v	file:
bm_master_evt_show	mach/mt6795/mt_mon.c	/^static ssize_t bm_master_evt_show(struct device_driver *driver, char *buf)$/;"	f	file:
bm_master_evt_store	mach/mt6795/mt_mon.c	/^static ssize_t bm_master_evt_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
bm_rw_type_evt	mach/mt6795/mt_mon.c	/^static unsigned int bm_rw_type_evt = DEF_BM_RW_TYPE;$/;"	v	file:
bm_rw_type_evt_show	mach/mt6795/mt_mon.c	/^static ssize_t bm_rw_type_evt_show(struct device_driver *driver, char *buf)$/;"	f	file:
bm_rw_type_evt_store	mach/mt6795/mt_mon.c	/^static ssize_t bm_rw_type_evt_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
bmt_entry	mach/mt6795/include/mach/bmt.h	/^} bmt_entry;$/;"	t	typeref:struct:_bmt_entry_
bmt_struct	mach/mt6795/include/mach/bmt.h	/^} bmt_struct;$/;"	t	typeref:struct:__anon73
board_init	mach/mt6795/board.c	/^late_initcall(board_init);$/;"	v
board_init	mach/mt6795/board.c	/^static __init int board_init(void)$/;"	f	file:
board_sdio_ctrl	mach/mt6795/hiau_ml/core/board.c	/^EXPORT_SYMBOL(board_sdio_ctrl);$/;"	v
board_sdio_ctrl	mach/mt6795/hiau_ml/core/board.c	/^int board_sdio_ctrl (unsigned int sdio_port_num, unsigned int on) {$/;"	f
board_sdio_ctrl	mach/mt6795/irmn6795_hiau_64/core/board.c	/^EXPORT_SYMBOL(board_sdio_ctrl);$/;"	v
board_sdio_ctrl	mach/mt6795/irmn6795_hiau_64/core/board.c	/^int board_sdio_ctrl (unsigned int sdio_port_num, unsigned int on) {$/;"	f
boot	mach/mt6795/include/mach/board.h	/^    bool           boot;                    $/;"	m	struct:msdc_hw
boot_addr_array	mach/mt6795/mt-smp.c	/^static unsigned boot_addr_array[8 \/* NR_CPUS *\/];$/;"	v	file:
boot_attr	boot/mt_boot_common.c	/^struct attribute boot_attr = {BOOT_SYSFS_ATTR, 0644};$/;"	v	typeref:struct:attribute
boot_attrs	boot/mt_boot_common.c	/^static struct attribute *boot_attrs[] = {$/;"	v	typeref:struct:attribute	file:
boot_cdev	boot/mt_boot_common.c	/^static struct cdev boot_cdev;$/;"	v	typeref:struct:cdev	file:
boot_class	boot/mt_boot_common.c	/^static struct class *boot_class;$/;"	v	typeref:struct:class	file:
boot_common_core	boot/mt_boot_common.c	/^core_initcall(boot_common_core);$/;"	v
boot_common_core	boot/mt_boot_common.c	/^static int __init boot_common_core(void)$/;"	f	file:
boot_common_init	boot/mt_boot_common.c	/^module_init(boot_common_init);$/;"	v
boot_common_init	boot/mt_boot_common.c	/^static int __init boot_common_init(void)$/;"	f	file:
boot_cpu	mach/mt6795/mt_cpuidle.c	411;"	d	file:
boot_dev_num	boot/mt_boot_common.c	/^static dev_t boot_dev_num;$/;"	v	file:
boot_device	boot/mt_boot_common.c	/^static struct device *boot_device;$/;"	v	typeref:struct:device	file:
boot_fops	boot/mt_boot_common.c	/^static struct file_operations boot_fops = {$/;"	v	typeref:struct:file_operations	file:
boot_kobj	boot/mt_boot_common.c	/^static struct kobject boot_kobj;$/;"	v	typeref:struct:kobject	file:
boot_ktype	boot/mt_boot_common.c	/^static struct kobj_type boot_ktype = {$/;"	v	typeref:struct:kobj_type	file:
boot_md	dual_ccci/ccci_md_main.c	/^static int boot_md(int md_id)$/;"	f	file:
boot_md_func	ccci_util/ccci_util_lib_sys.c	/^static boot_md_func_t boot_md_func[MAX_MD_NUM];$/;"	v	file:
boot_md_show	dual_ccci/ccci_md_main.c	/^static ssize_t boot_md_show(char *buf)$/;"	f	file:
boot_md_show	eccci/ccci_core.c	/^int boot_md_show(int md_id, char *buf, int size)$/;"	f
boot_md_store	dual_ccci/ccci_md_main.c	/^static ssize_t boot_md_store(const char *buf, size_t count)$/;"	f	file:
boot_md_store	eccci/ccci_core.c	/^int boot_md_store(int md_id)$/;"	f
boot_mod_exit	boot/mt6795/mt_boot.c	/^module_exit(boot_mod_exit);$/;"	v
boot_mod_exit	boot/mt6795/mt_boot.c	/^static void __exit boot_mod_exit(void)$/;"	f	file:
boot_mod_init	boot/mt6795/mt_boot.c	/^module_init(boot_mod_init);$/;"	v
boot_mod_init	boot/mt6795/mt_boot.c	/^static int __init boot_mod_init(void)$/;"	f	file:
boot_mode	dual_ccci/include/ccci_md.h	/^    unsigned char  boot_mode;$/;"	m	struct:_ex_environment_info_t
boot_mode	eccci/ccci_core.h	/^	u8  boot_mode;  $/;"	m	struct:_ex_environment_info_t
boot_mode	eemcs/eemcs_expt.h	/^	unsigned char  boot_mode;$/;"	m	struct:_ex_environment_info_t
boot_mode_proc_fops	boot/mt_boot_common.c	/^static const struct file_operations boot_mode_proc_fops = {$/;"	v	typeref:struct:file_operations	file:
boot_mode_proc_open	boot/mt_boot_common.c	/^static int boot_mode_proc_open(struct inode *inode, struct file *file)$/;"	f	file:
boot_mode_proc_show	boot/mt_boot_common.c	/^static int boot_mode_proc_show(struct seq_file *p, void *v)$/;"	f	file:
boot_node	eemcs/eemcs_boot.c	/^eemcs_cdev_node_t *boot_node = NULL;$/;"	v
boot_node	eemcs/eemcs_boot.h	/^    eemcs_cdev_node_t boot_node;$/;"	m	struct:EEMCS_BOOT_SET_st
boot_reason	aee/common/reboot-reason.c	/^char boot_reason[][16] =$/;"	v
boot_reason_core	boot_reason/mt_boot_reason.c	/^early_initcall(boot_reason_core);$/;"	v
boot_reason_core	boot_reason/mt_boot_reason.c	/^static int __init boot_reason_core(void)$/;"	f	file:
boot_reason_init	boot_reason/mt_boot_reason.c	/^module_init(boot_reason_init);$/;"	v
boot_reason_init	boot_reason/mt_boot_reason.c	/^static int __init boot_reason_init(void)$/;"	f	file:
boot_reason_t	aee/common/reboot-reason.c	/^} boot_reason_t;$/;"	t	typeref:enum:__anon420	file:
boot_reset_state	eemcs/eemcs_boot.c	/^static KAL_INT32 boot_reset_state = 0;$/;"	v	file:
boot_show	boot/mt_boot_common.c	/^static ssize_t boot_show(struct kobject *kobj, struct attribute *a, char *buf)$/;"	f	file:
boot_stage	eccci/ccci_core.h	/^	volatile MD_BOOT_STAGE boot_stage;$/;"	m	struct:ccci_modem
boot_state	eemcs/eemcs_boot.h	/^    volatile EEMCS_BOOT_STATE boot_state;$/;"	m	struct:EEMCS_BOOT_SET_st
boot_status_show	ccci_util/ccci_util_lib_sys.c	/^static ssize_t boot_status_show(char *buf)$/;"	f	file:
boot_status_store	ccci_util/ccci_util_lib_sys.c	/^static ssize_t boot_status_store(const char *buf, size_t count)$/;"	f	file:
boot_store	boot/mt_boot_common.c	/^static ssize_t boot_store(struct kobject *kobj, struct attribute *a, const char *buf, size_t count)$/;"	f	file:
boot_sysfs_ops	boot/mt_boot_common.c	/^static struct sysfs_ops boot_sysfs_ops = {$/;"	v	typeref:struct:sysfs_ops	file:
boot_tag_meta_com	boot/mt6795/mt_boot.c	/^struct boot_tag_meta_com {$/;"	s	file:
boot_time_out_val	eemcs/eemcs_boot.c	/^static unsigned int boot_time_out_val = 0;$/;"	v	file:
boot_time_value	mach/mt6795/mt_gpt.c	/^static unsigned int boot_time_value;$/;"	v	file:
boot_time_value	mach/mt6795/mt_gpt_ca53.c	/^static unsigned int boot_time_value = 0;$/;"	v	file:
boot_trace_fops	eemcs/eemcs_boot_trace.c	/^static const struct file_operations boot_trace_fops = {$/;"	v	typeref:struct:file_operations	file:
boot_trace_open	eemcs/eemcs_boot_trace.c	/^static int boot_trace_open(struct inode *inode, struct file *file)$/;"	f	file:
boot_trace_print	eemcs/eemcs_boot_trace.c	/^static int boot_trace_print(struct seq_file *s, void *data)$/;"	f	file:
bootinfo_attr_group	aee/common/reboot-reason.c	/^static struct attribute_group bootinfo_attr_group = {$/;"	v	typeref:struct:attribute_group	file:
bootinfo_attrs	aee/common/reboot-reason.c	/^static struct attribute *bootinfo_attrs[] = {$/;"	v	typeref:struct:attribute	file:
bootinfo_kobj	aee/common/reboot-reason.c	/^EXPORT_SYMBOL(bootinfo_kobj);$/;"	v
bootinfo_kobj	aee/common/reboot-reason.c	/^struct kobject *bootinfo_kobj;$/;"	v	typeref:struct:kobject
bootmode	boot/mt_boot_common.c	/^	u32 bootmode;$/;"	m	struct:tag_bootmode	file:
bootup_timer	eccci/ccci_core.h	/^	struct timer_list bootup_timer;$/;"	m	struct:ccci_modem	typeref:struct:ccci_modem::timer_list
bootup_to_monitor	eemcs/eemcs_boot.c	/^static void bootup_to_monitor(unsigned long val)$/;"	f	file:
bootut_UL_write_room_check	eemcs/eemcs_boot.c	/^inline KAL_INT32 bootut_UL_write_room_check(void)$/;"	f
bootut_UL_write_skb_to_swq	eemcs/eemcs_boot.c	/^inline KAL_INT32 bootut_UL_write_skb_to_swq(struct sk_buff *skb)$/;"	f
bootut_ccci_handshake_handler	eemcs/eemcs_boot.c	/^KAL_INT32 bootut_ccci_handshake_handler(struct sk_buff *skb)$/;"	f
bootut_download_handler	eemcs/eemcs_boot.c	/^KAL_INT32 bootut_download_handler(struct sk_buff *skb)$/;"	f
bootut_gen_handshake_data	eemcs/eemcs_boot.c	/^struct sk_buff *bootut_gen_handshake_data(KAL_UINT32 data1, KAL_UINT32 reserved)$/;"	f
bootut_init	eemcs/eemcs_boot.c	/^KAL_INT32 bootut_init(void)$/;"	f
bootut_lb	eemcs/eemcs_boot.c	/^KAL_INT32 bootut_lb(struct sk_buff *skb)$/;"	f
bootut_md_read_mbx	eemcs/eemcs_boot.c	/^KAL_INT32 bootut_md_read_mbx(KAL_UINT32 *data0, KAL_UINT32 *data1)$/;"	f
bootut_md_send_command	eemcs/eemcs_boot.c	/^KAL_INT32 bootut_md_send_command(void)$/;"	f
bootut_md_write_mbx	eemcs/eemcs_boot.c	/^KAL_INT32 bootut_md_write_mbx(KAL_UINT32 data0, KAL_UINT32 data1)$/;"	f
bootut_register_callback	eemcs/eemcs_boot.c	/^KAL_UINT32 bootut_register_callback(CCCI_CHANNEL_T chn, EEMCS_CCCI_CALLBACK func_ptr , KAL_UINT32 private_data) {	$/;"	f
bootut_register_expt_callback	eemcs/eemcs_boot.c	/^KAL_UINT32 bootut_register_expt_callback(EEMCS_CCCI_EXCEPTION_IND_CALLBACK func_ptr)$/;"	f
bootut_register_swint_callback	eemcs/eemcs_boot.c	/^KAL_INT32 bootut_register_swint_callback(EEMCS_CCCI_SWINT_CALLBACK func_ptr)$/;"	f
bootut_reset_txq_count	eemcs/eemcs_boot.c	/^void bootut_reset_txq_count(void)$/;"	f
bootut_start_ccci_handshake	eemcs/eemcs_boot.c	/^KAL_INT32 bootut_start_ccci_handshake(void)$/;"	f
bootut_unregister_callback	eemcs/eemcs_boot.c	/^KAL_UINT32 bootut_unregister_callback(CCCI_CHANNEL_T chn) {$/;"	f
bootut_unregister_expt_callback	eemcs/eemcs_boot.c	/^KAL_UINT32 bootut_unregister_expt_callback(KAL_UINT32 cb_id)$/;"	f
bootut_unregister_swint_callback	eemcs/eemcs_boot.c	/^KAL_INT32 bootut_unregister_swint_callback(KAL_UINT32 id)$/;"	f
bootut_xboot_mb_rd	eemcs/eemcs_boot.c	/^int bootut_xboot_mb_rd(KAL_UINT32 *pBuffer, KAL_UINT32 size)$/;"	f
bootut_xboot_mb_wr	eemcs/eemcs_boot.c	/^int bootut_xboot_mb_wr(KAL_UINT32 *pBuffer, KAL_UINT32 size)$/;"	f
bottom	aee/common/wdt-atf.c	/^	unsigned long bottom;$/;"	m	struct:__anon416	file:
bottom	aee/common/wdt-handler.c	/^	unsigned long bottom;$/;"	m	struct:__anon418	file:
bpi_ctrl	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    bpi_ctrl[1];       	\/*0x0DD0 ~ 0x0DDF: 	16 bytes*\/$/;"	m	struct:__anon129
break_en	mach/mt6795/include/mach/md32_helper.h	/^    u32               break_en;$/;"	m	struct:__anon154
brightness_level	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	unsigned int 		  brightness_level;$/;"	m	struct:cust_mt65xx_led
brightness_level	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	unsigned int 		  brightness_level;$/;"	m	struct:cust_mt65xx_led
brightness_mapping	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.c	/^unsigned int brightness_mapping(unsigned int level)$/;"	f
brightness_mapping	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.c	/^unsigned int brightness_mapping(unsigned int level)$/;"	f
brk	mach/mt6795/mt_cpuidle.c	/^        unsigned int count, rst, abt, brk;$/;"	m	struct:cpu_context	file:
brk	mach/mt6795/mt_cpuidle64.c	/^        unsigned int count, rst, abt, brk;$/;"	m	struct:dmnt_cpu_context	file:
broadcast_state	eccci/ccci_core.h	/^	int (*broadcast_state)(struct ccci_modem *md, MD_STATE state);$/;"	m	struct:ccci_modem_ops
brom_ins_buf	eemcs/lte_dev_test.c	/^char brom_ins_buf[BUF_SIZE];$/;"	v
brom_io_buf	eemcs/lte_dev_test.c	/^char brom_io_buf[BROM_DATA_SIZE];$/;"	v
brom_rd_buf	eemcs/lte_dev_test.c	/^char brom_rd_buf[BROM_DATA_SIZE];$/;"	v
brom_rd_buf_head	eemcs/lte_dev_test.c	/^unsigned int brom_rd_buf_head;$/;"	v
brom_rd_buf_tail	eemcs/lte_dev_test.c	/^unsigned int brom_rd_buf_tail;$/;"	v
brom_read_pkt	eemcs/lte_dev_test.c	/^int brom_read_pkt(unsigned int dlq_no, unsigned int data_len, char *data_pt)$/;"	f
brom_sync_gdb_no_timeout	eemcs/lte_dev_test.c	/^static int brom_sync_gdb_no_timeout(void)$/;"	f	file:
brom_sync_xboot_no_timeout	eemcs/lte_dev_test.c	/^static int brom_sync_xboot_no_timeout(void)$/;"	f	file:
brom_write_pkt	eemcs/lte_dev_test.c	/^int brom_write_pkt(unsigned int ulq_no, unsigned int data_len, char *data_pt)$/;"	f
bt_from	mach/mt6795/include/mach/paniclog.h	/^		unsigned long bt_from[PANICLOG_BACKTRACE_NUM];$/;"	m	struct:paniclog::__anon157
bt_port	uart/uart.c	/^struct mtk_uart *bt_port = NULL;$/;"	v	typeref:struct:mtk_uart
bt_sync	aee/aed/aed-process.c	/^struct bt_sync {$/;"	s	file:
bt_where	mach/mt6795/include/mach/paniclog.h	/^		unsigned long bt_where[PANICLOG_BACKTRACE_NUM];$/;"	m	struct:paniclog::__anon157
btpm_handler_t	mach/mt6795/include/mach/mt_bt.h	/^typedef void (*btpm_handler_t)(void*);  \/* external irq handler *\/$/;"	t
budget	eccci/modem_ccif.h	/^    int budget;$/;"	m	struct:md_ccif_queue
budget	eccci/modem_cldma.h	/^	int budget; $/;"	m	struct:md_cd_queue
budget	eccci/modem_ut.h	/^	int budget;$/;"	m	struct:md_ut_queue
buf	aee/ipanic/ipanic.h	/^	u64 buf;$/;"	m	struct:ipanic_header
buf	aee/ipanic/ipanic_emmc.c	/^static u64 buf;$/;"	v	file:
buf	aee/ipanic/ipanic_mtd.c	/^	u64 buf;$/;"	m	struct:ipanic_mtd_data	file:
buf	dual_ccci/ccci_rpc_main.c	/^    char buf[0];$/;"	m	struct:test	file:
buf	dual_ccci/include/ccci_rpc.h	/^    unsigned char    buf[0];$/;"	m	struct:__anon362
buf	dual_ccci/include/ccci_rpc.h	/^   void *buf;$/;"	m	struct:__anon361
buf	eccci/port_kernel.h	/^	void *buf;$/;"	m	struct:rpc_pkt
buf	eemcs/eemcs_md.h	/^    KAL_UINT8  buf[0];$/;"	m	struct:RUNTIME_BUFF_st
buf	eemcs/eemcs_rpc.h	/^    unsigned char    buf[IPC_RPC_MAX_BUF_SIZE];$/;"	m	struct:__anon331
buf	eemcs/eemcs_rpc.h	/^   void *buf;$/;"	m	struct:__anon330
buf	eemcs/lte_dev_test.h	/^	kal_uint8 	buf[512];$/;"	m	struct:_athif_cmd
buf	eemcs/lte_dev_test.h	/^	kal_uint8 	buf[512];$/;"	m	struct:_athif_status
buf	mach/mt6795/include/mach/i2c.h	/^	u8 *buf;		\/* pointer to msg data                  *\/$/;"	m	struct:mt_i2c_msg
buf	mach/mt6795/include/mach/paniclog.h	/^		char buf[PANICLOG_BUF_LEN];$/;"	m	struct:paniclog::__anon157
buf	mach/mt6795/mt_golden_setting.c	/^	unsigned int *buf;$/;"	m	struct:golden	file:
buf	masp/asf/asf_inc/aes_so.h	/^    unsigned long buf[68];    $/;"	m	struct:__anon509
buf	masp/asf/asf_inc/alg_sha1.h	/^    unsigned char buf[64];$/;"	m	struct:__anon505
buf	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned char               buf [EXT_REGION_BUF_SIZE];$/;"	m	struct:__anon515
buf	masp/asf/asf_inc/sec_mtd.h	/^    char *buf;$/;"	m	struct:_MtdRCtx
buf	masp/asf/core/sec_mod_core.c	/^    unsigned char buf[HEVC_BLK_LEN];$/;"	m	struct:__anon473	file:
bufIdx	mach/mt6795/include/mach/camera_isp.h	/^    signed int         bufIdx;$/;"	m	struct:__anon208
bufSts	mach/mt6795/camera_isp.c	/^    volatile ISP_ED_BUF_STATE_ENUM  bufSts;     $/;"	m	struct:__anon40	file:
buf_golden_setting	mach/mt6795/mt_golden_setting.c	/^	struct golden_setting *buf_golden_setting;$/;"	m	struct:golden	typeref:struct:golden::golden_setting	file:
buf_id	mach/mt6795/include/mach/camera_isp.h	/^    _isp_dma_enum_          buf_id;$/;"	m	struct:__anon216
buf_id	mach/mt6795/include/mach/camera_isp.h	/^    _isp_dma_enum_          buf_id;$/;"	m	struct:__anon228
buf_len	mach/mt6795/include/mach/paniclog.h	/^		int buf_len;$/;"	m	struct:paniclog::__anon157
buf_param	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^        m4u_buf_param_t buf_param;$/;"	m	union:__anon254::__anon255
buf_size	eemcs/eemcs_boot.h	/^    KAL_UINT32      buf_size; \/\/The buf size$/;"	m	struct:Xboot_CMD_BufSize_st
buf_size	mach/mt6795/camera_fdvt.c	/^static u32 buf_size = 1024;$/;"	v	file:
buf_size	mach/mt6795/include/mach/kdump_sdhc.h	109;"	d
buf_size	mach/mt6795/isp.c	/^static u32 buf_size = 4096;$/;"	v	file:
buf_size	mach/mt6795/mt_golden_setting.c	/^	unsigned int buf_size;$/;"	m	struct:golden	file:
buf_snapshot	mach/mt6795/mt_golden_setting.c	/^	struct snapshot *buf_snapshot;$/;"	m	struct:golden	typeref:struct:golden::snapshot	file:
buff	dual_ccci/include/ccci_layer.h	/^    CCCI_BUFF_T buff;$/;"	m	struct:_CCCI_LOG_T
buff	eemcs/eemcs_char.h	/^    stream_buff_t       buff;$/;"	m	struct:__anon318
buff_kmemory_hwlimit	eemcs/lte_dev_test.c	/^unsigned char *buff_kmemory_hwlimit;$/;"	v
buff_kmemory_receive	eemcs/lte_dev_test.c	/^unsigned char *buff_kmemory_receive;$/;"	v
buff_kmemory_save_result	eemcs/lte_dev_test.c	/^unsigned char *buff_kmemory_save_result;$/;"	v
buff_kmemory_sent	eemcs/lte_dev_test.c	/^unsigned char *buff_kmemory_sent;$/;"	v
buff_kmemory_ulpkt_data	eemcs/lte_dev_test.c	/^unsigned char *buff_kmemory_ulpkt_data;$/;"	v
buff_rd	dual_ccci/include/ccci_ipc.h	/^  BUFF buff_rd;$/;"	m	struct:__anon366
buff_wr	dual_ccci/include/ccci_ipc.h	/^  BUFF buff_wr;$/;"	m	struct:__anon366
buffer	ccci_util/ccci_private_log.c	/^	void *buffer;$/;"	m	struct:ccci_ring_buffer	file:
buffer	dual_ccci/include/ccci_fs.h	/^    unsigned char buffer[CCCI_FS_MAX_BUF_SIZE];$/;"	m	struct:__anon414
buffer	dual_ccci/include/ccci_ipc.h	/^    CCCI_IPC_BUFFER    buffer;$/;"	m	struct:__anon367
buffer	dual_ccci/include/ccci_ipc.h	/^    uint8 buffer[CCCI_IPC_BUFFER_SIZE];$/;"	m	struct:__anon365
buffer	dual_ccci/include/ccci_tty.h	/^    unsigned char            buffer[0]; \/\/ [RX | TX]$/;"	m	struct:__anon358
buffer	eccci/ccci_ringbuf.h	/^    unsigned char    buffer[0]; $/;"	m	struct:ccci_ringbuf
buffer	eccci/port_kernel.h	/^	u8  buffer[0];$/;"	m	struct:rpc_buffer
buffer	eemcs/eemcs_fs_ut.c	/^    KAL_UINT8   buffer[FS_CCCI_MAX_BUF_SIZE];$/;"	m	struct:FS_STREAMBUFFER_st	file:
buffer	eemcs/eemcs_rpc.h	/^	kal_uint8     buffer[IPC_RPC_MAX_BUF_SIZE];$/;"	m	struct:IPC_RPC_StreamBuffer_STRUCT
buffer	masp/asf/asf_inc/alg_sha1.h	/^    unsigned char buffer[64];$/;"	m	struct:__anon506
buffer_control_ccmni_t	dual_ccci/include/ccmni_net.h	/^} buffer_control_ccmni_t;$/;"	t	typeref:struct:__anon411
buffer_control_tty_t	dual_ccci/include/ccci_tty.h	/^} buffer_control_tty_t;$/;"	t	typeref:struct:__anon357
buffer_over_flow	aee/aed/aed-debug.c	/^static void noinline buffer_over_flow(void)$/;"	f	file:
bufsize	aee/ipanic/ipanic.h	/^	u32 bufsize;$/;"	m	struct:ipanic_header
bufsize	aee/ipanic/ipanic_emmc.c	/^static int bufsize;$/;"	v	file:
bufsize	aee/ipanic/ipanic_mtd.c	/^	int bufsize;$/;"	m	struct:ipanic_mtd_data	file:
build_time	eemcs/eemcs_boot.h	/^	KAL_UINT8 build_time[64];	        \/* build time string *\/$/;"	m	struct:__anon335
build_time	eemcs/eemcs_boot.h	/^	char *build_time;	\/* build time string *\/$/;"	m	struct:__anon333
build_ver	eemcs/eemcs_boot.h	/^	KAL_UINT8 build_ver[64];	        \/* project version, ex:11A_MD.W11.28 *\/$/;"	m	struct:__anon335
build_ver	eemcs/eemcs_boot.h	/^	char *build_ver;	\/* project version, ex:11A_MD.W11.28 *\/$/;"	m	struct:__anon333
burst	mach/mt6795/include/mach/dma.h	/^    unsigned int burst;$/;"	m	struct:mt_gdma_conf
bus_dcm_disable	mach/mt6795/mt_dcm.c	/^void bus_dcm_disable(void)\/\/$/;"	f
bus_dcm_disable	mach/mt6795/mt_dcm_64.c	/^void bus_dcm_disable(void)$/;"	f
bus_dcm_disable	mach/mt6795/mt_idle_64.c	/^bus_dcm_disable(void)$/;"	f
bus_dcm_enable	mach/mt6795/mt_dcm.c	/^void bus_dcm_enable(void)\/\/$/;"	f
bus_dcm_enable	mach/mt6795/mt_dcm_64.c	/^void bus_dcm_enable(void)$/;"	f
bus_dcm_enable	mach/mt6795/mt_idle_64.c	/^bus_dcm_enable(void)$/;"	f
bus_fops	mach/mt6795/mt_pm_init.c	/^static const struct file_operations bus_fops = {$/;"	v	typeref:struct:file_operations	file:
bus_fops	mach/mt6795/mt_pm_init_64.c	/^static const struct file_operations bus_fops = {$/;"	v	typeref:struct:file_operations	file:
bus_size	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   bus_size;$/;"	m	struct:__anon205
bus_speed_dump_read	mach/mt6795/mt_pm_init.c	/^static int bus_speed_dump_read(struct seq_file *m, void *v)$/;"	f	file:
bus_speed_dump_read	mach/mt6795/mt_pm_init_64.c	/^static int bus_speed_dump_read(struct seq_file *m, void *v)$/;"	f	file:
bus_timeout_timer	eccci/modem_ccif.h	/^    struct timer_list bus_timeout_timer;$/;"	m	struct:md_ccif_ctrl	typeref:struct:md_ccif_ctrl::timer_list
bus_timeout_timer	eccci/modem_cldma.h	/^	struct timer_list bus_timeout_timer;$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::timer_list
busy_count	eccci/modem_cldma.h	/^	unsigned int busy_count;$/;"	m	struct:md_cd_queue
bvr	mach/mt6795/mt_dormant.c	/^	rw_ops bvr;$/;"	m	struct:__anon278	file:
bvr	mach/mt6795/mt_dormant.c	/^	unsigned bvr[16];	\/*     64-79  Save                                         *\/$/;"	m	struct:__anon276	file:
bvr	mach/mt6795/mt_dormant.c	/^        unsigned bvr[16];$/;"	m	struct:__anon275	file:
bw_limit_addr	mach/mt6795/mt_clkmgr.c	/^    void __iomem *bw_limit_addr;$/;"	m	struct:cg_grp	file:
bw_limit_addr	mach/mt6795/mt_clkmgr_64.c	/^    void __iomem *bw_limit_addr;$/;"	m	struct:cg_grp	file:
bw_threshold	mach/mt6795/fliper/fliper.c	/^static int bw_threshold = 0;$/;"	v	file:
bxvr	mach/mt6795/mt_dormant.c	/^	rw_ops bxvr;$/;"	m	struct:__anon278	file:
bxvr	mach/mt6795/mt_dormant.c	/^	unsigned bxvr[16];	\/*   144-159  Save if have Virtualization extensions       *\/$/;"	m	struct:__anon276	file:
bxvr	mach/mt6795/mt_dormant.c	/^        unsigned bxvr[16];$/;"	m	struct:__anon275	file:
c	mach/mt6795/include/mach/paniclog.h	/^	} c;$/;"	m	struct:paniclog	typeref:struct:paniclog::__anon157
cWmtCfgName	wmt_ccci/wmt_cfg_parser.h	/^	unsigned char cWmtCfgName[NAME_MAX + 1];$/;"	m	struct:_WMT_PARSER_CONF_FOR_CCCI_
ca15l_data	mach/mt6795/mt_spower_data.h	/^int ca15l_data[][VSIZE*TSIZE+VSIZE+TSIZE] = {$/;"	v
ca15l_dbgapb_base	mach/mt6795/mt_cpuidle.c	/^static unsigned long ca15l_dbgapb_base = 0xf0190000;$/;"	v	file:
ca15l_l2rstd_lock	mach/mt6795/mt_cpuidle.c	/^DEFINE_SPINLOCK(ca15l_l2rstd_lock);$/;"	v
ca15l_l2rstdisable	mach/mt6795/mt_cpuidle.c	/^static inline void ca15l_l2rstdisable(int flags)$/;"	f	file:
ca15l_l2rstdisable_restore	mach/mt6795/mt_cpuidle.c	/^static inline void ca15l_l2rstdisable_restore(int flags)$/;"	f	file:
ca15l_spower_raw	mach/mt6795/mt_spower_data.h	/^spower_raw_t ca15l_spower_raw = {$/;"	v
ca17_l2ctlr	mach/mt6795/mt_cpuidle.c	/^                unsigned long ca17_l2ctlr;$/;"	m	struct:system_context::_data_poc	file:
ca7_data	mach/mt6795/mt_spower_data.h	/^int ca7_data[][VSIZE*TSIZE+VSIZE+TSIZE] = {$/;"	v
ca7_dbgapb_base	mach/mt6795/mt_cpuidle.c	/^static unsigned long ca7_dbgapb_base = 0xf0170000;$/;"	v	file:
ca7_delayip_clock_on	mach/mt6795/mt_cpuidle.c	/^static inline unsigned int ca7_delayip_clock_on(int on)$/;"	f	file:
ca7_l2rstd_lock	mach/mt6795/mt_cpuidle.c	/^DEFINE_SPINLOCK(ca7_l2rstd_lock);$/;"	v
ca7_l2rstdisable	mach/mt6795/mt_cpuidle.c	/^static inline void ca7_l2rstdisable(int flags)$/;"	f	file:
ca7_l2rstdisable_restore	mach/mt6795/mt_cpuidle.c	/^static inline void ca7_l2rstdisable_restore(int flags) $/;"	f	file:
ca7_spower_raw	mach/mt6795/mt_spower_data.h	/^spower_raw_t ca7_spower_raw = {$/;"	v
caculate_checksum	eccci/modem_cldma.c	/^static inline void caculate_checksum(char *address, char first_byte)$/;"	f	file:
caculate_checksum	eccci/modem_cldma.c	145;"	d	file:
cal_A2	masp/asf/core/alg_sha1.c	/^inline ulong cal_A2 (ulong b)$/;"	f
cal_P	masp/asf/core/alg_sha1.c	/^ulong cal_P (ulong a, ulong b, ulong c, ulong d, ulong x, uint32 i)$/;"	f
cal_S	masp/asf/core/alg_sha1.c	/^inline ulong cal_S (ulong x, ulong n)$/;"	f
cal_md_settings	ccci_util/ccci_util_lib_fo.c	/^static void cal_md_settings(int md_id)$/;"	f	file:
call	dual_ccci/include/ccci_md.h	/^    void (*call)(struct _MD_CALL_BACK_QUEUE*,unsigned long data);$/;"	m	struct:_MD_CALL_BACK_QUEUE
call_function	eemcs/lte_dev_test.c	/^int call_function(char *buf)$/;"	f
callback	eemcs/eemcs_state.h	/^    void (*callback)(EEMCS_STATE data);$/;"	m	struct:__anon284
callback_func	eemcs/lte_df_main.h	/^	MTLTE_DF_TO_DEV_CALLBACK callback_func ;$/;"	m	struct:mtlte_df_to_dev_callback
callback_func	eemcs/lte_df_main.h	/^	MTLTE_DF_TO_HIF_CALLBACK callback_func ;$/;"	m	struct:mtlte_df_to_hif_callback
callback_func	eemcs/lte_hif_sdio.h	/^	MTLTE_HIF_TO_SYS_CALLBACK callback_func ;$/;"	m	struct:mtlte_hif_to_sys_callback
callerID	mach/mt6795/camera_isp.c	/^    volatile MUINT32 callerID;   $/;"	m	struct:__anon40	file:
callerID	mach/mt6795/camera_isp.c	/^    volatile MUINT32 callerID;   $/;"	m	struct:__anon41	file:
callerID	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int            callerID;$/;"	m	struct:__anon221
cam_isp_device	mach/mt6795/camera_isp.c	/^struct cam_isp_device {$/;"	s	file:
cam_isp_devs	mach/mt6795/camera_isp.c	/^static struct cam_isp_device *cam_isp_devs;$/;"	v	typeref:struct:cam_isp_device	file:
camera_mode	mach/mt6795/include/mach/mt_smi.h	/^	unsigned int camera_mode;$/;"	m	struct:__anon166
camera_sysram_dev	mach/mt6795/mt_devs.c	/^static struct platform_device camera_sysram_dev = {$/;"	v	typeref:struct:platform_device	file:
cap	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    imgsensor_mode_struct cap;        \/\/capture scenario relative information$/;"	m	struct:imgsensor_info_struct
cap1	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    imgsensor_mode_struct cap1;        \/\/capture for PIP 24fps relative information, capture1 mode must use same framelength, linelength with Capture mode for shutter calculate$/;"	m	struct:imgsensor_info_struct
cap_delay_frame	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  cap_delay_frame;        \/\/enter capture delay frame num$/;"	m	struct:imgsensor_info_struct
capability	eccci/ccci_core.h	/^	unsigned int capability;$/;"	m	struct:ccci_modem
capture	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 capture(MSDK_SENSOR_EXPOSURE_WINDOW_STRUCT *image_window,$/;"	f	file:
capture_setting	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static void capture_setting(kal_uint16 currefps)$/;"	f	file:
card_exist	eemcs/lte_dev_test.h	/^	unsigned card_exist ;$/;"	m	struct:mtlte_dev
catch_last_log	eemcs/eemcs_char.c	/^static unsigned int       catch_last_log = 0;$/;"	v	file:
catch_more	dual_ccci/ccci_chrdev.c	/^static unsigned int    catch_more = 0;$/;"	v	file:
cb_ccci_expt_int	eemcs/lte_df_main.h	/^    EEMCS_CCCI_EX_IND  cb_ccci_expt_int;$/;"	m	struct:mtlte_expt_priv
cb_func	eemcs/lte_dev_test.c	/^	int (*cb_func)(int argc, char** argv);$/;"	m	struct:__anon283	file:
cb_handle	eemcs/lte_df_main.h	/^	struct mtlte_df_to_dev_callback cb_handle[RXQ_NUM] ;$/;"	m	struct:mtlte_df_core	typeref:struct:mtlte_df_core::mtlte_df_to_dev_callback
cb_id	eemcs/eemcs_boot.h	/^    KAL_UINT32 cb_id;$/;"	m	struct:EEMCS_BOOT_SET_st
cb_sw_int	eemcs/lte_df_main.h	/^    MTLTE_DF_TO_DEV_CALLBACK cb_sw_int;$/;"	m	struct:mtlte_df_core
cb_wd_timeout	eemcs/lte_df_main.h	/^    MTLTE_DF_TO_DEV_CALLBACK cb_wd_timeout;$/;"	m	struct:mtlte_df_core
ccci-y	dual_ccci/Makefile	/^ccci-y :=ccci_init.o$/;"	m
ccci-y	eccci/Makefile	/^ccci-y := ccci_core.o ccci_bm.o ccci_support.o$/;"	m
ccci-y	eccci/mt6795/Makefile	/^ccci-y := ccci_platform.o $(core_obj) $(mach_obj) $(sec_obj)$/;"	m
ccci1_node_list	dual_ccci/ccci_mk_node.c	/^static ccci_node_t ccci1_node_list[] = {$/;"	v	file:
ccci2_node_list	dual_ccci/ccci_mk_node.c	/^static ccci_node_t ccci2_node_list[] = {$/;"	v	file:
ccci_WDT_cb	eemcs/eemcs_ccci.c	/^static EEMCS_CCCI_WDT_CALLBACK ccci_WDT_cb = NULL;$/;"	v	file:
ccci_aed	dual_ccci/ccci_md_main.c	/^void ccci_aed(int md_id, unsigned int dump_flag, char *aed_str)$/;"	f
ccci_aed	eccci/port_kernel.c	/^static void ccci_aed(struct ccci_modem *md, unsigned int dump_flag, char *aed_str, int db_opt)$/;"	f	file:
ccci_aed_cb_t	dual_ccci/include/ccci.h	/^typedef void (*ccci_aed_cb_t)(unsigned int flag, char* aed_str);$/;"	t
ccci_alloc_req	eccci/ccci_bm.c	/^EXPORT_SYMBOL(ccci_alloc_req);$/;"	v
ccci_alloc_req	eccci/ccci_bm.c	/^struct ccci_request *ccci_alloc_req(DIRECTION dir, int size, char blk1, char blk2)$/;"	f
ccci_alloc_skb	eccci/ccci_bm.c	/^EXPORT_SYMBOL(ccci_alloc_skb);$/;"	v
ccci_alloc_skb	eccci/ccci_bm.c	/^struct sk_buff *ccci_alloc_skb(int size, char blocking)$/;"	f
ccci_allocate_modem	eccci/ccci_core.c	/^EXPORT_SYMBOL(ccci_allocate_modem);$/;"	v
ccci_allocate_modem	eccci/ccci_core.c	/^struct ccci_modem *ccci_allocate_modem(int private_size)$/;"	f
ccci_attr_count	ccci_util/ccci_util_lib_sys.c	/^	unsigned int ccci_attr_count;$/;"	m	struct:ccci_info	file:
ccci_attr_count	dual_ccci/ccci_mk_node.c	/^    unsigned int ccci_attr_count;$/;"	m	struct:ccci_info	file:
ccci_attr_install	dual_ccci/ccci_mk_node.c	/^int ccci_attr_install(void)$/;"	f
ccci_attr_release	dual_ccci/ccci_mk_node.c	/^void ccci_attr_release(struct kobject *kobj)$/;"	f
ccci_attr_show	ccci_util/ccci_util_lib_sys.c	/^static ssize_t ccci_attr_show(struct kobject *kobj, struct attribute *attr, char *buf)$/;"	f	file:
ccci_attr_show	dual_ccci/ccci_mk_node.c	/^ssize_t ccci_attr_show(struct kobject *kobj, struct attribute *attr, char *buf)$/;"	f
ccci_attr_store	ccci_util/ccci_util_lib_sys.c	/^static ssize_t ccci_attr_store(struct kobject *kobj, struct attribute *attr, const char *buf, size_t count)$/;"	f	file:
ccci_attr_store	dual_ccci/ccci_mk_node.c	/^ssize_t ccci_attr_store(struct kobject *kobj, struct attribute *attr, const char *buf, size_t count)$/;"	f
ccci_attribute	ccci_util/ccci_util_lib_sys.c	/^struct ccci_attribute$/;"	s	file:
ccci_attribute	dual_ccci/ccci_mk_node.c	/^typedef struct ccci_attribute$/;"	s	file:
ccci_attribute_t	dual_ccci/ccci_mk_node.c	/^}ccci_attribute_t;$/;"	t	typeref:struct:ccci_attribute	file:
ccci_bm_stat_timer	eccci/ccci_bm.c	/^struct timer_list ccci_bm_stat_timer;$/;"	v	typeref:struct:timer_list
ccci_bm_stat_timer_func	eccci/ccci_bm.c	/^void ccci_bm_stat_timer_func(unsigned long data)$/;"	f
ccci_boot_expt_register	eemcs/eemcs_boot.h	351;"	d
ccci_boot_expt_register	eemcs/eemcs_boot.h	366;"	d
ccci_boot_expt_unregister	eemcs/eemcs_boot.h	352;"	d
ccci_boot_expt_unregister	eemcs/eemcs_boot.h	367;"	d
ccci_boot_mbx_read	eemcs/eemcs_boot.h	349;"	d
ccci_boot_mbx_read	eemcs/eemcs_boot.h	364;"	d
ccci_boot_mbx_register	eemcs/eemcs_boot.h	343;"	d
ccci_boot_mbx_register	eemcs/eemcs_boot.h	358;"	d
ccci_boot_mbx_unregister	eemcs/eemcs_boot.h	344;"	d
ccci_boot_mbx_unregister	eemcs/eemcs_boot.h	359;"	d
ccci_boot_mbx_write	eemcs/eemcs_boot.h	350;"	d
ccci_boot_mbx_write	eemcs/eemcs_boot.h	365;"	d
ccci_boot_mem_alloc	eemcs/eemcs_boot.h	374;"	d
ccci_boot_register	eemcs/eemcs_boot.h	341;"	d
ccci_boot_register	eemcs/eemcs_boot.h	356;"	d
ccci_boot_unregister	eemcs/eemcs_boot.h	342;"	d
ccci_boot_unregister	eemcs/eemcs_boot.h	357;"	d
ccci_boot_write_desc_to_q	eemcs/eemcs_boot.h	346;"	d
ccci_boot_write_desc_to_q	eemcs/eemcs_boot.h	361;"	d
ccci_boot_write_space_check	eemcs/eemcs_boot.h	347;"	d
ccci_boot_write_space_check	eemcs/eemcs_boot.h	362;"	d
ccci_ccmni_ctl_smem_base_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_ccmni_ctl_smem_base_phy[NET_PORT_NUM];$/;"	m	struct:_smem_alloc
ccci_ccmni_ctl_smem_base_virt	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_ccmni_ctl_smem_base_virt[NET_PORT_NUM];$/;"	m	struct:_smem_alloc
ccci_ccmni_ctl_smem_size	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_ccmni_ctl_smem_size[NET_PORT_NUM];$/;"	m	struct:_smem_alloc
ccci_ccmni_smem_dl_base_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_ccmni_smem_dl_base_phy;$/;"	m	struct:_smem_alloc
ccci_ccmni_smem_dl_base_virt	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_ccmni_smem_dl_base_virt;$/;"	m	struct:_smem_alloc
ccci_ccmni_smem_dl_size	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_ccmni_smem_dl_size;$/;"	m	struct:_smem_alloc
ccci_ccmni_smem_ul_base_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_ccmni_smem_ul_base_phy;$/;"	m	struct:_smem_alloc
ccci_ccmni_smem_ul_base_virt	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_ccmni_smem_ul_base_virt;$/;"	m	struct:_smem_alloc
ccci_ccmni_smem_ul_size	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_ccmni_smem_ul_size;$/;"	m	struct:_smem_alloc
ccci_ccmni_v2_ctl_mem_base_req	dual_ccci/ccci_md_main.c	/^int ccci_ccmni_v2_ctl_mem_base_req(int md_id, int port, int *addr_virt, int *addr_phy, int *len)$/;"	f
ccci_cdev_mem_alloc	eemcs/eemcs_char.h	125;"	d
ccci_cdev_name	eemcs/eemcs_char.c	/^static KAL_UINT8 ccci_cdev_name[EEMCS_CDEV_MAX_NUM][32]=$/;"	v	file:
ccci_cdev_register	eemcs/eemcs_char.h	106;"	d
ccci_cdev_register	eemcs/eemcs_char.h	94;"	d
ccci_cdev_register_expt_callback	eemcs/eemcs_char.h	100;"	d
ccci_cdev_register_expt_callback	eemcs/eemcs_char.h	112;"	d
ccci_cdev_turn_off_dl_q	eemcs/eemcs_char.h	102;"	d
ccci_cdev_turn_off_dl_q	eemcs/eemcs_char.h	114;"	d
ccci_cdev_turn_on_dl_q	eemcs/eemcs_char.h	103;"	d
ccci_cdev_turn_on_dl_q	eemcs/eemcs_char.h	115;"	d
ccci_cdev_unregister	eemcs/eemcs_char.h	107;"	d
ccci_cdev_unregister	eemcs/eemcs_char.h	95;"	d
ccci_cdev_unregister_expt_callback	eemcs/eemcs_char.h	101;"	d
ccci_cdev_unregister_expt_callback	eemcs/eemcs_char.h	113;"	d
ccci_cdev_write_desc_to_q	eemcs/eemcs_char.h	108;"	d
ccci_cdev_write_desc_to_q	eemcs/eemcs_char.h	96;"	d
ccci_cdev_write_space_alloc	eemcs/eemcs_char.h	109;"	d
ccci_cdev_write_space_alloc	eemcs/eemcs_char.h	97;"	d
ccci_cdev_write_space_release	eemcs/eemcs_char.h	110;"	d
ccci_cdev_write_space_release	eemcs/eemcs_char.h	98;"	d
ccci_cdev_write_wait	eemcs/eemcs_char.h	111;"	d
ccci_cdev_write_wait	eemcs/eemcs_char.h	99;"	d
ccci_cfg_setting	eccci/ccci_support.c	/^static struct ccci_setting ccci_cfg_setting;$/;"	v	typeref:struct:ccci_setting	file:
ccci_ch	eemcs/eccmni.h	/^    ccci_ch_set       ccci_ch;$/;"	m	struct:__anon339
ccci_ch	eemcs/eemcs_char.h	/^    ccci_ch_set         ccci_ch;$/;"	m	struct:__anon318
ccci_ch	eemcs/eemcs_ipc.h	/^    ccci_ch_set         ccci_ch;$/;"	m	struct:_eemcs_ipc_inst_t
ccci_ch	eemcs/eemcs_rpc.h	/^    ccci_ch_set         ccci_ch;$/;"	m	struct:_eemcs_rpc_inst_t
ccci_ch_filter_show	dual_ccci/ccci_md_main.c	/^size_t ccci_ch_filter_show(char buf[], size_t len)$/;"	f
ccci_ch_filter_store	dual_ccci/ccci_md_main.c	/^size_t ccci_ch_filter_store(char buf[], size_t len)$/;"	f
ccci_ch_register	eemcs/eemcs_ipc.h	147;"	d
ccci_ch_register	eemcs/eemcs_ipc.h	153;"	d
ccci_ch_register	eemcs/eemcs_rpc.h	168;"	d
ccci_ch_register	eemcs/eemcs_sysmsg.h	74;"	d
ccci_ch_set	eemcs/eemcs_ccci.h	/^}ccci_ch_set;$/;"	t	typeref:struct:__anon286
ccci_ch_t	dual_ccci/include/ccci_ch.h	/^}ccci_ch_t;$/;"	t	typeref:enum:_ccci_ch
ccci_ch_to_port	eemcs/eemcs_ccci.c	/^KAL_UINT32 ccci_ch_to_port(KAL_UINT32 ccci_ch_num){$/;"	f
ccci_ch_to_port_mapping	eemcs/eemcs_ccci.c	/^static KAL_UINT32 ccci_ch_to_port_mapping[CH_NUM_MAX];$/;"	v	file:
ccci_ch_unregister	eemcs/eemcs_ipc.h	148;"	d
ccci_ch_unregister	eemcs/eemcs_ipc.h	154;"	d
ccci_ch_unregister	eemcs/eemcs_rpc.h	169;"	d
ccci_ch_write_desc_to_q	eemcs/eemcs_ipc.h	149;"	d
ccci_ch_write_desc_to_q	eemcs/eemcs_ipc.h	155;"	d
ccci_ch_write_space_alloc	eemcs/eemcs_ipc.h	150;"	d
ccci_ch_write_space_alloc	eemcs/eemcs_ipc.h	156;"	d
ccci_ch_write_space_alloc	eemcs/eemcs_rpc.h	170;"	d
ccci_check_md_no_physical_channel	dual_ccci/ccci_md_main.c	/^void ccci_check_md_no_physical_channel(int md_id, unsigned int args)$/;"	f
ccci_chrdev	dual_ccci/include/ccci_chrdev.h	/^    struct cdev            ccci_chrdev;$/;"	m	struct:_chr_ctl_block	typeref:struct:_chr_ctl_block::cdev
ccci_chrdev	dual_ccci/include/ccci_chrdev.h	/^    struct cdev            ccci_chrdev;$/;"	m	struct:_vir_chr_ctl_block	typeref:struct:_vir_chr_ctl_block::cdev
ccci_chrdev_callback	dual_ccci/ccci_chrdev.c	/^static void ccci_chrdev_callback(void *private)$/;"	f	file:
ccci_chrdev_exit	dual_ccci/ccci_chrdev.c	/^void ccci_chrdev_exit(int md_id)$/;"	f
ccci_chrdev_fops	dual_ccci/ccci_chrdev.c	/^static struct file_operations ccci_chrdev_fops=$/;"	v	typeref:struct:file_operations	file:
ccci_chrdev_init	dual_ccci/ccci_chrdev.c	/^int ccci_chrdev_init(int md_id)$/;"	f
ccci_cldma_device	mach/mt6795/mt_devs.c	/^static struct platform_device ccci_cldma_device = {$/;"	v	typeref:struct:platform_device	file:
ccci_clear_dsp_region_protection	eccci/mt6795/ccci_platform.c	/^void ccci_clear_dsp_region_protection(struct ccci_modem *md)$/;"	f
ccci_clear_md_region_protection	eccci/mt6795/ccci_platform.c	/^void ccci_clear_md_region_protection(struct ccci_modem *md)$/;"	f
ccci_client_init	dual_ccci/ccci_chrdev.c	/^static void ccci_client_init(struct ccci_dev_client *client,int ch,pid_t pid)$/;"	f	file:
ccci_cmpt_mem_dump	eccci/ccci_bm.c	/^EXPORT_SYMBOL(ccci_cmpt_mem_dump);$/;"	v
ccci_cmpt_mem_dump	eccci/ccci_bm.c	/^void ccci_cmpt_mem_dump(int md_id, void *start_addr, int len)$/;"	f
ccci_common_msg_t	dual_ccci/include/ccci_layer.h	/^}ccci_common_msg_t;$/;"	t	typeref:struct:_ccci_common_msg
ccci_common_sysfs_init	ccci_util/ccci_util_lib_sys.c	/^int ccci_common_sysfs_init(void)$/;"	f
ccci_config_modem	eccci/ccci_core.c	/^void ccci_config_modem(struct ccci_modem *md)$/;"	f
ccci_core_eint_config_setup	dual_ccci/include/ccci_md.h	/^typedef int (*ccci_core_eint_config_setup)(int, void *);$/;"	t
ccci_cores_exch_data	dual_ccci/include/ccci_md.h	/^struct ccci_cores_exch_data$/;"	s
ccci_cores_sleep_info_base_req	dual_ccci/include/ccci_md.h	/^typedef int (*ccci_cores_sleep_info_base_req)(void *);$/;"	t
ccci_create_ringbuf	eccci/ccci_ringbuf.c	/^struct ccci_ringbuf * ccci_create_ringbuf(int md_id,unsigned char* buf, int buf_size, int rx_size, int tx_size)$/;"	f
ccci_debug_enable	eccci/ccci_core.c	/^unsigned int ccci_debug_enable = 0; \/\/ 0 to disable; 1 for print to ram; 2 for print to uart$/;"	v
ccci_default_attrs	ccci_util/ccci_util_lib_sys.c	/^static struct attribute *ccci_default_attrs[] = {$/;"	v	typeref:struct:attribute	file:
ccci_default_attrs	dual_ccci/ccci_mk_node.c	/^struct attribute *ccci_default_attrs[] = {$/;"	v	typeref:struct:attribute
ccci_dev_client	dual_ccci/include/ccci_chrdev.h	/^struct ccci_dev_client{$/;"	s
ccci_dev_fasync	dual_ccci/ccci_chrdev.c	/^static int ccci_dev_fasync(int fd, struct file *file, int on)$/;"	f	file:
ccci_dev_ioctl	dual_ccci/ccci_chrdev.c	/^static long ccci_dev_ioctl( struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
ccci_dev_mmap	dual_ccci/ccci_chrdev.c	/^static int ccci_dev_mmap(struct file *file, struct vm_area_struct *vma)$/;"	f	file:
ccci_dev_node_exit	dual_ccci/ccci_mk_node.c	/^void ccci_dev_node_exit(int md_id)$/;"	f
ccci_dev_open	dual_ccci/ccci_chrdev.c	/^static int ccci_dev_open(struct inode *inode, struct file *file)$/;"	f	file:
ccci_dev_poll	dual_ccci/ccci_chrdev.c	/^static unsigned int ccci_dev_poll(struct file *file,poll_table *wait)$/;"	f	file:
ccci_dev_read	dual_ccci/ccci_chrdev.c	/^static ssize_t ccci_dev_read(struct file *file, char *buf, size_t count, loff_t *ppos)$/;"	f	file:
ccci_dev_release	dual_ccci/ccci_chrdev.c	/^static int ccci_dev_release(struct inode *inode, struct file *file)$/;"	f	file:
ccci_dev_write	dual_ccci/ccci_chrdev.c	/^static ssize_t ccci_dev_write(struct file *file, const char __user *buf, size_t count, loff_t *ppos)$/;"	f	file:
ccci_df_to_ccci_WDT_callback	eemcs/eemcs_ccci.c	/^int ccci_df_to_ccci_WDT_callback(unsigned int WDT)$/;"	f
ccci_df_to_ccci_callback	eemcs/eemcs_ccci.c	/^int ccci_df_to_ccci_callback(unsigned int rxq_no)$/;"	f
ccci_df_to_ccci_exception_callback	eemcs/eemcs_expt.c	/^void ccci_df_to_ccci_exception_callback(KAL_UINT32 msg_id)$/;"	f
ccci_df_to_ccci_swint_callback	eemcs/eemcs_ccci.c	/^int ccci_df_to_ccci_swint_callback(unsigned int swint_status)$/;"	f
ccci_df_to_ccci_tx_callback	eemcs/eemcs_ccci.c	/^int ccci_df_to_ccci_tx_callback(unsigned int txq_no)$/;"	f
ccci_disable_md_intr	dual_ccci/ccci_logical.c	/^void ccci_disable_md_intr(int md_id)$/;"	f
ccci_dormancy	dual_ccci/ccci_md_main.c	/^int ccci_dormancy(int md_id, char *buf, unsigned int len)$/;"	f
ccci_dump_hw_reg_val	dual_ccci/ccci_logical.c	/^void ccci_dump_hw_reg_val(int md_id, unsigned int buf[], int len)$/;"	f
ccci_dump_logic_layer_info	dual_ccci/ccci_logical.c	/^void ccci_dump_logic_layer_info(int md_id, unsigned int buf[], int len)$/;"	f
ccci_dump_md_register	dual_ccci/ccci_md_main.c	/^void ccci_dump_md_register(int md_id)$/;"	f
ccci_dump_req	eccci/ccci_bm.c	/^EXPORT_SYMBOL(ccci_dump_req);$/;"	v
ccci_dump_req	eccci/ccci_bm.c	/^void ccci_dump_req(struct ccci_request *req)$/;"	f
ccci_dump_runtime_data	dual_ccci/ccci_md_main.c	/^static void ccci_dump_runtime_data(int md_id, modem_runtime_t *runtime, smem_alloc_t *smem)$/;"	f	file:
ccci_ee_info_dump	dual_ccci/ccci_md_main.c	/^void ccci_ee_info_dump(int md_id, DEBUG_INFO_T *debug_info)$/;"	f
ccci_ee_info_dump	eccci/port_kernel.c	/^static void ccci_ee_info_dump(struct ccci_modem *md)$/;"	f	file:
ccci_enable_md_intr	dual_ccci/ccci_logical.c	/^void ccci_enable_md_intr(int md_id)$/;"	f
ccci_exit	dual_ccci/ccci_init.c	/^module_exit(ccci_exit);$/;"	v
ccci_exit	dual_ccci/ccci_init.c	/^static void __exit ccci_exit(void)$/;"	f	file:
ccci_exp_dump_size	eccci/ccci_core.h	/^	unsigned int        ccci_exp_dump_size;$/;"	m	struct:ccci_smem_layout
ccci_exp_rec_base_vir	eccci/ccci_core.h	/^	void __iomem*		ccci_exp_rec_base_vir;$/;"	m	struct:ccci_smem_layout
ccci_exp_smem_base_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_exp_smem_base_phy;$/;"	m	struct:_smem_alloc
ccci_exp_smem_base_phy	eccci/ccci_core.h	/^	phys_addr_t			ccci_exp_smem_base_phy;$/;"	m	struct:ccci_smem_layout
ccci_exp_smem_base_vir	eccci/ccci_core.h	/^	void __iomem*		ccci_exp_smem_base_vir;$/;"	m	struct:ccci_smem_layout
ccci_exp_smem_base_virt	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_exp_smem_base_virt;$/;"	m	struct:_smem_alloc
ccci_exp_smem_ccci_debug_size	eccci/ccci_core.h	/^	unsigned int		ccci_exp_smem_ccci_debug_size;$/;"	m	struct:ccci_smem_layout
ccci_exp_smem_ccci_debug_vir	eccci/ccci_core.h	/^	void __iomem*		ccci_exp_smem_ccci_debug_vir;$/;"	m	struct:ccci_smem_layout
ccci_exp_smem_mdss_debug_size	eccci/ccci_core.h	/^	unsigned int		ccci_exp_smem_mdss_debug_size;$/;"	m	struct:ccci_smem_layout
ccci_exp_smem_mdss_debug_vir	eccci/ccci_core.h	/^	void __iomem*		ccci_exp_smem_mdss_debug_vir;$/;"	m	struct:ccci_smem_layout
ccci_exp_smem_size	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_exp_smem_size;$/;"	m	struct:_smem_alloc
ccci_exp_smem_size	eccci/ccci_core.h	/^	unsigned int		ccci_exp_smem_size;$/;"	m	struct:ccci_smem_layout
ccci_expt_cb	eemcs/eemcs_expt_ut.h	/^    EEMCS_CCCI_EX_IND ccci_expt_cb;$/;"	m	struct:EEMCS_EXPT_UT_st
ccci_expt_port_cfg	eemcs/eemcs_expt.h	/^}ccci_expt_port_cfg;$/;"	t	typeref:struct:__anon351
ccci_expt_port_info	eemcs/eemcs_expt.c	/^static ccci_expt_port_cfg ccci_expt_port_info[CCCI_PORT_NUM_MAX] = {$/;"	v	file:
ccci_force_md_assert	dual_ccci/ccci_md_main.c	/^int ccci_force_md_assert(int md_id, char buf[], unsigned int len)$/;"	f
ccci_fos_default_setting	ccci_util/ccci_util_lib_fo.c	/^static fos_item_t ccci_fos_default_setting[] =$/;"	v	file:
ccci_free_req	eccci/ccci_bm.c	/^EXPORT_SYMBOL(ccci_free_req);$/;"	v
ccci_free_req	eccci/ccci_bm.c	/^void ccci_free_req(struct ccci_request *req)$/;"	f
ccci_free_skb	eccci/ccci_bm.c	/^EXPORT_SYMBOL(ccci_free_skb);$/;"	v
ccci_free_skb	eccci/ccci_bm.c	/^void ccci_free_skb(struct sk_buff *skb, DATA_POLICY policy)$/;"	f
ccci_fs_base_req	dual_ccci/ccci_md_main.c	/^int ccci_fs_base_req(int md_id, void *addr_vir, void *addr_phy, unsigned int *len)$/;"	f
ccci_fs_buff_offset	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32 ccci_fs_buff_offset[FS_CCCI_REQ_BUFFER_NUM];$/;"	m	struct:EEMCS_FS_UT_SET_st	file:
ccci_fs_buff_state	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32  ccci_fs_buff_state[FS_CCCI_REQ_BUFFER_NUM];$/;"	m	struct:EEMCS_FS_UT_SET_st	file:
ccci_fs_callback	dual_ccci/ccci_fs_main.c	/^static void ccci_fs_callback(void *private)$/;"	f	file:
ccci_fs_exit	dual_ccci/ccci_fs_main.c	/^void __exit ccci_fs_exit(int md_id)$/;"	f
ccci_fs_get_buff	eemcs/eemcs_fs_ut.c	/^KAL_INT32 ccci_fs_get_buff(KAL_INT32 index, KAL_UINT32 op, FS_CCCI_LV_T *pLV, KAL_UINT32 *num)$/;"	f
ccci_fs_get_index	dual_ccci/ccci_fs_main.c	/^static int ccci_fs_get_index(int md_id)$/;"	f	file:
ccci_fs_init	dual_ccci/ccci_fs_main.c	/^int __init ccci_fs_init(int md_id)$/;"	f
ccci_fs_ioctl	dual_ccci/ccci_fs_main.c	/^static long ccci_fs_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
ccci_fs_mmap	dual_ccci/ccci_fs_main.c	/^static int ccci_fs_mmap(struct file *file, struct vm_area_struct *vma)$/;"	f	file:
ccci_fs_open	dual_ccci/ccci_fs_main.c	/^static int ccci_fs_open(struct inode *inode, struct file *file)$/;"	f	file:
ccci_fs_put_buff	eemcs/eemcs_fs_ut.c	/^KAL_INT32 ccci_fs_put_buff(KAL_INT32 index, KAL_UINT32 op, FS_CCCI_LV_T *pLV, KAL_UINT32 num)$/;"	f
ccci_fs_release	dual_ccci/ccci_fs_main.c	/^static int ccci_fs_release(struct inode *inode, struct file *file)$/;"	f	file:
ccci_fs_resetfifo	dual_ccci/ccci_fs_main.c	/^void ccci_fs_resetfifo(int md_id)$/;"	f
ccci_fs_send	dual_ccci/ccci_fs_main.c	/^static int ccci_fs_send(int md_id, unsigned long arg)$/;"	f	file:
ccci_fs_smem_base_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_fs_smem_base_phy;$/;"	m	struct:_smem_alloc
ccci_fs_smem_base_virt	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_fs_smem_base_virt;$/;"	m	struct:_smem_alloc
ccci_fs_smem_size	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_fs_smem_size;$/;"	m	struct:_smem_alloc
ccci_fs_start	dual_ccci/ccci_fs_main.c	/^static int ccci_fs_start(int md_id)$/;"	f	file:
ccci_fs_stop	dual_ccci/ccci_fs_main.c	/^static void ccci_fs_stop(int md_id)$/;"	f	file:
ccci_get_common_setting	eccci/ccci_support.c	/^struct ccci_setting* ccci_get_common_setting(int md_id)$/;"	f
ccci_get_first	dual_ccci/include/ccci_chrdev.h	43;"	d
ccci_get_fo_setting	ccci_util/ccci_util_lib_fo.c	/^int ccci_get_fo_setting(char item[], unsigned int *val)$/;"	f
ccci_get_last	dual_ccci/include/ccci_chrdev.h	44;"	d
ccci_get_md_boot_count	eccci/ccci_core.c	/^unsigned long ccci_get_md_boot_count(int md_id)$/;"	f
ccci_get_md_debug_mode	eccci/mt6795/ccci_platform.c	/^EXPORT_SYMBOL(ccci_get_md_debug_mode);$/;"	v
ccci_get_md_debug_mode	eccci/mt6795/ccci_platform.c	/^unsigned int ccci_get_md_debug_mode(struct ccci_modem *md)$/;"	f
ccci_get_md_info_str	ccci_util/ccci_util_lib_load_img.c	/^char* ccci_get_md_info_str(int md_id)$/;"	f
ccci_get_modem_by_id	eccci/ccci_core.c	/^struct ccci_modem *ccci_get_modem_by_id(int md_id)$/;"	f
ccci_get_modem_state	eccci/ccci_core.c	/^int ccci_get_modem_state(int md_id)$/;"	f
ccci_get_platform_version	eccci/mt6795/ccci_platform.c	/^void ccci_get_platform_version(char * ver)$/;"	f
ccci_get_port_cflag	eemcs/eemcs_ccci.c	/^KAL_UINT32 ccci_get_port_cflag(KAL_UINT32 ccci_port_index){$/;"	f
ccci_get_port_for_node	eccci/ccci_core.c	/^struct ccci_port *ccci_get_port_for_node(int major, int minor)$/;"	f
ccci_get_port_info	eemcs/eemcs_ccci.c	/^ccci_port_cfg* ccci_get_port_info(KAL_UINT32 ccci_port_index){$/;"	f
ccci_get_port_type	eemcs/eemcs_ccci.c	/^KAL_UINT32 ccci_get_port_type(KAL_UINT32 ccci_port_index){$/;"	f
ccci_get_sim_switch_mode	eccci/ccci_support.c	/^int ccci_get_sim_switch_mode(void)$/;"	f
ccci_hal_irq_register	dual_ccci/ccci_logical.c	/^void ccci_hal_irq_register(int md_id)$/;"	f
ccci_hal_reset	dual_ccci/ccci_logical.c	/^void ccci_hal_reset(int md_id)$/;"	f
ccci_header	eccci/ccci_core.h	/^struct ccci_header{$/;"	s
ccci_header	eemcs/eemcs_fs_ut.c	/^    CCCI_BUFF_T ccci_header;    $/;"	m	struct:FS_STREAMBUFFER_st	file:
ccci_header	eemcs/eemcs_rpc.h	/^    CCCI_BUFF_T   ccci_header;$/;"	m	struct:IPC_RPC_StreamBuffer_STRUCT
ccci_hs_bypass	eemcs/eemcs_boot.h	/^    KAL_UINT32 ccci_hs_bypass;          \/* CCCI handshake is bypassed *\/$/;"	m	struct:EEMCS_BOOT_SET_st
ccci_inc_tx_seq_num	eccci/ccci_core.h	/^static inline void ccci_inc_tx_seq_num(struct ccci_modem *md, struct ccci_request *req)$/;"	f
ccci_info	ccci_util/ccci_util_lib_sys.c	/^struct ccci_info$/;"	s	file:
ccci_info	dual_ccci/ccci_mk_node.c	/^typedef struct ccci_info$/;"	s	file:
ccci_info_t	dual_ccci/ccci_mk_node.c	/^}ccci_info_t;$/;"	t	typeref:struct:ccci_info	file:
ccci_init	dual_ccci/ccci_init.c	/^device_initcall_sync(ccci_init);$/;"	v
ccci_init	dual_ccci/ccci_init.c	/^module_init(ccci_init);$/;"	v
ccci_init	dual_ccci/ccci_init.c	/^static int __init ccci_init(void)$/;"	f	file:
ccci_init	eccci/ccci_core.c	/^static int __init ccci_init(void)$/;"	f	file:
ccci_init	eccci/ccci_core.c	/^subsys_initcall(ccci_init);$/;"	v
ccci_init_security	ccci_util/ccci_util_lib_load_img.c	/^int ccci_init_security(void)$/;"	f
ccci_ipc_ack	dual_ccci/ccci_ipc.c	/^static int ccci_ipc_ack(int md_id, int channel,int id,uint32 reserved)$/;"	f	file:
ccci_ipc_base_req	dual_ccci/ccci_md_main.c	/^int ccci_ipc_base_req(int md_id, void *addr_vir, void *addr_phy, int *len)$/;"	f
ccci_ipc_callback	dual_ccci/ccci_ipc.c	/^static void ccci_ipc_callback(void *private)$/;"	f	file:
ccci_ipc_cdev	dual_ccci/ccci_ipc.c	/^    struct cdev            ccci_ipc_cdev;$/;"	m	struct:_ipc_ctl_block	typeref:struct:_ipc_ctl_block::cdev	file:
ccci_ipc_ctrl	eccci/port_ipc.h	/^struct ccci_ipc_ctrl {$/;"	s
ccci_ipc_exit	dual_ccci/ccci_ipc.c	/^void __exit ccci_ipc_exit(int md_id)$/;"	f
ccci_ipc_fasync	dual_ccci/ccci_ipc.c	/^static int ccci_ipc_fasync(int fd, struct file *file, int on)$/;"	f	file:
ccci_ipc_fops	dual_ccci/ccci_ipc.c	/^static struct file_operations ccci_ipc_fops=$/;"	v	typeref:struct:file_operations	file:
ccci_ipc_ilm	eccci/port_ipc.h	/^struct ccci_ipc_ilm {$/;"	s
ccci_ipc_init	dual_ccci/ccci_ipc.c	/^int __init ccci_ipc_init(int md_id)$/;"	f
ccci_ipc_ioctl	dual_ccci/ccci_ipc.c	/^static long ccci_ipc_ioctl( struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
ccci_ipc_ipo_h_restore	dual_ccci/ccci_ipc.c	/^int ccci_ipc_ipo_h_restore(int md_id)$/;"	f
ccci_ipc_mem_alloc	eemcs/eemcs_ipc.h	166;"	d
ccci_ipc_open	dual_ccci/ccci_ipc.c	/^static int ccci_ipc_open(struct inode *inode, struct file *file)$/;"	f	file:
ccci_ipc_poll	dual_ccci/ccci_ipc.c	/^static uint32 ccci_ipc_poll(struct file *file, poll_table *wait)$/;"	f	file:
ccci_ipc_rd_buffer_phy	dual_ccci/ccci_ipc.c	/^    unsigned int        ccci_ipc_rd_buffer_phy;$/;"	m	struct:_ipc_ctl_block	file:
ccci_ipc_rd_lock	dual_ccci/ccci_ipc.c	/^    spinlock_t            ccci_ipc_rd_lock;$/;"	m	struct:_ipc_ctl_block	file:
ccci_ipc_read	dual_ccci/ccci_ipc.c	/^static ssize_t ccci_ipc_read(struct file *file, char *buf, size_t count, loff_t *ppos)$/;"	f	file:
ccci_ipc_release	dual_ccci/ccci_ipc.c	/^static int ccci_ipc_release(struct inode *inode, struct file *file)$/;"	f	file:
ccci_ipc_set_garbage_filter	eccci/port_ipc.c	/^int ccci_ipc_set_garbage_filter(struct ccci_modem *md, int reg)$/;"	f
ccci_ipc_smem_base_phy	dual_ccci/ccci_ipc.c	/^    unsigned int        ccci_ipc_smem_base_phy;$/;"	m	struct:_ipc_ctl_block	file:
ccci_ipc_smem_base_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_ipc_smem_base_phy;$/;"	m	struct:_smem_alloc
ccci_ipc_smem_base_virt	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_ipc_smem_base_virt;$/;"	m	struct:_smem_alloc
ccci_ipc_smem_size	dual_ccci/ccci_ipc.c	/^    int                    ccci_ipc_smem_size;$/;"	m	struct:_ipc_ctl_block	file:
ccci_ipc_smem_size	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_ipc_smem_size;$/;"	m	struct:_smem_alloc
ccci_ipc_wr_buffer_phy	dual_ccci/ccci_ipc.c	/^    unsigned int        ccci_ipc_wr_buffer_phy;$/;"	m	struct:_ipc_ctl_block	file:
ccci_ipc_wr_lock	dual_ccci/ccci_ipc.c	/^    spinlock_t            ccci_ipc_wr_lock;$/;"	m	struct:_ipc_ctl_block	file:
ccci_ipc_write	dual_ccci/ccci_ipc.c	/^static ssize_t ccci_ipc_write(struct file *file, const char __user *buf, size_t count, loff_t *ppos)$/;"	f	file:
ccci_ipc_write_stream	dual_ccci/ccci_ipc.c	/^static int ccci_ipc_write_stream(int md_id, int channel,int addr,int len,uint32 reserved)$/;"	f	file:
ccci_ipo_h_restore	dual_ccci/ccci_md_main.c	/^int ccci_ipo_h_restore(int md_id, char buf[], unsigned int len)$/;"	f
ccci_is_last_recv	dual_ccci/include/ccci_chrdev.h	45;"	d
ccci_is_net_ch	eemcs/eemcs_ccci.c	/^KAL_UINT32 ccci_is_net_ch(KAL_UINT32 cccich)$/;"	f
ccci_is_ready	dual_ccci/ccmni_net.c	/^    int                    ccci_is_ready;$/;"	m	struct:_ccmni_v1_ctl_block	file:
ccci_is_ready	dual_ccci/ccmni_v2_net.c	/^    int                        ccci_is_ready;$/;"	m	struct:_ccmni_v2_ctl_block	file:
ccci_ktype	ccci_util/ccci_util_lib_sys.c	/^static struct kobj_type ccci_ktype = {$/;"	v	typeref:struct:kobj_type	file:
ccci_ktype	dual_ccci/ccci_mk_node.c	/^struct kobj_type ccci_ktype = {$/;"	v	typeref:struct:kobj_type
ccci_load_firmware	ccci_util/ccci_util_lib_load_img.c	/^int ccci_load_firmware(int md_id, void* img_inf, char img_err_str[], char post_fix[])$/;"	f
ccci_log_buf	ccci_util/ccci_private_log.c	/^struct ccci_ring_buffer ccci_log_buf;$/;"	v	typeref:struct:ccci_ring_buffer
ccci_log_close	ccci_util/ccci_private_log.c	/^static int ccci_log_close(struct inode *inode, struct file *file)$/;"	f	file:
ccci_log_fops	ccci_util/ccci_private_log.c	/^static const struct file_operations ccci_log_fops = {$/;"	v	typeref:struct:file_operations	file:
ccci_log_init	ccci_util/ccci_private_log.c	/^void ccci_log_init(void)$/;"	f
ccci_log_open	ccci_util/ccci_private_log.c	/^static int ccci_log_open(struct inode *inode, struct file *file)$/;"	f	file:
ccci_log_poll	ccci_util/ccci_private_log.c	/^unsigned int ccci_log_poll(struct file *fp, struct poll_table_struct *poll)$/;"	f
ccci_log_read	ccci_util/ccci_private_log.c	/^static ssize_t ccci_log_read(struct file *file, char __user *buf, size_t size, loff_t *ppos)$/;"	f	file:
ccci_log_t	dual_ccci/ccci_statistics.c	/^} ccci_log_t;$/;"	t	typeref:struct:_ccci_log	file:
ccci_log_write	ccci_util/ccci_private_log.c	/^EXPORT_SYMBOL(ccci_log_write);$/;"	v
ccci_log_write	ccci_util/ccci_private_log.c	/^int ccci_log_write(const char *fmt, ...)$/;"	f
ccci_logic_ctlb_deinit	dual_ccci/ccci_logical.c	/^void ccci_logic_ctlb_deinit(int md_id)$/;"	f
ccci_logic_ctlb_init	dual_ccci/ccci_logical.c	/^int ccci_logic_ctlb_init(int md_id)$/;"	f
ccci_logic_layer_exit	dual_ccci/ccci_logical.c	/^void ccci_logic_layer_exit(int md_id)$/;"	f
ccci_logic_layer_init	dual_ccci/ccci_logical.c	/^int ccci_logic_layer_init(int md_id)$/;"	f
ccci_mail_box_t	dual_ccci/include/ccci_layer.h	/^}ccci_mail_box_t;$/;"	t	typeref:struct:_ccci_mail_box
ccci_md_attr_show	eccci/ccci_core.c	/^static ssize_t ccci_md_attr_show(struct kobject *kobj, struct attribute *attr, char *buf)$/;"	f	file:
ccci_md_attr_store	eccci/ccci_core.c	/^static ssize_t ccci_md_attr_store(struct kobject *kobj, struct attribute *attr, const char *buf, size_t count)$/;"	f	file:
ccci_md_attribute	eccci/ccci_core.h	/^struct ccci_md_attribute$/;"	s
ccci_md_battery_percent_cb	eccci/mt6795/ccci_platform.c	/^static void ccci_md_battery_percent_cb(BATTERY_PERCENT_LEVEL level)$/;"	f	file:
ccci_md_boot_mutex	dual_ccci/ccci_md_main.c	/^    struct mutex        ccci_md_boot_mutex; \/\/ for ccci_mb_mutex$/;"	m	struct:_md_ctl_block	typeref:struct:_md_ctl_block::mutex	file:
ccci_md_ctrl_cb	dual_ccci/ccci_md_main.c	/^void ccci_md_ctrl_cb(void *private)$/;"	f
ccci_md_ctrl_common_init	dual_ccci/ccci_md_main.c	/^int ccci_md_ctrl_common_init(void)$/;"	f
ccci_md_ctrl_exit	dual_ccci/ccci_md_main.c	/^void ccci_md_ctrl_exit(int md_id)$/;"	f
ccci_md_ctrl_init	dual_ccci/ccci_md_main.c	/^int ccci_md_ctrl_init(int md_id)$/;"	f
ccci_md_default_attrs	eccci/ccci_core.c	/^static struct attribute *ccci_md_default_attrs[] = {$/;"	v	typeref:struct:attribute	file:
ccci_md_enable_show	ccci_util/ccci_util_lib_sys.c	/^static ssize_t ccci_md_enable_show(char *buf)$/;"	f	file:
ccci_md_ex_exp_info_smem_base_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_md_ex_exp_info_smem_base_phy;$/;"	m	struct:_smem_alloc
ccci_md_ex_exp_info_smem_base_virt	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_md_ex_exp_info_smem_base_virt;$/;"	m	struct:_smem_alloc
ccci_md_ex_exp_info_smem_size	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_md_ex_exp_info_smem_size;$/;"	m	struct:_smem_alloc
ccci_md_exception	dual_ccci/ccci_md_main.c	/^static void ccci_md_exception(int md_id, DEBUG_INFO_T *debug_info)$/;"	f	file:
ccci_md_exception	eccci/port_kernel.c	/^static void ccci_md_exception(struct ccci_modem *md)$/;"	f	file:
ccci_md_exception_notify	eccci/port_kernel.c	/^EXPORT_SYMBOL(ccci_md_exception_notify);$/;"	v
ccci_md_exception_notify	eccci/port_kernel.c	/^void ccci_md_exception_notify(struct ccci_modem *md, MD_EX_STAGE stage)$/;"	f
ccci_md_ktype	eccci/ccci_core.c	/^static struct kobj_type ccci_md_ktype = {$/;"	v	typeref:struct:kobj_type	file:
ccci_md_logger_notify	dual_ccci/ccci_chrdev.c	/^void ccci_md_logger_notify(void)$/;"	f
ccci_md_low_battery_cb	eccci/mt6795/ccci_platform.c	/^static void ccci_md_low_battery_cb(LOW_BATTERY_LEVEL level)$/;"	f	file:
ccci_md_low_power_notify	eccci/mt6795/ccci_platform.c	/^static int ccci_md_low_power_notify(struct ccci_modem *md, LOW_POEWR_NOTIFY_TYPE type, int level)$/;"	f	file:
ccci_md_mem_reserve	ccci_util/ccci_util_lib_fo.c	/^void ccci_md_mem_reserve(void)$/;"	f
ccci_md_obj_release	eccci/ccci_core.c	/^static void ccci_md_obj_release(struct kobject *kobj)$/;"	f	file:
ccci_md_runtime_data_smem_base_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_md_runtime_data_smem_base_phy;$/;"	m	struct:_smem_alloc
ccci_md_runtime_data_smem_base_virt	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_md_runtime_data_smem_base_virt;$/;"	m	struct:_smem_alloc
ccci_md_runtime_data_smem_size	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_md_runtime_data_smem_size;$/;"	m	struct:_smem_alloc
ccci_md_sysfs_ops	eccci/ccci_core.c	/^static struct sysfs_ops ccci_md_sysfs_ops = {$/;"	v	typeref:struct:sysfs_ops	file:
ccci_mdlog_base_req	dual_ccci/ccci_md_main.c	/^int ccci_mdlog_base_req(int md_id, void *addr_vir, void *addr_phy, unsigned int *len)$/;"	f
ccci_mdlog_smem_base_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_mdlog_smem_base_phy;$/;"	m	struct:_smem_alloc
ccci_mdlog_smem_base_virt	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_mdlog_smem_base_virt;$/;"	m	struct:_smem_alloc
ccci_mdlog_smem_size	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_mdlog_smem_size;$/;"	m	struct:_smem_alloc
ccci_mem_dump	dual_ccci/ccci_md_main.c	/^static void ccci_mem_dump(void *start_addr, int len)$/;"	f	file:
ccci_mem_dump	eccci/ccci_bm.c	/^EXPORT_SYMBOL(ccci_mem_dump);$/;"	v
ccci_mem_dump	eccci/ccci_bm.c	/^void ccci_mem_dump(int md_id, void *start_addr, int len)$/;"	f
ccci_mem_layout	eccci/ccci_core.h	/^struct ccci_mem_layout $/;"	s
ccci_mem_layout_t	dual_ccci/include/ccci_common.h	/^}ccci_mem_layout_t;$/;"	t	typeref:struct:_ccci_mem_layout
ccci_message_send	dual_ccci/ccci_logical.c	/^int ccci_message_send(int md_id, ccci_msg_t *msg, int retry_en)$/;"	f
ccci_misc_info_base_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_misc_info_base_phy;$/;"	m	struct:_smem_alloc
ccci_misc_info_base_virt	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_misc_info_base_virt;$/;"	m	struct:_smem_alloc
ccci_misc_info_size	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_misc_info_size;$/;"	m	struct:_smem_alloc
ccci_misc_ipo_h_restore	dual_ccci/ccci_chrdev.c	/^int ccci_misc_ipo_h_restore(int md_id)$/;"	f
ccci_modem	eccci/ccci_core.h	/^struct ccci_modem {$/;"	s
ccci_modem_boot_count	eccci/ccci_core.c	/^unsigned long ccci_modem_boot_count[5];$/;"	v
ccci_modem_cfg	eccci/ccci_core.h	/^struct ccci_modem_cfg {$/;"	s
ccci_modem_driver	eccci/modem_ut.c	/^static struct platform_driver ccci_modem_driver =$/;"	v	typeref:struct:platform_driver	file:
ccci_modem_ex_fops	eccci/port_kernel.c	/^static const struct file_operations ccci_modem_ex_fops = {$/;"	v	typeref:struct:file_operations	file:
ccci_modem_ex_info_msg	eccci/port_kernel.c	/^char ccci_modem_ex_info_msg[CCCI_MODEM_EX_INFO_MAX_SIZE];$/;"	v
ccci_modem_ex_open	eccci/port_kernel.c	/^static int ccci_modem_ex_open(struct inode *inode, struct file *file)$/;"	f	file:
ccci_modem_ex_proc_init	eccci/port_kernel.c	/^void ccci_modem_ex_proc_init(struct ccci_port *port)$/;"	f
ccci_modem_ops	eccci/ccci_core.h	/^struct ccci_modem_ops {$/;"	s
ccci_modem_pm_ops	eccci/modem_cldma.c	/^static struct dev_pm_ops ccci_modem_pm_ops = {$/;"	v	typeref:struct:dev_pm_ops	file:
ccci_modem_pm_ops	eccci/modem_ut.c	/^static struct dev_pm_ops ccci_modem_pm_ops = {$/;"	v	typeref:struct:dev_pm_ops	file:
ccci_modem_pm_restore_noirq	eccci/modem_ut.c	/^static int ccci_modem_pm_restore_noirq(struct device *device)$/;"	f	file:
ccci_modem_pm_restore_noirq	eccci/mt6795/cldma_platform.c	/^int ccci_modem_pm_restore_noirq(struct device *device)$/;"	f
ccci_modem_pm_resume	eccci/modem_ut.c	/^static int ccci_modem_pm_resume(struct device *device)$/;"	f	file:
ccci_modem_pm_resume	eccci/mt6795/cldma_platform.c	/^int ccci_modem_pm_resume(struct device *device)$/;"	f
ccci_modem_pm_suspend	eccci/modem_ut.c	/^static int ccci_modem_pm_suspend(struct device *device)$/;"	f	file:
ccci_modem_pm_suspend	eccci/mt6795/cldma_platform.c	/^int ccci_modem_pm_suspend(struct device *device)$/;"	f
ccci_modem_probe	eccci/modem_cldma.c	/^static int ccci_modem_probe(struct platform_device *plat_dev)$/;"	f	file:
ccci_modem_probe	eccci/modem_ut.c	/^static int ccci_modem_probe(struct platform_device *dev)$/;"	f	file:
ccci_modem_proc_show	eccci/port_kernel.c	/^static int ccci_modem_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ccci_modem_remove	eccci/modem_ut.c	/^static int ccci_modem_remove(struct platform_device *dev)$/;"	f	file:
ccci_modem_remove	eccci/mt6795/cldma_platform.c	/^int ccci_modem_remove(struct platform_device *dev)$/;"	f
ccci_modem_resume	eccci/modem_ut.c	/^static int ccci_modem_resume(struct platform_device *dev)$/;"	f	file:
ccci_modem_resume	eccci/mt6795/cldma_platform.c	/^int ccci_modem_resume(struct platform_device *dev)$/;"	f
ccci_modem_shutdown	eccci/modem_ut.c	/^static void ccci_modem_shutdown(struct platform_device *dev)$/;"	f	file:
ccci_modem_shutdown	eccci/mt6795/cldma_platform.c	/^void ccci_modem_shutdown(struct platform_device *dev)$/;"	f
ccci_modem_suspend	eccci/modem_ut.c	/^static int ccci_modem_suspend(struct platform_device *dev, pm_message_t state)$/;"	f	file:
ccci_modem_suspend	eccci/mt6795/cldma_platform.c	/^int ccci_modem_suspend(struct platform_device *dev, pm_message_t state)$/;"	f
ccci_msg	dual_ccci/include/ccci_pmic.h	/^    pmic6326_ccci_msg      ccci_msg;$/;"	m	struct:__anon381
ccci_msg	dual_ccci/include/ccci_pmic.h	/^    pmic6326_ccci_msg ccci_msg;$/;"	m	struct:__anon380
ccci_msg_filter_show	dual_ccci/ccci_md_main.c	/^size_t ccci_msg_filter_show(char buf[], size_t len)$/;"	f
ccci_msg_filter_store	dual_ccci/ccci_md_main.c	/^size_t ccci_msg_filter_store(char buf[], size_t len)$/;"	f
ccci_msg_info	dual_ccci/include/ccci_pmic.h	/^    pmic6326_ccci_msg_info ccci_msg_info;$/;"	m	struct:__anon380
ccci_msg_info	dual_ccci/include/ccci_pmic.h	/^    pmic6326_ccci_msg_info ccci_msg_info;$/;"	m	struct:__anon381
ccci_msg_t	dual_ccci/include/ccci_layer.h	/^}ccci_msg_t;$/;"	t	typeref:struct:_ccci_msg
ccci_msg_t	eccci/ccci_core.h	/^} __attribute__ ((packed)) ccci_msg_t;$/;"	t	typeref:struct:_ccci_msg
ccci_node_t	dual_ccci/ccci_mk_node.c	/^}ccci_node_t;$/;"	t	typeref:struct:_ccci_node	file:
ccci_node_type_t	dual_ccci/ccci_mk_node.c	/^}ccci_node_type_t;$/;"	t	typeref:struct:_ccci_node_type	file:
ccci_node_type_table	dual_ccci/ccci_mk_node.c	/^static ccci_node_type_table_t    ccci_node_type_table[MAX_MD_NUM];$/;"	v	file:
ccci_node_type_table_t	dual_ccci/ccci_mk_node.c	/^}ccci_node_type_table_t;$/;"	t	typeref:struct:_ccci_node_type_table	file:
ccci_obj_release	ccci_util/ccci_util_lib_sys.c	/^static void ccci_obj_release(struct kobject *kobj)$/;"	f	file:
ccci_parse_meta_md_setting	ccci_util/ccci_util_lib_fo.c	/^static int ccci_parse_meta_md_setting(unsigned char args[])$/;"	f	file:
ccci_parse_meta_md_setting	ccci_util/ccci_util_lib_main.c	/^int ccci_parse_meta_md_setting(unsigned char args[])$/;"	f
ccci_pcm_base_req	dual_ccci/ccci_md_main.c	/^int ccci_pcm_base_req(int md_id, void *addr_vir, void *addr_phy, unsigned int *len)$/;"	f
ccci_pcm_smem_base_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_pcm_smem_base_phy;$/;"	m	struct:_smem_alloc
ccci_pcm_smem_base_virt	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_pcm_smem_base_virt;$/;"	m	struct:_smem_alloc
ccci_pcm_smem_size	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_pcm_smem_size;$/;"	m	struct:_smem_alloc
ccci_plat_common_init	eccci/mt6795/ccci_platform.c	/^int ccci_plat_common_init(void)$/;"	f
ccci_platform_init	eccci/mt6795/ccci_platform.c	/^int ccci_platform_init(struct ccci_modem *md)$/;"	f
ccci_pmic_base_req	dual_ccci/ccci_md_main.c	/^int ccci_pmic_base_req(int md_id, void *addr_vir, void *addr_phy, int *len)$/;"	f
ccci_pmic_callback	dual_ccci/ccci_pmic.c	/^static void ccci_pmic_callback(CCCI_BUFF_T *buff, void *private_data)$/;"	f	file:
ccci_pmic_exit	dual_ccci/ccci_pmic.c	/^ void __exit ccci_pmic_exit(void)$/;"	f
ccci_pmic_init	dual_ccci/ccci_pmic.c	/^ int __init ccci_pmic_init(void)$/;"	f
ccci_pmic_read	dual_ccci/ccci_pmic.c	/^static void ccci_pmic_read(struct work_struct *ws)$/;"	f	file:
ccci_pmic_shared_mem	dual_ccci/ccci_pmic.c	/^static shared_mem_pmic_t  *ccci_pmic_shared_mem;$/;"	v	file:
ccci_pmic_shared_mem_phys_addr	dual_ccci/ccci_pmic.c	/^static int                 ccci_pmic_shared_mem_phys_addr;$/;"	v	file:
ccci_pmic_smem_base_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_pmic_smem_base_phy;$/;"	m	struct:_smem_alloc
ccci_pmic_smem_base_virt	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_pmic_smem_base_virt;$/;"	m	struct:_smem_alloc
ccci_pmic_smem_size	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_pmic_smem_size;$/;"	m	struct:_smem_alloc
ccci_pmic_start	dual_ccci/ccci_pmic.c	/^static int ccci_pmic_start(void)$/;"	f	file:
ccci_pmic_stop	dual_ccci/ccci_pmic.c	/^static void ccci_pmic_stop(void)$/;"	f	file:
ccci_port	eccci/ccci_core.h	/^struct ccci_port {$/;"	s
ccci_port_ask_more_request	eccci/ccci_core.h	/^static inline int ccci_port_ask_more_request(struct ccci_port *port)$/;"	f
ccci_port_cfg	eemcs/eemcs_ccci.h	/^}ccci_port_cfg;$/;"	t	typeref:struct:__anon287
ccci_port_debug_scan_busy_tasks	eccci/port_kernel.c	/^inline void ccci_port_debug_scan_busy_tasks()$/;"	f
ccci_port_debug_scan_disk_sleep_tasks	eccci/port_kernel.c	/^static inline void ccci_port_debug_scan_disk_sleep_tasks()$/;"	f	file:
ccci_port_info	eemcs/eemcs_ccci.c	/^static ccci_port_cfg ccci_port_info[CCCI_PORT_NUM_MAX] = {$/;"	v	file:
ccci_port_name	eemcs/eemcs_sysfs.c	/^KAL_CHAR *ccci_port_name[CCCI_PORT_NUM_MAX]=$/;"	v
ccci_port_ops	eccci/ccci_core.h	/^struct ccci_port_ops {$/;"	s
ccci_port_recv_request	eccci/ccci_core.h	/^static inline int ccci_port_recv_request(struct ccci_modem *md, struct ccci_request *req)$/;"	f
ccci_port_send_request	eccci/ccci_core.h	/^static inline int ccci_port_send_request(struct ccci_port *port, struct ccci_request *req)$/;"	f
ccci_port_struct_init	eccci/ccci_core.h	/^static inline void ccci_port_struct_init(struct ccci_port *port, struct ccci_modem *md)$/;"	f
ccci_pre_stop	dual_ccci/ccci_md_main.c	/^int ccci_pre_stop(int md_id)$/;"	f
ccci_put_client	dual_ccci/ccci_chrdev.c	/^static inline void ccci_put_client(struct ccci_dev_client *client)$/;"	f	file:
ccci_put_vir_client	dual_ccci/ccci_chrdev.c	/^static inline void ccci_put_vir_client(ccci_vir_client_t *client)$/;"	f	file:
ccci_read16	eccci/mt6795/ccci_platform.h	29;"	d
ccci_read32	eccci/mt6795/ccci_platform.h	28;"	d
ccci_read8	eccci/mt6795/ccci_platform.h	30;"	d
ccci_record_dump	dual_ccci/ccci_statistics.c	/^static int ccci_record_dump(ccci_log_t *log)$/;"	f	file:
ccci_register	eemcs/eccmni.h	37;"	d
ccci_register	eemcs/eccmni.h	43;"	d
ccci_register_dev_node	eccci/ccci_core.c	/^int ccci_register_dev_node(const char *name, int major_id, int minor)$/;"	f
ccci_register_modem	eccci/ccci_core.c	/^EXPORT_SYMBOL(ccci_register_modem);$/;"	v
ccci_register_modem	eccci/ccci_core.c	/^int ccci_register_modem(struct ccci_modem *modem)$/;"	f
ccci_reload_md_type	eccci/ccci_support.c	/^void ccci_reload_md_type(struct ccci_modem *md, int type)$/;"	f
ccci_request	eccci/ccci_core.h	/^struct ccci_request{$/;"	s
ccci_request_struct_init	eccci/ccci_core.h	/^static inline void ccci_request_struct_init(struct ccci_request *req)$/;"	f
ccci_reserve_mem_of_init	ccci_util/ccci_util_lib_fo.c	/^int ccci_reserve_mem_of_init(struct reserved_mem * rmem, unsigned long node, const char * uname)$/;"	f
ccci_reset_buffers	dual_ccci/ccci_tty.c	/^void ccci_reset_buffers(shared_mem_tty_t *shared_mem, int size)$/;"	f
ccci_reset_mutex	dual_ccci/ccci_md_main.c	/^    struct mutex        ccci_reset_mutex;$/;"	m	struct:_md_ctl_block	typeref:struct:_md_ctl_block::mutex	file:
ccci_reset_register	dual_ccci/ccci_md_main.c	/^int ccci_reset_register(int md_id, char *name)$/;"	f
ccci_reset_seq_num	eccci/ccci_core.h	/^static inline void ccci_reset_seq_num(struct ccci_modem *md)$/;"	f
ccci_reset_sta	dual_ccci/include/ccci_md.h	/^struct ccci_reset_sta$/;"	s
ccci_ring_buffer	ccci_util/ccci_private_log.c	/^struct ccci_ring_buffer {$/;"	s	file:
ccci_ringbuf	eccci/ccci_ringbuf.h	/^struct ccci_ringbuf$/;"	s
ccci_ringbuf_dump	eccci/ccci_ringbuf.c	/^static void ccci_ringbuf_dump(int md_id, unsigned char* title,unsigned char *buffer,unsigned int  read,unsigned int length, int dump_size)$/;"	f	file:
ccci_ringbuf_error	eccci/ccci_ringbuf.h	/^} ccci_ringbuf_error;$/;"	t	typeref:enum:__anon461
ccci_ringbuf_move_rpointer	eccci/ccci_ringbuf.c	/^void ccci_ringbuf_move_rpointer(int md_id,struct ccci_ringbuf * ringbuf,int read_size)$/;"	f
ccci_ringbuf_read	eccci/ccci_ringbuf.c	/^int ccci_ringbuf_read(int md_id, struct ccci_ringbuf * ringbuf, unsigned char *buf, int read_size)$/;"	f
ccci_ringbuf_readable	eccci/ccci_ringbuf.c	/^int ccci_ringbuf_readable(int md_id,struct ccci_ringbuf * ringbuf)$/;"	f
ccci_ringbuf_reset	eccci/ccci_ringbuf.c	/^void ccci_ringbuf_reset(int md_id,struct ccci_ringbuf * ringbuf,int dir)$/;"	f
ccci_ringbuf_write	eccci/ccci_ringbuf.c	/^int ccci_ringbuf_write(int md_id, struct ccci_ringbuf *ringbuf, unsigned char *data, int data_len)$/;"	f
ccci_ringbuf_writeable	eccci/ccci_ringbuf.c	/^int ccci_ringbuf_writeable(int md_id, struct ccci_ringbuf * ringbuf,unsigned int write_size)$/;"	f
ccci_rpc_base_req	dual_ccci/ccci_md_main.c	/^int ccci_rpc_base_req(int md_id, int *addr_vir, int *addr_phy, int *len)$/;"	f
ccci_rpc_callback	dual_ccci/ccci_rpc_main.c	/^static void ccci_rpc_callback(void *private)$/;"	f	file:
ccci_rpc_ch_write_desc_to_q	eemcs/eemcs_rpc.h	164;"	d
ccci_rpc_ch_write_desc_to_q	eemcs/eemcs_rpc.h	166;"	d
ccci_rpc_clkbuf_result	eccci/port_kernel.h	/^struct ccci_rpc_clkbuf_result {$/;"	s
ccci_rpc_dsp_emi_mpu_input	eccci/port_kernel.h	/^struct ccci_rpc_dsp_emi_mpu_input {$/;"	s
ccci_rpc_exit	dual_ccci/ccci_rpc_main.c	/^void __exit ccci_rpc_exit(int md_id)$/;"	f
ccci_rpc_gpio_adc_intput	eccci/port_kernel.h	/^struct ccci_rpc_gpio_adc_intput {$/;"	s
ccci_rpc_gpio_adc_output	eccci/port_kernel.h	/^struct ccci_rpc_gpio_adc_output {$/;"	s
ccci_rpc_init	dual_ccci/ccci_rpc_main.c	/^int __init ccci_rpc_init(int md_id)$/;"	f
ccci_rpc_mem_alloc	eemcs/eemcs_rpc.h	172;"	d
ccci_rpc_resetfifo	dual_ccci/ccci_rpc_main.c	/^static void ccci_rpc_resetfifo(rpc_ctl_block_t* ctl_b)$/;"	f	file:
ccci_rpc_smem_base_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_rpc_smem_base_phy;$/;"	m	struct:_smem_alloc
ccci_rpc_smem_base_virt	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_rpc_smem_base_virt;$/;"	m	struct:_smem_alloc
ccci_rpc_smem_size	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_rpc_smem_size;$/;"	m	struct:_smem_alloc
ccci_rpc_work	dual_ccci/ccci_rpc_main.c	/^static void ccci_rpc_work(struct work_struct *work)$/;"	f	file:
ccci_rpc_work_helper	eccci/port_kernel.c	/^static void ccci_rpc_work_helper(struct ccci_modem *md, struct rpc_pkt *pkt, $/;"	f	file:
ccci_rx_cb	eemcs/eemcs_expt_ut.h	/^    MTLTE_DF_TO_DEV_CALLBACK ccci_rx_cb[SDIO_RX_Q_NUM];$/;"	m	struct:EEMCS_EXPT_UT_st
ccci_rx_drp_cnt	eemcs/eemcs_expt.h	/^    atomic_t ccci_rx_drp_cnt[CCCI_PORT_NUM];        \/\/ Rx operation dropped in CCCI layer$/;"	m	struct:EEMCS_EXCEPTION_SET_st
ccci_send_msg_to_md	eccci/ccci_core.c	/^int ccci_send_msg_to_md(struct ccci_modem *md, CCCI_CH ch, CCCI_MD_MSG msg, u32 resv, int blocking)$/;"	f
ccci_send_run_time_data	dual_ccci/ccci_md_main.c	/^int ccci_send_run_time_data(int md_id)$/;"	f
ccci_send_virtual_md_msg	eccci/ccci_core.c	/^int ccci_send_virtual_md_msg(struct ccci_modem *md, CCCI_CH ch, CCCI_MD_MSG msg, u32 resv)$/;"	f
ccci_set_ap_region_protection	eccci/mt6795/ccci_platform.c	/^EXPORT_SYMBOL(ccci_set_ap_region_protection);$/;"	v
ccci_set_ap_region_protection	eccci/mt6795/ccci_platform.c	/^void ccci_set_ap_region_protection(struct ccci_modem *md)$/;"	f
ccci_set_dsp_region_protection	eccci/mt6795/ccci_platform.c	/^EXPORT_SYMBOL(ccci_set_dsp_region_protection);$/;"	v
ccci_set_dsp_region_protection	eccci/mt6795/ccci_platform.c	/^void ccci_set_dsp_region_protection(struct ccci_modem *md, int loaded)$/;"	f
ccci_set_md_sbp	dual_ccci/ccci_chrdev.c	/^int __weak ccci_set_md_sbp(int md_id, unsigned int md_sbp)$/;"	f
ccci_set_mem_access_protection	eccci/mt6795/ccci_platform.c	/^EXPORT_SYMBOL(ccci_set_mem_access_protection);$/;"	v
ccci_set_mem_access_protection	eccci/mt6795/ccci_platform.c	/^void ccci_set_mem_access_protection(struct ccci_modem *md)$/;"	f
ccci_set_mem_remap	eccci/mt6795/ccci_platform.c	/^void ccci_set_mem_remap(struct ccci_modem *md, unsigned long smem_offset, phys_addr_t invalid)$/;"	f
ccci_set_port_type	eemcs/eemcs_ccci.c	/^void ccci_set_port_type(KAL_UINT32 ccci_port_index, KAL_UINT32 new_flag){$/;"	f
ccci_set_reload_modem	dual_ccci/ccci_md_main.c	/^int ccci_set_reload_modem(int md_id)$/;"	f
ccci_setting	eccci/ccci_support.h	/^struct ccci_setting {$/;"	s
ccci_setup_channel_mapping	eccci/ccci_core.h	/^static inline void ccci_setup_channel_mapping(struct ccci_modem *md)$/;"	f
ccci_skb_dequeue	eccci/ccci_bm.c	/^static struct sk_buff *ccci_skb_dequeue(struct ccci_skb_queue *queue)$/;"	f	file:
ccci_skb_enqueue	eccci/ccci_bm.c	/^static void ccci_skb_enqueue(struct ccci_skb_queue *queue, struct sk_buff *newsk)$/;"	f	file:
ccci_skb_queue	eccci/ccci_bm.h	/^struct ccci_skb_queue {$/;"	s
ccci_smem_layout	eccci/ccci_core.h	/^struct ccci_smem_layout$/;"	s
ccci_smem_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_smem_phy;$/;"	m	struct:_smem_alloc
ccci_smem_size	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_smem_size;$/;"	m	struct:_smem_alloc
ccci_smem_vir	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_smem_vir;$/;"	m	struct:_smem_alloc
ccci_start_modem	dual_ccci/ccci_md_main.c	/^int ccci_start_modem(int md_id)$/;"	f
ccci_stop_modem	dual_ccci/ccci_md_main.c	/^int ccci_stop_modem(int md_id, unsigned int timeout)$/;"	f
ccci_store_sim_switch_mode	eccci/ccci_support.c	/^int ccci_store_sim_switch_mode(struct ccci_modem *md, int simmode)$/;"	f
ccci_stream_msg_t	dual_ccci/include/ccci_layer.h	/^}ccci_stream_msg_t;$/;"	t	typeref:struct:_ccci_stream_msg
ccci_subsys_bm_init	eccci/ccci_bm.c	/^int ccci_subsys_bm_init(void)$/;"	f
ccci_subsys_char_init	eccci/port_char.c	/^int ccci_subsys_char_init(struct ccci_modem *md)$/;"	f
ccci_swint_cb	eemcs/eemcs_ccci.c	/^static EEMCS_CCCI_SWINT_CALLBACK ccci_swint_cb;$/;"	v	file:
ccci_sys_cb_table_100	eccci/port_kernel.c	/^ccci_sys_cb_func_info_t    ccci_sys_cb_table_100[MAX_MD_NUM][MAX_KERN_API];$/;"	v
ccci_sys_cb_table_1000	eccci/port_kernel.c	/^ccci_sys_cb_func_info_t    ccci_sys_cb_table_1000[MAX_MD_NUM][MAX_KERN_API];$/;"	v
ccci_sys_info	ccci_util/ccci_util_lib_sys.c	/^static struct ccci_info *ccci_sys_info = NULL;$/;"	v	typeref:struct:ccci_info	file:
ccci_sys_info	dual_ccci/ccci_mk_node.c	/^static ccci_info_t *ccci_sys_info = NULL;$/;"	v	file:
ccci_sys_rx_dispatch_cb	dual_ccci/ccci_md_main.c	/^void ccci_sys_rx_dispatch_cb(void *private)$/;"	f
ccci_sys_smem_base_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_sys_smem_base_phy;$/;"	m	struct:_smem_alloc
ccci_sys_smem_base_virt	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_sys_smem_base_virt;$/;"	m	struct:_smem_alloc
ccci_sys_smem_size	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_sys_smem_size;$/;"	m	struct:_smem_alloc
ccci_sysfs_add_modem	ccci_util/ccci_util_lib_sys.c	/^int ccci_sysfs_add_modem(int md_id, void *kobj, void *ktype, get_status_func_t get_sta_func, boot_md_func_t boot_func)$/;"	f
ccci_sysfs_ops	ccci_util/ccci_util_lib_sys.c	/^static struct sysfs_ops ccci_sysfs_ops = {$/;"	v	typeref:struct:sysfs_ops	file:
ccci_sysfs_ops	dual_ccci/ccci_mk_node.c	/^struct sysfs_ops ccci_sysfs_ops = {$/;"	v	typeref:struct:sysfs_ops
ccci_sysmsg_ch_write_desc_to_q	eemcs/eemcs_sysmsg.h	70;"	d
ccci_sysmsg_ch_write_desc_to_q	eemcs/eemcs_sysmsg.h	72;"	d
ccci_system_message	dual_ccci/ccci_chrdev.c	/^void ccci_system_message(int md_id, unsigned int message, unsigned int resv)$/;"	f
ccci_trigger_md_assert	dual_ccci/ccci_md_main.c	/^int ccci_trigger_md_assert(int md_id)$/;"	f
ccci_tty_callback	dual_ccci/ccci_tty.c	/^static void ccci_tty_callback(void *private)$/;"	f	file:
ccci_tty_dev	dual_ccci/ccci_tty.c	/^    struct cdev            ccci_tty_dev;$/;"	m	struct:_tty_ctl_block	typeref:struct:_tty_ctl_block::cdev	file:
ccci_tty_exit	dual_ccci/ccci_tty.c	/^void __exit ccci_tty_exit(int md_id)$/;"	f
ccci_tty_icusb	dual_ccci/ccci_tty.c	/^    tty_instance_t        ccci_tty_icusb;$/;"	m	struct:_tty_ctl_block	file:
ccci_tty_init	dual_ccci/ccci_tty.c	/^int ccci_tty_init(int md_id)$/;"	f
ccci_tty_instance_init	dual_ccci/ccci_tty.c	/^void ccci_tty_instance_init(tty_instance_t *instance)$/;"	f
ccci_tty_ioctl	dual_ccci/ccci_tty.c	/^static long ccci_tty_ioctl( struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
ccci_tty_ipc	dual_ccci/ccci_tty.c	/^    tty_instance_t        ccci_tty_ipc;$/;"	m	struct:_tty_ctl_block	file:
ccci_tty_meta	dual_ccci/ccci_tty.c	/^    tty_instance_t        ccci_tty_meta;$/;"	m	struct:_tty_ctl_block	file:
ccci_tty_modem	dual_ccci/ccci_tty.c	/^    tty_instance_t        ccci_tty_modem;$/;"	m	struct:_tty_ctl_block	file:
ccci_tty_mutex	dual_ccci/ccci_tty.c	/^    struct mutex            ccci_tty_mutex;$/;"	m	struct:__anon356	typeref:struct:__anon356::mutex	file:
ccci_tty_open	dual_ccci/ccci_tty.c	/^static int ccci_tty_open(struct inode *inode, struct file *file)$/;"	f	file:
ccci_tty_ops	dual_ccci/ccci_tty.c	/^static struct file_operations ccci_tty_ops=$/;"	v	typeref:struct:file_operations	file:
ccci_tty_poll	dual_ccci/ccci_tty.c	/^static unsigned int ccci_tty_poll(struct file *file,poll_table *wait)$/;"	f	file:
ccci_tty_read	dual_ccci/ccci_tty.c	/^static ssize_t ccci_tty_read(struct file *file, char *buf, size_t count, loff_t *ppos)$/;"	f	file:
ccci_tty_readable	dual_ccci/ccci_tty.c	/^static int ccci_tty_readable(tty_instance_t    *tty_instance)$/;"	f	file:
ccci_tty_release	dual_ccci/ccci_tty.c	/^static int ccci_tty_release(struct inode *inode, struct file *file)$/;"	f	file:
ccci_tty_rwlock	dual_ccci/ccci_tty.c	/^    rwlock_t                ccci_tty_rwlock; $/;"	m	struct:__anon356	file:
ccci_tty_tasklet	dual_ccci/ccci_tty.c	/^    struct tasklet_struct    ccci_tty_tasklet;$/;"	m	struct:__anon356	typeref:struct:__anon356::tasklet_struct	file:
ccci_tty_write	dual_ccci/ccci_tty.c	/^static ssize_t ccci_tty_write(struct file *file, const char __user *buf, size_t count, loff_t *ppos)$/;"	f	file:
ccci_tty_writeable	dual_ccci/ccci_tty.c	/^static int ccci_tty_writeable(tty_instance_t    *tty_instance)$/;"	f	file:
ccci_tx_drp_cnt	eemcs/eemcs_expt.h	/^    atomic_t ccci_tx_drp_cnt[CCCI_PORT_NUM];        \/\/ Tx operation dropped in CCCI layer$/;"	m	struct:EEMCS_EXCEPTION_SET_st
ccci_tx_waitq	eemcs/eemcs_ccci.c	/^static ccci_tx_waitq_t ccci_tx_waitq[TXQ_NUM];$/;"	v	file:
ccci_tx_waitq_t	eemcs/eemcs_ccci.h	/^}ccci_tx_waitq_t;$/;"	t	typeref:struct:__anon288
ccci_uart_base_req	dual_ccci/ccci_md_main.c	/^int ccci_uart_base_req(int md_id, int port, void *addr_vir, void *addr_phy, unsigned int *len)$/;"	f
ccci_uart_ipo_h_restore	dual_ccci/ccci_tty.c	/^int ccci_uart_ipo_h_restore(int md_id)$/;"	f
ccci_uart_smem_base_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_uart_smem_base_phy[CCCI_UART_PORT_NUM];$/;"	m	struct:_smem_alloc
ccci_uart_smem_base_virt	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_uart_smem_base_virt[CCCI_UART_PORT_NUM];$/;"	m	struct:_smem_alloc
ccci_uart_smem_size	dual_ccci/include/ccci_common.h	/^    unsigned int        ccci_uart_smem_size[CCCI_UART_PORT_NUM];$/;"	m	struct:_smem_alloc
ccci_ul_lb_channel	eemcs/eemcs_ccci.c	/^void ccci_ul_lb_channel(struct sk_buff *skb){$/;"	f
ccci_ul_lb_queue	eemcs/eemcs_ccci.c	/^KAL_UINT32 ccci_ul_lb_queue(struct sk_buff *skb)$/;"	f
ccci_unregister	eemcs/eccmni.h	38;"	d
ccci_unregister	eemcs/eccmni.h	44;"	d
ccci_user_ready_to_reset	dual_ccci/ccci_md_main.c	/^int ccci_user_ready_to_reset(int md_id, int handle)$/;"	f
ccci_ut_DL_pkt_handle_complete	eemcs/eemcs_ccci.c	/^int ccci_ut_DL_pkt_handle_complete(MTLTE_DF_RX_QUEUE_TYPE qno)$/;"	f
ccci_ut_DL_read_skb_from_swq	eemcs/eemcs_ccci.c	/^struct sk_buff * ccci_ut_DL_read_skb_from_swq(MTLTE_DF_RX_QUEUE_TYPE qno){$/;"	f
ccci_ut_UL_swq_space	eemcs/eemcs_ccci.c	/^int ccci_ut_UL_swq_space(MTLTE_DF_TX_QUEUE_TYPE qno){$/;"	f
ccci_ut_UL_write_skb_to_swq	eemcs/eemcs_ccci.c	/^int ccci_ut_UL_write_skb_to_swq(MTLTE_DF_TX_QUEUE_TYPE qno , struct sk_buff *skb)$/;"	f
ccci_ut_clean_txq_count	eemcs/eemcs_ccci.c	/^void ccci_ut_clean_txq_count(void)$/;"	f
ccci_ut_device	eccci/modem_ut.c	/^static struct platform_device ccci_ut_device = {$/;"	v	typeref:struct:platform_device	file:
ccci_ut_exit	eemcs/eemcs_ccci.c	/^void ccci_ut_exit(void)$/;"	f
ccci_ut_expt_q_num_init	eemcs/eemcs_ccci.c	/^void ccci_ut_expt_q_num_init(KAL_UINT32 nonstop_q, KAL_UINT32 except_q)$/;"	f
ccci_ut_init_probe	eemcs/eemcs_ccci.c	/^void ccci_ut_init_probe(void)$/;"	f
ccci_ut_queue	eemcs/eemcs_ccci.c	/^struct sk_buff_head ccci_ut_queue[RXQ_NUM];$/;"	v	typeref:struct:sk_buff_head
ccci_ut_register_WDT_callback	eemcs/eemcs_ccci.c	/^int ccci_ut_register_WDT_callback(MTLTE_DF_TO_DEV_CALLBACK func_ptr)$/;"	f
ccci_ut_register_expt_callback	eemcs/eemcs_ccci.c	/^int ccci_ut_register_expt_callback(EEMCS_CCCI_EX_IND func_ptr)$/;"	f
ccci_ut_register_rx_callback	eemcs/eemcs_ccci.c	/^int ccci_ut_register_rx_callback(MTLTE_DF_RX_QUEUE_TYPE qno, MTLTE_DF_TO_DEV_CALLBACK func_ptr , unsigned int private_data)$/;"	f
ccci_ut_register_swint_callback	eemcs/eemcs_ccci.c	/^int ccci_ut_register_swint_callback(MTLTE_DF_TO_DEV_CALLBACK func_ptr)$/;"	f
ccci_ut_register_tx_callback	eemcs/eemcs_ccci.c	/^int ccci_ut_register_tx_callback(MTLTE_DF_TX_QUEUE_TYPE qno, MTLTE_DF_TO_DEV_CALLBACK func_ptr , unsigned int private_data)$/;"	f
ccci_ut_turnoff_DL_port	eemcs/eemcs_ccci.c	/^void ccci_ut_turnoff_DL_port(MTLTE_DF_RX_QUEUE_TYPE qno)$/;"	f
ccci_ut_turnon_DL_port	eemcs/eemcs_ccci.c	/^void ccci_ut_turnon_DL_port(MTLTE_DF_RX_QUEUE_TYPE qno)$/;"	f
ccci_ut_unregister_WDT_callback	eemcs/eemcs_ccci.c	/^int ccci_ut_unregister_WDT_callback(void)$/;"	f
ccci_ut_unregister_rx_callback	eemcs/eemcs_ccci.c	/^void ccci_ut_unregister_rx_callback(MTLTE_DF_RX_QUEUE_TYPE qno)$/;"	f
ccci_ut_unregister_swint_callback	eemcs/eemcs_ccci.c	/^int ccci_ut_unregister_swint_callback(void)$/;"	f
ccci_ut_unregister_tx_callback	eemcs/eemcs_ccci.c	/^void ccci_ut_unregister_tx_callback(MTLTE_DF_TX_QUEUE_TYPE qno)$/;"	f
ccci_util_fo_init	ccci_util/ccci_util_lib_fo.c	/^int ccci_util_fo_init(void)$/;"	f
ccci_util_init	ccci_util/ccci_util_lib_main.c	/^static int __init ccci_util_init(void)$/;"	f	file:
ccci_util_init	ccci_util/ccci_util_lib_main.c	/^subsys_initcall(ccci_util_init);$/;"	v
ccci_util_lib-y	ccci_util/Makefile	/^ccci_util_lib-y := ccci_util_lib_fo.o$/;"	m
ccci_version_show	ccci_util/ccci_util_lib_sys.c	/^static ssize_t ccci_version_show(char *buf)$/;"	f	file:
ccci_vir_chr_fasync	dual_ccci/ccci_chrdev.c	/^static int ccci_vir_chr_fasync(int fd, struct file *file, int on)$/;"	f	file:
ccci_vir_chr_ioctl	dual_ccci/ccci_chrdev.c	/^static long ccci_vir_chr_ioctl( struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
ccci_vir_chr_mmap	dual_ccci/ccci_chrdev.c	/^static int ccci_vir_chr_mmap(struct file *file, struct vm_area_struct *vma)$/;"	f	file:
ccci_vir_chr_open	dual_ccci/ccci_chrdev.c	/^static int ccci_vir_chr_open(struct inode *inode, struct file *file)$/;"	f	file:
ccci_vir_chr_poll	dual_ccci/ccci_chrdev.c	/^static unsigned int ccci_vir_chr_poll(struct file *file,poll_table *wait)$/;"	f	file:
ccci_vir_chr_read	dual_ccci/ccci_chrdev.c	/^static ssize_t ccci_vir_chr_read(struct file *file, char *buf, size_t count, loff_t *ppos)$/;"	f	file:
ccci_vir_chr_release	dual_ccci/ccci_chrdev.c	/^static int ccci_vir_chr_release(struct inode *inode, struct file *file)$/;"	f	file:
ccci_vir_chr_write	dual_ccci/ccci_chrdev.c	/^static ssize_t ccci_vir_chr_write(struct file *file, const char __user *buf, size_t count, loff_t *ppos)$/;"	f	file:
ccci_vir_chrdev_exit	dual_ccci/ccci_chrdev.c	/^void ccci_vir_chrdev_exit(int md_id)$/;"	f
ccci_vir_chrdev_fops	dual_ccci/ccci_chrdev.c	/^static struct file_operations ccci_vir_chrdev_fops=$/;"	v	typeref:struct:file_operations	file:
ccci_vir_chrdev_init	dual_ccci/ccci_chrdev.c	/^int ccci_vir_chrdev_init(int md_id)$/;"	f
ccci_vir_client_init	dual_ccci/ccci_chrdev.c	/^static void ccci_vir_client_init(ccci_vir_client_t *client, int idx, pid_t pid)$/;"	f	file:
ccci_vir_client_t	dual_ccci/include/ccci_chrdev.h	/^}ccci_vir_client_t;$/;"	t	typeref:struct:_ccci_vir_client
ccci_write16	eccci/mt6795/ccci_platform.h	26;"	d
ccci_write32	eccci/mt6795/ccci_platform.h	25;"	d
ccci_write8	eccci/mt6795/ccci_platform.h	27;"	d
ccci_write_desc_to_q	eemcs/eccmni.h	39;"	d
ccci_write_desc_to_q	eemcs/eccmni.h	45;"	d
ccci_write_runtime_data	dual_ccci/ccci_logical.c	/^int ccci_write_runtime_data(int md_id, unsigned char buf[], int len)$/;"	f
ccci_write_space_alloc	eemcs/eccmni.h	40;"	d
ccci_write_space_alloc	eemcs/eccmni.h	46;"	d
cci400_base	mach/mt6795/mt_cpuidle.c	/^static unsigned long cci400_base = 0xf0390000;$/;"	v	file:
cci400_base	mach/mt6795/mt_cpuidle64.c	/^static unsigned long cci400_base;$/;"	v	file:
cci400_clk_26MHz	mach/mt6795/mt_idle.c	755;"	d	file:
cci400_clk_26MHz	mach/mt6795/mt_idle_64.c	761;"	d	file:
cci400_clk_restore	mach/mt6795/mt_idle.c	761;"	d	file:
cci400_clk_restore	mach/mt6795/mt_idle_64.c	767;"	d	file:
cci400_sel_for_ddp	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(cci400_sel_for_ddp);$/;"	v
cci400_sel_for_ddp	mach/mt6795/mt_clkmgr.c	/^void cci400_sel_for_ddp(void)$/;"	f
cci400_sel_for_ddp	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(cci400_sel_for_ddp);$/;"	v
cci400_sel_for_ddp	mach/mt6795/mt_clkmgr_64.c	/^void cci400_sel_for_ddp(void)$/;"	f
cci400_sel_resume	mach/mt6795/mt_clkmgr.c	/^static void cci400_sel_resume(void *unused)$/;"	f	file:
cci400_sel_resume	mach/mt6795/mt_clkmgr_64.c	/^static void cci400_sel_resume(void *unused)$/;"	f	file:
cci400_sel_suspend	mach/mt6795/mt_clkmgr.c	/^static void cci400_sel_suspend(void *unused)$/;"	f	file:
cci400_sel_suspend	mach/mt6795/mt_clkmgr_64.c	/^static void cci400_sel_suspend(void *unused)$/;"	f	file:
cci400_spec_fetch_query	mach/mt6795/mt_cci400.c	/^int cci400_spec_fetch_query(void)$/;"	f
cci400_spec_fetch_set	mach/mt6795/mt_cci400.c	/^int cci400_spec_fetch_set(int enable)$/;"	f
cci_dvm_snoop_disable	mach/mt6795/mt_cpuidle.c	/^static inline void cci_dvm_snoop_disable(void)$/;"	f	file:
cci_dvm_snoop_disable	mach/mt6795/mt_cpuidle64.c	/^static inline void cci_dvm_snoop_disable(void)$/;"	f	file:
cci_dvm_snoop_enable	mach/mt6795/mt_cpuidle.c	/^static inline void cci_dvm_snoop_enable(void)$/;"	f	file:
cci_dvm_snoop_enable	mach/mt6795/mt_cpuidle64.c	/^static inline void cci_dvm_snoop_enable(void)$/;"	f	file:
ccif_ack_phy_ch	dual_ccci/include/ccif.h	/^    int  (*ccif_ack_phy_ch)(struct _ccif *, int ch);$/;"	m	struct:_ccif
ccif_ap_base	eccci/modem_ccif.h	/^    void __iomem * ccif_ap_base;$/;"	m	struct:md_ccif_ctrl
ccif_ch	eccci/modem_ccif.h	/^    unsigned int ccif_ch;$/;"	m	struct:md_ccif_queue
ccif_clear_sram	dual_ccci/include/ccif.h	/^    int  (*ccif_clear_sram)(struct _ccif *);$/;"	m	struct:_ccif
ccif_create_instance	dual_ccci/ccci_hw.c	/^ccif_t* ccif_create_instance(ccif_hw_info_t *info, void* ctl_b, int md_id)$/;"	f
ccif_de_init	dual_ccci/include/ccif.h	/^    int  (*ccif_de_init)(struct _ccif *);$/;"	m	struct:_ccif
ccif_delayed_work	eccci/modem_cldma.h	/^	struct delayed_work ccif_delayed_work;$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::delayed_work
ccif_dis_intr	dual_ccci/include/ccif.h	/^    void (*ccif_dis_intr)(struct _ccif *);$/;"	m	struct:_ccif
ccif_dump_reg	dual_ccci/include/ccif.h	/^    int  (*ccif_dump_reg)(struct _ccif *, unsigned int buf[], int len);$/;"	m	struct:_ccif
ccif_en_intr	dual_ccci/include/ccif.h	/^    int  (*ccif_en_intr)(struct _ccif *);$/;"	m	struct:_ccif
ccif_get_busy_state	dual_ccci/include/ccif.h	/^    int  (*ccif_get_busy_state)(struct _ccif *);$/;"	m	struct:_ccif
ccif_get_rx_ch	dual_ccci/include/ccif.h	/^    int  (*ccif_get_rx_ch)(struct _ccif *);$/;"	m	struct:_ccif
ccif_hw_info_t	dual_ccci/include/ccci_common.h	/^}ccif_hw_info_t;$/;"	t	typeref:struct:_ccif_hw_info
ccif_init	dual_ccci/include/ccif.h	/^    int  (*ccif_init)(struct _ccif *);$/;"	m	struct:_ccif
ccif_intr_handler	dual_ccci/include/ccif.h	/^    int  (*ccif_intr_handler)(struct _ccif *);$/;"	m	struct:_ccif
ccif_irq_id	eccci/modem_ccif.h	/^    unsigned int ccif_irq_id;$/;"	m	struct:md_ccif_ctrl
ccif_irq_task	eccci/modem_ccif.h	/^    struct tasklet_struct ccif_irq_task;$/;"	m	struct:md_ccif_ctrl	typeref:struct:md_ccif_ctrl::tasklet_struct
ccif_isr_check	dual_ccci/ccci_md_main.c	/^void ccif_isr_check(int md_id)$/;"	f
ccif_md_base	eccci/modem_ccif.h	/^    void __iomem * ccif_md_base;$/;"	m	struct:md_ccif_ctrl
ccif_msg_t	dual_ccci/include/ccif.h	/^} ccif_msg_t;$/;"	t	typeref:struct:__anon375
ccif_notify_funct_t	dual_ccci/include/ccif.h	/^typedef int (*ccif_notify_funct_t)(void);$/;"	t
ccif_of_ids	eccci/modem_ccif.c	/^static const struct of_device_id ccif_of_ids[] = {$/;"	v	typeref:struct:of_device_id	file:
ccif_push_func_t	dual_ccci/include/ccif.h	/^typedef int (*ccif_push_func_t)(ccif_msg_t*);$/;"	t
ccif_read_phy_ch_data	dual_ccci/include/ccif.h	/^    int  (*ccif_read_phy_ch_data)(struct _ccif *, int ch, unsigned int buf[]);$/;"	m	struct:_ccif
ccif_register_intr	dual_ccci/include/ccif.h	/^    int  (*ccif_register_intr)(struct _ccif *);$/;"	m	struct:_ccif
ccif_reset	dual_ccci/include/ccif.h	/^    int  (*ccif_reset)(struct _ccif *);$/;"	m	struct:_ccif
ccif_rx_collect	eccci/modem_ccif.c	/^static int ccif_rx_collect(struct md_ccif_queue *queue, int budget,int blocking,int* result)$/;"	f	file:
ccif_rx_work	eccci/modem_ccif.c	/^static void ccif_rx_work(struct work_struct *work)$/;"	f	file:
ccif_set_busy_state	dual_ccci/include/ccif.h	/^    void (*ccif_set_busy_state)(struct _ccif *, unsigned int val);$/;"	m	struct:_ccif
ccif_sram_layout	eccci/modem_ccif.h	/^    struct ccif_sram_layout * ccif_sram_layout;    $/;"	m	struct:md_ccif_ctrl	typeref:struct:md_ccif_ctrl::ccif_sram_layout
ccif_sram_layout	eccci/modem_ccif.h	/^struct ccif_sram_layout$/;"	s
ccif_sram_work	eccci/modem_ccif.h	/^    struct work_struct ccif_sram_work;$/;"	m	struct:md_ccif_ctrl	typeref:struct:md_ccif_ctrl::work_struct
ccif_state_bit_t	dual_ccci/include/ccif.h	/^} ccif_state_bit_t;$/;"	t	typeref:enum:__anon374
ccif_statistics_t	dual_ccci/include/ccif.h	/^}ccif_statistics_t;$/;"	t	typeref:struct:_ccif_statistics
ccif_t	dual_ccci/include/ccif.h	/^}ccif_t;$/;"	t	typeref:struct:_ccif
ccif_type_t	dual_ccci/include/ccci_common.h	/^}ccif_type_t;$/;"	t	typeref:enum:_ccif_type
ccif_work	eccci/modem_cldma.h	/^	struct work_struct ccif_work;$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::work_struct
ccif_write_phy_ch_data	dual_ccci/include/ccif.h	/^    int  (*ccif_write_phy_ch_data)(struct _ccif *, unsigned int buf[], int retry_en);$/;"	m	struct:_ccif
ccif_write_runtime_data	dual_ccci/include/ccif.h	/^    int  (*ccif_write_runtime_data)(struct _ccif *, unsigned int buf[], int len);$/;"	m	struct:_ccif
ccmni_callback	dual_ccci/ccmni_net.c	/^static void ccmni_callback(void *private)$/;"	f	file:
ccmni_close	dual_ccci/ccmni_net.c	/^static int ccmni_close(struct net_device *dev)$/;"	f	file:
ccmni_close	eccci/port_net.c	/^static int ccmni_close(struct net_device *dev)$/;"	f	file:
ccmni_create_instance	dual_ccci/ccmni_net.c	/^static int ccmni_create_instance(int md_id, int channel)$/;"	f	file:
ccmni_ctl_block	dual_ccci/ccmni.c	/^void *ccmni_ctl_block[MAX_MD_NUM];$/;"	v
ccmni_destroy_instance	dual_ccci/ccmni_net.c	/^static void ccmni_destroy_instance(int md_id, int channel)$/;"	f	file:
ccmni_dev	dual_ccci/ccmni_pfp.c	/^ccmni_record_t ccmni_dev          [MAX_PDP_CONT_NUM];$/;"	v
ccmni_exit	dual_ccci/ccmni.c	/^void ccmni_exit(int md_id)$/;"	f
ccmni_init	dual_ccci/ccmni.c	/^int ccmni_init(int md_id)$/;"	f
ccmni_instance	dual_ccci/ccmni_net.c	/^    ccmni_instance_t    *ccmni_instance[CCMNI_V1_PORT_NUM];$/;"	m	struct:_ccmni_v1_ctl_block	file:
ccmni_instance_t	dual_ccci/ccmni_net.c	/^} ccmni_instance_t;  $/;"	t	typeref:struct:__anon353	file:
ccmni_ioctl	eccci/port_net.c	/^static int ccmni_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)$/;"	f	file:
ccmni_ipo_h_restore	dual_ccci/ccmni.c	/^int ccmni_ipo_h_restore(int md_id)$/;"	f
ccmni_make_etherframe	dual_ccci/ccmni_net.c	/^static void ccmni_make_etherframe(void *_eth_hdr, u8 *mac_addr, int packet_type)$/;"	f	file:
ccmni_make_etherframe	dual_ccci/ccmni_v2_net.c	/^static void ccmni_make_etherframe(void *_eth_hdr, u8 *mac_addr, int packet_type)$/;"	f	file:
ccmni_make_etherframe	eccci/port_net.c	/^static void ccmni_make_etherframe(void *_eth_hdr, unsigned char *mac_addr, unsigned int packet_type)$/;"	f	file:
ccmni_net_ioctl	dual_ccci/ccmni_net.c	/^static int ccmni_net_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)$/;"	f	file:
ccmni_netdev_ops	dual_ccci/ccmni_net.c	/^static const struct net_device_ops ccmni_netdev_ops = $/;"	v	typeref:struct:net_device_ops	file:
ccmni_netdev_ops	eccci/port_net.c	/^static const struct net_device_ops ccmni_netdev_ops = $/;"	v	typeref:struct:net_device_ops	file:
ccmni_notifier	dual_ccci/ccmni_net.c	/^    MD_CALL_BACK_QUEUE    ccmni_notifier;$/;"	m	struct:_ccmni_v1_ctl_block	file:
ccmni_notifier	dual_ccci/ccmni_v2_net.c	/^    MD_CALL_BACK_QUEUE        ccmni_notifier;$/;"	m	struct:_ccmni_v2_ctl_block	file:
ccmni_notifier_call	dual_ccci/ccmni_net.c	/^static void ccmni_notifier_call(MD_CALL_BACK_QUEUE *notifier, unsigned long val)$/;"	f	file:
ccmni_open	dual_ccci/ccmni_net.c	/^static int ccmni_open(struct net_device *dev)$/;"	f	file:
ccmni_open	eccci/port_net.c	/^static int ccmni_open(struct net_device *dev)$/;"	f	file:
ccmni_read	dual_ccci/ccmni_net.c	/^static void ccmni_read(unsigned long arg)$/;"	f	file:
ccmni_receive	dual_ccci/ccmni_net.c	/^static int ccmni_receive(ccmni_instance_t *ccmni, int length)$/;"	f	file:
ccmni_record_t	dual_ccci/include/ccmni_pfp.h	/^} ccmni_record_t;$/;"	t	typeref:struct:_ccmni_record_t
ccmni_setup	dual_ccci/ccmni_net.c	/^static void ccmni_setup(struct net_device *dev)$/;"	f	file:
ccmni_start_xmit	dual_ccci/ccmni_net.c	/^static int ccmni_start_xmit(struct sk_buff *skb, struct net_device *dev)$/;"	f	file:
ccmni_start_xmit	eccci/port_net.c	/^static int ccmni_start_xmit(struct sk_buff *skb, struct net_device *dev)$/;"	f	file:
ccmni_tx_timeout	dual_ccci/ccmni_net.c	/^static void ccmni_tx_timeout(struct net_device *dev)$/;"	f	file:
ccmni_tx_timeout	eccci/port_net.c	/^static void ccmni_tx_timeout(struct net_device *dev)$/;"	f	file:
ccmni_v1_ctl_block_t	dual_ccci/ccmni_net.c	/^}ccmni_v1_ctl_block_t;$/;"	t	typeref:struct:_ccmni_v1_ctl_block	file:
ccmni_v1_exit	dual_ccci/ccmni_net.c	/^void ccmni_v1_exit(int md_id)$/;"	f
ccmni_v1_init	dual_ccci/ccmni_net.c	/^int ccmni_v1_init(int md_id)$/;"	f
ccmni_v1_ipo_h_restore	dual_ccci/ccmni_net.c	/^int ccmni_v1_ipo_h_restore(int md_id)$/;"	f
ccmni_v2_callback	dual_ccci/ccmni_v2_net.c	/^static void ccmni_v2_callback(void *private_data)$/;"	f	file:
ccmni_v2_check_info	dual_ccci/ccmni_v2_net.c	/^static int ccmni_v2_check_info(int md_id, int ch, const unsigned char *ccmni_ptr, int ccmni_len)$/;"	f	file:
ccmni_v2_close	dual_ccci/ccmni_v2_net.c	/^static int ccmni_v2_close(struct net_device *dev)$/;"	f	file:
ccmni_v2_create_instance	dual_ccci/ccmni_v2_net.c	/^static int ccmni_v2_create_instance(int md_id, int channel)$/;"	f	file:
ccmni_v2_ctl_block_t	dual_ccci/ccmni_v2_net.c	/^}ccmni_v2_ctl_block_t;$/;"	t	typeref:struct:_ccmni_v2_ctl_block	file:
ccmni_v2_destroy_instance	dual_ccci/ccmni_v2_net.c	/^static void ccmni_v2_destroy_instance(int md_id, int channel)$/;"	f	file:
ccmni_v2_dl_base_req	dual_ccci/ccci_md_main.c	/^int ccmni_v2_dl_base_req(int md_id, void *addr_vir, void *addr_phy)$/;"	f
ccmni_v2_dump	dual_ccci/ccmni_v2_net.c	/^void ccmni_v2_dump(int md_id)$/;"	f
ccmni_v2_exit	dual_ccci/ccmni_v2_net.c	/^void ccmni_v2_exit(int md_id)$/;"	f
ccmni_v2_init	dual_ccci/ccmni_v2_net.c	/^int ccmni_v2_init(int md_id)$/;"	f
ccmni_v2_instance	dual_ccci/ccmni_v2_net.c	/^    ccmni_v2_instance_t        *ccmni_v2_instance[CCMNI_V2_PORT_NUM];$/;"	m	struct:_ccmni_v2_ctl_block	file:
ccmni_v2_instance_t	dual_ccci/ccmni_v2_net.c	/^} ccmni_v2_instance_t;$/;"	t	typeref:struct:__anon355	file:
ccmni_v2_ipo_h_restore	dual_ccci/ccmni_v2_net.c	/^int ccmni_v2_ipo_h_restore(int md_id)$/;"	f
ccmni_v2_net_ioctl	dual_ccci/ccmni_v2_net.c	/^static int ccmni_v2_net_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)$/;"	f	file:
ccmni_v2_netdev_ops	dual_ccci/ccmni_v2_net.c	/^static const struct net_device_ops ccmni_v2_netdev_ops = $/;"	v	typeref:struct:net_device_ops	file:
ccmni_v2_notifier_call	dual_ccci/ccmni_v2_net.c	/^static void ccmni_v2_notifier_call(MD_CALL_BACK_QUEUE *notifier, unsigned long val)$/;"	f	file:
ccmni_v2_open	dual_ccci/ccmni_v2_net.c	/^static int ccmni_v2_open(struct net_device *dev)$/;"	f	file:
ccmni_v2_phys_to_virt	dual_ccci/ccmni_v2_net.c	/^static unsigned char *ccmni_v2_phys_to_virt(int md_id, unsigned char *addr_phy)$/;"	f	file:
ccmni_v2_read	dual_ccci/ccmni_v2_net.c	/^static void ccmni_v2_read(unsigned long arg)$/;"	f	file:
ccmni_v2_receive	dual_ccci/ccmni_v2_net.c	/^static int ccmni_v2_receive(ccmni_v2_instance_t *ccmni, const unsigned char *ccmni_ptr, int ccmni_len)$/;"	f	file:
ccmni_v2_reset_buffers	dual_ccci/ccmni_v2_net.c	/^static void ccmni_v2_reset_buffers(ccmni_v2_instance_t *ccmni)$/;"	f	file:
ccmni_v2_setup	dual_ccci/ccmni_v2_net.c	/^static void ccmni_v2_setup(struct net_device *dev)$/;"	f	file:
ccmni_v2_start_xmit	dual_ccci/ccmni_v2_net.c	/^static int ccmni_v2_start_xmit(struct sk_buff *skb, struct net_device *dev)$/;"	f	file:
ccmni_v2_tx_timeout	dual_ccci/ccmni_v2_net.c	/^static void ccmni_v2_tx_timeout(struct net_device *dev)$/;"	f	file:
ccmni_v2_ul_base_req	dual_ccci/ccci_md_main.c	/^int ccmni_v2_ul_base_req(int md_id, void *addr_vir, void *addr_phy)$/;"	f
ccmni_wake_lock	dual_ccci/ccmni_net.c	/^    struct wake_lock    ccmni_wake_lock;$/;"	m	struct:_ccmni_v1_ctl_block	typeref:struct:_ccmni_v1_ctl_block::wake_lock	file:
ccmni_wake_lock	dual_ccci/ccmni_v2_net.c	/^    struct wake_lock        ccmni_wake_lock;$/;"	m	struct:_ccmni_v2_ctl_block	typeref:struct:_ccmni_v2_ctl_block::wake_lock	file:
ccmni_write	dual_ccci/ccmni_net.c	/^static void ccmni_write(ccmni_instance_t *ccmni, frame_info_t *frame_info)$/;"	f	file:
cd_level	mach/mt6795/include/mach/board.h	/^    bool           cd_level;                 $/;"	m	struct:msdc_hw
cdev_name	eemcs/eemcs_char.h	/^    KAL_CHAR            cdev_name[32];$/;"	m	struct:__anon318
cdev_node	eemcs/eemcs_char.h	/^    eemcs_cdev_node_t   cdev_node[EEMCS_CDEV_MAX_NUM];$/;"	m	struct:__anon319
cdev_state	eemcs/eemcs_char.h	/^    atomic_t            cdev_state;  \/*0: close 1:open*\/$/;"	m	struct:__anon318
cdevut_UL_write_room_alloc	eemcs/eemcs_char.c	/^KAL_UINT32 cdevut_UL_write_room_alloc(CCCI_CHANNEL_T chn)$/;"	f
cdevut_UL_write_room_release	eemcs/eemcs_char.c	/^KAL_UINT32 cdevut_UL_write_room_release(CCCI_CHANNEL_T chn)$/;"	f
cdevut_UL_write_skb_to_swq	eemcs/eemcs_char.c	/^KAL_INT32 cdevut_UL_write_skb_to_swq(CCCI_CHANNEL_T chn, struct sk_buff *skb)$/;"	f
cdevut_UL_write_wait	eemcs/eemcs_char.c	/^KAL_UINT32 cdevut_UL_write_wait(CCCI_CHANNEL_T chn)$/;"	f
cdevut_register_callback	eemcs/eemcs_char.c	/^KAL_UINT32 cdevut_register_callback(CCCI_CHANNEL_T chn, EEMCS_CCCI_CALLBACK func_ptr , KAL_UINT32 private_data) {	$/;"	f
cdevut_register_expt_callback	eemcs/eemcs_char.c	/^KAL_UINT32 cdevut_register_expt_callback(EEMCS_CCCI_EXCEPTION_IND_CALLBACK func_ptr)$/;"	f
cdevut_turn_off_dlq_by_port	eemcs/eemcs_char.c	/^void cdevut_turn_off_dlq_by_port(KAL_UINT32 port_idx) {	$/;"	f
cdevut_turn_on_dlq_by_port	eemcs/eemcs_char.c	/^void cdevut_turn_on_dlq_by_port(KAL_UINT32 port_idx) {	$/;"	f
cdevut_unregister_callback	eemcs/eemcs_char.c	/^KAL_UINT32 cdevut_unregister_callback(CCCI_CHANNEL_T chn) {$/;"	f
cdevut_unregister_expt_callback	eemcs/eemcs_char.c	/^KAL_UINT32 cdevut_unregister_expt_callback(KAL_UINT32 cb_id)$/;"	f
cfg	mach/mt6795/include/mach/md32_helper.h	/^    void __iomem *cfg;$/;"	m	struct:md32_regs
cfg	masp/mt6795/mach/hacc_mach.h	/^    AES_CFG cfg;$/;"	m	struct:hacc_context
cfgExist	wmt_ccci/wmt_cfg_parser.h	/^	unsigned char cfgExist;$/;"	m	struct:_WMT_CONF_FILE_
cfg_data_version_b	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	/^static u8 cfg_data_version_b[] =$/;"	v
cfg_data_version_b	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	/^static u8 cfg_data_version_b[] =$/;"	v
cfg_data_version_d	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	/^static u8 cfg_data_version_d[] =$/;"	v
cfg_data_version_d	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	/^static u8 cfg_data_version_d[] =$/;"	v
cfg_data_with_charger_version_b	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	/^static u8 cfg_data_with_charger_version_b[] =$/;"	v
cfg_data_with_charger_version_b	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	/^static u8 cfg_data_with_charger_version_b[] =$/;"	v
cfg_data_with_charger_version_d	mach/mt6795/hiau_ml/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	/^static u8 cfg_data_with_charger_version_d[] =$/;"	v
cfg_data_with_charger_version_d	mach/mt6795/irmn6795_hiau_64/touchpanel/GT818B-fpga/tpd_custom_GT818B.h	/^static u8 cfg_data_with_charger_version_d[] =$/;"	v
cg_all_force_on	mach/mt6795/mt_clkmgr.c	/^static void cg_all_force_on(void)$/;"	f	file:
cg_all_force_on	mach/mt6795/mt_clkmgr_64.c	/^static void cg_all_force_on(void)$/;"	f	file:
cg_bootup_pdn	mach/mt6795/mt_clkmgr.c	/^static void cg_bootup_pdn(void)$/;"	f	file:
cg_bootup_pdn	mach/mt6795/mt_clkmgr_64.c	/^static void cg_bootup_pdn(void)$/;"	f	file:
cg_clk	mach/mt6795/mt_clkmgr.c	/^struct cg_clk {$/;"	s	file:
cg_clk	mach/mt6795/mt_clkmgr_64.c	/^struct cg_clk {$/;"	s	file:
cg_clk_id	mach/mt6795/include/mach/mt_clkmgr.h	/^enum cg_clk_id{                                 $/;"	g
cg_clk_ops	mach/mt6795/mt_clkmgr.c	/^struct cg_clk_ops {$/;"	s	file:
cg_clk_ops	mach/mt6795/mt_clkmgr_64.c	/^struct cg_clk_ops {$/;"	s	file:
cg_grp	mach/mt6795/mt_clkmgr.c	/^struct cg_grp {$/;"	s	file:
cg_grp	mach/mt6795/mt_clkmgr_64.c	/^struct cg_grp {$/;"	s	file:
cg_grp_ops	mach/mt6795/mt_clkmgr.c	/^struct cg_grp_ops {$/;"	s	file:
cg_grp_ops	mach/mt6795/mt_clkmgr_64.c	/^struct cg_grp_ops {$/;"	s	file:
ch	eemcs/eemcs_ccci.h	/^    ccci_ch_set ch;$/;"	m	struct:__anon287
ch_history_t	dual_ccci/ccci_statistics.c	/^}ch_history_t;$/;"	t	typeref:struct:_ch_history	file:
ch_num	dual_ccci/include/ccci_chrdev.h	/^    int                    ch_num;$/;"	m	struct:ccci_dev_client
change_cntfrq	mach/mt6795/ca7_timer.c	22;"	d	file:
change_device_state	eemcs/eemcs_state.c	/^kal_bool change_device_state(KAL_UINT32 state)$/;"	f
channel	dual_ccci/ccci_tty.c	/^    int            channel;$/;"	m	struct:__anon356	file:
channel	dual_ccci/ccmni_net.c	/^    int                    channel;$/;"	m	struct:__anon353	file:
channel	dual_ccci/ccmni_v2_net.c	/^    int                    channel;$/;"	m	struct:__anon355	file:
channel	dual_ccci/include/ccci_layer.h	/^    unsigned int channel;$/;"	m	struct:__anon387
channel	dual_ccci/include/ccci_layer.h	/^    unsigned int channel;$/;"	m	struct:_ccci_msg
channel	dual_ccci/include/ccif.h	/^    unsigned int channel;$/;"	m	struct:__anon375
channel	eccci/ccci_core.h	/^	u16 channel:16;$/;"	m	struct:ccci_header
channel	eccci/ccci_core.h	/^	u32 channel;$/;"	m	struct:_ccci_msg
channel	eccci/ccci_core.h	/^	u32 channel;$/;"	m	struct:ccci_header
channel	eemcs/eemcs_ccci.h	/^    KAL_UINT32 channel;$/;"	m	struct:__anon291
channel	mach/mt6795/include/mach/emi_mpu.h	/^	} channel[MAX_CHANNELS]; $/;"	m	struct:basic_dram_setting	typeref:struct:basic_dram_setting::__anon84
channel_A_DRAMC_PD_CTRL	mach/mt6795/include/mach/mt_dcm.h	139;"	d
channel_A_DRAMC_PD_CTRL	mach/mt6795/include/mach/mt_dcm.h	305;"	d
channel_B_DRAMC_PD_CTRL	mach/mt6795/include/mach/mt_dcm.h	140;"	d
channel_B_DRAMC_PD_CTRL	mach/mt6795/include/mach/mt_dcm.h	306;"	d
channel_id	eccci/modem_ccif.h	/^    volatile unsigned long channel_id; \/\/ CCIF channel$/;"	m	struct:md_ccif_ctrl
channel_id	eccci/modem_cldma.h	/^	int channel_id; $/;"	m	struct:md_cd_ctrl
channel_nr	mach/mt6795/include/mach/emi_mpu.h	/^	unsigned channel_nr;$/;"	m	struct:basic_dram_setting
char_dev_fops	eccci/port_char.c	/^static struct file_operations char_dev_fops = {$/;"	v	typeref:struct:file_operations	file:
char_port_ops	eccci/port_char.c	/^struct ccci_port_ops char_port_ops = {$/;"	v	typeref:struct:ccci_port_ops
charging_type	mach/mt6795/hiau_ml/hdmi/hdmi_cust.h	/^	int charging_type;$/;"	m	struct:t_mhl_status_notifier
charging_type	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.h	/^	int charging_type;$/;"	m	struct:t_mhl_status_notifier
check_data_connected	dual_ccci/ccci_md_main.c	/^void check_data_connected(int md_id, int channel)$/;"	f
check_device_state	eemcs/eemcs_state.c	/^KAL_UINT32 check_device_state(void)$/;"	f
check_dsp_header	ccci_util/ccci_util_lib_load_img.c	/^static int check_dsp_header(int md_id, void *parse_addr, struct ccci_image_info *image)$/;"	f	file:
check_header	eemcs/eemcs_boot.h	/^	KAL_UINT8 check_header[12];	    \/* magic number is "CHECK_HEADER"*\/$/;"	m	struct:__anon335
check_mb0_with_timeout_limit	eemcs/lte_dev_test.c	/^int check_mb0_with_timeout_limit(unsigned int check_value, unsigned int timeout)$/;"	f
check_md_header	ccci_util/ccci_util_lib_load_img.c	/^static int check_md_header(int md_id, void *parse_addr, struct ccci_image_info *image)$/;"	f	file:
check_md_header	eemcs/eemcs_boot.c	/^static int check_md_header( int md_id, $/;"	f	file:
check_md_header_v3	ccci_util/ccci_util_lib_load_img.c	/^static int check_md_header_v3(int md_id, void *parse_addr, struct ccci_image_info *image)$/;"	f	file:
check_validity	mach/mt6795/mt_clkmgr.c	/^    int (*check_validity)(struct cg_clk *clk);\/\/ 1: valid, 0: invalid$/;"	m	struct:cg_clk_ops	file:
check_validity	mach/mt6795/mt_clkmgr_64.c	/^    int (*check_validity)(struct cg_clk *clk);$/;"	m	struct:cg_clk_ops	file:
checksum	mach/mt6795/include/mach/env.h	/^	int checksum; $/;"	m	struct:env_struct
checksum	mach/mt6795/include/mach/kdump_sdhc.h	/^    BYTE    checksum;            \/\/ checksum of DOS file name$/;"	m	struct:__anon177
checksum_value	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint32 checksum_value;        \/\/checksum value for Camera Auto Test$/;"	m	struct:imgsensor_info_struct
chip_id_show	mach/mt6795/mssv.c	/^static ssize_t chip_id_show(struct device_driver *driver, char *buf)$/;"	f	file:
chip_id_store	mach/mt6795/mssv.c	/^static ssize_t chip_id_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
chip_sw_ver_t	mach/mt6795/include/mach/mt_chip.h	/^} chip_sw_ver_t;$/;"	t	typeref:enum:__anon140
chip_type	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u8  chip_type;$/;"	m	struct:goodix_ts_data
chip_type	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u8  chip_type;$/;"	m	struct:goodix_ts_data
chip_type	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u8  chip_type;$/;"	m	struct:goodix_ts_data
chip_type	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u8  chip_type;$/;"	m	struct:goodix_ts_data
chip_ver	mach/mt6795/mt_cpufreq.c	/^static CHIP_SW_VER chip_ver = CHIP_SW_VER_02;$/;"	v	file:
chip_ver	mach/mt6795/mt_cpuidle.c	/^                CHIP_SW_VER chip_ver;$/;"	m	struct:system_context::_data_poc	file:
chip_ver	mach/mt6795/mt_cpuidle64.c	/^                CHIP_SW_VER chip_ver;$/;"	m	struct:system_context::_data_poc	file:
chr_ctl_block_t	dual_ccci/include/ccci_chrdev.h	/^}chr_ctl_block_t;$/;"	t	typeref:struct:_chr_ctl_block
chr_ctlb	dual_ccci/ccci_chrdev.c	/^static chr_ctl_block_t *chr_ctlb[MAX_MD_NUM];$/;"	v	file:
chr_dev_list	dual_ccci/include/ccci_chrdev.h	/^    struct list_head    chr_dev_list;$/;"	m	struct:_chr_ctl_block	typeref:struct:_chr_ctl_block::list_head
chr_dev_list	dual_ccci/include/ccci_chrdev.h	/^    struct list_head    chr_dev_list;$/;"	m	struct:_vir_chr_ctl_block	typeref:struct:_vir_chr_ctl_block::list_head
chr_dev_mutex	dual_ccci/include/ccci_chrdev.h	/^    struct mutex        chr_dev_mutex;$/;"	m	struct:_chr_ctl_block	typeref:struct:_chr_ctl_block::mutex
chr_dev_mutex	dual_ccci/include/ccci_chrdev.h	/^    struct mutex        chr_dev_mutex;$/;"	m	struct:_vir_chr_ctl_block	typeref:struct:_vir_chr_ctl_block::mutex
chrdev_wakelock	dual_ccci/ccci_chrdev.c	/^static struct wake_lock    chrdev_wakelock[MAX_MD_NUM];$/;"	v	typeref:struct:wake_lock	file:
chrdev_wakelock_mdlog_name	dual_ccci/ccci_chrdev.c	/^char chrdev_wakelock_mdlog_name[MAX_MD_NUM][32];$/;"	v
chrdev_wakelock_mdlogger	dual_ccci/ccci_chrdev.c	/^static struct wake_lock    chrdev_wakelock_mdlogger[MAX_MD_NUM];$/;"	v	typeref:struct:wake_lock	file:
chrdev_wakelock_name	dual_ccci/ccci_chrdev.c	/^char chrdev_wakelock_name[MAX_MD_NUM][32];$/;"	v
chunk_size	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int chunk_size;$/;"	m	struct:_SEC_FRAGMENT_CFG
ciL	masp/asf/asf_inc/bgn_internal.h	9;"	d
cid	mach/mt6795/mt_dormant.c	/^	unsigned const cid[4];	\/* 1020-1023  Read only                                    *\/$/;"	m	struct:__anon276	file:
cidsr	mach/mt6795/mt_dormant.c	/^	unsigned cidsr;		\/*        41  ignore                                       *\/$/;"	m	struct:__anon276	file:
cipher_length	masp/asf/asf_inc/sec_cipher_header.h	/^    unsigned int cipher_length;    $/;"	m	struct:_SEC_CIPHER_IMG_HEADER
cipher_offset	masp/asf/asf_inc/sec_cipher_header.h	/^    unsigned int cipher_offset;$/;"	m	struct:_SEC_CIPHER_IMG_HEADER
cir_class	uart/uart_cir_pin.c	/^	struct class *cir_class;$/;"	m	struct:mtk_uart_port	typeref:struct:mtk_uart_port::class	file:
cir_dev	uart/uart_cir_pin.c	/^	struct device *cir_dev;$/;"	m	struct:mtk_uart_port	typeref:struct:mtk_uart_port::device	file:
cir_ls_en	uart/uart_cir_pin.c	/^	uint32_t cir_ls_en;$/;"	m	struct:mtk_uart_port	file:
cir_power_save	uart/uart_cir_pin.c	/^	bool cir_power_save;$/;"	m	struct:mtk_uart_port	file:
ckgen_array	mach/mt6795/mt_pm_init_64.c	/^const char *ckgen_array[] = $/;"	v
ckgen_meter	mach/mt6795/mt_pm_init.c	/^unsigned int ckgen_meter(int val)$/;"	f
ckgen_meter	mach/mt6795/mt_pm_init_64.c	/^unsigned int ckgen_meter(int val)$/;"	f
ckgen_meter_fops	mach/mt6795/mt_pm_init.c	/^static const struct file_operations ckgen_meter_fops = {$/;"	v	typeref:struct:file_operations	file:
ckgen_meter_fops	mach/mt6795/mt_pm_init_64.c	/^static const struct file_operations ckgen_meter_fops = {$/;"	v	typeref:struct:file_operations	file:
ckgen_meter_read	mach/mt6795/mt_pm_init.c	/^static int ckgen_meter_read(struct seq_file *m, void *v)$/;"	f	file:
ckgen_meter_read	mach/mt6795/mt_pm_init_64.c	/^static int ckgen_meter_read(struct seq_file *m, void *v)$/;"	f	file:
ckgen_meter_write	mach/mt6795/mt_pm_init.c	/^static int ckgen_meter_write(struct file *file, const char __user *buffer,$/;"	f	file:
ckgen_meter_write	mach/mt6795/mt_pm_init_64.c	/^static int ckgen_meter_write(struct file *file, const char __user *buffer,$/;"	f	file:
ckmon_sel	mach/mt6795/include/mach/mt_clkmgr.h	/^enum ckmon_sel{$/;"	g
claim	mach/mt6795/mt_dormant.c	/^        unsigned claim;$/;"	m	struct:__anon275	file:
claimclr	mach/mt6795/mt_dormant.c	/^	unsigned claimclr;	\/*      1001  Save claim bits from here                    *\/$/;"	m	struct:__anon276	file:
claimclr	mach/mt6795/mt_dormant.c	/^        unsigned claimclr;$/;"	m	struct:__anon275	file:
claimset	mach/mt6795/mt_dormant.c	/^	unsigned claimset;	\/*      1000  Restore claim bits to here                   *\/$/;"	m	struct:__anon276	file:
cldma_ap_ao_base	eccci/modem_cldma.h	/^	void __iomem *cldma_ap_ao_base;$/;"	m	struct:md_cd_ctrl
cldma_ap_ao_base	eccci/mt6795/cldma_platform.h	/^	unsigned long cldma_ap_ao_base;$/;"	m	struct:md_hw_info
cldma_ap_pdn_base	eccci/modem_cldma.h	/^	void __iomem *cldma_ap_pdn_base;$/;"	m	struct:md_cd_ctrl
cldma_ap_pdn_base	eccci/mt6795/cldma_platform.h	/^	unsigned long cldma_ap_pdn_base;$/;"	m	struct:md_hw_info
cldma_dmamask	eccci/modem_cldma.c	/^static u64 cldma_dmamask = DMA_BIT_MASK((sizeof(unsigned long)<<3));$/;"	v	file:
cldma_dump_all_gpd	eccci/modem_cldma.c	/^static void cldma_dump_all_gpd(struct ccci_modem *md)$/;"	f	file:
cldma_dump_gpd_ring	eccci/modem_cldma.c	/^static void cldma_dump_gpd_ring(int md_id, dma_addr_t start, int size)$/;"	f	file:
cldma_dump_packet_history	eccci/modem_cldma.c	/^static void cldma_dump_packet_history(struct ccci_modem *md)$/;"	f	file:
cldma_dump_register	eccci/mt6795/cldma_platform.c	/^void cldma_dump_register(struct ccci_modem *md)$/;"	f
cldma_irq_flags	eccci/modem_cldma.h	/^	unsigned long cldma_irq_flags;$/;"	m	struct:md_cd_ctrl
cldma_irq_flags	eccci/mt6795/cldma_platform.h	/^	unsigned long cldma_irq_flags;$/;"	m	struct:md_hw_info
cldma_irq_id	eccci/modem_cldma.h	/^	unsigned int cldma_irq_id;$/;"	m	struct:md_cd_ctrl
cldma_irq_id	eccci/mt6795/cldma_platform.h	/^	unsigned int cldma_irq_id;$/;"	m	struct:md_hw_info
cldma_irq_work	eccci/modem_cldma.c	/^static void cldma_irq_work(struct work_struct *work)$/;"	f	file:
cldma_irq_work	eccci/modem_cldma.h	/^	struct work_struct cldma_irq_work;$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::work_struct
cldma_irq_work_cb	eccci/modem_cldma.c	/^static void cldma_irq_work_cb(struct ccci_modem *md)$/;"	f	file:
cldma_irq_worker	eccci/modem_cldma.h	/^	struct workqueue_struct *cldma_irq_worker;$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::workqueue_struct
cldma_isr	eccci/modem_cldma.c	/^static irqreturn_t cldma_isr(int irq, void *data)$/;"	f	file:
cldma_md_ao_base	eccci/modem_cldma.h	/^	void __iomem *cldma_md_ao_base;$/;"	m	struct:md_cd_ctrl
cldma_md_ao_base	eccci/mt6795/cldma_platform.h	/^	unsigned long cldma_md_ao_base;$/;"	m	struct:md_hw_info
cldma_md_config	mach/mt6795/mt_devs.c	/^static struct ccci_dev_cfg cldma_md_config = {$/;"	v	typeref:struct:ccci_dev_cfg	file:
cldma_md_pdn_base	eccci/modem_cldma.h	/^	void __iomem *cldma_md_pdn_base;    $/;"	m	struct:md_cd_ctrl
cldma_md_pdn_base	eccci/mt6795/cldma_platform.h	/^	unsigned long cldma_md_pdn_base;    $/;"	m	struct:md_hw_info
cldma_poll_timer	eccci/modem_cldma.h	/^	struct hrtimer cldma_poll_timer;$/;"	m	struct:md_cd_queue	typeref:struct:md_cd_queue::hrtimer
cldma_queue_broadcast_state	eccci/modem_cldma.c	/^static int cldma_queue_broadcast_state(struct ccci_modem *md, MD_STATE state, DIRECTION dir, int index)$/;"	f	file:
cldma_read16	eccci/mt6795/cldma_reg.h	127;"	d
cldma_read32	eccci/mt6795/cldma_reg.h	126;"	d
cldma_read8	eccci/mt6795/cldma_reg.h	128;"	d
cldma_reset	eccci/modem_cldma.c	/^static inline void cldma_reset(struct ccci_modem *md)$/;"	f	file:
cldma_rgpd	eccci/modem_cldma.h	/^struct cldma_rgpd {$/;"	s
cldma_rx_collect	eccci/modem_cldma.c	/^static int cldma_rx_collect(struct md_cd_queue *queue, int budget, int blocking, int *result)$/;"	f	file:
cldma_rx_done	eccci/modem_cldma.c	/^static void cldma_rx_done(struct work_struct *work)$/;"	f	file:
cldma_rx_dump_char	eccci/modem_cldma.c	/^static void cldma_rx_dump_char(int md_id, void* msg_buf, int len)$/;"	f	file:
cldma_rx_queue_init	eccci/modem_cldma.c	/^static void cldma_rx_queue_init(struct md_cd_queue *queue)$/;"	f	file:
cldma_start	eccci/modem_cldma.c	/^static inline void cldma_start(struct ccci_modem *md)$/;"	f	file:
cldma_stop	eccci/modem_cldma.c	/^static inline void cldma_stop(struct ccci_modem *md)$/;"	f	file:
cldma_stop_for_ee	eccci/modem_cldma.c	/^static inline void cldma_stop_for_ee(struct ccci_modem *md)$/;"	f	file:
cldma_sw_init	eccci/modem_cldma.c	/^static inline int cldma_sw_init(struct ccci_modem *md)$/;"	f	file:
cldma_tgpd	eccci/modem_cldma.h	/^struct cldma_tgpd {$/;"	s
cldma_timeout_lock	eccci/modem_cldma.h	/^	spinlock_t cldma_timeout_lock; $/;"	m	struct:md_cd_ctrl
cldma_timeout_timer	eccci/modem_cldma.h	/^	struct timer_list cldma_timeout_timer;$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::timer_list
cldma_timeout_timer_func	eccci/modem_cldma.c	/^static void cldma_timeout_timer_func(unsigned long data)$/;"	f	file:
cldma_tx_collect	eccci/modem_cldma.c	/^static int cldma_tx_collect(struct md_cd_queue *queue, int budget, int blocking, int *result)$/;"	f	file:
cldma_tx_done	eccci/modem_cldma.c	/^static void cldma_tx_done(struct work_struct *work)$/;"	f	file:
cldma_tx_done_timer	eccci/modem_cldma.c	/^static enum hrtimer_restart cldma_tx_done_timer(struct hrtimer *timer)$/;"	f	file:
cldma_tx_queue_init	eccci/modem_cldma.c	/^static void cldma_tx_queue_init(struct md_cd_queue *queue)$/;"	f	file:
cldma_work	eccci/modem_cldma.h	/^	struct work_struct cldma_work;$/;"	m	struct:md_cd_queue	typeref:struct:md_cd_queue::work_struct
cldma_write16	eccci/mt6795/cldma_reg.h	123;"	d
cldma_write32	eccci/mt6795/cldma_reg.h	122;"	d
cldma_write8	eccci/mt6795/cldma_reg.h	124;"	d
clear	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned int set[32], clear[32];$/;"	m	struct:set_and_clear_regs	file:
clear	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int set[32], clear[32];$/;"	m	struct:set_and_clear_regs	file:
clear	mach/mt6795/mt_dormant.c	/^    volatile unsigned int set[32], clear[32];$/;"	m	struct:set_and_clear_regs	file:
clear_bitmap	mach/mt6795/mt_mon.c	/^static inline void clear_bitmap(unsigned int bit, volatile unsigned long *p)$/;"	f	file:
client	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    struct i2c_client *client;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::i2c_client
client	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    struct i2c_client *client;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::i2c_client
client	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    struct i2c_client *client;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::i2c_client
client	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    struct i2c_client *client;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::i2c_client
clk_apmixed_base	mach/mt6795/mt_clkmgr.c	/^void __iomem  *clk_apmixed_base;$/;"	v
clk_apmixed_base	mach/mt6795/mt_clkmgr_64.c	/^void __iomem  *clk_apmixed_base;$/;"	v
clk_audio_base	mach/mt6795/mt_clkmgr.c	/^void __iomem  *clk_audio_base;$/;"	v
clk_audio_base	mach/mt6795/mt_clkmgr_64.c	/^void __iomem  *clk_audio_base;$/;"	v
clk_buf_CW	mach/mt6795/mt_clkbuf_ctl.c	/^static unsigned int clk_buf_CW(CLK_BUF_SWCTRL_STATUS_T *status)$/;"	f	file:
clk_buf_CW	mach/mt6795/mt_clkbuf_ctl_64.c	/^static unsigned int clk_buf_CW(CLK_BUF_SWCTRL_STATUS_T *status)$/;"	f	file:
clk_buf_Send_BSI_CW	mach/mt6795/mt_clkbuf_ctl.c	/^static void clk_buf_Send_BSI_CW(CLK_BUF_SWCTRL_STATUS_T *status)$/;"	f	file:
clk_buf_Send_BSI_CW	mach/mt6795/mt_clkbuf_ctl_64.c	/^static void clk_buf_Send_BSI_CW(CLK_BUF_SWCTRL_STATUS_T *status)$/;"	f	file:
clk_buf_attrs	mach/mt6795/mt_clkbuf_ctl.c	/^static struct attribute *clk_buf_attrs[] = {$/;"	v	typeref:struct:attribute	file:
clk_buf_attrs	mach/mt6795/mt_clkbuf_ctl_64.c	/^static struct attribute *clk_buf_attrs[] = {$/;"	v	typeref:struct:attribute	file:
clk_buf_ctrl	mach/mt6795/mt_clkbuf_ctl.c	/^DEFINE_ATTR_RW(clk_buf_ctrl);$/;"	v
clk_buf_ctrl	mach/mt6795/mt_clkbuf_ctl.c	/^bool clk_buf_ctrl(enum clk_buf_id id,bool onoff)$/;"	f
clk_buf_ctrl	mach/mt6795/mt_clkbuf_ctl_64.c	/^DEFINE_ATTR_RW(clk_buf_ctrl);$/;"	v
clk_buf_ctrl	mach/mt6795/mt_clkbuf_ctl_64.c	/^bool clk_buf_ctrl(enum clk_buf_id id,bool onoff)$/;"	f
clk_buf_ctrl_lock	mach/mt6795/mt_clkbuf_ctl.c	/^DEFINE_MUTEX(clk_buf_ctrl_lock);$/;"	v
clk_buf_ctrl_lock	mach/mt6795/mt_clkbuf_ctl_64.c	/^DEFINE_MUTEX(clk_buf_ctrl_lock);$/;"	v
clk_buf_ctrl_show	mach/mt6795/mt_clkbuf_ctl.c	/^static ssize_t clk_buf_ctrl_show(struct kobject *kobj, struct kobj_attribute *attr,$/;"	f	file:
clk_buf_ctrl_show	mach/mt6795/mt_clkbuf_ctl_64.c	/^static ssize_t clk_buf_ctrl_show(struct kobject *kobj, struct kobj_attribute *attr,$/;"	f	file:
clk_buf_ctrl_store	mach/mt6795/mt_clkbuf_ctl.c	/^static ssize_t clk_buf_ctrl_store(struct kobject *kobj, struct kobj_attribute *attr,$/;"	f	file:
clk_buf_ctrl_store	mach/mt6795/mt_clkbuf_ctl_64.c	/^static ssize_t clk_buf_ctrl_store(struct kobject *kobj, struct kobj_attribute *attr,$/;"	f	file:
clk_buf_dbg	mach/mt6795/mt_clkbuf_ctl.c	41;"	d	file:
clk_buf_dbg	mach/mt6795/mt_clkbuf_ctl_64.c	41;"	d	file:
clk_buf_err	mach/mt6795/mt_clkbuf_ctl.c	35;"	d	file:
clk_buf_err	mach/mt6795/mt_clkbuf_ctl_64.c	35;"	d	file:
clk_buf_fs_init	mach/mt6795/mt_clkbuf_ctl.c	/^static int clk_buf_fs_init(void)$/;"	f	file:
clk_buf_fs_init	mach/mt6795/mt_clkbuf_ctl_64.c	/^static int clk_buf_fs_init(void)$/;"	f	file:
clk_buf_get_swctrl_status	mach/mt6795/mt_clkbuf_ctl.c	/^void clk_buf_get_swctrl_status(CLK_BUF_SWCTRL_STATUS_T *status)$/;"	f
clk_buf_get_swctrl_status	mach/mt6795/mt_clkbuf_ctl_64.c	/^void clk_buf_get_swctrl_status(CLK_BUF_SWCTRL_STATUS_T *status)$/;"	f
clk_buf_id	mach/mt6795/include/mach/mt_clkbuf_ctl.h	/^enum clk_buf_id{$/;"	g
clk_buf_info	mach/mt6795/mt_clkbuf_ctl.c	39;"	d	file:
clk_buf_info	mach/mt6795/mt_clkbuf_ctl_64.c	39;"	d	file:
clk_buf_init	mach/mt6795/mt_clkbuf_ctl.c	/^bool clk_buf_init(void)$/;"	f
clk_buf_init	mach/mt6795/mt_clkbuf_ctl_64.c	/^bool clk_buf_init(void)$/;"	f
clk_buf_swctrl	mach/mt6795/mt_clkbuf_ctl.c	/^static CLK_BUF_SWCTRL_STATUS_T  clk_buf_swctrl[CLKBUF_NUM]={$/;"	v	file:
clk_buf_swctrl	mach/mt6795/mt_clkbuf_ctl_64.c	/^static CLK_BUF_SWCTRL_STATUS_T  clk_buf_swctrl[CLKBUF_NUM]={$/;"	v	file:
clk_buf_ver	mach/mt6795/mt_clkbuf_ctl.c	43;"	d	file:
clk_buf_ver	mach/mt6795/mt_clkbuf_ctl_64.c	43;"	d	file:
clk_buf_warn	mach/mt6795/mt_clkbuf_ctl.c	37;"	d	file:
clk_buf_warn	mach/mt6795/mt_clkbuf_ctl_64.c	37;"	d	file:
clk_cfg_4	mach/mt6795/mt_idle.c	/^static unsigned int clk_cfg_4 = 0;$/;"	v	file:
clk_cfg_4	mach/mt6795/mt_idle_64.c	/^static unsigned int clk_cfg_4 = 0;$/;"	v	file:
clk_cfg_6	mach/mt6795/mt_idle.c	/^static unsigned int clk_cfg_6 = 0;$/;"	v	file:
clk_cfg_6	mach/mt6795/mt_idle_64.c	/^static unsigned int clk_cfg_6 = 0;$/;"	v	file:
clk_ckmon0	mach/mt6795/include/mach/mt_clkmgr.h	/^    clk_ckmon0           = 0,$/;"	e	enum:ckmon_sel
clk_ckmon1	mach/mt6795/include/mach/mt_clkmgr.h	/^    clk_ckmon1           = 1,$/;"	e	enum:ckmon_sel
clk_ckmon2	mach/mt6795/include/mach/mt_clkmgr.h	/^    clk_ckmon2           = 2,$/;"	e	enum:ckmon_sel
clk_ckmon3	mach/mt6795/include/mach/mt_clkmgr.h	/^    clk_ckmon3           = 3,$/;"	e	enum:ckmon_sel
clk_cksys_base	mach/mt6795/mt_clkmgr.c	/^void __iomem  *clk_cksys_base;$/;"	v
clk_cksys_base	mach/mt6795/mt_clkmgr_64.c	/^void __iomem  *clk_cksys_base;$/;"	v
clk_clr_force_on	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(clk_clr_force_on);$/;"	v
clk_clr_force_on	mach/mt6795/mt_clkmgr.c	/^void clk_clr_force_on(int id)$/;"	f
clk_clr_force_on	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(clk_clr_force_on);$/;"	v
clk_clr_force_on	mach/mt6795/mt_clkmgr_64.c	/^void clk_clr_force_on(int id)$/;"	f
clk_clr_force_on_locked	mach/mt6795/mt_clkmgr.c	/^static void clk_clr_force_on_locked(struct cg_clk *clk)$/;"	f	file:
clk_clr_force_on_locked	mach/mt6795/mt_clkmgr_64.c	/^static void clk_clr_force_on_locked(struct cg_clk *clk)$/;"	f	file:
clk_clrl	mach/mt6795/mt_clkmgr.c	123;"	d	file:
clk_clrl	mach/mt6795/mt_clkmgr_64.c	107;"	d	file:
clk_clrl	mach/mt6795/mt_golden_setting.c	140;"	d	file:
clk_clrl	mach/mt6795/mt_golden_setting.c	154;"	d	file:
clk_clrl	mach/mt6795/mt_golden_setting.c	164;"	d	file:
clk_dbg	mach/mt6795/mt_clkmgr.c	81;"	d	file:
clk_dbg	mach/mt6795/mt_clkmgr.c	99;"	d	file:
clk_dbg	mach/mt6795/mt_clkmgr_64.c	68;"	d	file:
clk_dbg	mach/mt6795/mt_clkmgr_64.c	86;"	d	file:
clk_dbg	mach/mt6795/mt_golden_setting.c	79;"	d	file:
clk_dbg	mach/mt6795/mt_golden_setting.c	97;"	d	file:
clk_disable_internal	mach/mt6795/mt_clkmgr.c	/^static inline int clk_disable_internal(struct cg_clk *clk, char *name)$/;"	f	file:
clk_disable_internal	mach/mt6795/mt_clkmgr_64.c	/^static inline int clk_disable_internal(struct cg_clk *clk, char *name)$/;"	f	file:
clk_disable_locked	mach/mt6795/mt_clkmgr.c	/^static int clk_disable_locked(struct cg_clk *clk)$/;"	f	file:
clk_disable_locked	mach/mt6795/mt_clkmgr_64.c	/^static int clk_disable_locked(struct cg_clk *clk)$/;"	f	file:
clk_drv	mach/mt6795/include/mach/board.h	/^    unsigned char  clk_drv;                $/;"	m	struct:msdc_hw
clk_drv_sd_18	mach/mt6795/include/mach/board.h	/^    unsigned char  clk_drv_sd_18;          $/;"	m	struct:msdc_hw
clk_drv_sd_18_ddr50	mach/mt6795/include/mach/board.h	/^    unsigned char  clk_drv_sd_18_ddr50;    $/;"	m	struct:msdc_hw
clk_drv_sd_18_sdr104	mach/mt6795/include/mach/board.h	/^    unsigned char  clk_drv_sd_18_sdr104;    $/;"	m	struct:msdc_hw
clk_drv_sd_18_sdr50	mach/mt6795/include/mach/board.h	/^    unsigned char  clk_drv_sd_18_sdr50;    $/;"	m	struct:msdc_hw
clk_e3tcm_base	mach/mt6795/mt_clkmgr_64.c	/^void __iomem  *clk_e3tcm_base;$/;"	v
clk_enable_internal	mach/mt6795/mt_clkmgr.c	/^static inline int clk_enable_internal(struct cg_clk *clk, char *name)$/;"	f	file:
clk_enable_internal	mach/mt6795/mt_clkmgr_64.c	/^static inline int clk_enable_internal(struct cg_clk *clk, char *name)$/;"	f	file:
clk_enable_locked	mach/mt6795/mt_clkmgr.c	/^static int clk_enable_locked(struct cg_clk *clk)$/;"	f	file:
clk_enable_locked	mach/mt6795/mt_clkmgr_64.c	/^static int clk_enable_locked(struct cg_clk *clk)$/;"	f	file:
clk_err	mach/mt6795/mt_clkmgr.c	75;"	d	file:
clk_err	mach/mt6795/mt_clkmgr.c	90;"	d	file:
clk_err	mach/mt6795/mt_clkmgr_64.c	62;"	d	file:
clk_err	mach/mt6795/mt_clkmgr_64.c	77;"	d	file:
clk_err	mach/mt6795/mt_golden_setting.c	73;"	d	file:
clk_err	mach/mt6795/mt_golden_setting.c	88;"	d	file:
clk_force_on_proc_fops	mach/mt6795/mt_clkmgr.c	/^static const struct file_operations clk_force_on_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
clk_force_on_proc_fops	mach/mt6795/mt_clkmgr_64.c	/^static const struct file_operations clk_force_on_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
clk_force_on_read	mach/mt6795/mt_clkmgr.c	/^static int clk_force_on_read(struct seq_file *m, void *v)$/;"	f	file:
clk_force_on_read	mach/mt6795/mt_clkmgr_64.c	/^static int clk_force_on_read(struct seq_file *m, void *v)$/;"	f	file:
clk_force_on_write	mach/mt6795/mt_clkmgr.c	/^static int clk_force_on_write(struct file *file, const char __user *buffer, $/;"	f	file:
clk_force_on_write	mach/mt6795/mt_clkmgr_64.c	/^static int clk_force_on_write(struct file *file, const char __user *buffer, $/;"	f	file:
clk_imgsys_base	mach/mt6795/mt_clkmgr.c	/^void __iomem  *clk_imgsys_base;$/;"	v
clk_imgsys_base	mach/mt6795/mt_clkmgr_64.c	/^void __iomem  *clk_imgsys_base;$/;"	v
clk_info	mach/mt6795/mt_clkmgr.c	79;"	d	file:
clk_info	mach/mt6795/mt_clkmgr.c	96;"	d	file:
clk_info	mach/mt6795/mt_clkmgr_64.c	66;"	d	file:
clk_info	mach/mt6795/mt_clkmgr_64.c	83;"	d	file:
clk_info	mach/mt6795/mt_golden_setting.c	77;"	d	file:
clk_info	mach/mt6795/mt_golden_setting.c	94;"	d	file:
clk_infracfg_ao_base	mach/mt6795/mt_clkmgr.c	/^void __iomem  *clk_infracfg_ao_base;$/;"	v
clk_infracfg_ao_base	mach/mt6795/mt_clkmgr_64.c	/^void __iomem  *clk_infracfg_ao_base;$/;"	v
clk_is_force_on	mach/mt6795/mt_clkmgr.c	/^int clk_is_force_on(int id)$/;"	f
clk_is_force_on	mach/mt6795/mt_clkmgr_64.c	/^int clk_is_force_on(int id)$/;"	f
clk_mcucfg_base	mach/mt6795/mt_clkmgr.c	/^void __iomem  *clk_mcucfg_base;$/;"	v
clk_mcucfg_base	mach/mt6795/mt_clkmgr_64.c	/^void __iomem  *clk_mcucfg_base;$/;"	v
clk_mfgcfg_base	mach/mt6795/mt_clkmgr.c	/^void __iomem  *clk_mfgcfg_base;$/;"	v
clk_mfgcfg_base	mach/mt6795/mt_clkmgr_64.c	/^void __iomem  *clk_mfgcfg_base;$/;"	v
clk_mjc_config_base	mach/mt6795/mt_clkmgr.c	/^void __iomem  *clk_mjc_config_base;$/;"	v
clk_mjc_config_base	mach/mt6795/mt_clkmgr_64.c	/^void __iomem  *clk_mjc_config_base;$/;"	v
clk_mmsys_config_base	mach/mt6795/mt_clkmgr.c	/^void __iomem  *clk_mmsys_config_base;$/;"	v
clk_mmsys_config_base	mach/mt6795/mt_clkmgr_64.c	/^void __iomem  *clk_mmsys_config_base;$/;"	v
clk_monitor	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(clk_monitor);$/;"	v
clk_monitor	mach/mt6795/mt_clkmgr.c	/^int clk_monitor(enum ckmon_sel ckmon, enum monitor_clk_sel sel, int div)$/;"	f
clk_monitor	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(clk_monitor);$/;"	v
clk_monitor	mach/mt6795/mt_clkmgr_64.c	/^int clk_monitor(enum ckmon_sel ckmon, enum monitor_clk_sel sel, int div)$/;"	f
clk_monitor_0	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(clk_monitor_0);$/;"	v
clk_monitor_0	mach/mt6795/mt_clkmgr.c	/^int clk_monitor_0(enum ckmon_sel ckmon, enum monitor_clk_sel_0 sel, int div)$/;"	f
clk_monitor_0	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(clk_monitor_0);$/;"	v
clk_monitor_0	mach/mt6795/mt_clkmgr_64.c	/^int clk_monitor_0(enum ckmon_sel ckmon, enum monitor_clk_sel_0 sel, int div)$/;"	f
clk_pericfg_base	mach/mt6795/mt_clkmgr.c	/^void __iomem  *clk_pericfg_base;$/;"	v
clk_pericfg_base	mach/mt6795/mt_clkmgr_64.c	/^void __iomem  *clk_pericfg_base;$/;"	v
clk_pm_restore_noirq	mach/mt6795/mt_clkmgr.c	/^int clk_pm_restore_noirq(struct device *device)$/;"	f
clk_pm_restore_noirq	mach/mt6795/mt_clkmgr_64.c	/^int clk_pm_restore_noirq(struct device *device)$/;"	f
clk_readl	mach/mt6795/mt_clkmgr.c	114;"	d	file:
clk_readl	mach/mt6795/mt_clkmgr_64.c	98;"	d	file:
clk_readl	mach/mt6795/mt_golden_setting.c	131;"	d	file:
clk_readl	mach/mt6795/mt_golden_setting.c	145;"	d	file:
clk_readl	mach/mt6795/mt_golden_setting.c	161;"	d	file:
clk_rgu_base	mach/mt6795/mt_clkmgr_64.c	/^void __iomem  *clk_rgu_base;$/;"	v
clk_set_force_on	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(clk_set_force_on);$/;"	v
clk_set_force_on	mach/mt6795/mt_clkmgr.c	/^void clk_set_force_on(int id)$/;"	f
clk_set_force_on	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(clk_set_force_on);$/;"	v
clk_set_force_on	mach/mt6795/mt_clkmgr_64.c	/^void clk_set_force_on(int id)$/;"	f
clk_set_force_on_locked	mach/mt6795/mt_clkmgr.c	/^static void clk_set_force_on_locked(struct cg_clk *clk)$/;"	f	file:
clk_set_force_on_locked	mach/mt6795/mt_clkmgr_64.c	/^static void clk_set_force_on_locked(struct cg_clk *clk)$/;"	f	file:
clk_setl	mach/mt6795/mt_clkmgr.c	120;"	d	file:
clk_setl	mach/mt6795/mt_clkmgr_64.c	104;"	d	file:
clk_setl	mach/mt6795/mt_golden_setting.c	137;"	d	file:
clk_setl	mach/mt6795/mt_golden_setting.c	151;"	d	file:
clk_setl	mach/mt6795/mt_golden_setting.c	163;"	d	file:
clk_src	mach/mt6795/include/mach/board.h	/^    unsigned char  clk_src;                $/;"	m	struct:msdc_hw
clk_stat_bug	mach/mt6795/mt_clkmgr.c	/^static void clk_stat_bug(void)$/;"	f	file:
clk_stat_bug	mach/mt6795/mt_clkmgr_64.c	/^static void clk_stat_bug(void)$/;"	f	file:
clk_stat_check	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(clk_stat_check);$/;"	v
clk_stat_check	mach/mt6795/mt_clkmgr.c	/^void clk_stat_check(int id)$/;"	f
clk_stat_check	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(clk_stat_check);$/;"	v
clk_stat_check	mach/mt6795/mt_clkmgr_64.c	/^void clk_stat_check(int id)$/;"	f
clk_stat_proc_fops	mach/mt6795/mt_clkmgr.c	/^static const struct file_operations clk_stat_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
clk_stat_proc_fops	mach/mt6795/mt_clkmgr_64.c	/^static const struct file_operations clk_stat_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
clk_stat_read	mach/mt6795/mt_clkmgr.c	/^static int clk_stat_read(struct seq_file *m, void *v)$/;"	f	file:
clk_stat_read	mach/mt6795/mt_clkmgr_64.c	/^static int clk_stat_read(struct seq_file *m, void *v)$/;"	f	file:
clk_test_proc_fops	mach/mt6795/mt_clkmgr.c	/^static const struct file_operations clk_test_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
clk_test_proc_fops	mach/mt6795/mt_clkmgr_64.c	/^static const struct file_operations clk_test_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
clk_test_read	mach/mt6795/mt_clkmgr.c	/^static int clk_test_read(struct seq_file *m, void *v)$/;"	f	file:
clk_test_read	mach/mt6795/mt_clkmgr_64.c	/^static int clk_test_read(struct seq_file *m, void *v)$/;"	f	file:
clk_test_write	mach/mt6795/mt_clkmgr.c	/^static int clk_test_write(struct file *file, const char __user *buffer, $/;"	f	file:
clk_test_write	mach/mt6795/mt_clkmgr_64.c	/^static int clk_test_write(struct file *file, const char __user *buffer, $/;"	f	file:
clk_vdec_gcon_base	mach/mt6795/mt_clkmgr.c	/^void __iomem  *clk_vdec_gcon_base;$/;"	v
clk_vdec_gcon_base	mach/mt6795/mt_clkmgr_64.c	/^void __iomem  *clk_vdec_gcon_base;$/;"	v
clk_venc_gcon_base	mach/mt6795/mt_clkmgr.c	/^void __iomem  *clk_venc_gcon_base;$/;"	v
clk_venc_gcon_base	mach/mt6795/mt_clkmgr_64.c	/^void __iomem  *clk_venc_gcon_base;$/;"	v
clk_ver	mach/mt6795/mt_clkmgr.c	102;"	d	file:
clk_ver	mach/mt6795/mt_clkmgr.c	83;"	d	file:
clk_ver	mach/mt6795/mt_clkmgr_64.c	70;"	d	file:
clk_ver	mach/mt6795/mt_clkmgr_64.c	89;"	d	file:
clk_ver	mach/mt6795/mt_golden_setting.c	100;"	d	file:
clk_ver	mach/mt6795/mt_golden_setting.c	81;"	d	file:
clk_warn	mach/mt6795/mt_clkmgr.c	77;"	d	file:
clk_warn	mach/mt6795/mt_clkmgr.c	93;"	d	file:
clk_warn	mach/mt6795/mt_clkmgr_64.c	64;"	d	file:
clk_warn	mach/mt6795/mt_clkmgr_64.c	80;"	d	file:
clk_warn	mach/mt6795/mt_golden_setting.c	75;"	d	file:
clk_warn	mach/mt6795/mt_golden_setting.c	91;"	d	file:
clk_writel	mach/mt6795/mt_clkmgr.c	117;"	d	file:
clk_writel	mach/mt6795/mt_clkmgr_64.c	101;"	d	file:
clk_writel	mach/mt6795/mt_golden_setting.c	134;"	d	file:
clk_writel	mach/mt6795/mt_golden_setting.c	148;"	d	file:
clk_writel	mach/mt6795/mt_golden_setting.c	162;"	d	file:
clkdiv	mach/mt6795/mt_gpt.c	/^	unsigned int clkdiv;$/;"	m	struct:gpt_device	file:
clkdiv	mach/mt6795/mt_gpt_ca53.c	/^    unsigned int clkdiv;$/;"	m	struct:gpt_device	file:
clkevt_handler	mach/mt6795/mt_gpt.c	/^static void clkevt_handler(unsigned long data)$/;"	f	file:
clkevt_handler	mach/mt6795/mt_gpt_ca53.c	/^static void clkevt_handler(unsigned long data)$/;"	f	file:
clkmgr_device	mach/mt6795/mt_clkmgr.c	/^struct platform_device clkmgr_device =$/;"	v	typeref:struct:platform_device
clkmgr_device	mach/mt6795/mt_clkmgr_64.c	/^struct platform_device clkmgr_device =$/;"	v	typeref:struct:platform_device
clkmgr_driver	mach/mt6795/mt_clkmgr.c	/^static struct platform_driver clkmgr_driver =$/;"	v	typeref:struct:platform_driver	file:
clkmgr_driver	mach/mt6795/mt_clkmgr_64.c	/^static struct platform_driver clkmgr_driver =$/;"	v	typeref:struct:platform_driver	file:
clkmgr_early_suspend	mach/mt6795/mt_clkmgr.c	/^static void clkmgr_early_suspend(struct early_suspend *h)$/;"	f	file:
clkmgr_early_suspend	mach/mt6795/mt_clkmgr_64.c	/^static void clkmgr_early_suspend(struct early_suspend *h)$/;"	f	file:
clkmgr_idle_can_enter	mach/mt6795/mt_clkmgr.c	/^bool clkmgr_idle_can_enter(unsigned int *condition_mask, unsigned int *block_mask)$/;"	f
clkmgr_idle_can_enter	mach/mt6795/mt_clkmgr_64.c	/^bool clkmgr_idle_can_enter(unsigned int *condition_mask, unsigned int *block_mask)$/;"	f
clkmgr_idle_can_enter	mach/mt6795/mt_idle.c	/^clkmgr_idle_can_enter(unsigned int *condition_mask, unsigned int *block_mask)$/;"	f
clkmgr_idle_can_enter	mach/mt6795/mt_idle_64.c	/^clkmgr_idle_can_enter(unsigned int *condition_mask, unsigned int *block_mask)$/;"	f
clkmgr_is_locked	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(clkmgr_is_locked);$/;"	v
clkmgr_is_locked	mach/mt6795/mt_clkmgr.c	/^int clkmgr_is_locked()$/;"	f
clkmgr_is_locked	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(clkmgr_is_locked);$/;"	v
clkmgr_is_locked	mach/mt6795/mt_clkmgr_64.c	/^int clkmgr_is_locked()$/;"	f
clkmgr_late_resume	mach/mt6795/mt_clkmgr.c	/^static void clkmgr_late_resume(struct early_suspend *h)$/;"	f	file:
clkmgr_late_resume	mach/mt6795/mt_clkmgr_64.c	/^static void clkmgr_late_resume(struct early_suspend *h)$/;"	f	file:
clkmgr_lock	mach/mt6795/mt_clkmgr.c	298;"	d	file:
clkmgr_lock	mach/mt6795/mt_clkmgr_64.c	270;"	d	file:
clkmgr_locked	mach/mt6795/mt_clkmgr.c	308;"	d	file:
clkmgr_locked	mach/mt6795/mt_clkmgr_64.c	280;"	d	file:
clkmgr_pm_ops	mach/mt6795/mt_clkmgr.c	/^struct dev_pm_ops clkmgr_pm_ops = {$/;"	v	typeref:struct:dev_pm_ops
clkmgr_pm_ops	mach/mt6795/mt_clkmgr_64.c	/^struct dev_pm_ops clkmgr_pm_ops = {$/;"	v	typeref:struct:dev_pm_ops
clkmgr_unlock	mach/mt6795/mt_clkmgr.c	303;"	d	file:
clkmgr_unlock	mach/mt6795/mt_clkmgr_64.c	275;"	d	file:
clkmux	mach/mt6795/mt_clkmgr.c	/^struct clkmux {$/;"	s	file:
clkmux	mach/mt6795/mt_clkmgr_64.c	/^struct clkmux {$/;"	s	file:
clkmux_disable_op	mach/mt6795/mt_clkmgr.c	/^static void clkmux_disable_op(struct clkmux *mux)$/;"	f	file:
clkmux_disable_op	mach/mt6795/mt_clkmgr_64.c	/^static void clkmux_disable_op(struct clkmux *mux)$/;"	f	file:
clkmux_enable_op	mach/mt6795/mt_clkmgr.c	/^static void clkmux_enable_op(struct clkmux *mux)$/;"	f	file:
clkmux_enable_op	mach/mt6795/mt_clkmgr_64.c	/^static void clkmux_enable_op(struct clkmux *mux)$/;"	f	file:
clkmux_ops	mach/mt6795/mt_clkmgr.c	/^static struct clkmux_ops clkmux_ops = {$/;"	v	typeref:struct:clkmux_ops	file:
clkmux_ops	mach/mt6795/mt_clkmgr.c	/^static struct clkmux_ops clkmux_ops;$/;"	v	typeref:struct:clkmux_ops	file:
clkmux_ops	mach/mt6795/mt_clkmgr.c	/^struct clkmux_ops {$/;"	s	file:
clkmux_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct clkmux_ops clkmux_ops = {$/;"	v	typeref:struct:clkmux_ops	file:
clkmux_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct clkmux_ops clkmux_ops;$/;"	v	typeref:struct:clkmux_ops	file:
clkmux_ops	mach/mt6795/mt_clkmgr_64.c	/^struct clkmux_ops {$/;"	s	file:
clkmux_sel	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(clkmux_sel);$/;"	v
clkmux_sel	mach/mt6795/mt_clkmgr.c	/^int clkmux_sel(int id, unsigned int clksrc, char *name)$/;"	f
clkmux_sel	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(clkmux_sel);$/;"	v
clkmux_sel	mach/mt6795/mt_clkmgr_64.c	/^int clkmux_sel(int id, unsigned int clksrc, char *name)$/;"	f
clkmux_sel_for_vcorefs	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(clkmux_sel_for_vcorefs);$/;"	v
clkmux_sel_for_vcorefs	mach/mt6795/mt_clkmgr.c	/^void clkmux_sel_for_vcorefs(bool mode)$/;"	f
clkmux_sel_for_vcorefs	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(clkmux_sel_for_vcorefs);$/;"	v
clkmux_sel_for_vcorefs	mach/mt6795/mt_clkmgr_64.c	/^void clkmux_sel_for_vcorefs(bool mode)$/;"	f
clkmux_sel_locked	mach/mt6795/mt_clkmgr.c	/^static void clkmux_sel_locked(struct clkmux *mux, unsigned int clksrc)$/;"	f	file:
clkmux_sel_locked	mach/mt6795/mt_clkmgr_64.c	/^static void clkmux_sel_locked(struct clkmux *mux, unsigned int clksrc)$/;"	f	file:
clkmux_sel_op	mach/mt6795/mt_clkmgr.c	/^static void clkmux_sel_op(struct clkmux *mux, unsigned clksrc)$/;"	f	file:
clkmux_sel_op	mach/mt6795/mt_clkmgr_64.c	/^static void clkmux_sel_op(struct clkmux *mux, unsigned clksrc)$/;"	f	file:
clkph_MCLK_o	mach/mt6795/include/mach/mt_clkmgr.h	/^    clkph_MCLK_o         = 7,$/;"	e	enum:monitor_clk_sel
clks	mach/mt6795/mt_clkmgr.c	/^static struct cg_clk clks[NR_CLKS] = {$/;"	v	typeref:struct:cg_clk	file:
clks	mach/mt6795/mt_clkmgr.c	/^static struct cg_clk clks[NR_CLKS];$/;"	v	typeref:struct:cg_clk	file:
clks	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_clk clks[NR_CLKS] = {$/;"	v	typeref:struct:cg_clk	file:
clks	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_clk clks[NR_CLKS];$/;"	v	typeref:struct:cg_clk	file:
clksrc	mach/mt6795/mt_gpt.c	/^	unsigned int clksrc;$/;"	m	struct:gpt_device	file:
clksrc	mach/mt6795/mt_gpt_ca53.c	/^    unsigned int clksrc;$/;"	m	struct:gpt_device	file:
clock_init_func	mach/mt6795/include/mach/mt_timer.h	/^typedef void (*clock_init_func)(void);$/;"	t
clock_is_on	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(clock_is_on);$/;"	v
clock_is_on	mach/mt6795/mt_clkmgr.c	/^int clock_is_on(int id)$/;"	f
clock_is_on	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(clock_is_on);$/;"	v
clock_is_on	mach/mt6795/mt_clkmgr_64.c	/^int clock_is_on(int id)$/;"	f
clock_source	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	int clock_source;$/;"	m	struct:PWM_config
clock_source	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	int clock_source;$/;"	m	struct:PWM_config
clockevent	mach/mt6795/include/mach/mt_timer.h	/^    struct clock_event_device clockevent;$/;"	m	struct:mt_clock	typeref:struct:mt_clock::clock_event_device
clocksource	mach/mt6795/include/mach/mt_timer.h	/^    struct clocksource clocksource;$/;"	m	struct:mt_clock	typeref:struct:mt_clock::clocksource
close	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 close(void)$/;"	f	file:
closeFile	eemcs/lte_dev_test.c	/^int closeFile(struct file *fp) $/;"	f
close_img_file	ccci_util/ccci_util_lib_load_img.c	/^static void close_img_file(struct file *filp_id, int sec_fp_id)$/;"	f	file:
close_img_file	eemcs/eemcs_boot.c	/^static void close_img_file(struct file *filp_id, int sec_fp_id)$/;"	f	file:
close_sdriver_connection	masp/mt6795/mach/hacc_tee_req.c	/^int close_sdriver_connection(void)$/;"	f
clr_addr	mach/mt6795/mt_clkmgr.c	/^    void __iomem *clr_addr;$/;"	m	struct:cg_grp	file:
clr_addr	mach/mt6795/mt_clkmgr_64.c	/^    void __iomem *clr_addr;$/;"	m	struct:cg_grp	file:
cls	aee/aed/aed.h	/^		AE_EXP_CLASS cls;	\/* exception\/error\/defect class *\/$/;"	m	union:__anon427::__anon429
clusFirst	mach/mt6795/include/mach/kdump_sdhc.h	/^    WORD    clusFirst;           \/\/ low word of first cluster$/;"	m	struct:__anon176
clusFirst	mach/mt6795/include/mach/kdump_sdhc.h	/^    WORD    clusFirst;           \/\/ word of first cluster (always 0x0000)$/;"	m	struct:__anon177
clusFirstHigh	mach/mt6795/include/mach/kdump_sdhc.h	/^    WORD    clusFirstHigh;       \/\/ high word of first cluster$/;"	m	struct:__anon176
cluster	mach/mt6795/mt_cpuidle.c	/^	cluster_context cluster[2];$/;"	m	struct:system_context	file:
cluster	mach/mt6795/mt_cpuidle64.c	/^	cluster_context cluster[2];$/;"	m	struct:system_context	file:
cluster	mach/mt6795/mt_dormant.c	/^    cluster_context cluster;$/;"	m	struct:system_context	file:
cluster0	mach/mt6795/mt-headsmp.S	/^cluster0:$/;"	l
cluster_context	mach/mt6795/mt_cpuidle.c	/^typedef struct cluster_context {$/;"	s	file:
cluster_context	mach/mt6795/mt_cpuidle.c	/^} cluster_context;$/;"	t	typeref:struct:cluster_context	file:
cluster_context	mach/mt6795/mt_cpuidle64.c	/^typedef struct cluster_context {$/;"	s	file:
cluster_context	mach/mt6795/mt_cpuidle64.c	/^} cluster_context;$/;"	t	typeref:struct:cluster_context	file:
cluster_context	mach/mt6795/mt_dormant.c	/^typedef struct cluster_context {$/;"	s	file:
cluster_context	mach/mt6795/mt_dormant.c	/^} cluster_context;$/;"	t	typeref:struct:cluster_context	file:
cluster_core	mach/mt6795/mt_cpuidle.c	445;"	d	file:
cluster_core	mach/mt6795/mt_cpuidle64.c	452;"	d	file:
cluster_id	mach/mt6795/mt_cpuidle.c	423;"	d	file:
cluster_id	mach/mt6795/mt_cpuidle64.c	430;"	d	file:
clusters_ctx	mach/mt6795/mt_dormant.c	/^unsigned int clusters_ctx[MAX_CLUSTERS][MAX_CORES][REGS];$/;"	v
cmd	eemcs/lte_dev_test.h	/^	kal_uint16 	cmd;$/;"	m	struct:_athif_cmd
cmd	mach/mt6795/include/mach/md32_helper.h	/^    enum cmd_md32_ocd cmd;$/;"	m	struct:__anon154	typeref:enum:__anon154::cmd_md32_ocd
cmd	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^      unsigned int     cmd;$/;"	m	struct:__anon254
cmd	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^      dapc_cmd_t     cmd;$/;"	m	union:__anon237::__anon238
cmdId	aee/aed/aed.h	/^	AE_CMD_ID cmdId;	\/* command Id *\/$/;"	m	struct:__anon427
cmdType	aee/aed/aed.h	/^	AE_CMD_TYPE cmdType;	\/* command type *\/$/;"	m	struct:__anon427
cmd_addr	mach/mt6795/mt_cpufreq.c	/^			unsigned int cmd_addr;$/;"	m	struct:pmic_wrap_setting::__anon36::__anon37	file:
cmd_addr	mach/mt6795/mt_cpufreq.c	/^		const unsigned int cmd_addr;$/;"	m	struct:pmic_wrap_setting::__anon35	file:
cmd_addr	mach/mt6795/mt_cpufreq_64.c	/^			unsigned long cmd_addr;$/;"	m	struct:pmic_wrap_setting::__anon54::__anon55	file:
cmd_addr	mach/mt6795/mt_cpufreq_64.c	/^	unsigned long cmd_addr;$/;"	m	struct:pmic_wrap_cmd	file:
cmd_buff	eemcs/eemcs_boot.h	/^    KAL_UINT8 *cmd_buff;                \/* Used to send XBOOT command and data *\/$/;"	m	struct:EEMCS_BOOT_SET_st
cmd_drv	mach/mt6795/include/mach/board.h	/^    unsigned char  cmd_drv;                $/;"	m	struct:msdc_hw
cmd_drv_sd_18	mach/mt6795/include/mach/board.h	/^    unsigned char  cmd_drv_sd_18;          $/;"	m	struct:msdc_hw
cmd_drv_sd_18_ddr50	mach/mt6795/include/mach/board.h	/^    unsigned char  cmd_drv_sd_18_ddr50;    $/;"	m	struct:msdc_hw
cmd_drv_sd_18_sdr104	mach/mt6795/include/mach/board.h	/^    unsigned char  cmd_drv_sd_18_sdr104;    $/;"	m	struct:msdc_hw
cmd_drv_sd_18_sdr50	mach/mt6795/include/mach/board.h	/^    unsigned char  cmd_drv_sd_18_sdr50;    $/;"	m	struct:msdc_hw
cmd_edge	mach/mt6795/include/mach/board.h	/^    unsigned char  cmd_edge;               $/;"	m	struct:msdc_hw
cmd_md32_ocd	mach/mt6795/include/mach/md32_helper.h	/^enum cmd_md32_ocd$/;"	g
cmd_process	ccci_util/ccci_util_lib_sys.c	/^static void cmd_process(char cmd[], unsigned long  para[], int para_num)$/;"	f	file:
cmd_secmem	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^      tl_cmd_t     cmd_secmem;$/;"	m	union:__anon241::__anon242
cmd_spi	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^      tl_cmd_t     cmd_spi;$/;"	m	union:__anon258::__anon259
cmd_wdata	mach/mt6795/mt_cpufreq.c	/^			unsigned int cmd_wdata;$/;"	m	struct:pmic_wrap_setting::__anon36::__anon37	file:
cmd_wdata	mach/mt6795/mt_cpufreq.c	/^		const unsigned int cmd_wdata;$/;"	m	struct:pmic_wrap_setting::__anon35	file:
cmd_wdata	mach/mt6795/mt_cpufreq_64.c	/^			unsigned long cmd_wdata;$/;"	m	struct:pmic_wrap_setting::__anon54::__anon55	file:
cmd_wdata	mach/mt6795/mt_cpufreq_64.c	/^	unsigned long cmd_wdata;$/;"	m	struct:pmic_wrap_cmd	file:
cmdline_filter	mach/mt6795/mt_devs.c	/^static void cmdline_filter(struct tag *cmdline_tag, char *default_cmdline)$/;"	f	file:
cmdrddly	mach/mt6795/include/mach/board.h	/^    unsigned char  cmdrddly;               $/;"	m	struct:msdc_hw
cmdrrddly	mach/mt6795/include/mach/board.h	/^    unsigned char  cmdrrddly;              $/;"	m	struct:msdc_hw
cmdrtactr_sdr200	mach/mt6795/include/mach/board.h	/^	unsigned char  cmdrtactr_sdr200;   $/;"	m	struct:msdc_hw
cmdrtactr_sdr50	mach/mt6795/include/mach/board.h	/^	unsigned char  cmdrtactr_sdr50;   $/;"	m	struct:msdc_hw
cmp	mach/mt6795/mt_gpt.c	/^	unsigned int cmp[2];$/;"	m	struct:gpt_device	file:
cmp	mach/mt6795/mt_gpt_ca53.c	/^    unsigned int cmp[2];$/;"	m	struct:gpt_device	file:
cmp_pattern	eemcs/lte_dev_test.c	/^volatile lb_data_pattern_e cmp_pattern = ATCASE_LB_DATA_AUTO;$/;"	v
cnt	eemcs/eemcs_statistics.h	/^    unsigned int cnt[2];$/;"	m	struct:__anon321
cnt	mach/mt6795/mt_clkmgr.c	/^    int cnt;$/;"	m	struct:cg_clk	file:
cnt	mach/mt6795/mt_clkmgr.c	/^    unsigned int cnt;$/;"	m	struct:clkmux	file:
cnt	mach/mt6795/mt_clkmgr.c	/^    unsigned int cnt;$/;"	m	struct:pll	file:
cnt	mach/mt6795/mt_clkmgr.c	/^    unsigned int cnt;$/;"	m	struct:subsys	file:
cnt	mach/mt6795/mt_clkmgr_64.c	/^    int cnt;$/;"	m	struct:cg_clk	file:
cnt	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int cnt;$/;"	m	struct:clkmux	file:
cnt	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int cnt;$/;"	m	struct:pll	file:
cnt	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int cnt;$/;"	m	struct:subsys	file:
cnt	mach/mt6795/mt_devs.c	/^    int cnt;$/;"	m	struct:dfo_db	file:
cnt_off	mach/mt6795/mt_clkmgr.c	/^    unsigned int cnt_off;$/;"	m	struct:stat_node	file:
cnt_off	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int cnt_off;$/;"	m	struct:stat_node	file:
cnt_on	mach/mt6795/mt_clkmgr.c	/^    unsigned int cnt_on;$/;"	m	struct:stat_node	file:
cnt_on	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int cnt_on;$/;"	m	struct:stat_node	file:
cnt_val	mach/mt6795/include/mach/pmu_v7.h	/^    u32 cnt_val[NUMBER_OF_CPU][NUMBER_OF_EVENT + 1];  \/\/Number of event counters + cycle event counter$/;"	m	struct:pmu_data
cntfrq	mach/mt6795/cpu_hibernate.c	/^    unsigned cntfrq;$/;"	m	struct:gen_tmr_ctx	file:
cntfrq	mach/mt6795/mt_dormant.c	/^    unsigned cntfrq;$/;"	m	struct:gen_tmr_ctx	file:
cnthctl	mach/mt6795/cpu_hibernate.c	/^    unsigned cnthctl;$/;"	m	struct:gen_tmr_ctx	file:
cnthctl	mach/mt6795/mt_dormant.c	/^    unsigned cnthctl;$/;"	m	struct:gen_tmr_ctx	file:
cnthp_ctl	mach/mt6795/cpu_hibernate.c	/^    unsigned cnthp_ctl;$/;"	m	struct:gen_tmr_ctx	file:
cnthp_ctl	mach/mt6795/mt_dormant.c	/^    unsigned cnthp_ctl;$/;"	m	struct:gen_tmr_ctx	file:
cnthp_cval	mach/mt6795/cpu_hibernate.c	/^    unsigned long long cnthp_cval;$/;"	m	struct:gen_tmr_ctx	file:
cnthp_cval	mach/mt6795/mt_dormant.c	/^    unsigned long long cnthp_cval;$/;"	m	struct:gen_tmr_ctx	file:
cnthp_tval	mach/mt6795/cpu_hibernate.c	/^    unsigned cnthp_tval;$/;"	m	struct:gen_tmr_ctx	file:
cnthp_tval	mach/mt6795/mt_dormant.c	/^    unsigned cnthp_tval;$/;"	m	struct:gen_tmr_ctx	file:
cntkctl	mach/mt6795/cpu_hibernate.c	/^    unsigned cntkctl;$/;"	m	struct:gen_tmr_ctx	file:
cntkctl	mach/mt6795/mt_dormant.c	/^    unsigned cntkctl;$/;"	m	struct:gen_tmr_ctx	file:
cntp_ctl	mach/mt6795/cpu_hibernate.c	/^    unsigned cntp_ctl;$/;"	m	struct:gen_tmr_ctx	file:
cntp_ctl	mach/mt6795/mt_dormant.c	/^    unsigned cntp_ctl;$/;"	m	struct:gen_tmr_ctx	file:
cntp_cval	mach/mt6795/cpu_hibernate.c	/^    unsigned long long cntp_cval;$/;"	m	struct:gen_tmr_ctx	file:
cntp_cval	mach/mt6795/mt_dormant.c	/^    unsigned long long cntp_cval;$/;"	m	struct:gen_tmr_ctx	file:
cntp_tval	mach/mt6795/cpu_hibernate.c	/^    unsigned cntp_tval;$/;"	m	struct:gen_tmr_ctx	file:
cntp_tval	mach/mt6795/mt_dormant.c	/^    unsigned cntp_tval;$/;"	m	struct:gen_tmr_ctx	file:
cntv_ctl	mach/mt6795/cpu_hibernate.c	/^    unsigned cntv_ctl;$/;"	m	struct:gen_tmr_ctx	file:
cntv_ctl	mach/mt6795/mt_dormant.c	/^    unsigned cntv_ctl;$/;"	m	struct:gen_tmr_ctx	file:
cntv_cval	mach/mt6795/cpu_hibernate.c	/^    unsigned long long cntv_cval;$/;"	m	struct:gen_tmr_ctx	file:
cntv_cval	mach/mt6795/mt_dormant.c	/^    unsigned long long cntv_cval;$/;"	m	struct:gen_tmr_ctx	file:
cntv_tval	mach/mt6795/cpu_hibernate.c	/^    unsigned cntv_tval;$/;"	m	struct:gen_tmr_ctx	file:
cntv_tval	mach/mt6795/mt_dormant.c	/^    unsigned cntv_tval;$/;"	m	struct:gen_tmr_ctx	file:
cntvoff	mach/mt6795/cpu_hibernate.c	/^    unsigned long long cntvoff;$/;"	m	struct:gen_tmr_ctx	file:
cntvoff	mach/mt6795/mt_dormant.c	/^    unsigned long long cntvoff;$/;"	m	struct:gen_tmr_ctx	file:
co_clock_flag	wmt_ccci/wmt_cfg_parser.h	/^	unsigned int co_clock_flag;$/;"	m	struct:_WMT_CONF_FILE_
code1	dual_ccci/include/ccci_layer.h	/^            unsigned int  code1;$/;"	m	struct:dump_debug_info::__anon391::__anon395
code1	dual_ccci/include/ccci_md.h	/^    unsigned int code1;$/;"	m	struct:_ex_fatalerror_code_t
code1	eccci/ccci_core.h	/^			unsigned int  code1;$/;"	m	struct:dump_debug_info::__anon437::__anon441
code1	eccci/ccci_core.h	/^	u32 code1;$/;"	m	struct:_ex_fatalerror_code_t
code1	eemcs/eemcs_expt.h	/^			unsigned int  code1;$/;"	m	struct:dump_debug_info::__anon345::__anon349
code1	eemcs/eemcs_expt.h	/^	unsigned int code1;$/;"	m	struct:_ex_fatalerror_code_t
code2	dual_ccci/include/ccci_md.h	/^    unsigned int code2;$/;"	m	struct:_ex_fatalerror_code_t
code2	eccci/ccci_core.h	/^	u32 code2;$/;"	m	struct:_ex_fatalerror_code_t
code2	eemcs/eemcs_expt.h	/^	unsigned int code2;$/;"	m	struct:_ex_fatalerror_code_t
coex_wmt_ant_mode	wmt_ccci/wmt_cfg_parser.h	/^	unsigned char coex_wmt_ant_mode;$/;"	m	struct:_WMT_CONF_FILE_
com_is_enable	boot/mt6795/mt_boot.c	/^bool com_is_enable(void)  \/\/ usb android will check whether is com port enabled default. in normal boot it is default enabled.$/;"	f
com_mod	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	enum tl_spi_transfer_mode com_mod;$/;"	m	struct:mt_tl_chip_conf	typeref:enum:mt_tl_chip_conf::tl_spi_transfer_mode
combo_port_pwr_map	mach/mt6795/hiau_ml/core/board.c	/^        static unsigned char combo_port_pwr_map[4] = {0x0, 0xFF, 0xFF, 0xFF};$/;"	v	file:
combo_port_pwr_map	mach/mt6795/hiau_ml/core/board.c	/^        static unsigned char combo_port_pwr_map[4] = {0xFF, 0x0, 0xFF, 0xFF};$/;"	v	file:
combo_port_pwr_map	mach/mt6795/hiau_ml/core/board.c	/^        static unsigned char combo_port_pwr_map[4] = {0xFF, 0xFF, 0x0, 0xFF};$/;"	v	file:
combo_port_pwr_map	mach/mt6795/hiau_ml/core/board.c	/^        static unsigned char combo_port_pwr_map[4] = {0xFF, 0xFF, 0xFF, 0x0};$/;"	v	file:
combo_port_pwr_map	mach/mt6795/irmn6795_hiau_64/core/board.c	/^        static unsigned char combo_port_pwr_map[4] = {0x0, 0xFF, 0xFF, 0xFF};$/;"	v	file:
combo_port_pwr_map	mach/mt6795/irmn6795_hiau_64/core/board.c	/^        static unsigned char combo_port_pwr_map[4] = {0xFF, 0x0, 0xFF, 0xFF};$/;"	v	file:
combo_port_pwr_map	mach/mt6795/irmn6795_hiau_64/core/board.c	/^        static unsigned char combo_port_pwr_map[4] = {0xFF, 0xFF, 0x0, 0xFF};$/;"	v	file:
combo_port_pwr_map	mach/mt6795/irmn6795_hiau_64/core/board.c	/^        static unsigned char combo_port_pwr_map[4] = {0xFF, 0xFF, 0xFF, 0x0};$/;"	v	file:
command	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^    unsigned long int   command;$/;"	m	struct:__anon23
command	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	unsigned long int	command;$/;"	m	struct:__anon21
command	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^    unsigned long int   command;$/;"	m	struct:__anon34
command	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	unsigned long int	command;$/;"	m	struct:__anon32
commandId	mach/mt6795/include/trustzone/sec/Tlsec/inc/tci.h	/^    tciCommandId_t commandId; \/**< Command ID *\/$/;"	m	struct:__anon233
commandId	mach/mt6795/include/trustzone/spi/Tlspi/inc/tci.h	/^    tciCommandId_t commandId; \/**< Command ID *\/$/;"	m	struct:__anon260
commandId	mach/mt6795/include/trustzone/utils/tlutils/tci.h	/^    tciCommandId_t commandId; \/**< Command ID *\/$/;"	m	struct:__anon243
command_parser	ccci_util/ccci_util_lib_sys.c	/^static int command_parser(const char *input_str, char cmd[], unsigned long  out_put[])$/;"	f	file:
common_base	mach/mt6795/mt_cpuidle.c	/^	void __iomem *common_base;$/;"	m	union:gic_base	file:
common_base	mach/mt6795/mt_cpuidle64.c	/^	void __iomem *common_base;$/;"	m	union:gic_base	file:
compact	aee/ipanic/ipanic.h	/^	u32 compact;		\/* data and header in same block, to save space *\/$/;"	m	struct:ipanic_data_header
compat_FD_get_register_data	mach/mt6795/camera_fdvt.c	/^static int compat_FD_get_register_data($/;"	f	file:
compat_FD_ioctl	mach/mt6795/camera_fdvt.c	/^static long compat_FD_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
compat_FD_put_register_data	mach/mt6795/camera_fdvt.c	/^static int compat_FD_put_register_data($/;"	f	file:
compat_ISP_BUFFER_CTRL_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}compat_ISP_BUFFER_CTRL_STRUCT;$/;"	t	typeref:struct:__anon228
compat_ISP_CLEAR_IRQ_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}compat_ISP_CLEAR_IRQ_STRUCT;$/;"	t	typeref:struct:__anon226
compat_ISP_READ_IRQ_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}compat_ISP_READ_IRQ_STRUCT;$/;"	t	typeref:struct:__anon225
compat_ISP_REF_CNT_CTRL_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}compat_ISP_REF_CNT_CTRL_STRUCT;$/;"	t	typeref:struct:__anon229
compat_ISP_REG_IO_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}compat_ISP_REG_IO_STRUCT;$/;"	t	typeref:struct:__anon227
compat_ISP_WAIT_IRQ_STRUCT	mach/mt6795/include/mach/camera_isp.h	/^}compat_ISP_WAIT_IRQ_STRUCT;$/;"	t	typeref:struct:__anon224
compat_MT6573FDVTRegIO	mach/mt6795/include/mach/camera_fdvt.h	/^} compat_MT6573FDVTRegIO;$/;"	t	typeref:struct:__anon96
compat_get_cal_info_struct	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static int compat_get_cal_info_struct($/;"	f	file:
compat_get_isp_buf_ctrl_struct_data	mach/mt6795/camera_isp.c	/^static int compat_get_isp_buf_ctrl_struct_data($/;"	f	file:
compat_get_isp_read_register_data	mach/mt6795/camera_isp.c	/^static int compat_get_isp_read_register_data($/;"	f	file:
compat_get_isp_readirq_data	mach/mt6795/camera_isp.c	/^static int compat_get_isp_readirq_data($/;"	f	file:
compat_get_isp_ref_cnt_ctrl_struct_data	mach/mt6795/camera_isp.c	/^static int compat_get_isp_ref_cnt_ctrl_struct_data($/;"	f	file:
compat_get_isp_waitirq_data	mach/mt6795/camera_isp.c	/^static int compat_get_isp_waitirq_data($/;"	f	file:
compat_put_cal_info_struct	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static int compat_put_cal_info_struct($/;"	f	file:
compat_put_isp_buf_ctrl_struct_data	mach/mt6795/camera_isp.c	/^static int compat_put_isp_buf_ctrl_struct_data($/;"	f	file:
compat_put_isp_read_register_data	mach/mt6795/camera_isp.c	/^static int compat_put_isp_read_register_data($/;"	f	file:
compat_put_isp_readirq_data	mach/mt6795/camera_isp.c	/^static int compat_put_isp_readirq_data($/;"	f	file:
compat_put_isp_ref_cnt_ctrl_struct_data	mach/mt6795/camera_isp.c	/^static int compat_put_isp_ref_cnt_ctrl_struct_data($/;"	f	file:
compat_put_isp_waitirq_data	mach/mt6795/camera_isp.c	/^static int compat_put_isp_waitirq_data($/;"	f	file:
compensation_us	mach/mt6795/camera_isp.c	/^	unsigned long compensation_us;$/;"	m	struct:__anon50	file:
complete_ippkt_pool	dual_ccci/ccmni_pfp.c	/^complete_ippkt_t complete_ippkt_pool[SUPPORT_PKT_NUM];$/;"	v
complete_ippkt_t	dual_ccci/include/ccmni_pfp.h	/^} complete_ippkt_t;$/;"	t	typeref:struct:_complete_ippkt_t
complex_mem_test_show	mach/mt6795/mt_dramc.c	/^static ssize_t complex_mem_test_show(struct device_driver *driver, char *buf)$/;"	f	file:
complex_mem_test_show	mach/mt6795/mt_dramc_64.c	/^static ssize_t complex_mem_test_show(struct device_driver *driver, char *buf)$/;"	f	file:
complex_mem_test_store	mach/mt6795/mt_dramc.c	/^static ssize_t complex_mem_test_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
complex_mem_test_store	mach/mt6795/mt_dramc_64.c	/^static ssize_t complex_mem_test_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
concurrent_profile	mach/mt6795/include/mach/mt_smi.h	/^    int concurrent_profile;$/;"	m	struct:__anon169
config	eccci/ccci_core.h	/^	struct ccci_modem_cfg config;$/;"	m	struct:ccci_modem	typeref:struct:ccci_modem::ccci_modem_cfg
config	masp/mt6795/mach/hacc_mach.h	/^    U8 config[AES_CFG_SZ];$/;"	m	struct:__anon470
config_DCC_Auto_Calibrate	mach/mt6795/mt_ptp2.c	/^void config_DCC_Auto_Calibrate(void)$/;"	f
config_DCC_Calin	mach/mt6795/mt_ptp2.c	/^void config_DCC_Calin(void)$/;"	f
config_L1_LO	mach/mt6795/mt_ptp2.c	/^void config_L1_LO(void)$/;"	f
config_L2	mach/mt6795/mt_l2c.c	/^EXPORT_SYMBOL(config_L2);$/;"	v
config_L2	mach/mt6795/mt_l2c.c	/^int config_L2(int size)$/;"	f
config_L2_LO	mach/mt6795/mt_ptp2.c	/^void config_L2_LO(void)$/;"	f
config_L2_size	mach/mt6795/mt_l2c.c	/^int config_L2_size(int size)$/;"	f
config_LO_CTRL	mach/mt6795/mt_ptp2_64.c	/^void config_LO_CTRL( unsigned int rampStart,$/;"	f
config_data	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^ struct PWM_config config_data;$/;"	m	struct:cust_mt65xx_led	typeref:struct:cust_mt65xx_led::PWM_config
config_data	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^ struct PWM_config config_data;$/;"	m	struct:cust_mt65xx_led	typeref:struct:cust_mt65xx_led::PWM_config
config_gpio_pin	mach/mt6795/include/mach/board.h	/^    void (*config_gpio_pin)(int type, int pull);$/;"	m	struct:msdc_hw
configuration	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned int configuration[64];            \/* 0xC00 *\/$/;"	m	struct:__anon263	file:
configuration	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int configuration[64];            \/* 0xC00 *\/$/;"	m	struct:__anon8	file:
configuration	mach/mt6795/mt_dormant.c	/^    volatile unsigned int configuration[64];            \/* 0xC00 *\/$/;"	m	struct:__anon279	file:
conn_md_add_user	conn_md/conn_md.c	/^int conn_md_add_user(uint32 u_id, CONN_MD_BRIDGE_OPS *p_ops)$/;"	f
conn_md_bridge-objs	conn_md/Makefile	/^    conn_md_bridge-objs := conn_md.o$/;"	m
conn_md_dbg_deinit	conn_md/conn_md_dbg.c	/^int conn_md_dbg_deinit(void)$/;"	f
conn_md_dbg_dmp_msg_log	conn_md/conn_md_dbg.c	/^int conn_md_dbg_dmp_msg_log(int par1, int par2, int par3)$/;"	f
conn_md_dbg_fops	conn_md/conn_md_dbg.c	/^static struct file_operations conn_md_dbg_fops = {$/;"	v	typeref:struct:file_operations	file:
conn_md_dbg_func	conn_md/conn_md_dbg.c	/^const static CONN_MD_DEV_DBG_FUNC conn_md_dbg_func[] = {$/;"	v	file:
conn_md_dbg_init	conn_md/conn_md_dbg.c	/^int conn_md_dbg_init(void)$/;"	f
conn_md_dbg_read	conn_md/conn_md_dbg.c	/^ssize_t conn_md_dbg_read(struct file *filp, char __user *buf, size_t count, loff_t *f_pos)$/;"	f
conn_md_dbg_read	conn_md/conn_md_dbg.c	/^static int conn_md_dbg_read(char *page, char **start, off_t off, int count, int *eof, void *data)$/;"	f	file:
conn_md_dbg_set_log_lvl	conn_md/conn_md_dbg.c	/^int conn_md_dbg_set_log_lvl(int par1, int par2, int par3)$/;"	f
conn_md_dbg_write	conn_md/conn_md_dbg.c	/^ssize_t conn_md_dbg_write(struct file *filp, const char __user *buffer, size_t count,$/;"	f
conn_md_del_user	conn_md/conn_md.c	/^int conn_md_del_user(uint32 u_id)$/;"	f
conn_md_dmp_deinit	conn_md/conn_md_dump.c	/^int conn_md_dmp_deinit(P_CONN_MD_DMP_MSG_LOG p_log)$/;"	f
conn_md_dmp_in	conn_md/conn_md_dump.c	/^int conn_md_dmp_in(ipc_ilm_t *p_ilm, CONN_MD_MSG_TYPE msg_type, P_CONN_MD_DMP_MSG_LOG p_msg_log)$/;"	f
conn_md_dmp_init	conn_md/conn_md_dump.c	/^P_CONN_MD_DMP_MSG_LOG conn_md_dmp_init(void)$/;"	f
conn_md_dmp_msg	conn_md/conn_md.c	/^int conn_md_dmp_msg(P_CONN_MD_QUEUE p_msg_list, uint32 src_id, uint32 dst_id)$/;"	f
conn_md_dmp_msg_active	conn_md/conn_md.c	/^int conn_md_dmp_msg_active(uint32 src_id, uint32 dst_id)$/;"	f
conn_md_dmp_msg_logged	conn_md/conn_md.c	/^int conn_md_dmp_msg_logged(uint32 src_id, uint32 dst_id)$/;"	f
conn_md_dmp_msg_queued	conn_md/conn_md.c	/^int conn_md_dmp_msg_queued(uint32 src_id, uint32 dst_id)$/;"	f
conn_md_dmp_out	conn_md/conn_md_dump.c	/^int conn_md_dmp_out(P_CONN_MD_DMP_MSG_LOG p_msg_log, uint32 src_id, uint32 dst_id)$/;"	f
conn_md_exit	conn_md/conn_md.c	/^module_exit(conn_md_exit);$/;"	v
conn_md_exit	conn_md/conn_md.c	/^static void conn_md_exit(void)$/;"	f	file:
conn_md_init	conn_md/conn_md.c	/^module_init(conn_md_init);$/;"	v
conn_md_init	conn_md/conn_md.c	/^static int conn_md_init(void)$/;"	f	file:
conn_md_log_set_lvl	conn_md/conn_md_log.c	/^int conn_md_log_set_lvl(int log_lvl)$/;"	f
conn_md_send_msg	conn_md/conn_md.c	/^int conn_md_send_msg(ipc_ilm_t *ilm)$/;"	f
conn_md_test	conn_md/conn_md_test.c	/^int conn_md_test(void)$/;"	f
conn_md_test_dbg	conn_md/conn_md_dbg.c	/^int conn_md_test_dbg(int par1, int par2, int par3)$/;"	f
conn_md_test_rx_cb	conn_md/conn_md_test.c	/^static int conn_md_test_rx_cb(ipc_ilm_t *ilm)$/;"	f	file:
conn_md_thread	conn_md/conn_md.c	/^static int conn_md_thread(void *p_data)$/;"	f	file:
conse_entry	uart/uart.c	/^struct mtuart_entry conse_entry = {$/;"	v	typeref:struct:mtuart_entry
console	aee/aed/aed-main.c	/^AED_CURRENT_KE_OPEN(console);$/;"	v
console	aee/aed/aed-main.c	/^AED_PROC_CURRENT_KE_FOPS(console);$/;"	v
console_base_addr	uart/mt6795/platform_fiq_debugger.c	/^static int console_base_addr = AP_UART1_BASE;$/;"	v	file:
console_enable	uart/uart.c	/^    atomic_t console_enable;$/;"	m	struct:mtuart_sysobj	file:
console_port	uart/uart.c	/^struct mtk_uart *console_port;$/;"	v	typeref:struct:mtk_uart
consumed_length	dual_ccci/include/ccmni_pfp.h	/^    int                  consumed_length;$/;"	m	struct:_packet_info_t
consumed_length	dual_ccci/include/ccmni_pfp.h	/^    int consumed_length;$/;"	m	struct:__anon383
content	dual_ccci/include/ccci_md.h	/^    EX_CONTENT_T    content;$/;"	m	struct:_ex_exception_log_t
content	eccci/ccci_core.h	/^	EX_CONTENT_T	content;$/;"	m	struct:_ex_exception_log_t
content	eemcs/eemcs_expt.h	/^	EX_CONTENT_T	content;$/;"	m	struct:_ex_exception_log_t
content	masp/asf/asf_inc/sec_auth.h	/^    unsigned char                           content[SIGNATURE_SIZE];$/;"	m	struct:__anon493
content_len	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned int                content_len;  \/* total used data length *\/    $/;"	m	struct:__anon515
control	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 control(MSDK_SCENARIO_ID_ENUM scenario_id, MSDK_SENSOR_EXPOSURE_WINDOW_STRUCT *image_window,$/;"	f	file:
control	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned int control;                      \/* 0x00 *\/$/;"	m	struct:__anon264	file:
control	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned int control;                      \/* 0x000 *\/$/;"	m	struct:__anon263	file:
control	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int control;                      \/* 0x00 *\/$/;"	m	struct:__anon9	file:
control	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int control;                      \/* 0x000 *\/$/;"	m	struct:__anon8	file:
control	mach/mt6795/mt_dormant.c	/^    volatile unsigned int control;                      \/* 0x00 *\/$/;"	m	struct:__anon280	file:
control	mach/mt6795/mt_dormant.c	/^    volatile unsigned int control;                      \/* 0x000 *\/$/;"	m	struct:__anon279	file:
control_msg_handler	eccci/port_kernel.c	/^static void control_msg_handler(struct ccci_port *port, struct ccci_request *req)$/;"	f	file:
controller_type	mach/mt6795/mt_cpuidle.c	/^	const unsigned int controller_type;$/;"	m	struct:__anon263	file:
controller_type	mach/mt6795/mt_cpuidle64.c	/^	const unsigned int controller_type;$/;"	m	struct:__anon8	file:
controller_type	mach/mt6795/mt_dormant.c	/^    const unsigned int controller_type;$/;"	m	struct:__anon279	file:
copy_words	mach/mt6795/cpu_dormant.S	/^copy_words:$/;"	l
copy_words	mach/mt6795/mt_cpuidle64.c	/^static unsigned int *copy_words(volatile unsigned int *dst, volatile unsigned int *src, unsigned int num)$/;"	f	file:
core	mach/mt6795/mt_dormant.c	/^    core_context core[MAX_CORES];$/;"	m	struct:cluster_context	file:
core	mach/mt6795/mt_ptp.c	/^	int core;$/;"	m	struct:devinfo	file:
core	mach/mt6795/mt_ptp_64.c	/^	int core;$/;"	m	struct:devinfo	file:
core_context	mach/mt6795/mt_cpuidle.c	/^} core_context;$/;"	t	typeref:struct:cpu_context	file:
core_context	mach/mt6795/mt_cpuidle64.c	/^} core_context;$/;"	t	typeref:struct:dmnt_cpu_context	file:
core_context	mach/mt6795/mt_dormant.c	/^typedef struct core_context {$/;"	s	file:
core_context	mach/mt6795/mt_dormant.c	/^} core_context;$/;"	t	typeref:struct:core_context	file:
core_eint_config	dual_ccci/include/ccci_md.h	/^struct core_eint_config$/;"	s
core_id	mach/mt6795/include/mach/mt_reg_dump.h	/^	unsigned int core_id;$/;"	m	struct:mt_reg_dump
core_idx	mach/mt6795/mt_cpuidle.c	428;"	d	file:
core_idx	mach/mt6795/mt_cpuidle64.c	435;"	d	file:
cores_sleep_info	dual_ccci/include/ccci_md.h	/^struct cores_sleep_info$/;"	s
correct_cnt	eemcs/lte_dev_test_at.h	/^	kal_uint32 correct_cnt;$/;"	m	struct:_athif_local_rgpd_rslt
count	dual_ccci/ccci_tty.c	/^    int            count;$/;"	m	struct:__anon356	file:
count	mach/mt6795/eint.c	/^    unsigned int count[EINT_MAX_CHANNEL];$/;"	m	struct:__anon271	file:
count	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int           count;$/;"	m	struct:__anon209
count	mach/mt6795/include/mach/dma.h	/^    unsigned int count;$/;"	m	struct:mt_gdma_conf
count	mach/mt6795/include/mach/isp.h	/^    unsigned long count;  \/\/ count$/;"	m	struct:mt_isp_reg_io_s
count	mach/mt6795/mt_cpuidle.c	/^        unsigned int count, rst, abt, brk;$/;"	m	struct:cpu_context	file:
count	mach/mt6795/mt_cpuidle64.c	/^        unsigned int count, rst, abt, brk;$/;"	m	struct:dmnt_cpu_context	file:
count	masp/asf/asf_inc/alg_sha1.h	/^    unsigned int count[2];  $/;"	m	struct:__anon506
counter	conn_md/include/conn_md.h	/^	uint32 counter;$/;"	m	struct:_CONN_MD_QUEUE_
counter	conn_md/include/conn_md.h	/^	uint32 counter;$/;"	m	struct:_CONN_MD_USER_LIST_
cp15_ctrl_regs	mach/mt6795/cpu_hibernate.c	/^    unsigned int cp15_ctrl_regs[20];    \/* cp15 control registers *\/$/;"	m	struct:ns_banked_cp15_context	file:
cp15_ctrl_regs	mach/mt6795/hibernate64.c	/^    unsigned int cp15_ctrl_regs[20];    \/* cp15 control registers *\/$/;"	m	struct:ns_banked_cp15_context	file:
cp15_ctrl_regs	mach/mt6795/mt_dormant.c	/^    unsigned int cp15_ctrl_regs[20];    \/* cp15 control registers *\/$/;"	m	struct:ns_banked_cp15_context	file:
cp15_fault_regs	mach/mt6795/cpu_hibernate.c	/^} cp15_fault_regs;$/;"	t	typeref:struct:fault_regs	file:
cp15_fault_regs	mach/mt6795/hibernate64.c	/^} cp15_fault_regs;$/;"	t	typeref:struct:fault_regs	file:
cp15_fault_regs	mach/mt6795/mt_dormant.c	/^} cp15_fault_regs;$/;"	t	typeref:struct:fault_regs	file:
cp15_misc_regs	mach/mt6795/cpu_hibernate.c	/^    unsigned int cp15_misc_regs[2]; \/* cp15 miscellaneous registers *\/$/;"	m	struct:ns_banked_cp15_context	file:
cp15_misc_regs	mach/mt6795/hibernate64.c	/^    unsigned int cp15_misc_regs[2]; \/* cp15 miscellaneous registers *\/$/;"	m	struct:ns_banked_cp15_context	file:
cp15_misc_regs	mach/mt6795/mt_dormant.c	/^    unsigned int cp15_misc_regs[2]; \/* cp15 miscellaneous registers *\/$/;"	m	struct:ns_banked_cp15_context	file:
cp15_mmu_regs	mach/mt6795/cpu_hibernate.c	/^    unsigned int cp15_mmu_regs[16]; \/* cp15 mmu registers *\/$/;"	m	struct:ns_banked_cp15_context	file:
cp15_mmu_regs	mach/mt6795/hibernate64.c	/^    unsigned int cp15_mmu_regs[16]; \/* cp15 mmu registers *\/$/;"	m	struct:ns_banked_cp15_context	file:
cp15_mmu_regs	mach/mt6795/mt_dormant.c	/^    unsigned int cp15_mmu_regs[16]; \/* cp15 mmu registers *\/$/;"	m	struct:ns_banked_cp15_context	file:
cp15_timer_ctx	mach/mt6795/mt_dormant.c	/^    generic_timer_context cp15_timer_ctx;   \/* Global counter registers if accessible in NS world *\/$/;"	m	struct:ns_cpu_context	file:
cpha	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	enum tl_spi_cpha cpha;$/;"	m	struct:mt_tl_chip_conf	typeref:enum:mt_tl_chip_conf::tl_spi_cpha
cpol	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	enum tl_spi_cpol cpol;$/;"	m	struct:mt_tl_chip_conf	typeref:enum:mt_tl_chip_conf::tl_spi_cpol
cpuVoltsampler_func	mach/mt6795/include/mach/mt_cpufreq.h	/^typedef void (*cpuVoltsampler_func)(enum mt_cpu_dvfs_id , unsigned int mv);$/;"	t
cpu_base	mach/mt6795/mt_cpuidle.c	/^	union gic_base cpu_base;$/;"	m	struct:gic_chip_data	typeref:union:gic_chip_data::gic_base	file:
cpu_base	mach/mt6795/mt_cpuidle64.c	/^	union gic_base cpu_base;$/;"	m	struct:gic_chip_data	typeref:union:gic_chip_data::gic_base	file:
cpu_check_dormant_abort	mach/mt6795/mt_dormant.c	/^void cpu_check_dormant_abort(void)$/;"	f
cpu_cnt0	mach/mt6795/include/mach/mt_mon.h	/^    __u32 cpu_cnt0[NR_CPUS];$/;"	m	struct:mt_mon_log
cpu_cnt1	mach/mt6795/include/mach/mt_mon.h	/^    __u32 cpu_cnt1[NR_CPUS];$/;"	m	struct:mt_mon_log
cpu_cnt2	mach/mt6795/include/mach/mt_mon.h	/^    __u32 cpu_cnt2[NR_CPUS];$/;"	m	struct:mt_mon_log
cpu_cnt3	mach/mt6795/include/mach/mt_mon.h	/^    __u32 cpu_cnt3[NR_CPUS];$/;"	m	struct:mt_mon_log
cpu_context	mach/mt6795/mt_cpuidle.c	/^typedef struct cpu_context {$/;"	s	file:
cpu_context	mach/mt6795/mt_dormant.c	/^} cpu_context;$/;"	t	typeref:struct:ns_cpu_context	file:
cpu_cyc	mach/mt6795/include/mach/mt_mon.h	/^    __u32 cpu_cyc[NR_CPUS];$/;"	m	struct:mt_mon_log
cpu_ddvm	mach/mt6795/mt_cpuidle.c	/^inline void cpu_ddvm(int set)$/;"	f
cpu_ddvm	mach/mt6795/mt_cpuidle64.c	/^inline void cpu_ddvm(int set)$/;"	f
cpu_det_ops	mach/mt6795/mt_ptp_64.c	/^static struct ptp_det_ops cpu_det_ops = {$/;"	v	typeref:struct:ptp_det_ops	file:
cpu_dormant_aee_rr_rec	mach/mt6795/mt_cpuidle.c	/^                unsigned long *cpu_dormant_aee_rr_rec;$/;"	m	struct:system_context::_data_poc	file:
cpu_dormant_aee_rr_rec	mach/mt6795/mt_cpuidle64.c	/^                unsigned long *cpu_dormant_aee_rr_rec;$/;"	m	struct:system_context::_data_poc	file:
cpu_dormant_init	mach/mt6795/mt_dormant.c	/^void cpu_dormant_init(void)$/;"	f
cpu_dvfs	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_dvfs cpu_dvfs[] = { \/\/ TODO: FIXME, big\/LITTLE exclusive, NR_MT_CPU_DVFS$/;"	v	typeref:struct:mt_cpu_dvfs	file:
cpu_dvfs	mach/mt6795/mt_cpufreq_64.c	/^static struct mt_cpu_dvfs cpu_dvfs[] = {$/;"	v	typeref:struct:mt_cpu_dvfs	file:
cpu_dvfs_get_cur_freq	mach/mt6795/mt_cpufreq.c	910;"	d	file:
cpu_dvfs_get_cur_freq	mach/mt6795/mt_cpufreq_64.c	755;"	d	file:
cpu_dvfs_get_cur_volt	mach/mt6795/mt_cpufreq.c	916;"	d	file:
cpu_dvfs_get_cur_volt	mach/mt6795/mt_cpufreq_64.c	761;"	d	file:
cpu_dvfs_get_freq_by_idx	mach/mt6795/mt_cpufreq.c	911;"	d	file:
cpu_dvfs_get_freq_by_idx	mach/mt6795/mt_cpufreq_64.c	756;"	d	file:
cpu_dvfs_get_max_freq	mach/mt6795/mt_cpufreq.c	912;"	d	file:
cpu_dvfs_get_max_freq	mach/mt6795/mt_cpufreq_64.c	757;"	d	file:
cpu_dvfs_get_min_freq	mach/mt6795/mt_cpufreq.c	914;"	d	file:
cpu_dvfs_get_min_freq	mach/mt6795/mt_cpufreq_64.c	759;"	d	file:
cpu_dvfs_get_name	mach/mt6795/mt_cpufreq.c	908;"	d	file:
cpu_dvfs_get_name	mach/mt6795/mt_cpufreq_64.c	753;"	d	file:
cpu_dvfs_get_normal_max_freq	mach/mt6795/mt_cpufreq.c	913;"	d	file:
cpu_dvfs_get_normal_max_freq	mach/mt6795/mt_cpufreq_64.c	758;"	d	file:
cpu_dvfs_get_volt_by_idx	mach/mt6795/mt_cpufreq.c	917;"	d	file:
cpu_dvfs_get_volt_by_idx	mach/mt6795/mt_cpufreq_64.c	762;"	d	file:
cpu_dvfs_is	mach/mt6795/mt_cpufreq.c	906;"	d	file:
cpu_dvfs_is	mach/mt6795/mt_cpufreq_64.c	751;"	d	file:
cpu_dvfs_is_availiable	mach/mt6795/mt_cpufreq.c	907;"	d	file:
cpu_dvfs_is_availiable	mach/mt6795/mt_cpufreq_64.c	752;"	d	file:
cpu_dvfs_is_extbuck_valid	mach/mt6795/mt_cpufreq_64.c	764;"	d	file:
cpu_dvfs_state	mach/mt6795/mt_cpufreq_64.c	/^enum cpu_dvfs_state {$/;"	g	file:
cpu_enter_lowpower	mach/mt6795/hotplug.c	/^static inline void cpu_enter_lowpower(unsigned int cpu)$/;"	f	file:
cpu_fops	mach/mt6795/mt_pm_init_64.c	/^static const struct file_operations cpu_fops = {$/;"	v	typeref:struct:file_operations	file:
cpu_frequency_output_slt	mach/mt6795/mt_cpufreq.c	/^unsigned int cpu_frequency_output_slt(enum mt_cpu_dvfs_id id)$/;"	f
cpu_frequency_output_slt	mach/mt6795/mt_cpufreq_64.c	/^unsigned int cpu_frequency_output_slt(enum mt_cpu_dvfs_id id, enum top_ckmuxsel sel)$/;"	f
cpu_id	mach/mt6795/mt_cpufreq.c	/^	unsigned int cpu_id;                    \/* for cpufreq *\/$/;"	m	struct:mt_cpu_dvfs	file:
cpu_id	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int cpu_id;                    $/;"	m	struct:mt_cpu_dvfs	file:
cpu_id	mach/mt6795/mt_cpuidle.c	417;"	d	file:
cpu_id	mach/mt6795/mt_cpuidle64.c	424;"	d	file:
cpu_interface	mach/mt6795/mt_cpuidle.c	/^} cpu_interface;$/;"	t	typeref:struct:__anon264	file:
cpu_interface	mach/mt6795/mt_cpuidle64.c	/^} cpu_interface;$/;"	t	typeref:struct:__anon9	file:
cpu_interface	mach/mt6795/mt_dormant.c	/^} cpu_interface;$/;"	t	typeref:struct:__anon280	file:
cpu_leave_lowpower	mach/mt6795/hotplug.c	/^static inline void cpu_leave_lowpower(unsigned int cpu)$/;"	f	file:
cpu_level	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int cpu_level;$/;"	m	struct:mt_cpu_dvfs	file:
cpu_nfb	mach/mt6795/mt_dbg.c	/^static struct notifier_block __cpuinitdata cpu_nfb = {$/;"	v	typeref:struct:__cpuinitdata	file:
cpu_pm_resume	mach/mt6795/mt_cpuidle.c	/^int cpu_pm_resume(void) {  \/* cpu_pm_exit() *\/;  return 0; }$/;"	f
cpu_pm_resume	mach/mt6795/mt_cpuidle.c	/^int cpu_pm_resume(void)$/;"	f
cpu_pm_resume	mach/mt6795/mt_cpuidle64.c	/^int cpu_pm_resume(void) {  \/* cpu_pm_exit() *\/;  return 0; }$/;"	f
cpu_pm_resume	mach/mt6795/mt_cpuidle64.c	/^int cpu_pm_resume(void)$/;"	f
cpu_pm_suspend	mach/mt6795/mt_cpuidle.c	/^int cpu_pm_suspend(void) {  \/* cpu_pm_enter() *\/;  return 0; }$/;"	f
cpu_pm_suspend	mach/mt6795/mt_cpuidle.c	/^int cpu_pm_suspend(void)$/;"	f
cpu_pm_suspend	mach/mt6795/mt_cpuidle64.c	/^int cpu_pm_suspend(void) {  \/* cpu_pm_enter() *\/;  return 0; }$/;"	f
cpu_pm_suspend	mach/mt6795/mt_cpuidle64.c	/^int cpu_pm_suspend(void)$/;"	f
cpu_pmu_evt_show	mach/mt6795/mt_mon.c	/^static ssize_t cpu_pmu_evt_show(struct device_driver *driver, char *buf)   $/;"	f	file:
cpu_pmu_evt_store	mach/mt6795/mt_mon.c	/^static ssize_t cpu_pmu_evt_store(struct device_driver *driver, const char *buf, size_t count) $/;"	f	file:
cpu_power_down	mach/mt6795/mt_dormant.c	/^int cpu_power_down(int mode)$/;"	f
cpu_resume_phys	mach/mt6795/mt_cpuidle.c	/^                void (*cpu_resume_phys)(void); \/\/ this is referenced by cpu_resume_wrapper$/;"	m	struct:system_context::_data_poc	file:
cpu_resume_phys	mach/mt6795/mt_cpuidle64.c	/^                void (*cpu_resume_phys)(void); \/\/ this is referenced by cpu_resume_wrapper$/;"	m	struct:system_context::_data_poc	file:
cpu_resume_wrapper	mach/mt6795/mt_cpuidle.c	/^__naked void cpu_resume_wrapper(void)$/;"	f
cpu_resume_wrapper	mach/mt6795/mt_cpuidle64.c	/^__naked void cpu_resume_wrapper(void)$/;"	f
cpu_speed_dump_read	mach/mt6795/mt_pm_init_64.c	/^static int cpu_speed_dump_read(struct seq_file *m, void *v)$/;"	f	file:
cpu_ss_debug_mode	mach/mt6795/mt_cpu_ss.c	/^PROC_FOPS_RW(cpu_ss_debug_mode);$/;"	v
cpu_ss_debug_mode_proc_show	mach/mt6795/mt_cpu_ss.c	/^static int cpu_ss_debug_mode_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpu_ss_debug_mode_proc_write	mach/mt6795/mt_cpu_ss.c	/^static ssize_t cpu_ss_debug_mode_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpu_ss_mode	mach/mt6795/mt_cpu_ss.c	/^PROC_FOPS_RW(cpu_ss_mode);$/;"	v
cpu_ss_mode_proc_show	mach/mt6795/mt_cpu_ss.c	/^static int cpu_ss_mode_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpu_ss_mode_proc_write	mach/mt6795/mt_cpu_ss.c	/^static ssize_t cpu_ss_mode_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpu_ss_period	mach/mt6795/mt_cpu_ss.c	/^PROC_FOPS_RW(cpu_ss_period);$/;"	v
cpu_ss_period_mode	mach/mt6795/mt_cpu_ss.c	/^PROC_FOPS_RW(cpu_ss_period_mode);$/;"	v
cpu_ss_period_mode_proc_show	mach/mt6795/mt_cpu_ss.c	/^static int cpu_ss_period_mode_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpu_ss_period_mode_proc_write	mach/mt6795/mt_cpu_ss.c	/^static ssize_t cpu_ss_period_mode_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpu_ss_period_proc_show	mach/mt6795/mt_cpu_ss.c	/^static int cpu_ss_period_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpu_ss_period_proc_write	mach/mt6795/mt_cpu_ss.c	/^static ssize_t cpu_ss_period_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpu_start_restore	mach/mt6795/mt_dormant.c	/^void cpu_start_restore(void)$/;"	f
cpu_tlp1_power_tbl	mach/mt6795/mt_cpufreq_tlp.c	/^struct mt_cpu_power_tbl cpu_tlp1_power_tbl[] = {$/;"	v	typeref:struct:mt_cpu_power_tbl
cpu_tlp2_power_tbl	mach/mt6795/mt_cpufreq_tlp.c	/^struct mt_cpu_power_tbl cpu_tlp2_power_tbl[] = {$/;"	v	typeref:struct:mt_cpu_power_tbl
cpu_tlp3_power_tbl	mach/mt6795/mt_cpufreq_tlp.c	/^struct mt_cpu_power_tbl cpu_tlp3_power_tbl[] = {$/;"	v	typeref:struct:mt_cpu_power_tbl
cpu_tlp4_power_tbl	mach/mt6795/mt_cpufreq_tlp.c	/^struct mt_cpu_power_tbl cpu_tlp4_power_tbl[] = {$/;"	v	typeref:struct:mt_cpu_power_tbl
cpu_tlp5_power_tbl	mach/mt6795/mt_cpufreq_tlp.c	/^struct mt_cpu_power_tbl cpu_tlp5_power_tbl[] = {$/;"	v	typeref:struct:mt_cpu_power_tbl
cpu_tlp6_power_tbl	mach/mt6795/mt_cpufreq_tlp.c	/^struct mt_cpu_power_tbl cpu_tlp6_power_tbl[] = {$/;"	v	typeref:struct:mt_cpu_power_tbl
cpu_tlp7_power_tbl	mach/mt6795/mt_cpufreq_tlp.c	/^struct mt_cpu_power_tbl cpu_tlp7_power_tbl[] = {$/;"	v	typeref:struct:mt_cpu_power_tbl
cpu_tlp8_power_tbl	mach/mt6795/mt_cpufreq_tlp.c	/^struct mt_cpu_power_tbl cpu_tlp8_power_tbl[] = {$/;"	v	typeref:struct:mt_cpu_power_tbl
cpu_tlp_power_tbl	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_tlp_power_info *cpu_tlp_power_tbl = NULL;$/;"	v	typeref:struct:mt_cpu_tlp_power_info	file:
cpu_tlp_power_tbl	mach/mt6795/mt_cpufreq_tlp.c	/^static struct mt_cpu_tlp_power_info cpu_tlp_power_tbl[] = {$/;"	v	typeref:struct:mt_cpu_tlp_power_info	file:
cpu_wake_up	mach/mt6795/cpu_dormant.S	/^cpu_wake_up:$/;"	l
cpu_xgpt_halt_on_debug_en	mach/mt6795/mt_cpuxgpt.c	/^void cpu_xgpt_halt_on_debug_en(int en)$/;"	f
cpu_xgpt_halt_on_debug_en	mach/mt6795/mt_cpuxgpt_ca53.c	/^EXPORT_SYMBOL(cpu_xgpt_halt_on_debug_en);$/;"	v
cpu_xgpt_halt_on_debug_en	mach/mt6795/mt_cpuxgpt_ca53.c	/^void cpu_xgpt_halt_on_debug_en(int en)$/;"	f
cpu_xgpt_irq_dis	mach/mt6795/mt_cpuxgpt.c	/^unsigned int cpu_xgpt_irq_dis(int cpuxgpt_num)$/;"	f
cpu_xgpt_irq_dis	mach/mt6795/mt_cpuxgpt_ca53.c	/^EXPORT_SYMBOL(cpu_xgpt_irq_dis);$/;"	v
cpu_xgpt_irq_dis	mach/mt6795/mt_cpuxgpt_ca53.c	/^unsigned int cpu_xgpt_irq_dis(int cpuxgpt_num)$/;"	f
cpu_xgpt_register_timer	mach/mt6795/mt_cpuxgpt.c	/^int cpu_xgpt_register_timer(unsigned int id, irqreturn_t(*func) (int irq, void *dev_id))$/;"	f
cpu_xgpt_register_timer	mach/mt6795/mt_cpuxgpt_ca53.c	/^EXPORT_SYMBOL(cpu_xgpt_register_timer);$/;"	v
cpu_xgpt_register_timer	mach/mt6795/mt_cpuxgpt_ca53.c	/^int cpu_xgpt_register_timer(unsigned int id,irqreturn_t (*func)(int irq, void *dev_id))$/;"	f
cpu_xgpt_set_cmp	mach/mt6795/mt_cpuxgpt.c	/^int cpu_xgpt_set_cmp(CPUXGPT_NUM cpuxgpt_num, u64 count)$/;"	f
cpu_xgpt_set_cmp	mach/mt6795/mt_cpuxgpt_ca53.c	/^EXPORT_SYMBOL(cpu_xgpt_set_cmp);$/;"	v
cpu_xgpt_set_cmp	mach/mt6795/mt_cpuxgpt_ca53.c	/^int cpu_xgpt_set_cmp(CPUXGPT_NUM cpuxgpt_num,u64 count)$/;"	f
cpu_xgpt_set_cmp_HL	mach/mt6795/mt_cpuxgpt.c	/^int cpu_xgpt_set_cmp_HL(CPUXGPT_NUM cpuxgpt_num, int countH, int countL)$/;"	f
cpu_xgpt_set_cmp_HL	mach/mt6795/mt_cpuxgpt_ca53.c	/^int cpu_xgpt_set_cmp_HL(CPUXGPT_NUM cpuxgpt_num, int countH,int countL)$/;"	f
cpu_xgpt_set_init_count	mach/mt6795/mt_cpuxgpt.c	/^void cpu_xgpt_set_init_count(unsigned int countH, unsigned int countL)$/;"	f
cpu_xgpt_set_init_count	mach/mt6795/mt_cpuxgpt_ca53.c	/^EXPORT_SYMBOL(cpu_xgpt_set_init_count);$/;"	v
cpu_xgpt_set_init_count	mach/mt6795/mt_cpuxgpt_ca53.c	/^void cpu_xgpt_set_init_count(unsigned int countH,unsigned int  countL)$/;"	f
cpu_xgpt_set_timer	mach/mt6795/mt_cpuxgpt.c	/^int cpu_xgpt_set_timer(int id, u64 ns)$/;"	f
cpu_xgpt_set_timer	mach/mt6795/mt_cpuxgpt_ca53.c	/^EXPORT_SYMBOL(cpu_xgpt_set_timer);$/;"	v
cpu_xgpt_set_timer	mach/mt6795/mt_cpuxgpt_ca53.c	/^int cpu_xgpt_set_timer(int id,u64 ns)$/;"	f
cpufreq_dbg	mach/mt6795/mt_cpufreq.c	185;"	d	file:
cpufreq_dbg	mach/mt6795/mt_cpufreq.c	200;"	d	file:
cpufreq_dbg	mach/mt6795/mt_cpufreq_64.c	156;"	d	file:
cpufreq_dbg	mach/mt6795/mt_cpufreq_64.c	174;"	d	file:
cpufreq_debug	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RW(cpufreq_debug);$/;"	v
cpufreq_debug	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_debug);$/;"	v
cpufreq_debug_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_debug_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_debug_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_debug_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_debug_proc_write	mach/mt6795/mt_cpufreq.c	/^static ssize_t cpufreq_debug_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_debug_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_debug_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_downgrade_freq_counter_limit	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RW(cpufreq_downgrade_freq_counter_limit);$/;"	v
cpufreq_downgrade_freq_counter_limit	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_downgrade_freq_counter_limit);$/;"	v
cpufreq_downgrade_freq_counter_limit_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_downgrade_freq_counter_limit_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_downgrade_freq_counter_limit_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_downgrade_freq_counter_limit_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_downgrade_freq_counter_limit_proc_write	mach/mt6795/mt_cpufreq.c	/^static ssize_t cpufreq_downgrade_freq_counter_limit_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_downgrade_freq_counter_limit_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_downgrade_freq_counter_limit_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_downgrade_freq_counter_return_limit	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RW(cpufreq_downgrade_freq_counter_return_limit);$/;"	v
cpufreq_downgrade_freq_counter_return_limit	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_downgrade_freq_counter_return_limit);$/;"	v
cpufreq_downgrade_freq_counter_return_limit_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_downgrade_freq_counter_return_limit_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_downgrade_freq_counter_return_limit_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_downgrade_freq_counter_return_limit_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_downgrade_freq_counter_return_limit_proc_write	mach/mt6795/mt_cpufreq.c	/^static ssize_t cpufreq_downgrade_freq_counter_return_limit_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_downgrade_freq_counter_return_limit_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_downgrade_freq_counter_return_limit_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_downgrade_freq_info	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RO(cpufreq_downgrade_freq_info);$/;"	v
cpufreq_downgrade_freq_info	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RO(cpufreq_downgrade_freq_info);$/;"	v
cpufreq_downgrade_freq_info_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_downgrade_freq_info_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_downgrade_freq_info_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_downgrade_freq_info_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_err	mach/mt6795/mt_cpufreq.c	179;"	d	file:
cpufreq_err	mach/mt6795/mt_cpufreq.c	194;"	d	file:
cpufreq_err	mach/mt6795/mt_cpufreq_64.c	150;"	d	file:
cpufreq_err	mach/mt6795/mt_cpufreq_64.c	168;"	d	file:
cpufreq_fftt_test	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RW(cpufreq_fftt_test);$/;"	v
cpufreq_fftt_test	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_fftt_test);$/;"	v
cpufreq_fftt_test_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_fftt_test_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_fftt_test_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_fftt_test_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_fftt_test_proc_write	mach/mt6795/mt_cpufreq.c	/^static ssize_t cpufreq_fftt_test_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_fftt_test_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_fftt_test_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_freq	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RW(cpufreq_freq); \/\/ <-XXX$/;"	v
cpufreq_freq	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_freq); $/;"	v
cpufreq_freq_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_freq_proc_show(struct seq_file *m, void *v) \/\/ <-XXX$/;"	f	file:
cpufreq_freq_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_freq_proc_show(struct seq_file *m, void *v) $/;"	f	file:
cpufreq_freq_proc_write	mach/mt6795/mt_cpufreq.c	/^static ssize_t cpufreq_freq_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos) \/\/ <-XXX$/;"	f	file:
cpufreq_freq_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_freq_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos) $/;"	f	file:
cpufreq_info	mach/mt6795/mt_cpufreq.c	183;"	d	file:
cpufreq_info	mach/mt6795/mt_cpufreq.c	198;"	d	file:
cpufreq_info	mach/mt6795/mt_cpufreq_64.c	154;"	d	file:
cpufreq_info	mach/mt6795/mt_cpufreq_64.c	172;"	d	file:
cpufreq_khz	mach/mt6795/mt_cpufreq.c	/^	const unsigned int cpufreq_khz;$/;"	m	struct:mt_cpu_freq_info	file:
cpufreq_khz	mach/mt6795/mt_cpufreq.c	/^	unsigned int cpufreq_khz;$/;"	m	struct:mt_cpu_power_info	file:
cpufreq_khz	mach/mt6795/mt_cpufreq_64.c	/^	const unsigned int cpufreq_khz;$/;"	m	struct:mt_cpu_freq_info	file:
cpufreq_khz	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int cpufreq_khz;$/;"	m	struct:mt_cpu_power_info	file:
cpufreq_limited_by_hevc	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RW(cpufreq_limited_by_hevc);$/;"	v
cpufreq_limited_by_hevc	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_limited_by_hevc);$/;"	v
cpufreq_limited_by_hevc_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_limited_by_hevc_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_limited_by_hevc_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_limited_by_hevc_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_limited_by_hevc_proc_write	mach/mt6795/mt_cpufreq.c	/^static ssize_t cpufreq_limited_by_hevc_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_limited_by_hevc_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_limited_by_hevc_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_limited_max_freq_by_user	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RW(cpufreq_limited_max_freq_by_user);$/;"	v
cpufreq_limited_max_freq_by_user	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_limited_max_freq_by_user);$/;"	v
cpufreq_limited_max_freq_by_user_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_limited_max_freq_by_user_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_limited_max_freq_by_user_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_limited_max_freq_by_user_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_limited_max_freq_by_user_proc_write	mach/mt6795/mt_cpufreq.c	/^static ssize_t cpufreq_limited_max_freq_by_user_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_limited_max_freq_by_user_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_limited_max_freq_by_user_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_limited_power	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RW(cpufreq_limited_power);$/;"	v
cpufreq_limited_power	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_limited_power);$/;"	v
cpufreq_limited_power_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_limited_power_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_limited_power_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_limited_power_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_limited_power_proc_write	mach/mt6795/mt_cpufreq.c	/^static ssize_t cpufreq_limited_power_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_limited_power_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_limited_power_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_lock	mach/mt6795/mt_cpufreq.c	269;"	d	file:
cpufreq_lock	mach/mt6795/mt_cpufreq_64.c	224;"	d	file:
cpufreq_mutex	mach/mt6795/mt_cpufreq.c	/^DEFINE_MUTEX(cpufreq_mutex);$/;"	v
cpufreq_mutex	mach/mt6795/mt_cpufreq_64.c	/^DEFINE_MUTEX(cpufreq_mutex);$/;"	v
cpufreq_ncpu	mach/mt6795/mt_cpufreq.c	/^	unsigned int cpufreq_ncpu;$/;"	m	struct:mt_cpu_power_info	file:
cpufreq_ncpu	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int cpufreq_ncpu;$/;"	m	struct:mt_cpu_power_info	file:
cpufreq_oppidx	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RW(cpufreq_oppidx); \/\/ <-XXX$/;"	v
cpufreq_oppidx	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_oppidx); $/;"	v
cpufreq_oppidx_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_oppidx_proc_show(struct seq_file *m, void *v) \/\/ <-XXX$/;"	f	file:
cpufreq_oppidx_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_oppidx_proc_show(struct seq_file *m, void *v) $/;"	f	file:
cpufreq_oppidx_proc_write	mach/mt6795/mt_cpufreq.c	/^static ssize_t cpufreq_oppidx_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos) \/\/ <-XXX$/;"	f	file:
cpufreq_oppidx_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_oppidx_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos) $/;"	f	file:
cpufreq_over_max_cpu	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RW(cpufreq_over_max_cpu);$/;"	v
cpufreq_over_max_cpu	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_over_max_cpu);$/;"	v
cpufreq_over_max_cpu_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_over_max_cpu_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_over_max_cpu_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_over_max_cpu_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_over_max_cpu_proc_write	mach/mt6795/mt_cpufreq.c	/^static ssize_t cpufreq_over_max_cpu_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_over_max_cpu_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_over_max_cpu_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_pause	mach/mt6795/mt_cpufreq.c	/^	bool cpufreq_pause; \/\/ TODO: FIXME, rename (used by suspend\/resume to avoid I2C access)$/;"	m	struct:mt_cpu_dvfs	file:
cpufreq_pdev	mach/mt6795/mt_devs.c	/^static struct platform_device cpufreq_pdev = {$/;"	v	typeref:struct:platform_device	file:
cpufreq_power	mach/mt6795/mt_cpufreq.c	/^	unsigned int cpufreq_power;$/;"	m	struct:mt_cpu_power_info	file:
cpufreq_power	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int cpufreq_power;$/;"	m	struct:mt_cpu_power_info	file:
cpufreq_power_dump	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RO(cpufreq_power_dump);$/;"	v
cpufreq_power_dump	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RO(cpufreq_power_dump);$/;"	v
cpufreq_power_dump_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_power_dump_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_power_dump_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_power_dump_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_ptpod_freq_volt	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RO(cpufreq_ptpod_freq_volt);$/;"	v
cpufreq_ptpod_freq_volt	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RO(cpufreq_ptpod_freq_volt);$/;"	v
cpufreq_ptpod_freq_volt_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_ptpod_freq_volt_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_ptpod_freq_volt_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_ptpod_freq_volt_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_ptpod_temperature_limit	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RW(cpufreq_ptpod_temperature_limit);$/;"	v
cpufreq_ptpod_temperature_limit	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_ptpod_temperature_limit);$/;"	v
cpufreq_ptpod_temperature_limit_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_ptpod_temperature_limit_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_ptpod_temperature_limit_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_ptpod_temperature_limit_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_ptpod_temperature_limit_proc_write	mach/mt6795/mt_cpufreq.c	/^static ssize_t cpufreq_ptpod_temperature_limit_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_ptpod_temperature_limit_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_ptpod_temperature_limit_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_ptpod_temperature_time	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RW(cpufreq_ptpod_temperature_time);$/;"	v
cpufreq_ptpod_temperature_time	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_ptpod_temperature_time);$/;"	v
cpufreq_ptpod_temperature_time_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_ptpod_temperature_time_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_ptpod_temperature_time_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_ptpod_temperature_time_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_ptpod_temperature_time_proc_write	mach/mt6795/mt_cpufreq.c	/^static ssize_t cpufreq_ptpod_temperature_time_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_ptpod_temperature_time_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_ptpod_temperature_time_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_ptpod_test	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RW(cpufreq_ptpod_test);$/;"	v
cpufreq_ptpod_test	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_ptpod_test);$/;"	v
cpufreq_ptpod_test_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_ptpod_test_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_ptpod_test_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_ptpod_test_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_ptpod_test_proc_write	mach/mt6795/mt_cpufreq.c	/^static ssize_t cpufreq_ptpod_test_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_ptpod_test_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_ptpod_test_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_read	mach/mt6795/mt_cpufreq.c	234;"	d	file:
cpufreq_read	mach/mt6795/mt_cpufreq_64.c	206;"	d	file:
cpufreq_state	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RW(cpufreq_state);$/;"	v
cpufreq_state	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_state);$/;"	v
cpufreq_state_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_state_proc_show(struct seq_file *m, void *v) \/\/ TODO: keep this function???$/;"	f	file:
cpufreq_state_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_state_proc_show(struct seq_file *m, void *v) $/;"	f	file:
cpufreq_state_proc_write	mach/mt6795/mt_cpufreq.c	/^static ssize_t cpufreq_state_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos) \/\/ TODO: keep this function???$/;"	f	file:
cpufreq_state_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_state_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos) $/;"	f	file:
cpufreq_stress_test	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_stress_test);$/;"	v
cpufreq_stress_test_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_stress_test_proc_show(struct seq_file *m, void *v)$/;"	f	file:
cpufreq_stress_test_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_stress_test_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
cpufreq_thermal_floor_limit_table	mach/mt6795/mt_cpufreq_64.c	/^unsigned int cpufreq_thermal_floor_limit_table[MT6795_CPU_NUM]={$/;"	v
cpufreq_tlp_dbg	mach/mt6795/mt_cpufreq_tlp.c	27;"	d	file:
cpufreq_tlp_err	mach/mt6795/mt_cpufreq_tlp.c	21;"	d	file:
cpufreq_tlp_info	mach/mt6795/mt_cpufreq_tlp.c	25;"	d	file:
cpufreq_tlp_ver	mach/mt6795/mt_cpufreq_tlp.c	29;"	d	file:
cpufreq_tlp_warn	mach/mt6795/mt_cpufreq_tlp.c	23;"	d	file:
cpufreq_turbo_mode	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RW(cpufreq_turbo_mode); \/\/ <-XXX$/;"	v
cpufreq_turbo_mode	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_turbo_mode); $/;"	v
cpufreq_turbo_mode_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_turbo_mode_proc_show(struct seq_file *m, void *v) \/\/ <-XXX$/;"	f	file:
cpufreq_turbo_mode_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_turbo_mode_proc_show(struct seq_file *m, void *v) $/;"	f	file:
cpufreq_turbo_mode_proc_write	mach/mt6795/mt_cpufreq.c	/^static ssize_t cpufreq_turbo_mode_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos) \/\/ <-XXX$/;"	f	file:
cpufreq_turbo_mode_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_turbo_mode_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos) $/;"	f	file:
cpufreq_unlock	mach/mt6795/mt_cpufreq.c	278;"	d	file:
cpufreq_unlock	mach/mt6795/mt_cpufreq_64.c	233;"	d	file:
cpufreq_ver	mach/mt6795/mt_cpufreq.c	187;"	d	file:
cpufreq_ver	mach/mt6795/mt_cpufreq.c	202;"	d	file:
cpufreq_ver	mach/mt6795/mt_cpufreq_64.c	158;"	d	file:
cpufreq_ver	mach/mt6795/mt_cpufreq_64.c	176;"	d	file:
cpufreq_volt	mach/mt6795/mt_cpufreq.c	/^	unsigned int cpufreq_volt;$/;"	m	struct:mt_cpu_freq_info	file:
cpufreq_volt	mach/mt6795/mt_cpufreq.c	/^PROC_FOPS_RW(cpufreq_volt); \/\/ <-XXX$/;"	v
cpufreq_volt	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int cpufreq_volt;  $/;"	m	struct:mt_cpu_freq_info	file:
cpufreq_volt	mach/mt6795/mt_cpufreq_64.c	/^PROC_FOPS_RW(cpufreq_volt); $/;"	v
cpufreq_volt_org	mach/mt6795/mt_cpufreq.c	/^	const unsigned int cpufreq_volt_org;$/;"	m	struct:mt_cpu_freq_info	file:
cpufreq_volt_org	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int cpufreq_volt_org;    $/;"	m	struct:mt_cpu_freq_info	file:
cpufreq_volt_proc_show	mach/mt6795/mt_cpufreq.c	/^static int cpufreq_volt_proc_show(struct seq_file *m, void *v) \/\/ <-XXX$/;"	f	file:
cpufreq_volt_proc_show	mach/mt6795/mt_cpufreq_64.c	/^static int cpufreq_volt_proc_show(struct seq_file *m, void *v) $/;"	f	file:
cpufreq_volt_proc_write	mach/mt6795/mt_cpufreq.c	/^static ssize_t cpufreq_volt_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos) \/\/ <-XXX$/;"	f	file:
cpufreq_volt_proc_write	mach/mt6795/mt_cpufreq_64.c	/^static ssize_t cpufreq_volt_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos) $/;"	f	file:
cpufreq_warn	mach/mt6795/mt_cpufreq.c	181;"	d	file:
cpufreq_warn	mach/mt6795/mt_cpufreq.c	196;"	d	file:
cpufreq_warn	mach/mt6795/mt_cpufreq_64.c	152;"	d	file:
cpufreq_warn	mach/mt6795/mt_cpufreq_64.c	170;"	d	file:
cpufreq_write	mach/mt6795/mt_cpufreq.c	235;"	d	file:
cpufreq_write	mach/mt6795/mt_cpufreq_64.c	207;"	d	file:
cpufreq_write_mask	mach/mt6795/mt_cpufreq.c	236;"	d	file:
cpufreq_write_mask	mach/mt6795/mt_cpufreq_64.c	208;"	d	file:
cpumask_big	mach/mt6795/mt_cpufreq.c	/^static struct cpumask cpumask_big;$/;"	v	typeref:struct:cpumask	file:
cpumask_little	mach/mt6795/mt_cpufreq.c	/^static struct cpumask cpumask_little;$/;"	v	typeref:struct:cpumask	file:
cpus_lock	aee/aed/aed-process.c	/^	atomic_t cpus_lock;$/;"	m	struct:bt_sync	file:
cpus_report	aee/aed/aed-process.c	/^	atomic_t cpus_report;$/;"	m	struct:bt_sync	file:
cpuxgpt_irq	mach/mt6795/mt_cpuxgpt_ca53.c	/^static int cpuxgpt_irq[CPUXGPTNUMBERS];$/;"	v	file:
cpuxgpt_irq_handler	mach/mt6795/mt_cpuxgpt.c	/^static irqreturn_t(*cpuxgpt_irq_handler[]) (int irq, void *dev_id) = {$/;"	v	file:
cpuxgpt_irq_handler	mach/mt6795/mt_cpuxgpt_ca53.c	/^static irqreturn_t(*cpuxgpt_irq_handler[])(int irq, void *dev_id) = {$/;"	v	file:
cpuxgpt_num	mach/mt6795/include/mach/mt_cpuxgpt.h	/^typedef enum cpuxgpt_num {$/;"	g
cpuxgpt_num	mach/mt6795/include/mach/mt_cpuxgpt_ca53.h	/^typedef enum cpuxgpt_num {$/;"	g
cpuxgpt_regs	mach/mt6795/mt_cpuxgpt_ca53.c	/^static void __iomem *cpuxgpt_regs;$/;"	v	file:
cq0b_rtbc	mach/mt6795/include/mach/camera_isp.h	/^    CQ0B_INFO_RTBC_ST cq0b_rtbc;$/;"	m	struct:_cq0b_ring_cmd_st_
cq_rtbc	mach/mt6795/include/mach/camera_isp.h	/^    CQ_INFO_RTBC_ST cq_rtbc;$/;"	m	struct:_cq_ring_cmd_st_
crash_notes	aee/mrdump/mrdump_full.c	/^static note_buf_t __percpu *crash_notes;$/;"	v	file:
crash_save_cpu	aee/mrdump/mrdump_full.c	/^static void crash_save_cpu(struct pt_regs *regs, int cpu)$/;"	f	file:
crashing_cpu	aee/mrdump/mrdump_full.c	/^static int crashing_cpu;$/;"	v	file:
crc	mach/mt6795/include/mach/paniclog.h	/^	int crc;$/;"	m	struct:paniclog
create_cdev_class	eemcs/eemcs_char.c	/^static void* create_cdev_class(struct module *owner, const char *name)$/;"	f	file:
create_dev_class	dual_ccci/ccci_mk_node.c	/^static void* create_dev_class(struct module *owner, const char *name)$/;"	f	file:
create_ipc_class	eemcs/eemcs_ipc.c	/^static void* create_ipc_class(struct module *owner, const char *name)$/;"	f	file:
create_procfs	mach/mt6795/mt_ptp.c	/^static int create_procfs(void)$/;"	f	file:
create_procfs	mach/mt6795/mt_ptp_64.c	/^static int create_procfs(void)$/;"	f	file:
create_sysfs	boot/mt6795/mt_boot.c	/^static int __init create_sysfs(void)$/;"	f	file:
create_sysfs	boot/mt_boot_common.c	/^static int __init create_sysfs(void)$/;"	f	file:
createdDate	mach/mt6795/include/mach/kdump_sdhc.h	/^    WORD    createdDate;         \/\/ date of file creation$/;"	m	struct:__anon176
createdTime	mach/mt6795/include/mach/kdump_sdhc.h	/^    WORD    createdTime;         \/\/ time of file creation$/;"	m	struct:__anon176
createdTimeMsec	mach/mt6795/include/mach/kdump_sdhc.h	/^    BYTE    createdTimeMsec;     \/\/ ??? (milliseconds needs 11 bits for 0-2000)$/;"	m	struct:__anon176
critical_user_active	eccci/ccci_core.h	/^	unsigned char critical_user_active[4];$/;"	m	struct:ccci_modem
crypto	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_EXTENSTION_CRYPTO *crypto;$/;"	m	struct:_SEC_IMG_EXTENSTION_SET
crypto_seed	masp/asf/asf_inc/sec_key.h	/^    unsigned char                       crypto_seed[16];$/;"	m	struct:__anon492
ctl_addr	mach/mt6795/mt_clkmgr.c	/^    void __iomem *ctl_addr;$/;"	m	struct:subsys	file:
ctl_addr	mach/mt6795/mt_clkmgr_64.c	/^    void __iomem *ctl_addr;$/;"	m	struct:subsys	file:
ctl_lock	dual_ccci/ccci_md_main.c	/^    spinlock_t            ctl_lock;$/;"	m	struct:_md_ctl_block	file:
ctlb	dual_ccci/include/ccci_chrdev.h	/^    void                    *ctlb;$/;"	m	struct:_ccci_vir_client
ctlb	dual_ccci/include/ccci_chrdev.h	/^    void                *ctlb;$/;"	m	struct:ccci_dev_client
ctrl	mach/mt6795/ca7_timer.c	/^	unsigned int ctrl;$/;"	m	struct:localtimer_info	file:
ctrl	mach/mt6795/include/mach/camera_isp.h	/^    ISP_ED_BUFQUE_CTRL_ENUM ctrl;$/;"	m	struct:__anon221
ctrl	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_CTRL_ENUM   ctrl;$/;"	m	struct:__anon219
ctrl	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_CTRL_ENUM   ctrl;$/;"	m	struct:__anon229
ctrl	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_BUF_CTRL_ENUM    ctrl;$/;"	m	struct:__anon216
ctrl	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_BUF_CTRL_ENUM    ctrl;$/;"	m	struct:__anon228
ctrl_id	mach/mt6795/mt_ptp.c	/^	ptp_ctrl_id ctrl_id;$/;"	m	struct:ptp_det	file:
ctrl_id	mach/mt6795/mt_ptp_64.c	/^	ptp_ctrl_id ctrl_id;$/;"	m	struct:ptp_det	file:
ctrl_lock	eccci/ccci_core.h	/^	spinlock_t ctrl_lock;$/;"	m	struct:ccci_modem
ctrl_regs	mach/mt6795/mt_ptp2.c	/^    unsigned int volatile ctrl_regs[7];$/;"	m	struct:ptp2_data	file:
ctrl_to_id	mach/mt6795/mt_ptp.c	2517;"	d	file:
ctrl_to_id	mach/mt6795/mt_ptp_64.c	2585;"	d	file:
ctx	masp/asf/core/alg_aes_legacy.c	/^static a_ctx_t                           *ctx;$/;"	v	file:
curIdx	mach/mt6795/camera_isp.c	/^    MUINT32 curIdx[_IRQ_MAX];    $/;"	m	struct:_FW_RCNT_CTRL	file:
cur_dump_enabled	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int cur_dump_enabled;$/;"	m	struct:hps_ctxt_struct
cur_eint_num	mach/mt6795/eint.c	/^static unsigned int cur_eint_num;$/;"	v	file:
cur_iowait	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int cur_iowait;$/;"	m	struct:hps_ctxt_struct
cur_l2c_show	mach/mt6795/mt_l2c.c	/^static ssize_t cur_l2c_show(struct device_driver *driver, char *buf)$/;"	f	file:
cur_l2c_store	mach/mt6795/mt_l2c.c	/^static ssize_t cur_l2c_store(struct device_driver *driver, const char *buf,$/;"	f	file:
cur_loads	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int cur_loads;$/;"	m	struct:hps_ctxt_struct
cur_nr_heavy_task	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int cur_nr_heavy_task;$/;"	m	struct:hps_ctxt_struct
cur_tlp	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int cur_tlp;$/;"	m	struct:hps_ctxt_struct
curr_freq	mach/mt6795/include/mach/mt_freqhopping.h	/^	unsigned int	curr_freq;$/;"	m	struct:__anon86
curr_idx	uart/mt6795/platform_uart.c	/^volatile unsigned int curr_idx;$/;"	v
curr_record	uart/mt6795/platform_uart.c	/^unsigned int curr_record = -1;$/;"	v
curr_rx_idx	uart/mt6795/platform_uart.c	/^volatile unsigned int curr_rx_idx;$/;"	v
curr_rx_record	uart/mt6795/platform_uart.c	/^unsigned int curr_rx_record = -1;$/;"	v
curr_sim_mode	dual_ccci/ccci_chrdev.c	/^unsigned int curr_sim_mode[MAX_MD_NUM];$/;"	v
current_fps	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint16 current_fps;            \/\/current max fps$/;"	m	struct:imgsensor_struct
current_group	mach/mt6795/include/mach/md32_helper.h	/^  int current_group;$/;"	m	struct:__anon153
current_ke_buffer	aee/aed/aed-main.c	/^struct current_ke_buffer {$/;"	s	file:
current_ke_ee_coredump_open	aee/aed/aed-main.c	/^static int current_ke_ee_coredump_open(struct inode *inode, struct file *file)$/;"	f	file:
current_ke_next	aee/aed/aed-main.c	/^static void *current_ke_next(struct seq_file *m, void *p, loff_t *pos)$/;"	f	file:
current_ke_op	aee/aed/aed-main.c	/^static const struct seq_operations current_ke_op = {$/;"	v	typeref:struct:seq_operations	file:
current_ke_show	aee/aed/aed-main.c	/^static int current_ke_show(struct seq_file *m, void *p)$/;"	f	file:
current_ke_start	aee/aed/aed-main.c	/^static void *current_ke_start(struct seq_file *m, loff_t *pos)$/;"	f	file:
current_ke_stop	aee/aed/aed-main.c	/^static void current_ke_stop(struct seq_file *m, void *p)$/;"	f	file:
current_scenario_id	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    MSDK_SCENARIO_ID_ENUM current_scenario_id;\/\/current scenario id$/;"	m	struct:imgsensor_struct
cust_brightness_set	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^typedef int (*cust_brightness_set)(int level, int div);$/;"	t
cust_brightness_set	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^typedef int (*cust_brightness_set)(int level, int div);$/;"	t
cust_hdmi_dpi_gpio_on	mach/mt6795/hiau_ml/hdmi/hdmi_cust.c	/^int cust_hdmi_dpi_gpio_on(int on)$/;"	f
cust_hdmi_dpi_gpio_on	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.c	/^int cust_hdmi_dpi_gpio_on(int on)$/;"	f
cust_hdmi_i2s_gpio_on	mach/mt6795/hiau_ml/hdmi/hdmi_cust.c	/^int cust_hdmi_i2s_gpio_on(int on)$/;"	f
cust_hdmi_i2s_gpio_on	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.c	/^int cust_hdmi_i2s_gpio_on(int on)$/;"	f
cust_hdmi_power_on	mach/mt6795/hiau_ml/hdmi/hdmi_cust.c	/^int cust_hdmi_power_on(int on)$/;"	f
cust_hdmi_power_on	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.c	/^int cust_hdmi_power_on(int on)$/;"	f
cust_headset_settings	mach/mt6795/hiau_ml/accdet/accdet_custom.c	/^static struct headset_mode_settings cust_headset_settings = {$/;"	v	typeref:struct:headset_mode_settings	file:
cust_headset_settings	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom.c	/^static struct headset_mode_settings cust_headset_settings = {$/;"	v	typeref:struct:headset_mode_settings	file:
cust_led_list	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.c	/^static struct cust_mt65xx_led cust_led_list[MT65XX_LED_TYPE_TOTAL] = {$/;"	v	typeref:struct:cust_mt65xx_led	file:
cust_led_list	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.c	/^static struct cust_mt65xx_led cust_led_list[MT65XX_LED_TYPE_TOTAL] = {$/;"	v	typeref:struct:cust_mt65xx_led	file:
cust_mt65xx_led	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^struct cust_mt65xx_led {$/;"	s
cust_mt65xx_led	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^struct cust_mt65xx_led {$/;"	s
cust_name	masp/asf/asf_inc/sec_cipher_header.h	/^    unsigned char cust_name [32];$/;"	m	struct:_SEC_CIPHER_IMG_HEADER
cust_name	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned char cust_name [16];$/;"	m	struct:_SEC_IMG_HEADER_V1
cust_name	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned char cust_name [32];$/;"	m	struct:_SEC_IMG_HEADER_V2
cust_name	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned char cust_name [32];$/;"	m	struct:_SEC_IMG_HEADER_V4
cust_power_on	mach/mt6795/hiau_ml/hdmi/hdmi_cust.c	/^static bool cust_power_on = false;$/;"	v	file:
cust_power_on	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.c	/^static bool cust_power_on = false;$/;"	v	file:
cust_set_brightness	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^typedef int (*cust_set_brightness)(int level);$/;"	t
cust_set_brightness	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^typedef int (*cust_set_brightness)(int level);$/;"	t
cust_vibrator_hw	mach/mt6795/a53ml/vibrator/cust_vibrator.c	/^static struct vibrator_hw cust_vibrator_hw = {$/;"	v	typeref:struct:vibrator_hw	file:
cust_vibrator_hw	mach/mt6795/hiau_ml/vibrator/cust_vibrator.c	/^static struct vibrator_hw cust_vibrator_hw = {$/;"	v	typeref:struct:vibrator_hw	file:
cust_vibrator_hw	mach/mt6795/irmn6795_hiau_64/vibrator/cust_vibrator.c	/^static struct vibrator_hw cust_vibrator_hw = {$/;"	v	typeref:struct:vibrator_hw	file:
custom_cam_cal	mach/mt6795/irmn6795_hiau_64/cam_cal/Makefile	/^custom_cam_cal := $(addsuffix \/, $(shell echo $(CONFIG_CUSTOM_KERNEL_CAM_CAL_DRV)))$/;"	m
custom_kernel_imgsensor	mach/mt6795/irmn6795_hiau_64/imgsensor/Makefile	/^custom_kernel_imgsensor := $(addsuffix \/, $(shell echo $(project_drv)))$/;"	m
cyc_to_ns	mach/mt6795/mt_gpt.c	/^static inline u64 cyc_to_ns(u64 cyc, u32 mult, u32 shift)$/;"	f	file:
d2h_mbx	eemcs/eemcs_boot.h	/^    MAILBOX d2h_mbx;$/;"	m	struct:EEMCS_MAILBOX_st
d2h_sw_int	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	d2h_sw_int:24;$/;"	m	struct:SDIO_WHISR::__anon302::__anon303
d2h_wait_q	eemcs/eemcs_boot.h	/^    wait_queue_head_t d2h_wait_q;$/;"	m	struct:EEMCS_MAILBOX_st
d2h_wakeup_cond	eemcs/eemcs_boot.h	/^    volatile unsigned int d2h_wakeup_cond;$/;"	m	struct:EEMCS_MAILBOX_st
d2hrm0r	eemcs/lte_hif_sdio.h	/^	KAL_UINT32		d2hrm0r ;$/;"	m	struct:SDIO_ENHANCE_WHISR
d2hrm1r	eemcs/lte_hif_sdio.h	/^	KAL_UINT32		d2hrm1r ;$/;"	m	struct:SDIO_ENHANCE_WHISR
d_type	eemcs/eemcs_ccci.h	/^    unsigned int d_type:3;$/;"	m	struct:__anon295
dacr	mach/mt6795/mt_dormant.c	/^    unsigned dacr;$/;"	m	struct:os_state	file:
dapc_cmd_t	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^} dapc_cmd_t;$/;"	t	typeref:struct:__anon235
dapc_rsp_t	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^} dapc_rsp_t;$/;"	t	typeref:struct:__anon236
dapc_tciMessage_t	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^} dapc_tciMessage_t;$/;"	t	typeref:struct:__anon237
dat0rddly	mach/mt6795/include/mach/board.h	/^    unsigned char  dat0rddly;              $/;"	m	struct:msdc_hw
dat1rddly	mach/mt6795/include/mach/board.h	/^    unsigned char  dat1rddly;              $/;"	m	struct:msdc_hw
dat2rddly	mach/mt6795/include/mach/board.h	/^    unsigned char  dat2rddly;              $/;"	m	struct:msdc_hw
dat3rddly	mach/mt6795/include/mach/board.h	/^    unsigned char  dat3rddly;              $/;"	m	struct:msdc_hw
dat4rddly	mach/mt6795/include/mach/board.h	/^    unsigned char  dat4rddly;              $/;"	m	struct:msdc_hw
dat5rddly	mach/mt6795/include/mach/board.h	/^    unsigned char  dat5rddly;              $/;"	m	struct:msdc_hw
dat6rddly	mach/mt6795/include/mach/board.h	/^    unsigned char  dat6rddly;              $/;"	m	struct:msdc_hw
dat7rddly	mach/mt6795/include/mach/board.h	/^    unsigned char  dat7rddly;              $/;"	m	struct:msdc_hw
dat_drv	mach/mt6795/include/mach/board.h	/^    unsigned char  dat_drv;                $/;"	m	struct:msdc_hw
dat_drv_sd_18	mach/mt6795/include/mach/board.h	/^    unsigned char  dat_drv_sd_18;          $/;"	m	struct:msdc_hw
dat_drv_sd_18_ddr50	mach/mt6795/include/mach/board.h	/^    unsigned char  dat_drv_sd_18_ddr50;    $/;"	m	struct:msdc_hw
dat_drv_sd_18_sdr104	mach/mt6795/include/mach/board.h	/^    unsigned char  dat_drv_sd_18_sdr104;    $/;"	m	struct:msdc_hw
dat_drv_sd_18_sdr50	mach/mt6795/include/mach/board.h	/^    unsigned char  dat_drv_sd_18_sdr50;    $/;"	m	struct:msdc_hw
data	aee/aed/aed-main.c	/^	void *data;$/;"	m	struct:current_ke_buffer	file:
data	aee/aed/dram_console.c	/^	uint8_t data[0];$/;"	m	struct:dram_console_buffer	file:
data	conn_md/include/conn_md_dump.h	/^	uint8 data[LENGTH_PER_PACKAGE];$/;"	m	struct:_CONN_MD_DMP_MSG_STR_
data	dual_ccci/include/ccci_ipc.h	/^    uint8 data[0];$/;"	m	struct:__anon363
data	dual_ccci/include/ccci_ipc.h	/^    void *data;$/;"	m	struct:__anon368
data	dual_ccci/include/ccci_ipc.h	/^   uint8    data[0];$/;"	m	struct:__anon364
data	dual_ccci/include/ccci_layer.h	/^        ccci_msg_t data;$/;"	m	union:dump_debug_info::__anon391
data	dual_ccci/include/ccci_layer.h	/^    unsigned int data[2];$/;"	m	struct:__anon387
data	dual_ccci/include/ccci_layer.h	/^    unsigned int data[2];$/;"	m	struct:_ccci_common_msg
data	dual_ccci/include/ccif.h	/^    unsigned int data[2];$/;"	m	struct:__anon375
data	eccci/ccci_core.h	/^		ccci_msg_t data;$/;"	m	union:dump_debug_info::__anon437
data	eccci/ccci_core.h	/^	u32 data[2]; $/;"	m	struct:ccci_header
data	eccci/port_ipc.h	/^	u8  data[0];$/;"	m	struct:local_para
data	eccci/port_ipc.h	/^   u8	data[0];$/;"	m	struct:peer_buff
data	eemcs/eemcs_boot.h	/^    } data;$/;"	m	struct:EEMCS_BOOT_UT_CMD_st	typeref:union:EEMCS_BOOT_UT_CMD_st::__anon337
data	eemcs/eemcs_ccci.h	/^        KAL_UINT32 data[2];$/;"	m	union:__anon291::__anon292
data	eemcs/eemcs_expt.h	/^		CCCI_BUFF_T data;$/;"	m	union:dump_debug_info::__anon345
data	eemcs/eemcs_ipc.h	/^	uint8 data[0];$/;"	m	struct:__anon310
data	eemcs/eemcs_ipc.h	/^   uint8	data[0];$/;"	m	struct:__anon311
data	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	long                   data;$/;"	m	struct:cust_mt65xx_led
data	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_BUF_INFO_STRUCT  data[ISP_RT_BUF_SIZE];$/;"	m	struct:__anon210
data	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_BUF_INFO_STRUCT  data[P1_DEQUE_CNT];$/;"	m	struct:__anon209
data	mach/mt6795/include/mach/dma.h	/^    void *data;$/;"	m	struct:mt_gdma_conf
data	mach/mt6795/include/mach/isp.h	/^    unsigned long data;   \/\/ pointer to mt_isp_reg_t$/;"	m	struct:mt_isp_reg_io_s
data	mach/mt6795/include/mach/md32_helper.h	/^    u32               data;$/;"	m	struct:__anon154
data	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	long                   data;$/;"	m	struct:cust_mt65xx_led
data	mach/mt6795/mt_spower_data.h	/^	int *data; 		\/\/ array[VSIZE + TSIZE + (VSIZE*TSIZE)];$/;"	m	struct:sptab_s
data	masp/asf/asf_inc/sec_nvram.h	/^    unsigned char data[NVRAM_CIPHER_LEN];$/;"	m	struct:__anon512
data0	dual_ccci/include/ccci_layer.h	/^        unsigned int data0;    \/\/ For ccci common data[0]$/;"	m	union:_ccci_msg::__anon389
data0	eccci/ccci_core.h	/^		u32 data0;	$/;"	m	union:_ccci_msg::__anon435
data0	eemcs/eemcs_boot.h	/^    unsigned int data0;$/;"	m	struct:MAILBOX_st
data0	eemcs/eemcs_ccci.h	/^            KAL_UINT32 data0;$/;"	m	struct:__anon291::__anon292::__anon293
data1	dual_ccci/include/ccci_layer.h	/^        unsigned int data1;    \/\/ For ccci common data[1]$/;"	m	union:_ccci_msg::__anon390
data1	eccci/ccci_core.h	/^		u32 data1;	$/;"	m	union:_ccci_msg::__anon436
data1	eemcs/eemcs_boot.h	/^    unsigned int data1;$/;"	m	struct:MAILBOX_st
data1	eemcs/eemcs_ccci.h	/^            KAL_UINT32 data1;$/;"	m	struct:__anon291::__anon292::__anon293
dataMutex	mach/mt6795/include/mach/m4u.h	/^    struct mutex dataMutex; $/;"	m	struct:__anon110	typeref:struct:__anon110::mutex
data_addr	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^    uint32_t    data_addr;$/;"	m	struct:__anon237
data_allow_len	eccci/modem_cldma.h	/^	u16	data_allow_len;$/;"	m	struct:cldma_rgpd
data_buf	eemcs/lte_hif_sdio.h	/^	KAL_UINT8	*data_buf ;$/;"	m	struct:HIF_SDIO_HANDLE
data_buf_offset	eemcs/lte_hif_sdio.h	/^	KAL_UINT32	data_buf_offset ;$/;"	m	struct:HIF_SDIO_HANDLE
data_buff_bd_ptr	eccci/modem_cldma.h	/^	u32	data_buff_bd_ptr;$/;"	m	struct:cldma_rgpd
data_buff_bd_ptr	eccci/modem_cldma.h	/^	u32	data_buff_bd_ptr;$/;"	m	struct:cldma_tgpd
data_buff_len	eccci/modem_cldma.h	/^	u16	data_buff_len;$/;"	m	struct:cldma_rgpd
data_buff_len	eccci/modem_cldma.h	/^	u16	data_buff_len;$/;"	m	struct:cldma_tgpd
data_buffer_ptr_saved	eccci/ccci_core.h	/^	dma_addr_t data_buffer_ptr_saved;$/;"	m	struct:ccci_request
data_connect_sta	dual_ccci/ccci_md_main.c	/^volatile atomic_t data_connect_sta[MAX_MD_NUM];$/;"	v
data_count	eccci/modem_ut.h	/^	unsigned int data_count; \/\/ packet size accumulation$/;"	m	struct:md_ut_queue
data_hdr	aee/ipanic/ipanic.h	/^	struct ipanic_data_header data_hdr[IPANIC_NR_SECTIONS];$/;"	m	struct:ipanic_header	typeref:struct:ipanic_header::ipanic_data_header
data_len	eemcs/lte_dev_test.c	/^	unsigned int data_len;$/;"	m	struct:__anon281	file:
data_len	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^    uint32_t    data_len;$/;"	m	struct:__anon237
data_offset	mach/mt6795/include/mach/board.h	/^    unsigned long  data_offset;            $/;"	m	struct:msdc_hw
data_pins	mach/mt6795/include/mach/board.h	/^    unsigned long  data_pins;              $/;"	m	struct:msdc_hw
data_ptr	eemcs/lte_dev_test.c	/^	char *data_ptr;$/;"	m	struct:__anon281	file:
data_ptr	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_BUF_INFO_STRUCT*  data_ptr;$/;"	m	struct:__anon216
data_ptr	mach/mt6795/include/mach/camera_isp.h	/^    compat_uptr_t           data_ptr;$/;"	m	struct:__anon228
data_ptr	mach/mt6795/include/mach/camera_isp.h	/^    compat_uptr_t         data_ptr;$/;"	m	struct:__anon229
data_ptr	mach/mt6795/include/mach/camera_isp.h	/^    signed int*            data_ptr;$/;"	m	struct:__anon219
data_ptr_pa	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int data_ptr_pa;$/;"	m	struct:_cq_cmd_st_
datas	aee/ipanic/ipanic.h	/^	u32 datas;		\/* bitmap of data sections dumped *\/$/;"	m	struct:ipanic_header
date	mach/mt6795/include/mach/kdump_sdhc.h	/^    WORD    date;                \/\/ date of last file change$/;"	m	struct:__anon176
datwrddly	mach/mt6795/include/mach/board.h	/^    unsigned char  datwrddly;              $/;"	m	struct:msdc_hw
dbOption	aee/aed/aed.h	/^	unsigned int dbOption;	\/* DB dump option *\/$/;"	m	struct:__anon427
db_opt	aee/aed/aed-main.c	/^	int db_opt;$/;"	m	struct:aed_eerec	file:
dbgMask	mach/mt6795/isp.c	/^static u32 dbgMask = 0x000000FF;$/;"	v	file:
dbg_data	mach/mt6795/mt_cpuidle.c	/^	unsigned int dbg_data[40]; $/;"	m	struct:cluster_context	file:
dbg_data	mach/mt6795/mt_cpuidle64.c	/^	unsigned long dbg_data[40]; $/;"	m	struct:cluster_context	file:
dbg_data	mach/mt6795/mt_dormant.c	/^    unsigned int  dbg_data[32]; \/* Entry for Debug context. *\/$/;"	m	struct:ns_cpu_context	file:
dbg_info_ccmni_t	dual_ccci/include/ccmni_net.h	/^} dbg_info_ccmni_t;$/;"	t	typeref:struct:__anon409
dbg_mem_read	mach/mt6795/include/mach/mt_dbg_v71.h	62;"	d
dbg_mem_write	mach/mt6795/include/mach/mt_dbg_v71.h	63;"	d
dbg_printk	mach/mt6795/mt_mcu.c	20;"	d	file:
dbg_printk	mach/mt6795/mt_mcu.c	22;"	d	file:
dbg_reg_copy	mach/mt6795/include/mach/mt_dbg_v71.h	318;"	d
dbg_reg_dump_driver	dbg_dump/dbg_dump.c	/^static struct platform_driver dbg_reg_dump_driver = {$/;"	v	typeref:struct:platform_driver	file:
dbg_reg_dump_exit	dbg_dump/dbg_dump.c	/^module_exit(dbg_reg_dump_exit);$/;"	v
dbg_reg_dump_exit	dbg_dump/dbg_dump.c	/^static void __exit dbg_reg_dump_exit(void)$/;"	f	file:
dbg_reg_dump_init	dbg_dump/dbg_dump.c	/^module_init(dbg_reg_dump_init);$/;"	v
dbg_reg_dump_init	dbg_dump/dbg_dump.c	/^static int __init dbg_reg_dump_init(void)$/;"	f	file:
dbg_reg_dump_probe	dbg_dump/dbg_dump.c	/^int dbg_reg_dump_probe(struct platform_device *pdev)$/;"	f
dbgapb_base	eccci/mt6795/ccci_platform.c	/^unsigned long dbgapb_base;$/;"	v
dbgapb_base	mach/mt6795/mt_cpuidle64.c	/^static unsigned long dbgapb_base;$/;"	v	file:
dbgmsg	mach/mt6795/eint.c	29;"	d	file:
dbgmsg	mach/mt6795/eint.c	31;"	d	file:
dbgreg_rw_handlers	mach/mt6795/mt_dormant.c	/^dbgreg_rw_ops dbgreg_rw_handlers[] = {$/;"	v
dbgreg_rw_ops	mach/mt6795/mt_dormant.c	/^} dbgreg_rw_ops;$/;"	t	typeref:struct:__anon278	file:
dbgregs_hotplug_callback	mach/mt6795/mt_dbg.c	/^dbgregs_hotplug_callback(struct notifier_block *nfb, unsigned long action, void *hcpu)$/;"	f
dcm_CA7_L2_share_256K_to_external_enable	mach/mt6795/mt_dcm.c	/^void dcm_CA7_L2_share_256K_to_external_enable(bool enable)$/;"	f
dcm_CA7_L2_share_256K_to_external_enable	mach/mt6795/mt_dcm_64.c	/^void dcm_CA7_L2_share_256K_to_external_enable(bool enable)$/;"	f
dcm_CAM1_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_CAM1_base;$/;"	v
dcm_CAM1_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_CAM1_base;$/;"	v
dcm_DRAMC0_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_DRAMC0_base;$/;"	v
dcm_DRAMC0_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_DRAMC0_base;$/;"	v
dcm_DRAMC1_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_DRAMC1_base;$/;"	v
dcm_DRAMC1_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_DRAMC1_base;$/;"	v
dcm_E3TCM_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_E3TCM_base;$/;"	v
dcm_E3TCM_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_E3TCM_base;$/;"	v
dcm_EMI_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_EMI_base;$/;"	v
dcm_EMI_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_EMI_base;$/;"	v
dcm_FDVT_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_FDVT_base;$/;"	v
dcm_FDVT_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_FDVT_base;$/;"	v
dcm_I2C0_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_I2C0_base;$/;"	v
dcm_I2C0_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_I2C0_base;$/;"	v
dcm_I2C1_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_I2C1_base;$/;"	v
dcm_I2C1_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_I2C1_base;$/;"	v
dcm_I2C2_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_I2C2_base;$/;"	v
dcm_I2C2_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_I2C2_base;$/;"	v
dcm_I2C3_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_I2C3_base;$/;"	v
dcm_I2C3_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_I2C3_base;$/;"	v
dcm_I2C4_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_I2C4_base;$/;"	v
dcm_I2C4_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_I2C4_base;$/;"	v
dcm_INFRACFG_AO_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_INFRACFG_AO_base;$/;"	v
dcm_INFRACFG_AO_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_INFRACFG_AO_base;$/;"	v
dcm_JPGDEC_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_JPGDEC_base;$/;"	v
dcm_JPGDEC_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_JPGDEC_base;$/;"	v
dcm_JPGENC_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_JPGENC_base;$/;"	v
dcm_JPGENC_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_JPGENC_base;$/;"	v
dcm_M4U_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_M4U_base;$/;"	v
dcm_M4U_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_M4U_base;$/;"	v
dcm_MCUCFG_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_MCUCFG_base;$/;"	v
dcm_MCUCFG_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_MCUCFG_base;$/;"	v
dcm_MJC_CONFIG_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_MJC_CONFIG_base;$/;"	v
dcm_MJC_CONFIG_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_MJC_CONFIG_base;$/;"	v
dcm_MMSYS_CONFIG_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_MMSYS_CONFIG_base;$/;"	v
dcm_MMSYS_CONFIG_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_MMSYS_CONFIG_base;$/;"	v
dcm_MSDC0_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_MSDC0_base;$/;"	v
dcm_MSDC0_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_MSDC0_base;$/;"	v
dcm_MSDC1_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_MSDC1_base;$/;"	v
dcm_MSDC1_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_MSDC1_base;$/;"	v
dcm_MSDC2_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_MSDC2_base;$/;"	v
dcm_MSDC2_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_MSDC2_base;$/;"	v
dcm_MSDC3_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_MSDC3_base;$/;"	v
dcm_MSDC3_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_MSDC3_base;$/;"	v
dcm_PERICFG_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_PERICFG_base;$/;"	v
dcm_PERICFG_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_PERICFG_base;$/;"	v
dcm_PERISYS_IOMMU_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_PERISYS_IOMMU_base;$/;"	v
dcm_PERISYS_IOMMU_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_PERISYS_IOMMU_base;$/;"	v
dcm_PMIC_WRAP_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_PMIC_WRAP_base;$/;"	v
dcm_PMIC_WRAP_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_PMIC_WRAP_base;$/;"	v
dcm_SMI_COMMO_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_SMI_COMMO_base;$/;"	v
dcm_SMI_COMMO_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_SMI_COMMO_base;$/;"	v
dcm_SMI_LARB0_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_SMI_LARB0_base;$/;"	v
dcm_SMI_LARB0_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_SMI_LARB0_base;$/;"	v
dcm_SMI_LARB1_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_SMI_LARB1_base;$/;"	v
dcm_SMI_LARB1_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_SMI_LARB1_base;$/;"	v
dcm_SMI_LARB2_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_SMI_LARB2_base;$/;"	v
dcm_SMI_LARB2_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_SMI_LARB2_base;$/;"	v
dcm_SMI_LARB3_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_SMI_LARB3_base;$/;"	v
dcm_SMI_LARB3_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_SMI_LARB3_base;$/;"	v
dcm_SMI_LARB5_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_SMI_LARB5_base;$/;"	v
dcm_SMI_LARB5_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_SMI_LARB5_base;$/;"	v
dcm_TOPCKGEN_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_TOPCKGEN_base;$/;"	v
dcm_TOPCKGEN_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_TOPCKGEN_base;$/;"	v
dcm_USB0_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_USB0_base;$/;"	v
dcm_USB0_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_USB0_base;$/;"	v
dcm_VDEC_GCON_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_VDEC_GCON_base;$/;"	v
dcm_VDEC_GCON_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_VDEC_GCON_base;$/;"	v
dcm_VENC_base	mach/mt6795/mt_dcm.c	/^void __iomem  *dcm_VENC_base;$/;"	v
dcm_VENC_base	mach/mt6795/mt_dcm_64.c	/^void __iomem  *dcm_VENC_base;$/;"	v
dcm_attr	mach/mt6795/mt_dcm.c	861;"	d	file:
dcm_attr	mach/mt6795/mt_dcm_64.c	883;"	d	file:
dcm_clrl	mach/mt6795/mt_dcm.c	112;"	d	file:
dcm_clrl	mach/mt6795/mt_dcm_64.c	111;"	d	file:
dcm_dbg	mach/mt6795/mt_dcm.c	77;"	d	file:
dcm_dbg	mach/mt6795/mt_dcm.c	95;"	d	file:
dcm_dbg	mach/mt6795/mt_dcm_64.c	76;"	d	file:
dcm_dbg	mach/mt6795/mt_dcm_64.c	94;"	d	file:
dcm_disable	mach/mt6795/mt_dcm.c	/^void dcm_disable(unsigned int type)$/;"	f
dcm_disable	mach/mt6795/mt_dcm_64.c	/^void dcm_disable(unsigned int type)$/;"	f
dcm_dump_base_reg	mach/mt6795/mt_dcm.c	/^void dcm_dump_base_reg(void)$/;"	f
dcm_dump_base_reg	mach/mt6795/mt_dcm_64.c	/^void dcm_dump_base_reg(void)$/;"	f
dcm_dump_regs	mach/mt6795/mt_dcm.c	/^void dcm_dump_regs(unsigned int type)$/;"	f
dcm_dump_regs	mach/mt6795/mt_dcm_64.c	/^void dcm_dump_regs(unsigned int type)$/;"	f
dcm_enable	mach/mt6795/mt_dcm.c	/^void dcm_enable(unsigned int type)$/;"	f
dcm_enable	mach/mt6795/mt_dcm_64.c	/^void dcm_enable(unsigned int type)$/;"	f
dcm_err	mach/mt6795/mt_dcm.c	71;"	d	file:
dcm_err	mach/mt6795/mt_dcm.c	86;"	d	file:
dcm_err	mach/mt6795/mt_dcm_64.c	70;"	d	file:
dcm_err	mach/mt6795/mt_dcm_64.c	85;"	d	file:
dcm_info	mach/mt6795/mt_dcm.c	75;"	d	file:
dcm_info	mach/mt6795/mt_dcm.c	92;"	d	file:
dcm_info	mach/mt6795/mt_dcm_64.c	74;"	d	file:
dcm_info	mach/mt6795/mt_dcm_64.c	91;"	d	file:
dcm_initiated	mach/mt6795/mt_dcm_64.c	/^static unsigned int dcm_initiated = 0;$/;"	v	file:
dcm_iomap	mach/mt6795/mt_dcm.c	/^void dcm_iomap(void)$/;"	f
dcm_iomap	mach/mt6795/mt_dcm_64.c	/^void dcm_iomap(void)$/;"	f
dcm_name	mach/mt6795/mt_dcm.c	/^static const char *dcm_name[NR_DCMS] = {$/;"	v	file:
dcm_name	mach/mt6795/mt_dcm_64.c	/^static const char *dcm_name[NR_DCMS] = {$/;"	v	file:
dcm_org	mach/mt6795/mt_dcm.c	1410;"	d	file:
dcm_org	mach/mt6795/mt_dcm_64.c	1376;"	d	file:
dcm_readl	mach/mt6795/mt_dcm.c	105;"	d	file:
dcm_readl	mach/mt6795/mt_dcm_64.c	104;"	d	file:
dcm_setl	mach/mt6795/mt_dcm.c	110;"	d	file:
dcm_setl	mach/mt6795/mt_dcm_64.c	109;"	d	file:
dcm_sta	mach/mt6795/mt_dcm.c	/^static unsigned int dcm_sta = 0;$/;"	v	file:
dcm_sta	mach/mt6795/mt_dcm_64.c	/^static unsigned int dcm_sta = 0;$/;"	v	file:
dcm_state	mach/mt6795/mt_dcm.c	/^dcm_attr(dcm_state);$/;"	v
dcm_state	mach/mt6795/mt_dcm_64.c	/^dcm_attr(dcm_state);$/;"	v
dcm_state_show	mach/mt6795/mt_dcm.c	/^static ssize_t dcm_state_show(struct kobject *kobj, struct kobj_attribute *attr, char *buf)$/;"	f	file:
dcm_state_show	mach/mt6795/mt_dcm_64.c	/^static ssize_t dcm_state_show(struct kobject *kobj, struct kobj_attribute *attr, char *buf)$/;"	f	file:
dcm_state_store	mach/mt6795/mt_dcm.c	/^static ssize_t dcm_state_store(struct kobject *kobj, struct kobj_attribute *attr,const char *buf, size_t n)$/;"	f	file:
dcm_state_store	mach/mt6795/mt_dcm_64.c	/^static ssize_t dcm_state_store(struct kobject *kobj, struct kobj_attribute *attr,const char *buf, size_t n)$/;"	f	file:
dcm_ver	mach/mt6795/mt_dcm.c	79;"	d	file:
dcm_ver	mach/mt6795/mt_dcm.c	98;"	d	file:
dcm_ver	mach/mt6795/mt_dcm_64.c	78;"	d	file:
dcm_ver	mach/mt6795/mt_dcm_64.c	97;"	d	file:
dcm_warn	mach/mt6795/mt_dcm.c	73;"	d	file:
dcm_warn	mach/mt6795/mt_dcm.c	89;"	d	file:
dcm_warn	mach/mt6795/mt_dcm_64.c	72;"	d	file:
dcm_warn	mach/mt6795/mt_dcm_64.c	88;"	d	file:
dcm_writel	mach/mt6795/mt_dcm.c	108;"	d	file:
dcm_writel	mach/mt6795/mt_dcm_64.c	107;"	d	file:
dcvalues	mach/mt6795/mt_ptp.c	/^	unsigned int dcvalues[NR_PTP_PHASE];$/;"	m	struct:ptp_det	file:
dcvalues	mach/mt6795/mt_ptp_64.c	/^	unsigned int dcvalues[NR_PTP_PHASE];$/;"	m	struct:ptp_det	file:
ddlsel	mach/mt6795/include/mach/board.h	/^    unsigned char  ddlsel;                 $/;"	m	struct:msdc_hw
dds	mach/mt6795/include/mach/mt_freqhopping.h	/^	unsigned int	 dds;$/;"	m	struct:freqhopping_ssc
deassert	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	enum tl_spi_deassert_mode deassert;$/;"	m	struct:mt_tl_chip_conf	typeref:enum:mt_tl_chip_conf::tl_spi_deassert_mode
deb_time	mach/mt6795/eint.c	/^    unsigned int deb_time[EINT_MAX_CHANNEL];$/;"	m	struct:__anon271	file:
deb_time	mach/mt6795/eint.c	/^  unsigned int deb_time[EINT_MAX_CHANNEL];$/;"	m	struct:__anon274	file:
debounce0	mach/mt6795/hiau_ml/accdet/accdet_custom.h	/^    int debounce0;	\/\/hook switch or double check debounce$/;"	m	struct:headset_mode_settings
debounce0	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom.h	/^    int debounce0;	\/\/hook switch or double check debounce$/;"	m	struct:headset_mode_settings
debounce1	mach/mt6795/hiau_ml/accdet/accdet_custom.h	/^    int debounce1;	\/\/mic bias debounce$/;"	m	struct:headset_mode_settings
debounce1	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom.h	/^    int debounce1;	\/\/mic bias debounce$/;"	m	struct:headset_mode_settings
debounce3	mach/mt6795/hiau_ml/accdet/accdet_custom.h	/^    int debounce3;	\/\/plug out debounce$/;"	m	struct:headset_mode_settings
debounce3	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom.h	/^    int debounce3;	\/\/plug out debounce$/;"	m	struct:headset_mode_settings
debug_buff	eemcs/eemcs_boot.h	/^    KAL_UINT8 *debug_buff;              \/* Used to store message from MD *\/$/;"	m	struct:EEMCS_BOOT_SET_st
debug_context_t	mach/mt6795/mt_dormant.c	/^} debug_context_t;              \/* total size 88 * 4 = 352 bytes *\/$/;"	t	typeref:struct:__anon275	file:
debug_dormant_bypass	mach/mt6795/mt_cpuidle.c	/^volatile int debug_dormant_bypass=0;$/;"	v
debug_dormant_bypass	mach/mt6795/mt_cpuidle64.c	/^volatile int debug_dormant_bypass=0;$/;"	v
debug_enable_show	ccci_util/ccci_util_lib_sys.c	/^static ssize_t debug_enable_show(char *buf)$/;"	f	file:
debug_enable_store	ccci_util/ccci_util_lib_sys.c	/^static ssize_t debug_enable_store(const char *buf, size_t count)$/;"	f	file:
debug_entry	uart/uart.c	/^struct mtuart_entry debug_entry = {$/;"	v	typeref:struct:mtuart_entry
debug_id	eccci/modem_ccif.h	/^    unsigned char debug_id;$/;"	m	struct:md_ccif_queue
debug_id	eccci/modem_cldma.h	/^	u16	debug_id;$/;"	m	struct:cldma_rgpd
debug_id	eccci/modem_cldma.h	/^	u16	debug_id;$/;"	m	struct:cldma_tgpd
debug_id	eccci/modem_cldma.h	/^	u16 debug_id;$/;"	m	struct:md_cd_queue
debug_info	eccci/ccci_core.h	/^	DEBUG_INFO_T debug_info;$/;"	m	struct:ccci_modem
debug_offset	eemcs/eemcs_boot.h	/^    KAL_UINT32 debug_offset;            \/* Indicator of debug_buff *\/$/;"	m	struct:EEMCS_BOOT_SET_st
debug_registers_t	mach/mt6795/mt_dormant.c	/^} debug_registers_t;$/;"	t	typeref:struct:__anon276	file:
decode_buffer	dual_ccci/ccmni_net.c	/^    unsigned char        decode_buffer[CCCI1_CCMNI_BUF_SIZE];$/;"	m	struct:__anon353	file:
dedicatedEn	mach/mt6795/eint.c	/^  int   dedicatedEn;$/;"	m	struct:__anon273	file:
deep_idle_ctrl_cb	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^	wmt_deep_idle_ctrl_cb deep_idle_ctrl_cb;$/;"	m	struct:_CMB_STUB_CB_
default_sta	mach/mt6795/mt_clkmgr.c	/^    unsigned int default_sta;$/;"	m	struct:subsys	file:
default_sta	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int default_sta;$/;"	m	struct:subsys	file:
deg	mach/mt6795/mt_spower_data.h	/^	int deg;$/;"	m	struct:temperature_row_s
deg	mach/mt6795/mt_spower_data.h	406;"	d
deinit	mach/mt6795/include/mach/mt_mon.h	/^    int				(*deinit)(void);$/;"	m	struct:mtk_monitor
deint_func	mach/mt6795/eint.c	/^    void (*deint_func[DEINT_MAX_CHANNEL]) (void);$/;"	m	struct:__anon272	file:
deint_func	mach/mt6795/eint.c	/^}deint_func;$/;"	t	typeref:struct:__anon272	file:
del_hw_watchpoint	mach/mt6795/hw_watchpoint.c	/^int del_hw_watchpoint(struct wp_event *wp_event)$/;"	f
dequedNum	mach/mt6795/camera_isp.c	/^    volatile MINT32 dequedNum;  $/;"	m	struct:__anon41	file:
desc_ext_len	eccci/modem_cldma.h	/^	u8	desc_ext_len;$/;"	m	struct:cldma_tgpd
dest_mod_id	dual_ccci/include/ccci_ipc.h	/^    uint32           dest_mod_id;$/;"	m	struct:ipc_ilm_struct
dest_mod_id	eccci/port_ipc.h	/^    u32 dest_mod_id;$/;"	m	struct:__anon452
dest_mod_id	eccci/port_ipc.h	/^    u32 dest_mod_id;$/;"	m	struct:ccci_ipc_ilm
dest_mod_id	eemcs/eemcs_ipc.h	/^    uint32           dest_mod_id;$/;"	m	struct:ipc_ilm_struct
destroy_file_data	eemcs/eemcs_fs_ut.c	/^void destroy_file_data(void *data)$/;"	f
destroy_sysfs	boot/mt_boot_common.c	/^static void __exit destroy_sysfs(void)$/;"	f	file:
det_id	mach/mt6795/mt_ptp.c	/^	ptp_det_id det_id;$/;"	m	struct:ptp_ctrl	file:
det_id	mach/mt6795/mt_ptp_64.c	/^	ptp_det_id det_id;$/;"	m	struct:ptp_ctrl	file:
det_to_id	mach/mt6795/mt_ptp.c	2511;"	d	file:
det_to_id	mach/mt6795/mt_ptp_64.c	2583;"	d	file:
detail	aee/aed/aed.h	/^	__u32 detail;$/;"	m	struct:aee_ioctl
dev	dual_ccci/ccmni_net.c	/^    struct net_device    *dev;$/;"	m	struct:__anon353	typeref:struct:__anon353::net_device	file:
dev	dual_ccci/ccmni_v2_net.c	/^    struct net_device    *dev;$/;"	m	struct:__anon355	typeref:struct:__anon355::net_device	file:
dev	eemcs/eccmni.h	/^    struct net_device *dev;$/;"	m	struct:__anon339	typeref:struct:__anon339::net_device
dev	mach/mt6795/camera_fdvt.c	/^    struct device *dev;$/;"	m	struct:fdvt_device	typeref:struct:fdvt_device::device	file:
dev	mach/mt6795/camera_isp.c	/^    struct device *dev;$/;"	m	struct:cam_isp_device	typeref:struct:cam_isp_device::device	file:
dev_char_close	eccci/port_char.c	/^static int dev_char_close(struct inode *inode, struct file *file)$/;"	f	file:
dev_char_close_check	eccci/port_char.c	/^static int dev_char_close_check(struct ccci_port *port)$/;"	f	file:
dev_char_compat_ioctl	eccci/port_char.c	/^static long dev_char_compat_ioctl( struct file *filp, unsigned int cmd, unsigned long arg)$/;"	f	file:
dev_char_ioctl	eccci/port_char.c	/^static long dev_char_ioctl( struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
dev_char_open	eccci/port_char.c	/^static int dev_char_open(struct inode *inode, struct file *file)$/;"	f	file:
dev_char_open_check	eccci/port_char.c	/^static void dev_char_open_check(struct ccci_port *port)$/;"	f	file:
dev_char_poll	eccci/port_char.c	/^unsigned int dev_char_poll(struct file *fp, struct poll_table_struct *poll)$/;"	f
dev_char_read	eccci/port_char.c	/^static ssize_t dev_char_read(struct file *file, char *buf, size_t count, loff_t *ppos)$/;"	f	file:
dev_char_write	eccci/port_char.c	/^static ssize_t dev_char_write(struct file *file, const char __user *buf, size_t count, loff_t *ppos)$/;"	f	file:
dev_class	dual_ccci/ccci_mk_node.c	/^static void                        *dev_class = NULL;$/;"	v	file:
dev_class	eccci/ccci_core.c	/^static void *dev_class = NULL;$/;"	v	file:
dev_class_sdio_on	eemcs/lte_main.c	/^struct class *dev_class_sdio_on;$/;"	v	typeref:struct:class
dev_fops	mach/mt6795/mon_interface.c	/^static struct file_operations dev_fops = {$/;"	v	typeref:struct:file_operations	file:
dev_isp	mach/mt6795/isp.c	/^static dev_t dev_isp;$/;"	v	file:
dev_list	dual_ccci/include/ccci_chrdev.h	/^    struct list_head        dev_list;$/;"	m	struct:_ccci_vir_client	typeref:struct:_ccci_vir_client::list_head
dev_list	dual_ccci/include/ccci_chrdev.h	/^    struct list_head    dev_list;$/;"	m	struct:ccci_dev_client	typeref:struct:ccci_dev_client::list_head
dev_name	eemcs/eemcs_ipc.h	/^    KAL_CHAR            dev_name[32];$/;"	m	struct:_eemcs_ipc_node_t
dev_sdio_on	eemcs/lte_main.c	/^dev_t dev_sdio_on;$/;"	v
dev_state	eemcs/eemcs_ipc.h	/^    atomic_t            dev_state;  \/*0: close 1:open*\/$/;"	m	struct:_eemcs_ipc_node_t
dev_test_at_msg_status	eemcs/lte_dev_test.c	/^static at_msg_status    dev_test_at_msg_status;$/;"	v	file:
dev_test_athif_cmd_t	eemcs/lte_dev_test.c	/^static athif_cmd_t      *dev_test_athif_cmd_t;$/;"	v	file:
dev_test_athif_result_t	eemcs/lte_dev_test.c	/^static athif_status_t   *dev_test_athif_result_t;$/;"	v	file:
deviceId	masp/mt6795/mach/hacc_tee_req.c	/^uint32_t deviceId = MC_DEVICE_ID_DEFAULT;$/;"	v
device_read	eemcs/lte_main.c	/^static ssize_t device_read(struct file *filp, char __user *buffer, size_t length, loff_t *offset)$/;"	f	file:
device_write	eemcs/lte_main.c	/^static ssize_t device_write(struct file *filp, const char __user *buff, size_t len, loff_t *off)$/;"	f	file:
devices_sdio_on	eemcs/lte_main.c	/^struct device *devices_sdio_on;$/;"	v	typeref:struct:device
devid	mach/mt6795/mt_dormant.c	/^	unsigned const devid;	\/*      1010  Read only                                    *\/$/;"	m	struct:__anon276	file:
devid1	mach/mt6795/mt_dormant.c	/^	unsigned const devid1;	\/*      1009  Read only                                    *\/$/;"	m	struct:__anon276	file:
devid2	mach/mt6795/mt_dormant.c	/^	unsigned const devid2;	\/*      1008  Read only                                    *\/$/;"	m	struct:__anon276	file:
devide_by_0	aee/aed/aed-debug.c	/^static void noinline devide_by_0(void)$/;"	f	file:
devinfo	mach/mt6795/mt_ptp.c	/^struct devinfo {$/;"	s	file:
devinfo	mach/mt6795/mt_ptp.c	/^} devinfo[] = {$/;"	v	typeref:struct:devinfo
devinfo	mach/mt6795/mt_ptp_64.c	/^struct devinfo {$/;"	s	file:
devinfo	mach/mt6795/mt_ptp_64.c	/^} devinfo[] = {$/;"	v	typeref:struct:devinfo
devinfo_data	mach/mt6795/include/mach/mt_devinfo.h	/^    u32 devinfo_data[ATAG_DEVINFO_DATA_SIZE]; 	\/* device information *\/$/;"	m	struct:tag_devinfo_data
devinfo_data_size	mach/mt6795/include/mach/mt_devinfo.h	/^    u32 devinfo_data_size;                      \/* device information size *\/$/;"	m	struct:tag_devinfo_data
devinfo_ptp_tag	mach/mt6795/include/mach/mt_ptp.h	/^struct devinfo_ptp_tag {$/;"	s
devinfo_table	mach/mt6795/mt_static_power.c	/^int devinfo_table[] = {$/;"	v
devtype	mach/mt6795/mt_dormant.c	/^	unsigned const devtype;	\/*      1011  Read only                                    *\/$/;"	m	struct:__anon276	file:
df	mach/mt6795/include/mach/mt_freqhopping.h	/^	unsigned int	 df;$/;"	m	struct:freqhopping_ssc
df_buffer_pool_depth	eemcs/lte_df_main.h	/^    KAL_UINT32 df_buffer_pool_depth[RXQ_NUM];$/;"	m	struct:mtlte_df_core
df_rxq_buff_threshold	eemcs/lte_df_main.c	/^static int df_rxq_buff_threshold[RXQ_NUM] ;$/;"	v	file:
df_skb_alloc_size	eemcs/lte_df_main.h	/^    KAL_UINT32 df_skb_alloc_size[RXQ_NUM];$/;"	m	struct:mtlte_df_core
df_txq_buff_threshold	eemcs/lte_df_main.c	/^static int df_txq_buff_threshold[TXQ_NUM] ;$/;"	v	file:
dfar	mach/mt6795/cpu_hibernate.c	/^    unsigned dfar;$/;"	m	struct:fault_regs	file:
dfar	mach/mt6795/hibernate64.c	/^    unsigned dfar;$/;"	m	struct:fault_regs	file:
dfar	mach/mt6795/mt_dormant.c	/^    unsigned dfar;$/;"	m	struct:fault_regs	file:
dfix	mach/mt6795/include/mach/dma.h	/^    int dfix;$/;"	m	struct:mt_gdma_conf
dfo_boot_info	mach/mt6795/include/mach/dfo_boot.h	/^} dfo_boot_info;$/;"	t	typeref:struct:__anon79
dfo_data	mach/mt6795/mt_devs.c	/^        tag_dfo_boot dfo_data[8];$/;"	m	struct:dummy_dfo	file:
dfo_db	mach/mt6795/mt_devs.c	/^struct dfo_db dfo_db;$/;"	v	typeref:struct:dfo_db
dfo_db	mach/mt6795/mt_devs.c	/^struct dfo_db {$/;"	s	file:
dfo_query	mach/mt6795/mt_devs.c	/^EXPORT_SYMBOL(dfo_query);$/;"	v
dfo_query	mach/mt6795/mt_devs.c	/^int dfo_query(const char *s, unsigned long *v)$/;"	f
dfo_tag	mach/mt6795/mt_devs.c	/^    tag_dfo_boot dfo_tag[MAX_DFO_ENTRIES];$/;"	m	struct:dfo_db	file:
dfs_dummy_buffer	mach/mt6795/mt_dramc_64.c	/^char dfs_dummy_buffer[BUFF_LEN] __attribute__ ((aligned (PAGE_SIZE)));$/;"	v
dfsr	mach/mt6795/cpu_hibernate.c	/^    unsigned dfsr;$/;"	m	struct:fault_regs	file:
dfsr	mach/mt6795/hibernate64.c	/^    unsigned dfsr;$/;"	m	struct:fault_regs	file:
dfsr	mach/mt6795/mt_dormant.c	/^    unsigned dfsr;$/;"	m	struct:fault_regs	file:
dhblk	aee/ipanic/ipanic.h	/^	u32 dhblk;		\/* data header blk size, 0 if no dup data headers *\/$/;"	m	struct:ipanic_header
didr	mach/mt6795/mt_dormant.c	/^	unsigned const didr;	\/*         0  Read only                                    *\/$/;"	m	struct:__anon276	file:
die_blk	aee/ipanic/ipanic_rom.c	/^static struct notifier_block die_blk = {$/;"	v	typeref:struct:notifier_block	file:
din	mach/mt6795/include/mach/mt_gpio_base.h	/^    VAL_REGS    din[14];            \/*0x0500 ~ 0x05DF: 224 bytes*\/$/;"	m	struct:__anon129
din	mach/mt6795/include/mach/mt_gpio_ext.h	/^    EXT_VAL_REGS    din[4];            \/*0x00A0 ~ 0x00BF: 32 bytes*\/$/;"	m	struct:__anon75
din	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    VAL_REGS    din[11];            \/*0x0500 ~ 0x05AF: 176 bytes*\/$/;"	m	struct:__anon131
dinv	mach/mt6795/include/mach/mt_gpio_ext.h	/^    EXT_VAL_REGS    dinv[4];           \/*0x0060 ~ 0x007F: 32 bytes*\/    $/;"	m	struct:__anon75
dir	dual_ccci/ccci_statistics.c	/^    int        dir;$/;"	m	struct:_logic_ch_record	file:
dir	eccci/ccci_core.h	/^	char dir;$/;"	m	struct:ccci_request
dir	eccci/modem_ccif.h	/^    DIRECTION dir;$/;"	m	struct:md_ccif_queue
dir	eccci/modem_cldma.h	/^	DIRECTION dir;$/;"	m	struct:md_cd_queue
dir	eccci/modem_ut.h	/^	DIRECTION dir;$/;"	m	struct:md_ut_queue
dir	mach/mt6795/include/mach/mt_gpio_base.h	/^    VAL_REGS    dir[14];            \/*0x0000 ~ 0x00DF: 224 bytes*\/$/;"	m	struct:__anon129
dir	mach/mt6795/include/mach/mt_gpio_ext.h	/^    EXT_VAL_REGS    dir[4];            \/*0x0000 ~ 0x001F: 32 bytes*\/$/;"	m	struct:__anon75
dir	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    VAL_REGS    dir[11];            \/*0x0000 ~ 0x00AF: 176 bytes*\/$/;"	m	struct:__anon131
direction	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    int direction;    $/;"	m	struct:__anon248
direction	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^    uint32_t    direction;$/;"	m	struct:__anon237
dis_sys_disable_op	mach/mt6795/mt_clkmgr.c	/^static int dis_sys_disable_op(struct subsys *sys)$/;"	f	file:
dis_sys_disable_op	mach/mt6795/mt_clkmgr_64.c	/^static int dis_sys_disable_op(struct subsys *sys)$/;"	f	file:
dis_sys_enable_op	mach/mt6795/mt_clkmgr.c	/^static int dis_sys_enable_op(struct subsys *sys)$/;"	f	file:
dis_sys_enable_op	mach/mt6795/mt_clkmgr_64.c	/^static int dis_sys_enable_op(struct subsys *sys)$/;"	f	file:
dis_sys_ops	mach/mt6795/mt_clkmgr.c	/^static struct subsys_ops dis_sys_ops = {$/;"	v	typeref:struct:subsys_ops	file:
dis_sys_ops	mach/mt6795/mt_clkmgr.c	/^static struct subsys_ops dis_sys_ops;$/;"	v	typeref:struct:subsys_ops	file:
dis_sys_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys_ops dis_sys_ops = {$/;"	v	typeref:struct:subsys_ops	file:
dis_sys_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys_ops dis_sys_ops;$/;"	v	typeref:struct:subsys_ops	file:
disable	mach/mt6795/include/mach/mt_mon.h	/^    int            	(*disable)(void);$/;"	m	struct:mtk_monitor
disable	mach/mt6795/mt_clkmgr.c	/^    int (*disable)(struct cg_clk *clk);$/;"	m	struct:cg_clk_ops	file:
disable	mach/mt6795/mt_clkmgr.c	/^    int (*disable)(struct subsys *sys);$/;"	m	struct:subsys_ops	file:
disable	mach/mt6795/mt_clkmgr.c	/^    void (*disable)(struct clkmux *mux);$/;"	m	struct:clkmux_ops	file:
disable	mach/mt6795/mt_clkmgr.c	/^    void (*disable)(struct pll *pll);$/;"	m	struct:pll_ops	file:
disable	mach/mt6795/mt_clkmgr_64.c	/^    int (*disable)(struct cg_clk *clk);$/;"	m	struct:cg_clk_ops	file:
disable	mach/mt6795/mt_clkmgr_64.c	/^    int (*disable)(struct subsys *sys);$/;"	m	struct:subsys_ops	file:
disable	mach/mt6795/mt_clkmgr_64.c	/^    void (*disable)(struct clkmux *mux);$/;"	m	struct:clkmux_ops	file:
disable	mach/mt6795/mt_clkmgr_64.c	/^    void (*disable)(struct pll *pll);$/;"	m	struct:pll_ops	file:
disable	mach/mt6795/mt_ptp.c	/^	void (*disable)(struct ptp_det *det, int reason);$/;"	m	struct:ptp_det_ops	file:
disable	mach/mt6795/mt_ptp_64.c	/^	void (*disable)(struct ptp_det *det, int reason);$/;"	m	struct:ptp_det_ops	file:
disable_FBB_SPM	mach/mt6795/mt_ptp2.c	/^void disable_FBB_SPM(void)$/;"	f
disable_FBB_SW	mach/mt6795/mt_ptp2.c	/^void disable_FBB_SW(void)$/;"	f
disable_LO	mach/mt6795/mt_ptp2.c	/^void disable_LO(void)$/;"	f
disable_LO	mach/mt6795/mt_ptp2_64.c	/^void disable_LO(void)$/;"	f
disable_MR4_enable_manual_ref_rate	mach/mt6795/mt_dramc.c	/^void disable_MR4_enable_manual_ref_rate(void)$/;"	f
disable_SPARK_SPM	mach/mt6795/mt_ptp2.c	/^void disable_SPARK_SPM(void)$/;"	f
disable_SPARK_SW	mach/mt6795/mt_ptp2.c	/^void disable_SPARK_SW(void)$/;"	f
disable_cd_eirq	mach/mt6795/include/mach/board.h	/^    void (*disable_cd_eirq)(void);$/;"	m	struct:msdc_hw
disable_clock	mach/mt6795/mt_clkmgr_common.c	/^EXPORT_SYMBOL(disable_clock);$/;"	v
disable_clock	mach/mt6795/mt_clkmgr_common.c	/^int disable_clock(enum cg_clk_id id, char *name)$/;"	f
disable_clock_ext_locked	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(disable_clock_ext_locked);$/;"	v
disable_clock_ext_locked	mach/mt6795/mt_clkmgr.c	/^int disable_clock_ext_locked(int id, char *name)$/;"	f
disable_clock_ext_locked	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(disable_clock_ext_locked);$/;"	v
disable_clock_ext_locked	mach/mt6795/mt_clkmgr_64.c	/^int disable_clock_ext_locked(int id, char *name)$/;"	f
disable_cpu_dcm	mach/mt6795/mt_dcm.c	/^void disable_cpu_dcm(void)$/;"	f
disable_cpu_dcm	mach/mt6795/mt_dcm_64.c	/^void disable_cpu_dcm(void)$/;"	f
disable_cpuxgpt	mach/mt6795/mt_cpuxgpt.c	/^void disable_cpuxgpt(void)$/;"	f
disable_cpuxgpt	mach/mt6795/mt_cpuxgpt_ca53.c	/^EXPORT_SYMBOL(disable_cpuxgpt);$/;"	v
disable_cpuxgpt	mach/mt6795/mt_cpuxgpt_ca53.c	/^void disable_cpuxgpt(void)$/;"	f
disable_dcache_safe	mach/mt6795/mt_cpuidle.c	1701;"	d	file:
disable_dcache_safe	mach/mt6795/mt_cpuidle64.c	1858;"	d	file:
disable_dcache_safe	mach/mt6795/mt_cpuidle64.c	1861;"	d	file:
disable_dpidle_by_bit	mach/mt6795/mt_idle.c	/^EXPORT_SYMBOL(disable_dpidle_by_bit);$/;"	v
disable_dpidle_by_bit	mach/mt6795/mt_idle.c	/^void disable_dpidle_by_bit(int id)$/;"	f
disable_dpidle_by_bit	mach/mt6795/mt_idle_64.c	/^EXPORT_SYMBOL(disable_dpidle_by_bit);$/;"	v
disable_dpidle_by_bit	mach/mt6795/mt_idle_64.c	/^void disable_dpidle_by_bit(int id)$/;"	f
disable_dpidle_by_mask	mach/mt6795/mt_idle.c	/^static void disable_dpidle_by_mask(int grp, unsigned int mask)$/;"	f	file:
disable_dpidle_by_mask	mach/mt6795/mt_idle_64.c	/^static void disable_dpidle_by_mask(int grp, unsigned int mask)$/;"	f	file:
disable_fliper	mach/mt6795/fliper/fliper.c	/^static void disable_fliper()$/;"	f	file:
disable_infra_dcm	mach/mt6795/mt_dcm.c	/^void disable_infra_dcm(void)$/;"	f
disable_infra_dcm	mach/mt6795/mt_dcm_64.c	/^void disable_infra_dcm(void)$/;"	f
disable_locked	mach/mt6795/mt_ptp.c	/^	void (*disable_locked)(struct ptp_det *det, int reason);$/;"	m	struct:ptp_det_ops	file:
disable_locked	mach/mt6795/mt_ptp_64.c	/^	void (*disable_locked)(struct ptp_det *det, int reason);$/;"	m	struct:ptp_det_ops	file:
disable_mux	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(disable_mux);$/;"	v
disable_mux	mach/mt6795/mt_clkmgr.c	/^void disable_mux(int id, char *name)$/;"	f
disable_mux	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(disable_mux);$/;"	v
disable_mux	mach/mt6795/mt_clkmgr_64.c	/^void disable_mux(int id, char *name)$/;"	f
disable_peri_dcm	mach/mt6795/mt_dcm.c	/^void disable_peri_dcm(void)$/;"	f
disable_peri_dcm	mach/mt6795/mt_dcm_64.c	/^void disable_peri_dcm(void)$/;"	f
disable_pll	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(disable_pll);$/;"	v
disable_pll	mach/mt6795/mt_clkmgr.c	/^int disable_pll(int id, char *name)$/;"	f
disable_pll	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(disable_pll);$/;"	v
disable_pll	mach/mt6795/mt_clkmgr_64.c	/^int disable_pll(int id, char *name)$/;"	f
disable_sdio_eirq	mach/mt6795/include/mach/board.h	/^    void (*disable_sdio_eirq)(void);$/;"	m	struct:msdc_hw
disable_slidle_by_bit	mach/mt6795/mt_idle.c	/^EXPORT_SYMBOL(disable_slidle_by_bit);$/;"	v
disable_slidle_by_bit	mach/mt6795/mt_idle.c	/^void disable_slidle_by_bit(int id)$/;"	f
disable_slidle_by_bit	mach/mt6795/mt_idle_64.c	/^EXPORT_SYMBOL(disable_slidle_by_bit);$/;"	v
disable_slidle_by_bit	mach/mt6795/mt_idle_64.c	/^void disable_slidle_by_bit(int id)$/;"	f
disable_slidle_by_mask	mach/mt6795/mt_idle.c	/^static void disable_slidle_by_mask(int grp, unsigned int mask)$/;"	f	file:
disable_slidle_by_mask	mach/mt6795/mt_idle_64.c	/^static void disable_slidle_by_mask(int grp, unsigned int mask)$/;"	f	file:
disable_soidle_by_bit	mach/mt6795/mt_idle.c	/^EXPORT_SYMBOL(disable_soidle_by_bit);$/;"	v
disable_soidle_by_bit	mach/mt6795/mt_idle.c	/^void disable_soidle_by_bit(int id)$/;"	f
disable_soidle_by_bit	mach/mt6795/mt_idle_64.c	/^EXPORT_SYMBOL(disable_soidle_by_bit);$/;"	v
disable_soidle_by_bit	mach/mt6795/mt_idle_64.c	/^void disable_soidle_by_bit(int id)$/;"	f
disable_soidle_by_mask	mach/mt6795/mt_idle.c	/^static void disable_soidle_by_mask(int grp, unsigned int mask)$/;"	f	file:
disable_soidle_by_mask	mach/mt6795/mt_idle_64.c	/^static void disable_soidle_by_mask(int grp, unsigned int mask)$/;"	f	file:
disable_subsys	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(disable_subsys);$/;"	v
disable_subsys	mach/mt6795/mt_clkmgr.c	/^int disable_subsys(int id, char *name)$/;"	f
disable_subsys	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(disable_subsys);$/;"	v
disable_subsys	mach/mt6795/mt_clkmgr_64.c	/^int disable_subsys(int id, char *name)$/;"	f
disable_subsys_force	mach/mt6795/mt_clkmgr.c	/^int disable_subsys_force(int id, char *name)$/;"	f
disable_subsys_force	mach/mt6795/mt_clkmgr_64.c	/^int disable_subsys_force(int id, char *name)$/;"	f
disabled	mach/mt6795/mt_ptp.c	/^	int disabled; \/* Disabled by error or sysfs *\/$/;"	m	struct:ptp_det	file:
disabled	mach/mt6795/mt_ptp_64.c	/^	int disabled; $/;"	m	struct:ptp_det	file:
disp0_cg_clk_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_clk_ops disp0_cg_clk_ops = {$/;"	v	typeref:struct:cg_clk_ops	file:
disp0_cg_clk_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_clk_ops disp0_cg_clk_ops;$/;"	v	typeref:struct:cg_clk_ops	file:
disp0_cg_clk_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_clk_ops disp0_cg_clk_ops = {$/;"	v	typeref:struct:cg_clk_ops	file:
disp0_cg_clk_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_clk_ops disp0_cg_clk_ops;$/;"	v	typeref:struct:cg_clk_ops	file:
disp0_cg_grp_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_grp_ops disp0_cg_grp_ops = {$/;"	v	typeref:struct:cg_grp_ops	file:
disp0_cg_grp_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_grp_ops disp0_cg_grp_ops;$/;"	v	typeref:struct:cg_grp_ops	file:
disp0_cg_grp_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_grp_ops disp0_cg_grp_ops = {$/;"	v	typeref:struct:cg_grp_ops	file:
disp0_cg_grp_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_grp_ops disp0_cg_grp_ops;$/;"	v	typeref:struct:cg_grp_ops	file:
disp0_clk_disable_op	mach/mt6795/mt_clkmgr.c	/^static int disp0_clk_disable_op(struct cg_clk *clk)$/;"	f	file:
disp0_clk_disable_op	mach/mt6795/mt_clkmgr_64.c	/^static int disp0_clk_disable_op(struct cg_clk *clk)$/;"	f	file:
disp0_clk_enable_op	mach/mt6795/mt_clkmgr.c	/^static int disp0_clk_enable_op(struct cg_clk *clk)$/;"	f	file:
disp0_clk_enable_op	mach/mt6795/mt_clkmgr_64.c	/^static int disp0_clk_enable_op(struct cg_clk *clk)$/;"	f	file:
disp0_clk_get_state_op	mach/mt6795/mt_clkmgr.c	/^static int disp0_clk_get_state_op(struct cg_clk *clk)$/;"	f	file:
disp0_clk_get_state_op	mach/mt6795/mt_clkmgr_64.c	/^static int disp0_clk_get_state_op(struct cg_clk *clk)$/;"	f	file:
disp0_grp_dump_regs_op	mach/mt6795/mt_clkmgr.c	/^static int disp0_grp_dump_regs_op(struct cg_grp *grp, unsigned int *ptr)$/;"	f	file:
disp0_grp_dump_regs_op	mach/mt6795/mt_clkmgr_64.c	/^static int disp0_grp_dump_regs_op(struct cg_grp *grp, unsigned int *ptr)$/;"	f	file:
disp0_grp_get_state_op	mach/mt6795/mt_clkmgr.c	/^static unsigned int disp0_grp_get_state_op(struct cg_grp *grp)$/;"	f	file:
disp0_grp_get_state_op	mach/mt6795/mt_clkmgr_64.c	/^static unsigned int disp0_grp_get_state_op(struct cg_grp *grp)$/;"	f	file:
disp_device	mach/mt6795/mt_devs.c	/^static struct platform_device disp_device = {$/;"	v	typeref:struct:platform_device	file:
disp_dmamask	mach/mt6795/mt_devs.c	/^static u64 disp_dmamask = ~(u32)0;$/;"	v	file:
display_size	mach/mt6795/include/mach/mt_smi.h	/^    int display_size[2];$/;"	m	struct:__anon169
dist_base	mach/mt6795/mt_cpuidle.c	/^	union gic_base dist_base;$/;"	m	struct:gic_chip_data	typeref:union:gic_chip_data::gic_base	file:
dist_base	mach/mt6795/mt_cpuidle64.c	/^	union gic_base dist_base;$/;"	m	struct:gic_chip_data	typeref:union:gic_chip_data::gic_base	file:
distance	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    int distance;$/;"	m	struct:__anon248
div	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	int div;$/;"	m	struct:PWM_config
div	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	int div;$/;"	m	struct:PWM_config
dl_buffer_pool_queue	eemcs/lte_df_main.h	/^	struct sk_buff_head dl_buffer_pool_queue;$/;"	m	struct:mtlte_df_core	typeref:struct:mtlte_df_core::sk_buff_head
dl_buffer_pool_queue	eemcs/lte_df_main.h	/^	struct sk_buff_head dl_buffer_pool_queue[RXQ_NUM];$/;"	m	struct:mtlte_df_core	typeref:struct:mtlte_df_core::sk_buff_head
dl_dispatch_work	eemcs/lte_df_main.h	/^	struct work_struct dl_dispatch_work;$/;"	m	struct:mtlte_df_core	typeref:struct:mtlte_df_core::work_struct
dl_dispatch_work_queue	eemcs/lte_df_main.h	/^    struct workqueue_struct *dl_dispatch_work_queue;$/;"	m	struct:mtlte_df_core	typeref:struct:mtlte_df_core::workqueue_struct
dl_header	eccci/modem_ccif.h	/^    struct ccci_header dl_header;$/;"	m	struct:ccif_sram_layout	typeref:struct:ccif_sram_layout::ccci_header
dl_pkt_in_use	eemcs/lte_df_main.h	/^	volatile int dl_pkt_in_use[RXQ_NUM];$/;"	m	struct:mtlte_df_core
dl_pkt_lock	eemcs/lte_df_main.h	/^    KAL_MUTEX   dl_pkt_lock ;$/;"	m	struct:mtlte_df_core
dl_recv_wait_queue	eemcs/lte_df_main.h	/^	struct sk_buff_head dl_recv_wait_queue[RXQ_NUM];$/;"	m	struct:mtlte_df_core	typeref:struct:mtlte_df_core::sk_buff_head
dl_reload_work	eemcs/lte_df_main.h	/^	struct work_struct dl_reload_work;$/;"	m	struct:mtlte_df_core	typeref:struct:mtlte_df_core::work_struct
dl_reload_work_queue	eemcs/lte_df_main.h	/^	struct workqueue_struct *dl_reload_work_queue;$/;"	m	struct:mtlte_df_core	typeref:struct:mtlte_df_core::workqueue_struct
dma_dummy_read_for_vcorefs	mach/mt6795/mt_dramc.c	/^void dma_dummy_read_for_vcorefs(int loops)$/;"	f
dma_dummy_read_for_vcorefs	mach/mt6795/mt_dramc_64.c	/^void dma_dummy_read_for_vcorefs(int loops)$/;"	f
dma_en_recorder	mach/mt6795/camera_isp.c	/^static MUINT8 dma_en_recorder[_rt_dma_max_][ISP_RT_BUF_SIZE] = {{0} };$/;"	v	file:
dmaoCrop	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_DMAO_CROPPING_STRUCT dmaoCrop;   $/;"	m	struct:__anon208
dmem_disp_int	mach/mt6795/include/mach/md32_ipi.h	/^    unsigned int dmem_disp_int :1;$/;"	m	struct:reg_md32_to_host_ipc
dmnt_cpu_context	mach/mt6795/mt_cpuidle64.c	/^typedef struct dmnt_cpu_context {$/;"	s	file:
do_dvfs_stress_test	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int do_dvfs_stress_test = 0;$/;"	v	file:
domain	mach/mt6795/include/mach/m4u.h	/^    unsigned int domain;            \/\/domain : 0 1 2 3$/;"	m	struct:_M4U_PORT
dormant_data	mach/mt6795/mt_cpuidle.c	/^system_context dormant_data[1];$/;"	v
dormant_data	mach/mt6795/mt_cpuidle64.c	/^system_context dormant_data[1];$/;"	v
dormant_ret_flag	mach/mt6795/mt_dormant.c	/^volatile static int dormant_ret_flag[4] = {0,0,0,0};$/;"	v	file:
double_free	aee/aed/aed-debug.c	/^static void noinline double_free(void)$/;"	f	file:
dout	mach/mt6795/include/mach/mt_gpio_base.h	/^    VAL_REGS    dout[14];           \/*0x0400 ~ 0x04DF: 224 bytes*\/$/;"	m	struct:__anon129
dout	mach/mt6795/include/mach/mt_gpio_ext.h	/^    EXT_VAL_REGS    dout[4];           \/*0x0080 ~ 0x009F: 32 bytes*\/$/;"	m	struct:__anon75
dout	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    VAL_REGS    dout[11];           \/*0x0400 ~ 0x04AF: 176 bytes*\/$/;"	m	struct:__anon131
down_loads_count	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int down_loads_count;$/;"	m	struct:hps_ctxt_struct
down_loads_history	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int down_loads_history[MAX_CPU_DOWN_TIMES];$/;"	m	struct:hps_ctxt_struct
down_loads_history_index	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int down_loads_history_index;$/;"	m	struct:hps_ctxt_struct
down_loads_sum	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int down_loads_sum;$/;"	m	struct:hps_ctxt_struct
down_threshold	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int down_threshold;$/;"	m	struct:hps_ctxt_struct
down_times	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int down_times;$/;"	m	struct:hps_ctxt_struct
downgrade_freq	mach/mt6795/mt_cpufreq.c	/^	unsigned int downgrade_freq;$/;"	m	struct:mt_cpu_dvfs	file:
downgrade_freq	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int downgrade_freq;$/;"	m	struct:mt_cpu_dvfs	file:
downgrade_freq_counter	mach/mt6795/mt_cpufreq.c	/^	unsigned int downgrade_freq_counter;$/;"	m	struct:mt_cpu_dvfs	file:
downgrade_freq_counter	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int downgrade_freq_counter;$/;"	m	struct:mt_cpu_dvfs	file:
downgrade_freq_counter_limit	mach/mt6795/mt_cpufreq.c	/^	unsigned int downgrade_freq_counter_limit;$/;"	m	struct:mt_cpu_dvfs	file:
downgrade_freq_counter_limit	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int downgrade_freq_counter_limit;$/;"	m	struct:mt_cpu_dvfs	file:
downgrade_freq_counter_return	mach/mt6795/mt_cpufreq.c	/^	unsigned int downgrade_freq_counter_return;$/;"	m	struct:mt_cpu_dvfs	file:
downgrade_freq_counter_return	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int downgrade_freq_counter_return;$/;"	m	struct:mt_cpu_dvfs	file:
downgrade_freq_counter_return_limit	mach/mt6795/mt_cpufreq.c	/^	unsigned int downgrade_freq_counter_return_limit;$/;"	m	struct:mt_cpu_dvfs	file:
downgrade_freq_counter_return_limit	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int downgrade_freq_counter_return_limit;$/;"	m	struct:mt_cpu_dvfs	file:
downgrade_freq_for_ptpod	mach/mt6795/mt_cpufreq.c	/^	bool downgrade_freq_for_ptpod;$/;"	m	struct:mt_cpu_dvfs	file:
downgrade_freq_for_ptpod	mach/mt6795/mt_cpufreq_64.c	/^	bool downgrade_freq_for_ptpod;$/;"	m	struct:mt_cpu_dvfs	file:
dpi_ctrl	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    dpi_ctrl[4];        \/*0x0D50 ~ 0x0D8F: 	64 bytes*\/$/;"	m	struct:__anon129
dpidle_block_cnt	mach/mt6795/mt_idle.c	/^static unsigned long    dpidle_block_cnt[NR_REASONS] = {0};$/;"	v	file:
dpidle_block_cnt	mach/mt6795/mt_idle_64.c	/^static unsigned long    dpidle_block_cnt[NR_REASONS] = {0};$/;"	v	file:
dpidle_block_mask	mach/mt6795/mt_idle.c	/^static unsigned int     dpidle_block_mask[NR_GRPS] = {0x0};$/;"	v	file:
dpidle_block_mask	mach/mt6795/mt_idle_64.c	/^static unsigned int     dpidle_block_mask[NR_GRPS] = {0x0};$/;"	v	file:
dpidle_block_prev_time	mach/mt6795/mt_idle.c	/^static unsigned long long dpidle_block_prev_time = 0;$/;"	v	file:
dpidle_block_prev_time	mach/mt6795/mt_idle_64.c	/^static unsigned long long dpidle_block_prev_time = 0;$/;"	v	file:
dpidle_block_time_critera	mach/mt6795/mt_idle.c	/^static unsigned int     dpidle_block_time_critera = 30000;\/\/default 30sec$/;"	v	file:
dpidle_block_time_critera	mach/mt6795/mt_idle_64.c	/^static unsigned int     dpidle_block_time_critera = 30000;$/;"	v	file:
dpidle_by_pass_cg	mach/mt6795/mt_idle_64.c	/^static bool             dpidle_by_pass_cg = 0;$/;"	v	file:
dpidle_can_enter	mach/mt6795/mt_idle.c	/^static bool dpidle_can_enter(void)$/;"	f	file:
dpidle_can_enter	mach/mt6795/mt_idle_64.c	/^static bool dpidle_can_enter(void)$/;"	f	file:
dpidle_cnt	mach/mt6795/mt_idle.c	/^static unsigned long    dpidle_cnt[NR_CPUS] = {0};$/;"	v	file:
dpidle_cnt	mach/mt6795/mt_idle_64.c	/^static unsigned long    dpidle_cnt[NR_CPUS] = {0};$/;"	v	file:
dpidle_condition_mask	mach/mt6795/mt_idle.c	/^static unsigned int dpidle_condition_mask[NR_GRPS] = {$/;"	v	file:
dpidle_condition_mask	mach/mt6795/mt_idle_64.c	/^static unsigned int dpidle_condition_mask[NR_GRPS] = {$/;"	v	file:
dpidle_handler	mach/mt6795/mt_idle.c	/^static inline int dpidle_handler(int cpu)$/;"	f	file:
dpidle_handler	mach/mt6795/mt_idle_64.c	/^static inline int dpidle_handler(int cpu)$/;"	f	file:
dpidle_post_handler	mach/mt6795/mt_idle.c	/^static inline void dpidle_post_handler(void)$/;"	f	file:
dpidle_post_handler	mach/mt6795/mt_idle_64.c	/^static inline void dpidle_post_handler(void)$/;"	f	file:
dpidle_pre_handler	mach/mt6795/mt_idle.c	/^static inline void dpidle_pre_handler(void)$/;"	f	file:
dpidle_pre_handler	mach/mt6795/mt_idle_64.c	/^static inline void dpidle_pre_handler(void)$/;"	f	file:
dpidle_state	mach/mt6795/mt_idle.c	/^idle_attr(dpidle_state);$/;"	v
dpidle_state	mach/mt6795/mt_idle_64.c	/^idle_attr(dpidle_state);$/;"	v
dpidle_state_show	mach/mt6795/mt_idle.c	/^static ssize_t dpidle_state_show(struct kobject *kobj,$/;"	f	file:
dpidle_state_show	mach/mt6795/mt_idle_64.c	/^static ssize_t dpidle_state_show(struct kobject *kobj,$/;"	f	file:
dpidle_state_store	mach/mt6795/mt_idle.c	/^static ssize_t dpidle_state_store(struct kobject *kobj,$/;"	f	file:
dpidle_state_store	mach/mt6795/mt_idle_64.c	/^static ssize_t dpidle_state_store(struct kobject *kobj,$/;"	f	file:
dpidle_time_critera	mach/mt6795/mt_idle.c	/^static unsigned int     dpidle_time_critera = 26000;$/;"	v	file:
dpidle_time_critera	mach/mt6795/mt_idle_64.c	/^static unsigned int     dpidle_time_critera = 26000;$/;"	v	file:
dpidle_timer_cmp	mach/mt6795/mt_idle.c	/^static unsigned int     dpidle_timer_cmp;$/;"	v	file:
dpidle_timer_cmp	mach/mt6795/mt_idle_64.c	/^static unsigned int     dpidle_timer_cmp;$/;"	v	file:
dpidle_timer_left	mach/mt6795/mt_idle.c	/^static unsigned int     dpidle_timer_left;$/;"	v	file:
dpidle_timer_left	mach/mt6795/mt_idle_64.c	/^static unsigned int     dpidle_timer_left;$/;"	v	file:
dpidle_timer_left2	mach/mt6795/mt_idle.c	/^static unsigned int     dpidle_timer_left2;$/;"	v	file:
dpidle_timer_left2	mach/mt6795/mt_idle_64.c	/^static unsigned int     dpidle_timer_left2;$/;"	v	file:
dprintk	mach/mt6795/mt_emifreq.c	36;"	d	file:
dprintk	mach/mt6795/mt_gpufreq.c	92;"	d	file:
drSessionHandle	masp/mt6795/mach/hacc_tee_req.c	/^struct mc_session_handle drSessionHandle;$/;"	v	typeref:struct:mc_session_handle
dram_can_support_fh	mach/mt6795/mt_dramc_64.c	/^int dram_can_support_fh(void)$/;"	f
dram_console	aee/aed/dram_console.c	/^static struct console dram_console = {$/;"	v	typeref:struct:console	file:
dram_console_buffer	aee/aed/dram_console.c	/^static struct dram_console_buffer *dram_console_buffer;$/;"	v	typeref:struct:dram_console_buffer	file:
dram_console_buffer	aee/aed/dram_console.c	/^struct dram_console_buffer {$/;"	s	file:
dram_console_buffer_size	aee/aed/dram_console.c	/^static size_t dram_console_buffer_size;$/;"	v	file:
dram_console_done	aee/aed/dram_console.c	/^void dram_console_done(struct proc_dir_entry *aed_proc_dir)$/;"	f
dram_console_done	aee/common/dummy.c	/^__weak void dram_console_done(struct proc_dir_entry *aed_proc_dir)$/;"	f
dram_console_early_init	aee/aed/dram_console.c	/^console_initcall(dram_console_early_init);$/;"	v
dram_console_early_init	aee/aed/dram_console.c	/^static int __init dram_console_early_init(void)$/;"	f	file:
dram_console_init	aee/aed/dram_console.c	/^void dram_console_init(struct proc_dir_entry *root_entry)$/;"	f
dram_console_init	aee/common/dummy.c	/^__weak void dram_console_init(struct proc_dir_entry *aed_proc_dir)$/;"	f
dram_console_read_old	aee/aed/dram_console.c	/^static ssize_t dram_console_read_old(struct file *file, char __user *buf,$/;"	f	file:
dram_console_write	aee/aed/dram_console.c	/^static void dram_console_write(struct console *console, const char *msg, unsigned int count)$/;"	f	file:
dram_do_dfs_by_fh	mach/mt6795/mt_dramc_64.c	/^int dram_do_dfs_by_fh(unsigned int target_freq)$/;"	f
dram_test_drv	mach/mt6795/mt_dramc.c	/^static struct device_driver dram_test_drv =$/;"	v	typeref:struct:device_driver	file:
dram_test_drv	mach/mt6795/mt_dramc_64.c	/^static struct device_driver dram_test_drv =$/;"	v	typeref:struct:device_driver	file:
dram_test_init	mach/mt6795/mt_dramc.c	/^arch_initcall(dram_test_init);$/;"	v
dram_test_init	mach/mt6795/mt_dramc.c	/^int __init dram_test_init(void)$/;"	f
dram_test_init	mach/mt6795/mt_dramc_64.c	/^arch_initcall(dram_test_init);$/;"	v
dram_test_init	mach/mt6795/mt_dramc_64.c	/^int __init dram_test_init(void)$/;"	f
drcr	mach/mt6795/mt_dormant.c	/^	unsigned drcr;		\/*        36  ignore                                       *\/$/;"	m	struct:__anon276	file:
drive	eemcs/eemcs_fs_ut.c	/^    char drive[NAME_MAX];               \/\/ Drvie name in modem side$/;"	m	struct:EEMCS_FS_TEST_DRIVE_st	file:
drive_idx	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32 drive_idx;               \/\/ test drive indicator currently in operation$/;"	m	struct:EEMCS_FS_UT_SET_st	file:
driver	boot/mt6795/mt_boot.c	/^    struct device_driver driver;$/;"	m	struct:meta_driver	typeref:struct:meta_driver::device_driver	file:
driver	mach/mt6795/eint.c	/^    struct platform_driver driver;$/;"	m	struct:mt_eint_test_driver	typeref:struct:mt_eint_test_driver::platform_driver	file:
driver	mach/mt6795/mssv.c	/^    struct device_driver driver;$/;"	m	struct:mssv_driver	typeref:struct:mssv_driver::device_driver	file:
driver	mach/mt6795/mt_cci400.c	/^        struct device_driver driver;$/;"	m	struct:mt_cci400_driver	typeref:struct:mt_cci400_driver::device_driver	file:
driver	mach/mt6795/mt_mcu.c	/^        struct device_driver driver;$/;"	m	struct:mt_mcu_driver	typeref:struct:mt_mcu_driver::device_driver	file:
driver_version	dual_ccci/include/ccci_md.h	/^    int driver_version;        \/\/0x00000923 since W09.23$/;"	m	struct:_modem_runtime_info_tag
drop	eemcs/eemcs_statistics.h	/^    unsigned int drop[2];$/;"	m	struct:__anon321
dropCnt	mach/mt6795/include/mach/camera_isp.h	/^    unsigned long dropCnt;$/;"	m	struct:__anon215
drop_num	dual_ccci/ccci_statistics.c	/^    unsigned long    drop_num;$/;"	m	struct:_logic_ch_record	file:
droped	dual_ccci/ccci_statistics.c	/^    int        droped;$/;"	m	struct:_ccci_log	file:
drv_mode	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    drv_mode[10];       \/*0x0B00 ~ 0x0B9F: 160 bytes*\/ $/;"	m	struct:__anon129
drv_name	dual_ccci/ccci_tty.c	/^    char                drv_name[32];$/;"	m	struct:_tty_ctl_block	file:
ds_drv	mach/mt6795/include/mach/board.h	/^    unsigned char  ds_drv;                 $/;"	m	struct:msdc_hw
dsb	mach/mt6795/include/mach/sync_write.h	55;"	d
dsccr	mach/mt6795/mt_dormant.c	/^	unsigned dsccr;		\/*        10  ignore                                       *\/$/;"	m	struct:__anon276	file:
dscr_e	mach/mt6795/mt_dormant.c	/^	unsigned dscr_e;	\/*        34  Save                                         *\/$/;"	m	struct:__anon276	file:
dscr_e	mach/mt6795/mt_dormant.c	/^        unsigned dscr_e;$/;"	m	struct:__anon275	file:
dscr_i	mach/mt6795/mt_dormant.c	/^	unsigned dscr_i;	\/*         1  ignore - use dscr_e instead                  *\/$/;"	m	struct:__anon276	file:
dsmcr	mach/mt6795/mt_dormant.c	/^	unsigned dsmcr;		\/*        11  ignore                                       *\/$/;"	m	struct:__anon276	file:
dsp_assert	dual_ccci/include/ccci_layer.h	/^        }dsp_assert;$/;"	m	union:dump_debug_info::__anon391	typeref:struct:dump_debug_info::__anon391::__anon394
dsp_assert	eccci/ccci_core.h	/^		}dsp_assert;$/;"	m	union:dump_debug_info::__anon437	typeref:struct:dump_debug_info::__anon437::__anon440
dsp_assert	eemcs/eemcs_expt.h	/^		}dsp_assert;$/;"	m	union:dump_debug_info::__anon345	typeref:struct:dump_debug_info::__anon345::__anon348
dsp_exception	dual_ccci/include/ccci_layer.h	/^        }dsp_exception;$/;"	m	union:dump_debug_info::__anon391	typeref:struct:dump_debug_info::__anon391::__anon395
dsp_exception	eccci/ccci_core.h	/^		}dsp_exception;$/;"	m	union:dump_debug_info::__anon437	typeref:struct:dump_debug_info::__anon437::__anon441
dsp_exception	eemcs/eemcs_expt.h	/^		}dsp_exception;$/;"	m	union:dump_debug_info::__anon345	typeref:struct:dump_debug_info::__anon345::__anon349
dsp_fatal_err	dual_ccci/include/ccci_layer.h	/^        }dsp_fatal_err;$/;"	m	union:dump_debug_info::__anon391	typeref:struct:dump_debug_info::__anon391::__anon396
dsp_fatal_err	eccci/ccci_core.h	/^		}dsp_fatal_err;$/;"	m	union:dump_debug_info::__anon437	typeref:struct:dump_debug_info::__anon437::__anon442
dsp_fatal_err	eemcs/eemcs_expt.h	/^		}dsp_fatal_err;$/;"	m	union:dump_debug_info::__anon345	typeref:struct:dump_debug_info::__anon345::__anon350
dsp_img_file_list	eemcs/eemcs_boot.h	/^    img_mapping_t dsp_img_file_list[MD_IMG_MAX_CNT+1];$/;"	m	struct:EEMCS_BOOT_SET_st
dsp_region_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        dsp_region_phy;$/;"	m	struct:_ccci_mem_layout
dsp_region_phy	eccci/ccci_core.h	/^	phys_addr_t		dsp_region_phy;$/;"	m	struct:ccci_mem_layout
dsp_region_size	dual_ccci/include/ccci_common.h	/^    unsigned int        dsp_region_size;$/;"	m	struct:_ccci_mem_layout
dsp_region_size	eccci/ccci_core.h	/^	unsigned int	dsp_region_size;$/;"	m	struct:ccci_mem_layout
dsp_region_vir	dual_ccci/include/ccci_common.h	/^    unsigned int        dsp_region_vir;$/;"	m	struct:_ccci_mem_layout
dsp_region_vir	eccci/ccci_core.h	/^	void __iomem*	dsp_region_vir;$/;"	m	struct:ccci_mem_layout
dst	mach/mt6795/include/mach/dma.h	/^    dma_addr_t dst;$/;"	m	struct:mt_gdma_conf
dstH	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   dstH;$/;"	m	struct:__anon206
dstW	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   dstW;    $/;"	m	struct:__anon206
dst_array_p	mach/mt6795/mt_dramc.c	/^volatile unsigned int dst_array_p;$/;"	v
dst_array_p	mach/mt6795/mt_dramc_64.c	/^volatile unsigned int dst_array_p;$/;"	v
dst_array_v	mach/mt6795/mt_dramc.c	/^volatile unsigned char *dst_array_v;$/;"	v
dst_array_v	mach/mt6795/mt_dramc_64.c	/^volatile unsigned char *dst_array_v;$/;"	v
dst_port	eccci/port_ipc.h	/^    u16 dst_port;$/;"	m	struct:garbage_filter_item
dt	mach/mt6795/include/mach/mt_freqhopping.h	/^	unsigned int	 dt;$/;"	m	struct:freqhopping_ssc
dt_chosen_node	ccci_util/ccci_util_lib_fo.c	/^static unsigned long dt_chosen_node;$/;"	v	file:
dt_get_boot_common	boot/mt_boot_common.c	/^static int __init dt_get_boot_common(unsigned long node, const char *uname, int depth, void *data)$/;"	f	file:
dt_get_boot_reason	boot_reason/mt_boot_reason.c	/^static int __init dt_get_boot_reason(unsigned long node, const char *uname, int depth, void *data)$/;"	f	file:
dt_get_ptp_devinfo	mach/mt6795/mt_ptp_64.c	/^static int __init dt_get_ptp_devinfo(unsigned long node, const char *uname, int depth, void *data)$/;"	f	file:
dtcm	mach/mt6795/include/mach/md32_helper.h	/^    void __iomem *dtcm;$/;"	m	struct:md32_regs
dtrrx_dtrtx_i	mach/mt6795/mt_dormant.c	/^	unsigned dtrrx_dtrtx_i;	\/*         5  ignore                                       *\/$/;"	m	struct:__anon276	file:
dtrrx_e	mach/mt6795/mt_dormant.c	/^	unsigned dtrrx_e;	\/*        32  ignore                                       *\/$/;"	m	struct:__anon276	file:
dtrrx_e	mach/mt6795/mt_dormant.c	/^        unsigned dtrrx_e;$/;"	m	struct:__anon275	file:
dtrtx_e	mach/mt6795/mt_dormant.c	/^	unsigned dtrtx_e;	\/*        35  ignore                                       *\/$/;"	m	struct:__anon276	file:
dtrtx_e	mach/mt6795/mt_dormant.c	/^        unsigned dtrtx_e;$/;"	m	struct:__anon275	file:
dummy	masp/asf/asf_inc/sec_cipher_header.h	/^    unsigned char dummy[68];$/;"	m	struct:_SEC_CIPHER_IMG_HEADER
dummy	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned char dummy[16];$/;"	m	struct:_SEC_IMG_HEADER_V1
dummy	uart/mt6795/platform_uart.h	/^	u32 dummy:24;$/;"	m	struct:__anon523
dummy1	mach/mt6795/mt_dormant.c	/^	unsigned const dummy1[3];	\/*       2-4  ignore                                       *\/$/;"	m	struct:__anon276	file:
dummy10	mach/mt6795/mt_dormant.c	/^	unsigned const dummy10[39];	\/*   961-999  ignore                                       *\/$/;"	m	struct:__anon276	file:
dummy11	mach/mt6795/mt_dormant.c	/^	unsigned const dummy11[2];	\/* 1002-1003  ignore                                       *\/$/;"	m	struct:__anon276	file:
dummy12	mach/mt6795/mt_dormant.c	/^	unsigned const dummy12;	\/*      1007  ignore                                       *\/$/;"	m	struct:__anon276	file:
dummy2	mach/mt6795/mt_dormant.c	/^	unsigned const dummy2;	\/*         8  ignore                                       *\/$/;"	m	struct:__anon276	file:
dummy3	mach/mt6795/mt_dormant.c	/^	unsigned const dummy3[20];	\/*     12-31  ignore                                       *\/$/;"	m	struct:__anon276	file:
dummy4	mach/mt6795/mt_dormant.c	/^	unsigned const dummy4[2];	\/*     38-39  ignore                                       *\/$/;"	m	struct:__anon276	file:
dummy5	mach/mt6795/mt_dormant.c	/^	unsigned const dummy5[21];	\/*     43-63  ignore                                       *\/$/;"	m	struct:__anon276	file:
dummy6	mach/mt6795/mt_dormant.c	/^	unsigned const dummy6[16];	\/*   128-143  ignore                                       *\/$/;"	m	struct:__anon276	file:
dummy7	mach/mt6795/mt_dormant.c	/^	unsigned const dummy7[32];	\/*   160-191  ignore                                       *\/$/;"	m	struct:__anon276	file:
dummy8	mach/mt6795/mt_dormant.c	/^	unsigned const dummy8;	\/*       195  ignore                                       *\/$/;"	m	struct:__anon276	file:
dummy9	mach/mt6795/mt_dormant.c	/^	unsigned const dummy9[762];	\/*   198-959  ignore                                       *\/$/;"	m	struct:__anon276	file:
dummy_addr	mach/mt6795/mt_clkmgr.c	/^    void __iomem *dummy_addr;$/;"	m	struct:cg_grp	file:
dummy_addr	mach/mt6795/mt_clkmgr_64.c	/^    void __iomem *dummy_addr;$/;"	m	struct:cg_grp	file:
dummy_dfo	mach/mt6795/mt_devs.c	/^struct dummy_dfo {$/;"	s	file:
dummy_dfo_tag	mach/mt6795/mt_devs.c	/^struct dummy_dfo dummy_dfo_tag = {$/;"	v	typeref:struct:dummy_dfo
dummy_line	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint16 dummy_line;            \/\/current dummline$/;"	m	struct:imgsensor_struct
dummy_pixel	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint16 dummy_pixel;            \/\/current dummypixel$/;"	m	struct:imgsensor_struct
dummychar_device	mach/mt6795/mt_devs.c	/^static struct platform_device dummychar_device =$/;"	v	typeref:struct:platform_device	file:
dump_all_cpus	aee/mrdump/mrdump_mini.c	/^static bool dump_all_cpus = 0;$/;"	v	file:
dump_buf	masp/asf/core/sec_boot_lib.c	/^void dump_buf(uchar* buf, uint32 len)$/;"	f
dump_data_to_file	eemcs/eemcs_fs_ut.c	236;"	d	file:
dump_data_to_file	eemcs/eemcs_fs_ut.c	238;"	d	file:
dump_dcc_regs	mach/mt6795/mt_ptp2.c	/^void dump_dcc_regs(void)$/;"	f
dump_debug_info	dual_ccci/include/ccci_layer.h	/^typedef struct dump_debug_info$/;"	s
dump_debug_info	eccci/ccci_core.h	/^typedef struct dump_debug_info {$/;"	s
dump_debug_info	eemcs/eemcs_expt.h	/^typedef struct dump_debug_info$/;"	s
dump_fs_stream_header	eemcs/eemcs_fs_ut.c	/^void dump_fs_stream_header(void *data)$/;"	f
dump_fsd_skb_data	eemcs/eemcs_fs_ut.c	/^void dump_fsd_skb_data(void *data)$/;"	f
dump_gpio	eemcs/lte_dev_sdio_hal.c	/^void dump_gpio(void)$/;"	f
dump_info	eccci/ccci_core.h	/^	int (*dump_info)(struct ccci_modem *md, MODEM_DUMP_FLAG flag, void *buff, int length);$/;"	m	struct:ccci_modem_ops
dump_line_with_16	ccci_util/ccci_util_lib_sys.c	/^static int dump_line_with_16(unsigned long  addr, char buf[], int num, int size)$/;"	f	file:
dump_line_with_32	ccci_util/ccci_util_lib_sys.c	/^static int dump_line_with_32(unsigned long  addr, char buf[], int num, int size)$/;"	f	file:
dump_line_with_8	ccci_util/ccci_util_lib_sys.c	/^static int dump_line_with_8(unsigned long addr, char buf[], int num, int size)$/;"	f	file:
dump_localtimer_info	mach/mt6795/ca7_timer.c	/^int dump_localtimer_info(char *buffer, int size)$/;"	f
dump_log_attribute	aee/mrdump/mrdump_full.c	/^static struct kobj_attribute dump_log_attribute =$/;"	v	typeref:struct:kobj_attribute	file:
dump_log_show	aee/mrdump/mrdump_full.c	/^static ssize_t dump_log_show(struct kobject *kobj, struct kobj_attribute *attr,$/;"	f	file:
dump_log_size_attribute	aee/mrdump/mrdump_full.c	/^static struct kobj_attribute dump_log_size_attribute =$/;"	v	typeref:struct:kobj_attribute	file:
dump_log_size_show	aee/mrdump/mrdump_full.c	/^static ssize_t dump_log_size_show(struct kobject *kobj, struct kobj_attribute *attr,$/;"	f	file:
dump_logical_layer_tx_rx_histroy	dual_ccci/ccci_statistics.c	/^void dump_logical_layer_tx_rx_histroy(int md_id)$/;"	f
dump_opp_table	mach/mt6795/mt_cpufreq.c	/^static void dump_opp_table(struct mt_cpu_dvfs *p)$/;"	f	file:
dump_opp_table	mach/mt6795/mt_cpufreq_64.c	/^static void dump_opp_table(struct mt_cpu_dvfs *p)$/;"	f	file:
dump_ptp2_ctrl_regs	mach/mt6795/mt_ptp2.c	/^void dump_ptp2_ctrl_regs(void)$/;"	f
dump_ptp2_ctrl_regs	mach/mt6795/mt_ptp2_64.c	/^void dump_ptp2_ctrl_regs(void)$/;"	f
dump_reg	uart/mt6795/platform_uart.c	/^inline static void dump_reg(struct mtk_uart *uart, const char *caller)$/;"	f	file:
dump_registers	aee/ipanic/dump-process.c	/^void dump_registers(struct pt_regs *r)$/;"	f
dump_regs	mach/mt6795/mt_clkmgr.c	/^    int (*dump_regs)(struct cg_grp *grp, unsigned int *ptr);$/;"	m	struct:cg_grp_ops	file:
dump_regs	mach/mt6795/mt_clkmgr.c	/^    int (*dump_regs)(struct pll *pll, unsigned int *ptr);$/;"	m	struct:pll_ops	file:
dump_regs	mach/mt6795/mt_clkmgr.c	/^    int (*dump_regs)(struct subsys *sys, unsigned int *ptr);$/;"	m	struct:subsys_ops	file:
dump_regs	mach/mt6795/mt_clkmgr_64.c	/^    int (*dump_regs)(struct cg_grp *grp, unsigned int *ptr);$/;"	m	struct:cg_grp_ops	file:
dump_regs	mach/mt6795/mt_clkmgr_64.c	/^    int (*dump_regs)(struct pll *pll, unsigned int *ptr);$/;"	m	struct:pll_ops	file:
dump_regs	mach/mt6795/mt_clkmgr_64.c	/^    int (*dump_regs)(struct subsys *sys, unsigned int *ptr);$/;"	m	struct:subsys_ops	file:
dump_rpc_skb_data	eemcs/eemcs_rpc_ut.c	/^void dump_rpc_skb_data(void *data)$/;"	f
dump_runtime_data	eccci/modem_ccif.c	/^static void dump_runtime_data(struct ccci_modem *md, struct modem_runtime *runtime)$/;"	f	file:
dump_runtime_data	eccci/modem_cldma.c	/^static void dump_runtime_data(struct ccci_modem *md, struct modem_runtime *runtime)$/;"	f	file:
dump_search_info	masp/asf/core/sec_dev.c	/^static bool dump_search_info        = FALSE;$/;"	v	file:
dump_secro_info	masp/asf/core/sec_dev.c	/^static bool dump_secro_info         = FALSE;$/;"	v	file:
dump_spm_regs	mach/mt6795/mt_ptp2.c	/^void dump_spm_regs(void)$/;"	f
dump_spm_regs	mach/mt6795/mt_ptp2_64.c	/^void dump_spm_regs(void)$/;"	f
dump_status	mach/mt6795/mt_ptp.c	/^	void (*dump_status)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
dump_status	mach/mt6795/mt_ptp_64.c	/^	void (*dump_status)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
dump_status_attribute	aee/mrdump/mrdump_full.c	/^static struct kobj_attribute dump_status_attribute =$/;"	v	typeref:struct:kobj_attribute	file:
dump_status_show	aee/mrdump/mrdump_full.c	/^static ssize_t dump_status_show(struct kobject *kobj, struct kobj_attribute *attr,$/;"	f	file:
dump_uart_history	uart/mt6795/platform_uart.c	/^EXPORT_SYMBOL(dump_uart_history);$/;"	v
dump_uart_history	uart/mt6795/platform_uart.c	/^void dump_uart_history(void)$/;"	f
dump_uart_reg	uart/mt6795/platform_uart.c	/^void dump_uart_reg(void)$/;"	f
dvfs_disable_by_early_suspend	mach/mt6795/mt_cpufreq_64.c	/^	bool dvfs_disable_by_early_suspend;$/;"	m	struct:mt_cpu_dvfs	file:
dvfs_disable_by_procfs	mach/mt6795/mt_cpufreq_64.c	/^	bool dvfs_disable_by_procfs;$/;"	m	struct:mt_cpu_dvfs	file:
dvfs_disable_by_ptpod	mach/mt6795/mt_cpufreq.c	/^	bool dvfs_disable_by_ptpod;$/;"	m	struct:mt_cpu_dvfs	file:
dvfs_disable_by_ptpod	mach/mt6795/mt_cpufreq.c	/^void dvfs_disable_by_ptpod(void)$/;"	f
dvfs_disable_by_ptpod	mach/mt6795/mt_cpufreq_64.c	/^	bool dvfs_disable_by_ptpod;$/;"	m	struct:mt_cpu_dvfs	file:
dvfs_disable_by_ptpod	mach/mt6795/mt_cpufreq_64.c	/^void dvfs_disable_by_ptpod(int id)$/;"	f
dvfs_disable_by_suspend	mach/mt6795/mt_cpufreq_64.c	/^	bool dvfs_disable_by_suspend;$/;"	m	struct:mt_cpu_dvfs	file:
dvfs_disable_count	mach/mt6795/mt_cpufreq.c	/^	int dvfs_disable_count;$/;"	m	struct:mt_cpu_dvfs	file:
dvfs_disable_count	mach/mt6795/mt_cpufreq_64.c	/^	int dvfs_disable_count;$/;"	m	struct:mt_cpu_dvfs	file:
dvfs_enable_by_ptpod	mach/mt6795/mt_cpufreq.c	/^void dvfs_enable_by_ptpod(void)$/;"	f
dvfs_enable_by_ptpod	mach/mt6795/mt_cpufreq_64.c	/^void dvfs_enable_by_ptpod(int id)$/;"	f
dvfs_get_cpu_freq	mach/mt6795/mt_cpufreq.c	/^unsigned int dvfs_get_cpu_freq(enum mt_cpu_dvfs_id id)$/;"	f
dvfs_get_cpu_freq	mach/mt6795/mt_cpufreq_64.c	/^unsigned int dvfs_get_cpu_freq(enum mt_cpu_dvfs_id id, enum top_ckmuxsel sel)$/;"	f
dvfs_kicker	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^enum dvfs_kicker {$/;"	g
dvfs_ops_extbuck	mach/mt6795/mt_cpufreq_64.c	/^static struct mt_cpu_dvfs_ops dvfs_ops_extbuck = {$/;"	v	typeref:struct:mt_cpu_dvfs_ops	file:
dvfs_set_cpu_freq_FH	mach/mt6795/mt_cpufreq.c	/^void dvfs_set_cpu_freq_FH(enum mt_cpu_dvfs_id id, int freq)$/;"	f
dvfs_set_cpu_freq_FH	mach/mt6795/mt_cpufreq_64.c	/^void dvfs_set_cpu_freq_FH(enum mt_cpu_dvfs_id id, int freq)$/;"	f
dvfs_set_cpu_volt	mach/mt6795/mt_cpufreq.c	/^void dvfs_set_cpu_volt(enum mt_cpu_dvfs_id id, int mv)$/;"	f
dvfs_set_cpu_volt	mach/mt6795/mt_cpufreq_64.c	/^void dvfs_set_cpu_volt(enum mt_cpu_dvfs_id id, int volt)  $/;"	f
dvfs_set_gpu_volt	mach/mt6795/mt_cpufreq.c	/^void dvfs_set_gpu_volt(int pmic_val)$/;"	f
dvfs_set_gpu_volt	mach/mt6795/mt_cpufreq_64.c	/^void dvfs_set_gpu_volt(int pmic_val)$/;"	f
dvfs_set_vcore_ao_volt	mach/mt6795/mt_cpufreq.c	/^void dvfs_set_vcore_ao_volt(int pmic_val)$/;"	f
dvfs_set_vcore_pdn_volt	mach/mt6795/mt_cpufreq.c	/^void dvfs_set_vcore_pdn_volt(int pmic_val)$/;"	f
dvfs_set_vcore_pdn_volt	mach/mt6795/mt_cpufreq_64.c	/^void dvfs_set_vcore_pdn_volt(int pmic_val)$/;"	f
dvfs_set_vlte_volt	mach/mt6795/mt_cpufreq_64.c	/^void dvfs_set_vlte_volt(int pmic_val)$/;"	f
dvfs_state	mach/mt6795/mt_cpufreq.c	/^enum dvfs_state {$/;"	g	file:
dwPowerCount	mach/mt6795/include/mach/mt_pm_ldo.h	/^    DWORD dwPowerCount; $/;"	m	struct:__anon145
e3tcm_pwr_ctrl	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(e3tcm_pwr_ctrl);$/;"	v
e3tcm_pwr_ctrl	mach/mt6795/mt_clkmgr_64.c	/^void e3tcm_pwr_ctrl(int state)$/;"	f
eChannel	mach/mt6795/camera_isp.c	/^} eChannel;$/;"	t	typeref:enum:_eChannel	file:
eISPIrq	mach/mt6795/camera_isp.c	/^} eISPIrq;$/;"	t	typeref:enum:_eISPIrq	file:
eLOG_OP	mach/mt6795/camera_isp.c	/^} eLOG_OP;$/;"	t	typeref:enum:_eLOG_OP	file:
eLOG_TYPE	mach/mt6795/camera_isp.c	/^} eLOG_TYPE;$/;"	t	typeref:enum:_eLOG_TYPE	file:
ePortID	mach/mt6795/include/mach/m4u.h	/^	M4U_PORT_ID ePortID;		   \/\/hardware port ID, defined in M4U_PORT_ID$/;"	m	struct:_M4U_PORT
e_size	masp/asf/asf_inc/sec_mtd_util.h	/^    unsigned int e_size;$/;"	m	struct:_MtdPart
e_size	masp/asf/asf_inc/sec_mtd_util.h	/^    unsigned long long e_size;$/;"	m	struct:_MtdPart
eacr	mach/mt6795/mt_dormant.c	/^	unsigned eacr;		\/*        37  Save - V7.1 only                             *\/$/;"	m	struct:__anon276	file:
eacr	mach/mt6795/mt_dormant.c	/^        unsigned eacr;$/;"	m	struct:__anon275	file:
early_init_dt_get_chosen	ccci_util/ccci_util_lib_fo.c	/^static int __init early_init_dt_get_chosen(unsigned long node, const char *uname, int depth, void *data)$/;"	f	file:
early_init_dt_get_chosen	mach/mt6795/mt_devs.c	/^static int __init early_init_dt_get_chosen(unsigned long node, const char *uname, int depth, void *data)$/;"	f	file:
early_suspend	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    struct early_suspend early_suspend;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::early_suspend
early_suspend	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    struct early_suspend early_suspend;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::early_suspend
early_suspend	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    struct early_suspend early_suspend;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::early_suspend
early_suspend	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    struct early_suspend early_suspend;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::early_suspend
early_suspend_enabled	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int early_suspend_enabled;         $/;"	m	struct:hps_ctxt_struct
eccmni_cccich_to_devid	eemcs/eccmni.c	/^static KAL_INT32 eccmni_cccich_to_devid(CCCI_CHANNEL_T cccich)$/;"	f	file:
eccmni_change_mtu	eemcs/eccmni.c	/^static KAL_INT32 eccmni_change_mtu(struct net_device *net_dev, KAL_INT32 new_mtu)$/;"	f	file:
eccmni_dbg_eth_header	eemcs/eccmni.c	/^static void eccmni_dbg_eth_header(struct ethhdr *ethh){$/;"	f	file:
eccmni_dbg_ip_header	eemcs/eccmni.c	/^static void eccmni_dbg_ip_header(struct iphdr *iph){$/;"	f	file:
eccmni_dbg_skb	eemcs/eccmni.c	/^static void eccmni_dbg_skb(struct sk_buff *skb){$/;"	f	file:
eccmni_dbg_skb_addr	eemcs/eccmni.c	/^static void eccmni_dbg_skb_addr(struct sk_buff *skb, int idx){$/;"	f	file:
eccmni_dbg_skb_header	eemcs/eccmni.c	/^static void eccmni_dbg_skb_header(struct sk_buff *skb){$/;"	f	file:
eccmni_deinit_mod_exit	eemcs/eccmni.c	/^void  eccmni_deinit_mod_exit(void)$/;"	f
eccmni_dev_init	eemcs/eccmni.c	/^struct net_device* eccmni_dev_init(KAL_INT32 index, KAL_INT32 mtu_size) $/;"	f
eccmni_hard_start_xmit	eemcs/eccmni.c	/^KAL_INT32 eccmni_hard_start_xmit(struct sk_buff *skb, struct net_device *net_dev)$/;"	f
eccmni_init_single	eemcs/eccmni.c	/^KAL_UINT32 eccmni_init_single(KAL_UINT8 ccmni_idx)$/;"	f
eccmni_inst	eemcs/eccmni.c	/^static eccmni_inst_t eccmni_inst[ECCMNI_MAX_DEV];$/;"	v	file:
eccmni_inst_t	eemcs/eccmni.h	/^}eccmni_inst_t;$/;"	t	typeref:struct:__anon339
eccmni_mk_eth_header	eemcs/eccmni.c	/^static void eccmni_mk_eth_header(void *_eth_hdr, KAL_UINT8 *mac_addr, KAL_UINT32 packet_type)$/;"	f	file:
eccmni_mod_init	eemcs/eccmni.c	/^KAL_INT32 eccmni_mod_init(void) $/;"	f
eccmni_open	eemcs/eccmni.c	/^static KAL_INT32 eccmni_open(struct net_device *net_dev)$/;"	f	file:
eccmni_ops	eemcs/eccmni.c	/^static struct net_device_ops eccmni_ops[ECCMNI_MAX_DEV] ;$/;"	v	typeref:struct:net_device_ops	file:
eccmni_port_mapping	eemcs/eccmni.c	/^static KAL_UINT8 eccmni_port_mapping[ECCMNI_MAX_DEV]={$/;"	v	file:
eccmni_rx_callback	eemcs/eccmni.c	/^static KAL_INT32 eccmni_rx_callback(struct sk_buff *skb, KAL_UINT32 private_data)$/;"	f	file:
eccmni_set_mac_address	eemcs/eccmni.c	/^static KAL_INT32 eccmni_set_mac_address(struct net_device *net_dev, void *p)$/;"	f	file:
eccmni_state_callback	eemcs/eccmni.c	/^EEMCS_STATE_CALLBACK_T eccmni_state_callback ={$/;"	v
eccmni_state_callback_func	eemcs/eccmni.c	/^void eccmni_state_callback_func(EEMCS_STATE state){$/;"	f
eccmni_stop	eemcs/eccmni.c	/^static KAL_INT32 eccmni_stop(struct net_device *net_dev)$/;"	f	file:
eccmni_swap	eemcs/eccmni.c	/^KAL_INT32 eccmni_swap(struct sk_buff *skb)    $/;"	f
eccmni_tx_timeout	eemcs/eccmni.c	/^static void eccmni_tx_timeout(struct net_device *net_dev)$/;"	f	file:
eccmniut_UL_write_room_alloc	eemcs/eccmni.c	/^inline KAL_UINT32 eccmniut_UL_write_room_alloc(CCCI_CHANNEL_T chn)$/;"	f
eccmniut_UL_write_skb_to_swq	eemcs/eccmni.c	/^inline KAL_INT32 eccmniut_UL_write_skb_to_swq(CCCI_CHANNEL_T chn, struct sk_buff *skb)$/;"	f
eccmniut_register_callback	eemcs/eccmni.c	/^KAL_UINT32 eccmniut_register_callback(CCCI_CHANNEL_T chn, EEMCS_CCCI_CALLBACK func_ptr , KAL_UINT32 private_data) {	$/;"	f
eccmniut_unregister_callback	eemcs/eccmni.c	/^KAL_UINT32 eccmniut_unregister_callback(CCCI_CHANNEL_T chn) {$/;"	f
ecr	mach/mt6795/mt_dormant.c	/^	unsigned ecr;		\/*         9  ignore                                       *\/$/;"	m	struct:__anon276	file:
ee_callback	eccci/ccci_core.h	/^	int (*ee_callback)(struct ccci_modem *md, MODEM_EE_FLAG flag);$/;"	m	struct:ccci_modem_ops
ee_coredump	aee/aed/aed-main.c	/^AED_PROC_CURRENT_KE_FOPS(ee_coredump);$/;"	v
ee_destroy_log	aee/aed/aed-main.c	/^static void ee_destroy_log(void)$/;"	f	file:
ee_gen_class_msg	aee/aed/aed-main.c	/^static void ee_gen_class_msg(void)$/;"	f	file:
ee_gen_coredump_msg	aee/aed/aed-main.c	/^static void ee_gen_coredump_msg(void)$/;"	f	file:
ee_gen_detail_msg	aee/aed/aed-main.c	/^static void ee_gen_detail_msg(void)$/;"	f	file:
ee_gen_ind_msg	aee/aed/aed-main.c	/^static void ee_gen_ind_msg(struct aed_eerec *eerec)$/;"	f	file:
ee_gen_notavail_msg	aee/aed/aed-main.c	/^static void ee_gen_notavail_msg(void)$/;"	f	file:
ee_gen_process_msg	aee/aed/aed-main.c	/^static void ee_gen_process_msg(void)$/;"	f	file:
ee_gen_type_msg	aee/aed/aed-main.c	/^static void ee_gen_type_msg(void)$/;"	f	file:
ee_info_flag	dual_ccci/ccci_md_main.c	/^    volatile unsigned int ee_info_flag;$/;"	m	struct:_md_ctl_block	file:
ee_info_flag	eccci/ccci_core.h	/^	volatile unsigned int ee_info_flag;$/;"	m	struct:ccci_modem
ee_info_got	dual_ccci/ccci_md_main.c	/^    volatile unsigned int ee_info_got;$/;"	m	struct:_md_ctl_block	file:
ee_log	aee/aed/aed-main.c	/^	int *ee_log;$/;"	m	struct:aed_eerec	file:
ee_log_avail	aee/aed/aed-main.c	/^static int ee_log_avail(void)$/;"	f	file:
ee_log_size	aee/aed/aed-main.c	/^	int ee_log_size;$/;"	m	struct:aed_eerec	file:
ee_msg_avail	aee/aed/aed-main.c	/^static char* ee_msg_avail(void)$/;"	f	file:
ee_phy	aee/aed/aed-main.c	/^	int *ee_phy;$/;"	m	struct:aed_eerec	file:
ee_phy_size	aee/aed/aed-main.c	/^	int ee_phy_size;$/;"	m	struct:aed_eerec	file:
ee_queue	aee/aed/aed-main.c	/^static struct aee_req_queue ee_queue;$/;"	v	typeref:struct:aee_req_queue	file:
ee_queue_request	aee/aed/aed-main.c	/^static void ee_queue_request(struct aed_eerec *eerec)$/;"	f	file:
ee_work	aee/aed/aed-main.c	/^static struct work_struct ee_work;$/;"	v	typeref:struct:work_struct	file:
ee_worker	aee/aed/aed-main.c	/^static void ee_worker(struct work_struct *work)$/;"	f	file:
eemcs-y	eemcs/Makefile	/^eemcs-y	:= eemcs_init.o eemcs_debug.o eemcs_ccci.o eccmni.o eemcs_char.o eemcs_expt.o eemcs_expt_ut.o$/;"	m
eemcs_aed	eemcs/eemcs_expt.c	/^void eemcs_aed(unsigned int dump_flag, char *aed_str)$/;"	f
eemcs_boot_calc_checksum	eemcs/eemcs_boot.c	/^KAL_UINT8 eemcs_boot_calc_checksum(KAL_UINT8 *data, KAL_UINT32 len, KAL_UINT8 *sum)$/;"	f
eemcs_boot_change_state	eemcs/eemcs_boot.c	/^static KAL_INT32 eemcs_boot_change_state(KAL_UINT32 new_state)$/;"	f	file:
eemcs_boot_chrdev	eemcs/eemcs_boot.h	/^    struct cdev *eemcs_boot_chrdev;     \/* cdev_alloc\/cdev_del\/cdev_init\/cdev_add *\/$/;"	m	struct:EEMCS_BOOT_SET_st	typeref:struct:EEMCS_BOOT_SET_st::cdev
eemcs_boot_cmd_ack	eemcs/eemcs_boot.c	/^KAL_INT32 eemcs_boot_cmd_ack(KAL_UINT32 ack_id)$/;"	f
eemcs_boot_cmd_process	eemcs/eemcs_boot.c	/^static KAL_INT32 eemcs_boot_cmd_process(void)$/;"	f	file:
eemcs_boot_exception_callback	eemcs/eemcs_boot.c	/^void eemcs_boot_exception_callback(KAL_UINT32 msg_id)$/;"	f
eemcs_boot_exception_log_pkts	eemcs/eemcs_boot.c	/^void eemcs_boot_exception_log_pkts(void)$/;"	f
eemcs_boot_exit	eemcs/eemcs_boot.c	/^void eemcs_boot_exit(void)$/;"	f
eemcs_boot_file_packet_ack	eemcs/eemcs_boot.c	/^KAL_INT32 eemcs_boot_file_packet_ack(KAL_UINT32 file_offset, KAL_UINT32 size)$/;"	f
eemcs_boot_get_ext_md_post_fix	eemcs/eemcs_boot.c	/^KAL_INT32 eemcs_boot_get_ext_md_post_fix(char *post_fix)$/;"	f
eemcs_boot_get_state	eemcs/eemcs_boot.c	/^KAL_UINT32 eemcs_boot_get_state(void)$/;"	f
eemcs_boot_inst	eemcs/eemcs_boot.c	/^EEMCS_BOOT_SET eemcs_boot_inst;$/;"	v
eemcs_boot_load_image	eemcs/eemcs_boot.c	/^KAL_INT32 eemcs_boot_load_image(unsigned int md_id)$/;"	f
eemcs_boot_mbx_ack	eemcs/eemcs_boot.c	/^static KAL_INT32 eemcs_boot_mbx_ack(void)$/;"	f	file:
eemcs_boot_mbx_init	eemcs/eemcs_boot.c	/^static KAL_INT32 eemcs_boot_mbx_init(void)$/;"	f	file:
eemcs_boot_mbx_process	eemcs/eemcs_boot.c	/^static KAL_INT32 eemcs_boot_mbx_process(void)$/;"	f	file:
eemcs_boot_mbx_read_noack	eemcs/eemcs_boot.c	/^static KAL_INT32 eemcs_boot_mbx_read_noack(KAL_UINT32 *val, KAL_UINT32 size)$/;"	f	file:
eemcs_boot_mbx_refuse	eemcs/eemcs_boot.c	/^static KAL_INT32 eemcs_boot_mbx_refuse(void)$/;"	f	file:
eemcs_boot_mbx_write_noack	eemcs/eemcs_boot.c	/^static KAL_INT32 eemcs_boot_mbx_write_noack(KAL_UINT32 *val, KAL_UINT32 size)$/;"	f	file:
eemcs_boot_mod_init	eemcs/eemcs_boot.c	/^KAL_INT32 eemcs_boot_mod_init(void)$/;"	f
eemcs_boot_modem	eemcs/eemcs_boot.c	/^static KAL_INT32 eemcs_boot_modem(void)$/;"	f	file:
eemcs_boot_open	eemcs/eemcs_boot.c	/^static int eemcs_boot_open(struct inode *inode,  struct file *file)$/;"	f	file:
eemcs_boot_ops	eemcs/eemcs_boot.c	/^static struct file_operations eemcs_boot_ops = {$/;"	v	typeref:struct:file_operations	file:
eemcs_boot_poll	eemcs/eemcs_boot.c	/^unsigned int eemcs_boot_poll(struct file *fp,poll_table *wait)$/;"	f
eemcs_boot_read	eemcs/eemcs_boot.c	/^static ssize_t eemcs_boot_read(struct file *fp, char *buf, size_t count, loff_t *ppos)$/;"	f	file:
eemcs_boot_release	eemcs/eemcs_boot.c	/^static int eemcs_boot_release(struct inode *inode, struct file *file)$/;"	f	file:
eemcs_boot_reset	eemcs/eemcs_boot.c	/^void eemcs_boot_reset(void)$/;"	f
eemcs_boot_reset_test	eemcs/eemcs_boot.c	/^KAL_INT32 eemcs_boot_reset_test(KAL_INT32 reset_state){$/;"	f
eemcs_boot_rx_callback	eemcs/eemcs_boot.c	/^KAL_INT32 eemcs_boot_rx_callback(struct sk_buff *skb, KAL_UINT32 private_data)$/;"	f
eemcs_boot_swint_callback	eemcs/eemcs_boot.c	/^KAL_INT32 eemcs_boot_swint_callback(KAL_UINT32 status)$/;"	f
eemcs_boot_trace_alloc	eemcs/eemcs_boot_trace.c	/^unsigned char *eemcs_boot_trace_alloc(void)$/;"	f
eemcs_boot_trace_boot	eemcs/eemcs_boot_trace.c	/^KAL_UINT32 eemcs_boot_trace_boot(EEMCS_BOOT_STATE state)$/;"	f
eemcs_boot_trace_deinit	eemcs/eemcs_boot_trace.c	/^KAL_UINT32 eemcs_boot_trace_deinit(void)$/;"	f
eemcs_boot_trace_init	eemcs/eemcs_boot_trace.c	/^KAL_UINT32 eemcs_boot_trace_init(void)$/;"	f
eemcs_boot_trace_mbx	eemcs/eemcs_boot_trace.c	/^KAL_UINT32 eemcs_boot_trace_mbx(KAL_UINT32 *val, KAL_UINT32 size, EEMCS_BOOT_TRACE_TYPE type)$/;"	f
eemcs_boot_trace_out	eemcs/eemcs_boot_trace.c	/^void eemcs_boot_trace_out(EEMCS_BOOT_TRACE_OUT_TYPE type)$/;"	f
eemcs_boot_trace_state	eemcs/eemcs_boot_trace.c	/^KAL_UINT32 eemcs_boot_trace_state(EEMCS_STATE state)$/;"	f
eemcs_boot_trace_xcmd	eemcs/eemcs_boot_trace.c	/^KAL_UINT32 eemcs_boot_trace_xcmd(XBOOT_CMD *xcmd, EEMCS_BOOT_TRACE_TYPE type)$/;"	f
eemcs_boot_trace_xcmd_file	eemcs/eemcs_boot_trace.c	/^KAL_UINT32 eemcs_boot_trace_xcmd_file(KAL_UINT32 offset, KAL_UINT32 len, KAL_UINT8 checksum)$/;"	f
eemcs_boot_user_exit_notify	eemcs/eemcs_boot.c	/^void eemcs_boot_user_exit_notify(void){$/;"	f
eemcs_boot_ut_cmd	eemcs/eemcs_boot.c	/^XBOOT_CMD eemcs_boot_ut_cmd = {0};$/;"	v
eemcs_boot_ut_mbx	eemcs/eemcs_boot.c	/^KAL_UINT32 eemcs_boot_ut_mbx[2] = {0};$/;"	v
eemcs_boot_wake_lock	eemcs/eemcs_boot.h	/^    struct wake_lock	eemcs_boot_wake_lock;$/;"	m	struct:EEMCS_BOOT_SET_st	typeref:struct:EEMCS_BOOT_SET_st::wake_lock
eemcs_boot_wakelock_name	eemcs/eemcs_boot.h	/^    KAL_UINT8  eemcs_boot_wakelock_name[32];$/;"	m	struct:EEMCS_BOOT_SET_st
eemcs_boot_write	eemcs/eemcs_boot.c	/^static ssize_t eemcs_boot_write(struct file *fp, const char __user *buf, size_t in_sz, loff_t *ppos)$/;"	f	file:
eemcs_bootup_trace	eemcs/eemcs_expt.c	/^KAL_INT32 eemcs_bootup_trace(struct sk_buff *skb){$/;"	f
eemcs_ccci_UL_write_room_alloc	eemcs/eemcs_ccci.c	/^KAL_UINT32 eemcs_ccci_UL_write_room_alloc(CCCI_CHANNEL_T chn)$/;"	f
eemcs_ccci_UL_write_room_release	eemcs/eemcs_ccci.c	/^KAL_UINT32 eemcs_ccci_UL_write_room_release(CCCI_CHANNEL_T chn){$/;"	f
eemcs_ccci_UL_write_skb_to_swq	eemcs/eemcs_ccci.c	/^KAL_INT32 eemcs_ccci_UL_write_skb_to_swq(CCCI_CHANNEL_T chn, struct sk_buff *skb)$/;"	f
eemcs_ccci_UL_write_wait	eemcs/eemcs_ccci.c	/^KAL_UINT32 eemcs_ccci_UL_write_wait(CCCI_CHANNEL_T chn)$/;"	f
eemcs_ccci_boot_UL_write_room_check	eemcs/eemcs_ccci.c	/^KAL_UINT32 eemcs_ccci_boot_UL_write_room_check(void)$/;"	f
eemcs_ccci_boot_UL_write_skb_to_swq	eemcs/eemcs_ccci.c	/^KAL_INT32 eemcs_ccci_boot_UL_write_skb_to_swq(struct sk_buff *skb)$/;"	f
eemcs_ccci_exit	eemcs/eemcs_ccci.c	/^void eemcs_ccci_exit(void)$/;"	f
eemcs_ccci_expt_log_df_q_pkts	eemcs/eemcs_expt.c	/^void eemcs_ccci_expt_log_df_q_pkts(void)$/;"	f
eemcs_ccci_init	eemcs/eemcs_init.c	/^int eemcs_ccci_init(void){$/;"	f
eemcs_ccci_mod_init	eemcs/eemcs_ccci.c	/^KAL_INT32 eemcs_ccci_mod_init(void)$/;"	f
eemcs_ccci_register_WDT_callback	eemcs/eemcs_ccci.c	/^KAL_UINT32 eemcs_ccci_register_WDT_callback(EEMCS_CCCI_WDT_CALLBACK func_ptr)$/;"	f
eemcs_ccci_register_callback	eemcs/eemcs_ccci.c	/^KAL_UINT32 eemcs_ccci_register_callback(CCCI_CHANNEL_T chn, EEMCS_CCCI_CALLBACK func_ptr , KAL_UINT32 private_data) {	$/;"	f
eemcs_ccci_register_swint_callback	eemcs/eemcs_ccci.c	/^KAL_UINT32 eemcs_ccci_register_swint_callback(EEMCS_CCCI_SWINT_CALLBACK func_ptr)$/;"	f
eemcs_ccci_release_rx_skb	eemcs/eemcs_ccci.c	/^void eemcs_ccci_release_rx_skb(KAL_UINT32 port_idx, KAL_UINT32 cnt, struct sk_buff *skb) {$/;"	f
eemcs_ccci_remove	eemcs/eemcs_init.c	/^void eemcs_ccci_remove(void){$/;"	f
eemcs_ccci_reset	eemcs/eemcs_ccci.c	/^void eemcs_ccci_reset(void)$/;"	f
eemcs_ccci_turn_off_dlq_by_port	eemcs/eemcs_ccci.c	/^void eemcs_ccci_turn_off_dlq_by_port(KAL_UINT32 ccci_port_index){$/;"	f
eemcs_ccci_turn_on_dlq_by_port	eemcs/eemcs_ccci.c	/^void eemcs_ccci_turn_on_dlq_by_port(KAL_UINT32 ccci_port_index){$/;"	f
eemcs_ccci_unregister_WDT_callback	eemcs/eemcs_ccci.c	/^KAL_UINT32 eemcs_ccci_unregister_WDT_callback(void)$/;"	f
eemcs_ccci_unregister_callback	eemcs/eemcs_ccci.c	/^KAL_UINT32 eemcs_ccci_unregister_callback(CCCI_CHANNEL_T chn) {$/;"	f
eemcs_ccci_unregister_swint_callback	eemcs/eemcs_ccci.c	/^KAL_UINT32 eemcs_ccci_unregister_swint_callback(KAL_UINT32 id)$/;"	f
eemcs_cdev_inst	eemcs/eemcs_char.c	/^static eemcs_cdev_inst_t eemcs_cdev_inst;$/;"	v	file:
eemcs_cdev_inst_t	eemcs/eemcs_char.h	/^}eemcs_cdev_inst_t;$/;"	t	typeref:struct:__anon319
eemcs_cdev_ioctl	eemcs/eemcs_char.c	/^static long eemcs_cdev_ioctl(struct file *fp, unsigned int cmd, unsigned long arg)$/;"	f	file:
eemcs_cdev_msg	eemcs/eemcs_char.c	/^int eemcs_cdev_msg(int port_id, unsigned int message, unsigned int reserved){$/;"	f
eemcs_cdev_node_t	eemcs/eemcs_char.h	/^}eemcs_cdev_node_t;$/;"	t	typeref:struct:__anon318
eemcs_cdev_open	eemcs/eemcs_char.c	/^static int eemcs_cdev_open(struct inode *inode,  struct file *file)$/;"	f	file:
eemcs_cdev_poll	eemcs/eemcs_char.c	/^unsigned int eemcs_cdev_poll(struct file *fp,poll_table *wait)$/;"	f
eemcs_cdev_read	eemcs/eemcs_char.c	/^static ssize_t eemcs_cdev_read(struct file *fp, char *buf, size_t count, loff_t *ppos)$/;"	f	file:
eemcs_cdev_release	eemcs/eemcs_char.c	/^static int eemcs_cdev_release(struct inode *inode, struct file *file)$/;"	f	file:
eemcs_cdev_reset	eemcs/eemcs_char.c	/^void eemcs_cdev_reset(void)$/;"	f
eemcs_cdev_rst_port_closed	eemcs/eemcs_char.c	/^bool eemcs_cdev_rst_port_closed(void){$/;"	f
eemcs_cdev_rx_callback	eemcs/eemcs_char.c	/^static KAL_INT32 eemcs_cdev_rx_callback(struct sk_buff *skb, KAL_UINT32 private_data)$/;"	f	file:
eemcs_cdev_write	eemcs/eemcs_char.c	/^static ssize_t eemcs_cdev_write(struct file *fp, const char __user *buf, size_t in_sz, loff_t *ppos)$/;"	f	file:
eemcs_cdev_write_force_md_rst	eemcs/eemcs_char.c	/^static void eemcs_cdev_write_force_md_rst(void)$/;"	f	file:
eemcs_char_exception_callback	eemcs/eemcs_char.c	/^void eemcs_char_exception_callback(KAL_UINT32 msg_id)$/;"	f
eemcs_char_exception_log_pkts	eemcs/eemcs_char.c	/^void eemcs_char_exception_log_pkts(void)$/;"	f
eemcs_char_exit	eemcs/eemcs_char.c	/^void eemcs_char_exit(void){$/;"	f
eemcs_char_get_class	eemcs/eemcs_char.c	/^struct class *eemcs_char_get_class(void)$/;"	f
eemcs_char_mod_init	eemcs/eemcs_char.c	/^KAL_INT32 eemcs_char_mod_init(void){$/;"	f
eemcs_char_ops	eemcs/eemcs_char.c	/^static struct file_operations eemcs_char_ops=$/;"	v	typeref:struct:file_operations	file:
eemcs_check_md_img_exist_list	eemcs/eemcs_boot.c	/^KAL_UINT32 eemcs_check_md_img_exist_list(void){$/;"	f
eemcs_chrdev	eemcs/eemcs_char.h	/^    struct cdev         *eemcs_chrdev;     \/* cdev_alloc\/cdev_del\/cdev_init\/cdev_add *\/$/;"	m	struct:__anon319	typeref:struct:__anon319::cdev
eemcs_ctrl_ioctl	eemcs/eemcs_boot.c	/^long eemcs_ctrl_ioctl(struct file *fp, unsigned int cmd, unsigned long arg)$/;"	f
eemcs_debug_deinit	eemcs/eemcs_debug.c	/^void eemcs_debug_deinit(void)$/;"	f
eemcs_debug_level_init	eemcs/eemcs_debug.c	/^static void eemcs_debug_level_init(void){$/;"	f	file:
eemcs_debug_mod_init	eemcs/eemcs_debug.c	/^KAL_INT32 eemcs_debug_mod_init(void)$/;"	f
eemcs_deinit	eemcs/eemcs_init.c	/^static void __exit eemcs_deinit(void)$/;"	f	file:
eemcs_device_ready	eemcs/eemcs_state.c	/^kal_bool eemcs_device_ready(void)$/;"	f
eemcs_ee_info_dump	eemcs/eemcs_expt.c	/^void eemcs_ee_info_dump(DEBUG_INFO_T *debug_info, char* except_info_addr)$/;"	f
eemcs_exception_state	eemcs/eemcs_expt.c	/^static volatile EEMCS_EXCEPTION_STATE eemcs_exception_state = EEMCS_EX_INVALID;$/;"	v	file:
eemcs_exec_expt_callback	eemcs/eemcs_expt.c	/^void eemcs_exec_expt_callback(KAL_UINT32 msg_id)$/;"	f
eemcs_expt_ccci_rx_drop	eemcs/eemcs_expt.c	/^void eemcs_expt_ccci_rx_drop(KAL_UINT32 port_id)$/;"	f
eemcs_expt_ccci_tx_drop	eemcs/eemcs_expt.c	/^void eemcs_expt_ccci_tx_drop(KAL_UINT32 port_id)$/;"	f
eemcs_expt_dev_rx_block	eemcs/eemcs_expt.c	/^void eemcs_expt_dev_rx_block(KAL_UINT32 port_id)$/;"	f
eemcs_expt_dev_rx_drop	eemcs/eemcs_expt.c	/^void eemcs_expt_dev_rx_drop(KAL_UINT32 port_id)$/;"	f
eemcs_expt_dev_tx_block	eemcs/eemcs_expt.c	/^void eemcs_expt_dev_tx_block(KAL_UINT32 port_id)$/;"	f
eemcs_expt_dev_tx_drop	eemcs/eemcs_expt.c	/^void eemcs_expt_dev_tx_drop(KAL_UINT32 port_id)$/;"	f
eemcs_expt_enable_ut_ccci_lb	eemcs/eemcs_expt_ut.c	/^void eemcs_expt_enable_ut_ccci_lb(KAL_UINT32 enable)$/;"	f
eemcs_expt_exit	eemcs/eemcs_expt.c	/^void eemcs_expt_exit(void)$/;"	f
eemcs_expt_flush	eemcs/eemcs_expt.c	/^KAL_INT32 eemcs_expt_flush()$/;"	f
eemcs_expt_get_inst	eemcs/eemcs_expt_ut.c	/^EEMCS_EXPT_UT_SET* eemcs_expt_get_inst(void)$/;"	f
eemcs_expt_handshake	eemcs/eemcs_expt.c	/^KAL_INT32 eemcs_expt_handshake(struct sk_buff *skb){$/;"	f
eemcs_expt_log_port	eemcs/eemcs_expt.c	/^KAL_INT32 eemcs_expt_log_port(struct sk_buff *skb, KAL_UINT32 port_id)$/;"	f
eemcs_expt_log_rxq	eemcs/eemcs_expt.c	/^KAL_INT32 eemcs_expt_log_rxq(struct sk_buff *skb, KAL_UINT32 qno)$/;"	f
eemcs_expt_log_txq	eemcs/eemcs_expt.c	/^KAL_INT32 eemcs_expt_log_txq(struct sk_buff *skb, KAL_UINT32 qno)$/;"	f
eemcs_expt_mod_init	eemcs/eemcs_expt.c	/^KAL_INT32 eemcs_expt_mod_init(void)$/;"	f
eemcs_expt_reset	eemcs/eemcs_expt.c	/^void eemcs_expt_reset(void)$/;"	f
eemcs_expt_reset_statistics	eemcs/eemcs_expt.c	/^void eemcs_expt_reset_statistics(void)$/;"	f
eemcs_expt_show_statistics	eemcs/eemcs_expt.c	/^ssize_t eemcs_expt_show_statistics(char *buf)$/;"	f
eemcs_expt_sysfs_show_ut_ccci_lb	eemcs/eemcs_expt_ut.c	/^ssize_t eemcs_expt_sysfs_show_ut_ccci_lb(char *buf)$/;"	f
eemcs_expt_ut_exit	eemcs/eemcs_expt_ut.c	/^void eemcs_expt_ut_exit()$/;"	f
eemcs_expt_ut_init	eemcs/eemcs_expt_ut.c	/^KAL_INT32 eemcs_expt_ut_init()$/;"	f
eemcs_expt_ut_trigger	eemcs/eemcs_expt_ut.c	/^void eemcs_expt_ut_trigger(unsigned int msg_id)$/;"	f
eemcs_fs_ut_UL_write_skb_to_swq	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_UL_write_skb_to_swq(CCCI_CHANNEL_T chn, struct sk_buff *skb)$/;"	f
eemcs_fs_ut_callback	eemcs/eemcs_char.c	/^void eemcs_fs_ut_callback(struct sk_buff *new_skb, KAL_UINT32 private_data)$/;"	f
eemcs_fs_ut_close	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_close(KAL_UINT32 fhandle)$/;"	f
eemcs_fs_ut_count	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_count(const wchar_t *dir_path, KAL_UINT32 flags)$/;"	f
eemcs_fs_ut_createdir	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_createdir(const wchar_t *dir_path)$/;"	f
eemcs_fs_ut_delete	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_delete(const wchar_t *file_name)$/;"	f
eemcs_fs_ut_dump	eemcs/eemcs_fs_ut.c	/^void eemcs_fs_ut_dump(void)$/;"	f
eemcs_fs_ut_exit	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_exit(void)$/;"	f
eemcs_fs_ut_findclose	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_findclose(KAL_UINT32 handle)$/;"	f
eemcs_fs_ut_findfirst	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_findfirst(const wchar_t* pattern, KAL_UINT8 attr, KAL_UINT8 attr_mask, FS_DOSDirEntry * file_info, wchar_t* file_name, KAL_UINT32 max_length)$/;"	f
eemcs_fs_ut_findnext	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_findnext(KAL_UINT32 handle, FS_DOSDirEntry *file_info, wchar_t *file_name, KAL_UINT32 max_length)$/;"	f
eemcs_fs_ut_get_file_size	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_get_file_size(KAL_UINT32 fhandle, KAL_UINT32 *size)$/;"	f
eemcs_fs_ut_get_index	eemcs/eemcs_fs_ut.c	/^KAL_UINT32 eemcs_fs_ut_get_index(void)$/;"	f
eemcs_fs_ut_getclustersize	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_getclustersize(KAL_UINT32 drive_index)$/;"	f
eemcs_fs_ut_getdrive	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_getdrive(KAL_UINT32 type, KAL_UINT32 serial, KAL_UINT32 alt_mask)$/;"	f
eemcs_fs_ut_getfoldersize	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_getfoldersize(const wchar_t *dir, KAL_UINT32 flags)$/;"	f
eemcs_fs_ut_init	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_init(void)$/;"	f
eemcs_fs_ut_move	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_move(const wchar_t *src, const wchar_t *dst, KAL_UINT32 flags)$/;"	f
eemcs_fs_ut_open	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_open(wchar_t *file_path, KAL_UINT32 flags)$/;"	f
eemcs_fs_ut_read	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_read(KAL_UINT32 fhandle, void *data, KAL_UINT32 size, KAL_UINT32 *read)$/;"	f
eemcs_fs_ut_removedir	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_removedir(const wchar_t *dir_name)$/;"	f
eemcs_fs_ut_rename	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_rename(const wchar_t *old_name, const wchar_t* new_name)$/;"	f
eemcs_fs_ut_reset_args	eemcs/eemcs_fs_ut.c	/^void eemcs_fs_ut_reset_args(void)$/;"	f
eemcs_fs_ut_send_cmd	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_send_cmd(void)$/;"	f
eemcs_fs_ut_send_skb	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_send_skb(void)$/;"	f
eemcs_fs_ut_set_index	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_set_index(KAL_UINT32 index)$/;"	f
eemcs_fs_ut_trigger	eemcs/eemcs_fs_ut.c	/^void eemcs_fs_ut_trigger(void)$/;"	f
eemcs_fs_ut_ul_handler	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_ul_handler(void)$/;"	f
eemcs_fs_ut_write	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_write(KAL_UINT32 fhandle, void *data, KAL_UINT32 size, KAL_UINT32 *written)$/;"	f
eemcs_fs_ut_xdelete	eemcs/eemcs_fs_ut.c	/^KAL_INT32 eemcs_fs_ut_xdelete(const wchar_t *dir_path, KAL_UINT32 flags)$/;"	f
eemcs_get_md_id	eemcs/eemcs_boot.c	/^KAL_UINT32 eemcs_get_md_id(void){$/;"	f
eemcs_get_md_img_exist_list	eemcs/eemcs_boot.c	/^KAL_UINT32* eemcs_get_md_img_exist_list(void){$/;"	f
eemcs_get_md_img_exist_list_size	eemcs/eemcs_boot.c	/^KAL_UINT32 eemcs_get_md_img_exist_list_size(void){$/;"	f
eemcs_get_md_info_str	eemcs/eemcs_boot.c	/^KAL_INT32 eemcs_get_md_info_str(char* info_str){$/;"	f
eemcs_init	eemcs/eemcs_init.c	/^late_initcall(eemcs_init);$/;"	v
eemcs_init	eemcs/eemcs_init.c	/^static int __init eemcs_init(void)$/;"	f	file:
eemcs_ipc_exit	eemcs/eemcs_ipc.c	/^void eemcs_ipc_exit(void){$/;"	f
eemcs_ipc_fasync	eemcs/eemcs_ipc.c	/^static int eemcs_ipc_fasync(int fd, struct file *file, int on)$/;"	f	file:
eemcs_ipc_inst	eemcs/eemcs_ipc.c	/^static eemcs_ipc_inst_t eemcs_ipc_inst;$/;"	v	file:
eemcs_ipc_inst_t	eemcs/eemcs_ipc.h	/^}eemcs_ipc_inst_t;$/;"	t	typeref:struct:_eemcs_ipc_inst_t
eemcs_ipc_ioctl	eemcs/eemcs_ipc.c	/^static long eemcs_ipc_ioctl( struct file *fp, unsigned int cmd, unsigned long arg)$/;"	f	file:
eemcs_ipc_kern_open	eemcs/eemcs_ipc.c	/^static int eemcs_ipc_kern_open(int id)$/;"	f	file:
eemcs_ipc_kern_write	eemcs/eemcs_ipc.c	/^ssize_t eemcs_ipc_kern_write(ipc_ilm_t *in_ilm){$/;"	f
eemcs_ipc_mod_init	eemcs/eemcs_ipc.c	/^KAL_INT32 eemcs_ipc_mod_init(void){$/;"	f
eemcs_ipc_node_t	eemcs/eemcs_ipc.h	/^}eemcs_ipc_node_t;$/;"	t	typeref:struct:_eemcs_ipc_node_t
eemcs_ipc_open	eemcs/eemcs_ipc.c	/^static int eemcs_ipc_open(struct inode *inode,  struct file *file)$/;"	f	file:
eemcs_ipc_ops	eemcs/eemcs_ipc.c	/^static struct file_operations eemcs_ipc_ops=$/;"	v	typeref:struct:file_operations	file:
eemcs_ipc_poll	eemcs/eemcs_ipc.c	/^unsigned int eemcs_ipc_poll(struct file *fp, poll_table *wait)$/;"	f
eemcs_ipc_read	eemcs/eemcs_ipc.c	/^static ssize_t eemcs_ipc_read(struct file *fp, char *buf, size_t count, loff_t *ppos)$/;"	f	file:
eemcs_ipc_release	eemcs/eemcs_ipc.c	/^static int eemcs_ipc_release(struct inode *inode, struct file *file)$/;"	f	file:
eemcs_ipc_rx_callback	eemcs/eemcs_ipc.c	/^static KAL_INT32 eemcs_ipc_rx_callback(struct sk_buff *skb, KAL_UINT32 private_data)$/;"	f	file:
eemcs_ipc_state_callback	eemcs/eemcs_ipc.c	/^EEMCS_STATE_CALLBACK_T eemcs_ipc_state_callback ={$/;"	v
eemcs_ipc_state_callback_func	eemcs/eemcs_ipc.c	/^void eemcs_ipc_state_callback_func(EEMCS_STATE state){$/;"	f
eemcs_ipc_write	eemcs/eemcs_ipc.c	/^static ssize_t eemcs_ipc_write(struct file *fp, const char __user *buf, size_t in_sz, loff_t *ppos)$/;"	f	file:
eemcs_ipcdev	eemcs/eemcs_ipc.h	/^    struct cdev         *eemcs_ipcdev;     \/* cdev_alloc\/cdev_del\/cdev_init\/cdev_add *\/$/;"	m	struct:_eemcs_ipc_inst_t	typeref:struct:_eemcs_ipc_inst_t::cdev
eemcs_md_boot_up_timeout_func	eemcs/eemcs_boot.c	/^static void eemcs_md_boot_up_timeout_func(unsigned int stage, unsigned int timeout)$/;"	f	file:
eemcs_md_destroy_runtime_data	eemcs/eemcs_md.c	/^void eemcs_md_destroy_runtime_data(void *runtime_data)$/;"	f
eemcs_md_exception_data_parse	eemcs/eemcs_expt.c	/^static void eemcs_md_exception_data_parse(char* md_ex_addr, DEBUG_INFO_T *debug_info)$/;"	f	file:
eemcs_md_gen_runtime_data	eemcs/eemcs_md.c	/^KAL_UINT32 eemcs_md_gen_runtime_data(void **data)$/;"	f
eemcs_md_get_battery_info	eemcs/eemcs_sysmsg.c	/^int eemcs_md_get_battery_info(int md_id, int data)$/;"	f
eemcs_md_logger_notify	eemcs/eemcs_char.c	/^void eemcs_md_logger_notify(void)$/;"	f
eemcs_md_reset	eemcs/eemcs_boot.c	/^KAL_INT32 eemcs_md_reset(void)$/;"	f
eemcs_md_runtime_cfg	eemcs/eemcs_md.c	/^KAL_INT32 eemcs_md_runtime_cfg(void *buffer)$/;"	f
eemcs_mem_dump	eemcs/eemcs_expt.c	/^static void eemcs_mem_dump(void *start_addr, int len)$/;"	f	file:
eemcs_on_reset	eemcs/eemcs_state.c	/^bool eemcs_on_reset(void){$/;"	f
eemcs_port_id	eemcs/eccmni.h	/^    KAL_UINT8         eemcs_port_id;$/;"	m	struct:__anon339
eemcs_port_id	eemcs/eemcs_char.h	/^    KAL_UINT8           eemcs_port_id;$/;"	m	struct:__anon318
eemcs_port_id	eemcs/eemcs_ipc.h	/^    KAL_UINT8           eemcs_port_id;$/;"	m	struct:_eemcs_ipc_inst_t
eemcs_power_off_md	eemcs/eemcs_boot.c	/^KAL_INT32 eemcs_power_off_md(KAL_INT32 md_id, KAL_UINT32 timeout)$/;"	f
eemcs_power_on_md	eemcs/eemcs_boot.c	/^KAL_INT32 eemcs_power_on_md(KAL_INT32 md_id, KAL_UINT32 timeout)$/;"	f
eemcs_register_expt_callback	eemcs/eemcs_expt.c	/^KAL_UINT32 eemcs_register_expt_callback(EEMCS_CCCI_EXCEPTION_IND_CALLBACK func_ptr)$/;"	f
eemcs_rpc_callback	eemcs/eemcs_rpc.c	/^KAL_INT32 eemcs_rpc_callback(struct sk_buff *skb, KAL_UINT32 private_data)$/;"	f
eemcs_rpc_exit	eemcs/eemcs_rpc.c	/^void eemcs_rpc_exit(void)$/;"	f
eemcs_rpc_inst_t	eemcs/eemcs_rpc.h	/^}eemcs_rpc_inst_t;$/;"	t	typeref:struct:_eemcs_rpc_inst_t
eemcs_rpc_mod_init	eemcs/eemcs_rpc.c	/^int eemcs_rpc_mod_init(void)$/;"	f
eemcs_rpc_ut_UL_write_skb_to_swq	eemcs/eemcs_rpc_ut.c	/^inline KAL_INT32 eemcs_rpc_ut_UL_write_skb_to_swq(CCCI_CHANNEL_T chn, struct sk_buff *skb)$/;"	f
eemcs_rpc_ut_trigger	eemcs/eemcs_rpc_ut.c	/^void eemcs_rpc_ut_trigger(void)$/;"	f
eemcs_rpc_work	eemcs/eemcs_rpc.c	/^static void eemcs_rpc_work(struct work_struct *work)$/;"	f	file:
eemcs_rpc_work_helper	eemcs/eemcs_rpc.c	/^void eemcs_rpc_work_helper(int *p_pkt_num, RPC_PKT pkt[], pIPC_RPC_StreamBuffer_T p_rpc_buf)$/;"	f
eemcs_sdio_throughput_log	eemcs/lte_hif_sdio.c	/^KAL_UINT32 eemcs_sdio_throughput_log = 1;$/;"	v
eemcs_set_boot_reset_state	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_set_boot_reset_state(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)$/;"	f	file:
eemcs_set_reload_image	eemcs/eemcs_boot.c	/^void eemcs_set_reload_image(KAL_INT32 need_reload){$/;"	f
eemcs_show_boot_state	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_show_boot_state(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
eemcs_stat_callback_head	eemcs/eemcs_state.c	/^} eemcs_stat_callback_head;$/;"	v	typeref:struct:__anon338	file:
eemcs_state	eemcs/eemcs_state.c	/^static volatile KAL_UINT32 eemcs_state = EEMCS_INVALID;$/;"	v	file:
eemcs_state_callback	eemcs/eemcs_state.c	/^kal_bool eemcs_state_callback(EEMCS_STATE state){$/;"	f
eemcs_state_callback_init	eemcs/eemcs_state.c	/^void eemcs_state_callback_init(){$/;"	f
eemcs_state_callback_register	eemcs/eemcs_state.c	/^kal_bool eemcs_state_callback_register(EEMCS_STATE_CALLBACK_T *node){$/;"	f
eemcs_state_callback_unregister	eemcs/eemcs_state.c	/^kal_bool eemcs_state_callback_unregister(EEMCS_STATE_CALLBACK_T *node){$/;"	f
eemcs_state_name	eemcs/eemcs_state.c	/^static KAL_UINT8 eemcs_state_name[EEMCS_STATE_MAX][32] = {$/;"	v	file:
eemcs_statistics	eemcs/eemcs_statistics.c	/^EEMCS_STATISTICS *eemcs_statistics[MAX_EXT_MD_NUM];$/;"	v
eemcs_statistics_exit	eemcs/eemcs_statistics.c	/^void eemcs_statistics_exit()$/;"	f
eemcs_statistics_init	eemcs/eemcs_statistics.c	/^int eemcs_statistics_init()$/;"	f
eemcs_statistics_reset	eemcs/eemcs_statistics.c	/^void eemcs_statistics_reset(){$/;"	f
eemcs_sysfs_emcsva_log	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_sysfs_emcsva_log(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)$/;"	f	file:
eemcs_sysfs_exit	eemcs/eemcs_sysfs.c	/^void eemcs_sysfs_exit(struct class *dev_class)$/;"	f
eemcs_sysfs_init	eemcs/eemcs_sysfs.c	/^void eemcs_sysfs_init(struct class *dev_class)$/;"	f
eemcs_sysfs_set_ccci_hs_bypass	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_sysfs_set_ccci_hs_bypass(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)$/;"	f	file:
eemcs_sysfs_set_expt	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_sysfs_set_expt(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)$/;"	f	file:
eemcs_sysfs_set_expt_mode	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_sysfs_set_expt_mode(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)$/;"	f	file:
eemcs_sysfs_set_expt_ut_ccci_lb	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_sysfs_set_expt_ut_ccci_lb(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)$/;"	f	file:
eemcs_sysfs_set_fs_ut	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_sysfs_set_fs_ut(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)$/;"	f	file:
eemcs_sysfs_set_fs_ut_port	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_sysfs_set_fs_ut_port(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)$/;"	f	file:
eemcs_sysfs_set_rpc_ut	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_sysfs_set_rpc_ut(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)$/;"	f	file:
eemcs_sysfs_set_statistics	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_sysfs_set_statistics(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)$/;"	f	file:
eemcs_sysfs_show_ccci_hs_bypass	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_sysfs_show_ccci_hs_bypass(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
eemcs_sysfs_show_expt	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_sysfs_show_expt(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
eemcs_sysfs_show_expt_mode	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_sysfs_show_expt_mode(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
eemcs_sysfs_show_expt_ut_ccci_lb	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_sysfs_show_expt_ut_ccci_lb(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
eemcs_sysfs_show_fs_ut	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_sysfs_show_fs_ut(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
eemcs_sysfs_show_fs_ut_port	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_sysfs_show_fs_ut_port(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
eemcs_sysfs_show_statistics	eemcs/eemcs_sysfs.c	/^static ssize_t eemcs_sysfs_show_statistics(struct device *dev, struct device_attribute *attr, char *buf)$/;"	f	file:
eemcs_sysmsg_echo_test	eemcs/eemcs_sysmsg.c	/^int eemcs_sysmsg_echo_test(int md_id, int data)$/;"	f
eemcs_sysmsg_exit	eemcs/eemcs_sysmsg.c	/^void eemcs_sysmsg_exit(void)$/;"	f
eemcs_sysmsg_mod_init	eemcs/eemcs_sysmsg.c	/^int eemcs_sysmsg_mod_init(void)$/;"	f
eemcs_sysmsg_rx_dispatch_cb	eemcs/eemcs_sysmsg.c	/^KAL_INT32 eemcs_sysmsg_rx_dispatch_cb(struct sk_buff *skb, KAL_UINT32 private_data)$/;"	f
eemcs_sysmsg_work	eemcs/eemcs_sysmsg.c	/^static void eemcs_sysmsg_work(struct work_struct *work)$/;"	f	file:
eemcs_trace_inst	eemcs/eemcs_boot_trace.c	/^static EEMCS_BOOT_TRACE eemcs_trace_inst;$/;"	v	file:
eemcs_unregister_expt_callback	eemcs/eemcs_expt.c	/^KAL_UINT32 eemcs_unregister_expt_callback(KAL_UINT32 id)$/;"	f
eemcs_update_statistics	eemcs/eemcs_statistics.c	/^void eemcs_update_statistics(int md_id, int port, int tx_rx, int type){$/;"	f
eemcs_update_statistics_number	eemcs/eemcs_statistics.c	/^void eemcs_update_statistics_number(int md_id, int port, int tx_rx, int type, int number){$/;"	f
eemcs_ut_alloc_skb	eemcs/eemcs_fs_ut.c	/^struct sk_buff *eemcs_ut_alloc_skb(KAL_UINT32 size, FS_STREAMBUFFER *stream, KAL_UINT8 again)$/;"	f
eemcs_wait_usr_n_rst	eemcs/eemcs_boot.c	/^KAL_INT32 eemcs_wait_usr_n_rst(int port_id){$/;"	f
eemcs_wake_lock	eemcs/eemcs_ccci.c	/^struct wake_lock eemcs_wake_lock;$/;"	v	typeref:struct:wake_lock
eemcs_wakelock_name	eemcs/eemcs_ccci.c	/^static KAL_UINT8 eemcs_wakelock_name[32];$/;"	v	file:
eemcs_wdt_reset_callback	eemcs/eemcs_expt.c	/^KAL_INT32 eemcs_wdt_reset_callback(void){$/;"	f
eemcs_wdt_reset_work_func	eemcs/eemcs_expt.c	/^static void eemcs_wdt_reset_work_func(struct work_struct *work){$/;"	f	file:
eerec	aee/aed/aed-main.c	/^	struct aed_eerec *eerec;$/;"	m	struct:aed_dev	typeref:struct:aed_dev::aed_eerec	file:
eewait	aee/aed/aed-main.c	/^	wait_queue_head_t eewait;$/;"	m	struct:aed_dev	file:
eint_auto_umask	mach/mt6795/eint.c	/^    unsigned int eint_auto_umask[EINT_MAX_CHANNEL];$/;"	m	struct:__anon271	file:
eint_auto_umask	mach/mt6795/eint.c	/^  unsigned int eint_auto_umask[EINT_MAX_CHANNEL];$/;"	m	struct:__anon274	file:
eint_conf	mach/mt6795/eint.c	/^} eint_conf;$/;"	t	typeref:struct:__anon274	file:
eint_config_offset	dual_ccci/include/ccci_md.h	/^    unsigned int eint_config_offset;    \/* offset from SysShareMemBase for struct coreeint_config *\/$/;"	m	struct:ccci_cores_exch_data
eint_deb	mach/mt6795/eint.c	/^  int   eint_deb;$/;"	m	struct:__anon273	file:
eint_do_tasklet	mach/mt6795/eint.c	/^static void eint_do_tasklet(unsigned long unused)$/;"	f	file:
eint_edge_autounmask_test_callback	mach/mt6795/eint.c	/^void eint_edge_autounmask_test_callback(int eint_num)$/;"	f
eint_edge_nonautounmask_test_callback	mach/mt6795/eint.c	/^void eint_edge_nonautounmask_test_callback(int eint_num)$/;"	f
eint_func	mach/mt6795/eint.c	/^    void (*eint_func[EINT_MAX_CHANNEL]) (int eint_num);$/;"	m	struct:__anon271	file:
eint_func	mach/mt6795/eint.c	/^  void (*eint_func[EINT_MAX_CHANNEL]) (int);$/;"	m	struct:__anon274	file:
eint_func	mach/mt6795/eint.c	/^} eint_func;$/;"	t	typeref:struct:__anon271	file:
eint_hw_debounce_test_callback	mach/mt6795/eint.c	/^void eint_hw_debounce_test_callback(int eint_num)$/;"	f
eint_level_autounmask_test_callback	mach/mt6795/eint.c	/^void eint_level_autounmask_test_callback(int eint_num)$/;"	f
eint_level_nonautounmask_test_callback	mach/mt6795/eint.c	/^void eint_level_nonautounmask_test_callback(int eint_num)$/;"	f
eint_no	dual_ccci/include/ccci_md.h	/^    unsigned char eint_no; $/;"	m	struct:core_eint_config
eint_num	mach/mt6795/eint.c	/^  int   eint_num;$/;"	m	struct:__anon273	file:
eint_pol	mach/mt6795/eint.c	/^  int   eint_pol;$/;"	m	struct:__anon273	file:
eint_sens	mach/mt6795/eint.c	/^  int   eint_sens;$/;"	m	struct:__anon273	file:
eint_sw_deb_timer	mach/mt6795/eint.c	/^    struct timer_list eint_sw_deb_timer[EINT_MAX_CHANNEL];$/;"	m	struct:__anon271	typeref:struct:__anon271::timer_list	file:
emi_bwl_ctrl	mach/mt6795/include/mach/emi_bwl.h	/^struct emi_bwl_ctrl$/;"	s
emi_bwl_ctrl	mach/mt6795/include/mach/mt_emi_bwl.h	/^struct emi_bwl_ctrl$/;"	s
emi_dcm_ctrl_show	mach/mt6795/mt_mon.c	/^static ssize_t emi_dcm_ctrl_show(struct device_driver *driver, char *buf)$/;"	f	file:
emi_dcm_ctrl_store	mach/mt6795/mt_mon.c	/^static ssize_t emi_dcm_ctrl_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
emi_fops	mach/mt6795/mt_pm_init.c	/^static const struct file_operations emi_fops = {$/;"	v	typeref:struct:file_operations	file:
emi_fops	mach/mt6795/mt_pm_init_64.c	/^static const struct file_operations emi_fops = {$/;"	v	typeref:struct:file_operations	file:
emi_mpu_notifier	mach/mt6795/include/mach/emi_mpu.h	/^typedef void (*emi_mpu_notifier)(u32 addr, int wr_vio);$/;"	t
emi_speed_dump_read	mach/mt6795/mt_pm_init.c	/^static int emi_speed_dump_read(struct seq_file *m, void *v)$/;"	f	file:
emi_speed_dump_read	mach/mt6795/mt_pm_init_64.c	/^static int emi_speed_dump_read(struct seq_file *m, void *v)$/;"	f	file:
empty_count	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int           empty_count;    $/;"	m	struct:__anon210
en_mask	mach/mt6795/mt_clkmgr.c	/^    unsigned int en_mask;$/;"	m	struct:pll	file:
en_mask	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int en_mask;$/;"	m	struct:pll	file:
enable	eemcs/lte_dev_test_at.h	/^	kal_bool enable;$/;"	m	struct:_athif_auto_sm_cfg
enable	mach/mt6795/include/mach/mt_mon.h	/^    int            	(*enable)(void);$/;"	m	struct:mtk_monitor
enable	mach/mt6795/include/mach/pmu_v7.h	/^    void            (*enable)(void);$/;"	m	struct:arm_pmu
enable	mach/mt6795/mt_clkmgr.c	/^    int (*enable)(struct cg_clk *clk);$/;"	m	struct:cg_clk_ops	file:
enable	mach/mt6795/mt_clkmgr.c	/^    int (*enable)(struct subsys *sys);$/;"	m	struct:subsys_ops	file:
enable	mach/mt6795/mt_clkmgr.c	/^    void (*enable)(struct clkmux *mux);$/;"	m	struct:clkmux_ops	file:
enable	mach/mt6795/mt_clkmgr.c	/^    void (*enable)(struct pll *pll);$/;"	m	struct:pll_ops	file:
enable	mach/mt6795/mt_clkmgr_64.c	/^    int (*enable)(struct cg_clk *clk);$/;"	m	struct:cg_clk_ops	file:
enable	mach/mt6795/mt_clkmgr_64.c	/^    int (*enable)(struct subsys *sys);$/;"	m	struct:subsys_ops	file:
enable	mach/mt6795/mt_clkmgr_64.c	/^    void (*enable)(struct clkmux *mux);$/;"	m	struct:clkmux_ops	file:
enable	mach/mt6795/mt_clkmgr_64.c	/^    void (*enable)(struct pll *pll);$/;"	m	struct:pll_ops	file:
enable	mach/mt6795/mt_cpuidle.c	/^	struct set_and_clear_regs enable;                   \/* 0x100 *\/$/;"	m	struct:__anon263	typeref:struct:__anon263::set_and_clear_regs	file:
enable	mach/mt6795/mt_cpuidle64.c	/^	struct set_and_clear_regs enable;                   \/* 0x100 *\/$/;"	m	struct:__anon8	typeref:struct:__anon8::set_and_clear_regs	file:
enable	mach/mt6795/mt_dormant.c	/^    struct set_and_clear_regs enable;                   \/* 0x100 *\/$/;"	m	struct:__anon279	typeref:struct:__anon279::set_and_clear_regs	file:
enable	mach/mt6795/mt_ptp.c	/^	void (*enable)(struct ptp_det *det, int reason);$/;"	m	struct:ptp_det_ops	file:
enable	mach/mt6795/mt_ptp_64.c	/^	void (*enable)(struct ptp_det *det, int reason);$/;"	m	struct:ptp_det_ops	file:
enable_FBB_SPM	mach/mt6795/mt_ptp2.c	/^void enable_FBB_SPM(void)$/;"	f
enable_FBB_SW	mach/mt6795/mt_ptp2.c	/^void enable_FBB_SW(void)$/;"	f
enable_LO	mach/mt6795/mt_ptp2_64.c	/^void enable_LO(void)$/;"	f
enable_MR4_disable_manual_ref_rate	mach/mt6795/mt_dramc.c	/^void enable_MR4_disable_manual_ref_rate(void)$/;"	f
enable_SPARK_SPM	mach/mt6795/mt_ptp2.c	/^void enable_SPARK_SPM(void)$/;"	f
enable_SPARK_SW	mach/mt6795/mt_ptp2.c	/^void enable_SPARK_SW(void)$/;"	f
enable_ccci_lb	eemcs/eemcs_expt_ut.h	/^    volatile KAL_UINT32 enable_ccci_lb;$/;"	m	struct:EEMCS_EXPT_UT_st
enable_cd_eirq	mach/mt6795/include/mach/board.h	/^    void (*enable_cd_eirq)(void);$/;"	m	struct:msdc_hw
enable_clock	mach/mt6795/mt_clkmgr_common.c	/^EXPORT_SYMBOL(enable_clock);$/;"	v
enable_clock	mach/mt6795/mt_clkmgr_common.c	/^int enable_clock(enum cg_clk_id id, char *name)$/;"	f
enable_clock_ext_locked	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(enable_clock_ext_locked);$/;"	v
enable_clock_ext_locked	mach/mt6795/mt_clkmgr.c	/^int enable_clock_ext_locked(int id, char *name)$/;"	f
enable_clock_ext_locked	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(enable_clock_ext_locked);$/;"	v
enable_clock_ext_locked	mach/mt6795/mt_clkmgr_64.c	/^int enable_clock_ext_locked(int id, char *name)$/;"	f
enable_cpu_dcm	mach/mt6795/mt_dcm.c	/^void enable_cpu_dcm(void)$/;"	f
enable_cpu_dcm	mach/mt6795/mt_dcm_64.c	/^void enable_cpu_dcm(void)$/;"	f
enable_cpuxgpt	mach/mt6795/mt_cpuxgpt.c	/^void enable_cpuxgpt(void)$/;"	f
enable_cpuxgpt	mach/mt6795/mt_cpuxgpt_ca53.c	/^EXPORT_SYMBOL(enable_cpuxgpt);$/;"	v
enable_cpuxgpt	mach/mt6795/mt_cpuxgpt_ca53.c	/^void enable_cpuxgpt(void)$/;"	f
enable_dpidle_by_bit	mach/mt6795/mt_idle.c	/^EXPORT_SYMBOL(enable_dpidle_by_bit);$/;"	v
enable_dpidle_by_bit	mach/mt6795/mt_idle.c	/^void enable_dpidle_by_bit(int id)$/;"	f
enable_dpidle_by_bit	mach/mt6795/mt_idle_64.c	/^EXPORT_SYMBOL(enable_dpidle_by_bit);$/;"	v
enable_dpidle_by_bit	mach/mt6795/mt_idle_64.c	/^void enable_dpidle_by_bit(int id)$/;"	f
enable_dpidle_by_mask	mach/mt6795/mt_idle.c	/^static void enable_dpidle_by_mask(int grp, unsigned int mask)$/;"	f	file:
enable_dpidle_by_mask	mach/mt6795/mt_idle_64.c	/^static void enable_dpidle_by_mask(int grp, unsigned int mask)$/;"	f	file:
enable_fliper	mach/mt6795/fliper/fliper.c	/^static void enable_fliper()$/;"	f	file:
enable_get_sim_type	eemcs/eemcs_sysmsg.c	/^int enable_get_sim_type(int md_id, unsigned int enable)$/;"	f
enable_hw_watchpoint	mach/mt6795/hw_watchpoint.c	/^int enable_hw_watchpoint(void)$/;"	f
enable_ls_show	uart/uart_cir_pin.c	/^static ssize_t enable_ls_show(struct device *dev,$/;"	f	file:
enable_ls_store	uart/uart_cir_pin.c	/^static ssize_t enable_ls_store(struct device *dev,$/;"	f	file:
enable_md32_mobile_log_addr	mach/mt6795/include/mach/md32_helper.h	/^  unsigned int enable_md32_mobile_log_addr;$/;"	m	struct:__anon150
enable_mux	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(enable_mux);$/;"	v
enable_mux	mach/mt6795/mt_clkmgr.c	/^void enable_mux(int id, char *name)$/;"	f
enable_mux	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(enable_mux);$/;"	v
enable_mux	mach/mt6795/mt_clkmgr_64.c	/^void enable_mux(int id, char *name)$/;"	f
enable_pll	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(enable_pll);$/;"	v
enable_pll	mach/mt6795/mt_clkmgr.c	/^int enable_pll(int id, char *name)$/;"	f
enable_pll	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(enable_pll);$/;"	v
enable_pll	mach/mt6795/mt_clkmgr_64.c	/^int enable_pll(int id, char *name)$/;"	f
enable_rx_lb	eemcs/eemcs_expt_ut.h	/^    volatile KAL_UINT32 enable_rx_lb;$/;"	m	struct:EEMCS_EXPT_UT_st
enable_sdio_eirq	mach/mt6795/include/mach/board.h	/^    void (*enable_sdio_eirq)(void);$/;"	m	struct:msdc_hw
enable_slidle_by_bit	mach/mt6795/mt_idle.c	/^EXPORT_SYMBOL(enable_slidle_by_bit);$/;"	v
enable_slidle_by_bit	mach/mt6795/mt_idle.c	/^void enable_slidle_by_bit(int id)$/;"	f
enable_slidle_by_bit	mach/mt6795/mt_idle_64.c	/^EXPORT_SYMBOL(enable_slidle_by_bit);$/;"	v
enable_slidle_by_bit	mach/mt6795/mt_idle_64.c	/^void enable_slidle_by_bit(int id)$/;"	f
enable_slidle_by_mask	mach/mt6795/mt_idle.c	/^static void enable_slidle_by_mask(int grp, unsigned int mask)$/;"	f	file:
enable_slidle_by_mask	mach/mt6795/mt_idle_64.c	/^static void enable_slidle_by_mask(int grp, unsigned int mask)$/;"	f	file:
enable_soidle_by_bit	mach/mt6795/mt_idle.c	/^EXPORT_SYMBOL(enable_soidle_by_bit);$/;"	v
enable_soidle_by_bit	mach/mt6795/mt_idle.c	/^void enable_soidle_by_bit(int id)$/;"	f
enable_soidle_by_bit	mach/mt6795/mt_idle_64.c	/^EXPORT_SYMBOL(enable_soidle_by_bit);$/;"	v
enable_soidle_by_bit	mach/mt6795/mt_idle_64.c	/^void enable_soidle_by_bit(int id)$/;"	f
enable_soidle_by_mask	mach/mt6795/mt_idle.c	/^static void enable_soidle_by_mask(int grp, unsigned int mask)$/;"	f	file:
enable_soidle_by_mask	mach/mt6795/mt_idle_64.c	/^static void enable_soidle_by_mask(int grp, unsigned int mask)$/;"	f	file:
enable_spec_fetch_show	mach/mt6795/mt_cci400.c	/^static ssize_t enable_spec_fetch_show(struct device_driver *driver, char *buf)$/;"	f	file:
enable_spec_fetch_store	mach/mt6795/mt_cci400.c	/^static ssize_t enable_spec_fetch_store(struct device_driver *driver, const char *buf,$/;"	f	file:
enable_subsys	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(enable_subsys);$/;"	v
enable_subsys	mach/mt6795/mt_clkmgr.c	/^int enable_subsys(int id, char *name)$/;"	f
enable_subsys	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(enable_subsys);$/;"	v
enable_subsys	mach/mt6795/mt_clkmgr_64.c	/^int enable_subsys(int id, char *name)$/;"	f
enabled	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int enabled;$/;"	m	struct:hps_ctxt_struct
enabled_backup	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int enabled_backup;$/;"	m	struct:hps_ctxt_struct
enc_type	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned char enc_type;$/;"	m	struct:_SEC_EXTENSTION_CRYPTO
encrypt	aee/ipanic/ipanic.h	/^	u32 encrypt;		\/* data encrypted *\/$/;"	m	struct:ipanic_data_header
end	mach/mt6795/include/mach/camera_isp.h	/^    CQ_CMD_ST end;$/;"	m	struct:_cq0b_info_rtbc_st_
end	mach/mt6795/include/mach/camera_isp.h	/^    CQ_CMD_ST end;$/;"	m	struct:_cq_info_rtbc_st_
end	mach/mt6795/include/mach/mt_smi.h	/^	unsigned int end;       $/;"	m	struct:__anon160
end	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_EXTENSTION_END_MARK *end;$/;"	m	struct:_SEC_IMG_EXTENSTION_SET
end_len	eemcs/lte_dev_test_at.h	/^	unsigned int end_len;$/;"	m	struct:_len_range
end_of_interrupt	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned int end_of_interrupt;             \/* 0x10 *\/$/;"	m	struct:__anon264	file:
end_of_interrupt	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int end_of_interrupt;             \/* 0x10 *\/$/;"	m	struct:__anon9	file:
end_of_interrupt	mach/mt6795/mt_dormant.c	/^    volatile unsigned int end_of_interrupt;             \/* 0x10 *\/$/;"	m	struct:__anon280	file:
end_pattern	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned int                end_pattern;$/;"	m	struct:__anon521
end_pattern	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned int                end_pattern;$/;"	m	struct:__anon517
endianess	mach/mt6795/mt_dormant.c	/^    unsigned int endianess; \/* Per cpu endianess *\/$/;"	m	struct:ns_cpu_context	file:
enh_whisr_cache	eemcs/lte_hif_sdio.h	/^	sdio_whisr_enhance *enh_whisr_cache ;	$/;"	m	struct:HIF_SDIO_HANDLE
enter_pasr_dpd_config	mach/mt6795/mt_dramc.c	/^void enter_pasr_dpd_config(unsigned char segment_rank0, unsigned char segment_rank1)$/;"	f
enter_pasr_dpd_config	mach/mt6795/mt_dramc_64.c	/^void enter_pasr_dpd_config(unsigned char segment_rank0, unsigned char segment_rank1)$/;"	f
enter_pasrdpd	mach/mt6795/mt_sleep.c	/^static int enter_pasrdpd(void)$/;"	f	file:
enter_pasrdpd	mach/mt6795/mt_sleep_64.c	/^static int enter_pasrdpd(void)$/;"	f	file:
enter_update	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u8  enter_update;$/;"	m	struct:goodix_ts_data
enter_update	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u8  enter_update;$/;"	m	struct:goodix_ts_data
enter_update	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u8  enter_update;$/;"	m	struct:goodix_ts_data
enter_update	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u8  enter_update;$/;"	m	struct:goodix_ts_data
entry	conn_md/include/conn_md.h	/^	struct list_head entry;$/;"	m	struct:_CONN_MD_MSG_	typeref:struct:_CONN_MD_MSG_::list_head
entry	conn_md/include/conn_md.h	/^	struct list_head entry;$/;"	m	struct:_CONN_MD_USER_	typeref:struct:_CONN_MD_USER_::list_head
entry	eccci/ccci_core.h	/^	struct list_head entry;$/;"	m	struct:ccci_modem	typeref:struct:ccci_modem::list_head
entry	eccci/ccci_core.h	/^	struct list_head entry;$/;"	m	struct:ccci_port	typeref:struct:ccci_port::list_head
entry	eccci/ccci_core.h	/^	struct list_head entry;$/;"	m	struct:ccci_request	typeref:struct:ccci_request::list_head
entry	mach/mt6795/include/mach/mt_smi.h	/^    int entry;          $/;"	m	struct:__anon160
entry_used	dual_ccci/include/ccmni_pfp.h	/^    int            entry_used;$/;"	m	struct:_complete_ippkt_t
env_data	mach/mt6795/include/mach/env.h	/^	char *env_data;$/;"	m	struct:env_struct
env_ioctl	mach/mt6795/include/mach/env.h	/^struct env_ioctl {$/;"	s
env_struct	mach/mt6795/include/mach/env.h	/^struct env_struct {$/;"	s
envinfo	dual_ccci/include/ccci_md.h	/^    EX_ENVINFO_T    envinfo;$/;"	m	struct:_ex_exception_log_t
envinfo	eccci/ccci_core.h	/^	EX_ENVINFO_T	envinfo;$/;"	m	struct:_ex_exception_log_t
envinfo	eemcs/eemcs_expt.h	/^	EX_ENVINFO_T	envinfo;$/;"	m	struct:_ex_exception_log_t
err	mach/mt6795/hw_watchpoint.c	/^ int err;$/;"	v
err_code	dual_ccci/include/ccci_layer.h	/^            unsigned int  err_code[2];$/;"	m	struct:dump_debug_info::__anon391::__anon396
err_code	eccci/ccci_core.h	/^			unsigned int  err_code[2];$/;"	m	struct:dump_debug_info::__anon437::__anon442
err_code	eemcs/eemcs_expt.h	/^			unsigned int  err_code[2];$/;"	m	struct:dump_debug_info::__anon345::__anon350
err_code1	dual_ccci/include/ccci_layer.h	/^            int err_code1;$/;"	m	struct:dump_debug_info::__anon391::__anon393
err_code1	eccci/ccci_core.h	/^			int err_code1;$/;"	m	struct:dump_debug_info::__anon437::__anon439
err_code1	eemcs/eemcs_expt.h	/^			int err_code1;$/;"	m	struct:dump_debug_info::__anon345::__anon347
err_code2	dual_ccci/include/ccci_layer.h	/^                int err_code2;$/;"	m	struct:dump_debug_info::__anon391::__anon393
err_code2	eccci/ccci_core.h	/^    		int err_code2;$/;"	m	struct:dump_debug_info::__anon437::__anon439
err_code2	eemcs/eemcs_expt.h	/^    			int err_code2;$/;"	m	struct:dump_debug_info::__anon345::__anon347
error_code	dual_ccci/include/ccci_md.h	/^    EX_FATALERR_CODE_T error_code;$/;"	m	struct:_ex_fatalerror_t
error_code	eccci/ccci_core.h	/^	EX_FATALERR_CODE_T error_code;$/;"	m	struct:_ex_fatalerror_t
error_code	eemcs/eemcs_expt.h	/^	EX_FATALERR_CODE_T error_code;$/;"	m	struct:_ex_fatalerror_t
es_base	masp/mt6795/module/sec_mod.c	/^unsigned int es_base;$/;"	v
es_base	masp/mt6795/module/sec_mod.c	/^unsigned long long es_base;$/;"	v
es_down_threshold	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int es_down_threshold;$/;"	m	struct:hps_ctxt_struct
es_down_times	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int es_down_times;$/;"	m	struct:hps_ctxt_struct
es_driver	masp/mt6795/module/sec_mod.c	/^static struct platform_driver es_driver = {$/;"	v	typeref:struct:platform_driver	file:
es_flag	mach/mt6795/mt_clkmgr.c	/^static int es_flag = 0;$/;"	v	file:
es_flag	mach/mt6795/mt_clkmgr_64.c	/^static int es_flag = 0;$/;"	v	file:
es_handler	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    struct early_suspend es_handler;$/;"	m	struct:hps_ctxt_struct	typeref:struct:hps_ctxt_struct::early_suspend
es_of_ids	masp/mt6795/module/sec_mod.c	/^static const struct of_device_id es_of_ids[] = {$/;"	v	typeref:struct:of_device_id	file:
es_probe	masp/mt6795/module/sec_mod.c	/^int es_probe(struct platform_device *dev){$/;"	f
es_remove	masp/mt6795/module/sec_mod.c	/^int es_remove(struct platform_device *dev)$/;"	f
es_up_threshold	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int es_up_threshold;$/;"	m	struct:hps_ctxt_struct
es_up_times	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int es_up_times;$/;"	m	struct:hps_ctxt_struct
etb_device	mach/mt6795/pftracer.c	/^static struct platform_device etb_device =$/;"	v	typeref:struct:platform_device	file:
etb_driver_data	mach/mt6795/pftracer.c	/^static struct etb_driver_data etb_driver_data =$/;"	v	typeref:struct:etb_driver_data	file:
etm_device	mach/mt6795/pftracer.c	/^static struct platform_device etm_device[] =$/;"	v	typeref:struct:platform_device	file:
etm_driver_data	mach/mt6795/pftracer.c	/^static struct etm_driver_data etm_driver_data[] =$/;"	v	typeref:struct:etm_driver_data	file:
ett_count	mach/mt6795/include/mach/board.h	/^    unsigned int ett_count; $/;"	m	struct:msdc_hw
ett_settings	mach/mt6795/include/mach/board.h	/^    struct msdc_ett_settings *ett_settings; $/;"	m	struct:msdc_hw	typeref:struct:msdc_hw::msdc_ett_settings
event_cfg	mach/mt6795/include/mach/pmu_v7.h	/^    u32 event_cfg[NUMBER_OF_EVENT];$/;"	m	struct:pmu_cfg
event_mask	mach/mt6795/pmu_v7.c	/^static int event_mask = 0x8000003f;$/;"	v	file:
evt	mach/mt6795/ca7_timer.c	/^	unsigned long evt;$/;"	m	struct:localtimer_info	file:
ex_data_ptr	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_BUF_INFO_STRUCT*  ex_data_ptr; $/;"	m	struct:__anon216
ex_data_ptr	mach/mt6795/include/mach/camera_isp.h	/^    compat_uptr_t           ex_data_ptr; $/;"	m	struct:__anon228
ex_info	eccci/ccci_core.h	/^	EX_LOG_T ex_info;$/;"	m	struct:ccci_modem
ex_monitor	eccci/ccci_core.h	/^	struct timer_list ex_monitor;$/;"	m	struct:ccci_modem	typeref:struct:ccci_modem::timer_list
ex_monitor2	eccci/ccci_core.h	/^	struct timer_list ex_monitor2;$/;"	m	struct:ccci_modem	typeref:struct:ccci_modem::timer_list
ex_monitor_func	dual_ccci/ccci_md_main.c	/^static void ex_monitor_func(unsigned long data)$/;"	f	file:
ex_monitor_func	eemcs/eemcs_expt.c	/^static void ex_monitor_func(unsigned long data)$/;"	f	file:
ex_nvram	dual_ccci/include/ccci_md.h	/^    unsigned char  ex_nvram;$/;"	m	struct:_exception_record_header_t
ex_nvram	eccci/ccci_core.h	/^	u8  ex_nvram;$/;"	m	struct:_exception_record_header_t
ex_nvram	eemcs/eemcs_expt.h	/^	unsigned char  ex_nvram;$/;"	m	struct:_exception_record_header_t
ex_serial_num	dual_ccci/include/ccci_md.h	/^    unsigned short ex_serial_num;$/;"	m	struct:_exception_record_header_t
ex_serial_num	eccci/ccci_core.h	/^	u16 ex_serial_num;$/;"	m	struct:_exception_record_header_t
ex_serial_num	eemcs/eemcs_expt.h	/^	unsigned short ex_serial_num;$/;"	m	struct:_exception_record_header_t
ex_stage	eccci/ccci_core.h	/^	MD_EX_STAGE ex_stage; $/;"	m	struct:ccci_modem
ex_type	dual_ccci/include/ccci_md.h	/^    unsigned char  ex_type;$/;"	m	struct:_exception_record_header_t
ex_type	eccci/ccci_core.h	/^	u8  ex_type;$/;"	m	struct:_exception_record_header_t
ex_type	eccci/ccci_core.h	/^	unsigned char ex_type;$/;"	m	struct:ccci_modem
ex_type	eemcs/eemcs_expt.h	/^	unsigned char  ex_type;$/;"	m	struct:_exception_record_header_t
exam_dl_content	eemcs/lte_dev_test_lib.h	/^    bool    exam_dl_content;$/;"	m	struct:_attest_option
except_mode_dlq	eemcs/lte_df_main.h	/^    kal_uint32 except_mode_dlq[RXQ_NUM];$/;"	m	struct:mtlte_expt_priv
except_mode_ulq	eemcs/lte_df_main.h	/^    kal_uint32 except_mode_ulq[TXQ_NUM];$/;"	m	struct:mtlte_expt_priv
except_rxq	eemcs/eemcs_expt.c	/^static KAL_UINT32 except_txq = 0, except_rxq = 0;$/;"	v	file:
except_txq	eemcs/eemcs_expt.c	/^static KAL_UINT32 except_txq = 0, except_rxq = 0;$/;"	v	file:
exception_occur	dual_ccci/include/ccci_md.h	/^    int exception_occur;$/;"	m	struct:_modem_exception_exp
exec_ccci_kern_func_by_md_id	ccci_util/ccci_util_dummy.c	/^int __weak exec_ccci_kern_func_by_md_id(int md_id, unsigned int id, char *buf, unsigned int len)$/;"	f
exec_ccci_kern_func_by_md_id	eccci/ccci_core.c	/^int exec_ccci_kern_func_by_md_id(int md_id, unsigned int id, char *buf, unsigned int len)$/;"	f
exec_ccci_sys_call_back	eccci/port_kernel.c	/^void exec_ccci_sys_call_back(int md_id, int cb_id, int data)$/;"	f
execution_unit	dual_ccci/include/ccci_layer.h	/^            unsigned char execution_unit[9]; \/\/ 8+1$/;"	m	struct:dump_debug_info::__anon391::__anon394
execution_unit	dual_ccci/include/ccci_layer.h	/^            unsigned char execution_unit[9];$/;"	m	struct:dump_debug_info::__anon391::__anon395
execution_unit	dual_ccci/include/ccci_layer.h	/^            unsigned char execution_unit[9];$/;"	m	struct:dump_debug_info::__anon391::__anon396
execution_unit	dual_ccci/include/ccci_md.h	/^    unsigned char execution_unit[8];$/;"	m	struct:_ex_environment_info_t
execution_unit	eccci/ccci_core.h	/^			unsigned char execution_unit[9]; $/;"	m	struct:dump_debug_info::__anon437::__anon440
execution_unit	eccci/ccci_core.h	/^			unsigned char execution_unit[9];$/;"	m	struct:dump_debug_info::__anon437::__anon441
execution_unit	eccci/ccci_core.h	/^			unsigned char execution_unit[9];$/;"	m	struct:dump_debug_info::__anon437::__anon442
execution_unit	eccci/ccci_core.h	/^	u8 execution_unit[8];$/;"	m	struct:_ex_environment_info_t
execution_unit	eemcs/eemcs_expt.h	/^			unsigned char execution_unit[9]; \/\/ 8+1$/;"	m	struct:dump_debug_info::__anon345::__anon348
execution_unit	eemcs/eemcs_expt.h	/^			unsigned char execution_unit[9];$/;"	m	struct:dump_debug_info::__anon345::__anon349
execution_unit	eemcs/eemcs_expt.h	/^			unsigned char execution_unit[9];$/;"	m	struct:dump_debug_info::__anon345::__anon350
execution_unit	eemcs/eemcs_expt.h	/^	unsigned char execution_unit[8];$/;"	m	struct:_ex_environment_info_t
exit_pasr_dpd_config	mach/mt6795/mt_dramc.c	/^void exit_pasr_dpd_config(void)$/;"	f
exit_pasr_dpd_config	mach/mt6795/mt_dramc_64.c	/^void exit_pasr_dpd_config(void)$/;"	f
exmd_ctrl	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    exmd_ctrl[1];       \/*0x0DC0 ~ 0x0DCF: 	16 bytes*\/$/;"	m	struct:__anon129
exp_filename	aee/aed/aed-main.c	/^	char exp_filename[512];$/;"	m	struct:aed_eerec	file:
exp_linenum	aee/aed/aed-main.c	/^	unsigned int exp_linenum;$/;"	m	struct:aed_eerec	file:
expected_xfer_len	eemcs/lte_dev_test_lib.h	/^	unsigned int expected_xfer_len;$/;"	m	struct:_recv_fragment_ctrl
export_type	eemcs/eemcs_ccci.h	/^    KAL_UINT32  export_type; \/\/EXPORT_CCCI_H$/;"	m	struct:__anon287
expt_cb	eemcs/eemcs_expt.h	/^    EEMCS_CCCI_EXCEPTION_IND_CALLBACK expt_cb[CCCI_PORT_NUM_MAX]; $/;"	m	struct:EEMCS_EXCEPTION_SET_st
expt_cb_id	eemcs/eemcs_boot.h	/^    KAL_INT32 expt_cb_id;               \/* Exception callback function ID *\/$/;"	m	struct:EEMCS_BOOT_SET_st
expt_cb_id	eemcs/eemcs_char.h	/^    KAL_UINT32          expt_cb_id;        \/* exception callback function ID *\/$/;"	m	struct:__anon319
expt_cb_lock	eemcs/eemcs_expt.h	/^    spinlock_t expt_cb_lock;$/;"	m	struct:EEMCS_EXCEPTION_SET_st
expt_id	eemcs/eemcs_expt_ut.h	/^    volatile KAL_UINT32 expt_id;                        \/\/ exception mode id$/;"	m	struct:EEMCS_EXPT_UT_st
expt_info_mem	eemcs/eemcs_expt.h	/^    KAL_UINT8 *expt_info_mem;$/;"	m	struct:EEMCS_EXCEPTION_SET_st
expt_reset_allQ	eemcs/lte_hif_sdio.h	/^    KAL_UINT32 	expt_reset_allQ ;$/;"	m	struct:HIF_SDIO_HANDLE
expt_rxq	eemcs/eemcs_expt_ut.h	/^    KAL_UINT32 expt_rxq;$/;"	m	struct:EEMCS_EXPT_UT_st
expt_rxq_id	eemcs/eemcs_expt.h	/^    KAL_UINT32 	expt_rxq_id;$/;"	m	struct:__anon351
expt_txq	eemcs/eemcs_expt_ut.h	/^    KAL_UINT32 expt_txq;$/;"	m	struct:EEMCS_EXPT_UT_st
expt_txq_id	eemcs/eemcs_expt.h	/^    KAL_UINT32 	expt_txq_id;$/;"	m	struct:__anon351
ext	mach/mt6795/ca7_timer.c	/^	int ext;$/;"	m	struct:localtimer_info	file:
ext_buck_fops	mach/mt6795/mt_pm_init.c	/^static const struct file_operations ext_buck_fops = {$/;"	v	typeref:struct:file_operations	file:
ext_buck_read	mach/mt6795/mt_pm_init.c	/^static int ext_buck_read(struct seq_file *m, void *v)$/;"	f	file:
ext_buck_write	mach/mt6795/mt_pm_init.c	/^static int ext_buck_write(struct file *file, const char __user *buffer,$/;"	f	file:
ext_flag	mach/mt6795/include/mach/i2c.h	/^	u32 ext_flag;$/;"	m	struct:mt_i2c_msg
ext_hdr_length	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int ext_hdr_length;$/;"	m	struct:_SEC_IMG_HEADER_V4
ext_len	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned int                ext_len;      \/* length of extension header *\/        $/;"	m	struct:__anon516
ext_magic	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int ext_magic;$/;"	m	struct:_SEC_IMG_HEADER_V4
ext_mem	dual_ccci/include/ccci_layer.h	/^    int *ext_mem;$/;"	m	struct:dump_debug_info
ext_mem	eccci/ccci_core.h	/^	void *ext_mem;$/;"	m	struct:dump_debug_info
ext_mem	eemcs/eemcs_expt.h	/^	int *ext_mem;$/;"	m	struct:dump_debug_info
ext_modem_post_fix	eemcs/eemcs_boot.h	/^    char ext_modem_post_fix[EXT_MD_POST_FIX_LEN]; \/*Postfix of modem image, ex: "x_xxx_n"*\/$/;"	m	struct:EEMCS_BOOT_SET_st
ext_num	dual_ccci/ccci_mk_node.c	/^    int  ext_num;$/;"	m	struct:_ccci_node	file:
ext_offset	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned int                ext_offset;   \/* offset of extension header *\/    $/;"	m	struct:__anon516
ext_power_off	mach/mt6795/include/mach/board.h	/^    int (*ext_power_off)(int);$/;"	m	struct:mt3326_gps_hardware
ext_power_off	mach/mt6795/include/mach/board.h	/^    void (*ext_power_off)(void);$/;"	m	struct:msdc_hw
ext_power_on	mach/mt6795/include/mach/board.h	/^    int (*ext_power_on)(int);$/;"	m	struct:mt3326_gps_hardware
ext_power_on	mach/mt6795/include/mach/board.h	/^    void (*ext_power_on)(void);$/;"	m	struct:msdc_hw
ext_size	dual_ccci/include/ccci_layer.h	/^    size_t ext_size;$/;"	m	struct:dump_debug_info
ext_size	eccci/ccci_core.h	/^	size_t ext_size;$/;"	m	struct:dump_debug_info
ext_size	eemcs/eemcs_expt.h	/^	size_t ext_size;$/;"	m	struct:dump_debug_info
ext_type	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int ext_type;$/;"	m	struct:_SEC_EXTENSTION_CRYPTO
ext_type	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int ext_type;$/;"	m	struct:_SEC_EXTENSTION_END_MARK
ext_type	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int ext_type;$/;"	m	struct:_SEC_EXTENSTION_HASH_ONLY
ext_type	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int ext_type;$/;"	m	struct:_SEC_EXTENSTION_HASH_ONLY_64
ext_type	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int ext_type;$/;"	m	struct:_SEC_EXTENSTION_HASH_SIG
ext_type	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int ext_type;$/;"	m	struct:_SEC_FRAGMENT_CFG
external_exception	aee/aed/aed-main.c	/^static void external_exception(const char *assert_type, const int *log, int log_size,$/;"	f	file:
extq_id	dual_ccci/include/ccci_ipc.h	/^    uint32  extq_id;            \/* IPC universal mapping external queue *\/$/;"	m	struct:IPC_MSGSVC_TASKMAP_STRUCT
extq_id	eccci/port_ipc.h	/^    u32  extq_id;            $/;"	m	struct:ipc_task_id_map
extq_id	eemcs/eemcs_ipc.h	/^    uint32  extq_id;            \/* IPC universal mapping external queue *\/$/;"	m	struct:IPC_MSGSVC_TASKMAP_STRUCT
extract_n2mbits	mach/mt6795/include/mach/systracker.h	/^static inline unsigned int extract_n2mbits(unsigned int input, int n, int m)$/;"	f
f_brom_pkt_lb	eemcs/lte_dev_test_lib.c	/^int f_brom_pkt_lb(lb_data_pattern_e pattern, unsigned int min_size, unsigned int max_size)$/;"	f
f_calc_cs_byte	eemcs/lte_dev_test_lib.c	/^void f_calc_cs_byte(void *startingAddr_p, unsigned int lengthToCalculate, unsigned char *checksum_p)$/;"	f
f_compare_5a_pattern	eemcs/lte_dev_test_lib.c	/^int f_compare_5a_pattern(struct sk_buff *dl_skb, unsigned int que_num)$/;"	f
f_compare_a5_pattern	eemcs/lte_dev_test_lib.c	/^int f_compare_a5_pattern(struct sk_buff *dl_skb, unsigned int que_num)$/;"	f
f_compare_auto_pattern	eemcs/lte_dev_test_lib.c	/^int f_compare_auto_pattern(struct sk_buff *dl_skb, unsigned int que_num)$/;"	f
f_compare_fragment_pattern	eemcs/lte_dev_test_lib.c	/^int f_compare_fragment_pattern(struct sk_buff *dl_skb, unsigned int que_num)$/;"	f
f_compare_inc_pattern	eemcs/lte_dev_test_lib.c	/^int f_compare_inc_pattern(struct sk_buff *dl_skb, unsigned int que_num)$/;"	f
f_compare_recv_pkt	eemcs/lte_dev_test_lib.c	/^int f_compare_recv_pkt(struct sk_buff *dl_skb, unsigned int que_num)$/;"	f
f_dl_cs_err_tst	eemcs/lte_dev_test_lib.c	/^int f_dl_cs_err_tst(unsigned int cs_len, unsigned int is_bd)$/;"	f
f_rng	masp/asf/asf_inc/rsa_def.h	/^    int (*f_rng)(void *); $/;"	m	struct:__anon504
f_rx_perf_tst	eemcs/lte_dev_test_lib.c	/^int f_rx_perf_tst(unsigned int loop, unsigned int offset, unsigned int pkt_num,$/;"	f
f_small_pkt_lb	eemcs/lte_dev_test_lib.c	/^int f_small_pkt_lb(lb_data_pattern_e pattern)$/;"	f
f_tx_rx_ep0_perf_lb	eemcs/lte_dev_test_lib.c	/^int f_tx_rx_ep0_perf_lb(unsigned int loop, unsigned int offset, unsigned int pkt_md,$/;"	f
f_ul_cs_err_tst	eemcs/lte_dev_test_lib.c	/^int f_ul_cs_err_tst(unsigned int cs_len, unsigned int is_bd)$/;"	f
f_ul_rgpd_allow_len_tst	eemcs/lte_dev_test_lib.c	/^int f_ul_rgpd_allow_len_tst(unsigned int txq_no ,athif_ul_rgpd_format_t *p_rgpd_format, unsigned int pkt_len_start, unsigned int pkt_len_end)$/;"	f
f_wait_recv_pkt_cnt	eemcs/lte_dev_test_lib.c	/^int f_wait_recv_pkt_cnt(unsigned int expect_num , unsigned int timeout_ms)$/;"	f
factory_en	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       factory_en;    $/;"	m	struct:__anon482
fail_cnt	eemcs/lte_dev_test_at.h	/^	kal_uint32 fail_cnt;$/;"	m	struct:_athif_local_rgpd_rslt
fall_delay	mach/mt6795/hiau_ml/accdet/accdet_custom.h	/^    int fall_delay;	\/\/falling stable time$/;"	m	struct:headset_mode_settings
fall_delay	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom.h	/^    int fall_delay;	\/\/falling stable time$/;"	m	struct:headset_mode_settings
fasync	dual_ccci/include/ccci_chrdev.h	/^    struct fasync_struct    *fasync;$/;"	m	struct:_ccci_vir_client	typeref:struct:_ccci_vir_client::fasync_struct
fasync	dual_ccci/include/ccci_chrdev.h	/^    struct fasync_struct *fasync;$/;"	m	struct:ccci_dev_client	typeref:struct:ccci_dev_client::fasync_struct
fasync	dual_ccci/include/ccci_ipc.h	/^    struct fasync_struct    *fasync;$/;"	m	struct:__anon369	typeref:struct:__anon369::fasync_struct
fasync	eemcs/eemcs_ipc.h	/^    struct fasync_struct *fasync;$/;"	m	struct:_eemcs_ipc_node_t	typeref:struct:_eemcs_ipc_node_t::fasync_struct
fatal1	aee/aed/aed-main.c	/^	unsigned int fatal1;$/;"	m	struct:aed_eerec	file:
fatal2	aee/aed/aed-main.c	/^	unsigned int fatal2;$/;"	m	struct:aed_eerec	file:
fatal_error	dual_ccci/include/ccci_layer.h	/^        }fatal_error;$/;"	m	union:dump_debug_info::__anon391	typeref:struct:dump_debug_info::__anon391::__anon393
fatal_error	eccci/ccci_core.h	/^		}fatal_error;$/;"	m	union:dump_debug_info::__anon437	typeref:struct:dump_debug_info::__anon437::__anon439
fatal_error	eemcs/eemcs_expt.h	/^		}fatal_error;$/;"	m	union:dump_debug_info::__anon345	typeref:struct:dump_debug_info::__anon345::__anon347
fatalerr	dual_ccci/include/ccci_md.h	/^    EX_FATALERR_T fatalerr;$/;"	m	union:__anon407
fatalerr	eccci/ccci_core.h	/^	EX_FATALERR_T fatalerr;$/;"	m	union:__anon434
fatalerr	eemcs/eemcs_expt.h	/^	EX_FATALERR_T fatalerr;$/;"	m	union:__anon344
faudintbus_pll2sq	mach/mt6795/mt_idle.c	635;"	d	file:
faudintbus_pll2sq	mach/mt6795/mt_idle_64.c	642;"	d	file:
faudintbus_sq2pll	mach/mt6795/mt_idle.c	641;"	d	file:
faudintbus_sq2pll	mach/mt6795/mt_idle_64.c	648;"	d	file:
fault_regs	mach/mt6795/cpu_hibernate.c	/^typedef struct fault_regs {$/;"	s	file:
fault_regs	mach/mt6795/hibernate64.c	/^typedef struct fault_regs {$/;"	s	file:
fault_regs	mach/mt6795/mt_dormant.c	/^typedef struct fault_regs {$/;"	s	file:
fcameraio_proc_fops	mach/mt6795/camera_isp.c	/^static const struct file_operations fcameraio_proc_fops = {$/;"	v	typeref:struct:file_operations	file:
fcameraisp_proc_fops	mach/mt6795/camera_isp.c	/^static const struct file_operations fcameraisp_proc_fops = {$/;"	v	typeref:struct:file_operations	file:
fcnt	mach/mt6795/camera_isp.c	/^	MUINT32 fcnt;$/;"	m	struct:__anon50	file:
fd	masp/asf/asf_inc/sec_mtd.h	/^    ASF_FILE fd;    $/;"	m	struct:_MtdRCtx
fdvt_device	mach/mt6795/camera_fdvt.c	/^struct fdvt_device{$/;"	s	file:
fdvt_devs	mach/mt6795/camera_fdvt.c	/^static struct fdvt_device *fdvt_devs;$/;"	v	typeref:struct:fdvt_device	file:
fdvt_of_ids	mach/mt6795/camera_fdvt.c	/^static const struct of_device_id fdvt_of_ids[] = {$/;"	v	typeref:struct:of_device_id	file:
feat	mach/mt6795/mt_clkmgr.c	/^    int feat;$/;"	m	struct:pll	file:
feat	mach/mt6795/mt_clkmgr_64.c	/^    int feat;$/;"	m	struct:pll	file:
feature_0_val	dual_ccci/include/ccci_common.h	/^    unsigned int feature_0_val[4];$/;"	m	struct:_misc_info
feature_10_val	dual_ccci/include/ccci_common.h	/^    unsigned int feature_10_val[4];$/;"	m	struct:_misc_info
feature_11_val	dual_ccci/include/ccci_common.h	/^    unsigned int feature_11_val[4];$/;"	m	struct:_misc_info
feature_12_val	dual_ccci/include/ccci_common.h	/^    unsigned int feature_12_val[4];$/;"	m	struct:_misc_info
feature_13_val	dual_ccci/include/ccci_common.h	/^    unsigned int feature_13_val[4];$/;"	m	struct:_misc_info
feature_14_val	dual_ccci/include/ccci_common.h	/^    unsigned int feature_14_val[4];$/;"	m	struct:_misc_info
feature_15_val	dual_ccci/include/ccci_common.h	/^    unsigned int feature_15_val[4];$/;"	m	struct:_misc_info
feature_1_val	dual_ccci/include/ccci_common.h	/^    unsigned int feature_1_val[4];$/;"	m	struct:_misc_info
feature_2_val	dual_ccci/include/ccci_common.h	/^    unsigned int feature_2_val[4];$/;"	m	struct:_misc_info
feature_3_val	dual_ccci/include/ccci_common.h	/^    unsigned int feature_3_val[4];$/;"	m	struct:_misc_info
feature_4_val	dual_ccci/include/ccci_common.h	/^    unsigned int feature_4_val[4];$/;"	m	struct:_misc_info
feature_5_val	dual_ccci/include/ccci_common.h	/^    unsigned int feature_5_val[4];$/;"	m	struct:_misc_info
feature_6_val	dual_ccci/include/ccci_common.h	/^    unsigned int feature_6_val[4];$/;"	m	struct:_misc_info
feature_7_val	dual_ccci/include/ccci_common.h	/^    unsigned int feature_7_val[4];$/;"	m	struct:_misc_info
feature_8_val	dual_ccci/include/ccci_common.h	/^    unsigned int feature_8_val[4];$/;"	m	struct:_misc_info
feature_9_val	dual_ccci/include/ccci_common.h	/^    unsigned int feature_9_val[4];$/;"	m	struct:_misc_info
feature_control	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 feature_control(MSDK_SENSOR_FEATURE_ENUM feature_id,$/;"	f	file:
features	mach/mt6795/mt_gpt.c	/^	int features;$/;"	m	struct:gpt_device	file:
features	mach/mt6795/mt_gpt_ca53.c	/^    int features;$/;"	m	struct:gpt_device	file:
features	mach/mt6795/mt_ptp.c	/^	int features;		\/* enum ptp_features *\/$/;"	m	struct:ptp_det	file:
features	mach/mt6795/mt_ptp_64.c	/^	int features;		$/;"	m	struct:ptp_det	file:
fh_dev	mach/mt6795/mt_devs.c	/^struct platform_device fh_dev =$/;"	v	typeref:struct:platform_device
fh_dramc_proc_read	mach/mt6795/mt_freqhopping.c	/^static int fh_dramc_proc_read(struct seq_file* m, void* v)$/;"	f	file:
fh_dramc_proc_write	mach/mt6795/mt_freqhopping.c	/^static int fh_dramc_proc_write(struct file *file, const char *buffer, unsigned long count, void *data)$/;"	f	file:
fh_dumpregs_proc_read	mach/mt6795/mt_freqhopping.c	/^static int fh_dumpregs_proc_read(struct seq_file* m, void* v)$/;"	f	file:
fh_dvfs_proc_read	mach/mt6795/mt_freqhopping.c	/^static int fh_dvfs_proc_read(struct seq_file* m, void* v)$/;"	f	file:
fh_dvfs_proc_write	mach/mt6795/mt_freqhopping.c	/^static int fh_dvfs_proc_write(struct file *file, const char *buffer, unsigned long count, void *data)$/;"	f	file:
fh_get_field	mach/mt6795/include/mach/mt_fhreg.h	172;"	d
fh_ioctl_dvfs_ssc	mach/mt6795/mt_freqhopping.c	/^static int fh_ioctl_dvfs_ssc(unsigned int ctlid, void* arg)$/;"	f	file:
fh_pll_t	mach/mt6795/include/mach/mt_freqhopping.h	/^}fh_pll_t;$/;"	t	typeref:struct:__anon86
fh_read16	mach/mt6795/include/mach/mt_fhreg.h	155;"	d
fh_read32	mach/mt6795/include/mach/mt_fhreg.h	156;"	d
fh_read8	mach/mt6795/include/mach/mt_fhreg.h	154;"	d
fh_set_field	mach/mt6795/include/mach/mt_fhreg.h	164;"	d
fh_status	mach/mt6795/include/mach/mt_freqhopping.h	/^	unsigned int	fh_status;$/;"	m	struct:__anon86
fh_switch2fhctl	mach/mt6795/mt_freqhopping.c	/^static void fh_switch2fhctl(enum FH_PLL_ID pll_id, int i_control)$/;"	f	file:
fh_sync_ncpo_to_fhctl_dds	mach/mt6795/mt_freqhopping.c	/^static void fh_sync_ncpo_to_fhctl_dds(enum FH_PLL_ID pll_id)$/;"	f	file:
fh_write16	mach/mt6795/include/mach/mt_fhreg.h	158;"	d
fh_write32	mach/mt6795/include/mach/mt_fhreg.h	159;"	d
fh_write8	mach/mt6795/include/mach/mt_fhreg.h	157;"	d
fhandle	eemcs/eemcs_fs_ut.c	/^    KAL_INT32 fhandle;                 \/\/ file handle currently in use$/;"	m	struct:EEMCS_FS_UT_SET_st	file:
fifo	uart/uart.c	/^static const char *fifo[] = {"No FIFO", "Unstable FIFO", $/;"	v	file:
fifo_max	eemcs/lte_hif_sdio.h	/^    KAL_INT16   fifo_max[4];$/;"	m	struct:_athif_test_param
fifo_ready	dual_ccci/include/ccci_chrdev.h	/^    int                        fifo_ready;$/;"	m	struct:_ccci_vir_client
file_close	eemcs/eemcs_file_ops.c	/^void file_close(struct file* file) {$/;"	f
file_name	dual_ccci/include/ccci_layer.h	/^            char file_name[30];$/;"	m	struct:dump_debug_info::__anon391::__anon392
file_name	dual_ccci/include/ccci_layer.h	/^            char file_name[30];$/;"	m	struct:dump_debug_info::__anon391::__anon394
file_name	eccci/ccci_core.h	/^			char file_name[30];$/;"	m	struct:dump_debug_info::__anon437::__anon438
file_name	eccci/ccci_core.h	/^			char file_name[30];$/;"	m	struct:dump_debug_info::__anon437::__anon440
file_name	eemcs/eemcs_boot.h	/^    char			file_name[NAME_LEN];$/;"	m	struct:image_info
file_name	eemcs/eemcs_expt.h	/^			char file_name[30];$/;"	m	struct:dump_debug_info::__anon345::__anon346
file_name	eemcs/eemcs_expt.h	/^			char file_name[30];$/;"	m	struct:dump_debug_info::__anon345::__anon348
file_open	eemcs/eemcs_file_ops.c	/^struct file* file_open(const char* path, int flags, int rights) {$/;"	f
file_read	eemcs/eemcs_file_ops.c	/^int file_read(struct file* file, unsigned char* data, unsigned int size) {$/;"	f
file_write	eemcs/eemcs_file_ops.c	/^int file_write(struct file* file, unsigned char* data, unsigned int size) {$/;"	f
filename	dual_ccci/include/ccci_md.h	/^    unsigned char filename[24];$/;"	m	struct:_ex_assert_fail_t
filename	eccci/ccci_core.h	/^	u8 filename[24];$/;"	m	struct:_ex_assert_fail_t
filename	eemcs/eemcs_expt.h	/^	unsigned char filename[24];$/;"	m	struct:_ex_assert_fail_t
fill_elf_header	aee/mrdump/mrdump_mini.c	/^static void fill_elf_header(struct elfhdr *elf, int segs)$/;"	f	file:
fill_elf_load_phdr	aee/mrdump/mrdump_mini.c	/^static void fill_elf_load_phdr(struct elf_phdr *phdr, int sz,$/;"	f	file:
fill_elf_note_phdr	aee/mrdump/mrdump_mini.c	/^static void fill_elf_note_phdr(struct elf_phdr *phdr, int sz, loff_t offset)$/;"	f	file:
fill_note	aee/mrdump/mrdump_mini.c	/^static noinline void fill_note(struct elf_note *note, const char *name, int type, $/;"	f	file:
fill_note_L	aee/mrdump/mrdump_mini.c	/^static void fill_note_L(struct elf_note *note, const char *name, int type, $/;"	f	file:
fill_note_S	aee/mrdump/mrdump_mini.c	/^static void fill_note_S(struct elf_note *note, const char *name, int type, $/;"	f	file:
fill_prstatus	aee/mrdump/mrdump_mini.c	/^static void fill_prstatus(struct elf_prstatus *prstatus, struct pt_regs *regs,$/;"	f	file:
fill_psinfo	aee/mrdump/mrdump_mini.c	/^static int fill_psinfo(struct elf_prpsinfo *psinfo)$/;"	f	file:
filter_cnt	eccci/port_ipc.h	/^    u32 filter_cnt;$/;"	m	struct:garbage_filter_header
filter_id	eccci/port_ipc.h	/^    u32 filter_id;$/;"	m	struct:garbage_filter_item
filter_set_id	eccci/port_ipc.h	/^    u32 filter_set_id;$/;"	m	struct:garbage_filter_header
final_note	aee/mrdump/mrdump_full.c	/^static void final_note(u32 *buf)$/;"	f	file:
find_fingerprint	uart/uart.c	/^static int find_fingerprint(char str[], int *offset)$/;"	f	file:
find_get_client	dual_ccci/ccci_chrdev.c	/^static struct ccci_dev_client *find_get_client(int md_id, int ch, pid_t pid)$/;"	f	file:
find_get_vir_client	dual_ccci/ccci_chrdev.c	/^static ccci_vir_client_t *find_get_vir_client(int md_id, int idx, pid_t pid)$/;"	f	file:
find_handle	eemcs/eemcs_fs_ut.c	/^    KAL_INT32 find_handle;             \/\/ find handle currently in use$/;"	m	struct:EEMCS_FS_UT_SET_st	file:
find_img_to_open	ccci_util/ccci_util_lib_load_img.c	/^static int find_img_to_open(int md_id, MD_IMG_TYPE img_type, char active_file_path[], char active_post_fix[])$/;"	f	file:
find_string	uart/uart.c	/^static int find_string(char str[], const char* fingerprint, int *offset)$/;"	f	file:
find_task_to_clear	dual_ccci/ccci_ipc.c	/^void find_task_to_clear(IPC_TASK task_table[], unsigned int to_id)$/;"	f
find_vm_area	aee/mrdump/mrdump_mini.c	/^__weak struct vm_struct *find_vm_area(const void *addr)$/;"	f
finish_intr	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	enum tl_spi_finish_intr finish_intr;$/;"	m	struct:mt_tl_chip_conf	typeref:enum:mt_tl_chip_conf::tl_spi_finish_intr
finished	mach/mt6795/mt_clkmgr.c	/^    int (*finished)(struct cg_grp *grp);$/;"	m	struct:cg_grp_ops	file:
finished	mach/mt6795/mt_clkmgr_64.c	/^    int (*finished)(struct cg_grp *grp);$/;"	m	struct:cg_grp_ops	file:
fiq_console_port	uart/uart.c	/^int fiq_console_port = DEFAULT_FIQ_UART_PORT;$/;"	v
fiq_dbg_event_ov	uart/mt6795/platform_fiq_debugger.c	/^static unsigned int fiq_dbg_event_ov;$/;"	v	file:
fiq_dbg_event_rd	uart/mt6795/platform_fiq_debugger.c	/^static int fiq_dbg_event_rd, fiq_dbg_event_wr;$/;"	v	file:
fiq_dbg_event_wr	uart/mt6795/platform_fiq_debugger.c	/^static int fiq_dbg_event_rd, fiq_dbg_event_wr;$/;"	v	file:
fiq_dbg_events	uart/mt6795/platform_fiq_debugger.c	/^static struct fiq_dbg_event fiq_dbg_events[MAX_FIQ_DBG_EVENT];$/;"	v	typeref:struct:fiq_dbg_event	file:
fiq_dbg_force_irq	uart/mt_fiq_debugger.c	/^static void fiq_dbg_force_irq(struct platform_device *pdev, unsigned int irq)$/;"	f	file:
fiq_enable	uart/mt_fiq_debugger.c	/^static void fiq_enable(struct platform_device *pdev, unsigned int fiq, bool enable)$/;"	f	file:
fiq_isr_handler	mach/mt6795/include/mach/irqs.h	/^typedef void (*fiq_isr_handler) (void *arg, void *regs, void *svc_sp);$/;"	t
fiq_resource	uart/mt_fiq_debugger.c	/^struct resource fiq_resource[] = {$/;"	v	typeref:struct:resource
fiq_serial_data	uart/mt_fiq_debugger.c	/^struct fiq_debugger_pdata fiq_serial_data = {$/;"	v	typeref:struct:fiq_debugger_pdata
fiq_uart_fixup	uart/mt6795/platform_fiq_debugger.c	/^void fiq_uart_fixup(int uart_port)$/;"	f
fiq_uart_getc	uart/mt6795/platform_fiq_debugger.c	/^int fiq_uart_getc(struct platform_device *pdev)$/;"	f
fiq_uart_putc	uart/mt6795/platform_fiq_debugger.c	/^void fiq_uart_putc(struct platform_device *pdev, unsigned int c)$/;"	f
first_power_on_flag	mach/mt6795/mt_pm_ldo.c	/^int first_power_on_flag = 1;$/;"	v
fl_ctrl_counter	eemcs/lte_df_main.h	/^    atomic_t fl_ctrl_counter[RXQ_NUM];$/;"	m	struct:mtlte_df_core
fl_ctrl_enable	eemcs/lte_df_main.h	/^    bool fl_ctrl_enable[RXQ_NUM];$/;"	m	struct:mtlte_df_core
fl_ctrl_free_skb	eemcs/lte_df_main.h	/^    bool fl_ctrl_free_skb[RXQ_NUM];$/;"	m	struct:mtlte_df_core
fl_ctrl_full	eemcs/lte_df_main.h	/^    bool fl_ctrl_full[RXQ_NUM];$/;"	m	struct:mtlte_df_core
fl_ctrl_limit	eemcs/lte_df_main.h	/^    KAL_UINT32 fl_ctrl_limit[RXQ_NUM];$/;"	m	struct:mtlte_df_core
fl_ctrl_record	eemcs/lte_df_main.h	/^    KAL_UINT32 fl_ctrl_record[RXQ_NUM];$/;"	m	struct:mtlte_df_core
fl_ctrl_threshold	eemcs/lte_df_main.h	/^    KAL_UINT32 fl_ctrl_threshold[RXQ_NUM];$/;"	m	struct:mtlte_df_core
flag	aee/aed/aed-debug.c	/^int flag = 1;$/;"	v
flag	dual_ccci/include/ccci_ipc.h	/^    unsigned long            flag;$/;"	m	struct:__anon369
flag	eccci/port_ipc.h	/^	unsigned long flag;$/;"	m	struct:ccci_ipc_ctrl
flag	eemcs/eemcs_ccci.h	/^	KAL_UINT32  flag;$/;"	m	struct:__anon287
flag	mach/mt6795/include/mach/mt_smi.h	/^    unsigned int flag; $/;"	m	struct:__anon169
flags	dual_ccci/ccmni_net.c	/^    unsigned long        flags;$/;"	m	struct:__anon353	file:
flags	dual_ccci/ccmni_v2_net.c	/^    unsigned long        flags;$/;"	m	struct:__anon355	file:
flags	eccci/ccci_core.h	/^	unsigned char flags;$/;"	m	struct:ccci_port
flags	eemcs/eemcs_boot.h	/^	unsigned int	flags;$/;"	m	struct:md_info
flags	mach/mt6795/include/mach/board.h	/^    unsigned long  flags;                  $/;"	m	struct:msdc_hw
flags	mach/mt6795/include/mach/i2c.h	/^	u16 flags;$/;"	m	struct:mt_i2c_msg
flags	mach/mt6795/include/mach/i2c.h	/^	u32 flags;$/;"	m	struct:mt_i2c_data
flags	mach/mt6795/mt_gpt.c	/^	int flags;$/;"	m	struct:gpt_device	file:
flags	mach/mt6795/mt_gpt_ca53.c	/^    int flags;$/;"	m	struct:gpt_device	file:
flavor	eemcs/eemcs_boot.h	/^    KAL_UINT8  flavor[32];	           \/* flavor, ex: MT6290M_LTE *\/$/;"	m	struct:__anon336
fliper_debug	mach/mt6795/fliper/fliper.c	/^static int fliper_debug = 0;$/;"	v	file:
fliper_enabled	mach/mt6795/fliper/fliper.c	/^static int fliper_enabled = 0;$/;"	v	file:
fliper_pm_callback	mach/mt6795/fliper/fliper.c	/^fliper_pm_callback(struct notifier_block *nb,$/;"	f	file:
fliper_restore_bw	mach/mt6795/fliper/fliper.c	/^int fliper_restore_bw()$/;"	f
fliper_set_bw	mach/mt6795/fliper/fliper.c	/^int fliper_set_bw(int bw)$/;"	f
flush	mach/mt6795/include/mach/uncompress.h	/^static inline void flush(void)$/;"	f
fmt	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   fmt;$/;"	m	struct:__anon205
fn_next	aee/ipanic/ipanic_rom.c	/^typedef int (*fn_next) (void *data, unsigned char *buffer, size_t sz_buf);$/;"	t	file:
foo	mach/mt6795/hw_watchpoint.c	/^ void foo(void)$/;"	f
foo2	mach/mt6795/hw_watchpoint.c	/^ void foo2(void)$/;"	f
footer	mach/mt6795/include/mach/irqs.h	/^	unsigned int footer;	\/* for error checking *\/$/;"	m	struct:mtk_irq_mask
fops	eemcs/lte_main.c	/^static struct file_operations fops = {$/;"	v	typeref:struct:file_operations	file:
for_each_cpu_dvfs	mach/mt6795/mt_cpufreq.c	905;"	d	file:
for_each_cpu_dvfs	mach/mt6795/mt_cpufreq_64.c	750;"	d	file:
for_each_ctrl	mach/mt6795/mt_ptp.c	2505;"	d	file:
for_each_ctrl	mach/mt6795/mt_ptp_64.c	2581;"	d	file:
for_each_det	mach/mt6795/mt_ptp.c	2487;"	d	file:
for_each_det	mach/mt6795/mt_ptp_64.c	2572;"	d	file:
for_each_det_ctrl	mach/mt6795/mt_ptp.c	2494;"	d	file:
for_each_det_ctrl	mach/mt6795/mt_ptp_64.c	2574;"	d	file:
force_assert	eccci/ccci_core.h	/^	int (*force_assert)(struct ccci_modem *md, MD_COMM_TYPE type);$/;"	m	struct:ccci_modem_ops
force_on	mach/mt6795/mt_clkmgr.c	/^    int force_on;$/;"	m	struct:cg_clk	file:
force_on	mach/mt6795/mt_clkmgr.c	/^    int force_on;$/;"	m	struct:subsys	file:
force_on	mach/mt6795/mt_clkmgr_64.c	/^    int force_on;$/;"	m	struct:cg_clk	file:
force_on	mach/mt6795/mt_clkmgr_64.c	/^    int force_on;$/;"	m	struct:subsys	file:
force_panic_hang	aee/aed/aed-debug.c	/^static int force_panic_hang(struct notifier_block *this, unsigned long event, void *ptr)$/;"	f	file:
force_red_screen	aee/aed/aed-main.c	/^static int force_red_screen = AEE_FORCE_NOT_SET;$/;"	v	file:
foreground	aee/aed/aed.h	/^	unsigned int foreground;$/;"	m	struct:aee_dal_setcolor
fos_item	ccci_util/ccci_util_lib_fo.c	/^typedef struct fos_item  $/;"	s	file:
fos_item_t	ccci_util/ccci_util_lib_fo.c	/^}fos_item_t;$/;"	t	typeref:struct:fos_item	file:
fp	mach/mt6795/include/mach/mt_reg_dump.h	/^	unsigned int fp;$/;"	m	struct:mt_reg_dump
fps	mach/mt6795/camera_isp.c	/^	MUINT32 fps;$/;"	m	struct:__anon50	file:
fps	mach/mt6795/include/mach/mt_smi.h	/^    int fps;$/;"	m	struct:__anon169
frag	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_FRAGMENT_CFG *frag;$/;"	m	struct:_SEC_IMG_EXTENSTION_SET
frag_count	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int frag_count;$/;"	m	struct:_SEC_FRAGMENT_CFG
frame_cooked_data	dual_ccci/ccmni_pfp.c	/^unsigned char  frame_cooked_data  [MAX_PFP_LEN_FIELD_VALUE];$/;"	v
frame_data	dual_ccci/include/ccmni_pfp.h	/^    unsigned char *frame_data;$/;"	m	struct:__anon382
frame_flag_t	dual_ccci/include/ccmni_pfp.h	/^enum frame_flag_t$/;"	g
frame_format_t	dual_ccci/include/ccmni_pfp.h	/^} frame_format_t;$/;"	t	typeref:struct:__anon382
frame_info_t	dual_ccci/include/ccmni_pfp.h	/^} frame_info_t;$/;"	t	typeref:struct:__anon383
frame_length	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint32 frame_length;        \/\/current framelength$/;"	m	struct:imgsensor_struct
frame_list	dual_ccci/include/ccmni_pfp.h	/^    frame_format_t *frame_list;$/;"	m	struct:__anon383
frame_list	dual_ccci/include/ccmni_pfp.h	/^    frame_format_t frame_list[SUPPORT_FRAME_NUM];$/;"	m	struct:__anon383
frame_raw_data	dual_ccci/ccmni_pfp.c	/^unsigned char  frame_raw_data     [MAX_PFP_LEN_FIELD_VALUE + 4];$/;"	v
frame_size	dual_ccci/include/ccmni_pfp.h	/^    int            frame_size;$/;"	m	struct:__anon382
framelength	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint32 framelength;            \/\/record different mode's framelength$/;"	m	struct:imgsensor_mode_struct
free_cnt	eemcs/lte_dev_test_at.h	/^	kal_uint32 free_cnt;$/;"	m	struct:_athif_local_rgpd_rslt
free_cnt	eemcs/lte_dev_test_at.h	/^	kal_uint32 free_cnt;$/;"	m	struct:_athif_local_tgpd_rslt
free_gpt	mach/mt6795/mt_gpt.c	/^EXPORT_SYMBOL(free_gpt);$/;"	v
free_gpt	mach/mt6795/mt_gpt.c	/^int free_gpt(unsigned int id)$/;"	f
free_gpt	mach/mt6795/mt_gpt_ca53.c	/^EXPORT_SYMBOL(free_gpt);$/;"	v
free_gpt	mach/mt6795/mt_gpt_ca53.c	/^int free_gpt(unsigned int id)$/;"	f
free_header_space	dual_ccci/include/ccci_ipc.h	/^   uint16    free_header_space; $/;"	m	struct:__anon364
free_header_space	eccci/port_ipc.h	/^   u16	free_header_space; $/;"	m	struct:peer_buff
free_header_space	eemcs/eemcs_ipc.h	/^   uint16	free_header_space; $/;"	m	struct:__anon311
free_slot	eccci/modem_cldma.h	/^	int free_slot; $/;"	m	struct:md_cd_queue
free_tail_space	dual_ccci/include/ccci_ipc.h	/^   uint16    free_tail_space;$/;"	m	struct:__anon364
free_tail_space	eccci/port_ipc.h	/^   u16	free_tail_space;$/;"	m	struct:peer_buff
free_tail_space	eemcs/eemcs_ipc.h	/^   uint16	free_tail_space;$/;"	m	struct:__anon311
freeze_all_logic_layer	dual_ccci/ccci_logical.c	/^void freeze_all_logic_layer(int md_id)$/;"	f
freeze_logic_layer_tx	dual_ccci/ccci_logical.c	/^void freeze_logic_layer_tx(int md_id)$/;"	f
freq	mach/mt6795/include/mach/mt_freqhopping.h	/^	unsigned int	 freq;$/;"	m	struct:freqhopping_ssc
freq_delta	mach/mt6795/mt_cpufreq.c	/^	int freq_delta; \/* percentage    *\/$/;"	m	struct:turbo_mode_cfg	file:
freq_delta	mach/mt6795/mt_cpufreq_64.c	/^	int freq_delta; $/;"	m	struct:turbo_mode_cfg	file:
freq_hopping_test_show	mach/mt6795/mt_dramc_64.c	/^static ssize_t freq_hopping_test_show(struct device_driver *driver, char *buf)$/;"	f	file:
freq_hopping_test_store	mach/mt6795/mt_dramc_64.c	/^static ssize_t freq_hopping_test_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
freq_setting_num	mach/mt6795/include/mach/mt_dramc.h	/^    unsigned int freq_setting_num;    $/;"	m	struct:__anon91
freq_tbl	mach/mt6795/mt_ptp.c	/^	unsigned char freq_tbl[NR_FREQ]; \/* percentage to maximum freq *\/$/;"	m	struct:ptp_det	file:
freq_tbl	mach/mt6795/mt_ptp_64.c	/^	unsigned char freq_tbl[NR_FREQ]; $/;"	m	struct:ptp_det	file:
freq_tbl_for_cpufreq	mach/mt6795/mt_cpufreq.c	/^	struct cpufreq_frequency_table *freq_tbl_for_cpufreq; \/* freq table for cpufreq *\/$/;"	m	struct:mt_cpu_dvfs	typeref:struct:mt_cpu_dvfs::cpufreq_frequency_table	file:
freq_tbl_for_cpufreq	mach/mt6795/mt_cpufreq_64.c	/^	struct cpufreq_frequency_table *freq_tbl_for_cpufreq; $/;"	m	struct:mt_cpu_dvfs	typeref:struct:mt_cpu_dvfs::cpufreq_frequency_table	file:
freqhopping_ioctl	mach/mt6795/include/mach/mt_freqhopping.h	/^struct freqhopping_ioctl {$/;"	s
freqhopping_pll	mach/mt6795/include/mach/mt_freqhopping.h	/^struct freqhopping_pll{$/;"	s
freqhopping_ssc	mach/mt6795/include/mach/mt_freqhopping.h	/^struct freqhopping_ssc {$/;"	s
frm_cnt	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   frm_cnt;$/;"	m	struct:__anon205
fs_buffers	dual_ccci/ccci_fs_main.c	/^    fs_stream_buffer_t    *fs_buffers;$/;"	m	struct:_fs_ctl_block	file:
fs_buffers_phys_addr	dual_ccci/ccci_fs_main.c	/^    int                    fs_buffers_phys_addr;$/;"	m	struct:_fs_ctl_block	file:
fs_cdev	dual_ccci/ccci_fs_main.c	/^    struct cdev            fs_cdev;$/;"	m	struct:_fs_ctl_block	typeref:struct:_fs_ctl_block::cdev	file:
fs_ctl_block	dual_ccci/ccci_fs_main.c	/^static fs_ctl_block_t    *fs_ctl_block[MAX_MD_NUM];$/;"	v	file:
fs_ctl_block_t	dual_ccci/ccci_fs_main.c	/^}fs_ctl_block_t;$/;"	t	typeref:struct:_fs_ctl_block	file:
fs_dev_num	dual_ccci/ccci_fs_main.c	/^    dev_t                fs_dev_num;$/;"	m	struct:_fs_ctl_block	file:
fs_fifo	dual_ccci/ccci_fs_main.c	/^    struct kfifo        fs_fifo;$/;"	m	struct:_fs_ctl_block	typeref:struct:_fs_ctl_block::kfifo	file:
fs_fops	dual_ccci/ccci_fs_main.c	/^static struct file_operations fs_fops = $/;"	v	typeref:struct:file_operations	file:
fs_md_id	dual_ccci/ccci_fs_main.c	/^    unsigned int        fs_md_id;$/;"	m	struct:_fs_ctl_block	file:
fs_operationID	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32  fs_operationID;$/;"	m	struct:FS_STREAMBUFFER_st	file:
fs_ops	dual_ccci/include/ccci_fs.h	/^    unsigned fs_ops;$/;"	m	struct:__anon414
fs_root	eemcs/eemcs_fs_ut.c	/^    char fs_root[NAME_MAX];             \/\/ File system path mapped in AP side$/;"	m	struct:EEMCS_FS_TEST_DRIVE_st	file:
fs_rx_debug_enable	dual_ccci/ccci_fs_main.c	/^unsigned int fs_rx_debug_enable[MAX_MD_NUM] = {0}; $/;"	v
fs_smem_size	dual_ccci/ccci_fs_main.c	/^    int                    fs_smem_size;$/;"	m	struct:_fs_ctl_block	file:
fs_spinlock	dual_ccci/ccci_fs_main.c	/^    spinlock_t            fs_spinlock;$/;"	m	struct:_fs_ctl_block	file:
fs_stream_buffer_t	dual_ccci/include/ccci_fs.h	/^} fs_stream_buffer_t;$/;"	t	typeref:struct:__anon414
fs_stream_msg_t	dual_ccci/include/ccci_fs.h	/^} fs_stream_msg_t;$/;"	t	typeref:struct:__anon413
fs_tx_debug_enable	dual_ccci/ccci_fs_main.c	/^unsigned int fs_tx_debug_enable[MAX_MD_NUM] = {0}; $/;"	v
fs_waitq	dual_ccci/ccci_fs_main.c	/^    wait_queue_head_t    fs_waitq;$/;"	m	struct:_fs_ctl_block	file:
fs_wake_lock	dual_ccci/ccci_fs_main.c	/^    struct wake_lock    fs_wake_lock;$/;"	m	struct:_fs_ctl_block	typeref:struct:_fs_ctl_block::wake_lock	file:
fs_wakelock_name	dual_ccci/ccci_fs_main.c	/^    char                fs_wakelock_name[16];$/;"	m	struct:_fs_ctl_block	file:
fs_write_total	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32 fs_write_total;          \/\/ data in bytes currently write to AP$/;"	m	struct:EEMCS_FS_UT_SET_st	file:
fsel	mach/mt6795/mt_clkmgr.c	/^    void (*fsel)(struct pll *pll, unsigned int value);$/;"	m	struct:pll_ops	file:
fsel	mach/mt6795/mt_clkmgr_64.c	/^    void (*fsel)(struct pll *pll, unsigned int value);$/;"	m	struct:pll_ops	file:
fsysram_flag_proc_fops	mach/mt6795/camera_sysram.c	/^static const struct file_operations fsysram_flag_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
fsysram_proc_fops	mach/mt6795/camera_sysram.c	/^static const struct file_operations fsysram_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
ftest_idx	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32 ftest_idx;               \/\/ test file indicator currently in operation$/;"	m	struct:EEMCS_FS_UT_SET_st	file:
full_path	eemcs/eemcs_boot.h	/^    char full_path[IMG_PATH_LEN];$/;"	m	struct:md_img_mapping
func	mach/mt6795/hiau_ml/hdmi/hdmi_cust.h	/^	void (*func)(bool isMHL, int charging_type);$/;"	m	struct:t_mhl_status_notifier
func	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.h	/^	void (*func)(bool isMHL, int charging_type);$/;"	m	struct:t_mhl_status_notifier
func	mach/mt6795/mt_golden_setting.c	/^	char func[64]; \/\/ TODO: check the size is OK or not$/;"	m	struct:golden	file:
func	mach/mt6795/mt_golden_setting.c	/^	const char *func;$/;"	m	struct:snapshot	file:
func	mach/mt6795/mt_gpt.c	/^	void (*func) (unsigned long);$/;"	m	struct:gpt_device	file:
func	mach/mt6795/mt_gpt_ca53.c	/^    void (*func)(unsigned long);$/;"	m	struct:gpt_device	file:
func_ctrl_cb	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    wmt_func_ctrl_cb func_ctrl_cb;$/;"	m	struct:_CMB_STUB_CB_
func_lv_mask	mach/mt6795/mt_cpufreq.c	/^static unsigned int func_lv_mask = 0; \/\/ (FUNC_LV_MODULE | FUNC_LV_CPUFREQ | FUNC_LV_API | FUNC_LV_LOCAL | FUNC_LV_HELP);$/;"	v	file:
func_lv_mask	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int func_lv_mask = 0;$/;"	v	file:
func_lv_mask	mach/mt6795/mt_ptp.c	/^static unsigned int func_lv_mask = 0; \/\/ (FUNC_LV_MODULE | FUNC_LV_CPUFREQ | FUNC_LV_API | FUNC_LV_LOCAL | FUNC_LV_HELP);$/;"	v	file:
func_lv_mask	mach/mt6795/mt_ptp_64.c	/^static unsigned int func_lv_mask = 0; $/;"	v	file:
fw	eemcs/lte_dev_test.h	/^	const struct firmware *fw;$/;"	m	struct:mtlte_dev	typeref:struct:mtlte_dev::firmware
fw_name	eemcs/lte_dev_test.h	/^	const char *fw_name;$/;"	m	struct:mtlte_dev
fw_own	eemcs/lte_hif_sdio.h	/^	volatile KAL_UINT32  fw_own ; $/;"	m	struct:HIF_SDIO_HANDLE
fw_own_back_enable	eemcs/lte_hif_sdio.c	/^static volatile KAL_UINT32 fw_own_back_enable = 0 ;$/;"	v	file:
fw_own_invalid_access	eemcs/lte_hif_sdio.h	/^          	KAL_UINT32	fw_own_invalid_access:1;$/;"	m	struct:SDIO_WASR::__anon300::__anon301
fw_ownback_int	eemcs/lte_hif_sdio.h	/^          	KAL_UINT32	fw_ownback_int:1;$/;"	m	struct:SDIO_WHISR::__anon302::__anon303
g1stSof	mach/mt6795/camera_isp.c	/^static volatile MBOOL g1stSof[4] = {MTRUE, MTRUE};$/;"	v	file:
gConnMdDbgEntry	conn_md/conn_md_dbg.c	/^static struct proc_dir_entry *gConnMdDbgEntry;$/;"	v	typeref:struct:proc_dir_entry	file:
gEint_test_skip	mach/mt6795/eint.c	/^int gEint_test_skip[EINT_MAX_CHANNEL];$/;"	v
gEismetaInSOF	mach/mt6795/camera_isp.c	/^static volatile MINT32 gEismetaInSOF = 0;$/;"	v	file:
gEismetaInSOF_D	mach/mt6795/camera_isp.c	/^static volatile MINT32 gEismetaInSOF_D = 0;$/;"	v	file:
gEismetaRIdx	mach/mt6795/camera_isp.c	/^static volatile MINT32 gEismetaRIdx = 0;$/;"	v	file:
gEismetaRIdx_D	mach/mt6795/camera_isp.c	/^static volatile MINT32 gEismetaRIdx_D = 0;$/;"	v	file:
gEismetaWIdx	mach/mt6795/camera_isp.c	/^static volatile MINT32 gEismetaWIdx = 0;$/;"	v	file:
gEismetaWIdx_D	mach/mt6795/camera_isp.c	/^static volatile MINT32 gEismetaWIdx_D = 0;$/;"	v	file:
gFDVT_Irq	mach/mt6795/camera_fdvt.c	/^static unsigned long gFDVT_Irq[FDVT_IRQ_IDX_NUM];$/;"	v	file:
gFDVT_Reg	mach/mt6795/camera_fdvt.c	/^static unsigned long gFDVT_Reg[FDVT_BASEADDR_NUM];$/;"	v	file:
gISPSYS_Irq	mach/mt6795/camera_isp.c	/^static unsigned long gISPSYS_Irq[ISP_CAM_IRQ_IDX_NUM];$/;"	v	file:
gISPSYS_Reg	mach/mt6795/camera_isp.c	/^static unsigned long gISPSYS_Reg[ISP_CAM_BASEADDR_NUM];$/;"	v	file:
gSof_camsvdone	mach/mt6795/camera_isp.c	/^static volatile MUINT32 gSof_camsvdone[2] = {0, 0};$/;"	v	file:
gSvLog	mach/mt6795/camera_isp.c	/^static SV_LOG_STR gSvLog[_IRQ_MAX];$/;"	v	file:
gTemperature_map_tbl	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^kal_int16 gTemperature_map_tbl[] = {-20, -10, 0, 20, 25, 50};$/;"	v
gTemperature_map_tbl	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^kal_int16 gTemperature_map_tbl[] = {-20, -10, 0, 20, 25, 50};$/;"	v
gWmtCfgForCCCI	wmt_ccci/wmt_cfg_parser.c	/^WMT_PARSER_CONF_FOR_CCCI gWmtCfgForCCCI;$/;"	v
g_AES_IV	masp/asf/core/alg_aes_so.c	/^static uint32 g_AES_IV[4]= {$/;"	v	file:
g_AES_IV_TEMP	masp/asf/core/alg_aes_so.c	/^static uint32 g_AES_IV_TEMP[4]= {$/;"	v	file:
g_AES_Key	masp/asf/core/alg_aes_so.c	/^uint32 g_AES_Key[4] = {$/;"	v
g_CAM_CALatomic	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static atomic_t g_CAM_CALatomic;$/;"	v	file:
g_CAM_CALatomic	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static atomic_t g_CAM_CALatomic;$/;"	v	file:
g_CAM_CALdevno	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static dev_t g_CAM_CALdevno = MKDEV(CAM_CAL_DEV_MAJOR_NUMBER,0);$/;"	v	file:
g_CAM_CALdevno	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static dev_t g_CAM_CALdevno = MKDEV(CAM_CAL_DEV_MAJOR_NUMBER,0);$/;"	v	file:
g_CFG_RANDOM_PATTERN	masp/mt6795/mach/arm/hacc_hk.S	/^g_CFG_RANDOM_PATTERN:$/;"	l
g_CFG_RANDOM_PATTERN	masp/mt6795/mach/arm64/hacc_hk.S	/^g_CFG_RANDOM_PATTERN:$/;"	l
g_DmaErr_p1	mach/mt6795/camera_isp.c	/^static MUINT32 g_DmaErr_p1[nDMA_ERR] = {0};$/;"	v	file:
g_FlashTable	mach/mt6795/include/mach/mtk_nand_device.h	/^static const flashdev_info g_FlashTable[]={$/;"	v
g_Flash_SpinLock	mach/mt6795/camera_isp.c	/^unsigned long g_Flash_SpinLock;$/;"	v
g_HACC_CFG_1	masp/mt6795/mach/arm/hacc_export.S	/^g_HACC_CFG_1:$/;"	l
g_HACC_CFG_1	masp/mt6795/mach/arm64/hacc_export.S	/^g_HACC_CFG_1:$/;"	l
g_HACC_CFG_2	masp/mt6795/mach/arm/hacc_export.S	/^g_HACC_CFG_2:$/;"	l
g_HACC_CFG_2	masp/mt6795/mach/arm64/hacc_export.S	/^g_HACC_CFG_2:$/;"	l
g_HACC_CFG_3	masp/mt6795/mach/arm64/hacc_export.S	/^g_HACC_CFG_3:$/;"	l
g_ISPIntErr	mach/mt6795/camera_isp.c	/^static volatile UINT32 g_ISPIntErr[_IRQ_MAX] = {0};$/;"	v	file:
g_LV_in	eemcs/eemcs_fs_ut.c	/^FS_CCCI_LV_T g_LV_in[FS_CCCI_MAX_ARG_NUM];$/;"	v
g_LV_in_num	eemcs/eemcs_fs_ut.c	/^KAL_UINT32 g_LV_in_num = 0;$/;"	v
g_LV_out	eemcs/eemcs_fs_ut.c	/^FS_CCCI_LV_T g_LV_out[FS_CCCI_MAX_ARG_NUM];$/;"	v
g_LV_out_num	eemcs/eemcs_fs_ut.c	/^KAL_UINT32 g_LV_out_num = 0;$/;"	v
g_MT6573FDVTWQ	mach/mt6795/camera_fdvt.c	/^static wait_queue_head_t g_MT6573FDVTWQ;$/;"	v	file:
g_MT_PMIC_BusHW	mach/mt6795/mt_pm_ldo.c	/^ROOTBUS_HW g_MT_PMIC_BusHW ;$/;"	v
g_Q_400M_MAX	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^kal_int32 g_Q_400M_MAX[TOTAL_BATTERY_NUMBER][TOTAL_TEMP_MAP_NUM] = {{292, 1430, 1918, 2730, 2730, 2760}, {288, 1588, 2070, 2760, 2760, 2760}, {288, 1588, 2070, 2760, 2760, 2760}};$/;"	v
g_Q_400M_MAX	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^kal_int32 g_Q_400M_MAX[TOTAL_BATTERY_NUMBER][TOTAL_TEMP_MAP_NUM] = {{292, 1430, 1918, 2730, 2730, 2760}, {288, 1588, 2070, 2760, 2760, 2760}, {288, 1588, 2070, 2760, 2760, 2760}};$/;"	v
g_Q_400M_MAX_S	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^kal_int32 g_Q_400M_MAX_S[] = {292, 1430, 1918, 2730, 2730, 2760};$/;"	v
g_Q_400M_MAX_S	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^kal_int32 g_Q_400M_MAX_S[] = {292, 1430, 1918, 2730, 2730, 2760};$/;"	v
g_Q_MAX	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^kal_int32 g_Q_MAX[TOTAL_BATTERY_NUMBER][TOTAL_TEMP_MAP_NUM] = {{292, 1430, 1918, 2730, 2730, 2760}, {288, 1588, 2070, 2760, 2760, 2760}, {288, 1588, 2070, 2760, 2760, 2760}};$/;"	v
g_Q_MAX	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^kal_int32 g_Q_MAX[TOTAL_BATTERY_NUMBER][TOTAL_TEMP_MAP_NUM] = {{292, 1430, 1918, 2730, 2730, 2760}, {288, 1588, 2070, 2760, 2760, 2760}, {288, 1588, 2070, 2760, 2760, 2760}};$/;"	v
g_Q_MAX_S	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^kal_int32 g_Q_MAX_S[] = {292, 1430, 1918, 2730, 2730, 2760};$/;"	v
g_Q_MAX_S	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^kal_int32 g_Q_MAX_S[] = {292, 1430, 1918, 2730, 2730, 2760};$/;"	v
g_VSIM_1	dual_ccci/ccci_pmic.c	/^int g_VSIM_1 = 2;$/;"	v
g_VSIM_2	dual_ccci/ccci_pmic.c	/^int g_VSIM_2 = 2;$/;"	v
g_a_ilogt	masp/asf/core/alg_aes_legacy.c	/^uchar g_a_logt[256], g_a_ilogt[256];$/;"	v
g_a_isbox	masp/asf/core/alg_aes_legacy.c	/^uchar g_a_sbox[256], g_a_isbox[256];$/;"	v
g_a_logt	masp/asf/core/alg_aes_legacy.c	/^uchar g_a_logt[256], g_a_ilogt[256];$/;"	v
g_a_sbox	masp/asf/core/alg_aes_legacy.c	/^uchar g_a_sbox[256], g_a_isbox[256];$/;"	v
g_aee_api	aee/common/aee-common.c	/^static struct aee_kernel_api *g_aee_api;$/;"	v	typeref:struct:aee_kernel_api	file:
g_apmixed_base	mach/mt6795/mt_freqhopping.c	/^static void __iomem *g_apmixed_base;$/;"	v	file:
g_bDmaERR_deepDump	mach/mt6795/camera_isp.c	/^static volatile MBOOL g_bDmaERR_deepDump = MFALSE;$/;"	v	file:
g_bDmaERR_p1	mach/mt6795/camera_isp.c	/^static volatile MBOOL g_bDmaERR_p1 = MFALSE;$/;"	v	file:
g_bDmaERR_p1_d	mach/mt6795/camera_isp.c	/^static volatile MBOOL g_bDmaERR_p1_d = MFALSE;$/;"	v	file:
g_bDmaERR_p2	mach/mt6795/camera_isp.c	/^static volatile MBOOL g_bDmaERR_p2 = MFALSE;$/;"	v	file:
g_bWaitLock	mach/mt6795/camera_isp.c	/^static volatile int g_bWaitLock=0;$/;"	v	file:
g_battery_id_voltage	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^kal_int32 g_battery_id_voltage[] = {300, 520, -1};$/;"	v
g_battery_id_voltage	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^kal_int32 g_battery_id_voltage[] = {300, 520, -1};$/;"	v
g_boot_errcnt	boot/mt_boot_common.c	/^static atomic_t g_boot_errcnt = ATOMIC_INIT(0);$/;"	v	file:
g_boot_init	boot/mt_boot_common.c	/^static atomic_t g_boot_init = ATOMIC_INIT(BM_UNINIT);$/;"	v	file:
g_boot_status	boot/mt_boot_common.c	/^static atomic_t g_boot_status = ATOMIC_INIT(0);$/;"	v	file:
g_br_errcnt	boot_reason/mt_boot_reason.c	/^static atomic_t g_br_errcnt = ATOMIC_INIT(0);$/;"	v	file:
g_br_state	boot_reason/mt_boot_reason.c	/^static atomic_t g_br_state  = ATOMIC_INIT(BOOT_REASON_UNINIT);$/;"	v	file:
g_br_status	boot_reason/mt_boot_reason.c	/^static atomic_t g_br_status = ATOMIC_INIT(0);$/;"	v	file:
g_cBWL	mach/mt6795/mt_emi_bm.c	/^static unsigned char g_cBWL;$/;"	v	file:
g_ccci_fs_paras	eemcs/eemcs_fs_ut.c	/^CCCI_FS_PARA_T g_ccci_fs_paras;$/;"	v
g_clksrc_init	mach/mt6795/mt_gpt.c	/^static u32 g_clksrc_init;$/;"	v	file:
g_conn_md	conn_md/conn_md.c	/^CONN_MD_STRUCT g_conn_md;$/;"	v
g_conn_md_dbg_lvl	conn_md/conn_md_log.c	/^int g_conn_md_dbg_lvl = CONN_MD_LOG_DBG;	\/* CONN_MD_LOG_INFO; *\/$/;"	v
g_ctl	mach/mt6795/mt_cpuxgpt.c	/^static unsigned int g_ctl;$/;"	v	file:
g_ctl	mach/mt6795/mt_cpuxgpt_ca53.c	/^static unsigned int g_ctl = 0;$/;"	v	file:
g_cur_freq_init_keep	mach/mt6795/mt_gpufreq.c	/^static unsigned int g_cur_freq_init_keep = 0;$/;"	v	file:
g_cur_gpu_OPPidx	mach/mt6795/mt_gpufreq.c	/^static unsigned int g_cur_gpu_OPPidx = 0xFF;$/;"	v	file:
g_cur_gpu_freq	mach/mt6795/mt_gpufreq.c	/^static unsigned int g_cur_gpu_freq = 455000;$/;"	v	file:
g_cur_gpu_idx	mach/mt6795/mt_gpufreq.c	/^static unsigned int g_cur_gpu_idx = 0xFF;$/;"	v	file:
g_cur_gpu_volt	mach/mt6795/mt_gpufreq.c	/^static unsigned int g_cur_gpu_volt = 100000;$/;"	v	file:
g_cur_state	mach/mt6795/mt_hotplug_mechanism.c	/^static int g_cur_state = STATE_ENTER_LATE_RESUME;$/;"	v	file:
g_cus_inter	masp/asf/crypto/rsa_lib.c	/^CUST_SEC_INTER                      g_cus_inter;$/;"	v
g_debug_flag	mach/mt6795/mt_gpt.c	/^int g_debug_flag = 0;$/;"	v
g_default_freq	mach/mt6795/mt_freqhopping.c	/^static const unsigned int g_default_freq[]={$/;"	v	file:
g_eemcs_dbg_dentry	eemcs/eemcs_debug.c	/^struct dentry* g_eemcs_dbg_dentry;$/;"	v	typeref:struct:dentry
g_eemcs_dbg_m	eemcs/eemcs_debug.c	/^KAL_UINT64 g_eemcs_dbg_m[DBG_MODULE_NUM];$/;"	v
g_eemcs_file_pkt_len	eemcs/eemcs_boot.c	/^static KAL_UINT32 g_eemcs_file_pkt_len = BOOT_TX_MAX_PKT_LEN;$/;"	v	file:
g_eemcs_fs_ut	eemcs/eemcs_fs_ut.c	/^EEMCS_FS_UT_SET g_eemcs_fs_ut;$/;"	v
g_eemcs_sta_str	eemcs/eemcs_boot_trace.c	/^unsigned char *g_eemcs_sta_str[] = {$/;"	v
g_enable	mach/mt6795/mt_hotplug_mechanism.c	/^static int g_enable = 1;$/;"	v	file:
g_enable_cpu_rush_boost	mach/mt6795/mt_hotplug_mechanism.c	/^static int g_enable_cpu_rush_boost = 0;$/;"	v	file:
g_enable_dynamic_cpu_hotplug_at_suspend	mach/mt6795/mt_hotplug_mechanism.c	/^static int g_enable_dynamic_cpu_hotplug_at_suspend = 0;$/;"	v	file:
g_except_inst	eemcs/eemcs_expt.c	/^static EEMCS_EXCEPTION_SET g_except_inst;$/;"	v	file:
g_expt_ut_inst	eemcs/eemcs_expt_ut.c	/^EEMCS_EXPT_UT_SET g_expt_ut_inst; $/;"	v
g_fh_hal_drv	mach/mt6795/mt_freqhopping.c	/^static struct mt_fh_hal_driver g_fh_hal_drv ={$/;"	v	typeref:struct:mt_fh_hal_driver	file:
g_fh_pll	mach/mt6795/mt_freqhopping.c	/^static  fh_pll_t g_fh_pll[FH_PLL_NUM] = {$/;"	v	file:
g_fhctl_base	mach/mt6795/mt_freqhopping.c	/^static void __iomem *g_fhctl_base;$/;"	v	file:
g_gpufreq_dvfs_disable_count	mach/mt6795/mt_gpufreq.c	/^static int g_gpufreq_dvfs_disable_count = 0;$/;"	v	file:
g_gpufreq_max_id	mach/mt6795/mt_gpufreq.c	/^static unsigned int g_gpufreq_max_id = 0;$/;"	v	file:
g_imem_ref_cnt	mach/mt6795/camera_isp.c	/^static atomic_t g_imem_ref_cnt[ISP_REF_CNT_ID_MAX];$/;"	v	file:
g_imgsys_config_base_dase	mach/mt6795/camera_isp.c	/^static void __iomem *g_imgsys_config_base_dase;$/;"	v	file:
g_initialize	mach/mt6795/mt_freqhopping.c	/^static unsigned int	g_initialize=0;$/;"	v	file:
g_isp_base_dase	mach/mt6795/camera_isp.c	/^static void __iomem *g_isp_base_dase;$/;"	v	file:
g_isp_inner_base_dase	mach/mt6795/camera_isp.c	/^static void __iomem *g_isp_inner_base_dase;$/;"	v	file:
g_limited_low_batt_volt_ignore_state	mach/mt6795/mt_gpufreq.c	/^static bool g_limited_low_batt_volt_ignore_state = false;$/;"	v	file:
g_limited_low_batt_volume_ignore_state	mach/mt6795/mt_gpufreq.c	/^static bool g_limited_low_batt_volume_ignore_state = false;$/;"	v	file:
g_limited_max_id	mach/mt6795/mt_gpufreq.c	/^static unsigned int g_limited_max_id = 0;$/;"	v	file:
g_limited_min_id	mach/mt6795/mt_gpufreq.c	/^static unsigned int g_limited_min_id;$/;"	v	file:
g_limited_oc_ignore_state	mach/mt6795/mt_gpufreq.c	/^static bool g_limited_oc_ignore_state = false;$/;"	v	file:
g_limited_thermal_ignore_state	mach/mt6795/mt_gpufreq.c	/^static bool g_limited_thermal_ignore_state = false;$/;"	v	file:
g_md_sta_str	eemcs/eemcs_boot.c	/^unsigned char* g_md_sta_str[] = {$/;"	v
g_memory_debug	mach/mt6795/mt_hotplug_mechanism.c	/^static int g_memory_debug = SPM_CA15_CPUTOP_PWR_CON;$/;"	v	file:
g_memory_debug	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static void * g_memory_debug = NULL;$/;"	v	file:
g_meta_com_id	boot/mt6795/mt_boot.c	/^unsigned int g_meta_com_id = 0;$/;"	v
g_meta_com_type	boot/mt6795/mt_boot.c	/^META_COM_TYPE g_meta_com_type = META_UNKNOWN_COM;$/;"	v
g_mt_devapc_lock	mach/mt6795/mt_device_apc.c	/^DEFINE_SPINLOCK(g_mt_devapc_lock);$/;"	v
g_mt_devapc_lock	mach/mt6795/mt_device_apc.c	/^EXPORT_SYMBOL(g_mt_devapc_lock);$/;"	v
g_ops	conn_md/conn_md_test.c	/^CONN_MD_BRIDGE_OPS g_ops;$/;"	v
g_pCAM_CAL_CharDrv	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static struct cdev * g_pCAM_CAL_CharDrv = NULL;$/;"	v	typeref:struct:cdev	file:
g_pCAM_CAL_CharDrv	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static struct cdev * g_pCAM_CAL_CharDrv = NULL;$/;"	v	typeref:struct:cdev	file:
g_pCpuVoltSampler	mach/mt6795/mt_cpufreq.c	/^static cpuVoltsampler_func g_pCpuVoltSampler = NULL;$/;"	v	file:
g_pCpuVoltSampler	mach/mt6795/mt_cpufreq_64.c	/^static cpuVoltsampler_func g_pCpuVoltSampler = NULL;$/;"	v	file:
g_pFreqSampler	mach/mt6795/mt_gpufreq.c	/^static sampler_func g_pFreqSampler = NULL;$/;"	v	file:
g_pGpufreq_input_boost_notify	mach/mt6795/mt_gpufreq.c	/^static gpufreq_input_boost_notify g_pGpufreq_input_boost_notify = NULL;$/;"	v	file:
g_pGpufreq_power_limit_notify	mach/mt6795/mt_gpufreq.c	/^static gpufreq_power_limit_notify g_pGpufreq_power_limit_notify = NULL;$/;"	v	file:
g_pVoltSampler	mach/mt6795/mt_gpufreq.c	/^static sampler_func g_pVoltSampler = NULL;$/;"	v	file:
g_pre_SPM_MCDI_Abnormal_WakeUp	mach/mt6795/mt_idle.c	/^unsigned int g_pre_SPM_MCDI_Abnormal_WakeUp = 0;$/;"	v
g_pre_SPM_MCDI_Abnormal_WakeUp	mach/mt6795/mt_idle_64.c	/^unsigned int g_pre_SPM_MCDI_Abnormal_WakeUp = 0;$/;"	v
g_prev_cpu_rush_boost_enable	mach/mt6795/mt_hotplug_mechanism.c	/^static int g_prev_cpu_rush_boost_enable = 0;$/;"	v	file:
g_prev_dynamic_cpu_hotplug_enable	mach/mt6795/mt_hotplug_mechanism.c	/^static int g_prev_dynamic_cpu_hotplug_enable = 0;$/;"	v	file:
g_pstI2Cclient	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static struct i2c_client * g_pstI2Cclient = NULL;$/;"	v	typeref:struct:i2c_client	file:
g_pstI2Cclient	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static struct i2c_client * g_pstI2Cclient = NULL;$/;"	v	typeref:struct:i2c_client	file:
g_regScen	mach/mt6795/camera_isp.c	/^static volatile MUINT32         g_regScen = 0xa5a5a5a5;$/;"	v	file:
g_reg_cfg	mach/mt6795/mt_freqhopping.c	/^    static unsigned long g_reg_cfg[FH_PLL_NUM];$/;"	v	file:
g_reg_cfg	mach/mt6795/mt_freqhopping.c	/^static const unsigned long g_reg_cfg[]={$/;"	v	file:
g_reg_dds	mach/mt6795/mt_freqhopping.c	/^    static unsigned long g_reg_dds[FH_PLL_NUM];$/;"	v	file:
g_reg_dds	mach/mt6795/mt_freqhopping.c	/^static const unsigned long g_reg_dds[]={$/;"	v	file:
g_reg_dvfs	mach/mt6795/mt_freqhopping.c	/^    static unsigned long g_reg_dvfs[FH_PLL_NUM];$/;"	v	file:
g_reg_dvfs	mach/mt6795/mt_freqhopping.c	/^static const unsigned long g_reg_dvfs[]={$/;"	v	file:
g_reg_mon	mach/mt6795/mt_freqhopping.c	/^    static unsigned long g_reg_mon[FH_PLL_NUM];$/;"	v	file:
g_reg_mon	mach/mt6795/mt_freqhopping.c	/^static const unsigned long g_reg_mon[]={$/;"	v	file:
g_reg_pll_con1	mach/mt6795/mt_freqhopping.c	/^    static unsigned long g_reg_pll_con1[FH_PLL_NUM];$/;"	v	file:
g_reg_pll_con1	mach/mt6795/mt_freqhopping.c	/^static const unsigned long g_reg_pll_con1[]={$/;"	v	file:
g_reg_updnlmt	mach/mt6795/mt_freqhopping.c	/^    static unsigned long g_reg_updnlmt[FH_PLL_NUM];$/;"	v	file:
g_reg_updnlmt	mach/mt6795/mt_freqhopping.c	/^static const unsigned long g_reg_updnlmt[]={$/;"	v	file:
g_ssc_setting	mach/mt6795/mt_freqhopping.c	/^static const struct freqhopping_ssc* g_ssc_setting[]={$/;"	v	typeref:struct:freqhopping_ssc	file:
g_ssc_setting_size	mach/mt6795/mt_freqhopping.c	/^static const unsigned int g_ssc_setting_size[]={$/;"	v	file:
g_stCAM_CAL_Device	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static struct platform_device g_stCAM_CAL_Device = {$/;"	v	typeref:struct:platform_device	file:
g_stCAM_CAL_Device	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static struct platform_device g_stCAM_CAL_Device = {$/;"	v	typeref:struct:platform_device	file:
g_stCAM_CAL_Driver	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static struct platform_driver g_stCAM_CAL_Driver = {$/;"	v	typeref:struct:platform_driver	file:
g_stCAM_CAL_Driver	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static struct platform_driver g_stCAM_CAL_Driver = {$/;"	v	typeref:struct:platform_driver	file:
g_stCAM_CAL_fops	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static const struct file_operations g_stCAM_CAL_fops =$/;"	v	typeref:struct:file_operations	file:
g_stCAM_CAL_fops	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static const struct file_operations g_stCAM_CAL_fops =$/;"	v	typeref:struct:file_operations	file:
g_test0	mach/mt6795/mt_hotplug_mechanism.c	/^static int g_test0 = 0;$/;"	v	file:
g_test1	mach/mt6795/mt_hotplug_mechanism.c	/^static int g_test1 = 0;$/;"	v	file:
g_test_case	eemcs/eemcs_fs_ut.c	/^EEMCS_FS_TEST_CASE g_test_case[] = {$/;"	v
g_test_drive	eemcs/eemcs_fs_ut.c	/^const static EEMCS_FS_TEST_DRIVE g_test_drive[] = {$/;"	v	file:
g_test_file	eemcs/eemcs_fs_ut.c	/^const static EEMCS_FS_TEST_FILE g_test_file[] = {$/;"	v	file:
g_u4MT6573FDVTIRQ	mach/mt6795/camera_fdvt.c	/^static u32 g_u4MT6573FDVTIRQ = 0 ,g_u4MT6573FDVTIRQMSK = 0x00000001;$/;"	v	file:
g_u4MT6573FDVTIRQMSK	mach/mt6795/camera_fdvt.c	/^static u32 g_u4MT6573FDVTIRQ = 0 ,g_u4MT6573FDVTIRQMSK = 0x00000001;$/;"	v	file:
g_u4Opened	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static u32 g_u4Opened = 0;$/;"	v	file:
g_u4Opened	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static u32 g_u4Opened = 0;$/;"	v	file:
g_vcore_dvfs_info	mach/mt6795/mt_dramc.c	/^vcore_dvfs_info_t __nosavedata g_vcore_dvfs_info;$/;"	v
g_vcore_dvfs_info	mach/mt6795/mt_dramc_64.c	/^vcore_dvfs_info_t __nosavedata g_vcore_dvfs_info;$/;"	v
g_ver	masp/asf/core/alg_aes_export.c	/^AES_VER g_ver = AES_VER_LEGACY; $/;"	v
gain	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint16 gain;                \/\/current gain$/;"	m	struct:imgsensor_struct
gain2reg	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint16 gain2reg(const kal_uint16 gain)$/;"	f	file:
garbage_filter_header	eccci/port_ipc.h	/^struct garbage_filter_header {$/;"	s
garbage_filter_item	eccci/port_ipc.h	/^struct garbage_filter_item {$/;"	s
gcpu_irq_handler	masp/mt6795/module/sec_mod.c	/^static irqreturn_t gcpu_irq_handler(int irq, void *dev_id)$/;"	f	file:
gen_ap_random_file	eemcs/eemcs_fs_ut.c	/^KAL_INT32 gen_ap_random_file(char *file, KAL_UINT32 size)$/;"	f
gen_tmr_ctx	mach/mt6795/cpu_hibernate.c	/^typedef struct gen_tmr_ctx {$/;"	s	file:
gen_tmr_ctx	mach/mt6795/mt_dormant.c	/^typedef struct gen_tmr_ctx {$/;"	s	file:
general_cg_clk_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_clk_ops general_cg_clk_ops = {$/;"	v	typeref:struct:cg_clk_ops	file:
general_cg_clk_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_clk_ops general_cg_clk_ops;$/;"	v	typeref:struct:cg_clk_ops	file:
general_cg_clk_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_clk_ops general_cg_clk_ops = {$/;"	v	typeref:struct:cg_clk_ops	file:
general_cg_clk_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_clk_ops general_cg_clk_ops;$/;"	v	typeref:struct:cg_clk_ops	file:
general_cg_grp_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_grp_ops general_cg_grp_ops = {$/;"	v	typeref:struct:cg_grp_ops	file:
general_cg_grp_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_grp_ops general_cg_grp_ops;$/;"	v	typeref:struct:cg_grp_ops	file:
general_cg_grp_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_grp_ops general_cg_grp_ops = {$/;"	v	typeref:struct:cg_grp_ops	file:
general_cg_grp_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_grp_ops general_cg_grp_ops;$/;"	v	typeref:struct:cg_grp_ops	file:
general_clk_check_validity_op	mach/mt6795/mt_clkmgr.c	/^static int general_clk_check_validity_op(struct cg_clk *clk)$/;"	f	file:
general_clk_check_validity_op	mach/mt6795/mt_clkmgr_64.c	/^static int general_clk_check_validity_op(struct cg_clk *clk)$/;"	f	file:
general_clk_disable_op	mach/mt6795/mt_clkmgr.c	/^static int general_clk_disable_op(struct cg_clk *clk)$/;"	f	file:
general_clk_disable_op	mach/mt6795/mt_clkmgr_64.c	/^static int general_clk_disable_op(struct cg_clk *clk)$/;"	f	file:
general_clk_enable_op	mach/mt6795/mt_clkmgr.c	/^static int general_clk_enable_op(struct cg_clk *clk)$/;"	f	file:
general_clk_enable_op	mach/mt6795/mt_clkmgr_64.c	/^static int general_clk_enable_op(struct cg_clk *clk)$/;"	f	file:
general_clk_get_state_op	mach/mt6795/mt_clkmgr.c	/^static int general_clk_get_state_op(struct cg_clk *clk)$/;"	f	file:
general_clk_get_state_op	mach/mt6795/mt_clkmgr_64.c	/^static int general_clk_get_state_op(struct cg_clk *clk)$/;"	f	file:
general_grp_dump_regs_op	mach/mt6795/mt_clkmgr.c	/^static int general_grp_dump_regs_op(struct cg_grp *grp, unsigned int *ptr)$/;"	f	file:
general_grp_dump_regs_op	mach/mt6795/mt_clkmgr_64.c	/^static int general_grp_dump_regs_op(struct cg_grp *grp, unsigned int *ptr)$/;"	f	file:
general_grp_get_state_op	mach/mt6795/mt_clkmgr.c	/^static unsigned int general_grp_get_state_op(struct cg_grp *grp)$/;"	f	file:
general_grp_get_state_op	mach/mt6795/mt_clkmgr_64.c	/^static unsigned int general_grp_get_state_op(struct cg_grp *grp)$/;"	f	file:
generate_combo	aee/aed/aed-debug.c	/^AED_FILE_OPS(generate_combo);$/;"	v
generate_dal	aee/aed/aed-debug.c	/^AED_FILE_OPS(generate_dal);$/;"	v
generate_ee	aee/aed/aed-debug.c	/^AED_FILE_OPS(generate_ee);$/;"	v
generate_kernel_notify	aee/aed/aed-debug.c	/^AED_FILE_OPS(generate_kernel_notify);$/;"	v
generate_md32	aee/aed/aed-debug.c	/^AED_FILE_OPS(generate_md32);$/;"	v
generate_nested_ke	aee/aed/aed-debug.c	/^AED_FILE_OPS(generate_nested_ke);$/;"	v
generate_oops	aee/aed/aed-debug.c	/^AED_FILE_OPS(generate_oops);$/;"	v
generate_wdt	aee/aed/aed-debug.c	/^AED_FILE_OPS(generate_wdt);$/;"	v
generic_timer_ack	mach/mt6795/ca7_timer.c	/^static int generic_timer_ack(void)$/;"	f	file:
generic_timer_calibrate_rate	mach/mt6795/ca7_timer.c	/^static void __cpuinit generic_timer_calibrate_rate(void)$/;"	f	file:
generic_timer_context	mach/mt6795/cpu_hibernate.c	/^} generic_timer_context;$/;"	t	typeref:struct:gen_tmr_ctx	file:
generic_timer_context	mach/mt6795/mt_dormant.c	/^} generic_timer_context;$/;"	t	typeref:struct:gen_tmr_ctx	file:
generic_timer_rate	mach/mt6795/ca7_timer.c	/^static unsigned long generic_timer_rate;$/;"	v	file:
generic_timer_register	mach/mt6795/ca7_timer.c	/^int __init generic_timer_register(void)$/;"	f
generic_timer_regs	mach/mt6795/mt_dormant.c	/^    unsigned int generic_timer_regs[8]; \/* Global timers if the NS world has access to them *\/$/;"	m	struct:ns_global_context	file:
generic_timer_set_mode	mach/mt6795/ca7_timer.c	/^static void generic_timer_set_mode(enum clock_event_mode mode, struct clock_event_device *clk)$/;"	f	file:
generic_timer_set_next_event	mach/mt6795/ca7_timer.c	/^static int generic_timer_set_next_event(unsigned long evt, struct clock_event_device *unused)$/;"	f	file:
generic_timer_setup	mach/mt6795/ca7_timer.c	/^static int __cpuinit generic_timer_setup(struct clock_event_device *clk)$/;"	f	file:
generic_timer_stop	mach/mt6795/ca7_timer.c	/^static void generic_timer_stop(struct clock_event_device *clk)$/;"	f	file:
getTaskInfo	mach/mt6795/camera_isp.c	/^int getTaskInfo(pid_t pid)$/;"	f
get_HW_cpuid	mach/mt6795/include/mach/smp.h	/^static inline int get_HW_cpuid(void)$/;"	f
get_LO_status	mach/mt6795/mt_ptp2.c	/^int get_LO_status(void)$/;"	f
get_android_name	masp/asf/core/sec_dev_util.c	/^char* get_android_name(void)$/;"	f
get_apdma_uart0_base	uart/mt6795/platform_uart.c	/^void* get_apdma_uart0_base(void)$/;"	f
get_axi_khz	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(get_axi_khz);$/;"	v
get_axi_khz	mach/mt6795/mt_clkmgr.c	/^u32 get_axi_khz(void)$/;"	f
get_axi_khz	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(get_axi_khz);$/;"	v
get_axi_khz	mach/mt6795/mt_clkmgr_64.c	/^u32 get_axi_khz(void)$/;"	f
get_boot_mode	boot/mt_boot_common.c	/^BOOTMODE get_boot_mode(void)$/;"	f
get_boot_mode	boot/mt_boot_common.c	/^EXPORT_SYMBOL(get_boot_mode);$/;"	v
get_boot_reason	boot_reason/mt_boot_reason.c	/^boot_reason_t get_boot_reason(void)$/;"	f
get_cd_status	mach/mt6795/include/mach/board.h	/^    int  (*get_cd_status)(void);$/;"	m	struct:msdc_hw
get_chip_code	mach/mt6795/include/mach/mt_chip.h	38;"	d
get_clk_state_locked	mach/mt6795/mt_clkmgr.c	/^static int get_clk_state_locked(struct cg_clk *clk)$/;"	f	file:
get_clk_state_locked	mach/mt6795/mt_clkmgr_64.c	/^static int get_clk_state_locked(struct cg_clk *clk)$/;"	f	file:
get_cluster_core_count	mach/mt6795/innercache.c	/^int get_cluster_core_count(void)$/;"	f
get_common_cfg_setting	dual_ccci/ccci_md_main.c	/^int get_common_cfg_setting(int md_id, int cfg[], int *num)$/;"	f
get_cpu_tlp_power_tbl	mach/mt6795/mt_cpufreq_tlp.c	/^struct mt_cpu_tlp_power_info *get_cpu_tlp_power_tbl(void) {$/;"	f
get_cpumask	mach/mt6795/mt_mon.c	/^static inline int get_cpumask(unsigned int index, volatile unsigned long *p)$/;"	f	file:
get_cur_phy_freq	mach/mt6795/mt_cpufreq.c	/^	unsigned int (*get_cur_phy_freq)(struct mt_cpu_dvfs *p);                 \/* return (physical) freq (KHz) *\/$/;"	m	struct:mt_cpu_dvfs_ops	file:
get_cur_phy_freq	mach/mt6795/mt_cpufreq.c	/^static unsigned int get_cur_phy_freq(struct mt_cpu_dvfs *p)$/;"	f	file:
get_cur_phy_freq	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int (*get_cur_phy_freq)(struct mt_cpu_dvfs *p);                 $/;"	m	struct:mt_cpu_dvfs_ops	file:
get_cur_phy_freq	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int get_cur_phy_freq(struct mt_cpu_dvfs *p)$/;"	f	file:
get_cur_volt	mach/mt6795/mt_cpufreq.c	/^	unsigned int (*get_cur_volt)(struct mt_cpu_dvfs *p);                     \/* return volt (mV)                        *\/$/;"	m	struct:mt_cpu_dvfs_ops	file:
get_cur_volt	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int (*get_cur_volt)(struct mt_cpu_dvfs *p);             $/;"	m	struct:mt_cpu_dvfs_ops	file:
get_cur_volt_big	mach/mt6795/mt_cpufreq.c	/^static unsigned int get_cur_volt_big(struct mt_cpu_dvfs *p)$/;"	f	file:
get_cur_volt_extbuck	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int get_cur_volt_extbuck(struct mt_cpu_dvfs *p)$/;"	f	file:
get_cur_volt_little	mach/mt6795/mt_cpufreq.c	/^static unsigned int get_cur_volt_little(struct mt_cpu_dvfs *p)$/;"	f	file:
get_cur_vsram	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int get_cur_vsram(struct mt_cpu_dvfs *p)$/;"	f	file:
get_cur_vsram_big	mach/mt6795/mt_cpufreq.c	/^static unsigned int get_cur_vsram_big(struct mt_cpu_dvfs *p)$/;"	f	file:
get_curr_md_state	dual_ccci/ccci_md_main.c	/^int get_curr_md_state(int md_id)$/;"	f
get_cust_headset_settings	mach/mt6795/hiau_ml/accdet/accdet_custom.c	/^struct headset_mode_settings* get_cust_headset_settings(void)$/;"	f
get_cust_headset_settings	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom.c	/^struct headset_mode_settings* get_cust_headset_settings(void)$/;"	f
get_cust_led_list	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.c	/^struct cust_mt65xx_led *get_cust_led_list(void)$/;"	f
get_cust_led_list	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.c	/^struct cust_mt65xx_led *get_cust_led_list(void)$/;"	f
get_cust_vibrator_hw	mach/mt6795/a53ml/vibrator/cust_vibrator.c	/^struct vibrator_hw *get_cust_vibrator_hw(void)$/;"	f
get_cust_vibrator_hw	mach/mt6795/hiau_ml/vibrator/cust_vibrator.c	/^struct vibrator_hw *get_cust_vibrator_hw(void)$/;"	f
get_cust_vibrator_hw	mach/mt6795/irmn6795_hiau_64/vibrator/cust_vibrator.c	/^struct vibrator_hw *get_cust_vibrator_hw(void)$/;"	f
get_data_nommu	mach/mt6795/mt_cpuidle.c	2034;"	d	file:
get_data_nommu	mach/mt6795/mt_cpuidle64.c	2151;"	d	file:
get_default_framerate_by_scenario	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 get_default_framerate_by_scenario(MSDK_SCENARIO_ID_ENUM scenario_id, MUINT32 *framerate)$/;"	f	file:
get_dev_id_by_md_id	dual_ccci/ccci_mk_node.c	/^int get_dev_id_by_md_id(int md_id, char node_name[], int *major, int* minor)$/;"	f
get_devinfo	mach/mt6795/mt_ptp.c	/^void get_devinfo(struct ptp_devinfo *p)$/;"	f
get_devinfo	mach/mt6795/mt_ptp_64.c	/^void get_devinfo(struct ptp_devinfo *p)$/;"	f
get_dram_data_rate	mach/mt6795/mt_dramc.c	/^U32 get_dram_data_rate()$/;"	f
get_dram_data_rate	mach/mt6795/mt_dramc_64.c	/^U32 get_dram_data_rate()$/;"	f
get_dram_type_clk	eccci/port_kernel.c	/^static int get_dram_type_clk(int *clk, int *type)$/;"	f	file:
get_dram_type_clk	eemcs/eemcs_rpc.c	/^int get_dram_type_clk(int *clk, int *type)$/;"	f
get_dram_type_clk	eemcs/eemcs_rpc.c	/^int get_dram_type_clk(int *clk, int *type){return 0;}$/;"	f
get_drv_status_cb	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^	wmt_get_drv_status get_drv_status_cb;$/;"	m	struct:_CMB_STUB_CB_
get_eint_attr	eccci/port_kernel.c	/^static int get_eint_attr(char *name, unsigned int name_len, unsigned int type, char *result, unsigned int *len)$/;"	f	file:
get_eint_attr	eemcs/eemcs_rpc.c	/^int get_eint_attr(char *name, unsigned int name_len, unsigned int type, char * result, unsigned int *len)$/;"	f
get_eint_attr	eemcs/eemcs_rpc.c	/^int get_eint_attr(char *name, unsigned int name_len, unsigned int type, char * result, unsigned int *len){return 0;}$/;"	f
get_eint_attribute	mach/mt6795/eint.c	/^int get_eint_attribute(char *name, unsigned int name_len, unsigned int type, char *result, unsigned int *len)$/;"	f
get_exception_mode	eemcs/eemcs_expt.c	/^KAL_INT32 get_exception_mode(void)$/;"	f
get_expt_port_info	eemcs/eemcs_expt.c	/^ccci_expt_port_cfg* get_expt_port_info(KAL_UINT32 port_id){$/;"	f
get_file_data	eemcs/eemcs_fs_ut.c	/^void *get_file_data(char *file, KAL_UINT32 size)$/;"	f
get_first_entry	dual_ccci/include/ccci_chrdev.h	31;"	d
get_freq_table	mach/mt6795/mt_ptp.c	/^	void (*get_freq_table)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
get_freq_table	mach/mt6795/mt_ptp_64.c	/^	void (*get_freq_table)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
get_freq_table_cpu	mach/mt6795/mt_ptp.c	/^static void get_freq_table_cpu(struct ptp_det *det)$/;"	f	file:
get_freq_table_cpu	mach/mt6795/mt_ptp_64.c	/^static void get_freq_table_cpu(struct ptp_det *det)$/;"	f	file:
get_freq_table_gpu	mach/mt6795/mt_ptp.c	/^static void get_freq_table_gpu(struct ptp_det *det)$/;"	f	file:
get_freq_table_gpu	mach/mt6795/mt_ptp_64.c	/^static void get_freq_table_gpu(struct ptp_det *det)$/;"	f	file:
get_freq_table_info	mach/mt6795/mt_dramc_64.c	/^void get_freq_table_info(unsigned long *high_cha_addr, unsigned long *high_chb_addr, unsigned long *low_cha_addr, unsigned long *low_chb_addr, unsigned int *num)$/;"	f
get_generic_timer_rate	mach/mt6795/ca7_timer.c	/^static int get_generic_timer_rate(void)$/;"	f	file:
get_hash_size	masp/asf/core/sec_signfmt_util.c	/^unsigned int get_hash_size(SEC_CRYPTO_HASH_TYPE hash)$/;"	f
get_hdmi_i2c_addr	mach/mt6795/hiau_ml/hdmi/hdmi_cust.c	/^int get_hdmi_i2c_addr(void)$/;"	f
get_hdmi_i2c_addr	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.c	/^int get_hdmi_i2c_addr(void)$/;"	f
get_hdmi_i2c_channel	mach/mt6795/hiau_ml/hdmi/hdmi_cust.c	/^int get_hdmi_i2c_channel(void)$/;"	f
get_hdmi_i2c_channel	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.c	/^int get_hdmi_i2c_channel(void)$/;"	f
get_headset_key_custom_setting	mach/mt6795/hiau_ml/accdet/accdet_custom.c	/^struct headset_key_custom* get_headset_key_custom_setting(void)$/;"	f
get_headset_key_custom_setting	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom.c	/^struct headset_key_custom* get_headset_key_custom_setting(void)$/;"	f
get_high_cnt	mach/mt6795/include/mach/mt_spm.h	331;"	d
get_high_cnt	mach/mt6795/include/mach/mt_spm_cpu.h	320;"	d
get_high_percent	mach/mt6795/include/mach/mt_spm.h	332;"	d
get_high_percent	mach/mt6795/include/mach/mt_spm_cpu.h	321;"	d
get_imgsensor_id	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 get_imgsensor_id(UINT32 *sensor_id)$/;"	f	file:
get_info	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 get_info(MSDK_SCENARIO_ID_ENUM scenario_id,$/;"	f	file:
get_l2c	mach/mt6795/include/mach/mt_mon.h	/^    void 			(*get_l2c)(struct l2c_cfg *l_cfg);$/;"	m	struct:mtk_monitor
get_l2c_size	mach/mt6795/mt_l2c.c	/^int get_l2c_size(void)$/;"	f
get_last_entry	dual_ccci/include/ccci_chrdev.h	37;"	d
get_linear_memory_size	aee/common/reboot-reason.c	/^static inline unsigned int get_linear_memory_size(void)$/;"	f	file:
get_logic_ch_data	dual_ccci/ccci_logical.c	/^int get_logic_ch_data(logic_channel_info_t *ch_info, ccci_msg_t *msg)$/;"	f
get_logic_ch_data_len	dual_ccci/ccci_logical.c	/^int get_logic_ch_data_len(logic_channel_info_t *ch_info)$/;"	f
get_logic_ch_info	dual_ccci/ccci_logical.c	/^logic_channel_info_t* get_logic_ch_info(int md_id, int ch_id)$/;"	f
get_md2_ap_phy_addr_fixed	dual_ccci/ccci_md_main.c	/^int get_md2_ap_phy_addr_fixed(void)$/;"	f
get_md_adc_info	eccci/port_kernel.c	/^static int get_md_adc_info(char *adc_name, unsigned int len)$/;"	f	file:
get_md_adc_info	eemcs/eemcs_rpc.c	/^int get_md_adc_info(int md_id, char *adc_name, unsigned int len)$/;"	f
get_md_adc_info	eemcs/eemcs_rpc.c	/^int get_md_adc_info(int md_id, char *adc_name, unsigned int len){return 0;}$/;"	f
get_md_adc_val	eccci/port_kernel.c	/^static int get_md_adc_val(unsigned int num)$/;"	f	file:
get_md_exception_type	dual_ccci/ccci_md_main.c	/^int get_md_exception_type(int md_id)$/;"	f
get_md_expt_type	eemcs/eemcs_expt.c	/^KAL_INT32 get_md_expt_type(void)$/;"	f
get_md_gpio_info	eccci/port_kernel.c	/^static int get_md_gpio_info(char *gpio_name, unsigned int len)$/;"	f	file:
get_md_gpio_info	eemcs/eemcs_rpc.c	/^int get_md_gpio_info(int md_id, char *gpio_name, unsigned int len)$/;"	f
get_md_gpio_info	eemcs/eemcs_rpc.c	/^int get_md_gpio_info(int md_id, char *gpio_name, unsigned int len){return 0;}$/;"	f
get_md_gpio_val	eccci/port_kernel.c	/^static int get_md_gpio_val(unsigned int num)$/;"	f	file:
get_md_id_by_dev_major	dual_ccci/ccci_mk_node.c	/^int get_md_id_by_dev_major(int dev_major)$/;"	f
get_md_postfix	ccci_util/ccci_util_lib_load_img.c	/^static void get_md_postfix(int md_id, char k[], char buf[], char buf_ex[])$/;"	f	file:
get_md_resv_mem_info	ccci_util/ccci_util_lib_fo.c	/^int get_md_resv_mem_info(int md_id, phys_addr_t *r_rw_base, unsigned int *r_rw_size, phys_addr_t *srw_base, unsigned int *srw_size)$/;"	f
get_md_smem_align	ccci_util/ccci_util_lib_fo.c	/^unsigned int get_md_smem_align(int md_id)$/;"	f
get_md_status	ccci_util/ccci_util_lib_sys.c	/^static int get_md_status(int md_id, char val[], int size)$/;"	f	file:
get_md_wakeup_src	dual_ccci/ccci_logical.c	/^int get_md_wakeup_src(int md_id, char *buf, unsigned int len)$/;"	f
get_mem_bw	mach/mt6795/mt_mem_bw.c	/^unsigned long long get_mem_bw(void)$/;"	f
get_mempll_table_info	mach/mt6795/mt_dramc.c	/^void get_mempll_table_info(u32 *high_addr, u32 *low_addr, u32 *num)$/;"	f
get_meta_com_id	boot/mt6795/mt_boot.c	/^unsigned int get_meta_com_id(void)$/;"	f
get_meta_com_type	boot/mt6795/mt_boot.c	/^META_COM_TYPE get_meta_com_type(void)$/;"	f
get_modem_is_enabled	ccci_util/ccci_util_dummy.c	/^unsigned int __weak  get_modem_is_enabled(int md_id) $/;"	f
get_modem_is_enabled	ccci_util/ccci_util_lib_fo.c	/^unsigned int get_modem_is_enabled(int md_id)$/;"	f
get_modem_support_cap	ccci_util/ccci_util_lib_fo.c	/^int get_modem_support_cap(int md_id)$/;"	f
get_modem_uart	uart/mt6795/platform_uart.c	/^unsigned int get_modem_uart(int idx)$/;"	f
get_mtk_uart	uart/uart.c	906;"	d	file:
get_one_available_complete_ippkt_entry	dual_ccci/ccmni_pfp.c	/^complete_ippkt_t* get_one_available_complete_ippkt_entry()$/;"	f
get_pkt_info	dual_ccci/ccci_rpc_main.c	/^static int get_pkt_info(int md_id, unsigned int* pktnum, RPC_PKT* pkt_info, char* pdata)$/;"	f	file:
get_pkt_info	eemcs/eemcs_rpc.c	/^static bool get_pkt_info(unsigned int* pktnum, RPC_PKT* pkt_info, struct sk_buff *skb)$/;"	f	file:
get_pll_state_locked	mach/mt6795/mt_clkmgr.c	/^static int get_pll_state_locked(struct pll *pll)$/;"	f	file:
get_pll_state_locked	mach/mt6795/mt_clkmgr_64.c	/^static int get_pll_state_locked(struct pll *pll)$/;"	f	file:
get_pmu	mach/mt6795/include/mach/mt_mon.h	/^    void 			(*get_pmu)(struct pmu_cfg *p_cfg);$/;"	m	struct:mtk_monitor
get_port_by_channel	eccci/ccci_core.h	/^	struct ccci_port* (*get_port_by_channel)(struct ccci_modem *md, CCCI_CH ch);$/;"	m	struct:ccci_modem_ops	typeref:struct:ccci_modem_ops::get_port_by_channel
get_port_by_minor	eccci/ccci_core.h	/^	struct ccci_port* (*get_port_by_minor)(struct ccci_modem *md, int minor);$/;"	m	struct:ccci_modem_ops	typeref:struct:ccci_modem_ops::get_port_by_minor
get_ptpod_status	mach/mt6795/mt_ptp_64.c	/^EXPORT_SYMBOL(get_ptpod_status);$/;"	v
get_ptpod_status	mach/mt6795/mt_ptp_64.c	/^int get_ptpod_status(void)$/;"	f
get_resolution	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 get_resolution(MSDK_SENSOR_RESOLUTION_INFO_STRUCT *sensor_resolution)$/;"	f	file:
get_seccfg_cipher_len	masp/asf/core/sec_cfg_crypto.c	/^unsigned int get_seccfg_cipher_len (void)$/;"	f
get_seccfg_img_cnt	masp/asf/core/sec_cfg_ver.c	/^uint32 get_seccfg_img_cnt (void)$/;"	f
get_seccfg_siu	masp/asf/core/sec_cfg_ver.c	/^uint32 get_seccfg_siu (SECCFG_U *p_seccfg)$/;"	f
get_seccfg_status	masp/asf/core/sec_cfg_ver.c	/^SECCFG_STATUS get_seccfg_status (SECCFG_U *p_seccfg)$/;"	f
get_seccfg_ver	masp/asf/core/sec_cfg_ver.c	/^SECCFG_VER get_seccfg_ver (void)$/;"	f
get_secro_name	masp/asf/core/sec_dev_util.c	/^char* get_secro_name(void)$/;"	f
get_serial	mach/mt6795/mt_devs.c	/^int get_serial(uint64_t hwkey, uint32_t chipid, char ser[SERIALNO_LEN])$/;"	f
get_shdr_ver	masp/asf/core/sec_hdr.c	/^SEC_IMG_HEADER_VER get_shdr_ver (void)$/;"	f
get_signature_size	masp/asf/core/sec_signfmt_util.c	/^unsigned int get_signature_size(SEC_CRYPTO_SIGNATURE_TYPE sig)$/;"	f
get_sim_switch_type	ccci_util/ccci_util_dummy.c	/^unsigned int __weak get_sim_switch_type(void)$/;"	f
get_sim_switch_type	dual_ccci/ccci_chrdev.c	/^unsigned int __weak get_sim_switch_type(void)$/;"	f
get_sim_type	eemcs/eemcs_sysmsg.c	/^int get_sim_type(int md_id, int *p_sim_type)$/;"	f
get_state	mach/mt6795/mt_clkmgr.c	/^    int (*get_state)(struct cg_clk *clk);  $/;"	m	struct:cg_clk_ops	file:
get_state	mach/mt6795/mt_clkmgr.c	/^    int (*get_state)(struct pll *pll);$/;"	m	struct:pll_ops	file:
get_state	mach/mt6795/mt_clkmgr.c	/^    int (*get_state)(struct subsys *sys);$/;"	m	struct:subsys_ops	file:
get_state	mach/mt6795/mt_clkmgr.c	/^    unsigned int (*get_state)(struct cg_grp *grp);$/;"	m	struct:cg_grp_ops	file:
get_state	mach/mt6795/mt_clkmgr_64.c	/^    int (*get_state)(struct cg_clk *clk);  $/;"	m	struct:cg_clk_ops	file:
get_state	mach/mt6795/mt_clkmgr_64.c	/^    int (*get_state)(struct pll *pll);$/;"	m	struct:pll_ops	file:
get_state	mach/mt6795/mt_clkmgr_64.c	/^    int (*get_state)(struct subsys *sys);$/;"	m	struct:subsys_ops	file:
get_state	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int (*get_state)(struct cg_grp *grp);$/;"	m	struct:cg_grp_ops	file:
get_status	mach/mt6795/mt_ptp.c	/^	int (*get_status)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
get_status	mach/mt6795/mt_ptp_64.c	/^	int (*get_status)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
get_status_func	ccci_util/ccci_util_lib_sys.c	/^static get_status_func_t get_status_func[MAX_MD_NUM];$/;"	v	file:
get_sys_state_locked	mach/mt6795/mt_clkmgr.c	/^static int get_sys_state_locked(struct subsys* sys)$/;"	f	file:
get_sys_state_locked	mach/mt6795/mt_clkmgr_64.c	/^static int get_sys_state_locked(struct subsys* sys)$/;"	f	file:
get_td_eint_info	eccci/port_kernel.c	/^static int get_td_eint_info(char *eint_name, unsigned int len)$/;"	f	file:
get_td_eint_info	eemcs/eemcs_rpc.c	/^int get_td_eint_info(int md_id, char * eint_name, unsigned int len)$/;"	f
get_td_eint_info	eemcs/eemcs_rpc.c	/^int get_td_eint_info(int md_id, char * eint_name, unsigned int len){return 0;}$/;"	f
get_temp	mach/mt6795/mt_cpufreq.c	/^	unsigned int (*get_temp)(struct mt_cpu_dvfs *p);                         \/* return temperature         *\/ \/\/ TODO: necessary???$/;"	m	struct:mt_cpu_dvfs_ops	file:
get_temp	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int (*get_temp)(struct mt_cpu_dvfs *p);                          $/;"	m	struct:mt_cpu_dvfs_ops	file:
get_temp	mach/mt6795/mt_ptp.c	/^	int (*get_temp)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
get_temp	mach/mt6795/mt_ptp_64.c	/^	int (*get_temp)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
get_test_file_data	eemcs/eemcs_fs_ut.c	/^void *get_test_file_data(KAL_UINT32 index)$/;"	f
get_text_region	mach/mt6795/mt_devs.c	/^EXPORT_SYMBOL(get_text_region) ;$/;"	v
get_text_region	mach/mt6795/mt_devs.c	/^void get_text_region (unsigned int *s, unsigned int *e)$/;"	f
get_turbo_mode	mach/mt6795/mt_cpufreq.c	/^static enum turbo_mode get_turbo_mode(struct mt_cpu_dvfs *p, unsigned int target_khz)$/;"	f	file:
get_turbo_mode	mach/mt6795/mt_cpufreq_64.c	/^static enum turbo_mode get_turbo_mode(struct mt_cpu_dvfs *p, unsigned int target_khz)$/;"	f	file:
get_type	mach/mt6795/eint.c	/^int get_type(char *name)$/;"	f
get_uart_default_settings	uart/mt6795/platform_uart.c	/^struct mtk_uart_setting *get_uart_default_settings(int idx)$/;"	f
get_uart_evt_mask	uart/mt6795/platform_uart.c	/^unsigned long get_uart_evt_mask(int idx)$/;"	f
get_uart_lsr_status	uart/mt6795/platform_uart.c	/^unsigned long get_uart_lsr_status(int idx)$/;"	f
get_uart_vfifo_irq_id	uart/mt6795/platform_uart.c	/^unsigned int get_uart_vfifo_irq_id(int idx)$/;"	f
get_ul	masp/asf/core/alg_sha1.c	/^inline ulong get_ul (const uchar * b, ulong i)$/;"	f
get_vcore_ptp_volt	mach/mt6795/mt_ptp_64.c	/^unsigned int get_vcore_ptp_volt(int uv)$/;"	f
get_volt	mach/mt6795/mt_ptp.c	/^	int (*get_volt)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
get_volt	mach/mt6795/mt_ptp_64.c	/^	int (*get_volt)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
get_volt_cpu	mach/mt6795/mt_ptp.c	/^static int get_volt_cpu(struct ptp_det *det)$/;"	f	file:
get_volt_cpu	mach/mt6795/mt_ptp_64.c	/^static int get_volt_cpu(struct ptp_det *det)$/;"	f	file:
get_volt_gpu	mach/mt6795/mt_ptp.c	/^static int get_volt_gpu(struct ptp_det *det)$/;"	f	file:
get_volt_gpu	mach/mt6795/mt_ptp_64.c	/^static int get_volt_gpu(struct ptp_det *det)$/;"	f	file:
get_volt_lte	mach/mt6795/mt_ptp_64.c	/^static int get_volt_lte(struct ptp_det *det)$/;"	f	file:
get_volt_vcore	mach/mt6795/mt_ptp.c	/^static int get_volt_vcore(struct ptp_det *det)$/;"	f	file:
get_volt_vcore	mach/mt6795/mt_ptp_64.c	/^static int get_volt_vcore(struct ptp_det *det)$/;"	f	file:
gf_enable	eccci/port_ipc.c	/^int gf_enable = 1;$/;"	v
gf_port_list	eccci/port_ipc.c	/^struct garbage_filter_item gf_port_list[GF_PORT_LIST_MAX]; $/;"	v	typeref:struct:garbage_filter_item
gf_port_list_reg	eccci/port_ipc.c	/^int gf_port_list_reg[GF_PORT_LIST_MAX];$/;"	v
gf_port_list_unreg	eccci/port_ipc.c	/^int gf_port_list_unreg[GF_PORT_LIST_MAX];$/;"	v
gic_base	mach/mt6795/mt_cpuidle.c	/^union gic_base {$/;"	u	file:
gic_base	mach/mt6795/mt_cpuidle64.c	/^union gic_base {$/;"	u	file:
gic_chip_data	mach/mt6795/mt_cpuidle.c	/^struct gic_chip_data {$/;"	s	file:
gic_chip_data	mach/mt6795/mt_cpuidle64.c	/^struct gic_chip_data {$/;"	s	file:
gic_cpu_base	mach/mt6795/mt_cpuidle.c	/^static unsigned long gic_cpu_base = 0xf0222000;$/;"	v	file:
gic_cpu_base	mach/mt6795/mt_cpuidle64.c	/^static unsigned long gic_cpu_base;$/;"	v	file:
gic_cpu_context	mach/mt6795/mt_cpuidle.c	/^} gic_cpu_context;$/;"	t	typeref:struct:ns_gic_cpu_context	file:
gic_cpu_context	mach/mt6795/mt_cpuidle64.c	/^} gic_cpu_context;$/;"	t	typeref:struct:ns_gic_cpu_context	file:
gic_cpu_context	mach/mt6795/mt_dormant.c	/^} gic_cpu_context;$/;"	t	typeref:struct:ns_gic_cpu_context	file:
gic_cpu_ctx	mach/mt6795/mt_dormant.c	/^    gic_cpu_context gic_cpu_ctx;    \/* Per cpu GIC distributor and interface context *\/$/;"	m	struct:ns_cpu_context	file:
gic_cpu_if_regs	mach/mt6795/mt_cpuidle.c	/^	unsigned int gic_cpu_if_regs[32];   \/* GIC context local to the CPU *\/$/;"	m	struct:ns_gic_cpu_context	file:
gic_cpu_if_regs	mach/mt6795/mt_cpuidle64.c	/^	unsigned int gic_cpu_if_regs[32];   \/* GIC context local to the CPU *\/$/;"	m	struct:ns_gic_cpu_context	file:
gic_cpu_if_regs	mach/mt6795/mt_dormant.c	/^    unsigned int gic_cpu_if_regs[32];   \/* GIC context local to the CPU *\/$/;"	m	struct:ns_gic_cpu_context	file:
gic_cpu_restore	mach/mt6795/mt_cpuidle.c	/^static void gic_cpu_restore(void)$/;"	f	file:
gic_cpu_restore	mach/mt6795/mt_cpuidle.c	/^void gic_cpu_restore(void)$/;"	f
gic_cpu_restore	mach/mt6795/mt_cpuidle64.c	/^static void gic_cpu_restore(void)$/;"	f	file:
gic_cpu_restore	mach/mt6795/mt_cpuidle64.c	/^void gic_cpu_restore(void)$/;"	f
gic_cpu_save	mach/mt6795/mt_cpuidle.c	/^static void gic_cpu_save(void)$/;"	f	file:
gic_cpu_save	mach/mt6795/mt_cpuidle64.c	/^static void gic_cpu_save(void)$/;"	f	file:
gic_data	mach/mt6795/mt_cpuidle.c	/^gic_cpu_context gic_data[1];$/;"	v
gic_data	mach/mt6795/mt_cpuidle64.c	/^gic_cpu_context gic_data[1];$/;"	v
gic_data_base	mach/mt6795/mt_cpuidle.c	1038;"	d	file:
gic_data_base	mach/mt6795/mt_cpuidle64.c	1136;"	d	file:
gic_data_cpu_base	mach/mt6795/mt_cpuidle.c	812;"	d	file:
gic_data_cpu_base	mach/mt6795/mt_cpuidle64.c	873;"	d	file:
gic_data_dist_base	mach/mt6795/mt_cpuidle.c	811;"	d	file:
gic_data_dist_base	mach/mt6795/mt_cpuidle64.c	872;"	d	file:
gic_dist_base	mach/mt6795/mt_cpuidle.c	/^static unsigned long gic_dist_base = 0xf0221000;$/;"	v	file:
gic_dist_base	mach/mt6795/mt_cpuidle64.c	/^static unsigned long gic_dist_base;$/;"	v	file:
gic_dist_if_pvt_regs	mach/mt6795/mt_cpuidle.c	/^	unsigned int gic_dist_if_pvt_regs[32];  \/* GIC SGI\/PPI context local to the CPU *\/$/;"	m	struct:ns_gic_cpu_context	file:
gic_dist_if_pvt_regs	mach/mt6795/mt_cpuidle64.c	/^	unsigned int gic_dist_if_pvt_regs[32];  \/* GIC SGI\/PPI context local to the CPU *\/$/;"	m	struct:ns_gic_cpu_context	file:
gic_dist_if_pvt_regs	mach/mt6795/mt_dormant.c	/^    unsigned int gic_dist_if_pvt_regs[32];  \/* GIC SGI\/PPI context local to the CPU *\/$/;"	m	struct:ns_gic_cpu_context	file:
gic_dist_if_regs	mach/mt6795/mt_cpuidle.c	/^	unsigned int gic_dist_if_regs[512]; \/* GIC distributor context to be saved by the last cpu. *\/$/;"	m	struct:ns_gic_cpu_context	file:
gic_dist_if_regs	mach/mt6795/mt_cpuidle64.c	/^	unsigned int gic_dist_if_regs[512]; \/* GIC distributor context to be saved by the last cpu. *\/$/;"	m	struct:ns_gic_cpu_context	file:
gic_dist_if_regs	mach/mt6795/mt_dormant.c	/^    unsigned int gic_dist_if_regs[512]; \/* GIC distributor context to be saved by the last cpu. *\/$/;"	m	struct:ns_global_context	file:
gic_dist_restore	mach/mt6795/mt_cpuidle.c	/^static void gic_dist_restore(void)$/;"	f	file:
gic_dist_restore	mach/mt6795/mt_cpuidle64.c	/^static void gic_dist_restore(void)$/;"	f	file:
gic_dist_save	mach/mt6795/mt_cpuidle.c	/^static void gic_dist_save(void)$/;"	f	file:
gic_dist_save	mach/mt6795/mt_cpuidle64.c	/^static void gic_dist_save(void)$/;"	f	file:
gic_irqs	mach/mt6795/mt_cpuidle.c	/^	unsigned int gic_irqs;$/;"	m	struct:gic_chip_data	file:
gic_irqs	mach/mt6795/mt_cpuidle64.c	/^	unsigned int gic_irqs;$/;"	m	struct:gic_chip_data	file:
gic_pm_init	mach/mt6795/mt_cpuidle.c	/^static void __init gic_pm_init(struct gic_chip_data *gic)$/;"	f	file:
gic_pm_init	mach/mt6795/mt_cpuidle64.c	/^static void __init gic_pm_init(struct gic_chip_data *gic)$/;"	f	file:
give_more	eccci/ccci_core.h	/^	int (*give_more)(struct ccci_modem *md, unsigned char rxqno);$/;"	m	struct:ccci_modem_ops
give_own_counter	eemcs/lte_main.c	/^KAL_UINT32 give_own_counter = 0;$/;"	v
give_own_timer_callback	eemcs/lte_main.c	/^static void give_own_timer_callback(unsigned long data)$/;"	f	file:
global_context	mach/mt6795/mt_dormant.c	/^} global_context;$/;"	t	typeref:struct:ns_global_context	file:
go_to_mcidle	mach/mt6795/mt_idle.c	/^static void go_to_mcidle(int cpu)$/;"	f	file:
go_to_mcidle	mach/mt6795/mt_idle_64.c	/^static void go_to_mcidle(int cpu)$/;"	f	file:
go_to_rgidle	mach/mt6795/mt_idle.c	/^static void noinline go_to_rgidle(int cpu)$/;"	f	file:
go_to_rgidle	mach/mt6795/mt_idle_64.c	/^static void noinline go_to_rgidle(int cpu)$/;"	f	file:
go_to_slidle	mach/mt6795/mt_idle.c	/^static void go_to_slidle(int cpu)$/;"	f	file:
go_to_slidle	mach/mt6795/mt_idle_64.c	/^static void go_to_slidle(int cpu)$/;"	f	file:
golden	mach/mt6795/mt_golden_setting.c	/^struct golden {$/;"	s	file:
golden_setting	mach/mt6795/mt_golden_setting.c	/^struct golden_setting {$/;"	s	file:
golden_test	mach/mt6795/mt_golden_setting.c	/^PROC_FOPS_RW(golden_test);$/;"	v
golden_test_proc_show	mach/mt6795/mt_golden_setting.c	/^static int golden_test_proc_show(struct seq_file *m, void *v)$/;"	f	file:
golden_test_proc_write	mach/mt6795/mt_golden_setting.c	/^static int golden_test_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
golden_val	mach/mt6795/mt_golden_setting.c	/^	unsigned int golden_val;$/;"	m	struct:golden_setting	file:
goodix_ts_data	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^struct goodix_ts_data$/;"	s
goodix_ts_data	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^struct goodix_ts_data$/;"	s
goodix_ts_data	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^struct goodix_ts_data$/;"	s
goodix_ts_data	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^struct goodix_ts_data$/;"	s
gpd	eccci/ccci_core.h	/^	void *gpd; $/;"	m	struct:ccci_request
gpd_addr	eccci/ccci_core.h	/^	dma_addr_t gpd_addr; $/;"	m	struct:ccci_request
gpd_checksum	eccci/modem_cldma.h	/^	u8	gpd_checksum;$/;"	m	struct:cldma_rgpd
gpd_checksum	eccci/modem_cldma.h	/^	u8	gpd_checksum;$/;"	m	struct:cldma_tgpd
gpd_flags	eccci/modem_cldma.h	/^	u8	gpd_flags;$/;"	m	struct:cldma_rgpd
gpd_flags	eccci/modem_cldma.h	/^	u8	gpd_flags;$/;"	m	struct:cldma_tgpd
gpd_len	eemcs/lte_dev_test_at.h	/^	kal_uint32			gpd_len;$/;"	m	struct:_athif_dl_perf_que
gpd_num	eemcs/lte_dev_test_at.h	/^	kal_uint32			gpd_num;$/;"	m	struct:_athif_dl_perf_que
gpd_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 				gpd_num;$/;"	m	struct:_athif_ul_rgpd_tst_cfg
gpd_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 	gpd_num;$/;"	m	struct:_athif_gpd_ioc_cfg
gpd_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 gpd_num;				$/;"	m	struct:_athif_sdio_set_ulq_count
gpd_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 gpd_num;$/;"	m	struct:_athif_basic_set
gpd_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 gpd_num;$/;"	m	struct:_athif_dl_tgpd_cfg
gpd_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 gpd_num;$/;"	m	struct:_athif_msd_rgpd_tst_cfg
gpd_type	eemcs/lte_dev_test_at.h	/^	kal_uint8			gpd_type;$/;"	m	struct:_athif_dl_perf_que
gpioPinName	eccci/port_kernel.h	/^	char gpioPinName[GPIO_MAX_COUNT][GPIO_PIN_NAME_STR_MAX_LEN];$/;"	m	struct:ccci_rpc_gpio_adc_intput
gpioPinNum	eccci/port_kernel.h	/^	u32 gpioPinNum[GPIO_MAX_COUNT];$/;"	m	struct:ccci_rpc_gpio_adc_intput
gpioPinNum	eccci/port_kernel.h	/^	u32 gpioPinNum[GPIO_MAX_COUNT];$/;"	m	struct:ccci_rpc_gpio_adc_output
gpioPinValue	eccci/port_kernel.h	/^	u32 gpioPinValue[GPIO_MAX_COUNT];$/;"	m	struct:ccci_rpc_gpio_adc_output
gpioValidPinMask	eccci/port_kernel.h	/^	u8 gpioValidPinMask;$/;"	m	struct:ccci_rpc_gpio_adc_intput
gpio_config_cir	uart/uart_cir_pin.c	/^static int gpio_config_cir(struct mtk_uart_port *mtk_cir_port, int value)$/;"	f	file:
gpio_dev	mach/mt6795/mt_devs.c	/^struct platform_device gpio_dev =$/;"	v	typeref:struct:platform_device
gpio_regs	mach/mt6795/include/mach/gpio_const.h	/^	void __iomem *gpio_regs;$/;"	m	struct:mt_gpio_vbase
gpt_boot_time	mach/mt6795/mt_gpt.c	/^EXPORT_SYMBOL(gpt_boot_time);$/;"	v
gpt_boot_time	mach/mt6795/mt_gpt.c	/^unsigned int gpt_boot_time(void)$/;"	f
gpt_boot_time	mach/mt6795/mt_gpt_ca53.c	/^EXPORT_SYMBOL(gpt_boot_time);$/;"	v
gpt_boot_time	mach/mt6795/mt_gpt_ca53.c	/^unsigned int gpt_boot_time(void)$/;"	f
gpt_check_and_ack_irq	mach/mt6795/mt_gpt.c	/^EXPORT_SYMBOL(gpt_check_and_ack_irq);$/;"	v
gpt_check_and_ack_irq	mach/mt6795/mt_gpt.c	/^int gpt_check_and_ack_irq(unsigned int id)$/;"	f
gpt_check_and_ack_irq	mach/mt6795/mt_gpt_ca53.c	/^EXPORT_SYMBOL(gpt_check_and_ack_irq);$/;"	v
gpt_check_and_ack_irq	mach/mt6795/mt_gpt_ca53.c	/^int gpt_check_and_ack_irq(unsigned int id)$/;"	f
gpt_check_irq	mach/mt6795/mt_gpt.c	/^EXPORT_SYMBOL(gpt_check_irq);$/;"	v
gpt_check_irq	mach/mt6795/mt_gpt.c	/^int gpt_check_irq(unsigned int id)$/;"	f
gpt_check_irq	mach/mt6795/mt_gpt_ca53.c	/^EXPORT_SYMBOL(gpt_check_irq);$/;"	v
gpt_check_irq	mach/mt6795/mt_gpt_ca53.c	/^int gpt_check_irq(unsigned int id)$/;"	f
gpt_clockevent	mach/mt6795/mt_gpt_ca53.c	/^static struct clock_event_device gpt_clockevent = {$/;"	v	typeref:struct:clock_event_device	file:
gpt_clocksource	mach/mt6795/mt_gpt_ca53.c	/^static struct clocksource gpt_clocksource = {$/;"	v	typeref:struct:clocksource	file:
gpt_device	mach/mt6795/mt_gpt.c	/^struct gpt_device {$/;"	s	file:
gpt_device	mach/mt6795/mt_gpt_ca53.c	/^struct gpt_device {$/;"	s	file:
gpt_devs	mach/mt6795/mt_gpt.c	/^static struct gpt_device gpt_devs[NR_GPTS];$/;"	v	typeref:struct:gpt_device	file:
gpt_devs	mach/mt6795/mt_gpt_ca53.c	/^static struct gpt_device gpt_devs[NR_GPTS];$/;"	v	typeref:struct:gpt_device	file:
gpt_devs_init	mach/mt6795/mt_gpt.c	/^static void gpt_devs_init(void)$/;"	f	file:
gpt_devs_init	mach/mt6795/mt_gpt_ca53.c	/^static void gpt_devs_init(void)$/;"	f	file:
gpt_get_and_ack_irq	mach/mt6795/mt_gpt.c	/^static inline unsigned int gpt_get_and_ack_irq(void)$/;"	f	file:
gpt_get_and_ack_irq	mach/mt6795/mt_gpt_ca53.c	/^static inline unsigned int gpt_get_and_ack_irq(void)$/;"	f	file:
gpt_get_cmp	mach/mt6795/mt_gpt.c	/^EXPORT_SYMBOL(gpt_get_cmp);$/;"	v
gpt_get_cmp	mach/mt6795/mt_gpt.c	/^int gpt_get_cmp(unsigned int id, unsigned int *ptr)$/;"	f
gpt_get_cmp	mach/mt6795/mt_gpt_ca53.c	/^EXPORT_SYMBOL(gpt_get_cmp);$/;"	v
gpt_get_cmp	mach/mt6795/mt_gpt_ca53.c	/^int gpt_get_cmp(unsigned int id, unsigned int *ptr)$/;"	f
gpt_get_cnt	mach/mt6795/mt_gpt.c	/^EXPORT_SYMBOL(gpt_get_cnt);$/;"	v
gpt_get_cnt	mach/mt6795/mt_gpt.c	/^int gpt_get_cnt(unsigned int id, unsigned int *ptr)$/;"	f
gpt_get_cnt	mach/mt6795/mt_gpt_ca53.c	/^EXPORT_SYMBOL(gpt_get_cnt);$/;"	v
gpt_get_cnt	mach/mt6795/mt_gpt_ca53.c	/^int gpt_get_cnt(unsigned int id, unsigned int *ptr)$/;"	f
gpt_handler	mach/mt6795/mt_gpt.c	/^static irqreturn_t gpt_handler(int irq, void *dev_id)$/;"	f	file:
gpt_handler	mach/mt6795/mt_gpt_ca53.c	/^static irqreturn_t gpt_handler(int irq, void *dev_id)$/;"	f	file:
gpt_irq	mach/mt6795/mt_gpt_ca53.c	/^static struct irqaction gpt_irq = {$/;"	v	typeref:struct:irqaction	file:
gpt_is_counting	mach/mt6795/mt_gpt.c	/^EXPORT_SYMBOL(gpt_is_counting);$/;"	v
gpt_is_counting	mach/mt6795/mt_gpt.c	/^int gpt_is_counting(unsigned int id)$/;"	f
gpt_is_counting	mach/mt6795/mt_gpt_ca53.c	/^EXPORT_SYMBOL(gpt_is_counting);$/;"	v
gpt_is_counting	mach/mt6795/mt_gpt_ca53.c	/^int gpt_is_counting(unsigned int id)$/;"	f
gpt_mod_init	mach/mt6795/mt_gpt.c	/^module_init(gpt_mod_init);$/;"	v
gpt_mod_init	mach/mt6795/mt_gpt.c	/^static int __init gpt_mod_init(void)$/;"	f	file:
gpt_set_cmp	mach/mt6795/mt_gpt.c	/^EXPORT_SYMBOL(gpt_set_cmp);$/;"	v
gpt_set_cmp	mach/mt6795/mt_gpt.c	/^int gpt_set_cmp(unsigned int id, unsigned int val)$/;"	f
gpt_set_cmp	mach/mt6795/mt_gpt_ca53.c	/^EXPORT_SYMBOL(gpt_set_cmp);$/;"	v
gpt_set_cmp	mach/mt6795/mt_gpt_ca53.c	/^int gpt_set_cmp(unsigned int id, unsigned int val)$/;"	f
gpt_stat_read	mach/mt6795/mt_gpt.c	/^static ssize_t gpt_stat_read(struct file *file, char __user *buf, size_t size, loff_t *ppos)$/;"	f	file:
gpt_update_lock	mach/mt6795/mt_cpuxgpt_ca53.c	60;"	d	file:
gpt_update_lock	mach/mt6795/mt_gpt.c	119;"	d	file:
gpt_update_lock	mach/mt6795/mt_gpt_ca53.c	102;"	d	file:
gpt_update_unlock	mach/mt6795/mt_cpuxgpt_ca53.c	65;"	d	file:
gpt_update_unlock	mach/mt6795/mt_gpt.c	124;"	d	file:
gpt_update_unlock	mach/mt6795/mt_gpt_ca53.c	107;"	d	file:
gpu	mach/mt6795/mt_ptp.c	/^	int gpu;$/;"	m	struct:devinfo	file:
gpu	mach/mt6795/mt_ptp_64.c	/^	int gpu;$/;"	m	struct:devinfo	file:
gpu_data	mach/mt6795/mt_spower_data.h	/^int gpu_data[][VSIZE*TSIZE+VSIZE+TSIZE] = {$/;"	v
gpu_det_ops	mach/mt6795/mt_ptp.c	/^static struct ptp_det_ops gpu_det_ops = {$/;"	v	typeref:struct:ptp_det_ops	file:
gpu_det_ops	mach/mt6795/mt_ptp_64.c	/^static struct ptp_det_ops gpu_det_ops = {$/;"	v	typeref:struct:ptp_det_ops	file:
gpu_dvfs_state	mach/mt6795/mt_gpufreq.c	/^enum gpu_dvfs_state$/;"	g	file:
gpu_spower_raw	mach/mt6795/mt_spower_data.h	/^spower_raw_t gpu_spower_raw = {$/;"	v
gpufreq_idx	mach/mt6795/include/mach/mt_gpufreq.h	/^	unsigned int gpufreq_idx;$/;"	m	struct:mt_gpufreq_table_info
gpufreq_input_boost_notify	mach/mt6795/include/mach/mt_gpufreq.h	/^typedef void (*gpufreq_input_boost_notify)(unsigned int );$/;"	t
gpufreq_khz	mach/mt6795/include/mach/mt_gpufreq.h	/^    unsigned int gpufreq_khz;$/;"	m	struct:mt_gpufreq_power_table_info
gpufreq_khz	mach/mt6795/include/mach/mt_gpufreq.h	/^    unsigned int gpufreq_khz;$/;"	m	struct:mt_gpufreq_table_info
gpufreq_pdev	mach/mt6795/mt_devs.c	/^static struct platform_device gpufreq_pdev = {$/;"	v	typeref:struct:platform_device	file:
gpufreq_power	mach/mt6795/include/mach/mt_gpufreq.h	/^    unsigned int gpufreq_power;$/;"	m	struct:mt_gpufreq_power_table_info
gpufreq_power_limit_notify	mach/mt6795/include/mach/mt_gpufreq.h	/^typedef void (*gpufreq_power_limit_notify)(unsigned int );$/;"	t
gpufreq_volt	mach/mt6795/include/mach/mt_gpufreq.h	/^    unsigned int gpufreq_volt;$/;"	m	struct:mt_gpufreq_table_info
grabwindow_height	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint16 grabwindow_height;    \/\/record different mode's height of grabwindow$/;"	m	struct:imgsensor_mode_struct
grabwindow_width	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint16 grabwindow_width;    \/\/record different mode's width of grabwindow$/;"	m	struct:imgsensor_mode_struct
green_wake_mode	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u8  green_wake_mode;$/;"	m	struct:goodix_ts_data
green_wake_mode	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u8  green_wake_mode;$/;"	m	struct:goodix_ts_data
green_wake_mode	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u8  green_wake_mode;$/;"	m	struct:goodix_ts_data
green_wake_mode	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u8  green_wake_mode;$/;"	m	struct:goodix_ts_data
group_id	mach/mt6795/include/mach/md32_helper.h	/^enum group_id$/;"	g
group_num	mach/mt6795/include/mach/md32_helper.h	/^  int group_num;$/;"	m	struct:__anon151
group_start	mach/mt6795/include/mach/md32_helper.h	/^  int group_start;$/;"	m	struct:__anon152
group_start	mach/mt6795/include/mach/md32_helper.h	/^  int group_start;$/;"	m	struct:__anon153
grp	mach/mt6795/mt_clkmgr.c	/^    struct cg_grp *grp;$/;"	m	struct:cg_clk	typeref:struct:cg_clk::cg_grp	file:
grp	mach/mt6795/mt_clkmgr_64.c	/^    struct cg_grp *grp;$/;"	m	struct:cg_clk	typeref:struct:cg_clk::cg_grp	file:
grp_dump_regs	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(grp_dump_regs);$/;"	v
grp_dump_regs	mach/mt6795/mt_clkmgr.c	/^int grp_dump_regs(int id, unsigned int *ptr)$/;"	f
grp_dump_regs	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(grp_dump_regs);$/;"	v
grp_dump_regs	mach/mt6795/mt_clkmgr_64.c	/^int grp_dump_regs(int id, unsigned int *ptr)$/;"	f
grp_get_name	mach/mt6795/mt_clkmgr.c	/^const char* grp_get_name(int id)$/;"	f
grp_get_name	mach/mt6795/mt_clkmgr_64.c	/^const char* grp_get_name(int id)$/;"	f
grps	mach/mt6795/mt_clkmgr.c	/^static struct cg_grp grps[NR_GRPS] = {$/;"	v	typeref:struct:cg_grp	file:
grps	mach/mt6795/mt_clkmgr.c	/^static struct cg_grp grps[NR_GRPS];$/;"	v	typeref:struct:cg_grp	file:
grps	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_grp grps[NR_GRPS] = {$/;"	v	typeref:struct:cg_grp	file:
grps	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_grp grps[NR_GRPS];$/;"	v	typeref:struct:cg_grp	file:
gsk_forceon	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^static bool gsk_forceon=false;$/;"	v	file:
gsk_forceon	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^static bool gsk_forceon=false;$/;"	v	file:
gsk_on	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^static bool gsk_on=false; \/\/ speaker is open?$/;"	v	file:
gsk_on	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^static bool gsk_on=false; \/\/ speaker is open?$/;"	v	file:
gsk_resume	mach/mt6795/hiau_ml/sound/yusu_android_speaker.c	/^static bool gsk_resume=false;$/;"	v	file:
gsk_resume	mach/mt6795/irmn6795_hiau_64/sound/yusu_android_speaker.c	/^static bool gsk_resume=false;$/;"	v	file:
gtp_default_FW	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^static unsigned char gtp_default_FW[] =$/;"	v
gtp_default_FW	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/gt9xx_firmware.h	/^unsigned char gtp_default_FW[] = $/;"	v
gtp_default_FW	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^static unsigned char gtp_default_FW[] =$/;"	v
gtp_default_FW	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/gt9xx_firmware.h	/^unsigned char gtp_default_FW[] = $/;"	v
gtp_default_FW_fl	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/gt9xx_firmware.h	/^unsigned char gtp_default_FW_fl[] = {$/;"	v
gtp_default_FW_fl	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/gt9xx_firmware.h	/^unsigned char gtp_default_FW_fl[] = {$/;"	v
gtp_default_FW_hotknot	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/gt9xx_firmware.h	/^unsigned char gtp_default_FW_hotknot[] = {$/;"	v
gtp_default_FW_hotknot	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/gt9xx_firmware.h	/^unsigned char gtp_default_FW_hotknot[] = {$/;"	v
gtp_default_FW_hotknot2	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/gt9xx_firmware.h	/^unsigned char gtp_default_FW_hotknot2[] = {$/;"	v
gtp_default_FW_hotknot2	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/gt9xx_firmware.h	/^unsigned char gtp_default_FW_hotknot2[] = {$/;"	v
gtp_is_suspend	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u8  gtp_is_suspend;$/;"	m	struct:goodix_ts_data
gtp_is_suspend	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u8  gtp_is_suspend;$/;"	m	struct:goodix_ts_data
gtp_is_suspend	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u8  gtp_is_suspend;$/;"	m	struct:goodix_ts_data
gtp_is_suspend	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u8  gtp_is_suspend;$/;"	m	struct:goodix_ts_data
gtp_rawdiff_mode	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u8  gtp_rawdiff_mode;$/;"	m	struct:goodix_ts_data
gtp_rawdiff_mode	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u8  gtp_rawdiff_mode;$/;"	m	struct:goodix_ts_data
gtp_rawdiff_mode	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u8  gtp_rawdiff_mode;$/;"	m	struct:goodix_ts_data
gtp_rawdiff_mode	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u8  gtp_rawdiff_mode;$/;"	m	struct:goodix_ts_data
gyro_sensor	mach/mt6795/mt_devs.c	/^struct platform_device gyro_sensor = {$/;"	v	typeref:struct:platform_device
h	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   h;$/;"	m	struct:__anon205
h	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int h; $/;"	m	struct:__anon207
h2d_mbx	eemcs/eemcs_boot.h	/^    MAILBOX h2d_mbx;$/;"	m	struct:EEMCS_MAILBOX_st
h2d_sw_int	eemcs/lte_hif_sdio.h	/^	KAL_UINT32  h2d_sw_int ;$/;"	m	struct:HIF_SDIO_HANDLE
h2d_wait_q	eemcs/eemcs_boot.h	/^    wait_queue_head_t h2d_wait_q;               \/\/ reserved$/;"	m	struct:EEMCS_MAILBOX_st
h2d_wakeup_cond	eemcs/eemcs_boot.h	/^    volatile unsigned int h2d_wakeup_cond;     \/\/ reserved$/;"	m	struct:EEMCS_MAILBOX_st
h_id	masp/asf/asf_inc/rsa_def.h	/^    int h_id;  $/;"	m	struct:__anon504
hacc_base	masp/mt6795/module/sec_mod.c	/^unsigned int hacc_base;$/;"	v
hacc_base	masp/mt6795/module/sec_mod.c	/^unsigned long long hacc_base;$/;"	v
hacc_context	masp/mt6795/mach/hacc_mach.h	/^struct hacc_context {$/;"	s
hacc_ctx	masp/mt6795/mach/arm/hacc_sk.S	/^hacc_ctx:$/;"	l
hacc_ctx	masp/mt6795/mach/arm64/hacc_sk.S	/^hacc_ctx:$/;"	l
hacc_deinit	masp/mt6795/mach/arm/hacc_sk.S	/^hacc_deinit:$/;"	l
hacc_deinit	masp/mt6795/mach/arm64/hacc_sk.S	/^hacc_deinit:$/;"	l
hacc_do_aes	masp/mt6795/mach/arm/hacc_sk.S	/^hacc_do_aes:$/;"	l
hacc_do_aes	masp/mt6795/mach/arm64/hacc_sk.S	/^hacc_do_aes:$/;"	l
hacc_init	masp/mt6795/mach/arm/hacc_sk.S	/^hacc_init:$/;"	l
hacc_init	masp/mt6795/mach/arm64/hacc_sk.S	/^hacc_init:$/;"	l
hacc_secure_request	masp/mt6795/mach/hacc_tee.c	/^static char* hacc_secure_request(HACC_USER user, unsigned char *buf, unsigned int buf_size, $/;"	f	file:
hacc_set_key	masp/mt6795/mach/arm/hacc_sk.S	/^hacc_set_key:$/;"	l
hacc_set_key	masp/mt6795/mach/arm64/hacc_sk.S	/^hacc_set_key:$/;"	l
hacc_user	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^    uint32_t    hacc_user;$/;"	m	struct:__anon237
handle_init01_isr	mach/mt6795/mt_ptp.c	/^static inline void handle_init01_isr(struct ptp_det *det)$/;"	f	file:
handle_init01_isr	mach/mt6795/mt_ptp_64.c	/^static inline void handle_init01_isr(struct ptp_det *det)$/;"	f	file:
handle_init02_isr	mach/mt6795/mt_ptp.c	/^static inline void handle_init02_isr(struct ptp_det *det)$/;"	f	file:
handle_init02_isr	mach/mt6795/mt_ptp_64.c	/^static inline void handle_init02_isr(struct ptp_det *det)$/;"	f	file:
handle_init_err_isr	mach/mt6795/mt_ptp.c	/^static inline void handle_init_err_isr(struct ptp_det *det)$/;"	f	file:
handle_init_err_isr	mach/mt6795/mt_ptp_64.c	/^static inline void handle_init_err_isr(struct ptp_det *det)$/;"	f	file:
handle_mon_err_isr	mach/mt6795/mt_ptp.c	/^static inline void handle_mon_err_isr(struct ptp_det *det)$/;"	f	file:
handle_mon_err_isr	mach/mt6795/mt_ptp_64.c	/^static inline void handle_mon_err_isr(struct ptp_det *det)$/;"	f	file:
handle_mon_mode_isr	mach/mt6795/mt_ptp.c	/^static inline void handle_mon_mode_isr(struct ptp_det *det)$/;"	f	file:
handle_mon_mode_isr	mach/mt6795/mt_ptp_64.c	/^static inline void handle_mon_mode_isr(struct ptp_det *det)$/;"	f	file:
handler	mach/mt6795/include/mach/hw_watchpoint.h	/^    wp_handler handler;$/;"	m	struct:wp_event
handler	mach/mt6795/include/mach/md32_ipi.h	/^    ipi_handler_t handler;$/;"	m	struct:ipi_desc
handler_fault	aee/aed/aed-debug.c	/^static int handler_fault(struct kprobe *p, struct pt_regs *regs, int trapnr)$/;"	f	file:
handler_post	aee/aed/aed-debug.c	/^void handler_post(struct kprobe *p, struct pt_regs *regs, unsigned long flags)$/;"	f
handler_pre	aee/aed/aed-debug.c	/^static int handler_pre(struct kprobe *p, struct pt_regs *regs)$/;"	f	file:
handlers	mach/mt6795/mt_gpt.c	/^static void (*handlers[]) (unsigned long) = {$/;"	v	file:
handlers	mach/mt6795/mt_gpt_ca53.c	/^static void(*handlers[])(unsigned long) = {$/;"	v	file:
hang_detect_counter	aee/aed/monitor_hang.c	/^static int hang_detect_counter = 0x7fffffff;$/;"	v	file:
hang_detect_init	aee/aed/monitor_hang.c	/^int hang_detect_init(void)$/;"	f
hang_detect_thread	aee/aed/monitor_hang.c	/^static int hang_detect_thread(void *arg)$/;"	f	file:
has_pending_read	dual_ccci/ccci_tty.c	/^    int                        has_pending_read;$/;"	m	struct:__anon356	file:
has_read	aee/ipanic/ipanic.h	/^    size_t has_read;$/;"	m	struct:ipanic_atf_log_rec
hash	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       hash[32];   \/* it can be extended to SHA256 *\/$/;"	m	struct:__anon487
hash_data	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned char hash_data[];$/;"	m	struct:_SEC_EXTENSTION_HASH_ONLY
hash_data	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned char hash_data[];$/;"	m	struct:_SEC_EXTENSTION_HASH_ONLY_64
hash_finish	masp/asf/core/alg_sha1.c	/^void hash_finish( sha1_ctx *ctx, uchar output[20] )$/;"	f
hash_len	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        hash_len;    $/;"	m	struct:__anon488
hash_len	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int hash_len;$/;"	m	struct:_SEC_EXTENSTION_HASH_ONLY
hash_len_64	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned long long hash_len_64;$/;"	m	struct:_SEC_EXTENSTION_HASH_ONLY_64
hash_length	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        hash_length;  $/;"	m	struct:__anon481
hash_off	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        hash_off;$/;"	m	struct:__anon488
hash_offset	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        hash_offset;$/;"	m	struct:__anon481
hash_offset	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int hash_offset;$/;"	m	struct:_SEC_EXTENSTION_HASH_ONLY
hash_offset_64	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned long long hash_offset_64;$/;"	m	struct:_SEC_EXTENSTION_HASH_ONLY_64
hash_only	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_EXTENSTION_HASH_ONLY **hash_only;$/;"	m	struct:_SEC_IMG_EXTENSTION_SET
hash_only_64	masp/asf/asf_inc/sec_sign_extension.h	/^    SEC_EXTENSTION_HASH_ONLY_64 **hash_only_64;$/;"	m	struct:_SEC_IMG_EXTENSTION_SET
hash_process	masp/asf/core/alg_sha1.c	/^static void hash_process( sha1_ctx *ctx, const uchar data[64] )$/;"	f	file:
hash_starts	masp/asf/core/alg_sha1.c	/^void hash_starts( sha1_ctx *ctx )$/;"	f
hash_type	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned char hash_type;$/;"	m	struct:_SEC_EXTENSTION_CRYPTO
hash_type	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int hash_type; \/* hash type *\/$/;"	m	struct:_SEC_EXTENSTION_HASH_SIG
hash_update	masp/asf/core/alg_sha1.c	/^void hash_update( sha1_ctx *ctx, const uchar *input, int ilen )$/;"	f
hash_v5a	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                           hash_v5a[32];   \/* 32B, it can be extended to SHA256 *\/   $/;"	m	struct:__anon491
hd_detect_enabled	aee/aed/monitor_hang.c	/^static int hd_detect_enabled;$/;"	v	file:
hd_test	aee/aed/monitor_hang.c	/^void hd_test(void)$/;"	f
hd_timeout	aee/aed/monitor_hang.c	/^static int hd_timeout = 0x7fffffff;$/;"	v	file:
hdr	mach/mt6795/mt_devs.c	/^	struct tag_header hdr;$/;"	m	struct:dummy_dfo	typeref:struct:dummy_dfo::tag_header	file:
head	mach/mt6795/mt_clkmgr.c	/^    struct list_head head;$/;"	m	struct:cg_clk	typeref:struct:cg_clk::list_head	file:
head	mach/mt6795/mt_clkmgr.c	/^    struct list_head head;$/;"	m	struct:clkmux	typeref:struct:clkmux::list_head	file:
head	mach/mt6795/mt_clkmgr.c	/^    struct list_head head;$/;"	m	struct:pll	typeref:struct:pll::list_head	file:
head	mach/mt6795/mt_clkmgr.c	/^    struct list_head head;$/;"	m	struct:subsys	typeref:struct:subsys::list_head	file:
head	mach/mt6795/mt_clkmgr_64.c	/^    struct list_head head;$/;"	m	struct:cg_clk	typeref:struct:cg_clk::list_head	file:
head	mach/mt6795/mt_clkmgr_64.c	/^    struct list_head head;$/;"	m	struct:clkmux	typeref:struct:clkmux::list_head	file:
head	mach/mt6795/mt_clkmgr_64.c	/^    struct list_head head;$/;"	m	struct:pll	typeref:struct:pll::list_head	file:
head	mach/mt6795/mt_clkmgr_64.c	/^    struct list_head head;$/;"	m	struct:subsys	typeref:struct:subsys::list_head	file:
header	dual_ccci/include/ccci_md.h	/^    EX_HEADER_T    header;$/;"	m	struct:_ex_exception_log_t
header	eccci/ccci_core.h	/^	EX_HEADER_T	header;$/;"	m	struct:_ex_exception_log_t
header	eccci/port_kernel.h	/^	struct ccci_header header;$/;"	m	struct:rpc_buffer	typeref:struct:rpc_buffer::ccci_header
header	eemcs/eemcs_expt.h	/^	EX_HEADER_T	header;$/;"	m	struct:_ex_exception_log_t
header	mach/mt6795/include/mach/irqs.h	/^	unsigned int header;	\/* for error checking *\/$/;"	m	struct:mtk_irq_mask
header	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^    tciCommandHeader_t  header;     \/**< Command header *\/$/;"	m	struct:__anon235
header	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^    tciResponseHeader_t header;     \/**< Response header *\/$/;"	m	struct:__anon236
header	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^    tciCommandHeader_t  header;     \/**< Command header *\/$/;"	m	struct:__anon256
header	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^    tciResponseHeader_t header;     \/**< Response header *\/$/;"	m	struct:__anon257
header	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^    tciCommandHeader_t  header;     \/**< Command header *\/$/;"	m	struct:__anon239
header	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^    tciResponseHeader_t header;     \/**< Response header *\/$/;"	m	struct:__anon240
header	masp/asf/asf_inc/sec_cfg_v1.h	/^    SEC_IMG_HEADER_U            header;$/;"	m	struct:__anon520
header	masp/asf/asf_inc/sec_cfg_v3.h	/^    SEC_IMG_HEADER_U            header;       \/* image sign header *\/$/;"	m	struct:__anon516
header_verno	eemcs/eemcs_boot.h	/^	KAL_UINT32 header_verno;	        \/* header structure version number *\/$/;"	m	struct:__anon335
headset_key_custom	mach/mt6795/hiau_ml/accdet/accdet_custom.h	/^struct headset_key_custom{$/;"	s
headset_key_custom	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom.h	/^struct headset_key_custom{$/;"	s
headset_key_custom_setting	mach/mt6795/hiau_ml/accdet/accdet_custom.c	/^struct headset_key_custom headset_key_custom_setting = {$/;"	v	typeref:struct:headset_key_custom
headset_key_custom_setting	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom.c	/^struct headset_key_custom headset_key_custom_setting = {$/;"	v	typeref:struct:headset_key_custom
headset_long_press_time	mach/mt6795/hiau_ml/accdet/accdet_custom.h	/^	int headset_long_press_time;$/;"	m	struct:headset_key_custom
headset_long_press_time	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom.h	/^	int headset_long_press_time;$/;"	m	struct:headset_key_custom
headset_mode_settings	mach/mt6795/hiau_ml/accdet/accdet_custom.h	/^struct headset_mode_settings{$/;"	s
headset_mode_settings	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom.h	/^struct headset_mode_settings{$/;"	s
hevc_blk	masp/asf/core/sec_mod_core.c	/^HEVC_BLK hevc_blk;$/;"	v
hib_core_context	mach/mt6795/hibernate64.c	/^} hib_core_context;$/;"	t	typeref:struct:ns_hib_core_context	file:
hif_clean_tq_cnt	eemcs/eemcs_ccci.h	459;"	d
hif_clean_tq_cnt	eemcs/eemcs_ccci.h	480;"	d
hif_dl_pkt_handle_complete	eemcs/eemcs_ccci.h	454;"	d
hif_dl_pkt_handle_complete	eemcs/eemcs_ccci.h	475;"	d
hif_dl_pkt_handle_complete	eemcs/eemcs_expt_ut_api.h	32;"	d
hif_dl_pkt_in_swq	eemcs/eemcs_expt_ut_api.h	30;"	d
hif_dl_read_swq	eemcs/eemcs_ccci.h	453;"	d
hif_dl_read_swq	eemcs/eemcs_ccci.h	474;"	d
hif_dl_read_swq	eemcs/eemcs_expt_ut_api.h	31;"	d
hif_except_init	eemcs/eemcs_ccci.h	460;"	d
hif_except_init	eemcs/eemcs_ccci.h	481;"	d
hif_except_init	eemcs/eemcs_expt_ut_api.h	28;"	d
hif_expt_dl_pkt_handle_complete	eemcs/eemcs_expt.h	259;"	d
hif_expt_dl_pkt_in_swq	eemcs/eemcs_expt.h	257;"	d
hif_expt_dl_read_swq	eemcs/eemcs_expt.h	258;"	d
hif_expt_ul_pkt_in_swq	eemcs/eemcs_expt.h	260;"	d
hif_irq_data	eemcs/lte_hif_sdio.c	/^int hif_irq_data = 0;$/;"	v
hif_reg_WDT_cb	eemcs/eemcs_ccci.h	451;"	d
hif_reg_WDT_cb	eemcs/eemcs_ccci.h	472;"	d
hif_reg_expt_cb	eemcs/eemcs_ccci.h	461;"	d
hif_reg_expt_cb	eemcs/eemcs_ccci.h	482;"	d
hif_reg_expt_cb	eemcs/eemcs_expt_ut_api.h	29;"	d
hif_reg_rx_cb	eemcs/eemcs_ccci.h	455;"	d
hif_reg_rx_cb	eemcs/eemcs_ccci.h	476;"	d
hif_reg_rx_cb	eemcs/eemcs_expt_ut_api.h	35;"	d
hif_reg_swint_cb	eemcs/eemcs_ccci.h	449;"	d
hif_reg_swint_cb	eemcs/eemcs_ccci.h	470;"	d
hif_reg_swint_cb	eemcs/eemcs_expt_ut_api.h	26;"	d
hif_reg_tx_cb	eemcs/eemcs_ccci.h	457;"	d
hif_reg_tx_cb	eemcs/eemcs_ccci.h	478;"	d
hif_sdio_handle	eemcs/lte_hif_sdio.h	/^} hif_sdio_handle;$/;"	t	typeref:struct:HIF_SDIO_HANDLE
hif_sdio_handler	eemcs/lte_hif_sdio.c	/^static hif_sdio_handle hif_sdio_handler ;$/;"	v	file:
hif_turn_off_dl_q	eemcs/eemcs_ccci.h	462;"	d
hif_turn_off_dl_q	eemcs/eemcs_ccci.h	483;"	d
hif_turn_on_dl_q	eemcs/eemcs_ccci.h	463;"	d
hif_turn_on_dl_q	eemcs/eemcs_ccci.h	484;"	d
hif_type	eemcs/eemcs_ccci.h	/^    KAL_UINT32  hif_type;$/;"	m	struct:__anon287
hif_type	eemcs/eemcs_expt.h	/^    KAL_UINT32  hif_type;$/;"	m	struct:__anon351
hif_ul_pkt_in_swq	eemcs/eemcs_expt_ut_api.h	33;"	d
hif_ul_read_swq	eemcs/eemcs_expt_ut_api.h	34;"	d
hif_ul_swq_space	eemcs/eemcs_ccci.h	448;"	d
hif_ul_swq_space	eemcs/eemcs_ccci.h	469;"	d
hif_ul_swq_space	eemcs/eemcs_expt_ut_api.h	25;"	d
hif_ul_write_swq	eemcs/eemcs_ccci.h	447;"	d
hif_ul_write_swq	eemcs/eemcs_ccci.h	468;"	d
hif_ul_write_swq	eemcs/eemcs_expt_ut_api.h	24;"	d
hif_unreg_WDT_cb	eemcs/eemcs_ccci.h	452;"	d
hif_unreg_WDT_cb	eemcs/eemcs_ccci.h	473;"	d
hif_unreg_rx_cb	eemcs/eemcs_ccci.h	456;"	d
hif_unreg_rx_cb	eemcs/eemcs_ccci.h	477;"	d
hif_unreg_rx_cb	eemcs/eemcs_expt_ut_api.h	36;"	d
hif_unreg_swint_cb	eemcs/eemcs_ccci.h	450;"	d
hif_unreg_swint_cb	eemcs/eemcs_ccci.h	471;"	d
hif_unreg_swint_cb	eemcs/eemcs_expt_ut_api.h	27;"	d
hif_unreg_tx_cb	eemcs/eemcs_ccci.h	458;"	d
hif_unreg_tx_cb	eemcs/eemcs_ccci.h	479;"	d
hifsdio_isr_en_mask_t	eemcs/lte_dev_test_at.h	/^} hifsdio_isr_en_mask_t;$/;"	t	typeref:struct:_hifsdio_isr_en_mask
hifsdio_isr_mask_e	eemcs/lte_dev_test_at.h	/^}hifsdio_isr_mask_e;$/;"	t	typeref:enum:_hifsdio_isr_mask_code
hifsdio_isr_status_t	eemcs/lte_dev_test_at.h	/^} hifsdio_isr_status_t;$/;"	t	typeref:struct:_hifsdio_isr_status
high_freq_cha_setting_addr	mach/mt6795/include/mach/mt_dramc.h	/^    unsigned long high_freq_cha_setting_addr;$/;"	m	struct:__anon91
high_freq_chb_setting_addr	mach/mt6795/include/mach/mt_dramc.h	/^    unsigned long high_freq_chb_setting_addr;$/;"	m	struct:__anon91
high_freq_pll_setting_addr	mach/mt6795/include/mach/mt_dramc.h	/^    unsigned long high_freq_pll_setting_addr;$/;"	m	struct:__anon91
high_priority_queue_mask	eccci/modem_cldma.c	/^static const unsigned char high_priority_queue_mask =  0x00;$/;"	v	file:
highest_pending	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned const int highest_pending;        \/* 0x18 *\/$/;"	m	struct:__anon264	file:
highest_pending	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned const int highest_pending;        \/* 0x18 *\/$/;"	m	struct:__anon9	file:
highest_pending	mach/mt6795/mt_dormant.c	/^    volatile unsigned const int highest_pending;        \/* 0x18 *\/$/;"	m	struct:__anon280	file:
history_ctlb	dual_ccci/ccci_statistics.c	/^static ch_history_t        *history_ctlb[MAX_MD_NUM];$/;"	v	file:
hold_count	mach/mt6795/isp.c	/^static u32 hold_count;$/;"	v	file:
hold_reg	mach/mt6795/isp.c	/^static atomic_t hold_reg;$/;"	v	file:
host_function	mach/mt6795/include/mach/board.h	/^    unsigned long  host_function;          $/;"	m	struct:msdc_hw
hotplug_cpu_count	mach/mt6795/hotplug.c	/^atomic_t hotplug_cpu_count = ATOMIC_INIT(1);$/;"	v
hotplug_mechanism_pdev	mach/mt6795/mt_devs.c	/^struct platform_device hotplug_mechanism_pdev = {$/;"	v	typeref:struct:platform_device
hotplug_strategy_pdev	mach/mt6795/mt_hotplug_strategy_main.c	/^struct platform_device hotplug_strategy_pdev = {$/;"	v	typeref:struct:platform_device
hp_disable	mach/mt6795/mt_clkmgr.c	/^    int (*hp_disable)(struct pll *pll);$/;"	m	struct:pll_ops	file:
hp_disable	mach/mt6795/mt_clkmgr_64.c	/^    int (*hp_disable)(struct pll *pll);$/;"	m	struct:pll_ops	file:
hp_enable	mach/mt6795/mt_clkmgr.c	/^    int (*hp_enable)(struct pll *pll);$/;"	m	struct:pll_ops	file:
hp_enable	mach/mt6795/mt_clkmgr_64.c	/^    int (*hp_enable)(struct pll *pll);$/;"	m	struct:pll_ops	file:
hp_id	mach/mt6795/mt_clkmgr.c	/^    unsigned int hp_id;$/;"	m	struct:pll	file:
hp_id	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int hp_id;$/;"	m	struct:pll	file:
hp_switch	mach/mt6795/mt_clkmgr.c	/^    int hp_switch;$/;"	m	struct:pll	file:
hp_switch	mach/mt6795/mt_clkmgr_64.c	/^    int hp_switch;$/;"	m	struct:pll	file:
hps_alert	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	51;"	d
hps_algo_hmp	mach/mt6795/mt_hotplug_strategy_algo.c	/^void hps_algo_hmp(void)$/;"	f
hps_algo_smp	mach/mt6795/mt_hotplug_strategy_algo.c	/^void hps_algo_smp(void)$/;"	f
hps_base_type_e	mach/mt6795/include/mach/mt_hotplug_strategy.h	/^} hps_base_type_e;$/;"	t	typeref:enum:__anon132
hps_core_deinit	mach/mt6795/mt_hotplug_strategy_core.c	/^int hps_core_deinit(void)$/;"	f
hps_core_init	mach/mt6795/mt_hotplug_strategy_core.c	/^int hps_core_init(void)$/;"	f
hps_cpu_ctxt_struct	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^typedef struct hps_cpu_ctxt_struct {$/;"	s
hps_cpu_ctxt_t	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^} hps_cpu_ctxt_t;$/;"	t	typeref:struct:hps_cpu_ctxt_struct
hps_cpu_deinit	mach/mt6795/mt_hotplug_strategy_cpu.c	/^int hps_cpu_deinit(void)$/;"	f
hps_cpu_get_big_little_cpumasks	mach/mt6795/mt_hotplug_strategy_cpu.c	/^void hps_cpu_get_big_little_cpumasks(struct cpumask *big, struct cpumask *little)$/;"	f
hps_cpu_get_nr_heavy_task	mach/mt6795/mt_hotplug_strategy_cpu.c	/^unsigned int hps_cpu_get_nr_heavy_task()$/;"	f
hps_cpu_get_percpu_load	mach/mt6795/mt_hotplug_strategy_cpu.c	/^unsigned int hps_cpu_get_percpu_load(int cpu)$/;"	f
hps_cpu_get_tlp	mach/mt6795/mt_hotplug_strategy_cpu.c	/^void hps_cpu_get_tlp(unsigned int *avg, unsigned int *iowait_avg)$/;"	f
hps_cpu_init	mach/mt6795/mt_hotplug_strategy_cpu.c	/^int hps_cpu_init(void)$/;"	f
hps_cpu_is_cpu_big	mach/mt6795/mt_hotplug_strategy_cpu.c	/^int hps_cpu_is_cpu_big(int cpu)$/;"	f
hps_cpu_is_cpu_little	mach/mt6795/mt_hotplug_strategy_cpu.c	/^int hps_cpu_is_cpu_little(int cpu)$/;"	f
hps_crit	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	52;"	d
hps_ctxt	mach/mt6795/mt_hotplug_strategy_main.c	/^hps_ctxt_t hps_ctxt = {$/;"	v
hps_ctxt_action_e	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^} hps_ctxt_action_e;$/;"	t	typeref:enum:__anon172
hps_ctxt_print_algo_bound	mach/mt6795/mt_hotplug_strategy_main.c	/^void hps_ctxt_print_algo_bound(int toUart)$/;"	f
hps_ctxt_print_algo_config	mach/mt6795/mt_hotplug_strategy_main.c	/^void hps_ctxt_print_algo_config(int toUart)$/;"	f
hps_ctxt_print_algo_stats_cur	mach/mt6795/mt_hotplug_strategy_main.c	/^void hps_ctxt_print_algo_stats_cur(int toUart)$/;"	f
hps_ctxt_print_algo_stats_down	mach/mt6795/mt_hotplug_strategy_main.c	/^void hps_ctxt_print_algo_stats_down(int toUart)$/;"	f
hps_ctxt_print_algo_stats_tlp	mach/mt6795/mt_hotplug_strategy_main.c	/^void hps_ctxt_print_algo_stats_tlp(int toUart)$/;"	f
hps_ctxt_print_algo_stats_up	mach/mt6795/mt_hotplug_strategy_main.c	/^void hps_ctxt_print_algo_stats_up(int toUart)$/;"	f
hps_ctxt_print_basic	mach/mt6795/mt_hotplug_strategy_main.c	/^void hps_ctxt_print_basic(int toUart)$/;"	f
hps_ctxt_reset_stas	mach/mt6795/mt_hotplug_strategy_main.c	/^void hps_ctxt_reset_stas(void)$/;"	f
hps_ctxt_reset_stas_nolock	mach/mt6795/mt_hotplug_strategy_main.c	/^void hps_ctxt_reset_stas_nolock(void)$/;"	f
hps_ctxt_state_e	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^} hps_ctxt_state_e;$/;"	t	typeref:enum:__anon171
hps_ctxt_struct	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^typedef struct hps_ctxt_struct {$/;"	s
hps_ctxt_t	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^} hps_ctxt_t;$/;"	t	typeref:struct:hps_ctxt_struct
hps_debug	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	57;"	d
hps_dev_pm_ops	mach/mt6795/mt_hotplug_strategy_main.c	/^static struct dev_pm_ops hps_dev_pm_ops = {$/;"	v	typeref:struct:dev_pm_ops	file:
hps_early_suspend	mach/mt6795/mt_hotplug_strategy_main.c	/^static void hps_early_suspend(struct early_suspend *h)$/;"	f	file:
hps_emerg	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	50;"	d
hps_error	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	53;"	d
hps_exit	mach/mt6795/mt_hotplug_strategy_main.c	/^module_exit(hps_exit);$/;"	v
hps_exit	mach/mt6795/mt_hotplug_strategy_main.c	/^static void __exit hps_exit(void)$/;"	f	file:
hps_freeze	mach/mt6795/mt_hotplug_strategy_main.c	/^static int hps_freeze(struct device *dev)$/;"	f	file:
hps_get_cpu_num_base	mach/mt6795/mt_hotplug_strategy_api.c	/^int hps_get_cpu_num_base(hps_base_type_e type, unsigned int * little_cpu_ptr, unsigned int * big_cpu_ptr)$/;"	f
hps_get_cpu_num_limit	mach/mt6795/mt_hotplug_strategy_api.c	/^int hps_get_cpu_num_limit(hps_limit_type_e type, unsigned int * little_cpu_ptr, unsigned int * big_cpu_ptr)$/;"	f
hps_get_enabled	mach/mt6795/mt_hotplug_strategy_api.c	/^int hps_get_enabled(unsigned int * enabled_ptr)$/;"	f
hps_get_num_online_cpus	mach/mt6795/mt_hotplug_strategy_api.c	/^int hps_get_num_online_cpus(unsigned int * little_cpu_ptr, unsigned int * big_cpu_ptr)$/;"	f
hps_get_num_possible_cpus	mach/mt6795/mt_hotplug_strategy_api.c	/^int hps_get_num_possible_cpus(unsigned int * little_cpu_ptr, unsigned int * big_cpu_ptr)$/;"	f
hps_get_tlp	mach/mt6795/mt_hotplug_strategy_api.c	/^int hps_get_tlp(unsigned int * tlp_ptr)$/;"	f
hps_info	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	56;"	d
hps_init	mach/mt6795/mt_hotplug_strategy_main.c	/^module_init(hps_init);$/;"	v
hps_init	mach/mt6795/mt_hotplug_strategy_main.c	/^static int __init hps_init(void)$/;"	f	file:
hps_init_state_e	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^} hps_init_state_e;$/;"	t	typeref:enum:__anon170
hps_isr_info	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	60;"	d
hps_isr_info	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	62;"	d
hps_late_resume	mach/mt6795/mt_hotplug_strategy_main.c	/^static void hps_late_resume(struct early_suspend *h)$/;"	f	file:
hps_limit_type_e	mach/mt6795/include/mach/mt_hotplug_strategy.h	/^} hps_limit_type_e;$/;"	t	typeref:enum:__anon133
hps_memory_debug_proc_show	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_memory_debug_proc_show(struct seq_file *m, void *v)$/;"	f	file:
hps_memory_debug_proc_write	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_memory_debug_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
hps_notice	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	55;"	d
hps_num_base_perf_serv_proc_show	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_num_base_perf_serv_proc_show(struct seq_file *m, void *v)$/;"	f	file:
hps_num_base_perf_serv_proc_write	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_num_base_perf_serv_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
hps_num_base_pnpmgr_proc_show	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_num_base_pnpmgr_proc_show(struct seq_file *m, void *v)$/;"	f	file:
hps_num_base_pnpmgr_proc_write	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_num_base_pnpmgr_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
hps_num_limit_low_battery_proc_show	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_num_limit_low_battery_proc_show(struct seq_file *m, void *v)$/;"	f	file:
hps_num_limit_low_battery_proc_write	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_num_limit_low_battery_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
hps_num_limit_pnpmgr_proc_show	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_num_limit_pnpmgr_proc_show(struct seq_file *m, void *v)$/;"	f	file:
hps_num_limit_pnpmgr_proc_write	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_num_limit_pnpmgr_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
hps_num_limit_power_serv_proc_show	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_num_limit_power_serv_proc_show(struct seq_file *m, void *v)$/;"	f	file:
hps_num_limit_power_serv_proc_write	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_num_limit_power_serv_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
hps_num_limit_thermal_proc_show	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_num_limit_thermal_proc_show(struct seq_file *m, void *v)$/;"	f	file:
hps_num_limit_thermal_proc_write	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_num_limit_thermal_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
hps_num_limit_ultra_power_saving_proc_show	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_num_limit_ultra_power_saving_proc_show(struct seq_file *m, void *v)$/;"	f	file:
hps_num_limit_ultra_power_saving_proc_write	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_num_limit_ultra_power_saving_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
hps_probe	mach/mt6795/mt_hotplug_strategy_main.c	/^static int hps_probe(struct platform_device *pdev)$/;"	f	file:
hps_procfs_init	mach/mt6795/mt_hotplug_strategy_procfs.c	/^int hps_procfs_init()$/;"	f
hps_read	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	65;"	d
hps_restore	mach/mt6795/mt_hotplug_strategy_main.c	/^static int hps_restore(struct device *dev)$/;"	f	file:
hps_resume	mach/mt6795/mt_hotplug_strategy_main.c	/^static int hps_resume(struct device *dev)$/;"	f	file:
hps_set_cpu_num_base	mach/mt6795/mt_hotplug_strategy_api.c	/^int hps_set_cpu_num_base(hps_base_type_e type, unsigned int little_cpu, unsigned int big_cpu)$/;"	f
hps_set_cpu_num_limit	mach/mt6795/mt_hotplug_strategy_api.c	/^int hps_set_cpu_num_limit(hps_limit_type_e type, unsigned int little_cpu, unsigned int big_cpu)$/;"	f
hps_set_enabled	mach/mt6795/mt_hotplug_strategy_api.c	/^int hps_set_enabled(unsigned int enabled)$/;"	f
hps_suspend	mach/mt6795/mt_hotplug_strategy_main.c	/^static int hps_suspend(struct device *dev)$/;"	f	file:
hps_task_start	mach/mt6795/mt_hotplug_strategy_core.c	/^int hps_task_start(void)$/;"	f
hps_task_stop	mach/mt6795/mt_hotplug_strategy_core.c	/^void hps_task_stop(void)$/;"	f
hps_task_wakeup	mach/mt6795/mt_hotplug_strategy_core.c	/^void hps_task_wakeup(void)$/;"	f
hps_task_wakeup_nolock	mach/mt6795/mt_hotplug_strategy_core.c	/^void hps_task_wakeup_nolock(void)$/;"	f
hps_test0_proc_show	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_test0_proc_show(struct seq_file *m, void *v)$/;"	f	file:
hps_test0_proc_write	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_test0_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
hps_test1_proc_show	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_test1_proc_show(struct seq_file *m, void *v)$/;"	f	file:
hps_test1_proc_write	mach/mt6795/mt_hotplug_strategy_procfs.c	/^static int hps_test1_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
hps_warn	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	54;"	d
hps_write	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	66;"	d
hs_video	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 hs_video(MSDK_SENSOR_EXPOSURE_WINDOW_STRUCT *image_window,$/;"	f	file:
hs_video	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    imgsensor_mode_struct hs_video;    \/\/high speed video scenario relative information$/;"	m	struct:imgsensor_info_struct
hs_video_delay_frame	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  hs_video_delay_frame;    \/\/enter high speed video  delay frame num$/;"	m	struct:imgsensor_info_struct
hs_video_setting	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static void hs_video_setting()$/;"	f	file:
htc_cir_port	uart/uart_cir_pin.c	/^static struct mtk_uart_port *htc_cir_port;$/;"	v	typeref:struct:mtk_uart_port	file:
htc_console_enable	uart/uart.c	/^static int htc_console_enable =0;$/;"	v	file:
htc_gf_port_list	eccci/port_ipc.c	/^static uint16_t htc_gf_port_list[GF_PORT_LIST_MAX];$/;"	v	file:
htc_uart_cir_dev_pm_ops	uart/uart_cir_pin.c	/^static struct dev_pm_ops htc_uart_cir_dev_pm_ops = {$/;"	v	typeref:struct:dev_pm_ops	file:
htc_uart_cir_device	uart/uart_cir_pin.c	/^struct platform_device htc_uart_cir_device = {$/;"	v	typeref:struct:platform_device
htc_uart_cir_exit	uart/uart_cir_pin.c	/^module_exit(htc_uart_cir_exit);$/;"	v
htc_uart_cir_exit	uart/uart_cir_pin.c	/^static void __exit htc_uart_cir_exit(void)$/;"	f	file:
htc_uart_cir_init	uart/uart_cir_pin.c	/^late_initcall(htc_uart_cir_init);$/;"	v
htc_uart_cir_init	uart/uart_cir_pin.c	/^static int __init htc_uart_cir_init(void)$/;"	f	file:
htc_uart_cir_init_async	uart/uart_cir_pin.c	/^static void __init htc_uart_cir_init_async(void *unused, async_cookie_t cookie)$/;"	f	file:
htc_uart_cir_of_ids	uart/uart_cir_pin.c	/^static const struct of_device_id htc_uart_cir_of_ids[] = {$/;"	v	typeref:struct:of_device_id	file:
htc_uart_cir_probe	uart/uart_cir_pin.c	/^static int htc_uart_cir_probe(struct platform_device *pdev)$/;"	f	file:
htc_uart_cir_remove	uart/uart_cir_pin.c	/^static int htc_uart_cir_remove(struct platform_device *pdev)$/;"	f	file:
htc_uart_cir_resume	uart/uart_cir_pin.c	/^static int htc_uart_cir_resume(struct device *dev)$/;"	f	file:
htc_uart_cir_suspend	uart/uart_cir_pin.c	/^static int htc_uart_cir_suspend(struct device *dev)$/;"	f	file:
htc_vgpu_vol_get	mach/mt6795/mt_gpufreq.c	/^unsigned long htc_vgpu_vol_get(void)$/;"	f
htc_vgpu_vol_set	mach/mt6795/mt_gpufreq.c	/^int htc_vgpu_vol_set(int vgpu_uv)$/;"	f
hw	mach/mt6795/include/mach/mtk_nand.h	/^	struct mtk_nand_host_hw	*hw;$/;"	m	struct:mtk_nand_host	typeref:struct:mtk_nand_host::mtk_nand_host_hw
hwPowerDown	mach/mt6795/mt_pm_ldo.c	/^EXPORT_SYMBOL(hwPowerDown);$/;"	v
hwPowerDown	mach/mt6795/mt_pm_ldo.c	/^bool hwPowerDown(MT65XX_POWER powerId, char *mode_name)$/;"	f
hwPowerOn	mach/mt6795/mt_pm_ldo.c	/^EXPORT_SYMBOL(hwPowerOn);$/;"	v
hwPowerOn	mach/mt6795/mt_pm_ldo.c	/^bool hwPowerOn(MT65XX_POWER powerId, MT65XX_POWER_VOLTAGE powerVolt, char *mode_name)$/;"	f
hw_debounce_end	mach/mt6795/eint.c	/^unsigned long long hw_debounce_end;$/;"	v
hw_debounce_start	mach/mt6795/eint.c	/^unsigned long long hw_debounce_start;$/;"	v
hw_info	eccci/modem_ccif.h	/^    struct md_hw_info * hw_info;$/;"	m	struct:md_ccif_ctrl	typeref:struct:md_ccif_ctrl::md_hw_info
hw_info	eccci/modem_cldma.h	/^	struct md_hw_info *hw_info;$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::md_hw_info
hw_key	masp/mt6795/mach/hacc_mach.h	/^    U8     hw_key[HACC_AES_MAX_KEY_SZ];$/;"	m	struct:hacc_context
hw_ovl_limit	mach/mt6795/include/mach/mt_smi.h	/^    int hw_ovl_limit;$/;"	m	struct:__anon169
hw_watchpoint_init	mach/mt6795/hw_watchpoint.c	/^arch_initcall(hw_watchpoint_init);$/;"	v
hw_watchpoint_init	mach/mt6795/hw_watchpoint.c	/^static int __init hw_watchpoint_init(void)$/;"	f	file:
hwmon_sensor	mach/mt6795/mt_devs.c	/^struct platform_device hwmon_sensor = {$/;"	v	typeref:struct:platform_device
hwt_kick_times	aee/aed/monitor_hang.c	/^static int hwt_kick_times;$/;"	v	file:
i2c_addr_table	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  i2c_addr_table[5];    \/\/record sensor support all write id addr, only supprt 4must end with 0xff$/;"	m	struct:imgsensor_info_struct
i2c_write_id	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8 i2c_write_id;            \/\/record current sensor's i2c write id$/;"	m	struct:imgsensor_struct
iReadCAM_CAL	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^int iReadCAM_CAL(u16 a_u2Addr, u32 ui4_length, u8 * a_puBuff)$/;"	f
iReadData	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static int iReadData(unsigned int  ui4_offset, unsigned int  ui4_length, unsigned char * pinputdata)$/;"	f	file:
iWriteCAM_CAL	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^int iWriteCAM_CAL(u16 a_u2Addr  , u32 a_u4Bytes, u8 * puDataInBytes)$/;"	f
iWriteData	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static int iWriteData(unsigned int  ui4_offset, unsigned int  ui4_length, unsigned char * pinputdata)$/;"	f	file:
id	aee/aed/aed.h	/^		int id;		\/* desired id *\/$/;"	m	union:__anon427::__anon430
id	dual_ccci/include/ccci_layer.h	/^        unsigned int id;    \/\/ For mail box message id$/;"	m	union:_ccci_msg::__anon390
id	dual_ccci/include/ccci_layer.h	/^    unsigned int id;$/;"	m	struct:__anon385
id	dual_ccci/include/ccci_layer.h	/^    unsigned int id;$/;"	m	struct:_ccci_mail_box
id	eccci/ccci_core.h	/^		u32 id;	$/;"	m	union:_ccci_msg::__anon436
id	eemcs/eemcs_ccci.h	/^            KAL_UINT32 id;$/;"	m	struct:__anon291::__anon292::__anon294
id	eemcs/eemcs_expt.h	/^    KAL_UINT32          id;         \/\/ qno for Q, port id for port$/;"	m	struct:EEMCS_EXCEPTION_RECORD_st
id	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32 id;                      \/\/ Drvie enumeration defined in EEMCS_FS_TEST_DRV$/;"	m	struct:EEMCS_FS_TEST_DRIVE_st	file:
id	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_ID_ENUM     id;$/;"	m	struct:__anon219
id	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REF_CNT_ID_ENUM     id;$/;"	m	struct:__anon229
id	mach/mt6795/include/mach/md32_ipi.h	/^    enum ipi_id id;$/;"	m	struct:share_obj	typeref:enum:share_obj::ipi_id
id	mach/mt6795/include/mach/pmu_v7.h	/^    enum mtk_arm_perf_pmu_ids id;$/;"	m	struct:arm_pmu	typeref:enum:arm_pmu::mtk_arm_perf_pmu_ids
id	mach/mt6795/mt_gpt.c	/^	unsigned int id;$/;"	m	struct:gpt_device	file:
id	mach/mt6795/mt_gpt_ca53.c	/^    unsigned int id; $/;"	m	struct:gpt_device	file:
id	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned char               id[16];   $/;"	m	struct:__anon521
id	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned char               id[16];   $/;"	m	struct:__anon517
id	masp/mt6795/module/sec_mod.h	/^    dev_t                 id;$/;"	m	struct:sec_mod
id_table	boot/mt6795/mt_boot.c	/^    const struct platform_device_id *id_table;$/;"	m	struct:meta_driver	typeref:struct:meta_driver::platform_device_id	file:
id_table	mach/mt6795/mssv.c	/^    const struct platform_device_id *id_table;$/;"	m	struct:mssv_driver	typeref:struct:mssv_driver::platform_device_id	file:
id_table	mach/mt6795/mt_cci400.c	/^        const struct platform_device_id *id_table;$/;"	m	struct:mt_cci400_driver	typeref:struct:mt_cci400_driver::platform_device_id	file:
id_table	mach/mt6795/mt_mcu.c	/^        const struct platform_device_id *id_table;$/;"	m	struct:mt_mcu_driver	typeref:struct:mt_mcu_driver::platform_device_id	file:
id_to_clk	mach/mt6795/mt_clkmgr.c	/^static struct cg_clk *id_to_clk(unsigned int id)$/;"	f	file:
id_to_clk	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_clk *id_to_clk(unsigned int id)$/;"	f	file:
id_to_cpu_dvfs	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_dvfs *id_to_cpu_dvfs(enum mt_cpu_dvfs_id id)$/;"	f	file:
id_to_cpu_dvfs	mach/mt6795/mt_cpufreq_64.c	/^static struct mt_cpu_dvfs *id_to_cpu_dvfs(enum mt_cpu_dvfs_id id)$/;"	f	file:
id_to_dev	mach/mt6795/mt_gpt.c	/^static struct gpt_device *id_to_dev(unsigned int id)$/;"	f	file:
id_to_dev	mach/mt6795/mt_gpt_ca53.c	/^static struct gpt_device *id_to_dev(unsigned int id)$/;"	f	file:
id_to_grp	mach/mt6795/mt_clkmgr.c	/^static struct cg_grp *id_to_grp(unsigned int id)$/;"	f	file:
id_to_grp	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_grp *id_to_grp(unsigned int id)$/;"	f	file:
id_to_mux	mach/mt6795/mt_clkmgr.c	/^static struct clkmux *id_to_mux(unsigned int id)$/;"	f	file:
id_to_mux	mach/mt6795/mt_clkmgr_64.c	/^static struct clkmux *id_to_mux(unsigned int id)$/;"	f	file:
id_to_pll	mach/mt6795/mt_clkmgr.c	/^static struct pll *id_to_pll(unsigned int id)$/;"	f	file:
id_to_pll	mach/mt6795/mt_clkmgr_64.c	/^static struct pll *id_to_pll(unsigned int id)$/;"	f	file:
id_to_ptp_ctrl	mach/mt6795/mt_ptp.c	/^static struct ptp_ctrl *id_to_ptp_ctrl(ptp_ctrl_id id)$/;"	f	file:
id_to_ptp_ctrl	mach/mt6795/mt_ptp_64.c	/^static struct ptp_ctrl *id_to_ptp_ctrl(ptp_ctrl_id id)$/;"	f	file:
id_to_ptp_det	mach/mt6795/mt_ptp.c	/^static struct ptp_det *id_to_ptp_det(ptp_det_id id)$/;"	f	file:
id_to_ptp_det	mach/mt6795/mt_ptp_64.c	/^static struct ptp_det *id_to_ptp_det(ptp_det_id id)$/;"	f	file:
id_to_sys	mach/mt6795/mt_clkmgr.c	/^static struct subsys *id_to_sys(unsigned int id)$/;"	f	file:
id_to_sys	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys *id_to_sys(unsigned int id)$/;"	f	file:
idle_attr	mach/mt6795/mt_idle.c	1051;"	d	file:
idle_attr	mach/mt6795/mt_idle_64.c	1059;"	d	file:
idle_clrl	mach/mt6795/mt_idle.c	87;"	d	file:
idle_clrl	mach/mt6795/mt_idle_64.c	87;"	d	file:
idle_dbg	mach/mt6795/mt_idle.c	49;"	d	file:
idle_dbg	mach/mt6795/mt_idle.c	67;"	d	file:
idle_dbg	mach/mt6795/mt_idle_64.c	49;"	d	file:
idle_dbg	mach/mt6795/mt_idle_64.c	67;"	d	file:
idle_err	mach/mt6795/mt_idle.c	43;"	d	file:
idle_err	mach/mt6795/mt_idle.c	58;"	d	file:
idle_err	mach/mt6795/mt_idle_64.c	43;"	d	file:
idle_err	mach/mt6795/mt_idle_64.c	58;"	d	file:
idle_get_current_time_ms	mach/mt6795/mt_idle.c	/^static long int idle_get_current_time_ms(void)$/;"	f	file:
idle_get_current_time_ms	mach/mt6795/mt_idle_64.c	/^static long int idle_get_current_time_ms(void)$/;"	f	file:
idle_gpt	mach/mt6795/mt_idle.c	76;"	d	file:
idle_gpt	mach/mt6795/mt_idle_64.c	76;"	d	file:
idle_handlers	mach/mt6795/mt_idle.c	/^static int (*idle_handlers[NR_TYPES])(int) = {$/;"	v	file:
idle_handlers	mach/mt6795/mt_idle_64.c	/^static int (*idle_handlers[NR_TYPES])(int) = {$/;"	v	file:
idle_info	mach/mt6795/mt_idle.c	47;"	d	file:
idle_info	mach/mt6795/mt_idle.c	64;"	d	file:
idle_info	mach/mt6795/mt_idle_64.c	47;"	d	file:
idle_info	mach/mt6795/mt_idle_64.c	64;"	d	file:
idle_lock_spm	mach/mt6795/mt_idle.c	/^void idle_lock_spm(enum idle_lock_spm_id id)$/;"	f
idle_lock_spm	mach/mt6795/mt_idle_64.c	/^void idle_lock_spm(enum idle_lock_spm_id id)$/;"	f
idle_lock_spm_id	mach/mt6795/include/mach/mt_idle.h	/^enum idle_lock_spm_id{$/;"	g
idle_name	mach/mt6795/mt_idle.c	/^static const char *idle_name[NR_TYPES] = {$/;"	v	file:
idle_name	mach/mt6795/mt_idle_64.c	/^static const char *idle_name[NR_TYPES] = {$/;"	v	file:
idle_readl	mach/mt6795/mt_idle.c	78;"	d	file:
idle_readl	mach/mt6795/mt_idle_64.c	78;"	d	file:
idle_setl	mach/mt6795/mt_idle.c	84;"	d	file:
idle_setl	mach/mt6795/mt_idle_64.c	84;"	d	file:
idle_spm_lock	mach/mt6795/mt_idle.c	/^static unsigned int 	idle_spm_lock = 0;$/;"	v	file:
idle_spm_lock	mach/mt6795/mt_idle_64.c	/^static unsigned int 	idle_spm_lock = 0;$/;"	v	file:
idle_state	mach/mt6795/mt_idle.c	/^idle_attr(idle_state);$/;"	v
idle_state	mach/mt6795/mt_idle_64.c	/^idle_attr(idle_state);$/;"	v
idle_state_show	mach/mt6795/mt_idle.c	/^static ssize_t idle_state_show(struct kobject *kobj,$/;"	f	file:
idle_state_show	mach/mt6795/mt_idle_64.c	/^static ssize_t idle_state_show(struct kobject *kobj,$/;"	f	file:
idle_state_store	mach/mt6795/mt_idle.c	/^static ssize_t idle_state_store(struct kobject *kobj,$/;"	f	file:
idle_state_store	mach/mt6795/mt_idle_64.c	/^static ssize_t idle_state_store(struct kobject *kobj,$/;"	f	file:
idle_switch	mach/mt6795/mt_idle.c	/^static int idle_switch[NR_TYPES] = {$/;"	v	file:
idle_switch	mach/mt6795/mt_idle_64.c	/^static int idle_switch[NR_TYPES] = {$/;"	v	file:
idle_switch_E2	mach/mt6795/mt_idle.c	/^static int idle_switch_E2[NR_TYPES] = {$/;"	v	file:
idle_unlock_spm	mach/mt6795/mt_idle.c	/^void idle_unlock_spm(enum idle_lock_spm_id id)$/;"	f
idle_unlock_spm	mach/mt6795/mt_idle_64.c	/^void idle_unlock_spm(enum idle_lock_spm_id id)$/;"	f
idle_ver	mach/mt6795/mt_idle.c	51;"	d	file:
idle_ver	mach/mt6795/mt_idle.c	70;"	d	file:
idle_ver	mach/mt6795/mt_idle_64.c	51;"	d	file:
idle_ver	mach/mt6795/mt_idle_64.c	70;"	d	file:
idle_warn	mach/mt6795/mt_idle.c	45;"	d	file:
idle_warn	mach/mt6795/mt_idle.c	61;"	d	file:
idle_warn	mach/mt6795/mt_idle_64.c	45;"	d	file:
idle_warn	mach/mt6795/mt_idle_64.c	61;"	d	file:
idle_writel	mach/mt6795/mt_idle.c	81;"	d	file:
idle_writel	mach/mt6795/mt_idle_64.c	81;"	d	file:
idx	dual_ccci/ccci_mk_node.c	/^    int  idx;$/;"	m	struct:_ccci_node	file:
idx	dual_ccci/ccci_tty.c	/^    int            idx;$/;"	m	struct:__anon356	file:
idx_normal_max_opp	mach/mt6795/mt_cpufreq.c	/^	int idx_normal_max_opp;                 \/* idx for normal max OPP *\/$/;"	m	struct:mt_cpu_dvfs	file:
idx_normal_max_opp	mach/mt6795/mt_cpufreq_64.c	/^	int idx_normal_max_opp;                 $/;"	m	struct:mt_cpu_dvfs	file:
idx_opp_tbl	mach/mt6795/mt_cpufreq.c	/^	int idx_opp_tbl;                        \/* current OPP idx *\/$/;"	m	struct:mt_cpu_dvfs	file:
idx_opp_tbl	mach/mt6795/mt_cpufreq_64.c	/^	int idx_opp_tbl;                        $/;"	m	struct:mt_cpu_dvfs	file:
idx_opp_tbl_for_late_resume	mach/mt6795/mt_cpufreq.c	/^	int idx_opp_tbl_for_late_resume;	\/* keep the setting for late resume *\/$/;"	m	struct:mt_cpu_dvfs	file:
idx_opp_tbl_for_late_resume	mach/mt6795/mt_cpufreq_64.c	/^	int idx_opp_tbl_for_late_resume;	$/;"	m	struct:mt_cpu_dvfs	file:
idx_opp_tbl_for_pwr_thro	mach/mt6795/mt_cpufreq.c	/^	int idx_opp_tbl_for_pwr_thro;		\/* keep the setting for power throttling *\/$/;"	m	struct:mt_cpu_dvfs	file:
idx_opp_tbl_for_pwr_thro	mach/mt6795/mt_cpufreq_64.c	/^	int idx_opp_tbl_for_pwr_thro;           $/;"	m	struct:mt_cpu_dvfs	file:
idx_opp_tbl_for_thermal_thro	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int idx_opp_tbl_for_thermal_thro;$/;"	m	struct:mt_cpu_dvfs	file:
idx_pwr_thro_max_opp	mach/mt6795/mt_cpufreq_64.c	/^	int idx_pwr_thro_max_opp;               $/;"	m	struct:mt_cpu_dvfs	file:
ies	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    ies[3];            	\/*0x0900 ~ 0x092F: 	48 bytes*\/$/;"	m	struct:__anon129
ies	mach/mt6795/include/mach/mt_gpio_fpga.h	/^	VAL_REGS    ies[2];            	\/*0x0900 ~ 0x091F: 	32 bytes*\/$/;"	m	struct:__anon131
ifar	mach/mt6795/cpu_hibernate.c	/^    unsigned ifar;$/;"	m	struct:fault_regs	file:
ifar	mach/mt6795/hibernate64.c	/^    unsigned ifar;$/;"	m	struct:fault_regs	file:
ifar	mach/mt6795/mt_dormant.c	/^    unsigned ifar;$/;"	m	struct:fault_regs	file:
ifsr	mach/mt6795/cpu_hibernate.c	/^    unsigned ifsr;$/;"	m	struct:fault_regs	file:
ifsr	mach/mt6795/hibernate64.c	/^    unsigned ifsr;$/;"	m	struct:fault_regs	file:
ifsr	mach/mt6795/mt_dormant.c	/^    unsigned ifsr;$/;"	m	struct:fault_regs	file:
ihdr_en	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  ihdr_en;                \/\/ihdr enable or disable$/;"	m	struct:imgsensor_struct
ihdr_le_firstline	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  ihdr_le_firstline;    \/\/1,le first ; 0, se first$/;"	m	struct:imgsensor_info_struct
ihdr_support	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  ihdr_support;        \/\/1, support; 0,not support$/;"	m	struct:imgsensor_info_struct
ihdr_write_shutter_gain	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static void ihdr_write_shutter_gain(kal_uint16 le, kal_uint16 se, kal_uint16 gain)$/;"	f	file:
iheader	aee/ipanic/ipanic_rom.c	/^static struct ipanic_header ipanic_hdr, *iheader;$/;"	v	typeref:struct:	file:
ilm	conn_md/include/conn_md.h	/^	ipc_ilm_t ilm;$/;"	m	struct:_CONN_MD_MSG_
ilm	conn_md/include/conn_md_dump.h	/^	ipc_ilm_t ilm;$/;"	m	struct:_CONN_MD_DMP_MSG_STR_
ilm	dual_ccci/include/ccci_ipc.h	/^    ipc_ilm_t        ilm[MAX_NUM_IPC_TASKS] ;$/;"	m	struct:__anon367
ilm_md	dual_ccci/include/ccci_ipc.h	/^    ipc_ilm_t        ilm_md[MAX_NUM_IPC_TASKS_MD];    \/\/md side ilms$/;"	m	struct:__anon367
ilm_p	dual_ccci/include/ccci_ipc.h	/^    ipc_ilm_t                *ilm_p;$/;"	m	struct:__anon369
ilm_phy_addr	dual_ccci/include/ccci_ipc.h	/^    uint32                    ilm_phy_addr;$/;"	m	struct:__anon369
image	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_IMAGE_INFO_STRUCT image;$/;"	m	struct:__anon208
image_attr	masp/asf/asf_inc/sec_cfg_v3.h	/^    SEC_IMG_ATTR                image_attr;   \/* image attributes *\/$/;"	m	struct:__anon516
image_info	eemcs/eemcs_boot.h	/^typedef	struct image_info{$/;"	s
image_info	masp/asf/asf_inc/sec_cfg_v1.h	/^    SECURE_IMG_INFO_V1          image_info [SECURE_IMAGE_COUNT];$/;"	m	struct:__anon521
image_info	masp/asf/asf_inc/sec_cfg_v3.h	/^    SECURE_IMG_INFO_V3          image_info [SECURE_IMAGE_COUNT_V3];$/;"	m	struct:__anon517
image_length	masp/asf/asf_inc/sec_cipher_header.h	/^    unsigned int image_length;  $/;"	m	struct:_SEC_CIPHER_IMG_HEADER
image_length	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int image_length;  $/;"	m	struct:_SEC_IMG_HEADER_V1
image_length	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int image_length;  $/;"	m	struct:_SEC_IMG_HEADER_V2
image_length_high	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int image_length_high;$/;"	m	struct:_SEC_IMG_HEADER_V4
image_length_low	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int image_length_low;$/;"	m	struct:_SEC_IMG_HEADER_V4
image_offset	masp/asf/asf_inc/sec_cipher_header.h	/^    unsigned int image_offset;$/;"	m	struct:_SEC_CIPHER_IMG_HEADER
image_offset	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int image_offset;$/;"	m	struct:_SEC_IMG_HEADER_V1
image_offset	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int image_offset;$/;"	m	struct:_SEC_IMG_HEADER_V2
image_offset	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int image_offset;$/;"	m	struct:_SEC_IMG_HEADER_V4
image_type	dual_ccci/ccci_md_main.c	/^    unsigned char        image_type; \/\/ production, debug$/;"	m	struct:_md_ctl_block	file:
image_type	eemcs/eemcs_boot.h	/^	KAL_UINT32 image_type;	            \/* 0x0:invalid; 0x1:2G modem; 0x2: 3G modem *\/$/;"	m	struct:__anon335
image_type	eemcs/eemcs_boot.h	/^	char *image_type;	\/*2G\/3G\/invalid*\/$/;"	m	struct:__anon333
image_type	masp/asf/asf_inc/sec_cfg_v1.h	/^    ROM_TYPE                    image_type;   \/* yaffs2 format or raw binary *\/$/;"	m	struct:__anon520
image_type	masp/asf/asf_inc/sec_cfg_v3.h	/^    ROM_TYPE                    image_type;   \/* yaffs2 format or raw binary *\/$/;"	m	struct:__anon516
image_verion	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int image_verion;$/;"	m	struct:_SEC_IMG_HEADER_V4
image_version	masp/asf/asf_inc/sec_cipher_header.h	/^    unsigned int image_version;$/;"	m	struct:_SEC_CIPHER_IMG_HEADER
image_version	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int image_version;$/;"	m	struct:_SEC_IMG_HEADER_V1
image_version	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int image_version;$/;"	m	struct:_SEC_IMG_HEADER_V2
img_auth_rsa_e	masp/asf/asf_inc/sec_key.h	/^    unsigned char                       img_auth_rsa_e[5];$/;"	m	struct:__anon492
img_auth_rsa_n	masp/asf/asf_inc/sec_key.h	/^    unsigned char                       img_auth_rsa_n[256];$/;"	m	struct:__anon492
img_chk_header	eemcs/eemcs_boot.h	/^    MD_CHECK_HEADER img_chk_header;$/;"	m	struct:image_info
img_cnt	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int           img_cnt;         $/;"	m	struct:__anon209
img_cnt	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int           img_cnt;         $/;"	m	struct:__anon210
img_hash_check	masp/asf/core/sec_boot_lib.c	/^uint32 img_hash_check (char* part_name)$/;"	f
img_hash_compute	masp/asf/core/sec_boot_lib.c	/^void img_hash_compute (uchar *buf, uint32 size)$/;"	f
img_hash_dump	masp/asf/core/sec_boot_lib.c	/^void img_hash_dump (uchar *buf, uint32 size)$/;"	f
img_hash_update	masp/asf/core/sec_boot_lib.c	/^uint32 img_hash_update (char* part_name)$/;"	f
img_inf_ready	dual_ccci/ccci_md_main.c	/^    unsigned char        img_inf_ready; \/\/ for valid_image_info$/;"	m	struct:_md_ctl_block	file:
img_info	eccci/ccci_core.h	/^	struct ccci_image_info img_info[IMG_NUM];$/;"	m	struct:ccci_modem	typeref:struct:ccci_modem::ccci_image_info
img_info	eemcs/eemcs_boot.h	/^    IMG_INFO        img_info[2];    \/*type=0,modem image; type=1, dsp image *\/$/;"	m	struct:md_info
img_mapping_t	eemcs/eemcs_boot.h	/^}img_mapping_t;$/;"	t	typeref:struct:md_img_mapping
imgo	mach/mt6795/include/mach/camera_isp.h	/^    CQ_CMD_ST imgo;$/;"	m	struct:_cq_info_rtbc_st_
imgo_base_pAddr	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int imgo_base_pAddr;$/;"	m	struct:_cq_info_rtbc_st_
imgo_buf_idx	mach/mt6795/include/mach/camera_isp.h	/^    signed int imgo_buf_idx; $/;"	m	struct:_cq_info_rtbc_st_
imgo_ring_size	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   imgo_ring_size;$/;"	m	struct:_cq_rtbc_ring_st_
imgsensor	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static imgsensor_struct imgsensor = {$/;"	v	file:
imgsensor_info	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static imgsensor_info_struct imgsensor_info = {$/;"	v	file:
imgsensor_info_struct	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^typedef struct imgsensor_info_struct {$/;"	s
imgsensor_info_struct	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^} imgsensor_info_struct;$/;"	t	typeref:struct:imgsensor_info_struct
imgsensor_mode_struct	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^typedef struct imgsensor_mode_struct {$/;"	s
imgsensor_mode_struct	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^} imgsensor_mode_struct;$/;"	t	typeref:struct:imgsensor_mode_struct
imgsensor_struct	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^typedef struct imgsensor_struct {$/;"	s
imgsensor_struct	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^} imgsensor_struct;$/;"	t	typeref:struct:imgsensor_struct
imgsensor_winsize_info	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static SENSOR_WINSIZE_INFO_STRUCT imgsensor_winsize_info[5] =$/;"	v	file:
implementer	mach/mt6795/mt_cpuidle.c	/^	const unsigned int implementer;$/;"	m	struct:__anon263	file:
implementer	mach/mt6795/mt_cpuidle64.c	/^	const unsigned int implementer;$/;"	m	struct:__anon8	file:
implementer	mach/mt6795/mt_dormant.c	/^    const unsigned int implementer;$/;"	m	struct:__anon279	file:
in	aee/aed/aed.h	/^	__u64 in;$/;"	m	struct:aee_ioctl
in	conn_md/include/conn_md_dump.h	/^	uint16 in;$/;"	m	struct:_CONN_MD_DMP_MSG_LOG_
in_fiq_handler	aee/common/wdt-atf.c	/^int in_fiq_handler(void)$/;"	f
in_fiq_handler	aee/common/wdt-handler.c	/^int in_fiq_handler(void)$/;"	f
in_idx	dual_ccci/include/ccci_chrdev.h	/^    unsigned int in_idx;$/;"	m	struct:recv_array
in_init	mach/mt6795/mt_ptp.c	/^	atomic_t in_init;$/;"	m	struct:ptp_ctrl	file:
in_use	mach/mt6795/include/mach/hw_watchpoint.h	/^    int in_use;$/;"	m	struct:wp_event
index	dual_ccci/ccci_rpc_main.c	/^    unsigned index;$/;"	m	struct:_rpc_stream_msg_t	file:
index	dual_ccci/include/ccci_chrdev.h	/^    int                        index;$/;"	m	struct:_ccci_vir_client
index	dual_ccci/include/ccci_common.h	/^    unsigned int index;$/;"	m	struct:_misc_info
index	dual_ccci/include/ccci_fs.h	/^    unsigned index;$/;"	m	struct:__anon413
index	eccci/ccci_core.h	/^	unsigned char index;$/;"	m	struct:ccci_modem
index	eccci/modem_ccif.h	/^    unsigned char index;$/;"	m	struct:md_ccif_queue
index	eccci/modem_cldma.h	/^	unsigned char index;$/;"	m	struct:md_cd_queue
index	eccci/modem_ut.h	/^	unsigned char index;$/;"	m	struct:md_ut_queue
index	eemcs/eemcs_fs_ut.c	/^    KAL_INT32     index;            \/\/ port index$/;"	m	struct:CCCI_FS_PARA	file:
index	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32 index;                   \/\/ Test case index$/;"	m	struct:EEMCS_FS_TEST_CASE_st	file:
index	mach/mt6795/include/mach/mtk_mdm_monitor.h	/^		int index;$/;"	m	struct:md_info
index	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^    uint32_t    index;$/;"	m	struct:__anon237
info	mach/mt6795/camera_isp.c	/^struct siginfo info;$/;"	v	typeref:struct:siginfo
info	mach/mt6795/include/mach/dfo_boot.h	/^    dfo_boot_info info[1];      \/* this is the minimum size *\/$/;"	m	struct:__anon80
info_num	mach/mt6795/include/mach/md32_helper.h	/^enum info_num$/;"	g
info_type	mach/mt6795/include/mach/md32_helper.h	/^  int info_type;$/;"	m	struct:__anon151
info_type	mach/mt6795/include/mach/md32_helper.h	/^  int info_type;$/;"	m	struct:__anon152
info_type	mach/mt6795/include/mach/md32_helper.h	/^  int info_type;$/;"	m	struct:__anon153
infra_ao_base	eccci/mt6795/ccci_platform.c	/^unsigned long infra_ao_base;$/;"	v
infra_dcm	mach/mt6795/mt_dcm.c	/^static unsigned int infra_dcm = 0;$/;"	v	file:
infra_dcm	mach/mt6795/mt_dcm_64.c	/^static unsigned int infra_dcm = 0;$/;"	v	file:
infracfg_ao_base	mach/mt6795/mt_cpuidle.c	/^static unsigned long infracfg_ao_base = 0xf0001000;$/;"	v	file:
infracfg_ao_base	mach/mt6795/mt_cpuidle64.c	/^static unsigned long infracfg_ao_base;$/;"	v	file:
inherit_base_det	mach/mt6795/mt_ptp.c	/^static void inherit_base_det(struct ptp_det *det)$/;"	f	file:
inherit_base_det	mach/mt6795/mt_ptp_64.c	/^static void inherit_base_det(struct ptp_det *det)$/;"	f	file:
init	eccci/ccci_core.h	/^	int (*init)(struct ccci_modem *md);$/;"	m	struct:ccci_modem_ops
init	eccci/ccci_core.h	/^	int (*init)(struct ccci_port *port);$/;"	m	struct:ccci_port_ops
init	mach/mt6795/include/mach/mt_mon.h	/^    int				(*init)(void);$/;"	m	struct:mtk_monitor
init	masp/mt6795/module/sec_mod.h	/^    int                   init;$/;"	m	struct:sec_mod
init01	mach/mt6795/mt_ptp.c	/^	int (*init01)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
init01	mach/mt6795/mt_ptp_64.c	/^	int (*init01)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
init02	mach/mt6795/mt_ptp.c	/^	int (*init02)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
init02	mach/mt6795/mt_ptp_64.c	/^	int (*init02)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
initKernelEnv	eemcs/lte_dev_test.c	/^void initKernelEnv(void) $/;"	f
init_aes	masp/asf/core/alg_aes_legacy.c	/^void init_aes(void)$/;"	f
init_boot_common	boot/mt_boot_common.c	/^void init_boot_common(unsigned int line)$/;"	f
init_boot_reason	boot_reason/mt_boot_reason.c	/^void init_boot_reason(unsigned int line)$/;"	f
init_ccci_dev_node	dual_ccci/ccci_mk_node.c	/^int init_ccci_dev_node(void)$/;"	f
init_ccci_node_type_table	dual_ccci/ccci_mk_node.c	/^static void init_ccci_node_type_table(void)$/;"	f	file:
init_dfo_db	mach/mt6795/mt_devs.c	/^static void init_dfo_db(void)$/;"	f	file:
init_done	mach/mt6795/mt_dramc.c	/^int init_done = 0;$/;"	v
init_done	mach/mt6795/mt_dramc_64.c	/^int init_done = 0;$/;"	v
init_done	mach/mt6795/mt_ptp.c	/^	struct completion init_done;$/;"	m	struct:ptp_ctrl	typeref:struct:ptp_ctrl::completion	file:
init_fliper	mach/mt6795/fliper/fliper.c	/^__initcall(init_fliper);$/;"	v
init_fliper	mach/mt6795/fliper/fliper.c	/^static int __init init_fliper(void)$/;"	f	file:
init_func	mach/mt6795/include/mach/mt_timer.h	/^    clock_init_func init_func;$/;"	m	struct:mt_clock
init_param	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^        m4u_init_param_t init_param;$/;"	m	union:__anon254::__anon255
init_pid	aee/aed/monitor_hang.c	/^static int init_pid=0;$/;"	v	file:
init_state	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int init_state;$/;"	m	struct:hps_ctxt_struct
init_wp_event	mach/mt6795/include/mach/hw_watchpoint.h	20;"	d
inited	eemcs/eemcs_boot_trace.h	/^    KAL_UINT32 inited;$/;"	m	struct:EEMCS_BOOT_TRACE_st
initialized	mach/mt6795/mt_clkmgr.c	/^static int initialized = 0;$/;"	v	file:
initialized	mach/mt6795/mt_clkmgr_64.c	/^static int initialized = 0;$/;"	v	file:
inner_dcache_flush_L1	mach/mt6795/innercache.c	/^void inner_dcache_flush_L1(void)$/;"	f
inner_dcache_flush_L2	mach/mt6795/innercache.c	/^void inner_dcache_flush_L2(void)$/;"	f
inner_dcache_flush_all	mach/mt6795/innercache.c	/^EXPORT_SYMBOL(inner_dcache_flush_all);$/;"	v
inner_dcache_flush_all	mach/mt6795/innercache.c	/^void inner_dcache_flush_all(void)$/;"	f
input_boost_cpu_num	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int input_boost_cpu_num;$/;"	m	struct:hps_ctxt_struct
input_boost_enabled	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int input_boost_enabled;$/;"	m	struct:hps_ctxt_struct
input_dev	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    struct input_dev  *input_dev;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::input_dev
input_dev	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    struct input_dev  *input_dev;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::input_dev
input_dev	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    struct input_dev  *input_dev;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::input_dev
input_dev	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    struct input_dev  *input_dev;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::input_dev
inst	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int inst;$/;"	m	struct:_cq_cmd_st_
int_indicator	eemcs/lte_hif_sdio.h	/^    KAL_INT16   int_indicator;$/;"	m	struct:_athif_test_param
int_to_str	eemcs/lte_dev_test.c	/^void int_to_str(int target_int, char *des_str)$/;"	f
int_trigger_type	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u8  int_trigger_type;$/;"	m	struct:goodix_ts_data
int_trigger_type	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u8  int_trigger_type;$/;"	m	struct:goodix_ts_data
int_trigger_type	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u8  int_trigger_type;$/;"	m	struct:goodix_ts_data
int_trigger_type	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u8  int_trigger_type;$/;"	m	struct:goodix_ts_data
intdatlatcksel_sdr200	mach/mt6795/include/mach/board.h	/^	unsigned char  intdatlatcksel_sdr200;   $/;"	m	struct:msdc_hw
intdatlatcksel_sdr50	mach/mt6795/include/mach/board.h	/^	unsigned char  intdatlatcksel_sdr50;   $/;"	m	struct:msdc_hw
internal_md_power_down	ccci_util/mt6795/ccci_off.c	/^static void internal_md_power_down(void){$/;"	f	file:
interpolate	mach/mt6795/mt_static_power.c	/^int interpolate(int x1, int x2, int x3, int y1, int y2)$/;"	f
interpolate_2d	mach/mt6795/mt_static_power.c	/^int interpolate_2d(sptbl_t *tab, int v1, int v2, int t1, int t2, int voltage, int degree)$/;"	f
interpolate_table	mach/mt6795/mt_static_power.c	/^void interpolate_table(sptbl_t *spt, int c1, int c2, int c3, sptbl_t *tab1, sptbl_t *tab2)$/;"	f
interrupt_ack	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned const int interrupt_ack;          \/* 0x0c *\/$/;"	m	struct:__anon264	file:
interrupt_ack	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned const int interrupt_ack;          \/* 0x0c *\/$/;"	m	struct:__anon9	file:
interrupt_ack	mach/mt6795/mt_dormant.c	/^    volatile unsigned const int interrupt_ack;          \/* 0x0c *\/$/;"	m	struct:__anon280	file:
interrupt_distributor	mach/mt6795/mt_cpuidle.c	/^} interrupt_distributor;$/;"	t	typeref:struct:__anon263	file:
interrupt_distributor	mach/mt6795/mt_cpuidle64.c	/^} interrupt_distributor;$/;"	t	typeref:struct:__anon8	file:
interrupt_distributor	mach/mt6795/mt_dormant.c	/^} interrupt_distributor;$/;"	t	typeref:struct:__anon279	file:
interval_us	mach/mt6795/camera_isp.c	/^	unsigned long interval_us; $/;"	m	struct:__anon50	file:
inteval	eemcs/eemcs_statistics.h	/^    unsigned int inteval;$/;"	m	struct:__anon323
intrrupt	uart/uart.c	/^static const char *intrrupt[] = {"Modem Status Chg", "Tx Buffer Empty",$/;"	v	file:
invalid_value	mach/mt6795/include/mach/mtk_mdm_monitor.h	/^		int invalid_value;$/;"	m	struct:md_info
invalidate_unified_TLB_inner_shareable	mach/mt6795/cpu_dormant.S	/^invalidate_unified_TLB_inner_shareable:$/;"	l
ioc_bps_valid	eemcs/lte_dev_test_at.h	/^	kal_uint8	ioc_bps_valid[0]; $/;"	m	struct:_athif_gpd_ioc_cfg
ioc_override	eccci/ccci_core.h	/^	unsigned char ioc_override; $/;"	m	struct:ccci_request
iomap	mach/mt6795/mt_clkmgr.c	/^void iomap(void)$/;"	f
iomap	mach/mt6795/mt_clkmgr_64.c	/^void iomap(void)$/;"	f
iomap_infra	mach/mt6795/mt_clkmgr.c	/^void iomap_infra(void)$/;"	f
iomap_infra	mach/mt6795/mt_clkmgr_64.c	/^void iomap_infra(void)$/;"	f
ip_type	eccci/port_ipc.h	/^    u8 ip_type;$/;"	m	struct:garbage_filter_item
ipanic	aee/ipanic/ipanic_rom.c	/^int ipanic(struct notifier_block *this, unsigned long event, void *ptr)$/;"	f
ipanic-y	aee/ipanic/Makefile	/^ipanic-y	:= ipanic_log.o ipanic_rom.o$/;"	m
ipanic_alog_buffer	aee/ipanic/ipanic_rom.c	/^static int ipanic_alog_buffer(void *data, unsigned char *buffer, size_t sz_buf)$/;"	f	file:
ipanic_atf_log_rec	aee/ipanic/ipanic.h	/^typedef struct ipanic_atf_log_rec {$/;"	s
ipanic_atf_log_rec_t	aee/ipanic/ipanic.h	/^} ipanic_atf_log_rec_t;$/;"	t	typeref:struct:ipanic_atf_log_rec
ipanic_atflog_buffer	aee/ipanic/ipanic_rom.c	/^int __weak ipanic_atflog_buffer(void *data, unsigned char *buffer, size_t sz_buf) {$/;"	f
ipanic_block_scramble	aee/ipanic/ipanic_rom.c	/^void ipanic_block_scramble(u8 *buf, int buflen)$/;"	f
ipanic_current_task_info	aee/ipanic/ipanic_rom.c	/^static int ipanic_current_task_info(void *data, unsigned char *buffer, size_t sz_buf)$/;"	f	file:
ipanic_data_from_sd	aee/ipanic/ipanic_rom.c	/^void *ipanic_data_from_sd(struct ipanic_data_header *dheader, int encrypt)$/;"	f
ipanic_data_header	aee/ipanic/ipanic.h	/^struct ipanic_data_header {$/;"	s
ipanic_data_is_valid	aee/ipanic/ipanic_rom.c	/^static int ipanic_data_is_valid(int dt)$/;"	f	file:
ipanic_data_to_sd	aee/ipanic/ipanic_rom.c	/^int ipanic_data_to_sd(int dt, void *data)$/;"	f
ipanic_die	aee/ipanic/ipanic_rom.c	/^static int ipanic_die(struct notifier_block *self, unsigned long cmd, void *ptr)$/;"	f	file:
ipanic_dt_active	aee/ipanic/ipanic.h	146;"	d
ipanic_dt_encrypt	aee/ipanic/ipanic.h	145;"	d
ipanic_dt_op	aee/ipanic/ipanic.h	/^typedef struct ipanic_dt_op {$/;"	s
ipanic_dt_op_t	aee/ipanic/ipanic.h	/^} ipanic_dt_op_t;$/;"	t	typeref:struct:ipanic_dt_op
ipanic_dt_ops	aee/ipanic/ipanic_rom.c	/^const ipanic_dt_op_t ipanic_dt_ops[] = {$/;"	v
ipanic_enable	aee/ipanic/ipanic_rom.c	/^static bool ipanic_enable = 1;$/;"	v	file:
ipanic_erase	aee/ipanic/ipanic_emmc.c	/^EXPORT_SYMBOL(ipanic_erase);$/;"	v
ipanic_erase	aee/ipanic/ipanic_emmc.c	/^void ipanic_erase(void)$/;"	f
ipanic_erase	aee/ipanic/ipanic_mtd.c	/^EXPORT_SYMBOL(ipanic_erase);$/;"	v
ipanic_erase	aee/ipanic/ipanic_mtd.c	/^void ipanic_erase(void)$/;"	f
ipanic_func_write	aee/ipanic/ipanic_rom.c	/^inline int ipanic_func_write(fn_next next, void *data, int off, int total, int encrypt)$/;"	f
ipanic_hdr	aee/ipanic/ipanic_rom.c	/^static struct ipanic_header ipanic_hdr, *iheader;$/;"	v	typeref:struct:ipanic_header	file:
ipanic_header	aee/ipanic/ipanic.h	/^struct ipanic_header {$/;"	s
ipanic_header	aee/ipanic/ipanic_rom.c	/^EXPORT_SYMBOL(ipanic_header);$/;"	v
ipanic_header	aee/ipanic/ipanic_rom.c	/^struct ipanic_header *ipanic_header(void)$/;"	f
ipanic_header_from_sd	aee/ipanic/ipanic_rom.c	/^struct ipanic_header *ipanic_header_from_sd(unsigned int offset, unsigned int magic)$/;"	f
ipanic_header_to_sd	aee/ipanic/ipanic_rom.c	/^static int ipanic_header_to_sd(struct ipanic_data_header *header)$/;"	f	file:
ipanic_iv	aee/ipanic/ipanic_rom.c	/^static u32 ipanic_iv = 0xaabbccdd;$/;"	v	file:
ipanic_kick_wdt	aee/ipanic/ipanic_rom.c	/^static void ipanic_kick_wdt(void)$/;"	f	file:
ipanic_klog_buffer	aee/ipanic/ipanic_log.c	/^int ipanic_klog_buffer(void *data, unsigned char *buffer, size_t sz_buf)$/;"	f
ipanic_klog_region	aee/ipanic/ipanic_log.c	/^void ipanic_klog_region(struct kmsg_dumper *dumper)$/;"	f
ipanic_kmsg_dump3	aee/ipanic/ipanic_log.c	/^EXPORT_SYMBOL(ipanic_kmsg_dump3);$/;"	v
ipanic_kmsg_dump3	aee/ipanic/ipanic_log.c	/^int ipanic_kmsg_dump3(struct kmsg_dumper *dumper, char *buf, size_t len)$/;"	f
ipanic_lock	aee/ipanic/ipanic_rom.c	/^static spinlock_t ipanic_lock;$/;"	v	file:
ipanic_log_index	aee/ipanic/ipanic_version.h	/^struct ipanic_log_index {$/;"	s
ipanic_log_temp_init	aee/ipanic/ipanic_log.c	/^void ipanic_log_temp_init(void)$/;"	f
ipanic_mem_write	aee/ipanic/ipanic_rom.c	/^inline int ipanic_mem_write(void *buf, int off, int len, int encrypt)$/;"	f
ipanic_memory_block	aee/ipanic/ipanic.h	/^struct ipanic_memory_block {$/;"	s
ipanic_memory_buffer	aee/ipanic/ipanic_rom.c	/^static int ipanic_memory_buffer(void *data, unsigned char *buffer, size_t sz_buf)$/;"	f	file:
ipanic_mmprofile	aee/ipanic/ipanic_rom.c	/^static int ipanic_mmprofile(void *data, unsigned char *buffer, size_t sz_buf)$/;"	f	file:
ipanic_mrdump_mini	aee/ipanic/ipanic_rom.c	/^void ipanic_mrdump_mini(AEE_REBOOT_MODE reboot_mode, const char *msg, ...)$/;"	f
ipanic_msdc_info	aee/ipanic/ipanic_emmc.c	/^EXPORT_SYMBOL(ipanic_msdc_info);$/;"	v
ipanic_msdc_info	aee/ipanic/ipanic_emmc.c	/^int ipanic_msdc_info(struct ipanic_header *iheader)$/;"	f
ipanic_msdc_info	aee/ipanic/ipanic_mtd.c	/^EXPORT_SYMBOL(ipanic_msdc_info);$/;"	v
ipanic_msdc_info	aee/ipanic/ipanic_mtd.c	/^int ipanic_msdc_info(struct ipanic_header *iheader)$/;"	f
ipanic_msdc_init	aee/ipanic/ipanic_emmc.c	/^EXPORT_SYMBOL(ipanic_msdc_init);$/;"	v
ipanic_msdc_init	aee/ipanic/ipanic_emmc.c	/^void ipanic_msdc_init(void)$/;"	f
ipanic_msdc_init	aee/ipanic/ipanic_mtd.c	/^EXPORT_SYMBOL(ipanic_msdc_init);$/;"	v
ipanic_msdc_init	aee/ipanic/ipanic_mtd.c	/^void ipanic_msdc_init(void)$/;"	f
ipanic_mtd_block_erase	aee/ipanic/ipanic_mtd.c	/^static void ipanic_mtd_block_erase(void)$/;"	f	file:
ipanic_mtd_block_erase_callback	aee/ipanic/ipanic_mtd.c	/^static void ipanic_mtd_block_erase_callback(struct erase_info *done)$/;"	f	file:
ipanic_mtd_block_read	aee/ipanic/ipanic_mtd.c	/^static int ipanic_mtd_block_read(struct ipanic_mtd_data *ctx, off_t file_offset,$/;"	f	file:
ipanic_mtd_block_read_single	aee/ipanic/ipanic_mtd.c	/^static int ipanic_mtd_block_read_single(struct ipanic_mtd_data *ctx, loff_t offset, void *buf)$/;"	f	file:
ipanic_mtd_block_scan	aee/ipanic/ipanic_mtd.c	/^static int ipanic_mtd_block_scan(struct ipanic_mtd_data *ctx)$/;"	f	file:
ipanic_mtd_block_write	aee/ipanic/ipanic_mtd.c	/^static int ipanic_mtd_block_write(struct ipanic_mtd_data *ctx, loff_t to, int bounce_len, void *buf)$/;"	f	file:
ipanic_mtd_ctx	aee/ipanic/ipanic_mtd.c	/^static struct ipanic_mtd_data *ipanic_mtd_ctx;$/;"	v	typeref:struct:ipanic_mtd_data	file:
ipanic_mtd_data	aee/ipanic/ipanic_mtd.c	/^struct ipanic_mtd_data {$/;"	s	file:
ipanic_mtd_notifier	aee/ipanic/ipanic_mtd.c	/^static struct mtd_notifier ipanic_mtd_notifier = {$/;"	v	typeref:struct:mtd_notifier	file:
ipanic_mtd_notify_add	aee/ipanic/ipanic_mtd.c	/^static void ipanic_mtd_notify_add(struct mtd_info *mtd)$/;"	f	file:
ipanic_mtd_notify_remove	aee/ipanic/ipanic_mtd.c	/^static void ipanic_mtd_notify_remove(struct mtd_info *mtd)$/;"	f	file:
ipanic_next_write	aee/ipanic/ipanic_rom.c	/^inline int ipanic_next_write(fn_next next, void *data, int off, int total, int encrypt)$/;"	f
ipanic_oops_copy	aee/ipanic/ipanic_rom.c	/^EXPORT_SYMBOL(ipanic_oops_copy);$/;"	v
ipanic_oops_copy	aee/ipanic/ipanic_rom.c	/^struct aee_oops *ipanic_oops_copy(void)$/;"	f
ipanic_oops_done	aee/ipanic/ipanic_rom.c	/^static void ipanic_oops_done(struct aee_oops *oops, int erase)$/;"	f	file:
ipanic_oops_free	aee/ipanic/ipanic_rom.c	/^EXPORT_SYMBOL(ipanic_oops_free);$/;"	v
ipanic_oops_free	aee/ipanic/ipanic_rom.c	/^void ipanic_oops_free(struct aee_oops *oops, int erase)$/;"	f
ipanic_oops_from_sd	aee/ipanic/ipanic_rom.c	/^struct aee_oops *ipanic_oops_from_sd(void)$/;"	f
ipanic_oops_ops	aee/ipanic/ipanic_rom.c	/^static struct ipanic_ops ipanic_oops_ops = {$/;"	v	typeref:struct:ipanic_ops	file:
ipanic_ops	aee/ipanic/ipanic.h	/^struct ipanic_ops {$/;"	s
ipanic_ops	aee/ipanic/ipanic_rom.c	/^struct ipanic_ops *ipanic_ops;$/;"	v	typeref:struct:ipanic_ops
ipanic_read_size	aee/ipanic/ipanic_emmc.c	/^EXPORT_SYMBOL(ipanic_read_size);$/;"	v
ipanic_read_size	aee/ipanic/ipanic_emmc.c	/^char *ipanic_read_size(int off, int len)$/;"	f
ipanic_read_size	aee/ipanic/ipanic_mtd.c	/^EXPORT_SYMBOL(ipanic_read_size);$/;"	v
ipanic_read_size	aee/ipanic/ipanic_mtd.c	/^char *ipanic_read_size(int off, int len)$/;"	f
ipanic_recursive_ke	aee/common/dummy.c	/^__weak void ipanic_recursive_ke(struct pt_regs *regs, struct pt_regs *excp_regs, int cpu)$/;"	f
ipanic_recursive_ke	aee/ipanic/ipanic_rom.c	/^EXPORT_SYMBOL(ipanic_recursive_ke);$/;"	v
ipanic_recursive_ke	aee/ipanic/ipanic_rom.c	/^void ipanic_recursive_ke(struct pt_regs *regs, struct pt_regs *excp_regs, int cpu)$/;"	f
ipanic_save_regs	aee/mrdump/mrdump_mini.c	/^static inline void ipanic_save_regs(struct pt_regs *regs)$/;"	f	file:
ipanic_stack_entries	aee/ipanic/ipanic_rom.c	/^unsigned long ipanic_stack_entries[MAX_STACK_TRACE_DEPTH];$/;"	v
ipanic_task_info	aee/ipanic/ipanic_rom.c	/^static char ipanic_task_info[PAGE_SIZE];$/;"	v	file:
ipanic_write_size	aee/ipanic/ipanic_emmc.c	/^EXPORT_SYMBOL(ipanic_write_size);$/;"	v
ipanic_write_size	aee/ipanic/ipanic_emmc.c	/^int ipanic_write_size(void *buf, int off, int len)$/;"	f
ipanic_write_size	aee/ipanic/ipanic_mtd.c	/^EXPORT_SYMBOL(ipanic_write_size);$/;"	v
ipanic_write_size	aee/ipanic/ipanic_mtd.c	/^int ipanic_write_size(void *buf, int off, int len)$/;"	f
ipc_call_back_func	dual_ccci/ccci_ipc.c	/^static void ipc_call_back_func(MD_CALL_BACK_QUEUE *queue,unsigned long data)$/;"	f	file:
ipc_ctl_block	dual_ccci/ccci_ipc.c	/^static ipc_ctl_block_t *ipc_ctl_block[MAX_MD_NUM];$/;"	v	file:
ipc_ctl_block_t	dual_ccci/ccci_ipc.c	/^}ipc_ctl_block_t;$/;"	t	typeref:struct:_ipc_ctl_block	file:
ipc_ilm_struct	dual_ccci/include/ccci_ipc.h	/^typedef struct ipc_ilm_struct $/;"	s
ipc_ilm_struct	eemcs/eemcs_ipc.h	/^typedef struct ipc_ilm_struct $/;"	s
ipc_ilm_t	dual_ccci/include/ccci_ipc.h	/^}ipc_ilm_t;$/;"	t	typeref:struct:ipc_ilm_struct
ipc_ilm_t	eccci/port_ipc.h	/^} ipc_ilm_t; $/;"	t	typeref:struct:__anon452
ipc_ilm_t	eemcs/eemcs_ipc.h	/^}ipc_ilm_t;$/;"	t	typeref:struct:ipc_ilm_struct
ipc_kern_port_ops	eccci/port_ipc.c	/^struct ccci_port_ops ipc_kern_port_ops = {$/;"	v	typeref:struct:ccci_port_ops
ipc_md2host	mach/mt6795/include/mach/md32_ipi.h	/^    unsigned int ipc_md2host   :1;$/;"	m	struct:reg_md32_to_host_ipc
ipc_mem	dual_ccci/ccci_ipc.c	/^    CCCI_IPC_MEM        *ipc_mem;$/;"	m	struct:_ipc_ctl_block	file:
ipc_msgsvc_maptbl	dual_ccci/ccci_ipc.c	/^static IPC_MSGSVC_TASKMAP_T ipc_msgsvc_maptbl[] =$/;"	v	file:
ipc_msgsvc_maptbl	eccci/port_ipc.c	/^static struct ipc_task_id_map ipc_msgsvc_maptbl[] =$/;"	v	typeref:struct:ipc_task_id_map	file:
ipc_msgsvc_maptbl	eemcs/eemcs_ipc.c	/^static IPC_MSGSVC_TASKMAP_T ipc_msgsvc_maptbl[] =$/;"	v	file:
ipc_node	eemcs/eemcs_ipc.h	/^    eemcs_ipc_node_t    ipc_node[EEMCS_IPCD_MAX_NUM];$/;"	m	struct:_eemcs_ipc_inst_t
ipc_node_id	eemcs/eemcs_ipc.h	/^    KAL_UINT8           ipc_node_id;$/;"	m	struct:_eemcs_ipc_node_t
ipc_port_ack_ops	eccci/port_ipc.c	/^struct ccci_port_ops ipc_port_ack_ops = {$/;"	v	typeref:struct:ccci_port_ops
ipc_smem_init	dual_ccci/ccci_ipc.c	/^static void ipc_smem_init(CCCI_IPC_MEM *ipc_mem)$/;"	f	file:
ipc_task	dual_ccci/ccci_ipc.c	/^    IPC_TASK            ipc_task[MAX_NUM_IPC_TASKS] ;$/;"	m	struct:_ipc_ctl_block	file:
ipc_task_ctrl	eccci/port_ipc.c	/^static struct ccci_ipc_ctrl *ipc_task_ctrl[MAX_NUM_IPC_TASKS];$/;"	v	typeref:struct:ccci_ipc_ctrl	file:
ipc_task_id_map	eccci/port_ipc.h	/^struct ipc_task_id_map$/;"	s
ipc_task_init	dual_ccci/ccci_ipc.c	/^static void ipc_task_init(int md_id, IPC_TASK *task,ipc_ilm_t *ilm)$/;"	f	file:
ipcdut_UL_write_room_alloc	eemcs/eemcs_ipc.c	/^inline KAL_UINT32 ipcdut_UL_write_room_alloc(CCCI_CHANNEL_T chn)$/;"	f
ipcdut_UL_write_skb_to_swq	eemcs/eemcs_ipc.c	/^inline KAL_INT32 ipcdut_UL_write_skb_to_swq(CCCI_CHANNEL_T chn, struct sk_buff *skb)$/;"	f
ipcdut_register_callback	eemcs/eemcs_ipc.c	/^KAL_UINT32 ipcdut_register_callback(CCCI_CHANNEL_T chn, EEMCS_CCCI_CALLBACK func_ptr , KAL_UINT32 private_data) {	$/;"	f
ipcdut_unregister_callback	eemcs/eemcs_ipc.c	/^KAL_UINT32 ipcdut_unregister_callback(CCCI_CHANNEL_T chn) {$/;"	f
ipi_desc	mach/mt6795/include/mach/md32_ipi.h	/^struct ipi_desc{$/;"	s
ipi_handler_t	mach/mt6795/include/mach/md32_ipi.h	/^typedef void(*ipi_handler_t)(int id, void * data, unsigned int  len);$/;"	t
ipi_id	mach/mt6795/include/mach/md32_ipi.h	/^typedef enum ipi_id$/;"	g
ipi_id	mach/mt6795/include/mach/md32_ipi.h	/^}ipi_id;$/;"	t	typeref:enum:ipi_id
ipi_status	mach/mt6795/include/mach/md32_ipi.h	/^typedef enum ipi_status$/;"	g
ipi_status	mach/mt6795/include/mach/md32_ipi.h	/^}ipi_status;$/;"	t	typeref:enum:ipi_status
ipo_h_restore	dual_ccci/ccci_md_main.c	/^    unsigned char        ipo_h_restore;$/;"	m	struct:_md_ctl_block	file:
irq	mach/mt6795/camera_fdvt.c	/^    int irq[FDVT_IRQ_IDX_NUM];$/;"	m	struct:fdvt_device	file:
irq	mach/mt6795/camera_isp.c	/^    int irq[ISP_CAM_IRQ_IDX_NUM];$/;"	m	struct:cam_isp_device	file:
irq	mach/mt6795/include/mach/md32_helper.h	/^    int irq;$/;"	m	struct:md32_regs
irq	mach/mt6795/include/mach/mt_timer.h	/^    struct irqaction irq;$/;"	m	struct:mt_clock	typeref:struct:mt_clock::irqaction
irq_TStamp	mach/mt6795/include/mach/camera_isp.h	/^	unsigned int        irq_TStamp;$/;"	m	struct:__anon195
irq_TStamp	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int        irq_TStamp;$/;"	m	struct:__anon224
irq_attr	dual_ccci/include/ccci_common.h	/^    unsigned int    irq_attr;$/;"	m	struct:_ccif_hw_info
irq_cnt	dual_ccci/include/ccif.h	/^    unsigned long long    irq_cnt;$/;"	m	struct:_ccif_statistics
irq_id	dual_ccci/include/ccci_common.h	/^    unsigned int    irq_id;$/;"	m	struct:_ccif_hw_info
irq_is_disable	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    s32 irq_is_disable;$/;"	m	struct:goodix_ts_data
irq_is_disable	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    s32 irq_is_disable;$/;"	m	struct:goodix_ts_data
irq_is_disable	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    s32 irq_is_disable;$/;"	m	struct:goodix_ts_data
irq_is_disable	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    s32 irq_is_disable;$/;"	m	struct:goodix_ts_data
irq_lock	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    spinlock_t irq_lock;$/;"	m	struct:goodix_ts_data
irq_lock	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    spinlock_t irq_lock;$/;"	m	struct:goodix_ts_data
irq_lock	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    spinlock_t irq_lock;$/;"	m	struct:goodix_ts_data
irq_lock	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    spinlock_t irq_lock;$/;"	m	struct:goodix_ts_data
irq_status	mach/mt6795/isp.c	/^static u32 irq_status;$/;"	v	file:
isMHL	mach/mt6795/hiau_ml/hdmi/hdmi_cust.h	/^	bool isMHL;$/;"	m	struct:t_mhl_status_notifier
isMHL	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.h	/^	bool isMHL;$/;"	m	struct:t_mhl_status_notifier
is_4g_memory_size_support	eccci/mt6795/ccci_platform.c	/^static int is_4g_memory_size_support(void)$/;"	f	file:
is_advanced_meta_mode	boot/mt_boot_common.c	/^EXPORT_SYMBOL(is_advanced_meta_mode);$/;"	v
is_advanced_meta_mode	boot/mt_boot_common.c	/^bool is_advanced_meta_mode(void)$/;"	f
is_allocate	dual_ccci/include/ccci_md.h	/^    int is_allocate;$/;"	m	struct:ccci_reset_sta
is_autounmask	mach/mt6795/include/mach/eint.h	/^    unsigned int is_autounmask;$/;"	m	struct:EINT_HEADER
is_busy	dual_ccci/include/ccci_md.h	/^    int                        is_busy;$/;"	m	struct:__anon408
is_cpu_pdn	mach/mt6795/include/mach/mt_spm.h	325;"	d
is_cpu_pdn	mach/mt6795/include/mach/mt_spm_cpu.h	315;"	d
is_cpu_type	mach/mt6795/mt-smp.c	49;"	d	file:
is_cpu_type	mach/mt6795/mt_cpuidle.c	405;"	d	file:
is_cpu_type	mach/mt6795/mt_cpuidle64.c	418;"	d	file:
is_ddr_high_speed	mach/mt6795/include/mach/mt_spm.h	329;"	d
is_ddrphy_pdn	mach/mt6795/include/mach/mt_spm.h	327;"	d
is_ddrphy_pdn	mach/mt6795/include/mach/mt_spm_cpu.h	317;"	d
is_deb_en	mach/mt6795/eint.c	/^    unsigned int is_deb_en[EINT_MAX_CHANNEL];  $/;"	m	struct:__anon271	file:
is_deb_en	mach/mt6795/eint.c	/^  unsigned int is_deb_en[EINT_MAX_CHANNEL];$/;"	m	struct:__anon274	file:
is_dma_used	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^	uint32_t    is_dma_used;$/;"	m	struct:__anon258
is_dualvcore_pdn	mach/mt6795/include/mach/mt_spm.h	328;"	d
is_dualvcore_pdn	mach/mt6795/include/mach/mt_spm_cpu.h	318;"	d
is_exception_mode	eemcs/eemcs_expt.c	/^kal_bool is_exception_mode(EEMCS_EXCEPTION_STATE *mode)$/;"	f
is_first_boot	dual_ccci/ccci_md_main.c	/^    unsigned char        is_first_boot;$/;"	m	struct:_md_ctl_block	file:
is_fixed_freq	mach/mt6795/mt_cpufreq.c	/^	bool is_fixed_freq; \/\/ TODO: FIXME, rename (used by sysfs)$/;"	m	struct:mt_cpu_dvfs	file:
is_golden_log	mach/mt6795/mt_golden_setting.c	/^	unsigned int is_golden_log;$/;"	m	struct:golden	file:
is_hmp	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int is_hmp;$/;"	m	struct:hps_ctxt_struct
is_in_cpufreq	mach/mt6795/mt_cpufreq.c	/^bool is_in_cpufreq = 0;$/;"	v
is_in_cpufreq	mach/mt6795/mt_cpufreq_64.c	/^bool is_in_cpufreq = 0;$/;"	v
is_in_mem1pll_mode	mach/mt6795/include/mach/mt_spm.h	/^static inline bool is_in_mem1pll_mode(void)$/;"	f
is_infra_pdn	mach/mt6795/include/mach/mt_spm.h	326;"	d
is_infra_pdn	mach/mt6795/include/mach/mt_spm_cpu.h	316;"	d
is_mac_addr_duplicate	dual_ccci/ccmni.c	/^int is_mac_addr_duplicate(char *mac)$/;"	f
is_meta_mode	boot/mt_boot_common.c	/^EXPORT_SYMBOL(is_meta_mode);$/;"	v
is_meta_mode	boot/mt_boot_common.c	/^bool is_meta_mode(void)$/;"	f
is_modem_debug_ver	eemcs/eemcs_boot.c	/^int is_modem_debug_ver(void){$/;"	f
is_ondemand	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    atomic_t is_ondemand;$/;"	m	struct:hps_ctxt_struct
is_pmem_range	mach/mt6795/mt_devs.c	/^EXPORT_SYMBOL(is_pmem_range);$/;"	v
is_pmem_range	mach/mt6795/mt_devs.c	/^int is_pmem_range(unsigned long *base, unsigned long size)$/;"	f
is_reset	dual_ccci/include/ccci_md.h	/^    int is_reset;$/;"	m	struct:ccci_reset_sta
is_secondary_cpu_first_boot	mach/mt6795/mt-smp.c	/^static unsigned int is_secondary_cpu_first_boot;$/;"	v	file:
is_signfmt_v1	masp/asf/core/sec_signfmt_util.c	/^unsigned char is_signfmt_v1(SEC_IMG_HEADER *hdr)$/;"	f
is_signfmt_v2	masp/asf/core/sec_signfmt_util.c	/^unsigned char is_signfmt_v2(SEC_IMG_HEADER *hdr)$/;"	f
is_signfmt_v3	masp/asf/core/sec_signfmt_util.c	/^unsigned char is_signfmt_v3(SEC_IMG_HEADER *hdr)$/;"	f
is_signfmt_v4	masp/asf/core/sec_signfmt_util.c	/^unsigned char is_signfmt_v4(SEC_IMG_HEADER *hdr)$/;"	f
is_transfer_end	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^	uint32_t  is_transfer_end;$/;"	m	struct:__anon258
is_tx	eemcs/lte_dev_test_at.h	/^	kal_uint16 is_tx;	\/\/specific txq or rxq$/;"	m	struct:_athif_stopq_tst_cfg
is_tx	eemcs/lte_hif_sdio.h	/^	KAL_UINT32	is_tx ;     $/;"	m	struct:SDIO_PROC_QUEUE_HANDLE
is_valid_exception_port	eemcs/eemcs_expt.c	/^kal_bool is_valid_exception_port(KAL_UINT32 port_id, kal_bool is_rx)$/;"	f
is_valid_exception_tx_channel	eemcs/eemcs_expt.c	/^kal_bool is_valid_exception_tx_channel(CCCI_CHANNEL_T chn)$/;"	f
is_xboot_command	eemcs/eemcs_ccci.c	/^int is_xboot_command(struct sk_buff *skb)$/;"	f
isp_driver	mach/mt6795/isp.c	/^static struct platform_driver isp_driver = {$/;"	v	typeref:struct:platform_driver	file:
isp_driving_current	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  isp_driving_current;    \/\/mclk driving current$/;"	m	struct:imgsensor_info_struct
isp_irq_num	mach/mt6795/isp.c	/^static int isp_irq_num;$/;"	v	file:
isp_lock	mach/mt6795/isp.c	/^static spinlock_t isp_lock;$/;"	v	file:
isp_of_ids	mach/mt6795/camera_isp.c	/^static const struct of_device_id isp_of_ids[] = {$/;"	v	typeref:struct:of_device_id	file:
isp_sys_disable_op	mach/mt6795/mt_clkmgr.c	/^static int isp_sys_disable_op(struct subsys *sys)$/;"	f	file:
isp_sys_disable_op	mach/mt6795/mt_clkmgr_64.c	/^static int isp_sys_disable_op(struct subsys *sys)$/;"	f	file:
isp_sys_enable_op	mach/mt6795/mt_clkmgr.c	/^static int isp_sys_enable_op(struct subsys *sys)$/;"	f	file:
isp_sys_enable_op	mach/mt6795/mt_clkmgr_64.c	/^static int isp_sys_enable_op(struct subsys *sys)$/;"	f	file:
isp_sys_ops	mach/mt6795/mt_clkmgr.c	/^static struct subsys_ops isp_sys_ops = {$/;"	v	typeref:struct:subsys_ops	file:
isp_sys_ops	mach/mt6795/mt_clkmgr.c	/^static struct subsys_ops isp_sys_ops;$/;"	v	typeref:struct:subsys_ops	file:
isp_sys_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys_ops isp_sys_ops = {$/;"	v	typeref:struct:subsys_ops	file:
isp_sys_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys_ops isp_sys_ops;$/;"	v	typeref:struct:subsys_ops	file:
isp_wait_queue	mach/mt6795/isp.c	/^static wait_queue_head_t isp_wait_queue;$/;"	v	file:
isp_wake_lock	mach/mt6795/camera_isp.c	/^struct wake_lock isp_wake_lock;$/;"	v	typeref:struct:wake_lock
isp_work_queue	mach/mt6795/isp.c	/^static struct work_struct isp_work_queue;$/;"	v	typeref:struct:work_struct	file:
isr_cb	mach/mt6795/include/mach/dma.h	/^    void (*isr_cb)(void *);$/;"	m	struct:mt_gdma_conf
isr_notify	dual_ccci/include/ccif.h	/^    void (*isr_notify)(int);$/;"	m	struct:_ccif
it_ret_val	eemcs/eemcs_rpc.h	161;"	d
itctrl	mach/mt6795/mt_dormant.c	/^	unsigned itctrl;	\/*       960  ignore                                       *\/$/;"	m	struct:__anon276	file:
iten	mach/mt6795/include/mach/dma.h	/^    int iten;$/;"	m	struct:mt_gdma_conf
itr_pcsr	mach/mt6795/mt_dormant.c	/^	unsigned itr_pcsr;	\/*        33  ignore                                       *\/$/;"	m	struct:__anon276	file:
jbd_pdev	mach/mt6795/mt_devs.c	/^static struct platform_device jbd_pdev = {$/;"	v	typeref:struct:platform_device	file:
jiffies	dual_ccci/include/ccci_ipc.h	/^    unsigned long            jiffies;$/;"	m	struct:__anon369
jiffy_sched_clock_read	mach/mt6795/mt_gpt.c	/^static u32 notrace jiffy_sched_clock_read(void)$/;"	f	file:
jtag_gpio_mode	mach/mt6795/include/mach/md32_helper.h	/^enum jtag_gpio_mode$/;"	g
kal_bool	eemcs/eemcs_kal.h	36;"	d
kal_bool	eemcs/lte_dev_test_at.h	7;"	d
kal_bool	mach/mt6795/include/mach/mt_typedefs.h	/^} kal_bool;$/;"	t	typeref:enum:__anon90
kal_char	mach/mt6795/include/mach/mt_typedefs.h	/^typedef char            kal_char;$/;"	t
kal_int16	mach/mt6795/include/mach/mt_typedefs.h	/^typedef signed short    kal_int16;$/;"	t
kal_int32	mach/mt6795/include/mach/mt_typedefs.h	/^typedef signed int      kal_int32;$/;"	t
kal_int64	mach/mt6795/include/mach/mt_typedefs.h	/^typedef long long       kal_int64;$/;"	t
kal_int8	mach/mt6795/include/mach/mt_typedefs.h	/^typedef signed char     kal_int8;$/;"	t
kal_uint16	eemcs/eemcs_kal.h	34;"	d
kal_uint16	eemcs/lte_dev_test_at.h	5;"	d
kal_uint16	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned short  kal_uint16;$/;"	t
kal_uint32	eemcs/eemcs_kal.h	35;"	d
kal_uint32	eemcs/lte_dev_test_at.h	6;"	d
kal_uint32	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned int    kal_uint32;$/;"	t
kal_uint64	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned long long  kal_uint64;$/;"	t
kal_uint8	eemcs/eemcs_kal.h	33;"	d
kal_uint8	eemcs/lte_dev_test_at.h	4;"	d
kal_uint8	mach/mt6795/include/mach/mt_typedefs.h	/^typedef unsigned char   kal_uint8;$/;"	t
kcfg_setting_show	ccci_util/ccci_util_lib_sys.c	/^static ssize_t kcfg_setting_show(char *buf)$/;"	f	file:
kcfg_setting_store	ccci_util/ccci_util_lib_sys.c	/^static ssize_t kcfg_setting_store(const char *buf, size_t count)$/;"	f	file:
kcol	masp/asf/core/alg_aes_legacy.c	/^    int kcol;$/;"	m	struct:__anon472	file:
kdCISModulePowerOn	mach/mt6795/a53ml/camera/camera/kd_camera_hw.c	/^EXPORT_SYMBOL(kdCISModulePowerOn);$/;"	v
kdCISModulePowerOn	mach/mt6795/a53ml/camera/camera/kd_camera_hw.c	/^int kdCISModulePowerOn(CAMERA_DUAL_CAMERA_SENSOR_ENUM SensorIdx, char *currSensorName, BOOL On, char* mode_name)$/;"	f
kdCISModulePowerOn	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	/^EXPORT_SYMBOL(kdCISModulePowerOn);$/;"	v
kdCISModulePowerOn	mach/mt6795/hiau_ml/camera/camera/kd_camera_hw.c	/^int kdCISModulePowerOn(CAMERA_DUAL_CAMERA_SENSOR_ENUM SensorIdx, char *currSensorName, BOOL On, char* mode_name)$/;"	f
kdCISModulePowerOn	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	/^EXPORT_SYMBOL(kdCISModulePowerOn);$/;"	v
kdCISModulePowerOn	mach/mt6795/irmn6795_hiau_64/camera/camera/kd_camera_hw.c	/^int kdCISModulePowerOn(CAMERA_DUAL_CAMERA_SENSOR_ENUM SensorIdx, char *currSensorName, BOOL On, char* mode_name)$/;"	f
kd_cam_cal_dev	mach/mt6795/irmn6795_hiau_64/cam_cal/dummy_eeprom/dummy_cam_cal.c	/^static struct i2c_board_info __initdata kd_cam_cal_dev={ I2C_BOARD_INFO("dummy_cam_cal", 0xAB>>1)}; \/\/make dummy_eeprom co-exist$/;"	v	typeref:struct:__initdata	file:
kd_cam_cal_dev	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static struct i2c_board_info __initdata kd_cam_cal_dev={ I2C_BOARD_INFO(CAM_CAL_DRVNAME, T4KA7_OTP_DEVICE_ID>>1)};$/;"	v	typeref:struct:__initdata	file:
ke_destroy_log	aee/aed/aed-main.c	/^static void ke_destroy_log(void)$/;"	f	file:
ke_gen_backtrace_msg	aee/aed/aed-main.c	/^static void ke_gen_backtrace_msg(void)$/;"	f	file:
ke_gen_class_msg	aee/aed/aed-main.c	/^static void ke_gen_class_msg(void)$/;"	f	file:
ke_gen_detail_msg	aee/aed/aed-main.c	/^static void ke_gen_detail_msg(const AE_Msg *req_msg)$/;"	f	file:
ke_gen_ind_msg	aee/aed/aed-main.c	/^static void ke_gen_ind_msg(struct aee_oops *oops)$/;"	f	file:
ke_gen_module_msg	aee/aed/aed-main.c	/^static void ke_gen_module_msg(void)$/;"	f	file:
ke_gen_notavail_msg	aee/aed/aed-main.c	/^static void ke_gen_notavail_msg(void)$/;"	f	file:
ke_gen_process_msg	aee/aed/aed-main.c	/^static void ke_gen_process_msg(void)$/;"	f	file:
ke_gen_type_msg	aee/aed/aed-main.c	/^static void ke_gen_type_msg(void)$/;"	f	file:
ke_gen_user_reg_msg	aee/aed/aed-main.c	/^static void ke_gen_user_reg_msg(void)$/;"	f	file:
ke_gen_userbacktrace_msg	aee/aed/aed-main.c	/^static void ke_gen_userbacktrace_msg(void)$/;"	f	file:
ke_gen_usermaps_msg	aee/aed/aed-main.c	/^static void ke_gen_usermaps_msg(void)$/;"	f	file:
ke_log_avail	aee/aed/aed-main.c	/^static int ke_log_avail(void)$/;"	f	file:
ke_queue	aee/aed/aed-main.c	/^static struct aee_req_queue ke_queue;$/;"	v	typeref:struct:aee_req_queue	file:
ke_queue_request	aee/aed/aed-main.c	/^static void ke_queue_request(struct aee_oops *oops)$/;"	f	file:
ke_work	aee/aed/aed-main.c	/^static struct work_struct ke_work;$/;"	v	typeref:struct:work_struct	file:
ke_worker	aee/aed/aed-main.c	/^static void ke_worker(struct work_struct *work)$/;"	f	file:
kend	aee/ipanic/ipanic.h	/^	unsigned long kend;	\/* end kernel addr of memory dump *\/$/;"	m	struct:ipanic_memory_block
kerec	aee/aed/aed-main.c	/^	struct aed_kerec kerec;$/;"	m	struct:aed_dev	typeref:struct:aed_dev::aed_kerec	file:
kernel_addr_valid	aee/mrdump/mrdump_mini.c	/^int kernel_addr_valid(unsigned long addr)$/;"	f
kernel_api	aee/aed/aed-main.c	/^static struct aee_kernel_api kernel_api = {$/;"	v	typeref:struct:aee_kernel_api	file:
kernel_mem_sz	mach/mt6795/mt_devs.c	/^__u64 kernel_mem_sz = 0x0;       $/;"	v
kernel_port_ops	eccci/port_kernel.c	/^struct ccci_port_ops kernel_port_ops = {$/;"	v	typeref:struct:ccci_port_ops
kernel_reportAPI	aee/aed/aed-main.c	/^static void kernel_reportAPI(const AE_DEFECT_ATTR attr, const int db_opt, const char *module,$/;"	f	file:
kewait	aee/aed/aed-main.c	/^	wait_queue_head_t kewait;$/;"	m	struct:aed_dev	file:
key_1	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	44;"	d
key_1	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	47;"	d
key_1	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	44;"	d
key_1	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	47;"	d
key_2	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	45;"	d
key_2	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	48;"	d
key_2	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	45;"	d
key_2	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	48;"	d
key_3	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	46;"	d
key_3	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	49;"	d
key_3	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	46;"	d
key_3	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	49;"	d
key_4	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	47;"	d
key_4	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	50;"	d
key_4	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	47;"	d
key_4	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	50;"	d
key_rsa_d	masp/asf/asf_inc/sec_cust_struct.h	/^    unsigned char                   key_rsa_d[RSA_KEY_MAX_LEN*2]; \/\/ string. number base = 16$/;"	m	struct:_CUST_SEC_INTER
key_rsa_e	masp/asf/asf_inc/sec_cust_struct.h	/^    unsigned char                   key_rsa_e[RSA_E_KEY_LEN]; \/\/ string. number base = 16$/;"	m	struct:_CUST_SEC_INTER
key_rsa_n	masp/asf/asf_inc/sec_cust_struct.h	/^    unsigned char                   key_rsa_n[RSA_KEY_MAX_LEN*2]; \/\/ string. number base = 16$/;"	m	struct:_CUST_SEC_INTER
keysched	masp/asf/core/alg_aes_legacy.c	/^    ulong keysched[0];$/;"	m	struct:__anon472	file:
kfifo_lock	eemcs/eemcs_expt_ut.h	/^    spinlock_t kfifo_lock;$/;"	m	struct:EEMCS_EXPT_UT_st
khz_big	mach/mt6795/include/mach/mt_cpufreq.h	/^	unsigned int khz_big;$/;"	m	struct:mt_cpu_power_tbl
khz_little	mach/mt6795/include/mach/mt_cpufreq.h	/^	unsigned int khz_little;$/;"	m	struct:mt_cpu_power_tbl
kick_hif_process	eemcs/lte_df_main.h	/^	struct mtlte_df_to_hif_callback kick_hif_process ;$/;"	m	struct:mtlte_df_core	typeref:struct:mtlte_df_core::mtlte_df_to_hif_callback
kick_sched_thread	eccci/modem_ut.c	/^static void kick_sched_thread(struct md_ut_ctrl *md_ctrl)$/;"	f	file:
kobj	ccci_util/ccci_util_lib_sys.c	/^	struct kobject kobj;$/;"	m	struct:ccci_info	typeref:struct:ccci_info::kobject	file:
kobj	dual_ccci/ccci_mk_node.c	/^    struct kobject kobj;$/;"	m	struct:ccci_info	typeref:struct:ccci_info::kobject	file:
kobj	eccci/ccci_core.h	/^	struct kobject kobj;$/;"	m	struct:ccci_modem	typeref:struct:ccci_modem::kobject
kobj	uart/uart.c	/^    struct kobject kobj;$/;"	m	struct:mtuart_sysobj	typeref:struct:mtuart_sysobj::kobject	file:
kp_kpd_irq_handler	aee/aed/aed-debug.c	/^static struct kprobe kp_kpd_irq_handler = {$/;"	v	typeref:struct:kprobe	file:
kpad_ctrl	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    kpad_ctrl[2];       \/*0x0E00 ~ 0x0E1F: 	32 bytes*\/$/;"	m	struct:__anon129
kpd_backlight_handler	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	69;"	d
kpd_backlight_handler	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	69;"	d
kpd_disable_backlight	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	68;"	d
kpd_disable_backlight	mach/mt6795/hiau_ml/keypad/mtk_kpd_bkl.c	/^void kpd_disable_backlight(void)$/;"	f
kpd_disable_backlight	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	68;"	d
kpd_disable_backlight	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd_bkl.c	/^void kpd_disable_backlight(void)$/;"	f
kpd_enable_backlight	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	67;"	d
kpd_enable_backlight	mach/mt6795/hiau_ml/keypad/mtk_kpd_bkl.c	/^void kpd_enable_backlight(void)$/;"	f
kpd_enable_backlight	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	67;"	d
kpd_enable_backlight	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd_bkl.c	/^void kpd_enable_backlight(void)$/;"	f
kpd_pdev	mach/mt6795/mt_devs.c	/^static struct platform_device kpd_pdev = {$/;"	v	typeref:struct:platform_device	file:
kpd_pwrkey_pmic_handler	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	/^static inline void kpd_pwrkey_pmic_handler(unsigned long data)$/;"	f
kpd_pwrkey_pmic_handler	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	/^static inline void kpd_pwrkey_pmic_handler(unsigned long data)$/;"	f
kpd_set_backlight	mach/mt6795/hiau_ml/keypad/mtk_kpd_bkl.c	/^void kpd_set_backlight(bool onoff, void *val1, void *val2)$/;"	f
kpd_set_backlight	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd_bkl.c	/^void kpd_set_backlight(bool onoff, void *val1, void *val2)$/;"	f
kref	eemcs/lte_dev_test.h	/^	struct kref kref;$/;"	m	struct:mtlte_dev	typeref:struct:mtlte_dev::kref
kstart	aee/ipanic/ipanic.h	/^	unsigned long kstart;	\/* start kernel addr of memory dump *\/$/;"	m	struct:ipanic_memory_block
ksysfs_bootinfo_exit	aee/common/reboot-reason.c	/^void ksysfs_bootinfo_exit(void)$/;"	f
ksysfs_bootinfo_init	aee/common/reboot-reason.c	/^int ksysfs_bootinfo_init(void)$/;"	f
kwdt_thread_test	aee/aed/aed-debug.c	/^static int kwdt_thread_test(void *arg)$/;"	f	file:
l2_en	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    int l2_en;$/;"	m	struct:__anon250
l2actlr	mach/mt6795/mt_cpuidle64.c	/^                unsigned long l2ectlr, l2actlr;$/;"	m	struct:system_context::_data_poc	file:
l2c_cfg	mach/mt6795/include/mach/mt_mon.h	/^struct l2c_cfg{$/;"	s
l2c_evt	mach/mt6795/include/mach/mt_mon.h	/^    u32 l2c_evt[2];$/;"	m	struct:l2c_cfg
l2ectlr	mach/mt6795/mt_cpuidle64.c	/^                unsigned long l2ectlr, l2actlr;$/;"	m	struct:system_context::_data_poc	file:
l2rstdisable	mach/mt6795/mt_cpuidle.c	/^	int l2rstdisable;$/;"	m	struct:cluster_context	file:
l2rstdisable	mach/mt6795/mt_cpuidle64.c	/^	int l2rstdisable;$/;"	m	struct:cluster_context	file:
l2rstdisable_rfcnt	mach/mt6795/mt_cpuidle.c	/^	int l2rstdisable_rfcnt;$/;"	m	struct:cluster_context	file:
l2rstdisable_rfcnt	mach/mt6795/mt_cpuidle64.c	/^	int l2rstdisable_rfcnt;$/;"	m	struct:cluster_context	file:
lar	mach/mt6795/mt_dormant.c	/^	unsigned lar;		\/*      1004  Unlock before restore                        *\/$/;"	m	struct:__anon276	file:
larb	mach/mt6795/include/mach/mt_smi.h	/^    int larb;		    $/;"	m	struct:__anon160
larb_backup	mach/mt6795/mt_clkmgr.c	/^static void larb_backup(int larb_idx)$/;"	f	file:
larb_backup	mach/mt6795/mt_clkmgr_64.c	/^static void larb_backup(int larb_idx)$/;"	f	file:
larb_clk_finish	mach/mt6795/mt_clkmgr.c	/^static void larb_clk_finish(int larb_idx)$/;"	f	file:
larb_clk_finish	mach/mt6795/mt_clkmgr_64.c	/^static void larb_clk_finish(int larb_idx)$/;"	f	file:
larb_clk_prepare	mach/mt6795/mt_clkmgr.c	/^static void larb_clk_prepare(int larb_idx)$/;"	f	file:
larb_clk_prepare	mach/mt6795/mt_clkmgr_64.c	/^static void larb_clk_prepare(int larb_idx)$/;"	f	file:
larb_idx	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^	unsigned int larb_idx;$/;"	m	struct:__anon253
larb_monitor	mach/mt6795/include/mach/mt_clkmgr.h	/^struct larb_monitor {$/;"	s
larb_param	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^		m4u_larb_restore_param_t larb_param;$/;"	m	union:__anon254::__anon255
larb_restore	mach/mt6795/mt_clkmgr.c	/^static void larb_restore(int larb_idx)$/;"	f	file:
larb_restore	mach/mt6795/mt_clkmgr_64.c	/^static void larb_restore(int larb_idx)$/;"	f	file:
lastAccessDate	mach/mt6795/include/mach/kdump_sdhc.h	/^    WORD    lastAccessDate;      \/\/ date of last file access$/;"	m	struct:__anon176
last_md_status	eccci/port_char.c	/^static int last_md_status[5];$/;"	v	file:
last_ops	ccci_util/ccci_private_log.c	/^	atomic_t last_ops; \/\/ 0 for write; 1 for read$/;"	m	struct:ccci_ring_buffer	file:
last_pc_dump_show	dbg_dump/dbg_dump.c	/^static ssize_t last_pc_dump_show(struct device_driver *driver, char *buf)$/;"	f	file:
last_pc_dump_store	dbg_dump/dbg_dump.c	/^static ssize_t last_pc_dump_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
last_pkt_node	dual_ccci/include/ccmni_pfp.h	/^    complete_ippkt_t *last_pkt_node;$/;"	m	struct:_ccmni_record_t
last_time_ns	mach/mt6795/mt_mem_bw.c	/^unsigned long long last_time_ns;$/;"	v
lastlog	aee/aed/aed-main.c	/^	struct aee_oops *lastlog;$/;"	m	struct:aed_kerec	typeref:struct:aed_kerec::aee_oops	file:
lb_data_pattern_e	eemcs/lte_dev_test_lib.h	/^}lb_data_pattern_e;$/;"	t	typeref:enum:_lb_data_pattern
lb_lock	eemcs/eemcs_expt_ut.h	/^    spinlock_t lb_lock;$/;"	m	struct:EEMCS_EXPT_UT_st
lb_sem	eemcs/eemcs_expt_ut.h	/^    struct semaphore lb_sem;$/;"	m	struct:EEMCS_EXPT_UT_st	typeref:struct:EEMCS_EXPT_UT_st::semaphore
leakage_core	mach/mt6795/mt_ptp.c	/^unsigned int leakage_core;$/;"	v
leakage_core	mach/mt6795/mt_ptp_64.c	/^unsigned int leakage_core;$/;"	v
leakage_gpu	mach/mt6795/mt_ptp.c	/^unsigned int leakage_gpu;$/;"	v
leakage_gpu	mach/mt6795/mt_ptp_64.c	/^unsigned int leakage_gpu;$/;"	v
leakage_sram1	mach/mt6795/mt_ptp.c	/^unsigned int leakage_sram1;$/;"	v
leakage_sram1	mach/mt6795/mt_ptp_64.c	/^unsigned int leakage_sram1;$/;"	v
leakage_sram2	mach/mt6795/mt_ptp.c	/^unsigned int leakage_sram2;$/;"	v
leakage_sram2	mach/mt6795/mt_ptp_64.c	/^unsigned int leakage_sram2;$/;"	v
leave_pasrdpd	mach/mt6795/mt_sleep.c	/^static void leave_pasrdpd(void)$/;"	f	file:
leave_pasrdpd	mach/mt6795/mt_sleep_64.c	/^static void leave_pasrdpd(void)$/;"	f	file:
len	aee/aed/aed.h	/^		unsigned int len;	\/* dynamic length argument *\/$/;"	m	union:__anon427::__anon430
len	dual_ccci/include/ccci_ipc.h	/^    uint32 len;$/;"	m	struct:__anon368
len	dual_ccci/include/ccci_layer.h	/^        unsigned int len;    \/\/ For stream len$/;"	m	union:_ccci_msg::__anon390
len	dual_ccci/include/ccci_layer.h	/^    unsigned int len;$/;"	m	struct:__anon386
len	dual_ccci/include/ccci_layer.h	/^    unsigned int len;$/;"	m	struct:_ccci_stream_msg
len	dual_ccci/include/ccci_rpc.h	/^   unsigned int len;$/;"	m	struct:__anon361
len	dual_ccci/include/ccmni_net.h	/^    unsigned len;$/;"	m	struct:__anon410
len	eccci/ccci_core.h	/^		u32 len;	$/;"	m	union:_ccci_msg::__anon436
len	eccci/port_kernel.h	/^	unsigned int len;$/;"	m	struct:rpc_pkt
len	eemcs/eemcs_boot.h	/^    KAL_UINT32      len;$/;"	m	struct:XBOOT_CMD_GETBIN_st
len	eemcs/eemcs_fs_ut.c	/^   KAL_UINT32 len;$/;"	m	struct:FS_CCCI_LV_STRUC	file:
len	eemcs/eemcs_md.h	/^    KAL_UINT32 len;$/;"	m	struct:RUNTIME_BUFF_st
len	eemcs/eemcs_rpc.h	/^   unsigned int len;$/;"	m	struct:__anon330
len	eemcs/lte_dev_test.h	/^	kal_uint16 	len;$/;"	m	struct:_athif_cmd
len	eemcs/lte_dev_test.h	/^	kal_uint16 	len;$/;"	m	struct:_athif_status
len	eemcs/lte_dev_test_at.h	/^	kal_uint32 len;$/;"	m	struct:_athif_mem_tst_cfg
len	mach/mt6795/include/mach/i2c.h	/^	u16 len;		\/* msg length                           *\/$/;"	m	struct:mt_i2c_msg
len	mach/mt6795/include/mach/md32_ipi.h	/^    unsigned int len;$/;"	m	struct:share_obj
len	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^    uint32_t            len;        \/**< Length of data to process or buffer *\/$/;"	m	struct:__anon235
len	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^    uint32_t            len;$/;"	m	struct:__anon236
len	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^	uint32_t	len;$/;"	m	struct:__anon258
len	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^    uint32_t            len;        \/**< Length of data to process or buffer *\/$/;"	m	struct:__anon256
len	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^    uint32_t            len;$/;"	m	struct:__anon257
len	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^    uint32_t            len;        \/**< Length of data to process or buffer *\/$/;"	m	struct:__anon239
len	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^    uint32_t            len;$/;"	m	struct:__anon240
len	masp/asf/asf_inc/rsa_def.h	/^    int len; $/;"	m	struct:__anon504
len	masp/asf/core/sec_mod_core.c	/^    unsigned int len;$/;"	m	struct:__anon473	file:
len_range_t	eemcs/lte_dev_test_at.h	/^}len_range_t;$/;"	t	typeref:struct:_len_range
length	dual_ccci/ccci_rpc_main.c	/^    unsigned length;$/;"	m	struct:_rpc_stream_msg_t	file:
length	dual_ccci/include/ccci_fs.h	/^    unsigned length;$/;"	m	struct:__anon413
length	dual_ccci/include/ccci_tty.h	/^    unsigned length;$/;"	m	struct:__anon357
length	eccci/ccci_ringbuf.h	/^        unsigned int length;$/;"	m	struct:ccci_ringbuf::__anon462
length	eccci/modem_ut.h	/^	int length;$/;"	m	struct:md_ut_queue
length	eemcs/lte_dev_test.h	/^    short length;$/;"	m	struct:_athif_init_cmd
length	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	length:12;$/;"	m	struct:SDIO_TX_SDU_HEADER::__anon298::__anon299
length_th	eccci/modem_ut.h	/^	int length_th;$/;"	m	struct:md_ut_queue
level	mach/mt6795/include/mach/mt_clkmgr.h	/^    int level;$/;"	m	struct:larb_monitor
lg_ch_rx_debug_enable	dual_ccci/ccci_init.c	/^unsigned long long lg_ch_rx_debug_enable[MAX_MD_NUM];$/;"	v
lg_ch_tx_debug_enable	dual_ccci/ccci_init.c	/^unsigned long long lg_ch_tx_debug_enable[MAX_MD_NUM];$/;"	v
lib_aes_dec	masp/asf/core/alg_aes_export.c	/^int lib_aes_dec(uchar* input_buf,  uint32 input_len, uchar* output_buf, uint32 output_len)$/;"	f
lib_aes_enc	masp/asf/core/alg_aes_export.c	/^int lib_aes_enc(uchar* input_buf,  uint32 input_len, uchar* output_buf, uint32 output_len)$/;"	f
lib_aes_init_key	masp/asf/core/alg_aes_export.c	/^int lib_aes_init_key(uchar* key_buf,  uint32 key_len, AES_VER ver)$/;"	f
lib_aes_init_vector	masp/asf/core/alg_aes_export.c	/^int lib_aes_init_vector(AES_VER ver)$/;"	f
lib_hash	masp/asf/crypto/rsa_lib.c	/^int lib_hash (uchar* data_buf,  uint32 data_len, uchar* hash_buf, uint32 hash_len)$/;"	f
lib_init_key	masp/asf/crypto/rsa_lib.c	/^int lib_init_key (uchar *nKey, uint32 nKey_len, uchar *eKey, uint32 eKey_len)$/;"	f
lib_obj	masp/Makefile	/^lib_obj := $(MTK_PLATFORM)\/module\/sec_mod.o$/;"	m
lib_sign	masp/asf/crypto/rsa_lib.c	/^int lib_sign(uchar* data_buf,  uint32 data_len, uchar* sig_buf, uint32 sig_len)$/;"	f
lib_ver	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned int                lib_ver;     $/;"	m	struct:__anon521
lib_verify	masp/asf/crypto/rsa_lib.c	/^int lib_verify (uchar* data_buf,  uint32 data_len, uchar* sig_buf, uint32 sig_len)$/;"	f
limit_max_freq_early_suspend	mach/mt6795/mt_cpufreq.c	/^	bool limit_max_freq_early_suspend; \/\/ TODO: rename (dvfs_disable_by_early_suspend)$/;"	m	struct:mt_cpu_dvfs	file:
limited_freq_by_hevc	mach/mt6795/mt_cpufreq.c	/^	unsigned int limited_freq_by_hevc;$/;"	m	struct:mt_cpu_dvfs	file:
limited_freq_by_hevc	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int limited_freq_by_hevc;$/;"	m	struct:mt_cpu_dvfs	file:
limited_max_freq	mach/mt6795/mt_cpufreq.c	/^	unsigned int limited_max_freq;$/;"	m	struct:mt_cpu_dvfs	file:
limited_max_freq	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int limited_max_freq;$/;"	m	struct:mt_cpu_dvfs	file:
limited_max_freq_by_user	mach/mt6795/mt_cpufreq.c	/^	unsigned int limited_max_freq_by_user;$/;"	m	struct:mt_cpu_dvfs	file:
limited_max_freq_by_user	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int limited_max_freq_by_user;$/;"	m	struct:mt_cpu_dvfs	file:
limited_max_ncpu	mach/mt6795/mt_cpufreq.c	/^	unsigned int limited_max_ncpu;$/;"	m	struct:mt_cpu_dvfs	file:
limited_max_ncpu	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int limited_max_ncpu;$/;"	m	struct:mt_cpu_dvfs	file:
limiter	mach/mt6795/include/mach/dma.h	/^    unsigned int limiter;$/;"	m	struct:mt_gdma_conf
line	mach/mt6795/mt_golden_setting.c	/^	unsigned int line;$/;"	m	struct:golden	file:
line	mach/mt6795/mt_golden_setting.c	/^	unsigned int line;$/;"	m	struct:snapshot	file:
line_length	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint32 line_length;            \/\/current linelength$/;"	m	struct:imgsensor_struct
line_num	dual_ccci/include/ccci_layer.h	/^            int line_num;$/;"	m	struct:dump_debug_info::__anon391::__anon392
line_num	dual_ccci/include/ccci_layer.h	/^            int line_num;$/;"	m	struct:dump_debug_info::__anon391::__anon394
line_num	eccci/ccci_core.h	/^			int line_num;$/;"	m	struct:dump_debug_info::__anon437::__anon438
line_num	eccci/ccci_core.h	/^			int line_num;$/;"	m	struct:dump_debug_info::__anon437::__anon440
line_num	eemcs/eemcs_expt.h	/^			int line_num;$/;"	m	struct:dump_debug_info::__anon345::__anon346
line_num	eemcs/eemcs_expt.h	/^			int line_num;$/;"	m	struct:dump_debug_info::__anon345::__anon348
linelength	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint32 linelength;            \/\/record different mode's linelength$/;"	m	struct:imgsensor_mode_struct
linenumber	dual_ccci/include/ccci_md.h	/^    unsigned int  linenumber;$/;"	m	struct:_ex_assert_fail_t
linenumber	eccci/ccci_core.h	/^	u32  linenumber;$/;"	m	struct:_ex_assert_fail_t
linenumber	eemcs/eemcs_expt.h	/^	unsigned int  linenumber;$/;"	m	struct:_ex_assert_fail_t
link	mach/mt6795/include/mach/mt_clkmgr.h	/^    struct list_head link;$/;"	m	struct:larb_monitor	typeref:struct:larb_monitor::list_head
link	mach/mt6795/mt_clkmgr.c	/^    struct list_head link;$/;"	m	struct:stat_node	typeref:struct:stat_node::list_head	file:
link	mach/mt6795/mt_clkmgr_64.c	/^    struct list_head link;$/;"	m	struct:stat_node	typeref:struct:stat_node::list_head	file:
list	aee/aed/aed-main.c	/^	struct list_head list;$/;"	m	struct:aed_eerec	typeref:struct:aed_eerec::list_head	file:
list	aee/aed/aed-main.c	/^	struct list_head list;$/;"	m	struct:aee_req_queue	typeref:struct:aee_req_queue::list_head	file:
list	conn_md/include/conn_md.h	/^	struct list_head list;$/;"	m	struct:_CONN_MD_QUEUE_	typeref:struct:_CONN_MD_QUEUE_::list_head
list	conn_md/include/conn_md.h	/^	struct list_head list;$/;"	m	struct:_CONN_MD_USER_LIST_	typeref:struct:_CONN_MD_USER_LIST_::list_head
list	dual_ccci/include/ccci_chrdev.h	/^    struct list_head list;$/;"	m	struct:recv_array	typeref:struct:recv_array::list_head
list	dual_ccci/include/ccci_ipc.h	/^    struct list_head list;$/;"	m	struct:__anon368	typeref:struct:__anon368::list_head
list	eemcs/eemcs_state.c	/^    struct list_head list;$/;"	m	struct:__anon338	typeref:struct:__anon338::list_head	file:
list	eemcs/eemcs_state.h	/^    struct list_head list;$/;"	m	struct:__anon284	typeref:struct:__anon284::list_head
little_cpu_id_max	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int little_cpu_id_max;$/;"	m	struct:hps_ctxt_struct
little_cpu_id_min	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int little_cpu_id_min;$/;"	m	struct:hps_ctxt_struct
little_cpumask	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    struct cpumask little_cpumask;$/;"	m	struct:hps_ctxt_struct	typeref:struct:hps_ctxt_struct::cpumask
little_det_ops	mach/mt6795/mt_ptp.c	/^static struct ptp_det_ops little_det_ops = {$/;"	v	typeref:struct:ptp_det_ops	file:
little_freq_backup	mach/mt6795/mt_cpufreq.c	/^static unsigned int little_freq_backup;$/;"	v	file:
little_num_base_perf_serv	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int little_num_base_perf_serv;$/;"	m	struct:hps_ctxt_struct
little_num_base_pnpmgr	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int little_num_base_pnpmgr;$/;"	m	struct:hps_ctxt_struct
little_num_limit_low_battery	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int little_num_limit_low_battery;$/;"	m	struct:hps_ctxt_struct
little_num_limit_pnpmgr	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int little_num_limit_pnpmgr;$/;"	m	struct:hps_ctxt_struct
little_num_limit_power_serv	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int little_num_limit_power_serv;$/;"	m	struct:hps_ctxt_struct
little_num_limit_thermal	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int little_num_limit_thermal;$/;"	m	struct:hps_ctxt_struct
little_num_limit_ultra_power_saving	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int little_num_limit_ultra_power_saving;$/;"	m	struct:hps_ctxt_struct
little_ops	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_dvfs_ops little_ops = {$/;"	v	typeref:struct:mt_cpu_dvfs_ops	file:
lk_meta_tag_info_collect	ccci_util/ccci_util_lib_fo.c	/^static void lk_meta_tag_info_collect(void)$/;"	f	file:
lks	masp/asf/core/sec_mod_core.c	/^static uint lks = 2;\/\/if sec is not enabled, this param will not be updated$/;"	v	file:
load	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int load;$/;"	m	struct:hps_cpu_ctxt_struct
load_cipher_firmware_v2	ccci_util/ccci_util_lib_load_img.c	/^static int load_cipher_firmware_v2(	int md_id, $/;"	f	file:
load_cipher_firmware_v2	eemcs/eemcs_boot.c	/^static int load_cipher_firmware_v2( int md_id, $/;"	f	file:
load_image	ccci_util/ccci_util_lib_load_img.c	/^static int load_image(int md_id, struct ccci_image_info* img_inf, char post_fix[])$/;"	f	file:
load_img_inf	dual_ccci/ccci_md_main.c	/^    char                load_img_inf[IMG_INF_LEN]; \/\/ For image_buf$/;"	m	struct:_md_ctl_block	file:
load_std_firmware	ccci_util/ccci_util_lib_load_img.c	/^static int load_std_firmware(	int md_id, $/;"	f	file:
load_std_firmware	eemcs/eemcs_boot.c	/^static int load_std_firmware(int md_id, $/;"	f	file:
load_type	eccci/ccci_core.h	/^	unsigned int load_type;$/;"	m	struct:ccci_modem_cfg
load_type_saving	eccci/ccci_core.h	/^	unsigned int load_type_saving;$/;"	m	struct:ccci_modem_cfg
local_AP_id_2_unify_id	dual_ccci/ccci_ipc.c	18;"	d	file:
local_AP_id_2_unify_id	eccci/port_ipc.c	31;"	d	file:
local_AP_id_2_unify_id	eemcs/eemcs_ipc.c	43;"	d	file:
local_MD_id_2_unify_id	dual_ccci/ccci_ipc.c	19;"	d	file:
local_MD_id_2_unify_id	eccci/port_ipc.c	32;"	d	file:
local_MD_id_2_unify_id	eemcs/eemcs_ipc.c	44;"	d	file:
local_fiq_enable	mach/mt6795/mt_cpuidle64.c	128;"	d	file:
local_para	conn_md/include/conn_md.h	/^	local_para_struct local_para;$/;"	m	struct:_CONN_MD_MSG_
local_para	eccci/port_ipc.h	/^typedef struct local_para {$/;"	s
local_para_ptr	dual_ccci/include/ccci_ipc.h	/^    local_para_struct    *local_para_ptr;$/;"	m	struct:ipc_ilm_struct
local_para_ptr	eccci/port_ipc.h	/^    struct local_para *local_para_ptr;$/;"	m	struct:__anon452	typeref:struct:__anon452::local_para
local_para_ptr	eccci/port_ipc.h	/^    u32 local_para_ptr;$/;"	m	struct:ccci_ipc_ilm
local_para_ptr	eemcs/eemcs_ipc.h	/^    local_para_struct    *local_para_ptr;$/;"	m	struct:ipc_ilm_struct
local_para_struct	dual_ccci/include/ccci_ipc.h	/^} local_para_struct ;$/;"	t	typeref:struct:__anon363
local_para_struct	eccci/port_ipc.h	/^} __attribute__ ((packed)) local_para_struct;$/;"	t	typeref:struct:local_para
local_para_struct	eemcs/eemcs_ipc.h	/^} local_para_struct ;$/;"	t	typeref:struct:__anon310
local_xx_id_2_unify_id	dual_ccci/ccci_ipc.c	/^static IPC_MSGSVC_TASKMAP_T *local_xx_id_2_unify_id(uint32 local_id,int AP)$/;"	f	file:
local_xx_id_2_unify_id	eccci/port_ipc.c	/^static struct ipc_task_id_map *local_xx_id_2_unify_id(u32 local_id,int AP)$/;"	f	file:
local_xx_id_2_unify_id	eemcs/eemcs_ipc.c	/^static IPC_MSGSVC_TASKMAP_T *local_xx_id_2_unify_id(uint32 local_id,int AP)$/;"	f	file:
localtimer_get_counter	mach/mt6795/ca53_timer.c	/^unsigned long localtimer_get_counter(void)$/;"	f
localtimer_get_counter	mach/mt6795/ca7_timer.c	/^unsigned long localtimer_get_counter(void)$/;"	f
localtimer_get_phy_count	mach/mt6795/mt_cpuxgpt.c	/^u64 localtimer_get_phy_count(void)$/;"	f
localtimer_get_phy_count	mach/mt6795/mt_cpuxgpt_ca53.c	/^EXPORT_SYMBOL(localtimer_get_phy_count);$/;"	v
localtimer_get_phy_count	mach/mt6795/mt_cpuxgpt_ca53.c	/^u64 localtimer_get_phy_count(void)$/;"	f
localtimer_info	mach/mt6795/ca7_timer.c	/^struct localtimer_info {$/;"	s	file:
localtimer_set_next_event	mach/mt6795/ca53_timer.c	/^int localtimer_set_next_event(unsigned long evt)$/;"	f
localtimer_set_next_event	mach/mt6795/ca7_timer.c	/^int localtimer_set_next_event(unsigned long evt)$/;"	f
lock	aee/aed/aed-main.c	/^	spinlock_t lock;$/;"	m	struct:aee_req_queue	file:
lock	conn_md/include/conn_md.h	/^	struct mutex lock;	\/*lock for user add\/delete\/check *\/$/;"	m	struct:_CONN_MD_USER_LIST_	typeref:struct:_CONN_MD_USER_LIST_::mutex
lock	conn_md/include/conn_md.h	/^	struct mutex lock;$/;"	m	struct:_CONN_MD_QUEUE_	typeref:struct:_CONN_MD_QUEUE_::mutex
lock	conn_md/include/conn_md_dump.h	/^	struct mutex lock;$/;"	m	struct:_CONN_MD_DMP_MSG_LOG_	typeref:struct:_CONN_MD_DMP_MSG_LOG_::mutex
lock	dual_ccci/include/ccci_chrdev.h	/^    spinlock_t                lock;$/;"	m	struct:_ccci_vir_client
lock	dual_ccci/include/ccci_chrdev.h	/^    spinlock_t            lock;$/;"	m	struct:ccci_dev_client
lock	dual_ccci/include/ccci_ipc.h	/^    spinlock_t                lock;$/;"	m	struct:__anon369
lock	dual_ccci/include/ccci_md.h	/^    spinlock_t                lock;$/;"	m	struct:__anon408
lock	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    struct mutex lock;                          $/;"	m	struct:hps_ctxt_struct	typeref:struct:hps_ctxt_struct::mutex
lock	masp/mt6795/module/sec_mod.h	/^    spinlock_t            lock;$/;"	m	struct:sec_mod
lock_info	masp/asf/asf_inc/sec_cfg_v1.h	/^    IMAGE_DL_LOCK_INFO          lock_info[MAX_IMG_LOCK_COUNT];$/;"	m	struct:__anon519
lock_md_dormant	dual_ccci/ccci_md_main.c	/^void lock_md_dormant(int md_id)$/;"	f
lock_not_all	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned char               lock_not_all;    $/;"	m	struct:__anon519
lock_table	masp/asf/asf_inc/sec_cfg_v1.h	/^    SECURE_DL_LOCK_TABLE        lock_table;  $/;"	m	struct:__anon521
log	dual_ccci/ccci_statistics.c	/^    ccci_log_t        log[CCCI_LOG_MAX_LEN];$/;"	m	struct:_logic_ch_record	file:
log	masp/asf/core/alg_aes_so.c	/^static int log[T_SZ];$/;"	v	file:
log_buff	mach/mt6795/include/mach/mt_mon.h	/^    struct mt_mon_log *log_buff;$/;"	m	struct:mtk_monitor	typeref:struct:mtk_monitor::mt_mon_log
log_count	dual_ccci/ccmni_v2_net.c	/^    int                 log_count;$/;"	m	struct:__anon355	file:
log_idx	aee/ipanic/ipanic_log.c	/^u8 *log_idx;$/;"	v
log_idx	dual_ccci/ccci_statistics.c	/^    int        log_idx;$/;"	m	struct:_logic_ch_record	file:
log_rest	aee/ipanic/ipanic_log.c	/^size_t log_rest;$/;"	v
log_sdio_buf_pool	eemcs/lte_hif_sdio.c	/^KAL_UINT32 log_sdio_buf_pool = 0;$/;"	v
log_sdio_dl_history	eemcs/lte_hif_sdio.c	/^KAL_UINT32 log_sdio_dl_history = 1;$/;"	v
log_sdio_dl_now	eemcs/lte_hif_sdio.c	/^KAL_UINT32 log_sdio_dl_now = 0;$/;"	v
log_sdio_print_now	eemcs/lte_hif_sdio.c	/^KAL_UINT32 log_sdio_print_now = 0;$/;"	v
log_sdio_ul_history	eemcs/lte_hif_sdio.c	/^KAL_UINT32 log_sdio_ul_history = 1;$/;"	v
log_sdio_ul_now	eemcs/lte_hif_sdio.c	/^KAL_UINT32 log_sdio_ul_now = 0;$/;"	v
log_sdio_ul_txqcnt	eemcs/lte_hif_sdio.c	/^KAL_UINT32 log_sdio_ul_txqcnt= 0;$/;"	v
log_skb_list	eemcs/eemcs_boot_trace.h	/^    struct sk_buff_head log_skb_list;$/;"	m	struct:EEMCS_BOOT_TRACE_st	typeref:struct:EEMCS_BOOT_TRACE_st::sk_buff_head
log_temp	aee/ipanic/ipanic_log.c	/^u8 *log_temp;$/;"	v
log_wq	ccci_util/ccci_private_log.c	/^	wait_queue_head_t log_wq;$/;"	m	struct:ccci_ring_buffer	file:
logic_ch_pkt_cnt	eccci/modem_cldma.h	/^	unsigned long logic_ch_pkt_cnt[CCCI_MAX_CH_NUM];$/;"	m	struct:md_cd_ctrl
logic_ch_record_t	dual_ccci/ccci_statistics.c	/^}logic_ch_record_t;$/;"	t	typeref:struct:_logic_ch_record	file:
logic_ch_static_info_tab	dual_ccci/ccci_logical.c	/^const logic_channel_static_info_t logic_ch_static_info_tab[] = $/;"	v
logic_channel_info_t	dual_ccci/include/ccci_layer.h	/^}logic_channel_info_t;$/;"	t	typeref:struct:_logic_channel_info
logic_channel_static_info_t	dual_ccci/include/ccci_layer.h	/^}logic_channel_static_info_t;$/;"	t	typeref:struct:_logic_channel_static_info
logic_dispatch_ctl_block_t	dual_ccci/include/ccci_layer.h	/^}logic_dispatch_ctl_block_t;$/;"	t	typeref:struct:_logic_dispatch_ctl_block
logic_dispatch_ctlb	dual_ccci/ccci_logical.c	/^static logic_dispatch_ctl_block_t *logic_dispatch_ctlb[MAX_MD_NUM];$/;"	v	file:
logic_layer_ch_record_dump	dual_ccci/ccci_statistics.c	/^void logic_layer_ch_record_dump(int md_id, int ch)$/;"	f
logic_layer_reset	dual_ccci/ccci_logical.c	/^int logic_layer_reset(int md_id)$/;"	f
loop_end	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32 loop_end;                \/\/ end indicator of loop to do file test$/;"	m	struct:EEMCS_FS_UT_SET_st	file:
loop_start	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32 loop_start;              \/\/ start indicator of loop to do file test$/;"	m	struct:EEMCS_FS_UT_SET_st	file:
low_duration	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	int low_duration;$/;"	m	struct:PWM_config
low_duration	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	int low_duration;$/;"	m	struct:PWM_config
low_freq_cha_setting_addr	mach/mt6795/include/mach/mt_dramc.h	/^    unsigned long low_freq_cha_setting_addr;$/;"	m	struct:__anon91
low_freq_chb_setting_addr	mach/mt6795/include/mach/mt_dramc.h	/^    unsigned long low_freq_chb_setting_addr;$/;"	m	struct:__anon91
low_freq_pll_setting_addr	mach/mt6795/include/mach/mt_dramc.h	/^    unsigned long low_freq_pll_setting_addr;$/;"	m	struct:__anon91
low_power_notify	eccci/ccci_core.h	/^	int (*low_power_notify)(struct ccci_modem *md, LOW_POEWR_NOTIFY_TYPE type, int level);$/;"	m	struct:ccci_modem_ops
lowbnd	mach/mt6795/include/mach/mt_freqhopping.h	/^	unsigned int 	 lowbnd;$/;"	m	struct:freqhopping_ssc
lp_reserved	eemcs/eemcs_ipc.h	/^	uint8  lp_reserved;$/;"	m	struct:__anon310
lsc	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   lsc;$/;"	m	struct:__anon205
lsr	mach/mt6795/mt_dormant.c	/^	unsigned const lsr;	\/*      1005  ignore                                       *\/$/;"	m	struct:__anon276	file:
lsr_status_entry	uart/uart.c	/^struct mtuart_entry lsr_status_entry = {$/;"	v	typeref:struct:mtuart_entry
lte_autok_finish	eemcs/lte_main.c	/^volatile int lte_autok_finish = 0;$/;"	v
lte_autok_proc_ops	eemcs/lte_main.c	/^static const struct file_operations lte_autok_proc_ops = {$/;"	v	typeref:struct:file_operations	file:
lte_autok_readproc	eemcs/lte_main.c	/^static int lte_autok_readproc(struct file *file, char *buffer, size_t count, loff_t *data)$/;"	f	file:
lte_autok_running	eemcs/lte_main.c	/^volatile int lte_autok_running = 0;$/;"	v
lte_autok_writeproc	eemcs/lte_main.c	/^static int lte_autok_writeproc(struct file *file,const char *buffer,$/;"	f	file:
lte_det_ops	mach/mt6795/mt_ptp_64.c	/^static struct ptp_det_ops lte_det_ops = {$/;"	v	typeref:struct:ptp_det_ops	file:
lte_dev	eemcs/lte_main.c	/^static struct mtlte_dev lte_dev ;$/;"	v	typeref:struct:mtlte_dev	file:
lte_dev_p	eemcs/lte_main.c	/^struct mtlte_dev *lte_dev_p = &lte_dev; $/;"	v	typeref:struct:mtlte_dev
lte_df_core	eemcs/lte_df_main.c	/^static struct mtlte_df_core lte_df_core ;$/;"	v	typeref:struct:mtlte_df_core	file:
lte_expt_priv	eemcs/lte_expt.c	/^static struct mtlte_expt_priv lte_expt_priv ;$/;"	v	typeref:struct:mtlte_expt_priv	file:
lte_jiffies_before	eemcs/lte_hif_sdio.c	/^KAL_UINT32 lte_jiffies_before, lte_jiffies_now, lte_time_diff_sec;$/;"	v
lte_jiffies_now	eemcs/lte_hif_sdio.c	/^KAL_UINT32 lte_jiffies_before, lte_jiffies_now, lte_time_diff_sec;$/;"	v
lte_kal_debug_level	eemcs/lte_main.c	/^unsigned int lte_kal_debug_level = DBG_ERROR;$/;"	v
lte_online_cpu	eemcs/lte_hif_sdio.c	/^static KAL_INT32 lte_online_cpu;$/;"	v	file:
lte_sdio_cb_msdc_err	eemcs/lte_dev_sdio_hal.c	/^MTLTE_HAL_TO_HIF_CALLBACK lte_sdio_cb_msdc_err = NULL;$/;"	v
lte_sdio_func	eemcs/lte_dev_sdio_hal.c	/^struct sdio_func *lte_sdio_func = NULL;$/;"	v	typeref:struct:sdio_func
lte_test_ttydev	eemcs/lte_dev_test.c	/^static struct mtlte_ttydev lte_test_ttydev ;$/;"	v	typeref:struct:mtlte_ttydev	file:
lte_testdev_tty_driver	eemcs/lte_dev_test.c	/^static struct tty_driver *lte_testdev_tty_driver ;$/;"	v	typeref:struct:tty_driver	file:
lte_testdev_tty_port_ptr	eemcs/lte_dev_test.c	/^struct tty_port *lte_testdev_tty_port_ptr;$/;"	v	typeref:struct:tty_port
lte_time_diff_sec	eemcs/lte_hif_sdio.c	/^KAL_UINT32 lte_jiffies_before, lte_jiffies_now, lte_time_diff_sec;$/;"	v
m4u_add_param_t	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^}m4u_add_param_t;$/;"	t	typeref:struct:__anon246
m4u_buf_param_t	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^}m4u_buf_param_t;$/;"	t	typeref:struct:__anon249
m4u_callback_ret	mach/mt6795/include/mach/m4u.h	/^typedef enum m4u_callback_ret $/;"	g
m4u_callback_ret_t	mach/mt6795/include/mach/m4u.h	/^}m4u_callback_ret_t;$/;"	t	typeref:enum:m4u_callback_ret
m4u_cfg_port_array_param_t	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^}m4u_cfg_port_array_param_t;$/;"	t	typeref:struct:__anon252
m4u_cfg_port_param_t	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^}m4u_cfg_port_param_t;$/;"	t	typeref:struct:__anon248
m4u_client_t	mach/mt6795/include/mach/m4u.h	/^} m4u_client_t;$/;"	t	typeref:struct:__anon110
m4u_cmd_t	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^}m4u_cmd_t;$/;"	t	typeref:enum:__anon245
m4u_fault_callback_t	mach/mt6795/include/mach/m4u.h	/^typedef m4u_callback_ret_t (m4u_fault_callback_t)(int port, unsigned int mva, void* data);$/;"	t
m4u_init_param_t	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^}m4u_init_param_t;$/;"	t	typeref:struct:__anon250
m4u_larb_restore_param_t	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^}m4u_larb_restore_param_t;$/;"	t	typeref:struct:__anon253
m4u_msg_t	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^} m4u_msg_t;$/;"	t	typeref:struct:__anon254
m4u_port_array	mach/mt6795/include/mach/m4u.h	/^struct m4u_port_array$/;"	s
m4u_port_array	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^	unsigned char m4u_port_array[(M4U_PORT_NR+1)\/2];$/;"	m	struct:__anon252
m4u_reclaim_mva_callback_t	mach/mt6795/include/mach/m4u.h	/^typedef m4u_callback_ret_t (m4u_reclaim_mva_callback_t)(int alloc_port, unsigned int mva, $/;"	t
m4u_session_param_t	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^}m4u_session_param_t;$/;"	t	typeref:struct:__anon247
m4u_systrace_param_t	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^}m4u_systrace_param_t;$/;"	t	typeref:struct:__anon251
mA	mach/mt6795/mt_spower_data.h	/^	int mA[VSIZE];$/;"	m	struct:temperature_row_s
mA	mach/mt6795/mt_spower_data.h	404;"	d
mDDR	mach/mt6795/fliper/fliper.c	/^  mDDR,$/;"	e	enum:__anon26	file:
mDDR	mach/mt6795/include/mach/emi_bwl.h	/^  mDDR,$/;"	e	enum:__anon147
mFwRcnt	mach/mt6795/camera_isp.c	/^static volatile FW_RCNT_CTRL mFwRcnt = {{{0} }, {0}, {0}, {0}, {0} };$/;"	v	file:
mV	mach/mt6795/mt_spower_data.h	/^	int mV[VSIZE];$/;"	m	struct:voltage_row_s
mV	mach/mt6795/mt_spower_data.h	405;"	d
m_CurrentPPB	mach/mt6795/camera_isp.c	/^volatile static MUINT32 m_CurrentPPB;$/;"	v	file:
m_LastMNum	mach/mt6795/camera_isp.c	/^static MUINT32 m_LastMNum[_rt_dma_max_] = {0}; $/;"	v	file:
m_SEC_BOOT_CHECK_PART	masp/asf/asf_inc/sec_rom_info.h	/^    AND_SECBOOT_CHECK_PART_T        m_SEC_BOOT_CHECK_PART; $/;"	m	struct:__anon503
m_SEC_CTRL	masp/asf/asf_inc/sec_rom_info.h	/^    AND_SECCTRL_T                   m_SEC_CTRL;         \/* CUSTOMER :$/;"	m	struct:__anon503
m_SEC_KEY	masp/asf/asf_inc/sec_rom_info.h	/^    AND_SECKEY_T                    m_SEC_KEY;          \/* CUSTOMER :$/;"	m	struct:__anon503
m_T_STAMP	mach/mt6795/camera_isp.c	/^    static T_STAMP m_T_STAMP = {0};$/;"	v	file:
m_ac_length	masp/asf/asf_inc/sec_rom_info.h	/^    unsigned int                    m_ac_length;        \/* MTK : $/;"	m	struct:__anon503
m_ac_offset	masp/asf/asf_inc/sec_rom_info.h	/^    unsigned int                    m_ac_offset;        \/* MTK : $/;"	m	struct:__anon503
m_andro	masp/asf/asf_inc/sec_secroimg.h	/^    AND_AC_ANDRO_T                      m_andro;    \/* 0xBA0  : 2976 *\/$/;"	m	struct:__anon487
m_attrs	dual_ccci/include/ccci_layer.h	/^    unsigned int    m_attrs;$/;"	m	struct:_logic_channel_info
m_attrs	dual_ccci/include/ccci_layer.h	/^    unsigned int    m_attrs;$/;"	m	struct:_logic_channel_static_info
m_call_back	dual_ccci/include/ccci_layer.h	/^    void            (*m_call_back)(void*);$/;"	m	struct:_logic_channel_info
m_ccif	dual_ccci/include/ccci_layer.h	/^    ccif_t                    *m_ccif;$/;"	m	struct:_logic_dispatch_ctl_block
m_ccif_type	dual_ccci/include/ccif.h	/^    unsigned int        m_ccif_type;$/;"	m	struct:_ccif
m_ch_id	dual_ccci/include/ccci_layer.h	/^    unsigned int    m_ch_id;$/;"	m	struct:_logic_channel_info
m_ch_id	dual_ccci/include/ccci_layer.h	/^    unsigned int    m_ch_id;$/;"	m	struct:_logic_channel_static_info
m_ch_name	dual_ccci/include/ccci_layer.h	/^    char*            m_ch_name;$/;"	m	struct:_logic_channel_info
m_ch_name	dual_ccci/include/ccci_layer.h	/^    char*            m_ch_name;$/;"	m	struct:_logic_channel_static_info
m_dispatch_tasklet	dual_ccci/include/ccci_layer.h	/^    struct tasklet_struct    m_dispatch_tasklet;$/;"	m	struct:_logic_dispatch_ctl_block	typeref:struct:_logic_dispatch_ctl_block::tasklet_struct
m_freezed	dual_ccci/include/ccci_layer.h	/^    volatile unsigned char    m_freezed;$/;"	m	struct:_logic_dispatch_ctl_block
m_has_pending_data	dual_ccci/include/ccci_layer.h	/^    volatile unsigned char    m_has_pending_data;$/;"	m	struct:_logic_dispatch_ctl_block
m_header	masp/asf/asf_inc/sec_secroimg.h	/^    AND_AC_HEADER_T                     m_header;   \/* 64 *\/$/;"	m	struct:__anon487
m_header_v5a	masp/asf/asf_inc/sec_secroimg.h	/^    AND_AC_HEADER_V5a_T                     m_header_v5a;   \/* 64B *\/$/;"	m	struct:__anon491
m_id	masp/asf/asf_inc/sec_ctrl.h	/^    unsigned char                       m_id[16];$/;"	m	struct:__anon494
m_id	masp/asf/asf_inc/sec_key.h	/^    unsigned char                       m_id[16];$/;"	m	struct:__anon492
m_id	masp/asf/asf_inc/sec_rom_info.h	/^    unsigned char                   m_id[16];           \/* MTK *\/$/;"	m	struct:__anon503
m_id	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       m_id[16];$/;"	m	struct:__anon481
m_identifier	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       m_identifier[16];$/;"	m	struct:__anon488
m_irq_attr	dual_ccci/include/ccif.h	/^    unsigned int        m_irq_attr;$/;"	m	struct:_ccif
m_irq_dis_cnt	dual_ccci/include/ccif.h	/^    unsigned int            m_irq_dis_cnt;$/;"	m	struct:_ccif
m_irq_id	dual_ccci/include/ccif.h	/^    unsigned int        m_irq_id;$/;"	m	struct:_ccif
m_kfifo	dual_ccci/include/ccci_layer.h	/^    struct kfifo    m_kfifo;$/;"	m	struct:_logic_channel_info	typeref:struct:_logic_channel_info::kfifo
m_kfifo_ready	dual_ccci/include/ccci_layer.h	/^    unsigned int    m_kfifo_ready;$/;"	m	struct:_logic_channel_info
m_kfifo_size	dual_ccci/include/ccci_layer.h	/^    unsigned int    m_kfifo_size;$/;"	m	struct:_logic_channel_static_info
m_last_send_ref_jiffies	dual_ccci/include/ccci_layer.h	/^    unsigned long            m_last_send_ref_jiffies;    $/;"	m	struct:_logic_dispatch_ctl_block
m_lock	dual_ccci/include/ccci_layer.h	/^    spinlock_t                m_lock;$/;"	m	struct:_logic_dispatch_ctl_block
m_lock	dual_ccci/include/ccci_layer.h	/^    spinlock_t        m_lock;$/;"	m	struct:_logic_channel_info
m_lock	dual_ccci/include/ccif.h	/^    spinlock_t            m_lock;$/;"	m	struct:_ccif
m_logic_ch_table	dual_ccci/include/ccci_layer.h	/^    logic_channel_info_t    m_logic_ch_table[CCCI_MAX_CH_NUM];$/;"	m	struct:_logic_dispatch_ctl_block
m_logic_ctl_block	dual_ccci/include/ccif.h	/^    void*                m_logic_ctl_block;$/;"	m	struct:_ccif
m_md	masp/asf/asf_inc/sec_secroimg.h	/^    AND_AC_MD_T                         m_md;       \/* 0x1000 : 4096 *\/ $/;"	m	struct:__anon487
m_md2	masp/asf/asf_inc/sec_secroimg.h	/^    AND_AC_MD2_T                        m_md2;      \/* 0x1000 : 4096 *\/      $/;"	m	struct:__anon487
m_md_id	dual_ccci/ccci_ipc.c	/^    int                    m_md_id;$/;"	m	struct:_ipc_ctl_block	file:
m_md_id	dual_ccci/ccci_md_main.c	/^    unsigned int        m_md_id;$/;"	m	struct:_md_ctl_block	file:
m_md_id	dual_ccci/ccci_rpc_main.c	/^    int                    m_md_id;$/;"	m	struct:_rpc_ctl_block	file:
m_md_id	dual_ccci/ccci_tty.c	/^    int                    m_md_id;$/;"	m	struct:_tty_ctl_block	file:
m_md_id	dual_ccci/ccci_tty.c	/^    int            m_md_id;$/;"	m	struct:__anon356	file:
m_md_id	dual_ccci/ccmni_net.c	/^    int                    m_md_id;$/;"	m	struct:__anon353	file:
m_md_id	dual_ccci/ccmni_net.c	/^    int                    m_md_id;$/;"	m	struct:_ccmni_v1_ctl_block	file:
m_md_id	dual_ccci/ccmni_v2_net.c	/^    int                        m_md_id;$/;"	m	struct:_ccmni_v2_ctl_block	file:
m_md_id	dual_ccci/ccmni_v2_net.c	/^    int                    m_md_id;$/;"	m	struct:__anon355	file:
m_md_id	dual_ccci/include/ccci_layer.h	/^    int                m_md_id;$/;"	m	struct:_logic_channel_info
m_md_id	dual_ccci/include/ccci_layer.h	/^    unsigned int            m_md_id;$/;"	m	struct:_logic_dispatch_ctl_block
m_md_id	dual_ccci/include/ccif.h	/^    unsigned int        m_md_id;$/;"	m	struct:_ccif
m_md_info_v5a	masp/asf/asf_inc/sec_secroimg.h	/^    AND_AC_MD_INFO_V5a_T                    m_md_info_v5a;  \/* 0xBA0  : 2976B *\/$/;"	m	struct:__anon491
m_md_reg_base	dual_ccci/include/ccif.h	/^    unsigned long        m_md_reg_base;$/;"	m	struct:_ccif
m_md_sro_v5a	masp/asf/asf_inc/sec_secroimg.h	/^    AND_AC_MD_V5a_T                         m_md_sro_v5a;   \/* 0x1000 : 8192B *\/ $/;"	m	struct:__anon491
m_num_0	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   m_num_0;$/;"	m	struct:__anon205
m_owner	dual_ccci/include/ccci_layer.h	/^    void*            m_owner;$/;"	m	struct:_logic_channel_info
m_owner_name	dual_ccci/include/ccci_layer.h	/^    char*            m_owner_name;$/;"	m	struct:_logic_channel_info
m_padding	masp/asf/asf_inc/sec_secroimg.h	/^    AND_SECROIMG_PADDING_T              m_padding;      \/* 0x400  : 1024 ,use padding area to store MD1 ~ MD10 modem_info*\/$/;"	m	struct:__anon487
m_platform_id	masp/asf/asf_inc/sec_rom_info.h	/^    unsigned char                   m_platform_id[16];  \/* CUSTOMER *\/$/;"	m	struct:__anon503
m_project_id	masp/asf/asf_inc/sec_rom_info.h	/^    unsigned char                   m_project_id[16];$/;"	m	struct:__anon503
m_reg_base	dual_ccci/include/ccif.h	/^    unsigned long        m_reg_base;$/;"	m	struct:_ccif
m_register	dual_ccci/include/ccci_layer.h	/^    unsigned int    m_register;$/;"	m	struct:_logic_channel_info
m_reserve1	masp/asf/asf_inc/sec_rom_info.h	/^    unsigned char                   m_reserve1[128];    $/;"	m	struct:__anon503
m_reserve2	masp/asf/asf_inc/sec_rom_info.h	/^    unsigned char                   m_reserve2[18];$/;"	m	struct:__anon503
m_rom_info_ver	masp/asf/asf_inc/sec_rom_info.h	/^    unsigned int                    m_rom_info_ver;     \/* MTK *\/$/;"	m	struct:__anon503
m_running	dual_ccci/include/ccci_layer.h	/^    volatile unsigned char    m_running;$/;"	m	struct:_logic_dispatch_ctl_block
m_rx_idx	dual_ccci/include/ccif.h	/^    unsigned int        m_rx_idx;$/;"	m	struct:_ccif
m_sec_aes_legacy	masp/asf/asf_inc/sec_ctrl.h	/^    unsigned char                       m_sec_aes_legacy;$/;"	m	struct:__anon494
m_sec_boot	masp/asf/asf_inc/sec_ctrl.h	/^    unsigned int                        m_sec_boot;   $/;"	m	struct:__anon494
m_sec_cfg_length	masp/asf/asf_inc/sec_rom_info.h	/^    unsigned int                    m_sec_cfg_length;   \/* MTK :$/;"	m	struct:__anon503
m_sec_cfg_offset	masp/asf/asf_inc/sec_rom_info.h	/^    unsigned int                    m_sec_cfg_offset;   \/* MTK :$/;"	m	struct:__anon503
m_sec_cfg_ver	masp/asf/asf_inc/sec_ctrl.h	/^    unsigned int                        m_sec_cfg_ver;    $/;"	m	struct:__anon494
m_sec_key_ver	masp/asf/asf_inc/sec_key.h	/^    unsigned int                        m_sec_key_ver;    $/;"	m	struct:__anon492
m_sec_modem_auth	masp/asf/asf_inc/sec_ctrl.h	/^    unsigned int                        m_sec_modem_auth;    $/;"	m	struct:__anon494
m_sec_ro_exist	masp/asf/asf_inc/sec_rom_info.h	/^    unsigned int                    m_sec_ro_exist;     \/* MTK *\/$/;"	m	struct:__anon503
m_sec_ro_length	masp/asf/asf_inc/sec_rom_info.h	/^    unsigned int                    m_sec_ro_length;    \/* MTK *\/$/;"	m	struct:__anon503
m_sec_ro_offset	masp/asf/asf_inc/sec_rom_info.h	/^    unsigned int                    m_sec_ro_offset;    \/* MTK *\/$/;"	m	struct:__anon503
m_sec_sds_en	masp/asf/asf_inc/sec_ctrl.h	/^    unsigned int                        m_sec_sds_en;        $/;"	m	struct:__anon494
m_sec_usb_dl	masp/asf/asf_inc/sec_ctrl.h	/^    unsigned int                        m_sec_usb_dl;$/;"	m	struct:__anon494
m_seccfg_ac_en	masp/asf/asf_inc/sec_ctrl.h	/^    unsigned char                       m_seccfg_ac_en;            $/;"	m	struct:__anon494
m_secro_ac_en	masp/asf/asf_inc/sec_ctrl.h	/^    unsigned char                       m_secro_ac_en;$/;"	m	struct:__anon494
m_send_notify_cb	dual_ccci/include/ccci_layer.h	/^    void                    (*m_send_notify_cb)(int, unsigned int);    $/;"	m	struct:_logic_dispatch_ctl_block
m_sml_aes_key_ac_en	masp/asf/asf_inc/sec_ctrl.h	/^    unsigned char                       m_sml_aes_key_ac_en;    $/;"	m	struct:__anon494
m_statistics	dual_ccci/include/ccif.h	/^    ccif_statistics_t    m_statistics;$/;"	m	struct:_ccif
m_status	dual_ccci/include/ccif.h	/^    unsigned long        m_status;$/;"	m	struct:_ccif
m_status_flag	dual_ccci/include/ccci_layer.h	/^    unsigned long            m_status_flag;    $/;"	m	struct:_logic_dispatch_ctl_block
m_tx_idx	dual_ccci/include/ccif.h	/^    unsigned int        m_tx_idx;$/;"	m	struct:_ccif
m_wakelock_name	dual_ccci/include/ccci_layer.h	/^    char                    m_wakelock_name[16];$/;"	m	struct:_logic_dispatch_ctl_block
m_wakeup_wake_lock	dual_ccci/include/ccci_layer.h	/^    struct wake_lock        m_wakeup_wake_lock;$/;"	m	struct:_logic_dispatch_ctl_block	typeref:struct:_logic_dispatch_ctl_block::wake_lock
mac_addr	dual_ccci/ccmni_net.c	/^    unsigned char        mac_addr     [ETH_ALEN];$/;"	m	struct:__anon353	file:
mac_addr	dual_ccci/ccmni_v2_net.c	/^    unsigned char        mac_addr[ETH_ALEN];$/;"	m	struct:__anon355	file:
mac_addr_num	dual_ccci/ccmni.c	/^static int  mac_addr_num = 0;$/;"	v	file:
mac_addr_table	dual_ccci/ccmni.c	/^static char mac_addr_table[MAX_MD_NUM*5][ETH_ALEN];$/;"	v	file:
mag_sensor	mach/mt6795/mt_devs.c	/^struct platform_device mag_sensor = {$/;"	v	typeref:struct:platform_device
magic	aee/ipanic/ipanic.h	/^	u32 magic;$/;"	m	struct:ipanic_header
magic	dual_ccci/include/ccci_layer.h	/^        unsigned int magic;    \/\/ For mail box magic number$/;"	m	union:_ccci_msg::__anon389
magic	dual_ccci/include/ccci_layer.h	/^    unsigned int magic;   \/* 0xFFFFFFFF *\/$/;"	m	struct:__anon385
magic	dual_ccci/include/ccci_layer.h	/^    unsigned int magic;   \/\/ 0xFFFFFFFF$/;"	m	struct:_ccci_mail_box
magic	eccci/ccci_core.h	/^		u32 magic;	$/;"	m	union:_ccci_msg::__anon435
magic	eemcs/eemcs_boot.h	/^    KAL_UINT32      magic;$/;"	m	struct:XBOOT_CMD_GETBIN_st
magic	eemcs/eemcs_boot.h	/^    KAL_UINT32      magic;$/;"	m	struct:XBOOT_CMD_PRINT_st
magic	eemcs/eemcs_boot.h	/^    KAL_UINT32      magic;$/;"	m	struct:Xboot_CMD_BufSize_st
magic	eemcs/eemcs_boot.h	/^    KAL_UINT32    magic;$/;"	m	struct:XBOOT_CMD_st
magic	eemcs/eemcs_ccci.h	/^            KAL_UINT32 magic;$/;"	m	struct:__anon291::__anon292::__anon294
magic	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int magic;$/;"	m	struct:_SEC_EXTENSTION_CRYPTO
magic	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int magic;$/;"	m	struct:_SEC_EXTENSTION_END_MARK
magic	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int magic;$/;"	m	struct:_SEC_EXTENSTION_HASH_ONLY
magic	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int magic;$/;"	m	struct:_SEC_EXTENSTION_HASH_ONLY_64
magic	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int magic;$/;"	m	struct:_SEC_EXTENSTION_HASH_SIG
magic	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int magic;$/;"	m	struct:_SEC_FRAGMENT_CFG
magic_code	eccci/port_ipc.h	/^    u32 magic_code;$/;"	m	struct:garbage_filter_item
magic_number	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned int                magic_number;     $/;"	m	struct:__anon520
magic_number	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned int                magic_number;    $/;"	m	struct:__anon519
magic_number	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned int                magic_number; $/;"	m	struct:__anon518
magic_number	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned int                magic_number;$/;"	m	struct:__anon521
magic_number	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned int                magic_number;     $/;"	m	struct:__anon516
magic_number	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned int                magic_number;$/;"	m	struct:__anon517
magic_number	masp/asf/asf_inc/sec_cipher_header.h	/^    unsigned int magic_number;$/;"	m	struct:_SEC_CIPHER_IMG_HEADER
magic_number	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        magic_number;       $/;"	m	struct:__anon482
magic_number	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        magic_number;       \/* Should be 0x37373737 *\/$/;"	m	struct:__anon490
magic_number	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        magic_number;       \/* Should be 0x42424242 *\/  $/;"	m	struct:__anon489
magic_number	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        magic_number;$/;"	m	struct:__anon481
magic_number	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        magic_number;$/;"	m	struct:__anon483
magic_number	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        magic_number;$/;"	m	struct:__anon484
magic_number	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        magic_number;$/;"	m	struct:__anon488
magic_number	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int magic_number;$/;"	m	struct:_SEC_IMG_HEADER_V1
magic_number	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int magic_number;$/;"	m	struct:_SEC_IMG_HEADER_V2
magic_number	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int magic_number;$/;"	m	struct:_SEC_IMG_HEADER_V4
mailbox	eemcs/eemcs_boot.h	/^    EEMCS_MAILBOX mailbox;$/;"	m	struct:EEMCS_BOOT_SET_st
major	dual_ccci/ccci_ipc.c	/^    int                    major;$/;"	m	struct:_ipc_ctl_block	file:
major	dual_ccci/ccci_mk_node.c	/^    int  major;$/;"	m	struct:_ccci_node_type	file:
major	dual_ccci/ccci_mk_node.c	/^    int major;$/;"	m	struct:_ccci_node_type_table	file:
major	dual_ccci/ccci_tty.c	/^    int                    major;$/;"	m	struct:_tty_ctl_block	file:
major	dual_ccci/include/ccci_chrdev.h	/^    int                    major;$/;"	m	struct:_chr_ctl_block
major	dual_ccci/include/ccci_chrdev.h	/^    int                    major;$/;"	m	struct:_vir_chr_ctl_block
major	eccci/ccci_core.h	/^	unsigned int major;$/;"	m	struct:ccci_modem
major	eemcs/lte_main.c	/^static int major; $/;"	v	file:
manual_dump_attribute	aee/mrdump/mrdump_full.c	/^static struct kobj_attribute manual_dump_attribute =$/;"	v	typeref:struct:kobj_attribute	file:
manual_dump_show	aee/mrdump/mrdump_full.c	/^static ssize_t manual_dump_show(struct kobject *kobj, struct kobj_attribute *attr,$/;"	f	file:
manual_dump_store	aee/mrdump/mrdump_full.c	/^static ssize_t manual_dump_store(struct kobject *kobj, struct kobj_attribute *attr,$/;"	f	file:
mapped_count	mach/mt6795/include/mach/bmt.h	/^    u8 mapped_count;            \/\/ mapped block count in pool$/;"	m	struct:__anon73
mapped_index	mach/mt6795/include/mach/bmt.h	/^    u16 mapped_index;           \/\/ mapping block index in the replace pool$/;"	m	struct:_bmt_entry_
margin	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  margin;                \/\/sensor framelength & shutter margin$/;"	m	struct:imgsensor_info_struct
mask	mach/mt6795/eint.c	/^  unsigned int mask[EINT_MAX_CHANNEL];$/;"	m	struct:__anon274	file:
mask	mach/mt6795/mt_clkmgr.c	/^    unsigned int mask;$/;"	m	struct:cg_clk	file:
mask	mach/mt6795/mt_clkmgr.c	/^    unsigned int mask;$/;"	m	struct:cg_grp	file:
mask	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int mask;$/;"	m	struct:cg_clk	file:
mask	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int mask;$/;"	m	struct:cg_grp	file:
mask	mach/mt6795/mt_golden_setting.c	/^	unsigned int mask;$/;"	m	struct:golden_setting	file:
mask0	mach/mt6795/include/mach/irqs.h	/^	__u32 mask0;$/;"	m	struct:mtk_irq_mask
mask1	mach/mt6795/include/mach/irqs.h	/^	__u32 mask1;$/;"	m	struct:mtk_irq_mask
mask2	mach/mt6795/include/mach/irqs.h	/^	__u32 mask2;$/;"	m	struct:mtk_irq_mask
mask3	mach/mt6795/include/mach/irqs.h	/^	__u32 mask3;$/;"	m	struct:mtk_irq_mask
mask4	mach/mt6795/include/mach/irqs.h	/^	__u32 mask4;$/;"	m	struct:mtk_irq_mask
mask5	mach/mt6795/include/mach/irqs.h	/^	__u32 mask5;$/;"	m	struct:mtk_irq_mask
mask6	mach/mt6795/include/mach/irqs.h	/^	__u32 mask6;$/;"	m	struct:mtk_irq_mask
mask7	mach/mt6795/include/mach/irqs.h	/^	__u32 mask7;$/;"	m	struct:mtk_irq_mask
mask8	mach/mt6795/include/mach/irqs.h	/^	__u32 mask8;$/;"	m	struct:mtk_irq_mask
masp_boot_init	masp/asf/core/sec_boot_core.c	/^int masp_boot_init (void)$/;"	f
masp_ccci_decrypt_cipherfmt	masp/asf/core/sec_ccci.c	/^int masp_ccci_decrypt_cipherfmt(int fp_id, unsigned int start_off, char *buf, unsigned int buf_len, unsigned int *data_offset)$/;"	f
masp_ccci_is_cipherfmt	masp/asf/core/sec_ccci.c	/^int masp_ccci_is_cipherfmt(int fp_id, unsigned int start_off, unsigned int *img_len)$/;"	f
masp_ccci_signfmt_verify_file	masp/asf/core/sec_ccci.c	/^int masp_ccci_signfmt_verify_file(char *file_path, unsigned int *data_offset, unsigned int *data_sec_len)$/;"	f
masp_ccci_version_info	masp/asf/core/sec_ccci.c	/^int masp_ccci_version_info(void)$/;"	f
masp_device	mach/mt6795/mt_devs.c	/^static struct platform_device masp_device =$/;"	v	typeref:struct:platform_device	file:
masp_driver	masp/mt6795/module/sec_mod.c	/^static struct platform_driver masp_driver = {$/;"	v	typeref:struct:platform_driver	file:
masp_exit	masp/mt6795/module/sec_mod.c	/^module_exit(masp_exit);$/;"	v
masp_exit	masp/mt6795/module/sec_mod.c	/^static void __exit masp_exit(void)$/;"	f	file:
masp_hal_get_sbc_checksum	masp/mt6795/mach/arm/sec_lib.S	/^masp_hal_get_sbc_checksum:$/;"	l
masp_hal_get_sbc_checksum	masp/mt6795/mach/arm64/sec_lib.S	/^masp_hal_get_sbc_checksum:$/;"	l
masp_hal_get_uuid	masp/mt6795/mach/arm/sec_uid.S	/^masp_hal_get_uuid:$/;"	l
masp_hal_get_uuid	masp/mt6795/mach/arm64/sec_uid.S	/^masp_hal_get_uuid:$/;"	l
masp_hal_get_uuid	masp/mt6795/mach/hacc_service.c	/^int masp_hal_get_uuid(unsigned int *uuid)$/;"	f
masp_hal_sbc_enabled	masp/mt6795/mach/arm/sec_lib.S	/^masp_hal_sbc_enabled:$/;"	l
masp_hal_sbc_enabled	masp/mt6795/mach/arm64/sec_lib.S	/^masp_hal_sbc_enabled:$/;"	l
masp_hal_sbc_enabled	masp/mt6795/mach/hacc_service.c	/^int masp_hal_sbc_enabled(void)$/;"	f
masp_hal_secure_algo	masp/mt6795/mach/arm/hacc_lib.S	/^masp_hal_secure_algo:$/;"	l
masp_hal_secure_algo	masp/mt6795/mach/arm64/hacc_lib.S	/^masp_hal_secure_algo:$/;"	l
masp_hal_secure_algo	masp/mt6795/mach/hacc_tee.c	/^void masp_hal_secure_algo(unsigned char Direction, unsigned char *ContentAddr, unsigned int ContentLen, unsigned char *CustomSeed, unsigned char *ResText)$/;"	f
masp_hal_secure_algo_deinit	masp/mt6795/mach/arm/hacc_lib.S	/^masp_hal_secure_algo_deinit:$/;"	l
masp_hal_secure_algo_deinit	masp/mt6795/mach/arm64/hacc_lib.S	/^masp_hal_secure_algo_deinit:$/;"	l
masp_hal_secure_algo_deinit	masp/mt6795/mach/hacc_tee.c	/^unsigned char masp_hal_secure_algo_deinit(void)$/;"	f
masp_hal_secure_algo_init	masp/mt6795/mach/arm/hacc_lib.S	/^masp_hal_secure_algo_init:$/;"	l
masp_hal_secure_algo_init	masp/mt6795/mach/arm64/hacc_lib.S	/^masp_hal_secure_algo_init:$/;"	l
masp_hal_secure_algo_init	masp/mt6795/mach/hacc_tee.c	/^unsigned char masp_hal_secure_algo_init(void)$/;"	f
masp_hal_sp_hacc_blk_sz	masp/mt6795/mach/arm/hacc_export.S	/^masp_hal_sp_hacc_blk_sz:$/;"	l
masp_hal_sp_hacc_blk_sz	masp/mt6795/mach/arm64/hacc_export.S	/^masp_hal_sp_hacc_blk_sz:$/;"	l
masp_hal_sp_hacc_blk_sz	masp/mt6795/mach/hacc_tee.c	/^unsigned int masp_hal_sp_hacc_blk_sz (void)$/;"	f
masp_hal_sp_hacc_dec	masp/mt6795/mach/arm/hacc_export.S	/^masp_hal_sp_hacc_dec:$/;"	l
masp_hal_sp_hacc_dec	masp/mt6795/mach/arm64/hacc_export.S	/^masp_hal_sp_hacc_dec:$/;"	l
masp_hal_sp_hacc_dec	masp/mt6795/mach/hacc_tee.c	/^unsigned char* masp_hal_sp_hacc_dec(unsigned char *buf, unsigned int size, unsigned char bAC, HACC_USER user, unsigned char bDoLock)$/;"	f
masp_hal_sp_hacc_enc	masp/mt6795/mach/arm/hacc_export.S	/^masp_hal_sp_hacc_enc:$/;"	l
masp_hal_sp_hacc_enc	masp/mt6795/mach/arm64/hacc_export.S	/^masp_hal_sp_hacc_enc:$/;"	l
masp_hal_sp_hacc_enc	masp/mt6795/mach/hacc_tee.c	/^unsigned char* masp_hal_sp_hacc_enc(unsigned char *buf, unsigned int size, unsigned char bAC, HACC_USER user, unsigned char bDoLock)$/;"	f
masp_hal_sp_hacc_init	masp/mt6795/mach/arm/hacc_export.S	/^masp_hal_sp_hacc_init:$/;"	l
masp_hal_sp_hacc_init	masp/mt6795/mach/arm64/hacc_export.S	/^masp_hal_sp_hacc_init:$/;"	l
masp_hal_sp_hacc_init	masp/mt6795/mach/hacc_tee.c	/^unsigned int masp_hal_sp_hacc_init (unsigned char *sec_seed, unsigned int size)$/;"	f
masp_init	masp/mt6795/module/sec_mod.c	/^module_init(masp_init);$/;"	v
masp_init	masp/mt6795/module/sec_mod.c	/^static int __init masp_init(void)$/;"	f	file:
masp_of_ids	masp/mt6795/module/sec_mod.c	/^static const struct of_device_id masp_of_ids[] = {$/;"	v	typeref:struct:of_device_id	file:
masp_probe	masp/mt6795/module/sec_mod.c	/^int masp_probe(struct platform_device *dev)$/;"	f
masp_remove	masp/mt6795/module/sec_mod.c	/^int  masp_remove(struct platform_device * dev)$/;"	f
masp_secro_blk_sz	masp/asf/core/sec_secro.c	/^uint32 masp_secro_blk_sz (void)$/;"	f
masp_secro_en	masp/asf/core/sec_secro.c	/^unsigned char masp_secro_en (void)$/;"	f
masp_secro_md_get_data	masp/asf/core/sec_secro.c	/^uint32 masp_secro_md_get_data (uchar *md_info, uchar* buf, uint32 offset, uint32 len)$/;"	f
masp_secro_md_len	masp/asf/core/sec_secro.c	/^uint32 masp_secro_md_len (uchar *md_info)$/;"	f
masp_secure_algo	masp/asf/core/sec_ccci.c	/^void masp_secure_algo(unsigned char Direction, unsigned char *ContentAddr, unsigned int ContentLen, unsigned char *CustomSeed, unsigned char *ResText)$/;"	f
masp_secure_algo_deinit	masp/asf/core/sec_ccci.c	/^unsigned char masp_secure_algo_deinit(void)$/;"	f
masp_secure_algo_init	masp/asf/core/sec_ccci.c	/^unsigned char masp_secure_algo_init(void)$/;"	f
max_cpu_num	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int max_cpu_num = 8; $/;"	v	file:
max_frag_unit_sz	eemcs/lte_dev_test_lib.h	/^	unsigned int max_frag_unit_sz;$/;"	m	struct:_recv_fragment_ctrl
max_frame_length	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint32 max_frame_length;    \/\/max framelength by sensor register's limitation$/;"	m	struct:imgsensor_info_struct
max_framerate	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint16 max_framerate;$/;"	m	struct:imgsensor_mode_struct
max_freq_khz	mach/mt6795/mt_ptp.c	/^	unsigned int max_freq_khz; \/* maximum frequency used to$/;"	m	struct:ptp_det	file:
max_freq_khz	mach/mt6795/mt_ptp_64.c	/^	unsigned int max_freq_khz; $/;"	m	struct:ptp_det	file:
max_len	eccci/ccci_bm.h	/^	unsigned int max_len;$/;"	m	struct:ccci_skb_queue
max_md_sys	dual_ccci/ccci_logical.c	/^static unsigned int  max_md_sys = 0;$/;"	v	file:
max_nr_golden_setting	mach/mt6795/mt_golden_setting.c	/^	unsigned int max_nr_golden_setting;$/;"	m	struct:golden	file:
max_nr_snapshot	mach/mt6795/mt_golden_setting.c	/^	unsigned int max_nr_snapshot;$/;"	m	struct:golden	file:
max_power_budget	mach/mt6795/mt_cpufreq_64.c	/^int max_power_budget = 9999;$/;"	v
max_re_enter_cnt	dual_ccci/include/ccif.h	/^    unsigned int        max_re_enter_cnt;$/;"	m	struct:_ccif_statistics
max_rx_pktcnt	eemcs/lte_hif_sdio.h	/^	KAL_UINT32	max_rx_pktcnt ;$/;"	m	struct:SDIO_RX_QUEUE_INFO
max_rx_swq_inuse	eemcs/lte_hif_sdio.h	/^	KAL_UINT32	max_rx_swq_inuse ;$/;"	m	struct:SDIO_RX_QUEUE_INFO
max_touch_num	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u8  max_touch_num;$/;"	m	struct:goodix_ts_data
max_touch_num	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u8  max_touch_num;$/;"	m	struct:goodix_ts_data
max_touch_num	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    u8  max_touch_num;$/;"	m	struct:goodix_ts_data
max_touch_num	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    u8  max_touch_num;$/;"	m	struct:goodix_ts_data
mbx	eemcs/eemcs_boot.h	/^        MAILBOX mbx;$/;"	m	union:EEMCS_BOOT_UT_CMD_st::__anon337
mbx_data	eemcs/eemcs_boot_trace.h	/^        KAL_UINT32 mbx_data[2];$/;"	m	union:EEMCS_BOOT_TRACE_SET_st::__anon315
mcdi_xgpt_wakeup_cnt	mach/mt6795/mt_idle.c	/^int mcdi_xgpt_wakeup_cnt[NR_CPUS];$/;"	v
mcdi_xgpt_wakeup_cnt	mach/mt6795/mt_idle_64.c	/^int mcdi_xgpt_wakeup_cnt[NR_CPUS];$/;"	v
mcidle_after_wfi	mach/mt6795/mt_idle.c	/^void mcidle_after_wfi(int cpu)$/;"	f
mcidle_after_wfi	mach/mt6795/mt_idle_64.c	/^void mcidle_after_wfi(int cpu)$/;"	f
mcidle_before_wfi	mach/mt6795/mt_idle.c	/^void mcidle_before_wfi(int cpu)$/;"	f
mcidle_before_wfi	mach/mt6795/mt_idle_64.c	/^void mcidle_before_wfi(int cpu)$/;"	f
mcidle_block_cnt	mach/mt6795/mt_idle.c	/^static unsigned long    mcidle_block_cnt[NR_CPUS][NR_REASONS] = {{0}};$/;"	v	file:
mcidle_block_cnt	mach/mt6795/mt_idle_64.c	/^static unsigned long    mcidle_block_cnt[NR_CPUS][NR_REASONS] = {{0}};$/;"	v	file:
mcidle_can_enter	mach/mt6795/mt_idle.c	/^bool mcidle_can_enter(int cpu)$/;"	f
mcidle_can_enter	mach/mt6795/mt_idle_64.c	/^bool mcidle_can_enter(int cpu)$/;"	f
mcidle_cnt	mach/mt6795/mt_idle.c	/^static unsigned long    mcidle_cnt[NR_CPUS] = {0};$/;"	v	file:
mcidle_cnt	mach/mt6795/mt_idle_64.c	/^static unsigned long    mcidle_cnt[NR_CPUS] = {0};$/;"	v	file:
mcidle_handler	mach/mt6795/mt_idle.c	/^static inline int mcidle_handler(int cpu)$/;"	f	file:
mcidle_handler	mach/mt6795/mt_idle_64.c	/^static inline int mcidle_handler(int cpu)$/;"	f	file:
mcidle_idle_pre_handler	mach/mt6795/mt_idle.c	/^static void mcidle_idle_pre_handler(int cpu)$/;"	f	file:
mcidle_idle_pre_handler	mach/mt6795/mt_idle_64.c	/^static void mcidle_idle_pre_handler(int cpu)$/;"	f	file:
mcidle_state	mach/mt6795/mt_idle.c	/^idle_attr(mcidle_state);$/;"	v
mcidle_state	mach/mt6795/mt_idle_64.c	/^idle_attr(mcidle_state);$/;"	v
mcidle_state_show	mach/mt6795/mt_idle.c	/^static ssize_t mcidle_state_show(struct kobject *kobj,$/;"	f	file:
mcidle_state_show	mach/mt6795/mt_idle_64.c	/^static ssize_t mcidle_state_show(struct kobject *kobj,$/;"	f	file:
mcidle_state_store	mach/mt6795/mt_idle.c	/^static ssize_t mcidle_state_store(struct kobject *kobj,$/;"	f	file:
mcidle_state_store	mach/mt6795/mt_idle_64.c	/^static ssize_t mcidle_state_store(struct kobject *kobj,$/;"	f	file:
mcidle_time_critera	mach/mt6795/mt_idle.c	/^static unsigned int     mcidle_time_critera = 39000;\/\/3ms$/;"	v	file:
mcidle_time_critera	mach/mt6795/mt_idle_64.c	/^static unsigned int     mcidle_time_critera = 39000;$/;"	v	file:
mcidle_timer_before_wfi	mach/mt6795/mt_idle.c	/^u64                     mcidle_timer_before_wfi[NR_CPUS];$/;"	v
mcidle_timer_before_wfi	mach/mt6795/mt_idle_64.c	/^u64                     mcidle_timer_before_wfi[NR_CPUS];$/;"	v
mcidle_timer_left	mach/mt6795/mt_idle.c	/^static unsigned int     mcidle_timer_left[NR_CPUS];$/;"	v	file:
mcidle_timer_left	mach/mt6795/mt_idle_64.c	/^static unsigned int     mcidle_timer_left[NR_CPUS];$/;"	v	file:
mcidle_timer_left2	mach/mt6795/mt_idle.c	/^static unsigned int     mcidle_timer_left2[NR_CPUS];$/;"	v	file:
mcidle_timer_left2	mach/mt6795/mt_idle_64.c	/^static unsigned int     mcidle_timer_left2[NR_CPUS];$/;"	v	file:
mclk	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  mclk;                \/\/mclk value, suggest 24 or 26 for 24Mhz or 26Mhz$/;"	m	struct:imgsensor_info_struct
mcmp	masp/asf/core/sec_boot_lib.c	/^int mcmp (const void *cs, const void *ct, int cnt)$/;"	f
mcpy	masp/asf/core/sec_boot_lib.c	/^void * mcpy(void *dest, const void *src, int  cnt)$/;"	f
mcu_dbg	mach/mt6795/include/mach/mt_clkmgr.h	31;"	d
mcu_div	mach/mt6795/mt_cci400.c	/^void mcu_div(void)$/;"	f
mcu_dvt_show	mach/mt6795/mt_mcu.c	/^static ssize_t mcu_dvt_show(struct device_driver *driver, char *buf)$/;"	f	file:
mcu_dvt_store	mach/mt6795/mt_mcu.c	/^static ssize_t mcu_dvt_store(struct device_driver *driver, const char *buf,$/;"	f	file:
mcucfg_base	mach/mt6795/mt_cpuidle.c	/^static unsigned long mcucfg_base = 0xf0200000;$/;"	v	file:
mcucfg_base	mach/mt6795/mt_cpuidle64.c	/^static unsigned long mcucfg_base;$/;"	v	file:
mcusys_access_count	mach/mt6795/include/mach/mt_secure_api.h	75;"	d
mcusys_access_count	mach/mt6795/include/mach/mt_secure_api.h	86;"	d
mcusys_access_count	mach/mt6795/include/mach/mt_secure_api.h	92;"	d
mcusys_smc_write	mach/mt6795/include/mach/mt_secure_api.h	70;"	d
mcusys_smc_write	mach/mt6795/include/mach/mt_secure_api.h	80;"	d
mcusys_smc_write	mach/mt6795/include/mach/mt_secure_api.h	91;"	d
mcusys_smc_write_phy	mach/mt6795/include/mach/mt_secure_api.h	72;"	d
mcusys_smc_write_phy	mach/mt6795/include/mach/mt_secure_api.h	83;"	d
md1_ccci_ports	eccci/port_cfg.c	/^static struct ccci_port md1_ccci_ports[] = {$/;"	v	typeref:struct:ccci_port	file:
md1_sys_disable_op	mach/mt6795/mt_clkmgr.c	/^static int md1_sys_disable_op(struct subsys *sys)$/;"	f	file:
md1_sys_disable_op	mach/mt6795/mt_clkmgr_64.c	/^static int md1_sys_disable_op(struct subsys *sys)$/;"	f	file:
md1_sys_enable_op	mach/mt6795/mt_clkmgr.c	/^static int md1_sys_enable_op(struct subsys *sys)$/;"	f	file:
md1_sys_enable_op	mach/mt6795/mt_clkmgr_64.c	/^static int md1_sys_enable_op(struct subsys *sys)$/;"	f	file:
md1_sys_ops	mach/mt6795/mt_clkmgr.c	/^static struct subsys_ops md1_sys_ops = {$/;"	v	typeref:struct:subsys_ops	file:
md1_sys_ops	mach/mt6795/mt_clkmgr.c	/^static struct subsys_ops md1_sys_ops;$/;"	v	typeref:struct:subsys_ops	file:
md1_sys_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys_ops md1_sys_ops = {$/;"	v	typeref:struct:subsys_ops	file:
md1_sys_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys_ops md1_sys_ops;$/;"	v	typeref:struct:subsys_ops	file:
md2_ccci_ports	eccci/port_cfg.c	/^static struct ccci_port md2_ccci_ports[] = {$/;"	v	typeref:struct:ccci_port	file:
md2_length	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        md2_length;$/;"	m	struct:__anon481
md2_offset	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        md2_offset;     $/;"	m	struct:__anon481
md2ap_cmd_cnt	eemcs/eemcs_fs_ut.c	/^static volatile KAL_UINT32 md2ap_cmd_cnt = 0;   \/\/ Indicator of MD to AP commands$/;"	v	file:
md32_ipc_int	mach/mt6795/include/mach/md32_ipi.h	/^    unsigned int md32_ipc_int  :1;$/;"	m	struct:reg_md32_to_host_ipc
md32_log_buf_addr	mach/mt6795/include/mach/md32_helper.h	/^  unsigned int md32_log_buf_addr;$/;"	m	struct:__anon150
md32_log_buf_len_addr	mach/mt6795/include/mach/md32_helper.h	/^  unsigned int md32_log_buf_len_addr;$/;"	m	struct:__anon150
md32_log_end_idx_addr	mach/mt6795/include/mach/md32_helper.h	/^  unsigned int md32_log_end_idx_addr;$/;"	m	struct:__anon150
md32_log_lock_addr	mach/mt6795/include/mach/md32_helper.h	/^  unsigned int md32_log_lock_addr;$/;"	m	struct:__anon150
md32_log_start_idx_addr	mach/mt6795/include/mach/md32_helper.h	/^  unsigned int md32_log_start_idx_addr;$/;"	m	struct:__anon150
md32_regs	mach/mt6795/include/mach/md32_helper.h	/^struct md32_regs$/;"	s
md_boot_slave_En	eccci/modem_ccif.h	/^    void __iomem * md_boot_slave_En;$/;"	m	struct:md_ccif_ctrl
md_boot_slave_En	eccci/modem_cldma.h	/^	void __iomem *md_boot_slave_En;$/;"	m	struct:md_cd_ctrl
md_boot_slave_En	eccci/mt6795/cldma_platform.h	/^	unsigned long md_boot_slave_En;$/;"	m	struct:md_hw_info
md_boot_slave_Key	eccci/modem_ccif.h	/^    void __iomem * md_boot_slave_Key;$/;"	m	struct:md_ccif_ctrl
md_boot_slave_Key	eccci/modem_cldma.h	/^	void __iomem *md_boot_slave_Key;$/;"	m	struct:md_cd_ctrl
md_boot_slave_Key	eccci/mt6795/cldma_platform.h	/^	unsigned long md_boot_slave_Key;$/;"	m	struct:md_hw_info
md_boot_slave_Vector	eccci/modem_ccif.h	/^    void __iomem * md_boot_slave_Vector;$/;"	m	struct:md_ccif_ctrl
md_boot_slave_Vector	eccci/modem_cldma.h	/^	void __iomem *md_boot_slave_Vector;$/;"	m	struct:md_cd_ctrl
md_boot_slave_Vector	eccci/mt6795/cldma_platform.h	/^	unsigned long md_boot_slave_Vector;$/;"	m	struct:md_hw_info
md_boot_stage	dual_ccci/ccci_md_main.c	/^    volatile int        md_boot_stage;$/;"	m	struct:_md_ctl_block	file:
md_boot_up_check_timer	dual_ccci/ccci_md_main.c	/^    struct timer_list    md_boot_up_check_timer;$/;"	m	struct:_md_ctl_block	typeref:struct:_md_ctl_block::timer_list	file:
md_boot_up_timeout_func	dual_ccci/ccci_md_main.c	/^static void md_boot_up_timeout_func(unsigned long data)$/;"	f	file:
md_bootup_timeout_func	eccci/port_kernel.c	/^EXPORT_SYMBOL(md_bootup_timeout_func);$/;"	v
md_bootup_timeout_func	eccci/port_kernel.c	/^void md_bootup_timeout_func(unsigned long data)$/;"	f
md_bus_status	eccci/modem_cldma.h	/^	void __iomem *md_bus_status;$/;"	m	struct:md_cd_ctrl
md_call_chain	dual_ccci/ccci_md_main.c	/^void md_call_chain(MD_CALL_BACK_HEAD_T *head,unsigned long data)$/;"	f
md_ccif_base	eccci/modem_cldma.h	/^	void __iomem *md_ccif_base;$/;"	m	struct:md_cd_ctrl
md_ccif_base	eccci/mt6795/cldma_platform.h	/^	unsigned long md_ccif_base;$/;"	m	struct:md_hw_info
md_ccif_ctrl	eccci/modem_ccif.h	/^struct md_ccif_ctrl{$/;"	s
md_ccif_dump	eccci/modem_ccif.c	/^static void md_ccif_dump(unsigned char* title, struct ccci_modem *md)$/;"	f	file:
md_ccif_dump_info	eccci/modem_ccif.c	/^static int md_ccif_dump_info(struct ccci_modem *md, MODEM_DUMP_FLAG flag, void *buff, int length)$/;"	f	file:
md_ccif_ee_callback	eccci/modem_ccif.c	/^static int md_ccif_ee_callback(struct ccci_modem *md, MODEM_EE_FLAG flag)$/;"	f	file:
md_ccif_exception	eccci/modem_ccif.c	/^static void md_ccif_exception(struct ccci_modem *md, HIF_EX_STAGE stage)$/;"	f	file:
md_ccif_hw_init	eccci/modem_ccif.c	/^static void md_ccif_hw_init(struct ccci_modem *md)$/;"	f	file:
md_ccif_init	eccci/modem_ccif.c	/^module_init(md_ccif_init);$/;"	v
md_ccif_init	eccci/modem_ccif.c	/^static int __init md_ccif_init(void)$/;"	f	file:
md_ccif_irq_tasklet	eccci/modem_ccif.c	/^static void md_ccif_irq_tasklet(unsigned long data)$/;"	f	file:
md_ccif_isr	eccci/modem_ccif.c	/^static irqreturn_t md_ccif_isr(int irq, void *data)$/;"	f	file:
md_ccif_op_broadcast_state	eccci/modem_ccif.c	/^static int md_ccif_op_broadcast_state(struct ccci_modem *md, MD_STATE state)$/;"	f	file:
md_ccif_op_force_assert	eccci/modem_ccif.c	/^static int md_ccif_op_force_assert(struct ccci_modem *md,MD_COMM_TYPE type)$/;"	f	file:
md_ccif_op_get_port_by_channel	eccci/modem_ccif.c	/^static struct ccci_port* md_ccif_op_get_port_by_channel(struct ccci_modem *md, CCCI_CH ch)$/;"	f	file:
md_ccif_op_get_port_by_minor	eccci/modem_ccif.c	/^static struct ccci_port* md_ccif_op_get_port_by_minor(struct ccci_modem *md, int minor)$/;"	f	file:
md_ccif_op_give_more	eccci/modem_ccif.c	/^static int md_ccif_op_give_more(struct ccci_modem *md, unsigned char qno)$/;"	f	file:
md_ccif_op_init	eccci/modem_ccif.c	/^static int md_ccif_op_init(struct ccci_modem *md)$/;"	f	file:
md_ccif_op_napi_poll	eccci/modem_ccif.c	/^static int md_ccif_op_napi_poll(struct ccci_modem *md, unsigned char qno, struct napi_struct *napi ,int budget)$/;"	f	file:
md_ccif_op_reset	eccci/modem_ccif.c	/^static int md_ccif_op_reset(struct ccci_modem *md)$/;"	f	file:
md_ccif_op_send_request	eccci/modem_ccif.c	/^static int md_ccif_op_send_request(struct ccci_modem *md, unsigned char qno, struct ccci_request* req)$/;"	f	file:
md_ccif_op_send_runtime_data	eccci/modem_ccif.c	/^static int md_ccif_op_send_runtime_data(struct ccci_modem *md, unsigned int sbp_code)$/;"	f	file:
md_ccif_op_start	eccci/modem_ccif.c	/^static int md_ccif_op_start(struct ccci_modem *md)$/;"	f	file:
md_ccif_op_stop	eccci/modem_ccif.c	/^static int md_ccif_op_stop(struct ccci_modem *md, unsigned int timeout)$/;"	f	file:
md_ccif_op_write_room	eccci/modem_ccif.c	/^static int md_ccif_op_write_room(struct ccci_modem *md, unsigned char qno)$/;"	f	file:
md_ccif_ops	eccci/modem_ccif.c	/^static struct ccci_modem_ops md_ccif_ops = {$/;"	v	typeref:struct:ccci_modem_ops	file:
md_ccif_pm_ops	eccci/modem_ccif.c	/^static struct dev_pm_ops md_ccif_pm_ops = {$/;"	v	typeref:struct:dev_pm_ops	file:
md_ccif_pm_restore_noirq	eccci/modem_ccif.c	/^int md_ccif_pm_restore_noirq(struct device *device)$/;"	f
md_ccif_pm_resume	eccci/modem_ccif.c	/^int md_ccif_pm_resume(struct device *device)$/;"	f
md_ccif_pm_suspend	eccci/modem_ccif.c	/^int md_ccif_pm_suspend(struct device *device)$/;"	f
md_ccif_probe	eccci/modem_ccif.c	/^static int md_ccif_probe(struct platform_device *dev)$/;"	f	file:
md_ccif_queue	eccci/modem_ccif.h	/^struct md_ccif_queue {    $/;"	s
md_ccif_queue_dump	eccci/modem_ccif.c	/^static void md_ccif_queue_dump(struct ccci_modem *md)$/;"	f	file:
md_ccif_queue_struct_init	eccci/modem_ccif.c	/^static void inline md_ccif_queue_struct_init(struct md_ccif_queue *queue, struct ccci_modem *md,$/;"	f	file:
md_ccif_remove	eccci/modem_ccif.c	/^int md_ccif_remove(struct platform_device *dev)$/;"	f
md_ccif_reset_queue	eccci/modem_ccif.c	/^static void md_ccif_reset_queue(struct ccci_modem *md)$/;"	f	file:
md_ccif_resume	eccci/modem_ccif.c	/^int md_ccif_resume(struct platform_device *dev)$/;"	f
md_ccif_ring_buf_init	eccci/modem_ccif.c	/^static int md_ccif_ring_buf_init(struct ccci_modem * md)$/;"	f	file:
md_ccif_send	eccci/modem_ccif.c	/^static int md_ccif_send(struct ccci_modem *md, int channel_id)$/;"	f	file:
md_ccif_shutdown	eccci/modem_ccif.c	/^void md_ccif_shutdown(struct platform_device *dev)$/;"	f
md_ccif_sram_reset	eccci/modem_ccif.c	/^static void md_ccif_sram_reset(struct ccci_modem *md)$/;"	f	file:
md_ccif_sram_rx_work	eccci/modem_ccif.c	/^static void md_ccif_sram_rx_work(struct work_struct *work)$/;"	f	file:
md_ccif_suspend	eccci/modem_ccif.c	/^int md_ccif_suspend(struct platform_device *dev, pm_message_t state)$/;"	f
md_cd_ap2md_bus_timeout_isr	eccci/modem_cldma.c	/^static irqreturn_t md_cd_ap2md_bus_timeout_isr(int irq, void *data)$/;"	f	file:
md_cd_ap2md_bus_timeout_timer_func	eccci/modem_cldma.c	/^void md_cd_ap2md_bus_timeout_timer_func(unsigned long data)$/;"	f
md_cd_bootup_cleanup	eccci/mt6795/cldma_platform.c	/^int md_cd_bootup_cleanup(struct ccci_modem *md, int success)$/;"	f
md_cd_broadcast_state	eccci/modem_cldma.c	/^static int md_cd_broadcast_state(struct ccci_modem *md, MD_STATE state)$/;"	f	file:
md_cd_ccif_delayed_work	eccci/modem_cldma.c	/^static void md_cd_ccif_delayed_work(struct work_struct *work)$/;"	f	file:
md_cd_ccif_isr	eccci/modem_cldma.c	/^static irqreturn_t md_cd_ccif_isr(int irq, void *data)$/;"	f	file:
md_cd_ccif_send	eccci/modem_cldma.c	/^static int md_cd_ccif_send(struct ccci_modem *md, int channel_id)$/;"	f	file:
md_cd_ccif_work	eccci/modem_cldma.c	/^static void md_cd_ccif_work(struct work_struct *work)$/;"	f	file:
md_cd_check_emi_state	eccci/mt6795/cldma_platform.c	/^void md_cd_check_emi_state(struct ccci_modem *md, int polling)$/;"	f
md_cd_clear_all_queue	eccci/modem_cldma.c	/^static void md_cd_clear_all_queue(struct ccci_modem *md, DIRECTION dir)$/;"	f	file:
md_cd_control_show	eccci/modem_cldma.c	/^static ssize_t md_cd_control_show(struct ccci_modem *md, char *buf)$/;"	f	file:
md_cd_control_store	eccci/modem_cldma.c	/^static ssize_t md_cd_control_store(struct ccci_modem *md, const char *buf, size_t count)$/;"	f	file:
md_cd_ctrl	eccci/modem_cldma.h	/^struct md_cd_ctrl {$/;"	s
md_cd_dump_debug_register	eccci/mt6795/cldma_platform.c	/^void md_cd_dump_debug_register(struct ccci_modem *md)$/;"	f
md_cd_dump_info	eccci/modem_cldma.c	/^static int md_cd_dump_info(struct ccci_modem *md, MODEM_DUMP_FLAG flag, void *buff, int length)$/;"	f	file:
md_cd_dump_show	eccci/modem_cldma.c	/^static ssize_t md_cd_dump_show(struct ccci_modem *md, char *buf)$/;"	f	file:
md_cd_dump_store	eccci/modem_cldma.c	/^static ssize_t md_cd_dump_store(struct ccci_modem *md, const char *buf, size_t count)$/;"	f	file:
md_cd_ee_callback	eccci/modem_cldma.c	/^static int md_cd_ee_callback(struct ccci_modem *md, MODEM_EE_FLAG flag)$/;"	f	file:
md_cd_enable_filter_get	eccci/modem_cldma.c	/^static ssize_t md_cd_enable_filter_get(struct ccci_modem *md, char *buf)$/;"	f	file:
md_cd_enable_filter_set	eccci/modem_cldma.c	/^static ssize_t md_cd_enable_filter_set(struct ccci_modem *md, const char *buf, size_t count)$/;"	f	file:
md_cd_exception	eccci/modem_cldma.c	/^static void md_cd_exception(struct ccci_modem *md, HIF_EX_STAGE stage)$/;"	f	file:
md_cd_filter_show	eccci/modem_cldma.c	/^static ssize_t md_cd_filter_show(struct ccci_modem *md, char *buf)$/;"	f	file:
md_cd_filter_store	eccci/modem_cldma.c	/^static ssize_t md_cd_filter_store(struct ccci_modem *md, const char *buf, size_t count)$/;"	f	file:
md_cd_force_assert	eccci/modem_cldma.c	/^static int md_cd_force_assert(struct ccci_modem *md, MD_COMM_TYPE type)$/;"	f	file:
md_cd_get_modem_hw_info	eccci/mt6795/cldma_platform.c	/^int md_cd_get_modem_hw_info(struct platform_device *dev_ptr, struct ccci_dev_cfg *dev_cfg, struct md_hw_info *hw_info)$/;"	f
md_cd_get_port_by_channel	eccci/modem_cldma.c	/^static struct ccci_port* md_cd_get_port_by_channel(struct ccci_modem *md, CCCI_CH ch)$/;"	f	file:
md_cd_get_port_by_minor	eccci/modem_cldma.c	/^static struct ccci_port* md_cd_get_port_by_minor(struct ccci_modem *md, int minor)$/;"	f	file:
md_cd_give_more	eccci/modem_cldma.c	/^static int md_cd_give_more(struct ccci_modem *md, unsigned char qno)$/;"	f	file:
md_cd_init	eccci/modem_cldma.c	/^static int md_cd_init(struct ccci_modem *md)$/;"	f	file:
md_cd_io_remap_md_side_register	eccci/mt6795/cldma_platform.c	/^int md_cd_io_remap_md_side_register(struct ccci_modem *md)$/;"	f
md_cd_let_md_go	eccci/mt6795/cldma_platform.c	/^int md_cd_let_md_go(struct ccci_modem *md)$/;"	f
md_cd_lock_cldma_clock_src	eccci/mt6795/cldma_platform.c	/^void md_cd_lock_cldma_clock_src(int locked)$/;"	f
md_cd_napi_poll	eccci/modem_cldma.c	/^static int md_cd_napi_poll(struct ccci_modem *md, unsigned char qno, struct napi_struct *napi ,int weight)$/;"	f	file:
md_cd_ops	eccci/modem_cldma.c	/^static struct ccci_modem_ops md_cd_ops = {$/;"	v	typeref:struct:ccci_modem_ops	file:
md_cd_parameter_show	eccci/modem_cldma.c	/^static ssize_t md_cd_parameter_show(struct ccci_modem *md, char *buf)$/;"	f	file:
md_cd_parameter_store	eccci/modem_cldma.c	/^static ssize_t md_cd_parameter_store(struct ccci_modem *md, const char *buf, size_t count)$/;"	f	file:
md_cd_power_off	eccci/mt6795/cldma_platform.c	/^int md_cd_power_off(struct ccci_modem *md, unsigned int timeout)$/;"	f
md_cd_power_on	eccci/mt6795/cldma_platform.c	/^int md_cd_power_on(struct ccci_modem *md)$/;"	f
md_cd_queue	eccci/modem_cldma.h	/^struct md_cd_queue {$/;"	s
md_cd_queue_struct_init	eccci/modem_cldma.h	/^static void inline md_cd_queue_struct_init(struct md_cd_queue *queue, struct ccci_modem *md,$/;"	f
md_cd_reset	eccci/modem_cldma.c	/^static int md_cd_reset(struct ccci_modem *md)$/;"	f	file:
md_cd_send_request	eccci/modem_cldma.c	/^static int md_cd_send_request(struct ccci_modem *md, unsigned char qno, struct ccci_request* req)$/;"	f	file:
md_cd_send_runtime_data	eccci/modem_cldma.c	/^static int md_cd_send_runtime_data(struct ccci_modem *md, unsigned int sbp_code)$/;"	f	file:
md_cd_start	eccci/modem_cldma.c	/^static int md_cd_start(struct ccci_modem *md)$/;"	f	file:
md_cd_start_queue	eccci/modem_cldma.c	/^static int md_cd_start_queue(struct ccci_modem *md, unsigned char qno, DIRECTION dir)$/;"	f	file:
md_cd_stat_timer_func	eccci/modem_cldma.c	/^void md_cd_stat_timer_func(unsigned long data)$/;"	f
md_cd_stop	eccci/modem_cldma.c	/^static int md_cd_stop(struct ccci_modem *md, unsigned int timeout)$/;"	f	file:
md_cd_stop_queue	eccci/modem_cldma.c	/^static int md_cd_stop_queue(struct ccci_modem *md, unsigned char qno, DIRECTION dir)$/;"	f	file:
md_cd_sysfs_init	eccci/modem_cldma.c	/^static void md_cd_sysfs_init(struct ccci_modem *md)$/;"	f	file:
md_cd_traffic_monitor_func	eccci/modem_cldma.c	/^void md_cd_traffic_monitor_func(unsigned long data)$/;"	f
md_cd_wdt_isr	eccci/modem_ccif.c	/^static irqreturn_t md_cd_wdt_isr(int irq, void *data)$/;"	f	file:
md_cd_wdt_isr	eccci/modem_cldma.c	/^static irqreturn_t md_cd_wdt_isr(int irq, void *data)$/;"	f	file:
md_cd_wdt_work	eccci/modem_cldma.c	/^static void md_cd_wdt_work(struct work_struct *work)$/;"	f	file:
md_cd_write_room	eccci/modem_cldma.c	/^static int md_cd_write_room(struct ccci_modem *md, unsigned char qno)$/;"	f	file:
md_chk_header	eemcs/eemcs_boot.h	/^    MD_CHECK_HEADER md_chk_header;$/;"	m	struct:__anon336
md_ctl_block_t	dual_ccci/ccci_md_main.c	/^}md_ctl_block_t;$/;"	t	typeref:struct:_md_ctl_block	file:
md_ctlb	dual_ccci/ccci_md_main.c	/^static md_ctl_block_t *md_ctlb[MAX_MD_NUM];$/;"	v	file:
md_ee_info_check	dual_ccci/ccci_md_main.c	/^void md_ee_info_check(int md_id, unsigned int *p_ee_info)$/;"	f
md_emi_check	dual_ccci/ccci_md_main.c	/^void md_emi_check(int md_id, ccci_msg_t *buff, DEBUG_INFO_T *debug_info)$/;"	f
md_emi_check	eemcs/eemcs_expt.c	/^void md_emi_check(CCCI_BUFF_T *buff, DEBUG_INFO_T *debug_info)$/;"	f
md_enabled	dual_ccci/ccci_logical.c	/^static unsigned char md_enabled[MAX_MD_NUM]; \/\/ Boot up time will determine this$/;"	v	file:
md_ex_monitor	dual_ccci/ccci_md_main.c	/^    struct timer_list    md_ex_monitor;$/;"	m	struct:_md_ctl_block	typeref:struct:_md_ctl_block::timer_list	file:
md_ex_monitor	eemcs/eemcs_expt.h	/^    struct timer_list md_ex_monitor;$/;"	m	struct:EEMCS_EXCEPTION_SET_st	typeref:struct:EEMCS_EXCEPTION_SET_st::timer_list
md_ex_monitor2_func	eccci/port_kernel.c	/^EXPORT_SYMBOL(md_ex_monitor2_func);$/;"	v
md_ex_monitor2_func	eccci/port_kernel.c	/^void md_ex_monitor2_func(unsigned long data)$/;"	f
md_ex_monitor_func	eccci/port_kernel.c	/^EXPORT_SYMBOL(md_ex_monitor_func);$/;"	v
md_ex_monitor_func	eccci/port_kernel.c	/^void md_ex_monitor_func(unsigned long data)$/;"	f
md_ex_type	dual_ccci/ccci_md_main.c	/^    unsigned char        md_ex_type;$/;"	m	struct:_md_ctl_block	file:
md_ex_type	eemcs/eemcs_expt.h	/^    int md_ex_type;$/;"	m	struct:EEMCS_EXCEPTION_SET_st
md_get_battery_info	dual_ccci/ccci_md_main.c	/^int md_get_battery_info(int md_id, int data)$/;"	f
md_global_con0	eccci/modem_cldma.h	/^	void __iomem *md_global_con0;$/;"	m	struct:md_cd_ctrl
md_gpd_idx_ut_val	eemcs/eemcs_rpc_ut.h	7;"	d
md_hw_info	eccci/mt6795/cldma_platform.h	/^struct md_hw_info$/;"	s
md_id	dual_ccci/ccci_statistics.c	/^    int            md_id;$/;"	m	struct:_ch_history	file:
md_id	dual_ccci/include/ccci_chrdev.h	/^    int                        md_id;$/;"	m	struct:_ccci_vir_client
md_id	dual_ccci/include/ccci_chrdev.h	/^    int                    md_id;$/;"	m	struct:_chr_ctl_block
md_id	dual_ccci/include/ccci_chrdev.h	/^    int                    md_id;$/;"	m	struct:_vir_chr_ctl_block
md_id	dual_ccci/include/ccci_chrdev.h	/^    int                    md_id;$/;"	m	struct:ccci_dev_client
md_id	dual_ccci/include/ccci_common.h	/^    unsigned int    md_id;$/;"	m	struct:_ccif_hw_info
md_id	eemcs/eemcs_boot.h	/^    KAL_UINT32 md_id;                               \/* MD ID ex. MT6290 = MD_SYS5 = 4 *\/$/;"	m	struct:EEMCS_BOOT_SET_st
md_id	eemcs/eemcs_statistics.h	/^    int md_id;$/;"	m	struct:__anon323
md_image	dual_ccci/include/ccci_layer.h	/^    int *md_image;$/;"	m	struct:dump_debug_info
md_image	eccci/ccci_core.h	/^	void *md_image;$/;"	m	struct:dump_debug_info
md_image	eemcs/eemcs_expt.h	/^	int *md_image;$/;"	m	struct:dump_debug_info
md_img_exist	dual_ccci/ccci_chrdev.c	/^unsigned int        md_img_exist[MD_IMG_MAX_CNT] = {0};$/;"	v
md_img_exist	eccci/ccci_core.h	/^	unsigned int md_img_exist[MAX_IMG_NUM]; $/;"	m	struct:ccci_modem
md_img_exist_list	eemcs/eemcs_boot.h	/^    KAL_UINT32 md_img_exist_list[MD_IMG_MAX_CNT+1]; \/* for world phone feature, +1 for 0 *\/$/;"	m	struct:EEMCS_BOOT_SET_st
md_img_file_list	eemcs/eemcs_boot.h	/^    img_mapping_t md_img_file_list[MD_IMG_MAX_CNT+1];$/;"	m	struct:EEMCS_BOOT_SET_st
md_img_header	ccci_util/ccci_util_lib_load_img.c	/^static struct md_check_header		md_img_header[MAX_MD_NUM];$/;"	v	typeref:struct:md_check_header	file:
md_img_header_v3	ccci_util/ccci_util_lib_load_img.c	/^static struct md_check_header_v3	md_img_header_v3[MAX_MD_NUM];$/;"	v	typeref:struct:md_check_header_v3	file:
md_img_info_str	ccci_util/ccci_util_lib_load_img.c	/^char					md_img_info_str[MAX_MD_NUM][256];$/;"	v
md_img_info_str	eemcs/eemcs_boot.h	/^    char            md_img_info_str[MD_INFO_STR_LEN];$/;"	m	struct:md_info
md_img_list	eemcs/eemcs_boot.c	/^static MD_IMG_LIST md_img_list[MD_IMG_MAX_CNT] = $/;"	v	file:
md_img_list_scaned	eemcs/eemcs_boot.h	/^    KAL_UINT32 md_img_list_scaned;$/;"	m	struct:EEMCS_BOOT_SET_st
md_img_mapping	eemcs/eemcs_boot.h	/^typedef struct md_img_mapping{$/;"	s
md_info	eemcs/eemcs_boot.h	/^    MD_INFO  md_info;$/;"	m	struct:EEMCS_BOOT_SET_st
md_info	eemcs/eemcs_boot.h	/^typedef struct md_info$/;"	s
md_info	mach/mt6795/include/mach/mtk_mdm_monitor.h	/^struct md_info{$/;"	s
md_info_len	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        md_info_len;$/;"	m	struct:__anon488
md_info_off	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        md_info_off;   $/;"	m	struct:__anon488
md_info_tag_val	ccci_util/ccci_util_lib_fo.c	/^static unsigned char md_info_tag_val[4];$/;"	v	file:
md_is_ready	dual_ccci/ccci_ipc.c	/^    int                    md_is_ready;$/;"	m	struct:_ipc_ctl_block	file:
md_is_ready	dual_ccci/ccci_rpc_main.c	/^    atomic_t                md_is_ready;$/;"	m	struct:_rpc_ctl_block	file:
md_is_ready	eccci/port_ipc.h	/^	unsigned char md_is_ready;$/;"	m	struct:ccci_ipc_ctrl
md_is_ready	eemcs/eemcs_ipc.h	/^    int                 md_is_ready;$/;"	m	struct:_eemcs_ipc_inst_t
md_layout	dual_ccci/ccci_md_main.c	/^    ccci_mem_layout_t    *md_layout;$/;"	m	struct:_md_ctl_block	file:
md_len	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        md_len;$/;"	m	struct:__anon485
md_len	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        md_len;$/;"	m	struct:__anon488
md_length	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        md_length;   $/;"	m	struct:__anon481
md_log_node	eemcs/eemcs_char.c	/^static eemcs_cdev_node_t* md_log_node = NULL; $/;"	v	file:
md_logger_client	dual_ccci/ccci_chrdev.c	/^struct ccci_dev_client  *md_logger_client = NULL;$/;"	v	typeref:struct:ccci_dev_client
md_logger_lock	dual_ccci/ccci_chrdev.c	/^static spinlock_t    md_logger_lock;$/;"	v	file:
md_logger_lock	eemcs/eemcs_char.c	/^static spinlock_t         md_logger_lock;$/;"	v	file:
md_name	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       md_name[64];$/;"	m	struct:__anon485
md_name	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       md_name[64];$/;"	m	struct:__anon489
md_need_reload	eemcs/eemcs_boot.h	/^    KAL_UINT32 md_need_reload;          \/* 0: not need reload, 1: need reload *\/$/;"	m	struct:EEMCS_BOOT_SET_st
md_notifier	dual_ccci/ccci_md_main.c	/^    MD_CALL_BACK_HEAD_T    md_notifier;$/;"	m	struct:_md_ctl_block	file:
md_num	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        md_num;$/;"	m	struct:__anon485
md_num	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        md_num;$/;"	m	struct:__anon489
md_off	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        md_off; $/;"	m	struct:__anon488
md_offset	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        md_offset;$/;"	m	struct:__anon481
md_ost_status	eccci/modem_cldma.h	/^	void __iomem *md_ost_status;$/;"	m	struct:md_cd_ctrl
md_pc_monitor	eccci/modem_cldma.h	/^	void __iomem *md_pc_monitor;$/;"	m	struct:md_cd_ctrl
md_peer_wakeup	eccci/modem_cldma.h	/^	void __iomem *md_peer_wakeup;$/;"	m	struct:md_cd_ctrl
md_pll	eccci/modem_cldma.h	/^	void __iomem *md_pll;$/;"	m	struct:md_cd_ctrl
md_port_cfg	eccci/port_cfg.c	/^int md_port_cfg(struct ccci_modem *md)$/;"	f
md_power_off	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(md_power_off);$/;"	v
md_power_off	mach/mt6795/mt_clkmgr.c	/^int md_power_off(int id, unsigned int timeout)$/;"	f
md_power_off	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(md_power_off);$/;"	v
md_power_off	mach/mt6795/mt_clkmgr_64.c	/^int md_power_off(int id, unsigned int timeout)$/;"	f
md_power_on	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(md_power_on);$/;"	v
md_power_on	mach/mt6795/mt_clkmgr.c	/^int md_power_on(int id)$/;"	f
md_power_on	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(md_power_on);$/;"	v
md_power_on	mach/mt6795/mt_clkmgr_64.c	/^int md_power_on(int id)$/;"	f
md_rdy_wq	eccci/port_ipc.h	/^	wait_queue_head_t md_rdy_wq;$/;"	m	struct:ccci_ipc_ctrl
md_reg_base	dual_ccci/include/ccci_common.h	/^    unsigned long     md_reg_base;$/;"	m	struct:_ccif_hw_info
md_region_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        md_region_phy;$/;"	m	struct:_ccci_mem_layout
md_region_phy	eccci/ccci_core.h	/^	phys_addr_t		md_region_phy;$/;"	m	struct:ccci_mem_layout
md_region_size	dual_ccci/include/ccci_common.h	/^    unsigned int        md_region_size;$/;"	m	struct:_ccci_mem_layout
md_region_size	eccci/ccci_core.h	/^	unsigned int	md_region_size;$/;"	m	struct:ccci_mem_layout
md_region_vir	dual_ccci/include/ccci_common.h	/^    unsigned int        md_region_vir;$/;"	m	struct:_ccci_mem_layout
md_region_vir	eccci/ccci_core.h	/^	void __iomem*	md_region_vir;$/;"	m	struct:ccci_mem_layout
md_register_call_chain	dual_ccci/ccci_md_main.c	/^int md_register_call_chain(int md_id, MD_CALL_BACK_QUEUE *queue)$/;"	f
md_reset_cnt	eemcs/eemcs_boot.h	/^    atomic_t md_reset_cnt;              \/* 0: no md reset; > 0: md reset is on-going*\/$/;"	m	struct:EEMCS_BOOT_SET_st
md_reset_on_going	dual_ccci/ccci_md_main.c	/^    atomic_t            md_reset_on_going;$/;"	m	struct:_md_ctl_block	file:
md_resv_mem_addr	ccci_util/ccci_util_lib_fo.c	/^static phys_addr_t md_resv_mem_addr[MAX_MD_NUM]; $/;"	v	file:
md_resv_mem_list	ccci_util/ccci_util_lib_fo.c	/^static phys_addr_t md_resv_mem_list[MAX_MD_NUM];$/;"	v	file:
md_resv_mem_size	ccci_util/ccci_util_lib_fo.c	/^static unsigned int md_resv_mem_size[MAX_MD_NUM]; $/;"	v	file:
md_resv_smem_addr	ccci_util/ccci_util_lib_fo.c	/^static phys_addr_t md_resv_smem_addr[MAX_MD_NUM]; $/;"	v	file:
md_resv_smem_size	ccci_util/ccci_util_lib_fo.c	/^static unsigned int md_resv_smem_size[MAX_MD_NUM]; $/;"	v	file:
md_rgu_base	eccci/modem_ccif.h	/^    void __iomem * md_rgu_base;$/;"	m	struct:md_ccif_ctrl
md_rgu_base	eccci/modem_cldma.h	/^	void __iomem *md_rgu_base;$/;"	m	struct:md_cd_ctrl
md_rgu_base	eccci/mt6795/cldma_platform.h	/^	unsigned long md_rgu_base;$/;"	m	struct:md_hw_info
md_sbp_code	dual_ccci/ccci_chrdev.c	/^static unsigned int md_sbp_code = 0;$/;"	v	file:
md_sbp_code_default	dual_ccci/ccci_chrdev.c	/^static unsigned int md_sbp_code_default = 0;$/;"	v	file:
md_set_sim_type	dual_ccci/ccci_md_main.c	/^int md_set_sim_type(int md_id, int data)$/;"	f
md_sim_counter	mach/mt6795/eint.c	/^unsigned int md_sim_counter = 0;$/;"	v
md_sim_info	mach/mt6795/eint.c	/^MD_SIM_HOTPLUG_INFO md_sim_info[MD_SIM_MAX];$/;"	v
md_size	dual_ccci/include/ccci_layer.h	/^    size_t md_size;$/;"	m	struct:dump_debug_info
md_size	eccci/ccci_core.h	/^	size_t md_size;$/;"	m	struct:dump_debug_info
md_size	eemcs/eemcs_expt.h	/^	size_t md_size;$/;"	m	struct:dump_debug_info
md_state	eccci/ccci_core.h	/^	volatile MD_STATE md_state; $/;"	m	struct:ccci_modem
md_state_notice	eccci/ccci_core.h	/^	void (*md_state_notice)(struct ccci_port *port, MD_STATE state);$/;"	m	struct:ccci_port_ops
md_status_poller	eccci/ccci_core.h	/^	struct timer_list md_status_poller;$/;"	m	struct:ccci_modem	typeref:struct:ccci_modem::timer_list
md_status_poller_flag	eccci/ccci_core.h	/^	unsigned int md_status_poller_flag;$/;"	m	struct:ccci_modem
md_status_poller_func	eccci/port_kernel.c	/^void md_status_poller_func(unsigned long data)$/;"	f
md_status_show_count	eccci/port_char.c	/^static int md_status_show_count[5];$/;"	v	file:
md_status_timeout	eccci/ccci_core.h	/^	struct timer_list md_status_timeout;$/;"	m	struct:ccci_modem	typeref:struct:ccci_modem::timer_list
md_status_timeout_func	eccci/port_kernel.c	/^void md_status_timeout_func(unsigned long data)$/;"	f
md_status_update_call_back	dual_ccci/ccci_ipc.c	/^    MD_CALL_BACK_QUEUE    md_status_update_call_back;$/;"	m	struct:_ipc_ctl_block	file:
md_status_update_call_back	dual_ccci/ccci_rpc_main.c	/^    MD_CALL_BACK_QUEUE    md_status_update_call_back;$/;"	m	struct:_rpc_ctl_block	file:
md_support	ccci_util/ccci_util_lib_fo.c	/^static unsigned int md_support[MAX_MD_NUM];$/;"	v	file:
md_topsm_status	eccci/modem_cldma.h	/^	void __iomem *md_topsm_status;$/;"	m	struct:md_cd_ctrl
md_type_saving	dual_ccci/ccci_chrdev.c	/^unsigned int        md_type_saving = 0;$/;"	v
md_unregister_call_chain	dual_ccci/ccci_md_main.c	/^int md_unregister_call_chain(int md_id,MD_CALL_BACK_QUEUE *queue)$/;"	f
md_usage_case	ccci_util/ccci_util_lib_fo.c	/^static unsigned int md_usage_case = 0;$/;"	v	file:
md_ut_broadcast_state	eccci/modem_ut.c	/^static int md_ut_broadcast_state(struct ccci_modem *md, MD_STATE state)$/;"	f	file:
md_ut_clear_queue	eccci/modem_ut.c	/^static void md_ut_clear_queue(struct ccci_modem *md, DIRECTION dir)$/;"	f	file:
md_ut_ctrl	eccci/modem_ut.h	/^struct md_ut_ctrl{$/;"	s
md_ut_dump_info	eccci/modem_ut.c	/^static int md_ut_dump_info(struct ccci_modem *md, MODEM_DUMP_FLAG flag, void *buff, int length)$/;"	f	file:
md_ut_exception	eccci/modem_ut.c	/^static void md_ut_exception(struct ccci_modem *md, HIF_EX_STAGE stage)$/;"	f	file:
md_ut_exception_isr	eccci/modem_ut.c	/^static irqreturn_t md_ut_exception_isr(int irq, void *data)$/;"	f	file:
md_ut_force_assert	eccci/modem_ut.c	/^static int md_ut_force_assert(struct ccci_modem *md, MD_COMM_TYPE type))$/;"	f	file:
md_ut_get_port_by_channel	eccci/modem_ut.c	/^static struct ccci_port* md_ut_get_port_by_channel(struct ccci_modem *md, CCCI_CH ch)$/;"	f	file:
md_ut_get_port_by_minor	eccci/modem_ut.c	/^static struct ccci_port* md_ut_get_port_by_minor(struct ccci_modem *md, int minor)$/;"	f	file:
md_ut_give_more	eccci/modem_ut.c	/^static int md_ut_give_more(struct ccci_modem *md, unsigned char qno)$/;"	f	file:
md_ut_init	eccci/modem_ut.c	/^static int md_ut_init(struct ccci_modem *md)$/;"	f	file:
md_ut_inject_packet	eccci/modem_ut.c	/^static void md_ut_inject_packet(struct ccci_modem *md, struct ccci_request *req, int qno)$/;"	f	file:
md_ut_modem_setup	eccci/modem_ut.c	/^static void md_ut_modem_setup(struct ccci_modem *md)$/;"	f	file:
md_ut_ops	eccci/modem_ut.c	/^static struct ccci_modem_ops md_ut_ops = {$/;"	v	typeref:struct:ccci_modem_ops	file:
md_ut_parameter_show	eccci/modem_ut.c	/^static ssize_t md_ut_parameter_show(struct ccci_modem *md, char *buf)$/;"	f	file:
md_ut_parameter_store	eccci/modem_ut.c	/^static ssize_t md_ut_parameter_store(struct ccci_modem *md, const char *buf, size_t count)$/;"	f	file:
md_ut_ports_normal	eccci/modem_ut.c	/^static struct ccci_port md_ut_ports_normal[] = {$/;"	v	typeref:struct:ccci_port	file:
md_ut_queue	eccci/modem_ut.h	/^struct md_ut_queue {$/;"	s
md_ut_queue_struct_init	eccci/modem_ut.h	/^static void inline md_ut_queue_struct_init(struct md_ut_queue *queue, struct ccci_modem *md,$/;"	f
md_ut_reset	eccci/modem_ut.c	/^static int md_ut_reset(struct ccci_modem *md)$/;"	f	file:
md_ut_rx_gen_func	eccci/modem_ut.c	/^static void md_ut_rx_gen_func(unsigned long data)$/;"	f	file:
md_ut_rxq_process	eccci/modem_ut.c	/^static int md_ut_rxq_process(struct md_ut_queue *queue)$/;"	f	file:
md_ut_sched_thread	eccci/modem_ut.c	/^static int md_ut_sched_thread(void *arg)$/;"	f	file:
md_ut_send_request	eccci/modem_ut.c	/^static int md_ut_send_request(struct ccci_modem *md, unsigned char qno, struct ccci_request* req)$/;"	f	file:
md_ut_send_runtime_data	eccci/modem_ut.c	/^static int md_ut_send_runtime_data(struct ccci_modem *md, unsigned int sbp_code)$/;"	f	file:
md_ut_start	eccci/modem_ut.c	/^static int md_ut_start(struct ccci_modem *md)$/;"	f	file:
md_ut_statistic_timer_func	eccci/modem_ut.c	/^void md_ut_statistic_timer_func(unsigned long data)$/;"	f
md_ut_stop	eccci/modem_ut.c	/^static int md_ut_stop(struct ccci_modem *md, unsigned int timeout)$/;"	f	file:
md_ut_sysfs_init	eccci/modem_ut.c	/^static void md_ut_sysfs_init(struct ccci_modem *md)$/;"	f	file:
md_ut_txq_process	eccci/modem_ut.c	/^static int md_ut_txq_process(struct md_ut_queue *queue)$/;"	f	file:
md_ut_wdt_isr	eccci/modem_ut.c	/^static irqreturn_t md_ut_wdt_isr(int irq, void *data)$/;"	f	file:
md_ut_write_room	eccci/modem_ut.c	/^static int md_ut_write_room(struct ccci_modem *md, unsigned char qno)$/;"	f	file:
md_v3a_info	masp/asf/asf_inc/sec_secroimg.h	/^    AND_AC_MD_INFO_V3a_T md_v3a_info[MAX_V5_SUPPORT_MD_NUM];$/;"	m	struct:__anon486
md_wdt_irq_flags	eccci/modem_cldma.h	/^	unsigned long md_wdt_irq_flags;$/;"	m	struct:md_cd_ctrl
md_wdt_irq_flags	eccci/mt6795/cldma_platform.h	/^	unsigned long md_wdt_irq_flags;$/;"	m	struct:md_hw_info
md_wdt_irq_id	eccci/modem_ccif.h	/^    unsigned int md_wdt_irq_id;$/;"	m	struct:md_ccif_ctrl
md_wdt_irq_id	eccci/modem_cldma.h	/^	unsigned int md_wdt_irq_id;$/;"	m	struct:md_cd_ctrl
md_wdt_irq_id	eccci/mt6795/cldma_platform.h	/^	unsigned int md_wdt_irq_id;$/;"	m	struct:md_hw_info
md_wdt_monitor	dual_ccci/ccci_md_main.c	/^int md_wdt_monitor(int md_id, int data)$/;"	f
mdcldma_of_ids	eccci/modem_cldma.c	/^static const struct of_device_id mdcldma_of_ids[] = {$/;"	v	typeref:struct:of_device_id	file:
memID	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   memID;$/;"	m	struct:__anon208
mem_addr	eemcs/lte_dev_test_at.h	/^	kal_uint32 mem_addr;$/;"	m	struct:_athif_mem_tst_cfg
mem_layout	eccci/ccci_core.h	/^	struct ccci_mem_layout mem_layout;$/;"	m	struct:ccci_modem	typeref:struct:ccci_modem::ccci_mem_layout
mem_size	eemcs/eemcs_boot.h	/^    unsigned int    mem_size;   \/* MD_Image memory size*\/$/;"	m	struct:image_info
mem_val	eemcs/lte_dev_test_at.h	/^	kal_uint8 mem_val[0];$/;"	m	struct:_athif_mem_tst_cfg
memory_debug	mach/mt6795/mt_hotplug_strategy_procfs.c	/^PROC_FOPS_RW(memory_debug);$/;"	v
memory_dump	eemcs/eccmni.c	/^static void memory_dump(void * start_addr, int size, char* str){$/;"	f	file:
message	eemcs/eemcs_boot.h	/^    KAL_UINT8 message[128];$/;"	m	struct:EEMCS_BOOT_UT_CMD_st
met_thermalsampler_funcMET	mach/mt6795/include/mach/mt_thermal.h	/^typedef void (*met_thermalsampler_funcMET)(void);$/;"	t
meta_com_id	boot/mt6795/mt_boot.c	/^	u32 meta_com_id;  \/* multiple meta need to know com port id *\/$/;"	m	struct:boot_tag_meta_com	file:
meta_com_id_info	boot/mt6795/mt_boot.c	/^static struct meta_driver meta_com_id_info = {$/;"	v	typeref:struct:meta_driver	file:
meta_com_id_show	boot/mt6795/mt_boot.c	/^static ssize_t meta_com_id_show(struct device_driver *driver, char *buf)$/;"	f	file:
meta_com_id_store	boot/mt6795/mt_boot.c	/^static ssize_t meta_com_id_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
meta_com_type	boot/mt6795/mt_boot.c	/^	u32 meta_com_type; \/* identify meta via uart or usb *\/$/;"	m	struct:boot_tag_meta_com	file:
meta_com_type_info	boot/mt6795/mt_boot.c	/^static struct meta_driver meta_com_type_info = {$/;"	v	typeref:struct:meta_driver	file:
meta_com_type_show	boot/mt6795/mt_boot.c	/^static ssize_t meta_com_type_show(struct device_driver *driver, char *buf)$/;"	f	file:
meta_com_type_store	boot/mt6795/mt_boot.c	/^static ssize_t meta_com_type_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
meta_driver	boot/mt6795/mt_boot.c	/^struct meta_driver {$/;"	s	file:
meta_md_support	ccci_util/ccci_util_lib_fo.c	/^static unsigned int meta_md_support[MAX_MD_NUM];$/;"	v	file:
mfg_sys_disable_op	mach/mt6795/mt_clkmgr.c	/^static int mfg_sys_disable_op(struct subsys *sys)$/;"	f	file:
mfg_sys_disable_op	mach/mt6795/mt_clkmgr_64.c	/^static int mfg_sys_disable_op(struct subsys *sys)$/;"	f	file:
mfg_sys_enable_op	mach/mt6795/mt_clkmgr.c	/^static int mfg_sys_enable_op(struct subsys *sys)$/;"	f	file:
mfg_sys_enable_op	mach/mt6795/mt_clkmgr_64.c	/^static int mfg_sys_enable_op(struct subsys *sys)$/;"	f	file:
mfg_sys_ops	mach/mt6795/mt_clkmgr.c	/^static struct subsys_ops mfg_sys_ops = {$/;"	v	typeref:struct:subsys_ops	file:
mfg_sys_ops	mach/mt6795/mt_clkmgr.c	/^static struct subsys_ops mfg_sys_ops;$/;"	v	typeref:struct:subsys_ops	file:
mfg_sys_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys_ops mfg_sys_ops = {$/;"	v	typeref:struct:subsys_ops	file:
mfg_sys_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys_ops mfg_sys_ops;$/;"	v	typeref:struct:subsys_ops	file:
mfgclk_fops	mach/mt6795/mt_pm_init.c	/^static const struct file_operations mfgclk_fops = {$/;"	v	typeref:struct:file_operations	file:
mfgclk_fops	mach/mt6795/mt_pm_init_64.c	/^static const struct file_operations mfgclk_fops = {$/;"	v	typeref:struct:file_operations	file:
mfgclk_speed_dump_read	mach/mt6795/mt_pm_init.c	/^static int mfgclk_speed_dump_read(struct seq_file *m, void *v)$/;"	f	file:
mfgclk_speed_dump_read	mach/mt6795/mt_pm_init_64.c	/^static int mfgclk_speed_dump_read(struct seq_file *m, void *v)$/;"	f	file:
mhl_connect_notify	mach/mt6795/hiau_ml/hdmi/hdmi_cust.c	/^void mhl_connect_notify(bool isMHL)$/;"	f
mhl_connect_notify	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.c	/^void mhl_connect_notify(bool isMHL)$/;"	f
mhl_detect_register_notifier	mach/mt6795/hiau_ml/hdmi/hdmi_cust.c	/^void mhl_detect_register_notifier(struct t_mhl_status_notifier *notifier)$/;"	f
mhl_detect_register_notifier	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.c	/^void mhl_detect_register_notifier(struct t_mhl_status_notifier *notifier)$/;"	f
mhl_notifier	mach/mt6795/hiau_ml/hdmi/hdmi_cust.h	/^static struct t_mhl_status_notifier *mhl_notifier;$/;"	v	typeref:struct:t_mhl_status_notifier
mhl_notifier	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.h	/^static struct t_mhl_status_notifier *mhl_notifier;$/;"	v	typeref:struct:t_mhl_status_notifier
mhl_notifier_work	mach/mt6795/hiau_ml/hdmi/hdmi_cust.c	/^static struct  work_struct mhl_notifier_work;$/;"	v	typeref:struct:work_struct	file:
mhl_notifier_work	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.c	/^static struct  work_struct mhl_notifier_work;$/;"	v	typeref:struct:work_struct	file:
mhl_vbus_notify	mach/mt6795/hiau_ml/hdmi/hdmi_cust.c	/^void mhl_vbus_notify(int type)$/;"	f
mhl_vbus_notify	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.c	/^void mhl_vbus_notify(int type)$/;"	f
migration_ctx	mach/mt6795/mt_dormant.c	/^unsigned int migration_ctx[MAX_CORES][REGS];$/;"	v
min_frame_length	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint32 min_frame_length;    \/\/current min  framelength to max framerate$/;"	m	struct:imgsensor_struct
min_shutter	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint32 min_shutter;            \/\/min shutter$/;"	m	struct:imgsensor_info_struct
mini_rdump	aee/aed/aed-main.c	/^AED_CURRENT_KE_OPEN(mini_rdump);$/;"	v
mini_rdump	aee/aed/aed-main.c	/^AED_PROC_CURRENT_KE_FOPS(mini_rdump);$/;"	v
minor	dual_ccci/ccci_tty.c	/^    int                    minor;$/;"	m	struct:_tty_ctl_block	file:
minor	dual_ccci/include/ccci_chrdev.h	/^    int                    minor;$/;"	m	struct:_chr_ctl_block
minor	dual_ccci/include/ccci_chrdev.h	/^    int                    minor;$/;"	m	struct:_vir_chr_ctl_block
minor	eccci/ccci_core.h	/^	unsigned int minor;$/;"	m	struct:ccci_port
minor	eemcs/lte_dev_test.h	/^	int minor ;$/;"	m	struct:mtlte_ttydev
minor_base	eccci/ccci_core.h	/^	unsigned int minor_base;$/;"	m	struct:ccci_modem
minor_start	dual_ccci/ccci_mk_node.c	/^    int  minor_start;$/;"	m	struct:_ccci_node_type	file:
mipi_data_lp2hs_settle_dc	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8 mipi_data_lp2hs_settle_dc;$/;"	m	struct:imgsensor_mode_struct
mipi_lane_num	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  mipi_lane_num;        \/\/mipi lane num$/;"	m	struct:imgsensor_info_struct
mipi_sensor_type	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  mipi_sensor_type; \/\/0,MIPI_OPHY_NCSI2; 1,MIPI_OPHY_CSI2, default is NCSI2, don't modify this para$/;"	m	struct:imgsensor_info_struct
mipi_settle_delay_mode	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  mipi_settle_delay_mode; \/\/0, high speed signal auto detect; 1, use settle delay,unit is ns, default is auto detect, don't modify this para$/;"	m	struct:imgsensor_info_struct
mirror	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8 mirror;                \/\/mirrorflip information$/;"	m	struct:imgsensor_struct
misc_feature_id_t	dual_ccci/include/ccci_common.h	/^} misc_feature_id_t;$/;"	t	typeref:enum:__anon373
misc_feature_sta_t	dual_ccci/include/ccci_common.h	/^} misc_feature_sta_t; $/;"	t	typeref:enum:__anon372
misc_info_t	dual_ccci/include/ccci_common.h	/^} misc_info_t;$/;"	t	typeref:struct:_misc_info
mjc_sys_disable_op	mach/mt6795/mt_clkmgr.c	/^static int mjc_sys_disable_op(struct subsys *sys)$/;"	f	file:
mjc_sys_disable_op	mach/mt6795/mt_clkmgr_64.c	/^static int mjc_sys_disable_op(struct subsys *sys)$/;"	f	file:
mjc_sys_enable_op	mach/mt6795/mt_clkmgr.c	/^static int mjc_sys_enable_op(struct subsys *sys)$/;"	f	file:
mjc_sys_enable_op	mach/mt6795/mt_clkmgr_64.c	/^static int mjc_sys_enable_op(struct subsys *sys)$/;"	f	file:
mjc_sys_ops	mach/mt6795/mt_clkmgr.c	/^static struct subsys_ops mjc_sys_ops = {$/;"	v	typeref:struct:subsys_ops	file:
mjc_sys_ops	mach/mt6795/mt_clkmgr.c	/^static struct subsys_ops mjc_sys_ops;$/;"	v	typeref:struct:subsys_ops	file:
mjc_sys_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys_ops mjc_sys_ops = {$/;"	v	typeref:struct:subsys_ops	file:
mjc_sys_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys_ops mjc_sys_ops;$/;"	v	typeref:struct:subsys_ops	file:
mk_ccci_dev_node	dual_ccci/ccci_mk_node.c	/^int mk_ccci_dev_node(int md_id)$/;"	f
mmap_kmem	mach/mt6795/camera_isp.c	/^static MINT32 mmap_kmem(struct file *filp, struct vm_area_struct *vma)$/;"	f	file:
mmclk_fops	mach/mt6795/mt_pm_init.c	/^static const struct file_operations mmclk_fops = {$/;"	v	typeref:struct:file_operations	file:
mmclk_fops	mach/mt6795/mt_pm_init_64.c	/^static const struct file_operations mmclk_fops = {$/;"	v	typeref:struct:file_operations	file:
mmclk_speed_dump_read	mach/mt6795/mt_pm_init.c	/^static int mmclk_speed_dump_read(struct seq_file *m, void *v)$/;"	f	file:
mmclk_speed_dump_read	mach/mt6795/mt_pm_init_64.c	/^static int mmclk_speed_dump_read(struct seq_file *m, void *v)$/;"	f	file:
mmdvfs_voltage_enum	mach/mt6795/include/mach/mt_smi.h	/^} mmdvfs_voltage_enum;$/;"	t	typeref:enum:__anon162
mmprofile	aee/aed/aed-main.c	/^AED_CURRENT_KE_OPEN(mmprofile);$/;"	v
mmprofile	aee/aed/aed-main.c	/^AED_PROC_CURRENT_KE_FOPS(mmprofile);$/;"	v
mod_name	mach/mt6795/include/mach/mt_pm_ldo.h	/^    char mod_name[MAX_DEVICE][MAX_MOD_NAME];    $/;"	m	struct:__anon145
mode	eemcs/eemcs_boot.h	/^    KAL_UINT8  mode[36];	           \/* build mode, ex: MULTI_MODE_EXT_SP *\/$/;"	m	struct:__anon336
mode	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	enum mt65xx_led_mode  mode;$/;"	m	struct:cust_mt65xx_led	typeref:enum:cust_mt65xx_led::mt65xx_led_mode
mode	mach/mt6795/include/mach/isp.h	/^    unsigned long mode;     \/\/ Mode for wait irq$/;"	m	struct:mt_isp_wait_irq_s
mode	mach/mt6795/include/mach/mt_gpio_base.h	/^    VAL_REGS    mode[43];           \/*0x0600 ~ 0x08AF: 688 bytes*\/  $/;"	m	struct:__anon129
mode	mach/mt6795/include/mach/mt_gpio_ext.h	/^    EXT_VAL_REGS    mode[10];          \/*0x00C0 ~ 0x010F: 80 bytes*\/  $/;"	m	struct:__anon75
mode	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    VAL_REGS    mode[36];           \/*0x0600 ~ 0x083F: 576 bytes*\/  $/;"	m	struct:__anon131
mode	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	enum mt65xx_led_mode  mode;$/;"	m	struct:cust_mt65xx_led	typeref:enum:cust_mt65xx_led::mt65xx_led_mode
mode	mach/mt6795/mt_clkmgr.c	/^    int mode;$/;"	m	struct:pll	file:
mode	mach/mt6795/mt_clkmgr_64.c	/^    int mode;$/;"	m	struct:pll	file:
mode	mach/mt6795/mt_golden_setting.c	/^	print_mode mode;$/;"	m	struct:golden	file:
mode	mach/mt6795/mt_gpt.c	/^	unsigned int mode;$/;"	m	struct:gpt_device	file:
mode	mach/mt6795/mt_gpt_ca53.c	/^    unsigned int mode;$/;"	m	struct:gpt_device	file:
modem	eccci/ccci_core.h	/^	struct ccci_modem *modem;$/;"	m	struct:ccci_md_attribute	typeref:struct:ccci_md_attribute::ccci_modem
modem	eccci/ccci_core.h	/^	struct ccci_modem *modem;$/;"	m	struct:ccci_port	typeref:struct:ccci_port::ccci_modem
modem	eccci/modem_ccif.h	/^    struct ccci_modem *modem;$/;"	m	struct:md_ccif_queue	typeref:struct:md_ccif_queue::ccci_modem
modem	eccci/modem_cldma.h	/^	struct ccci_modem *modem;$/;"	m	struct:md_cd_queue	typeref:struct:md_cd_queue::ccci_modem
modem	eccci/modem_ut.h	/^	struct ccci_modem *modem;$/;"	m	struct:md_ut_queue	typeref:struct:md_ut_queue::ccci_modem
modem_ccif_driver	eccci/modem_ccif.c	/^static struct platform_driver modem_ccif_driver =$/;"	v	typeref:struct:platform_driver	file:
modem_cd_init	eccci/modem_cldma.c	/^module_init(modem_cd_init);$/;"	v
modem_cd_init	eccci/modem_cldma.c	/^static int __init modem_cd_init(void)$/;"	f	file:
modem_cldma_driver	eccci/modem_cldma.c	/^static struct platform_driver modem_cldma_driver =$/;"	v	typeref:struct:platform_driver	file:
modem_exception_exp_t	dual_ccci/include/ccci_md.h	/^}modem_exception_exp_t;$/;"	t	typeref:struct:_modem_exception_exp
modem_num	ccci_util/ccci_util_lib_fo.c	/^static unsigned int modem_num = 0;$/;"	v	file:
modem_off_init	ccci_util/mt6795/ccci_off.c	/^module_init(modem_off_init);$/;"	v
modem_off_init	ccci_util/mt6795/ccci_off.c	/^static int __init modem_off_init(void)$/;"	f	file:
modem_runtime_info_tag_t	dual_ccci/include/ccci_md.h	/^}modem_runtime_info_tag_t;$/;"	t	typeref:struct:_modem_runtime_info_tag
modem_runtime_t	dual_ccci/include/ccci_md.h	/^}modem_runtime_t; $/;"	t	typeref:struct:_modem_runtime
modem_size_list	ccci_util/ccci_util_lib_fo.c	/^static unsigned int modem_size_list[MAX_MD_NUM];$/;"	v	file:
modem_type	eemcs/eemcs_boot.c	/^    modem_type_t   modem_type;$/;"	m	struct:__anon320	file:
modem_uart	uart/mt6795/platform_uart.c	/^static unsigned int modem_uart[UART_NR] = { 1, 0, 0, 1 };$/;"	v	file:
modem_ut_init	eccci/modem_ut.c	/^module_init(modem_ut_init);$/;"	v
modem_ut_init	eccci/modem_ut.c	/^static int __init modem_ut_init(void)$/;"	f	file:
modify_fingerprint	uart/uart.c	/^static int modify_fingerprint(char str[], int offset, char new_val)$/;"	f	file:
moly_week	eemcs/eemcs_boot.h	/^    KAL_UINT8  moly_week[16];	       \/* project version, ex. MOLY.W13.28 *\/$/;"	m	struct:__anon336
mon_kernel_exit	mach/mt6795/mt_mem_bw.c	/^module_exit(mon_kernel_exit);$/;"	v
mon_kernel_exit	mach/mt6795/mt_mem_bw.c	/^static void __exit mon_kernel_exit(void)$/;"	f	file:
mon_kernel_init	mach/mt6795/mt_mem_bw.c	/^module_init(mon_kernel_init);$/;"	v
mon_kernel_init	mach/mt6795/mt_mem_bw.c	/^static int __init mon_kernel_init(void)$/;"	f	file:
mon_log	mach/mt6795/include/mach/mt_mon.h	/^        unsigned int	(*mon_log)(void *);$/;"	m	struct:mtk_monitor
mon_manual_evt	mach/mt6795/mt_mon.c	/^static unsigned int mon_manual_evt;$/;"	v	file:
mon_manual_evt_show	mach/mt6795/mt_mon.c	/^static ssize_t mon_manual_evt_show(struct device_driver *driver, char *buf)$/;"	f	file:
mon_manual_evt_store	mach/mt6795/mt_mon.c	/^static ssize_t mon_manual_evt_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
mon_mode	mach/mt6795/mt_ptp.c	/^	int (*mon_mode)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
mon_mode	mach/mt6795/mt_ptp_64.c	/^	int (*mon_mode)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
mon_mode_evt_show	mach/mt6795/mt_mon.c	/^static ssize_t mon_mode_evt_show(struct device_driver *driver, char *buf)$/;"	f	file:
mon_mode_evt_store	mach/mt6795/mt_mon.c	/^static ssize_t mon_mode_evt_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
mon_period_evt	mach/mt6795/mt_mon.c	/^static unsigned long mon_period_evt;$/;"	v	file:
mon_period_evt_show	mach/mt6795/mt_mon.c	/^static ssize_t mon_period_evt_show(struct device_driver *driver, char *buf)$/;"	f	file:
mon_period_evt_store	mach/mt6795/mt_mon.c	/^static ssize_t mon_period_evt_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
mon_user_exit	mach/mt6795/mon_interface.c	/^module_exit(mon_user_exit);$/;"	v
mon_user_exit	mach/mt6795/mon_interface.c	/^static void __exit mon_user_exit(void)$/;"	f	file:
mon_user_init	mach/mt6795/mon_interface.c	/^module_init(mon_user_init);$/;"	v
mon_user_init	mach/mt6795/mon_interface.c	/^static int __init mon_user_init(void)$/;"	f	file:
monitor_clk_sel	mach/mt6795/include/mach/mt_clkmgr.h	/^enum monitor_clk_sel{$/;"	g
monitor_clk_sel_0	mach/mt6795/include/mach/mt_clkmgr.h	/^enum monitor_clk_sel_0{$/;"	g
monitor_hang_exit	aee/aed/monitor_hang.c	/^module_exit(monitor_hang_exit);$/;"	v
monitor_hang_exit	aee/aed/monitor_hang.c	/^static void __exit monitor_hang_exit(void)$/;"	f	file:
monitor_hang_init	aee/aed/monitor_hang.c	/^module_init(monitor_hang_init);$/;"	v
monitor_hang_init	aee/aed/monitor_hang.c	/^static int __init monitor_hang_init(void)$/;"	f	file:
monitor_hang_ioctl	aee/aed/monitor_hang.c	/^static long monitor_hang_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
monitor_hang_open	aee/aed/monitor_hang.c	/^static int monitor_hang_open(struct inode *inode, struct file *filp)$/;"	f	file:
monitor_hang_poll	aee/aed/monitor_hang.c	/^static unsigned int monitor_hang_poll(struct file *file, struct poll_table_struct *ptable)$/;"	f	file:
monitor_hang_read	aee/aed/monitor_hang.c	/^static ssize_t monitor_hang_read(struct file *filp, char __user *buf, size_t count, loff_t *f_pos)$/;"	f	file:
monitor_hang_release	aee/aed/monitor_hang.c	/^static int monitor_hang_release(struct inode *inode, struct file *filp)$/;"	f	file:
monitor_hang_write	aee/aed/monitor_hang.c	/^static ssize_t monitor_hang_write(struct file *filp, const char __user *buf, size_t count,$/;"	f	file:
monitor_read	mach/mt6795/include/mach/mt_smi.h	/^	int monitor_read;     $/;"	m	struct:__anon160
monitor_write	mach/mt6795/include/mach/mt_smi.h	/^	int monitor_write;    $/;"	m	struct:__anon160
montg_init	masp/asf/crypto/rsa_util.c	/^void montg_init( ulong *mm, const bgn *P_N )$/;"	f
montg_mul	masp/asf/crypto/rsa_util.c	/^void montg_mul( bgn *P_A, const bgn *P_B, const bgn *P_N, ulong mm, const bgn *P_T )$/;"	f
montg_red	masp/asf/crypto/rsa_util.c	/^void montg_red( bgn *P_A, const bgn *P_N, ulong mm, const bgn *P_T )$/;"	f
more_info	dual_ccci/include/ccci_layer.h	/^    unsigned int more_info;$/;"	m	struct:dump_debug_info
more_info	eccci/ccci_core.h	/^	unsigned int more_info;$/;"	m	struct:dump_debug_info
more_info	eemcs/eemcs_expt.h	/^	unsigned int more_info;$/;"	m	struct:dump_debug_info
mp0_STANDBY_WFE	mach/mt6795/include/mach/mt_ptp2_64.h	/^    unsigned int mp0_STANDBY_WFE; \/\/27:24$/;"	m	struct:PTP2_trig
mp0_STANDBY_WFI	mach/mt6795/include/mach/mt_ptp2_64.h	/^    unsigned int mp0_STANDBY_WFI; \/\/23:20$/;"	m	struct:PTP2_trig
mp0_STANDBY_WFIL2	mach/mt6795/include/mach/mt_ptp2_64.h	/^    unsigned int mp0_STANDBY_WFIL2; \/\/19:19$/;"	m	struct:PTP2_trig
mp0_l2rstd_lock	mach/mt6795/mt_cpuidle64.c	/^DEFINE_SPINLOCK(mp0_l2rstd_lock);$/;"	v
mp0_l2rstdisable	mach/mt6795/mt_cpuidle64.c	/^static inline void mp0_l2rstdisable(int flags) {} $/;"	f	file:
mp0_l2rstdisable	mach/mt6795/mt_cpuidle64.c	/^static inline void mp0_l2rstdisable(int flags)$/;"	f	file:
mp0_l2rstdisable_restore	mach/mt6795/mt_cpuidle64.c	/^static inline void mp0_l2rstdisable_restore(int flags) $/;"	f	file:
mp0_l2rstdisable_restore	mach/mt6795/mt_cpuidle64.c	/^static inline void mp0_l2rstdisable_restore(int flags) {} $/;"	f	file:
mp0_nCORE_RESET	mach/mt6795/include/mach/mt_ptp2_64.h	/^    unsigned int mp0_nCORE_RESET; \/\/31:28$/;"	m	struct:PTP2_trig
mp1_STANDBY_WFE	mach/mt6795/include/mach/mt_ptp2_64.h	/^    unsigned int mp1_STANDBY_WFE; \/\/14:11$/;"	m	struct:PTP2_trig
mp1_STANDBY_WFI	mach/mt6795/include/mach/mt_ptp2_64.h	/^    unsigned int mp1_STANDBY_WFI; \/\/10:7$/;"	m	struct:PTP2_trig
mp1_STANDBY_WFIL2	mach/mt6795/include/mach/mt_ptp2_64.h	/^    unsigned int mp1_STANDBY_WFIL2; \/\/6:6$/;"	m	struct:PTP2_trig
mp1_l2rstd_lock	mach/mt6795/mt_cpuidle64.c	/^DEFINE_SPINLOCK(mp1_l2rstd_lock);$/;"	v
mp1_l2rstdisable	mach/mt6795/mt_cpuidle64.c	/^static inline void mp1_l2rstdisable(int flags) {}$/;"	f	file:
mp1_l2rstdisable	mach/mt6795/mt_cpuidle64.c	/^static inline void mp1_l2rstdisable(int flags)$/;"	f	file:
mp1_l2rstdisable_restore	mach/mt6795/mt_cpuidle64.c	/^static inline void mp1_l2rstdisable_restore(int flags) {}$/;"	f	file:
mp1_l2rstdisable_restore	mach/mt6795/mt_cpuidle64.c	/^static inline void mp1_l2rstdisable_restore(int flags)$/;"	f	file:
mp1_nCORE_RESET	mach/mt6795/include/mach/mt_ptp2_64.h	/^    unsigned int mp1_nCORE_RESET; \/\/18:15$/;"	m	struct:PTP2_trig
mpu_dev_ioctl	mach/mt6795/mon_interface.c	/^static long  mpu_dev_ioctl(struct file *filp,$/;"	f	file:
mpu_dev_open	mach/mt6795/mon_interface.c	/^mpu_dev_open(struct inode *inode, struct file *filp)$/;"	f	file:
mpu_dev_release	mach/mt6795/mon_interface.c	/^mpu_dev_release(struct inode *inode, struct file *filp)$/;"	f	file:
mpu_miscdev	mach/mt6795/mon_interface.c	/^static struct miscdevice mpu_miscdev = {$/;"	v	typeref:struct:miscdevice	file:
mrdump-y	aee/mrdump/Makefile	/^mrdump-y := mrdump_full.o$/;"	m
mrdump_cb	aee/mrdump/mrdump_full.c	/^static struct mrdump_control_block *mrdump_cb;$/;"	v	typeref:struct:mrdump_control_block	file:
mrdump_enable	aee/mrdump/mrdump_full.c	/^static bool mrdump_enable=1;$/;"	v	file:
mrdump_get_ramdump_reason	aee/mrdump/mrdump_full.c	/^AEE_REBOOT_MODE mrdump_get_ramdump_reason(void) {$/;"	f
mrdump_get_ramdump_reason	aee/mrdump/mrdump_full.c	/^EXPORT_SYMBOL(mrdump_get_ramdump_reason);$/;"	v
mrdump_init	aee/mrdump/mrdump_full.c	/^late_initcall(mrdump_init);$/;"	v
mrdump_init	aee/mrdump/mrdump_full.c	/^static int __init mrdump_init(void)$/;"	f	file:
mrdump_init_log	aee/mrdump/mrdump_full.c	/^static int __init mrdump_init_log(void)$/;"	f	file:
mrdump_mini_add_entry	aee/mrdump/mrdump_mini.c	/^void mrdump_mini_add_entry(unsigned long addr, unsigned long size)$/;"	f
mrdump_mini_add_loads	aee/mrdump/mrdump_mini.c	/^static void mrdump_mini_add_loads(void)$/;"	f	file:
mrdump_mini_add_misc	aee/mrdump/mrdump_mini.c	/^void mrdump_mini_add_misc(unsigned long addr, unsigned long size, unsigned long start, char *name)$/;"	f
mrdump_mini_add_tsk_ti	aee/mrdump/mrdump_mini.c	/^static void mrdump_mini_add_tsk_ti(int cpu, struct pt_regs *regs, int stack)$/;"	f	file:
mrdump_mini_build_elf_misc	aee/mrdump/mrdump_mini.c	/^static void mrdump_mini_build_elf_misc(void)$/;"	f	file:
mrdump_mini_cpu_regs	aee/mrdump/mrdump_mini.c	/^static int mrdump_mini_cpu_regs(int cpu, struct pt_regs *regs, int main)$/;"	f	file:
mrdump_mini_create_oops_dump	aee/mrdump/mrdump_mini.c	/^EXPORT_SYMBOL(mrdump_mini_create_oops_dump);$/;"	v
mrdump_mini_create_oops_dump	aee/mrdump/mrdump_mini.c	/^int mrdump_mini_create_oops_dump(AEE_REBOOT_MODE reboot_mode, mrdump_write write,$/;"	f
mrdump_mini_dump_loads	aee/mrdump/mrdump_mini.c	/^static void mrdump_mini_dump_loads(loff_t offset, mrdump_write write)$/;"	f	file:
mrdump_mini_ehdr	aee/mrdump/mrdump_mini.c	/^static struct mrdump_mini_elf_header *mrdump_mini_ehdr;$/;"	v	typeref:struct:mrdump_mini_elf_header	file:
mrdump_mini_elf_header_init	aee/mrdump/mrdump_mini.c	/^static void __init mrdump_mini_elf_header_init(void)$/;"	f	file:
mrdump_mini_init	aee/mrdump/mrdump_mini.c	/^int __init mrdump_mini_init(void)$/;"	f
mrdump_mini_init	aee/mrdump/mrdump_mini.c	/^module_init(mrdump_mini_init);$/;"	v
mrdump_mini_ipanic_done	aee/mrdump/mrdump_mini.c	/^void mrdump_mini_ipanic_done(void)$/;"	f
mrdump_mini_ke_cpu_regs	aee/mrdump/mrdump_mini.c	/^EXPORT_SYMBOL(mrdump_mini_ke_cpu_regs);$/;"	v
mrdump_mini_ke_cpu_regs	aee/mrdump/mrdump_mini.c	/^void mrdump_mini_ke_cpu_regs(struct pt_regs *regs)$/;"	f
mrdump_mini_per_cpu_regs	aee/mrdump/mrdump_mini.c	/^EXPORT_SYMBOL(mrdump_mini_per_cpu_regs);$/;"	v
mrdump_mini_per_cpu_regs	aee/mrdump/mrdump_mini.c	/^void mrdump_mini_per_cpu_regs(int cpu, struct pt_regs *regs)$/;"	f
mrdump_mini_reserve_memory	aee/mrdump/mrdump_mini.c	/^void mrdump_mini_reserve_memory(void)$/;"	f
mrdump_output_device	aee/mrdump/mrdump_full.c	/^static int mrdump_output_device;$/;"	v	file:
mrdump_output_fstype	aee/mrdump/mrdump_full.c	/^static int mrdump_output_fstype;$/;"	v	file:
mrdump_output_lbaooo	aee/mrdump/mrdump_full.c	/^static unsigned long  mrdump_output_lbaooo;$/;"	v	file:
mrdump_panic_blk	aee/mrdump/mrdump_full.c	/^static struct notifier_block mrdump_panic_blk = {$/;"	v	typeref:struct:notifier_block	file:
mrdump_panic_create_dump	aee/mrdump/mrdump_full.c	/^static int mrdump_panic_create_dump(struct notifier_block *this, unsigned long event, void *ptr)$/;"	f	file:
mrdump_plat	aee/mrdump/mrdump_full.c	/^static const struct mrdump_platform *mrdump_plat;$/;"	v	typeref:struct:mrdump_platform	file:
mrdump_platform_init	aee/mrdump/mrdump_full.c	/^void mrdump_platform_init(struct mrdump_control_block *cblock, const struct mrdump_platform *plat)$/;"	f
mrdump_result	aee/mrdump/mrdump_full.c	/^static struct mrdump_cblock_result *mrdump_result;$/;"	v	typeref:struct:mrdump_cblock_result	file:
mrdump_save_current_backtrace	aee/mrdump/mrdump_private.h	/^static inline void mrdump_save_current_backtrace(struct pt_regs *regs)$/;"	f
mrdump_set_ramdump_reason	aee/mrdump/mrdump_full.c	/^EXPORT_SYMBOL(mrdump_set_ramdump_reason);$/;"	v
mrdump_set_ramdump_reason	aee/mrdump/mrdump_full.c	/^int mrdump_set_ramdump_reason(AEE_REBOOT_MODE reset_reason, char *msg)$/;"	f
mrdump_stop_noncore_cpu	aee/mrdump/mrdump_full.c	/^void mrdump_stop_noncore_cpu(void *unused)$/;"	f
ms_to_jiffies	mach/mt6795/camera_fdvt.c	/^static unsigned long ms_to_jiffies(unsigned long ms)$/;"	f	file:
ms_to_jiffies	mach/mt6795/isp.c	/^static unsigned long ms_to_jiffies(unsigned long ms)$/;"	f	file:
msd_lba_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 msd_lba_num;				$/;"	m	struct:_athif_msd_rgpd_tst_cfg
msd_print	eemcs/eemcs_boot.h	/^        XBOOT_CMD_PRINT msd_print;$/;"	m	union:EEMCS_BOOT_UT_CMD_st::__anon337
msdc0_ctrl0	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc0_ctrl0;        \/*0x0C00 ~ 0x0D4F: 336 bytes*\/ $/;"	m	struct:__anon129
msdc0_ctrl1	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc0_ctrl1;        $/;"	m	struct:__anon129
msdc0_ctrl2	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc0_ctrl2;        $/;"	m	struct:__anon129
msdc0_ctrl3	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc0_ctrl3;        $/;"	m	struct:__anon129
msdc0_ctrl4	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc0_ctrl4;        $/;"	m	struct:__anon129
msdc0_ctrl5	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc0_ctrl5;        $/;"	m	struct:__anon129
msdc0_ett_settings	mach/mt6795/hiau_ml/core/board.c	/^    struct msdc_ett_settings msdc0_ett_settings[] = {$/;"	v	typeref:struct:msdc_ett_settings
msdc0_ett_settings	mach/mt6795/irmn6795_hiau_64/core/board.c	/^    struct msdc_ett_settings msdc0_ett_settings[] = {$/;"	v	typeref:struct:msdc_ett_settings
msdc0_hw	mach/mt6795/hiau_ml/core/board.c	/^	struct msdc_hw msdc0_hw = {$/;"	v	typeref:struct:msdc_hw
msdc0_hw	mach/mt6795/hiau_ml/core/board.c	/^    struct msdc_hw msdc0_hw = {$/;"	v	typeref:struct:msdc_hw
msdc0_hw	mach/mt6795/irmn6795_hiau_64/core/board.c	/^	struct msdc_hw msdc0_hw = {$/;"	v	typeref:struct:msdc_hw
msdc0_hw	mach/mt6795/irmn6795_hiau_64/core/board.c	/^    struct msdc_hw msdc0_hw = {$/;"	v	typeref:struct:msdc_hw
msdc1_ctrl0	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc1_ctrl0;        $/;"	m	struct:__anon129
msdc1_ctrl1	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc1_ctrl1;        $/;"	m	struct:__anon129
msdc1_ctrl2	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc1_ctrl2;        $/;"	m	struct:__anon129
msdc1_ctrl3	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc1_ctrl3;        $/;"	m	struct:__anon129
msdc1_ctrl4	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc1_ctrl4;        $/;"	m	struct:__anon129
msdc1_hw	mach/mt6795/hiau_ml/core/board.c	/^    struct msdc_hw msdc1_hw = {$/;"	v	typeref:struct:msdc_hw
msdc1_hw	mach/mt6795/irmn6795_hiau_64/core/board.c	/^    struct msdc_hw msdc1_hw = {$/;"	v	typeref:struct:msdc_hw
msdc2_ctrl0	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc2_ctrl0;        $/;"	m	struct:__anon129
msdc2_ctrl1	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc2_ctrl1;        $/;"	m	struct:__anon129
msdc2_ctrl2	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc2_ctrl2;        $/;"	m	struct:__anon129
msdc2_ctrl3	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc2_ctrl3;        $/;"	m	struct:__anon129
msdc2_ctrl4	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc2_ctrl4;        $/;"	m	struct:__anon129
msdc2_hw	mach/mt6795/hiau_ml/core/board.c	/^    struct msdc_hw msdc2_hw = {	    $/;"	v	typeref:struct:msdc_hw
msdc2_hw	mach/mt6795/hiau_ml/core/board.c	/^    struct msdc_hw msdc2_hw = {$/;"	v	typeref:struct:msdc_hw
msdc2_hw	mach/mt6795/irmn6795_hiau_64/core/board.c	/^    struct msdc_hw msdc2_hw = {	    $/;"	v	typeref:struct:msdc_hw
msdc2_hw	mach/mt6795/irmn6795_hiau_64/core/board.c	/^    struct msdc_hw msdc2_hw = {$/;"	v	typeref:struct:msdc_hw
msdc3_ctrl0	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc3_ctrl0;        $/;"	m	struct:__anon129
msdc3_ctrl1	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc3_ctrl1;        $/;"	m	struct:__anon129
msdc3_ctrl2	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc3_ctrl2;        $/;"	m	struct:__anon129
msdc3_ctrl3	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc3_ctrl3;        $/;"	m	struct:__anon129
msdc3_ctrl4	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    msdc3_ctrl4;        $/;"	m	struct:__anon129
msdc3_hw	mach/mt6795/hiau_ml/core/board.c	/^    struct msdc_hw msdc3_hw = {$/;"	v	typeref:struct:msdc_hw
msdc3_hw	mach/mt6795/irmn6795_hiau_64/core/board.c	/^    struct msdc_hw msdc3_hw = {$/;"	v	typeref:struct:msdc_hw
msdc_clk_status	mach/mt6795/mt_clkmgr.c	/^void msdc_clk_status(int * status) { *status = 0; }$/;"	f
msdc_clk_status	mach/mt6795/mt_clkmgr_64.c	/^void msdc_clk_status(int * status) { *status = 0; }$/;"	f
msdc_ett_settings	mach/mt6795/include/mach/board.h	/^struct msdc_ett_settings {$/;"	s
msdc_hw	mach/mt6795/include/mach/board.h	/^struct msdc_hw {$/;"	s
msg	aee/aed/aed-main.c	/^	char *msg;$/;"	m	struct:aed_eerec	file:
msg	aee/aed/aed-main.c	/^	char *msg;$/;"	m	struct:aed_kerec	file:
msg	aee/aed/aed.h	/^	char msg[1024];$/;"	m	struct:aee_dal_show
msg	conn_md/include/conn_md_dump.h	/^	CONN_MD_DMP_MSG_STR msg[NUMBER_OF_MSG_LOGGED];$/;"	m	struct:_CONN_MD_DMP_MSG_LOG_
msg	dual_ccci/ccci_statistics.c	/^    ccci_msg_t    msg;$/;"	m	struct:_ccci_log	file:
msg	eemcs/lte_main.c	/^static char msg[200];$/;"	v	file:
msg2	eemcs/lte_main.c	/^char msg2[200];$/;"	v
msg_copy_to_user	aee/aed/aed-main.c	/^static ssize_t msg_copy_to_user(const char *prefix, const char *msg, char __user *buf,$/;"	f	file:
msg_create	aee/aed/aed-main.c	/^inline AE_Msg *msg_create(char **ppmsg, int extra_size)$/;"	f
msg_destroy	aee/aed/aed-main.c	/^inline void msg_destroy(char **ppmsg)$/;"	f
msg_id	dual_ccci/include/ccci_ipc.h	/^    uint32           msg_id;$/;"	m	struct:ipc_ilm_struct
msg_id	eccci/port_ipc.h	/^    u32 msg_id;$/;"	m	struct:__anon452
msg_id	eccci/port_ipc.h	/^    u32 msg_id;$/;"	m	struct:ccci_ipc_ilm
msg_id	eemcs/eemcs_boot.h	/^    KAL_UINT32      msg_id;$/;"	m	struct:XBOOT_CMD_GETBIN_st
msg_id	eemcs/eemcs_boot.h	/^    KAL_UINT32      msg_id;$/;"	m	struct:Xboot_CMD_BufSize_st
msg_id	eemcs/eemcs_boot.h	/^    KAL_UINT32    msg_id;$/;"	m	struct:XBOOT_CMD_st
msg_id	eemcs/eemcs_boot.h	/^    XBOOT_CMD_ID    msg_id;  $/;"	m	struct:XBOOT_CMD_PRINT_st
msg_id	eemcs/eemcs_ipc.h	/^    uint32           msg_id;$/;"	m	struct:ipc_ilm_struct
msg_len	conn_md/include/conn_md_dump.h	/^	uint16 msg_len;$/;"	m	struct:_CONN_MD_DMP_MSG_STR_
msg_len	dual_ccci/include/ccci_ipc.h	/^    uint16 msg_len;$/;"	m	struct:__anon363
msg_len	eccci/port_ipc.h	/^	u16 msg_len;$/;"	m	struct:local_para
msg_len	eemcs/eemcs_ipc.h	/^	uint16 msg_len;$/;"	m	struct:__anon310
msg_num	dual_ccci/ccci_statistics.c	/^    unsigned long    msg_num;$/;"	m	struct:_logic_ch_record	file:
msg_queue	conn_md/include/conn_md.h	/^	CONN_MD_QUEUE msg_queue;$/;"	m	struct:_CONN_MD_STRUCT_
msg_show	aee/aed/aed-main.c	/^void msg_show(const char *prefix, AE_Msg *msg)$/;"	f
mssv_driver	mach/mt6795/mssv.c	/^static struct mssv_driver mssv_driver =$/;"	v	typeref:struct:mssv_driver	file:
mssv_driver	mach/mt6795/mssv.c	/^struct mssv_driver$/;"	s	file:
mssv_init	mach/mt6795/mssv.c	/^arch_initcall(mssv_init);$/;"	v
mssv_init	mach/mt6795/mssv.c	/^int mssv_init(void)$/;"	f
mt3326_device_gps	mach/mt6795/mt_devs.c	/^struct platform_device mt3326_device_gps = {$/;"	v	typeref:struct:platform_device
mt3326_gps_hardware	mach/mt6795/include/mach/board.h	/^struct mt3326_gps_hardware {$/;"	s
mt3326_gps_hw	mach/mt6795/hiau_ml/core/board.c	/^struct mt3326_gps_hardware mt3326_gps_hw = {$/;"	v	typeref:struct:mt3326_gps_hardware
mt3326_gps_hw	mach/mt6795/irmn6795_hiau_64/core/board.c	/^struct mt3326_gps_hardware mt3326_gps_hw = {$/;"	v	typeref:struct:mt3326_gps_hardware
mt6575_TVOUT_dev	mach/mt6795/mt_devs.c	/^static struct platform_device mt6575_TVOUT_dev = {$/;"	v	typeref:struct:platform_device	file:
mt6575_TVOUT_dmamask	mach/mt6795/mt_devs.c	/^static u64 mt6575_TVOUT_dmamask = ~(u32)0;$/;"	v	file:
mt6575_TVOUT_resource	mach/mt6795/mt_devs.c	/^static struct resource mt6575_TVOUT_resource[] = {$/;"	v	typeref:struct:resource	file:
mt6575_device_fb	mach/mt6795/mt_devs.c	/^static struct platform_device mt6575_device_fb = {$/;"	v	typeref:struct:platform_device	file:
mt6575_nand_hw	mach/mt6795/hiau_ml/core/board.c	/^struct mt6575_nand_host_hw mt6575_nand_hw = {$/;"	v	typeref:struct:mt6575_nand_host_hw
mt6575_nand_hw	mach/mt6795/irmn6795_hiau_64/core/board.c	/^struct mt6575_nand_host_hw mt6575_nand_hw = {$/;"	v	typeref:struct:mt6575_nand_host_hw
mt65xx_led_mode	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^enum mt65xx_led_mode$/;"	g
mt65xx_led_mode	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^enum mt65xx_led_mode$/;"	g
mt65xx_led_pmic	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^enum mt65xx_led_pmic$/;"	g
mt65xx_led_pmic	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^enum mt65xx_led_pmic$/;"	g
mt65xx_led_type	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds.h	/^enum mt65xx_led_type$/;"	g
mt65xx_led_type	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds.h	/^enum mt65xx_led_type$/;"	g
mt65xx_leds_device	mach/mt6795/mt_devs.c	/^static struct platform_device mt65xx_leds_device = {$/;"	v	typeref:struct:platform_device	file:
mt65xx_mon_deinit	mach/mt6795/mt_mon.c	/^static int mt65xx_mon_deinit(void)$/;"	f	file:
mt65xx_mon_disable	mach/mt6795/mt_mon.c	/^static int mt65xx_mon_disable(void)$/;"	f	file:
mt65xx_mon_enable	mach/mt6795/mt_mon.c	/^static int mt65xx_mon_enable(void)$/;"	f	file:
mt65xx_mon_get_l2c	mach/mt6795/mt_mon.c	/^static void mt65xx_mon_get_l2c(struct l2c_cfg *l_cfg)$/;"	f	file:
mt65xx_mon_get_pmu	mach/mt6795/mt_mon.c	/^static void mt65xx_mon_get_pmu(struct pmu_cfg *p_cfg)$/;"	f	file:
mt65xx_mon_init	mach/mt6795/mt_mon.c	/^static int mt65xx_mon_init(void)$/;"	f	file:
mt65xx_mon_log	mach/mt6795/mt_mon.c	/^static unsigned int mt65xx_mon_log(void* log_buff)$/;"	f	file:
mt65xx_mon_print_entry	mach/mt6795/mt_mon.c	/^enum print_line_t mt65xx_mon_print_entry(struct mt65xx_mon_entry *entry, struct trace_iterator *iter){$/;"	f
mt65xx_mon_set_bm_rw	mach/mt6795/mt_mon.c	/^static void mt65xx_mon_set_bm_rw(int type)$/;"	f	file:
mt65xx_mon_set_l2c	mach/mt6795/mt_mon.c	/^static void mt65xx_mon_set_l2c(struct l2c_cfg *l_cfg)$/;"	f	file:
mt65xx_mon_set_pmu	mach/mt6795/mt_mon.c	/^static void mt65xx_mon_set_pmu(struct pmu_cfg *p_cfg)$/;"	f	file:
mt65xx_reg_sync_writeb	mach/mt6795/include/mach/sync_write.h	29;"	d
mt65xx_reg_sync_writeb	mach/mt6795/include/mach/sync_write.h	72;"	d
mt65xx_reg_sync_writel	mach/mt6795/include/mach/sync_write.h	17;"	d
mt65xx_reg_sync_writel	mach/mt6795/include/mach/sync_write.h	60;"	d
mt65xx_reg_sync_writew	mach/mt6795/include/mach/sync_write.h	23;"	d
mt65xx_reg_sync_writew	mach/mt6795/include/mach/sync_write.h	66;"	d
mt_arm_fhpll	mach/mt6795/include/mach/mt_freqhopping.h	/^		int mt_arm_fhpll;$/;"	m	struct:freqhopping_pll::__anon87::__anon88
mt_board_init	mach/mt6795/mt_devs.c	/^__init int mt_board_init(void)$/;"	f
mt_can_en_debounce	mach/mt6795/eint.c	/^static unsigned int mt_can_en_debounce(unsigned int eint_num)$/;"	f	file:
mt_cci400_driver	mach/mt6795/mt_cci400.c	/^struct mt_cci400_driver {$/;"	s	file:
mt_cci400_drv	mach/mt6795/mt_cci400.c	/^static struct mt_cci400_driver mt_cci400_drv = {$/;"	v	typeref:struct:mt_cci400_driver	file:
mt_cci400_init	mach/mt6795/mt_cci400.c	/^arch_initcall(mt_cci400_init);$/;"	v
mt_cci400_init	mach/mt6795/mt_cci400.c	/^int mt_cci400_init(void){$/;"	f
mt_clkmgr_debug_init	mach/mt6795/mt_clkmgr.c	/^void mt_clkmgr_debug_init(void)$/;"	f
mt_clkmgr_debug_init	mach/mt6795/mt_clkmgr_64.c	/^void mt_clkmgr_debug_init(void)$/;"	f
mt_clkmgr_debug_module_init	mach/mt6795/mt_clkmgr.c	/^module_init(mt_clkmgr_debug_module_init);$/;"	v
mt_clkmgr_debug_module_init	mach/mt6795/mt_clkmgr.c	/^static int mt_clkmgr_debug_module_init(void)$/;"	f	file:
mt_clkmgr_debug_module_init	mach/mt6795/mt_clkmgr_64.c	/^module_init(mt_clkmgr_debug_module_init);$/;"	v
mt_clkmgr_debug_module_init	mach/mt6795/mt_clkmgr_64.c	/^static int mt_clkmgr_debug_module_init(void)$/;"	f	file:
mt_clkmgr_early_suspend_handler	mach/mt6795/mt_clkmgr.c	/^static struct early_suspend mt_clkmgr_early_suspend_handler =$/;"	v	typeref:struct:early_suspend	file:
mt_clkmgr_early_suspend_handler	mach/mt6795/mt_clkmgr_64.c	/^static struct early_suspend mt_clkmgr_early_suspend_handler =$/;"	v	typeref:struct:early_suspend	file:
mt_clkmgr_init	mach/mt6795/mt_clkmgr.c	/^int mt_clkmgr_init(void)$/;"	f
mt_clkmgr_init	mach/mt6795/mt_clkmgr_64.c	/^int mt_clkmgr_init(void)$/;"	f
mt_clkmgr_late_init	mach/mt6795/mt_clkmgr.c	/^late_initcall(mt_clkmgr_late_init);$/;"	v
mt_clkmgr_late_init	mach/mt6795/mt_clkmgr.c	/^static int __init mt_clkmgr_late_init(void)$/;"	f	file:
mt_clkmgr_late_init	mach/mt6795/mt_clkmgr_64.c	/^late_initcall(mt_clkmgr_late_init);$/;"	v
mt_clkmgr_late_init	mach/mt6795/mt_clkmgr_64.c	/^static int __init mt_clkmgr_late_init(void)$/;"	f	file:
mt_clks_init	mach/mt6795/mt_clkmgr.c	/^static void mt_clks_init(void)$/;"	f	file:
mt_clks_init	mach/mt6795/mt_clkmgr_64.c	/^static void mt_clks_init(void)$/;"	f	file:
mt_clock	mach/mt6795/include/mach/mt_timer.h	/^struct mt_clock$/;"	s
mt_clocks	mach/mt6795/timer.c	/^struct mt_clock *mt_clocks[] = {$/;"	v	typeref:struct:mt_clock
mt_cluster_restore	mach/mt6795/mt_cpuidle.c	/^static void mt_cluster_restore(int flags)$/;"	f	file:
mt_cluster_restore	mach/mt6795/mt_cpuidle64.c	/^static void mt_cluster_restore(int flags)$/;"	f	file:
mt_cluster_save	mach/mt6795/mt_cpuidle.c	/^static void mt_cluster_save(int flags)$/;"	f	file:
mt_cluster_save	mach/mt6795/mt_cpuidle64.c	/^static void mt_cluster_save(int flags)$/;"	f	file:
mt_console_uart	uart/uart.c	/^struct mtk_uart *mt_console_uart = &(mtk_uarts[DEFAULT_FIQ_UART_PORT]);$/;"	v	typeref:struct:mtk_uart
mt_copy_dbg_regs	mach/mt6795/include/mach/mt_dbg_v71.h	/^static inline void mt_copy_dbg_regs(unsigned long dbg_base, int to, int from)$/;"	f
mt_copy_dbg_regs	mach/mt6795/mt_cpuidle64.c	/^__weak void mt_copy_dbg_regs(int to, int from)$/;"	f
mt_cpu_die	mach/mt6795/hotplug.c	/^void mt_cpu_die(unsigned int cpu)$/;"	f
mt_cpu_disable	mach/mt6795/hotplug.c	/^int mt_cpu_disable(unsigned int cpu)$/;"	f
mt_cpu_dormant	mach/mt6795/include/mach/mt_cpuidle.h	/^static int mt_cpu_dormant(unsigned long data) { return 0; }$/;"	f
mt_cpu_dormant	mach/mt6795/mt_cpuidle.c	/^int mt_cpu_dormant(unsigned long flags)$/;"	f
mt_cpu_dormant	mach/mt6795/mt_cpuidle64.c	/^int mt_cpu_dormant(unsigned long flags)$/;"	f
mt_cpu_dormant_abort	mach/mt6795/mt_cpuidle.c	/^static int mt_cpu_dormant_abort(unsigned long flags)$/;"	f	file:
mt_cpu_dormant_abort	mach/mt6795/mt_cpuidle64.c	/^static int mt_cpu_dormant_abort(unsigned long flags)$/;"	f	file:
mt_cpu_dormant_init	mach/mt6795/include/mach/mt_cpuidle.h	/^static int mt_cpu_dormant_init(void) { return 0; }$/;"	f
mt_cpu_dormant_init	mach/mt6795/mt_cpuidle.c	/^int mt_cpu_dormant_init(void)$/;"	f
mt_cpu_dormant_init	mach/mt6795/mt_cpuidle64.c	/^int mt_cpu_dormant_init(void)$/;"	f
mt_cpu_dormant_init_test	mach/mt6795/mt_cpuidle.c	/^late_initcall(mt_cpu_dormant_init_test);$/;"	v
mt_cpu_dormant_init_test	mach/mt6795/mt_cpuidle.c	/^void mt_cpu_dormant_init_test(void)$/;"	f
mt_cpu_dormant_interruptible	mach/mt6795/include/mach/mt_cpuidle.h	/^static inline int mt_cpu_dormant_interruptible(unsigned long data) $/;"	f
mt_cpu_dormant_psci	mach/mt6795/mt_cpuidle64.c	/^int mt_cpu_dormant_psci(unsigned long flags)$/;"	f
mt_cpu_dormant_psci	mach/mt6795/mt_psci.c	/^__weak int mt_cpu_dormant_psci(unsigned long flags)$/;"	f
mt_cpu_dormant_ready	mach/mt6795/mt_cpuidle.c	/^int mt_cpu_dormant_ready(void)$/;"	f
mt_cpu_dormant_ready	mach/mt6795/mt_cpuidle64.c	/^int mt_cpu_dormant_ready(void)$/;"	f
mt_cpu_dormant_reset	mach/mt6795/mt_cpuidle.c	/^int mt_cpu_dormant_reset(unsigned long flags)$/;"	f
mt_cpu_dormant_reset	mach/mt6795/mt_cpuidle64.c	/^int mt_cpu_dormant_reset(unsigned long flags)$/;"	f
mt_cpu_dormant_test	mach/mt6795/mt_cpuidle.c	/^int mt_cpu_dormant_test(void)$/;"	f
mt_cpu_dormant_test	mach/mt6795/mt_cpuidle64.c	/^int mt_cpu_dormant_test(void)$/;"	f
mt_cpu_dormant_test_mode	mach/mt6795/mt_cpuidle.c	/^volatile int mt_cpu_dormant_test_mode = ($/;"	v
mt_cpu_dormant_test_mode	mach/mt6795/mt_cpuidle64.c	/^volatile int mt_cpu_dormant_test_mode = ($/;"	v
mt_cpu_dormant_timestamp	mach/mt6795/mt_cpuidle64.c	/^void mt_cpu_dormant_timestamp(int core_idx)$/;"	f
mt_cpu_dvfs	mach/mt6795/mt_cpufreq.c	/^struct mt_cpu_dvfs {$/;"	s	file:
mt_cpu_dvfs	mach/mt6795/mt_cpufreq_64.c	/^struct mt_cpu_dvfs {$/;"	s	file:
mt_cpu_dvfs_id	mach/mt6795/include/mach/mt_cpufreq.h	/^enum mt_cpu_dvfs_id {$/;"	g
mt_cpu_dvfs_ops	mach/mt6795/mt_cpufreq.c	/^struct mt_cpu_dvfs_ops {$/;"	s	file:
mt_cpu_dvfs_ops	mach/mt6795/mt_cpufreq_64.c	/^struct mt_cpu_dvfs_ops {$/;"	s	file:
mt_cpu_freq_info	mach/mt6795/mt_cpufreq.c	/^struct mt_cpu_freq_info {$/;"	s	file:
mt_cpu_freq_info	mach/mt6795/mt_cpufreq_64.c	/^struct mt_cpu_freq_info {$/;"	s	file:
mt_cpu_kill	mach/mt6795/hotplug.c	/^int mt_cpu_kill(unsigned int cpu)$/;"	f
mt_cpu_power_info	mach/mt6795/mt_cpufreq.c	/^struct mt_cpu_power_info {$/;"	s	file:
mt_cpu_power_info	mach/mt6795/mt_cpufreq_64.c	/^struct mt_cpu_power_info {$/;"	s	file:
mt_cpu_power_tbl	mach/mt6795/include/mach/mt_cpufreq.h	/^struct mt_cpu_power_tbl {$/;"	s
mt_cpu_psci_ops	mach/mt6795/mt_psci.c	/^const struct cpu_operations mt_cpu_psci_ops = {$/;"	v	typeref:struct:cpu_operations
mt_cpu_restore	mach/mt6795/mt_cpuidle.c	/^void mt_cpu_restore(void)$/;"	f
mt_cpu_restore	mach/mt6795/mt_cpuidle64.c	/^void mt_cpu_restore(void)$/;"	f
mt_cpu_save	mach/mt6795/mt_cpuidle.c	/^void mt_cpu_save(void)$/;"	f
mt_cpu_save	mach/mt6795/mt_cpuidle64.c	/^void mt_cpu_save(void)$/;"	f
mt_cpu_ss_debug_mode	mach/mt6795/mt_cpu_ss.c	/^static bool mt_cpu_ss_debug_mode = false;$/;"	v	file:
mt_cpu_ss_exit	mach/mt6795/mt_cpu_ss.c	/^module_exit(mt_cpu_ss_exit);$/;"	v
mt_cpu_ss_exit	mach/mt6795/mt_cpu_ss.c	/^static void __exit mt_cpu_ss_exit(void)$/;"	f	file:
mt_cpu_ss_init	mach/mt6795/mt_cpu_ss.c	/^module_init(mt_cpu_ss_init);$/;"	v
mt_cpu_ss_init	mach/mt6795/mt_cpu_ss.c	/^static int __init mt_cpu_ss_init(void)$/;"	f	file:
mt_cpu_ss_period_mode	mach/mt6795/mt_cpu_ss.c	/^static bool mt_cpu_ss_period_mode = false;$/;"	v	file:
mt_cpu_ss_period_ns	mach/mt6795/mt_cpu_ss.c	/^static int mt_cpu_ss_period_ns = 100;$/;"	v	file:
mt_cpu_ss_period_s	mach/mt6795/mt_cpu_ss.c	/^static int mt_cpu_ss_period_s = 0;$/;"	v	file:
mt_cpu_ss_thread	mach/mt6795/mt_cpu_ss.c	/^struct task_struct *mt_cpu_ss_thread = NULL;$/;"	v	typeref:struct:task_struct
mt_cpu_ss_thread_handler	mach/mt6795/mt_cpu_ss.c	/^int mt_cpu_ss_thread_handler(void *unused)$/;"	f
mt_cpu_ss_timer	mach/mt6795/mt_cpu_ss.c	/^static struct hrtimer mt_cpu_ss_timer;$/;"	v	typeref:struct:hrtimer	file:
mt_cpu_ss_timer_flag	mach/mt6795/mt_cpu_ss.c	/^static int mt_cpu_ss_timer_flag = 0;$/;"	v	file:
mt_cpu_ss_timer_func	mach/mt6795/mt_cpu_ss.c	/^enum hrtimer_restart mt_cpu_ss_timer_func(struct hrtimer *timer)$/;"	f
mt_cpu_tlp_power_info	mach/mt6795/include/mach/mt_cpufreq.h	/^struct mt_cpu_tlp_power_info {$/;"	s
mt_cpufreq_apply_pmic_cmd	mach/mt6795/mt_cpufreq.c	/^EXPORT_SYMBOL(mt_cpufreq_apply_pmic_cmd);$/;"	v
mt_cpufreq_apply_pmic_cmd	mach/mt6795/mt_cpufreq.c	/^void mt_cpufreq_apply_pmic_cmd(int idx) \/* kick spm *\/$/;"	f
mt_cpufreq_apply_pmic_cmd	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_cpufreq_apply_pmic_cmd);$/;"	v
mt_cpufreq_apply_pmic_cmd	mach/mt6795/mt_cpufreq_64.c	/^void mt_cpufreq_apply_pmic_cmd(int idx) $/;"	f
mt_cpufreq_clock_switch	mach/mt6795/mt_cpufreq.c	/^int mt_cpufreq_clock_switch(enum mt_cpu_dvfs_id id, enum top_ckmuxsel sel)$/;"	f
mt_cpufreq_clock_switch	mach/mt6795/mt_cpufreq_64.c	/^int mt_cpufreq_clock_switch(enum mt_cpu_dvfs_id id, enum top_ckmuxsel sel)$/;"	f
mt_cpufreq_cur_vproc	mach/mt6795/mt_cpufreq.c	/^EXPORT_SYMBOL(mt_cpufreq_cur_vproc);$/;"	v
mt_cpufreq_cur_vproc	mach/mt6795/mt_cpufreq.c	/^unsigned int mt_cpufreq_cur_vproc(enum mt_cpu_dvfs_id id) \/\/ TODO: rename it to mt_cpufreq_get_cur_volt()$/;"	f
mt_cpufreq_disable_by_ptpod	mach/mt6795/mt_cpufreq.c	/^EXPORT_SYMBOL(mt_cpufreq_disable_by_ptpod);$/;"	v
mt_cpufreq_disable_by_ptpod	mach/mt6795/mt_cpufreq.c	/^unsigned int mt_cpufreq_disable_by_ptpod(enum mt_cpu_dvfs_id id)$/;"	f
mt_cpufreq_disable_by_ptpod	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_cpufreq_disable_by_ptpod);$/;"	v
mt_cpufreq_disable_by_ptpod	mach/mt6795/mt_cpufreq_64.c	/^unsigned int mt_cpufreq_disable_by_ptpod(enum mt_cpu_dvfs_id id)$/;"	f
mt_cpufreq_earlysuspend_status_get	mach/mt6795/mt_cpufreq.c	/^EXPORT_SYMBOL(mt_cpufreq_earlysuspend_status_get);$/;"	v
mt_cpufreq_earlysuspend_status_get	mach/mt6795/mt_cpufreq.c	/^bool mt_cpufreq_earlysuspend_status_get(void)$/;"	f
mt_cpufreq_earlysuspend_status_get	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_cpufreq_earlysuspend_status_get);$/;"	v
mt_cpufreq_earlysuspend_status_get	mach/mt6795/mt_cpufreq_64.c	/^bool mt_cpufreq_earlysuspend_status_get(void)$/;"	f
mt_cpufreq_enable_by_ptpod	mach/mt6795/mt_cpufreq.c	/^EXPORT_SYMBOL(mt_cpufreq_enable_by_ptpod);$/;"	v
mt_cpufreq_enable_by_ptpod	mach/mt6795/mt_cpufreq.c	/^void mt_cpufreq_enable_by_ptpod(enum mt_cpu_dvfs_id id)$/;"	f
mt_cpufreq_enable_by_ptpod	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_cpufreq_enable_by_ptpod);$/;"	v
mt_cpufreq_enable_by_ptpod	mach/mt6795/mt_cpufreq_64.c	/^void mt_cpufreq_enable_by_ptpod(enum mt_cpu_dvfs_id id)$/;"	f
mt_cpufreq_get_clock_switch	mach/mt6795/mt_cpufreq.c	/^enum top_ckmuxsel mt_cpufreq_get_clock_switch(enum mt_cpu_dvfs_id id)$/;"	f
mt_cpufreq_get_clock_switch	mach/mt6795/mt_cpufreq_64.c	/^enum top_ckmuxsel mt_cpufreq_get_clock_switch(enum mt_cpu_dvfs_id id)$/;"	f
mt_cpufreq_get_cur_volt	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_cpufreq_get_cur_volt);$/;"	v
mt_cpufreq_get_cur_volt	mach/mt6795/mt_cpufreq_64.c	/^unsigned int mt_cpufreq_get_cur_volt(enum mt_cpu_dvfs_id id)$/;"	f
mt_cpufreq_get_freq_by_idx	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_cpufreq_get_freq_by_idx);$/;"	v
mt_cpufreq_get_freq_by_idx	mach/mt6795/mt_cpufreq_64.c	/^unsigned int mt_cpufreq_get_freq_by_idx(enum mt_cpu_dvfs_id id, int idx)$/;"	f
mt_cpufreq_max_frequency_by_DVS	mach/mt6795/mt_cpufreq.c	/^EXPORT_SYMBOL(mt_cpufreq_max_frequency_by_DVS);$/;"	v
mt_cpufreq_max_frequency_by_DVS	mach/mt6795/mt_cpufreq.c	/^unsigned int mt_cpufreq_max_frequency_by_DVS(enum mt_cpu_dvfs_id id, int idx) \/\/ TODO: rename to mt_cpufreq_get_freq_by_idx()$/;"	f
mt_cpufreq_pdrv_probe	mach/mt6795/mt_cpufreq.c	/^int mt_cpufreq_pdrv_probe(void)$/;"	f
mt_cpufreq_pdrv_probe	mach/mt6795/mt_cpufreq_64.c	/^int mt_cpufreq_pdrv_probe(void)$/;"	f
mt_cpufreq_restore_default_volt	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_cpufreq_restore_default_volt);$/;"	v
mt_cpufreq_restore_default_volt	mach/mt6795/mt_cpufreq_64.c	/^void mt_cpufreq_restore_default_volt(enum mt_cpu_dvfs_id id)$/;"	f
mt_cpufreq_return_default_DVS_by_ptpod	mach/mt6795/mt_cpufreq.c	/^EXPORT_SYMBOL(mt_cpufreq_return_default_DVS_by_ptpod);$/;"	v
mt_cpufreq_return_default_DVS_by_ptpod	mach/mt6795/mt_cpufreq.c	/^void mt_cpufreq_return_default_DVS_by_ptpod(enum mt_cpu_dvfs_id id) \/\/ TODO: rename to mt_cpufreq_restore_default_volt()$/;"	f
mt_cpufreq_set_freq	mach/mt6795/mt_cpufreq.c	/^int mt_cpufreq_set_freq(enum mt_cpu_dvfs_id id, int idx)$/;"	f
mt_cpufreq_set_freq	mach/mt6795/mt_cpufreq_64.c	/^int mt_cpufreq_set_freq(enum mt_cpu_dvfs_id id, int idx)$/;"	f
mt_cpufreq_set_opp_volt	mach/mt6795/mt_cpufreq.c	/^int mt_cpufreq_set_opp_volt(enum mt_cpu_dvfs_id id, int idx)$/;"	f
mt_cpufreq_set_opp_volt	mach/mt6795/mt_cpufreq_64.c	/^int mt_cpufreq_set_opp_volt(enum mt_cpu_dvfs_id id, int idx)$/;"	f
mt_cpufreq_set_pmic_cmd	mach/mt6795/mt_cpufreq.c	/^EXPORT_SYMBOL(mt_cpufreq_set_pmic_cmd);$/;"	v
mt_cpufreq_set_pmic_cmd	mach/mt6795/mt_cpufreq.c	/^void mt_cpufreq_set_pmic_cmd(enum pmic_wrap_phase_id phase, int idx, unsigned int cmd_wdata) \/* just set wdata value *\/$/;"	f
mt_cpufreq_set_pmic_cmd	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_cpufreq_set_pmic_cmd);$/;"	v
mt_cpufreq_set_pmic_cmd	mach/mt6795/mt_cpufreq_64.c	/^void mt_cpufreq_set_pmic_cmd(enum pmic_wrap_phase_id phase, int idx, unsigned int cmd_wdata) $/;"	f
mt_cpufreq_set_pmic_phase	mach/mt6795/mt_cpufreq.c	/^EXPORT_SYMBOL(mt_cpufreq_set_pmic_phase);$/;"	v
mt_cpufreq_set_pmic_phase	mach/mt6795/mt_cpufreq.c	/^void mt_cpufreq_set_pmic_phase(enum pmic_wrap_phase_id phase)$/;"	f
mt_cpufreq_set_pmic_phase	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_cpufreq_set_pmic_phase);$/;"	v
mt_cpufreq_set_pmic_phase	mach/mt6795/mt_cpufreq_64.c	/^void mt_cpufreq_set_pmic_phase(enum pmic_wrap_phase_id phase)$/;"	f
mt_cpufreq_set_ramp_down_count_const	mach/mt6795/mt_cpufreq.c	/^EXPORT_SYMBOL(mt_cpufreq_set_ramp_down_count_const);$/;"	v
mt_cpufreq_set_ramp_down_count_const	mach/mt6795/mt_cpufreq.c	/^void mt_cpufreq_set_ramp_down_count_const(enum mt_cpu_dvfs_id id, int count)$/;"	f
mt_cpufreq_set_ramp_down_count_const	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_cpufreq_set_ramp_down_count_const);$/;"	v
mt_cpufreq_set_ramp_down_count_const	mach/mt6795/mt_cpufreq_64.c	/^void mt_cpufreq_set_ramp_down_count_const(enum mt_cpu_dvfs_id id, int count)$/;"	f
mt_cpufreq_setvolt_registerCB	mach/mt6795/mt_cpufreq.c	/^EXPORT_SYMBOL(mt_cpufreq_setvolt_registerCB);$/;"	v
mt_cpufreq_setvolt_registerCB	mach/mt6795/mt_cpufreq.c	/^void mt_cpufreq_setvolt_registerCB(cpuVoltsampler_func pCB)$/;"	f
mt_cpufreq_setvolt_registerCB	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_cpufreq_setvolt_registerCB);$/;"	v
mt_cpufreq_setvolt_registerCB	mach/mt6795/mt_cpufreq_64.c	/^void mt_cpufreq_setvolt_registerCB(cpuVoltsampler_func pCB)$/;"	f
mt_cpufreq_state_set	mach/mt6795/mt_cpufreq.c	/^EXPORT_SYMBOL(mt_cpufreq_state_set);$/;"	v
mt_cpufreq_state_set	mach/mt6795/mt_cpufreq.c	/^int mt_cpufreq_state_set(int enabled) \/\/ TODO: state set by id??? keep this function???$/;"	f
mt_cpufreq_state_set	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_cpufreq_state_set);$/;"	v
mt_cpufreq_state_set	mach/mt6795/mt_cpufreq_64.c	/^int mt_cpufreq_state_set(int enabled) $/;"	f
mt_cpufreq_thermal_protect	mach/mt6795/mt_cpufreq.c	/^EXPORT_SYMBOL(mt_cpufreq_thermal_protect);$/;"	v
mt_cpufreq_thermal_protect	mach/mt6795/mt_cpufreq.c	/^int mt_cpufreq_thermal_protect(unsigned int limited_power)$/;"	f
mt_cpufreq_thermal_protect	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_cpufreq_thermal_protect);$/;"	v
mt_cpufreq_thermal_protect	mach/mt6795/mt_cpufreq_64.c	/^void mt_cpufreq_thermal_protect(unsigned int limited_power)$/;"	f
mt_cpufreq_update_volt	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_cpufreq_update_volt);$/;"	v
mt_cpufreq_update_volt	mach/mt6795/mt_cpufreq_64.c	/^int mt_cpufreq_update_volt(enum mt_cpu_dvfs_id id, unsigned int *volt_tbl, int nr_volt_tbl)$/;"	f
mt_cpufreq_voltage_set_by_ptpod	mach/mt6795/mt_cpufreq.c	/^EXPORT_SYMBOL(mt_cpufreq_voltage_set_by_ptpod);$/;"	v
mt_cpufreq_voltage_set_by_ptpod	mach/mt6795/mt_cpufreq.c	/^int mt_cpufreq_voltage_set_by_ptpod(enum mt_cpu_dvfs_id id, unsigned int *volt_tbl, int nr_volt_tbl) \/\/ TODO: rename to mt_cpufreq_update_volt()$/;"	f
mt_cpuxgpt_init	mach/mt6795/mt_cpuxgpt_ca53.c	/^static void __init mt_cpuxgpt_init(struct device_node *node)$/;"	f	file:
mt_dcm_init	mach/mt6795/mt_dcm.c	/^void mt_dcm_init(void)$/;"	f
mt_dcm_init	mach/mt6795/mt_dcm_64.c	/^void mt_dcm_init(void)$/;"	f
mt_debug_fiq	uart/mt6795/platform_fiq_debugger.c	/^static void mt_debug_fiq(void *arg, void *regs, void *svc_sp)$/;"	f	file:
mt_debug_signal_irq	uart/mt6795/platform_fiq_debugger.c	/^irqreturn_t mt_debug_signal_irq(int irq, void *dev_id)$/;"	f
mt_deint_isr	mach/mt6795/eint.c	/^static irqreturn_t  mt_deint_isr(int irq, void *dev_id)$/;"	f	file:
mt_deint_registration	mach/mt6795/eint.c	/^static void mt_deint_registration(unsigned int deint_num, unsigned int flag,$/;"	f	file:
mt_devapc_check_emi_violation	mach/mt6795/mt_device_apc.c	/^EXPORT_SYMBOL(mt_devapc_check_emi_violation);$/;"	v
mt_devapc_check_emi_violation	mach/mt6795/mt_device_apc.c	/^int mt_devapc_check_emi_violation(void)$/;"	f
mt_devapc_clear_emi_violation	mach/mt6795/mt_device_apc.c	/^EXPORT_SYMBOL(mt_devapc_clear_emi_violation);$/;"	v
mt_devapc_clear_emi_violation	mach/mt6795/mt_device_apc.c	/^void mt_devapc_clear_emi_violation(void)$/;"	f
mt_devapc_emi_initial	mach/mt6795/mt_device_apc.c	/^EXPORT_SYMBOL(mt_devapc_emi_initial);$/;"	v
mt_devapc_emi_initial	mach/mt6795/mt_device_apc.c	/^int mt_devapc_emi_initial(void)$/;"	f
mt_devapc_set_permission	mach/mt6795/mt_device_apc.c	/^EXPORT_SYMBOL(mt_devapc_set_permission);$/;"	v
mt_devapc_set_permission	mach/mt6795/mt_device_apc.c	/^void mt_devapc_set_permission(unsigned int module, E_MASK_DOM domain_num, APC_ATTR permission_control)$/;"	f
mt_device_i2c	mach/mt6795/mt_devs.c	/^static struct platform_device mt_device_i2c[] = {$/;"	v	typeref:struct:platform_device	file:
mt_device_msdc	mach/mt6795/mt_devs.c	/^static struct platform_device mt_device_msdc[] =$/;"	v	typeref:struct:platform_device	file:
mt_device_usb	mach/mt6795/mt_devs.c	/^struct platform_device mt_device_usb = {$/;"	v	typeref:struct:platform_device
mt_device_wifi	mach/mt6795/mt_devs.c	/^struct platform_device mt_device_wifi = {$/;"	v	typeref:struct:platform_device
mt_disable_clock	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(mt_disable_clock);$/;"	v
mt_disable_clock	mach/mt6795/mt_clkmgr.c	/^int mt_disable_clock(enum cg_clk_id id, char *name)$/;"	f
mt_disable_clock	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(mt_disable_clock);$/;"	v
mt_disable_clock	mach/mt6795/mt_clkmgr_64.c	/^int mt_disable_clock(enum cg_clk_id id, char *name)$/;"	f
mt_disable_fiq	mach/mt6795/include/mach/irqs.h	49;"	d
mt_dormant_dts_map	mach/mt6795/mt_cpuidle.c	/^static int mt_dormant_dts_map(void) {return 0; }$/;"	f	file:
mt_dormant_dts_map	mach/mt6795/mt_cpuidle.c	/^static int mt_dormant_dts_map(void)$/;"	f	file:
mt_dormant_dts_map	mach/mt6795/mt_cpuidle64.c	/^static int mt_dormant_dts_map(void) { return 0; }$/;"	f	file:
mt_dormant_dts_map	mach/mt6795/mt_cpuidle64.c	/^static int mt_dormant_dts_map(void)$/;"	f	file:
mt_dormant_initialized	mach/mt6795/mt_cpuidle.c	/^static int mt_dormant_initialized = 0;$/;"	v	file:
mt_dormant_initialized	mach/mt6795/mt_cpuidle64.c	/^static int mt_dormant_initialized = 0;$/;"	v	file:
mt_dpidle_chk_golden	mach/mt6795/mt_idle.c	/^static bool mt_dpidle_chk_golden = 0;$/;"	v	file:
mt_dpidle_chk_golden	mach/mt6795/mt_idle_64.c	/^static bool mt_dpidle_chk_golden = 0;$/;"	v	file:
mt_dt_init	mach/mt6795/core.c	/^static void __init mt_dt_init(void)$/;"	f	file:
mt_dt_init_early	mach/mt6795/mt_devs.c	/^void __init mt_dt_init_early(void)$/;"	f
mt_dt_init_irq	mach/mt6795/core.c	/^static void __init mt_dt_init_irq(void)$/;"	f	file:
mt_eint_ack	mach/mt6795/eint.c	/^static unsigned int mt_eint_ack(unsigned int eint_num)$/;"	f	file:
mt_eint_autounmask_test	mach/mt6795/eint.c	/^static void mt_eint_autounmask_test()$/;"	f	file:
mt_eint_bottom_isr	mach/mt6795/eint.c	/^static irq_handler_t mt_eint_bottom_isr(unsigned irq, struct irq_desc *desc)$/;"	f	file:
mt_eint_demux	mach/mt6795/eint.c	/^static irqreturn_t mt_eint_demux(unsigned irq, struct irq_desc *desc)$/;"	f	file:
mt_eint_dis_debounce	mach/mt6795/eint.c	/^EXPORT_SYMBOL(mt_eint_dis_debounce);$/;"	v
mt_eint_dis_debounce	mach/mt6795/eint.c	/^static void mt_eint_dis_debounce(unsigned int eint_num)$/;"	f	file:
mt_eint_dis_hw_debounce	mach/mt6795/eint.c	/^static void mt_eint_dis_hw_debounce(unsigned int eint_num)$/;"	f	file:
mt_eint_dis_sw_debounce	mach/mt6795/eint.c	/^static void mt_eint_dis_sw_debounce(unsigned int eint_num)$/;"	f	file:
mt_eint_disable_debounce	mach/mt6795/eint.c	/^static void mt_eint_disable_debounce(unsigned int cur_eint_num)$/;"	f	file:
mt_eint_dvt_revert_pol	mach/mt6795/eint.c	/^void mt_eint_dvt_revert_pol(unsigned int eint_num)$/;"	f
mt_eint_en_hw_debounce	mach/mt6795/eint.c	/^static void mt_eint_en_hw_debounce(unsigned int eint_num)$/;"	f	file:
mt_eint_en_sw_debounce	mach/mt6795/eint.c	/^static void mt_eint_en_sw_debounce(unsigned int eint_num)$/;"	f	file:
mt_eint_enable_debounce	mach/mt6795/eint.c	/^static void mt_eint_enable_debounce(unsigned int cur_eint_num)$/;"	f	file:
mt_eint_get_count	mach/mt6795/eint.c	/^static unsigned int mt_eint_get_count(unsigned int eint_num)$/;"	f	file:
mt_eint_get_debounce_cnt	mach/mt6795/eint.c	/^static unsigned int mt_eint_get_debounce_cnt(unsigned int cur_eint_num)$/;"	f	file:
mt_eint_get_mask	mach/mt6795/eint.c	/^static unsigned int mt_eint_get_mask(unsigned int eint_num)$/;"	f	file:
mt_eint_get_polarity	mach/mt6795/eint.c	/^unsigned int mt_eint_get_polarity(unsigned int eint_num)$/;"	f
mt_eint_get_raw_status	mach/mt6795/eint.c	/^mt_eint_get_raw_status (unsigned int eint_num)$/;"	f
mt_eint_get_sens	mach/mt6795/eint.c	/^static unsigned int mt_eint_get_sens(unsigned int eint_num)$/;"	f	file:
mt_eint_get_status	mach/mt6795/eint.c	/^static unsigned int mt_eint_get_status(unsigned int eint_num)$/;"	f	file:
mt_eint_init	mach/mt6795/eint.c	/^arch_initcall(mt_eint_init);$/;"	v
mt_eint_init	mach/mt6795/eint.c	/^static int __init mt_eint_init(void)$/;"	f	file:
mt_eint_irq_ack	mach/mt6795/eint.c	/^static void mt_eint_irq_ack(struct irq_data *data)$/;"	f	file:
mt_eint_irq_domain_map	mach/mt6795/eint.c	/^static int mt_eint_irq_domain_map(struct irq_domain *d, unsigned int irq,$/;"	f	file:
mt_eint_irq_domain_ops	mach/mt6795/eint.c	/^const struct irq_domain_ops mt_eint_irq_domain_ops = {$/;"	v	typeref:struct:irq_domain_ops
mt_eint_irq_domain_xlate	mach/mt6795/eint.c	/^static int mt_eint_irq_domain_xlate(struct irq_domain *d,$/;"	f	file:
mt_eint_irq_mask	mach/mt6795/eint.c	/^static void mt_eint_irq_mask(struct irq_data *data)$/;"	f	file:
mt_eint_irq_set_type	mach/mt6795/eint.c	/^static int mt_eint_irq_set_type(struct irq_data *data, unsigned int type)$/;"	f	file:
mt_eint_irq_unmask	mach/mt6795/eint.c	/^static void mt_eint_irq_unmask(struct irq_data *data)$/;"	f	file:
mt_eint_is_debounce_en	mach/mt6795/eint.c	/^static int mt_eint_is_debounce_en(unsigned int cur_eint_num)$/;"	f	file:
mt_eint_mask	mach/mt6795/eint.c	/^EXPORT_SYMBOL(mt_eint_mask);$/;"	v
mt_eint_mask	mach/mt6795/eint.c	/^void mt_eint_mask(unsigned int eint_num)$/;"	f
mt_eint_max_channel	mach/mt6795/eint.c	/^static int mt_eint_max_channel(void)$/;"	f	file:
mt_eint_non_autounmask_test	mach/mt6795/eint.c	/^static int mt_eint_non_autounmask_test(void)$/;"	f	file:
mt_eint_normal_test_basedon_hw_debounce	mach/mt6795/eint.c	/^static void mt_eint_normal_test_basedon_hw_debounce()$/;"	f	file:
mt_eint_normal_test_basedon_sw_debounce	mach/mt6795/eint.c	/^static void mt_eint_normal_test_basedon_sw_debounce()$/;"	f	file:
mt_eint_print_status	mach/mt6795/eint.c	/^EXPORT_SYMBOL(mt_eint_print_status);$/;"	v
mt_eint_print_status	mach/mt6795/eint.c	/^void mt_eint_print_status(void)$/;"	f
mt_eint_read_status	mach/mt6795/eint.c	/^static unsigned int mt_eint_read_status(unsigned int eint_num)$/;"	f	file:
mt_eint_registration	mach/mt6795/eint.c	/^EXPORT_SYMBOL(mt_eint_registration);$/;"	v
mt_eint_registration	mach/mt6795/eint.c	/^void mt_eint_registration(unsigned int eint_num, unsigned int flag,$/;"	f
mt_eint_save_all_config	mach/mt6795/eint.c	/^mt_eint_save_all_config(void)$/;"	f
mt_eint_set_hw_debounce	mach/mt6795/eint.c	/^EXPORT_SYMBOL(mt_eint_set_hw_debounce);$/;"	v
mt_eint_set_hw_debounce	mach/mt6795/eint.c	/^void mt_eint_set_hw_debounce(unsigned int eint_num, unsigned int ms)$/;"	f
mt_eint_set_polarity	mach/mt6795/eint.c	/^EXPORT_SYMBOL(mt_eint_set_polarity);$/;"	v
mt_eint_set_polarity	mach/mt6795/eint.c	/^void mt_eint_set_polarity(unsigned int eint_num, unsigned int pol)$/;"	f
mt_eint_set_polarity_no_ack	mach/mt6795/eint.c	/^mt_eint_set_polarity_no_ack (unsigned int eint_num, unsigned int pol)$/;"	f
mt_eint_set_sens	mach/mt6795/eint.c	/^EXPORT_SYMBOL(mt_eint_set_sens);$/;"	v
mt_eint_set_sens	mach/mt6795/eint.c	/^unsigned int mt_eint_set_sens(unsigned int eint_num, unsigned int sens)$/;"	f
mt_eint_set_timer_event	mach/mt6795/eint.c	/^static void mt_eint_set_timer_event(unsigned int eint_num)$/;"	f	file:
mt_eint_setdomain0	mach/mt6795/eint.c	/^static void mt_eint_setdomain0(void)$/;"	f	file:
mt_eint_soft_clr	mach/mt6795/eint.c	/^static void mt_eint_soft_clr(unsigned int eint_num)$/;"	f	file:
mt_eint_soft_isr	mach/mt6795/eint.c	/^static irq_handler_t mt_eint_soft_isr(unsigned irq, struct irq_desc *desc)$/;"	f	file:
mt_eint_soft_set	mach/mt6795/eint.c	/^EXPORT_SYMBOL(mt_eint_soft_set);$/;"	v
mt_eint_soft_set	mach/mt6795/eint.c	/^void mt_eint_soft_set(unsigned int eint_num)$/;"	f
mt_eint_store_all_config	mach/mt6795/eint.c	/^mt_eint_store_all_config(void)$/;"	f
mt_eint_test	mach/mt6795/eint.c	/^static void mt_eint_test()$/;"	f	file:
mt_eint_test_driver	mach/mt6795/eint.c	/^struct mt_eint_test_driver$/;"	s	file:
mt_eint_testv2_drv	mach/mt6795/eint.c	/^static struct mt_eint_test_driver mt_eint_testv2_drv =$/;"	v	typeref:struct:mt_eint_test_driver	file:
mt_eint_timer_event_handler	mach/mt6795/eint.c	/^static void mt_eint_timer_event_handler(unsigned long eint_num)$/;"	f	file:
mt_eint_top_isr	mach/mt6795/eint.c	/^static irq_handler_t mt_eint_top_isr(unsigned irq, struct irq_desc *desc)$/;"	f	file:
mt_eint_unmask	mach/mt6795/eint.c	/^EXPORT_SYMBOL(mt_eint_unmask);$/;"	v
mt_eint_unmask	mach/mt6795/eint.c	/^void mt_eint_unmask(unsigned int eint_num)$/;"	f
mt_emifreq_debug	mach/mt6795/mt_emifreq.c	/^static bool mt_emifreq_debug = false;$/;"	v	file:
mt_emifreq_debug_read	mach/mt6795/mt_emifreq.c	/^static int mt_emifreq_debug_read(char *buf, char **start, off_t off, int count, int *eof, void *data)$/;"	f	file:
mt_emifreq_debug_write	mach/mt6795/mt_emifreq.c	/^static ssize_t mt_emifreq_debug_write(struct file *file, const char *buffer, unsigned long count, void *data)$/;"	f	file:
mt_emifreq_early_suspend	mach/mt6795/mt_emifreq.c	/^void mt_emifreq_early_suspend(struct early_suspend *h)$/;"	f
mt_emifreq_early_suspend_handler	mach/mt6795/mt_emifreq.c	/^static struct early_suspend mt_emifreq_early_suspend_handler =$/;"	v	typeref:struct:early_suspend	file:
mt_emifreq_exit	mach/mt6795/mt_emifreq.c	/^module_exit(mt_emifreq_exit);$/;"	v
mt_emifreq_exit	mach/mt6795/mt_emifreq.c	/^static void __exit mt_emifreq_exit(void)$/;"	f	file:
mt_emifreq_init	mach/mt6795/mt_emifreq.c	/^module_init(mt_emifreq_init);$/;"	v
mt_emifreq_init	mach/mt6795/mt_emifreq.c	/^static int __init mt_emifreq_init(void)$/;"	f	file:
mt_emifreq_late_resume	mach/mt6795/mt_emifreq.c	/^void mt_emifreq_late_resume(struct early_suspend *h)$/;"	f
mt_emifreq_pause	mach/mt6795/mt_emifreq.c	/^static bool mt_emifreq_pause = true;$/;"	v	file:
mt_emifreq_state_read	mach/mt6795/mt_emifreq.c	/^static int mt_emifreq_state_read(char *buf, char **start, off_t off, int count, int *eof, void *data)$/;"	f	file:
mt_emifreq_state_write	mach/mt6795/mt_emifreq.c	/^static ssize_t mt_emifreq_state_write(struct file *file, const char *buffer, unsigned long count, void *data)$/;"	f	file:
mt_enable_clock	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(mt_enable_clock);$/;"	v
mt_enable_clock	mach/mt6795/mt_clkmgr.c	/^int mt_enable_clock(enum cg_clk_id id, char *name)$/;"	f
mt_enable_clock	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(mt_enable_clock);$/;"	v
mt_enable_clock	mach/mt6795/mt_clkmgr_64.c	/^int mt_enable_clock(enum cg_clk_id id, char *name)$/;"	f
mt_enable_fiq	mach/mt6795/include/mach/irqs.h	48;"	d
mt_extmem	mach/mt6795/mt_devs.c	/^static struct platform_device mt_extmem = {$/;"	v	typeref:struct:platform_device	file:
mt_fdvt_clk_ctrl	mach/mt6795/camera_fdvt.c	/^static int mt_fdvt_clk_ctrl(int en)$/;"	f	file:
mt_fh_hal_default_conf	mach/mt6795/mt_freqhopping.c	/^static void mt_fh_hal_default_conf(void)$/;"	f	file:
mt_fh_hal_dfs_armpll	mach/mt6795/mt_freqhopping.c	/^static int mt_fh_hal_dfs_armpll(unsigned int pll, unsigned int dds)$/;"	f	file:
mt_fh_hal_dfs_mmpll	mach/mt6795/mt_freqhopping.c	/^static int mt_fh_hal_dfs_mmpll(unsigned int target_dds)  $/;"	f	file:
mt_fh_hal_dfs_mpll	mach/mt6795/mt_freqhopping.c	/^static int mt_fh_hal_dfs_mpll(unsigned int target_dds)$/;"	f	file:
mt_fh_hal_dfs_vcodecpll	mach/mt6795/mt_freqhopping.c	/^int mt_fh_hal_dfs_vcodecpll(unsigned int target_dds)$/;"	f
mt_fh_hal_dfs_vencpll	mach/mt6795/mt_freqhopping.c	/^int mt_fh_hal_dfs_vencpll(unsigned int target_dds)$/;"	f
mt_fh_hal_dram_overclock	mach/mt6795/mt_freqhopping.c	/^static int mt_fh_hal_dram_overclock(int clk)$/;"	f	file:
mt_fh_hal_dvfs	mach/mt6795/mt_freqhopping.c	/^static int mt_fh_hal_dvfs(enum FH_PLL_ID pll_id, unsigned int dds_value)$/;"	f	file:
mt_fh_hal_get_dramc	mach/mt6795/mt_freqhopping.c	/^static int mt_fh_hal_get_dramc(void)$/;"	f	file:
mt_fh_hal_get_init	mach/mt6795/mt_freqhopping.c	/^static int mt_fh_hal_get_init(void)$/;"	f	file:
mt_fh_hal_init	mach/mt6795/mt_freqhopping.c	/^static void mt_fh_hal_init(void)$/;"	f	file:
mt_fh_hal_is_support_DFS_mode	mach/mt6795/mt_freqhopping.c	/^static int mt_fh_hal_is_support_DFS_mode(void)$/;"	f	file:
mt_fh_hal_lock	mach/mt6795/mt_freqhopping.c	/^static void mt_fh_hal_lock(unsigned long *flags)$/;"	f	file:
mt_fh_hal_popod_restore	mach/mt6795/mt_freqhopping.c	/^static void mt_fh_hal_popod_restore(void)$/;"	f	file:
mt_fh_hal_popod_save	mach/mt6795/mt_freqhopping.c	/^static void mt_fh_hal_popod_save(void)$/;"	f	file:
mt_fh_hal_unlock	mach/mt6795/mt_freqhopping.c	/^static void mt_fh_hal_unlock(unsigned long *flags)$/;"	f	file:
mt_fiq_debugger	uart/mt_fiq_debugger.c	/^struct platform_device mt_fiq_debugger = {$/;"	v	typeref:struct:platform_device
mt_fiq_init	uart/mt6795/platform_fiq_debugger.c	/^int mt_fiq_init(void *arg)$/;"	f
mt_fiq_printf	aee/common/dummy.c	/^__weak void mt_fiq_printf(const char *fmt, ...)$/;"	f
mt_fiq_printf	uart/mt_fiq_debugger.c	/^void mt_fiq_printf(const char *fmt, ...)$/;"	f
mt_fixup	mach/mt6795/mt_devs.c	/^void mt_fixup(struct tag *tags, char **cmdline, struct meminfo *mi)$/;"	f
mt_fliper_fops	mach/mt6795/fliper/fliper.c	/^static const struct file_operations mt_fliper_fops = { $/;"	v	typeref:struct:file_operations	file:
mt_fliper_open	mach/mt6795/fliper/fliper.c	/^static int mt_fliper_open(struct inode *inode, struct file *file) $/;"	f	file:
mt_fliper_show	mach/mt6795/fliper/fliper.c	/^static int mt_fliper_show(struct seq_file *m, void *v)$/;"	f	file:
mt_fliper_write	mach/mt6795/fliper/fliper.c	/^static ssize_t mt_fliper_write(struct file *filp, const char *ubuf,$/;"	f	file:
mt_freqhopping_debug_mask	mach/mt6795/mt_freqhopping.c	/^static int mt_freqhopping_debug_mask = 0;$/;"	v	file:
mt_gdma_conf	mach/mt6795/include/mach/dma.h	/^struct mt_gdma_conf$/;"	s
mt_get_bigcpu_freq	mach/mt6795/mt_pm_init.c	/^EXPORT_SYMBOL(mt_get_bigcpu_freq);$/;"	v
mt_get_bigcpu_freq	mach/mt6795/mt_pm_init.c	/^unsigned int mt_get_bigcpu_freq(void)$/;"	f
mt_get_bus_freq	mach/mt6795/mt_pm_init.c	/^EXPORT_SYMBOL(mt_get_bus_freq);$/;"	v
mt_get_bus_freq	mach/mt6795/mt_pm_init.c	/^unsigned int mt_get_bus_freq(void)$/;"	f
mt_get_bus_freq	mach/mt6795/mt_pm_init_64.c	/^EXPORT_SYMBOL(mt_get_bus_freq);$/;"	v
mt_get_bus_freq	mach/mt6795/mt_pm_init_64.c	/^unsigned int mt_get_bus_freq(void)$/;"	f
mt_get_chip_sw_ver	mach/mt6795/mt_cpuidle64.c	/^__weak unsigned int mt_get_chip_sw_ver(void) {return 0; }$/;"	f
mt_get_clk_mem_sel	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_get_clk_mem_sel);$/;"	v
mt_get_clk_mem_sel	mach/mt6795/mt_cpufreq_64.c	/^unsigned int mt_get_clk_mem_sel(void)$/;"	f
mt_get_cpu_freq	mach/mt6795/mt_pm_init_64.c	/^EXPORT_SYMBOL(mt_get_cpu_freq);$/;"	v
mt_get_cpu_freq	mach/mt6795/mt_pm_init_64.c	/^unsigned int mt_get_cpu_freq(void)$/;"	f
mt_get_cur_volt_lte	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_get_cur_volt_lte);$/;"	v
mt_get_cur_volt_lte	mach/mt6795/mt_cpufreq_64.c	/^unsigned int mt_get_cur_volt_lte(void)$/;"	f
mt_get_cur_volt_vcore_ao	mach/mt6795/mt_cpufreq.c	/^unsigned int mt_get_cur_volt_vcore_ao(void)$/;"	f
mt_get_cur_volt_vcore_pdn	mach/mt6795/mt_cpufreq.c	/^unsigned int mt_get_cur_volt_vcore_pdn(void)$/;"	f
mt_get_cur_volt_vcore_pdn	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_get_cur_volt_vcore_pdn);$/;"	v
mt_get_cur_volt_vcore_pdn	mach/mt6795/mt_cpufreq_64.c	/^unsigned int mt_get_cur_volt_vcore_pdn(void)$/;"	f
mt_get_emi_freq	mach/mt6795/mt_pm_init.c	/^EXPORT_SYMBOL(mt_get_emi_freq);$/;"	v
mt_get_emi_freq	mach/mt6795/mt_pm_init.c	/^unsigned int mt_get_emi_freq(void)$/;"	f
mt_get_emi_freq	mach/mt6795/mt_pm_init_64.c	/^EXPORT_SYMBOL(mt_get_emi_freq);$/;"	v
mt_get_emi_freq	mach/mt6795/mt_pm_init_64.c	/^unsigned int mt_get_emi_freq(void)$/;"	f
mt_get_fh_hal_drv	mach/mt6795/mt_freqhopping.c	/^struct mt_fh_hal_driver *mt_get_fh_hal_drv(void)$/;"	f
mt_get_mfgclk_freq	mach/mt6795/mt_pm_init.c	/^EXPORT_SYMBOL(mt_get_mfgclk_freq);$/;"	v
mt_get_mfgclk_freq	mach/mt6795/mt_pm_init.c	/^unsigned int mt_get_mfgclk_freq(void)$/;"	f
mt_get_mfgclk_freq	mach/mt6795/mt_pm_init_64.c	/^EXPORT_SYMBOL(mt_get_mfgclk_freq);$/;"	v
mt_get_mfgclk_freq	mach/mt6795/mt_pm_init_64.c	/^unsigned int mt_get_mfgclk_freq(void)$/;"	f
mt_get_mmclk_freq	mach/mt6795/mt_pm_init.c	/^EXPORT_SYMBOL(mt_get_mmclk_freq);$/;"	v
mt_get_mmclk_freq	mach/mt6795/mt_pm_init.c	/^unsigned int mt_get_mmclk_freq(void)$/;"	f
mt_get_mmclk_freq	mach/mt6795/mt_pm_init_64.c	/^EXPORT_SYMBOL(mt_get_mmclk_freq);$/;"	v
mt_get_mmclk_freq	mach/mt6795/mt_pm_init_64.c	/^unsigned int mt_get_mmclk_freq(void)$/;"	f
mt_get_smallcpu_freq	mach/mt6795/mt_pm_init.c	/^EXPORT_SYMBOL(mt_get_smallcpu_freq);$/;"	v
mt_get_smallcpu_freq	mach/mt6795/mt_pm_init.c	/^unsigned int mt_get_smallcpu_freq(void)$/;"	f
mt_gic_init_bases	mach/mt6795/mt_cpuidle.c	/^static void __init mt_gic_init_bases(void)$/;"	f	file:
mt_gic_init_bases	mach/mt6795/mt_cpuidle64.c	/^static void __init mt_gic_init_bases(void)$/;"	f	file:
mt_golden_setting_init	mach/mt6795/mt_golden_setting.c	/^module_init(mt_golden_setting_init);$/;"	v
mt_golden_setting_init	mach/mt6795/mt_golden_setting.c	/^static int mt_golden_setting_init(void)$/;"	f	file:
mt_gpio_set_debounce	mach/mt6795/eint.c	/^EXPORT_SYMBOL(mt_gpio_set_debounce);$/;"	v
mt_gpio_set_debounce	mach/mt6795/eint.c	/^int mt_gpio_set_debounce(unsigned gpio, unsigned debounce)$/;"	f
mt_gpio_to_irq	mach/mt6795/eint.c	/^EXPORT_SYMBOL(mt_gpio_to_irq);$/;"	v
mt_gpio_to_irq	mach/mt6795/eint.c	/^int mt_gpio_to_irq(unsigned gpio)$/;"	f
mt_gpio_vbase	mach/mt6795/include/mach/gpio_const.h	/^struct mt_gpio_vbase {$/;"	s
mt_gpt	mach/mt6795/mt_gpt.c	/^struct mt_clock mt_gpt = {$/;"	v	typeref:struct:mt_clock
mt_gpt_init	mach/mt6795/mt_gpt.c	/^static void mt_gpt_init(void)$/;"	f	file:
mt_gpt_init	mach/mt6795/mt_gpt_ca53.c	/^static void __init mt_gpt_init(struct device_node *node)$/;"	f	file:
mt_gpt_read	mach/mt6795/mt_gpt.c	/^static cycle_t mt_gpt_read(struct clocksource *cs)$/;"	f	file:
mt_gpt_read	mach/mt6795/mt_gpt_ca53.c	/^static cycle_t mt_gpt_read(struct clocksource *cs)$/;"	f	file:
mt_gpt_set_mode	mach/mt6795/mt_gpt.c	/^static void mt_gpt_set_mode(enum clock_event_mode mode, struct clock_event_device *evt)$/;"	f	file:
mt_gpt_set_mode	mach/mt6795/mt_gpt_ca53.c	/^static void mt_gpt_set_mode(enum clock_event_mode mode,$/;"	f	file:
mt_gpt_set_next_event	mach/mt6795/mt_gpt.c	/^static int mt_gpt_set_next_event(unsigned long cycles, struct clock_event_device *evt)$/;"	f	file:
mt_gpt_set_next_event	mach/mt6795/mt_gpt_ca53.c	/^static int mt_gpt_set_next_event(unsigned long cycles,$/;"	f	file:
mt_gpu_clock_switch	mach/mt6795/mt_gpufreq.c	/^static void mt_gpu_clock_switch(unsigned int freq_new)$/;"	f	file:
mt_gpu_volt_switch	mach/mt6795/mt_gpufreq.c	/^static void mt_gpu_volt_switch(unsigned int volt_old, unsigned int volt_new)$/;"	f	file:
mt_gpufreq_cancel_low_batt_volume_timer	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_cancel_low_batt_volume_timer);$/;"	v
mt_gpufreq_cancel_low_batt_volume_timer	mach/mt6795/mt_gpufreq.c	/^void mt_gpufreq_cancel_low_batt_volume_timer(void)$/;"	f
mt_gpufreq_check_dvfs_efuse	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_check_dvfs_efuse(void)$/;"	f	file:
mt_gpufreq_dds_calc	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_dds_calc(unsigned int khz)$/;"	f	file:
mt_gpufreq_debug	mach/mt6795/mt_gpufreq.c	/^static bool mt_gpufreq_debug = false;$/;"	v	file:
mt_gpufreq_debug_fops	mach/mt6795/mt_gpufreq.c	/^static const struct file_operations mt_gpufreq_debug_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_gpufreq_debug_open	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_debug_open(struct inode *inode, struct file *file)$/;"	f	file:
mt_gpufreq_debug_read	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_debug_read(struct seq_file *m, void *v)$/;"	f	file:
mt_gpufreq_debug_write	mach/mt6795/mt_gpufreq.c	/^static ssize_t mt_gpufreq_debug_write(struct file *file, const char __user *buffer, size_t count, loff_t *data)$/;"	f	file:
mt_gpufreq_disable_by_ptpod	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_disable_by_ptpod);$/;"	v
mt_gpufreq_disable_by_ptpod	mach/mt6795/mt_gpufreq.c	/^void mt_gpufreq_disable_by_ptpod(void)$/;"	f
mt_gpufreq_dvfs_get_gpu_freq	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_dvfs_get_gpu_freq(void)$/;"	f	file:
mt_gpufreq_dvfs_mmpll_spd_bond	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_dvfs_mmpll_spd_bond = 0;$/;"	v	file:
mt_gpufreq_dvfs_table_type	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_dvfs_table_type = 0;$/;"	v	file:
mt_gpufreq_early_suspend	mach/mt6795/mt_gpufreq.c	/^void mt_gpufreq_early_suspend(struct early_suspend *h)$/;"	f
mt_gpufreq_early_suspend_handler	mach/mt6795/mt_gpufreq.c	/^static struct early_suspend mt_gpufreq_early_suspend_handler =$/;"	v	typeref:struct:early_suspend	file:
mt_gpufreq_enable_by_ptpod	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_enable_by_ptpod);$/;"	v
mt_gpufreq_enable_by_ptpod	mach/mt6795/mt_gpufreq.c	/^void mt_gpufreq_enable_by_ptpod(void)$/;"	f
mt_gpufreq_exit	mach/mt6795/mt_gpufreq.c	/^module_exit(mt_gpufreq_exit);$/;"	v
mt_gpufreq_exit	mach/mt6795/mt_gpufreq.c	/^static void __exit mt_gpufreq_exit(void)$/;"	f	file:
mt_gpufreq_fixed_freq_volt_fops	mach/mt6795/mt_gpufreq.c	/^static const struct file_operations mt_gpufreq_fixed_freq_volt_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_gpufreq_fixed_freq_volt_open	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_fixed_freq_volt_open(struct inode *inode, struct file *file)$/;"	f	file:
mt_gpufreq_fixed_freq_volt_read	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_fixed_freq_volt_read(struct seq_file *m, void *v)$/;"	f	file:
mt_gpufreq_fixed_freq_volt_state	mach/mt6795/mt_gpufreq.c	/^static bool mt_gpufreq_fixed_freq_volt_state = false;$/;"	v	file:
mt_gpufreq_fixed_freq_volt_write	mach/mt6795/mt_gpufreq.c	/^static ssize_t mt_gpufreq_fixed_freq_volt_write(struct file *file, const char __user *buffer, size_t count, loff_t *data)$/;"	f	file:
mt_gpufreq_fixed_frequency	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_fixed_frequency = 0;$/;"	v	file:
mt_gpufreq_fixed_voltage	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_fixed_voltage = 0;$/;"	v	file:
mt_gpufreq_get_cur_freq	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_get_cur_freq);$/;"	v
mt_gpufreq_get_cur_freq	mach/mt6795/mt_gpufreq.c	/^unsigned int mt_gpufreq_get_cur_freq(void)$/;"	f
mt_gpufreq_get_cur_freq_index	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_get_cur_freq_index);$/;"	v
mt_gpufreq_get_cur_freq_index	mach/mt6795/mt_gpufreq.c	/^unsigned int mt_gpufreq_get_cur_freq_index(void)$/;"	f
mt_gpufreq_get_cur_volt	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_get_cur_volt);$/;"	v
mt_gpufreq_get_cur_volt	mach/mt6795/mt_gpufreq.c	/^unsigned int mt_gpufreq_get_cur_volt(void)$/;"	f
mt_gpufreq_get_dvfs_table_num	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_get_dvfs_table_num);$/;"	v
mt_gpufreq_get_dvfs_table_num	mach/mt6795/mt_gpufreq.c	/^unsigned int mt_gpufreq_get_dvfs_table_num(void)$/;"	f
mt_gpufreq_get_frequency_by_level	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_get_frequency_by_level);$/;"	v
mt_gpufreq_get_frequency_by_level	mach/mt6795/mt_gpufreq.c	/^unsigned int mt_gpufreq_get_frequency_by_level(unsigned int num)$/;"	f
mt_gpufreq_get_thermal_limit_freq	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_get_thermal_limit_freq);$/;"	v
mt_gpufreq_get_thermal_limit_freq	mach/mt6795/mt_gpufreq.c	/^unsigned int mt_gpufreq_get_thermal_limit_freq(void)$/;"	f
mt_gpufreq_get_thermal_limit_index	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_get_thermal_limit_index);$/;"	v
mt_gpufreq_get_thermal_limit_index	mach/mt6795/mt_gpufreq.c	/^unsigned int mt_gpufreq_get_thermal_limit_index(void)$/;"	f
mt_gpufreq_ids	mach/mt6795/mt_gpufreq.c	/^static const struct input_device_id mt_gpufreq_ids[] = {$/;"	v	typeref:struct:input_device_id	file:
mt_gpufreq_idx_get	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_idx_get(int num)$/;"	f	file:
mt_gpufreq_init	mach/mt6795/mt_gpufreq.c	/^module_init(mt_gpufreq_init);$/;"	v
mt_gpufreq_init	mach/mt6795/mt_gpufreq.c	/^static int __init mt_gpufreq_init(void)$/;"	f	file:
mt_gpufreq_input_boost_fops	mach/mt6795/mt_gpufreq.c	/^static const struct file_operations mt_gpufreq_input_boost_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_gpufreq_input_boost_notify_registerCB	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_input_boost_notify_registerCB);$/;"	v
mt_gpufreq_input_boost_notify_registerCB	mach/mt6795/mt_gpufreq.c	/^void mt_gpufreq_input_boost_notify_registerCB(gpufreq_input_boost_notify pCB)$/;"	f
mt_gpufreq_input_boost_open	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_input_boost_open(struct inode *inode, struct file *file)$/;"	f	file:
mt_gpufreq_input_boost_read	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_input_boost_read(struct seq_file *m, void *v)$/;"	f	file:
mt_gpufreq_input_boost_state	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_input_boost_state = 1;$/;"	v	file:
mt_gpufreq_input_boost_task	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_input_boost_task(void *data)$/;"	f	file:
mt_gpufreq_input_boost_write	mach/mt6795/mt_gpufreq.c	/^static ssize_t mt_gpufreq_input_boost_write(struct file *file, const char __user *buffer, size_t count, loff_t *data)$/;"	f	file:
mt_gpufreq_input_connect	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_input_connect(struct input_handler *handler,$/;"	f	file:
mt_gpufreq_input_disconnect	mach/mt6795/mt_gpufreq.c	/^static void mt_gpufreq_input_disconnect(struct input_handle *handle)$/;"	f	file:
mt_gpufreq_input_event	mach/mt6795/mt_gpufreq.c	/^static void mt_gpufreq_input_event(struct input_handle *handle, unsigned int type,$/;"	f	file:
mt_gpufreq_input_handler	mach/mt6795/mt_gpufreq.c	/^static struct input_handler mt_gpufreq_input_handler = {$/;"	v	typeref:struct:input_handler	file:
mt_gpufreq_keep_max_freq	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_keep_max_freq(unsigned int freq_old, unsigned int freq_new)$/;"	f	file:
mt_gpufreq_keep_max_frequency_state	mach/mt6795/mt_gpufreq.c	/^static bool mt_gpufreq_keep_max_frequency_state = false;$/;"	v	file:
mt_gpufreq_keep_opp_frequency	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_keep_opp_frequency = 0;$/;"	v	file:
mt_gpufreq_keep_opp_frequency_state	mach/mt6795/mt_gpufreq.c	/^static bool mt_gpufreq_keep_opp_frequency_state = false;$/;"	v	file:
mt_gpufreq_keep_opp_index	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_keep_opp_index = 0;$/;"	v	file:
mt_gpufreq_late_resume	mach/mt6795/mt_gpufreq.c	/^void mt_gpufreq_late_resume(struct early_suspend *h)$/;"	f
mt_gpufreq_limited_low_batt_volt_ignore_fops	mach/mt6795/mt_gpufreq.c	/^static const struct file_operations mt_gpufreq_limited_low_batt_volt_ignore_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_gpufreq_limited_low_batt_volt_ignore_open	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_limited_low_batt_volt_ignore_open(struct inode *inode, struct file *file)$/;"	f	file:
mt_gpufreq_limited_low_batt_volt_ignore_read	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_limited_low_batt_volt_ignore_read(struct seq_file *m, void *v)$/;"	f	file:
mt_gpufreq_limited_low_batt_volt_ignore_write	mach/mt6795/mt_gpufreq.c	/^static ssize_t mt_gpufreq_limited_low_batt_volt_ignore_write(struct file *file, const char __user *buffer, size_t count, loff_t *data)$/;"	f	file:
mt_gpufreq_limited_low_batt_volume_ignore_fops	mach/mt6795/mt_gpufreq.c	/^static const struct file_operations mt_gpufreq_limited_low_batt_volume_ignore_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_gpufreq_limited_low_batt_volume_ignore_open	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_limited_low_batt_volume_ignore_open(struct inode *inode, struct file *file)$/;"	f	file:
mt_gpufreq_limited_low_batt_volume_ignore_read	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_limited_low_batt_volume_ignore_read(struct seq_file *m, void *v)$/;"	f	file:
mt_gpufreq_limited_low_batt_volume_ignore_write	mach/mt6795/mt_gpufreq.c	/^static ssize_t mt_gpufreq_limited_low_batt_volume_ignore_write(struct file *file, const char __user *buffer, size_t count, loff_t *data)$/;"	f	file:
mt_gpufreq_limited_oc_ignore_fops	mach/mt6795/mt_gpufreq.c	/^static const struct file_operations mt_gpufreq_limited_oc_ignore_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_gpufreq_limited_oc_ignore_open	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_limited_oc_ignore_open(struct inode *inode, struct file *file)$/;"	f	file:
mt_gpufreq_limited_oc_ignore_read	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_limited_oc_ignore_read(struct seq_file *m, void *v)$/;"	f	file:
mt_gpufreq_limited_oc_ignore_write	mach/mt6795/mt_gpufreq.c	/^static ssize_t mt_gpufreq_limited_oc_ignore_write(struct file *file, const char __user *buffer, size_t count, loff_t *data)$/;"	f	file:
mt_gpufreq_limited_power_fops	mach/mt6795/mt_gpufreq.c	/^static const struct file_operations mt_gpufreq_limited_power_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_gpufreq_limited_power_open	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_limited_power_open(struct inode *inode, struct file *file)$/;"	f	file:
mt_gpufreq_limited_power_read	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_limited_power_read(struct seq_file *m, void *v)$/;"	f	file:
mt_gpufreq_limited_power_write	mach/mt6795/mt_gpufreq.c	/^static ssize_t mt_gpufreq_limited_power_write(struct file *file, const char __user *buffer, size_t count, loff_t *data)$/;"	f	file:
mt_gpufreq_limited_thermal_ignore_fops	mach/mt6795/mt_gpufreq.c	/^static const struct file_operations mt_gpufreq_limited_thermal_ignore_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_gpufreq_limited_thermal_ignore_open	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_limited_thermal_ignore_open(struct inode *inode, struct file *file)$/;"	f	file:
mt_gpufreq_limited_thermal_ignore_read	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_limited_thermal_ignore_read(struct seq_file *m, void *v)$/;"	f	file:
mt_gpufreq_limited_thermal_ignore_write	mach/mt6795/mt_gpufreq.c	/^static ssize_t mt_gpufreq_limited_thermal_ignore_write(struct file *file, const char __user *buffer, size_t count, loff_t *data)$/;"	f	file:
mt_gpufreq_low_bat_volt_limited_index_0	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_low_bat_volt_limited_index_0 = 0; $/;"	v	file:
mt_gpufreq_low_bat_volt_limited_index_1	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_low_bat_volt_limited_index_1 = 0;$/;"	v	file:
mt_gpufreq_low_bat_volt_limited_index_2	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_low_bat_volt_limited_index_2 = 0;$/;"	v	file:
mt_gpufreq_low_bat_volume_limited_index_0	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_low_bat_volume_limited_index_0 = 0; $/;"	v	file:
mt_gpufreq_low_bat_volume_limited_index_1	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_low_bat_volume_limited_index_1 = 0;$/;"	v	file:
mt_gpufreq_low_batt_volt_callback	mach/mt6795/mt_gpufreq.c	/^void mt_gpufreq_low_batt_volt_callback(LOW_BATTERY_LEVEL low_battery_level)$/;"	f
mt_gpufreq_low_batt_volt_limited_index	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_low_batt_volt_limited_index = 0; $/;"	v	file:
mt_gpufreq_low_batt_volt_protect	mach/mt6795/mt_gpufreq.c	/^static void mt_gpufreq_low_batt_volt_protect(unsigned int limited_index)$/;"	f	file:
mt_gpufreq_low_batt_volume_callback	mach/mt6795/mt_gpufreq.c	/^void mt_gpufreq_low_batt_volume_callback(BATTERY_PERCENT_LEVEL low_battery_volume)$/;"	f
mt_gpufreq_low_batt_volume_limited_index	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_low_batt_volume_limited_index = 0; $/;"	v	file:
mt_gpufreq_low_batt_volume_period_ns	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_low_batt_volume_period_ns = 0;$/;"	v	file:
mt_gpufreq_low_batt_volume_period_s	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_low_batt_volume_period_s = 1;$/;"	v	file:
mt_gpufreq_low_batt_volume_protect	mach/mt6795/mt_gpufreq.c	/^static void mt_gpufreq_low_batt_volume_protect(unsigned int limited_index)$/;"	f	file:
mt_gpufreq_low_batt_volume_thread	mach/mt6795/mt_gpufreq.c	/^struct task_struct *mt_gpufreq_low_batt_volume_thread = NULL;$/;"	v	typeref:struct:task_struct
mt_gpufreq_low_batt_volume_thread_handler	mach/mt6795/mt_gpufreq.c	/^int mt_gpufreq_low_batt_volume_thread_handler(void *unused)$/;"	f
mt_gpufreq_low_batt_volume_timer	mach/mt6795/mt_gpufreq.c	/^static struct hrtimer mt_gpufreq_low_batt_volume_timer;$/;"	v	typeref:struct:hrtimer	file:
mt_gpufreq_low_batt_volume_timer_flag	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_low_batt_volume_timer_flag = 0;$/;"	v	file:
mt_gpufreq_low_batt_volume_timer_func	mach/mt6795/mt_gpufreq.c	/^enum hrtimer_restart mt_gpufreq_low_batt_volume_timer_func(struct hrtimer *timer)$/;"	f
mt_gpufreq_low_battery_level	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_low_battery_level = 0;$/;"	v	file:
mt_gpufreq_low_battery_volume	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_low_battery_volume = 0;$/;"	v	file:
mt_gpufreq_oc_callback	mach/mt6795/mt_gpufreq.c	/^void mt_gpufreq_oc_callback(BATTERY_OC_LEVEL oc_level)$/;"	f
mt_gpufreq_oc_level	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_oc_level = 0;$/;"	v	file:
mt_gpufreq_oc_limited_index	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_oc_limited_index = 0; $/;"	v	file:
mt_gpufreq_oc_limited_index_0	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_oc_limited_index_0 = 0; $/;"	v	file:
mt_gpufreq_oc_limited_index_1	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_oc_limited_index_1 = 0;$/;"	v	file:
mt_gpufreq_oc_protect	mach/mt6795/mt_gpufreq.c	/^static void mt_gpufreq_oc_protect(unsigned int limited_index)$/;"	f	file:
mt_gpufreq_opp_dump_fops	mach/mt6795/mt_gpufreq.c	/^static const struct file_operations mt_gpufreq_opp_dump_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_gpufreq_opp_dump_open	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_opp_dump_open(struct inode *inode, struct file *file)$/;"	f	file:
mt_gpufreq_opp_dump_read	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_opp_dump_read(struct seq_file *m, void *v)$/;"	f	file:
mt_gpufreq_opp_freq_fops	mach/mt6795/mt_gpufreq.c	/^static const struct file_operations mt_gpufreq_opp_freq_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_gpufreq_opp_freq_open	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_opp_freq_open(struct inode *inode, struct file *file)$/;"	f	file:
mt_gpufreq_opp_freq_read	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_opp_freq_read(struct seq_file *m, void *v)$/;"	f	file:
mt_gpufreq_opp_freq_write	mach/mt6795/mt_gpufreq.c	/^static ssize_t mt_gpufreq_opp_freq_write(struct file *file, const char __user *buffer, size_t count, loff_t *data)$/;"	f	file:
mt_gpufreq_opp_max_freq_fops	mach/mt6795/mt_gpufreq.c	/^static const struct file_operations mt_gpufreq_opp_max_freq_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_gpufreq_opp_max_freq_open	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_opp_max_freq_open(struct inode *inode, struct file *file)$/;"	f	file:
mt_gpufreq_opp_max_freq_read	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_opp_max_freq_read(struct seq_file *m, void *v)$/;"	f	file:
mt_gpufreq_opp_max_freq_write	mach/mt6795/mt_gpufreq.c	/^static ssize_t mt_gpufreq_opp_max_freq_write(struct file *file, const char __user *buffer, size_t count, loff_t *data)$/;"	f	file:
mt_gpufreq_opp_max_frequency	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_opp_max_frequency = 0;$/;"	v	file:
mt_gpufreq_opp_max_frequency_state	mach/mt6795/mt_gpufreq.c	/^static bool mt_gpufreq_opp_max_frequency_state = false;$/;"	v	file:
mt_gpufreq_opp_max_index	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_opp_max_index = 0;$/;"	v	file:
mt_gpufreq_opp_tbl_0	mach/mt6795/mt_gpufreq.c	/^static struct mt_gpufreq_table_info mt_gpufreq_opp_tbl_0[] = {$/;"	v	typeref:struct:mt_gpufreq_table_info	file:
mt_gpufreq_opp_tbl_1	mach/mt6795/mt_gpufreq.c	/^static struct mt_gpufreq_table_info mt_gpufreq_opp_tbl_1[] = {$/;"	v	typeref:struct:mt_gpufreq_table_info	file:
mt_gpufreq_opp_tbl_2	mach/mt6795/mt_gpufreq.c	/^static struct mt_gpufreq_table_info mt_gpufreq_opp_tbl_2[] = {$/;"	v	typeref:struct:mt_gpufreq_table_info	file:
mt_gpufreq_opp_tbl_3	mach/mt6795/mt_gpufreq.c	/^static struct mt_gpufreq_table_info mt_gpufreq_opp_tbl_3[] = {$/;"	v	typeref:struct:mt_gpufreq_table_info	file:
mt_gpufreq_opp_tbl_4	mach/mt6795/mt_gpufreq.c	/^static struct mt_gpufreq_table_info mt_gpufreq_opp_tbl_4[] = {$/;"	v	typeref:struct:mt_gpufreq_table_info	file:
mt_gpufreq_pause	mach/mt6795/mt_gpufreq.c	/^static bool mt_gpufreq_pause = false;$/;"	v	file:
mt_gpufreq_pdev	mach/mt6795/mt_gpufreq.c	/^struct platform_device mt_gpufreq_pdev = {$/;"	v	typeref:struct:platform_device
mt_gpufreq_pdrv	mach/mt6795/mt_gpufreq.c	/^static struct platform_driver mt_gpufreq_pdrv = {$/;"	v	typeref:struct:platform_driver	file:
mt_gpufreq_pdrv_probe	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_pdrv_probe(struct platform_device *pdev)$/;"	f	file:
mt_gpufreq_pdrv_remove	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_pdrv_remove(struct platform_device *pdev)$/;"	f	file:
mt_gpufreq_pm_ops	mach/mt6795/mt_gpufreq.c	/^struct dev_pm_ops mt_gpufreq_pm_ops = {$/;"	v	typeref:struct:dev_pm_ops
mt_gpufreq_pm_restore_early	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_pm_restore_early(struct device *dev)$/;"	f	file:
mt_gpufreq_pmic_wrap_to_volt	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_pmic_wrap_to_volt(unsigned int pmic_wrap_value)$/;"	f	file:
mt_gpufreq_power_calculation	mach/mt6795/mt_gpufreq.c	/^static void mt_gpufreq_power_calculation(unsigned int oppidx, unsigned int temp)$/;"	f	file:
mt_gpufreq_power_dump_fops	mach/mt6795/mt_gpufreq.c	/^static const struct file_operations mt_gpufreq_power_dump_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_gpufreq_power_dump_open	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_power_dump_open(struct inode *inode, struct file *file)$/;"	f	file:
mt_gpufreq_power_dump_read	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_power_dump_read(struct seq_file *m, void *v)$/;"	f	file:
mt_gpufreq_power_limit_notify_registerCB	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_power_limit_notify_registerCB);$/;"	v
mt_gpufreq_power_limit_notify_registerCB	mach/mt6795/mt_gpufreq.c	/^void mt_gpufreq_power_limit_notify_registerCB(gpufreq_power_limit_notify pCB)$/;"	f
mt_gpufreq_power_limited_index_array	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_power_limited_index_array[MT_GPUFREQ_POWER_LIMITED_MAX_NUM] = {0}; $/;"	v	file:
mt_gpufreq_power_table_info	mach/mt6795/include/mach/mt_gpufreq.h	/^struct mt_gpufreq_power_table_info$/;"	s
mt_gpufreq_power_throttle_protect	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_power_throttle_protect(void)$/;"	f	file:
mt_gpufreq_ptpod_disable	mach/mt6795/mt_gpufreq.c	/^static bool mt_gpufreq_ptpod_disable = false;$/;"	v	file:
mt_gpufreq_ptpod_disable_idx	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_ptpod_disable_idx = 0;$/;"	v	file:
mt_gpufreq_ready	mach/mt6795/mt_gpufreq.c	/^static bool mt_gpufreq_ready = false;$/;"	v	file:
mt_gpufreq_reg_write	mach/mt6795/mt_gpufreq.c	59;"	d	file:
mt_gpufreq_return_default_DVS_by_ptpod	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_return_default_DVS_by_ptpod);$/;"	v
mt_gpufreq_return_default_DVS_by_ptpod	mach/mt6795/mt_gpufreq.c	/^void mt_gpufreq_return_default_DVS_by_ptpod(void)$/;"	f
mt_gpufreq_set	mach/mt6795/mt_gpufreq.c	/^static void mt_gpufreq_set(unsigned int freq_old, unsigned int freq_new, unsigned int volt_old, unsigned int volt_new)$/;"	f	file:
mt_gpufreq_set_initial	mach/mt6795/mt_gpufreq.c	/^static void mt_gpufreq_set_initial(unsigned int index)$/;"	f	file:
mt_gpufreq_setfreq_registerCB	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_setfreq_registerCB);$/;"	v
mt_gpufreq_setfreq_registerCB	mach/mt6795/mt_gpufreq.c	/^void mt_gpufreq_setfreq_registerCB(sampler_func pCB)$/;"	f
mt_gpufreq_setvolt_registerCB	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_setvolt_registerCB);$/;"	v
mt_gpufreq_setvolt_registerCB	mach/mt6795/mt_gpufreq.c	/^void mt_gpufreq_setvolt_registerCB(sampler_func pCB)$/;"	f
mt_gpufreq_start_low_batt_volume_timer	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_start_low_batt_volume_timer);$/;"	v
mt_gpufreq_start_low_batt_volume_timer	mach/mt6795/mt_gpufreq.c	/^void mt_gpufreq_start_low_batt_volume_timer(void)$/;"	f
mt_gpufreq_state_fops	mach/mt6795/mt_gpufreq.c	/^static const struct file_operations mt_gpufreq_state_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_gpufreq_state_open	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_state_open(struct inode *inode, struct file *file)$/;"	f	file:
mt_gpufreq_state_read	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_state_read(struct seq_file *m, void *v)$/;"	f	file:
mt_gpufreq_state_set	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_state_set);$/;"	v
mt_gpufreq_state_set	mach/mt6795/mt_gpufreq.c	/^int mt_gpufreq_state_set(int enabled)$/;"	f
mt_gpufreq_state_write	mach/mt6795/mt_gpufreq.c	/^static ssize_t mt_gpufreq_state_write(struct file *file, const char __user *buffer, size_t count, loff_t *data)$/;"	f	file:
mt_gpufreq_table_info	mach/mt6795/include/mach/mt_gpufreq.h	/^struct mt_gpufreq_table_info$/;"	s
mt_gpufreq_target	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_target);$/;"	v
mt_gpufreq_target	mach/mt6795/mt_gpufreq.c	/^unsigned int mt_gpufreq_target(unsigned int idx)$/;"	f
mt_gpufreq_thermal_limited_gpu_power	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_thermal_limited_gpu_power = 0; $/;"	v	file:
mt_gpufreq_thermal_protect	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_thermal_protect);$/;"	v
mt_gpufreq_thermal_protect	mach/mt6795/mt_gpufreq.c	/^void mt_gpufreq_thermal_protect(unsigned int limited_power)$/;"	f
mt_gpufreq_up_task	mach/mt6795/mt_gpufreq.c	/^static struct task_struct *mt_gpufreq_up_task;$/;"	v	typeref:struct:task_struct	file:
mt_gpufreq_var_dump_fops	mach/mt6795/mt_gpufreq.c	/^static const struct file_operations mt_gpufreq_var_dump_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_gpufreq_var_dump_open	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_var_dump_open(struct inode *inode, struct file *file)$/;"	f	file:
mt_gpufreq_var_dump_read	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_var_dump_read(struct seq_file *m, void *v)$/;"	f	file:
mt_gpufreq_volt_enable	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_volt_enable = 0;$/;"	v	file:
mt_gpufreq_volt_enable_fops	mach/mt6795/mt_gpufreq.c	/^static const struct file_operations mt_gpufreq_volt_enable_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_gpufreq_volt_enable_open	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_volt_enable_open(struct inode *inode, struct file *file)$/;"	f	file:
mt_gpufreq_volt_enable_read	mach/mt6795/mt_gpufreq.c	/^static int mt_gpufreq_volt_enable_read(struct seq_file *m, void *v)$/;"	f	file:
mt_gpufreq_volt_enable_state	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_volt_enable_state = 0;$/;"	v	file:
mt_gpufreq_volt_enable_write	mach/mt6795/mt_gpufreq.c	/^static ssize_t mt_gpufreq_volt_enable_write(struct file *file, const char __user *buffer, size_t count, loff_t *data)$/;"	f	file:
mt_gpufreq_volt_to_pmic_wrap	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreq_volt_to_pmic_wrap(unsigned int volt)$/;"	f	file:
mt_gpufreq_voltage_enable_set	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_voltage_enable_set);$/;"	v
mt_gpufreq_voltage_enable_set	mach/mt6795/mt_gpufreq.c	/^unsigned int mt_gpufreq_voltage_enable_set(unsigned int enable)$/;"	f
mt_gpufreq_voltage_set_by_ptpod	mach/mt6795/mt_gpufreq.c	/^EXPORT_SYMBOL(mt_gpufreq_voltage_set_by_ptpod);$/;"	v
mt_gpufreq_voltage_set_by_ptpod	mach/mt6795/mt_gpufreq.c	/^unsigned int mt_gpufreq_voltage_set_by_ptpod(unsigned int pmic_volt[], unsigned int array_size)$/;"	f
mt_gpufreqs	mach/mt6795/mt_gpufreq.c	/^static struct mt_gpufreq_table_info *mt_gpufreqs;$/;"	v	typeref:struct:mt_gpufreq_table_info	file:
mt_gpufreqs_default	mach/mt6795/mt_gpufreq.c	/^static struct mt_gpufreq_table_info *mt_gpufreqs_default;$/;"	v	typeref:struct:mt_gpufreq_table_info	file:
mt_gpufreqs_num	mach/mt6795/mt_gpufreq.c	/^static unsigned int mt_gpufreqs_num = 0;$/;"	v	file:
mt_gpufreqs_power	mach/mt6795/mt_gpufreq.c	/^static struct mt_gpufreq_power_table_info *mt_gpufreqs_power;$/;"	v	typeref:struct:mt_gpufreq_power_table_info	file:
mt_hid_dev	mach/mt6795/mt_devs.c	/^static struct platform_device mt_hid_dev = {$/;"	v	typeref:struct:platform_device	file:
mt_hotplug_mechanism_early_suspend	mach/mt6795/mt_hotplug_mechanism.c	/^static void mt_hotplug_mechanism_early_suspend(struct early_suspend *h)$/;"	f	file:
mt_hotplug_mechanism_early_suspend_handler	mach/mt6795/mt_hotplug_mechanism.c	/^static struct early_suspend mt_hotplug_mechanism_early_suspend_handler =$/;"	v	typeref:struct:early_suspend	file:
mt_hotplug_mechanism_exit	mach/mt6795/mt_hotplug_mechanism.c	/^module_exit(mt_hotplug_mechanism_exit);$/;"	v
mt_hotplug_mechanism_exit	mach/mt6795/mt_hotplug_mechanism.c	/^static void __exit mt_hotplug_mechanism_exit(void)$/;"	f	file:
mt_hotplug_mechanism_init	mach/mt6795/mt_hotplug_mechanism.c	/^module_init(mt_hotplug_mechanism_init);$/;"	v
mt_hotplug_mechanism_init	mach/mt6795/mt_hotplug_mechanism.c	/^static int __init mt_hotplug_mechanism_init(void)$/;"	f	file:
mt_hotplug_mechanism_late_resume	mach/mt6795/mt_hotplug_mechanism.c	/^static void mt_hotplug_mechanism_late_resume(struct early_suspend *h)$/;"	f	file:
mt_hotplug_mechanism_open_memory_debug	mach/mt6795/mt_hotplug_mechanism.c	/^static int mt_hotplug_mechanism_open_memory_debug(struct inode *inode, struct file *file)$/;"	f	file:
mt_hotplug_mechanism_open_test0	mach/mt6795/mt_hotplug_mechanism.c	/^static int mt_hotplug_mechanism_open_test0(struct inode *inode, struct file *file)$/;"	f	file:
mt_hotplug_mechanism_open_test1	mach/mt6795/mt_hotplug_mechanism.c	/^static int mt_hotplug_mechanism_open_test1(struct inode *inode, struct file *file)$/;"	f	file:
mt_hotplug_mechanism_pdrv	mach/mt6795/mt_hotplug_mechanism.c	/^static struct platform_driver mt_hotplug_mechanism_pdrv =$/;"	v	typeref:struct:platform_driver	file:
mt_hotplug_mechanism_probe	mach/mt6795/mt_hotplug_mechanism.c	/^static int mt_hotplug_mechanism_probe(struct platform_device *pdev)$/;"	f	file:
mt_hotplug_mechanism_read_memory_debug	mach/mt6795/mt_hotplug_mechanism.c	/^static int mt_hotplug_mechanism_read_memory_debug(struct seq_file *m, void *v)$/;"	f	file:
mt_hotplug_mechanism_read_test0	mach/mt6795/mt_hotplug_mechanism.c	/^static int mt_hotplug_mechanism_read_test0(struct seq_file *m, void *v)$/;"	f	file:
mt_hotplug_mechanism_read_test1	mach/mt6795/mt_hotplug_mechanism.c	/^static int mt_hotplug_mechanism_read_test1(struct seq_file *m, void *v)$/;"	f	file:
mt_hotplug_mechanism_resume	mach/mt6795/mt_hotplug_mechanism.c	/^static int mt_hotplug_mechanism_resume(struct platform_device *pdev)$/;"	f	file:
mt_hotplug_mechanism_suspend	mach/mt6795/mt_hotplug_mechanism.c	/^static int mt_hotplug_mechanism_suspend(struct platform_device *pdev, pm_message_t state)$/;"	f	file:
mt_hotplug_mechanism_thermal_protect	mach/mt6795/mt_hotplug_mechanism.c	/^EXPORT_SYMBOL(mt_hotplug_mechanism_thermal_protect);$/;"	v
mt_hotplug_mechanism_thermal_protect	mach/mt6795/mt_hotplug_mechanism.c	/^void mt_hotplug_mechanism_thermal_protect(int limited_cpus)$/;"	f
mt_hotplug_mechanism_write_memory_debug	mach/mt6795/mt_hotplug_mechanism.c	/^static int mt_hotplug_mechanism_write_memory_debug(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
mt_hotplug_mechanism_write_test0	mach/mt6795/mt_hotplug_mechanism.c	/^static int mt_hotplug_mechanism_write_test0(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
mt_hotplug_mechanism_write_test1	mach/mt6795/mt_hotplug_mechanism.c	/^static int mt_hotplug_mechanism_write_test1(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
mt_hotplug_memory_debug_fops	mach/mt6795/mt_hotplug_mechanism.c	/^static const struct file_operations mt_hotplug_memory_debug_fops = { $/;"	v	typeref:struct:file_operations	file:
mt_hotplug_test0_fops	mach/mt6795/mt_hotplug_mechanism.c	/^static const struct file_operations mt_hotplug_test0_fops = { $/;"	v	typeref:struct:file_operations	file:
mt_hotplug_test1_fops	mach/mt6795/mt_hotplug_mechanism.c	/^static const struct file_operations mt_hotplug_test1_fops = { $/;"	v	typeref:struct:file_operations	file:
mt_i2c_data	mach/mt6795/include/mach/i2c.h	/^struct mt_i2c_data {$/;"	s
mt_i2c_msg	mach/mt6795/include/mach/i2c.h	/^struct mt_i2c_msg {$/;"	s
mt_idle_chk_golden	mach/mt6795/mt_idle.c	/^static bool mt_idle_chk_golden = 0;$/;"	v	file:
mt_idle_chk_golden	mach/mt6795/mt_idle_64.c	/^static bool mt_idle_chk_golden = 0;$/;"	v	file:
mt_idle_debug_mask	mach/mt6795/mt_idle_64.c	/^static int mt_idle_debug_mask = 0;$/;"	v	file:
mt_idle_init	mach/mt6795/mt_idle.c	/^void mt_idle_init(void)$/;"	f
mt_idle_init	mach/mt6795/mt_idle_64.c	/^void mt_idle_init(void)$/;"	f
mt_init	mach/mt6795/core.c	/^void __init mt_init(void)$/;"	f
mt_irq_dump	aee/common/wdt-handler.c	/^__weak void mt_irq_dump(void)$/;"	f
mt_irq_eint	mach/mt6795/eint.c	/^static struct irq_chip mt_irq_eint = {$/;"	v	typeref:struct:irq_chip	file:
mt_irq_get_pending	ccci_util/ccci_util_dummy.c	/^unsigned int __weak mt_irq_get_pending(unsigned int irq)$/;"	f
mt_isp_clk_ctrl	mach/mt6795/isp.c	/^static int mt_isp_clk_ctrl(int en)$/;"	f	file:
mt_isp_dev	mach/mt6795/mt_devs.c	/^static struct platform_device mt_isp_dev = {$/;"	v	typeref:struct:platform_device	file:
mt_isp_dmamask	mach/mt6795/mt_devs.c	/^static u64 mt_isp_dmamask = ~(u32) 0;$/;"	v	file:
mt_isp_dump_reg	mach/mt6795/isp.c	/^static int mt_isp_dump_reg(void)$/;"	f	file:
mt_isp_dump_reg_to_proc	mach/mt6795/isp.c	/^mt_isp_dump_reg_to_proc($/;"	f	file:
mt_isp_exit	mach/mt6795/isp.c	/^module_exit(mt_isp_exit);$/;"	v
mt_isp_exit	mach/mt6795/isp.c	/^static void __exit mt_isp_exit(void)$/;"	f	file:
mt_isp_fops	mach/mt6795/isp.c	/^static const struct file_operations mt_isp_fops = {$/;"	v	typeref:struct:file_operations	file:
mt_isp_hold_reg	mach/mt6795/isp.c	/^static int mt_isp_hold_reg(u32 is_hold)$/;"	f	file:
mt_isp_init	mach/mt6795/isp.c	/^module_init(mt_isp_init);$/;"	v
mt_isp_init	mach/mt6795/isp.c	/^static int __init mt_isp_init(void)$/;"	f	file:
mt_isp_ioctl	mach/mt6795/isp.c	/^static long mt_isp_ioctl(struct file *file, $/;"	f	file:
mt_isp_mmap	mach/mt6795/isp.c	/^static int mt_isp_mmap(struct file *file, struct vm_area_struct *vma)$/;"	f	file:
mt_isp_open	mach/mt6795/isp.c	/^static int mt_isp_open(struct inode *inode, struct file *file)$/;"	f	file:
mt_isp_probe	mach/mt6795/isp.c	/^static int mt_isp_probe(struct platform_device *pdev)$/;"	f	file:
mt_isp_read_reg	mach/mt6795/isp.c	/^static int mt_isp_read_reg(mt_isp_reg_io_t *preg_io)$/;"	f	file:
mt_isp_reg_debug	mach/mt6795/isp.c	/^static int  mt_isp_reg_debug($/;"	f	file:
mt_isp_reg_io_s	mach/mt6795/include/mach/isp.h	/^typedef struct mt_isp_reg_io_s {$/;"	s
mt_isp_reg_io_t	mach/mt6795/include/mach/isp.h	/^} mt_isp_reg_io_t;$/;"	t	typeref:struct:mt_isp_reg_io_s
mt_isp_reg_s	mach/mt6795/include/mach/isp.h	/^typedef struct mt_isp_reg_s {$/;"	s
mt_isp_reg_t	mach/mt6795/include/mach/isp.h	/^} mt_isp_reg_t;$/;"	t	typeref:struct:mt_isp_reg_s
mt_isp_register_char_driver	mach/mt6795/isp.c	/^inline static int mt_isp_register_char_driver(void)$/;"	f	file:
mt_isp_release	mach/mt6795/isp.c	/^static int mt_isp_release(struct inode *inode, struct file *file)$/;"	f	file:
mt_isp_remove	mach/mt6795/isp.c	/^static int mt_isp_remove(struct platform_device *pdev)$/;"	f	file:
mt_isp_reset	mach/mt6795/isp.c	/^static inline void mt_isp_reset(void)$/;"	f	file:
mt_isp_resume	mach/mt6795/isp.c	/^static int mt_isp_resume(struct platform_device *pdev)$/;"	f	file:
mt_isp_suspend	mach/mt6795/isp.c	/^static int mt_isp_suspend(struct platform_device *pdev, pm_message_t mesg)$/;"	f	file:
mt_isp_tasklet_write_reg	mach/mt6795/isp.c	/^void mt_isp_tasklet_write_reg(unsigned long arg)$/;"	f
mt_isp_unregister_char_driver	mach/mt6795/isp.c	/^inline static void mt_isp_unregister_char_driver(void)$/;"	f	file:
mt_isp_wait_irq	mach/mt6795/isp.c	/^static int mt_isp_wait_irq(u32 wait_irq_status)$/;"	f	file:
mt_isp_wait_irq_s	mach/mt6795/include/mach/isp.h	/^typedef struct mt_isp_wait_irq_s {$/;"	s
mt_isp_wait_irq_t	mach/mt6795/include/mach/isp.h	/^} mt_isp_wait_irq_t;$/;"	t	typeref:struct:mt_isp_wait_irq_s
mt_isp_work_queue	mach/mt6795/isp.c	/^void mt_isp_work_queue(unsigned long param)$/;"	f
mt_isp_write_reg	mach/mt6795/isp.c	/^static int mt_isp_write_reg(mt_isp_reg_io_t *preg_io)$/;"	f	file:
mt_isp_write_reg_to_hw	mach/mt6795/isp.c	/^static int mt_isp_write_reg_to_hw(mt_isp_reg_t *preg, u32 count)$/;"	f	file:
mt_kernel_ring_buff_index	mach/mt6795/mt_mon.c	/^unsigned int mt_kernel_ring_buff_index;$/;"	v
mt_l2c_drv	mach/mt6795/mt_l2c.c	/^static struct device_driver mt_l2c_drv = {$/;"	v	typeref:struct:device_driver	file:
mt_l2c_get_status	mach/mt6795/mt_l2c.c	/^int mt_l2c_get_status(void)$/;"	f
mt_l2c_init	mach/mt6795/mt_l2c.c	/^arch_initcall(mt_l2c_init);$/;"	v
mt_l2c_init	mach/mt6795/mt_l2c.c	/^int mt_l2c_init(void)$/;"	f
mt_lte_sdio_id_table	eemcs/lte_main.c	/^static const struct sdio_device_id mt_lte_sdio_id_table[] = {$/;"	v	typeref:struct:sdio_device_id	file:
mt_main_fhpll	mach/mt6795/include/mach/mt_freqhopping.h	/^		int mt_main_fhpll;$/;"	m	struct:freqhopping_pll::__anon87::__anon88
mt_map_io	mach/mt6795/core.c	/^void __init mt_map_io(void)$/;"	f
mt_mcu_driver	mach/mt6795/mt_mcu.c	/^static struct mt_mcu_driver {$/;"	s	file:
mt_mcu_drv	mach/mt6795/mt_mcu.c	/^static struct mt_mcu_driver mt_mcu_drv = {$/;"	v	typeref:struct:mt_mcu_driver	file:
mt_mcu_exit	mach/mt6795/mt_mcu.c	/^int mt_mcu_exit(void){$/;"	f
mt_mcu_exit	mach/mt6795/mt_mcu.c	/^module_exit(mt_mcu_exit);$/;"	v
mt_mcu_init	mach/mt6795/mt_mcu.c	/^int mt_mcu_init(void){$/;"	f
mt_mcu_init	mach/mt6795/mt_mcu.c	/^module_init(mt_mcu_init);$/;"	v
mt_mem_fhpll	mach/mt6795/include/mach/mt_freqhopping.h	/^		int mt_mem_fhpll;$/;"	m	struct:freqhopping_pll::__anon87::__anon88
mt_mm_fhpll	mach/mt6795/include/mach/mt_freqhopping.h	/^		int mt_mm_fhpll;$/;"	m	struct:freqhopping_pll::__anon87::__anon88
mt_mon_drv	mach/mt6795/mt_mon.c	/^static struct device_driver mt_mon_drv = $/;"	v	typeref:struct:device_driver	file:
mt_mon_log	mach/mt6795/include/mach/mt_mon.h	/^struct mt_mon_log$/;"	s
mt_mon_log_buff	mach/mt6795/mt_mon.c	/^struct mt_mon_log *mt_mon_log_buff; \/\/this buffer is allocated for MODE_MANUAL_USER & MODE_MANUAL_KERNEL only$/;"	v	typeref:struct:mt_mon_log
mt_mon_log_buff_index	mach/mt6795/mt_mon.c	/^unsigned int mt_mon_log_buff_index;$/;"	v
mt_mon_mod_init	mach/mt6795/mt_mon.c	/^arch_initcall (mt_mon_mod_init);$/;"	v
mt_mon_mod_init	mach/mt6795/mt_mon.c	/^static int __init mt_mon_mod_init(void)$/;"	f	file:
mt_msdc_fhpll	mach/mt6795/include/mach/mt_freqhopping.h	/^		int mt_msdc_fhpll;$/;"	m	struct:freqhopping_pll::__anon87::__anon88
mt_muxs_init	mach/mt6795/mt_clkmgr.c	/^static void mt_muxs_init(void)$/;"	f	file:
mt_muxs_init	mach/mt6795/mt_clkmgr_64.c	/^static void mt_muxs_init(void)$/;"	f	file:
mt_platform_restore_context	mach/mt6795/mt_cpuidle.c	/^void mt_platform_restore_context(int flags)$/;"	f
mt_platform_restore_context	mach/mt6795/mt_cpuidle64.c	/^void mt_platform_restore_context(int flags)$/;"	f
mt_platform_save_context	mach/mt6795/mt_cpuidle.c	/^void mt_platform_save_context(int flags)$/;"	f
mt_platform_save_context	mach/mt6795/mt_cpuidle64.c	/^void mt_platform_save_context(int flags)$/;"	f
mt_pll	mach/mt6795/include/mach/mt_freqhopping.h	/^		int mt_pll[FH_PLL_NUM];$/;"	m	union:freqhopping_pll::__anon87
mt_plls_init	mach/mt6795/mt_clkmgr.c	/^static void mt_plls_init(void)$/;"	f	file:
mt_plls_init	mach/mt6795/mt_clkmgr_64.c	/^static void mt_plls_init(void)$/;"	f	file:
mt_pm_late_init	mach/mt6795/mt_pm_init.c	/^late_initcall(mt_pm_late_init);$/;"	v
mt_pm_late_init	mach/mt6795/mt_pm_init.c	/^static int __init mt_pm_late_init(void)$/;"	f	file:
mt_pm_late_init	mach/mt6795/mt_pm_init_64.c	/^late_initcall(mt_pm_late_init);$/;"	v
mt_pm_late_init	mach/mt6795/mt_pm_init_64.c	/^static int __init mt_pm_late_init(void)$/;"	f	file:
mt_power_management_init	mach/mt6795/mt_pm_init.c	/^arch_initcall(mt_power_management_init);$/;"	v
mt_power_management_init	mach/mt6795/mt_pm_init.c	/^static int __init mt_power_management_init(void)$/;"	f	file:
mt_power_management_init	mach/mt6795/mt_pm_init_64.c	/^arch_initcall(mt_power_management_init);$/;"	v
mt_power_management_init	mach/mt6795/mt_pm_init_64.c	/^static int __init mt_power_management_init(void)$/;"	f	file:
mt_power_off	mach/mt6795/hiau_ml/core/board.c	/^void mt_power_off(void)$/;"	f
mt_power_off	mach/mt6795/irmn6795_hiau_64/core/board.c	/^void mt_power_off(void)$/;"	f
mt_power_pef_transfer	mach/mt6795/fliper/fliper.c	/^static void mt_power_pef_transfer()$/;"	f	file:
mt_power_pef_transfer_work	mach/mt6795/fliper/fliper.c	/^static void mt_power_pef_transfer_work()$/;"	f	file:
mt_psci_cpu_boot	mach/mt6795/mt_psci.c	/^static int mt_psci_cpu_boot(unsigned int cpu)$/;"	f	file:
mt_psci_cpu_die	mach/mt6795/mt_psci.c	/^static void mt_psci_cpu_die(unsigned int cpu)$/;"	f	file:
mt_psci_cpu_disable	mach/mt6795/mt_psci.c	/^static int mt_psci_cpu_disable(unsigned int cpu)$/;"	f	file:
mt_psci_cpu_init	mach/mt6795/mt_psci.c	/^static int __init mt_psci_cpu_init(struct device_node *dn, unsigned int cpu)$/;"	f	file:
mt_psci_cpu_kill	mach/mt6795/mt_psci.c	/^static int mt_psci_cpu_kill(unsigned int cpu)$/;"	f	file:
mt_psci_cpu_prepare	mach/mt6795/mt_psci.c	/^static int __init mt_psci_cpu_prepare(unsigned int cpu)$/;"	f	file:
mt_psci_cpu_suspend	mach/mt6795/mt_psci.c	/^static int mt_psci_cpu_suspend(unsigned long flags)$/;"	f	file:
mt_ptp2_of_match	mach/mt6795/mt_ptp2_64.c	/^static const struct of_device_id mt_ptp2_of_match[] = {$/;"	v	typeref:struct:of_device_id	file:
mt_ptp_get_level	mach/mt6795/mt_ptp.c	/^unsigned int mt_ptp_get_level(void)$/;"	f
mt_ptp_idle_can_enter	mach/mt6795/mt_ptp.c	/^EXPORT_SYMBOL(mt_ptp_idle_can_enter);$/;"	v
mt_ptp_idle_can_enter	mach/mt6795/mt_ptp.c	/^int mt_ptp_idle_can_enter(void)$/;"	f
mt_ptp_lock	mach/mt6795/mt_ptp.c	/^EXPORT_SYMBOL(mt_ptp_lock);$/;"	v
mt_ptp_lock	mach/mt6795/mt_ptp.c	/^void mt_ptp_lock(unsigned long *flags)$/;"	f
mt_ptp_lock	mach/mt6795/mt_ptp_64.c	/^EXPORT_SYMBOL(mt_ptp_lock);$/;"	v
mt_ptp_lock	mach/mt6795/mt_ptp_64.c	/^void mt_ptp_lock(unsigned long *flags)$/;"	f
mt_ptp_opp_freq	mach/mt6795/mt_ptp.c	/^EXPORT_SYMBOL(mt_ptp_opp_freq);$/;"	v
mt_ptp_opp_freq	mach/mt6795/mt_ptp.c	/^void mt_ptp_opp_freq(ptp_det_id id, unsigned int *freq)$/;"	f
mt_ptp_opp_freq	mach/mt6795/mt_ptp_64.c	/^EXPORT_SYMBOL(mt_ptp_opp_freq);$/;"	v
mt_ptp_opp_freq	mach/mt6795/mt_ptp_64.c	/^void mt_ptp_opp_freq(ptp_det_id id, unsigned int *freq)$/;"	f
mt_ptp_opp_num	mach/mt6795/mt_ptp.c	/^EXPORT_SYMBOL(mt_ptp_opp_num);$/;"	v
mt_ptp_opp_num	mach/mt6795/mt_ptp.c	/^int mt_ptp_opp_num(ptp_det_id id)$/;"	f
mt_ptp_opp_num	mach/mt6795/mt_ptp_64.c	/^EXPORT_SYMBOL(mt_ptp_opp_num);$/;"	v
mt_ptp_opp_num	mach/mt6795/mt_ptp_64.c	/^int mt_ptp_opp_num(ptp_det_id id)$/;"	f
mt_ptp_opp_status	mach/mt6795/mt_ptp.c	/^EXPORT_SYMBOL(mt_ptp_opp_status);$/;"	v
mt_ptp_opp_status	mach/mt6795/mt_ptp.c	/^void mt_ptp_opp_status(ptp_det_id id, unsigned int *temp, unsigned int *volt)$/;"	f
mt_ptp_opp_status	mach/mt6795/mt_ptp_64.c	/^EXPORT_SYMBOL(mt_ptp_opp_status);$/;"	v
mt_ptp_opp_status	mach/mt6795/mt_ptp_64.c	/^void mt_ptp_opp_status(ptp_det_id id, unsigned int *temp, unsigned int *volt)$/;"	f
mt_ptp_probe	mach/mt6795/mt_ptp_64.c	/^int mt_ptp_probe(void)$/;"	f
mt_ptp_reg_dump	mach/mt6795/mt_ptp.c	/^static void mt_ptp_reg_dump(void)$/;"	f	file:
mt_ptp_reg_dump	mach/mt6795/mt_ptp_64.c	/^static void mt_ptp_reg_dump(void)$/;"	f	file:
mt_ptp_reg_dump_locked	mach/mt6795/mt_ptp.c	/^static void mt_ptp_reg_dump_locked(void)$/;"	f	file:
mt_ptp_status	mach/mt6795/mt_ptp.c	/^int mt_ptp_status(ptp_det_id id)$/;"	f
mt_ptp_status	mach/mt6795/mt_ptp_64.c	/^int mt_ptp_status(ptp_det_id id)$/;"	f
mt_ptp_unlock	mach/mt6795/mt_ptp.c	/^EXPORT_SYMBOL(mt_ptp_unlock);$/;"	v
mt_ptp_unlock	mach/mt6795/mt_ptp.c	/^void mt_ptp_unlock(unsigned long *flags)$/;"	f
mt_ptp_unlock	mach/mt6795/mt_ptp_64.c	/^EXPORT_SYMBOL(mt_ptp_unlock);$/;"	v
mt_ptp_unlock	mach/mt6795/mt_ptp_64.c	/^void mt_ptp_unlock(unsigned long *flags)$/;"	f
mt_ptpod_of_match	mach/mt6795/mt_ptp_64.c	/^static const struct of_device_id mt_ptpod_of_match[] = {$/;"	v	typeref:struct:of_device_id	file:
mt_read_sched_clock	mach/mt6795/mt_gpt.c	/^static u64 notrace mt_read_sched_clock(void)$/;"	f	file:
mt_read_sched_clock	mach/mt6795/mt_gpt_ca53.c	/^static u64 notrace mt_read_sched_clock(void)$/;"	f	file:
mt_reg_dump	dbg_dump/dbg_dump.c	/^int mt_reg_dump(char *buf)$/;"	f
mt_reg_dump	mach/mt6795/include/mach/mt_reg_dump.h	/^struct mt_reg_dump {$/;"	s
mt_reg_dump_init	mach/mt6795/mt_reg_dump.c	/^arch_initcall(mt_reg_dump_init);$/;"	v
mt_reg_dump_init	mach/mt6795/mt_reg_dump.c	/^static int __init mt_reg_dump_init(void)$/;"	f	file:
mt_reg_sync_writeb	mach/mt6795/include/mach/sync_write.h	15;"	d
mt_reg_sync_writeb	mach/mt6795/include/mach/sync_write.h	53;"	d
mt_reg_sync_writel	mach/mt6795/include/mach/sync_write.h	13;"	d
mt_reg_sync_writel	mach/mt6795/include/mach/sync_write.h	51;"	d
mt_reg_sync_writeq	mach/mt6795/include/mach/sync_write.h	36;"	d
mt_reg_sync_writew	mach/mt6795/include/mach/sync_write.h	14;"	d
mt_reg_sync_writew	mach/mt6795/include/mach/sync_write.h	52;"	d
mt_reserve	mach/mt6795/mt_devs.c	/^void mt_reserve(void)$/;"	f
mt_resource_i2c0	mach/mt6795/mt_devs.c	/^static struct resource mt_resource_i2c0[] = {$/;"	v	typeref:struct:resource	file:
mt_resource_i2c1	mach/mt6795/mt_devs.c	/^static struct resource mt_resource_i2c1[] = {$/;"	v	typeref:struct:resource	file:
mt_resource_i2c2	mach/mt6795/mt_devs.c	/^static struct resource mt_resource_i2c2[] = {$/;"	v	typeref:struct:resource	file:
mt_resource_i2c3	mach/mt6795/mt_devs.c	/^static struct resource mt_resource_i2c3[] = {$/;"	v	typeref:struct:resource	file:
mt_resource_i2c4	mach/mt6795/mt_devs.c	/^static struct resource mt_resource_i2c4[] = {$/;"	v	typeref:struct:resource	file:
mt_resource_isp	mach/mt6795/mt_devs.c	/^static struct resource mt_resource_isp[] = {$/;"	v	typeref:struct:resource	file:
mt_resource_msdc0	mach/mt6795/mt_devs.c	/^static struct resource mt_resource_msdc0[] = {$/;"	v	typeref:struct:resource	file:
mt_resource_msdc1	mach/mt6795/mt_devs.c	/^static struct resource mt_resource_msdc1[] = {$/;"	v	typeref:struct:resource	file:
mt_resource_msdc2	mach/mt6795/mt_devs.c	/^static struct resource mt_resource_msdc2[] = {$/;"	v	typeref:struct:resource	file:
mt_resource_msdc3	mach/mt6795/mt_devs.c	/^static struct resource mt_resource_msdc3[] = {$/;"	v	typeref:struct:resource	file:
mt_restore_banked_registers	mach/mt6795/cpu_dormant.S	/^mt_restore_banked_registers:$/;"	l
mt_restore_banked_registers	mach/mt6795/mt_cpuidle64.c	/^void mt_restore_banked_registers(unsigned int *container) {}$/;"	f
mt_restore_control_registers	mach/mt6795/cpu_dormant.S	/^mt_restore_control_registers:$/;"	l
mt_restore_dbg_regs	mach/mt6795/include/mach/mt_dbg_v71.h	/^inline void mt_restore_dbg_regs(unsigned int *p, unsigned long dbg_base)$/;"	f
mt_restore_dbg_regs	mach/mt6795/mt_cpuidle64.c	/^__weak void mt_restore_dbg_regs(unsigned int *p, unsigned int cpuid)$/;"	f
mt_restore_generic_timer	mach/mt6795/mt_cpuidle.c	/^void mt_restore_generic_timer(int *container, int sw)$/;"	f
mt_restore_generic_timer	mach/mt6795/mt_cpuidle64.c	/^void mt_restore_generic_timer(unsigned int *container, int sw)$/;"	f
mt_rfkill_device	mach/mt6795/mt_devs.c	/^struct platform_device mt_rfkill_device = {$/;"	v	typeref:struct:platform_device
mt_save_banked_registers	mach/mt6795/cpu_dormant.S	/^mt_save_banked_registers:$/;"	l
mt_save_banked_registers	mach/mt6795/mt_cpuidle64.c	/^unsigned int *mt_save_banked_registers(unsigned int *container) {return container; }$/;"	f
mt_save_dbg_regs	mach/mt6795/include/mach/mt_dbg_v71.h	/^inline unsigned int *mt_save_dbg_regs(unsigned int *p, unsigned long dbg_base)$/;"	f
mt_save_dbg_regs	mach/mt6795/mt_cpuidle64.c	/^__weak unsigned int *mt_save_dbg_regs(unsigned int *p, unsigned int cpuid)$/;"	f
mt_save_generic_timer	mach/mt6795/mt_cpuidle.c	/^unsigned *mt_save_generic_timer(unsigned int *container, int sw)$/;"	f
mt_save_generic_timer	mach/mt6795/mt_cpuidle64.c	/^unsigned *mt_save_generic_timer(unsigned int *container, int sw)$/;"	f
mt_secure_call	mach/mt6795/include/mach/mt_secure_api.h	/^static noinline int mt_secure_call(u32 function_id, u32 arg0, u32 arg1, u32 arg2)$/;"	f
mt_secure_call	mach/mt6795/include/mach/mt_secure_api.h	/^static noinline int mt_secure_call(u64 function_id, u64 arg0, u64 arg1, u64 arg2)$/;"	f
mt_set_cur_volt_lte	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_set_cur_volt_lte);$/;"	v
mt_set_cur_volt_lte	mach/mt6795/mt_cpufreq_64.c	/^unsigned int mt_set_cur_volt_lte(unsigned int pmic_val)$/;"	f
mt_set_cur_volt_vcore_pdn	mach/mt6795/mt_cpufreq_64.c	/^EXPORT_SYMBOL(mt_set_cur_volt_vcore_pdn);$/;"	v
mt_set_cur_volt_vcore_pdn	mach/mt6795/mt_cpufreq_64.c	/^unsigned int mt_set_cur_volt_vcore_pdn(unsigned int pmic_val)$/;"	f
mt_setup_gpufreqs_power_table	mach/mt6795/mt_gpufreq.c	/^static void mt_setup_gpufreqs_power_table(int num)$/;"	f	file:
mt_setup_gpufreqs_table	mach/mt6795/mt_gpufreq.c	/^static int mt_setup_gpufreqs_table(struct mt_gpufreq_table_info *freqs, int num)$/;"	f	file:
mt_smp_boot	mach/mt6795/mt-smp.c	/^__naked void mt_smp_boot(void)$/;"	f
mt_smp_boot_secondary	mach/mt6795/mt-smp.c	/^int __cpuinit mt_smp_boot_secondary(unsigned int cpu, struct task_struct *idle)$/;"	f
mt_smp_init_cpus	mach/mt6795/mt-smp.c	/^void __init mt_smp_init_cpus(void)$/;"	f
mt_smp_ops	mach/mt6795/mt-smp.c	/^struct smp_operations __initdata mt_smp_ops = {$/;"	v	typeref:struct:__initdata
mt_smp_prepare_cpus	mach/mt6795/mt-smp.c	/^void __init mt_smp_prepare_cpus(unsigned int max_cpus)$/;"	f
mt_smp_secondary_init	mach/mt6795/mt-smp.c	/^void __cpuinit mt_smp_secondary_init(unsigned int cpu)$/;"	f
mt_smp_set_boot_addr	mach/mt6795/include/mach/smp.h	/^static inline void mt_smp_set_boot_addr(u32 addr, int cpu)$/;"	f
mt_smp_set_boot_addr	mach/mt6795/mt-smp.c	/^void mt_smp_set_boot_addr(u32 addr, int cpu)$/;"	f
mt_spi_device	mach/mt6795/mt_devs.c	/^static struct platform_device mt_spi_device = {$/;"	v	typeref:struct:platform_device	file:
mt_spi_resources	mach/mt6795/mt_devs.c	/^static struct resource mt_spi_resources[] =$/;"	v	typeref:struct:resource	file:
mt_spower_get_leakage	mach/mt6795/mt_static_power.c	/^EXPORT_SYMBOL(mt_spower_get_leakage);$/;"	v
mt_spower_get_leakage	mach/mt6795/mt_static_power.c	/^int mt_spower_get_leakage(int dev, int vol, int deg)$/;"	f
mt_spower_init	mach/mt6795/mt_static_power.c	/^int mt_spower_init(void)$/;"	f
mt_spower_make_table	mach/mt6795/mt_static_power.c	/^int mt_spower_make_table(sptbl_t *spt, spower_raw_t *spower_raw, int wat, int voltage, int degree)$/;"	f
mt_spower_ut	mach/mt6795/mt_static_power.c	/^void mt_spower_ut(void)$/;"	f
mt_ssc_fhpll_userdefined	mach/mt6795/mt_freqhopping.c	/^static struct freqhopping_ssc mt_ssc_fhpll_userdefined[FH_PLL_NUM]= {$/;"	v	typeref:struct:freqhopping_ssc	file:
mt_subsys_init	mach/mt6795/mt_clkmgr.c	/^static void mt_subsys_init(void)$/;"	f	file:
mt_subsys_init	mach/mt6795/mt_clkmgr_64.c	/^static void mt_subsys_init(void)$/;"	f	file:
mt_timer_init	mach/mt6795/timer.c	/^void __init mt_timer_init(void)$/;"	f
mt_tl_chip_conf	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^struct mt_tl_chip_conf {$/;"	s
mt_uibc_dev	mach/mt6795/mt_devs.c	/^static struct platform_device mt_uibc_dev = {$/;"	v	typeref:struct:platform_device	file:
mt_update_gpufreqs_power_table	mach/mt6795/mt_gpufreq.c	/^static void mt_update_gpufreqs_power_table(void)$/;"	f	file:
mt_usb11_dev	mach/mt6795/mt_devs.c	/^static struct platform_device mt_usb11_dev = {$/;"	v	typeref:struct:platform_device	file:
mt_vcore_dvfs_disable_by_sdio	mach/mt6795/mt_cpufreq.c	/^void mt_vcore_dvfs_disable_by_sdio(unsigned int type, bool disabled)$/;"	f
mt_vcore_dvfs_disable_by_sdio	mach/mt6795/mt_cpufreq_64.c	/^void mt_vcore_dvfs_disable_by_sdio(unsigned int type, bool disabled)$/;"	f
mt_vcore_dvfs_volt_get_by_sdio	mach/mt6795/mt_cpufreq.c	/^unsigned int mt_vcore_dvfs_volt_get_by_sdio(void) \/* unit: mv x 1000 *\/$/;"	f
mt_vcore_dvfs_volt_get_by_sdio	mach/mt6795/mt_cpufreq_64.c	/^unsigned int mt_vcore_dvfs_volt_get_by_sdio(void) $/;"	f
mt_vcore_dvfs_volt_set_by_sdio	mach/mt6795/mt_cpufreq.c	/^void mt_vcore_dvfs_volt_set_by_sdio(unsigned int volt) \/* unit: mv x 1000 *\/$/;"	f
mt_vcore_dvfs_volt_set_by_sdio	mach/mt6795/mt_cpufreq_64.c	/^void mt_vcore_dvfs_volt_set_by_sdio(unsigned int volt) $/;"	f
mt_venc_fhpll	mach/mt6795/include/mach/mt_freqhopping.h	/^		int mt_venc_fhpll;$/;"	m	struct:freqhopping_pll::__anon87::__anon88
mt_wifi_power_off	mach/mt6795/hiau_ml/core/board.c	/^EXPORT_SYMBOL(mt_wifi_power_off);$/;"	v
mt_wifi_power_off	mach/mt6795/hiau_ml/core/board.c	/^void mt_wifi_power_off(void)$/;"	f
mt_wifi_power_off	mach/mt6795/irmn6795_hiau_64/core/board.c	/^EXPORT_SYMBOL(mt_wifi_power_off);$/;"	v
mt_wifi_power_off	mach/mt6795/irmn6795_hiau_64/core/board.c	/^void mt_wifi_power_off(void)$/;"	f
mt_wifi_power_on	mach/mt6795/hiau_ml/core/board.c	/^EXPORT_SYMBOL(mt_wifi_power_on);$/;"	v
mt_wifi_power_on	mach/mt6795/hiau_ml/core/board.c	/^void mt_wifi_power_on(void)$/;"	f
mt_wifi_power_on	mach/mt6795/irmn6795_hiau_64/core/board.c	/^EXPORT_SYMBOL(mt_wifi_power_on);$/;"	v
mt_wifi_power_on	mach/mt6795/irmn6795_hiau_64/core/board.c	/^void mt_wifi_power_on(void)$/;"	f
mt_wifi_resume	mach/mt6795/hiau_ml/core/board.c	/^int mt_wifi_resume(pm_message_t state)$/;"	f
mt_wifi_resume	mach/mt6795/irmn6795_hiau_64/core/board.c	/^int mt_wifi_resume(pm_message_t state)$/;"	f
mt_wifi_suspend	mach/mt6795/hiau_ml/core/board.c	/^int mt_wifi_suspend(pm_message_t state)$/;"	f
mt_wifi_suspend	mach/mt6795/irmn6795_hiau_64/core/board.c	/^int mt_wifi_suspend(pm_message_t state)$/;"	f
mt_xgpt_timers	mach/mt6795/mt_gpt_ca53.c	/^struct mt_xgpt_timers {$/;"	s	file:
mtd	aee/ipanic/ipanic_mtd.c	/^	struct mtd_info *mtd;$/;"	m	struct:ipanic_mtd_data	typeref:struct:ipanic_mtd_data::mtd_info	file:
mtd	mach/mt6795/include/mach/mtk_nand.h	/^	struct mtd_info			mtd;$/;"	m	struct:mtk_nand_host	typeref:struct:mtk_nand_host::mtd_info
mtd2pl	masp/asf/core/sec_mtd_util.c	/^char* mtd2pl (char* part_name)$/;"	f
mtd_part_map	masp/asf/core/sec_dev.c	/^MtdPart                             mtd_part_map[MAX_MTD_PARTITIONS]; $/;"	v
mtk_arm_perf_pmu_ids	mach/mt6795/include/mach/pmu_v7.h	/^enum mtk_arm_perf_pmu_ids {$/;"	g
mtk_armv7_perf_types	mach/mt6795/include/mach/pmu_v7.h	/^enum mtk_armv7_perf_types {$/;"	g
mtk_ckgen_dev	mach/mt6795/mt_devs.c	/^static struct platform_device mtk_ckgen_dev = {$/;"	v	typeref:struct:platform_device	file:
mtk_cmdq_dev	mach/mt6795/mt_devs.c	/^static struct platform_device mtk_cmdq_dev = {$/;"	v	typeref:struct:platform_device	file:
mtk_cmdq_dmamask	mach/mt6795/mt_devs.c	/^static u64 mtk_cmdq_dmamask = ~(u32)0;$/;"	v	file:
mtk_conn_md_bridge_reg	conn_md/conn_md_exp.c	/^EXPORT_SYMBOL(mtk_conn_md_bridge_reg);$/;"	v
mtk_conn_md_bridge_reg	conn_md/conn_md_exp.c	/^int mtk_conn_md_bridge_reg(uint32 u_id, CONN_MD_BRIDGE_OPS *p_ops)$/;"	f
mtk_conn_md_bridge_send_msg	conn_md/conn_md_exp.c	/^EXPORT_SYMBOL(mtk_conn_md_bridge_send_msg);$/;"	v
mtk_conn_md_bridge_send_msg	conn_md/conn_md_exp.c	/^int mtk_conn_md_bridge_send_msg(ipc_ilm_t *ilm)$/;"	f
mtk_conn_md_bridge_unreg	conn_md/conn_md_exp.c	/^EXPORT_SYMBOL(mtk_conn_md_bridge_unreg);$/;"	v
mtk_conn_md_bridge_unreg	conn_md/conn_md_exp.c	/^int mtk_conn_md_bridge_unreg(uint32 u_id)$/;"	f
mtk_console_lock	uart/uart.c	/^spinlock_t		 mtk_console_lock;$/;"	v
mtk_device_btif	mach/mt6795/mt_devs.c	/^static struct platform_device mtk_device_btif = {$/;"	v	typeref:struct:platform_device	file:
mtk_device_ext_md_ctl	mach/mt6795/mt_devs.c	/^static struct platform_device mtk_device_ext_md_ctl = {$/;"	v	typeref:struct:platform_device	file:
mtk_device_uart	mach/mt6795/mt_devs.c	/^static struct platform_device mtk_device_uart[] = {$/;"	v	typeref:struct:platform_device	file:
mtk_dt_to_pdata	uart/uart_cir_pin.c	/^static struct cir_platform_data *mtk_dt_to_pdata(struct platform_device *pdev)$/;"	f	file:
mtk_get_max_DRAM_size	mach/mt6795/mt_devs.c	/^phys_addr_t mtk_get_max_DRAM_size(void)$/;"	f
mtk_irq_mask	mach/mt6795/include/mach/irqs.h	/^struct mtk_irq_mask {$/;"	s
mtk_late_console_init	uart/uart.c	/^late_initcall(mtk_late_console_init);$/;"	v
mtk_late_console_init	uart/uart.c	/^static int __init mtk_late_console_init(void)$/;"	f	file:
mtk_mjc_dev	mach/mt6795/mt_devs.c	/^static struct platform_device mtk_mjc_dev = {$/;"	v	typeref:struct:platform_device	file:
mtk_mjc_dmamask	mach/mt6795/mt_devs.c	/^static u64 mtk_mjc_dmamask = ~(u32)0;$/;"	v	file:
mtk_mon	mach/mt6795/mon_interface.c	/^static struct mtk_monitor *mtk_mon;$/;"	v	typeref:struct:mtk_monitor	file:
mtk_mon	mach/mt6795/mt_mon.c	/^struct mtk_monitor mtk_mon = {$/;"	v	typeref:struct:mtk_monitor
mtk_mon	mach/mt6795/mt_mon.c	/^struct mtk_monitor mtk_mon;$/;"	v	typeref:struct:mtk_monitor
mtk_monitor	mach/mt6795/include/mach/mt_mon.h	/^struct mtk_monitor {$/;"	s
mtk_multibridge_dev	mach/mt6795/mt_devs.c	/^static struct platform_device mtk_multibridge_dev = {$/;"	v	typeref:struct:platform_device	file:
mtk_nand_dev	mach/mt6795/mt_devs.c	/^static struct platform_device mtk_nand_dev = {$/;"	v	typeref:struct:platform_device	file:
mtk_nand_host	mach/mt6795/include/mach/mtk_nand.h	/^struct mtk_nand_host $/;"	s
mtk_nand_host_hw	mach/mt6795/include/mach/board.h	/^struct mtk_nand_host_hw {$/;"	s
mtk_nfc_6605_dev	mach/mt6795/mt_devs.c	/^static struct platform_device mtk_nfc_6605_dev = {$/;"	v	typeref:struct:platform_device	file:
mtk_resource_nand	mach/mt6795/mt_devs.c	/^static struct resource mtk_resource_nand[] = {$/;"	v	typeref:struct:resource	file:
mtk_resource_uart0	mach/mt6795/mt_devs.c	/^static struct resource mtk_resource_uart0[] = {$/;"	v	typeref:struct:resource	file:
mtk_resource_uart1	mach/mt6795/mt_devs.c	/^static struct resource mtk_resource_uart1[] = {$/;"	v	typeref:struct:resource	file:
mtk_resource_uart2	mach/mt6795/mt_devs.c	/^static struct resource mtk_resource_uart2[] = {$/;"	v	typeref:struct:resource	file:
mtk_resource_uart3	mach/mt6795/mt_devs.c	/^static struct resource mtk_resource_uart3[] = {$/;"	v	typeref:struct:resource	file:
mtk_smi_dev	mach/mt6795/mt_devs.c	/^static struct platform_device mtk_smi_dev = {$/;"	v	typeref:struct:platform_device	file:
mtk_smi_dmamask	mach/mt6795/mt_devs.c	/^static u64 mtk_smi_dmamask = ~(u32)0;$/;"	v	file:
mtk_therm_mon_pdev	mach/mt6795/mt_devs.c	/^struct platform_device mtk_therm_mon_pdev = {$/;"	v	typeref:struct:platform_device
mtk_tpd_dev	mach/mt6795/mt_devs.c	/^static struct platform_device mtk_tpd_dev = {$/;"	v	typeref:struct:platform_device	file:
mtk_uart_attr_show	uart/uart.c	/^ssize_t mtk_uart_attr_show(struct kobject *kobj, struct attribute *attr, char *buffer) $/;"	f
mtk_uart_attr_store	uart/uart.c	/^ssize_t mtk_uart_attr_store(struct kobject *kobj, struct attribute *attr, const char *buffer, size_t size) $/;"	f
mtk_uart_attributes	uart/uart.c	/^struct attribute *mtk_uart_attributes[] = {$/;"	v	typeref:struct:attribute
mtk_uart_baud_setting	uart/mt6795/platform_uart.c	/^void mtk_uart_baud_setting(struct mtk_uart *uart, int baudrate)$/;"	f
mtk_uart_break_ctl	uart/mt6795/platform_uart.c	/^void mtk_uart_break_ctl(struct uart_port *port, int break_state)$/;"	f
mtk_uart_bt_lock	uart/uart.c	/^spinlock_t		 mtk_uart_bt_lock;$/;"	v
mtk_uart_cal_baud	uart/mt6795/platform_uart.c	/^static void mtk_uart_cal_baud(struct mtk_uart *uart, int baudrate, int highspeed)$/;"	f	file:
mtk_uart_config	uart/mt6795/platform_uart.c	/^void mtk_uart_config(struct mtk_uart *uart, int datalen, int stop, int parity)$/;"	f
mtk_uart_config_port	uart/uart.c	/^static void mtk_uart_config_port(struct uart_port *port, int flags)$/;"	f	file:
mtk_uart_conse_show	uart/uart.c	/^ssize_t mtk_uart_conse_show(struct kobject *kobj, char *buffer) $/;"	f
mtk_uart_conse_store	uart/uart.c	/^ssize_t mtk_uart_conse_store(struct kobject *kobj, const char *buffer, size_t size) $/;"	f
mtk_uart_console	uart/uart.c	/^static struct console mtk_uart_console =$/;"	v	typeref:struct:console	file:
mtk_uart_console_init	uart/uart.c	/^console_initcall(mtk_uart_console_init);$/;"	v
mtk_uart_console_init	uart/uart.c	/^static int __init mtk_uart_console_init(void)$/;"	f	file:
mtk_uart_console_setting_switch	uart/mt6795/platform_uart.c	/^void mtk_uart_console_setting_switch(struct mtk_uart *uart)$/;"	f
mtk_uart_console_setup	uart/uart.c	/^static int __init mtk_uart_console_setup(struct console *co, char *options)$/;"	f	file:
mtk_uart_console_write	uart/uart.c	/^static void mtk_uart_console_write(struct console *co, const char *s,$/;"	f	file:
mtk_uart_data_ready	uart/mt6795/platform_uart.c	/^int mtk_uart_data_ready(struct mtk_uart *uart)$/;"	f
mtk_uart_debug_show	uart/uart.c	/^ssize_t mtk_uart_debug_show(struct kobject *kobj, char *buffer) $/;"	f
mtk_uart_debug_store	uart/uart.c	/^ssize_t mtk_uart_debug_store(struct kobject *kobj, const char *buffer, size_t size) $/;"	f
mtk_uart_default_settings	uart/mt6795/platform_uart.c	/^static struct mtk_uart_setting mtk_uart_default_settings[] = {$/;"	v	typeref:struct:mtk_uart_setting	file:
mtk_uart_dev_drv	uart/uart.c	/^static struct platform_driver mtk_uart_dev_drv =$/;"	v	typeref:struct:platform_driver	file:
mtk_uart_dev_drv	uart/uart_cir_pin.c	/^static struct platform_driver mtk_uart_dev_drv =$/;"	v	typeref:struct:platform_driver	file:
mtk_uart_disable_dpidle	uart/mt6795/platform_uart.c	/^void mtk_uart_disable_dpidle(struct mtk_uart *uart)$/;"	f
mtk_uart_disable_intrs	uart/mt6795/platform_uart.c	/^void mtk_uart_disable_intrs(struct mtk_uart *uart, long mask)$/;"	f
mtk_uart_dma_alloc	uart/uart.c	/^static int mtk_uart_dma_alloc(struct mtk_uart *uart, $/;"	f	file:
mtk_uart_dma_free	uart/uart.c	/^static void mtk_uart_dma_free(struct mtk_uart *uart, $/;"	f	file:
mtk_uart_dma_setup	uart/mt6795/platform_uart.c	/^void mtk_uart_dma_setup(struct mtk_uart *uart, struct mtk_uart_dma *dma)$/;"	f
mtk_uart_dma_start	uart/mt6795/platform_uart.c	/^int mtk_uart_dma_start(struct mtk_uart *uart, struct mtk_uart_dma *dma)$/;"	f
mtk_uart_dma_stop	uart/uart.c	/^void mtk_uart_dma_stop(struct mtk_uart *uart, $/;"	f
mtk_uart_dma_vfifo_callback	uart/uart.c	/^static void mtk_uart_dma_vfifo_callback(void *data)$/;"	f	file:
mtk_uart_dma_vfifo_rx_tasklet	uart/mt6795/platform_uart.c	/^void mtk_uart_dma_vfifo_rx_tasklet(unsigned long arg)$/;"	f
mtk_uart_dma_vfifo_rx_tasklet_str	uart/mt6795/platform_uart.c	/^static void mtk_uart_dma_vfifo_rx_tasklet_str(unsigned long arg)$/;"	f	file:
mtk_uart_dma_vfifo_tx_tasklet	uart/mt6795/platform_uart.c	/^void mtk_uart_dma_vfifo_tx_tasklet(unsigned long arg)$/;"	f
mtk_uart_dma_vfifo_tx_tasklet_byte	uart/mt6795/platform_uart.c	/^static void mtk_uart_dma_vfifo_tx_tasklet_byte(unsigned long arg)$/;"	f	file:
mtk_uart_drv	uart/uart.c	/^static struct uart_driver mtk_uart_drv =$/;"	v	typeref:struct:uart_driver	file:
mtk_uart_drv	uart/uart.c	/^static struct uart_driver mtk_uart_drv;$/;"	v	typeref:struct:uart_driver	file:
mtk_uart_enable_dpidle	uart/mt6795/platform_uart.c	/^void mtk_uart_enable_dpidle(struct mtk_uart *uart)$/;"	f
mtk_uart_enable_intrs	uart/mt6795/platform_uart.c	/^void mtk_uart_enable_intrs(struct mtk_uart *uart, long mask)$/;"	f
mtk_uart_enable_ms	uart/uart.c	/^static void mtk_uart_enable_ms(struct uart_port *port)$/;"	f	file:
mtk_uart_enable_sleep	uart/mt6795/platform_uart.c	/^void mtk_uart_enable_sleep(struct mtk_uart *uart)$/;"	f
mtk_uart_enable_sysrq	uart/uart.c	/^static inline bool mtk_uart_enable_sysrq(struct mtk_uart *uart) $/;"	f	file:
mtk_uart_evt_mask	uart/mt6795/platform_uart.c	/^static unsigned long mtk_uart_evt_mask[] = {$/;"	v	file:
mtk_uart_exit	uart/uart.c	/^module_exit(mtk_uart_exit);$/;"	v
mtk_uart_exit	uart/uart.c	/^static void __exit mtk_uart_exit(void)$/;"	f	file:
mtk_uart_fifo_flush	uart/mt6795/platform_uart.c	/^void mtk_uart_fifo_flush(struct mtk_uart *uart)$/;"	f
mtk_uart_fifo_init	uart/mt6795/platform_uart.c	/^void mtk_uart_fifo_init(struct mtk_uart *uart)$/;"	f
mtk_uart_fifo_set_trig	uart/mt6795/platform_uart.c	/^void mtk_uart_fifo_set_trig(struct mtk_uart *uart, int tx_level, int rx_level)$/;"	f
mtk_uart_filter_line_status	uart/mt6795/platform_uart.c	/^unsigned int mtk_uart_filter_line_status(struct mtk_uart *uart)$/;"	f
mtk_uart_flush_buffer	uart/uart.c	/^static void	mtk_uart_flush_buffer(struct uart_port *port)$/;"	f	file:
mtk_uart_freeze_enable	uart/uart.c	/^EXPORT_SYMBOL(mtk_uart_freeze_enable);$/;"	v
mtk_uart_freeze_enable	uart/uart.c	/^unsigned int mtk_uart_freeze_enable(char *port, int enable)$/;"	f
mtk_uart_get_interrupt	uart/mt6795/platform_uart.c	/^int mtk_uart_get_interrupt(struct mtk_uart *uart)$/;"	f
mtk_uart_get_mctrl	uart/mt6795/platform_uart.c	/^unsigned int mtk_uart_get_mctrl(struct uart_port *port)$/;"	f
mtk_uart_get_modem_status	uart/mt6795/platform_uart.c	/^void mtk_uart_get_modem_status(struct mtk_uart *uart)$/;"	f
mtk_uart_get_poll_char	uart/uart.c	/^static int mtk_uart_get_poll_char(struct uart_port *port)$/;"	f	file:
mtk_uart_init	uart/uart.c	/^module_init(mtk_uart_init);$/;"	v
mtk_uart_init	uart/uart.c	/^static int __init mtk_uart_init(void)$/;"	f	file:
mtk_uart_init_debug_spinlock	uart/mt6795/platform_uart.c	/^void mtk_uart_init_debug_spinlock(void)$/;"	f
mtk_uart_init_ops	uart/uart.c	/^static int __init mtk_uart_init_ops(void)$/;"	f	file:
mtk_uart_init_ports	uart/uart.c	/^static int mtk_uart_init_ports(void)$/;"	f	file:
mtk_uart_intr_last_check	uart/mt6795/platform_uart.c	/^void mtk_uart_intr_last_check(struct mtk_uart *uart, int intrs)$/;"	f
mtk_uart_ioctl	uart/uart.c	/^static int mtk_uart_ioctl(struct uart_port *port, unsigned int cmd, $/;"	f	file:
mtk_uart_irq	uart/uart.c	/^static irqreturn_t mtk_uart_irq(int irq, void *dev_id)$/;"	f	file:
mtk_uart_is_ate_factory_mode	uart/mt6795/platform_uart.c	/^void mtk_uart_is_ate_factory_mode(struct mtk_uart *uart)$/;"	f
mtk_uart_ktype	uart/uart.c	/^struct kobj_type mtk_uart_ktype = {$/;"	v	typeref:struct:kobj_type
mtk_uart_lsr_status	uart/mt6795/platform_uart.c	/^static unsigned long mtk_uart_lsr_status[] = {$/;"	v	file:
mtk_uart_lsr_status_show	uart/uart.c	/^ssize_t mtk_uart_lsr_status_show(struct kobject *kobj, char *buffer) $/;"	f
mtk_uart_lsr_status_store	uart/uart.c	/^ssize_t mtk_uart_lsr_status_store(struct kobject *kobj, const char *buffer, size_t size) $/;"	f
mtk_uart_ops	uart/uart.c	/^static struct uart_ops mtk_uart_ops =$/;"	v	typeref:struct:uart_ops	file:
mtk_uart_pdn_enable	uart/uart.c	/^unsigned int mtk_uart_pdn_enable(char *port, int enable)$/;"	f
mtk_uart_plat_info_query	uart/mt6795/platform_uart.c	/^int  mtk_uart_plat_info_query(const char str[])$/;"	f
mtk_uart_pm_freeze	uart/uart.c	/^static int mtk_uart_pm_freeze(struct device *device)$/;"	f	file:
mtk_uart_pm_freeze	uart/uart.c	2057;"	d	file:
mtk_uart_pm_ops	uart/uart.c	/^struct dev_pm_ops mtk_uart_pm_ops = {$/;"	v	typeref:struct:dev_pm_ops
mtk_uart_pm_restore	uart/uart.c	/^static int mtk_uart_pm_restore(struct device *device)$/;"	f	file:
mtk_uart_pm_restore	uart/uart.c	2058;"	d	file:
mtk_uart_pm_restore_noirq	uart/uart.c	/^static int mtk_uart_pm_restore_noirq(struct device *device)$/;"	f	file:
mtk_uart_pm_restore_noirq	uart/uart.c	2059;"	d	file:
mtk_uart_pm_resume	uart/uart.c	/^static int mtk_uart_pm_resume(struct device *device)$/;"	f	file:
mtk_uart_pm_resume	uart/uart.c	2056;"	d	file:
mtk_uart_pm_suspend	uart/uart.c	/^static int mtk_uart_pm_suspend(struct device *device)$/;"	f	file:
mtk_uart_pm_suspend	uart/uart.c	2055;"	d	file:
mtk_uart_port	uart/uart_cir_pin.c	/^struct mtk_uart_port {$/;"	s	file:
mtk_uart_power_down	uart/mt6795/platform_uart.c	/^void mtk_uart_power_down(struct mtk_uart *uart)$/;"	f
mtk_uart_power_mgnt	uart/uart.c	/^static void mtk_uart_power_mgnt(struct uart_port *port, unsigned int state,$/;"	f	file:
mtk_uart_power_up	uart/mt6795/platform_uart.c	/^void mtk_uart_power_up(struct mtk_uart *uart)$/;"	f
mtk_uart_probe	uart/uart.c	/^static int mtk_uart_probe(struct platform_device *pdev)$/;"	f	file:
mtk_uart_put_poll_char	uart/uart.c	/^static void mtk_uart_put_poll_char(struct uart_port *port, unsigned char c)$/;"	f	file:
mtk_uart_read_allow	uart/mt6795/platform_uart.c	/^unsigned int mtk_uart_read_allow(struct mtk_uart *uart)$/;"	f
mtk_uart_read_byte	uart/mt6795/platform_uart.c	/^unsigned int mtk_uart_read_byte(struct mtk_uart *uart)$/;"	f
mtk_uart_read_status	uart/mt6795/platform_uart.c	/^unsigned int mtk_uart_read_status(struct mtk_uart *uart)$/;"	f
mtk_uart_release_port	uart/uart.c	/^static void mtk_uart_release_port(struct uart_port *port)$/;"	f	file:
mtk_uart_remove	uart/uart.c	/^static int mtk_uart_remove(struct platform_device *pdev)$/;"	f	file:
mtk_uart_request_port	uart/uart.c	/^static int mtk_uart_request_port(struct uart_port *port)$/;"	f	file:
mtk_uart_reset_dma	uart/mt6795/platform_uart.c	/^void mtk_uart_reset_dma(struct mtk_uart_dma *dma)$/;"	f
mtk_uart_restore	uart/mt6795/platform_uart.c	/^void mtk_uart_restore(void)$/;"	f
mtk_uart_resume	uart/uart.c	/^static int mtk_uart_resume(struct platform_device *pdev)$/;"	f	file:
mtk_uart_rx_chars	uart/uart.c	/^static void mtk_uart_rx_chars(struct mtk_uart *uart)$/;"	f	file:
mtk_uart_rx_handler	uart/uart.c	/^static void mtk_uart_rx_handler(struct mtk_uart *uart, int intrs)$/;"	f	file:
mtk_uart_rx_pre_handler	uart/mt6795/platform_uart.c	/^void mtk_uart_rx_pre_handler(struct mtk_uart *uart, int intrs)$/;"	f
mtk_uart_save	uart/mt6795/platform_uart.c	/^void mtk_uart_save(struct mtk_uart *uart)$/;"	f
mtk_uart_send_xchar	uart/uart.c	/^static void mtk_uart_send_xchar(struct uart_port *port, char ch)$/;"	f	file:
mtk_uart_set_auto_baud	uart/mt6795/platform_uart.c	/^void mtk_uart_set_auto_baud(struct mtk_uart *uart)$/;"	f
mtk_uart_set_baud	uart/uart.c	/^static void mtk_uart_set_baud(struct mtk_uart *uart , int baudrate)$/;"	f	file:
mtk_uart_set_flow_ctrl	uart/mt6795/platform_uart.c	/^void mtk_uart_set_flow_ctrl(struct mtk_uart *uart, int mode)$/;"	f
mtk_uart_set_mctrl	uart/mt6795/platform_uart.c	/^void mtk_uart_set_mctrl(struct uart_port *port, unsigned int mctrl)$/;"	f
mtk_uart_set_mode	uart/mt6795/platform_uart.c	/^void mtk_uart_set_mode(struct mtk_uart *uart, int mode)$/;"	f
mtk_uart_set_termios	uart/uart.c	/^static void mtk_uart_set_termios(struct uart_port *port,$/;"	f	file:
mtk_uart_set_wake	uart/uart.c	/^static int mtk_uart_set_wake(struct uart_port *port, unsigned int state)$/;"	f	file:
mtk_uart_shutdown	uart/uart.c	/^static void mtk_uart_shutdown(struct uart_port *port)$/;"	f	file:
mtk_uart_start_tx	uart/uart.c	/^static void mtk_uart_start_tx(struct uart_port *port)$/;"	f	file:
mtk_uart_startup	uart/uart.c	/^static int mtk_uart_startup(struct uart_port *port)$/;"	f	file:
mtk_uart_stop_dma	uart/mt6795/platform_uart.c	/^void mtk_uart_stop_dma(struct mtk_uart_dma *dma)$/;"	f
mtk_uart_stop_rx	uart/mt6795/platform_uart.c	/^void mtk_uart_stop_rx(struct uart_port *port)$/;"	f
mtk_uart_stop_tx	uart/uart.c	/^static void mtk_uart_stop_tx(struct uart_port *port)$/;"	f	file:
mtk_uart_suspend	uart/uart.c	/^static int mtk_uart_suspend(struct platform_device *pdev, pm_message_t state)$/;"	f	file:
mtk_uart_switch_rx_to_gpio	uart/mt6795/platform_uart.c	/^void mtk_uart_switch_rx_to_gpio(struct mtk_uart *uart)$/;"	f
mtk_uart_switch_to_rx	uart/mt6795/platform_uart.c	/^void mtk_uart_switch_to_rx(struct mtk_uart *uart)$/;"	f
mtk_uart_switch_to_tx	uart/mt6795/platform_uart.c	/^void mtk_uart_switch_to_tx(struct mtk_uart *uart)$/;"	f
mtk_uart_switch_tx_to_gpio	uart/mt6795/platform_uart.c	/^void mtk_uart_switch_tx_to_gpio(struct mtk_uart *uart)$/;"	f
mtk_uart_syscore_ops	uart/uart.c	/^static struct syscore_ops mtk_uart_syscore_ops = {$/;"	v	typeref:struct:syscore_ops	file:
mtk_uart_syscore_resume	uart/uart.c	/^static void mtk_uart_syscore_resume(void)$/;"	f	file:
mtk_uart_syscore_suspend	uart/uart.c	/^static int mtk_uart_syscore_suspend(void)$/;"	f	file:
mtk_uart_sysfs	uart/uart.c	/^int mtk_uart_sysfs(void) $/;"	f
mtk_uart_sysfs_ops	uart/uart.c	/^struct sysfs_ops mtk_uart_sysfs_ops = {$/;"	v	typeref:struct:sysfs_ops
mtk_uart_sysobj	uart/uart.c	/^} mtk_uart_sysobj = {$/;"	v	typeref:struct:mtuart_sysobj
mtk_uart_sysrq_show	uart/uart.c	/^ssize_t mtk_uart_sysrq_show(struct kobject *kobj, char *buffer) $/;"	f
mtk_uart_sysrq_store	uart/uart.c	/^ssize_t mtk_uart_sysrq_store(struct kobject *kobj, const char *buffer, size_t size) $/;"	f
mtk_uart_tty_insert_flip_string	uart/mt6795/platform_uart.c	/^static int mtk_uart_tty_insert_flip_string(struct mtk_uart *uart, const unsigned char *chars,$/;"	f	file:
mtk_uart_tx_chars	uart/uart.c	/^static void mtk_uart_tx_chars(struct mtk_uart *uart)$/;"	f	file:
mtk_uart_tx_empty	uart/uart.c	/^static unsigned int mtk_uart_tx_empty(struct uart_port *port)$/;"	f	file:
mtk_uart_tx_handler	uart/uart.c	/^void mtk_uart_tx_handler(struct mtk_uart *uart)$/;"	f
mtk_uart_tx_vfifo_flush	uart/mt6795/platform_uart.c	/^void mtk_uart_tx_vfifo_flush(struct mtk_uart *uart, int timeout)$/;"	f
mtk_uart_tx_vfifo_timeout	uart/uart.c	/^static enum hrtimer_restart mtk_uart_tx_vfifo_timeout(struct hrtimer *hrt)$/;"	f	file:
mtk_uart_type	uart/uart.c	/^static const char *mtk_uart_type(struct uart_port *port)$/;"	f	file:
mtk_uart_update_sysclk	uart/uart.c	/^EXPORT_SYMBOL(mtk_uart_update_sysclk);$/;"	v
mtk_uart_update_sysclk	uart/uart.c	/^void mtk_uart_update_sysclk(void)$/;"	f
mtk_uart_verify_port	uart/uart.c	/^static int mtk_uart_verify_port(struct uart_port *port,$/;"	f	file:
mtk_uart_vff_en_show	uart/uart.c	/^ssize_t mtk_uart_vff_en_show(struct kobject *kobj, char *buffer) $/;"	f
mtk_uart_vff_en_store	uart/uart.c	/^ssize_t mtk_uart_vff_en_store(struct kobject *kobj, const char *buffer, size_t size) $/;"	f
mtk_uart_vffsz_show	uart/uart.c	/^ssize_t mtk_uart_vffsz_show(struct kobject *kobj, char *buffer) $/;"	f
mtk_uart_vffsz_store	uart/uart.c	/^ssize_t mtk_uart_vffsz_store(struct kobject *kobj, const char *buffer, size_t size) $/;"	f
mtk_uart_vfifo_alloc	uart/uart.c	/^static struct mtk_uart_vfifo *mtk_uart_vfifo_alloc(struct mtk_uart *uart, UART_VFF_TYPE type)$/;"	f	file:
mtk_uart_vfifo_clear_rx_intr	uart/mt6795/platform_uart.c	/^void mtk_uart_vfifo_clear_rx_intr(struct mtk_uart_vfifo *vfifo)$/;"	f
mtk_uart_vfifo_clear_tx_intr	uart/mt6795/platform_uart.c	/^void mtk_uart_vfifo_clear_tx_intr(struct mtk_uart_vfifo *vfifo)$/;"	f
mtk_uart_vfifo_create	uart/uart.c	/^static int mtk_uart_vfifo_create(struct mtk_uart *uart)$/;"	f	file:
mtk_uart_vfifo_del_dbgbuf	uart/uart.c	/^static int mtk_uart_vfifo_del_dbgbuf(struct mtk_uart_vfifo *vfifo)$/;"	f	file:
mtk_uart_vfifo_delete	uart/uart.c	/^static int mtk_uart_vfifo_delete(struct mtk_uart *uart)$/;"	f	file:
mtk_uart_vfifo_disable	uart/mt6795/platform_uart.c	/^int mtk_uart_vfifo_disable(struct mtk_uart *uart, struct mtk_uart_vfifo *vfifo)$/;"	f
mtk_uart_vfifo_disable_rx_intr	uart/mt6795/platform_uart.c	/^void mtk_uart_vfifo_disable_rx_intr(struct mtk_uart *uart)$/;"	f
mtk_uart_vfifo_disable_tx_intr	uart/mt6795/platform_uart.c	/^void mtk_uart_vfifo_disable_tx_intr(struct mtk_uart *uart)$/;"	f
mtk_uart_vfifo_enable	uart/mt6795/platform_uart.c	/^int mtk_uart_vfifo_enable(struct mtk_uart *uart, struct mtk_uart_vfifo *vfifo)$/;"	f
mtk_uart_vfifo_enable_rx_intr	uart/mt6795/platform_uart.c	/^void mtk_uart_vfifo_enable_rx_intr(struct mtk_uart *uart)$/;"	f
mtk_uart_vfifo_enable_tx_intr	uart/mt6795/platform_uart.c	/^void mtk_uart_vfifo_enable_tx_intr(struct mtk_uart *uart)$/;"	f
mtk_uart_vfifo_free	uart/uart.c	/^static void mtk_uart_vfifo_free(struct mtk_uart *uart,$/;"	f	file:
mtk_uart_vfifo_get_counts	uart/mt6795/platform_uart.c	/^int mtk_uart_vfifo_get_counts(struct mtk_uart_vfifo *vfifo)$/;"	f
mtk_uart_vfifo_get_trig	uart/uart.c	/^inline static unsigned short mtk_uart_vfifo_get_trig($/;"	f	file:
mtk_uart_vfifo_is_empty	uart/mt6795/platform_uart.c	/^int mtk_uart_vfifo_is_empty(struct mtk_uart_vfifo *vfifo)$/;"	f
mtk_uart_vfifo_is_full	uart/mt6795/platform_uart.c	/^int mtk_uart_vfifo_is_full(struct mtk_uart_vfifo *vfifo)$/;"	f
mtk_uart_vfifo_new_dbgbuf	uart/uart.c	/^static int mtk_uart_vfifo_new_dbgbuf(struct mtk_uart_vfifo *vfifo)$/;"	f	file:
mtk_uart_vfifo_port	uart/uart.c	/^static struct mtk_uart_vfifo mtk_uart_vfifo_port[] = {$/;"	v	typeref:struct:mtk_uart_vfifo	file:
mtk_uart_vfifo_prepare	uart/uart.c	/^int mtk_uart_vfifo_prepare(struct mtk_uart *uart)$/;"	f
mtk_uart_vfifo_read_allow	uart/uart.c	/^static unsigned int mtk_uart_vfifo_read_allow(struct mtk_uart *uart)$/;"	f	file:
mtk_uart_vfifo_read_byte	uart/mt6795/platform_uart.c	/^unsigned int mtk_uart_vfifo_read_byte(struct mtk_uart *uart)$/;"	f
mtk_uart_vfifo_write_allow	uart/uart.c	/^static unsigned int mtk_uart_vfifo_write_allow(struct mtk_uart *uart)$/;"	f	file:
mtk_uart_vfifo_write_byte	uart/mt6795/platform_uart.c	/^void mtk_uart_vfifo_write_byte(struct mtk_uart *uart, unsigned int byte)$/;"	f
mtk_uart_write_allow	uart/mt6795/platform_uart.c	/^unsigned int mtk_uart_write_allow(struct mtk_uart *uart)$/;"	f
mtk_uart_write_byte	uart/mt6795/platform_uart.c	/^void mtk_uart_write_byte(struct mtk_uart *uart, unsigned int byte)$/;"	f
mtk_uarts	uart/mt6795/platform_uart.c	/^static struct mtk_uart mtk_uarts[UART_NR];$/;"	v	typeref:struct:mtk_uart	file:
mtk_uarts	uart/uart.c	/^static struct mtk_uart mtk_uarts[UART_NR];$/;"	v	typeref:struct:mtk_uart	file:
mtk_vfifo_irq_handler	uart/uart.c	/^static irqreturn_t mtk_vfifo_irq_handler(int irq, void *dev_id)$/;"	f	file:
mtk_wcn_cmb_sdio_disable_eirq	mach/mt6795/hiau_ml/core/board.c	/^static void mtk_wcn_cmb_sdio_disable_eirq(void)$/;"	f	file:
mtk_wcn_cmb_sdio_disable_eirq	mach/mt6795/irmn6795_hiau_64/core/board.c	/^static void mtk_wcn_cmb_sdio_disable_eirq(void)$/;"	f	file:
mtk_wcn_cmb_sdio_eint_m_eint	mach/mt6795/hiau_ml/core/board.c	/^const static u32 mtk_wcn_cmb_sdio_eint_m_eint = GPIO_WIFI_EINT_PIN_M_EINT;$/;"	v	file:
mtk_wcn_cmb_sdio_eint_m_eint	mach/mt6795/irmn6795_hiau_64/core/board.c	/^const static u32 mtk_wcn_cmb_sdio_eint_m_eint = GPIO_WIFI_EINT_PIN_M_EINT;$/;"	v	file:
mtk_wcn_cmb_sdio_eint_m_gpio	mach/mt6795/hiau_ml/core/board.c	/^const static u32 mtk_wcn_cmb_sdio_eint_m_gpio = GPIO_WIFI_EINT_PIN_M_GPIO;$/;"	v	file:
mtk_wcn_cmb_sdio_eint_m_gpio	mach/mt6795/irmn6795_hiau_64/core/board.c	/^const static u32 mtk_wcn_cmb_sdio_eint_m_gpio = GPIO_WIFI_EINT_PIN_M_GPIO;$/;"	v	file:
mtk_wcn_cmb_sdio_eint_num	mach/mt6795/hiau_ml/core/board.c	/^const static u32 mtk_wcn_cmb_sdio_eint_num = CUST_EINT_WIFI_NUM;$/;"	v	file:
mtk_wcn_cmb_sdio_eint_num	mach/mt6795/irmn6795_hiau_64/core/board.c	/^const static u32 mtk_wcn_cmb_sdio_eint_num = CUST_EINT_WIFI_NUM;$/;"	v	file:
mtk_wcn_cmb_sdio_eint_pin	mach/mt6795/hiau_ml/core/board.c	/^const static u32 mtk_wcn_cmb_sdio_eint_pin = GPIO_WIFI_EINT_PIN;$/;"	v	file:
mtk_wcn_cmb_sdio_eint_pin	mach/mt6795/irmn6795_hiau_64/core/board.c	/^const static u32 mtk_wcn_cmb_sdio_eint_pin = GPIO_WIFI_EINT_PIN;$/;"	v	file:
mtk_wcn_cmb_sdio_eirq_data	mach/mt6795/hiau_ml/core/board.c	/^static void *mtk_wcn_cmb_sdio_eirq_data = NULL;$/;"	v	file:
mtk_wcn_cmb_sdio_eirq_data	mach/mt6795/irmn6795_hiau_64/core/board.c	/^static void *mtk_wcn_cmb_sdio_eirq_data = NULL;$/;"	v	file:
mtk_wcn_cmb_sdio_eirq_handler	mach/mt6795/hiau_ml/core/board.c	/^static sdio_irq_handler_t mtk_wcn_cmb_sdio_eirq_handler = NULL;$/;"	v	file:
mtk_wcn_cmb_sdio_eirq_handler	mach/mt6795/irmn6795_hiau_64/core/board.c	/^static sdio_irq_handler_t mtk_wcn_cmb_sdio_eirq_handler = NULL;$/;"	v	file:
mtk_wcn_cmb_sdio_eirq_handler_stub	mach/mt6795/hiau_ml/core/board.c	/^irqreturn_t mtk_wcn_cmb_sdio_eirq_handler_stub(int irq,void *data)$/;"	f
mtk_wcn_cmb_sdio_eirq_handler_stub	mach/mt6795/hiau_ml/core/board.c	/^static void mtk_wcn_cmb_sdio_eirq_handler_stub(void)$/;"	f	file:
mtk_wcn_cmb_sdio_eirq_handler_stub	mach/mt6795/irmn6795_hiau_64/core/board.c	/^irqreturn_t mtk_wcn_cmb_sdio_eirq_handler_stub(int irq,void *data)$/;"	f
mtk_wcn_cmb_sdio_eirq_handler_stub	mach/mt6795/irmn6795_hiau_64/core/board.c	/^static void mtk_wcn_cmb_sdio_eirq_handler_stub(void)$/;"	f	file:
mtk_wcn_cmb_sdio_enable_eirq	mach/mt6795/hiau_ml/core/board.c	/^static void mtk_wcn_cmb_sdio_enable_eirq(void)$/;"	f	file:
mtk_wcn_cmb_sdio_enable_eirq	mach/mt6795/irmn6795_hiau_64/core/board.c	/^static void mtk_wcn_cmb_sdio_enable_eirq(void)$/;"	f	file:
mtk_wcn_cmb_sdio_off	mach/mt6795/hiau_ml/core/board.c	/^static void mtk_wcn_cmb_sdio_off (int sdio_port_num) {$/;"	f	file:
mtk_wcn_cmb_sdio_off	mach/mt6795/irmn6795_hiau_64/core/board.c	/^static void mtk_wcn_cmb_sdio_off (int sdio_port_num) {$/;"	f	file:
mtk_wcn_cmb_sdio_on	mach/mt6795/hiau_ml/core/board.c	/^static void mtk_wcn_cmb_sdio_on (int sdio_port_num) {$/;"	f	file:
mtk_wcn_cmb_sdio_on	mach/mt6795/irmn6795_hiau_64/core/board.c	/^static void mtk_wcn_cmb_sdio_on (int sdio_port_num) {$/;"	f	file:
mtk_wcn_cmb_sdio_pm_cb	mach/mt6795/hiau_ml/core/board.c	/^static pm_callback_t mtk_wcn_cmb_sdio_pm_cb = NULL;$/;"	v	file:
mtk_wcn_cmb_sdio_pm_cb	mach/mt6795/irmn6795_hiau_64/core/board.c	/^static pm_callback_t mtk_wcn_cmb_sdio_pm_cb = NULL;$/;"	v	file:
mtk_wcn_cmb_sdio_pm_data	mach/mt6795/hiau_ml/core/board.c	/^static void *mtk_wcn_cmb_sdio_pm_data = NULL;$/;"	v	file:
mtk_wcn_cmb_sdio_pm_data	mach/mt6795/irmn6795_hiau_64/core/board.c	/^static void *mtk_wcn_cmb_sdio_pm_data = NULL;$/;"	v	file:
mtk_wcn_cmb_sdio_register_pm	mach/mt6795/hiau_ml/core/board.c	/^static void mtk_wcn_cmb_sdio_register_pm(pm_callback_t pm_cb, void *data)$/;"	f	file:
mtk_wcn_cmb_sdio_register_pm	mach/mt6795/irmn6795_hiau_64/core/board.c	/^static void mtk_wcn_cmb_sdio_register_pm(pm_callback_t pm_cb, void *data)$/;"	f	file:
mtk_wcn_cmb_sdio_request_eirq	mach/mt6795/hiau_ml/core/board.c	/^static void mtk_wcn_cmb_sdio_request_eirq(sdio_irq_handler_t irq_handler, void *data)$/;"	f	file:
mtk_wcn_cmb_sdio_request_eirq	mach/mt6795/irmn6795_hiau_64/core/board.c	/^static void mtk_wcn_cmb_sdio_request_eirq(sdio_irq_handler_t irq_handler, void *data)$/;"	f	file:
mtk_wcn_cmb_stub_audio_ctrl	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^static inline int mtk_wcn_cmb_stub_audio_ctrl(CMB_STUB_AIF_X state) {$/;"	f
mtk_wcn_sdio_irq_flag_set	mach/mt6795/hiau_ml/core/board.c	/^EXPORT_SYMBOL(mtk_wcn_sdio_irq_flag_set);$/;"	v
mtk_wcn_sdio_irq_flag_set	mach/mt6795/hiau_ml/core/board.c	/^int mtk_wcn_sdio_irq_flag_set (int flag)$/;"	f
mtk_wcn_sdio_irq_flag_set	mach/mt6795/irmn6795_hiau_64/core/board.c	/^EXPORT_SYMBOL(mtk_wcn_sdio_irq_flag_set);$/;"	v
mtk_wcn_sdio_irq_flag_set	mach/mt6795/irmn6795_hiau_64/core/board.c	/^int mtk_wcn_sdio_irq_flag_set (int flag)$/;"	f
mtkfb_dmamask	mach/mt6795/mt_devs.c	/^static u64 mtkfb_dmamask = ~(u32)0;$/;"	v	file:
mtkplatform_exist	ccci_util/Makefile	/^mtkplatform_exist=$(shell if [ -d ${MTK_PLATFORM_DIR} ]; then echo "y"; else echo "n"; fi;)$/;"	m
mtlte_check_excetion_int	eemcs/lte_expt.c	/^int mtlte_check_excetion_int(unsigned int swint_status)$/;"	f
mtlte_dev	eemcs/lte_dev_test.h	/^struct mtlte_dev {$/;"	s
mtlte_dev_test_add_atcmd_payload	eemcs/lte_dev_test.c	/^static int mtlte_dev_test_add_atcmd_payload(char* payload, unsigned int payload_len, athif_cmd_t *cmd_t)$/;"	f	file:
mtlte_dev_test_check_cmd_ack	eemcs/lte_dev_test.c	/^static int mtlte_dev_test_check_cmd_ack(athif_status_t *result_copy, bool busy_return)$/;"	f	file:
mtlte_dev_test_close	eemcs/lte_dev_test.c	/^static void mtlte_dev_test_close(struct tty_struct *tty, struct file *filp)$/;"	f	file:
mtlte_dev_test_config_atcmd	eemcs/lte_dev_test.c	/^static int mtlte_dev_test_config_atcmd(char* signature, athif_cmd_code_e cmd_code, char* payload, unsigned int payload_len, athif_cmd_t *cmd_t)$/;"	f	file:
mtlte_dev_test_cont_receive_result	eemcs/lte_dev_test.c	/^static void mtlte_dev_test_cont_receive_result(void)$/;"	f	file:
mtlte_dev_test_detach	eemcs/lte_dev_test.c	/^void mtlte_dev_test_detach(int index)$/;"	f
mtlte_dev_test_drvdeinit	eemcs/lte_dev_test.c	/^int mtlte_dev_test_drvdeinit(void)$/;"	f
mtlte_dev_test_drvinit	eemcs/lte_dev_test.c	/^int mtlte_dev_test_drvinit(void)$/;"	f
mtlte_dev_test_ioctl	eemcs/lte_dev_test.c	/^static int mtlte_dev_test_ioctl(struct tty_struct *tty, unsigned int cmd, unsigned long arg)$/;"	f	file:
mtlte_dev_test_open	eemcs/lte_dev_test.c	/^ static int mtlte_dev_test_open(struct tty_struct *tty, struct file *filp)$/;"	f	file:
mtlte_dev_test_probe	eemcs/lte_dev_test.c	/^int mtlte_dev_test_probe(int index, struct device *dev)$/;"	f
mtlte_dev_test_read_callback	eemcs/lte_dev_test.c	/^static int mtlte_dev_test_read_callback(unsigned int que_no)$/;"	f	file:
mtlte_dev_test_read_callback_empty	eemcs/lte_dev_test.c	/^static int mtlte_dev_test_read_callback_empty(unsigned int private_data)$/;"	f	file:
mtlte_dev_test_read_tasklet	eemcs/lte_dev_test.c	/^static void mtlte_dev_test_read_tasklet(unsigned long data)$/;"	f	file:
mtlte_dev_test_sent_atcmd	eemcs/lte_dev_test.c	/^static int mtlte_dev_test_sent_atcmd(athif_cmd_t *cmd_t)$/;"	f	file:
mtlte_dev_test_start_receive_result	eemcs/lte_dev_test.c	/^static void mtlte_dev_test_start_receive_result(void)$/;"	f	file:
mtlte_dev_test_swint_callback	eemcs/lte_dev_test.c	/^static int mtlte_dev_test_swint_callback(unsigned int swint_status)$/;"	f	file:
mtlte_dev_test_write	eemcs/lte_dev_test.c	/^static int mtlte_dev_test_write(struct tty_struct *tty, const unsigned char *buf, int len)$/;"	f	file:
mtlte_dev_test_write_room	eemcs/lte_dev_test.c	/^static int mtlte_dev_test_write_room(struct tty_struct *tty)$/;"	f	file:
mtlte_df_DL_check_fl_ctrl_enable	eemcs/lte_df_main.c	/^bool mtlte_df_DL_check_fl_ctrl_enable(MTLTE_DF_RX_QUEUE_TYPE qno)$/;"	f
mtlte_df_DL_check_fl_ctrl_full	eemcs/lte_df_main.c	/^bool mtlte_df_DL_check_fl_ctrl_full(MTLTE_DF_RX_QUEUE_TYPE qno)$/;"	f
mtlte_df_DL_dispatch_rx_work	eemcs/lte_df_main.c	/^void inline mtlte_df_DL_dispatch_rx_work(void)$/;"	f
mtlte_df_DL_dispatch_rxque_work	eemcs/lte_df_main.c	/^void inline mtlte_df_DL_dispatch_rxque_work(struct work_struct *work)$/;"	f
mtlte_df_DL_dispatch_work	eemcs/lte_df_main.c	/^static void mtlte_df_DL_dispatch_work(struct work_struct *work)$/;"	f	file:
mtlte_df_DL_enswq_buf	eemcs/lte_df_main.c	/^int mtlte_df_DL_enswq_buf(MTLTE_DF_RX_QUEUE_TYPE qno ,  void *buf, unsigned int len)$/;"	f
mtlte_df_DL_fl_ctrl_print_status	eemcs/lte_df_main.c	/^void mtlte_df_DL_fl_ctrl_print_status(MTLTE_DF_RX_QUEUE_TYPE qno)$/;"	f
mtlte_df_DL_pkt_handle_complete	eemcs/lte_df_main.c	/^int mtlte_df_DL_pkt_handle_complete(MTLTE_DF_RX_QUEUE_TYPE qno)$/;"	f
mtlte_df_DL_pkt_in_buff_pool	eemcs/lte_df_main.c	/^int mtlte_df_DL_pkt_in_buff_pool()$/;"	f
mtlte_df_DL_pkt_in_buff_pool	eemcs/lte_df_main.c	/^int mtlte_df_DL_pkt_in_buff_pool(MTLTE_DF_TX_QUEUE_TYPE qno)$/;"	f
mtlte_df_DL_pkt_in_swq	eemcs/lte_df_main.c	/^int mtlte_df_DL_pkt_in_swq(MTLTE_DF_RX_QUEUE_TYPE qno)$/;"	f
mtlte_df_DL_prepare_skb_for_swq	eemcs/lte_df_main.c	/^void inline mtlte_df_DL_prepare_skb_for_swq(MTLTE_DF_TX_QUEUE_TYPE qno)$/;"	f
mtlte_df_DL_prepare_skb_for_swq	eemcs/lte_df_main.c	/^void inline mtlte_df_DL_prepare_skb_for_swq(void)$/;"	f
mtlte_df_DL_prepare_skb_for_swq_short	eemcs/lte_df_main.c	/^void  mtlte_df_DL_prepare_skb_for_swq_short(unsigned int target_num)$/;"	f
mtlte_df_DL_prepare_skb_for_swq_short	eemcs/lte_df_main.c	/^void  mtlte_df_DL_prepare_skb_for_swq_short(unsigned int target_num, MTLTE_DF_TX_QUEUE_TYPE qno)$/;"	f
mtlte_df_DL_read_fl_ctrl_record	eemcs/lte_df_main.c	/^int mtlte_df_DL_read_fl_ctrl_record(MTLTE_DF_RX_QUEUE_TYPE qno)$/;"	f
mtlte_df_DL_read_skb_from_swq	eemcs/lte_df_main.c	/^struct sk_buff * mtlte_df_DL_read_skb_from_swq(MTLTE_DF_RX_QUEUE_TYPE qno)$/;"	f
mtlte_df_DL_release_buff	eemcs/lte_df_main.c	/^void mtlte_df_DL_release_buff (MTLTE_DF_RX_QUEUE_TYPE qno, unsigned int buff_amount, struct sk_buff *skb)$/;"	f
mtlte_df_DL_reload_work	eemcs/lte_df_main.c	/^static void mtlte_df_DL_reload_work(struct work_struct *work)$/;"	f	file:
mtlte_df_DL_rx_callback	eemcs/lte_df_main.c	/^void mtlte_df_DL_rx_callback(MTLTE_DF_RX_QUEUE_TYPE qno)$/;"	f
mtlte_df_DL_set_skb_alloc_size_depth	eemcs/lte_df_main.c	/^void mtlte_df_DL_set_skb_alloc_size_depth(MTLTE_DF_TX_QUEUE_TYPE qno, unsigned int alloc_size, unsigned int pool_depth)$/;"	f
mtlte_df_DL_try_dispatch_rx	eemcs/lte_df_main.c	/^void mtlte_df_DL_try_dispatch_rx(void)$/;"	f
mtlte_df_DL_try_dispatch_rxque	eemcs/lte_df_main.c	/^void mtlte_df_DL_try_dispatch_rxque(MTLTE_DF_RX_QUEUE_TYPE qno)$/;"	f
mtlte_df_DL_try_reload_swq	eemcs/lte_df_main.c	/^void mtlte_df_DL_try_reload_swq()$/;"	f
mtlte_df_Init_DL_flow_ctrl	eemcs/lte_df_main.c	/^void mtlte_df_Init_DL_flow_ctrl(MTLTE_DF_RX_QUEUE_TYPE qno, bool free_skb, unsigned int limit, unsigned int threshold)$/;"	f
mtlte_df_UL_SWQ_threshold_set	eemcs/lte_df_main.c	/^void mtlte_df_UL_SWQ_threshold_set(MTLTE_DF_TX_QUEUE_TYPE qno, unsigned int threshold)$/;"	f
mtlte_df_UL_callback	eemcs/lte_df_main.c	/^void mtlte_df_UL_callback(MTLTE_DF_TX_QUEUE_TYPE qno)$/;"	f
mtlte_df_UL_deswq_buf	eemcs/lte_df_main.c	/^unsigned int mtlte_df_UL_deswq_buf(MTLTE_DF_TX_QUEUE_TYPE qno , void *buf_ptr)$/;"	f
mtlte_df_UL_kick_proccess	eemcs/lte_df_main.c	/^static inline int mtlte_df_UL_kick_proccess(void)$/;"	f	file:
mtlte_df_UL_pkt_in_swq	eemcs/lte_df_main.c	/^int mtlte_df_UL_pkt_in_swq(MTLTE_DF_TX_QUEUE_TYPE qno)$/;"	f
mtlte_df_UL_swq_drop_skb	eemcs/lte_df_main.c	/^void mtlte_df_UL_swq_drop_skb(MTLTE_DF_TX_QUEUE_TYPE qno)$/;"	f
mtlte_df_UL_swq_space	eemcs/lte_df_main.c	/^int mtlte_df_UL_swq_space(MTLTE_DF_TX_QUEUE_TYPE qno)$/;"	f
mtlte_df_UL_write_skb_to_swq	eemcs/lte_df_main.c	/^int mtlte_df_UL_write_skb_to_swq(MTLTE_DF_TX_QUEUE_TYPE qno , struct sk_buff *skb)$/;"	f
mtlte_df_WDT_handle	eemcs/lte_df_main.c	/^int mtlte_df_WDT_handle(int wd_handle_data)$/;"	f
mtlte_df_buff_threshold_default_setting	eemcs/lte_df_main.c	/^void mtlte_df_buff_threshold_default_setting(void)				$/;"	f
mtlte_df_core	eemcs/lte_df_main.h	/^struct mtlte_df_core {$/;"	s
mtlte_df_deinit	eemcs/lte_df_main.c	/^int mtlte_df_deinit(void)$/;"	f
mtlte_df_init	eemcs/lte_df_main.c	/^int mtlte_df_init(void)$/;"	f
mtlte_df_probe	eemcs/lte_df_main.c	/^int mtlte_df_probe(void)$/;"	f
mtlte_df_register_WDT_callback	eemcs/lte_df_main.c	/^int mtlte_df_register_WDT_callback(MTLTE_DF_TO_DEV_CALLBACK func_ptr) $/;"	f
mtlte_df_register_df_to_hif_callback	eemcs/lte_df_main.c	/^int mtlte_df_register_df_to_hif_callback(void *func_ptr , unsigned int data)$/;"	f
mtlte_df_register_rx_callback	eemcs/lte_df_main.c	/^int mtlte_df_register_rx_callback(MTLTE_DF_RX_QUEUE_TYPE qno, MTLTE_DF_TO_DEV_CALLBACK func_ptr , unsigned int private_data) $/;"	f
mtlte_df_register_swint_callback	eemcs/lte_df_main.c	/^int mtlte_df_register_swint_callback(MTLTE_DF_TO_DEV_CALLBACK func_ptr) $/;"	f
mtlte_df_register_tx_callback	eemcs/lte_df_main.c	/^int mtlte_df_register_tx_callback(MTLTE_DF_TX_QUEUE_TYPE qno, MTLTE_DF_TO_DEV_CALLBACK func_ptr , unsigned int private_data) $/;"	f
mtlte_df_remove_phase1	eemcs/lte_df_main.c	/^int mtlte_df_remove_phase1(void)$/;"	f
mtlte_df_remove_phase2	eemcs/lte_df_main.c	/^int mtlte_df_remove_phase2(void)$/;"	f
mtlte_df_swint_handle	eemcs/lte_df_main.c	/^int mtlte_df_swint_handle(unsigned int swint_status)$/;"	f
mtlte_df_to_dev_callback	eemcs/lte_df_main.h	/^struct mtlte_df_to_dev_callback {	$/;"	s
mtlte_df_to_hif_callback	eemcs/lte_df_main.h	/^struct mtlte_df_to_hif_callback {	$/;"	s
mtlte_df_unregister_WDT_callback	eemcs/lte_df_main.c	/^int mtlte_df_unregister_WDT_callback(void)$/;"	f
mtlte_df_unregister_rx_callback	eemcs/lte_df_main.c	/^void mtlte_df_unregister_rx_callback(MTLTE_DF_RX_QUEUE_TYPE qno) $/;"	f
mtlte_df_unregister_swint_callback	eemcs/lte_df_main.c	/^int mtlte_df_unregister_swint_callback(void)$/;"	f
mtlte_df_unregister_tx_callback	eemcs/lte_df_main.c	/^void mtlte_df_unregister_tx_callback(MTLTE_DF_TX_QUEUE_TYPE qno) $/;"	f
mtlte_driver	eemcs/lte_main.c	/^static struct sdio_driver mtlte_driver = {$/;"	v	typeref:struct:sdio_driver	file:
mtlte_enable_WDT_flow	eemcs/lte_hif_sdio.c	/^void mtlte_enable_WDT_flow(void)$/;"	f
mtlte_expt_check_expt_q_num	eemcs/lte_expt.c	/^int mtlte_expt_check_expt_q_num(KAL_UINT32 is_DL, KAL_UINT32 q_num)$/;"	f
mtlte_expt_deinit	eemcs/lte_expt.c	/^int mtlte_expt_deinit(void)$/;"	f
mtlte_expt_init	eemcs/lte_expt.c	/^int mtlte_expt_init(void)$/;"	f
mtlte_expt_priv	eemcs/lte_df_main.h	/^struct mtlte_expt_priv {$/;"	s
mtlte_expt_probe	eemcs/lte_expt.c	/^int mtlte_expt_probe(void)$/;"	f
mtlte_expt_q_num_init	eemcs/lte_expt.c	/^void mtlte_expt_q_num_init(KAL_UINT32 dhldl_q, KAL_UINT32 except_q)$/;"	f
mtlte_expt_register_callback	eemcs/lte_expt.c	/^int mtlte_expt_register_callback(EEMCS_CCCI_EX_IND cb)$/;"	f
mtlte_expt_remove	eemcs/lte_expt.c	/^int mtlte_expt_remove(void)$/;"	f
mtlte_expt_reset_inform_hif	eemcs/lte_expt.c	/^int mtlte_expt_reset_inform_hif(void)$/;"	f
mtlte_expt_wake_lock	eemcs/lte_expt.c	/^static struct wake_lock mtlte_expt_wake_lock;$/;"	v	typeref:struct:wake_lock	file:
mtlte_expt_wakelock_name	eemcs/lte_expt.c	/^static KAL_UINT8 mtlte_expt_wakelock_name[32];$/;"	v	file:
mtlte_hal_register_MSDC_ERR_callback	eemcs/lte_dev_sdio_hal.c	/^int mtlte_hal_register_MSDC_ERR_callback(MTLTE_HAL_TO_HIF_CALLBACK func_ptr) $/;"	f
mtlte_hif_DL_skb_enqueue_work	eemcs/lte_hif_sdio.c	/^static void mtlte_hif_DL_skb_enqueue_work(struct work_struct *work)$/;"	f	file:
mtlte_hif_WDT_handle	eemcs/lte_hif_sdio.c	/^int mtlte_hif_WDT_handle(int hif_handle_data)$/;"	f
mtlte_hif_clean_txq_count	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_clean_txq_count(void)$/;"	f
mtlte_hif_enable_interrupt_at_probe	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_enable_interrupt_at_probe(void)$/;"	f
mtlte_hif_expt_enable_interrupt	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_expt_enable_interrupt(void)$/;"	f
mtlte_hif_expt_mode_init	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_expt_mode_init(void)$/;"	f
mtlte_hif_expt_reset_allQ	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_expt_reset_allQ(void)$/;"	f
mtlte_hif_expt_restart_que	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_expt_restart_que(KAL_UINT32 is_DL, KAL_UINT32 q_num)$/;"	f
mtlte_hif_expt_set_reset_allQ_bit	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_expt_set_reset_allQ_bit(void)$/;"	f
mtlte_hif_expt_unmask_swint	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_expt_unmask_swint(void)$/;"	f
mtlte_hif_print_fl_ctrl	eemcs/lte_hif_sdio.c	/^void mtlte_hif_print_fl_ctrl(void)$/;"	f
mtlte_hif_register_hif_to_sys_sleep_callback	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_register_hif_to_sys_sleep_callback(void *func_ptr , KAL_UINT32 data)$/;"	f
mtlte_hif_register_hif_to_sys_wake_callback	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_register_hif_to_sys_wake_callback(void *func_ptr , KAL_UINT32 data)$/;"	f
mtlte_hif_sdio_check_fw_own	eemcs/lte_hif_sdio.c	/^KAL_UINT32 mtlte_hif_sdio_check_fw_own(void)$/;"	f
mtlte_hif_sdio_clear_fw_own	eemcs/lte_hif_sdio.c	/^void mtlte_hif_sdio_clear_fw_own(void)$/;"	f
mtlte_hif_sdio_deinit	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_sdio_deinit()$/;"	f
mtlte_hif_sdio_disable_interrupt	eemcs/lte_hif_sdio.c	/^static inline KAL_INT32 mtlte_hif_sdio_disable_interrupt(void)$/;"	f	file:
mtlte_hif_sdio_dump	eemcs/lte_hif_sdio.c	/^void mtlte_hif_sdio_dump(void)$/;"	f
mtlte_hif_sdio_enable_fw_own_back	eemcs/lte_hif_sdio.c	/^void mtlte_hif_sdio_enable_fw_own_back(KAL_UINT32 enable)$/;"	f
mtlte_hif_sdio_enable_interrupt	eemcs/lte_hif_sdio.c	/^static inline KAL_INT32 mtlte_hif_sdio_enable_interrupt(void)$/;"	f	file:
mtlte_hif_sdio_enhance_whisr_handle	eemcs/lte_hif_sdio.c	/^static inline void mtlte_hif_sdio_enhance_whisr_handle(sdio_whisr_enhance *p_enh_wxhisr)$/;"	f	file:
mtlte_hif_sdio_get_driver_own	eemcs/lte_hif_sdio.c	/^static inline KAL_INT32 mtlte_hif_sdio_get_driver_own(void)$/;"	f	file:
mtlte_hif_sdio_get_driver_own_in_main	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_sdio_get_driver_own_in_main(void)$/;"	f
mtlte_hif_sdio_give_fw_own	eemcs/lte_hif_sdio.c	/^static inline KAL_INT32 mtlte_hif_sdio_give_fw_own(void)$/;"	f	file:
mtlte_hif_sdio_give_fw_own_in_main	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_sdio_give_fw_own_in_main(void)$/;"	f
mtlte_hif_sdio_hw_setting	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_sdio_hw_setting(void)$/;"	f
mtlte_hif_sdio_init	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_sdio_init()$/;"	f
mtlte_hif_sdio_mask_interrupt	eemcs/lte_hif_sdio.c	/^static KAL_INT32 mtlte_hif_sdio_mask_interrupt(void)$/;"	f	file:
mtlte_hif_sdio_probe	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_sdio_probe()$/;"	f
mtlte_hif_sdio_process	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_sdio_process()$/;"	f
mtlte_hif_sdio_read_whisr_enhance	eemcs/lte_hif_sdio.c	/^static inline void mtlte_hif_sdio_read_whisr_enhance(void)$/;"	f	file:
mtlte_hif_sdio_remove_phase1	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_sdio_remove_phase1()$/;"	f
mtlte_hif_sdio_remove_phase2	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_sdio_remove_phase2()$/;"	f
mtlte_hif_sdio_rx	eemcs/lte_hif_sdio.c	/^static SDIO_TXRXWORK_RESP mtlte_hif_sdio_rx(KAL_UINT32 rxqno)$/;"	f	file:
mtlte_hif_sdio_rx_chk_pkt_num	eemcs/lte_hif_sdio.c	/^inline KAL_UINT32 mtlte_hif_sdio_rx_chk_pkt_num(KAL_UINT32 rxqno){$/;"	f
mtlte_hif_sdio_rx_sleep_process	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_sdio_rx_sleep_process(void)$/;"	f
mtlte_hif_sdio_tx	eemcs/lte_hif_sdio.c	/^static SDIO_TXRXWORK_RESP mtlte_hif_sdio_tx(KAL_UINT32 txqno)$/;"	f	file:
mtlte_hif_sdio_tx_chk_pkt_num	eemcs/lte_hif_sdio.c	/^inline KAL_UINT32 mtlte_hif_sdio_tx_chk_pkt_num(KAL_UINT32 txqno){$/;"	f
mtlte_hif_sdio_tx_kick_process	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_sdio_tx_kick_process(KAL_UINT32 data)$/;"	f
mtlte_hif_sdio_txrx_proc_enable	eemcs/lte_hif_sdio.c	/^void mtlte_hif_sdio_txrx_proc_enable(KAL_UINT32 enable)$/;"	f
mtlte_hif_sdio_unmask_interrupt	eemcs/lte_hif_sdio.c	/^static KAL_INT32 mtlte_hif_sdio_unmask_interrupt(void)$/;"	f	file:
mtlte_hif_sdio_wait_FW_ready	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_sdio_wait_FW_ready()$/;"	f
mtlte_hif_sdio_wake_MD_up_EINT	eemcs/lte_hif_sdio.c	/^void mtlte_hif_sdio_wake_MD_up_EINT(void)$/;"	f
mtlte_hif_test_drv_hw_setting	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_test_drv_hw_setting(void){$/;"	f
mtlte_hif_test_drv_whisr_handle	eemcs/lte_hif_sdio.c	/^static inline void mtlte_hif_test_drv_whisr_handle(sdio_whisr_enhance *p_enh_wxhisr)$/;"	f	file:
mtlte_hif_test_drv_whisr_tail_handle	eemcs/lte_hif_sdio.c	/^KAL_INT32 mtlte_hif_test_drv_whisr_tail_handle(sdio_whisr_enhance* enh_whisr_cache)$/;"	f
mtlte_hif_to_sys_callback	eemcs/lte_hif_sdio.h	/^struct mtlte_hif_to_sys_callback {	$/;"	s
mtlte_kal_set_dbglevel	eemcs/lte_main.c	/^void mtlte_kal_set_dbglevel(unsigned int level)			$/;"	f
mtlte_manual_turnoff_DL_port	eemcs/lte_hif_sdio.c	/^int mtlte_manual_turnoff_DL_port(MTLTE_DF_RX_QUEUE_TYPE qno)$/;"	f
mtlte_manual_turnon_DL_port	eemcs/lte_hif_sdio.c	/^int mtlte_manual_turnon_DL_port(MTLTE_DF_RX_QUEUE_TYPE qno)$/;"	f
mtlte_port_ops	eemcs/lte_dev_test.c	/^static const struct tty_port_operations mtlte_port_ops = {$/;"	v	typeref:struct:tty_port_operations	file:
mtlte_sdio_probe_done	eemcs/lte_main.c	/^unsigned int mtlte_sdio_probe_done = 0;$/;"	v
mtlte_sys_check_sdio_thread_stop	eemcs/lte_main.c	/^int mtlte_sys_check_sdio_thread_stop(void)$/;"	f	file:
mtlte_sys_disable_int_isr	eemcs/lte_main.c	/^inline void mtlte_sys_disable_int_isr(struct sdio_func *func)$/;"	f
mtlte_sys_lte_sdio_isr	eemcs/lte_main.c	/^static void mtlte_sys_lte_sdio_isr(struct sdio_func *func) \/\/ handle the SW int, abnormal int or fw_own_back int in mtlte_hif_sdio_process$/;"	f	file:
mtlte_sys_sdio_driver_exit	eemcs/lte_main.c	/^void mtlte_sys_sdio_driver_exit(void)$/;"	f
mtlte_sys_sdio_driver_init	eemcs/lte_main.c	/^int mtlte_sys_sdio_driver_init(void)$/;"	f
mtlte_sys_sdio_driver_init_after_phase2	eemcs/lte_main.c	/^void mtlte_sys_sdio_driver_init_after_phase2(void)$/;"	f
mtlte_sys_sdio_kick_thread	eemcs/lte_main.c	/^static int mtlte_sys_sdio_kick_thread(unsigned int data) $/;"	f	file:
mtlte_sys_sdio_probe	eemcs/lte_main.c	/^int mtlte_sys_sdio_probe( struct sdio_func *func, const struct sdio_device_id *id)$/;"	f	file:
mtlte_sys_sdio_remove	eemcs/lte_main.c	/^void mtlte_sys_sdio_remove(struct sdio_func *func)$/;"	f	file:
mtlte_sys_sdio_remove_irq	eemcs/lte_main.c	/^static int mtlte_sys_sdio_remove_irq(struct sdio_func *sdiofunc)$/;"	f	file:
mtlte_sys_sdio_setup_irq	eemcs/lte_main.c	/^static int mtlte_sys_sdio_setup_irq(struct sdio_func *sdiofunc)$/;"	f	file:
mtlte_sys_sdio_sleep_thread	eemcs/lte_main.c	/^static int mtlte_sys_sdio_sleep_thread(unsigned int data) $/;"	f	file:
mtlte_sys_sdio_thread	eemcs/lte_main.c	/^int mtlte_sys_sdio_thread(void *_ltedev)$/;"	f	file:
mtlte_sys_sdio_wait_probe_done	eemcs/lte_main.c	/^void mtlte_sys_sdio_wait_probe_done(void)$/;"	f
mtlte_sys_trigger_auto_calibration	eemcs/lte_main.c	/^static int mtlte_sys_trigger_auto_calibration(void *data)$/;"	f	file:
mtlte_testdev_operations	eemcs/lte_dev_test.c	/^static const struct tty_operations mtlte_testdev_operations = {$/;"	v	typeref:struct:tty_operations	file:
mtlte_ttydev	eemcs/lte_dev_test.h	/^ struct mtlte_ttydev {$/;"	s
mtuart_entry	uart/uart.c	/^struct mtuart_entry {$/;"	s	file:
mtuart_sysobj	uart/uart.c	/^struct mtuart_sysobj {$/;"	s	file:
multicore	mach/mt6795/include/mach/pmu_v7.h	/^    int 			multicore;$/;"	m	struct:arm_pmu
musb_config_mt65xx	mach/mt6795/mt_devs.c	/^static struct musb_hdrc_config musb_config_mt65xx = {$/;"	v	typeref:struct:musb_hdrc_config	file:
musb_read_configdata	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline u8 musb_read_configdata(void __iomem *mbase)$/;"	f
musb_read_hwvers	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline u16 musb_read_hwvers(void __iomem *mbase)$/;"	f
musb_read_rxfifoadd	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline u16  musb_read_rxfifoadd(void __iomem *mbase)$/;"	f
musb_read_rxfifosz	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline u8 musb_read_rxfifosz(void __iomem *mbase)$/;"	f
musb_read_txfifoadd	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline u16 musb_read_txfifoadd(void __iomem *mbase)$/;"	f
musb_read_txfifosz	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline u8 musb_read_txfifosz(void __iomem *mbase)$/;"	f
musb_read_ulpi_buscontrol	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline u8 musb_read_ulpi_buscontrol(void __iomem *mbase)$/;"	f
musb_write_rxfifoadd	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline void  musb_write_rxfifoadd(void __iomem *mbase, u16 c_off)$/;"	f
musb_write_rxfifosz	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline void musb_write_rxfifosz(void __iomem *mbase, u8 c_size)$/;"	f
musb_write_rxfunaddr	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline void musb_write_rxfunaddr(void __iomem *mbase, u8 epnum,$/;"	f
musb_write_rxhubaddr	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline void musb_write_rxhubaddr(void __iomem *mbase, u8 epnum,$/;"	f
musb_write_rxhubport	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline void musb_write_rxhubport(void __iomem *mbase, u8 epnum,$/;"	f
musb_write_txfifoadd	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline void musb_write_txfifoadd(void __iomem *mbase, u16 c_off)$/;"	f
musb_write_txfifosz	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline void musb_write_txfifosz(void __iomem *mbase, u8 c_size)$/;"	f
musb_write_txfunaddr	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline void  musb_write_txfunaddr(void __iomem *mbase, u8 epnum,$/;"	f
musb_write_txhubaddr	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline void  musb_write_txhubaddr(void __iomem *mbase, u8 epnum,$/;"	f
musb_write_txhubport	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline void  musb_write_txhubport(void __iomem *mbase, u8 epnum,$/;"	f
musb_write_ulpi_buscontrol	mach/mt6795/include/mach/mt_musb_reg.h	/^static inline void musb_write_ulpi_buscontrol(void __iomem *mbase, u8 val)$/;"	f
musbfsh_config_mt65xx	mach/mt6795/mt_devs.c	/^static struct musbfsh_hdrc_config musbfsh_config_mt65xx = {$/;"	v	typeref:struct:musbfsh_hdrc_config	file:
mutex	eemcs/eemcs_state.c	/^    struct mutex mutex;$/;"	m	struct:__anon338	typeref:struct:__anon338::mutex	file:
mux	mach/mt6795/mt_clkmgr.c	/^    struct clkmux *mux;$/;"	m	struct:cg_clk	typeref:struct:cg_clk::clkmux	file:
mux	mach/mt6795/mt_clkmgr.c	/^    struct clkmux *mux;$/;"	m	struct:subsys	typeref:struct:subsys::clkmux	file:
mux	mach/mt6795/mt_clkmgr_64.c	/^    struct clkmux *mux;$/;"	m	struct:cg_clk	typeref:struct:cg_clk::clkmux	file:
mux	mach/mt6795/mt_clkmgr_64.c	/^    struct clkmux *mux;$/;"	m	struct:subsys	typeref:struct:subsys::clkmux	file:
mux_disable_internal	mach/mt6795/mt_clkmgr.c	/^static inline void mux_disable_internal(struct clkmux *mux, char *name)$/;"	f	file:
mux_disable_internal	mach/mt6795/mt_clkmgr_64.c	/^static inline void mux_disable_internal(struct clkmux *mux, char *name)$/;"	f	file:
mux_disable_locked	mach/mt6795/mt_clkmgr.c	/^static void mux_disable_locked(struct clkmux *mux)$/;"	f	file:
mux_disable_locked	mach/mt6795/mt_clkmgr_64.c	/^static void mux_disable_locked(struct clkmux *mux)$/;"	f	file:
mux_enable_internal	mach/mt6795/mt_clkmgr.c	/^static inline void mux_enable_internal(struct clkmux *mux, char *name)$/;"	f	file:
mux_enable_internal	mach/mt6795/mt_clkmgr_64.c	/^static inline void mux_enable_internal(struct clkmux *mux, char *name)$/;"	f	file:
mux_enable_locked	mach/mt6795/mt_clkmgr.c	/^static void mux_enable_locked(struct clkmux *mux)$/;"	f	file:
mux_enable_locked	mach/mt6795/mt_clkmgr_64.c	/^static void mux_enable_locked(struct clkmux *mux)$/;"	f	file:
mux_stat_proc_fops	mach/mt6795/mt_clkmgr.c	/^static const struct file_operations mux_stat_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
mux_stat_proc_fops	mach/mt6795/mt_clkmgr_64.c	/^static const struct file_operations mux_stat_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
mux_stat_read	mach/mt6795/mt_clkmgr.c	/^static int mux_stat_read(struct seq_file *m, void *v)$/;"	f	file:
mux_stat_read	mach/mt6795/mt_clkmgr_64.c	/^static int mux_stat_read(struct seq_file *m, void *v)$/;"	f	file:
mux_test_proc_fops	mach/mt6795/mt_clkmgr.c	/^static const struct file_operations mux_test_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
mux_test_proc_fops	mach/mt6795/mt_clkmgr_64.c	/^static const struct file_operations mux_test_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
mux_test_read	mach/mt6795/mt_clkmgr.c	/^static int mux_test_read(struct seq_file *m, void *v)$/;"	f	file:
mux_test_read	mach/mt6795/mt_clkmgr_64.c	/^static int mux_test_read(struct seq_file *m, void *v)$/;"	f	file:
muxs	mach/mt6795/mt_clkmgr.c	/^static struct clkmux muxs[NR_MUXS] = {$/;"	v	typeref:struct:clkmux	file:
muxs	mach/mt6795/mt_clkmgr.c	/^static struct clkmux muxs[NR_MUXS];$/;"	v	typeref:struct:clkmux	file:
muxs	mach/mt6795/mt_clkmgr_64.c	/^static struct clkmux muxs[NR_MUXS] = {$/;"	v	typeref:struct:clkmux	file:
muxs	mach/mt6795/mt_clkmgr_64.c	/^static struct clkmux muxs[NR_MUXS];$/;"	v	typeref:struct:clkmux	file:
mva	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    unsigned int mva;$/;"	m	struct:__anon249
mvaList	mach/mt6795/include/mach/m4u.h	/^    struct list_head mvaList;$/;"	m	struct:__anon110	typeref:struct:__anon110::list_head
my_get_pow_idx	mach/mt6795/camera_isp.c	666;"	d	file:
my_watch_data	mach/mt6795/hw_watchpoint.c	/^ volatile int my_watch_data;$/;"	v
my_watch_data2	mach/mt6795/hw_watchpoint.c	/^ volatile int my_watch_data2;$/;"	v
my_wp_handler1	mach/mt6795/hw_watchpoint.c	/^ int my_wp_handler1(unsigned int addr)$/;"	f
my_wp_handler2	mach/mt6795/hw_watchpoint.c	/^ int my_wp_handler2(unsigned int addr)$/;"	f
n	masp/asf/asf_inc/bgn_export.h	/^    int n;$/;"	m	struct:__anon474
nDMA_ERR	mach/mt6795/camera_isp.c	754;"	d	file:
nDMA_ERR_P1	mach/mt6795/camera_isp.c	752;"	d	file:
nDMA_ERR_P1_D	mach/mt6795/camera_isp.c	753;"	d	file:
name	aee/ipanic/ipanic.h	/^	u8 name[32];$/;"	m	struct:ipanic_data_header
name	ccci_util/ccci_util_lib_fo.c	/^	char         *name;$/;"	m	struct:fos_item	file:
name	dual_ccci/ccci_mk_node.c	/^    char *name;$/;"	m	struct:_ccci_node	file:
name	dual_ccci/ccci_statistics.c	/^    char   *name;$/;"	m	struct:_logic_ch_record	file:
name	dual_ccci/include/ccci_layer.h	/^    char *name;$/;"	m	struct:dump_debug_info
name	dual_ccci/include/ccci_md.h	/^    char name[NR_CCCI_RESET_USER_NAME];$/;"	m	struct:ccci_reset_sta
name	eccci/ccci_core.h	/^	char *name;$/;"	m	struct:ccci_port
name	eccci/ccci_core.h	/^	char *name;$/;"	m	struct:dump_debug_info
name	eemcs/eemcs_expt.h	/^	char *name;$/;"	m	struct:dump_debug_info
name	eemcs/eemcs_fs_ut.c	/^    char name[NAME_MAX];                \/\/ File name$/;"	m	struct:EEMCS_FS_TEST_FILE_st	file:
name	eemcs/lte_dev_test.c	/^	char name[256];$/;"	m	struct:__anon283	file:
name	mach/mt6795/eint.c	/^  char  name[32];$/;"	m	struct:__anon273	file:
name	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	char                 *name;$/;"	m	struct:cust_mt65xx_led
name	mach/mt6795/include/mach/dfo_boot.h	/^    char name[32];              \/\/ kernel dfo name$/;"	m	struct:__anon79
name	mach/mt6795/include/mach/env.h	/^	char *name;$/;"	m	struct:env_ioctl
name	mach/mt6795/include/mach/kdump_sdhc.h	/^    BYTE    name[11];            \/\/ file name$/;"	m	struct:__anon176
name	mach/mt6795/include/mach/md32_ipi.h	/^    const char  *name;$/;"	m	struct:ipi_desc
name	mach/mt6795/include/mach/mt_pm_ldo.h	/^    char name[MAX_MOD_NAME];        $/;"	m	struct:__anon145
name	mach/mt6795/include/mach/pmu_v7.h	/^    const char      *name;$/;"	m	struct:arm_pmu
name	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    char name[M4U_SIN_NAME_LEN];$/;"	m	struct:__anon247
name	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	char                 *name;$/;"	m	struct:cust_mt65xx_led
name	mach/mt6795/mt_clkmgr.c	/^    char name[0];$/;"	m	struct:stat_node	file:
name	mach/mt6795/mt_clkmgr.c	/^    const char *name;$/;"	m	struct:cg_grp	file:
name	mach/mt6795/mt_clkmgr.c	/^    const char *name;$/;"	m	struct:clkmux	file:
name	mach/mt6795/mt_clkmgr.c	/^    const char *name;$/;"	m	struct:pll	file:
name	mach/mt6795/mt_clkmgr.c	/^    const char *name;$/;"	m	struct:subsys	file:
name	mach/mt6795/mt_clkmgr_64.c	/^    char name[0];$/;"	m	struct:stat_node	file:
name	mach/mt6795/mt_clkmgr_64.c	/^    const char *name;$/;"	m	struct:cg_grp	file:
name	mach/mt6795/mt_clkmgr_64.c	/^    const char *name;$/;"	m	struct:clkmux	file:
name	mach/mt6795/mt_clkmgr_64.c	/^    const char *name;$/;"	m	struct:pll	file:
name	mach/mt6795/mt_clkmgr_64.c	/^    const char *name;$/;"	m	struct:subsys	file:
name	mach/mt6795/mt_cpufreq.c	/^	const char *name;$/;"	m	struct:mt_cpu_dvfs	file:
name	mach/mt6795/mt_cpufreq_64.c	/^	const char *name;$/;"	m	struct:mt_cpu_dvfs	file:
name	mach/mt6795/mt_ptp.c	/^	const char *name;$/;"	m	struct:ptp_ctrl	file:
name	mach/mt6795/mt_ptp.c	/^	const char *name;$/;"	m	struct:ptp_det	file:
name	mach/mt6795/mt_ptp_64.c	/^	const char *name;$/;"	m	struct:ptp_ctrl	file:
name	mach/mt6795/mt_ptp_64.c	/^	const char *name;$/;"	m	struct:ptp_det	file:
name	masp/asf/asf_inc/sec_boot.h	/^    unsigned char                           name[9][10];$/;"	m	struct:__anon495
name	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned char               name[16];     \/* index for identification *\/    $/;"	m	struct:__anon520
name	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned char               name[32];   \/* partition name *\/$/;"	m	struct:__anon518
name	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned char               name [16];    \/* index for identification *\/    $/;"	m	struct:__anon516
name	masp/asf/asf_inc/sec_mtd_util.h	/^    char name[16];$/;"	m	struct:_MtdPart
name	wmt_ccci/wmt_cfg_parser.c	/^	char *name;$/;"	m	struct:parse_data	file:
name1	mach/mt6795/include/mach/kdump_sdhc.h	/^    BYTE    name1[10];           \/\/ name characters (five UTF-16 characters)$/;"	m	struct:__anon177
name2	mach/mt6795/include/mach/kdump_sdhc.h	/^    BYTE    name2[12];           \/\/ name characters (six UTF-16 characters)$/;"	m	struct:__anon177
name3	mach/mt6795/include/mach/kdump_sdhc.h	/^    BYTE    name3[4];            \/\/ name characters (2 UTF-16 characters)$/;"	m	struct:__anon177
name_len	mach/mt6795/include/mach/env.h	/^	int name_len;$/;"	m	struct:env_ioctl
nand_chip	mach/mt6795/include/mach/mtk_nand.h	/^	struct nand_chip		nand_chip;$/;"	m	struct:mtk_nand_host	typeref:struct:mtk_nand_host::nand_chip
nand_ecc_bytes	mach/mt6795/include/mach/board.h	/^    unsigned int nand_ecc_bytes;$/;"	m	struct:mtk_nand_host_hw
nand_ecc_mode	mach/mt6795/include/mach/board.h	/^    unsigned int nand_ecc_mode;$/;"	m	struct:mtk_nand_host_hw
nand_ecc_size	mach/mt6795/include/mach/board.h	/^    unsigned int nand_ecc_size;$/;"	m	struct:mtk_nand_host_hw
nand_sec_shift	mach/mt6795/include/mach/board.h	/^    unsigned int nand_sec_shift;           $/;"	m	struct:mtk_nand_host_hw
nand_sec_size	mach/mt6795/include/mach/board.h	/^    unsigned int nand_sec_size;            $/;"	m	struct:mtk_nand_host_hw
nanosec	dual_ccci/include/ccci_layer.h	/^    unsigned long nanosec;$/;"	m	struct:_CCCI_LOG_T
napi	eccci/port_net.c	/^	struct napi_struct napi;$/;"	m	struct:netdev_entity	typeref:struct:netdev_entity::napi_struct	file:
napi_poll	eccci/ccci_core.h	/^	int (*napi_poll)(struct ccci_modem *md, unsigned char rxqno, struct napi_struct *napi ,int weight);$/;"	m	struct:ccci_modem_ops
napi_polling_timer_func	eccci/port_net.c	/^static void napi_polling_timer_func(unsigned long data)$/;"	f	file:
napi_port	eccci/modem_ccif.h	/^    struct ccci_port *napi_port;$/;"	m	struct:md_ccif_queue	typeref:struct:md_ccif_queue::ccci_port
napi_port	eccci/modem_cldma.h	/^	struct ccci_port *napi_port;$/;"	m	struct:md_cd_queue	typeref:struct:md_cd_queue::ccci_port
ncpu_big	mach/mt6795/include/mach/mt_cpufreq.h	/^	unsigned int ncpu_big;$/;"	m	struct:mt_cpu_power_tbl
ncpu_little	mach/mt6795/include/mach/mt_cpufreq.h	/^	unsigned int ncpu_little;$/;"	m	struct:mt_cpu_power_tbl
ndev	eccci/port_net.c	/^	struct net_device *ndev;$/;"	m	struct:netdev_entity	typeref:struct:netdev_entity::net_device	file:
need_reload_image	dual_ccci/ccci_md_main.c	/^    unsigned char        need_reload_image; \/\/ For md_ex_flag$/;"	m	struct:_md_ctl_block	file:
need_reset	dual_ccci/ccci_tty.c	/^    int            need_reset;$/;"	m	struct:__anon356	file:
nested_panic	aee/aed/aed-debug.c	/^static int nested_panic(struct notifier_block *this, unsigned long event, void *ptr)$/;"	f	file:
nested_panic_buf	aee/common/reboot-reason.c	/^static char nested_panic_buf[1024];$/;"	v	file:
nested_panic_time	aee/common/reboot-reason.c	/^static atomic_t nested_panic_time = ATOMIC_INIT(0);$/;"	v	file:
net_if_off	dual_ccci/ccmni_net.c	/^    int                    net_if_off;$/;"	m	struct:__anon353	file:
net_if_off	dual_ccci/ccmni_v2_net.c	/^    int                    net_if_off;$/;"	m	struct:__anon355	file:
net_port_ops	eccci/port_net.c	/^struct ccci_port_ops net_port_ops = {$/;"	v	typeref:struct:ccci_port_ops
net_stats	eemcs/lte_dev_test.h	/^	struct net_device_stats net_stats;$/;"	m	struct:mtlte_dev	typeref:struct:mtlte_dev::net_device_stats
netdev_entity	eccci/port_net.c	/^struct netdev_entity {$/;"	s	file:
new_stack_0	mach/mt6795/cpu_dormant.S	/^new_stack_0:      .word nstack_0+1020$/;"	l
new_stack_1	mach/mt6795/cpu_dormant.S	/^new_stack_1:      .word nstack_1+1020$/;"	l
new_stack_2	mach/mt6795/cpu_dormant.S	/^new_stack_2:      .word nstack_2+1020$/;"	l
new_stack_3	mach/mt6795/cpu_dormant.S	/^new_stack_3:      .word nstack_3+1020$/;"	l
next	aee/ipanic/ipanic.h	/^	int (*next) (void *data, unsigned char *buffer, size_t sz_buf);$/;"	m	struct:ipanic_dt_op
next	dual_ccci/include/ccci_common.h	/^    unsigned int next;$/;"	m	struct:_misc_info
next	dual_ccci/include/ccci_md.h	/^    MD_CALL_BACK_QUEUE        *next;$/;"	m	struct:__anon408
next	dual_ccci/include/ccci_md.h	/^    struct _MD_CALL_BACK_QUEUE *next;$/;"	m	struct:_MD_CALL_BACK_QUEUE	typeref:struct:_MD_CALL_BACK_QUEUE::_MD_CALL_BACK_QUEUE
next	dual_ccci/include/ccmni_pfp.h	/^    struct _complete_ippkt_t *next;$/;"	m	struct:_complete_ippkt_t	typeref:struct:_complete_ippkt_t::_complete_ippkt_t
next_cq0ci	mach/mt6795/include/mach/camera_isp.h	/^    CQ_CMD_ST next_cq0ci;$/;"	m	struct:_cq_info_rtbc_st_
next_expected_char	eemcs/lte_dev_test_lib.h	/^	unsigned char next_expected_char;$/;"	m	struct:_recv_fragment_ctrl
next_gpd_ptr	eccci/modem_cldma.h	/^	u32	next_gpd_ptr;$/;"	m	struct:cldma_rgpd
next_gpd_ptr	eccci/modem_cldma.h	/^	u32	next_gpd_ptr;$/;"	m	struct:cldma_tgpd
next_pa	mach/mt6795/include/mach/camera_isp.h	/^    unsigned long next_pa;$/;"	m	struct:_cq0b_ring_cmd_st_
next_pa	mach/mt6795/include/mach/camera_isp.h	/^    unsigned long next_pa;$/;"	m	struct:_cq_ring_cmd_st_
nfi_access_timing	mach/mt6795/include/mach/board.h	/^    unsigned int nfi_access_timing;          $/;"	m	struct:mtk_nand_host_hw
nfi_bus_width	mach/mt6795/include/mach/board.h	/^    unsigned int nfi_bus_width;             $/;"	m	struct:mtk_nand_host_hw
nfi_cs_num	mach/mt6795/include/mach/board.h	/^    unsigned int nfi_cs_num;               $/;"	m	struct:mtk_nand_host_hw
night_mode	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static void night_mode(kal_bool enable)$/;"	f	file:
nmrr	mach/mt6795/mt_dormant.c	/^    unsigned nmrr;$/;"	m	struct:os_state	file:
no_clk	mach/mt6795/include/mach/mt_clkmgr.h	/^    no_clk               = 0,$/;"	e	enum:monitor_clk_sel
no_clk_0	mach/mt6795/include/mach/mt_clkmgr.h	/^    no_clk_0             = 0,$/;"	e	enum:monitor_clk_sel_0
node_name	dual_ccci/ccci_tty.c	/^    char                node_name[16];$/;"	m	struct:_tty_ctl_block	file:
non_security_access_control	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int non_security_access_control[64];       \/* 0xE00 *\/$/;"	m	struct:__anon8	file:
non_stop_dlq	eemcs/lte_df_main.h	/^    kal_uint32 non_stop_dlq[RXQ_NUM];$/;"	m	struct:mtlte_expt_priv
non_used	eccci/modem_cldma.h	/^	u8	non_used;$/;"	m	struct:cldma_tgpd
nonsec_pt_pa	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    unsigned int nonsec_pt_pa;$/;"	m	struct:__anon250
nonstop_q	eemcs/eemcs_expt_ut.h	/^    KAL_UINT32 nonstop_q;$/;"	m	struct:EEMCS_EXPT_UT_st
nonstop_rxq	eemcs/eemcs_expt.c	/^static KAL_UINT32 nonstop_rxq = 0; \/* for Log path to output as much as possible *\/$/;"	v	file:
noop	mach/mt6795/mt_gpt.c	/^static inline void noop(unsigned long data)$/;"	f	file:
noop	mach/mt6795/mt_gpt_ca53.c	/^static inline void noop(unsigned long data) { }$/;"	f	file:
normal_video	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 normal_video(MSDK_SENSOR_EXPOSURE_WINDOW_STRUCT *image_window,$/;"	f	file:
normal_video	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    imgsensor_mode_struct normal_video;\/\/normal video  scenario relative information$/;"	m	struct:imgsensor_info_struct
normal_video_setting	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static void normal_video_setting(kal_uint16 currefps)$/;"	f	file:
not_complet_count	eccci/modem_ut.h	/^	unsigned int not_complet_count; \/\/ have to wait due to list full$/;"	m	struct:md_ut_queue
note_buf_t	aee/mrdump/mrdump_full.c	/^typedef u32 note_buf_t[KEXEC_NOTE_BYTES\/4];$/;"	t	file:
notify_chain	dual_ccci/ccci_md_main.c	/^static void notify_chain(unsigned long data)$/;"	f	file:
notify_push_done	dual_ccci/include/ccif.h	/^    void (*notify_push_done)(void*);$/;"	m	struct:_ccif
nr	dual_ccci/include/ccci_chrdev.h	/^    unsigned int nr;$/;"	m	struct:recv_array
nr	masp/asf/asf_inc/aes_so.h	/^    int nr;                    $/;"	m	struct:__anon509
nr_camisp_devs	mach/mt6795/camera_isp.c	/^static int nr_camisp_devs;$/;"	v	file:
nr_eint_config	dual_ccci/include/ccci_md.h	/^    unsigned int nr_eint_config;$/;"	m	struct:ccci_cores_exch_data
nr_fdvt_devs	mach/mt6795/camera_fdvt.c	/^static int nr_fdvt_devs = 0;$/;"	v	file:
nr_golden_setting	mach/mt6795/mt_golden_setting.c	/^	unsigned int nr_golden_setting;$/;"	m	struct:golden	file:
nr_grps	mach/mt6795/mt_clkmgr.c	/^    unsigned int nr_grps;$/;"	m	struct:subsys	file:
nr_grps	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int nr_grps;$/;"	m	struct:subsys	file:
nr_idx	mach/mt6795/mt_cpufreq.c	/^		const int nr_idx;$/;"	m	struct:pmic_wrap_setting::__anon36	file:
nr_idx	mach/mt6795/mt_cpufreq_64.c	/^		const int nr_idx;$/;"	m	struct:pmic_wrap_setting::__anon54	file:
nr_inputs	mach/mt6795/mt_clkmgr.c	/^    unsigned int nr_inputs;$/;"	m	struct:clkmux	file:
nr_inputs	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int nr_inputs;$/;"	m	struct:clkmux	file:
nr_opp_tbl	mach/mt6795/mt_cpufreq.c	/^	int nr_opp_tbl;                         \/* size for OPP table *\/$/;"	m	struct:mt_cpu_dvfs	file:
nr_opp_tbl	mach/mt6795/mt_cpufreq_64.c	/^	int nr_opp_tbl;                         $/;"	m	struct:mt_cpu_dvfs	file:
nr_power_table	mach/mt6795/include/mach/mt_cpufreq.h	/^	unsigned int nr_power_table;$/;"	m	struct:mt_cpu_tlp_power_info
nr_power_tbl	mach/mt6795/mt_cpufreq.c	/^	unsigned int nr_power_tbl;$/;"	m	struct:mt_cpu_dvfs	file:
nr_power_tbl	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int nr_power_tbl;$/;"	m	struct:mt_cpu_dvfs	file:
ns_banked_cp15_context	mach/mt6795/cpu_hibernate.c	/^typedef struct ns_banked_cp15_context {$/;"	s	file:
ns_banked_cp15_context	mach/mt6795/hibernate64.c	/^typedef struct ns_banked_cp15_context {$/;"	s	file:
ns_banked_cp15_context	mach/mt6795/mt_dormant.c	/^typedef struct ns_banked_cp15_context {$/;"	s	file:
ns_cluster_ctx	mach/mt6795/mt_dormant.c	/^    global_context ns_cluster_ctx;$/;"	m	struct:cluster_context	file:
ns_cp15_fault_regs	mach/mt6795/cpu_hibernate.c	/^    cp15_fault_regs ns_cp15_fault_regs; \/* cp15 fault status registers *\/$/;"	m	struct:ns_banked_cp15_context	file:
ns_cp15_fault_regs	mach/mt6795/hibernate64.c	/^    cp15_fault_regs ns_cp15_fault_regs; \/* cp15 fault status registers *\/$/;"	m	struct:ns_banked_cp15_context	file:
ns_cp15_fault_regs	mach/mt6795/mt_dormant.c	/^    cp15_fault_regs ns_cp15_fault_regs; \/* cp15 fault status registers *\/$/;"	m	struct:ns_banked_cp15_context	file:
ns_cpu_context	mach/mt6795/mt_dormant.c	/^typedef struct ns_cpu_context {$/;"	s	file:
ns_cpu_ctx	mach/mt6795/mt_dormant.c	/^    cpu_context ns_cpu_ctx;$/;"	m	struct:core_context	file:
ns_gic_cpu_context	mach/mt6795/mt_cpuidle.c	/^typedef struct ns_gic_cpu_context {$/;"	s	file:
ns_gic_cpu_context	mach/mt6795/mt_cpuidle64.c	/^typedef struct ns_gic_cpu_context {$/;"	s	file:
ns_gic_cpu_context	mach/mt6795/mt_dormant.c	/^typedef struct ns_gic_cpu_context {$/;"	s	file:
ns_global_context	mach/mt6795/mt_dormant.c	/^typedef struct ns_global_context {$/;"	s	file:
ns_hib_core_context	mach/mt6795/hibernate64.c	/^typedef struct ns_hib_core_context {$/;"	s	file:
nstack_0	mach/mt6795/cpu_dormant.S	/^nstack_0:         .space 1024$/;"	l
nstack_1	mach/mt6795/cpu_dormant.S	/^nstack_1:         .space 1024$/;"	l
nstack_2	mach/mt6795/cpu_dormant.S	/^nstack_2:         .space 1024$/;"	l
nstack_3	mach/mt6795/cpu_dormant.S	/^nstack_3:         .space 1024$/;"	l
num_base_perf_serv	mach/mt6795/mt_hotplug_strategy_procfs.c	/^PROC_FOPS_RW(num_base_perf_serv);$/;"	v
num_base_pnpmgr	mach/mt6795/mt_hotplug_strategy_procfs.c	/^PROC_FOPS_RW(num_base_pnpmgr);$/;"	v
num_clusters	mach/mt6795/mt_dormant.c	/^    unsigned num_clusters;$/;"	m	struct:system_context	file:
num_complete_packets	dual_ccci/include/ccmni_pfp.h	/^    int                  num_complete_packets;$/;"	m	struct:_packet_info_t
num_cores	mach/mt6795/mt_dormant.c	/^    unsigned num_cores;$/;"	m	struct:cluster_context	file:
num_events	mach/mt6795/include/mach/pmu_v7.h	/^    int             num_events;$/;"	m	struct:arm_pmu
num_frames	dual_ccci/include/ccmni_pfp.h	/^    int num_frames;$/;"	m	struct:__anon383
num_freq_tbl	mach/mt6795/mt_ptp.c	/^	unsigned int num_freq_tbl; \/* could be got @ the same time$/;"	m	struct:ptp_det	file:
num_freq_tbl	mach/mt6795/mt_ptp_64.c	/^	unsigned int num_freq_tbl; $/;"	m	struct:ptp_det	file:
num_limit_low_battery	mach/mt6795/mt_hotplug_strategy_procfs.c	/^PROC_FOPS_RW(num_limit_low_battery);$/;"	v
num_limit_pnpmgr	mach/mt6795/mt_hotplug_strategy_procfs.c	/^PROC_FOPS_RW(num_limit_pnpmgr);$/;"	v
num_limit_power_serv	mach/mt6795/mt_hotplug_strategy_procfs.c	/^PROC_FOPS_RW(num_limit_power_serv);$/;"	v
num_limit_thermal	mach/mt6795/mt_hotplug_strategy_procfs.c	/^PROC_FOPS_RW(num_limit_thermal);$/;"	v
num_limit_ultra_power_saving	mach/mt6795/mt_hotplug_strategy_procfs.c	/^PROC_FOPS_RW(num_limit_ultra_power_saving);$/;"	v
num_online_big_cpus	mach/mt6795/mt_hotplug_strategy_cpu.c	/^unsigned int num_online_big_cpus(void)$/;"	f
num_online_cpus_big_delta	mach/mt6795/mt_cpufreq.c	/^static int num_online_cpus_big_delta = 0;$/;"	v	file:
num_online_cpus_delta	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int num_online_cpus_delta = 0;$/;"	v	file:
num_online_cpus_little_delta	mach/mt6795/mt_cpufreq.c	/^static int num_online_cpus_little_delta = 0;$/;"	v	file:
num_online_cpus_little_delta_for_403	mach/mt6795/mt_cpufreq.c	/^static int num_online_cpus_little_delta_for_403 = 0;$/;"	v	file:
num_online_little_cpus	mach/mt6795/mt_hotplug_strategy_cpu.c	/^unsigned int num_online_little_cpus(void)$/;"	f
num_para	eemcs/eemcs_rpc.h	/^	kal_uint32	  num_para;$/;"	m	struct:IPC_RPC_StreamBuffer_STRUCT
num_para_from_ap_ut_val	eemcs/eemcs_rpc_ut.h	9;"	d
num_para_from_md_ut_val	eemcs/eemcs_rpc_ut.h	8;"	d
num_possible_big_cpus	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	227;"	d
num_possible_little_cpus	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	226;"	d
ob	mach/mt6795/include/mach/camera_isp.h	/^    CQ_CMD_ST ob;$/;"	m	struct:_cq0b_info_rtbc_st_
ob	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   ob;$/;"	m	struct:__anon205
obj-	dual_ccci/Makefile	/^obj- :=dummy.o$/;"	m
obj-	eccci/Makefile	/^obj-  := dummy.o # avoid build error$/;"	m
obj-	eccci/mt6795/Makefile	/^obj-  := dummy.o # avoid build error$/;"	m
obj-	eemcs/Makefile	/^obj- :=dummy.o$/;"	m
obj-y	eemcs/Makefile	/^obj-y	:= eemcs.o$/;"	m
obj-y	mach/mt6795/Makefile	/^obj-y := core.o$/;"	m
obj-y	mach/mt6795/a53ml/dct/dct/Makefile	/^obj-y := pmic_drv.o$/;"	m
obj-y	mach/mt6795/a53ml/vibrator/Makefile	/^obj-y := cust_vibrator.o$/;"	m
obj-y	mach/mt6795/hiau_ml/accdet/Makefile	/^obj-y := accdet_custom.o$/;"	m
obj-y	mach/mt6795/hiau_ml/core/Makefile	/^obj-y := board.o$/;"	m
obj-y	mach/mt6795/hiau_ml/dct/dct/Makefile	/^obj-y := pmic_drv.o$/;"	m
obj-y	mach/mt6795/hiau_ml/hdmi/Makefile	/^obj-y	:=  hdmi_cust.o$/;"	m
obj-y	mach/mt6795/hiau_ml/keypad/Makefile	/^obj-y := mtk_kpd_bkl.o$/;"	m
obj-y	mach/mt6795/hiau_ml/leds/mt65xx/Makefile	/^obj-y := cust_leds.o$/;"	m
obj-y	mach/mt6795/hiau_ml/sound/Makefile	/^obj-y	:=  yusu_android_speaker.o$/;"	m
obj-y	mach/mt6795/hiau_ml/vibrator/Makefile	/^obj-y := cust_vibrator.o$/;"	m
obj-y	mach/mt6795/irmn6795_hiau_64/accdet/Makefile	/^obj-y := accdet_custom.o$/;"	m
obj-y	mach/mt6795/irmn6795_hiau_64/core/Makefile	/^obj-y := board.o$/;"	m
obj-y	mach/mt6795/irmn6795_hiau_64/dct/dct/Makefile	/^obj-y := pmic_drv.o$/;"	m
obj-y	mach/mt6795/irmn6795_hiau_64/hdmi/Makefile	/^obj-y	:=  hdmi_cust.o$/;"	m
obj-y	mach/mt6795/irmn6795_hiau_64/keypad/Makefile	/^obj-y := mtk_kpd_bkl.o$/;"	m
obj-y	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/Makefile	/^obj-y := cust_leds.o$/;"	m
obj-y	mach/mt6795/irmn6795_hiau_64/sound/Makefile	/^obj-y	:=  yusu_android_speaker.o$/;"	m
obj-y	mach/mt6795/irmn6795_hiau_64/vibrator/Makefile	/^obj-y := cust_vibrator.o$/;"	m
off	masp/asf/asf_inc/sec_mtd_util.h	/^    unsigned int off;$/;"	m	struct:_MtdPart
off	masp/asf/asf_inc/sec_mtd_util.h	/^    unsigned long long off;$/;"	m	struct:_MtdPart
offender	eccci/ccci_core.h	/^			char offender[9];$/;"	m	struct:dump_debug_info::__anon437::__anon439
offset	aee/ipanic/ipanic.h	/^	u32 offset;		\/* offset in EXPDB partition *\/$/;"	m	struct:ipanic_data_header
offset	eemcs/eemcs_boot.h	/^    KAL_UINT32      offset;$/;"	m	struct:XBOOT_CMD_GETBIN_st
offset	eemcs/eemcs_boot.h	/^    loff_t			offset;$/;"	m	struct:image_info
offset	mach/mt6795/mt_clkmgr.c	/^    unsigned int offset;$/;"	m	struct:clkmux	file:
offset	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int offset;$/;"	m	struct:clkmux	file:
offset_of	dual_ccci/include/ccci_ipc.h	122;"	d
ofn_driver	mach/mt6795/mt_devs.c	/^static struct platform_device ofn_driver =$/;"	v	typeref:struct:platform_device	file:
oldfs	eemcs/lte_dev_test.c	/^mm_segment_t oldfs; $/;"	v
oops_copy	aee/ipanic/ipanic.h	/^	struct aee_oops *(*oops_copy) (void);$/;"	m	struct:ipanic_ops	typeref:struct:ipanic_ops::oops_copy
oops_free	aee/ipanic/ipanic.h	/^	void (*oops_free) (struct aee_oops *oops, int erase);$/;"	m	struct:ipanic_ops
op	dual_ccci/ccci_rpc_main.c	/^    int op;$/;"	m	struct:test	file:
op_id	dual_ccci/include/ccci_rpc.h	/^    unsigned int     op_id;$/;"	m	struct:__anon362
op_id	eccci/port_kernel.h	/^	u32 op_id;$/;"	m	struct:rpc_buffer
op_id	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32    op_id;            \/\/ FS_CCCI_OP_ID_T$/;"	m	struct:CCCI_FS_PARA	file:
op_id	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32 op_id;                   \/\/ Operation ID$/;"	m	struct:EEMCS_FS_TEST_CASE_st	file:
op_id	eemcs/eemcs_rpc.h	/^    unsigned int     op_id;$/;"	m	struct:__anon331
op_read_cnt	eemcs/eemcs_fs_ut.c	/^static volatile KAL_UINT32 op_read_cnt = 0;     \/\/ Indicator of FS_CCCI_OP_READ$/;"	v	file:
open	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 open(void)$/;"	f	file:
openFile	eemcs/lte_dev_test.c	/^struct file *openFile(char *path,int flag,int mode) $/;"	f
open_count	eemcs/lte_dev_test.h	/^	unsigned int open_count ;$/;"	m	struct:mtlte_ttydev
open_img_file	ccci_util/ccci_util_lib_load_img.c	/^static struct file *open_img_file(char *name, int *sec_fp_id)$/;"	f	file:
open_img_file	eemcs/eemcs_boot.c	/^static struct file *open_img_file(char *name, int *sec_fp_id)$/;"	f	file:
open_pid	mach/mt6795/include/mach/m4u.h	/^    pid_t open_pid;$/;"	m	struct:__anon110
open_sdriver_connection	masp/mt6795/mach/hacc_tee_req.c	/^int open_sdriver_connection(void)$/;"	f
open_tgid	mach/mt6795/include/mach/m4u.h	/^    pid_t open_tgid;$/;"	m	struct:__anon110
opp_index	mach/mt6795/include/mach/mt_vcore_dvfs.h	/^enum opp_index {$/;"	g
opp_tbl	mach/mt6795/mt_cpufreq.c	/^	struct mt_cpu_freq_info *const opp_tbl;$/;"	m	struct:opp_tbl_info	file:
opp_tbl	mach/mt6795/mt_cpufreq.c	/^	struct mt_cpu_freq_info *opp_tbl;       \/* OPP table *\/$/;"	m	struct:mt_cpu_dvfs	typeref:struct:mt_cpu_dvfs::mt_cpu_freq_info	file:
opp_tbl	mach/mt6795/mt_cpufreq_64.c	/^	struct mt_cpu_freq_info *const opp_tbl;$/;"	m	struct:opp_tbl_info	file:
opp_tbl	mach/mt6795/mt_cpufreq_64.c	/^	struct mt_cpu_freq_info *opp_tbl;       $/;"	m	struct:mt_cpu_dvfs	typeref:struct:mt_cpu_dvfs::mt_cpu_freq_info	file:
opp_tbl_big_e1_0	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_freq_info opp_tbl_big_e1_0[] = {$/;"	v	typeref:struct:mt_cpu_freq_info	file:
opp_tbl_big_e1_1	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_freq_info opp_tbl_big_e1_1[] = {$/;"	v	typeref:struct:mt_cpu_freq_info	file:
opp_tbl_big_e1_2	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_freq_info opp_tbl_big_e1_2[] = {$/;"	v	typeref:struct:mt_cpu_freq_info	file:
opp_tbl_big_e2_0	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_freq_info opp_tbl_big_e2_0[] = {$/;"	v	typeref:struct:mt_cpu_freq_info	file:
opp_tbl_big_e2_1	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_freq_info opp_tbl_big_e2_1[] = {$/;"	v	typeref:struct:mt_cpu_freq_info	file:
opp_tbl_big_e2_2	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_freq_info opp_tbl_big_e2_2[] = {$/;"	v	typeref:struct:mt_cpu_freq_info	file:
opp_tbl_e1_0	mach/mt6795/mt_cpufreq_64.c	/^static struct mt_cpu_freq_info opp_tbl_e1_0[] = {$/;"	v	typeref:struct:mt_cpu_freq_info	file:
opp_tbl_e1_1	mach/mt6795/mt_cpufreq_64.c	/^static struct mt_cpu_freq_info opp_tbl_e1_1[] = {$/;"	v	typeref:struct:mt_cpu_freq_info	file:
opp_tbl_e1_2	mach/mt6795/mt_cpufreq_64.c	/^static struct mt_cpu_freq_info opp_tbl_e1_2[] = {$/;"	v	typeref:struct:mt_cpu_freq_info	file:
opp_tbl_info	mach/mt6795/mt_cpufreq.c	/^struct opp_tbl_info {$/;"	s	file:
opp_tbl_info	mach/mt6795/mt_cpufreq_64.c	/^struct opp_tbl_info {$/;"	s	file:
opp_tbl_little_e1_0	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_freq_info opp_tbl_little_e1_0[] = {$/;"	v	typeref:struct:mt_cpu_freq_info	file:
opp_tbl_little_e1_1	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_freq_info opp_tbl_little_e1_1[] = {$/;"	v	typeref:struct:mt_cpu_freq_info	file:
opp_tbl_little_e1_2	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_freq_info opp_tbl_little_e1_2[] = {$/;"	v	typeref:struct:mt_cpu_freq_info	file:
opp_tbl_little_e2_0	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_freq_info opp_tbl_little_e2_0[] = {$/;"	v	typeref:struct:mt_cpu_freq_info	file:
opp_tbl_little_e2_1	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_freq_info opp_tbl_little_e2_1[] = {$/;"	v	typeref:struct:mt_cpu_freq_info	file:
opp_tbl_little_e2_2	mach/mt6795/mt_cpufreq.c	/^static struct mt_cpu_freq_info opp_tbl_little_e2_2[] = {$/;"	v	typeref:struct:mt_cpu_freq_info	file:
opp_tbls	mach/mt6795/mt_cpufreq_64.c	/^static struct opp_tbl_info opp_tbls[] = {$/;"	v	typeref:struct:opp_tbl_info	file:
opp_tbls_big	mach/mt6795/mt_cpufreq.c	/^static struct opp_tbl_info opp_tbls_big[2][3] = {$/;"	v	typeref:struct:opp_tbl_info	file:
opp_tbls_little	mach/mt6795/mt_cpufreq.c	/^static struct opp_tbl_info opp_tbls_little[2][3] = {$/;"	v	typeref:struct:opp_tbl_info	file:
ops	conn_md/include/conn_md.h	/^	CONN_MD_BRIDGE_OPS ops;$/;"	m	struct:_CONN_MD_USER_
ops	eccci/ccci_core.h	/^	struct ccci_modem_ops *ops;$/;"	m	struct:ccci_modem	typeref:struct:ccci_modem::ccci_modem_ops
ops	eccci/ccci_core.h	/^	struct ccci_port_ops *ops;$/;"	m	struct:ccci_port	typeref:struct:ccci_port::ccci_port_ops
ops	mach/mt6795/mt_clkmgr.c	/^    struct cg_clk_ops *ops;$/;"	m	struct:cg_clk	typeref:struct:cg_clk::cg_clk_ops	file:
ops	mach/mt6795/mt_clkmgr.c	/^    struct cg_grp_ops *ops;$/;"	m	struct:cg_grp	typeref:struct:cg_grp::cg_grp_ops	file:
ops	mach/mt6795/mt_clkmgr.c	/^    struct clkmux_ops *ops;$/;"	m	struct:clkmux	typeref:struct:clkmux::clkmux_ops	file:
ops	mach/mt6795/mt_clkmgr.c	/^    struct pll_ops *ops;$/;"	m	struct:pll	typeref:struct:pll::pll_ops	file:
ops	mach/mt6795/mt_clkmgr.c	/^    struct subsys_ops *ops;$/;"	m	struct:subsys	typeref:struct:subsys::subsys_ops	file:
ops	mach/mt6795/mt_clkmgr_64.c	/^    struct cg_clk_ops *ops;$/;"	m	struct:cg_clk	typeref:struct:cg_clk::cg_clk_ops	file:
ops	mach/mt6795/mt_clkmgr_64.c	/^    struct cg_grp_ops *ops;$/;"	m	struct:cg_grp	typeref:struct:cg_grp::cg_grp_ops	file:
ops	mach/mt6795/mt_clkmgr_64.c	/^    struct clkmux_ops *ops;$/;"	m	struct:clkmux	typeref:struct:clkmux::clkmux_ops	file:
ops	mach/mt6795/mt_clkmgr_64.c	/^    struct pll_ops *ops;$/;"	m	struct:pll	typeref:struct:pll::pll_ops	file:
ops	mach/mt6795/mt_clkmgr_64.c	/^    struct subsys_ops *ops;$/;"	m	struct:subsys	typeref:struct:subsys::subsys_ops	file:
ops	mach/mt6795/mt_cpufreq.c	/^	struct mt_cpu_dvfs_ops *ops;$/;"	m	struct:mt_cpu_dvfs	typeref:struct:mt_cpu_dvfs::mt_cpu_dvfs_ops	file:
ops	mach/mt6795/mt_cpufreq_64.c	/^	struct mt_cpu_dvfs_ops *ops;$/;"	m	struct:mt_cpu_dvfs	typeref:struct:mt_cpu_dvfs::mt_cpu_dvfs_ops	file:
ops	mach/mt6795/mt_ptp.c	/^	struct ptp_det_ops *ops;$/;"	m	struct:ptp_det	typeref:struct:ptp_det::ptp_det_ops	file:
ops	mach/mt6795/mt_ptp_64.c	/^	struct ptp_det_ops *ops;$/;"	m	struct:ptp_det	typeref:struct:ptp_det::ptp_det_ops	file:
ops	masp/mt6795/module/sec_mod.h	/^    const struct sec_ops *ops;$/;"	m	struct:sec_mod	typeref:struct:sec_mod::sec_ops
org_dram_data_rate	mach/mt6795/mt_dramc.c	/^int org_dram_data_rate = 0;$/;"	v
org_dram_data_rate	mach/mt6795/mt_dramc_64.c	/^int org_dram_data_rate = 0;$/;"	v
os_state	mach/mt6795/mt_dormant.c	/^typedef struct os_state {$/;"	s	file:
os_state	mach/mt6795/mt_dormant.c	/^} os_state;$/;"	t	typeref:struct:os_state	file:
oslar	mach/mt6795/mt_dormant.c	/^	unsigned oslar;		\/*       192  If oslsr[0] is 1, unlock before save\/restore *\/$/;"	m	struct:__anon276	file:
oslsr	mach/mt6795/mt_dormant.c	/^	unsigned const oslsr;	\/*       193  ignore                                       *\/$/;"	m	struct:__anon276	file:
ossrr	mach/mt6795/mt_dormant.c	/^	unsigned ossrr;		\/*       194  ignore                                       *\/$/;"	m	struct:__anon276	file:
out	aee/aed/aed.h	/^	__u64 out;$/;"	m	struct:aee_ioctl
out	conn_md/include/conn_md_dump.h	/^	uint16 out;$/;"	m	struct:_CONN_MD_DMP_MSG_LOG_
out_idx	dual_ccci/include/ccci_chrdev.h	/^    unsigned int out_idx;$/;"	m	struct:recv_array
over_max_cpu	mach/mt6795/mt_cpufreq.c	/^	int over_max_cpu;$/;"	m	struct:mt_cpu_dvfs	file:
over_max_cpu	mach/mt6795/mt_cpufreq_64.c	/^	int over_max_cpu;$/;"	m	struct:mt_cpu_dvfs	file:
overflow	mach/mt6795/include/mach/pmu_v7.h	/^    u32 overflow[NUMBER_OF_CPU];$/;"	m	struct:pmu_data
ownback_delay_ratio	eemcs/lte_main.c	/^KAL_UINT32 ownback_delay_ratio = 3;$/;"	v
owner	dual_ccci/ccmni_net.c	/^    void                *owner;$/;"	m	struct:__anon353	file:
owner	dual_ccci/ccmni_v2_net.c	/^    void                *owner;$/;"	m	struct:__anon355	file:
owner	dual_ccci/include/ccci_ipc.h	/^    void                    *owner;$/;"	m	struct:__anon369
p	masp/asf/asf_inc/bgn_export.h	/^    unsigned long *p;$/;"	m	struct:__anon474
p2burstQIdx	mach/mt6795/include/mach/camera_isp.h	/^    int                     p2burstQIdx;$/;"	m	struct:__anon221
p2dupCQIdx	mach/mt6795/camera_isp.c	/^    volatile MINT32 p2dupCQIdx; $/;"	m	struct:__anon40	file:
p2dupCQIdx	mach/mt6795/camera_isp.c	/^    volatile MINT32 p2dupCQIdx; $/;"	m	struct:__anon41	file:
p2dupCQIdx	mach/mt6795/include/mach/camera_isp.h	/^    int                     p2dupCQIdx;$/;"	m	struct:__anon221
pAddr	mach/mt6795/include/mach/camera_fdvt.h	/^    compat_uptr_t pAddr;$/;"	m	struct:__anon96
pAddr	mach/mt6795/include/mach/camera_fdvt.h	/^    unsigned int  *pAddr;$/;"	m	struct:__anon95
pBuf_kmalloc	mach/mt6795/camera_isp.c	/^static void *pBuf_kmalloc;$/;"	v	file:
pBuff	mach/mt6795/camera_fdvt.c	/^static u8 *pBuff = NULL;$/;"	v	file:
pCharDrv	mach/mt6795/include/mach/camera_sysram_imp.h	/^    struct cdev*            pCharDrv;$/;"	m	struct:__anon123	typeref:struct:__anon123::cdev
pData	mach/mt6795/camera_isp.c	/^    MUINT8 *pData;$/;"	m	struct:__anon44	file:
pData	mach/mt6795/include/mach/camera_fdvt.h	/^    compat_uptr_t pData;$/;"	m	struct:__anon96
pData	mach/mt6795/include/mach/camera_fdvt.h	/^    unsigned int  *pData;$/;"	m	struct:__anon95
pData	mach/mt6795/include/mach/camera_isp.h	/^    ISP_REG_STRUCT* pData;   $/;"	m	struct:__anon200
pData	mach/mt6795/include/mach/camera_isp.h	/^    compat_uptr_t pData;$/;"	m	struct:__anon227
pDataBuf	mach/mt6795/include/mach/mtk_nand.h	/^	u8*	pDataBuf;$/;"	m	struct:NAND_CMD
pExtend	mach/mt6795/include/mach/camera_isp.h	/^    compat_uptr_t           pExtend;$/;"	m	struct:__anon228
pExtend	mach/mt6795/include/mach/camera_isp.h	/^    unsigned char* pExtend;$/;"	m	struct:__anon216
pIPC_RPC_StreamBuffer_T	eemcs/eemcs_rpc.h	/^typedef IPC_RPC_StreamBuffer_T* pIPC_RPC_StreamBuffer_T;$/;"	t
pIspCallback	mach/mt6795/include/mach/camera_isp.h	/^typedef void (*pIspCallback)(void);$/;"	t
pIspCharDrv	mach/mt6795/camera_isp.c	/^static struct cdev *pIspCharDrv;$/;"	v	typeref:struct:cdev	file:
pIspClass	mach/mt6795/camera_isp.c	/^static struct class *pIspClass;$/;"	v	typeref:struct:class	file:
pLV_in	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_LV_T  *pLV_in;          \/\/ [IN]  CCCI_FS local variable$/;"	m	struct:CCCI_FS_PARA	file:
pLV_out	eemcs/eemcs_fs_ut.c	/^    FS_CCCI_LV_T  *pLV_out;         \/\/ [OUT] CCCI_FS local variable$/;"	m	struct:CCCI_FS_PARA	file:
pLog_kmalloc	mach/mt6795/camera_isp.c	/^static void *pLog_kmalloc;$/;"	v	file:
pMT6573FDVTRDBuff	mach/mt6795/camera_fdvt.c	/^static MT6573FDVTDBuffRegMap pMT6573FDVTRDBuff;$/;"	v	file:
pMT6573FDVTWRBuff	mach/mt6795/camera_fdvt.c	/^static MT6573FDVTDBuffRegMap pMT6573FDVTWRBuff;$/;"	v	file:
pMemNode	mach/mt6795/include/mach/camera_sysram_imp.h	/^    SYSRAM_MEM_NODE_STRUCT* const   pMemNode;$/;"	m	struct:__anon126
pNext	mach/mt6795/include/mach/camera_isp.h	/^    struct _cq0b_ring_cmd_st_ *pNext;$/;"	m	struct:_cq0b_ring_cmd_st_	typeref:struct:_cq0b_ring_cmd_st_::_cq0b_ring_cmd_st_
pNext	mach/mt6795/include/mach/camera_isp.h	/^    struct _cq_ring_cmd_st_ *pNext;$/;"	m	struct:_cq_ring_cmd_st_	typeref:struct:_cq_ring_cmd_st_::_cq_ring_cmd_st_
pNext	mach/mt6795/include/mach/camera_sysram_imp.h	/^    struct SYSRAM_MEM_NODE* pNext;$/;"	m	struct:SYSRAM_MEM_NODE	typeref:struct:SYSRAM_MEM_NODE::SYSRAM_MEM_NODE
pPrev	mach/mt6795/include/mach/camera_sysram_imp.h	/^    struct SYSRAM_MEM_NODE* pPrev;$/;"	m	struct:SYSRAM_MEM_NODE	typeref:struct:SYSRAM_MEM_NODE::SYSRAM_MEM_NODE
pTbl_RTBuf	mach/mt6795/camera_isp.c	/^static int *pTbl_RTBuf;$/;"	v	file:
pTci	masp/mt6795/mach/hacc_tee_req.c	/^static dapc_tciMessage_t *pTci  = NULL;$/;"	v	file:
pWmtCfg	wmt_ccci/wmt_cfg_parser.h	/^	const struct firmware *pWmtCfg;$/;"	m	struct:_WMT_PARSER_CONF_FOR_CCCI_	typeref:struct:_WMT_PARSER_CONF_FOR_CCCI_::firmware
p_big_volt	mach/mt6795/mt_cpufreq.c	/^static unsigned char *p_big_volt;$/;"	v	file:
p_cpu_oppidx	mach/mt6795/mt_cpufreq.c	/^static unsigned char *p_cpu_oppidx;$/;"	v	file:
p_dvfs_state	mach/mt6795/mt_cpufreq.c	/^static unsigned char *p_dvfs_state;$/;"	v	file:
p_little_volt	mach/mt6795/mt_cpufreq.c	/^static unsigned char *p_little_volt;$/;"	v	file:
p_msg_dmp_sys	conn_md/include/conn_md.h	/^	P_CONN_MD_DMP_MSG_LOG p_msg_dmp_sys;$/;"	m	struct:_CONN_MD_STRUCT_
p_pmu	mach/mt6795/mt_mon.c	/^struct arm_pmu *p_pmu;$/;"	v	typeref:struct:arm_pmu
p_ptp_big_volt	mach/mt6795/mt_ptp.c	/^static unsigned long long *p_ptp_big_volt;$/;"	v	file:
p_ptp_gpu_volt	mach/mt6795/mt_ptp.c	/^static unsigned long long *p_ptp_gpu_volt;$/;"	v	file:
p_ptp_little_volt	mach/mt6795/mt_ptp.c	/^static unsigned long long *p_ptp_little_volt;$/;"	v	file:
p_ptp_state	mach/mt6795/mt_ptp.c	/^static unsigned char *p_ptp_state;$/;"	v	file:
p_ptp_temp	mach/mt6795/mt_ptp.c	/^static signed int *p_ptp_temp;$/;"	v	file:
p_rng	masp/asf/asf_inc/rsa_def.h	/^    void *p_rng;    $/;"	m	struct:__anon504
p_task	conn_md/include/conn_md.h	/^	struct task_struct *p_task;$/;"	m	struct:_CONN_MD_STRUCT_	typeref:struct:_CONN_MD_STRUCT_::task_struct
pa	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^	unsigned long pa;$/;"	m	struct:__anon251
pa	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    unsigned int pa;$/;"	m	struct:__anon249
packet_info_t	dual_ccci/include/ccmni_pfp.h	/^} packet_info_t;$/;"	t	typeref:struct:_packet_info_t
pad	aee/aed/aed.h	/^	__u32 pad;$/;"	m	struct:aee_ioctl
pad	masp/asf/asf_inc/rsa_def.h	/^    int pad;  $/;"	m	struct:__anon504
padding	masp/asf/asf_inc/sec_secroimg.h	/^    AND_SECROIMG_PADDING_T                  padding;$/;"	m	struct:__anon491
padding	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int padding;$/;"	m	struct:_SEC_EXTENSTION_HASH_ONLY_64
padding	masp/asf/core/alg_sha1.c	/^static const uchar padding[64] =$/;"	v	file:
padding1	dual_ccci/include/ccci_md.h	/^    unsigned char padding1[3];$/;"	m	struct:cores_sleep_info
padding1	mach/mt6795/mt_cpuidle.c	/^	const char padding1[116];$/;"	m	struct:__anon263	file:
padding1	mach/mt6795/mt_cpuidle64.c	/^	const char padding1[116];$/;"	m	struct:__anon8	file:
padding1	mach/mt6795/mt_dormant.c	/^    const char padding1[116];$/;"	m	struct:__anon279	file:
padding2	dual_ccci/include/ccci_md.h	/^    unsigned char padding2[3];$/;"	m	struct:cores_sleep_info
padding3	mach/mt6795/mt_cpuidle.c	/^	const char padding3[512];                           \/* 0xD00 *\/$/;"	m	struct:__anon263	file:
padding3	mach/mt6795/mt_cpuidle64.c	/^	const char padding3[256];                           \/* 0xD00 *\/$/;"	m	struct:__anon8	file:
padding3	mach/mt6795/mt_dormant.c	/^    const char padding3[512];                           \/* 0xD00 *\/$/;"	m	struct:__anon279	file:
padding4	mach/mt6795/mt_cpuidle.c	/^	const char padding4[176];$/;"	m	struct:__anon263	file:
padding4	mach/mt6795/mt_cpuidle64.c	/^	const char padding4[176];$/;"	m	struct:__anon8	file:
padding4	mach/mt6795/mt_dormant.c	/^    const char padding4[176];$/;"	m	struct:__anon279	file:
page_count	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned int                page_count;$/;"	m	struct:__anon521
page_count	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned int                page_count;$/;"	m	struct:__anon517
page_size	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned short              page_size; $/;"	m	struct:__anon521
page_size	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned short              page_size; $/;"	m	struct:__anon517
panic_blk	aee/aed/aed-debug.c	/^static struct notifier_block panic_blk = {$/;"	v	typeref:struct:notifier_block	file:
panic_blk	aee/ipanic/ipanic_rom.c	/^static struct notifier_block panic_blk = {$/;"	v	typeref:struct:notifier_block	file:
panic_test	aee/aed/aed-debug.c	/^static struct notifier_block panic_test = {$/;"	v	typeref:struct:notifier_block	file:
paniclog	mach/mt6795/include/mach/paniclog.h	/^struct paniclog {$/;"	s
paniclog_copy_and_clear	mach/mt6795/include/mach/paniclog.h	64;"	d
paniclog_end	mach/mt6795/include/mach/paniclog.h	56;"	d
paniclog_is_available	mach/mt6795/include/mach/paniclog.h	62;"	d
paniclog_ptree_store	mach/mt6795/include/mach/paniclog.h	58;"	d
paniclog_stack_store	mach/mt6795/include/mach/paniclog.h	60;"	d
paniclog_start	mach/mt6795/include/mach/paniclog.h	54;"	d
para_num	eccci/port_kernel.h	/^	u32 para_num;$/;"	m	struct:rpc_buffer
param1	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^    unsigned long int   param1;$/;"	m	struct:__anon23
param1	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	unsigned long int 	param1;$/;"	m	struct:__anon21
param1	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^    unsigned long int   param1;$/;"	m	struct:__anon34
param1	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	unsigned long int 	param1;$/;"	m	struct:__anon32
param1	wmt_ccci/wmt_cfg_parser.c	/^	char *param1;$/;"	m	struct:parse_data	file:
param2	mach/mt6795/hiau_ml/sound/inc/external_codec_driver.h	/^    unsigned long int   param2;$/;"	m	struct:__anon23
param2	mach/mt6795/hiau_ml/sound/inc/yusu_android_speaker.h	/^	unsigned long int 	param2;$/;"	m	struct:__anon21
param2	mach/mt6795/irmn6795_hiau_64/sound/inc/external_codec_driver.h	/^    unsigned long int   param2;$/;"	m	struct:__anon34
param2	mach/mt6795/irmn6795_hiau_64/sound/inc/yusu_android_speaker.h	/^	unsigned long int 	param2;$/;"	m	struct:__anon32
param2	wmt_ccci/wmt_cfg_parser.c	/^	char *param2;$/;"	m	struct:parse_data	file:
param3	wmt_ccci/wmt_cfg_parser.c	/^	char *param3;$/;"	m	struct:parse_data	file:
param_get_mrdump_device	aee/mrdump/mrdump_full.c	/^static int param_get_mrdump_device(char *buffer, const struct kernel_param *kp)$/;"	f	file:
param_get_mrdump_fstype	aee/mrdump/mrdump_full.c	/^static int param_get_mrdump_fstype(char *buffer, const struct kernel_param *kp)$/;"	f	file:
param_ops_mrdump_device	aee/mrdump/mrdump_full.c	/^struct kernel_param_ops param_ops_mrdump_device = {$/;"	v	typeref:struct:kernel_param_ops
param_ops_mrdump_enable	aee/mrdump/mrdump_full.c	/^struct kernel_param_ops param_ops_mrdump_enable = {$/;"	v	typeref:struct:kernel_param_ops
param_ops_mrdump_fstype	aee/mrdump/mrdump_full.c	/^struct kernel_param_ops param_ops_mrdump_fstype = {$/;"	v	typeref:struct:kernel_param_ops
param_ops_mrdump_lbaooo	aee/mrdump/mrdump_full.c	/^struct kernel_param_ops param_ops_mrdump_lbaooo = {$/;"	v	typeref:struct:kernel_param_ops
param_set_mrdump_device	aee/mrdump/mrdump_full.c	/^static int param_set_mrdump_device(const char *val, const struct kernel_param *kp)$/;"	f	file:
param_set_mrdump_enable	aee/mrdump/mrdump_full.c	/^static int param_set_mrdump_enable(const char *val, const struct kernel_param *kp)$/;"	f	file:
param_set_mrdump_fstype	aee/mrdump/mrdump_full.c	/^static int param_set_mrdump_fstype(const char *val, const struct kernel_param *kp)$/;"	f	file:
param_set_mrdump_lbaooo	aee/mrdump/mrdump_full.c	/^static int param_set_mrdump_lbaooo(const char *val, const struct kernel_param *kp)$/;"	f	file:
parameters	dual_ccci/include/ccci_layer.h	/^            unsigned int parameters[3];$/;"	m	struct:dump_debug_info::__anon391::__anon392
parameters	dual_ccci/include/ccci_layer.h	/^            unsigned int parameters[3];$/;"	m	struct:dump_debug_info::__anon391::__anon394
parameters	dual_ccci/include/ccci_md.h	/^    unsigned int  parameters[3];$/;"	m	struct:_ex_assert_fail_t
parameters	eccci/ccci_core.h	/^			unsigned int parameters[3];$/;"	m	struct:dump_debug_info::__anon437::__anon438
parameters	eccci/ccci_core.h	/^			unsigned int parameters[3];$/;"	m	struct:dump_debug_info::__anon437::__anon440
parameters	eccci/ccci_core.h	/^	u32  parameters[3];$/;"	m	struct:_ex_assert_fail_t
parameters	eemcs/eemcs_expt.h	/^			unsigned int parameters[3];$/;"	m	struct:dump_debug_info::__anon345::__anon346
parameters	eemcs/eemcs_expt.h	/^			unsigned int parameters[3];$/;"	m	struct:dump_debug_info::__anon345::__anon348
parameters	eemcs/eemcs_expt.h	/^	unsigned int  parameters[3];$/;"	m	struct:_ex_assert_fail_t
parse_data	wmt_ccci/wmt_cfg_parser.c	/^struct parse_data {$/;"	s	file:
parse_data_state	dual_ccci/include/ccmni_pfp.h	/^    enum unframe_state_t parse_data_state;$/;"	m	struct:_packet_info_t	typeref:enum:_packet_info_t::unframe_state_t
parse_dfo_tag	mach/mt6795/mt_devs.c	/^static void parse_dfo_tag(struct tag *t)$/;"	f	file:
parse_tag_devinfo_data_fixup	mach/mt6795/mt_devs.c	/^static int __init parse_tag_devinfo_data_fixup(const struct tag *tags)$/;"	f	file:
parser	wmt_ccci/wmt_cfg_parser.c	/^	int (*parser) (P_WMT_PARSER_CONF_FOR_CCCI pWmtCcci, const struct parse_data *data,$/;"	m	struct:parse_data	file:
part2pl	masp/asf/core/sec_dev_util.c	/^char* part2pl (char* part_name)$/;"	f
partsize	aee/ipanic/ipanic.h	/^	u32 partsize;		\/* expdb partition totoal size *\/$/;"	m	struct:ipanic_header
pasr_is_valid	mach/mt6795/mt_dramc.c	/^bool pasr_is_valid(void)$/;"	f
pasr_is_valid	mach/mt6795/mt_dramc_64.c	/^bool pasr_is_valid(void)$/;"	f
pause	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	enum tl_spi_pause_mode pause;$/;"	m	struct:mt_tl_chip_conf	typeref:enum:mt_tl_chip_conf::tl_spi_pause_mode
pb_resvered	dual_ccci/include/ccci_ipc.h	/^   uint8       pb_resvered; $/;"	m	struct:__anon364
pb_resvered	eccci/port_ipc.h	/^   u8   pb_resvered; $/;"	m	struct:peer_buff
pb_resvered	eemcs/eemcs_ipc.h	/^   uint8   	pb_resvered; $/;"	m	struct:__anon311
pc	aee/common/wdt-atf.c	/^    __u64    pc;$/;"	m	struct:atf_aee_regs	file:
pc	mach/mt6795/include/mach/mt_reg_dump.h	/^	unsigned int pc;$/;"	m	struct:mt_reg_dump
pcdev_isp	mach/mt6795/isp.c	/^static struct cdev *pcdev_isp = NULL;$/;"	v	typeref:struct:cdev	file:
pclass_isp	mach/mt6795/isp.c	/^static struct class *pclass_isp = NULL;$/;"	v	typeref:struct:class	file:
pclk	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint32 pclk;                \/\/current pclk$/;"	m	struct:imgsensor_struct
pclk	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint32 pclk;                \/\/record different mode's pclk$/;"	m	struct:imgsensor_mode_struct
pcmd_buf	mach/mt6795/isp.c	/^static u8 *pcmd_buf = NULL;$/;"	v	file:
pcsr	mach/mt6795/mt_dormant.c	/^	unsigned pcsr;		\/*        40  ignore                                       *\/$/;"	m	struct:__anon276	file:
pdata_multimedia	mach/mt6795/mt_devs.c	/^static struct android_pmem_platform_data  pdata_multimedia = {$/;"	v	typeref:struct:android_pmem_platform_data	file:
pdata_vmultimedia	mach/mt6795/mt_devs.c	/^static struct android_vmem_platform_data  pdata_vmultimedia = {$/;"	v	typeref:struct:android_vmem_platform_data	file:
pdn	mach/mt6795/include/mach/i2c.h	/^	u16 pdn;	\/* MTK clock id *\/$/;"	m	struct:mt_i2c_data
pdn_mask	mach/mt6795/mt_clkmgr.c	/^    unsigned int pdn_mask;$/;"	m	struct:clkmux	file:
pdn_mask	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int pdn_mask;$/;"	m	struct:clkmux	file:
pdrv	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    struct platform_driver pdrv;$/;"	m	struct:hps_ctxt_struct	typeref:struct:hps_ctxt_struct::platform_driver
pdu_len	dual_ccci/include/ccci_ipc.h	/^   uint16    pdu_len; $/;"	m	struct:__anon364
pdu_len	eccci/port_ipc.h	/^   u16	pdu_len; $/;"	m	struct:peer_buff
pdu_len	eemcs/eemcs_ipc.h	/^   uint16	pdu_len; $/;"	m	struct:__anon311
peer_buff	eccci/port_ipc.h	/^typedef struct peer_buff {$/;"	s
peer_buff_ptr	dual_ccci/include/ccci_ipc.h	/^    peer_buff_struct     *peer_buff_ptr;$/;"	m	struct:ipc_ilm_struct
peer_buff_ptr	eccci/port_ipc.h	/^    struct peer_buff *peer_buff_ptr;$/;"	m	struct:__anon452	typeref:struct:__anon452::peer_buff
peer_buff_ptr	eccci/port_ipc.h	/^    u32 peer_buff_ptr;$/;"	m	struct:ccci_ipc_ilm
peer_buff_ptr	eemcs/eemcs_ipc.h	/^    peer_buff_struct     *peer_buff_ptr;$/;"	m	struct:ipc_ilm_struct
peer_buff_struct	dual_ccci/include/ccci_ipc.h	/^}peer_buff_struct ;$/;"	t	typeref:struct:__anon364
peer_buff_struct	eccci/port_ipc.h	/^} __attribute__ ((packed)) peer_buff_struct;$/;"	t	typeref:struct:peer_buff
peer_buff_struct	eemcs/eemcs_ipc.h	/^}peer_buff_struct ;$/;"	t	typeref:struct:__anon311
peer_wake_lock	eccci/modem_cldma.h	/^	struct wake_lock peer_wake_lock;$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::wake_lock
peer_wakelock_name	eccci/modem_cldma.h	/^	char   peer_wakelock_name[32];$/;"	m	struct:md_cd_ctrl
pending	mach/mt6795/mt_cpuidle.c	/^	struct set_and_clear_regs pending;                  \/* 0x200 *\/$/;"	m	struct:__anon263	typeref:struct:__anon263::set_and_clear_regs	file:
pending	mach/mt6795/mt_cpuidle64.c	/^	struct set_and_clear_regs pending;                  \/* 0x200 *\/$/;"	m	struct:__anon8	typeref:struct:__anon8::set_and_clear_regs	file:
pending	mach/mt6795/mt_dormant.c	/^    struct set_and_clear_regs pending;                  \/* 0x200 *\/$/;"	m	struct:__anon279	typeref:struct:__anon279::set_and_clear_regs	file:
pending_data_flag	dual_ccci/include/ccmni_pfp.h	/^    int pending_data_flag;$/;"	m	struct:__anon383
per_cpu_get_bt	aee/aed/aed-process.c	/^static void per_cpu_get_bt(void *info)$/;"	f	file:
percentage	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^    kal_int32 percentage;$/;"	m	struct:_BATTERY_PROFILE_STRUC
percentage	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^    kal_int32 percentage;$/;"	m	struct:_BATTERY_PROFILE_STRUC
percpu_base	mach/mt6795/mt_cpuidle.c	/^	void __percpu __iomem **percpu_base;$/;"	m	union:gic_base	file:
percpu_base	mach/mt6795/mt_cpuidle64.c	/^	void __percpu __iomem **percpu_base;$/;"	m	union:gic_base	file:
perf_cfg	mach/mt6795/include/mach/pmu_v7.h	/^    struct pmu_cfg  perf_cfg;$/;"	m	struct:arm_pmu	typeref:struct:arm_pmu::pmu_cfg
perf_data	mach/mt6795/include/mach/pmu_v7.h	/^    struct pmu_data perf_data;$/;"	m	struct:arm_pmu	typeref:struct:arm_pmu::pmu_data
perf_tst_case_e	eemcs/lte_dev_test_at.h	/^}perf_tst_case_e;$/;"	t	typeref:enum:_perf_tst_case
performance	mach/mt6795/include/mach/mt_cpufreq.h	/^	unsigned int performance;$/;"	m	struct:mt_cpu_power_tbl
peri_dcm	mach/mt6795/mt_dcm.c	/^static unsigned int peri_dcm = 0;$/;"	v	file:
peri_dcm	mach/mt6795/mt_dcm_64.c	/^static unsigned int peri_dcm = 0;$/;"	v	file:
peripheral_id	mach/mt6795/mt_cpuidle.c	/^	unsigned const int peripheral_id[4];                \/* 0xFE0 *\/$/;"	m	struct:__anon263	file:
peripheral_id	mach/mt6795/mt_cpuidle64.c	/^	unsigned const int peripheral_id[4];                \/* 0xFE0 *\/$/;"	m	struct:__anon8	file:
peripheral_id	mach/mt6795/mt_dormant.c	/^    unsigned const int peripheral_id[4];                \/* 0xFE0 *\/$/;"	m	struct:__anon279	file:
pfn_is_nosave	mach/mt6795/cpu_hibernate.c	/^int pfn_is_nosave(unsigned long pfn)$/;"	f
pfn_is_nosave	mach/mt6795/hibernate64.c	/^int pfn_is_nosave(unsigned long pfn)$/;"	f
pfp_frame	dual_ccci/ccmni_pfp.c	/^EXPORT_SYMBOL(pfp_frame);$/;"	v
pfp_frame	dual_ccci/ccmni_pfp.c	/^frame_info_t pfp_frame(unsigned char* raw_data, unsigned char* cooked_data, int cooked_size, int frame_flag, int ccmni_inx)$/;"	f
pfp_reset	dual_ccci/ccmni_pfp.c	/^void pfp_reset(int ccmni_inx)$/;"	f
pfp_unframe	dual_ccci/ccmni_pfp.c	/^EXPORT_SYMBOL(pfp_unframe);$/;"	v
pfp_unframe	dual_ccci/ccmni_pfp.c	/^packet_info_t pfp_unframe(unsigned char* cooked_data, int cooked_data_buf_size,$/;"	f
pftracer_init	mach/mt6795/pftracer.c	/^arch_initcall(pftracer_init);$/;"	v
pftracer_init	mach/mt6795/pftracer.c	/^static int __init pftracer_init(void)$/;"	f	file:
pftracer_notifier	mach/mt6795/pftracer.c	/^static struct notifier_block __cpuinitdata pftracer_notifier = {$/;"	v	typeref:struct:__cpuinitdata	file:
phase	mach/mt6795/mt_cpufreq.c	/^	enum pmic_wrap_phase_id phase;$/;"	m	struct:pmic_wrap_setting	typeref:enum:pmic_wrap_setting::pmic_wrap_phase_id	file:
phase	mach/mt6795/mt_cpufreq_64.c	/^	enum pmic_wrap_phase_id phase;$/;"	m	struct:pmic_wrap_setting	typeref:enum:pmic_wrap_setting::pmic_wrap_phase_id	file:
phys	mach/mt6795/include/mach/hw_watchpoint.h	/^    unsigned int phys;$/;"	m	struct:wp_event
phys_reset_t	mach/mt6795/hibernate64.c	/^typedef void (*phys_reset_t)(unsigned long);$/;"	t	file:
phys_reset_t	mach/mt6795/swsusp.c	/^typedef void (*phys_reset_t)(unsigned long);$/;"	t	file:
pid	aee/aed/aed.h	/^		int pid;	\/* process id *\/$/;"	m	union:__anon427::__anon428
pid	aee/aed/aed.h	/^	__u32 pid;$/;"	m	struct:aee_ioctl
pid	dual_ccci/include/ccci_chrdev.h	/^    pid_t                    pid;$/;"	m	struct:_ccci_vir_client
pid	dual_ccci/include/ccci_chrdev.h	/^    pid_t                pid;$/;"	m	struct:ccci_dev_client
pid	mach/mt6795/include/mach/camera_sysram_imp.h	/^    pid_t   pid;                    \/\/ thread id$/;"	m	struct:__anon122
pid	mach/mt6795/mt_dormant.c	/^	unsigned const pid[8];	\/* 1012-1019  Read only                                    *\/$/;"	m	struct:__anon276	file:
pkt_cnt	eemcs/eemcs_expt.h	/^    atomic_t            pkt_cnt;$/;"	m	struct:EEMCS_EXCEPTION_RECORD_st
pkt_cnt	eemcs/lte_dev_test_at.h	/^	kal_uint32			pkt_cnt;$/;"	m	struct:_athif_dl_perf_que
pkt_data	dual_ccci/include/ccmni_pfp.h	/^    unsigned char *pkt_data;$/;"	m	struct:_complete_ippkt_t
pkt_handler	eemcs/lte_hif_sdio.h	/^	SDIO_TXRXWORK_RESP		(*pkt_handler)(KAL_UINT32 qNo) ;$/;"	m	struct:SDIO_PROC_QUEUE_HANDLE
pkt_head	eemcs/lte_dev_test_lib.h	/^	AT_PKT_HEADER pkt_head;$/;"	m	struct:_recv_fragment_ctrl
pkt_len	eemcs/lte_dev_test_at.h	/^    kal_uint32 pkt_len[16];$/;"	m	struct:_athif_sdio_set_dlq_pkt
pkt_list	dual_ccci/include/ccmni_pfp.h	/^    complete_ippkt_t    *pkt_list;$/;"	m	struct:_packet_info_t
pkt_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 pkt_num;$/;"	m	struct:_athif_sdio_set_dlq_pkt
pkt_num_check	eemcs/lte_hif_sdio.h	/^	KAL_UINT32	(*pkt_num_check)(KAL_UINT32 qNo) ;$/;"	m	struct:SDIO_PROC_QUEUE_HANDLE
pkt_size	dual_ccci/include/ccmni_pfp.h	/^    int            pkt_size;   $/;"	m	struct:_complete_ippkt_t
pkt_size	dual_ccci/include/ccmni_pfp.h	/^    int pkt_size;$/;"	m	struct:_ccmni_record_t
pl2mtd	masp/asf/core/sec_mtd_util.c	/^char* pl2mtd (char* part_name)$/;"	f
pl2part	masp/asf/core/sec_dev_util.c	/^char* pl2part (char* part_name)$/;"	f
pl2usif	masp/asf/core/sec_usif_util.c	/^char* pl2usif (char* part_name)$/;"	f
plat_dev	eccci/ccci_core.h	/^	struct platform_device *plat_dev;$/;"	m	struct:ccci_modem	typeref:struct:ccci_modem::platform_device
platform	eemcs/eemcs_boot.h	/^	KAL_UINT8 platform[16];	        \/* MT6573_S01 or MT6573_S02 *\/$/;"	m	struct:__anon335
platform	eemcs/eemcs_boot.h	/^    char *platform;	    \/* MT6573_S00(MT6573E1) or MT6573_S01(MT6573E2) *\/$/;"	m	struct:__anon333
platform_H	dual_ccci/include/ccci_md.h	/^    int platform_H;$/;"	m	struct:_modem_runtime_info_tag
platform_L	dual_ccci/include/ccci_md.h	/^    int platform_L;            \/\/Hardware platform string. ex: 'TK6516E0'$/;"	m	struct:_modem_runtime_info_tag
platform_call	dual_ccci/include/ccci_layer.h	/^    void (*platform_call)(void *data);$/;"	m	struct:dump_debug_info
platform_call	eccci/ccci_core.h	/^	void (*platform_call)(void *data);$/;"	m	struct:dump_debug_info
platform_call	eemcs/eemcs_expt.h	/^	void (*platform_call)(void *data);$/;"	m	struct:dump_debug_info
platform_data	dual_ccci/include/ccci_layer.h	/^    void *platform_data;$/;"	m	struct:dump_debug_info
platform_data	eccci/ccci_core.h	/^	void *platform_data;$/;"	m	struct:dump_debug_info
platform_data	eemcs/eemcs_expt.h	/^	void *platform_data;$/;"	m	struct:dump_debug_info
platform_do_lowpower	mach/mt6795/hotplug.c	/^static inline void platform_do_lowpower(unsigned int cpu, int *spurious)$/;"	f	file:
platform_restore_context	mach/mt6795/mt_dormant.c	/^static void platform_restore_context(void)$/;"	f	file:
platform_save_context	mach/mt6795/mt_dormant.c	/^static void platform_save_context(void)$/;"	f	file:
pll	mach/mt6795/mt_clkmgr.c	/^    struct pll *pll;$/;"	m	struct:clkmux	typeref:struct:clkmux::pll	file:
pll	mach/mt6795/mt_clkmgr.c	/^struct pll {$/;"	s	file:
pll	mach/mt6795/mt_clkmgr_64.c	/^    struct pll *pll;$/;"	m	struct:clkmux	typeref:struct:clkmux::pll	file:
pll	mach/mt6795/mt_clkmgr_64.c	/^struct pll {$/;"	s	file:
pll_disable_internal	mach/mt6795/mt_clkmgr.c	/^static inline int pll_disable_internal(struct pll *pll, char *name)$/;"	f	file:
pll_disable_internal	mach/mt6795/mt_clkmgr_64.c	/^static inline int pll_disable_internal(struct pll *pll, char *name)$/;"	f	file:
pll_disable_locked	mach/mt6795/mt_clkmgr.c	/^static int pll_disable_locked(struct pll *pll)$/;"	f	file:
pll_disable_locked	mach/mt6795/mt_clkmgr_64.c	/^static int pll_disable_locked(struct pll *pll)$/;"	f	file:
pll_dump_regs	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(pll_dump_regs);$/;"	v
pll_dump_regs	mach/mt6795/mt_clkmgr.c	/^int pll_dump_regs(int id, unsigned int *ptr)$/;"	f
pll_dump_regs	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(pll_dump_regs);$/;"	v
pll_dump_regs	mach/mt6795/mt_clkmgr_64.c	/^int pll_dump_regs(int id, unsigned int *ptr)$/;"	f
pll_enable_internal	mach/mt6795/mt_clkmgr.c	/^static inline int pll_enable_internal(struct pll *pll, char *name)$/;"	f	file:
pll_enable_internal	mach/mt6795/mt_clkmgr_64.c	/^static inline int pll_enable_internal(struct pll *pll, char *name)$/;"	f	file:
pll_enable_locked	mach/mt6795/mt_clkmgr.c	/^static int pll_enable_locked(struct pll *pll)$/;"	f	file:
pll_enable_locked	mach/mt6795/mt_clkmgr_64.c	/^static int pll_enable_locked(struct pll *pll)$/;"	f	file:
pll_fsel	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(pll_fsel);$/;"	v
pll_fsel	mach/mt6795/mt_clkmgr.c	/^int pll_fsel(int id, unsigned int value)$/;"	f
pll_fsel	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(pll_fsel);$/;"	v
pll_fsel	mach/mt6795/mt_clkmgr_64.c	/^int pll_fsel(int id, unsigned int value)$/;"	f
pll_fsel_locked	mach/mt6795/mt_clkmgr.c	/^static int pll_fsel_locked(struct pll *pll, unsigned int value)$/;"	f	file:
pll_fsel_locked	mach/mt6795/mt_clkmgr_64.c	/^static int pll_fsel_locked(struct pll *pll, unsigned int value)$/;"	f	file:
pll_fsel_proc_fops	mach/mt6795/mt_clkmgr.c	/^static const struct file_operations pll_fsel_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
pll_fsel_proc_fops	mach/mt6795/mt_clkmgr_64.c	/^static const struct file_operations pll_fsel_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
pll_fsel_read	mach/mt6795/mt_clkmgr.c	/^static int pll_fsel_read(struct seq_file *m, void *v)$/;"	f	file:
pll_fsel_read	mach/mt6795/mt_clkmgr_64.c	/^static int pll_fsel_read(struct seq_file *m, void *v)$/;"	f	file:
pll_fsel_write	mach/mt6795/mt_clkmgr.c	/^static int pll_fsel_write(struct file *file, const char __user *buffer, $/;"	f	file:
pll_fsel_write	mach/mt6795/mt_clkmgr_64.c	/^static int pll_fsel_write(struct file *file, const char __user *buffer, $/;"	f	file:
pll_get_name	mach/mt6795/mt_clkmgr.c	/^const char* pll_get_name(int id)$/;"	f
pll_get_name	mach/mt6795/mt_clkmgr_64.c	/^const char* pll_get_name(int id)$/;"	f
pll_get_state_op	mach/mt6795/mt_clkmgr.c	/^static int pll_get_state_op(struct pll *pll)$/;"	f	file:
pll_get_state_op	mach/mt6795/mt_clkmgr_64.c	/^static int pll_get_state_op(struct pll *pll)$/;"	f	file:
pll_hp_switch_off	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(pll_hp_switch_off);$/;"	v
pll_hp_switch_off	mach/mt6795/mt_clkmgr.c	/^int pll_hp_switch_off(int id, int hp_off)$/;"	f
pll_hp_switch_off	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(pll_hp_switch_off);$/;"	v
pll_hp_switch_off	mach/mt6795/mt_clkmgr_64.c	/^int pll_hp_switch_off(int id, int hp_off)$/;"	f
pll_hp_switch_on	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(pll_hp_switch_on);$/;"	v
pll_hp_switch_on	mach/mt6795/mt_clkmgr.c	/^int pll_hp_switch_on(int id, int hp_on)$/;"	f
pll_hp_switch_on	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(pll_hp_switch_on);$/;"	v
pll_hp_switch_on	mach/mt6795/mt_clkmgr_64.c	/^int pll_hp_switch_on(int id, int hp_on)$/;"	f
pll_id	mach/mt6795/include/mach/mt_freqhopping.h	/^	unsigned int  pll_id;$/;"	m	struct:freqhopping_ioctl
pll_is_on	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(pll_is_on);$/;"	v
pll_is_on	mach/mt6795/mt_clkmgr.c	/^int pll_is_on(int id)$/;"	f
pll_is_on	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(pll_is_on);$/;"	v
pll_is_on	mach/mt6795/mt_clkmgr_64.c	/^int pll_is_on(int id)$/;"	f
pll_ops	mach/mt6795/mt_clkmgr.c	/^struct pll_ops {$/;"	s	file:
pll_ops	mach/mt6795/mt_clkmgr_64.c	/^struct pll_ops {$/;"	s	file:
pll_setting_num	mach/mt6795/include/mach/mt_dramc.h	/^    unsigned int pll_setting_num;$/;"	m	struct:__anon91
pll_stat_proc_fops	mach/mt6795/mt_clkmgr.c	/^static const struct file_operations pll_stat_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
pll_stat_proc_fops	mach/mt6795/mt_clkmgr_64.c	/^static const struct file_operations pll_stat_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
pll_stat_read	mach/mt6795/mt_clkmgr.c	/^static int pll_stat_read(struct seq_file *m, void *v)$/;"	f	file:
pll_stat_read	mach/mt6795/mt_clkmgr_64.c	/^static int pll_stat_read(struct seq_file *m, void *v)$/;"	f	file:
pll_status	mach/mt6795/include/mach/mt_freqhopping.h	/^	unsigned int	pll_status;$/;"	m	struct:__anon86
pll_test_proc_fops	mach/mt6795/mt_clkmgr.c	/^static const struct file_operations pll_test_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
pll_test_proc_fops	mach/mt6795/mt_clkmgr_64.c	/^static const struct file_operations pll_test_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
pll_test_read	mach/mt6795/mt_clkmgr.c	/^static int pll_test_read(struct seq_file *m, void *v)$/;"	f	file:
pll_test_read	mach/mt6795/mt_clkmgr_64.c	/^static int pll_test_read(struct seq_file *m, void *v)$/;"	f	file:
pll_test_write	mach/mt6795/mt_clkmgr.c	/^static int pll_test_write(struct file *file, const char __user *buffer, $/;"	f	file:
pll_test_write	mach/mt6795/mt_clkmgr_64.c	/^static int pll_test_write(struct file *file, const char __user *buffer, $/;"	f	file:
plls	mach/mt6795/mt_clkmgr.c	/^static struct pll plls[NR_PLLS] = {$/;"	v	typeref:struct:pll	file:
plls	mach/mt6795/mt_clkmgr.c	/^static struct pll plls[NR_PLLS];$/;"	v	typeref:struct:pll	file:
plls	mach/mt6795/mt_clkmgr_64.c	/^static struct pll plls[NR_PLLS] = {$/;"	v	typeref:struct:pll	file:
plls	mach/mt6795/mt_clkmgr_64.c	/^static struct pll plls[NR_PLLS];$/;"	v	typeref:struct:pll	file:
pm_callback_t	mach/mt6795/include/mach/board.h	/^typedef void (*pm_callback_t)(pm_message_t state, void *data);$/;"	t
pmem_disp_int	mach/mt6795/include/mach/md32_ipi.h	/^    unsigned int pmem_disp_int :1;$/;"	m	struct:reg_md32_to_host_ipc
pmem_multimedia_device	mach/mt6795/mt_devs.c	/^static struct platform_device pmem_multimedia_device = {$/;"	v	typeref:struct:platform_device	file:
pmem_start	mach/mt6795/mt_devs.c	/^__u64 pmem_start = 0x12345678;  $/;"	v
pmic6326_ccci_msg	dual_ccci/include/ccci_pmic.h	/^}pmic6326_ccci_msg;$/;"	t	typeref:struct:__anon378
pmic6326_ccci_msg_info	dual_ccci/include/ccci_pmic.h	/^}pmic6326_ccci_msg_info;$/;"	t	typeref:struct:__anon379
pmic6326_ccci_op	dual_ccci/include/ccci_pmic.h	/^}pmic6326_ccci_op;$/;"	t	typeref:enum:__anon376
pmic6326_ccci_type	dual_ccci/include/ccci_pmic.h	/^}pmic6326_ccci_type;$/;"	t	typeref:enum:__anon377
pmic6326_exec_time	dual_ccci/include/ccci_pmic.h	/^    unsigned int     pmic6326_exec_time;        \/\/ Operation execution time (In ms)$/;"	m	struct:__anon379
pmic6326_op	dual_ccci/include/ccci_pmic.h	/^    unsigned short    pmic6326_op;        \/\/ Operation$/;"	m	struct:__anon378
pmic6326_param1	dual_ccci/include/ccci_pmic.h	/^    unsigned short    pmic6326_param1;$/;"	m	struct:__anon378
pmic6326_param1	dual_ccci/include/ccci_pmic.h	/^    unsigned short    pmic6326_param1;$/;"	m	struct:__anon379
pmic6326_param2	dual_ccci/include/ccci_pmic.h	/^    unsigned short    pmic6326_param2;$/;"	m	struct:__anon378
pmic6326_param2	dual_ccci/include/ccci_pmic.h	/^    unsigned short    pmic6326_param2;$/;"	m	struct:__anon379
pmic6326_share_mem_info	dual_ccci/include/ccci_pmic.h	/^}pmic6326_share_mem_info;$/;"	t	typeref:struct:__anon380
pmic6326_type	dual_ccci/include/ccci_pmic.h	/^    unsigned short    pmic6326_type;        \/\/ message type: Request or Response$/;"	m	struct:__anon378
pmic_adpt_voltage_enum	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^}pmic_adpt_voltage_enum;$/;"	t	typeref:enum:__anon136
pmic_cdev	dual_ccci/ccci_pmic.c	/^static struct cdev         pmic_cdev;$/;"	v	typeref:struct:cdev	file:
pmic_dev_num	dual_ccci/ccci_pmic.c	/^static dev_t               pmic_dev_num;$/;"	v	file:
pmic_fifo	dual_ccci/ccci_pmic.c	/^static struct kfifo        pmic_fifo;$/;"	v	typeref:struct:kfifo	file:
pmic_fops	dual_ccci/ccci_pmic.c	/^static struct file_operations pmic_fops = $/;"	v	typeref:struct:file_operations	file:
pmic_pad	mach/mt6795/hiau_ml/leds/mt65xx/cust_leds_def.h	/^	BOOL pmic_pad;$/;"	m	struct:PWM_config
pmic_pad	mach/mt6795/irmn6795_hiau_64/leds/mt65xx/cust_leds_def.h	/^	BOOL pmic_pad;$/;"	m	struct:PWM_config
pmic_spinlock	dual_ccci/ccci_pmic.c	/^static spinlock_t          pmic_spinlock = SPIN_LOCK_UNLOCKED;$/;"	v	file:
pmic_wrap_cmd	mach/mt6795/mt_cpufreq_64.c	/^struct pmic_wrap_cmd {$/;"	s	file:
pmic_wrap_lock	mach/mt6795/mt_cpufreq.c	506;"	d	file:
pmic_wrap_lock	mach/mt6795/mt_cpufreq.c	511;"	d	file:
pmic_wrap_lock	mach/mt6795/mt_cpufreq_64.c	495;"	d	file:
pmic_wrap_lock	mach/mt6795/mt_cpufreq_64.c	500;"	d	file:
pmic_wrap_phase_id	mach/mt6795/include/mach/mt_cpufreq.h	/^enum pmic_wrap_phase_id {$/;"	g
pmic_wrap_setting	mach/mt6795/mt_cpufreq.c	/^struct pmic_wrap_setting {$/;"	s	file:
pmic_wrap_setting	mach/mt6795/mt_cpufreq_64.c	/^struct pmic_wrap_setting {$/;"	s	file:
pmic_wrap_unlock	mach/mt6795/mt_cpufreq.c	507;"	d	file:
pmic_wrap_unlock	mach/mt6795/mt_cpufreq.c	518;"	d	file:
pmic_wrap_unlock	mach/mt6795/mt_cpufreq_64.c	496;"	d	file:
pmic_wrap_unlock	mach/mt6795/mt_cpufreq_64.c	507;"	d	file:
pminit_read	mach/mt6795/mt_pm_init.c	36;"	d	file:
pminit_read	mach/mt6795/mt_pm_init_64.c	36;"	d	file:
pminit_write	mach/mt6795/mt_cpufreq.c	4242;"	d	file:
pminit_write	mach/mt6795/mt_cpufreq_64.c	3806;"	d	file:
pminit_write	mach/mt6795/mt_pm_init.c	35;"	d	file:
pminit_write	mach/mt6795/mt_pm_init_64.c	35;"	d	file:
pmu_cfg	mach/mt6795/include/mach/pmu_v7.h	/^struct pmu_cfg{$/;"	s
pmu_data	mach/mt6795/include/mach/pmu_v7.h	/^struct pmu_data{$/;"	s
pmu_data	mach/mt6795/mt_cpuidle.c	/^	unsigned int pmu_data[20];$/;"	m	struct:cpu_context	file:
pmu_data	mach/mt6795/mt_cpuidle64.c	/^	unsigned int pmu_data[20];$/;"	m	struct:dmnt_cpu_context	file:
pmu_mode	mach/mt6795/mt_dormant.c	/^static int pmu_mode = PMU_STATE0;$/;"	v	file:
pol	mach/mt6795/eint.c	/^  unsigned int pol[EINT_MAX_CHANNEL];$/;"	m	struct:__anon274	file:
policy	eccci/ccci_core.h	/^	char policy;$/;"	m	struct:ccci_request
poll_lock	dual_ccci/ccci_tty.c	/^    spinlock_t                poll_lock;$/;"	m	struct:__anon356	file:
poll_md_queue_head	dual_ccci/ccci_ipc.c	/^    wait_queue_head_t    poll_md_queue_head;$/;"	m	struct:_ipc_ctl_block	file:
poll_waitq_r	dual_ccci/ccci_tty.c	/^    wait_queue_head_t        poll_waitq_r;$/;"	m	struct:__anon356	file:
poll_waitq_w	dual_ccci/ccci_tty.c	/^    wait_queue_head_t        poll_waitq_w;$/;"	m	struct:__anon356	file:
polling_timer	eccci/port_net.c	/^	struct timer_list polling_timer;$/;"	m	struct:netdev_entity	typeref:struct:netdev_entity::timer_list	file:
pool_reload_work_queue	eccci/ccci_bm.c	/^struct workqueue_struct *pool_reload_work_queue;$/;"	v	typeref:struct:workqueue_struct
port	dual_ccci/include/ccmni_net.h	/^    unsigned port;$/;"	m	struct:__anon409
port	eccci/port_ipc.h	/^	struct ccci_port *port;$/;"	m	struct:ccci_ipc_ctrl	typeref:struct:ccci_ipc_ctrl::ccci_port
port	eemcs/eemcs_expt.h	/^    EEMCS_EXCEPTION_RECORD port[CCCI_PORT_NUM];     \/\/ Record CHAR DEV DL PKTs$/;"	m	struct:EEMCS_EXCEPTION_SET_st
port	eemcs/eemcs_statistics.h	/^    CCCI_PORT_STATISTICS port[CCCI_PORT_NUM_MAX];$/;"	m	struct:__anon323
port	eemcs/lte_dev_test.h	/^	struct tty_port port ;$/;"	m	struct:mtlte_ttydev	typeref:struct:mtlte_ttydev::tty_port
port	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    int port;$/;"	m	struct:__anon248
port	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    int port;$/;"	m	struct:__anon249
port_address	eemcs/lte_hif_sdio.h	/^	KAL_UINT32	port_address ; $/;"	m	struct:SDIO_RX_QUEUE_INFO
port_address	eemcs/lte_hif_sdio.h	/^	KAL_UINT32	port_address ; $/;"	m	struct:SDIO_TX_QUEUE_INFO
port_array_param	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^		m4u_cfg_port_array_param_t port_array_param;$/;"	m	union:__anon254::__anon255
port_ch_dump	eccci/port_char.c	/^static void port_ch_dump(int md_id, char* str,void* msg_buf, int len)$/;"	f	file:
port_char_init	eccci/port_char.c	/^static int port_char_init(struct ccci_port *port)$/;"	f	file:
port_char_md_state_notice	eccci/port_char.c	/^static void port_char_md_state_notice(struct ccci_port *port, MD_STATE state)$/;"	f	file:
port_char_recv_req	eccci/port_char.c	/^static int port_char_recv_req(struct ccci_port *port, struct ccci_request *req)$/;"	f	file:
port_char_req_match	eccci/port_char.c	/^static int port_char_req_match(struct ccci_port *port, struct ccci_request *req)$/;"	f	file:
port_ipc_ack_init	eccci/port_ipc.c	/^static int port_ipc_ack_init(struct ccci_port *port)$/;"	f	file:
port_ipc_ack_recv_req	eccci/port_ipc.c	/^static int port_ipc_ack_recv_req(struct ccci_port *port, struct ccci_request *req)$/;"	f	file:
port_ipc_init	eccci/port_ipc.c	/^int port_ipc_init(struct ccci_port *port)$/;"	f
port_ipc_ioctl	eccci/port_ipc.c	/^int port_ipc_ioctl(struct ccci_port *port, unsigned int cmd, unsigned long arg)$/;"	f
port_ipc_kernel_init	eccci/port_ipc.c	/^static int port_ipc_kernel_init(struct ccci_port *port)$/;"	f	file:
port_ipc_kernel_recv_req	eccci/port_ipc.c	/^static int port_ipc_kernel_recv_req(struct ccci_port *port, struct ccci_request *req)$/;"	f	file:
port_ipc_kernel_thread	eccci/port_ipc.c	/^static int port_ipc_kernel_thread(void *arg)$/;"	f	file:
port_ipc_kernel_write	eccci/port_ipc.c	/^static int port_ipc_kernel_write(ipc_ilm_t *in_ilm)$/;"	f	file:
port_ipc_md_state_notice	eccci/port_ipc.c	/^void port_ipc_md_state_notice(struct ccci_port *port, MD_STATE state)$/;"	f
port_ipc_parse_gf_port	eccci/port_ipc.c	/^static int port_ipc_parse_gf_port(GF_IP_TYPE ip_type, GF_PROTOCOL_TYPE prot_type, struct garbage_filter_item *list, int number)$/;"	f	file:
port_ipc_poll	eccci/port_ipc.c	/^unsigned int port_ipc_poll(struct file *fp, struct poll_table_struct *poll)$/;"	f
port_ipc_req_match	eccci/port_ipc.c	/^int port_ipc_req_match(struct ccci_port *port, struct ccci_request *req)$/;"	f
port_ipc_rx_ack	eccci/port_ipc.c	/^int port_ipc_rx_ack(struct ccci_port *port)$/;"	f
port_ipc_tx_wait	eccci/port_ipc.c	/^int port_ipc_tx_wait(struct ccci_port *port)$/;"	f
port_ipc_write_check_id	eccci/port_ipc.c	/^int port_ipc_write_check_id(struct ccci_port *port, struct ccci_request *req)$/;"	f
port_kernel_init	eccci/port_kernel.c	/^static int port_kernel_init(struct ccci_port *port)$/;"	f	file:
port_kernel_md_state_notice	eccci/port_kernel.c	/^static void port_kernel_md_state_notice(struct ccci_port *port, MD_STATE state)$/;"	f	file:
port_kernel_recv_req	eccci/port_kernel.c	/^static int port_kernel_recv_req(struct ccci_port *port, struct ccci_request *req)$/;"	f	file:
port_kernel_thread	eccci/port_kernel.c	/^static int port_kernel_thread(void *arg)$/;"	f	file:
port_msk	mach/mt6795/include/mach/mt_smi.h	/^	unsigned int port_msk;  $/;"	m	struct:__anon160
port_name	eemcs/eemcs_expt.c	/^static KAL_CHAR *port_name[CCCI_CDEV_NUM] = {$/;"	v	file:
port_net_init	eccci/port_net.c	/^static int port_net_init(struct ccci_port *port)$/;"	f	file:
port_net_md_state_notice	eccci/port_net.c	/^static void port_net_md_state_notice(struct ccci_port *port, MD_STATE state)$/;"	f	file:
port_net_poll	eccci/port_net.c	/^static int port_net_poll(struct napi_struct *napi ,int budget)$/;"	f	file:
port_net_recv_req	eccci/port_net.c	/^static int port_net_recv_req(struct ccci_port *port, struct ccci_request* req)$/;"	f	file:
port_number	eccci/ccci_core.h	/^	unsigned char port_number;$/;"	m	struct:ccci_modem
port_param	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^        m4u_cfg_port_param_t port_param;$/;"	m	union:__anon254::__anon255
port_total	eemcs/eemcs_statistics.h	/^    CCCI_PORT_STATISTICS port_total[CCCI_PORT_NUM_MAX];$/;"	m	struct:__anon323
ports	eccci/ccci_core.h	/^	struct ccci_port *ports;$/;"	m	struct:ccci_modem	typeref:struct:ccci_modem::ccci_port
ports	mach/mt6795/include/mach/m4u.h	/^	unsigned char ports[M4U_PORT_NR];$/;"	m	struct:m4u_port_array
pos	aee/ipanic/ipanic.h	/^	unsigned long pos;	\/* next pos to dump *\/$/;"	m	struct:ipanic_memory_block
post_fix	eccci/ccci_core.h	/^	char post_fix[IMG_POSTFIX_LEN];$/;"	m	struct:ccci_modem
post_fix	eemcs/eemcs_boot.h	/^    char post_fix[POST_FIX_LEN];$/;"	m	struct:md_img_mapping
post_fix_name	eemcs/eemcs_boot.c	/^    char post_fix_name[EXT_MD_POST_FIX_LEN];$/;"	m	struct:__anon320	file:
postfix	dual_ccci/include/ccci_common.h	/^    unsigned int postfix;        \/\/ "CCIF"$/;"	m	struct:_misc_info
postfix	dual_ccci/include/ccci_md.h	/^    int postfix;            \/\/"CCIF"$/;"	m	struct:_modem_runtime_info_tag
pow	masp/asf/core/alg_aes_so.c	/^static int pow[T_SZ];$/;"	v	file:
power	mach/mt6795/include/mach/mt_cpufreq.h	/^	unsigned int power;$/;"	m	struct:mt_cpu_power_tbl
powerOff_slidePin_interface	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	/^static inline bool powerOff_slidePin_interface(void)$/;"	f
powerOff_slidePin_interface	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	/^static inline bool powerOff_slidePin_interface(void)$/;"	f
powerOn_slidePin_interface	mach/mt6795/hiau_ml/keypad/mtk_kpd.h	/^static inline bool powerOn_slidePin_interface(void)$/;"	f
powerOn_slidePin_interface	mach/mt6795/irmn6795_hiau_64/keypad/mtk_kpd.h	/^static inline bool powerOn_slidePin_interface(void)$/;"	f
power_finish_locked	mach/mt6795/mt_clkmgr.c	/^static int power_finish_locked(struct cg_grp *grp)$/;"	f	file:
power_finish_locked	mach/mt6795/mt_clkmgr_64.c	/^static int power_finish_locked(struct cg_grp *grp)$/;"	f	file:
power_prepare_locked	mach/mt6795/mt_clkmgr.c	/^static int power_prepare_locked(struct cg_grp *grp)$/;"	f	file:
power_prepare_locked	mach/mt6795/mt_clkmgr_64.c	/^static int power_prepare_locked(struct cg_grp *grp)$/;"	f	file:
power_state	mach/mt6795/mt_dormant.c	/^volatile int power_state[4] = {STATUS_RUN,STATUS_RUN,STATUS_RUN,STATUS_RUN};$/;"	v
power_tbl	mach/mt6795/include/mach/mt_cpufreq.h	/^	struct mt_cpu_power_tbl *power_tbl;$/;"	m	struct:mt_cpu_tlp_power_info	typeref:struct:mt_cpu_tlp_power_info::mt_cpu_power_tbl
power_tbl	mach/mt6795/mt_cpufreq.c	/^	struct mt_cpu_power_info *power_tbl;$/;"	m	struct:mt_cpu_dvfs	typeref:struct:mt_cpu_dvfs::mt_cpu_power_info	file:
power_tbl	mach/mt6795/mt_cpufreq_64.c	/^	struct mt_cpu_power_info *power_tbl;$/;"	m	struct:mt_cpu_dvfs	typeref:struct:mt_cpu_dvfs::mt_cpu_power_info	file:
powerup_reason_attr	aee/common/reboot-reason.c	/^static struct kobj_attribute powerup_reason_attr = __ATTR_RO(powerup_reason);$/;"	v	typeref:struct:kobj_attribute	file:
powerup_reason_show	aee/common/reboot-reason.c	/^static ssize_t powerup_reason_show(struct kobject *kobj, struct kobj_attribute *attr, char *buf)$/;"	f	file:
pp_index	mach/mt6795/fliper/fliper.c	/^static int pp_index;$/;"	v	file:
ppi_nr	mach/mt6795/ca53_timer.c	/^enum ppi_nr {$/;"	g	file:
pr_fmt	boot/mt6795/mt_boot.c	1;"	d	file:
pr_fmt	boot/mt_boot_common.c	1;"	d	file:
pr_fmt	boot_reason/mt_boot_reason.c	1;"	d	file:
pr_fmt	dual_ccci/ccmni_pfp.c	21;"	d	file:
pr_fmt	dual_ccci/include/ccci_common.h	38;"	d
prcr	mach/mt6795/mt_dormant.c	/^	unsigned prcr;		\/*       196  ignore                                       *\/$/;"	m	struct:__anon276	file:
pre	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    imgsensor_mode_struct pre;        \/\/preview scenario relative information$/;"	m	struct:imgsensor_info_struct
pre_delay_frame	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  pre_delay_frame;        \/\/enter preview delay frame num$/;"	m	struct:imgsensor_info_struct
pre_empty_count	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int           pre_empty_count;$/;"	m	struct:__anon210
pre_freq	mach/mt6795/mt_cpufreq.c	/^	unsigned int pre_freq;$/;"	m	struct:mt_cpu_dvfs	file:
pre_freq	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int pre_freq;$/;"	m	struct:mt_cpu_dvfs	file:
pre_online_cpu	mach/mt6795/mt_cpufreq.c	/^	int pre_online_cpu;$/;"	m	struct:mt_cpu_dvfs	file:
pre_online_cpu	mach/mt6795/mt_cpufreq_64.c	/^	int pre_online_cpu;$/;"	m	struct:mt_cpu_dvfs	file:
pread_buf	mach/mt6795/camera_fdvt.c	/^static u8 *pread_buf = NULL;$/;"	v	file:
pread_buf	mach/mt6795/isp.c	/^static u8 *pread_buf = NULL;$/;"	v	file:
prefix	dual_ccci/include/ccci_common.h	/^    unsigned int prefix;        \/\/ "CCIF"$/;"	m	struct:_misc_info
prefix	dual_ccci/include/ccci_md.h	/^    int prefix;                \/\/"CCIF"$/;"	m	struct:_modem_runtime_info_tag
prepare	mach/mt6795/mt_clkmgr.c	/^    int (*prepare)(struct cg_grp *grp);$/;"	m	struct:cg_grp_ops	file:
prepare	mach/mt6795/mt_clkmgr_64.c	/^    int (*prepare)(struct cg_grp *grp);$/;"	m	struct:cg_grp_ops	file:
prepare_result	mach/mt6795/include/mach/md32_helper.h	/^  int prepare_result;$/;"	m	struct:__anon153
prepare_xcmd	eemcs/eemcs_boot.c	/^struct sk_buff *prepare_xcmd(KAL_UINT32 magic, KAL_UINT32 msg_id, KAL_UINT32 status)$/;"	f
preview	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 preview(MSDK_SENSOR_EXPOSURE_WINDOW_STRUCT *image_window,$/;"	f	file:
preview_setting	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static void preview_setting(void)$/;"	f	file:
pri	eemcs/eemcs_ccci.h	/^    KAL_UINT32  pri;$/;"	m	struct:__anon287
primecell_id	mach/mt6795/mt_cpuidle.c	/^	unsigned const int primecell_id[4];                 \/* 0xFF0 *\/$/;"	m	struct:__anon263	file:
primecell_id	mach/mt6795/mt_cpuidle64.c	/^	unsigned const int primecell_id[4];                 \/* 0xFF0 *\/$/;"	m	struct:__anon8	file:
primecell_id	mach/mt6795/mt_dormant.c	/^    unsigned const int primecell_id[4];                 \/* 0xFF0 *\/$/;"	m	struct:__anon279	file:
print_EINT_DBG_info	mach/mt6795/eint.c	/^void print_EINT_DBG_info(int eint_num){$/;"	f
print_error_msg	aee/common/reboot-reason.c	/^static void print_error_msg(int len)$/;"	f	file:
print_grp_regs	mach/mt6795/mt_clkmgr.c	/^void print_grp_regs(void)$/;"	f
print_grp_regs	mach/mt6795/mt_clkmgr_64.c	/^void print_grp_regs(void)$/;"	f
print_mode	mach/mt6795/mt_golden_setting.c	/^} print_mode;$/;"	t	typeref:enum:__anon6	file:
print_success	eemcs/lte_dev_test.c	1457;"	d	file:
printk_buf	aee/common/wdt-atf.c	/^static char printk_buf[PRINTK_BUFFER_SIZE];$/;"	v	file:
priority	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned int priority[256];                \/* 0x400 *\/$/;"	m	struct:__anon263	file:
priority	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int priority[256];                \/* 0x400 *\/$/;"	m	struct:__anon8	file:
priority	mach/mt6795/mt_dormant.c	/^    volatile unsigned int priority[256];                \/* 0x400 *\/$/;"	m	struct:__anon279	file:
priority_mask	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned int priority_mask;                \/* 0x04 *\/$/;"	m	struct:__anon264	file:
priority_mask	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int priority_mask;                \/* 0x04 *\/$/;"	m	struct:__anon9	file:
priority_mask	mach/mt6795/mt_dormant.c	/^    volatile unsigned int priority_mask;                \/* 0x04 *\/$/;"	m	struct:__anon280	file:
private_data	eccci/ccci_core.h	/^	unsigned char *private_data;$/;"	m	struct:ccci_modem
private_data	eccci/ccci_core.h	/^	void *private_data;$/;"	m	struct:ccci_port
private_data	eemcs/lte_df_main.h	/^	unsigned int private_data ;$/;"	m	struct:mtlte_df_to_dev_callback
private_data	eemcs/lte_df_main.h	/^	unsigned int private_data ;$/;"	m	struct:mtlte_df_to_hif_callback
private_data	eemcs/lte_hif_sdio.h	/^	unsigned int private_data ;$/;"	m	struct:mtlte_hif_to_sys_callback
private_fifo	dual_ccci/include/ccci_chrdev.h	/^    struct kfifo            private_fifo;$/;"	m	struct:_ccci_vir_client	typeref:struct:_ccci_vir_client::kfifo
proc_abist_meter_open	mach/mt6795/mt_pm_init.c	/^static int proc_abist_meter_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_abist_meter_open	mach/mt6795/mt_pm_init_64.c	/^static int proc_abist_meter_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_bigcpu_open	mach/mt6795/mt_pm_init.c	/^static int proc_bigcpu_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_bus_open	mach/mt6795/mt_pm_init.c	/^static int proc_bus_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_bus_open	mach/mt6795/mt_pm_init_64.c	/^static int proc_bus_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_ckgen_meter_open	mach/mt6795/mt_pm_init.c	/^static int proc_ckgen_meter_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_ckgen_meter_open	mach/mt6795/mt_pm_init_64.c	/^static int proc_ckgen_meter_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_clk_force_on_open	mach/mt6795/mt_clkmgr.c	/^static int proc_clk_force_on_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_clk_force_on_open	mach/mt6795/mt_clkmgr_64.c	/^static int proc_clk_force_on_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_clk_stat_open	mach/mt6795/mt_clkmgr.c	/^static int proc_clk_stat_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_clk_stat_open	mach/mt6795/mt_clkmgr_64.c	/^static int proc_clk_stat_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_clk_test_open	mach/mt6795/mt_clkmgr.c	/^static int proc_clk_test_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_clk_test_open	mach/mt6795/mt_clkmgr_64.c	/^static int proc_clk_test_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_cpu_open	mach/mt6795/mt_pm_init_64.c	/^static int proc_cpu_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_emi_open	mach/mt6795/mt_pm_init.c	/^static int proc_emi_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_emi_open	mach/mt6795/mt_pm_init_64.c	/^static int proc_emi_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_ext_buck_open	mach/mt6795/mt_pm_init.c	/^static int proc_ext_buck_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_generate_combo_read	aee/aed/aed-debug.c	/^static ssize_t proc_generate_combo_read(struct file *file,$/;"	f	file:
proc_generate_combo_write	aee/aed/aed-debug.c	/^static ssize_t proc_generate_combo_write(struct file *file,$/;"	f	file:
proc_generate_dal_read	aee/aed/aed-debug.c	/^static ssize_t proc_generate_dal_read(struct file *file,$/;"	f	file:
proc_generate_dal_write	aee/aed/aed-debug.c	/^static ssize_t proc_generate_dal_write(struct file *file,$/;"	f	file:
proc_generate_ee_read	aee/aed/aed-debug.c	/^static ssize_t proc_generate_ee_read(struct file *file,$/;"	f	file:
proc_generate_ee_write	aee/aed/aed-debug.c	/^static ssize_t proc_generate_ee_write(struct file *file,$/;"	f	file:
proc_generate_kernel_notify_read	aee/aed/aed-debug.c	/^static ssize_t proc_generate_kernel_notify_read(struct file *file,$/;"	f	file:
proc_generate_kernel_notify_write	aee/aed/aed-debug.c	/^static ssize_t proc_generate_kernel_notify_write(struct file *file,$/;"	f	file:
proc_generate_md32_read	aee/aed/aed-debug.c	/^static ssize_t proc_generate_md32_read(struct file *file,$/;"	f	file:
proc_generate_md32_write	aee/aed/aed-debug.c	/^static ssize_t proc_generate_md32_write(struct file *file,$/;"	f	file:
proc_generate_nested_ke_read	aee/aed/aed-debug.c	/^static ssize_t proc_generate_nested_ke_read(struct file *file,$/;"	f	file:
proc_generate_nested_ke_write	aee/aed/aed-debug.c	/^static ssize_t proc_generate_nested_ke_write(struct file *file,$/;"	f	file:
proc_generate_oops_read	aee/aed/aed-debug.c	/^static ssize_t proc_generate_oops_read(struct file *file,$/;"	f	file:
proc_generate_oops_write	aee/aed/aed-debug.c	/^static ssize_t proc_generate_oops_write(struct file *file,$/;"	f	file:
proc_generate_wdt_read	aee/aed/aed-debug.c	/^static ssize_t proc_generate_wdt_read(struct file *file,$/;"	f	file:
proc_generate_wdt_write	aee/aed/aed-debug.c	/^static ssize_t proc_generate_wdt_write(struct file *file,$/;"	f	file:
proc_mfgclk_open	mach/mt6795/mt_pm_init.c	/^static int proc_mfgclk_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_mfgclk_open	mach/mt6795/mt_pm_init_64.c	/^static int proc_mfgclk_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_mmclk_open	mach/mt6795/mt_pm_init.c	/^static int proc_mmclk_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_mmclk_open	mach/mt6795/mt_pm_init_64.c	/^static int proc_mmclk_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_mux_stat_open	mach/mt6795/mt_clkmgr.c	/^static int proc_mux_stat_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_mux_stat_open	mach/mt6795/mt_clkmgr_64.c	/^static int proc_mux_stat_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_mux_test_open	mach/mt6795/mt_clkmgr.c	/^static int proc_mux_test_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_mux_test_open	mach/mt6795/mt_clkmgr_64.c	/^static int proc_mux_test_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_normal_queue_handle	eemcs/lte_hif_sdio.c	/^static sdio_proc_queue_handle proc_normal_queue_handle[] = {$/;"	v	file:
proc_normal_queue_num	eemcs/lte_hif_sdio.c	/^static KAL_UINT32 proc_normal_queue_num = sizeof(proc_normal_queue_handle)\/sizeof(sdio_proc_queue_handle) ;$/;"	v	file:
proc_pll_fsel_open	mach/mt6795/mt_clkmgr.c	/^static int proc_pll_fsel_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_pll_fsel_open	mach/mt6795/mt_clkmgr_64.c	/^static int proc_pll_fsel_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_pll_stat_open	mach/mt6795/mt_clkmgr.c	/^static int proc_pll_stat_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_pll_stat_open	mach/mt6795/mt_clkmgr_64.c	/^static int proc_pll_stat_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_pll_test_open	mach/mt6795/mt_clkmgr.c	/^static int proc_pll_test_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_pll_test_open	mach/mt6795/mt_clkmgr_64.c	/^static int proc_pll_test_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_realtime_queue_handle	eemcs/lte_hif_sdio.c	/^static sdio_proc_queue_handle proc_realtime_queue_handle[] = {$/;"	v	file:
proc_realtime_queue_num	eemcs/lte_hif_sdio.c	/^static KAL_UINT32 proc_realtime_queue_num = sizeof(proc_realtime_queue_handle)\/sizeof(sdio_proc_queue_handle) ;$/;"	v	file:
proc_regOfst	mach/mt6795/camera_isp.c	/^static MUINT32 proc_regOfst;$/;"	v	file:
proc_smallcpu_open	mach/mt6795/mt_pm_init.c	/^static int proc_smallcpu_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_subsys_stat_open	mach/mt6795/mt_clkmgr.c	/^static int proc_subsys_stat_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_subsys_stat_open	mach/mt6795/mt_clkmgr_64.c	/^static int proc_subsys_stat_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_subsys_test_open	mach/mt6795/mt_clkmgr.c	/^static int proc_subsys_test_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_subsys_test_open	mach/mt6795/mt_clkmgr_64.c	/^static int proc_subsys_test_open(struct inode *inode, struct file *file)$/;"	f	file:
processID	mach/mt6795/camera_isp.c	/^    volatile MUINT32 processID;  $/;"	m	struct:__anon40	file:
processID	mach/mt6795/camera_isp.c	/^    volatile MUINT32 processID;  $/;"	m	struct:__anon41	file:
processID	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int            processID;$/;"	m	struct:__anon221
process_count	eccci/modem_ut.h	/^	unsigned int process_count; \/\/ write or dispatch operation$/;"	m	struct:md_ut_queue
process_path	mach/mt6795/include/mach/paniclog.h	/^		char process_path[PANICLOG_PROCESS_NAME_LENGTH];$/;"	m	struct:paniclog::__anon157
process_rpc_kernel_msg	eccci/port_kernel.c	/^int process_rpc_kernel_msg(struct ccci_port *port, struct ccci_request *req)$/;"	f
product_str	ccci_util/ccci_util_lib_load_img.c	/^static char * product_str[] = {	[INVALID_VARSION]=INVALID_STR, $/;"	v	file:
product_str	eemcs/eemcs_boot.c	/^static char * product_str[] = {	[INVALID_VARSION]=INVALID_STR, $/;"	v	file:
product_ver	eemcs/eemcs_boot.h	/^	KAL_UINT32 product_ver;	        \/* 0x0:invalid; 0x1:debug version; 0x2:release version *\/$/;"	m	struct:__anon335
product_ver	eemcs/eemcs_boot.h	/^	char *product_ver;	\/* debug\/release\/invalid *\/$/;"	m	struct:__anon333
property	mach/mt6795/include/mach/mt_smi.h	/^    int       property;$/;"	m	struct:__anon168
protect	mach/mt6795/mt_cpufreq.c	/^	void (*protect)(struct mt_cpu_dvfs *p, unsigned int limited_power);      \/* set power limit by thermal *\/ \/\/ TODO: sync with mt_cpufreq_thermal_protect()$/;"	m	struct:mt_cpu_dvfs_ops	file:
protect	mach/mt6795/mt_cpufreq_64.c	/^	void (*protect)(struct mt_cpu_dvfs *p, unsigned int limited_power);       $/;"	m	struct:mt_cpu_dvfs_ops	file:
protocol	eccci/port_ipc.h	/^    u8 protocol;$/;"	m	struct:garbage_filter_item
prrr	mach/mt6795/mt_dormant.c	/^    unsigned prrr;$/;"	m	struct:os_state	file:
prsr	mach/mt6795/mt_dormant.c	/^	unsigned prsr;		\/*       197  clear SPD on restore                         *\/$/;"	m	struct:__anon276	file:
prv_tstamp_s	mach/mt6795/camera_isp.c	/^static MUINT32 prv_tstamp_s[_rt_dma_max_] = {0};$/;"	v	file:
prv_tstamp_us	mach/mt6795/camera_isp.c	/^static MUINT32 prv_tstamp_us[_rt_dma_max_] = {0};$/;"	v	file:
prx_blk_cnt	eemcs/eemcs_expt.h	/^    atomic_t prx_blk_cnt[CCCI_PORT_NUM];            \/\/ Rx operation blocked in DEVICE layer$/;"	m	struct:EEMCS_EXCEPTION_SET_st
prx_drp_cnt	eemcs/eemcs_expt.h	/^    atomic_t prx_drp_cnt[CCCI_PORT_NUM];            \/\/ Rx operation dropped in DEVICE layer$/;"	m	struct:EEMCS_EXCEPTION_SET_st
pseudo_bootup	eccci/modem_ut.c	/^static int pseudo_bootup = 0;$/;"	v	file:
pseudo_msg	eccci/modem_ut.c	/^static const char pseudo_msg[] = "hello world 00000000\\n";$/;"	v	file:
pstRTBuf	mach/mt6795/camera_isp.c	/^static volatile ISP_RT_BUF_STRUCT *pstRTBuf;$/;"	v	file:
pstate	aee/common/wdt-atf.c	/^    __u64    pstate;$/;"	m	struct:atf_aee_regs	file:
ptp2_apply	mach/mt6795/mt_ptp2.c	/^void ptp2_apply(struct ptp2_data *data)$/;"	f
ptp2_apply	mach/mt6795/mt_ptp2_64.c	/^void ptp2_apply(struct PTP2_data *data, struct PTP2_trig *trig)$/;"	f
ptp2_base	mach/mt6795/mt_ptp2_64.c	/^void __iomem *ptp2_base; $/;"	v
ptp2_ctrl_lo	mach/mt6795/mt_ptp2_64.c	/^static unsigned int ptp2_ctrl_lo[2];$/;"	v	file:
ptp2_ctrl_lo_0	mach/mt6795/mt_ptp2_64.c	/^PROC_FOPS_RW(ptp2_ctrl_lo_0);$/;"	v
ptp2_ctrl_lo_0_proc_show	mach/mt6795/mt_ptp2_64.c	/^static int ptp2_ctrl_lo_0_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp2_ctrl_lo_0_proc_write	mach/mt6795/mt_ptp2_64.c	/^static ssize_t ptp2_ctrl_lo_0_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
ptp2_ctrl_lo_1	mach/mt6795/mt_ptp2_64.c	/^PROC_FOPS_RW(ptp2_ctrl_lo_1);$/;"	v
ptp2_ctrl_lo_1_proc_show	mach/mt6795/mt_ptp2_64.c	/^static int ptp2_ctrl_lo_1_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp2_ctrl_lo_1_proc_write	mach/mt6795/mt_ptp2_64.c	/^static ssize_t ptp2_ctrl_lo_1_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
ptp2_data	mach/mt6795/mt_ptp2.c	/^static struct ptp2_data ptp2_data;$/;"	v	typeref:struct:ptp2_data	file:
ptp2_data	mach/mt6795/mt_ptp2.c	/^struct ptp2_data {$/;"	s	file:
ptp2_data	mach/mt6795/mt_ptp2_64.c	/^static struct PTP2_data ptp2_data;$/;"	v	typeref:struct:PTP2_data	file:
ptp2_dbg	mach/mt6795/mt_ptp2.c	25;"	d	file:
ptp2_dbg	mach/mt6795/mt_ptp2.c	40;"	d	file:
ptp2_dbg	mach/mt6795/mt_ptp2_64.c	36;"	d	file:
ptp2_dbg	mach/mt6795/mt_ptp2_64.c	51;"	d	file:
ptp2_driver	mach/mt6795/mt_ptp2_64.c	/^static struct platform_driver ptp2_driver = {$/;"	v	typeref:struct:platform_driver	file:
ptp2_dump	mach/mt6795/mt_ptp2.c	/^PROC_FOPS_RO(ptp2_dump);$/;"	v
ptp2_dump	mach/mt6795/mt_ptp2_64.c	/^PROC_FOPS_RO(ptp2_dump);$/;"	v
ptp2_dump_proc_show	mach/mt6795/mt_ptp2.c	/^static int ptp2_dump_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp2_dump_proc_show	mach/mt6795/mt_ptp2_64.c	/^static int ptp2_dump_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp2_err	mach/mt6795/mt_ptp2.c	19;"	d	file:
ptp2_err	mach/mt6795/mt_ptp2.c	34;"	d	file:
ptp2_err	mach/mt6795/mt_ptp2_64.c	30;"	d	file:
ptp2_err	mach/mt6795/mt_ptp2_64.c	45;"	d	file:
ptp2_exit	mach/mt6795/mt_ptp2.c	/^module_exit(ptp2_exit);$/;"	v
ptp2_exit	mach/mt6795/mt_ptp2.c	/^static void __exit ptp2_exit(void)$/;"	f	file:
ptp2_exit	mach/mt6795/mt_ptp2_64.c	/^module_exit(ptp2_exit);$/;"	v
ptp2_exit	mach/mt6795/mt_ptp2_64.c	/^static void __exit ptp2_exit(void)$/;"	f	file:
ptp2_fbb_enable	mach/mt6795/mt_ptp2.c	/^PROC_FOPS_RW(ptp2_fbb_enable);$/;"	v
ptp2_fbb_enable	mach/mt6795/mt_ptp2.c	/^static int ptp2_fbb_enable = 0;$/;"	v	file:
ptp2_fbb_enable_proc_show	mach/mt6795/mt_ptp2.c	/^static int ptp2_fbb_enable_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp2_fbb_enable_proc_write	mach/mt6795/mt_ptp2.c	/^static ssize_t ptp2_fbb_enable_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
ptp2_info	mach/mt6795/mt_ptp2.c	23;"	d	file:
ptp2_info	mach/mt6795/mt_ptp2.c	38;"	d	file:
ptp2_info	mach/mt6795/mt_ptp2_64.c	34;"	d	file:
ptp2_info	mach/mt6795/mt_ptp2_64.c	49;"	d	file:
ptp2_init	mach/mt6795/mt_ptp2.c	/^module_init(ptp2_init);$/;"	v
ptp2_init	mach/mt6795/mt_ptp2.c	/^static int __init ptp2_init(void)$/;"	f	file:
ptp2_init	mach/mt6795/mt_ptp2_64.c	/^module_init(ptp2_init);$/;"	v
ptp2_init	mach/mt6795/mt_ptp2_64.c	/^static int __init ptp2_init(void)$/;"	f	file:
ptp2_initialized	mach/mt6795/mt_ptp2.c	/^static int ptp2_initialized = 0;$/;"	v	file:
ptp2_lo_enable	mach/mt6795/mt_ptp2.c	/^PROC_FOPS_RW(ptp2_lo_enable);$/;"	v
ptp2_lo_enable	mach/mt6795/mt_ptp2.c	/^static int ptp2_lo_enable = 0;$/;"	v	file:
ptp2_lo_enable	mach/mt6795/mt_ptp2_64.c	/^PROC_FOPS_RW(ptp2_lo_enable);$/;"	v
ptp2_lo_enable	mach/mt6795/mt_ptp2_64.c	/^static int ptp2_lo_enable = 0;$/;"	v	file:
ptp2_lo_enable_proc_show	mach/mt6795/mt_ptp2.c	/^static int ptp2_lo_enable_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp2_lo_enable_proc_show	mach/mt6795/mt_ptp2_64.c	/^static int ptp2_lo_enable_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp2_lo_enable_proc_write	mach/mt6795/mt_ptp2.c	/^static ssize_t ptp2_lo_enable_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
ptp2_lo_enable_proc_write	mach/mt6795/mt_ptp2_64.c	/^static ssize_t ptp2_lo_enable_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
ptp2_pre_init	mach/mt6795/mt_ptp2.c	/^int ptp2_pre_init(void)$/;"	f
ptp2_probe	mach/mt6795/mt_ptp2_64.c	/^static int ptp2_probe(struct platform_device *pdev)$/;"	f	file:
ptp2_read	mach/mt6795/include/mach/mt_ptp2_64.h	83;"	d
ptp2_read	mach/mt6795/mt_ptp2.c	70;"	d	file:
ptp2_read_field	mach/mt6795/mt_ptp2.c	120;"	d	file:
ptp2_regs	mach/mt6795/mt_ptp2.c	/^static volatile unsigned int ptp2_regs[8] = {0};$/;"	v	file:
ptp2_remove	mach/mt6795/mt_ptp2_64.c	/^static int ptp2_remove(struct platform_device *pdev)$/;"	f	file:
ptp2_reset_data	mach/mt6795/mt_ptp2.c	/^void ptp2_reset_data(struct ptp2_data *data)$/;"	f
ptp2_reset_data	mach/mt6795/mt_ptp2_64.c	/^void ptp2_reset_data(struct PTP2_data *data)$/;"	f
ptp2_reset_trig	mach/mt6795/mt_ptp2_64.c	/^void ptp2_reset_trig(struct PTP2_trig *trig)$/;"	f
ptp2_resume	mach/mt6795/mt_ptp2_64.c	/^static int ptp2_resume(struct platform_device *pdev)$/;"	f	file:
ptp2_set_autoStopBypass_enable	mach/mt6795/mt_ptp2_64.c	/^int ptp2_set_autoStopBypass_enable(struct PTP2_data *data, unsigned int autostop_enable)$/;"	f
ptp2_set_autostop_enable	mach/mt6795/mt_ptp2.c	/^int ptp2_set_autostop_enable(struct ptp2_data *data, int autostop_enable)$/;"	f
ptp2_set_cpu_enable	mach/mt6795/mt_ptp2.c	/^int ptp2_set_cpu_enable(struct ptp2_data *data, int cpu_enable)$/;"	f
ptp2_set_cpu_trig_ctrl	mach/mt6795/mt_ptp2.c	/^int ptp2_set_cpu_trig_ctrl(struct ptp2_data *data, int cpu_en)$/;"	f
ptp2_set_ctrl_enable	mach/mt6795/mt_ptp2_64.c	/^int ptp2_set_ctrl_enable(struct PTP2_data *data, unsigned int ctrlEnable)$/;"	f
ptp2_set_delay	mach/mt6795/mt_ptp2.c	/^int ptp2_set_delay(struct ptp2_data *data, int delay)$/;"	f
ptp2_set_delay	mach/mt6795/mt_ptp2_64.c	/^int ptp2_set_delay(struct PTP2_data *data, unsigned int delay)$/;"	f
ptp2_set_det_enable	mach/mt6795/mt_ptp2_64.c	/^int ptp2_set_det_enable(struct PTP2_data *data, unsigned int detEnable)$/;"	f
ptp2_set_mp0_STANDBYWFE	mach/mt6795/mt_ptp2_64.c	/^int ptp2_set_mp0_STANDBYWFE(struct PTP2_trig *trig, unsigned int mp0_StandbyWFE)$/;"	f
ptp2_set_mp0_STANDBYWFI	mach/mt6795/mt_ptp2_64.c	/^int ptp2_set_mp0_STANDBYWFI(struct PTP2_trig *trig, unsigned int mp0_StandbyWFI)$/;"	f
ptp2_set_mp0_STANDBYWFIL2	mach/mt6795/mt_ptp2_64.c	/^int ptp2_set_mp0_STANDBYWFIL2(struct PTP2_trig *trig, unsigned int mp0_StandbyWFIL2)$/;"	f
ptp2_set_mp0_nCORERESET	mach/mt6795/mt_ptp2_64.c	/^int ptp2_set_mp0_nCORERESET(struct PTP2_trig *trig, unsigned int mp0_nCoreReset)$/;"	f
ptp2_set_mp1_STANDBYWFE	mach/mt6795/mt_ptp2_64.c	/^int ptp2_set_mp1_STANDBYWFE(struct PTP2_trig *trig, unsigned int mp1_StandbyWFE)$/;"	f
ptp2_set_mp1_STANDBYWFI	mach/mt6795/mt_ptp2_64.c	/^int ptp2_set_mp1_STANDBYWFI(struct PTP2_trig *trig, unsigned int mp1_StandbyWFI)$/;"	f
ptp2_set_mp1_STANDBYWFIL2	mach/mt6795/mt_ptp2_64.c	/^int ptp2_set_mp1_STANDBYWFIL2(struct PTP2_trig *trig, unsigned int mp1_StandbyWFIL2)$/;"	f
ptp2_set_mp1_nCORERESET	mach/mt6795/mt_ptp2_64.c	/^int ptp2_set_mp1_nCORERESET(struct PTP2_trig *trig, unsigned int mp1_nCoreReset)$/;"	f
ptp2_set_nocpu_enable	mach/mt6795/mt_ptp2.c	/^int ptp2_set_nocpu_enable(struct ptp2_data *data, int nocpu_enable)$/;"	f
ptp2_set_nocpu_trig_ctrl	mach/mt6795/mt_ptp2.c	/^int ptp2_set_nocpu_trig_ctrl(struct ptp2_data *data)$/;"	f
ptp2_set_rampstart	mach/mt6795/mt_ptp2.c	/^int ptp2_set_rampstart(struct ptp2_data *data, int rampstart)$/;"	f
ptp2_set_rampstart	mach/mt6795/mt_ptp2_64.c	/^int ptp2_set_rampstart(struct PTP2_data *data, unsigned int rampstart)$/;"	f
ptp2_set_rampstep	mach/mt6795/mt_ptp2.c	/^int ptp2_set_rampstep(struct ptp2_data *data, int rampstep)$/;"	f
ptp2_set_rampstep	mach/mt6795/mt_ptp2_64.c	/^int ptp2_set_rampstep(struct PTP2_data *data, unsigned int rampstep)$/;"	f
ptp2_set_triggerPulDelay	mach/mt6795/mt_ptp2_64.c	/^int ptp2_set_triggerPulDelay(struct PTP2_data *data, unsigned int triggerPulDelay)$/;"	f
ptp2_spark_count	mach/mt6795/mt_ptp2.c	/^PROC_FOPS_RO(ptp2_spark_count);$/;"	v
ptp2_spark_count	mach/mt6795/mt_ptp2.c	/^static int ptp2_spark_count = 0;$/;"	v	file:
ptp2_spark_count_proc_show	mach/mt6795/mt_ptp2.c	/^static int ptp2_spark_count_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp2_spark_enable	mach/mt6795/mt_ptp2.c	/^PROC_FOPS_RW(ptp2_spark_enable);$/;"	v
ptp2_spark_enable	mach/mt6795/mt_ptp2.c	/^static int ptp2_spark_enable = 0;$/;"	v	file:
ptp2_spark_enable_proc_show	mach/mt6795/mt_ptp2.c	/^static int ptp2_spark_enable_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp2_spark_enable_proc_write	mach/mt6795/mt_ptp2.c	/^static ssize_t ptp2_spark_enable_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
ptp2_status	mach/mt6795/mt_ptp2.c	/^static unsigned int ptp2_status = 0;    \/\/ PTP2_ENABLE_DCC_CALIN or PTP2_ENABLE_DCC_AUTO_CAL$/;"	v	file:
ptp2_suspend	mach/mt6795/mt_ptp2_64.c	/^static int ptp2_suspend(struct platform_device *pdev, pm_message_t state)$/;"	f	file:
ptp2_trig	mach/mt6795/mt_ptp2_64.c	/^static struct PTP2_trig ptp2_trig;$/;"	v	typeref:struct:PTP2_trig	file:
ptp2_ver	mach/mt6795/mt_ptp2.c	27;"	d	file:
ptp2_ver	mach/mt6795/mt_ptp2.c	42;"	d	file:
ptp2_ver	mach/mt6795/mt_ptp2_64.c	38;"	d	file:
ptp2_ver	mach/mt6795/mt_ptp2_64.c	53;"	d	file:
ptp2_vfbb	mach/mt6795/mt_ptp2.c	/^PROC_FOPS_RW(ptp2_vfbb);$/;"	v
ptp2_vfbb	mach/mt6795/mt_ptp2.c	/^static int ptp2_vfbb = 2;   \/\/ default: 300mv$/;"	v	file:
ptp2_vfbb_proc_show	mach/mt6795/mt_ptp2.c	/^static int ptp2_vfbb_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp2_vfbb_proc_write	mach/mt6795/mt_ptp2.c	/^static ssize_t ptp2_vfbb_proc_write(struct file *file, const char __user *buffer, size_t count, loff_t *pos)$/;"	f	file:
ptp2_warn	mach/mt6795/mt_ptp2.c	21;"	d	file:
ptp2_warn	mach/mt6795/mt_ptp2.c	36;"	d	file:
ptp2_warn	mach/mt6795/mt_ptp2_64.c	32;"	d	file:
ptp2_warn	mach/mt6795/mt_ptp2_64.c	47;"	d	file:
ptp2_write	mach/mt6795/include/mach/mt_ptp2_64.h	84;"	d
ptp2_write	mach/mt6795/mt_ptp2.c	71;"	d	file:
ptp2_write_field	mach/mt6795/include/mach/mt_ptp2_64.h	85;"	d
ptp2_write_field	mach/mt6795/mt_ptp2.c	128;"	d	file:
ptp_26c	mach/mt6795/mt_ptp.c	/^	unsigned int ptp_26c[NR_PTP_PHASE];$/;"	m	struct:ptp_det	file:
ptp_26c	mach/mt6795/mt_ptp_64.c	/^	unsigned int ptp_26c[NR_PTP_PHASE];$/;"	m	struct:ptp_det	file:
ptp_alert	mach/mt6795/mt_ptp.c	2423;"	d	file:
ptp_alert	mach/mt6795/mt_ptp_64.c	2508;"	d	file:
ptp_crit	mach/mt6795/mt_ptp.c	2424;"	d	file:
ptp_crit	mach/mt6795/mt_ptp_64.c	2509;"	d	file:
ptp_ctrl	mach/mt6795/mt_ptp.c	/^struct ptp_ctrl {$/;"	s	file:
ptp_ctrl	mach/mt6795/mt_ptp_64.c	/^struct ptp_ctrl {$/;"	s	file:
ptp_ctrl_id	mach/mt6795/include/mach/mt_ptp.h	/^} ptp_ctrl_id;$/;"	t	typeref:enum:__anon100
ptp_ctrl_id	mach/mt6795/include/mach/mt_ptp.h	/^} ptp_ctrl_id;$/;"	t	typeref:enum:__anon98
ptp_ctrl_id	mach/mt6795/mt_cpufreq_64.c	/^} ptp_ctrl_id;$/;"	t	typeref:enum:__anon56	file:
ptp_ctrls	mach/mt6795/mt_ptp.c	/^struct ptp_ctrl ptp_ctrls[NR_PTP_CTRL] = {$/;"	v	typeref:struct:ptp_ctrl
ptp_ctrls	mach/mt6795/mt_ptp_64.c	/^struct ptp_ctrl ptp_ctrls[NR_PTP_CTRL] = {$/;"	v	typeref:struct:ptp_ctrl
ptp_cur_volt	mach/mt6795/mt_ptp.c	/^PROC_FOPS_RO(ptp_cur_volt);$/;"	v
ptp_cur_volt	mach/mt6795/mt_ptp_64.c	/^PROC_FOPS_RO(ptp_cur_volt);$/;"	v
ptp_cur_volt_proc_show	mach/mt6795/mt_ptp.c	/^static int ptp_cur_volt_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp_cur_volt_proc_show	mach/mt6795/mt_ptp_64.c	/^static int ptp_cur_volt_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp_data	mach/mt6795/mt_ptp.c	/^volatile unsigned int ptp_data[3] = {0, 0, 0};$/;"	v
ptp_data	mach/mt6795/mt_ptp_64.c	/^volatile unsigned int ptp_data[3] = {0, 0, 0};$/;"	v
ptp_debug	mach/mt6795/mt_ptp.c	/^PROC_FOPS_RW(ptp_debug);$/;"	v
ptp_debug	mach/mt6795/mt_ptp.c	2429;"	d	file:
ptp_debug	mach/mt6795/mt_ptp_64.c	/^PROC_FOPS_RW(ptp_debug);$/;"	v
ptp_debug	mach/mt6795/mt_ptp_64.c	2514;"	d	file:
ptp_debug_proc_show	mach/mt6795/mt_ptp.c	/^static int ptp_debug_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp_debug_proc_show	mach/mt6795/mt_ptp_64.c	/^static int ptp_debug_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp_debug_proc_write	mach/mt6795/mt_ptp.c	/^static ssize_t ptp_debug_proc_write(struct file *file,$/;"	f	file:
ptp_debug_proc_write	mach/mt6795/mt_ptp_64.c	/^static ssize_t ptp_debug_proc_write(struct file *file,$/;"	f	file:
ptp_det	mach/mt6795/mt_ptp.c	/^struct ptp_det {$/;"	s	file:
ptp_det	mach/mt6795/mt_ptp_64.c	/^struct ptp_det {$/;"	s	file:
ptp_det_base_ops	mach/mt6795/mt_ptp.c	/^static struct ptp_det_ops ptp_det_base_ops = {$/;"	v	typeref:struct:ptp_det_ops	file:
ptp_det_base_ops	mach/mt6795/mt_ptp_64.c	/^static struct ptp_det_ops ptp_det_base_ops = {$/;"	v	typeref:struct:ptp_det_ops	file:
ptp_det_id	mach/mt6795/include/mach/mt_ptp.h	/^} ptp_det_id;$/;"	t	typeref:enum:__anon101
ptp_det_id	mach/mt6795/include/mach/mt_ptp.h	/^} ptp_det_id;$/;"	t	typeref:enum:__anon99
ptp_det_ops	mach/mt6795/mt_ptp.c	/^struct ptp_det_ops {$/;"	s	file:
ptp_det_ops	mach/mt6795/mt_ptp_64.c	/^struct ptp_det_ops {$/;"	s	file:
ptp_detectors	mach/mt6795/mt_ptp.c	/^static struct ptp_det ptp_detectors[NR_PTP_DET] = {$/;"	v	typeref:struct:ptp_det	file:
ptp_detectors	mach/mt6795/mt_ptp_64.c	/^static struct ptp_det ptp_detectors[NR_PTP_DET] = {$/;"	v	typeref:struct:ptp_det	file:
ptp_devinfo	mach/mt6795/mt_ptp.c	/^static struct ptp_devinfo ptp_devinfo;$/;"	v	typeref:struct:ptp_devinfo	file:
ptp_devinfo	mach/mt6795/mt_ptp.c	/^struct ptp_devinfo {$/;"	s	file:
ptp_devinfo	mach/mt6795/mt_ptp_64.c	/^static struct ptp_devinfo ptp_devinfo;$/;"	v	typeref:struct:ptp_devinfo	file:
ptp_devinfo	mach/mt6795/mt_ptp_64.c	/^struct ptp_devinfo {$/;"	s	file:
ptp_driver	mach/mt6795/mt_ptp.c	/^static struct platform_driver ptp_driver = {$/;"	v	typeref:struct:platform_driver	file:
ptp_driver	mach/mt6795/mt_ptp_64.c	/^static struct platform_driver ptp_driver = {$/;"	v	typeref:struct:platform_driver	file:
ptp_dump	mach/mt6795/mt_ptp.c	/^PROC_FOPS_RO(ptp_dump);$/;"	v
ptp_dump	mach/mt6795/mt_ptp_64.c	/^PROC_FOPS_RO(ptp_dump);$/;"	v
ptp_dump_proc_show	mach/mt6795/mt_ptp.c	/^static int ptp_dump_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp_dump_proc_show	mach/mt6795/mt_ptp_64.c	/^static int ptp_dump_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp_emerg	mach/mt6795/mt_ptp.c	2422;"	d	file:
ptp_emerg	mach/mt6795/mt_ptp_64.c	2507;"	d	file:
ptp_error	mach/mt6795/mt_ptp.c	2425;"	d	file:
ptp_error	mach/mt6795/mt_ptp_64.c	2510;"	d	file:
ptp_exit	mach/mt6795/mt_ptp.c	/^static void __exit ptp_exit(void)$/;"	f	file:
ptp_exit	mach/mt6795/mt_ptp_64.c	/^static void __exit ptp_exit(void)$/;"	f	file:
ptp_features	mach/mt6795/mt_ptp.c	/^enum ptp_features {$/;"	g	file:
ptp_features	mach/mt6795/mt_ptp_64.c	/^enum ptp_features {$/;"	g	file:
ptp_freqpct30	mach/mt6795/mt_ptp.c	/^	unsigned int ptp_freqpct30[NR_PTP_PHASE];$/;"	m	struct:ptp_det	file:
ptp_freqpct30	mach/mt6795/mt_ptp_64.c	/^	unsigned int ptp_freqpct30[NR_PTP_PHASE];$/;"	m	struct:ptp_det	file:
ptp_info	mach/mt6795/mt_ptp.c	2428;"	d	file:
ptp_info	mach/mt6795/mt_ptp_64.c	2513;"	d	file:
ptp_init	mach/mt6795/mt_ptp.c	/^late_initcall(ptp_init);$/;"	v
ptp_init	mach/mt6795/mt_ptp.c	/^static int __init ptp_init(void)$/;"	f	file:
ptp_init	mach/mt6795/mt_ptp_64.c	/^late_initcall(ptp_init);$/;"	v
ptp_init	mach/mt6795/mt_ptp_64.c	/^static int __init ptp_init(void)$/;"	f	file:
ptp_init01	mach/mt6795/mt_ptp.c	/^void ptp_init01(void)$/;"	f
ptp_init01	mach/mt6795/mt_ptp_64.c	/^void ptp_init01(void)$/;"	f
ptp_init01_cnt	mach/mt6795/mt_ptp.c	/^static atomic_t ptp_init01_cnt;$/;"	v	file:
ptp_init01_ctp	mach/mt6795/mt_ptp_64.c	/^void ptp_init01_ctp(int id)$/;"	f
ptp_init01_finish	mach/mt6795/mt_ptp.c	/^static void ptp_init01_finish(struct ptp_det *det)$/;"	f	file:
ptp_init01_prepare	mach/mt6795/mt_ptp.c	/^static void ptp_init01_prepare(struct ptp_det *det)$/;"	f	file:
ptp_init01_ptp	mach/mt6795/mt_ptp_64.c	/^void ptp_init01_ptp(int id)$/;"	f
ptp_init02	mach/mt6795/mt_ptp.c	/^void ptp_init02(void)$/;"	f
ptp_init02	mach/mt6795/mt_ptp_64.c	/^void ptp_init02(void)$/;"	f
ptp_init_ctrl	mach/mt6795/mt_ptp.c	/^static void ptp_init_ctrl(struct ptp_ctrl *ctrl)$/;"	f	file:
ptp_init_ctrl	mach/mt6795/mt_ptp_64.c	/^static void ptp_init_ctrl(struct ptp_ctrl *ctrl)$/;"	f	file:
ptp_init_det	mach/mt6795/mt_ptp.c	/^static void ptp_init_det(struct ptp_det *det, struct ptp_devinfo *devinfo)$/;"	f	file:
ptp_init_det	mach/mt6795/mt_ptp_64.c	/^static void ptp_init_det(struct ptp_det *det, struct ptp_devinfo *devinfo)$/;"	f	file:
ptp_isr	mach/mt6795/mt_ptp.c	/^static irqreturn_t ptp_isr(int irq, void *dev_id)$/;"	f	file:
ptp_isr	mach/mt6795/mt_ptp_64.c	/^static irqreturn_t ptp_isr(int irq, void *dev_id)$/;"	f	file:
ptp_isr_handler	mach/mt6795/mt_ptp.c	/^static inline void ptp_isr_handler(struct ptp_det *det)$/;"	f	file:
ptp_isr_handler	mach/mt6795/mt_ptp_64.c	/^static inline void ptp_isr_handler(struct ptp_det *det)$/;"	f	file:
ptp_isr_info	mach/mt6795/mt_ptp.c	2432;"	d	file:
ptp_isr_info	mach/mt6795/mt_ptp.c	2434;"	d	file:
ptp_isr_info	mach/mt6795/mt_ptp_64.c	2517;"	d	file:
ptp_isr_info	mach/mt6795/mt_ptp_64.c	2519;"	d	file:
ptp_level	mach/mt6795/mt_ptp.c	/^static unsigned int ptp_level; \/* debug info *\/$/;"	v	file:
ptp_level	mach/mt6795/mt_ptp_64.c	/^static unsigned int ptp_level; $/;"	v	file:
ptp_log_en	mach/mt6795/mt_ptp.c	/^PROC_FOPS_RW(ptp_log_en);$/;"	v
ptp_log_en	mach/mt6795/mt_ptp.c	/^static int ptp_log_en = 0;$/;"	v	file:
ptp_log_en	mach/mt6795/mt_ptp_64.c	/^PROC_FOPS_RW(ptp_log_en);$/;"	v
ptp_log_en	mach/mt6795/mt_ptp_64.c	/^static int ptp_log_en = 0;$/;"	v	file:
ptp_log_en_proc_show	mach/mt6795/mt_ptp.c	/^static int ptp_log_en_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp_log_en_proc_show	mach/mt6795/mt_ptp_64.c	/^static int ptp_log_en_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp_log_en_proc_write	mach/mt6795/mt_ptp.c	/^static ssize_t ptp_log_en_proc_write(struct file *file,$/;"	f	file:
ptp_log_en_proc_write	mach/mt6795/mt_ptp_64.c	/^static ssize_t ptp_log_en_proc_write(struct file *file,$/;"	f	file:
ptp_log_timer	mach/mt6795/mt_ptp.c	/^static struct hrtimer ptp_log_timer;$/;"	v	typeref:struct:hrtimer	file:
ptp_log_timer	mach/mt6795/mt_ptp_64.c	/^static struct hrtimer ptp_log_timer;$/;"	v	typeref:struct:hrtimer	file:
ptp_log_timer_func	mach/mt6795/mt_ptp.c	/^static enum hrtimer_restart ptp_log_timer_func(struct hrtimer *timer)$/;"	f	file:
ptp_log_timer_func	mach/mt6795/mt_ptp_64.c	/^static enum hrtimer_restart ptp_log_timer_func(struct hrtimer *timer)$/;"	f	file:
ptp_notice	mach/mt6795/mt_ptp.c	2427;"	d	file:
ptp_notice	mach/mt6795/mt_ptp_64.c	2512;"	d	file:
ptp_offset	mach/mt6795/mt_ptp.c	/^PROC_FOPS_RW(ptp_offset);$/;"	v
ptp_offset	mach/mt6795/mt_ptp_64.c	/^PROC_FOPS_RW(ptp_offset);$/;"	v
ptp_offset_proc_show	mach/mt6795/mt_ptp.c	/^static int ptp_offset_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp_offset_proc_show	mach/mt6795/mt_ptp_64.c	/^static int ptp_offset_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp_offset_proc_write	mach/mt6795/mt_ptp.c	/^static ssize_t ptp_offset_proc_write(struct file *file,$/;"	f	file:
ptp_offset_proc_write	mach/mt6795/mt_ptp_64.c	/^static ssize_t ptp_offset_proc_write(struct file *file,$/;"	f	file:
ptp_pdev	mach/mt6795/mt_devs.c	/^struct platform_device ptp_pdev = {$/;"	v	typeref:struct:platform_device
ptp_phase	mach/mt6795/mt_ptp.c	/^} ptp_phase;$/;"	t	typeref:enum:__anon58	file:
ptp_phase	mach/mt6795/mt_ptp_64.c	/^} ptp_phase;$/;"	t	typeref:enum:__anon52	file:
ptp_probe	mach/mt6795/mt_ptp.c	/^static int ptp_probe(struct platform_device *pdev)$/;"	f	file:
ptp_probe	mach/mt6795/mt_ptp_64.c	/^static int ptp_probe(struct platform_device *pdev)$/;"	f	file:
ptp_ptpen	mach/mt6795/mt_ptp.c	/^	unsigned int ptp_ptpen[NR_PTP_PHASE];$/;"	m	struct:ptp_det	file:
ptp_ptpen	mach/mt6795/mt_ptp_64.c	/^	unsigned int ptp_ptpen[NR_PTP_PHASE];$/;"	m	struct:ptp_det	file:
ptp_read	mach/mt6795/mt_ptp.c	2457;"	d	file:
ptp_read	mach/mt6795/mt_ptp_64.c	2539;"	d	file:
ptp_read	mach/mt6795/mt_ptp_64.c	2545;"	d	file:
ptp_read_field	mach/mt6795/mt_ptp.c	2458;"	d	file:
ptp_read_field	mach/mt6795/mt_ptp_64.c	2540;"	d	file:
ptp_restore_ptp_volt	mach/mt6795/mt_ptp.c	/^static void ptp_restore_ptp_volt(struct ptp_det *det)$/;"	f	file:
ptp_restore_ptp_volt	mach/mt6795/mt_ptp_64.c	/^static void ptp_restore_ptp_volt(struct ptp_det *det)$/;"	f	file:
ptp_resume	mach/mt6795/mt_ptp.c	/^static int ptp_resume(struct platform_device *pdev)$/;"	f	file:
ptp_resume	mach/mt6795/mt_ptp_64.c	/^static int ptp_resume(struct platform_device *pdev)$/;"	f	file:
ptp_set_ptp_volt	mach/mt6795/mt_ptp.c	/^static void ptp_set_ptp_volt(struct ptp_det *det)$/;"	f	file:
ptp_set_ptp_volt	mach/mt6795/mt_ptp_64.c	/^static void ptp_set_ptp_volt(struct ptp_det *det)$/;"	f	file:
ptp_state	mach/mt6795/mt_ptp.c	/^enum ptp_state {$/;"	g	file:
ptp_state	mach/mt6795/mt_ptp_64.c	/^enum ptp_state {$/;"	g	file:
ptp_status	mach/mt6795/mt_ptp.c	/^PROC_FOPS_RO(ptp_status);$/;"	v
ptp_status	mach/mt6795/mt_ptp_64.c	/^PROC_FOPS_RO(ptp_status);$/;"	v
ptp_status_proc_show	mach/mt6795/mt_ptp.c	/^static int ptp_status_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp_status_proc_show	mach/mt6795/mt_ptp_64.c	/^static int ptp_status_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp_stress_result	mach/mt6795/mt_ptp_64.c	/^PROC_FOPS_RO(ptp_stress_result);$/;"	v
ptp_stress_result_proc_show	mach/mt6795/mt_ptp_64.c	/^static int ptp_stress_result_proc_show(struct seq_file *m, void *v)$/;"	f	file:
ptp_suspend	mach/mt6795/mt_ptp.c	/^static int ptp_suspend(struct platform_device *pdev, pm_message_t state)$/;"	f	file:
ptp_suspend	mach/mt6795/mt_ptp_64.c	/^static int ptp_suspend(struct platform_device *pdev, pm_message_t state)$/;"	f	file:
ptp_volt_thread_handler	mach/mt6795/mt_ptp.c	/^static int ptp_volt_thread_handler(void *data)$/;"	f	file:
ptp_volt_thread_handler	mach/mt6795/mt_ptp_64.c	/^static int ptp_volt_thread_handler(void *data)$/;"	f	file:
ptp_vop30	mach/mt6795/mt_ptp.c	/^	unsigned int ptp_vop30[NR_PTP_PHASE];$/;"	m	struct:ptp_det	file:
ptp_vop30	mach/mt6795/mt_ptp_64.c	/^	unsigned int ptp_vop30[NR_PTP_PHASE];$/;"	m	struct:ptp_det	file:
ptp_warning	mach/mt6795/mt_ptp.c	2426;"	d	file:
ptp_warning	mach/mt6795/mt_ptp_64.c	2511;"	d	file:
ptp_write	mach/mt6795/mt_ptp.c	2461;"	d	file:
ptp_write	mach/mt6795/mt_ptp_64.c	2543;"	d	file:
ptp_write	mach/mt6795/mt_ptp_64.c	2546;"	d	file:
ptp_write_field	mach/mt6795/mt_ptp.c	2469;"	d	file:
ptp_write_field	mach/mt6795/mt_ptp_64.c	2554;"	d	file:
ptpod_base	mach/mt6795/mt_ptp_64.c	/^void __iomem *ptpod_base;$/;"	v
ptpod_irq_number	mach/mt6795/mt_ptp_64.c	/^u32 ptpod_irq_number = 0;$/;"	v
ptpod_not_work	mach/mt6795/mt_ptp_64.c	/^static int ptpod_not_work(u32 cur_volt, unsigned int *volt_tbl_pmic, int num)$/;"	f	file:
ptpod_phy_base	mach/mt6795/mt_ptp_64.c	/^int ptpod_phy_base;$/;"	v
ptpod_temperature_limit_1	mach/mt6795/mt_cpufreq.c	/^	int ptpod_temperature_limit_1;$/;"	m	struct:mt_cpu_dvfs	file:
ptpod_temperature_limit_1	mach/mt6795/mt_cpufreq_64.c	/^	int ptpod_temperature_limit_1;$/;"	m	struct:mt_cpu_dvfs	file:
ptpod_temperature_limit_2	mach/mt6795/mt_cpufreq.c	/^	int ptpod_temperature_limit_2;$/;"	m	struct:mt_cpu_dvfs	file:
ptpod_temperature_limit_2	mach/mt6795/mt_cpufreq_64.c	/^	int ptpod_temperature_limit_2;$/;"	m	struct:mt_cpu_dvfs	file:
ptpod_temperature_time_1	mach/mt6795/mt_cpufreq.c	/^	int ptpod_temperature_time_1;$/;"	m	struct:mt_cpu_dvfs	file:
ptpod_temperature_time_1	mach/mt6795/mt_cpufreq_64.c	/^	int ptpod_temperature_time_1;$/;"	m	struct:mt_cpu_dvfs	file:
ptpod_temperature_time_2	mach/mt6795/mt_cpufreq.c	/^	int ptpod_temperature_time_2;$/;"	m	struct:mt_cpu_dvfs	file:
ptpod_temperature_time_2	mach/mt6795/mt_cpufreq_64.c	/^	int ptpod_temperature_time_2;$/;"	m	struct:mt_cpu_dvfs	file:
ptr	dual_ccci/include/ccmni_net.h	/^    unsigned char *ptr;$/;"	m	struct:__anon410
ptx_blk_cnt	eemcs/eemcs_expt.h	/^    atomic_t ptx_blk_cnt[CCCI_PORT_NUM];            \/\/ Tx operation blocked in DEVICE layer$/;"	m	struct:EEMCS_EXCEPTION_SET_st
ptx_drp_cnt	eemcs/eemcs_expt.h	/^    atomic_t ptx_drp_cnt[CCCI_PORT_NUM];            \/\/ Tx operation dropped in DEVICE layer$/;"	m	struct:EEMCS_EXCEPTION_SET_st
pullen	mach/mt6795/include/mach/mt_gpio_base.h	/^    VAL_REGS    pullen[14];         \/*0x0100 ~ 0x01DF: 224 bytes*\/$/;"	m	struct:__anon129
pullen	mach/mt6795/include/mach/mt_gpio_ext.h	/^    EXT_VAL_REGS    pullen[4];         \/*0x0020 ~ 0x003F: 32 bytes*\/$/;"	m	struct:__anon75
pullen	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    VAL_REGS    pullen[11];         \/*0x0100 ~ 0x01AF: 176 bytes*\/$/;"	m	struct:__anon131
pullsel	mach/mt6795/include/mach/mt_gpio_base.h	/^    VAL_REGS    pullsel[14];        \/*0x0200 ~ 0x02DF: 224 bytes*\/$/;"	m	struct:__anon129
pullsel	mach/mt6795/include/mach/mt_gpio_ext.h	/^    EXT_VAL_REGS    pullsel[4];        \/*0x0040 ~ 0x005F: 32 bytes*\/$/;"	m	struct:__anon75
pullsel	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    VAL_REGS    pullsel[11];        \/*0x0200 ~ 0x02AF: 176 bytes*\/$/;"	m	struct:__anon131
pureReadOOB	mach/mt6795/include/mach/mtk_nand.h	/^	u32 pureReadOOB;$/;"	m	struct:NAND_CMD
pureReadOOBNum	mach/mt6795/include/mach/mtk_nand.h	/^	u32 pureReadOOBNum;$/;"	m	struct:NAND_CMD
push_msg	dual_ccci/include/ccif.h	/^    int  (*push_msg)(ccif_msg_t*, void*);$/;"	m	struct:_ccif
putc	mach/mt6795/include/mach/uncompress.h	/^static inline void putc(int c)$/;"	f
pw	mach/mt6795/mt_cpufreq.c	/^static struct pmic_wrap_setting pw = {$/;"	v	typeref:struct:pmic_wrap_setting	file:
pw	mach/mt6795/mt_cpufreq_64.c	/^static struct pmic_wrap_setting pw = {$/;"	v	typeref:struct:pmic_wrap_setting	file:
pwk_start_monitor	aee/aed/monitor_hang.c	/^static int pwk_start_monitor;$/;"	v	file:
pwm_thresh	mach/mt6795/hiau_ml/accdet/accdet_custom.h	/^    int pwm_thresh;	\/\/pwm duty $/;"	m	struct:headset_mode_settings
pwm_thresh	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom.h	/^    int pwm_thresh;	\/\/pwm duty $/;"	m	struct:headset_mode_settings
pwm_width	mach/mt6795/hiau_ml/accdet/accdet_custom.h	/^    int pwm_width;	\/\/pwm frequence$/;"	m	struct:headset_mode_settings
pwm_width	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom.h	/^    int pwm_width;	\/\/pwm frequence$/;"	m	struct:headset_mode_settings
pwr_addr	mach/mt6795/mt_clkmgr.c	/^    void __iomem *pwr_addr;$/;"	m	struct:pll	file:
pwr_addr	mach/mt6795/mt_clkmgr_64.c	/^    void __iomem *pwr_addr;$/;"	m	struct:pll	file:
pwr_thro_mode	mach/mt6795/mt_cpufreq.c	/^	unsigned int pwr_thro_mode;$/;"	m	struct:mt_cpu_dvfs	file:
pwr_thro_mode	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int pwr_thro_mode;$/;"	m	struct:mt_cpu_dvfs	file:
pwrite_buf	mach/mt6795/isp.c	/^static u8 *pwrite_buf = NULL;$/;"	v	file:
pwsv_lock	eemcs/lte_hif_sdio.h	/^	KAL_MUTEX	pwsv_lock ;$/;"	m	struct:HIF_SDIO_HANDLE
pxl_id	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   pxl_id;$/;"	m	struct:__anon205
q_length	dual_ccci/include/ccmni_net.h	/^    unsigned q_length;        \/\/default 256 for Rx$/;"	m	struct:__anon411
q_num	eemcs/lte_dev_test_at.h	/^	kal_uint16 q_num;	\/\/N for queue N, and 0xFFFF for stop all queue$/;"	m	struct:_athif_stopq_tst_cfg
q_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 				q_num;$/;"	m	struct:_athif_ul_rgpd_tst_cfg
q_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 	q_num;$/;"	m	struct:_athif_gpd_ioc_cfg
q_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 q_num;$/;"	m	struct:_athif_basic_set
q_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 q_num;$/;"	m	struct:_athif_dl_tgpd_cfg
q_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 q_num;$/;"	m	struct:_athif_msd_rgpd_tst_cfg
q_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 q_num;$/;"	m	struct:_athif_sdio_set_dlq_pkt
q_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 q_num;$/;"	m	struct:_athif_sdio_set_ulq_count
q_num	eemcs/lte_dev_test_at.h	/^	kal_uint8			q_num;$/;"	m	struct:_athif_dl_perf_que
q_ringbuf_ccmni_t	dual_ccci/include/ccmni_net.h	/^} q_ringbuf_ccmni_t;$/;"	t	typeref:struct:__anon410
q_rx_ringbuff	dual_ccci/include/ccmni_net.h	/^    q_ringbuf_ccmni_t        q_rx_ringbuff[CCMNI_CTRL_Q_RX_SIZE];    \/\/Down Link, default 256$/;"	m	struct:__anon412
q_tx_ringbuff	dual_ccci/include/ccmni_net.h	/^    q_ringbuf_ccmni_t        q_tx_ringbuff[CCMNI_CTRL_Q_TX_SIZE];    \/\/Up Link, default 64$/;"	m	struct:__anon412
qno	eemcs/lte_hif_sdio.h	/^	KAL_UINT32	qno ;     $/;"	m	struct:SDIO_PROC_QUEUE_HANDLE
qno	eemcs/lte_hif_sdio.h	/^	KAL_UINT32	qno ; $/;"	m	struct:SDIO_RX_QUEUE_INFO
qno	eemcs/lte_hif_sdio.h	/^	KAL_UINT32	qno ; $/;"	m	struct:SDIO_TX_QUEUE_INFO
que_en	eemcs/lte_dev_test_at.h	/^	kal_uint8			que_en;$/;"	m	struct:_athif_dl_perf_que
que_recv_pkt_cnt	eemcs/lte_dev_test.c	/^volatile unsigned int que_recv_pkt_cnt[HIF_MAX_DLQ_NUM] ;$/;"	v
query_feature_setting	eemcs/eemcs_boot.c	/^static int query_feature_setting(char buff[])$/;"	f	file:
queue	eemcs/eemcs_statistics.h	/^    unsigned int queue[2];$/;"	m	struct:__anon321
qwork	eccci/modem_ccif.h	/^    struct work_struct qwork;$/;"	m	struct:md_ccif_queue	typeref:struct:md_ccif_queue::work_struct
r	masp/asf/core/alg_aes_legacy.c	/^    uint32 r;$/;"	m	struct:__anon472	file:
rWmtCfgFile	wmt_ccci/wmt_cfg_parser.h	/^	WMT_CONF_FILE rWmtCfgFile;$/;"	m	struct:_WMT_PARSER_CONF_FOR_CCCI_
r_buf	eemcs/lte_dev_test.c	/^char r_buf[BUF_SIZE] = "this is a test";$/;"	v
r_profile	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^R_PROFILE_STRUC r_profile[TOTAL_BATTERY_NUMBER][TOTAL_TEMP_MAP_NUM][97] = {$/;"	v
r_profile	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^R_PROFILE_STRUC r_profile[TOTAL_BATTERY_NUMBER][TOTAL_TEMP_MAP_NUM][97] = {$/;"	v
r_profile_temperature	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^R_PROFILE_STRUC_P r_profile_temperature = NULL;$/;"	v
r_profile_temperature	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^R_PROFILE_STRUC_P r_profile_temperature = NULL;$/;"	v
ram_console_file_ops	aee/aed/dram_console.c	/^static const struct file_operations ram_console_file_ops = {$/;"	v	typeref:struct:file_operations	file:
ram_console_init	aee/aed/dram_console.c	/^static int __init ram_console_init(struct dram_console_buffer *buffer, size_t buffer_size)$/;"	f	file:
ram_console_old_log	aee/aed/dram_console.c	/^static char *ram_console_old_log;$/;"	v	file:
ram_console_old_log_size	aee/aed/dram_console.c	/^static size_t ram_console_old_log_size;$/;"	v	file:
ram_console_save_old	aee/aed/dram_console.c	/^static void __init ram_console_save_old(const struct dram_console_buffer *buffer)$/;"	f	file:
ramp_down_count	mach/mt6795/mt_cpufreq.c	/^	int ramp_down_count;$/;"	m	struct:mt_cpu_dvfs	file:
ramp_down_count	mach/mt6795/mt_cpufreq_64.c	/^	int ramp_down_count;$/;"	m	struct:mt_cpu_dvfs	file:
ramp_down_count_const	mach/mt6795/mt_cpufreq.c	/^	int ramp_down_count_const;$/;"	m	struct:mt_cpu_dvfs	file:
ramp_down_count_const	mach/mt6795/mt_cpufreq_64.c	/^	int ramp_down_count_const;$/;"	m	struct:mt_cpu_dvfs	file:
rand_test_times	eemcs/lte_dev_test.c	2557;"	d	file:
range	dual_ccci/ccci_mk_node.c	/^    int  range;$/;"	m	struct:_ccci_node_type	file:
rank	mach/mt6795/include/mach/emi_mpu.h	/^		} rank[MAX_RANKS];$/;"	m	struct:basic_dram_setting::__anon84	typeref:struct:basic_dram_setting::__anon84::__anon85
rank_size	mach/mt6795/include/mach/emi_mpu.h	/^			unsigned rank_size;$/;"	m	struct:basic_dram_setting::__anon84::__anon85
raw	aee/ipanic/ipanic.h	/^	u32 raw;		\/* raw data or plain text *\/$/;"	m	struct:ipanic_data_header
rbd_allow_len	eemcs/lte_dev_test_at.h	/^	kal_uint32 rbd_allow_len[ATHIF_MAX_RBD_NUM];$/;"	m	struct:_athif_ul_rgpd_format
rbd_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 rbd_num;$/;"	m	struct:_athif_ul_rgpd_format
rbf_memcpy	eccci/ccci_ringbuf.c	/^static inline void *rbf_memcpy(void *__dest, __const void *__src, size_t __n)$/;"	f	file:
rdIdx	mach/mt6795/camera_isp.c	/^    MUINT32 rdIdx[_IRQ_MAX];     $/;"	m	struct:_FW_RCNT_CTRL	file:
rdata_edge	mach/mt6795/include/mach/board.h	/^    unsigned char  rdata_edge;             $/;"	m	struct:msdc_hw
rdsel	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    rdsel[6];        	\/*0x0A80 ~ 0x0ADF:  96 bytes*\/ $/;"	m	struct:__anon129
rdsplsel	mach/mt6795/include/mach/board.h	/^    unsigned char  rdsplsel;               $/;"	m	struct:msdc_hw
re_enter_cnt	dual_ccci/include/ccif.h	/^    unsigned int        re_enter_cnt;$/;"	m	struct:_ccif_statistics
read	dual_ccci/include/ccci_tty.h	/^    unsigned read;$/;"	m	struct:__anon357
read	eccci/ccci_ringbuf.h	/^        unsigned int read;$/;"	m	struct:ccci_ringbuf::__anon462
read	mach/mt6795/mt_dormant.c	/^	unsigned (*read) (void);$/;"	m	struct:__anon277	file:
read16	ccci_util/ccci_util_lib_sys.c	/^static unsigned short read16(unsigned short *addr)$/;"	f	file:
read32	ccci_util/ccci_util_lib_sys.c	/^static unsigned int read32(unsigned int *addr)$/;"	f	file:
read8	ccci_util/ccci_util_lib_sys.c	/^static unsigned char read8(unsigned char *addr)$/;"	f	file:
readFile	eemcs/lte_dev_test.c	/^int readFile(struct file *fp,char *buf,int readlen) $/;"	f
read_buffer	dual_ccci/ccmni_net.c	/^    unsigned char        read_buffer  [CCCI1_CCMNI_BUF_SIZE];$/;"	m	struct:__anon353	file:
read_clusterid	mach/mt6795/cpu_dormant.S	/^read_clusterid:$/;"	l
read_cmos_sensor	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint16 read_cmos_sensor(kal_uint32 addr)$/;"	f	file:
read_cmos_sensor_otp	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static int read_cmos_sensor_otp(kal_uint32 addr, u8* get_byte )$/;"	f	file:
read_cntfrq	mach/mt6795/ca7_timer.c	13;"	d	file:
read_cntkctl	mach/mt6795/ca7_timer.c	30;"	d	file:
read_cntp_ctl	mach/mt6795/ca7_timer.c	57;"	d	file:
read_cntp_cval	mach/mt6795/ca7_timer.c	75;"	d	file:
read_cntp_tval	mach/mt6795/ca7_timer.c	92;"	d	file:
read_cntpct	mach/mt6795/ca7_timer.c	39;"	d	file:
read_cntpct	mach/mt6795/mt_cpuidle.c	162;"	d	file:
read_cntpct	mach/mt6795/mt_cpuidle64.c	192;"	d	file:
read_cntpctl	mach/mt6795/mt_cpuidle.c	174;"	d	file:
read_cntpctl	mach/mt6795/mt_cpuidle64.c	204;"	d	file:
read_cntv_ctl	mach/mt6795/ca7_timer.c	110;"	d	file:
read_cntv_cval	mach/mt6795/ca7_timer.c	119;"	d	file:
read_cntv_tval	mach/mt6795/ca7_timer.c	128;"	d	file:
read_cntvct	mach/mt6795/ca7_timer.c	48;"	d	file:
read_counter	mach/mt6795/include/mach/pmu_v7.h	/^    void             (*read_counter)(void);$/;"	m	struct:arm_pmu
read_cpuid	mach/mt6795/cpu_dormant.S	/^read_cpuid:$/;"	l
read_dbg_bcr0	mach/mt6795/cpu_dormant.S	/^read_dbg_bcr0:$/;"	l
read_dbg_bcr1	mach/mt6795/cpu_dormant.S	/^read_dbg_bcr1:$/;"	l
read_dbg_bcr10	mach/mt6795/cpu_dormant.S	/^read_dbg_bcr10:$/;"	l
read_dbg_bcr11	mach/mt6795/cpu_dormant.S	/^read_dbg_bcr11:$/;"	l
read_dbg_bcr12	mach/mt6795/cpu_dormant.S	/^read_dbg_bcr12:$/;"	l
read_dbg_bcr13	mach/mt6795/cpu_dormant.S	/^read_dbg_bcr13:$/;"	l
read_dbg_bcr14	mach/mt6795/cpu_dormant.S	/^read_dbg_bcr14:$/;"	l
read_dbg_bcr15	mach/mt6795/cpu_dormant.S	/^read_dbg_bcr15:$/;"	l
read_dbg_bcr2	mach/mt6795/cpu_dormant.S	/^read_dbg_bcr2:$/;"	l
read_dbg_bcr3	mach/mt6795/cpu_dormant.S	/^read_dbg_bcr3:$/;"	l
read_dbg_bcr4	mach/mt6795/cpu_dormant.S	/^read_dbg_bcr4:$/;"	l
read_dbg_bcr5	mach/mt6795/cpu_dormant.S	/^read_dbg_bcr5:$/;"	l
read_dbg_bcr6	mach/mt6795/cpu_dormant.S	/^read_dbg_bcr6:$/;"	l
read_dbg_bcr7	mach/mt6795/cpu_dormant.S	/^read_dbg_bcr7:$/;"	l
read_dbg_bcr8	mach/mt6795/cpu_dormant.S	/^read_dbg_bcr8:$/;"	l
read_dbg_bcr9	mach/mt6795/cpu_dormant.S	/^read_dbg_bcr9:$/;"	l
read_dbg_bvr0	mach/mt6795/cpu_dormant.S	/^read_dbg_bvr0:$/;"	l
read_dbg_bvr1	mach/mt6795/cpu_dormant.S	/^read_dbg_bvr1:$/;"	l
read_dbg_bvr10	mach/mt6795/cpu_dormant.S	/^read_dbg_bvr10:$/;"	l
read_dbg_bvr11	mach/mt6795/cpu_dormant.S	/^read_dbg_bvr11:$/;"	l
read_dbg_bvr12	mach/mt6795/cpu_dormant.S	/^read_dbg_bvr12:$/;"	l
read_dbg_bvr13	mach/mt6795/cpu_dormant.S	/^read_dbg_bvr13:$/;"	l
read_dbg_bvr14	mach/mt6795/cpu_dormant.S	/^read_dbg_bvr14:$/;"	l
read_dbg_bvr15	mach/mt6795/cpu_dormant.S	/^read_dbg_bvr15:$/;"	l
read_dbg_bvr2	mach/mt6795/cpu_dormant.S	/^read_dbg_bvr2:$/;"	l
read_dbg_bvr3	mach/mt6795/cpu_dormant.S	/^read_dbg_bvr3:$/;"	l
read_dbg_bvr4	mach/mt6795/cpu_dormant.S	/^read_dbg_bvr4:$/;"	l
read_dbg_bvr5	mach/mt6795/cpu_dormant.S	/^read_dbg_bvr5:$/;"	l
read_dbg_bvr6	mach/mt6795/cpu_dormant.S	/^read_dbg_bvr6:$/;"	l
read_dbg_bvr7	mach/mt6795/cpu_dormant.S	/^read_dbg_bvr7:$/;"	l
read_dbg_bvr8	mach/mt6795/cpu_dormant.S	/^read_dbg_bvr8:$/;"	l
read_dbg_bvr9	mach/mt6795/cpu_dormant.S	/^read_dbg_bvr9:$/;"	l
read_dbg_bxvr0	mach/mt6795/cpu_dormant.S	/^read_dbg_bxvr0:$/;"	l
read_dbg_bxvr1	mach/mt6795/cpu_dormant.S	/^read_dbg_bxvr1:$/;"	l
read_dbg_bxvr10	mach/mt6795/cpu_dormant.S	/^read_dbg_bxvr10:$/;"	l
read_dbg_bxvr11	mach/mt6795/cpu_dormant.S	/^read_dbg_bxvr11:$/;"	l
read_dbg_bxvr12	mach/mt6795/cpu_dormant.S	/^read_dbg_bxvr12:$/;"	l
read_dbg_bxvr13	mach/mt6795/cpu_dormant.S	/^read_dbg_bxvr13:$/;"	l
read_dbg_bxvr14	mach/mt6795/cpu_dormant.S	/^read_dbg_bxvr14:$/;"	l
read_dbg_bxvr15	mach/mt6795/cpu_dormant.S	/^read_dbg_bxvr15:$/;"	l
read_dbg_bxvr2	mach/mt6795/cpu_dormant.S	/^read_dbg_bxvr2:$/;"	l
read_dbg_bxvr3	mach/mt6795/cpu_dormant.S	/^read_dbg_bxvr3:$/;"	l
read_dbg_bxvr4	mach/mt6795/cpu_dormant.S	/^read_dbg_bxvr4:$/;"	l
read_dbg_bxvr5	mach/mt6795/cpu_dormant.S	/^read_dbg_bxvr5:$/;"	l
read_dbg_bxvr6	mach/mt6795/cpu_dormant.S	/^read_dbg_bxvr6:$/;"	l
read_dbg_bxvr7	mach/mt6795/cpu_dormant.S	/^read_dbg_bxvr7:$/;"	l
read_dbg_bxvr8	mach/mt6795/cpu_dormant.S	/^read_dbg_bxvr8:$/;"	l
read_dbg_bxvr9	mach/mt6795/cpu_dormant.S	/^read_dbg_bxvr9:$/;"	l
read_dbg_claimclr	mach/mt6795/cpu_dormant.S	/^read_dbg_claimclr:$/;"	l
read_dbg_devid	mach/mt6795/cpu_dormant.S	/^read_dbg_devid:    $/;"	l
read_dbg_didr	mach/mt6795/cpu_dormant.S	/^read_dbg_didr:    $/;"	l
read_dbg_drar	mach/mt6795/cpu_dormant.S	/^read_dbg_drar:$/;"	l
read_dbg_dsar	mach/mt6795/cpu_dormant.S	/^read_dbg_dsar:$/;"	l
read_dbg_dscrext	mach/mt6795/cpu_dormant.S	/^read_dbg_dscrext:$/;"	l
read_dbg_dtrrxext	mach/mt6795/cpu_dormant.S	/^read_dbg_dtrrxext:$/;"	l
read_dbg_dtrtxext	mach/mt6795/cpu_dormant.S	/^read_dbg_dtrtxext:$/;"	l
read_dbg_osdlr	mach/mt6795/cpu_dormant.S	/^read_dbg_osdlr:$/;"	l
read_dbg_vcr	mach/mt6795/cpu_dormant.S	/^read_dbg_vcr:$/;"	l
read_dbg_wcr0	mach/mt6795/cpu_dormant.S	/^read_dbg_wcr0:$/;"	l
read_dbg_wcr1	mach/mt6795/cpu_dormant.S	/^read_dbg_wcr1:$/;"	l
read_dbg_wcr10	mach/mt6795/cpu_dormant.S	/^read_dbg_wcr10:$/;"	l
read_dbg_wcr11	mach/mt6795/cpu_dormant.S	/^read_dbg_wcr11:$/;"	l
read_dbg_wcr12	mach/mt6795/cpu_dormant.S	/^read_dbg_wcr12:$/;"	l
read_dbg_wcr13	mach/mt6795/cpu_dormant.S	/^read_dbg_wcr13:$/;"	l
read_dbg_wcr14	mach/mt6795/cpu_dormant.S	/^read_dbg_wcr14:$/;"	l
read_dbg_wcr15	mach/mt6795/cpu_dormant.S	/^read_dbg_wcr15:$/;"	l
read_dbg_wcr2	mach/mt6795/cpu_dormant.S	/^read_dbg_wcr2:$/;"	l
read_dbg_wcr3	mach/mt6795/cpu_dormant.S	/^read_dbg_wcr3:$/;"	l
read_dbg_wcr4	mach/mt6795/cpu_dormant.S	/^read_dbg_wcr4:$/;"	l
read_dbg_wcr5	mach/mt6795/cpu_dormant.S	/^read_dbg_wcr5:$/;"	l
read_dbg_wcr6	mach/mt6795/cpu_dormant.S	/^read_dbg_wcr6:$/;"	l
read_dbg_wcr7	mach/mt6795/cpu_dormant.S	/^read_dbg_wcr7:$/;"	l
read_dbg_wcr8	mach/mt6795/cpu_dormant.S	/^read_dbg_wcr8:$/;"	l
read_dbg_wcr9	mach/mt6795/cpu_dormant.S	/^read_dbg_wcr9:$/;"	l
read_dbg_wfar	mach/mt6795/cpu_dormant.S	/^read_dbg_wfar:$/;"	l
read_dbg_wvr0	mach/mt6795/cpu_dormant.S	/^read_dbg_wvr0:$/;"	l
read_dbg_wvr1	mach/mt6795/cpu_dormant.S	/^read_dbg_wvr1:$/;"	l
read_dbg_wvr10	mach/mt6795/cpu_dormant.S	/^read_dbg_wvr10:$/;"	l
read_dbg_wvr11	mach/mt6795/cpu_dormant.S	/^read_dbg_wvr11:$/;"	l
read_dbg_wvr12	mach/mt6795/cpu_dormant.S	/^read_dbg_wvr12:$/;"	l
read_dbg_wvr13	mach/mt6795/cpu_dormant.S	/^read_dbg_wvr13:$/;"	l
read_dbg_wvr14	mach/mt6795/cpu_dormant.S	/^read_dbg_wvr14:$/;"	l
read_dbg_wvr15	mach/mt6795/cpu_dormant.S	/^read_dbg_wvr15:$/;"	l
read_dbg_wvr2	mach/mt6795/cpu_dormant.S	/^read_dbg_wvr2:$/;"	l
read_dbg_wvr3	mach/mt6795/cpu_dormant.S	/^read_dbg_wvr3:$/;"	l
read_dbg_wvr4	mach/mt6795/cpu_dormant.S	/^read_dbg_wvr4:$/;"	l
read_dbg_wvr5	mach/mt6795/cpu_dormant.S	/^read_dbg_wvr5:$/;"	l
read_dbg_wvr6	mach/mt6795/cpu_dormant.S	/^read_dbg_wvr6:$/;"	l
read_dbg_wvr7	mach/mt6795/cpu_dormant.S	/^read_dbg_wvr7:$/;"	l
read_dbg_wvr8	mach/mt6795/cpu_dormant.S	/^read_dbg_wvr8:$/;"	l
read_dbg_wvr9	mach/mt6795/cpu_dormant.S	/^read_dbg_wvr9:$/;"	l
read_dbgdidr	mach/mt6795/include/mach/mt_dbg_v71.h	/^inline unsigned read_dbgdidr(void)$/;"	f
read_dbgdscr	mach/mt6795/include/mach/mt_dbg_v71.h	/^inline unsigned read_dbgdscr(void)$/;"	f
read_dbgosdlr	mach/mt6795/include/mach/mt_dbg_v71.h	/^inline unsigned read_dbgosdlr(void)$/;"	f
read_debug_address	mach/mt6795/mt_dormant.c	/^debug_registers_t *read_debug_address(void)$/;"	f
read_dram_data_rate_show	mach/mt6795/mt_dramc.c	/^static ssize_t read_dram_data_rate_show(struct device_driver *driver, char *buf)$/;"	f	file:
read_dram_data_rate_show	mach/mt6795/mt_dramc_64.c	/^static ssize_t read_dram_data_rate_show(struct device_driver *driver, char *buf)$/;"	f	file:
read_dram_data_rate_store	mach/mt6795/mt_dramc.c	/^static ssize_t read_dram_data_rate_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
read_dram_data_rate_store	mach/mt6795/mt_dramc_64.c	/^static ssize_t read_dram_data_rate_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
read_dram_temp_show	mach/mt6795/mt_dramc.c	/^static ssize_t read_dram_temp_show(struct device_driver *driver, char *buf)$/;"	f	file:
read_dram_temp_show	mach/mt6795/mt_dramc_64.c	/^static ssize_t read_dram_temp_show(struct device_driver *driver, char *buf)$/;"	f	file:
read_dram_temp_store	mach/mt6795/mt_dramc.c	/^static ssize_t read_dram_temp_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
read_dram_temp_store	mach/mt6795/mt_dramc_64.c	/^static ssize_t read_dram_temp_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
read_dram_temperature	mach/mt6795/mt_dramc.c	/^unsigned int read_dram_temperature(void)$/;"	f
read_dram_temperature	mach/mt6795/mt_dramc_64.c	/^unsigned int read_dram_temperature(void)$/;"	f
read_efuse_speed	mach/mt6795/mt_cpufreq.c	/^static unsigned int read_efuse_speed(void) \/\/ TODO: remove it latter$/;"	f	file:
read_from_ring_buffer	dual_ccci/ccci_ipc.c	/^void *read_from_ring_buffer(int md_id, ipc_ilm_t *ilm, BUFF *buff_rd, int *len)$/;"	f
read_id	mach/mt6795/mt_cpuidle.c	/^inline int read_id(int *cpu_id, int *cluster_id)$/;"	f
read_id	mach/mt6795/mt_cpuidle64.c	/^inline int read_id(int *cpu_id, int *cluster_id)$/;"	f
read_id_pfr1	mach/mt6795/cpu_dormant.S	/^read_id_pfr1: $/;"	l
read_idx	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int           read_idx;$/;"	m	struct:__anon210
read_info	masp/asf/core/sec_dev.c	/^int read_info (int part_index, uint32 part_off, uint32 search_region, char* info_name, uint32 info_name_len, uint32 info_sz, char* info_buf)$/;"	f
read_isr	mach/mt6795/mt_cpuidle.c	364;"	d	file:
read_midr	mach/mt6795/mt-smp.c	40;"	d	file:
read_midr	mach/mt6795/mt_cpuidle.c	381;"	d	file:
read_midr	mach/mt6795/mt_cpuidle64.c	401;"	d	file:
read_mpidr	mach/mt6795/mt_cpuidle.c	372;"	d	file:
read_mpidr	mach/mt6795/mt_cpuidle64.c	392;"	d	file:
read_nsacr	mach/mt6795/cpu_dormant.S	/^read_nsacr:$/;"	l
read_otp	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static int read_otp(void){$/;"	f	file:
read_out	dual_ccci/include/ccmni_net.h	/^    unsigned read_out;$/;"	m	struct:__anon411
read_out_no	dual_ccci/include/ccmni_net.h	/^    unsigned read_out_no;$/;"	m	struct:__anon409
read_pos	ccci_util/ccci_private_log.c	/^	unsigned int read_pos;$/;"	m	struct:ccci_ring_buffer	file:
read_scuctlr	mach/mt6795/mt_cpuidle.c	390;"	d	file:
read_t4ka7_otp_flag	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static int read_t4ka7_otp_flag = 0;$/;"	v	file:
read_wait_queue	dual_ccci/include/ccci_ipc.h	/^    wait_queue_head_t        read_wait_queue;$/;"	m	struct:__anon369
read_waitq	dual_ccci/ccci_tty.c	/^    wait_queue_head_t        read_waitq;$/;"	m	struct:__anon356	file:
reader_cnt	ccci_util/ccci_private_log.c	/^	atomic_t reader_cnt;$/;"	m	struct:ccci_ring_buffer	file:
readline	mach/mt6795/mt_ptp.c	/^static char *readline(struct file *fp)$/;"	f	file:
ready	dual_ccci/ccci_tty.c	/^    int            ready;$/;"	m	struct:__anon356	file:
ready	dual_ccci/ccmni_net.c	/^    int                    ready;$/;"	m	struct:__anon353	file:
ready	dual_ccci/ccmni_v2_net.c	/^    int                    ready;$/;"	m	struct:__anon355	file:
real_len	aee/common/wdt-atf.c	/^	int real_len;$/;"	m	struct:__anon416	file:
real_len	aee/common/wdt-atf.c	/^	int real_len;$/;"	m	struct:__anon417	file:
real_len	aee/common/wdt-handler.c	/^	int real_len;$/;"	m	struct:__anon418	file:
real_len	aee/common/wdt-handler.c	/^	int real_len;$/;"	m	struct:__anon419	file:
real_offset	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned int                real_offset;  \/* download agent will update the real offset *\/        $/;"	m	struct:__anon520
real_offset	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned int                real_offset;  \/* download agent will update the real offset *\/        $/;"	m	struct:__anon516
reason_name	mach/mt6795/mt_idle.c	/^static const char *reason_name[NR_REASONS] = {$/;"	v	file:
reason_name	mach/mt6795/mt_idle_64.c	/^static const char *reason_name[NR_REASONS] = {$/;"	v	file:
reboot_reason	dual_ccci/ccci_md_main.c	/^    unsigned char        reboot_reason;$/;"	m	struct:_md_ctl_block	file:
received_ulq_count	eemcs/lte_hif_sdio.h	/^    KAL_INT16   received_ulq_count[8];$/;"	m	struct:_athif_test_param
recovery_done	masp/mt6795/module/sec_mod.c	/^static uint recovery_done = 0;$/;"	v	file:
recv_array	dual_ccci/include/ccci_chrdev.h	/^struct recv_array{$/;"	s
recv_array_is_empty	dual_ccci/include/ccci_chrdev.h	20;"	d
recv_array_is_full	dual_ccci/include/ccci_chrdev.h	14;"	d
recv_frag_ctrl	eemcs/lte_dev_test.c	/^recv_fragment_ctrl_t recv_frag_ctrl[HIF_MAX_DLQ_NUM];$/;"	v
recv_fragment_ctrl_t	eemcs/lte_dev_test_lib.h	/^}recv_fragment_ctrl_t;$/;"	t	typeref:struct:_recv_fragment_ctrl
recv_item	dual_ccci/ccci_ipc.c	/^static void recv_item(int md_id, unsigned int addr, unsigned int len, IPC_TASK *task, BUFF *buff_rd)$/;"	f	file:
recv_list	dual_ccci/include/ccci_ipc.h	/^    struct list_head        recv_list;$/;"	m	struct:__anon369	typeref:struct:__anon369::list_head
recv_request	eccci/ccci_core.h	/^	int (*recv_request)(struct ccci_port *port, struct ccci_request* req);$/;"	m	struct:ccci_port_ops
recv_th_rslt	eemcs/lte_dev_test.c	/^ volatile int recv_th_rslt ;$/;"	v
recv_total_bytes_cnt	eemcs/lte_dev_test.c	/^ volatile unsigned long long recv_total_bytes_cnt;$/;"	v
recv_total_pkt_cnt	eemcs/lte_dev_test.c	/^ volatile unsigned int recv_total_pkt_cnt ;$/;"	v
recv_total_pkt_cnt_agg	eemcs/lte_dev_test.c	/^ volatile unsigned int recv_total_pkt_cnt_agg;$/;"	v
ref_cnt	mach/mt6795/include/mach/emi_bwl.h	/^    unsigned int ref_cnt; $/;"	m	struct:emi_bwl_ctrl
ref_cnt	mach/mt6795/include/mach/mt_emi_bwl.h	/^    unsigned int ref_cnt; $/;"	m	struct:emi_bwl_ctrl
ref_count	dual_ccci/include/ccci_ipc.h	/^    uint8  ref_count;$/;"	m	struct:__anon363
ref_count	dual_ccci/include/ccci_ipc.h	/^   uint8    ref_count; $/;"	m	struct:__anon364
ref_count	eccci/port_ipc.h	/^	u8  ref_count;$/;"	m	struct:local_para
ref_count	eccci/port_ipc.h	/^   u8	ref_count; $/;"	m	struct:peer_buff
ref_count	eemcs/eemcs_ipc.h	/^	uint8  ref_count;$/;"	m	struct:__anon310
ref_count	eemcs/eemcs_ipc.h	/^   uint8	ref_count; $/;"	m	struct:__anon311
refcount	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^    uint32_t    refcount;   \/* INOUT *\/        $/;"	m	struct:__anon241
reg_addr	mach/mt6795/include/mach/board.h	/^    unsigned int reg_addr; $/;"	m	struct:msdc_ett_settings
reg_base	dual_ccci/include/ccci_common.h	/^    unsigned long    reg_base;$/;"	m	struct:_ccif_hw_info
reg_dump_addr_off	mach/mt6795/mt_ptp_64.c	/^unsigned int reg_dump_addr_off[] = {$/;"	v
reg_dump_data	mach/mt6795/mt_ptp_64.c	/^	unsigned int reg_dump_data[ARRAY_SIZE(reg_dump_addr_off)][NR_PTP_PHASE];$/;"	m	struct:ptp_det	file:
reg_dump_device	mach/mt6795/mt_reg_dump.c	/^static struct platform_device reg_dump_device = $/;"	v	typeref:struct:platform_device	file:
reg_dump_driver_data	mach/mt6795/mt_reg_dump.c	/^struct reg_dump_driver_data reg_dump_driver_data =$/;"	v	typeref:struct:reg_dump_driver_data
reg_dump_platform	dbg_dump/dbg_dump.c	/^int __weak reg_dump_platform(char *buf) { return 1; }$/;"	f
reg_dump_platform	mach/mt6795/mt_reg_dump.c	/^int reg_dump_platform(char *buf)$/;"	f
reg_md32_to_host_ipc	mach/mt6795/include/mach/md32_ipi.h	/^struct reg_md32_to_host_ipc {$/;"	s
reg_offset	mach/mt6795/include/mach/board.h	/^    unsigned int reg_offset; $/;"	m	struct:msdc_ett_settings
reg_read	mach/mt6795/mt_cpuidle.c	122;"	d	file:
reg_read	mach/mt6795/mt_cpuidle64.c	153;"	d	file:
reg_read	mach/mt6795/mt_dormant.c	23;"	d	file:
reg_val	mach/mt6795/mt_golden_setting.c	/^	unsigned int reg_val[1]; \/\/ XXX: actually variable length$/;"	m	struct:snapshot	file:
reg_write	mach/mt6795/mt_cpuidle.c	123;"	d	file:
reg_write	mach/mt6795/mt_cpuidle64.c	154;"	d	file:
reg_write	mach/mt6795/mt_dormant.c	24;"	d	file:
region_len	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        region_len;  \/* include andro, sv5 and hash *\/$/;"	m	struct:__anon488
region_length	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        region_length;  \/* include andro and sv5*\/$/;"	m	struct:__anon481
region_off	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        region_off; $/;"	m	struct:__anon488
region_offset	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned int                        region_offset; $/;"	m	struct:__anon481
register_call_back_func	dual_ccci/include/ccif.h	/^    int  (*register_call_back_func)(struct _ccif *, int (*push_func)(ccif_msg_t*, void*), void (*notify_func)(void*));$/;"	m	struct:_ccif
register_ccci_attr_func	dual_ccci/ccci_mk_node.c	/^int register_ccci_attr_func(const char *buf, ssize_t (*show)(char*), ssize_t (*store)(const char*,size_t))$/;"	f
register_ccci_sys_call_back	ccci_util/ccci_util_dummy.c	/^int __weak register_ccci_sys_call_back(int md_id, unsigned int id, int (*func)(int, int)) $/;"	f
register_ccci_sys_call_back	eccci/port_kernel.c	/^int register_ccci_sys_call_back(int md_id, unsigned int id, ccci_sys_cb_func_t func)$/;"	f
register_cdev_node	eemcs/eemcs_char.c	/^static int register_cdev_node(void *dev_class, const char *name, int major_id, int minor_start_id, int index)$/;"	f	file:
register_dev_node	dual_ccci/ccci_mk_node.c	/^static int register_dev_node(void *dev_class, const char *name, int major_id, int minor_start_id, int index)$/;"	f	file:
register_ipanic_ops	aee/ipanic/ipanic_rom.c	/^void register_ipanic_ops(struct ipanic_ops *ops)$/;"	f
register_ipc_node	eemcs/eemcs_ipc.c	/^static int register_ipc_node(void *dev_class, const char *name, int major_id, int minor_start_id, int index)$/;"	f	file:
register_isr_notify_func	dual_ccci/include/ccif.h	/^    int  (*register_isr_notify_func)(struct _ccif *, void (*additional)(int));$/;"	m	struct:_ccif
register_kprobe_kpd_irq_handler	aee/aed/aed-debug.c	/^static int register_kprobe_kpd_irq_handler(void)$/;"	f	file:
register_larb_monitor	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(register_larb_monitor);$/;"	v
register_larb_monitor	mach/mt6795/mt_clkmgr.c	/^void register_larb_monitor(struct larb_monitor *handler)$/;"	f
register_larb_monitor	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(register_larb_monitor);$/;"	v
register_larb_monitor	mach/mt6795/mt_clkmgr_64.c	/^void register_larb_monitor(struct larb_monitor *handler)$/;"	f
register_mode	mach/mt6795/mt_mon.c	/^static MonitorMode register_mode = MODE_FREE;$/;"	v	file:
register_monitor	mach/mt6795/mt_mon.c	/^EXPORT_SYMBOL(register_monitor);$/;"	v
register_monitor	mach/mt6795/mt_mon.c	/^int register_monitor(struct mtk_monitor **p_mon, MonitorMode mode)$/;"	f
register_pm	mach/mt6795/include/mach/board.h	/^    void (*register_pm)(pm_callback_t pm_cb, void *data);$/;"	m	struct:msdc_hw
register_pmu	mach/mt6795/pmu_v7.c	/^int register_pmu(struct arm_pmu **p_pmu)$/;"	f
register_to_logic_ch	dual_ccci/ccci_logical.c	/^int register_to_logic_ch(int md_id, int ch, void (*func)(void*), void *owner)$/;"	f
regs	aee/common/wdt-atf.c	/^	struct pt_regs regs;$/;"	m	struct:__anon417	typeref:struct:__anon417::pt_regs	file:
regs	aee/common/wdt-atf.c	/^    __u64    regs[31];$/;"	m	struct:atf_aee_regs	file:
regs	aee/common/wdt-handler.c	/^	struct pt_regs regs;$/;"	m	struct:__anon419	typeref:struct:__anon419::pt_regs	file:
regs	mach/mt6795/camera_fdvt.c	/^    void __iomem *regs[FDVT_BASEADDR_NUM];$/;"	m	struct:fdvt_device	file:
regs	mach/mt6795/camera_isp.c	/^    void __iomem *regs[ISP_CAM_BASEADDR_NUM];$/;"	m	struct:cam_isp_device	file:
regs_backup	mach/mt6795/mt_dbg.c	/^module_init(regs_backup);$/;"	v
regs_backup	mach/mt6795/mt_dbg.c	/^static int __init regs_backup(void)$/;"	f	file:
regs_buffer_bin	aee/common/wdt-atf.c	/^} regs_buffer_bin[NR_CPUS];$/;"	v	typeref:struct:__anon417	file:
regs_buffer_bin	aee/common/wdt-handler.c	/^} regs_buffer_bin[NR_CPUS];$/;"	v	typeref:struct:__anon419	file:
release_ccci_dev_node	dual_ccci/ccci_mk_node.c	/^void release_ccci_dev_node(void)$/;"	f
release_cdev_class	eemcs/eemcs_char.c	/^static void release_cdev_class(void *dev_class)$/;"	f	file:
release_client	dual_ccci/ccci_chrdev.c	/^static void release_client(struct ccci_dev_client *client)$/;"	f	file:
release_dev_node	dual_ccci/ccci_mk_node.c	/^static void release_dev_node(void *dev_class, int major_id, int minor_start_id, int index)$/;"	f	file:
release_gpt_dev_locked	mach/mt6795/mt_gpt.c	/^static void release_gpt_dev_locked(struct gpt_device *dev)$/;"	f	file:
release_gpt_dev_locked	mach/mt6795/mt_gpt_ca53.c	/^static void release_gpt_dev_locked(struct gpt_device *dev)$/;"	f	file:
release_ipc_class	eemcs/eemcs_ipc.c	/^static void release_ipc_class(void *dev_class)$/;"	f	file:
release_one_used_complete_ippkt_entry	dual_ccci/ccmni_pfp.c	/^EXPORT_SYMBOL(release_one_used_complete_ippkt_entry);$/;"	v
release_one_used_complete_ippkt_entry	dual_ccci/ccmni_pfp.c	/^void release_one_used_complete_ippkt_entry(complete_ippkt_t *entry)$/;"	f
release_recv_item	dual_ccci/ccci_ipc.c	/^static void release_recv_item(CCCI_RECV_ITEM *item)$/;"	f	file:
release_vir_client	dual_ccci/ccci_chrdev.c	/^static void release_vir_client(ccci_vir_client_t *client)$/;"	f	file:
reload_work	eccci/ccci_bm.h	/^	struct work_struct reload_work;$/;"	m	struct:ccci_skb_queue	typeref:struct:ccci_skb_queue::work_struct
remain_cnt	eemcs/lte_dev_test_at.h	/^	kal_uint32 remain_cnt;\/\/except tail$/;"	m	struct:_athif_local_tgpd_rslt
remaining_len	eemcs/eemcs_char.h	/^    KAL_UINT32          remaining_len;$/;"	m	struct:__anon317
remaining_rx_cnt	eemcs/eemcs_char.h	/^    atomic_t            remaining_rx_cnt;$/;"	m	struct:__anon317
remaining_rx_skb	eemcs/eemcs_char.h	/^    struct sk_buff      *remaining_rx_skb; \/* the pointer for streaming read *\/$/;"	m	struct:__anon317	typeref:struct:__anon317::sk_buff
remap_address	eemcs/eemcs_boot.h	/^    unsigned int    remap_address; \/* MD_Image start address *\/$/;"	m	struct:image_info
remap_lowmem	aee/aed/dram_console.c	/^static void __init *remap_lowmem(phys_addr_t start, phys_addr_t size)$/;"	f	file:
remap_lowmem	aee/mrdump/mrdump_mini.c	/^static void __init *remap_lowmem(phys_addr_t start, phys_addr_t size)$/;"	f	file:
remove_file	eemcs/eemcs_file_ops.c	/^int remove_file(char *path)$/;"	f
remove_system_msg_transfer	dual_ccci/ccci_chrdev.c	/^static void remove_system_msg_transfer(int md_id)$/;"	f	file:
report_os_tick	dual_ccci/include/ccci_md.h	/^    unsigned int report_os_tick;        \/* report OS Tick Periodic in second unit *\/$/;"	m	struct:ccci_cores_exch_data
reqMask	eccci/port_kernel.h	/^	u8 reqMask;$/;"	m	struct:ccci_rpc_gpio_adc_intput
req_list	eccci/modem_ut.h	/^	struct list_head req_list;$/;"	m	struct:md_ut_queue	typeref:struct:md_ut_queue::list_head
req_lock	eccci/modem_ut.h	/^	spinlock_t req_lock;$/;"	m	struct:md_ut_queue
req_match	eccci/ccci_core.h	/^	int (*req_match)(struct ccci_port *port, struct ccci_request* req);$/;"	m	struct:ccci_port_ops
req_pool	eccci/ccci_bm.c	/^struct ccci_request req_pool[BM_POOL_SIZE+2000];$/;"	v	typeref:struct:ccci_request
req_pool_cnt	eccci/ccci_bm.c	/^int req_pool_cnt = BM_POOL_SIZE+2000;$/;"	v
req_pool_lock	eccci/ccci_bm.c	/^spinlock_t req_pool_lock;$/;"	v
req_pool_wq	eccci/ccci_bm.c	/^wait_queue_head_t req_pool_wq;$/;"	v
req_wq	eccci/modem_ccif.h	/^    wait_queue_head_t req_wq; \/\/ only for Tx$/;"	m	struct:md_ccif_queue
req_wq	eccci/modem_cldma.h	/^	wait_queue_head_t req_wq; $/;"	m	struct:md_cd_queue
req_wq	eccci/modem_ut.h	/^	wait_queue_head_t req_wq;$/;"	m	struct:md_ut_queue
request	eccci/port_kernel.h	/^	u32 request;$/;"	m	struct:ccci_rpc_dsp_emi_mpu_input
request_cd_eirq	mach/mt6795/include/mach/board.h	/^    void (*request_cd_eirq)(sdio_irq_handler_t cd_irq_handler, void *data);$/;"	m	struct:msdc_hw
request_gpt	mach/mt6795/mt_gpt.c	/^EXPORT_SYMBOL(request_gpt);$/;"	v
request_gpt	mach/mt6795/mt_gpt.c	/^int request_gpt(unsigned int id, unsigned int mode, unsigned int clksrc,$/;"	f
request_gpt	mach/mt6795/mt_gpt_ca53.c	/^EXPORT_SYMBOL(request_gpt);$/;"	v
request_gpt	mach/mt6795/mt_gpt_ca53.c	/^int request_gpt(unsigned int id, unsigned int mode, unsigned int clksrc, $/;"	f
request_sdio_eirq	mach/mt6795/include/mach/board.h	/^    void (*request_sdio_eirq)(sdio_irq_handler_t sdio_irq_handler, void *data);$/;"	m	struct:msdc_hw
request_uart_to_sleep	uart/uart.c	/^EXPORT_SYMBOL(request_uart_to_sleep);$/;"	v
request_uart_to_sleep	uart/uart.c	/^int request_uart_to_sleep(void)$/;"	f
request_uart_to_wakeup	uart/uart.c	/^EXPORT_SYMBOL(request_uart_to_wakeup);$/;"	v
request_uart_to_wakeup	uart/uart.c	/^int request_uart_to_wakeup(void)$/;"	f
res_len	eemcs/eemcs_rpc.c	/^unsigned int res_len = 0; \/\/<<KE, need check this$/;"	v
reserd	eemcs/eemcs_ccci.h	/^    unsigned int reserd:17;$/;"	m	struct:__anon295
reserve	eemcs/eemcs_boot.h	/^    KAL_UINT32      reserve[5];$/;"	m	struct:Xboot_CMD_BufSize_st
reserve	mach/mt6795/include/mach/md32_ipi.h	/^    unsigned char reserve[8];$/;"	m	struct:share_obj
reserve	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^    uint32_t    reserve[2];$/;"	m	struct:__anon237
reserve	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned char               reserve [SEC_CFG_RESERVED]; $/;"	m	struct:__anon521
reserve	masp/asf/asf_inc/sec_ctrl.h	/^    unsigned int                        reserve[3];    $/;"	m	struct:__anon494
reserve	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       reserve[12];    $/;"	m	struct:__anon488
reserve	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       reserve[2904];    $/;"	m	struct:__anon489
reserve	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       reserve[2];$/;"	m	struct:__anon481
reserve	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       reserve[8];$/;"	m	struct:__anon485
reserve	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       reserve[MD2_SECRO_MAX_LEN];$/;"	m	struct:__anon484
reserve	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       reserve[MD_SECRO_MAX_LEN];$/;"	m	struct:__anon483
reserve	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       reserve[MD_V5a_SECRO_MAX_LEN];    $/;"	m	struct:__anon490
reserve	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char reserve[224];$/;"	m	struct:__anon486
reserve2	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       reserve2[AP_SECRO_MAX_LEN];$/;"	m	struct:__anon482
reserve_space	eemcs/eemcs_ccci.h	/^    atomic_t    reserve_space; \/\/use by blocking I\/O$/;"	m	struct:__anon287
reserve_space	eemcs/eemcs_ccci.h	/^    atomic_t    reserve_space;$/;"	m	struct:__anon288
reserved	aee/ipanic/ipanic.h	/^	unsigned long reserved;	\/* reserved *\/$/;"	m	struct:ipanic_memory_block
reserved	dual_ccci/include/ccci_layer.h	/^    unsigned int reserved;$/;"	m	struct:__anon387
reserved	dual_ccci/include/ccci_layer.h	/^    unsigned int reserved;$/;"	m	struct:_ccci_msg
reserved	dual_ccci/include/ccif.h	/^    unsigned int reserved;$/;"	m	struct:__anon375
reserved	eccci/ccci_core.h	/^	u32 reserved;$/;"	m	struct:_ccci_msg
reserved	eccci/ccci_core.h	/^	u32 reserved;$/;"	m	struct:ccci_header
reserved	eemcs/eemcs_boot.h	/^	KAL_UINT8 reserved[3];             \/* for reserved *\/$/;"	m	struct:__anon335
reserved	eemcs/eemcs_boot.h	/^    KAL_UINT32      reserved[4];$/;"	m	struct:XBOOT_CMD_GETBIN_st
reserved	eemcs/eemcs_boot.h	/^    KAL_UINT32    reserved[5];$/;"	m	struct:XBOOT_CMD_st
reserved	eemcs/eemcs_boot.h	/^    KAL_UINT32 reserved[24];            \/* for reserved *\/$/;"	m	struct:__anon336
reserved	eemcs/eemcs_ccci.h	/^    KAL_UINT32 reserved;$/;"	m	struct:__anon291
reserved	eemcs/eemcs_fs_ut.c	/^    char reserved[NAME_MAX];            \/\/ Reserved part for different purpose$/;"	m	struct:EEMCS_FS_TEST_CASE_st	file:
reserved	eemcs/lte_hif_sdio.h	/^          	KAL_UINT32	reserved:17;$/;"	m	struct:SDIO_TX_SDU_HEADER::__anon298::__anon299
reserved	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	reserved:1;$/;"	m	struct:SDIO_WHISR::__anon302::__anon303
reserved	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned char reserved;$/;"	m	struct:_SEC_EXTENSTION_CRYPTO
reserved0	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	reserved0:6;$/;"	m	struct:SDIO_WASR::__anon300::__anon301
reserved1	dual_ccci/include/ccci_md.h	/^    unsigned char    reserved1[12];$/;"	m	struct:_ex_exception_log_t
reserved1	dual_ccci/include/ccci_md.h	/^    unsigned char reserved1[256];$/;"	m	struct:_ex_assert_fail_t
reserved1	dual_ccci/include/ccci_md.h	/^    unsigned char reserved1[288];$/;"	m	struct:_ex_fatalerror_t
reserved1	dual_ccci/include/ccci_md.h	/^    unsigned char reserved1[8];$/;"	m	struct:_ex_environment_info_t
reserved1	eccci/ccci_core.h	/^	u8	reserved1[12];$/;"	m	struct:_ex_exception_log_t
reserved1	eccci/ccci_core.h	/^	u8 reserved1[256];$/;"	m	struct:_ex_assert_fail_t
reserved1	eccci/ccci_core.h	/^	u8 reserved1[288];$/;"	m	struct:_ex_fatalerror_t
reserved1	eccci/ccci_core.h	/^	u8 reserved1[8];$/;"	m	struct:_ex_environment_info_t
reserved1	eemcs/eemcs_expt.h	/^	unsigned char	reserved1[12];$/;"	m	struct:_ex_exception_log_t
reserved1	eemcs/eemcs_expt.h	/^	unsigned char reserved1[256];$/;"	m	struct:_ex_assert_fail_t
reserved1	eemcs/eemcs_expt.h	/^	unsigned char reserved1[288];$/;"	m	struct:_ex_fatalerror_t
reserved1	eemcs/eemcs_expt.h	/^	unsigned char reserved1[8];$/;"	m	struct:_ex_environment_info_t
reserved1	eemcs/lte_hif_sdio.h	/^          	KAL_UINT32	reserved1:4;$/;"	m	struct:SDIO_WASR::__anon300::__anon301
reserved2	dual_ccci/include/ccci_md.h	/^    unsigned char    reserved2[36];$/;"	m	struct:_ex_exception_log_t
reserved2	dual_ccci/include/ccci_md.h	/^    unsigned char reserved2[147];$/;"	m	struct:_ex_environment_info_t
reserved2	eccci/ccci_core.h	/^	u8	reserved2[36];$/;"	m	struct:_ex_exception_log_t
reserved2	eccci/ccci_core.h	/^	u8 reserved2[145];$/;"	m	struct:_ex_environment_info_t
reserved2	eemcs/eemcs_expt.h	/^	unsigned char	reserved2[36];$/;"	m	struct:_ex_exception_log_t
reserved2	eemcs/eemcs_expt.h	/^	unsigned char reserved2[147];$/;"	m	struct:_ex_environment_info_t
reserved2	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	reserved2:15;$/;"	m	struct:SDIO_WASR::__anon300::__anon301
reserved_2	dual_ccci/include/ccci_common.h	/^    unsigned int reserved_2[3];$/;"	m	struct:_misc_info
reserved_2	eemcs/eemcs_boot.h	/^    KAL_UINT32 reserved_2[12];       \/* for reserved *\/$/;"	m	struct:__anon336
reserved_info	eemcs/eemcs_boot.h	/^	KAL_UINT32 reserved_info[3];       \/* for reserved *\/$/;"	m	struct:__anon335
reset	eccci/ccci_core.h	/^	int (*reset)(struct ccci_modem *md); $/;"	m	struct:ccci_modem_ops
reset	mach/mt6795/include/mach/pmu_v7.h	/^    void            (*reset)(void);$/;"	m	struct:arm_pmu
reset_ccmni_instance_buffer	dual_ccci/ccmni_net.c	/^static void reset_ccmni_instance_buffer(ccmni_instance_t *ccmni_instance)$/;"	f	file:
reset_ccmni_v2_instance_buffer	dual_ccci/ccmni_v2_net.c	/^static void reset_ccmni_v2_instance_buffer(ccmni_v2_instance_t *ccmni_v2_instance)$/;"	f	file:
reset_cir_show	uart/uart_cir_pin.c	/^static ssize_t reset_cir_show(struct device *dev,$/;"	f	file:
reset_cir_store	uart/uart_cir_pin.c	/^static ssize_t reset_cir_store(struct device *dev,$/;"	f	file:
reset_handle	dual_ccci/ccci_fs_main.c	/^    int                    reset_handle;$/;"	m	struct:_fs_ctl_block	file:
reset_handle	dual_ccci/ccci_tty.c	/^    int            reset_handle;$/;"	m	struct:__anon356	file:
reset_on_going	eccci/modem_ccif.h	/^    atomic_t reset_on_going;$/;"	m	struct:md_ccif_ctrl
reset_on_going	eccci/modem_cldma.h	/^	atomic_t reset_on_going;$/;"	m	struct:md_cd_ctrl
reset_on_going	eccci/modem_ut.h	/^	atomic_t reset_on_going;$/;"	m	struct:md_ut_ctrl
reset_recv_array	dual_ccci/include/ccci_chrdev.h	26;"	d
reset_rx_raw_data	uart/mt6795/platform_uart.c	/^static void reset_rx_raw_data(struct mtk_uart *uart)$/;"	f	file:
reset_sta	dual_ccci/ccci_md_main.c	/^    struct ccci_reset_sta reset_sta[NR_CCCI_RESET_USER];$/;"	m	struct:_md_ctl_block	typeref:struct:_md_ctl_block::ccci_reset_sta	file:
reset_tx_raw_data	uart/mt6795/platform_uart.c	/^void reset_tx_raw_data(struct mtk_uart *uart)$/;"	f
resistance	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^    kal_int32 resistance; $/;"	m	struct:_R_PROFILE_STRUC
resistance	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^    kal_int32 resistance; $/;"	m	struct:_R_PROFILE_STRUC
resource_fb	mach/mt6795/mt_devs.c	/^static struct resource resource_fb[] = {$/;"	v	typeref:struct:resource	file:
respLen	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^    uint32_t            respLen;    \/**< Length of response buffer *\/$/;"	m	struct:__anon235
respLen	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^    uint32_t            respLen;    \/**< Length of response buffer *\/$/;"	m	struct:__anon256
respLen	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^    uint32_t            respLen;    \/**< Length of response buffer *\/$/;"	m	struct:__anon239
responseId	mach/mt6795/include/trustzone/sec/Tlsec/inc/tci.h	/^    tciResponseId_t     responseId; \/**< Response ID (must be command ID | RSP_ID_MASK )*\/$/;"	m	struct:__anon234
responseId	mach/mt6795/include/trustzone/spi/Tlspi/inc/tci.h	/^    tciResponseId_t     responseId; \/**< Response ID (must be command ID | RSP_ID_MASK )*\/$/;"	m	struct:__anon261
responseId	mach/mt6795/include/trustzone/utils/tlutils/tci.h	/^    tciResponseId_t     responseId; \/**< Response ID (must be command ID | RSP_ID_MASK )*\/$/;"	m	struct:__anon244
rest_in_hyp	mach/mt6795/cpu_dormant.S	/^rest_in_hyp:$/;"	l
restart_gpt	mach/mt6795/mt_gpt.c	/^EXPORT_SYMBOL(restart_gpt);$/;"	v
restart_gpt	mach/mt6795/mt_gpt.c	/^int restart_gpt(unsigned int id)$/;"	f
restart_gpt	mach/mt6795/mt_gpt_ca53.c	/^EXPORT_SYMBOL(restart_gpt);$/;"	v
restart_gpt	mach/mt6795/mt_gpt_ca53.c	/^int restart_gpt(unsigned int id)$/;"	f
restart_trace	mach/mt6795/pftracer.c	/^restart_trace(struct notifier_block *nfb, unsigned long action, void *hcpu)$/;"	f	file:
restore	mach/mt6795/include/mach/mt_clkmgr.h	/^    void (*restore)(struct larb_monitor *h, int larb_idx);      $/;"	m	struct:larb_monitor
restore_banked_registers	mach/mt6795/cpu_dormant.S	/^restore_banked_registers:$/;"	l
restore_bp_reg	mach/mt6795/mt_dormant.c	/^static void restore_bp_reg(debug_context_t *dbg, unsigned index, unsigned type)$/;"	f	file:
restore_ccmni_instance	dual_ccci/ccmni_net.c	/^static void restore_ccmni_instance(ccmni_instance_t *ccmni_instance)$/;"	f	file:
restore_ccmni_v2_instance	dual_ccci/ccmni_v2_net.c	/^static void restore_ccmni_v2_instance(ccmni_v2_instance_t *ccmni_v2_instance)$/;"	f	file:
restore_control_registers	mach/mt6795/cpu_dormant.S	/^restore_control_registers:$/;"	l
restore_cp15	mach/mt6795/cpu_dormant.S	/^restore_cp15:$/;"	l
restore_cpuxgpt	mach/mt6795/mt_cpuxgpt.c	/^void restore_cpuxgpt(void)$/;"	f
restore_cpuxgpt	mach/mt6795/mt_cpuxgpt_ca53.c	/^EXPORT_SYMBOL(restore_cpuxgpt);$/;"	v
restore_cpuxgpt	mach/mt6795/mt_cpuxgpt_ca53.c	/^void restore_cpuxgpt(void)$/;"	f
restore_dbg_regs	mach/mt6795/mt_dbg.c	/^void restore_dbg_regs(unsigned int data[])$/;"	f
restore_default_volt	mach/mt6795/mt_ptp.c	/^	void (*restore_default_volt)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
restore_default_volt	mach/mt6795/mt_ptp_64.c	/^	void (*restore_default_volt)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
restore_default_volt_cpu	mach/mt6795/mt_ptp.c	/^static void restore_default_volt_cpu(struct ptp_det *det)$/;"	f	file:
restore_default_volt_cpu	mach/mt6795/mt_ptp_64.c	/^static void restore_default_volt_cpu(struct ptp_det *det)$/;"	f	file:
restore_default_volt_gpu	mach/mt6795/mt_ptp.c	/^static void restore_default_volt_gpu(struct ptp_det *det)$/;"	f	file:
restore_default_volt_gpu	mach/mt6795/mt_ptp_64.c	/^static void restore_default_volt_gpu(struct ptp_det *det)$/;"	f	file:
restore_fault_status	mach/mt6795/cpu_dormant.S	/^restore_fault_status:$/;"	l
restore_generic_timer	mach/mt6795/cpu_dormant.S	/^restore_generic_timer:$/;"	l
restore_gic_distributor_private	mach/mt6795/mt_cpuidle.c	/^static void restore_gic_distributor_private(u32 *pointer, unsigned long gic_distributor_address)$/;"	f	file:
restore_gic_distributor_private	mach/mt6795/mt_cpuidle64.c	/^static void restore_gic_distributor_private(u32 *pointer, unsigned long gic_distributor_address)$/;"	f	file:
restore_gic_distributor_private	mach/mt6795/mt_dormant.c	/^static void restore_gic_distributor_private(u32 *pointer, unsigned gic_distributor_address)$/;"	f	file:
restore_gic_distributor_shared	mach/mt6795/mt_cpuidle.c	/^static void restore_gic_distributor_shared(u32 *pointer, unsigned long gic_distributor_address)$/;"	f	file:
restore_gic_distributor_shared	mach/mt6795/mt_cpuidle64.c	/^static void restore_gic_distributor_shared(u32 *pointer, unsigned long gic_distributor_address)$/;"	f	file:
restore_gic_distributor_shared	mach/mt6795/mt_dormant.c	/^static void restore_gic_distributor_shared(u32 *pointer, unsigned gic_distributor_address)$/;"	f	file:
restore_gic_interface	mach/mt6795/mt_cpuidle.c	/^static void restore_gic_interface(u32 *pointer, unsigned long gic_interface_address)$/;"	f	file:
restore_gic_interface	mach/mt6795/mt_cpuidle64.c	/^static void restore_gic_interface(u32 *pointer, unsigned long gic_interface_address)$/;"	f	file:
restore_gic_interface	mach/mt6795/mt_dormant.c	/^static void restore_gic_interface(u32 *pointer, unsigned gic_interface_address)$/;"	f	file:
restore_gic_spm_irq	mach/mt6795/mt_cpuidle64.c	/^static void restore_gic_spm_irq(unsigned long gic_distributor_address)$/;"	f	file:
restore_infra_dcm	mach/mt6795/mt_dcm.c	/^void restore_infra_dcm(void)$/;"	f
restore_infra_dcm	mach/mt6795/mt_dcm_64.c	/^void restore_infra_dcm(void)$/;"	f
restore_mmu	mach/mt6795/cpu_dormant.S	/^restore_mmu:$/;"	l
restore_mpu	mach/mt6795/cpu_dormant.S	/^restore_mpu:$/;"	l
restore_performance_monitors	mach/mt6795/cpu_dormant.S	/^restore_performance_monitors:$/;"	l
restore_peri_dcm	mach/mt6795/mt_dcm.c	/^void restore_peri_dcm(void)$/;"	f
restore_peri_dcm	mach/mt6795/mt_dcm_64.c	/^void restore_peri_dcm(void)$/;"	f
restore_pmu_context	mach/mt6795/mt_cpuidle.c	/^void restore_pmu_context(int *container)$/;"	f
restore_pmu_context	mach/mt6795/mt_cpuidle64.c	/^void restore_pmu_context(int *container)$/;"	f
restore_pmu_context	mach/mt6795/mt_dormant.c	/^void restore_pmu_context(unsigned cluster_id, unsigned cpu_id)$/;"	f
restore_processor_state	mach/mt6795/cpu_hibernate.c	/^EXPORT_SYMBOL(restore_processor_state);$/;"	v
restore_processor_state	mach/mt6795/cpu_hibernate.c	/^void notrace restore_processor_state(void)$/;"	f
restore_processor_state	mach/mt6795/hibernate64.c	/^EXPORT_SYMBOL(restore_processor_state);$/;"	v
restore_processor_state	mach/mt6795/hibernate64.c	/^void notrace restore_processor_state(void)$/;"	f
restore_v71_debug_cp14	mach/mt6795/mt_dormant.c	/^static void restore_v71_debug_cp14(unsigned *context)$/;"	f	file:
restore_v7_debug	mach/mt6795/mt_dormant.c	/^void restore_v7_debug(unsigned *context)$/;"	f
restore_v7_debug_mmapped	mach/mt6795/mt_dormant.c	/^static void restore_v7_debug_mmapped(unsigned *context)$/;"	f	file:
restore_vfp	mach/mt6795/cpu_dormant.S	/^restore_vfp:$/;"	l
restore_vfp	mach/mt6795/mt_cpuidle.c	/^void restore_vfp(int *container)$/;"	f
restore_vfp	mach/mt6795/mt_cpuidle64.c	/^void restore_vfp(unsigned int *container)$/;"	f
result	mach/mt6795/include/mach/mt_freqhopping.h	/^	int  result;$/;"	m	struct:freqhopping_ioctl
result	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    int result;$/;"	m	struct:__anon246
result	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^    uint32_t    result;$/;"	m	struct:__anon237
result_rest_len	eemcs/lte_dev_test.c	/^unsigned short result_rest_len;$/;"	v
result_total_len	eemcs/lte_dev_test.c	/^unsigned short result_total_len;$/;"	v
ret	mach/mt6795/include/mach/mt_smi.h	/^	unsigned int ret;$/;"	m	struct:__anon166
ret	masp/asf/asf_inc/sec_nvram.h	/^    unsigned int ret;$/;"	m	struct:__anon512
ret_FIQ_DEBUGGER_BREAK	uart/mt6795/platform_fiq_debugger.c	/^static int ret_FIQ_DEBUGGER_BREAK;$/;"	v	file:
returnCode	mach/mt6795/include/trustzone/sec/Tlsec/inc/tci.h	/^    tciReturnCode_t     returnCode; \/**< Return code of command *\/$/;"	m	struct:__anon234
returnCode	mach/mt6795/include/trustzone/spi/Tlspi/inc/tci.h	/^    tciReturnCode_t     returnCode; \/**< Return code of command *\/$/;"	m	struct:__anon261
returnCode	mach/mt6795/include/trustzone/utils/tlutils/tci.h	/^    tciReturnCode_t     returnCode; \/**< Return code of command *\/$/;"	m	struct:__anon244
return_address	mach/mt6795/include/mach/mt_smi.h	/^    unsigned int*      return_address; $/;"	m	struct:__anon165
return_sensor_id	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 return_sensor_id()$/;"	f	file:
return_sensor_id_ov13850	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 return_sensor_id_ov13850()$/;"	f	file:
return_sensor_id_ov2722	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 return_sensor_id_ov2722()$/;"	f	file:
return_sensor_id_ov4688	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 return_sensor_id_ov4688()$/;"	f	file:
retval_for_tbase	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^      unsigned int     retval_for_tbase; \/\/it must be 0$/;"	m	struct:__anon254
reverve	eemcs/lte_dev_test.h	/^	kal_uint8	reverve[2];$/;"	m	struct:_athif_cmd
reverve	eemcs/lte_dev_test.h	/^	kal_uint8	reverve[2];$/;"	m	struct:_athif_status
rgidle_after_wfi	mach/mt6795/mt_idle.c	/^static void rgidle_after_wfi(int cpu)$/;"	f	file:
rgidle_after_wfi	mach/mt6795/mt_idle_64.c	/^static void rgidle_after_wfi(int cpu)$/;"	f	file:
rgidle_before_wfi	mach/mt6795/mt_idle.c	/^static void rgidle_before_wfi(int cpu)$/;"	f	file:
rgidle_before_wfi	mach/mt6795/mt_idle_64.c	/^static void rgidle_before_wfi(int cpu)$/;"	f	file:
rgidle_cnt	mach/mt6795/mt_idle.c	/^static unsigned long rgidle_cnt[NR_CPUS] = {0};$/;"	v	file:
rgidle_cnt	mach/mt6795/mt_idle_64.c	/^static unsigned long rgidle_cnt[NR_CPUS] = {0};$/;"	v	file:
rgidle_handler	mach/mt6795/mt_idle.c	/^static inline int rgidle_handler(int cpu)$/;"	f	file:
rgidle_handler	mach/mt6795/mt_idle_64.c	/^static inline int rgidle_handler(int cpu)$/;"	f	file:
rgidle_state	mach/mt6795/mt_idle.c	/^idle_attr(rgidle_state);$/;"	v
rgidle_state	mach/mt6795/mt_idle_64.c	/^idle_attr(rgidle_state);$/;"	v
rgidle_state_show	mach/mt6795/mt_idle.c	/^static ssize_t rgidle_state_show(struct kobject *kobj,$/;"	f	file:
rgidle_state_show	mach/mt6795/mt_idle_64.c	/^static ssize_t rgidle_state_show(struct kobject *kobj,$/;"	f	file:
rgidle_state_store	mach/mt6795/mt_idle.c	/^static ssize_t rgidle_state_store(struct kobject *kobj,$/;"	f	file:
rgidle_state_store	mach/mt6795/mt_idle_64.c	/^static ssize_t rgidle_state_store(struct kobject *kobj,$/;"	f	file:
rgpd_allow_len	eemcs/lte_dev_test.c	/^	unsigned int rgpd_allow_len;$/;"	m	struct:_allowlen_info	file:
rgpd_allow_len	eemcs/lte_dev_test_at.h	/^	kal_uint32 rgpd_allow_len;$/;"	m	struct:_athif_ul_rgpd_format
rgpd_allowlen_tst_case_e	eemcs/lte_dev_test_lib.h	/^}rgpd_allowlen_tst_case_e;$/;"	t	typeref:enum:_rgpd_allowlen_tst_case
rgpd_dmapool	eccci/modem_cldma.h	/^	struct dma_pool *rgpd_dmapool;$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::dma_pool
rgpd_format	eemcs/lte_dev_test_at.h	/^	athif_ul_rgpd_format_t	rgpd_format;$/;"	m	struct:_athif_ul_rgpd_tst_cfg
ring_buf	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_RING_BUF_INFO_STRUCT  ring_buf[_rt_dma_max_];$/;"	m	struct:__anon215
ring_lock	eccci/modem_cldma.h	/^	spinlock_t ring_lock; $/;"	m	struct:md_cd_queue
ringbuf	eccci/modem_ccif.h	/^    struct ccci_ringbuf *ringbuf;$/;"	m	struct:md_ccif_queue	typeref:struct:md_ccif_queue::ccci_ringbuf
rise_delay	mach/mt6795/hiau_ml/accdet/accdet_custom.h	/^    int rise_delay;	\/\/rising stable time$/;"	m	struct:headset_mode_settings
rise_delay	mach/mt6795/irmn6795_hiau_64/accdet/accdet_custom.h	/^    int rise_delay;	\/\/rising stable time$/;"	m	struct:headset_mode_settings
rk	masp/asf/asf_inc/aes_so.h	/^    unsigned long *rk;         $/;"	m	struct:__anon509
rom_info	masp/asf/core/sec_boot_core.c	/^AND_ROMINFO_T                       rom_info;$/;"	v
rpc_buf_len	dual_ccci/ccci_rpc_main.c	/^    unsigned int        rpc_buf_len;$/;"	m	struct:_rpc_ctl_block	file:
rpc_buf_phy	dual_ccci/ccci_rpc_main.c	/^    unsigned int        rpc_buf_phy;$/;"	m	struct:_rpc_ctl_block	file:
rpc_buf_vir	dual_ccci/ccci_rpc_main.c	/^    RPC_BUF                *rpc_buf_vir;$/;"	m	struct:_rpc_ctl_block	file:
rpc_buffer	eccci/port_kernel.h	/^struct rpc_buffer {$/;"	s
rpc_cdev	dual_ccci/ccci_rpc_main.c	/^    struct cdev            rpc_cdev;$/;"	m	struct:_rpc_ctl_block	typeref:struct:_rpc_ctl_block::cdev	file:
rpc_cfg_inf_t	dual_ccci/include/ccci_common.h	/^}rpc_cfg_inf_t;$/;"	t	typeref:struct:_rpc_cfg_inf
rpc_ch_num	dual_ccci/ccci_rpc_main.c	/^    int                    rpc_ch_num;$/;"	m	struct:_rpc_ctl_block	file:
rpc_ch_num	dual_ccci/include/ccci_common.h	/^    int rpc_ch_num;$/;"	m	struct:_rpc_cfg_inf
rpc_ctl_block	dual_ccci/ccci_rpc_main.c	/^static rpc_ctl_block_t    *rpc_ctl_block[MAX_MD_NUM];$/;"	v	file:
rpc_ctl_block_t	dual_ccci/ccci_rpc_main.c	/^}rpc_ctl_block_t;$/;"	t	typeref:struct:_rpc_ctl_block	file:
rpc_daemon_fifo	dual_ccci/ccci_rpc_main.c	/^    struct kfifo        rpc_daemon_fifo;$/;"	m	struct:_rpc_ctl_block	typeref:struct:_rpc_ctl_block::kfifo	file:
rpc_daemon_fifo_lock	dual_ccci/ccci_rpc_main.c	/^    spinlock_t        rpc_daemon_fifo_lock;$/;"	m	struct:_rpc_ctl_block	file:
rpc_daemon_notify	dual_ccci/ccci_rpc_main.c	/^void rpc_daemon_notify(int md_id, unsigned int buff_index)$/;"	f
rpc_daemon_send_helper	dual_ccci/ccci_rpc_main.c	/^static int rpc_daemon_send_helper(struct file *file, unsigned long arg)$/;"	f	file:
rpc_dev_num	dual_ccci/ccci_rpc_main.c	/^    dev_t                    rpc_dev_num;$/;"	m	struct:_rpc_ctl_block	file:
rpc_device_deinit	dual_ccci/ccci_rpc_main.c	/^void rpc_device_deinit(int md_id)$/;"	f
rpc_device_init	dual_ccci/ccci_rpc_main.c	/^static int rpc_device_init(rpc_ctl_block_t* ctl_b)$/;"	f	file:
rpc_fifo	dual_ccci/ccci_rpc_main.c	/^    struct kfifo        rpc_fifo;$/;"	m	struct:_rpc_ctl_block	typeref:struct:_rpc_ctl_block::kfifo	file:
rpc_fifo	eemcs/eemcs_rpc.c	/^static struct kfifo     rpc_fifo;$/;"	v	typeref:struct:kfifo	file:
rpc_fifo_lock	dual_ccci/ccci_rpc_main.c	/^    spinlock_t            rpc_fifo_lock;$/;"	m	struct:_rpc_ctl_block	file:
rpc_fifo_lock	eemcs/eemcs_rpc.c	/^static spinlock_t       rpc_fifo_lock = __SPIN_LOCK_UNLOCKED(rpc_fifo_lock);$/;"	v	file:
rpc_fops	dual_ccci/ccci_rpc_main.c	/^static struct file_operations rpc_fops = $/;"	v	typeref:struct:file_operations	file:
rpc_get_share_mem_index	dual_ccci/ccci_rpc_main.c	/^static int rpc_get_share_mem_index(struct file *file)$/;"	f	file:
rpc_ioctl	dual_ccci/ccci_rpc_main.c	/^static long rpc_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
rpc_max_buf_size	dual_ccci/ccci_rpc_main.c	/^    int                    rpc_max_buf_size;$/;"	m	struct:_rpc_ctl_block	file:
rpc_max_buf_size	dual_ccci/include/ccci_common.h	/^    int rpc_max_buf_size;$/;"	m	struct:_rpc_cfg_inf
rpc_md_ev_callback	dual_ccci/ccci_rpc_main.c	/^static void rpc_md_ev_callback(MD_CALL_BACK_QUEUE *queue,unsigned long data)$/;"	f	file:
rpc_mmap	dual_ccci/ccci_rpc_main.c	/^static int rpc_mmap(struct file *file, struct vm_area_struct *vma)$/;"	f	file:
rpc_msg_handler	eccci/port_kernel.c	/^static void rpc_msg_handler(struct ccci_port *port, struct ccci_request *req)$/;"	f	file:
rpc_open	dual_ccci/ccci_rpc_main.c	/^static int rpc_open(struct inode *inode, struct file *file)$/;"	f	file:
rpc_opid	eemcs/eemcs_rpc.h	/^    kal_uint32    rpc_opid;$/;"	m	struct:IPC_RPC_StreamBuffer_STRUCT
rpc_pkt	eccci/port_kernel.h	/^struct rpc_pkt {$/;"	s
rpc_release	dual_ccci/ccci_rpc_main.c	/^static int rpc_release(struct inode *inode, struct file *file)$/;"	f	file:
rpc_smem_instance_size	dual_ccci/ccci_rpc_main.c	/^    int                    rpc_smem_instance_size;$/;"	m	struct:_rpc_ctl_block	file:
rpc_stream_msg_t	dual_ccci/ccci_rpc_main.c	/^}rpc_stream_msg_t;$/;"	t	typeref:struct:_rpc_stream_msg_t	file:
rpc_work	dual_ccci/ccci_rpc_main.c	/^    struct work_struct    rpc_work;$/;"	m	struct:_rpc_ctl_block	typeref:struct:_rpc_ctl_block::work_struct	file:
rpc_work	eemcs/eemcs_rpc.c	/^struct work_struct      rpc_work;$/;"	v	typeref:struct:work_struct
rpc_write	dual_ccci/ccci_rpc_main.c	/^static int rpc_write(int md_id, int buf_idx, RPC_PKT* pkt_src, unsigned int pkt_num)$/;"	f	file:
rpc_write	eemcs/eemcs_rpc.c	/^static bool rpc_write(RPC_PKT* pkt_src, pIPC_RPC_StreamBuffer_T rpc_data_buffer)$/;"	f	file:
rpcd_resp_indx	dual_ccci/ccci_rpc_main.c	/^    atomic_t                rpcd_resp_indx;$/;"	m	struct:_rpc_ctl_block	file:
rpcd_response_done	dual_ccci/ccci_rpc_main.c	/^    atomic_t                rpcd_response_done;$/;"	m	struct:_rpc_ctl_block	file:
rpcd_response_waitq	dual_ccci/ccci_rpc_main.c	/^    wait_queue_head_t    rpcd_response_waitq;$/;"	m	struct:_rpc_ctl_block	file:
rpcd_send_waitq	dual_ccci/ccci_rpc_main.c	/^    wait_queue_head_t    rpcd_send_waitq;$/;"	m	struct:_rpc_ctl_block	file:
rpg	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   rpg;$/;"	m	struct:__anon205
rr_reported	aee/aed/aed-main.c	/^static bool rr_reported;$/;"	v	file:
rrzInfo	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RT_RRZ_INFO_STRUCT rrzInfo;$/;"	m	struct:__anon208
rrzo	mach/mt6795/include/mach/camera_isp.h	/^    CQ_CMD_ST rrzo;$/;"	m	struct:_cq_info_rtbc_st_
rrzo_base_pAddr	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int rrzo_base_pAddr;$/;"	m	struct:_cq_info_rtbc_st_
rrzo_buf_idx	mach/mt6795/include/mach/camera_isp.h	/^    signed int rrzo_buf_idx; $/;"	m	struct:_cq_info_rtbc_st_
rrzo_ring_size	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   rrzo_ring_size;$/;"	m	struct:_cq_rtbc_ring_st_
rsa	masp/asf/crypto/rsa_core.c	/^rsa_ctx                             rsa;$/;"	v
rsa_buf	masp/asf/crypto/rsa_core.c	/^static unsigned char *rsa_buf = NULL;$/;"	v	file:
rsa_ci	masp/asf/crypto/rsa_core.c	/^uchar                               rsa_ci[RSA_KEY_LEN];$/;"	v
rsa_ctx	masp/asf/asf_inc/rsa_def.h	/^rsa_ctx;$/;"	t	typeref:struct:__anon504
rsa_free	masp/asf/crypto/rsa_core.c	/^void rsa_free( rsa_ctx *ctx )$/;"	f
rsa_init	masp/asf/crypto/rsa_core.c	/^void rsa_init( rsa_ctx *ctx, int pad, int h_id,  int (*f_rng)(void *), void *p_rng )$/;"	f
rsa_pri	masp/asf/crypto/rsa_core.c	/^int rsa_pri( rsa_ctx *ctx, const uchar *ip, uchar *op )$/;"	f
rsa_pub	masp/asf/crypto/rsa_core.c	/^int rsa_pub( rsa_ctx *ctx, const uchar *ip, uchar *op )$/;"	f
rsa_sign	masp/asf/crypto/rsa_core.c	/^int rsa_sign( rsa_ctx *ctx, int h_len, const uchar *hash, uchar *sig )$/;"	f
rsa_verify	masp/asf/crypto/rsa_core.c	/^int rsa_verify( rsa_ctx *ctx, int h_len, const uchar *hash, uchar *sig )$/;"	f
rsp	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^      unsigned int     rsp;$/;"	m	struct:__anon254
rsp	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^      dapc_rsp_t     rsp;$/;"	m	union:__anon237::__anon238
rsp_secmem	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^      tl_rsp_t     rsp_secmem;$/;"	m	union:__anon241::__anon242
rsp_spi	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^      tl_rsp_t     rsp_spi;$/;"	m	union:__anon258::__anon259
rst	mach/mt6795/include/mach/mt_gpio_base.h	/^    unsigned short rst;$/;"	m	struct:__anon128
rst	mach/mt6795/include/mach/mt_gpio_ext.h	/^    unsigned short rst;$/;"	m	struct:__anon74
rst	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    unsigned short rst;$/;"	m	struct:__anon130
rst	mach/mt6795/mt_cpuidle.c	/^        unsigned int count, rst, abt, brk;$/;"	m	struct:cpu_context	file:
rst	mach/mt6795/mt_cpuidle64.c	/^        unsigned int count, rst, abt, brk;$/;"	m	struct:dmnt_cpu_context	file:
rst_drv	mach/mt6795/include/mach/board.h	/^    unsigned char  rst_drv;                $/;"	m	struct:msdc_hw
rst_pin	uart/uart_cir_pin.c	/^	uint32_t rst_pin;$/;"	m	struct:mtk_uart_port	file:
rst_waitq	eemcs/eemcs_boot.h	/^    wait_queue_head_t  rst_waitq;       \/* wait for users (fs\/mdlog\/mux) close port to do reset *\/$/;"	m	struct:EEMCS_BOOT_SET_st
rsv00	mach/mt6795/include/mach/mt_gpio_base.h	/^    unsigned char       rsv00[32];  \/*0x00E0 ~ 0x00FF: 	32 bytes*\/$/;"	m	struct:__anon129
rsv01	mach/mt6795/include/mach/mt_gpio_base.h	/^    unsigned char       rsv01[32];  \/*0x01E0 ~ 0x01FF: 	32 bytes*\/$/;"	m	struct:__anon129
rsv02	mach/mt6795/include/mach/mt_gpio_base.h	/^    unsigned char       rsv02[32];  \/*0x02E0 ~ 0x02FF: 	32 bytes*\/$/;"	m	struct:__anon129
rsv03	mach/mt6795/include/mach/mt_gpio_base.h	/^    unsigned char       rsv03[256]; \/*0x0300 ~ 0x03FF: 256 bytes*\/$/;"	m	struct:__anon129
rsv04	mach/mt6795/include/mach/mt_gpio_base.h	/^    unsigned char       rsv04[32];  \/*0x04B0 ~ 0x04FF: 	32 bytes*\/$/;"	m	struct:__anon129
rsv05	mach/mt6795/include/mach/mt_gpio_base.h	/^    unsigned char       rsv05[32];	\/*0x05E0 ~ 0x05FF: 	32 bytes*\/$/;"	m	struct:__anon129
rsv06	mach/mt6795/include/mach/mt_gpio_base.h	/^	unsigned char		rsv06[80];	\/*0x08B0 ~ 0x08FF:  80 bytes*\/$/;"	m	struct:__anon129
rsv07	mach/mt6795/include/mach/mt_gpio_base.h	/^	unsigned char		rsv07[160];	\/*0x0960 ~ 0x09FF: 160 bytes*\/$/;"	m	struct:__anon129
rsv08	mach/mt6795/include/mach/mt_gpio_base.h	/^	unsigned char		rsv08[32];	\/*0x0AE0 ~ 0x0AFF:  32 bytes*\/$/;"	m	struct:__anon129
rsv09	mach/mt6795/include/mach/mt_gpio_base.h	/^	unsigned char		rsv09[96];	\/*0x0BA0 ~ 0x0BFF:  96 bytes*\/$/;"	m	struct:__anon129
rsv10	mach/mt6795/include/mach/mt_gpio_base.h	/^	unsigned char		rsv10[48];	\/*0x0D90 ~ 0x0DBF:  48 bytes*\/$/;"	m	struct:__anon129
rsv11	mach/mt6795/include/mach/mt_gpio_base.h	/^	unsigned char		rsv11[32];	\/*0x0D90 ~ 0x0DBF:  48 bytes*\/$/;"	m	struct:__anon129
rsv_12	mach/mt6795/include/mach/camera_isp.h	/^        unsigned int rsv_12                    : 2;$/;"	m	struct:_CQ_RTBC_FBC_::__anon223
rsv_4	mach/mt6795/include/mach/camera_isp.h	/^        unsigned int rsv_4                     : 7;$/;"	m	struct:_CQ_RTBC_FBC_::__anon223
rtbc_deq_dma	mach/mt6795/camera_isp.c	/^static MINT32 rtbc_deq_dma = _rt_dma_max_;$/;"	v	file:
rtbc_enq_dma	mach/mt6795/camera_isp.c	/^static MINT32 rtbc_enq_dma = _rt_dma_max_;$/;"	v	file:
rtbc_ring	mach/mt6795/include/mach/camera_isp.h	/^    CQ0B_RING_CMD_ST rtbc_ring;$/;"	m	struct:_cq0b_rtbc_ring_st_
rtbc_ring	mach/mt6795/include/mach/camera_isp.h	/^    CQ_RING_CMD_ST rtbc_ring[ISP_RT_CQ0C_BUF_SIZE];$/;"	m	struct:_cq_rtbc_ring_st_
rtc32k_ck_i	mach/mt6795/include/mach/mt_clkmgr.h	/^    rtc32k_ck_i          = 2,$/;"	e	enum:monitor_clk_sel
rtc32k_ck_i_0	mach/mt6795/include/mach/mt_clkmgr.h	/^    rtc32k_ck_i_0        = 20,$/;"	e	enum:monitor_clk_sel_0
rtc_wk_dur_sec	eemcs/lte_dev_test_at.h	/^	kal_uint32 rtc_wk_dur_sec; \/\/0: random	$/;"	m	struct:_athif_auto_sm_cfg
rtc_wk_en	eemcs/lte_dev_test_at.h	/^	kal_bool rtc_wk_en;$/;"	m	struct:_athif_auto_sm_cfg
running_priority	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned const int running_priority;       \/* 0x14 *\/$/;"	m	struct:__anon264	file:
running_priority	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned const int running_priority;       \/* 0x14 *\/$/;"	m	struct:__anon9	file:
running_priority	mach/mt6795/mt_dormant.c	/^    volatile unsigned const int running_priority;       \/* 0x14 *\/$/;"	m	struct:__anon280	file:
runtime_data	eccci/modem_ccif.h	/^    struct modem_runtime runtime_data;$/;"	m	struct:ccif_sram_layout	typeref:struct:ccif_sram_layout::modem_runtime
runtime_data_base	dual_ccci/include/ccci_md.h	/^    int runtime_data_base;$/;"	m	struct:_modem_runtime_info_tag
runtime_data_size	dual_ccci/include/ccci_md.h	/^    int runtime_data_size;$/;"	m	struct:_modem_runtime_info_tag
runtime_reg_dump	ccci_util/ccci_util_lib_sys.c	/^static int runtime_reg_dump(unsigned long  start_addr, unsigned int size, unsigned int access_width, char out_buf[])$/;"	f	file:
rush_boost_enabled	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int rush_boost_enabled;$/;"	m	struct:hps_ctxt_struct
rush_boost_enabled_backup	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int rush_boost_enabled_backup;$/;"	m	struct:hps_ctxt_struct
rush_boost_threshold	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int rush_boost_threshold;$/;"	m	struct:hps_ctxt_struct
rush_boost_times	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int rush_boost_times;$/;"	m	struct:hps_ctxt_struct
rush_count	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int rush_count;$/;"	m	struct:hps_ctxt_struct
rw_ops	mach/mt6795/mt_dormant.c	/^} rw_ops;$/;"	t	typeref:struct:__anon277	file:
rx	dual_ccci/include/ccci_layer.h	/^    short rx;$/;"	m	struct:_CCCI_LOG_T
rx	eemcs/eemcs_ccci.h	/^    KAL_UINT8 rx;$/;"	m	struct:__anon286
rx0_done_int	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	rx0_done_int:1;$/;"	m	struct:SDIO_WHISR::__anon302::__anon303
rx0_num	eemcs/lte_hif_sdio.h	/^	KAL_UINT16  rx0_num ;$/;"	m	struct:SDIO_ENHANCE_WHISR
rx0_pkt_len	eemcs/lte_hif_sdio.h	/^	KAL_UINT16  rx0_pkt_len[MT_LTE_RX_Q0_PKT_CNT] ;$/;"	m	struct:SDIO_ENHANCE_WHISR
rx0_underflow	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	rx0_underflow:1;$/;"	m	struct:SDIO_WASR::__anon300::__anon301
rx1_done_int	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	rx1_done_int:1;$/;"	m	struct:SDIO_WHISR::__anon302::__anon303
rx1_num	eemcs/lte_hif_sdio.h	/^	KAL_UINT16  rx1_num ;$/;"	m	struct:SDIO_ENHANCE_WHISR
rx1_pkt_len	eemcs/lte_hif_sdio.h	/^	KAL_UINT16  rx1_pkt_len[MT_LTE_RX_Q1_PKT_CNT] ;$/;"	m	struct:SDIO_ENHANCE_WHISR
rx1_underflow	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	rx1_underflow:1;$/;"	m	struct:SDIO_WASR::__anon300::__anon301
rx2_done_int	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	rx2_done_int:1;$/;"	m	struct:SDIO_WHISR::__anon302::__anon303
rx2_num	eemcs/lte_hif_sdio.h	/^	KAL_UINT16  rx2_num ;$/;"	m	struct:SDIO_ENHANCE_WHISR
rx2_pkt_len	eemcs/lte_hif_sdio.h	/^	KAL_UINT16  rx2_pkt_len[MT_LTE_RX_Q2_PKT_CNT] ;$/;"	m	struct:SDIO_ENHANCE_WHISR
rx2_underflow	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	rx2_underflow:1;$/;"	m	struct:SDIO_WASR::__anon300::__anon301
rx3_done_int	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	rx3_done_int:1;$/;"	m	struct:SDIO_WHISR::__anon302::__anon303
rx3_num	eemcs/lte_hif_sdio.h	/^	KAL_UINT16  rx3_num ;;$/;"	m	struct:SDIO_ENHANCE_WHISR
rx3_pkt_len	eemcs/lte_hif_sdio.h	/^	KAL_UINT16  rx3_pkt_len[MT_LTE_RX_Q3_PKT_CNT] ;$/;"	m	struct:SDIO_ENHANCE_WHISR
rx3_underflow	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	rx3_underflow:1;$/;"	m	struct:SDIO_WASR::__anon300::__anon301
rx_basic_tst_case_e	eemcs/lte_dev_test_at.h	/^}rx_basic_tst_case_e;$/;"	t	typeref:enum:_rx_basic_tst_case
rx_buf	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^	void		*rx_buf;$/;"	m	struct:__anon258
rx_buf_lock	eemcs/lte_hif_sdio.h	/^    KAL_MUTEX	rx_buf_lock[RX_BUF_NUM];$/;"	m	struct:HIF_SDIO_HANDLE
rx_buf_order_dispatch	eemcs/lte_hif_sdio.h	/^    KAL_UINT32	rx_buf_order_dispatch ;$/;"	m	struct:HIF_SDIO_HANDLE
rx_buf_order_recv	eemcs/lte_hif_sdio.h	/^    KAL_UINT32	rx_buf_order_recv ;$/;"	m	struct:HIF_SDIO_HANDLE
rx_buf_usage	eemcs/lte_hif_sdio.h	/^    MTLTE_HIF_RX_BUF_USAGE  rx_buf_usage[RX_BUF_NUM];$/;"	m	struct:HIF_SDIO_HANDLE
rx_busy_count	eccci/ccci_core.h	/^	unsigned int rx_busy_count;$/;"	m	struct:ccci_port
rx_cb	conn_md/include/conn_md_exp.h	/^	CONN_MD_MSG_RX_CB rx_cb;$/;"	m	struct:__anon3
rx_cb	eemcs/eemcs_ccci.h	/^    EEMCS_CCCI_CALLBACK rx_cb;$/;"	m	struct:__anon286
rx_ch	eccci/ccci_core.h	/^	CCCI_CH rx_ch;$/;"	m	struct:ccci_port
rx_ch_ports	eccci/ccci_core.h	/^	struct list_head rx_ch_ports[CCCI_MAX_CH_NUM]; $/;"	m	struct:ccci_modem	typeref:struct:ccci_modem::list_head
rx_control	dual_ccci/include/ccci_tty.h	/^    buffer_control_tty_t    rx_control;$/;"	m	struct:__anon358
rx_control	dual_ccci/include/ccmni_net.h	/^    buffer_control_ccmni_t    rx_control;                                \/\/Down Llink$/;"	m	struct:__anon412
rx_control	eccci/ccci_ringbuf.h	/^    }    rx_control, tx_control;$/;"	m	struct:ccci_ringbuf	typeref:struct:ccci_ringbuf::__anon462
rx_data_buf	eemcs/lte_hif_sdio.h	/^    KAL_UINT8	*rx_data_buf[RX_BUF_NUM];$/;"	m	struct:HIF_SDIO_HANDLE
rx_dma	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^	uint32_t	rx_dma; \/\/dma_addr_t$/;"	m	struct:__anon258
rx_endian	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	enum tl_spi_endian rx_endian;$/;"	m	struct:mt_tl_chip_conf	typeref:enum:mt_tl_chip_conf::tl_spi_endian
rx_expt_stop	eemcs/lte_hif_sdio.h	/^    KAL_UINT32	rx_expt_stop[RXQ_NUM] ;$/;"	m	struct:HIF_SDIO_HANDLE
rx_fl_ctrl_stop	eemcs/lte_hif_sdio.h	/^    KAL_UINT32	rx_fl_ctrl_stop[RXQ_NUM] ;$/;"	m	struct:HIF_SDIO_HANDLE
rx_fl_ctrl_stop_count	eemcs/lte_hif_sdio.h	/^    KAL_UINT32	rx_fl_ctrl_stop_count[RXQ_NUM] ;$/;"	m	struct:HIF_SDIO_HANDLE
rx_flow_ctrl_limit	eemcs/eemcs_ccci.h	/^    KAL_UINT32  rx_flow_ctrl_limit; \/\/>0, enable flow ctl and disable rxq read when rx_cnt>limit; =0, disable flow ctrl$/;"	m	struct:__anon287
rx_flow_ctrl_thresh	eemcs/eemcs_ccci.h	/^    KAL_UINT32  rx_flow_ctrl_thresh;\/\/enable rxq read when rx_cnt<thresh$/;"	m	struct:__anon287
rx_gen_timer	eccci/modem_ut.h	/^	struct timer_list rx_gen_timer;$/;"	m	struct:md_ut_ctrl	typeref:struct:md_ut_ctrl::timer_list
rx_history	eccci/modem_cldma.h	/^	struct ccci_header rx_history[CLDMA_RXQ_NUM][PACKET_HISTORY_DEPTH];$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::ccci_header
rx_history_lock	uart/mt6795/platform_uart.c	/^spinlock_t tx_history_lock, rx_history_lock;$/;"	v
rx_history_ptr	eccci/modem_cldma.h	/^	int rx_history_ptr[CLDMA_RXQ_NUM];$/;"	m	struct:md_cd_ctrl
rx_length	eccci/ccci_core.h	/^	int rx_length;$/;"	m	struct:ccci_port
rx_length_th	eccci/ccci_core.h	/^	int rx_length_th;$/;"	m	struct:ccci_port
rx_lock	eccci/modem_ccif.h	/^    spinlock_t rx_lock; \/\/ lock for the counter, only for rx$/;"	m	struct:md_ccif_queue
rx_manual_stop	eemcs/lte_hif_sdio.h	/^    KAL_UINT32	rx_manual_stop[RXQ_NUM] ;$/;"	m	struct:HIF_SDIO_HANDLE
rx_mem_cnt	eemcs/eemcs_ccci.h	/^    KAL_UINT32  rx_mem_cnt;$/;"	m	struct:__anon287
rx_mem_size	eemcs/eemcs_ccci.h	/^    KAL_UINT32  rx_mem_size;$/;"	m	struct:__anon287
rx_memcpy_work	eemcs/lte_hif_sdio.h	/^	struct work_struct rx_memcpy_work;$/;"	m	struct:HIF_SDIO_HANDLE	typeref:struct:HIF_SDIO_HANDLE::work_struct
rx_memcpy_work_queue	eemcs/lte_hif_sdio.h	/^    struct workqueue_struct *rx_memcpy_work_queue;$/;"	m	struct:HIF_SDIO_HANDLE	typeref:struct:HIF_SDIO_HANDLE::workqueue_struct
rx_mlsb	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	enum tl_spi_mlsb rx_mlsb;$/;"	m	struct:mt_tl_chip_conf	typeref:enum:mt_tl_chip_conf::tl_spi_mlsb
rx_offset	dual_ccci/include/ccci_ipc.h	/^    uint32 rx_offset;$/;"	m	struct:__anon365
rx_on_going	eccci/modem_ccif.h	/^    unsigned char rx_on_going;$/;"	m	struct:md_ccif_queue
rx_pkt_cnt	eemcs/eemcs_char.h	/^    atomic_t            rx_pkt_cnt;$/;"	m	struct:__anon318
rx_pkt_cnt	eemcs/eemcs_ipc.h	/^    atomic_t            rx_pkt_cnt;$/;"	m	struct:_eemcs_ipc_node_t
rx_pkt_drop_cnt	eemcs/eemcs_char.h	/^    atomic_t            rx_pkt_drop_cnt; \/* happen when user memory is not enough *\/$/;"	m	struct:__anon318
rx_pkt_drop_cnt	eemcs/eemcs_ipc.h	/^    atomic_t            rx_pkt_drop_cnt; \/* happen when user memory is not enough *\/$/;"	m	struct:_eemcs_ipc_node_t
rx_queue_buffer_number	eccci/modem_cldma.c	/^static int rx_queue_buffer_number[8] = {16, 16, 16, 512, 512, 128, 16, 2};$/;"	v	file:
rx_queue_buffer_size	eccci/modem_ccif.c	/^static int rx_queue_buffer_size[QUEUE_NUM] = {32*1024, 100*1024, 100*1024, 100*1024, 16*1024, 16*1024, 16*1024, 16*1024,};$/;"	v	file:
rx_queue_buffer_size	eccci/modem_cldma.c	/^static int rx_queue_buffer_size[8] = {SKB_4K, SKB_4K, SKB_4K, SKB_1_5K, SKB_1_5K, SKB_1_5K, SKB_4K, SKB_16};$/;"	v	file:
rx_queue_info	eemcs/lte_hif_sdio.c	/^static sdio_rx_queue_info rx_queue_info[RXQ_NUM] = {$/;"	v	file:
rx_req_list	eccci/ccci_core.h	/^	struct list_head rx_req_list;$/;"	m	struct:ccci_port	typeref:struct:ccci_port::list_head
rx_req_lock	eccci/ccci_core.h	/^	spinlock_t rx_req_lock;$/;"	m	struct:ccci_port
rx_seq_num	eccci/port_net.c	/^	unsigned int rx_seq_num;$/;"	m	struct:netdev_entity	file:
rx_skb_list	eemcs/eemcs_char.h	/^    struct sk_buff_head rx_skb_list;$/;"	m	struct:__anon318	typeref:struct:__anon318::sk_buff_head
rx_skb_list	eemcs/eemcs_ipc.h	/^    struct sk_buff_head rx_skb_list;$/;"	m	struct:_eemcs_ipc_node_t	typeref:struct:_eemcs_ipc_node_t::sk_buff_head
rx_traffic_monitor	eccci/modem_cldma.h	/^	int rx_traffic_monitor[CLDMA_RXQ_NUM];$/;"	m	struct:md_cd_ctrl
rx_waitq	eemcs/eemcs_char.h	/^    wait_queue_head_t   rx_waitq;$/;"	m	struct:__anon318
rx_waitq	eemcs/eemcs_ipc.h	/^    wait_queue_head_t   rx_waitq;$/;"	m	struct:_eemcs_ipc_node_t
rx_wakelock	eccci/ccci_core.h	/^	struct wake_lock rx_wakelock;$/;"	m	struct:ccci_port	typeref:struct:ccci_port::wake_lock
rx_wq	eccci/ccci_core.h	/^	wait_queue_head_t rx_wq; $/;"	m	struct:ccci_port
rxq	eccci/modem_ccif.h	/^    struct md_ccif_queue rxq[QUEUE_NUM];$/;"	m	struct:md_ccif_ctrl	typeref:struct:md_ccif_ctrl::md_ccif_queue
rxq	eccci/modem_cldma.h	/^	struct md_cd_queue rxq[CLDMA_RXQ_NUM];$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::md_cd_queue
rxq	eccci/modem_ut.h	/^	struct md_ut_queue rxq[3];$/;"	m	struct:md_ut_ctrl	typeref:struct:md_ut_ctrl::md_ut_queue
rxq	eemcs/eemcs_expt.h	/^    EEMCS_EXCEPTION_RECORD rxq[SDIO_RX_Q_NUM];$/;"	m	struct:EEMCS_EXCEPTION_SET_st
rxq_active	eccci/modem_cldma.h	/^	unsigned short rxq_active;$/;"	m	struct:md_cd_ctrl
rxq_dispatch_work	eemcs/lte_df_main.h	/^  struct work_struct rxq_dispatch_work;$/;"	m	struct:__anon314	typeref:struct:__anon314::work_struct
rxq_dispatch_work_param	eemcs/lte_df_main.h	/^    rxq_dispatch_work_t rxq_dispatch_work_param[RXQ_NUM];$/;"	m	struct:mtlte_df_core
rxq_dispatch_work_queue	eemcs/lte_df_main.h	/^    struct workqueue_struct *rxq_dispatch_work_queue[RXQ_NUM];$/;"	m	struct:mtlte_df_core	typeref:struct:mtlte_df_core::workqueue_struct
rxq_dispatch_work_t	eemcs/lte_df_main.h	/^} rxq_dispatch_work_t;$/;"	t	typeref:struct:__anon314
rxq_exp_index	eccci/ccci_core.h	/^	unsigned char rxq_exp_index;$/;"	m	struct:ccci_port
rxq_id	eemcs/eemcs_ccci.h	/^    KAL_UINT32 	rxq_id;$/;"	m	struct:__anon287
rxq_index	eccci/ccci_core.h	/^	unsigned char rxq_index;$/;"	m	struct:ccci_port
rxq_num	eemcs/lte_df_main.h	/^  MTLTE_DF_RX_QUEUE_TYPE    rxq_num;$/;"	m	struct:__anon314
rxq_wait_big_buf_time	eemcs/lte_hif_sdio.c	/^KAL_UINT32 rxq_wait_big_buf_time = 0;$/;"	v
rxq_workq_buf_exe_time	eemcs/lte_hif_sdio.c	/^KAL_UINT32 rxq_workq_buf_exe_time = 0;$/;"	v
rxq_workq_callback_user_time	eemcs/lte_hif_sdio.c	/^KAL_UINT32 rxq_workq_callback_user_time = 0;$/;"	v
rxq_workq_get_skb_time	eemcs/lte_hif_sdio.c	/^KAL_UINT32 rxq_workq_get_skb_time = 0;$/;"	v
s	masp/asf/asf_inc/bgn_export.h	/^    int s;$/;"	m	struct:__anon474
s32	mach/mt6795/hiau_ml/hdmi/hdmi_cust.c	26;"	d	file:
s32	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.c	26;"	d	file:
s64	mach/mt6795/hiau_ml/hdmi/hdmi_cust.c	29;"	d	file:
s64	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.c	29;"	d	file:
s_proc	eemcs/lte_main.c	/^struct proc_dir_entry *s_proc = NULL;$/;"	v	typeref:struct:proc_dir_entry
s_to_date	dual_ccci/ccci_statistics.c	/^static int s_to_date(    long seconds, long usec, int *us, int *sec, int *min, int *hour,$/;"	f	file:
sampler_func	mach/mt6795/include/mach/mt_gpufreq.h	/^typedef void (*sampler_func)(unsigned int );$/;"	t
sap_id	dual_ccci/include/ccci_ipc.h	/^    uint32           sap_id;$/;"	m	struct:ipc_ilm_struct
sap_id	eccci/port_ipc.h	/^    u32 sap_id;$/;"	m	struct:__anon452
sap_id	eccci/port_ipc.h	/^    u32 sap_id;$/;"	m	struct:ccci_ipc_ilm
sap_id	eemcs/eemcs_ipc.h	/^    uint32           sap_id;$/;"	m	struct:ipc_ilm_struct
save_banked_registers	mach/mt6795/cpu_dormant.S	/^save_banked_registers:$/;"	l
save_bp_reg	mach/mt6795/mt_dormant.c	/^static void save_bp_reg(debug_context_t *dbg, unsigned index, unsigned type)$/;"	f	file:
save_control_registers	mach/mt6795/cpu_dormant.S	/^save_control_registers:$/;"	l
save_cp15	mach/mt6795/cpu_dormant.S	/^save_cp15:$/;"	l
save_cpuxgpt	mach/mt6795/mt_cpuxgpt.c	/^void save_cpuxgpt(void)$/;"	f
save_cpuxgpt	mach/mt6795/mt_cpuxgpt_ca53.c	/^EXPORT_SYMBOL(save_cpuxgpt);$/;"	v
save_cpuxgpt	mach/mt6795/mt_cpuxgpt_ca53.c	/^void save_cpuxgpt(void)$/;"	f
save_current_task	aee/mrdump/mrdump_full.c	/^static void save_current_task(void)$/;"	f	file:
save_data	mach/mt6795/ca7_timer.c	/^static struct localtimer_info save_data[NR_CPUS];$/;"	v	typeref:struct:localtimer_info	file:
save_data_to_file	eemcs/eemcs_file_ops.c	/^int save_data_to_file(char *path, char *data, int size)$/;"	f
save_dbg_regs	mach/mt6795/mt_dbg.c	/^void save_dbg_regs(unsigned int data[])$/;"	f
save_fault_status	mach/mt6795/cpu_dormant.S	/^save_fault_status:$/;"	l
save_generic_timer	mach/mt6795/cpu_dormant.S	/^save_generic_timer:$/;"	l
save_gic_distributor_private	mach/mt6795/mt_cpuidle.c	/^static void save_gic_distributor_private(u32 *pointer, unsigned long gic_distributor_address)$/;"	f	file:
save_gic_distributor_private	mach/mt6795/mt_cpuidle64.c	/^static void save_gic_distributor_private(u32 *pointer, unsigned long gic_distributor_address)$/;"	f	file:
save_gic_distributor_private	mach/mt6795/mt_dormant.c	/^static void save_gic_distributor_private(u32 *pointer, unsigned gic_distributor_address)$/;"	f	file:
save_gic_distributor_shared	mach/mt6795/mt_cpuidle.c	/^static void save_gic_distributor_shared(u32 *pointer, unsigned long gic_distributor_address)$/;"	f	file:
save_gic_distributor_shared	mach/mt6795/mt_cpuidle64.c	/^static void save_gic_distributor_shared(u32 *pointer, unsigned long gic_distributor_address)$/;"	f	file:
save_gic_distributor_shared	mach/mt6795/mt_dormant.c	/^static void save_gic_distributor_shared(u32 *pointer, unsigned gic_distributor_address)$/;"	f	file:
save_gic_interface	mach/mt6795/mt_cpuidle.c	/^static void save_gic_interface(u32 *pointer, unsigned long gic_interface_address)$/;"	f	file:
save_gic_interface	mach/mt6795/mt_cpuidle64.c	/^static void save_gic_interface(u32 *pointer, unsigned long gic_interface_address)$/;"	f	file:
save_gic_interface	mach/mt6795/mt_dormant.c	/^static void save_gic_interface(u32 *pointer, unsigned gic_interface_address)$/;"	f	file:
save_in_hyp	mach/mt6795/cpu_dormant.S	/^save_in_hyp :$/;"	l
save_localtimer_info	mach/mt6795/ca7_timer.c	/^static inline void save_localtimer_info(unsigned long evt, int ext)$/;"	f	file:
save_localtimer_info	mach/mt6795/ca7_timer.c	/^static void save_localtimer_info(unsigned long evt, int ext)$/;"	f	file:
save_mmu	mach/mt6795/cpu_dormant.S	/^save_mmu:$/;"	l
save_mpu	mach/mt6795/cpu_dormant.S	/^save_mpu:$/;"	l
save_performance_monitors	mach/mt6795/cpu_dormant.S	/^save_performance_monitors:$/;"	l
save_pmu_context	mach/mt6795/mt_cpuidle.c	/^unsigned *save_pmu_context(unsigned *container)$/;"	f
save_pmu_context	mach/mt6795/mt_cpuidle64.c	/^unsigned *save_pmu_context(unsigned *container)$/;"	f
save_pmu_context	mach/mt6795/mt_dormant.c	/^void save_pmu_context(unsigned cluster_id, unsigned cpu_id)$/;"	f
save_processor_state	mach/mt6795/cpu_hibernate.c	/^EXPORT_SYMBOL(save_processor_state);$/;"	v
save_processor_state	mach/mt6795/cpu_hibernate.c	/^void notrace save_processor_state(void)$/;"	f
save_processor_state	mach/mt6795/hibernate64.c	/^EXPORT_SYMBOL(save_processor_state);$/;"	v
save_processor_state	mach/mt6795/hibernate64.c	/^void notrace save_processor_state(void)$/;"	f
save_rx_raw_data	uart/mt6795/platform_uart.c	/^static void save_rx_raw_data(struct mtk_uart *uart, const unsigned char *chars, size_t size)$/;"	f	file:
save_tx_raw_data	uart/mt6795/platform_uart.c	/^static void save_tx_raw_data(struct mtk_uart *uart, void *addr)$/;"	f	file:
save_v71_debug_cp14	mach/mt6795/mt_dormant.c	/^static void save_v71_debug_cp14(unsigned *context)$/;"	f	file:
save_v7_debug	mach/mt6795/mt_dormant.c	/^void save_v7_debug(unsigned *context)$/;"	f
save_v7_debug_mmapped	mach/mt6795/mt_dormant.c	/^static void save_v7_debug_mmapped(unsigned *context)$/;"	f	file:
save_vfp	mach/mt6795/cpu_dormant.S	/^save_vfp:$/;"	l
save_vfp	mach/mt6795/mt_cpuidle.c	/^unsigned *save_vfp(unsigned int *container)$/;"	f
save_vfp	mach/mt6795/mt_cpuidle64.c	/^unsigned *save_vfp(unsigned int *container)$/;"	f
saved_core_context	mach/mt6795/hibernate64.c	/^static hib_core_context saved_core_context;$/;"	v	file:
saved_cp15_context	mach/mt6795/cpu_hibernate.c	/^static banked_cp15_context saved_cp15_context;$/;"	v	file:
saved_cp15_context	mach/mt6795/hibernate64.c	/^static banked_cp15_context saved_cp15_context;$/;"	v	file:
saved_cp15_timer_ctx	mach/mt6795/cpu_hibernate.c	/^static generic_timer_context saved_cp15_timer_ctx;$/;"	v	file:
saved_ppi_conf	mach/mt6795/mt_cpuidle.c	/^	u32 __percpu *saved_ppi_conf;$/;"	m	struct:gic_chip_data	file:
saved_ppi_conf	mach/mt6795/mt_cpuidle64.c	/^	u32 __percpu *saved_ppi_conf;$/;"	m	struct:gic_chip_data	file:
saved_ppi_enable	mach/mt6795/mt_cpuidle.c	/^	u32 __percpu *saved_ppi_enable;$/;"	m	struct:gic_chip_data	file:
saved_ppi_enable	mach/mt6795/mt_cpuidle64.c	/^	u32 __percpu *saved_ppi_enable;$/;"	m	struct:gic_chip_data	file:
saved_spi_conf	mach/mt6795/mt_cpuidle.c	/^	u32 saved_spi_conf[DIV_ROUND_UP(1020, 16)];$/;"	m	struct:gic_chip_data	file:
saved_spi_conf	mach/mt6795/mt_cpuidle64.c	/^	u32 saved_spi_conf[DIV_ROUND_UP(1020, 16)];$/;"	m	struct:gic_chip_data	file:
saved_spi_enable	mach/mt6795/mt_cpuidle.c	/^	u32 saved_spi_enable[DIV_ROUND_UP(1020, 32)];$/;"	m	struct:gic_chip_data	file:
saved_spi_enable	mach/mt6795/mt_cpuidle64.c	/^	u32 saved_spi_enable[DIV_ROUND_UP(1020, 32)];$/;"	m	struct:gic_chip_data	file:
saved_spi_target	mach/mt6795/mt_cpuidle.c	/^	u32 saved_spi_target[DIV_ROUND_UP(1020, 4)];$/;"	m	struct:gic_chip_data	file:
saved_spi_target	mach/mt6795/mt_cpuidle64.c	/^	u32 saved_spi_target[DIV_ROUND_UP(1020, 4)];$/;"	m	struct:gic_chip_data	file:
sbchk_base	mach/mt6795/sbchk_base.c	/^void sbchk_base(void)$/;"	f
sbchk_dump	mach/mt6795/sbchk_base.c	/^void sbchk_dump(unsigned char* buf, unsigned int len)$/;"	f
sbchk_hex_string	mach/mt6795/sbchk_base.c	/^void sbchk_hex_string(unsigned char* buf, unsigned int len)$/;"	f
sbchk_sha1	mach/mt6795/sbchk_base.c	/^unsigned int sbchk_sha1(char * code, unsigned int code_len, char* result) $/;"	f
sbchk_test	mach/mt6795/sbchk_base.c	/^void sbchk_test(void)$/;"	f
sbchk_verify	mach/mt6795/sbchk_base.c	/^unsigned int sbchk_verify(char* file_path, char* hash_val)$/;"	f
sbp_code	eccci/ccci_core.h	/^	unsigned int sbp_code;$/;"	m	struct:ccci_modem
sbp_code_default	eccci/ccci_core.h	/^	unsigned int sbp_code_default;$/;"	m	struct:ccci_modem
scan_all_md_img	eemcs/eemcs_boot.c	/^int scan_all_md_img(MD_IMG_LIST img_list[])$/;"	f
scan_image_list	ccci_util/ccci_util_lib_load_img.c	/^int scan_image_list(int md_id, char fmt[], int out_img_list[], int img_list_size)$/;"	f
scen	mach/mt6795/include/mach/mt_smi.h	/^	MTK_SMI_BWC_SCEN scen;$/;"	m	struct:__anon166
scenario	mach/mt6795/include/mach/mt_smi.h	/^    int    scenario;$/;"	m	struct:__anon163
sched_clock	mach/mt6795/mt_gpt.c	/^unsigned long long notrace sched_clock(void)$/;"	f
sched_show_task_local	aee/aed/monitor_hang.c	/^void sched_show_task_local(struct task_struct *p)$/;"	f
sched_thread	eccci/modem_ut.h	/^	struct task_struct *sched_thread;$/;"	m	struct:md_ut_ctrl	typeref:struct:md_ut_ctrl::task_struct
sched_thread_kick	eccci/modem_ut.h	/^	unsigned char sched_thread_kick;$/;"	m	struct:md_ut_ctrl
sched_thread_wq	eccci/modem_ut.h	/^	wait_queue_head_t sched_thread_wq;$/;"	m	struct:md_ut_ctrl
screencolor	aee/aed/aed.h	/^	unsigned int screencolor;$/;"	m	struct:aee_dal_setcolor
sctlr	mach/mt6795/mt_dormant.c	/^    unsigned sctlr;$/;"	m	struct:os_state	file:
sdio_close_device	eemcs/lte_dev_sdio_hal.c	/^EXPORT_SYMBOL(sdio_close_device);$/;"	v
sdio_close_device	eemcs/lte_dev_sdio_hal.c	/^int sdio_close_device(struct sdio_func *sdiofunc)$/;"	f
sdio_dl_n_rand_pkt	eemcs/lte_dev_test_lib.c	/^int sdio_dl_n_rand_pkt(unsigned int pkt_num , unsigned int que_num)$/;"	f
sdio_dl_n_rand_stress	eemcs/lte_dev_test_lib.c	/^int sdio_dl_n_rand_stress(unsigned int pkt_num, unsigned int que_num)$/;"	f
sdio_dl_npkt	eemcs/lte_dev_test_lib.c	/^int sdio_dl_npkt(athif_dl_tgpd_cfg_t *p_dl_cfg)$/;"	f
sdio_dl_npkt_sp	eemcs/lte_dev_test_lib.c	/^int sdio_dl_npkt_sp(athif_dl_tgpd_cfg_t *p_dl_cfg)$/;"	f
sdio_func	eemcs/lte_dev_test.h	/^	struct sdio_func *sdio_func;	\/* the SDIO Device Function Core*\/$/;"	m	struct:mtlte_dev	typeref:struct:mtlte_dev::sdio_func
sdio_func0_rd	eemcs/lte_dev_sdio_hal.c	/^EXPORT_SYMBOL(sdio_func0_rd);$/;"	v
sdio_func0_rd	eemcs/lte_dev_sdio_hal.c	/^int sdio_func0_rd(  unsigned int u4Register,unsigned char *pValue,  unsigned int Length)$/;"	f
sdio_func0_wr	eemcs/lte_dev_sdio_hal.c	/^EXPORT_SYMBOL(sdio_func0_wr);$/;"	v
sdio_func0_wr	eemcs/lte_dev_sdio_hal.c	/^int sdio_func0_wr(unsigned int u4Register,unsigned char *pValue,  unsigned int Length)$/;"	f
sdio_func1_rd	eemcs/lte_dev_sdio_hal.c	/^EXPORT_SYMBOL(sdio_func1_rd);$/;"	v
sdio_func1_rd	eemcs/lte_dev_sdio_hal.c	/^int sdio_func1_rd(unsigned int u4Register,void *pBuffer,  unsigned int Length)$/;"	f
sdio_func1_rd_cmd52	eemcs/lte_dev_sdio_hal.c	/^EXPORT_SYMBOL(sdio_func1_rd_cmd52);$/;"	v
sdio_func1_rd_cmd52	eemcs/lte_dev_sdio_hal.c	/^int sdio_func1_rd_cmd52(  unsigned int u4Register,unsigned char *pValue,  unsigned int Length)$/;"	f
sdio_func1_wr	eemcs/lte_dev_sdio_hal.c	/^EXPORT_SYMBOL(sdio_func1_wr);$/;"	v
sdio_func1_wr	eemcs/lte_dev_sdio_hal.c	/^int sdio_func1_wr(unsigned int u4Register,void *pBuffer,  unsigned int Length)$/;"	f
sdio_func1_wr_cmd52	eemcs/lte_dev_sdio_hal.c	/^EXPORT_SYMBOL(sdio_func1_wr_cmd52);$/;"	v
sdio_func1_wr_cmd52	eemcs/lte_dev_sdio_hal.c	/^int sdio_func1_wr_cmd52(unsigned int u4Register,unsigned char *pValue,  unsigned int Length)$/;"	f
sdio_irq_enable_flag	mach/mt6795/hiau_ml/core/board.c	/^static atomic_t sdio_irq_enable_flag;$/;"	v	file:
sdio_irq_enable_flag	mach/mt6795/irmn6795_hiau_64/core/board.c	/^static atomic_t sdio_irq_enable_flag;$/;"	v	file:
sdio_irq_handler_t	mach/mt6795/include/mach/board.h	/^typedef void (*sdio_irq_handler_t)(void*);  $/;"	t
sdio_on_state	eemcs/lte_main.c	/^int sdio_on_state = 0;$/;"	v
sdio_onoff_module_exit	eemcs/lte_main.c	/^static void sdio_onoff_module_exit(void)$/;"	f	file:
sdio_onoff_module_init	eemcs/lte_main.c	/^static int sdio_onoff_module_init(void)$/;"	f	file:
sdio_open_device	eemcs/lte_dev_sdio_hal.c	/^EXPORT_SYMBOL(sdio_open_device);$/;"	v
sdio_open_device	eemcs/lte_dev_sdio_hal.c	/^int sdio_open_device(struct sdio_func *sdiofunc)$/;"	f
sdio_proc_queue_handle	eemcs/lte_hif_sdio.h	/^} sdio_proc_queue_handle ;$/;"	t	typeref:struct:SDIO_PROC_QUEUE_HANDLE
sdio_property_get	eemcs/lte_dev_sdio_hal.c	/^EXPORT_SYMBOL(sdio_property_get);$/;"	v
sdio_property_get	eemcs/lte_dev_sdio_hal.c	/^int sdio_property_get(HDRV_SDBUS_PROPERTY PropFunc, unsigned char *pData,  unsigned int size)$/;"	f
sdio_property_set	eemcs/lte_dev_sdio_hal.c	/^EXPORT_SYMBOL(sdio_property_set);$/;"	v
sdio_property_set	eemcs/lte_dev_sdio_hal.c	/^int sdio_property_set(HDRV_SDBUS_PROPERTY PropFunc, unsigned char *pData,  unsigned int size)$/;"	f
sdio_rx_queue_info	eemcs/lte_hif_sdio.h	/^} sdio_rx_queue_info ;$/;"	t	typeref:struct:SDIO_RX_QUEUE_INFO
sdio_rx_sdu_tailor	eemcs/lte_hif_sdio.h	/^} sdio_rx_sdu_tailor, sdio_whisr_enhance;$/;"	t	typeref:struct:SDIO_ENHANCE_WHISR
sdio_rxq_skb_log	eemcs/lte_hif_sdio.c	/^KAL_UINT32 sdio_rxq_skb_log[RXQ_NUM];$/;"	v
sdio_send_pkt	eemcs/lte_dev_test_lib.c	/^int sdio_send_pkt(int ulq_no,int data_length, unsigned char ul_que, unsigned char dl_que)$/;"	f
sdio_test_option	eemcs/lte_dev_test.c	/^volatile attest_option_t sdio_test_option;$/;"	v
sdio_thread	eemcs/lte_dev_test.h	/^	struct task_struct *sdio_thread;	$/;"	m	struct:mtlte_dev	typeref:struct:mtlte_dev::task_struct
sdio_thread_kick	eemcs/lte_dev_test.h	/^	volatile int sdio_thread_kick;$/;"	m	struct:mtlte_dev
sdio_thread_kick_isr	eemcs/lte_dev_test.h	/^    volatile int sdio_thread_kick_isr;$/;"	m	struct:mtlte_dev
sdio_thread_kick_own_timer	eemcs/lte_dev_test.h	/^    volatile int sdio_thread_kick_own_timer;$/;"	m	struct:mtlte_dev
sdio_thread_state	eemcs/lte_dev_test.h	/^	volatile SDIO_THREAD_STATE sdio_thread_state ;$/;"	m	struct:mtlte_dev
sdio_thread_wq	eemcs/lte_dev_test.h	/^	wait_queue_head_t sdio_thread_wq;		$/;"	m	struct:mtlte_dev
sdio_tx_queue_info	eemcs/lte_hif_sdio.h	/^} sdio_tx_queue_info;$/;"	t	typeref:struct:SDIO_TX_QUEUE_INFO
sdio_tx_sdu_header	eemcs/lte_hif_sdio.h	/^} sdio_tx_sdu_header;$/;"	t	typeref:struct:SDIO_TX_SDU_HEADER
sdio_txq_skb_log	eemcs/lte_hif_sdio.c	/^KAL_UINT32 sdio_txq_skb_log[TXQ_NUM];$/;"	v
sdio_wake_lock	eemcs/eemcs_ccci.c	/^struct wake_lock sdio_wake_lock;$/;"	v	typeref:struct:wake_lock
sdio_wasr	eemcs/lte_hif_sdio.h	/^} sdio_wasr ;$/;"	t	typeref:struct:SDIO_WASR
sdio_wasr_cache	eemcs/lte_hif_sdio.h	/^	sdio_wasr	*sdio_wasr_cache ;	$/;"	m	struct:HIF_SDIO_HANDLE
sdio_whisr	eemcs/lte_hif_sdio.h	/^} sdio_whisr;$/;"	t	typeref:struct:SDIO_WHISR
sdio_whisr_enhance	eemcs/lte_hif_sdio.h	/^} sdio_rx_sdu_tailor, sdio_whisr_enhance;$/;"	t	typeref:struct:SDIO_ENHANCE_WHISR
sdio_wtsr0	eemcs/lte_hif_sdio.h	/^} sdio_wtsr0;$/;"	t	typeref:struct:SDIO_WTSR0
sdio_wtsr1	eemcs/lte_hif_sdio.h	/^} sdio_wtsr1;$/;"	t	typeref:struct:SDIO_WTSR1
sdio_xboot_mb_rd	eemcs/lte_hif_sdio.c	/^int sdio_xboot_mb_rd(KAL_UINT32 *pBuffer, KAL_UINT32 len)								$/;"	f
sdio_xboot_mb_wr	eemcs/lte_hif_sdio.c	/^int sdio_xboot_mb_wr(KAL_UINT32 *pBuffer, KAL_UINT32 len) 								$/;"	f
sdm_pll_disable_op	mach/mt6795/mt_clkmgr.c	/^static void sdm_pll_disable_op(struct pll *pll)$/;"	f	file:
sdm_pll_disable_op	mach/mt6795/mt_clkmgr_64.c	/^static void sdm_pll_disable_op(struct pll *pll)$/;"	f	file:
sdm_pll_dump_regs_op	mach/mt6795/mt_clkmgr.c	/^static int sdm_pll_dump_regs_op(struct pll *pll, unsigned int *ptr)$/;"	f	file:
sdm_pll_dump_regs_op	mach/mt6795/mt_clkmgr_64.c	/^static int sdm_pll_dump_regs_op(struct pll *pll, unsigned int *ptr)$/;"	f	file:
sdm_pll_enable_op	mach/mt6795/mt_clkmgr.c	/^static void sdm_pll_enable_op(struct pll *pll)$/;"	f	file:
sdm_pll_enable_op	mach/mt6795/mt_clkmgr_64.c	/^static void sdm_pll_enable_op(struct pll *pll)$/;"	f	file:
sdm_pll_fsel_op	mach/mt6795/mt_clkmgr.c	/^static void sdm_pll_fsel_op(struct pll *pll, unsigned int value)$/;"	f	file:
sdm_pll_fsel_op	mach/mt6795/mt_clkmgr_64.c	/^static void sdm_pll_fsel_op(struct pll *pll, unsigned int value)$/;"	f	file:
sdm_pll_hp_disable_op	mach/mt6795/mt_clkmgr.c	/^static int sdm_pll_hp_disable_op(struct pll *pll)$/;"	f	file:
sdm_pll_hp_disable_op	mach/mt6795/mt_clkmgr_64.c	/^static int sdm_pll_hp_disable_op(struct pll *pll)$/;"	f	file:
sdm_pll_hp_enable_op	mach/mt6795/mt_clkmgr.c	/^static int sdm_pll_hp_enable_op(struct pll *pll)$/;"	f	file:
sdm_pll_hp_enable_op	mach/mt6795/mt_clkmgr_64.c	/^static int sdm_pll_hp_enable_op(struct pll *pll)$/;"	f	file:
sdm_pll_ops	mach/mt6795/mt_clkmgr.c	/^static struct pll_ops sdm_pll_ops = {$/;"	v	typeref:struct:pll_ops	file:
sdm_pll_ops	mach/mt6795/mt_clkmgr.c	/^static struct pll_ops sdm_pll_ops;$/;"	v	typeref:struct:pll_ops	file:
sdm_pll_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct pll_ops sdm_pll_ops = {$/;"	v	typeref:struct:pll_ops	file:
sdm_pll_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct pll_ops sdm_pll_ops;$/;"	v	typeref:struct:pll_ops	file:
sec	conn_md/include/conn_md_dump.h	/^	unsigned int sec;$/;"	m	struct:_CONN_MD_DMP_MSG_STR_
sec	dual_ccci/include/ccci_layer.h	/^    unsigned long sec;$/;"	m	struct:_CCCI_LOG_T
sec	mach/mt6795/include/mach/dma.h	/^    unsigned int sec;$/;"	m	struct:mt_gdma_conf
sec	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    int sec;$/;"	m	struct:__anon248
sec	masp/mt6795/module/sec_mod.c	/^static struct sec_mod sec           = {0};$/;"	v	typeref:struct:sec_mod	file:
sec_aes_import_key	masp/asf/core/sec_aes.c	/^int sec_aes_import_key(void)$/;"	f
sec_aes_init	masp/asf/core/sec_aes.c	/^int sec_aes_init(void)$/;"	f
sec_aes_test	masp/asf/core/sec_aes.c	/^int sec_aes_test (void)$/;"	f
sec_boot_check_part_enabled	masp/asf/core/sec_boot_core.c	/^bool sec_boot_check_part_enabled (char* part_name)$/;"	f
sec_boot_enabled	masp/asf/core/sec_boot_core.c	/^int sec_boot_enabled (void)$/;"	f
sec_boot_hacc_init	masp/asf/core/sec_boot_core.c	/^uint32 sec_boot_hacc_init (void)$/;"	f
sec_boot_key_init	masp/asf/core/sec_boot_core.c	/^int sec_boot_key_init (void)$/;"	f
sec_ccci_file_close	masp/asf/core/sec_ccci.c	/^int sec_ccci_file_close(int fp_id)$/;"	f
sec_ccci_file_open	masp/asf/core/sec_ccci.c	/^int sec_ccci_file_open(char *file_path)$/;"	f
sec_cfg_size	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned int                sec_cfg_size; $/;"	m	struct:__anon521
sec_cipherfmt_check_cipher	masp/asf/core/sec_cipherfmt_core.c	/^int sec_cipherfmt_check_cipher(ASF_FILE fp, unsigned int start_off, unsigned int *img_len)$/;"	f
sec_cipherfmt_decrypted	masp/asf/core/sec_cipherfmt_core.c	/^int sec_cipherfmt_decrypted(ASF_FILE fp, unsigned int start_off, char *buf, unsigned int buf_len, unsigned int *data_offset)$/;"	f
sec_cipherfmt_dump_buffer	masp/asf/core/sec_cipherfmt_core.c	/^static void sec_cipherfmt_dump_buffer(uchar* buf, uint32 len)$/;"	f	file:
sec_class	masp/mt6795/module/sec_mod.c	/^static struct class                 *sec_class;$/;"	v	typeref:struct:class	file:
sec_core_exit	masp/asf/core/sec_mod_core.c	/^void sec_core_exit (void)$/;"	f
sec_core_init	masp/asf/core/sec_mod_core.c	/^void sec_core_init (void)$/;"	f
sec_core_ioctl	masp/asf/core/sec_mod_core.c	/^long sec_core_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f
sec_crypto_hash_size	masp/asf/core/sec_signfmt_util.c	/^unsigned int sec_crypto_hash_size[] =$/;"	v
sec_crypto_sig_size	masp/asf/core/sec_signfmt_util.c	/^unsigned int sec_crypto_sig_size[] =$/;"	v
sec_decode_key	masp/asf/core/sec_key_util.c	/^void sec_decode_key(uchar* key, uint32 key_len, uchar* seed, uint32 seed_len)$/;"	f
sec_dev	masp/mt6795/module/sec_mod.c	/^static struct cdev                  sec_dev;$/;"	v	typeref:struct:cdev	file:
sec_dev_dump_part	masp/asf/core/sec_dev.c	/^void sec_dev_dump_part(void)$/;"	f
sec_dev_find_parts	masp/asf/core/sec_dev.c	/^void sec_dev_find_parts(void)$/;"	f
sec_dev_read_image	masp/asf/core/sec_dev.c	/^unsigned int sec_dev_read_image(char* part_name, char* buf, u64 off, unsigned int sz, unsigned int image_type)$/;"	f
sec_dev_read_rom_info	masp/asf/core/sec_dev.c	/^int sec_dev_read_rom_info(void) $/;"	f
sec_dev_read_secroimg	masp/asf/core/sec_dev.c	/^int sec_dev_read_secroimg(void) $/;"	f
sec_dev_read_secroimg_v5	masp/asf/core/sec_dev.c	/^int sec_dev_read_secroimg_v5(uint32 md_index) $/;"	f
sec_device	masp/mt6795/module/sec_mod.c	/^static struct device                *sec_device;$/;"	v	typeref:struct:device	file:
sec_dump_img_header	masp/asf/core/sec_aes.c	/^void sec_dump_img_header (const CIPHER_HEADER *img_header)$/;"	f
sec_exit	masp/mt6795/module/sec_mod.c	/^static void sec_exit(void)$/;"	f	file:
sec_fops	masp/mt6795/module/sec_mod.c	/^static struct file_operations sec_fops = {$/;"	v	typeref:struct:file_operations	file:
sec_fs_read_secroimg	masp/asf/core/sec_fsutil_inter.c	/^uint32 sec_fs_read_secroimg (char* path, char* buf)$/;"	f
sec_get_random_id	masp/asf/core/sec_ops.c	/^int sec_get_random_id(unsigned int *rid)$/;"	f
sec_get_random_id	masp/mt6795/module/sec_mod.c	/^EXPORT_SYMBOL(sec_get_random_id);$/;"	v
sec_get_rid	masp/asf/core/sec_ops.c	/^static int sec_get_rid(uint32 *rid)$/;"	f	file:
sec_get_rid	masp/mt6795/module/sec_mod.h	/^    int (*sec_get_rid)(unsigned int *rid);$/;"	m	struct:sec_ops
sec_get_u64	masp/asf/core/sec_signfmt_v4.c	/^static u64 sec_get_u64(uint32 high, uint32 low)$/;"	f	file:
sec_handle	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^    uint32_t    sec_handle; \/* OUT *\/$/;"	m	struct:__anon241
sec_hash	masp/asf/auth/sec_wrapper.c	/^int sec_hash(unsigned char *data_buf,  unsigned int data_len, $/;"	f
sec_info	masp/asf/core/sec_boot_core.c	/^SECURE_INFO                         sec_info;$/;"	v
sec_init	masp/mt6795/module/sec_mod.c	/^static int sec_init(struct platform_device * dev)$/;"	f	file:
sec_init_key	masp/asf/auth/sec_wrapper.c	/^int sec_init_key (unsigned char *nKey, unsigned int nKey_len, $/;"	f
sec_ioctl	masp/mt6795/module/sec_mod.c	/^static long sec_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
sec_lib_version_check	ccci_util/ccci_util_lib_load_img.c	/^static int sec_lib_version_check(void)$/;"	f	file:
sec_lib_version_check	eemcs/eemcs_boot.c	/^static int sec_lib_version_check(void)$/;"	f	file:
sec_mod	masp/mt6795/module/sec_mod.h	/^struct sec_mod {$/;"	s
sec_modem_auth_enabled	masp/asf/core/sec_boot_core.c	/^int sec_modem_auth_enabled (void)$/;"	f
sec_mtd_get_off	masp/asf/core/sec_mtd.c	/^uint32 sec_mtd_get_off(char* part_name)$/;"	f
sec_mtd_read_image	masp/asf/core/sec_mtd.c	/^uint32 sec_mtd_read_image(char* part_name, char* buf, uint32 off, uint32 size)$/;"	f
sec_open	masp/mt6795/module/sec_mod.c	/^static int sec_open(struct inode *inode, struct file *file)$/;"	f	file:
sec_ops	masp/mt6795/module/sec_mod.h	/^struct sec_ops {$/;"	s
sec_pa_size	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    unsigned int sec_pa_size;$/;"	m	struct:__anon250
sec_pa_start	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    unsigned int sec_pa_start;$/;"	m	struct:__anon250
sec_proc_rid_fops	masp/mt6795/module/sec_mod.c	/^static const struct file_operations sec_proc_rid_fops = {$/;"	v	typeref:struct:file_operations	file:
sec_proc_rid_open	masp/mt6795/module/sec_mod.c	/^static int sec_proc_rid_open(struct inode *inode, struct file *file)$/;"	f	file:
sec_proc_rid_show	masp/mt6795/module/sec_mod.c	/^static int sec_proc_rid_show(struct seq_file *m, void *v)$/;"	f	file:
sec_pt_pa	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    unsigned int sec_pt_pa;$/;"	m	struct:__anon250
sec_release	masp/mt6795/module/sec_mod.c	/^static int sec_release(struct inode *inode, struct file *file)$/;"	f	file:
sec_schip_enabled	masp/asf/core/sec_boot_core.c	/^int sec_schip_enabled (void)$/;"	f
sec_sds_enabled	masp/asf/core/sec_boot_core.c	/^int sec_sds_enabled (void)$/;"	f
sec_secro_ac	masp/asf/core/sec_secro.c	/^bool sec_secro_ac (void)$/;"	f
sec_secro_check	masp/asf/core/sec_secro.c	/^uint32 sec_secro_check (void)$/;"	f
sec_secro_v5_check	masp/asf/core/sec_secro.c	/^uint32 sec_secro_v5_check (void)$/;"	f
sec_signfmt_calculate_filelist_hash	masp/asf/core/sec_signfmt_core.c	/^int sec_signfmt_calculate_filelist_hash(char* part_name, SEC_IMG_U *img_if, char *file_path, $/;"	f
sec_signfmt_calculate_filelist_hash_core	masp/asf/core/sec_signfmt_core.c	/^static int sec_signfmt_calculate_filelist_hash_core(ASF_FILE fp, char *double_hash_buf, unsigned int double_hash_len, unsigned int single_hash_len)$/;"	f	file:
sec_signfmt_calculate_image_hash	masp/asf/core/sec_signfmt_core.c	/^int sec_signfmt_calculate_image_hash(char* part_name, SEC_IMG_U *img_if, char *hash_buf, unsigned int hash_len, char *ext_buf)$/;"	f
sec_signfmt_calculate_image_hash_v2	masp/asf/core/sec_signfmt_v2.c	/^int sec_signfmt_calculate_image_hash_v2(char* part_name, SEC_IMG_HEADER *img_hdr, $/;"	f
sec_signfmt_calculate_image_hash_v3	masp/asf/core/sec_signfmt_v3.c	/^int sec_signfmt_calculate_image_hash_v3(char* part_name, SECURE_IMG_INFO_V3 *img_if, char *final_hash_buf, $/;"	f
sec_signfmt_calculate_image_hash_v4	masp/asf/core/sec_signfmt_v4.c	/^int sec_signfmt_calculate_image_hash_v4(char* part_name, SECURE_IMG_INFO_V3 *img_if, char *final_hash_buf, $/;"	f
sec_signfmt_dump_buffer	masp/asf/core/sec_signfmt_v3.c	/^static void sec_signfmt_dump_buffer(uchar* buf, uint32 len)$/;"	f	file:
sec_signfmt_dump_buffer	masp/asf/core/sec_signfmt_v4.c	/^static void sec_signfmt_dump_buffer(uchar* buf, uint32 len)$/;"	f	file:
sec_signfmt_gen_hash_by_chunk	masp/asf/core/sec_signfmt_v3.c	/^static int sec_signfmt_gen_hash_by_chunk(ASF_FILE img_fd, char* part_name, uint32 img_hash_off, uint32 img_hash_len,$/;"	f	file:
sec_signfmt_gen_hash_by_chunk_64	masp/asf/core/sec_signfmt_v4.c	/^static int sec_signfmt_gen_hash_by_chunk_64(ASF_FILE img_fd, char* part_name, u64 img_hash_off, u64 img_hash_len,$/;"	f	file:
sec_signfmt_get_extension_length	masp/asf/core/sec_signfmt_core.c	/^int sec_signfmt_get_extension_length(SEC_IMG_U *img_if, ASF_FILE fp)$/;"	f
sec_signfmt_get_extension_length_v2	masp/asf/core/sec_signfmt_v2.c	/^unsigned int sec_signfmt_get_extension_length_v2(ASF_FILE fp)$/;"	f
sec_signfmt_get_extension_length_v3	masp/asf/core/sec_signfmt_v3.c	/^unsigned int sec_signfmt_get_extension_length_v3(SECURE_IMG_INFO_V3 *img_if, ASF_FILE fp, SEC_IMG_HEADER *file_img_hdr)$/;"	f
sec_signfmt_get_extension_length_v4	masp/asf/core/sec_signfmt_v4.c	/^unsigned int sec_signfmt_get_extension_length_v4(SECURE_IMG_INFO_V3 *img_if, ASF_FILE fp, SEC_IMG_HEADER *file_img_hdr_p)$/;"	f
sec_signfmt_get_file_hash	masp/asf/core/sec_signfmt_core.c	/^static int sec_signfmt_get_file_hash(char* file_name, char* hash_buf, unsigned int hash_len, $/;"	f	file:
sec_signfmt_get_hash_length	masp/asf/core/sec_signfmt_core.c	/^int sec_signfmt_get_hash_length(SEC_IMG_U *img_if, ASF_FILE fp, char *ext_buf)$/;"	f
sec_signfmt_get_hash_length_v2	masp/asf/core/sec_signfmt_v2.c	/^unsigned int sec_signfmt_get_hash_length_v2()$/;"	f
sec_signfmt_get_hash_length_v3	masp/asf/core/sec_signfmt_v3.c	/^unsigned int sec_signfmt_get_hash_length_v3(SECURE_IMG_INFO_V3 *img_if, ASF_FILE fp, SEC_IMG_HEADER *file_img_hdr, char *ext_buf)$/;"	f
sec_signfmt_get_hash_length_v4	masp/asf/core/sec_signfmt_v4.c	/^unsigned int sec_signfmt_get_hash_length_v4(SECURE_IMG_INFO_V3 *img_if, ASF_FILE fp, SEC_IMG_HEADER *file_img_hdr_p, char *ext_buf)$/;"	f
sec_signfmt_get_signature_length	masp/asf/core/sec_signfmt_core.c	/^int sec_signfmt_get_signature_length(SEC_IMG_U *img_if, ASF_FILE fp, char *ext_buf)$/;"	f
sec_signfmt_get_signature_length_v2	masp/asf/core/sec_signfmt_v2.c	/^unsigned int sec_signfmt_get_signature_length_v2()$/;"	f
sec_signfmt_get_signature_length_v3	masp/asf/core/sec_signfmt_v3.c	/^unsigned int sec_signfmt_get_signature_length_v3(SECURE_IMG_INFO_V3 *img_if, ASF_FILE fp, SEC_IMG_HEADER *file_img_hdr, char *ext_buf)$/;"	f
sec_signfmt_get_signature_length_v4	masp/asf/core/sec_signfmt_v4.c	/^unsigned int sec_signfmt_get_signature_length_v4(SECURE_IMG_INFO_V3 *img_if, ASF_FILE fp, SEC_IMG_HEADER *file_img_hdr_p, char *ext_buf)$/;"	f
sec_signfmt_image_read	masp/asf/core/sec_signfmt_v3.c	/^static int sec_signfmt_image_read(ASF_FILE fp, char* part_name, uint32 seek_offset, char* read_buf, uint32 read_len)$/;"	f	file:
sec_signfmt_image_read_64	masp/asf/core/sec_signfmt_v4.c	/^static int sec_signfmt_image_read_64(ASF_FILE fp, char* part_name, u64 seek_offset, char* read_buf, uint32 read_len)$/;"	f	file:
sec_signfmt_search_extension	masp/asf/core/sec_signfmt_v3.c	/^static uint32 sec_signfmt_search_extension(uchar *ext, uint32 ext_len, SEC_IMG_EXTENSTION_SET *ext_set)$/;"	f	file:
sec_signfmt_search_extension_v4	masp/asf/core/sec_signfmt_v4.c	/^static uint32 sec_signfmt_search_extension_v4(uchar *ext, uint32 ext_len, SEC_IMG_EXTENSTION_SET *ext_set)$/;"	f	file:
sec_signfmt_verify_file	masp/asf/core/sec_signfmt_core.c	/^int sec_signfmt_verify_file(char *file_path, SEC_IMG_HEADER *img_hdr, unsigned int *data_offset, unsigned int *data_sec_len)$/;"	f
sec_signfmt_verify_file_v2	masp/asf/core/sec_signfmt_v2.c	/^int sec_signfmt_verify_file_v2(ASF_FILE fp, SEC_IMG_HEADER *img_hdr)$/;"	f
sec_signfmt_verify_file_v3	masp/asf/core/sec_signfmt_v3.c	/^int sec_signfmt_verify_file_v3(ASF_FILE fp, SEC_IMG_HEADER *img_hdr)$/;"	f
sec_signfmt_verify_file_v4	masp/asf/core/sec_signfmt_v4.c	/^int sec_signfmt_verify_file_v4(ASF_FILE fp, SEC_IMG_HEADER *file_img_hdr_p)$/;"	f
sec_update_lks	masp/asf/core/sec_mod_core.c	/^void sec_update_lks(unsigned char tr, unsigned char dn, unsigned char fb_ulk)$/;"	f
sec_usbdl_enabled	masp/asf/core/sec_usbdl.c	/^int sec_usbdl_enabled (void)$/;"	f
sec_usif_check	masp/asf/core/sec_usif.c	/^int sec_usif_check(void)$/;"	f
sec_usif_enabled	masp/asf/core/sec_usif_util.c	/^bool sec_usif_enabled(void)$/;"	f
sec_usif_part_name	masp/asf/core/sec_usif_util.c	/^void sec_usif_part_name (uint32 part_num, char* part_name)$/;"	f
sec_usif_part_path	masp/asf/core/sec_usif_util.c	/^void sec_usif_part_path(uint32 part_num, char* part_path, uint32 part_path_len)$/;"	f
sec_ver	masp/asf/core/sec_hdr.c	/^static SEC_IMG_HEADER_VER sec_ver = UNSET;$/;"	v	file:
sec_verify	masp/asf/auth/sec_wrapper.c	/^int sec_verify (unsigned char *data_buf,  unsigned int data_len, $/;"	f
seccfg	masp/asf/core/sec_boot_core.c	/^SECCFG_U                            seccfg;$/;"	v
seccfg_attr	masp/asf/asf_inc/sec_cfg_v3.h	/^    SECCFG_ATTR                 seccfg_attr;     $/;"	m	struct:__anon517
seccfg_enc_len	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned int                seccfg_enc_len; $/;"	m	struct:__anon517
seccfg_enc_offset	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned int                seccfg_enc_offset; $/;"	m	struct:__anon517
seccfg_ext	masp/asf/asf_inc/sec_cfg_v3.h	/^    SECCFG_EXT_REGION           seccfg_ext;$/;"	m	struct:__anon517
seccfg_size	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned int                seccfg_size; $/;"	m	struct:__anon517
seccfg_status	masp/asf/asf_inc/sec_cfg_v3.h	/^    SECCFG_STATUS               seccfg_status;$/;"	m	struct:__anon517
seccfg_ver	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned int                seccfg_ver;     $/;"	m	struct:__anon517
seccfg_ver	masp/asf/core/sec_cfg_ver.c	/^static SECCFG_VER seccfg_ver       = SECCFG_V1;$/;"	v	file:
seccfg_ver_correct	masp/asf/core/sec_cfg_ver.c	/^int seccfg_ver_correct (void)$/;"	f
seccfg_ver_detect	masp/asf/core/sec_cfg_ver.c	/^int seccfg_ver_detect (void)$/;"	f
seccfg_ver_verify	masp/asf/core/sec_cfg_ver.c	/^int seccfg_ver_verify (void)$/;"	f
secro_img_mtd_num	masp/asf/core/sec_dev.c	/^uint32                              secro_img_mtd_num = 0;$/;"	v
secro_img_off	masp/asf/core/sec_dev.c	/^uint32                              secro_img_off = 0;$/;"	v
secro_v3_off	masp/asf/core/sec_secro.c	/^uint32                              secro_v3_off = MAX_SECRO_V3_OFFSET;$/;"	v
secroimg	masp/asf/core/sec_secro.c	/^AND_SECROIMG_T                      secroimg;$/;"	v
secroimg_v5	masp/asf/core/sec_secro.c	/^AND_SECROIMG_V5a_T                  secroimg_v5;$/;"	v
security	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned int security[32];                 \/* 0x080 *\/$/;"	m	struct:__anon263	file:
security	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int security[32];                 \/* 0x080 *\/$/;"	m	struct:__anon8	file:
security	mach/mt6795/mt_dormant.c	/^    volatile unsigned int security[32];                 \/* 0x080 *\/$/;"	m	struct:__anon279	file:
sed	dual_ccci/include/ccci_rpc.h	/^typedef struct {unsigned char sed[CCCI_SED_LEN_BYTES]; }sed_t;$/;"	m	struct:__anon359
sed	eccci/port_kernel.h	/^typedef struct {unsigned char sed[CCCI_SED_LEN_BYTES]; }sed_t;$/;"	m	struct:__anon460
sed	eemcs/eemcs_rpc.h	/^typedef struct {unsigned char sed[CCCI_SED_LEN_BYTES]; }sed_t;$/;"	m	struct:__anon328
sed_t	dual_ccci/include/ccci_rpc.h	/^typedef struct {unsigned char sed[CCCI_SED_LEN_BYTES]; }sed_t;$/;"	t	typeref:struct:__anon359
sed_t	eccci/port_kernel.h	/^typedef struct {unsigned char sed[CCCI_SED_LEN_BYTES]; }sed_t;$/;"	t	typeref:struct:__anon460
sed_t	eemcs/eemcs_rpc.h	/^typedef struct {unsigned char sed[CCCI_SED_LEN_BYTES]; }sed_t;$/;"	t	typeref:struct:__anon328
seed	masp/mt6795/mach/hacc_mach.h	/^    U8  seed[HACC_AES_MAX_KEY_SZ];$/;"	m	struct:__anon471
seed_addr	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^    uint32_t    seed_addr;$/;"	m	struct:__anon237
seed_len	mach/mt6795/include/trustzone/sec/Tlsec/inc/tlcApisec.h	/^    uint32_t    seed_len;$/;"	m	struct:__anon237
segment_nr	mach/mt6795/include/mach/emi_mpu.h	/^			unsigned segment_nr;$/;"	m	struct:basic_dram_setting::__anon84::__anon85
sel	mach/mt6795/mt_clkmgr.c	/^    void (*sel)(struct clkmux *mux, unsigned int clksrc);$/;"	m	struct:clkmux_ops	file:
sel	mach/mt6795/mt_clkmgr_64.c	/^    void (*sel)(struct clkmux *mux, unsigned int clksrc);$/;"	m	struct:clkmux_ops	file:
sel_mask	mach/mt6795/mt_clkmgr.c	/^    unsigned int sel_mask;$/;"	m	struct:clkmux	file:
sel_mask	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int sel_mask;$/;"	m	struct:clkmux	file:
selective_read_region	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static int selective_read_region(u32 offset, BYTE* data,u16 i2c_id,u32 size)$/;"	f	file:
sendSignal	mach/mt6795/camera_isp.c	/^int sendSignal(void)$/;"	f
send_battery_info	eemcs/eemcs_sysmsg.c	/^void send_battery_info(int md_id)$/;"	f
send_ccci_system_ch_msg	dual_ccci/ccci_md_main.c	/^static int send_ccci_system_ch_msg(int md_id, unsigned int msg_id, unsigned int data)$/;"	f	file:
send_eemcs_system_ch_msg	eemcs/eemcs_sysmsg.c	/^static int send_eemcs_system_ch_msg(int md_id, unsigned int msg_id, unsigned int data)$/;"	f	file:
send_enter_flight_mode_request	dual_ccci/ccci_md_main.c	/^int send_enter_flight_mode_request(int md_id)$/;"	f
send_leave_flight_mode_request	dual_ccci/ccci_md_main.c	/^int send_leave_flight_mode_request(int md_id)$/;"	f
send_len	dual_ccci/ccmni_net.c	/^    unsigned long        send_len;$/;"	m	struct:__anon353	file:
send_len	dual_ccci/ccmni_v2_net.c	/^    unsigned long        send_len;$/;"	m	struct:__anon355	file:
send_md_reset_notify	dual_ccci/ccci_md_main.c	/^int send_md_reset_notify(int md_id)$/;"	f
send_md_start_notify	dual_ccci/ccci_md_main.c	/^int send_md_start_notify(int md_id)$/;"	f
send_md_stop_notify	dual_ccci/ccci_md_main.c	/^int send_md_stop_notify(int md_id)$/;"	f
send_mhl_connect_notify	mach/mt6795/hiau_ml/hdmi/hdmi_cust.c	/^void send_mhl_connect_notify(void)$/;"	f
send_mhl_connect_notify	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.c	/^void send_mhl_connect_notify(void)$/;"	f
send_pattern	eemcs/lte_dev_test.c	/^volatile lb_data_pattern_e send_pattern = ATCASE_LB_DATA_AUTO;$/;"	v
send_power_down_md_request	dual_ccci/ccci_md_main.c	/^int send_power_down_md_request(int md_id)$/;"	f
send_power_on_md_request	dual_ccci/ccci_md_main.c	/^int send_power_on_md_request(int md_id)$/;"	f
send_request	eccci/ccci_core.h	/^	int (*send_request)(struct ccci_modem *md, unsigned char txqno, struct ccci_request *req);$/;"	m	struct:ccci_modem_ops
send_runtime_data	eccci/ccci_core.h	/^	int (*send_runtime_data)(struct ccci_modem *md, unsigned int sbp_code);$/;"	m	struct:ccci_modem_ops
send_time	dual_ccci/include/ccci_md.h	/^    int send_time;$/;"	m	struct:_modem_exception_exp
send_update_cfg_request	dual_ccci/ccci_md_main.c	/^int send_update_cfg_request(int md_id, unsigned int val)$/;"	f
sens	mach/mt6795/eint.c	/^  unsigned int sens[EINT_MAX_CHANNEL];$/;"	m	struct:__anon274	file:
sensor_alsps	mach/mt6795/mt_devs.c	/^struct platform_device sensor_alsps = {$/;"	v	typeref:struct:platform_device
sensor_barometer	mach/mt6795/mt_devs.c	/^struct platform_device sensor_barometer = {$/;"	v	typeref:struct:platform_device
sensor_batch	mach/mt6795/mt_devs.c	/^struct platform_device sensor_batch = {$/;"	v	typeref:struct:platform_device
sensor_dev	mach/mt6795/mt_devs.c	/^static struct platform_device sensor_dev = {$/;"	v	typeref:struct:platform_device	file:
sensor_dev_bus2	mach/mt6795/mt_devs.c	/^static struct platform_device sensor_dev_bus2 = {$/;"	v	typeref:struct:platform_device	file:
sensor_fps	mach/mt6795/include/mach/mt_smi.h	/^	unsigned int sensor_fps;$/;"	m	struct:__anon166
sensor_func	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static SENSOR_FUNCTION_STRUCT sensor_func = {$/;"	v	file:
sensor_gsensor	mach/mt6795/mt_devs.c	/^struct platform_device sensor_gsensor = {$/;"	v	typeref:struct:platform_device
sensor_gyroscope	mach/mt6795/mt_devs.c	/^struct platform_device sensor_gyroscope = {$/;"	v	typeref:struct:platform_device
sensor_id	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint32 sensor_id;            \/\/record sensor id defined in Kd_imgsensor.h$/;"	m	struct:imgsensor_info_struct
sensor_init	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static void sensor_init(void)$/;"	f	file:
sensor_interface_type	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  sensor_interface_type;\/\/sensor_interface_type$/;"	m	struct:imgsensor_info_struct
sensor_mode	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8 sensor_mode;            \/\/record IMGSENSOR_MODE enum value$/;"	m	struct:imgsensor_struct
sensor_mode_num	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  sensor_mode_num;        \/\/support sensor mode num$/;"	m	struct:imgsensor_info_struct
sensor_msensor	mach/mt6795/mt_devs.c	/^struct platform_device sensor_msensor = {$/;"	v	typeref:struct:platform_device
sensor_orientation	mach/mt6795/mt_devs.c	/^struct platform_device sensor_orientation = {$/;"	v	typeref:struct:platform_device
sensor_output_dataformat	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  sensor_output_dataformat;\/\/sensor output first pixel color$/;"	m	struct:imgsensor_info_struct
sensor_size	mach/mt6795/include/mach/mt_smi.h	/^	unsigned int sensor_size;$/;"	m	struct:__anon166
sensor_size	mach/mt6795/include/mach/mt_smi.h	/^    int sensor_size[2];$/;"	m	struct:__anon169
sensor_temperature	mach/mt6795/mt_devs.c	/^struct platform_device sensor_temperature = {$/;"	v	typeref:struct:platform_device
sent_cnt	eemcs/lte_dev_test_at.h	/^	kal_uint32 sent_cnt;$/;"	m	struct:_athif_local_tgpd_rslt
seq	aee/aed/aed.h	/^		unsigned int seq;	\/* sequence number for error checking *\/$/;"	m	union:__anon427::__anon428
seqNum	mach/mt6795/include/mach/kdump_sdhc.h	/^    BYTE    seqNum;              \/\/ sequence number$/;"	m	struct:__anon177
seq_num	eccci/ccci_core.h	/^	u16 seq_num:15;$/;"	m	struct:ccci_header
seq_nums	eccci/ccci_core.h	/^	short seq_nums[2][CCCI_MAX_CH_NUM];$/;"	m	struct:ccci_modem
seqno	eemcs/eccmni.h	/^    }                 seqno; $/;"	m	struct:__anon339	typeref:struct:__anon339::__anon340
serial_number	mach/mt6795/mt_devs.c	/^static char serial_number[SERIALNO_LEN];$/;"	v	file:
session_param	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^        m4u_session_param_t session_param;$/;"	m	union:__anon254::__anon255
set	mach/mt6795/include/mach/mt_gpio_base.h	/^    unsigned short set;$/;"	m	struct:__anon128
set	mach/mt6795/include/mach/mt_gpio_ext.h	/^    unsigned short set;$/;"	m	struct:__anon74
set	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    unsigned short set;$/;"	m	struct:__anon130
set	mach/mt6795/mt_cpufreq.c	/^	} set[NR_PMIC_WRAP_PHASE];$/;"	m	struct:pmic_wrap_setting	typeref:struct:pmic_wrap_setting::__anon36	file:
set	mach/mt6795/mt_cpufreq_64.c	/^	} set[NR_PMIC_WRAP_PHASE];$/;"	m	struct:pmic_wrap_setting	typeref:struct:pmic_wrap_setting::__anon54	file:
set	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned int set[32], clear[32];$/;"	m	struct:set_and_clear_regs	file:
set	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int set[32], clear[32];$/;"	m	struct:set_and_clear_regs	file:
set	mach/mt6795/mt_dormant.c	/^    volatile unsigned int set[32], clear[32];$/;"	m	struct:set_and_clear_regs	file:
set_VFBB	mach/mt6795/mt_ptp2.c	/^void set_VFBB(void)$/;"	f
set_abnormal_status	eemcs/lte_hif_sdio.h	/^    set_abnormal_status,$/;"	e	enum:_ATHIF_TEST_SET_ITEM
set_ada_ssusb_xtal_ck	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(set_ada_ssusb_xtal_ck);$/;"	v
set_ada_ssusb_xtal_ck	mach/mt6795/mt_clkmgr.c	/^void set_ada_ssusb_xtal_ck(int en)$/;"	f
set_ada_ssusb_xtal_ck	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(set_ada_ssusb_xtal_ck);$/;"	v
set_ada_ssusb_xtal_ck	mach/mt6795/mt_clkmgr_64.c	/^void set_ada_ssusb_xtal_ck(int en)$/;"	f
set_addr	mach/mt6795/mt_clkmgr.c	/^    void __iomem *set_addr;$/;"	m	struct:cg_grp	file:
set_addr	mach/mt6795/mt_clkmgr_64.c	/^    void __iomem *set_addr;$/;"	m	struct:cg_grp	file:
set_all	eemcs/lte_hif_sdio.h	/^    set_all = 0xFF,$/;"	e	enum:_ATHIF_TEST_SET_ITEM
set_and_clear_regs	mach/mt6795/mt_cpuidle.c	/^struct set_and_clear_regs$/;"	s	file:
set_and_clear_regs	mach/mt6795/mt_cpuidle64.c	/^struct set_and_clear_regs$/;"	s	file:
set_and_clear_regs	mach/mt6795/mt_dormant.c	/^struct set_and_clear_regs$/;"	s	file:
set_ap_smem_remap	eccci/mt6795/ccci_platform.c	/^int set_ap_smem_remap(struct ccci_modem *md, phys_addr_t src, phys_addr_t des)$/;"	f
set_auto_flicker_mode	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 set_auto_flicker_mode(kal_bool enable, UINT16 framerate)$/;"	f	file:
set_bm_rw	mach/mt6795/include/mach/mt_mon.h	/^    void			(*set_bm_rw)(int type);$/;"	m	struct:mtk_monitor
set_bootup_timeout_value	eemcs/eemcs_boot.c	/^static int set_bootup_timeout_value(unsigned int val)$/;"	f	file:
set_cpumask	mach/mt6795/mt_mon.c	/^static inline void set_cpumask(unsigned int cpu, unsigned int index, volatile unsigned long *p)$/;"	f	file:
set_cpuxgpt_clk	mach/mt6795/mt_cpuxgpt.c	/^void set_cpuxgpt_clk(unsigned int div)$/;"	f
set_cpuxgpt_clk	mach/mt6795/mt_cpuxgpt_ca53.c	/^EXPORT_SYMBOL(set_cpuxgpt_clk);$/;"	v
set_cpuxgpt_clk	mach/mt6795/mt_cpuxgpt_ca53.c	/^void set_cpuxgpt_clk(unsigned int div)$/;"	f
set_cur_freq	mach/mt6795/mt_cpufreq.c	/^	void (*set_cur_freq)(struct mt_cpu_dvfs *p, unsigned int cur_khz, unsigned int target_khz); \/* set freq  *\/$/;"	m	struct:mt_cpu_dvfs_ops	file:
set_cur_freq	mach/mt6795/mt_cpufreq.c	/^static void set_cur_freq(struct mt_cpu_dvfs *p, unsigned int cur_khz, unsigned int target_khz)$/;"	f	file:
set_cur_freq	mach/mt6795/mt_cpufreq_64.c	/^	void (*set_cur_freq)(struct mt_cpu_dvfs *p, unsigned int cur_khz, unsigned int target_khz); $/;"	m	struct:mt_cpu_dvfs_ops	file:
set_cur_freq	mach/mt6795/mt_cpufreq_64.c	/^static void set_cur_freq(struct mt_cpu_dvfs *p, unsigned int cur_khz, unsigned int target_khz)$/;"	f	file:
set_cur_volt	mach/mt6795/mt_cpufreq.c	/^	int (*set_cur_volt)(struct mt_cpu_dvfs *p, unsigned int mv);             \/* set volt, return 0 (success), -1 (fail) *\/$/;"	m	struct:mt_cpu_dvfs_ops	file:
set_cur_volt	mach/mt6795/mt_cpufreq_64.c	/^	int (*set_cur_volt)(struct mt_cpu_dvfs *p, unsigned int volt);   $/;"	m	struct:mt_cpu_dvfs_ops	file:
set_cur_volt_big	mach/mt6795/mt_cpufreq.c	/^static int set_cur_volt_big(struct mt_cpu_dvfs *p, unsigned int mv) \/* mv: vproc *\/$/;"	f	file:
set_cur_volt_extbuck	mach/mt6795/mt_cpufreq_64.c	/^static int set_cur_volt_extbuck(struct mt_cpu_dvfs *p, unsigned int mv) $/;"	f	file:
set_cur_volt_little	mach/mt6795/mt_cpufreq.c	/^static int set_cur_volt_little(struct mt_cpu_dvfs *p, unsigned int mv) \/* mv: vproc *\/$/;"	f	file:
set_dummy	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static void set_dummy()$/;"	f	file:
set_exception_mode	eemcs/eemcs_expt.c	/^kal_bool set_exception_mode(EEMCS_EXCEPTION_STATE new_mode)$/;"	f
set_fifo_max	eemcs/lte_hif_sdio.h	/^    set_fifo_max,$/;"	e	enum:_ATHIF_TEST_SET_ITEM
set_gain	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint16 set_gain(kal_uint16 gain)$/;"	f	file:
set_int_indicator	eemcs/lte_hif_sdio.h	/^    set_int_indicator,$/;"	e	enum:_ATHIF_TEST_SET_ITEM
set_l2c	mach/mt6795/include/mach/mt_mon.h	/^    void 			(*set_l2c)(struct l2c_cfg *l_cfg);$/;"	m	struct:mtk_monitor
set_max_framerate	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static void set_max_framerate(UINT16 framerate,kal_bool min_framelength_en)$/;"	f	file:
set_max_framerate_by_scenario	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 set_max_framerate_by_scenario(MSDK_SCENARIO_ID_ENUM scenario_id, MUINT32 framerate)$/;"	f	file:
set_mb_stepctrl	eemcs/lte_dev_test.c	/^int set_mb_stepctrl(unsigned int step)$/;"	f
set_md_enable	dual_ccci/ccci_logical.c	/^void set_md_enable(int md_id, int en)$/;"	f
set_md_info	eemcs/eemcs_boot.c	/^KAL_INT32 set_md_info(char* str)$/;"	f
set_md_rom_rw_mem_remap	eccci/mt6795/ccci_platform.c	/^int set_md_rom_rw_mem_remap(struct ccci_modem *md, phys_addr_t src, phys_addr_t des, phys_addr_t invalid)$/;"	f
set_md_runtime	dual_ccci/ccci_md_main.c	/^static int set_md_runtime(int md_id, $/;"	f	file:
set_md_smem_remap	eccci/mt6795/ccci_platform.c	/^int set_md_smem_remap(struct ccci_modem *md, phys_addr_t src, phys_addr_t des, phys_addr_t invalid)$/;"	f
set_md_sys_max_num	dual_ccci/ccci_logical.c	/^void set_md_sys_max_num(unsigned int max_num)$/;"	f
set_meta_com	boot/mt6795/mt_boot.c	/^void set_meta_com(META_COM_TYPE type, unsigned int id)$/;"	f
set_mipi26m	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(set_mipi26m);$/;"	v
set_mipi26m	mach/mt6795/mt_clkmgr.c	/^void set_mipi26m(int en)$/;"	f
set_mipi26m	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(set_mipi26m);$/;"	v
set_mipi26m	mach/mt6795/mt_clkmgr_64.c	/^void set_mipi26m(int en)$/;"	f
set_mirror_flip	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static void set_mirror_flip(kal_uint8 image_mirror)$/;"	f	file:
set_modem_support_cap	ccci_util/ccci_util_lib_fo.c	/^int set_modem_support_cap(int md_id, int new_val)$/;"	f
set_next_event	mach/mt6795/ca53_timer.c	/^static inline void set_next_event(const int access, unsigned long evt)$/;"	f	file:
set_phase	mach/mt6795/mt_ptp.c	/^	void (*set_phase)(struct ptp_det *det, ptp_phase phase);$/;"	m	struct:ptp_det_ops	file:
set_phase	mach/mt6795/mt_ptp_64.c	/^	void (*set_phase)(struct ptp_det *det, ptp_phase phase);$/;"	m	struct:ptp_det_ops	file:
set_pmu	mach/mt6795/include/mach/mt_mon.h	/^    void 			(*set_pmu)(struct pmu_cfg *p_cfg);$/;"	m	struct:mtk_monitor
set_received_ulq_count	eemcs/lte_hif_sdio.h	/^    set_received_ulq_count,$/;"	e	enum:_ATHIF_TEST_SET_ITEM
set_seccfg_siu	masp/asf/core/sec_cfg_ver.c	/^void set_seccfg_siu (SECCFG_U *p_seccfg, uint32 val)$/;"	f
set_seccfg_status	masp/asf/core/sec_cfg_ver.c	/^void set_seccfg_status (SECCFG_U *p_seccfg, SECCFG_STATUS val)$/;"	f
set_seccfg_ver	masp/asf/core/sec_cfg_ver.c	/^void set_seccfg_ver (SECCFG_VER val)$/;"	f
set_shdr_cust_name	masp/asf/core/sec_hdr.c	/^void set_shdr_cust_name (SEC_IMG_HEADER_U* sec_hdr, uchar* name, uint32 len)$/;"	f
set_shdr_img_ver	masp/asf/core/sec_hdr.c	/^void set_shdr_img_ver (SEC_IMG_HEADER_U* sec_hdr, uint32 ver)$/;"	f
set_shdr_magic	masp/asf/core/sec_hdr.c	/^void set_shdr_magic (SEC_IMG_HEADER_U* sec_hdr, uint32 val)$/;"	f
set_shdr_sign_len	masp/asf/core/sec_hdr.c	/^void set_shdr_sign_len (SEC_IMG_HEADER_U* sec_hdr, uint32 val)$/;"	f
set_shdr_sign_offset	masp/asf/core/sec_hdr.c	/^void set_shdr_sign_offset (SEC_IMG_HEADER_U* sec_hdr, uint32 val)$/;"	f
set_shdr_ver	masp/asf/core/sec_hdr.c	/^void set_shdr_ver (SEC_IMG_HEADER_VER ver)$/;"	f
set_shutter	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static void set_shutter(kal_uint16 shutter)$/;"	f	file:
set_sim_type	eemcs/eemcs_sysmsg.c	/^int set_sim_type(int md_id, int data)$/;"	f
set_test_pattern_mode	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 set_test_pattern_mode(kal_bool enable)$/;"	f	file:
set_test_result	eemcs/lte_hif_sdio.h	/^    set_test_result,$/;"	e	enum:_ATHIF_TEST_SET_ITEM
set_testing_dlq_int	eemcs/lte_hif_sdio.h	/^    set_testing_dlq_int,$/;"	e	enum:_ATHIF_TEST_SET_ITEM
set_testing_dlq_pkt_fifo	eemcs/lte_hif_sdio.h	/^    set_testing_dlq_pkt_fifo,$/;"	e	enum:_ATHIF_TEST_SET_ITEM
set_testing_fifo_max	eemcs/lte_hif_sdio.h	/^    set_testing_fifo_max,$/;"	e	enum:_ATHIF_TEST_SET_ITEM
set_testing_ulq_count	eemcs/lte_hif_sdio.h	/^	set_testing_ulq_count = 0x0,$/;"	e	enum:_ATHIF_TEST_SET_ITEM
set_uart_default_settings	uart/mt6795/platform_uart.c	/^void set_uart_default_settings(int idx)$/;"	f
set_uart_evt_mask	uart/mt6795/platform_uart.c	/^void set_uart_evt_mask(int idx, int value)$/;"	f
set_uart_lsr_status	uart/mt6795/platform_uart.c	/^void set_uart_lsr_status(int idx, int value)$/;"	f
set_ul	masp/asf/core/alg_sha1.c	/^inline void set_ul (ulong n, uchar * b, ulong i)$/;"	f
set_video_mode	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 set_video_mode(UINT16 framerate)$/;"	f	file:
set_volt	mach/mt6795/mt_ptp.c	/^	int (*set_volt)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
set_volt	mach/mt6795/mt_ptp_64.c	/^	int (*set_volt)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
set_volt_cpu	mach/mt6795/mt_ptp.c	/^static int set_volt_cpu(struct ptp_det *det)$/;"	f	file:
set_volt_cpu	mach/mt6795/mt_ptp_64.c	/^static int set_volt_cpu(struct ptp_det *det)$/;"	f	file:
set_volt_gpu	mach/mt6795/mt_ptp.c	/^static int set_volt_gpu(struct ptp_det *det)$/;"	f	file:
set_volt_gpu	mach/mt6795/mt_ptp_64.c	/^static int set_volt_gpu(struct ptp_det *det)$/;"	f	file:
set_volt_lte	mach/mt6795/mt_ptp_64.c	/^static int set_volt_lte(struct ptp_det *det)$/;"	f	file:
set_volt_vcore	mach/mt6795/mt_ptp_64.c	/^static int set_volt_vcore(struct ptp_det *det)$/;"	f	file:
setting	eccci/ccci_core.h	/^	unsigned int setting;$/;"	m	struct:ccci_modem_cfg
setting_id	mach/mt6795/include/mach/mt_freqhopping.h	/^	unsigned int	setting_id;$/;"	m	struct:__anon86
setup_MD_eint	mach/mt6795/eint.c	/^static void setup_MD_eint(void)$/;"	f	file:
setup_clkevt	mach/mt6795/mt_gpt.c	/^static inline void setup_clkevt(void)$/;"	f	file:
setup_clkevt	mach/mt6795/mt_gpt_ca53.c	/^static inline void setup_clkevt(u32 freq)$/;"	f	file:
setup_clksrc	mach/mt6795/mt_gpt.c	/^static inline void setup_clksrc(void)$/;"	f	file:
setup_clksrc	mach/mt6795/mt_gpt_ca53.c	/^static inline void setup_clksrc(u32 freq)$/;"	f	file:
setup_gpt_dev_locked	mach/mt6795/mt_gpt.c	/^static void setup_gpt_dev_locked(struct gpt_device *dev, unsigned int mode,$/;"	f	file:
setup_gpt_dev_locked	mach/mt6795/mt_gpt_ca53.c	/^static void setup_gpt_dev_locked(struct gpt_device *dev, unsigned int mode, $/;"	f	file:
setup_level_trigger_env	mach/mt6795/eint.c	/^void setup_level_trigger_env(void)$/;"	f
setup_power_table	mach/mt6795/mt_cpufreq.c	/^	int (*setup_power_table)(struct mt_cpu_dvfs *p);$/;"	m	struct:mt_cpu_dvfs_ops	file:
setup_power_table	mach/mt6795/mt_cpufreq.c	/^static int setup_power_table(struct mt_cpu_dvfs *p)$/;"	f	file:
setup_power_table	mach/mt6795/mt_cpufreq_64.c	/^	int (*setup_power_table)(struct mt_cpu_dvfs *p);$/;"	m	struct:mt_cpu_dvfs_ops	file:
setup_power_table	mach/mt6795/mt_cpufreq_64.c	/^static int setup_power_table(struct mt_cpu_dvfs *p)$/;"	f	file:
setup_syscnt	mach/mt6795/mt_gpt.c	/^static void setup_syscnt(void)$/;"	f	file:
setup_syscnt	mach/mt6795/mt_gpt_ca53.c	/^static  void setup_syscnt(void) $/;"	f	file:
sfix	mach/mt6795/include/mach/dma.h	/^    int sfix;$/;"	m	struct:mt_gdma_conf
sgi_clr_pending	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned int sgi_clr_pending[4];           \/* 0xF10 *\/$/;"	m	struct:__anon263	file:
sgi_clr_pending	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int sgi_clr_pending[4];           \/* 0xF10 *\/$/;"	m	struct:__anon8	file:
sgi_clr_pending	mach/mt6795/mt_dormant.c	/^    volatile unsigned int sgi_clr_pending[4];           \/* 0xF10 *\/$/;"	m	struct:__anon279	file:
sgi_set_pending	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned int sgi_set_pending[4];           \/* 0xF20 *\/$/;"	m	struct:__anon263	file:
sgi_set_pending	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int sgi_set_pending[4];           \/* 0xF20 *\/$/;"	m	struct:__anon8	file:
sgi_set_pending	mach/mt6795/mt_dormant.c	/^    volatile unsigned int sgi_set_pending[4];           \/* 0xF20 *\/$/;"	m	struct:__anon279	file:
sha1	masp/asf/core/alg_sha1.c	/^void sha1( const uchar *input, int ilen, uchar output[20] )$/;"	f
sha1_ctx	masp/asf/asf_inc/alg_sha1.h	/^sha1_ctx;$/;"	t	typeref:struct:__anon505
sha1sum	masp/asf/core/alg_sha1.c	/^uchar sha1sum[HASH_LEN];$/;"	v
share_buf	mach/mt6795/include/mach/md32_ipi.h	/^    unsigned char share_buf[SHARE_BUF_SIZE - 16];$/;"	m	struct:share_obj
share_obj	mach/mt6795/include/mach/md32_ipi.h	/^struct share_obj {$/;"	s
shared_mem	dual_ccci/ccci_tty.c	/^    shared_mem_tty_t        *shared_mem;$/;"	m	struct:__anon356	file:
shared_mem	dual_ccci/ccmni_net.c	/^    shared_mem_tty_t    *shared_mem;$/;"	m	struct:__anon353	file:
shared_mem	dual_ccci/ccmni_v2_net.c	/^    shared_mem_ccmni_t    *shared_mem;$/;"	m	struct:__anon355	file:
shared_mem_ccmni_t	dual_ccci/include/ccmni_net.h	/^} shared_mem_ccmni_t;$/;"	t	typeref:struct:__anon412
shared_mem_phys_addr	dual_ccci/ccmni_net.c	/^    int                    shared_mem_phys_addr;$/;"	m	struct:__anon353	file:
shared_mem_phys_addr	dual_ccci/ccmni_v2_net.c	/^    int                    shared_mem_phys_addr;$/;"	m	struct:__anon355	file:
shared_mem_pmic_t	dual_ccci/include/ccci_pmic.h	/^} shared_mem_pmic_t;$/;"	t	typeref:struct:__anon381
shared_mem_tty_t	dual_ccci/include/ccci_tty.h	/^} shared_mem_tty_t;$/;"	t	typeref:struct:__anon358
shdr_cust_name	masp/asf/core/sec_hdr.c	/^uchar* shdr_cust_name (SEC_IMG_HEADER_U* sec_hdr)$/;"	f
shdr_cust_name_len	masp/asf/core/sec_hdr.c	/^uint32 shdr_cust_name_len (SEC_IMG_HEADER_U* sec_hdr)$/;"	f
shdr_img_len	masp/asf/core/sec_hdr.c	/^uint32 shdr_img_len (SEC_IMG_HEADER_U* sec_hdr)$/;"	f
shdr_img_offset	masp/asf/core/sec_hdr.c	/^uint32 shdr_img_offset (SEC_IMG_HEADER_U* sec_hdr)$/;"	f
shdr_img_ver	masp/asf/core/sec_hdr.c	/^uint32 shdr_img_ver (SEC_IMG_HEADER_U* sec_hdr)$/;"	f
shdr_magic	masp/asf/core/sec_hdr.c	/^uint32 shdr_magic (SEC_IMG_HEADER_U* sec_hdr)$/;"	f
shdr_sig_len	masp/asf/core/sec_hdr.c	/^uint32 shdr_sig_len (SEC_IMG_HEADER_U* sec_hdr)$/;"	f
shdr_sig_offset	masp/asf/core/sec_hdr.c	/^uint32 shdr_sig_offset (SEC_IMG_HEADER_U* sec_hdr)$/;"	f
shdr_sign_len	masp/asf/core/sec_hdr.c	/^uint32 shdr_sign_len (SEC_IMG_HEADER_U* sec_hdr)$/;"	f
shdr_sign_offset	masp/asf/core/sec_hdr.c	/^uint32 shdr_sign_offset (SEC_IMG_HEADER_U* sec_hdr)$/;"	f
show	ccci_util/ccci_util_lib_sys.c	/^	ssize_t (*show)(char *buf);$/;"	m	struct:ccci_attribute	file:
show	dual_ccci/ccci_mk_node.c	/^    ssize_t (*show)(char *buf);$/;"	m	struct:ccci_attribute	file:
show	eccci/ccci_core.h	/^	ssize_t (*show)(struct ccci_modem *md, char *buf);$/;"	m	struct:ccci_md_attribute
show	mach/mt6795/mt_devs.c	/^    ssize_t (*show)(char *buf);$/;"	m	struct:sysinfo_attribute	file:
show	uart/uart.c	/^    ssize_t (*show)(struct kobject *kobj, char *page);$/;"	m	struct:mtuart_entry	file:
show_attr_md1_postfix	dual_ccci/ccci_mk_node.c	/^ssize_t show_attr_md1_postfix(char *buf)$/;"	f
show_attr_md2_postfix	dual_ccci/ccci_mk_node.c	/^ssize_t show_attr_md2_postfix(char *buf)$/;"	f
show_attr_version	dual_ccci/ccci_mk_node.c	/^ssize_t show_attr_version(char *buf)$/;"	f
show_dl_content	eemcs/lte_dev_test_lib.h	/^    bool    show_dl_content;$/;"	m	struct:_attest_option
show_state_filter_local	aee/aed/monitor_hang.c	/^void show_state_filter_local(unsigned long state_filter)$/;"	f
shutter	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint32 shutter;                \/\/current shutter$/;"	m	struct:imgsensor_struct
si_reset_mhl	mach/mt6795/hiau_ml/hdmi/hdmi_cust.c	/^void si_reset_mhl(int level)$/;"	f
si_reset_mhl	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.c	/^void si_reset_mhl(int level)$/;"	f
si_wakeup_mhl	mach/mt6795/hiau_ml/hdmi/hdmi_cust.c	/^int si_wakeup_mhl(void)$/;"	f
si_wakeup_mhl	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.c	/^int si_wakeup_mhl(void)$/;"	f
siblings	mach/mt6795/mt_clkmgr.c	/^    struct clkmux *siblings;$/;"	m	struct:clkmux	typeref:struct:clkmux::clkmux	file:
siblings	mach/mt6795/mt_clkmgr_64.c	/^    struct clkmux *siblings;$/;"	m	struct:clkmux	typeref:struct:clkmux::clkmux	file:
sid	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    int sid;$/;"	m	struct:__anon247
sig	aee/aed/dram_console.c	/^	uint32_t sig;$/;"	m	struct:dram_console_buffer	file:
sig0	mach/mt6795/include/mach/mt_spm.h	/^	u32 sig0;		\/* signal 0: config or status *\/$/;"	m	struct:twam_sig
sig0	mach/mt6795/include/mach/mt_spm_cpu.h	/^	u32 sig0;		\/* signal 0: config or status *\/$/;"	m	struct:twam_sig
sig1	mach/mt6795/include/mach/mt_spm.h	/^	u32 sig1;		\/* signal 1: config or status *\/$/;"	m	struct:twam_sig
sig1	mach/mt6795/include/mach/mt_spm_cpu.h	/^	u32 sig1;		\/* signal 1: config or status *\/$/;"	m	struct:twam_sig
sig2	mach/mt6795/include/mach/mt_spm.h	/^	u32 sig2;		\/* signal 2: config or status *\/$/;"	m	struct:twam_sig
sig2	mach/mt6795/include/mach/mt_spm_cpu.h	/^	u32 sig2;		\/* signal 2: config or status *\/$/;"	m	struct:twam_sig
sig3	mach/mt6795/include/mach/mt_spm.h	/^	u32 sig3;		\/* signal 3: config or status *\/$/;"	m	struct:twam_sig
sig3	mach/mt6795/include/mach/mt_spm_cpu.h	/^	u32 sig3;		\/* signal 3: config or status *\/$/;"	m	struct:twam_sig
sig_head	mach/mt6795/include/mach/env.h	/^	char sig_head[8]; $/;"	m	struct:env_struct
sig_tail	mach/mt6795/include/mach/env.h	/^	char sig_tail[8];  $/;"	m	struct:env_struct
sig_type	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned char sig_type;$/;"	m	struct:_SEC_EXTENSTION_CRYPTO
sig_type	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int sig_type;  \/* sig type *\/$/;"	m	struct:_SEC_EXTENSTION_HASH_SIG
sign_length	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int sign_length;$/;"	m	struct:_SEC_IMG_HEADER_V1
sign_length	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int sign_length;$/;"	m	struct:_SEC_IMG_HEADER_V2
sign_offset	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int sign_offset;$/;"	m	struct:_SEC_IMG_HEADER_V1
sign_offset	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int sign_offset;$/;"	m	struct:_SEC_IMG_HEADER_V2
signature	eemcs/lte_dev_test.h	/^	kal_uint8 	signature[2];$/;"	m	struct:_athif_cmd
signature	eemcs/lte_dev_test.h	/^	kal_uint8 	signature[2];$/;"	m	struct:_athif_status
signature	eemcs/lte_dev_test.h	/^    char signature[2];$/;"	m	struct:_athif_init_cmd
signature_check_v2	ccci_util/ccci_util_lib_load_img.c	/^static int signature_check_v2(int md_id, char* file_path, unsigned int *sec_tail_length)$/;"	f	file:
signature_check_v2	eemcs/eemcs_boot.c	/^static int signature_check_v2(int md_id, char* file_path, unsigned int *sec_tail_length)$/;"	f	file:
signature_hash	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned char               signature_hash [HASH_SIG_LEN];$/;"	m	struct:__anon520
signature_length	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int signature_length;  $/;"	m	struct:_SEC_IMG_HEADER_V4
signature_length	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int signature_length;$/;"	m	struct:_SEC_IMG_HEADER_V1
signature_length	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int signature_length;$/;"	m	struct:_SEC_IMG_HEADER_V2
signature_offset	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int signature_offset;$/;"	m	struct:_SEC_IMG_HEADER_V1
signature_offset	masp/asf/asf_inc/sec_sign_header.h	/^    unsigned int signature_offset;$/;"	m	struct:_SEC_IMG_HEADER_V2
sim_ctrl	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    sim_ctrl[4];        \/*0x0E20 ~ 0x0E5F: 	64 bytes*\/$/;"	m	struct:__anon129
sim_hot_plug_eint_queryErr	mach/mt6795/eint.c	/^}sim_hot_plug_eint_queryErr;$/;"	t	typeref:enum:__anon270	file:
sim_hot_plug_eint_queryType	mach/mt6795/eint.c	/^}sim_hot_plug_eint_queryType;$/;"	t	typeref:enum:__anon269	file:
sim_mode	eccci/ccci_support.h	/^    int sim_mode;    $/;"	m	struct:ccci_setting
sim_type	eccci/ccci_core.h	/^	unsigned int sim_type;$/;"	m	struct:ccci_modem
sim_type	eemcs/eemcs_sysmsg.c	/^int sim_type = 0xEEEEEEEE;	\/\/sim_type(MCC\/MNC) send by MD wouldn't be 0xEEEEEEEE$/;"	v
siu_status	masp/asf/asf_inc/sec_cfg_v1.h	/^    SIU_STATUS                  siu_status; $/;"	m	struct:__anon521
siu_status	masp/asf/asf_inc/sec_cfg_v3.h	/^    SIU_STATUS                  siu_status; $/;"	m	struct:__anon517
size	aee/aed/aed-main.c	/^	ssize_t size;$/;"	m	struct:current_ke_buffer	file:
size	aee/aed/aed.h	/^	__u32 size;$/;"	m	struct:aee_ioctl
size	aee/aed/dram_console.c	/^	uint32_t size;$/;"	m	struct:dram_console_buffer	file:
size	aee/ipanic/ipanic.h	/^	int size;$/;"	m	struct:ipanic_dt_op
size	aee/ipanic/ipanic.h	/^	u32 size;		\/* ipanic_header size *\/$/;"	m	struct:ipanic_header
size	boot/mt6795/mt_boot.c	/^	u32 size;$/;"	m	struct:boot_tag_meta_com	file:
size	boot/mt_boot_common.c	/^	u32 size;$/;"	m	struct:tag_bootmode	file:
size	ccci_util/ccci_private_log.c	/^	unsigned int size;$/;"	m	struct:ccci_ring_buffer	file:
size	conn_md/include/conn_md_dump.h	/^	uint32 size;$/;"	m	struct:_CONN_MD_DMP_MSG_LOG_
size	dual_ccci/include/ccci_ipc.h	/^    uint32 size;$/;"	m	struct:__anon365
size	eemcs/eemcs_boot.h	/^	KAL_UINT32 size;	                \/* the size of this structure *\/$/;"	m	struct:__anon335
size	eemcs/eemcs_boot.h	/^    ssize_t			size;          \/* MD_Image size*\/$/;"	m	struct:image_info
size	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32 size;                    \/\/ File size$/;"	m	struct:EEMCS_FS_TEST_FILE_st	file:
size	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   size;$/;"	m	struct:__anon208
size	mach/mt6795/include/mach/kdump_sdhc.h	/^    DWORD   size;                \/\/ file size in bytes$/;"	m	struct:__anon176
size	mach/mt6795/include/mach/mt_ptp.h	/^	u32 size;$/;"	m	struct:devinfo_ptp_tag
size	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^    unsigned int size; \/\/structure size$/;"	m	struct:_CMB_STUB_CB_
size	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^	unsigned long size;$/;"	m	struct:__anon251
size	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    unsigned int size;$/;"	m	struct:__anon249
size	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^    uint32_t    size;       \/* IN *\/        $/;"	m	struct:__anon241
size	mach/mt6795/mt_cpufreq.c	/^	const int size;$/;"	m	struct:opp_tbl_info	file:
size	mach/mt6795/mt_cpufreq_64.c	/^	const int size;$/;"	m	struct:opp_tbl_info	file:
size	mach/mt6795/mt_devs.c	/^	u32 size;$/;"	m	struct:__anon10	file:
size	masp/mt6795/mach/hacc_mach.h	/^    U32 size;$/;"	m	struct:__anon471
skb	eccci/ccci_core.h	/^	struct sk_buff *skb;$/;"	m	struct:ccci_request	typeref:struct:ccci_request::sk_buff
skb_data_size	eccci/ccci_bm.h	21;"	d
skb_data_size	eccci/ccci_bm.h	24;"	d
skb_is_ack	eccci/port_net.c	/^static inline int skb_is_ack(struct sk_buff *skb)$/;"	f	file:
skb_list	eccci/ccci_bm.h	/^	struct sk_buff_head skb_list;$/;"	m	struct:ccci_skb_queue	typeref:struct:ccci_skb_queue::sk_buff_head
skb_list	eemcs/eemcs_expt.h	/^    struct sk_buff_head skb_list;$/;"	m	struct:EEMCS_EXCEPTION_RECORD_st	typeref:struct:EEMCS_EXCEPTION_RECORD_st::sk_buff_head
skb_pool_16	eccci/ccci_bm.c	/^struct ccci_skb_queue skb_pool_16;$/;"	v	typeref:struct:ccci_skb_queue
skb_pool_1_5K	eccci/ccci_bm.c	/^struct ccci_skb_queue skb_pool_1_5K;$/;"	v	typeref:struct:ccci_skb_queue
skb_pool_4K	eccci/ccci_bm.c	/^struct ccci_skb_queue skb_pool_4K;$/;"	v	typeref:struct:ccci_skb_queue
skb_size	eccci/ccci_bm.h	20;"	d
skb_size	eccci/ccci_bm.h	23;"	d
sleep_aee_rec_cpu_dormant	mach/mt6795/mt_cpuidle.c	/^phys_addr_t sleep_aee_rec_cpu_dormant;$/;"	v
sleep_aee_rec_cpu_dormant_va	mach/mt6795/mt_cpuidle.c	/^phys_addr_t sleep_aee_rec_cpu_dormant_va;$/;"	v
sleep_callback_func	eemcs/lte_hif_sdio.h	/^    MTLTE_HIF_TO_SYS_CALLBACK sleep_callback_func ;$/;"	m	struct:mtlte_hif_to_sys_callback
sleep_dur_ms	eemcs/lte_dev_test_at.h	/^	kal_uint32 sleep_dur_ms; \/\/0: random$/;"	m	struct:_athif_auto_sm_cfg
sleep_info	dual_ccci/include/ccci_md.h	/^    struct cores_sleep_info sleep_info;$/;"	m	struct:ccci_cores_exch_data	typeref:struct:ccci_cores_exch_data::cores_sleep_info
sleep_private_data	eemcs/lte_hif_sdio.h	/^	unsigned int sleep_private_data ;$/;"	m	struct:mtlte_hif_to_sys_callback
slidle_after_wfi	mach/mt6795/mt_idle.c	/^static void slidle_after_wfi(int cpu)$/;"	f	file:
slidle_after_wfi	mach/mt6795/mt_idle_64.c	/^static void slidle_after_wfi(int cpu)$/;"	f	file:
slidle_before_wfi	mach/mt6795/mt_idle.c	/^static void slidle_before_wfi(int cpu)$/;"	f	file:
slidle_before_wfi	mach/mt6795/mt_idle_64.c	/^static void slidle_before_wfi(int cpu)$/;"	f	file:
slidle_block_cnt	mach/mt6795/mt_idle.c	/^static unsigned long    slidle_block_cnt[NR_REASONS] = {0};$/;"	v	file:
slidle_block_cnt	mach/mt6795/mt_idle_64.c	/^static unsigned long    slidle_block_cnt[NR_REASONS] = {0};$/;"	v	file:
slidle_block_mask	mach/mt6795/mt_idle.c	/^static unsigned int     slidle_block_mask[NR_GRPS] = {0x0};$/;"	v	file:
slidle_block_mask	mach/mt6795/mt_idle_64.c	/^static unsigned int     slidle_block_mask[NR_GRPS] = {0x0};$/;"	v	file:
slidle_can_enter	mach/mt6795/mt_idle.c	/^static bool slidle_can_enter(void)$/;"	f	file:
slidle_can_enter	mach/mt6795/mt_idle_64.c	/^static bool slidle_can_enter(void)$/;"	f	file:
slidle_cnt	mach/mt6795/mt_idle.c	/^static unsigned long    slidle_cnt[NR_CPUS] = {0};$/;"	v	file:
slidle_cnt	mach/mt6795/mt_idle_64.c	/^static unsigned long    slidle_cnt[NR_CPUS] = {0};$/;"	v	file:
slidle_condition_mask	mach/mt6795/mt_idle.c	/^static unsigned int slidle_condition_mask[NR_GRPS] = {$/;"	v	file:
slidle_condition_mask	mach/mt6795/mt_idle_64.c	/^static unsigned int slidle_condition_mask[NR_GRPS] = {$/;"	v	file:
slidle_handler	mach/mt6795/mt_idle.c	/^static inline int slidle_handler(int cpu)$/;"	f	file:
slidle_handler	mach/mt6795/mt_idle_64.c	/^static inline int slidle_handler(int cpu)$/;"	f	file:
slidle_state	mach/mt6795/mt_idle.c	/^idle_attr(slidle_state);$/;"	v
slidle_state	mach/mt6795/mt_idle_64.c	/^idle_attr(slidle_state);$/;"	v
slidle_state_show	mach/mt6795/mt_idle.c	/^static ssize_t slidle_state_show(struct kobject *kobj,$/;"	f	file:
slidle_state_show	mach/mt6795/mt_idle_64.c	/^static ssize_t slidle_state_show(struct kobject *kobj,$/;"	f	file:
slidle_state_store	mach/mt6795/mt_idle.c	/^static ssize_t slidle_state_store(struct kobject *kobj,$/;"	f	file:
slidle_state_store	mach/mt6795/mt_idle_64.c	/^static ssize_t slidle_state_store(struct kobject *kobj,$/;"	f	file:
slim_video	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static kal_uint32 slim_video(MSDK_SENSOR_EXPOSURE_WINDOW_STRUCT *image_window,$/;"	f	file:
slim_video	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    imgsensor_mode_struct slim_video;    \/\/slim video for VT scenario relative information$/;"	m	struct:imgsensor_info_struct
slim_video_delay_frame	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  slim_video_delay_frame;    \/\/enter slim video delay frame num$/;"	m	struct:imgsensor_info_struct
slim_video_setting	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static void slim_video_setting()$/;"	f	file:
slot1_mode	eccci/ccci_support.h	/^    int slot1_mode; \/\/ 0:CDMA 1:GSM 2:WCDMA 3:TDCDMA$/;"	m	struct:ccci_setting
slot2_mode	eccci/ccci_support.h	/^    int slot2_mode; \/\/ 0:CDMA 1:GSM 2:WCDMA 3:TDCDMA$/;"	m	struct:ccci_setting
slp_alert	mach/mt6795/mt_sleep.c	55;"	d	file:
slp_alert	mach/mt6795/mt_sleep_64.c	62;"	d	file:
slp_auto_suspend_resume	mach/mt6795/mt_sleep.c	/^static bool slp_auto_suspend_resume = 0;$/;"	v	file:
slp_auto_suspend_resume	mach/mt6795/mt_sleep_64.c	/^static bool slp_auto_suspend_resume = 0;$/;"	v	file:
slp_auto_suspend_resume_cnt	mach/mt6795/mt_sleep.c	/^static u32 slp_auto_suspend_resume_cnt = 0;$/;"	v	file:
slp_auto_suspend_resume_cnt	mach/mt6795/mt_sleep_64.c	/^static u32 slp_auto_suspend_resume_cnt = 0;$/;"	v	file:
slp_auto_suspend_resume_hrtimer	mach/mt6795/mt_sleep.c	/^static struct hrtimer slp_auto_suspend_resume_hrtimer;$/;"	v	typeref:struct:hrtimer	file:
slp_auto_suspend_resume_hrtimer	mach/mt6795/mt_sleep_64.c	/^static struct hrtimer slp_auto_suspend_resume_hrtimer;$/;"	v	typeref:struct:hrtimer	file:
slp_auto_suspend_resume_thread	mach/mt6795/mt_sleep.c	/^struct task_struct *slp_auto_suspend_resume_thread = NULL;$/;"	v	typeref:struct:task_struct
slp_auto_suspend_resume_thread	mach/mt6795/mt_sleep_64.c	/^struct task_struct *slp_auto_suspend_resume_thread = NULL;$/;"	v	typeref:struct:task_struct
slp_auto_suspend_resume_thread_handler	mach/mt6795/mt_sleep.c	/^static int slp_auto_suspend_resume_thread_handler(void *unused)$/;"	f	file:
slp_auto_suspend_resume_thread_handler	mach/mt6795/mt_sleep_64.c	/^static int slp_auto_suspend_resume_thread_handler(void *unused)$/;"	f	file:
slp_auto_suspend_resume_timer_flag	mach/mt6795/mt_sleep.c	/^static int slp_auto_suspend_resume_timer_flag = 0;$/;"	v	file:
slp_auto_suspend_resume_timer_flag	mach/mt6795/mt_sleep_64.c	/^static int slp_auto_suspend_resume_timer_flag = 0;$/;"	v	file:
slp_auto_suspend_resume_timer_func	mach/mt6795/mt_sleep.c	/^static enum hrtimer_restart slp_auto_suspend_resume_timer_func(struct hrtimer *timer)$/;"	f	file:
slp_auto_suspend_resume_timer_func	mach/mt6795/mt_sleep_64.c	/^static enum hrtimer_restart slp_auto_suspend_resume_timer_func(struct hrtimer *timer)$/;"	f	file:
slp_check_mtcmos_pll	mach/mt6795/mt_sleep_64.c	/^static bool slp_check_mtcmos_pll = 1;$/;"	v	file:
slp_check_pm_mtcmos_pll	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(slp_check_pm_mtcmos_pll);$/;"	v
slp_check_pm_mtcmos_pll	mach/mt6795/mt_clkmgr_64.c	/^void slp_check_pm_mtcmos_pll(void)$/;"	f
slp_chk_golden	mach/mt6795/mt_sleep.c	/^static bool slp_chk_golden = 1;$/;"	v	file:
slp_chk_golden	mach/mt6795/mt_sleep_64.c	/^static bool slp_chk_golden = 1;$/;"	v	file:
slp_ck26m_on	mach/mt6795/mt_sleep.c	/^static bool slp_ck26m_on = 0;$/;"	v	file:
slp_ck26m_on	mach/mt6795/mt_sleep_64.c	/^static bool slp_ck26m_on = 0;$/;"	v	file:
slp_create_auto_suspend_resume_thread	mach/mt6795/mt_sleep.c	/^void slp_create_auto_suspend_resume_thread(void)$/;"	f
slp_create_auto_suspend_resume_thread	mach/mt6795/mt_sleep_64.c	/^void slp_create_auto_suspend_resume_thread(void)$/;"	f
slp_crit	mach/mt6795/mt_sleep.c	56;"	d	file:
slp_crit	mach/mt6795/mt_sleep_64.c	63;"	d	file:
slp_crit2	mach/mt6795/mt_sleep.c	63;"	d	file:
slp_crit2	mach/mt6795/mt_sleep_64.c	70;"	d	file:
slp_debug	mach/mt6795/mt_sleep.c	61;"	d	file:
slp_debug	mach/mt6795/mt_sleep_64.c	68;"	d	file:
slp_debug_mask	mach/mt6795/mt_sleep_64.c	/^static int slp_debug_mask;$/;"	v	file:
slp_dpd_en	mach/mt6795/mt_sleep.c	/^void slp_dpd_en(bool en)$/;"	f
slp_dpd_en	mach/mt6795/mt_sleep_64.c	/^void slp_dpd_en(bool en)$/;"	f
slp_dual_vcore	mach/mt6795/mt_sleep.c	/^static bool slp_dual_vcore = 0;$/;"	v	file:
slp_dual_vcore	mach/mt6795/mt_sleep_64.c	/^static bool slp_dual_vcore = 0;$/;"	v	file:
slp_dual_vcore_lte	mach/mt6795/mt_sleep.c	/^static bool slp_dual_vcore_lte = 1;$/;"	v	file:
slp_dual_vcore_lte	mach/mt6795/mt_sleep_64.c	/^static bool slp_dual_vcore_lte = 1;$/;"	v	file:
slp_dual_vcore_ready	mach/mt6795/mt_sleep.c	/^static bool slp_dual_vcore_ready = MTK_DUAL_VCORE_SUSPEND;$/;"	v	file:
slp_dual_vcore_ready	mach/mt6795/mt_sleep_64.c	/^static bool slp_dual_vcore_ready = MTK_DUAL_VCORE_SUSPEND;$/;"	v	file:
slp_dualvcore_en	mach/mt6795/mt_sleep.c	/^void slp_dualvcore_en(bool en)$/;"	f
slp_dualvcore_en	mach/mt6795/mt_sleep_64.c	/^void slp_dualvcore_en(bool en)$/;"	f
slp_dualvcore_pdn	mach/mt6795/mt_sleep.c	/^static void slp_dualvcore_pdn(u8 pdn)$/;"	f	file:
slp_dualvcore_ready	mach/mt6795/mt_sleep.c	/^bool slp_dualvcore_ready(void)$/;"	f
slp_dualvcore_ready	mach/mt6795/mt_sleep_64.c	/^bool slp_dualvcore_ready(void)$/;"	f
slp_dump_gpio	mach/mt6795/mt_sleep.c	/^static bool slp_dump_gpio = 0;$/;"	v	file:
slp_dump_gpio	mach/mt6795/mt_sleep_64.c	/^static bool slp_dump_gpio = 0;$/;"	v	file:
slp_dump_pm_regs	mach/mt6795/mt_sleep.c	/^static void slp_dump_pm_regs(void)$/;"	f	file:
slp_dump_pm_regs	mach/mt6795/mt_sleep_64.c	/^static void slp_dump_pm_regs(void)$/;"	f	file:
slp_dump_regs	mach/mt6795/mt_sleep.c	/^static bool slp_dump_regs = 1;$/;"	v	file:
slp_dump_regs	mach/mt6795/mt_sleep_64.c	/^static bool slp_dump_regs = 1;$/;"	v	file:
slp_emerg	mach/mt6795/mt_sleep.c	54;"	d	file:
slp_emerg	mach/mt6795/mt_sleep_64.c	61;"	d	file:
slp_error	mach/mt6795/mt_sleep.c	57;"	d	file:
slp_error	mach/mt6795/mt_sleep_64.c	64;"	d	file:
slp_get_dualvcore	mach/mt6795/mt_sleep.c	/^bool slp_get_dualvcore(void)$/;"	f
slp_get_dualvcore	mach/mt6795/mt_sleep_64.c	/^bool slp_get_dualvcore(void)$/;"	f
slp_get_wake_reason	mach/mt6795/mt_sleep.c	/^wake_reason_t slp_get_wake_reason(void)$/;"	f
slp_get_wake_reason	mach/mt6795/mt_sleep_64.c	/^wake_reason_t slp_get_wake_reason(void)$/;"	f
slp_info	mach/mt6795/mt_sleep.c	60;"	d	file:
slp_info	mach/mt6795/mt_sleep_64.c	67;"	d	file:
slp_module_init	mach/mt6795/mt_sleep.c	/^void slp_module_init(void)$/;"	f
slp_module_init	mach/mt6795/mt_sleep_64.c	/^void slp_module_init(void)$/;"	f
slp_notice	mach/mt6795/mt_sleep.c	59;"	d	file:
slp_notice	mach/mt6795/mt_sleep_64.c	66;"	d	file:
slp_pars_dpd	mach/mt6795/mt_sleep.c	/^static bool slp_pars_dpd = 1;$/;"	v	file:
slp_pars_dpd	mach/mt6795/mt_sleep_64.c	/^static bool slp_pars_dpd = 1;$/;"	v	file:
slp_pasr_en	mach/mt6795/mt_sleep.c	/^void slp_pasr_en(bool en, u32 value)$/;"	f
slp_pasr_en	mach/mt6795/mt_sleep_64.c	/^void slp_pasr_en(bool en, u32 value)$/;"	f
slp_read	mach/mt6795/mt_sleep.c	51;"	d	file:
slp_read	mach/mt6795/mt_sleep_64.c	58;"	d	file:
slp_set_auto_suspend_wakelock	mach/mt6795/mt_sleep.c	/^void slp_set_auto_suspend_wakelock(bool lock)$/;"	f
slp_set_auto_suspend_wakelock	mach/mt6795/mt_sleep_64.c	/^void slp_set_auto_suspend_wakelock(bool lock)$/;"	f
slp_set_wakesrc	mach/mt6795/mt_sleep.c	/^int slp_set_wakesrc(u32 wakesrc, bool enable, bool ck26m_on)$/;"	f
slp_set_wakesrc	mach/mt6795/mt_sleep_64.c	/^int slp_set_wakesrc(u32 wakesrc, bool enable, bool ck26m_on)$/;"	f
slp_spm_SODI_flags	mach/mt6795/mt_idle.c	/^static u32 slp_spm_SODI_flags = {$/;"	v	file:
slp_spm_SODI_flags	mach/mt6795/mt_idle_64.c	/^static u32 slp_spm_SODI_flags = {$/;"	v	file:
slp_spm_data	mach/mt6795/mt_sleep.c	/^static u32 slp_spm_data = 0;$/;"	v	file:
slp_spm_data	mach/mt6795/mt_sleep_64.c	/^static u32 slp_spm_data = 0;$/;"	v	file:
slp_spm_deepidle_flags	mach/mt6795/mt_idle.c	/^static u32 slp_spm_deepidle_flags = {$/;"	v	file:
slp_spm_deepidle_flags	mach/mt6795/mt_idle_64.c	/^static u32 slp_spm_deepidle_flags = {$/;"	v	file:
slp_spm_deepidle_flags	mach/mt6795/mt_sleep.c	/^static u32 slp_spm_deepidle_flags = {$/;"	v	file:
slp_spm_deepidle_flags	mach/mt6795/mt_sleep_64.c	/^static u32 slp_spm_deepidle_flags = {$/;"	v	file:
slp_spm_flags	mach/mt6795/mt_sleep.c	/^static u32 slp_spm_flags = {$/;"	v	file:
slp_spm_flags	mach/mt6795/mt_sleep_64.c	/^static u32 slp_spm_flags = {$/;"	v	file:
slp_start_auto_suspend_resume_timer	mach/mt6795/mt_sleep.c	/^void slp_start_auto_suspend_resume_timer(u32 sec)$/;"	f
slp_start_auto_suspend_resume_timer	mach/mt6795/mt_sleep_64.c	/^void slp_start_auto_suspend_resume_timer(u32 sec)$/;"	f
slp_suspend_ops	mach/mt6795/mt_sleep.c	/^static struct platform_suspend_ops slp_suspend_ops = {$/;"	v	typeref:struct:platform_suspend_ops	file:
slp_suspend_ops	mach/mt6795/mt_sleep_64.c	/^static struct platform_suspend_ops slp_suspend_ops = {$/;"	v	typeref:struct:platform_suspend_ops	file:
slp_suspend_ops_begin	mach/mt6795/mt_sleep.c	/^static int slp_suspend_ops_begin(suspend_state_t state)$/;"	f	file:
slp_suspend_ops_begin	mach/mt6795/mt_sleep_64.c	/^static int slp_suspend_ops_begin(suspend_state_t state)$/;"	f	file:
slp_suspend_ops_end	mach/mt6795/mt_sleep.c	/^static void slp_suspend_ops_end(void)$/;"	f	file:
slp_suspend_ops_end	mach/mt6795/mt_sleep_64.c	/^static void slp_suspend_ops_end(void)$/;"	f	file:
slp_suspend_ops_enter	mach/mt6795/mt_sleep.c	/^static int slp_suspend_ops_enter(suspend_state_t state)$/;"	f	file:
slp_suspend_ops_enter	mach/mt6795/mt_sleep_64.c	/^static int slp_suspend_ops_enter(suspend_state_t state)$/;"	f	file:
slp_suspend_ops_finish	mach/mt6795/mt_sleep.c	/^static void slp_suspend_ops_finish(void)$/;"	f	file:
slp_suspend_ops_finish	mach/mt6795/mt_sleep_64.c	/^static void slp_suspend_ops_finish(void)$/;"	f	file:
slp_suspend_ops_prepare	mach/mt6795/mt_sleep.c	/^static int slp_suspend_ops_prepare(void)$/;"	f	file:
slp_suspend_ops_prepare	mach/mt6795/mt_sleep_64.c	/^static int slp_suspend_ops_prepare(void)$/;"	f	file:
slp_suspend_ops_prepare_late	mach/mt6795/mt_sleep.c	/^static int slp_suspend_ops_prepare_late(void)$/;"	f	file:
slp_suspend_ops_prepare_late	mach/mt6795/mt_sleep_64.c	/^static int slp_suspend_ops_prepare_late(void)$/;"	f	file:
slp_suspend_ops_valid	mach/mt6795/mt_sleep.c	/^static int slp_suspend_ops_valid(suspend_state_t state)$/;"	f	file:
slp_suspend_ops_valid	mach/mt6795/mt_sleep_64.c	/^static int slp_suspend_ops_valid(suspend_state_t state)$/;"	f	file:
slp_suspend_ops_wake	mach/mt6795/mt_sleep.c	/^static void slp_suspend_ops_wake(void)$/;"	f	file:
slp_suspend_ops_wake	mach/mt6795/mt_sleep_64.c	/^static void slp_suspend_ops_wake(void)$/;"	f	file:
slp_time	mach/mt6795/mt_sleep.c	/^static u32 slp_time = 30;$/;"	v	file:
slp_time	mach/mt6795/mt_sleep_64.c	/^static u32 slp_time = 30;$/;"	v	file:
slp_wake_reason	mach/mt6795/mt_sleep.c	/^static wake_reason_t slp_wake_reason = WR_NONE;$/;"	v	file:
slp_wake_reason	mach/mt6795/mt_sleep_64.c	/^static wake_reason_t slp_wake_reason = WR_NONE;$/;"	v	file:
slp_warning	mach/mt6795/mt_sleep.c	58;"	d	file:
slp_warning	mach/mt6795/mt_sleep_64.c	65;"	d	file:
slp_will_infra_pdn	mach/mt6795/mt_sleep.c	/^bool slp_will_infra_pdn(void)$/;"	f
slp_will_infra_pdn	mach/mt6795/mt_sleep_64.c	/^bool slp_will_infra_pdn(void)$/;"	f
slp_write	mach/mt6795/mt_sleep.c	52;"	d	file:
slp_write	mach/mt6795/mt_sleep_64.c	59;"	d	file:
smallcpu_fops	mach/mt6795/mt_pm_init.c	/^static const struct file_operations smallcpu_fops = {$/;"	v	typeref:struct:file_operations	file:
smallcpu_speed_dump_read	mach/mt6795/mt_pm_init.c	/^static int smallcpu_speed_dump_read(struct seq_file *m, void *v)$/;"	f	file:
smem_alloc_t	dual_ccci/include/ccci_common.h	/^}smem_alloc_t;$/;"	t	typeref:struct:_smem_alloc
smem_layout	eccci/ccci_core.h	/^	struct ccci_smem_layout smem_layout;$/;"	m	struct:ccci_modem	typeref:struct:ccci_modem::ccci_smem_layout
smem_offset_AP_to_MD	eccci/ccci_core.h	/^	unsigned int	smem_offset_AP_to_MD; $/;"	m	struct:ccci_mem_layout
smem_region_phy	dual_ccci/include/ccci_common.h	/^    unsigned int        smem_region_phy;$/;"	m	struct:_ccci_mem_layout
smem_region_phy	eccci/ccci_core.h	/^	phys_addr_t		smem_region_phy;$/;"	m	struct:ccci_mem_layout
smem_region_phy_before_map	dual_ccci/include/ccci_common.h	/^    unsigned int        smem_region_phy_before_map;$/;"	m	struct:_ccci_mem_layout
smem_region_size	dual_ccci/include/ccci_common.h	/^    unsigned int        smem_region_size;$/;"	m	struct:_ccci_mem_layout
smem_region_size	eccci/ccci_core.h	/^	unsigned int	smem_region_size;$/;"	m	struct:ccci_mem_layout
smem_region_vir	dual_ccci/include/ccci_common.h	/^    unsigned int        smem_region_vir;$/;"	m	struct:_ccci_mem_layout
smem_region_vir	eccci/ccci_core.h	/^	void __iomem*	smem_region_vir;$/;"	m	struct:ccci_mem_layout
smem_table	dual_ccci/ccci_md_main.c	/^    smem_alloc_t        *smem_table;$/;"	m	struct:_md_ctl_block	file:
sml_aes_key	masp/asf/asf_inc/sec_key.h	/^    unsigned char                       sml_aes_key[32];$/;"	m	struct:__anon492
sml_aes_key	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       sml_aes_key[32]; \/* sml aes key *\/ $/;"	m	struct:__anon482
sml_auth_rsa_e	masp/asf/asf_inc/sec_key.h	/^    unsigned char                       sml_auth_rsa_e[5];$/;"	m	struct:__anon492
sml_auth_rsa_n	masp/asf/asf_inc/sec_key.h	/^    unsigned char                       sml_auth_rsa_n[256];$/;"	m	struct:__anon492
smp	mach/mt6795/mt_cpuidle.c	128;"	d	file:
smp	mach/mt6795/mt_cpuidle64.c	159;"	d	file:
smp_cross_call	mach/mt6795/include/mach/smp.h	/^static inline void smp_cross_call(const struct cpumask *mask)$/;"	f
smp_inner_dcache_flush_all	mach/mt6795/innercache.c	/^EXPORT_SYMBOL(smp_inner_dcache_flush_all);$/;"	v
smp_inner_dcache_flush_all	mach/mt6795/innercache.c	/^void smp_inner_dcache_flush_all(void)$/;"	f
smp_pmu_enable_event	mach/mt6795/pmu_v7.c	/^static void smp_pmu_enable_event(void)$/;"	f	file:
smp_pmu_read_counter	mach/mt6795/pmu_v7.c	/^static void smp_pmu_read_counter(void)$/;"	f	file:
smp_pmu_reset	mach/mt6795/pmu_v7.c	/^static void smp_pmu_reset(void)$/;"	f	file:
smp_pmu_start	mach/mt6795/pmu_v7.c	/^static void smp_pmu_start(void)$/;"	f	file:
smp_pmu_stop	mach/mt6795/pmu_v7.c	/^static void smp_pmu_stop(void)$/;"	f	file:
smt	mach/mt6795/include/mach/mt_gpio_base.h	/^    VAL_REGS    smt[3];        		\/*0x0930 ~ 0x095F: 	48 bytes*\/ $/;"	m	struct:__anon129
sn	mach/mt6795/mt_ptp.c	/^	int sn;$/;"	m	struct:devinfo	file:
sn	mach/mt6795/mt_ptp_64.c	/^	int sn;$/;"	m	struct:devinfo	file:
sn_attr	mach/mt6795/mt_devs.c	/^struct sysinfo_attribute sn_attr = {$/;"	v	typeref:struct:sysinfo_attribute
sn_attrs	mach/mt6795/mt_devs.c	/^static struct attribute *sn_attrs[] = {$/;"	v	typeref:struct:attribute	file:
sn_kobj	mach/mt6795/mt_devs.c	/^static struct kobject sn_kobj;$/;"	v	typeref:struct:kobject	file:
sn_ktype	mach/mt6795/mt_devs.c	/^static struct kobj_type sn_ktype = {$/;"	v	typeref:struct:kobj_type	file:
sn_show	mach/mt6795/mt_devs.c	/^static ssize_t sn_show(char *buf){$/;"	f	file:
sn_sysfs_ops	mach/mt6795/mt_devs.c	/^static struct sysfs_ops sn_sysfs_ops = {$/;"	v	typeref:struct:sysfs_ops	file:
snapshot	mach/mt6795/mt_golden_setting.c	/^struct snapshot {$/;"	s	file:
snapshot_golden_setting	mach/mt6795/mt_golden_setting.c	/^EXPORT_SYMBOL(snapshot_golden_setting);$/;"	v
snapshot_golden_setting	mach/mt6795/mt_golden_setting.c	/^int snapshot_golden_setting(const char *func, const unsigned int line)$/;"	f
snapshot_head	mach/mt6795/mt_golden_setting.c	/^	unsigned int snapshot_head;$/;"	m	struct:golden	file:
snapshot_tail	mach/mt6795/mt_golden_setting.c	/^	unsigned int snapshot_tail;$/;"	m	struct:golden	file:
soc_det_ops	mach/mt6795/mt_ptp_64.c	/^static struct ptp_det_ops soc_det_ops = {$/;"	v	typeref:struct:ptp_det_ops	file:
socket_type	mach/mt6795/eint.c	/^  int   socket_type;$/;"	m	struct:__anon273	file:
sof_cnt	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int           sof_cnt;         $/;"	m	struct:__anon209
sof_count	mach/mt6795/camera_isp.c	/^static volatile MUINT32 sof_count[_ChannelMax] = {0, 0, 0, 0};$/;"	v	file:
sof_pass1done	mach/mt6795/camera_isp.c	/^static volatile int sof_pass1done[2] = {0, 0};$/;"	v	file:
softisr_called	mach/mt6795/eint.c	/^    unsigned int softisr_called[EINT_MAX_CHANNEL];$/;"	m	struct:__anon271	file:
software_interrupt	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned int software_interrupt;           \/* 0xF00 *\/$/;"	m	struct:__anon263	file:
software_interrupt	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int software_interrupt;           \/* 0xF00 *\/$/;"	m	struct:__anon8	file:
software_interrupt	mach/mt6795/mt_dormant.c	/^    volatile unsigned int software_interrupt;           \/* 0xF00 *\/$/;"	m	struct:__anon279	file:
soidle_after_wfi	mach/mt6795/mt_idle.c	/^void soidle_after_wfi(int cpu)$/;"	f
soidle_after_wfi	mach/mt6795/mt_idle_64.c	/^void soidle_after_wfi(int cpu)$/;"	f
soidle_before_wfi	mach/mt6795/mt_idle.c	/^void soidle_before_wfi(int cpu)$/;"	f
soidle_before_wfi	mach/mt6795/mt_idle_64.c	/^void soidle_before_wfi(int cpu)$/;"	f
soidle_block_cnt	mach/mt6795/mt_idle.c	/^static unsigned long    soidle_block_cnt[NR_CPUS][NR_REASONS] = {{0}};$/;"	v	file:
soidle_block_cnt	mach/mt6795/mt_idle_64.c	/^static unsigned long    soidle_block_cnt[NR_CPUS][NR_REASONS] = {{0}};$/;"	v	file:
soidle_block_mask	mach/mt6795/mt_idle.c	/^static unsigned int     soidle_block_mask[NR_GRPS] = {0x0};$/;"	v	file:
soidle_block_mask	mach/mt6795/mt_idle_64.c	/^static unsigned int     soidle_block_mask[NR_GRPS] = {0x0};$/;"	v	file:
soidle_can_enter	mach/mt6795/mt_idle.c	/^bool soidle_can_enter(int cpu)$/;"	f
soidle_can_enter	mach/mt6795/mt_idle_64.c	/^bool soidle_can_enter(int cpu)$/;"	f
soidle_cnt	mach/mt6795/mt_idle.c	/^static unsigned long    soidle_cnt[NR_CPUS] = {0};$/;"	v	file:
soidle_cnt	mach/mt6795/mt_idle_64.c	/^static unsigned long    soidle_cnt[NR_CPUS] = {0};$/;"	v	file:
soidle_condition_mask	mach/mt6795/mt_idle.c	/^static unsigned int soidle_condition_mask[NR_GRPS] = {$/;"	v	file:
soidle_condition_mask	mach/mt6795/mt_idle_64.c	/^static unsigned int soidle_condition_mask[NR_GRPS] = {$/;"	v	file:
soidle_handler	mach/mt6795/mt_idle.c	/^static inline int soidle_handler(int cpu)$/;"	f	file:
soidle_handler	mach/mt6795/mt_idle_64.c	/^static inline int soidle_handler(int cpu)$/;"	f	file:
soidle_state	mach/mt6795/mt_idle.c	/^idle_attr(soidle_state);$/;"	v
soidle_state	mach/mt6795/mt_idle_64.c	/^idle_attr(soidle_state);$/;"	v
soidle_state_show	mach/mt6795/mt_idle.c	/^static ssize_t soidle_state_show(struct kobject *kobj,$/;"	f	file:
soidle_state_show	mach/mt6795/mt_idle_64.c	/^static ssize_t soidle_state_show(struct kobject *kobj,$/;"	f	file:
soidle_state_store	mach/mt6795/mt_idle.c	/^static ssize_t soidle_state_store(struct kobject *kobj,$/;"	f	file:
soidle_state_store	mach/mt6795/mt_idle_64.c	/^static ssize_t soidle_state_store(struct kobject *kobj,$/;"	f	file:
soidle_time_critera	mach/mt6795/mt_idle.c	/^static unsigned int     soidle_time_critera = 26000; \/\/FIXME: need fine tune$/;"	v	file:
soidle_time_critera	mach/mt6795/mt_idle_64.c	/^static unsigned int     soidle_time_critera = 26000; $/;"	v	file:
soidle_timer_cmp	mach/mt6795/mt_idle.c	/^static unsigned int     soidle_timer_cmp;$/;"	v	file:
soidle_timer_cmp	mach/mt6795/mt_idle_64.c	/^static unsigned int     soidle_timer_cmp;$/;"	v	file:
soidle_timer_left	mach/mt6795/mt_idle.c	/^static unsigned int     soidle_timer_left;$/;"	v	file:
soidle_timer_left	mach/mt6795/mt_idle_64.c	/^static unsigned int     soidle_timer_left;$/;"	v	file:
soidle_timer_left2	mach/mt6795/mt_idle.c	/^static unsigned int     soidle_timer_left2;$/;"	v	file:
soidle_timer_left2	mach/mt6795/mt_idle_64.c	/^static unsigned int     soidle_timer_left2;$/;"	v	file:
sp	aee/common/wdt-atf.c	/^    __u64    sp;$/;"	m	struct:atf_aee_regs	file:
sp	mach/mt6795/include/mach/mt_reg_dump.h	/^	unsigned int sp;$/;"	m	struct:mt_reg_dump
speed	mach/mt6795/include/mach/i2c.h	/^	u16 speed;	\/* bus speed in kHz *\/$/;"	m	struct:mt_i2c_data
speed_mode	mach/mt6795/include/mach/board.h	/^    unsigned int speed_mode; $/;"	m	struct:msdc_ett_settings
spinlock	dual_ccci/ccmni_net.c	/^    spinlock_t            spinlock;$/;"	m	struct:__anon353	file:
spinlock	dual_ccci/ccmni_v2_net.c	/^    spinlock_t            spinlock;$/;"	m	struct:__anon355	file:
spinlock	mach/mt6795/include/mach/md32_helper.h	/^    spinlock_t		  spinlock;$/;"	m	struct:__anon154
spm_attr_group	mach/mt6795/mt_clkbuf_ctl.c	/^static struct attribute_group spm_attr_group = {$/;"	v	typeref:struct:attribute_group	file:
spm_attr_group	mach/mt6795/mt_clkbuf_ctl_64.c	/^static struct attribute_group spm_attr_group = {$/;"	v	typeref:struct:attribute_group	file:
spm_clk_buf_ctrl	mach/mt6795/mt_clkbuf_ctl.c	/^static void spm_clk_buf_ctrl(CLK_BUF_SWCTRL_STATUS_T *status)$/;"	f	file:
spm_clk_buf_ctrl	mach/mt6795/mt_clkbuf_ctl_64.c	/^static void spm_clk_buf_ctrl(CLK_BUF_SWCTRL_STATUS_T *status)$/;"	f	file:
spm_cpu_base	mach/mt6795/mt_spm_mtcmos.c	/^void __iomem *spm_cpu_base;$/;"	v
spm_cpu_base	mach/mt6795/mt_spm_mtcmos_64.c	/^void __iomem *spm_cpu_base;$/;"	v
spm_cpu_mtcmos_ctrl_func	mach/mt6795/mt_spm_mtcmos.c	/^typedef int (*spm_cpu_mtcmos_ctrl_func)(int state, int chkWfiBeforePdn);$/;"	t	file:
spm_cpu_mtcmos_ctrl_func	mach/mt6795/mt_spm_mtcmos_64.c	/^typedef int (*spm_cpu_mtcmos_ctrl_func)(int state, int chkWfiBeforePdn);$/;"	t	file:
spm_cpu_mtcmos_ctrl_funcs	mach/mt6795/mt_spm_mtcmos.c	/^static spm_cpu_mtcmos_ctrl_func spm_cpu_mtcmos_ctrl_funcs[] =$/;"	v	file:
spm_cpu_mtcmos_ctrl_funcs	mach/mt6795/mt_spm_mtcmos_64.c	/^static spm_cpu_mtcmos_ctrl_func spm_cpu_mtcmos_ctrl_funcs[] =$/;"	v	file:
spm_cpusys0_can_power_down	mach/mt6795/mt_spm_mtcmos.c	/^bool spm_cpusys0_can_power_down(void)$/;"	f
spm_cpusys0_can_power_down	mach/mt6795/mt_spm_mtcmos_64.c	/^bool spm_cpusys0_can_power_down(void)$/;"	f
spm_cpusys1_can_power_down	mach/mt6795/mt_spm_mtcmos.c	/^bool spm_cpusys1_can_power_down(void)$/;"	f
spm_cpusys1_can_power_down	mach/mt6795/mt_spm_mtcmos_64.c	/^bool spm_cpusys1_can_power_down(void)$/;"	f
spm_ctrl_e3tcm	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	/^int spm_ctrl_e3tcm(int state)$/;"	f
spm_dpidle_after_wfi	mach/mt6795/mt_idle.c	/^void spm_dpidle_after_wfi(void)$/;"	f
spm_dpidle_after_wfi	mach/mt6795/mt_idle_64.c	/^void spm_dpidle_after_wfi(void)$/;"	f
spm_dpidle_before_wfi	mach/mt6795/mt_idle.c	/^void spm_dpidle_before_wfi(void)$/;"	f
spm_dpidle_before_wfi	mach/mt6795/mt_idle_64.c	/^void spm_dpidle_before_wfi(void)$/;"	f
spm_idle_dbg	mach/mt6795/include/mach/mt_spm_idle.h	18;"	d
spm_idle_err	mach/mt6795/include/mach/mt_spm_idle.h	12;"	d
spm_idle_info	mach/mt6795/include/mach/mt_spm_idle.h	16;"	d
spm_idle_ver	mach/mt6795/include/mach/mt_spm_idle.h	20;"	d
spm_idle_warn	mach/mt6795/include/mach/mt_spm_idle.h	14;"	d
spm_mcdi_lock_id	mach/mt6795/include/mach/mt_spm_idle.h	/^ enum spm_mcdi_lock_id{$/;"	g
spm_mcdi_pdev	mach/mt6795/mt_devs.c	/^struct platform_device spm_mcdi_pdev = {$/;"	v	typeref:struct:platform_device
spm_mcdi_xgpt_timeout	mach/mt6795/mt_idle.c	/^bool spm_mcdi_xgpt_timeout[NR_CPUS];$/;"	v
spm_mcdi_xgpt_timeout	mach/mt6795/mt_idle_64.c	/^bool spm_mcdi_xgpt_timeout[NR_CPUS];$/;"	v
spm_mtcmos_cpu_init	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_cpu_init(void)$/;"	f
spm_mtcmos_cpu_init	mach/mt6795/mt_spm_mtcmos_64.c	/^int spm_mtcmos_cpu_init(void)$/;"	f
spm_mtcmos_cpu_lock	mach/mt6795/mt_spm_mtcmos.c	/^void spm_mtcmos_cpu_lock(unsigned long *flags)$/;"	f
spm_mtcmos_cpu_lock	mach/mt6795/mt_spm_mtcmos_64.c	/^void spm_mtcmos_cpu_lock(unsigned long *flags)$/;"	f
spm_mtcmos_cpu_unlock	mach/mt6795/mt_spm_mtcmos.c	/^void spm_mtcmos_cpu_unlock(unsigned long *flags)$/;"	f
spm_mtcmos_cpu_unlock	mach/mt6795/mt_spm_mtcmos_64.c	/^void spm_mtcmos_cpu_unlock(unsigned long *flags)$/;"	f
spm_mtcmos_ctrl_aud	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_aud(int state)$/;"	f
spm_mtcmos_ctrl_aud	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	/^int spm_mtcmos_ctrl_aud(int state)$/;"	f
spm_mtcmos_ctrl_cpu	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_cpu(unsigned int cpu, int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu	mach/mt6795/mt_spm_mtcmos_64.c	/^int spm_mtcmos_ctrl_cpu(unsigned int cpu, int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu0	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_cpu0(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu0	mach/mt6795/mt_spm_mtcmos_64.c	/^int spm_mtcmos_ctrl_cpu0(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu1	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_cpu1(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu1	mach/mt6795/mt_spm_mtcmos_64.c	/^int spm_mtcmos_ctrl_cpu1(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu2	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_cpu2(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu2	mach/mt6795/mt_spm_mtcmos_64.c	/^int spm_mtcmos_ctrl_cpu2(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu3	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_cpu3(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu3	mach/mt6795/mt_spm_mtcmos_64.c	/^int spm_mtcmos_ctrl_cpu3(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu4	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_cpu4(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu4	mach/mt6795/mt_spm_mtcmos_64.c	/^int spm_mtcmos_ctrl_cpu4(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu5	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_cpu5(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu5	mach/mt6795/mt_spm_mtcmos_64.c	/^int spm_mtcmos_ctrl_cpu5(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu6	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_cpu6(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu6	mach/mt6795/mt_spm_mtcmos_64.c	/^int spm_mtcmos_ctrl_cpu6(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu7	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_cpu7(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpu7	mach/mt6795/mt_spm_mtcmos_64.c	/^int spm_mtcmos_ctrl_cpu7(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpusys0	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_cpusys0(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpusys0	mach/mt6795/mt_spm_mtcmos_64.c	/^int spm_mtcmos_ctrl_cpusys0(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpusys1	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_cpusys1(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpusys1	mach/mt6795/mt_spm_mtcmos_64.c	/^int spm_mtcmos_ctrl_cpusys1(int state, int chkWfiBeforePdn)$/;"	f
spm_mtcmos_ctrl_cpusys1_init_1st_bring_up	mach/mt6795/mt_spm_mtcmos.c	/^void spm_mtcmos_ctrl_cpusys1_init_1st_bring_up(int state)$/;"	f
spm_mtcmos_ctrl_cpusys1_init_1st_bring_up	mach/mt6795/mt_spm_mtcmos_64.c	/^void spm_mtcmos_ctrl_cpusys1_init_1st_bring_up(int state)$/;"	f
spm_mtcmos_ctrl_dbg0	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_dbg0(int state)$/;"	f
spm_mtcmos_ctrl_disp	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_disp(int state)$/;"	f
spm_mtcmos_ctrl_disp	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	/^int spm_mtcmos_ctrl_disp(int state)$/;"	f
spm_mtcmos_ctrl_isp	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_isp(int state)$/;"	f
spm_mtcmos_ctrl_isp	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	/^int spm_mtcmos_ctrl_isp(int state)$/;"	f
spm_mtcmos_ctrl_mdsys1	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_mdsys1(int state)$/;"	f
spm_mtcmos_ctrl_mdsys1	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	/^int spm_mtcmos_ctrl_mdsys1(int state)$/;"	f
spm_mtcmos_ctrl_mfg	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_mfg(int state)$/;"	f
spm_mtcmos_ctrl_mfg	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	/^int spm_mtcmos_ctrl_mfg(int state)$/;"	f
spm_mtcmos_ctrl_mfg_2D	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_mfg_2D(int state)$/;"	f
spm_mtcmos_ctrl_mfg_2D	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	/^int spm_mtcmos_ctrl_mfg_2D(int state)$/;"	f
spm_mtcmos_ctrl_mfg_ASYNC	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_mfg_ASYNC(int state)$/;"	f
spm_mtcmos_ctrl_mfg_ASYNC	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	/^int spm_mtcmos_ctrl_mfg_ASYNC(int state)$/;"	f
spm_mtcmos_ctrl_mjc	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_mjc(int state)$/;"	f
spm_mtcmos_ctrl_mjc	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	/^int spm_mtcmos_ctrl_mjc(int state)$/;"	f
spm_mtcmos_ctrl_vdec	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_vdec(int state)$/;"	f
spm_mtcmos_ctrl_vdec	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	/^int spm_mtcmos_ctrl_vdec(int state)$/;"	f
spm_mtcmos_ctrl_venc	mach/mt6795/mt_spm_mtcmos.c	/^int spm_mtcmos_ctrl_venc(int state)$/;"	f
spm_mtcmos_ctrl_venc	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	/^int spm_mtcmos_ctrl_venc(int state)$/;"	f
spm_mtcmos_noncpu_lock	mach/mt6795/mt_spm_mtcmos.c	923;"	d	file:
spm_mtcmos_noncpu_lock	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	35;"	d	file:
spm_mtcmos_noncpu_unlock	mach/mt6795/mt_spm_mtcmos.c	928;"	d	file:
spm_mtcmos_noncpu_unlock	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	40;"	d	file:
spm_read	mach/mt6795/include/mach/mt_spm.h	322;"	d
spm_read	mach/mt6795/include/mach/mt_spm_cpu.h	312;"	d
spm_read	mach/mt6795/include/mach/mt_spm_reg.h	169;"	d
spm_suspend_lock	mach/mt6795/mt_sleep.c	/^struct wake_lock spm_suspend_lock;$/;"	v	typeref:struct:wake_lock
spm_suspend_lock	mach/mt6795/mt_sleep_64.c	/^struct wake_lock spm_suspend_lock;$/;"	v	typeref:struct:wake_lock
spm_topaxi_prot	mach/mt6795/mt_spm_mtcmos.c	/^int spm_topaxi_prot(int bit, int en)$/;"	f
spm_topaxi_prot	mach/mt6795/mt_spm_noncpu_mtcmos_64.c	/^int spm_topaxi_prot(int bit, int en)$/;"	f
spm_write	mach/mt6795/include/mach/mt_spm.h	323;"	d
spm_write	mach/mt6795/include/mach/mt_spm_cpu.h	313;"	d
spm_write	mach/mt6795/include/mach/mt_spm_reg.h	170;"	d
spower_raw_s	mach/mt6795/mt_spower_data.h	/^typedef struct spower_raw_s {$/;"	s
spower_raw_t	mach/mt6795/mt_spower_data.h	/^} spower_raw_t;$/;"	t	typeref:struct:spower_raw_s
spower_tab_construct	mach/mt6795/mt_spower_data.h	/^static inline void spower_tab_construct(sptbl_t (*tab)[], spower_raw_t *raw)$/;"	f
sptab	mach/mt6795/mt_static_power.c	/^static sptbl_t sptab[MT_SPOWER_MAX];$/;"	v	file:
sptab_lookup	mach/mt6795/mt_static_power.c	/^int sptab_lookup(sptbl_t *tab, int voltage, int degree)$/;"	f
sptab_s	mach/mt6795/mt_spower_data.h	/^typedef struct sptab_s {$/;"	s
sptbl_t	mach/mt6795/mt_spower_data.h	/^} sptbl_t;$/;"	t	typeref:struct:sptab_s
sr_bp_context	mach/mt6795/mt_dormant.c	/^static void sr_bp_context(debug_context_t *dbg, unsigned bp_type, unsigned op)$/;"	f	file:
sram	mach/mt6795/include/mach/md32_helper.h	/^    void __iomem *sram;$/;"	m	struct:md32_regs
sram1	mach/mt6795/mt_ptp.c	/^	int sram1;$/;"	m	struct:devinfo	file:
sram1	mach/mt6795/mt_ptp_64.c	/^	int sram1;$/;"	m	struct:devinfo	file:
sram2	mach/mt6795/mt_ptp.c	/^	int sram2;$/;"	m	struct:devinfo	file:
sram2	mach/mt6795/mt_ptp_64.c	/^	int sram2;$/;"	m	struct:devinfo	file:
sram_printk_buf	aee/common/aee-common.c	/^char sram_printk_buf[256];$/;"	v
sram_size	eccci/modem_ccif.h	/^    unsigned int sram_size;$/;"	m	struct:md_ccif_ctrl
sram_size	eccci/mt6795/cldma_platform.h	/^	unsigned int sram_size;$/;"	m	struct:md_hw_info
src	mach/mt6795/include/mach/dma.h	/^    dma_addr_t src;$/;"	m	struct:mt_gdma_conf
srcH	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   srcH;$/;"	m	struct:__anon206
srcPin	mach/mt6795/eint.c	/^  int   srcPin;$/;"	m	struct:__anon273	file:
srcW	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   srcW;    $/;"	m	struct:__anon206
srcX	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   srcX;    $/;"	m	struct:__anon206
srcY	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   srcY;    $/;"	m	struct:__anon206
src_array_p	mach/mt6795/mt_dramc.c	/^volatile unsigned int src_array_p;$/;"	v
src_array_p	mach/mt6795/mt_dramc_64.c	/^volatile unsigned int src_array_p;$/;"	v
src_array_v	mach/mt6795/mt_dramc.c	/^volatile unsigned char *src_array_v;$/;"	v
src_array_v	mach/mt6795/mt_dramc_64.c	/^volatile unsigned char *src_array_v;$/;"	v
src_mod_id	dual_ccci/include/ccci_ipc.h	/^    uint32           src_mod_id;$/;"	m	struct:ipc_ilm_struct
src_mod_id	eccci/port_ipc.h	/^    u32 src_mod_id;$/;"	m	struct:__anon452
src_mod_id	eccci/port_ipc.h	/^    u32 src_mod_id;$/;"	m	struct:ccci_ipc_ilm
src_mod_id	eemcs/eemcs_ipc.h	/^    uint32           src_mod_id;$/;"	m	struct:ipc_ilm_struct
ssc_armca15pll_setting	mach/mt6795/mt_freqhopping.c	/^static const struct freqhopping_ssc ssc_armca15pll_setting[]= {$/;"	v	typeref:struct:freqhopping_ssc	file:
ssc_armca7pll_setting	mach/mt6795/mt_freqhopping.c	/^static const struct freqhopping_ssc ssc_armca7pll_setting[]= {$/;"	v	typeref:struct:freqhopping_ssc	file:
ssc_mainpll_setting	mach/mt6795/mt_freqhopping.c	/^static const struct freqhopping_ssc ssc_mainpll_setting[]= {$/;"	v	typeref:struct:freqhopping_ssc	file:
ssc_mmpll_setting	mach/mt6795/mt_freqhopping.c	/^static const struct freqhopping_ssc ssc_mmpll_setting[]= {$/;"	v	typeref:struct:freqhopping_ssc	file:
ssc_mpll_setting	mach/mt6795/mt_freqhopping.c	/^static const struct freqhopping_ssc ssc_mpll_setting[]= {$/;"	v	typeref:struct:freqhopping_ssc	file:
ssc_msdcpll_setting	mach/mt6795/mt_freqhopping.c	/^static const struct freqhopping_ssc ssc_msdcpll_setting[]= {$/;"	v	typeref:struct:freqhopping_ssc	file:
ssc_setting	mach/mt6795/include/mach/mt_freqhopping.h	/^	struct freqhopping_ssc ssc_setting; \/\/used only when user-define$/;"	m	struct:freqhopping_ioctl	typeref:struct:freqhopping_ioctl::freqhopping_ssc
ssc_tvdpll_setting	mach/mt6795/mt_freqhopping.c	/^static const struct freqhopping_ssc ssc_tvdpll_setting[]= {$/;"	v	typeref:struct:freqhopping_ssc	file:
ssc_vcodecpll_setting	mach/mt6795/mt_freqhopping.c	/^static const struct freqhopping_ssc ssc_vcodecpll_setting[]= {$/;"	v	typeref:struct:freqhopping_ssc	file:
ssc_vencpll_setting	mach/mt6795/mt_freqhopping.c	/^static const struct freqhopping_ssc ssc_vencpll_setting[]= {$/;"	v	typeref:struct:freqhopping_ssc	file:
ssw_device	mach/mt6795/mt_devs.c	/^static struct platform_device ssw_device = {$/;"	v	typeref:struct:platform_device	file:
st	masp/asf/asf_inc/alg_sha1.h	/^    unsigned long st[5];$/;"	m	struct:__anon505
sta_addr	mach/mt6795/mt_clkmgr.c	/^    void __iomem *sta_addr;$/;"	m	struct:cg_grp	file:
sta_addr	mach/mt6795/mt_clkmgr_64.c	/^    void __iomem *sta_addr;$/;"	m	struct:cg_grp	file:
sta_mask	mach/mt6795/mt_clkmgr.c	/^    unsigned int sta_mask;  \/\/ mask in PWR_STATUS$/;"	m	struct:subsys	file:
sta_mask	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int sta_mask;  $/;"	m	struct:subsys	file:
stack_overflow_routine	aee/aed/aed-debug.c	/^static int noinline stack_overflow_routine(int x, int y, int z)$/;"	f	file:
stacks_buffer_bin	aee/common/wdt-atf.c	/^} stacks_buffer_bin[NR_CPUS];$/;"	v	typeref:struct:__anon416	file:
stacks_buffer_bin	aee/common/wdt-handler.c	/^} stacks_buffer_bin[NR_CPUS];$/;"	v	typeref:struct:__anon418	file:
start	aee/aed/dram_console.c	/^	uint32_t start;$/;"	m	struct:dram_console_buffer	file:
start	eccci/ccci_core.h	/^	int (*start)(struct ccci_modem *md);$/;"	m	struct:ccci_modem_ops
start	eemcs/eemcs_statistics.h	/^    int start;$/;"	m	struct:__anon323
start	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int           start;          $/;"	m	struct:__anon210
start	mach/mt6795/include/mach/mt_smi.h	/^	unsigned int start;	    $/;"	m	struct:__anon160
start	mach/mt6795/include/mach/pmu_v7.h	/^    void            (*start)(void);$/;"	m	struct:arm_pmu
start	mach/mt6795/mt_clkmgr.c	/^    struct cg_grp *start;$/;"	m	struct:subsys	typeref:struct:subsys::cg_grp	file:
start	mach/mt6795/mt_clkmgr_64.c	/^    struct cg_grp *start;$/;"	m	struct:subsys	typeref:struct:subsys::cg_grp	file:
start_generic_timer	mach/mt6795/mt_cpuidle.c	/^void start_generic_timer(void)$/;"	f
start_generic_timer	mach/mt6795/mt_cpuidle64.c	/^void start_generic_timer(void)$/;"	f
start_gpt	mach/mt6795/mt_gpt.c	/^EXPORT_SYMBOL(start_gpt);$/;"	v
start_gpt	mach/mt6795/mt_gpt.c	/^int start_gpt(unsigned int id)$/;"	f
start_gpt	mach/mt6795/mt_gpt_ca53.c	/^EXPORT_SYMBOL(start_gpt);$/;"	v
start_gpt	mach/mt6795/mt_gpt_ca53.c	/^int start_gpt(unsigned int id)$/;"	f
start_idx	aee/ipanic/ipanic.h	/^    unsigned long start_idx;$/;"	m	struct:ipanic_atf_log_rec
start_len	eemcs/lte_dev_test_at.h	/^	unsigned int start_len;$/;"	m	struct:_len_range
start_minor	dual_ccci/ccci_ipc.c	/^    int                    start_minor;$/;"	m	struct:_ipc_ctl_block	file:
start_queue	eccci/ccci_core.h	/^	int (*start_queue)(struct ccci_modem *md, unsigned char qno, DIRECTION dir);$/;"	m	struct:ccci_modem_ops
start_time	mach/mt6795/camera_isp.c	/^static MUINT32 start_time[_ChannelMax] = {0, 0, 0, 0};$/;"	v	file:
startx	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8 startx;                \/\/record different mode's startx of grabwindow$/;"	m	struct:imgsensor_mode_struct
starty	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8 starty;                \/\/record different mode's startx of grabwindow$/;"	m	struct:imgsensor_mode_struct
stat_node	mach/mt6795/mt_clkmgr.c	/^struct stat_node {$/;"	s	file:
stat_node	mach/mt6795/mt_clkmgr_64.c	/^struct stat_node {$/;"	s	file:
stat_rx_used	eccci/modem_cldma.h	/^	int stat_rx_used[CLDMA_RXQ_NUM];$/;"	m	struct:md_cd_ctrl
stat_timer	eccci/modem_cldma.h	/^	struct timer_list stat_timer;$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::timer_list
stat_tx_free	eccci/modem_cldma.h	/^	int stat_tx_free[CLDMA_TXQ_NUM]; $/;"	m	struct:md_cd_ctrl
state	conn_md/include/conn_md.h	/^	USER_STATE state;$/;"	m	struct:_CONN_MD_USER_
state	eccci/ccci_core.h	/^	char state; $/;"	m	struct:ccci_request
state	eemcs/eemcs_boot_trace.h	/^        KAL_UINT32 state;$/;"	m	union:EEMCS_BOOT_TRACE_SET_st::__anon315
state	mach/mt6795/include/mach/camera_isp.h	/^    ISP_RTBC_STATE_ENUM state;$/;"	m	struct:__anon215
state	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int state;$/;"	m	struct:hps_ctxt_struct
state	mach/mt6795/mt_clkmgr.c	/^    int state;$/;"	m	struct:pll	file:
state	mach/mt6795/mt_clkmgr.c	/^    unsigned int state;$/;"	m	struct:cg_clk	file:
state	mach/mt6795/mt_clkmgr.c	/^    unsigned int state;$/;"	m	struct:cg_grp	file:
state	mach/mt6795/mt_clkmgr.c	/^    unsigned int state;$/;"	m	struct:subsys	file:
state	mach/mt6795/mt_clkmgr_64.c	/^    int state;$/;"	m	struct:pll	file:
state	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int state;$/;"	m	struct:cg_clk	file:
state	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int state;$/;"	m	struct:cg_grp	file:
state	mach/mt6795/mt_clkmgr_64.c	/^    unsigned int state;$/;"	m	struct:subsys	file:
state	masp/asf/asf_inc/alg_sha1.h	/^    unsigned int state[5];  $/;"	m	struct:__anon506
state	masp/asf/core/alg_aes_legacy.c	/^    uchar state[4][4];$/;"	m	struct:__anon472	file:
state_waitq	eemcs/eemcs_ipc.h	/^    wait_queue_head_t   state_waitq;$/;"	m	struct:_eemcs_ipc_inst_t
statistic_timer	eccci/modem_ut.h	/^	struct timer_list statistic_timer;$/;"	m	struct:md_ut_ctrl	typeref:struct:md_ut_ctrl::timer_list
statistics_exit	dual_ccci/ccci_statistics.c	/^void statistics_exit(int md_id)$/;"	f
statistics_init	dual_ccci/ccci_statistics.c	/^int statistics_init(int md_id)$/;"	f
statistics_init_ch_dir	dual_ccci/ccci_statistics.c	/^int statistics_init_ch_dir(int md_id, int ch, int dir, char *name)$/;"	f
stats_dump_enabled	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int stats_dump_enabled;$/;"	m	struct:hps_ctxt_struct
status	eccci/ccci_core.h	/^	u8 status; $/;"	m	struct:_ex_environment_info_t
status	eemcs/eemcs_boot.h	/^    KAL_UINT32    status;$/;"	m	struct:XBOOT_CMD_st
status	eemcs/lte_dev_test.h	/^	kal_uint16 	status;$/;"	m	struct:_athif_status
status	mach/mt6795/mt_ptp.c	/^	int status;		\/* TODO: enable\/disable *\/$/;"	m	struct:ptp_det	file:
status	mach/mt6795/mt_ptp_64.c	/^	int status;		$/;"	m	struct:ptp_det	file:
status	masp/asf/asf_inc/sec_cfg_v1.h	/^    SECCFG_STATUS               status;$/;"	m	struct:__anon521
status_msg_handler	eccci/port_kernel.c	/^static void status_msg_handler(struct ccci_port *port, struct ccci_request *req)$/;"	f	file:
step_c_sensor	mach/mt6795/mt_devs.c	/^struct platform_device step_c_sensor = {$/;"	v	typeref:struct:platform_device
stop	eccci/ccci_core.h	/^	int (*stop)(struct ccci_modem *md, unsigned int timeout);$/;"	m	struct:ccci_modem_ops
stop	mach/mt6795/include/mach/pmu_v7.h	/^    void            (*stop)(void);$/;"	m	struct:arm_pmu
stop_ccmni_instance	dual_ccci/ccmni_net.c	/^static void stop_ccmni_instance(ccmni_instance_t *ccmni_instance)$/;"	f	file:
stop_ccmni_v2_instance	dual_ccci/ccmni_v2_net.c	/^static void stop_ccmni_v2_instance(ccmni_v2_instance_t *ccmni_v2_instance)$/;"	f	file:
stop_generic_timer	mach/mt6795/mt_cpuidle.c	/^void stop_generic_timer(void)$/;"	f
stop_generic_timer	mach/mt6795/mt_cpuidle64.c	/^void stop_generic_timer(void)$/;"	f
stop_generic_timer	mach/mt6795/mt_dormant.c	/^void stop_generic_timer(generic_timer_context * ctr_ctx)$/;"	f
stop_gpt	mach/mt6795/mt_gpt.c	/^EXPORT_SYMBOL(stop_gpt);$/;"	v
stop_gpt	mach/mt6795/mt_gpt.c	/^int stop_gpt(unsigned int id)$/;"	f
stop_gpt	mach/mt6795/mt_gpt_ca53.c	/^EXPORT_SYMBOL(stop_gpt);$/;"	v
stop_gpt	mach/mt6795/mt_gpt_ca53.c	/^int stop_gpt(unsigned int id)$/;"	f
stop_log	uart/mt6795/platform_uart.c	/^EXPORT_SYMBOL(stop_log);$/;"	v
stop_log	uart/mt6795/platform_uart.c	/^void stop_log(void)$/;"	f
stop_queue	eccci/ccci_core.h	/^	int (*stop_queue)(struct ccci_modem *md, unsigned char qno, DIRECTION dir);$/;"	m	struct:ccci_modem_ops
stop_retry_boot_md	dual_ccci/ccci_md_main.c	/^    unsigned char        stop_retry_boot_md;$/;"	m	struct:_md_ctl_block	file:
stop_update	uart/mt6795/platform_uart.c	/^volatile unsigned int stop_update = 0;$/;"	v
stop_when_abnormal	eemcs/lte_hif_sdio.c	/^static KAL_UINT32 stop_when_abnormal = 1;$/;"	v	file:
store	ccci_util/ccci_util_lib_sys.c	/^	ssize_t (*store)(const char *buf, size_t count);$/;"	m	struct:ccci_attribute	file:
store	dual_ccci/ccci_mk_node.c	/^    ssize_t (*store)(const char *buf, size_t count);$/;"	m	struct:ccci_attribute	file:
store	eccci/ccci_core.h	/^	ssize_t (*store)(struct ccci_modem *md, const char *buf, size_t count);$/;"	m	struct:ccci_md_attribute
store	mach/mt6795/mt_devs.c	/^    ssize_t (*store)(const char *buf, size_t count);$/;"	m	struct:sysinfo_attribute	file:
store	uart/uart.c	/^    ssize_t (*store)(struct kobject *kobj, const char *page, size_t size);$/;"	m	struct:mtuart_entry	file:
store_vcore_dvfs_setting	mach/mt6795/mt_dramc.c	/^void store_vcore_dvfs_setting(void)$/;"	f
store_vcore_dvfs_setting	mach/mt6795/mt_dramc_64.c	/^void store_vcore_dvfs_setting(void)$/;"	f
str	eemcs/eemcs_boot.h	/^    KAL_UINT32      str[0];$/;"	m	struct:XBOOT_CMD_PRINT_st
str	eemcs/eemcs_boot.h	/^    KAL_UINT8       str[128];$/;"	m	struct:XBOOT_CMD_PRINT_st
str_len	eemcs/eemcs_boot.h	/^    KAL_UINT32      str_len;$/;"	m	struct:XBOOT_CMD_PRINT_st
str_to_hex	eemcs/lte_dev_test.c	/^unsigned int str_to_hex(char *str)$/;"	f
str_to_int	eemcs/lte_dev_test.c	/^unsigned int str_to_int(char *str)$/;"	f
str_to_int_main	eemcs/lte_main.c	/^unsigned int str_to_int_main(char *str)$/;"	f
stream_buff_t	eemcs/eemcs_char.h	/^}stream_buff_t;$/;"	t	typeref:struct:__anon317
stride	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   stride;  $/;"	m	struct:__anon205
string	aee/ipanic/ipanic.h	/^	char string[32];$/;"	m	struct:ipanic_dt_op
sub_type	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int sub_type;  \/* hash type *\/$/;"	m	struct:_SEC_EXTENSTION_HASH_ONLY
sub_type	masp/asf/asf_inc/sec_sign_extension.h	/^    unsigned int sub_type;  \/* hash type *\/$/;"	m	struct:_SEC_EXTENSTION_HASH_ONLY_64
subsys	mach/mt6795/mt_clkmgr.c	/^struct subsys {$/;"	s	file:
subsys	mach/mt6795/mt_clkmgr_64.c	/^struct subsys {$/;"	s	file:
subsys_disable_internal	mach/mt6795/mt_clkmgr.c	/^static inline int subsys_disable_internal(struct subsys *sys, int force_off, char *name)$/;"	f	file:
subsys_disable_internal	mach/mt6795/mt_clkmgr_64.c	/^static inline int subsys_disable_internal(struct subsys *sys, int force_off, char *name)$/;"	f	file:
subsys_dump_regs	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(subsys_dump_regs);$/;"	v
subsys_dump_regs	mach/mt6795/mt_clkmgr.c	/^int subsys_dump_regs(int id, unsigned int *ptr)$/;"	f
subsys_dump_regs	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(subsys_dump_regs);$/;"	v
subsys_dump_regs	mach/mt6795/mt_clkmgr_64.c	/^int subsys_dump_regs(int id, unsigned int *ptr)$/;"	f
subsys_enable_internal	mach/mt6795/mt_clkmgr.c	/^static inline int subsys_enable_internal(struct subsys *sys, char *name)$/;"	f	file:
subsys_enable_internal	mach/mt6795/mt_clkmgr_64.c	/^static inline int subsys_enable_internal(struct subsys *sys, char *name)$/;"	f	file:
subsys_get_name	mach/mt6795/mt_clkmgr.c	/^const char* subsys_get_name(int id)$/;"	f
subsys_get_name	mach/mt6795/mt_clkmgr_64.c	/^const char* subsys_get_name(int id)$/;"	f
subsys_is_on	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(subsys_is_on);$/;"	v
subsys_is_on	mach/mt6795/mt_clkmgr.c	/^int subsys_is_on(int id)$/;"	f
subsys_is_on	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(subsys_is_on);$/;"	v
subsys_is_on	mach/mt6795/mt_clkmgr_64.c	/^int subsys_is_on(int id)$/;"	f
subsys_ops	mach/mt6795/mt_clkmgr.c	/^struct subsys_ops {$/;"	s	file:
subsys_ops	mach/mt6795/mt_clkmgr_64.c	/^struct subsys_ops {$/;"	s	file:
subsys_stat_proc_fops	mach/mt6795/mt_clkmgr.c	/^static const struct file_operations subsys_stat_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
subsys_stat_proc_fops	mach/mt6795/mt_clkmgr_64.c	/^static const struct file_operations subsys_stat_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
subsys_stat_read	mach/mt6795/mt_clkmgr.c	/^static int subsys_stat_read(struct seq_file *m, void *v)$/;"	f	file:
subsys_stat_read	mach/mt6795/mt_clkmgr_64.c	/^static int subsys_stat_read(struct seq_file *m, void *v)$/;"	f	file:
subsys_test_proc_fops	mach/mt6795/mt_clkmgr.c	/^static const struct file_operations subsys_test_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
subsys_test_proc_fops	mach/mt6795/mt_clkmgr_64.c	/^static const struct file_operations subsys_test_proc_fops = { $/;"	v	typeref:struct:file_operations	file:
subsys_test_read	mach/mt6795/mt_clkmgr.c	/^static int subsys_test_read(struct seq_file *m, void *v)$/;"	f	file:
subsys_test_read	mach/mt6795/mt_clkmgr_64.c	/^static int subsys_test_read(struct seq_file *m, void *v)$/;"	f	file:
subsys_test_write	mach/mt6795/mt_clkmgr.c	/^static int subsys_test_write(struct file *file, const char __user *buffer, $/;"	f	file:
subsys_test_write	mach/mt6795/mt_clkmgr_64.c	/^static int subsys_test_write(struct file *file, const char __user *buffer, $/;"	f	file:
success	mach/mt6795/include/mach/md32_helper.h	/^    int               success;$/;"	m	struct:__anon154
support_mask	dual_ccci/include/ccci_common.h	/^    unsigned int support_mask;$/;"	m	struct:_misc_info
surfaceflinger_pid	aee/aed/monitor_hang.c	/^static int surfaceflinger_pid=0;$/;"	v	file:
suspend_enabled	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int suspend_enabled;               $/;"	m	struct:hps_ctxt_struct
sw_key	masp/mt6795/mach/hacc_mach.h	/^    U8     sw_key[HACC_AES_MAX_KEY_SZ];$/;"	m	struct:hacc_context
sw_sec_lock_done	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned char               sw_sec_lock_done;$/;"	m	struct:__anon521
sw_sec_lock_done	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned char               sw_sec_lock_done;$/;"	m	struct:__anon517
sw_sec_lock_try	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned char               sw_sec_lock_try;    $/;"	m	struct:__anon521
sw_sec_lock_try	masp/asf/asf_inc/sec_cfg_v3.h	/^    unsigned char               sw_sec_lock_try;$/;"	m	struct:__anon517
swap_lock_addr	mach/mt6795/include/mach/md32_helper.h	/^  unsigned int swap_lock_addr;$/;"	m	struct:__anon151
swint_cb_lock	eemcs/eemcs_ccci.c	/^static spinlock_t swint_cb_lock;$/;"	v	file:
swint_status_for_test	eemcs/lte_dev_test.c	/^volatile unsigned int swint_status_for_test;$/;"	v
switch_MD1_Tx_Power	eccci/ccci_core.c	/^EXPORT_SYMBOL(switch_MD1_Tx_Power);$/;"	v
switch_MD1_Tx_Power	eccci/ccci_core.c	/^int switch_MD1_Tx_Power(unsigned int mode)$/;"	f
switch_MD2_Tx_Power	eccci/ccci_core.c	/^EXPORT_SYMBOL(switch_MD2_Tx_Power);$/;"	v
switch_MD2_Tx_Power	eccci/ccci_core.c	/^int switch_MD2_Tx_Power(unsigned int mode)$/;"	f
switch_Tx_Power	eccci/ccci_core.c	/^static int switch_Tx_Power(int md_id, unsigned int mode)$/;"	f	file:
switch_bank	mach/mt6795/mt_ptp.c	/^	void (*switch_bank)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
switch_bank	mach/mt6795/mt_ptp_64.c	/^	void (*switch_bank)(struct ptp_det *det);$/;"	m	struct:ptp_det_ops	file:
switch_sim_mode	ccci_util/ccci_util_dummy.c	/^int __weak switch_sim_mode(int id, char *buf, unsigned int len)$/;"	f
switch_to_amp	mach/mt6795/include/mach/mt_dormant.h	19;"	d
switch_to_smp	mach/mt6795/include/mach/mt_dormant.h	35;"	d
switch_to_vcore_ao	mach/mt6795/mt_ptp.c	/^static void switch_to_vcore_ao(struct ptp_det *det)$/;"	f	file:
switch_to_vcore_pdn	mach/mt6795/mt_ptp.c	/^static void switch_to_vcore_pdn(struct ptp_det *det)$/;"	f	file:
switcher_context	mach/mt6795/mt_dormant.c	/^system_context switcher_context;$/;"	v
swsusp_arch_resume	mach/mt6795/hibernate64.c	/^int swsusp_arch_resume(void)$/;"	f
swsusp_arch_resume	mach/mt6795/swsusp.c	/^int __naked swsusp_arch_resume(void)$/;"	f
swsusp_arch_save_image	mach/mt6795/hibernate64.c	/^int notrace swsusp_arch_save_image(unsigned long unused)$/;"	f
swsusp_arch_suspend	mach/mt6795/hibernate64.c	/^int notrace swsusp_arch_suspend(void)$/;"	f
swsusp_arch_suspend	mach/mt6795/swsusp.c	/^int notrace swsusp_arch_suspend(void)$/;"	f
swsusp_saved	mach/mt6795/hibernate64.c	/^static int swsusp_saved = 0;$/;"	v	file:
swsusp_saved	mach/mt6795/swsusp.c	/^static int swsusp_saved = 0;$/;"	v	file:
sync_hw_gating_value	mach/mt6795/mt_dramc.c	/^void sync_hw_gating_value(void)$/;"	f
sync_write16	ccci_util/mt6795/ccci_off.c	10;"	d	file:
sync_write32	ccci_util/mt6795/ccci_off.c	9;"	d	file:
sync_write8	ccci_util/mt6795/ccci_off.c	11;"	d	file:
sync_write_fcr_register	uart/mt6795/platform_uart.c	/^inline static void sync_write_fcr_register(struct mtk_uart *uart, u32 data)$/;"	f	file:
sys	mach/mt6795/mt_clkmgr.c	/^    struct subsys *sys;$/;"	m	struct:cg_grp	typeref:struct:cg_grp::subsys	file:
sys	mach/mt6795/mt_clkmgr_64.c	/^    struct subsys *sys;$/;"	m	struct:cg_grp	typeref:struct:cg_grp::subsys	file:
sys_callback	eemcs/lte_hif_sdio.h	/^	struct mtlte_hif_to_sys_callback sys_callback ;$/;"	m	struct:HIF_SDIO_HANDLE	typeref:struct:HIF_SDIO_HANDLE::mtlte_hif_to_sys_callback
sys_disable_locked	mach/mt6795/mt_clkmgr.c	/^static int sys_disable_locked(struct subsys *sys, int force_off)$/;"	f	file:
sys_disable_locked	mach/mt6795/mt_clkmgr_64.c	/^static int sys_disable_locked(struct subsys *sys, int force_off)$/;"	f	file:
sys_dump_regs_op	mach/mt6795/mt_clkmgr.c	/^static int sys_dump_regs_op(struct subsys *sys, unsigned int *ptr)$/;"	f	file:
sys_dump_regs_op	mach/mt6795/mt_clkmgr_64.c	/^static int sys_dump_regs_op(struct subsys *sys, unsigned int *ptr)$/;"	f	file:
sys_enable_locked	mach/mt6795/mt_clkmgr.c	/^static int sys_enable_locked(struct subsys *sys)$/;"	f	file:
sys_enable_locked	mach/mt6795/mt_clkmgr_64.c	/^static int sys_enable_locked(struct subsys *sys)$/;"	f	file:
sys_get_state_op	mach/mt6795/mt_clkmgr.c	/^static int sys_get_state_op(struct subsys *sys)$/;"	f	file:
sys_get_state_op	mach/mt6795/mt_clkmgr_64.c	/^static int sys_get_state_op(struct subsys *sys)$/;"	f	file:
sysinfo_attribute	mach/mt6795/mt_devs.c	/^struct sysinfo_attribute{$/;"	s	file:
sysinfo_show	mach/mt6795/mt_devs.c	/^static ssize_t sysinfo_show(struct kobject *kobj, struct attribute *attr, char *buf)$/;"	f	file:
sysinfo_store	mach/mt6795/mt_devs.c	/^static ssize_t sysinfo_store(struct kobject *kobj, struct attribute *attr, const char *buf, size_t count)$/;"	f	file:
sysmsg_fifo	eemcs/eemcs_sysmsg.c	/^static struct kfifo     sysmsg_fifo;$/;"	v	typeref:struct:kfifo	file:
sysmsg_fifo_lock	eemcs/eemcs_sysmsg.c	/^static spinlock_t       sysmsg_fifo_lock = __SPIN_LOCK_UNLOCKED(sysmsg_fifo_lock);$/;"	v	file:
sysmsg_work	eemcs/eemcs_sysmsg.c	/^struct work_struct      sysmsg_work;$/;"	v	typeref:struct:work_struct
sysrq	uart/uart.c	/^    atomic_t sysrq;$/;"	m	struct:mtuart_sysobj	file:
sysrq_entry	uart/uart.c	/^struct mtuart_entry sysrq_entry = {$/;"	v	typeref:struct:mtuart_entry
syss	mach/mt6795/mt_clkmgr.c	/^static struct subsys syss[NR_SYSS] = {$/;"	v	typeref:struct:subsys	file:
syss	mach/mt6795/mt_clkmgr.c	/^static struct subsys syss[NR_SYSS];$/;"	v	typeref:struct:subsys	file:
syss	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys syss[NR_SYSS] = {$/;"	v	typeref:struct:subsys	file:
syss	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys syss[NR_SYSS];$/;"	v	typeref:struct:subsys	file:
system_cluster	mach/mt6795/mt_cpuidle.c	444;"	d	file:
system_cluster	mach/mt6795/mt_cpuidle64.c	451;"	d	file:
system_context	mach/mt6795/mt_cpuidle.c	/^typedef struct system_context {$/;"	s	file:
system_context	mach/mt6795/mt_cpuidle.c	/^} system_context;$/;"	t	typeref:struct:system_context	file:
system_context	mach/mt6795/mt_cpuidle64.c	/^typedef struct system_context {$/;"	s	file:
system_context	mach/mt6795/mt_cpuidle64.c	/^} system_context;$/;"	t	typeref:struct:system_context	file:
system_context	mach/mt6795/mt_dormant.c	/^typedef struct system_context {$/;"	s	file:
system_context	mach/mt6795/mt_dormant.c	/^} system_context;$/;"	t	typeref:struct:system_context	file:
system_msg_client	dual_ccci/include/ccci_chrdev.h	/^    ccci_vir_client_t    *system_msg_client;$/;"	m	struct:_vir_chr_ctl_block
system_msg_handler	eccci/port_kernel.c	/^static void system_msg_handler(struct ccci_port *port, struct ccci_request *req)$/;"	f	file:
system_server_pid	aee/aed/monitor_hang.c	/^static int system_server_pid=0;$/;"	v	file:
systrace_bufpa	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^    unsigned long   systrace_bufpa; \/* IN *\/$/;"	m	struct:__anon241
systrace_event	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^    uint32_t        systrace_event; \/* IN *\/$/;"	m	struct:__anon241
systrace_head	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^    uint32_t        systrace_head;  \/* INOUT *\/$/;"	m	struct:__anon241
systrace_param	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^		m4u_systrace_param_t systrace_param;$/;"	m	union:__anon254::__anon255
systrace_size	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^    unsigned long   systrace_size;  \/* IN *\/$/;"	m	struct:__anon241
sz	masp/asf/asf_inc/sec_mtd_util.h	/^    unsigned int sz;    $/;"	m	struct:_MtdPart
sz	masp/asf/asf_inc/sec_mtd_util.h	/^    unsigned long long sz;    $/;"	m	struct:_MtdPart
t	mach/mt6795/camera_isp.c	/^struct task_struct *t;$/;"	v	typeref:struct:task_struct
t4ka7_otp_data	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^char t4ka7_otp_data[23] = {0x01,0xff,0x00,0x0b,0x01,0xff,0xff,0x01,0x0c,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xff,0xff,0xff,0xff,00,00};$/;"	v
t4ka7otp_Ioctl_Compat	mach/mt6795/irmn6795_hiau_64/cam_cal/t4ka7_otp/t4ka7_otp.c	/^static long t4ka7otp_Ioctl_Compat(struct file *filp, unsigned int cmd, unsigned long arg)$/;"	f	file:
tLastSOF2P1done_sec	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int       tLastSOF2P1done_sec;                       $/;"	m	struct:__anon194
tLastSOF2P1done_usec	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int       tLastSOF2P1done_usec;                  $/;"	m	struct:__anon194
tLastSig_sec	mach/mt6795/include/mach/camera_isp.h	/^     unsigned int    tLastSig_sec;                       $/;"	m	struct:__anon193
tLastSig_usec	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int    tLastSig_usec;                  $/;"	m	struct:__anon193
t_dev_at_cmd_manual	eemcs/lte_dev_test.c	/^static int t_dev_at_cmd_manual(int argc, char** argv)$/;"	f	file:
t_dev_atcmd_data_interleave_lb	eemcs/lte_dev_test.c	/^static int t_dev_atcmd_data_interleave_lb(int argc , char **argv)$/;"	f	file:
t_dev_auto_debug	eemcs/lte_dev_test.c	/^static int t_dev_auto_debug(int argc, char** argv)$/;"	f	file:
t_dev_auto_regression	eemcs/lte_dev_test.c	/^static int t_dev_auto_regression(int argc, char** argv)$/;"	f	file:
t_dev_autotest_by_file	eemcs/lte_dev_test.c	/^static int t_dev_autotest_by_file(int argc, char** argv)$/;"	f	file:
t_dev_bd_allow_len	eemcs/lte_dev_test.c	/^static int t_dev_bd_allow_len(int argc, char** argv)$/;"	f	file:
t_dev_brom_dl_timeout_test	eemcs/lte_dev_test.c	/^static int t_dev_brom_dl_timeout_test(int argc , char **argv)$/;"	f	file:
t_dev_brom_ioctl_test	eemcs/lte_dev_test.c	/^static int t_dev_brom_ioctl_test(int argc , char **argv)$/;"	f	file:
t_dev_brom_lb_test	eemcs/lte_dev_test.c	/^static int t_dev_brom_lb_test(int argc , char **argv)$/;"	f	file:
t_dev_brom_sync_test_new	eemcs/lte_dev_test.c	/^static int t_dev_brom_sync_test_new(int argc , char **argv)$/;"	f	file:
t_dev_brom_sync_test_xboot	eemcs/lte_dev_test.c	/^static int t_dev_brom_sync_test_xboot(int argc , char **argv)$/;"	f	file:
t_dev_brom_sync_timeout_test	eemcs/lte_dev_test.c	/^static int t_dev_brom_sync_timeout_test(int argc , char **argv)$/;"	f	file:
t_dev_bypass_lb	eemcs/lte_dev_test.c	/^static int t_dev_bypass_lb(int argc , char **argv)$/;"	f	file:
t_dev_cisram_rw	eemcs/lte_dev_test.c	/^static int t_dev_cisram_rw(int argc, char** argv)$/;"	f	file:
t_dev_d2h_normal_op	eemcs/lte_dev_test.c	/^static int t_dev_d2h_normal_op(int argc, char** argv)$/;"	f	file:
t_dev_device_self_sleep	eemcs/lte_dev_test.c	/^static int t_dev_device_self_sleep(int argc , char **argv)$/;"	f	file:
t_dev_device_set_wake_eint	eemcs/lte_dev_test.c	/^static int t_dev_device_set_wake_eint(int argc , char **argv)$/;"	f	file:
t_dev_device_wake_event_test	eemcs/lte_dev_test.c	/^static int t_dev_device_wake_event_test(int argc , char **argv)$/;"	f	file:
t_dev_dl_basic_trans	eemcs/lte_dev_test.c	/^static int t_dev_dl_basic_trans(int argc, char** argv)$/;"	f	file:
t_dev_dl_fifolen_overflow_err	eemcs/lte_dev_test.c	/^static int t_dev_dl_fifolen_overflow_err(int argc, char** argv)$/;"	f	file:
t_dev_dl_gpd_ext	eemcs/lte_dev_test.c	/^static int t_dev_dl_gpd_ext(int argc, char** argv)$/;"	f	file:
t_dev_dl_len_error	eemcs/lte_dev_test.c	/^static int t_dev_dl_len_error(int argc, char** argv)$/;"	f	file:
t_dev_dl_read_timeout	eemcs/lte_dev_test.c	/^static int t_dev_dl_read_timeout(int argc, char** argv)$/;"	f	file:
t_dev_dl_underflow_err	eemcs/lte_dev_test.c	/^static int t_dev_dl_underflow_err(int argc, char** argv)$/;"	f	file:
t_dev_dl_write_timeout	eemcs/lte_dev_test.c	/^static int t_dev_dl_write_timeout(int argc, char** argv)$/;"	f	file:
t_dev_dlq_random_stop	eemcs/lte_dev_test.c	/^static int t_dev_dlq_random_stop(int argc, char** argv)$/;"	f	file:
t_dev_enable_auto_sleep	eemcs/lte_dev_test.c	/^static int t_dev_enable_auto_sleep(int argc , char **argv)$/;"	f	file:
t_dev_exception_dump_test	eemcs/lte_dev_test.c	/^static int t_dev_exception_dump_test(int argc , char **argv)$/;"	f	file:
t_dev_fw_own_err	eemcs/lte_dev_test.c	/^static int t_dev_fw_own_err(int argc, char** argv)$/;"	f	file:
t_dev_give_own_back	eemcs/lte_dev_test.c	/^static int t_dev_give_own_back(int argc , char **argv)$/;"	f	file:
t_dev_kal_msec_sleep	eemcs/lte_dev_test.c	/^static int t_dev_kal_msec_sleep(int argc , char **argv)$/;"	f	file:
t_dev_max_rx_pkt_test	eemcs/lte_dev_test.c	/^static int t_dev_max_rx_pkt_test(int argc , char **argv)$/;"	f	file:
t_dev_mb_auto	eemcs/lte_dev_test.c	/^static int t_dev_mb_auto(int argc, char** argv)$/;"	f	file:
t_dev_mb_rw_manual	eemcs/lte_dev_test.c	/^static int t_dev_mb_rw_manual(int argc, char** argv)$/;"	f	file:
t_dev_misalign_loopback	eemcs/lte_dev_test.c	/^static int t_dev_misalign_loopback(int argc, char** argv)$/;"	f	file:
t_dev_network_loopback	eemcs/lte_dev_test.c	/^static int t_dev_network_loopback(int argc, char** argv)$/;"	f	file:
t_dev_normal_int	eemcs/lte_dev_test.c	/^static int t_dev_normal_int(int argc, char** argv)$/;"	f	file:
t_dev_normal_op_dl	eemcs/lte_dev_test.c	/^static int t_dev_normal_op_dl(int argc, char** argv)$/;"	f	file:
t_dev_one_pkt_lb	eemcs/lte_dev_test.c	/^static int t_dev_one_pkt_lb(int argc , char **argv)$/;"	f	file:
t_dev_perf	eemcs/lte_dev_test.c	/^static int t_dev_perf(int argc, char **argv)$/;"	f	file:
t_dev_rand_enqueue_loopback	eemcs/lte_dev_test.c	/^static int t_dev_rand_enqueue_loopback(int argc, char** argv)$/;"	f	file:
t_dev_random_lb	eemcs/lte_dev_test.c	/^static int t_dev_random_lb(int argc , char **argv)$/;"	f	file:
t_dev_read_WCIR	eemcs/lte_dev_test.c	/^static int t_dev_read_WCIR(int argc , char **argv)$/;"	f	file:
t_dev_reset_ulq_dlq	eemcs/lte_dev_test.c	/^static int t_dev_reset_ulq_dlq(int argc, char** argv)$/;"	f	file:
t_dev_rw_reg	eemcs/lte_dev_test.c	/^static int t_dev_rw_reg(int argc, char** argv)$/;"	f	file:
t_dev_rx_basic	eemcs/lte_dev_test.c	/^static int t_dev_rx_basic(int argc , char **argv)$/;"	f	file:
t_dev_rx_big_packet	eemcs/lte_dev_test.c	/^static int t_dev_rx_big_packet(int argc, char** argv)$/;"	f	file:
t_dev_rx_len_fifo_max	eemcs/lte_dev_test.c	/^static int t_dev_rx_len_fifo_max(int argc , char **argv)$/;"	f	file:
t_dev_rx_pkt_cnt_change_test	eemcs/lte_dev_test.c	/^static int t_dev_rx_pkt_cnt_change_test(int argc , char **argv)$/;"	f	file:
t_dev_set_max_rx_pkt	eemcs/lte_dev_test.c	/^static int t_dev_set_max_rx_pkt(int argc , char **argv)$/;"	f	file:
t_dev_set_wd_reset	eemcs/lte_dev_test.c	/^static int t_dev_set_wd_reset(int argc , char **argv)$/;"	f	file:
t_dev_simple_lb	eemcs/lte_dev_test.c	/^static int t_dev_simple_lb(int argc , char **argv)$/;"	f	file:
t_dev_simple_lb_empty_enq	eemcs/lte_dev_test.c	/^static int t_dev_simple_lb_empty_enq(int argc , char **argv)$/;"	f	file:
t_dev_single_allow_len	eemcs/lte_dev_test.c	/^static int t_dev_single_allow_len(int argc, char** argv)$/;"	f	file:
t_dev_single_queue_lb	eemcs/lte_dev_test.c	/^static int t_dev_single_queue_lb(int argc , char **argv)$/;"	f	file:
t_dev_small_pkt_loopback	eemcs/lte_dev_test.c	/^static int t_dev_small_pkt_loopback(int argc, char** argv)$/;"	f	file:
t_dev_stress_random_lb	eemcs/lte_dev_test.c	/^static int t_dev_stress_random_lb(int argc , char **argv)$/;"	f	file:
t_dev_sw_int	eemcs/lte_dev_test.c	/^static int t_dev_sw_int(int argc, char** argv)$/;"	f	file:
t_dev_tcm_lb	eemcs/lte_dev_test.c	/^static int t_dev_tcm_lb(int argc , char **argv)$/;"	f	file:
t_dev_tcm_misalign_lb	eemcs/lte_dev_test.c	/^static int t_dev_tcm_misalign_lb(int argc , char **argv)$/;"	f	file:
t_dev_test_mode_pattern_test	eemcs/lte_dev_test.c	/^static int t_dev_test_mode_pattern_test(int argc , char **argv)$/;"	f	file:
t_dev_test_print	eemcs/lte_dev_test.c	/^static int t_dev_test_print(int argc, char** argv)$/;"	f	file:
t_dev_tx_basic	eemcs/lte_dev_test.c	/^static int t_dev_tx_basic(int argc , char **argv)$/;"	f	file:
t_dev_tx_big_packet	eemcs/lte_dev_test.c	/^static int t_dev_tx_big_packet(int argc, char** argv)$/;"	f	file:
t_dev_tx_multique	eemcs/lte_dev_test.c	/^static int t_dev_tx_multique(int argc , char **argv)$/;"	f	file:
t_dev_txrx_basic	eemcs/lte_dev_test.c	/^static int t_dev_txrx_basic(int argc , char **argv)$/;"	f	file:
t_dev_txrx_bypass	eemcs/lte_dev_test.c	/^static int t_dev_txrx_bypass(int argc, char **argv)$/;"	f	file:
t_dev_txrx_cs_err	eemcs/lte_dev_test.c	/^static int t_dev_txrx_cs_err(int argc , char **argv)$/;"	f	file:
t_dev_ul_allowlen_error	eemcs/lte_dev_test.c	/^static int t_dev_ul_allowlen_error(int argc, char** argv)$/;"	f	file:
t_dev_ul_overflow_err	eemcs/lte_dev_test.c	/^static int t_dev_ul_overflow_err(int argc, char** argv)$/;"	f	file:
t_dev_ulq_random_stop	eemcs/lte_dev_test.c	/^static int t_dev_ulq_random_stop(int argc, char** argv)$/;"	f	file:
t_mhl_status_notifier	mach/mt6795/hiau_ml/hdmi/hdmi_cust.h	/^struct t_mhl_status_notifier{$/;"	s
t_mhl_status_notifier	mach/mt6795/irmn6795_hiau_64/hdmi/hdmi_cust.h	/^struct t_mhl_status_notifier{$/;"	s
t_tick	eemcs/lte_dev_test_at.h	/^	kal_uint32 t_tick; 	\/\/timeout of msec to stop queue$/;"	m	struct:_athif_stopq_tst_cfg
tab_validate	mach/mt6795/mt_spower_data.h	409;"	d
table	mach/mt6795/include/mach/bmt.h	/^    bmt_entry table[MAX_BMT_SIZE];$/;"	m	struct:__anon73
table	mach/mt6795/mt_spower_data.h	/^	int *table[];$/;"	m	struct:spower_raw_s
table_size	mach/mt6795/mt_spower_data.h	/^	int table_size;$/;"	m	struct:spower_raw_s
tag	boot/mt6795/mt_boot.c	/^	u32 tag;$/;"	m	struct:boot_tag_meta_com	file:
tag	boot/mt_boot_common.c	/^	u32 tag;$/;"	m	struct:tag_bootmode	file:
tag	mach/mt6795/include/mach/mt_ptp.h	/^	u32 tag;$/;"	m	struct:devinfo_ptp_tag
tag_bootmode	boot/mt_boot_common.c	/^struct tag_bootmode {$/;"	s	file:
tag_devinfo_data	mach/mt6795/include/mach/mt_devinfo.h	/^struct tag_devinfo_data {$/;"	s
tag_dfo_boot	mach/mt6795/include/mach/dfo_boot.h	/^} tag_dfo_boot;$/;"	t	typeref:struct:__anon80
tail_length	eemcs/eemcs_boot.h	/^    unsigned int	tail_length;$/;"	m	struct:image_info
target	mach/mt6795/mt_cpuidle.c	/^	volatile unsigned int target[256];                  \/* 0x800 *\/$/;"	m	struct:__anon263	file:
target	mach/mt6795/mt_cpuidle64.c	/^	volatile unsigned int target[256];                  \/* 0x800 *\/$/;"	m	struct:__anon8	file:
target	mach/mt6795/mt_dormant.c	/^    volatile unsigned int target[256];                  \/* 0x800 *\/$/;"	m	struct:__anon279	file:
task	mach/mt6795/mt_gpt.c	/^static struct tasklet_struct task[NR_GPTS];$/;"	v	typeref:struct:tasklet_struct	file:
task	mach/mt6795/mt_gpt_ca53.c	/^static struct tasklet_struct task[NR_GPTS];$/;"	v	typeref:struct:tasklet_struct	file:
task_id	dual_ccci/include/ccci_ipc.h	/^    uint32  task_id;            \/* IPC processor internal task id *\/$/;"	m	struct:IPC_MSGSVC_TASKMAP_STRUCT
task_id	eccci/port_ipc.h	/^	unsigned char task_id;$/;"	m	struct:ccci_ipc_ctrl
task_id	eccci/port_ipc.h	/^    u32  task_id;             $/;"	m	struct:ipc_task_id_map
task_id	eemcs/eemcs_ipc.h	/^    uint32  task_id;            \/* IPC processor internal task id *\/$/;"	m	struct:IPC_MSGSVC_TASKMAP_STRUCT
task_sched	mach/mt6795/mt_gpt.c	/^static void task_sched(unsigned long data)$/;"	f	file:
task_sched	mach/mt6795/mt_gpt_ca53.c	/^static void task_sched(unsigned long data)$/;"	f	file:
tasklet	dual_ccci/ccmni_net.c	/^    struct tasklet_struct    tasklet;$/;"	m	struct:__anon353	typeref:struct:__anon353::tasklet_struct	file:
tasklet	dual_ccci/ccmni_v2_net.c	/^    struct tasklet_struct    tasklet;$/;"	m	struct:__anon355	typeref:struct:__anon355::tasklet_struct	file:
tasklet	dual_ccci/include/ccci_md.h	/^    struct tasklet_struct    tasklet;$/;"	m	struct:__anon408	typeref:struct:__anon408::tasklet_struct
tbase_trigger_aee_dump	mach/mt6795/include/mach/mt_secure_api.h	62;"	d
tbd_buf_len	eemcs/lte_dev_test_at.h	/^	kal_uint32 tbd_buf_len;$/;"	m	struct:_athif_dl_tbd_format
tbd_ext_len	eemcs/lte_dev_test_at.h	/^	kal_uint32 tbd_ext_len;$/;"	m	struct:_athif_dl_tbd_format
tbd_format	eemcs/lte_dev_test_at.h	/^	athif_dl_tbd_format_t tbd_format[ATHIF_MAX_TBD_NUM];$/;"	m	struct:_athif_dl_tgpd_format
tbd_num	eemcs/lte_dev_test_at.h	/^	kal_uint32 tbd_num;$/;"	m	struct:_athif_dl_tgpd_format
tciCommandHeader_t	mach/mt6795/include/trustzone/sec/Tlsec/inc/tci.h	/^} tciCommandHeader_t;$/;"	t	typeref:struct:__anon233
tciCommandHeader_t	mach/mt6795/include/trustzone/spi/Tlspi/inc/tci.h	/^} tciCommandHeader_t;$/;"	t	typeref:struct:__anon260
tciCommandHeader_t	mach/mt6795/include/trustzone/utils/tlutils/tci.h	/^} tciCommandHeader_t;$/;"	t	typeref:struct:__anon243
tciCommandId_t	mach/mt6795/include/trustzone/sec/Tlsec/inc/tci.h	/^typedef uint32_t tciCommandId_t;$/;"	t
tciCommandId_t	mach/mt6795/include/trustzone/spi/Tlspi/inc/tci.h	/^typedef uint32_t tciCommandId_t;$/;"	t
tciCommandId_t	mach/mt6795/include/trustzone/utils/tlutils/tci.h	/^typedef uint32_t tciCommandId_t;$/;"	t
tciMessage_t	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^} tciMessage_t;$/;"	t	typeref:struct:__anon241
tciResponseHeader_t	mach/mt6795/include/trustzone/sec/Tlsec/inc/tci.h	/^} tciResponseHeader_t;$/;"	t	typeref:struct:__anon234
tciResponseHeader_t	mach/mt6795/include/trustzone/spi/Tlspi/inc/tci.h	/^} tciResponseHeader_t;$/;"	t	typeref:struct:__anon261
tciResponseHeader_t	mach/mt6795/include/trustzone/utils/tlutils/tci.h	/^} tciResponseHeader_t;$/;"	t	typeref:struct:__anon244
tciResponseId_t	mach/mt6795/include/trustzone/sec/Tlsec/inc/tci.h	/^typedef uint32_t tciResponseId_t;$/;"	t
tciResponseId_t	mach/mt6795/include/trustzone/spi/Tlspi/inc/tci.h	/^typedef uint32_t tciResponseId_t;$/;"	t
tciResponseId_t	mach/mt6795/include/trustzone/utils/tlutils/tci.h	/^typedef uint32_t tciResponseId_t;$/;"	t
tciReturnCode_t	mach/mt6795/include/trustzone/sec/Tlsec/inc/tci.h	/^typedef uint32_t tciReturnCode_t;$/;"	t
tciReturnCode_t	mach/mt6795/include/trustzone/spi/Tlspi/inc/tci.h	/^typedef uint32_t tciReturnCode_t;$/;"	t
tciReturnCode_t	mach/mt6795/include/trustzone/utils/tlutils/tci.h	/^typedef uint32_t tciReturnCode_t;$/;"	t
tciSpiMessage_t	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^} tciSpiMessage_t;$/;"	t	typeref:struct:__anon258
tckdly	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	enum tl_spi_tckdly tckdly;$/;"	m	struct:mt_tl_chip_conf	typeref:enum:mt_tl_chip_conf::tl_spi_tckdly
tdsel	mach/mt6795/include/mach/mt_gpio_base.h	/^	VAL_REGS    tdsel[8];        	\/*0x0A00 ~ 0x0A7F: 128 bytes*\/ $/;"	m	struct:__anon129
tee_secure_request	masp/mt6795/mach/hacc_tee_req.c	/^int tee_secure_request(unsigned int user, unsigned char *data, unsigned int data_size, $/;"	f
temp	mach/mt6795/mt_cpufreq.c	/^	int temp;       \/* degree x 1000 *\/$/;"	m	struct:turbo_mode_cfg	file:
temp	mach/mt6795/mt_cpufreq_64.c	/^	int temp;       $/;"	m	struct:turbo_mode_cfg	file:
temp_command_line	mach/mt6795/mt_devs.c	/^char temp_command_line[1024] = {0};$/;"	v
temp_sensor	mach/mt6795/mt_devs.c	/^struct platform_device temp_sensor = {$/;"	v	typeref:struct:platform_device
temperature_row_s	mach/mt6795/mt_spower_data.h	/^typedef struct temperature_row_s {$/;"	s
test	dual_ccci/ccci_rpc_main.c	/^typedef struct test$/;"	s	file:
test0	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int test0;$/;"	m	struct:hps_ctxt_struct
test0	mach/mt6795/mt_hotplug_strategy_procfs.c	/^PROC_FOPS_RW(test0);$/;"	v
test1	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int test1;$/;"	m	struct:hps_ctxt_struct
test1	mach/mt6795/mt_hotplug_strategy_procfs.c	/^PROC_FOPS_RW(test1);$/;"	v
test2_rx_tail_len	eemcs/lte_dev_test_lib.c	1613;"	d	file:
test_case	aee/aed/aed-debug.c	/^static int test_case;$/;"	v	file:
test_case_idx	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32 test_case_idx;           \/\/ test case indicator currently in progress$/;"	m	struct:EEMCS_FS_UT_SET_st	file:
test_cpu	aee/aed/aed-debug.c	/^static int test_cpu;$/;"	v	file:
test_d2h_mailbox_rd	eemcs/lte_dev_test.c	/^int test_d2h_mailbox_rd(int index, void *pValue) 								$/;"	f
test_exception_callback	eemcs/lte_dev_test.c	/^void test_exception_callback(KAL_UINT32 msgid)$/;"	f
test_exception_msgid	eemcs/lte_dev_test.c	/^volatile unsigned int test_exception_msgid = 99;$/;"	v
test_flie_buf	eemcs/lte_dev_test.c	/^char test_flie_buf[16384]; $/;"	v
test_h2d_mailbox_wr	eemcs/lte_dev_test.c	/^int test_h2d_mailbox_wr(int index, void *pValue) 								$/;"	f
test_init	mach/mt6795/eint.c	/^void test_init()$/;"	f
test_pattern	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_bool test_pattern;            \/\/record test pattern mode or not$/;"	m	struct:imgsensor_struct
test_result	eemcs/lte_hif_sdio.h	/^    KAL_INT16   test_result;$/;"	m	struct:_athif_test_param
test_rx_pkt_cnt_q0	eemcs/lte_hif_sdio.c	/^KAL_UINT32 test_rx_pkt_cnt_q0 = MT_LTE_RXQ0_MAX_PKT_REPORT_NUM;$/;"	v
test_rx_pkt_cnt_q1	eemcs/lte_hif_sdio.c	/^KAL_UINT32 test_rx_pkt_cnt_q1 = MT_LTE_RXQ1_MAX_PKT_REPORT_NUM;$/;"	v
test_rx_pkt_cnt_q2	eemcs/lte_hif_sdio.c	/^KAL_UINT32 test_rx_pkt_cnt_q2 = MT_LTE_RXQ2_MAX_PKT_REPORT_NUM;$/;"	v
test_rx_pkt_cnt_q3	eemcs/lte_hif_sdio.c	/^KAL_UINT32 test_rx_pkt_cnt_q3 = MT_LTE_RXQ3_MAX_PKT_REPORT_NUM;$/;"	v
test_rx_tail_change	eemcs/lte_hif_sdio.c	/^KAL_UINT32 test_rx_tail_change = 1;$/;"	v
test_rx_tail_len	eemcs/lte_hif_sdio.c	59;"	d	file:
test_t	dual_ccci/ccci_rpc_main.c	/^}test_t;$/;"	t	typeref:struct:test	file:
testing_dlq_int	eemcs/lte_hif_sdio.h	/^    KAL_INT16   testing_dlq_int;$/;"	m	struct:_athif_test_param
testing_dlq_pkt_fifo	eemcs/lte_hif_sdio.h	/^    KAL_INT16   testing_dlq_pkt_fifo;$/;"	m	struct:_athif_test_param
testing_error_case	eemcs/lte_hif_sdio.h	/^    KAL_INT16   testing_error_case;$/;"	m	struct:_athif_test_param
testing_fifo_max	eemcs/lte_hif_sdio.h	/^    KAL_INT16   testing_fifo_max;$/;"	m	struct:_athif_test_param
testing_rx_big_packet	eemcs/lte_dev_test.c	/^unsigned int testing_rx_big_packet = 0;$/;"	v
testing_swint	eemcs/lte_dev_test.c	/^volatile bool testing_swint = false;$/;"	v
testing_ulq_count	eemcs/lte_hif_sdio.h	/^    KAL_INT16   testing_ulq_count;$/;"	m	struct:_athif_test_param
tgid	mach/mt6795/include/mach/camera_sysram_imp.h	/^    pid_t   tgid;                   \/\/ process id$/;"	m	struct:__anon122
tgpd_buf_len	eemcs/lte_dev_test_at.h	/^	kal_uint32 tgpd_buf_len;$/;"	m	struct:_athif_dl_tgpd_format
tgpd_dmapool	eccci/modem_cldma.h	/^	struct dma_pool *tgpd_dmapool;$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::dma_pool
tgpd_ext_len	eemcs/lte_dev_test_at.h	/^	kal_uint32 tgpd_ext_len;$/;"	m	struct:_athif_dl_tgpd_format
tgpd_format	eemcs/lte_dev_test_at.h	/^	athif_dl_tgpd_format_t tgpd_format;$/;"	m	struct:_athif_dl_tgpd_cfg
thermal_TS_name	mach/mt6795/include/mach/mt_thermal.h	/^} thermal_TS_name;$/;"	t	typeref:enum:__anon68
thermal_bank_name	mach/mt6795/include/mach/mt_thermal.h	/^} thermal_bank_name;$/;"	t	typeref:enum:__anon67
thermal_pdev	mach/mt6795/mt_devs.c	/^struct platform_device thermal_pdev = {$/;"	v	typeref:struct:platform_device
thermal_protect_limited_power	mach/mt6795/mt_cpufreq.c	/^	unsigned int thermal_protect_limited_power;$/;"	m	struct:mt_cpu_dvfs	file:
thermal_protect_limited_power	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int thermal_protect_limited_power;$/;"	m	struct:mt_cpu_dvfs	file:
thermal_query_cb	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^	wmt_thermal_query_cb thermal_query_cb;$/;"	m	struct:_CMB_STUB_CB_
thermal_sensor_name	mach/mt6795/include/mach/mt_thermal.h	/^} thermal_sensor_name;$/;"	t	typeref:enum:__anon66
thread	mach/mt6795/mt_ptp.c	/^	struct task_struct *thread;$/;"	m	struct:ptp_ctrl	typeref:struct:ptp_ctrl::task_struct	file:
thread	mach/mt6795/mt_ptp_64.c	/^	struct task_struct *thread;$/;"	m	struct:ptp_ctrl	typeref:struct:ptp_ctrl::task_struct	file:
thread_kick_lock	eemcs/lte_dev_test.h	/^	KAL_MUTEX   thread_kick_lock ;$/;"	m	struct:mtlte_dev
throttle	eemcs/lte_dev_test.h	/^	volatile int throttle ;$/;"	m	struct:mtlte_ttydev
tid	aee/aed/aed.h	/^	pid_t tid;$/;"	m	struct:aee_thread_user_stack
time	eemcs/eemcs_statistics.h	/^    struct timeval time;$/;"	m	struct:__anon323	typeref:struct:__anon323::timeval
time	mach/mt6795/include/mach/kdump_sdhc.h	/^    WORD    time;                \/\/ time of last file change$/;"	m	struct:__anon176
timeStampS	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   timeStampS;$/;"	m	struct:__anon208
timeStampUs	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   timeStampUs;$/;"	m	struct:__anon208
time_diff	eemcs/lte_dev_test_lib.c	/^struct timespec time_diff(struct timespec start , struct timespec end)$/;"	f
time_out	dual_ccci/include/ccci_ipc.h	/^    uint32                    time_out;$/;"	m	struct:__anon369
time_out_abort	eemcs/eemcs_boot.c	/^static volatile unsigned int time_out_abort = 0;$/;"	v	file:
timecounter	mach/mt6795/ca53_timer.c	/^static struct timecounter timecounter;$/;"	v	typeref:struct:timecounter	file:
timeout	mach/mt6795/include/mach/isp.h	/^    unsigned long timeout;  \/\/ Timeout for wait irq, uint:ms$/;"	m	struct:mt_isp_wait_irq_s
timeoutUs	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int            timeoutUs;$/;"	m	struct:__anon221
timer	dual_ccci/ccci_tty.c	/^    struct timer_list        timer;$/;"	m	struct:__anon356	typeref:struct:__anon356::timer_list	file:
timer	dual_ccci/ccmni_net.c	/^    struct timer_list    timer;$/;"	m	struct:__anon353	typeref:struct:__anon353::timer_list	file:
timer	dual_ccci/ccmni_v2_net.c	/^    struct timer_list    timer;$/;"	m	struct:__anon355	typeref:struct:__anon355::timer_list	file:
timer	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    struct hrtimer timer;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::hrtimer
timer	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    struct hrtimer timer;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::hrtimer
timer	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    struct hrtimer timer;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::hrtimer
timer	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    struct hrtimer timer;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::hrtimer
timer_data	mach/mt6795/hibernate64.c	/^	unsigned int timer_data[8]; \/* Global timers if the NS world has access to them *\/$/;"	m	struct:ns_hib_core_context	file:
timer_data	mach/mt6795/mt_cpuidle.c	/^	unsigned int timer_data[8]; \/* Global timers if the NS world has access to them *\/$/;"	m	struct:cpu_context	file:
timer_data	mach/mt6795/mt_cpuidle64.c	/^	unsigned long timer_data[8]; \/* Global timers if the NS world has access to them *\/$/;"	m	struct:dmnt_cpu_context	file:
timer_evt	mach/mt6795/ca7_timer.c	/^static struct clock_event_device __percpu **timer_evt;$/;"	v	typeref:struct:__percpu	file:
timer_func	dual_ccci/ccmni_net.c	/^static void timer_func(unsigned long data)$/;"	f	file:
timer_func	dual_ccci/ccmni_v2_net.c	/^static void timer_func(unsigned long data)$/;"	f	file:
timer_handler	mach/mt6795/ca53_timer.c	/^static inline irqreturn_t timer_handler(const int access,$/;"	f	file:
timer_handler	mach/mt6795/ca7_timer.c	/^static irqreturn_t timer_handler(int irq, void *dev_id)$/;"	f	file:
timer_inited	mach/mt6795/eint.c	/^    int timer_inited[EINT_MAX_CHANNEL]; $/;"	m	struct:__anon271	file:
timer_ppi	mach/mt6795/ca7_timer.c	/^static int timer_ppi;$/;"	v	file:
timer_set_mode	mach/mt6795/ca53_timer.c	/^static inline void timer_set_mode(const int access, int mode)$/;"	f	file:
timestamp	mach/mt6795/ca7_timer.c	/^	unsigned long long timestamp;$/;"	m	struct:localtimer_info	file:
timestamp	mach/mt6795/mt_cpuidle.c	/^	volatile u64 timestamp[5];$/;"	m	struct:cpu_context	file:
timestamp	mach/mt6795/mt_cpuidle64.c	/^	volatile u64 timestamp[5];$/;"	m	struct:dmnt_cpu_context	file:
timing	mach/mt6795/include/mach/i2c.h	/^	u32 timing;$/;"	m	struct:mt_i2c_msg
tl_chip_config	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^	struct mt_tl_chip_conf *tl_chip_config;$/;"	m	struct:__anon258	typeref:struct:__anon258::mt_tl_chip_conf
tl_cmd_t	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^} tl_cmd_t;$/;"	t	typeref:struct:__anon256
tl_cmd_t	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^} tl_cmd_t;$/;"	t	typeref:struct:__anon239
tl_cs_idletime	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	uint32_t tl_cs_idletime;$/;"	m	struct:mt_tl_chip_conf
tl_high_time	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	uint32_t tl_high_time;$/;"	m	struct:mt_tl_chip_conf
tl_holdtime	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	uint32_t tl_holdtime;$/;"	m	struct:mt_tl_chip_conf
tl_low_time	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	uint32_t tl_low_time;$/;"	m	struct:mt_tl_chip_conf
tl_rsp_t	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^} tl_rsp_t;$/;"	t	typeref:struct:__anon257
tl_rsp_t	mach/mt6795/include/trustzone/utils/tlutils/tlsecmem_api.h	/^} tl_rsp_t;$/;"	t	typeref:struct:__anon240
tl_setuptime	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	uint32_t tl_setuptime;$/;"	m	struct:mt_tl_chip_conf
tl_spi_cpha	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^enum tl_spi_cpha {$/;"	g
tl_spi_cpol	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^enum tl_spi_cpol {$/;"	g
tl_spi_deassert_mode	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^enum tl_spi_deassert_mode {$/;"	g
tl_spi_endian	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^enum tl_spi_endian {$/;"	g
tl_spi_finish_intr	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^enum tl_spi_finish_intr {$/;"	g
tl_spi_mlsb	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^enum tl_spi_mlsb {$/;"	g
tl_spi_pause_mode	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^enum tl_spi_pause_mode {$/;"	g
tl_spi_tckdly	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^enum tl_spi_tckdly {$/;"	g
tl_spi_transfer_mode	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^enum tl_spi_transfer_mode {$/;"	g
tl_spi_ulthigh	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^enum tl_spi_ulthigh {$/;"	g
tl_ulthgh_thrsh	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	uint32_t tl_ulthgh_thrsh;$/;"	m	struct:mt_tl_chip_conf
tlp_avg	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int tlp_avg;$/;"	m	struct:hps_ctxt_struct
tlp_count	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int tlp_count;$/;"	m	struct:hps_ctxt_struct
tlp_history	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int tlp_history[MAX_TLP_TIMES];$/;"	m	struct:hps_ctxt_struct
tlp_history_index	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int tlp_history_index;$/;"	m	struct:hps_ctxt_struct
tlp_sum	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int tlp_sum;$/;"	m	struct:hps_ctxt_struct
tlp_times	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int tlp_times;$/;"	m	struct:hps_ctxt_struct
tmr_irq	mach/mt6795/mt_gpt_ca53.c	/^	int tmr_irq;$/;"	m	struct:mt_xgpt_timers	file:
tmr_regs	mach/mt6795/mt_gpt_ca53.c	/^	void __iomem *tmr_regs;$/;"	m	struct:mt_xgpt_timers	file:
to	masp/asf/asf_inc/alg_sha1.h	/^    unsigned long to[2];$/;"	m	struct:__anon505
to_id	dual_ccci/include/ccci_ipc.h	/^    uint32                    to_id;$/;"	m	struct:__anon369
to_sysinfo_attribute	mach/mt6795/mt_devs.c	320;"	d	file:
top	aee/common/wdt-atf.c	/^	unsigned long top;$/;"	m	struct:__anon416	file:
top	aee/common/wdt-handler.c	/^	unsigned long top;$/;"	m	struct:__anon418	file:
top_ckmuxsel	mach/mt6795/include/mach/mt_cpufreq.h	/^enum top_ckmuxsel {$/;"	g
total	aee/ipanic/ipanic.h	/^	u32 total;		\/* allocated partition size *\/$/;"	m	struct:ipanic_data_header
total_count	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int           total_count;    $/;"	m	struct:__anon210
total_size	aee/ipanic/ipanic.h	/^    size_t total_size;$/;"	m	struct:ipanic_atf_log_rec
total_smem_size	eccci/modem_ccif.h	/^    unsigned int total_smem_size;$/;"	m	struct:md_ccif_ctrl
tq0_cnt	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	tq0_cnt:8;$/;"	m	struct:SDIO_WTSR0::__anon304::__anon305
tq1_cnt	eemcs/lte_hif_sdio.h	/^          	KAL_UINT32	tq1_cnt:8;$/;"	m	struct:SDIO_WTSR0::__anon304::__anon305
tq2_cnt	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	tq2_cnt:8;$/;"	m	struct:SDIO_WTSR0::__anon304::__anon305
tq3_cnt	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	tq3_cnt:8;            $/;"	m	struct:SDIO_WTSR0::__anon304::__anon305
tq4_cnt	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	tq4_cnt:8;$/;"	m	struct:SDIO_WTSR1::__anon306::__anon307
tq5_cnt	eemcs/lte_hif_sdio.h	/^          	KAL_UINT32	tq5_cnt:8;$/;"	m	struct:SDIO_WTSR1::__anon306::__anon307
tq6_cnt	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	tq6_cnt:8;$/;"	m	struct:SDIO_WTSR1::__anon306::__anon307
tq7_cnt	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	tq7_cnt:8;            $/;"	m	struct:SDIO_WTSR1::__anon306::__anon307
tr_done	eccci/modem_cldma.h	/^	struct ccci_request *tr_done;$/;"	m	struct:md_cd_queue	typeref:struct:md_cd_queue::ccci_request
tr_ring	eccci/modem_cldma.h	/^	struct list_head *tr_ring; $/;"	m	struct:md_cd_queue	typeref:struct:md_cd_queue::list_head
trace	eemcs/eemcs_boot_trace.h	/^    } trace;$/;"	m	struct:EEMCS_BOOT_TRACE_SET_st	typeref:union:EEMCS_BOOT_TRACE_SET_st::__anon315
trace_start_dormant	mach/mt6795/pftracer.c	/^void trace_start_dormant(void)$/;"	f
track_vsram_show	mach/mt6795/mssv.c	/^static ssize_t track_vsram_show(struct device_driver *driver, char *buf)$/;"	f	file:
track_vsram_store	mach/mt6795/mssv.c	/^static ssize_t track_vsram_store(struct device_driver *driver, const char *buf, size_t count)$/;"	f	file:
traffic_monitor	eccci/modem_cldma.h	/^	struct timer_list traffic_monitor;$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::timer_list
traffic_stamp	eccci/modem_cldma.h	/^	unsigned long traffic_stamp;$/;"	m	struct:md_cd_ctrl
transform_whisr_rx_tail	eemcs/lte_hif_sdio.c	/^static void transform_whisr_rx_tail( sdio_whisr_enhance *tail_ptr)$/;"	f	file:
traverse_pkt_list	dual_ccci/ccmni_pfp.c	/^void traverse_pkt_list(complete_ippkt_t *node)$/;"	f
trigger_md_boot	ccci_util/ccci_util_lib_sys.c	/^static int trigger_md_boot(int md_id)$/;"	f	file:
trigger_sw_irq	mach/mt6795/include/mach/irqs.h	47;"	d
trm_wake_lock	dual_ccci/ccci_md_main.c	/^    struct wake_lock    trm_wake_lock;$/;"	m	struct:_md_ctl_block	typeref:struct:_md_ctl_block::wake_lock	file:
trm_wake_lock	eccci/modem_ccif.h	/^    struct wake_lock trm_wake_lock;$/;"	m	struct:md_ccif_ctrl	typeref:struct:md_ccif_ctrl::wake_lock
trm_wake_lock	eccci/modem_cldma.h	/^	struct wake_lock trm_wake_lock;$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::wake_lock
trm_wake_lock	eccci/modem_ut.h	/^	struct wake_lock trm_wake_lock;$/;"	m	struct:md_ut_ctrl	typeref:struct:md_ut_ctrl::wake_lock
trm_wakelock_name	eccci/modem_cldma.h	/^	char   trm_wakelock_name[32];$/;"	m	struct:md_cd_ctrl
trow	mach/mt6795/mt_spower_data.h	/^	trow_t *trow;		\/\/ pointer to temperature row of data$/;"	m	struct:sptab_s
trow	mach/mt6795/mt_spower_data.h	403;"	d
trow_t	mach/mt6795/mt_spower_data.h	/^} trow_t;$/;"	t	typeref:struct:temperature_row_s
try_decode_again	dual_ccci/include/ccmni_pfp.h	/^    int                  try_decode_again;$/;"	m	struct:_packet_info_t
ts_BTS	mach/mt6795/include/mach/mt_thermal.h	/^	unsigned int ts_BTS;$/;"	m	struct:TS_PTPOD
ts_MTS	mach/mt6795/include/mach/mt_thermal.h	/^	unsigned int ts_MTS;$/;"	m	struct:TS_PTPOD
ts_emi_access	mach/mt6795/mt_mcu.c	/^static int ts_emi_access(void){$/;"	f	file:
ts_tran_count	mach/mt6795/mt_mcu.c	/^static int ts_tran_count(void){$/;"	f	file:
tscpu_cancel_thermal_timer	mach/mt6795/mt_idle_64.c	/^tscpu_cancel_thermal_timer(void)$/;"	f
tscpu_start_thermal_timer	mach/mt6795/mt_idle_64.c	/^tscpu_start_thermal_timer(void)$/;"	f
tsize	mach/mt6795/mt_spower_data.h	/^	int tsize;$/;"	m	struct:spower_raw_s
tsize	mach/mt6795/mt_spower_data.h	/^	int tsize;$/;"	m	struct:sptab_s
tsize	mach/mt6795/mt_spower_data.h	408;"	d
tsk_struct_ptr	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    struct task_struct *tsk_struct_ptr;$/;"	m	struct:hps_ctxt_struct	typeref:struct:hps_ctxt_struct::task_struct
ttbr0	mach/mt6795/mt_dormant.c	/^    unsigned ttbr0;$/;"	m	struct:os_state	file:
tty_buf_size	dual_ccci/ccci_tty.c	/^    int                    tty_buf_size;$/;"	m	struct:_tty_ctl_block	file:
tty_call_back_func	dual_ccci/ccci_tty.c	/^static void tty_call_back_func(MD_CALL_BACK_QUEUE *notifier, unsigned long data)$/;"	f	file:
tty_ctl_block_t	dual_ccci/ccci_tty.c	/^}tty_ctl_block_t;$/;"	t	typeref:struct:_tty_ctl_block	file:
tty_ctlb	dual_ccci/ccci_tty.c	/^static tty_ctl_block_t    *tty_ctlb[MAX_MD_NUM];$/;"	v	file:
tty_debug_enable	dual_ccci/ccci_tty.c	/^unsigned int tty_debug_enable[MAX_MD_NUM] = {0}; $/;"	v
tty_instance_t	dual_ccci/ccci_tty.c	/^} tty_instance_t;$/;"	t	typeref:struct:__anon356	file:
tty_notifier	dual_ccci/ccci_tty.c	/^    MD_CALL_BACK_QUEUE    tty_notifier;$/;"	m	struct:_tty_ctl_block	file:
tty_ref	eemcs/lte_dev_test.h	/^	struct tty_struct *tty_ref;$/;"	m	struct:mtlte_ttydev	typeref:struct:mtlte_ttydev::tty_struct
tty_timer_func	dual_ccci/ccci_tty.c	/^void tty_timer_func(unsigned long data)$/;"	f
turbo_mode	mach/mt6795/mt_cpufreq.c	/^	unsigned int turbo_mode;$/;"	m	struct:mt_cpu_dvfs	file:
turbo_mode	mach/mt6795/mt_cpufreq.c	/^enum turbo_mode {$/;"	g	file:
turbo_mode	mach/mt6795/mt_cpufreq_64.c	/^	unsigned int turbo_mode;$/;"	m	struct:mt_cpu_dvfs	file:
turbo_mode	mach/mt6795/mt_cpufreq_64.c	/^enum turbo_mode {$/;"	g	file:
turbo_mode_cfg	mach/mt6795/mt_cpufreq.c	/^struct turbo_mode_cfg {$/;"	s	file:
turbo_mode_cfg	mach/mt6795/mt_cpufreq.c	/^} turbo_mode_cfg[] = {$/;"	v	typeref:struct:turbo_mode_cfg
turbo_mode_cfg	mach/mt6795/mt_cpufreq_64.c	/^struct turbo_mode_cfg {$/;"	s	file:
turbo_mode_cfg	mach/mt6795/mt_cpufreq_64.c	/^} turbo_mode_cfg[] = {$/;"	v	typeref:struct:turbo_mode_cfg
turbo_mode_cpu_callback	mach/mt6795/mt_cpufreq.c	/^static int __cpuinit turbo_mode_cpu_callback(struct notifier_block *nfb,$/;"	f	file:
turbo_mode_cpu_callback	mach/mt6795/mt_cpufreq_64.c	/^static int __cpuinit turbo_mode_cpu_callback(struct notifier_block *nfb,$/;"	f	file:
turbo_mode_cpu_notifier	mach/mt6795/mt_cpufreq.c	/^static struct notifier_block __refdata turbo_mode_cpu_notifier = {$/;"	v	typeref:struct:__refdata	file:
turbo_mode_cpu_notifier	mach/mt6795/mt_cpufreq_64.c	/^static struct notifier_block __refdata turbo_mode_cpu_notifier = {$/;"	v	typeref:struct:__refdata	file:
turn_off_FBB	mach/mt6795/mt_ptp2.c	/^void turn_off_FBB(void)$/;"	f
turn_off_LO	mach/mt6795/mt_ptp2.c	/^void turn_off_LO(void)$/;"	f
turn_off_LO	mach/mt6795/mt_ptp2_64.c	/^void turn_off_LO(void)$/;"	f
turn_off_SPARK	mach/mt6795/mt_ptp2.c	/^void turn_off_SPARK(void)$/;"	f
turn_on_FBB	mach/mt6795/mt_ptp2.c	/^void turn_on_FBB(void)$/;"	f
turn_on_LO	mach/mt6795/mt_ptp2.c	/^void turn_on_LO(void)$/;"	f
turn_on_LO	mach/mt6795/mt_ptp2_64.c	/^void turn_on_LO(void)$/;"	f
turn_on_SPARK	mach/mt6795/mt_ptp2.c	/^void turn_on_SPARK(void)$/;"	f
tv	dual_ccci/ccci_statistics.c	/^    struct timeval    tv;$/;"	m	struct:_ccci_log	typeref:struct:_ccci_log::timeval	file:
tv_out_size	mach/mt6795/include/mach/mt_smi.h	/^    int tv_out_size[2];$/;"	m	struct:__anon169
twam_handler_t	mach/mt6795/include/mach/mt_spm.h	/^typedef void (*twam_handler_t)(struct twam_sig *twamsig);$/;"	t
twam_handler_t	mach/mt6795/include/mach/mt_spm_cpu.h	/^typedef void (*twam_handler_t)(struct twam_sig *twamsig);$/;"	t
twam_sig	mach/mt6795/include/mach/mt_spm.h	/^struct twam_sig {$/;"	s
twam_sig	mach/mt6795/include/mach/mt_spm_cpu.h	/^struct twam_sig {$/;"	s
tx	eemcs/eemcs_ccci.h	/^    KAL_UINT8 tx;$/;"	m	struct:__anon286
tx0_overflow	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	tx0_overflow:1;$/;"	m	struct:SDIO_WASR::__anon300::__anon301
tx1_overflow	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	tx1_overflow:1;$/;"	m	struct:SDIO_WASR::__anon300::__anon301
tx_basic_tst_case_e	eemcs/lte_dev_test_lib.h	/^}tx_basic_tst_case_e;$/;"	t	typeref:enum:_tx_basic_tst_case
tx_buf	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^	const void	*tx_buf;$/;"	m	struct:__anon258
tx_busy_count	eccci/ccci_core.h	/^	unsigned int tx_busy_count;$/;"	m	struct:ccci_port
tx_cb	eemcs/eemcs_ccci.h	/^    EEMCS_CCCI_CALLBACK tx_cb; \/* reserved *\/$/;"	m	struct:__anon286
tx_cb_handle	eemcs/lte_df_main.h	/^    struct mtlte_df_to_dev_callback tx_cb_handle[TXQ_NUM] ;$/;"	m	struct:mtlte_df_core	typeref:struct:mtlte_df_core::mtlte_df_to_dev_callback
tx_ch	eccci/ccci_core.h	/^	CCCI_CH tx_ch;$/;"	m	struct:ccci_port
tx_cnt	eemcs/eemcs_ccci.h	/^    unsigned int tx_cnt:12;$/;"	m	struct:__anon295
tx_comp	conn_md/include/conn_md.h	/^	struct completion tx_comp;$/;"	m	struct:_CONN_MD_STRUCT_	typeref:struct:_CONN_MD_STRUCT_::completion
tx_control	dual_ccci/include/ccci_tty.h	/^    buffer_control_tty_t    tx_control;$/;"	m	struct:__anon358
tx_control	dual_ccci/include/ccmni_net.h	/^    buffer_control_ccmni_t    tx_control;                                \/\/Up Link$/;"	m	struct:__anon412
tx_control	eccci/ccci_ringbuf.h	/^    }    rx_control, tx_control;$/;"	m	struct:ccci_ringbuf	typeref:struct:ccci_ringbuf::__anon462
tx_dma	mach/mt6795/include/trustzone/spi/Tlspi/inc/tlspi_Api.h	/^	uint32_t	tx_dma; \/\/dma_addr_t$/;"	m	struct:__anon258
tx_done_int	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	tx_done_int:1;$/;"	m	struct:SDIO_WHISR::__anon302::__anon303
tx_endian	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	enum tl_spi_endian tx_endian;$/;"	m	struct:mt_tl_chip_conf	typeref:enum:mt_tl_chip_conf::tl_spi_endian
tx_expt_stop	eemcs/lte_hif_sdio.h	/^    KAL_UINT32	tx_expt_stop[TXQ_NUM] ;$/;"	m	struct:HIF_SDIO_HANDLE
tx_history	eccci/modem_cldma.h	/^	struct ccci_header tx_history[CLDMA_TXQ_NUM][PACKET_HISTORY_DEPTH];$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::ccci_header
tx_history_lock	uart/mt6795/platform_uart.c	/^spinlock_t tx_history_lock, rx_history_lock;$/;"	v
tx_history_ptr	eccci/modem_cldma.h	/^	int tx_history_ptr[CLDMA_TXQ_NUM];$/;"	m	struct:md_cd_ctrl
tx_ioc_interval	eccci/modem_cldma.c	/^static int tx_ioc_interval[8] = {1, 1, 1, 2, 16, 2, 1, 1};$/;"	v	file:
tx_lock	eccci/modem_ccif.h	/^    spinlock_t tx_lock; \/\/ lock for the counter, only for Tx$/;"	m	struct:md_ccif_queue
tx_mem_cnt	eemcs/eemcs_ccci.h	/^    KAL_UINT32  tx_mem_cnt;$/;"	m	struct:__anon287
tx_mem_size	eemcs/eemcs_ccci.h	/^    KAL_UINT32  tx_mem_size;$/;"	m	struct:__anon287
tx_mlsb	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	enum tl_spi_mlsb tx_mlsb;$/;"	m	struct:mt_tl_chip_conf	typeref:enum:mt_tl_chip_conf::tl_spi_mlsb
tx_offset	dual_ccci/include/ccci_ipc.h	/^    uint32 tx_offset;$/;"	m	struct:__anon365
tx_perf_hw_limit	eemcs/lte_dev_test_lib.c	/^int tx_perf_hw_limit(unsigned int loop, unsigned int offset, unsigned int pkt_md,$/;"	f
tx_pkt_cnt	eemcs/eemcs_char.h	/^    atomic_t            tx_pkt_cnt;$/;"	m	struct:__anon318
tx_pkt_cnt	eemcs/eemcs_ipc.h	/^    atomic_t            tx_pkt_cnt;$/;"	m	struct:_eemcs_ipc_node_t
tx_pkt_cnt	eemcs/lte_hif_sdio.h	/^	KAL_UINT32	tx_pkt_cnt[TXQ_NUM] ;$/;"	m	struct:HIF_SDIO_HANDLE
tx_queue_buffer_number	eccci/modem_cldma.c	/^static int tx_queue_buffer_number[8] = {16, 16, 16, 256, 256, 64, 16, 2};$/;"	v	file:
tx_queue_buffer_size	eccci/modem_ccif.c	/^static int tx_queue_buffer_size[QUEUE_NUM] = {32*1024, 100*1024,  16*1024, 100*1024, 16*1024, 16*1024, 16*1024, 16*1024,};$/;"	v	file:
tx_queue_info	eemcs/lte_hif_sdio.c	/^static sdio_tx_queue_info tx_queue_info[TXQ_NUM] = {$/;"	v	file:
tx_queue_info_test	eemcs/lte_dev_test_lib.c	/^sdio_tx_queue_info tx_queue_info_test[HIF_MAX_ULQ_NUM] = {$/;"	v
tx_seq_num	eccci/port_net.c	/^	unsigned int tx_seq_num;$/;"	m	struct:netdev_entity	file:
tx_traffic_monitor	eccci/modem_cldma.h	/^	int tx_traffic_monitor[CLDMA_TXQ_NUM];$/;"	m	struct:md_cd_ctrl
tx_type	eemcs/lte_hif_sdio.h	/^            KAL_UINT32	tx_type:3;$/;"	m	struct:SDIO_TX_SDU_HEADER::__anon298::__anon299
tx_waitq	eemcs/eemcs_ccci.h	/^    wait_queue_head_t tx_waitq;$/;"	m	struct:__anon288
tx_waitq	eemcs/eemcs_char.h	/^    wait_queue_head_t   tx_waitq;$/;"	m	struct:__anon318
tx_waitq	eemcs/eemcs_ipc.h	/^    wait_queue_head_t   tx_waitq;$/;"	m	struct:_eemcs_ipc_node_t
tx_wq	eccci/port_ipc.h	/^	wait_queue_head_t tx_wq;$/;"	m	struct:ccci_ipc_ctrl
tx_xmit	eccci/modem_cldma.h	/^	struct ccci_request *tx_xmit;$/;"	m	struct:md_cd_queue	typeref:struct:md_cd_queue::ccci_request
txq	eccci/modem_ccif.h	/^    struct md_ccif_queue txq[QUEUE_NUM];$/;"	m	struct:md_ccif_ctrl	typeref:struct:md_ccif_ctrl::md_ccif_queue
txq	eccci/modem_cldma.h	/^	struct md_cd_queue txq[CLDMA_TXQ_NUM];$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::md_cd_queue
txq	eccci/modem_ut.h	/^	struct md_ut_queue txq[3];$/;"	m	struct:md_ut_ctrl	typeref:struct:md_ut_ctrl::md_ut_queue
txq	eemcs/eemcs_expt.h	/^    EEMCS_EXCEPTION_RECORD txq[SDIO_TX_Q_NUM];$/;"	m	struct:EEMCS_EXCEPTION_SET_st
txq_active	eccci/modem_cldma.h	/^	unsigned short txq_active;$/;"	m	struct:md_cd_ctrl
txq_cfg	eemcs/lte_dev_test_at.h	/^	athif_dl_perf_que_t	txq_cfg[HIF_MAX_ULQ_NUM];$/;"	m	struct:_athif_dl_perf_cfg
txq_exp_index	eccci/ccci_core.h	/^	unsigned char txq_exp_index;$/;"	m	struct:ccci_port
txq_id	eemcs/eemcs_ccci.h	/^    KAL_UINT32 	txq_id;$/;"	m	struct:__anon287
txq_index	eccci/ccci_core.h	/^	unsigned char txq_index;$/;"	m	struct:ccci_port
txrx_enable	eemcs/lte_hif_sdio.h	/^	volatile KAL_UINT32 	txrx_enable ;	$/;"	m	struct:HIF_SDIO_HANDLE
type	aee/ipanic/ipanic.h	/^	u32 type;		\/* data type(0-31) *\/$/;"	m	struct:ipanic_data_header
type	conn_md/include/conn_md_dump.h	/^	CONN_MD_MSG_TYPE type;$/;"	m	struct:_CONN_MD_DMP_MSG_STR_
type	dual_ccci/ccci_mk_node.c	/^    char *type;$/;"	m	struct:_ccci_node	file:
type	dual_ccci/ccci_mk_node.c	/^    char *type;$/;"	m	struct:_ccci_node_type	file:
type	dual_ccci/include/ccci_common.h	/^    ccif_type_t        type;$/;"	m	struct:_ccif_hw_info
type	dual_ccci/include/ccci_layer.h	/^    unsigned int type;$/;"	m	struct:dump_debug_info
type	eccci/ccci_core.h	/^	unsigned int type;$/;"	m	struct:dump_debug_info
type	eemcs/eemcs_boot.h	/^    KAL_UINT32 type;$/;"	m	struct:EEMCS_BOOT_UT_CMD_st
type	eemcs/eemcs_boot.h	/^    int             type;            $/;"	m	struct:image_info
type	eemcs/eemcs_boot_trace.h	/^    EEMCS_BOOT_TRACE_TYPE type;$/;"	m	struct:EEMCS_BOOT_TRACE_SET_st
type	eemcs/eemcs_expt.h	/^	unsigned int type;$/;"	m	struct:dump_debug_info
type	eemcs/eemcs_fs_ut.c	/^    KAL_UINT32 type;                    \/\/ Drive type defined in modem side$/;"	m	struct:EEMCS_FS_TEST_DRIVE_st	file:
type	mach/mt6795/include/mach/hw_watchpoint.h	/^    int type;$/;"	m	struct:wp_event
type	mach/mt6795/include/mach/mt_smi.h	/^	unsigned int type;$/;"	m	struct:__anon166
type	mach/mt6795/mt_clkmgr.c	/^    int type;$/;"	m	struct:pll	file:
type	mach/mt6795/mt_clkmgr.c	/^    int type;$/;"	m	struct:subsys	file:
type	mach/mt6795/mt_clkmgr_64.c	/^    int type;$/;"	m	struct:pll	file:
type	mach/mt6795/mt_clkmgr_64.c	/^    int type;$/;"	m	struct:subsys	file:
type_str	ccci_util/ccci_util_lib_load_img.c	/^static char * type_str[] = {	[md_type_invalid]="invalid", $/;"	v	file:
type_str	eemcs/eemcs_boot.c	/^static char * type_str[] = {	[modem_invalid]=VER_INVALID_STR,$/;"	v	file:
u	eemcs/lte_hif_sdio.h	/^    } u;$/;"	m	struct:SDIO_TX_SDU_HEADER	typeref:union:SDIO_TX_SDU_HEADER::__anon298
u	eemcs/lte_hif_sdio.h	/^    } u;$/;"	m	struct:SDIO_WASR	typeref:union:SDIO_WASR::__anon300
u	eemcs/lte_hif_sdio.h	/^    } u;$/;"	m	struct:SDIO_WHISR	typeref:union:SDIO_WHISR::__anon302
u	eemcs/lte_hif_sdio.h	/^    } u;$/;"	m	struct:SDIO_WTSR0	typeref:union:SDIO_WTSR0::__anon304
u	eemcs/lte_hif_sdio.h	/^    } u;$/;"	m	struct:SDIO_WTSR1	typeref:union:SDIO_WTSR1::__anon306
u32	masp/mt6795/mach/hacc_service.c	/^typedef unsigned int u32;$/;"	t	file:
u4Addr	mach/mt6795/camera_fdvt.c	/^    UINT32 u4Addr[MT6573FDVT_DBUFFREGCNT];$/;"	m	struct:__anon11	file:
u4ColAddr	mach/mt6795/include/mach/mtk_nand.h	/^	u32	u4ColAddr;$/;"	m	struct:NAND_CMD
u4Count	mach/mt6795/include/mach/camera_fdvt.h	/^    unsigned int  u4Count;$/;"	m	struct:__anon95
u4Count	mach/mt6795/include/mach/camera_fdvt.h	/^    unsigned int  u4Count;$/;"	m	struct:__anon96
u4Counter	mach/mt6795/camera_fdvt.c	/^    UINT32 u4Counter;$/;"	m	struct:__anon11	file:
u4Data	mach/mt6795/camera_fdvt.c	/^    UINT32 u4Data[MT6573FDVT_DBUFFREGCNT];$/;"	m	struct:__anon11	file:
u4OOBRowAddr	mach/mt6795/include/mach/mtk_nand.h	/^	u32 u4OOBRowAddr;$/;"	m	struct:NAND_CMD
u4RowAddr	mach/mt6795/include/mach/mtk_nand.h	/^	u32 u4RowAddr;$/;"	m	struct:NAND_CMD
u64	mach/mt6795/mt_cpuidle64.c	/^typedef unsigned long long u64;$/;"	t	file:
u_id	conn_md/include/conn_md.h	/^	uint32 u_id;$/;"	m	struct:_CONN_MD_USER_
uart1_device	mach/mt6795/mt_devs.c	/^static struct amba_device uart1_device =$/;"	v	typeref:struct:amba_device	file:
uart1_shared_mem	dual_ccci/ccci_tty.c	/^    shared_mem_tty_t    *uart1_shared_mem;$/;"	m	struct:_tty_ctl_block	file:
uart2_shared_mem	dual_ccci/ccci_tty.c	/^    shared_mem_tty_t    *uart2_shared_mem;$/;"	m	struct:_tty_ctl_block	file:
uart3_shared_mem	dual_ccci/ccci_tty.c	/^    shared_mem_tty_t    *uart3_shared_mem;$/;"	m	struct:_tty_ctl_block	file:
uart4_shared_mem	dual_ccci/ccci_tty.c	/^    shared_mem_tty_t    *uart4_shared_mem;$/;"	m	struct:_tty_ctl_block	file:
uart_freeze_enable	uart/uart.c	/^static unsigned int uart_freeze_enable[UART_NR] = {0};$/;"	v	file:
uart_gpio_control	uart/uart_cir_pin.c	/^static int uart_gpio_control(int gpio, uint32_t *config)$/;"	f	file:
uart_history	uart/mt6795/platform_uart.c	/^unsigned char uart_history[RECORD_NUMBER][RECORD_LENGTH];$/;"	v
uart_history_cnt	uart/mt6795/platform_uart.c	/^unsigned int uart_history_cnt[RECORD_NUMBER];$/;"	v
uart_irq_number	uart/mt6795/platform_fiq_debugger.c	/^static int uart_irq_number = -1;$/;"	v	file:
uart_rx	dual_ccci/ccmni_net.c	/^    int                    uart_rx;$/;"	m	struct:__anon353	file:
uart_rx	dual_ccci/ccmni_v2_net.c	/^    int                    uart_rx;$/;"	m	struct:__anon355	file:
uart_rx_ack	dual_ccci/ccci_tty.c	/^    int            uart_rx_ack;$/;"	m	struct:__anon356	file:
uart_rx_ack	dual_ccci/ccmni_net.c	/^    int                 uart_rx_ack;$/;"	m	struct:__anon353	file:
uart_rx_ack	dual_ccci/ccmni_v2_net.c	/^    int                    uart_rx_ack;$/;"	m	struct:__anon355	file:
uart_rx_config	uart/uart_cir_pin.c	/^	uint32_t *uart_rx_config;$/;"	m	struct:mtk_uart_port	file:
uart_rx_gpio	uart/uart_cir_pin.c	/^	uint32_t uart_rx_gpio;$/;"	m	struct:mtk_uart_port	file:
uart_rx_history	uart/mt6795/platform_uart.c	/^unsigned char uart_rx_history[RECORD_NUMBER][RECORD_LENGTH];$/;"	v
uart_rx_history_cnt	uart/mt6795/platform_uart.c	/^unsigned int uart_rx_history_cnt[RECORD_NUMBER];$/;"	v
uart_rx_sleep_config	uart/uart_cir_pin.c	/^	uint32_t *uart_rx_sleep_config;$/;"	m	struct:mtk_uart_port	file:
uart_tx	dual_ccci/ccci_tty.c	/^    int            uart_tx;$/;"	m	struct:__anon356	file:
uart_tx	dual_ccci/ccmni_net.c	/^    int                    uart_tx;$/;"	m	struct:__anon353	file:
uart_tx	dual_ccci/ccmni_v2_net.c	/^    int                    uart_tx;$/;"	m	struct:__anon355	file:
uart_tx_ack	dual_ccci/ccmni_net.c	/^    int                    uart_tx_ack;$/;"	m	struct:__anon353	file:
uart_tx_ack	dual_ccci/ccmni_v2_net.c	/^    int                    uart_tx_ack;$/;"	m	struct:__anon355	file:
uart_tx_config	uart/uart_cir_pin.c	/^	uint32_t *uart_tx_config;$/;"	m	struct:mtk_uart_port	file:
uart_tx_gpio	uart/uart_cir_pin.c	/^	uint32_t uart_tx_gpio;$/;"	m	struct:mtk_uart_port	file:
uart_tx_sleep_config	uart/uart_cir_pin.c	/^	uint32_t *uart_tx_sleep_config;$/;"	m	struct:mtk_uart_port	file:
ucDram_Register_Read	mach/mt6795/mt_dramc.c	/^U32 ucDram_Register_Read(unsigned long u4reg_addr)$/;"	f
ucDram_Register_Read	mach/mt6795/mt_dramc_64.c	/^U32 ucDram_Register_Read(unsigned long u4reg_addr)$/;"	f
ucDram_Register_Write	mach/mt6795/mt_dramc.c	/^void ucDram_Register_Write(unsigned long u4reg_addr, unsigned int u4reg_value)$/;"	f
ucDram_Register_Write	mach/mt6795/mt_dramc_64.c	/^void ucDram_Register_Write(unsigned long u4reg_addr, unsigned int u4reg_value)$/;"	f
uchar	masp/asf/asf_inc/sec_typedef.h	/^typedef unsigned char uchar;$/;"	t
uchar	masp/asf/core/alg_aes_export.c	/^typedef unsigned char uchar;$/;"	t	file:
uchar	masp/asf/core/alg_aes_legacy.c	/^typedef unsigned char uchar;$/;"	t	file:
uchar	masp/asf/core/alg_aes_so.c	/^typedef unsigned char uchar;$/;"	t	file:
uchar	masp/asf/core/alg_sha1.c	/^typedef unsigned char uchar;$/;"	t	file:
uchar	masp/asf/crypto/bgn_core.c	/^typedef unsigned char uchar;$/;"	t	file:
uchar	masp/asf/crypto/bgn_io.c	/^typedef unsigned char uchar;$/;"	t	file:
uchar	masp/asf/crypto/bgn_util.c	/^typedef unsigned char uchar;$/;"	t	file:
uchar	masp/asf/crypto/rsa_core.c	/^typedef unsigned char uchar;$/;"	t	file:
uchar	masp/asf/crypto/rsa_util.c	/^typedef unsigned char uchar;$/;"	t	file:
udc_chr	mach/mt6795/mt_devs.c	/^static char udc_chr[32] = {"ABCDEFGHIJKLMNOPQRSTUVWSYZ456789"};$/;"	v	file:
uffs	mach/mt6795/include/mach/mt_fhreg.h	/^static inline unsigned int uffs(unsigned int x)$/;"	f
uint16	conn_md/include/conn_md_exp.h	/^typedef unsigned short uint16;$/;"	t
uint16	dual_ccci/include/ccci_ipc.h	/^typedef unsigned short uint16;$/;"	t
uint16	eemcs/eemcs_ipc.h	/^typedef unsigned short uint16;$/;"	t
uint32	conn_md/include/conn_md_exp.h	/^typedef unsigned int uint32;$/;"	t
uint32	dual_ccci/include/ccci_ipc.h	/^typedef unsigned int uint32;$/;"	t
uint32	eemcs/eemcs_ipc.h	/^typedef unsigned int uint32;$/;"	t
uint32	masp/asf/asf_inc/sec_typedef.h	/^typedef unsigned int uint32;$/;"	t
uint32	masp/asf/core/alg_aes_export.c	/^typedef unsigned int uint32;$/;"	t	file:
uint32	masp/asf/core/alg_aes_legacy.c	/^typedef unsigned int uint32;$/;"	t	file:
uint32	masp/asf/core/alg_aes_so.c	/^typedef unsigned int uint32;$/;"	t	file:
uint32	masp/asf/core/alg_sha1.c	/^typedef unsigned int uint32;$/;"	t	file:
uint32	masp/asf/crypto/bgn_core.c	/^typedef unsigned int uint32;$/;"	t	file:
uint32	masp/asf/crypto/bgn_io.c	/^typedef unsigned int uint32;$/;"	t	file:
uint32	masp/asf/crypto/bgn_util.c	/^typedef unsigned int uint32;$/;"	t	file:
uint32	masp/asf/crypto/rsa_core.c	/^typedef unsigned int uint32;$/;"	t	file:
uint32	masp/asf/crypto/rsa_util.c	/^typedef unsigned int uint32;$/;"	t	file:
uint8	conn_md/include/conn_md_exp.h	/^typedef unsigned char uint8;$/;"	t
uint8	dual_ccci/include/ccci_ipc.h	/^typedef unsigned char uint8;$/;"	t
uint8	eemcs/eemcs_ipc.h	/^typedef unsigned char uint8;$/;"	t
ul_xmit_free_queue	eemcs/lte_df_main.h	/^	struct sk_buff_head ul_xmit_free_queue;$/;"	m	struct:mtlte_df_core	typeref:struct:mtlte_df_core::sk_buff_head
ul_xmit_wait_queue	eemcs/lte_df_main.h	/^	struct sk_buff_head ul_xmit_wait_queue[TXQ_NUM];$/;"	m	struct:mtlte_df_core	typeref:struct:mtlte_df_core::sk_buff_head
ulthigh	mach/mt6795/include/trustzone/spi/Tlspi/inc/spi.h	/^	enum tl_spi_ulthigh ulthigh;$/;"	m	struct:mt_tl_chip_conf	typeref:enum:mt_tl_chip_conf::tl_spi_ulthigh
un_register_to_logic_ch	dual_ccci/ccci_logical.c	/^int un_register_to_logic_ch(int md_id, int ch)$/;"	f
unfinished_skb	eemcs/lte_dev_test.c	/^struct sk_buff *unfinished_skb = NULL;$/;"	v	typeref:struct:sk_buff
unframe_cooked_data	dual_ccci/ccmni_pfp.c	/^unsigned char  unframe_cooked_data[FREE_COOKED_DATA_BUF_SIZE];$/;"	v
unframe_raw_data	dual_ccci/ccmni_pfp.c	/^unsigned char  unframe_raw_data   [FREE_RAW_DATA_BUF_SIZE];$/;"	v
unframe_state	dual_ccci/include/ccmni_pfp.h	/^    enum unframe_state_t unframe_state;$/;"	m	struct:_ccmni_record_t	typeref:enum:_ccmni_record_t::unframe_state_t
unframe_state_t	dual_ccci/include/ccmni_pfp.h	/^enum unframe_state_t$/;"	g
unify_AP_id_2_local_id	dual_ccci/ccci_ipc.c	20;"	d	file:
unify_AP_id_2_local_id	eccci/port_ipc.c	33;"	d	file:
unify_AP_id_2_local_id	eemcs/eemcs_ipc.c	45;"	d	file:
unify_MD_id_2_local_id	dual_ccci/ccci_ipc.c	21;"	d	file:
unify_MD_id_2_local_id	eccci/port_ipc.c	34;"	d	file:
unify_MD_id_2_local_id	eemcs/eemcs_ipc.c	46;"	d	file:
unify_xx_id_2_local_id	dual_ccci/ccci_ipc.c	/^static IPC_MSGSVC_TASKMAP_T *unify_xx_id_2_local_id(uint32 unify_id,int AP)$/;"	f	file:
unify_xx_id_2_local_id	eccci/port_ipc.c	/^static struct ipc_task_id_map *unify_xx_id_2_local_id(u32 unify_id,int AP)$/;"	f	file:
unify_xx_id_2_local_id	eemcs/eemcs_ipc.c	/^static IPC_MSGSVC_TASKMAP_T *unify_xx_id_2_local_id(uint32 unify_id,int AP)$/;"	f	file:
unit	mach/mt6795/include/mach/mtk_mdm_monitor.h	/^		char *unit;$/;"	m	struct:md_info
unlock_md_dormant	dual_ccci/ccci_md_main.c	/^void unlock_md_dormant(int md_id)$/;"	f
unlocked	masp/asf/asf_inc/sec_cfg_v1.h	/^    unsigned char               unlocked;$/;"	m	struct:__anon518
unregister_larb_monitor	mach/mt6795/mt_clkmgr.c	/^EXPORT_SYMBOL(unregister_larb_monitor);$/;"	v
unregister_larb_monitor	mach/mt6795/mt_clkmgr.c	/^void unregister_larb_monitor(struct larb_monitor *handler)$/;"	f
unregister_larb_monitor	mach/mt6795/mt_clkmgr_64.c	/^EXPORT_SYMBOL(unregister_larb_monitor);$/;"	v
unregister_larb_monitor	mach/mt6795/mt_clkmgr_64.c	/^void unregister_larb_monitor(struct larb_monitor *handler)$/;"	f
unregister_monitor	mach/mt6795/mt_mon.c	/^EXPORT_SYMBOL(unregister_monitor);$/;"	v
unregister_monitor	mach/mt6795/mt_mon.c	/^void unregister_monitor(struct mtk_monitor **p_mon)$/;"	f
unregister_pmu	mach/mt6795/pmu_v7.c	/^void unregister_pmu(struct arm_pmu **p_pmu)$/;"	f
up_header	eccci/modem_ccif.h	/^    struct ccci_header up_header;$/;"	m	struct:ccif_sram_layout	typeref:struct:ccif_sram_layout::ccci_header
up_loads_count	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int up_loads_count;$/;"	m	struct:hps_ctxt_struct
up_loads_history	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int up_loads_history[MAX_CPU_UP_TIMES];$/;"	m	struct:hps_ctxt_struct
up_loads_history_index	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int up_loads_history_index;$/;"	m	struct:hps_ctxt_struct
up_loads_sum	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int up_loads_sum;$/;"	m	struct:hps_ctxt_struct
up_threshold	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int up_threshold;$/;"	m	struct:hps_ctxt_struct
up_times	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    unsigned int up_times;$/;"	m	struct:hps_ctxt_struct
upbnd	mach/mt6795/include/mach/mt_freqhopping.h	/^	unsigned int	 upbnd;$/;"	m	struct:freqhopping_ssc
updae_gating_value	mach/mt6795/mt_dramc_64.c	/^void updae_gating_value(unsigned int high_table, unsigned int cha_r0_fine, unsigned int cha_r1_fine, unsigned int chb_r0_fine, unsigned int chb_r1_fine)$/;"	f
update_active_md_sys_state	dual_ccci/ccci_logical.c	/^void update_active_md_sys_state(int md_id, int active)$/;"	f
update_reason_t	mach/mt6795/include/mach/bmt.h	/^} update_reason_t;$/;"	t	typeref:enum:__anon72
update_stat_locked	mach/mt6795/mt_clkmgr.c	/^void update_stat_locked(struct list_head *head, char *name, int op)$/;"	f
update_stat_locked	mach/mt6795/mt_clkmgr_64.c	/^void update_stat_locked(struct list_head *head, char *name, int op)$/;"	f
uplink	eccci/port_ipc.h	/^    u32 uplink;$/;"	m	struct:garbage_filter_header
upmu_adc_chip_list_enum	mach/mt6795/hiau_ml/power/cust_pmic.h	/^} upmu_adc_chip_list_enum;$/;"	t	typeref:enum:__anon20
upmu_adc_chip_list_enum	mach/mt6795/include/mach/pmic_mt6325_sw.h	/^} upmu_adc_chip_list_enum;$/;"	t	typeref:enum:__anon71
upmu_adc_chip_list_enum	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^} upmu_adc_chip_list_enum;$/;"	t	typeref:enum:__anon30
upmu_adc_chl_list_enum	mach/mt6795/hiau_ml/power/cust_pmic.h	/^} upmu_adc_chl_list_enum;$/;"	t	typeref:enum:__anon19
upmu_adc_chl_list_enum	mach/mt6795/irmn6795_hiau_64/power/cust_pmic.h	/^} upmu_adc_chl_list_enum;$/;"	t	typeref:enum:__anon29
upmu_adc_user_list_enum	mach/mt6795/include/mach/pmic_mt6325_sw.h	/^} upmu_adc_user_list_enum;$/;"	t	typeref:enum:__anon70
upmu_adc_user_list_enum	mach/mt6795/include/mach/pmic_mt6331_6332_sw.h	/^} upmu_adc_user_list_enum;$/;"	t	typeref:enum:__anon92
upmu_buck_list_enum	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^}upmu_buck_list_enum;$/;"	t	typeref:enum:__anon134
upmu_buck_profile_entry	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^}upmu_buck_profile_entry;$/;"	t	typeref:struct:__anon138
upmu_buck_vol_enum	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^}upmu_buck_vol_enum, upmu_ldo_vol_enum;$/;"	t	typeref:enum:__anon137
upmu_ldo_list_enum	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^}upmu_ldo_list_enum;$/;"	t	typeref:enum:__anon135
upmu_ldo_profile_entry	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^}upmu_ldo_profile_entry;$/;"	t	typeref:struct:__anon139
upmu_ldo_vol_enum	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^}upmu_buck_vol_enum, upmu_ldo_vol_enum;$/;"	t	typeref:enum:__anon137
usage_cnt	eccci/ccci_core.h	/^	atomic_t usage_cnt;$/;"	m	struct:ccci_port
usb11_dmamask	mach/mt6795/mt_devs.c	/^static u64 usb11_dmamask = DMA_BIT_MASK(32);$/;"	v	file:
usb_data	mach/mt6795/mt_devs.c	/^static struct musb_hdrc_platform_data usb_data = {$/;"	v	typeref:struct:musb_hdrc_platform_data	file:
usb_data_mt65xx	mach/mt6795/mt_devs.c	/^static struct musbfsh_hdrc_platform_data usb_data_mt65xx = {$/;"	v	typeref:struct:musbfsh_hdrc_platform_data	file:
usb_dmamask	mach/mt6795/mt_devs.c	/^static u64 usb_dmamask = DMA_BIT_MASK(32);$/;"	v	file:
usbacm_temp_device	mach/mt6795/mt_devs.c	/^struct platform_device usbacm_temp_device = {$/;"	v	typeref:struct:platform_device
use_bl_fb	mach/mt6795/mt_devs.c	/^static int use_bl_fb = 0;$/;"	v	file:
use_irq	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    s32 use_irq;$/;"	m	struct:goodix_ts_data
use_irq	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    s32 use_irq;$/;"	m	struct:goodix_ts_data
use_irq	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    s32 use_irq;$/;"	m	struct:goodix_ts_data
use_irq	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    s32 use_irq;$/;"	m	struct:goodix_ts_data
usec	conn_md/include/conn_md_dump.h	/^	unsigned int usec;$/;"	m	struct:_CONN_MD_DMP_MSG_STR_
used	aee/ipanic/ipanic.h	/^	u32 used;		\/* valid data size *\/$/;"	m	struct:ipanic_data_header
user	dual_ccci/include/ccci_chrdev.h	/^    atomic_t                user;$/;"	m	struct:_ccci_vir_client
user	dual_ccci/include/ccci_chrdev.h	/^    atomic_t            user;$/;"	m	struct:ccci_dev_client
user	dual_ccci/include/ccci_ipc.h	/^    atomic_t                user;$/;"	m	struct:__anon369
user_defined	mach/mt6795/include/mach/mt_freqhopping.h	/^	unsigned int	user_defined;$/;"	m	struct:__anon86
user_handlers	mach/mt6795/mt_cpuxgpt.c	/^static irqreturn_t(*user_handlers[CPUXGPTNUMBERS]) (int irq, void *dev_id) = {$/;"	v	file:
user_handlers	mach/mt6795/mt_cpuxgpt_ca53.c	/^static irqreturn_t(*user_handlers[CPUXGPTNUMBERS])(int irq, void *dev_id) = {0};$/;"	v	file:
user_list	conn_md/include/conn_md.h	/^	CONN_MD_USER_LIST user_list;$/;"	m	struct:_CONN_MD_STRUCT_
userspace_info	aee/aed/aed-main.c	/^AED_CURRENT_KE_OPEN(userspace_info);$/;"	v
userspace_info	aee/aed/aed-main.c	/^AED_PROC_CURRENT_KE_FOPS(userspace_info);$/;"	v
usif2pl	masp/asf/core/sec_usif_util.c	/^char* usif2pl (char* part_name)$/;"	f
ut_bl_cnt	eemcs/eemcs_boot.h	/^    KAL_UINT32 ut_bl_cnt;$/;"	m	struct:EEMCS_BOOT_SET_st
ut_getbin_size	eemcs/eemcs_boot.h	/^    KAL_UINT32 ut_getbin_size;$/;"	m	struct:EEMCS_BOOT_SET_st
ut_getbin_time	eemcs/eemcs_boot.h	/^    KAL_UINT32 ut_getbin_time;$/;"	m	struct:EEMCS_BOOT_SET_st
ut_h2d_intr	eemcs/eemcs_boot.h	/^    KAL_UINT32 ut_h2d_intr;$/;"	m	struct:EEMCS_BOOT_SET_st
ut_md_xcmd	eemcs/eemcs_boot.c	/^static EEMCS_BOOT_UT_CMD ut_md_xcmd[] = {$/;"	v	file:
ut_port_index	eemcs/eemcs_fs_ut.c	/^    volatile KAL_INT32 ut_port_index;   \/\/ the port indicator currently in operation$/;"	m	struct:EEMCS_FS_UT_SET_st	file:
ut_ret_val	eemcs/eemcs_rpc.h	160;"	d
ut_xcmd_idx	eemcs/eemcs_boot.h	/^    KAL_UINT32 ut_xcmd_idx;$/;"	m	struct:EEMCS_BOOT_SET_st
v1	masp/asf/asf_inc/sec_cfg.h	/^    SECURE_CFG_V1       v1;$/;"	m	union:__anon513
v1	masp/asf/asf_inc/sec_cfg.h	/^    SECURE_IMG_INFO_V1  v1;$/;"	m	union:__anon514
v1	masp/asf/asf_inc/sec_sign_header.h	/^    SEC_IMG_HEADER_V1 v1;$/;"	m	union:__anon510
v2	masp/asf/asf_inc/sec_sign_header.h	/^    SEC_IMG_HEADER_V2 v2;$/;"	m	union:__anon510
v3	masp/asf/asf_inc/sec_cfg.h	/^    SECURE_CFG_V3       v3;$/;"	m	union:__anon513
v3	masp/asf/asf_inc/sec_cfg.h	/^    SECURE_IMG_INFO_V3  v3;$/;"	m	union:__anon514
v3	masp/asf/asf_inc/sec_sign_header.h	/^    SEC_IMG_HEADER_V3 v3;$/;"	m	union:__anon510
v4	masp/asf/asf_inc/sec_sign_header.h	/^    SEC_IMG_HEADER_V4 v4;$/;"	m	union:__anon510
va	masp/asf/asf_inc/sec_sign_header.h	/^    SEC_IMG_HEADER va;$/;"	m	union:__anon510
val	eemcs/eemcs_fs_ut.c	/^   void *val;$/;"	m	struct:FS_CCCI_LV_STRUC	file:
val	mach/mt6795/include/mach/isp.h	/^    unsigned long val;    \/\/ register's value$/;"	m	struct:mt_isp_reg_s
val	mach/mt6795/include/mach/mt_gpio_base.h	/^    unsigned short val;        $/;"	m	struct:__anon128
val	mach/mt6795/include/mach/mt_gpio_ext.h	/^    unsigned short val;        $/;"	m	struct:__anon74
val	mach/mt6795/include/mach/mt_gpio_fpga.h	/^    unsigned short val;        $/;"	m	struct:__anon130
valid	aee/ipanic/ipanic.h	/^	u32 valid;		\/* set to 1 when dump succeded *\/$/;"	m	struct:ipanic_data_header
valid	eemcs/lte_dev_test.c	/^	unsigned int valid;$/;"	m	struct:_allowlen_info	file:
valid	mach/mt6795/include/mach/paniclog.h	/^	int valid;		\/* log is valid if valid == PANICLOG_VALID_PATTERN *\/$/;"	m	struct:paniclog
valid_rank	mach/mt6795/include/mach/emi_mpu.h	/^			bool valid_rank;$/;"	m	struct:basic_dram_setting::__anon84::__anon85
value	aee/ipanic/ipanic_version.h	/^	unsigned value;$/;"	m	struct:ipanic_log_index
value	ccci_util/ccci_util_lib_fo.c	/^	volatile int value;$/;"	m	struct:fos_item	file:
value	mach/mt6795/include/mach/board.h	/^    unsigned int value; $/;"	m	struct:msdc_ett_settings
value	mach/mt6795/include/mach/dfo_boot.h	/^    unsigned long value;        \/\/ kernel dfo value$/;"	m	struct:__anon79
value	mach/mt6795/include/mach/env.h	/^	char *value;$/;"	m	struct:env_ioctl
value	mach/mt6795/include/mach/mt_smi.h	/^    unsigned int       value;$/;"	m	struct:__anon164
value	mach/mt6795/include/mach/mtk_mdm_monitor.h	/^		int value;$/;"	m	struct:md_info
value1	mach/mt6795/include/mach/mt_smi.h	/^    int       value1;$/;"	m	struct:__anon168
value2	mach/mt6795/include/mach/mt_smi.h	/^    int       value2;$/;"	m	struct:__anon168
value_len	mach/mt6795/include/mach/env.h	/^	int value_len;	$/;"	m	struct:env_ioctl
vcore1	mach/mt6795/mt_ptp_64.c	/^unsigned int vcore1;$/;"	v
vcore2	mach/mt6795/mt_ptp_64.c	/^unsigned int vcore2;$/;"	v
vcore_ao_backup	mach/mt6795/mt_cpufreq.c	/^static unsigned int vcore_ao_backup;$/;"	v	file:
vcore_ao_det_ops	mach/mt6795/mt_ptp.c	/^static struct ptp_det_ops vcore_ao_det_ops = {$/;"	v	typeref:struct:ptp_det_ops	file:
vcore_data	mach/mt6795/mt_spower_data.h	/^int vcore_data[][VSIZE*TSIZE+VSIZE+TSIZE] = {$/;"	v
vcore_dvfs_data	mach/mt6795/mt_dramc.c	/^unsigned int __nosavedata vcore_dvfs_data[((FREQREG_SIZE*4) + (PLLGRPREG_SIZE*2) + 2)];$/;"	v
vcore_dvfs_data	mach/mt6795/mt_dramc_64.c	/^unsigned int __nosavedata vcore_dvfs_data[((FREQREG_SIZE*4) + (PLLGRPREG_SIZE*2) + 2)];$/;"	v
vcore_dvfs_info_t	mach/mt6795/include/mach/mt_dramc.h	/^} vcore_dvfs_info_t;$/;"	t	typeref:struct:__anon91
vcore_dvfs_ipi_handler	mach/mt6795/mt_dramc.c	/^void vcore_dvfs_ipi_handler(int id, void *data, unsigned int len)$/;"	f
vcore_pdn_backup	mach/mt6795/mt_cpufreq.c	/^static unsigned int vcore_pdn_backup;$/;"	v	file:
vcore_pdn_backup	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int vcore_pdn_backup;$/;"	v	file:
vcore_pdn_det_ops	mach/mt6795/mt_ptp.c	/^static struct ptp_det_ops vcore_pdn_det_ops = {$/;"	v	typeref:struct:ptp_det_ops	file:
vcore_pmic_to_uv	mach/mt6795/include/mach/mt_vcore_dvfs.h	96;"	d
vcore_ptp_init	mach/mt6795/mt_ptp_64.c	/^arch_initcall(vcore_ptp_init);$/;"	v
vcore_ptp_init	mach/mt6795/mt_ptp_64.c	/^static int __init vcore_ptp_init(void)$/;"	f	file:
vcore_spower_raw	mach/mt6795/mt_spower_data.h	/^spower_raw_t vcore_spower_raw = {$/;"	v
vcore_uv_to_pmic	mach/mt6795/include/mach/mt_vcore_dvfs.h	93;"	d
vcpu_backup	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int vcpu_backup;$/;"	v	file:
vcr	mach/mt6795/mt_dormant.c	/^	unsigned vcr;		\/*         7  Save                                         *\/$/;"	m	struct:__anon276	file:
vcr	mach/mt6795/mt_dormant.c	/^        unsigned vcr;$/;"	m	struct:__anon275	file:
vde_sys_disable_op	mach/mt6795/mt_clkmgr.c	/^static int vde_sys_disable_op(struct subsys *sys)$/;"	f	file:
vde_sys_disable_op	mach/mt6795/mt_clkmgr_64.c	/^static int vde_sys_disable_op(struct subsys *sys)$/;"	f	file:
vde_sys_enable_op	mach/mt6795/mt_clkmgr.c	/^static int vde_sys_enable_op(struct subsys *sys)$/;"	f	file:
vde_sys_enable_op	mach/mt6795/mt_clkmgr_64.c	/^static int vde_sys_enable_op(struct subsys *sys)$/;"	f	file:
vde_sys_ops	mach/mt6795/mt_clkmgr.c	/^static struct subsys_ops vde_sys_ops = {$/;"	v	typeref:struct:subsys_ops	file:
vde_sys_ops	mach/mt6795/mt_clkmgr.c	/^static struct subsys_ops vde_sys_ops;$/;"	v	typeref:struct:subsys_ops	file:
vde_sys_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys_ops vde_sys_ops = {$/;"	v	typeref:struct:subsys_ops	file:
vde_sys_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys_ops vde_sys_ops;$/;"	v	typeref:struct:subsys_ops	file:
vdec_cg_clk_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_clk_ops vdec_cg_clk_ops = {$/;"	v	typeref:struct:cg_clk_ops	file:
vdec_cg_clk_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_clk_ops vdec_cg_clk_ops;$/;"	v	typeref:struct:cg_clk_ops	file:
vdec_cg_clk_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_clk_ops vdec_cg_clk_ops = {$/;"	v	typeref:struct:cg_clk_ops	file:
vdec_cg_clk_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_clk_ops vdec_cg_clk_ops;$/;"	v	typeref:struct:cg_clk_ops	file:
vdec_cg_grp_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_grp_ops vdec_cg_grp_ops = {$/;"	v	typeref:struct:cg_grp_ops	file:
vdec_cg_grp_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_grp_ops vdec_cg_grp_ops;$/;"	v	typeref:struct:cg_grp_ops	file:
vdec_cg_grp_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_grp_ops vdec_cg_grp_ops = {$/;"	v	typeref:struct:cg_grp_ops	file:
vdec_cg_grp_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_grp_ops vdec_cg_grp_ops;$/;"	v	typeref:struct:cg_grp_ops	file:
vdec_clk_get_state_op	mach/mt6795/mt_clkmgr.c	/^static int vdec_clk_get_state_op(struct cg_clk *clk)$/;"	f	file:
vdec_clk_get_state_op	mach/mt6795/mt_clkmgr_64.c	/^static int vdec_clk_get_state_op(struct cg_clk *clk)$/;"	f	file:
vdec_grp_dump_regs_op	mach/mt6795/mt_clkmgr.c	/^static int vdec_grp_dump_regs_op(struct cg_grp *grp, unsigned int *ptr)$/;"	f	file:
vdec_grp_dump_regs_op	mach/mt6795/mt_clkmgr_64.c	/^static int vdec_grp_dump_regs_op(struct cg_grp *grp, unsigned int *ptr)$/;"	f	file:
vdec_grp_get_state_op	mach/mt6795/mt_clkmgr.c	/^static unsigned int vdec_grp_get_state_op(struct cg_grp *grp)$/;"	f	file:
vdec_grp_get_state_op	mach/mt6795/mt_clkmgr_64.c	/^static unsigned int vdec_grp_get_state_op(struct cg_grp *grp)$/;"	f	file:
ven_sys_disable_op	mach/mt6795/mt_clkmgr.c	/^static int ven_sys_disable_op(struct subsys *sys)$/;"	f	file:
ven_sys_disable_op	mach/mt6795/mt_clkmgr_64.c	/^static int ven_sys_disable_op(struct subsys *sys)$/;"	f	file:
ven_sys_enable_op	mach/mt6795/mt_clkmgr.c	/^static int ven_sys_enable_op(struct subsys *sys)$/;"	f	file:
ven_sys_enable_op	mach/mt6795/mt_clkmgr_64.c	/^static int ven_sys_enable_op(struct subsys *sys)$/;"	f	file:
ven_sys_ops	mach/mt6795/mt_clkmgr.c	/^static struct subsys_ops ven_sys_ops = {$/;"	v	typeref:struct:subsys_ops	file:
ven_sys_ops	mach/mt6795/mt_clkmgr.c	/^static struct subsys_ops ven_sys_ops;$/;"	v	typeref:struct:subsys_ops	file:
ven_sys_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys_ops ven_sys_ops = {$/;"	v	typeref:struct:subsys_ops	file:
ven_sys_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct subsys_ops ven_sys_ops;$/;"	v	typeref:struct:subsys_ops	file:
venc_cg_clk_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_clk_ops venc_cg_clk_ops = {$/;"	v	typeref:struct:cg_clk_ops	file:
venc_cg_clk_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_clk_ops venc_cg_clk_ops;$/;"	v	typeref:struct:cg_clk_ops	file:
venc_cg_clk_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_clk_ops venc_cg_clk_ops = {$/;"	v	typeref:struct:cg_clk_ops	file:
venc_cg_clk_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_clk_ops venc_cg_clk_ops;$/;"	v	typeref:struct:cg_clk_ops	file:
venc_cg_grp_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_grp_ops venc_cg_grp_ops = {$/;"	v	typeref:struct:cg_grp_ops	file:
venc_cg_grp_ops	mach/mt6795/mt_clkmgr.c	/^static struct cg_grp_ops venc_cg_grp_ops;$/;"	v	typeref:struct:cg_grp_ops	file:
venc_cg_grp_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_grp_ops venc_cg_grp_ops = {$/;"	v	typeref:struct:cg_grp_ops	file:
venc_cg_grp_ops	mach/mt6795/mt_clkmgr_64.c	/^static struct cg_grp_ops venc_cg_grp_ops;$/;"	v	typeref:struct:cg_grp_ops	file:
venc_clk_get_state_op	mach/mt6795/mt_clkmgr.c	/^static int venc_clk_get_state_op(struct cg_clk *clk)$/;"	f	file:
venc_clk_get_state_op	mach/mt6795/mt_clkmgr_64.c	/^static int venc_clk_get_state_op(struct cg_clk *clk)$/;"	f	file:
venc_grp_dump_regs_op	mach/mt6795/mt_clkmgr.c	/^static int venc_grp_dump_regs_op(struct cg_grp *grp, unsigned int *ptr)$/;"	f	file:
venc_grp_dump_regs_op	mach/mt6795/mt_clkmgr_64.c	/^static int venc_grp_dump_regs_op(struct cg_grp *grp, unsigned int *ptr)$/;"	f	file:
venc_grp_get_state_op	mach/mt6795/mt_clkmgr.c	/^static unsigned int venc_grp_get_state_op(struct cg_grp *grp)$/;"	f	file:
venc_grp_get_state_op	mach/mt6795/mt_clkmgr_64.c	/^static unsigned int venc_grp_get_state_op(struct cg_grp *grp)$/;"	f	file:
venc_size	mach/mt6795/include/mach/mt_smi.h	/^	unsigned int venc_size;$/;"	m	struct:__anon166
ver	mach/mt6795/mt_ptp2.c	/^static CHIP_SW_VER ver = CHIP_SW_VER_01;$/;"	v	file:
ver	mach/mt6795/mt_ptp2_64.c	/^static CHIP_SW_VER ver = CHIP_SW_VER_01;$/;"	v	file:
version	aee/ipanic/ipanic.h	/^	u32 version;		\/* ipanic version *\/$/;"	m	struct:ipanic_header
version	mach/mt6795/include/mach/bmt.h	/^    u8 version;$/;"	m	struct:__anon73
vffLen	uart/uart.c	/^    atomic_t vffLen[UART_NR*UART_VFIFO_NUM];$/;"	m	struct:mtuart_sysobj	file:
vff_en_entry	uart/uart.c	/^struct mtuart_entry vff_en_entry = {$/;"	v	typeref:struct:mtuart_entry
vffsz_entry	uart/uart.c	/^struct mtuart_entry vffsz_entry = {$/;"	v	typeref:struct:mtuart_entry
vfp_data	mach/mt6795/mt_cpuidle.c	/^	unsigned int vfp_data[32*2+8]; $/;"	m	struct:cpu_context	file:
vfp_data	mach/mt6795/mt_cpuidle64.c	/^	unsigned int vfp_data[32*2+8]; $/;"	m	struct:dmnt_cpu_context	file:
vfp_regs	mach/mt6795/mt_dormant.c	/^    unsigned int vfp_regs[34];  \/* Dummy entry for VFP context. *\/$/;"	m	struct:ns_cpu_context	file:
vgpu_backup	mach/mt6795/mt_cpufreq.c	/^static unsigned int vgpu_backup;$/;"	v	file:
vgpu_backup	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int vgpu_backup;$/;"	v	file:
vib_limit	mach/mt6795/a53ml/vibrator/cust_vibrator.h	/^	int	vib_limit;$/;"	m	struct:vibrator_hw
vib_limit	mach/mt6795/hiau_ml/vibrator/cust_vibrator.h	/^	int	vib_limit;$/;"	m	struct:vibrator_hw
vib_limit	mach/mt6795/irmn6795_hiau_64/vibrator/cust_vibrator.h	/^	int	vib_limit;$/;"	m	struct:vibrator_hw
vib_timer	mach/mt6795/a53ml/vibrator/cust_vibrator.h	/^	int	vib_timer;$/;"	m	struct:vibrator_hw
vib_timer	mach/mt6795/hiau_ml/vibrator/cust_vibrator.h	/^	int	vib_timer;$/;"	m	struct:vibrator_hw
vib_timer	mach/mt6795/irmn6795_hiau_64/vibrator/cust_vibrator.h	/^	int	vib_timer;$/;"	m	struct:vibrator_hw
vib_vol	mach/mt6795/a53ml/vibrator/cust_vibrator.h	/^	int	vib_vol;$/;"	m	struct:vibrator_hw
vib_vol	mach/mt6795/hiau_ml/vibrator/cust_vibrator.h	/^	int	vib_vol;$/;"	m	struct:vibrator_hw
vib_vol	mach/mt6795/irmn6795_hiau_64/vibrator/cust_vibrator.h	/^	int	vib_vol;$/;"	m	struct:vibrator_hw
vibrator_hw	mach/mt6795/a53ml/vibrator/cust_vibrator.h	/^struct vibrator_hw {$/;"	s
vibrator_hw	mach/mt6795/hiau_ml/vibrator/cust_vibrator.h	/^struct vibrator_hw {$/;"	s
vibrator_hw	mach/mt6795/irmn6795_hiau_64/vibrator/cust_vibrator.h	/^struct vibrator_hw {$/;"	s
video_decode_codec	mach/mt6795/include/mach/mt_smi.h	/^    int video_decode_codec;$/;"	m	struct:__anon169
video_delay_frame	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.h	/^    kal_uint8  video_delay_frame;    \/\/enter video delay frame num$/;"	m	struct:imgsensor_info_struct
video_encode_codec	mach/mt6795/include/mach/mt_smi.h	/^    int video_encode_codec;$/;"	m	struct:__anon169
video_record_size	mach/mt6795/include/mach/mt_smi.h	/^    int video_record_size[2];$/;"	m	struct:__anon169
vidsr	mach/mt6795/mt_dormant.c	/^	unsigned vidsr;		\/*        42  ignore                                       *\/$/;"	m	struct:__anon276	file:
vir_chr_ctlb	dual_ccci/ccci_chrdev.c	/^static vir_ctl_block_t *vir_chr_ctlb[MAX_MD_NUM];$/;"	v	file:
vir_ctl_block_t	dual_ccci/include/ccci_chrdev.h	/^}vir_ctl_block_t;$/;"	t	typeref:struct:_vir_chr_ctl_block
virt	mach/mt6795/include/mach/hw_watchpoint.h	/^    unsigned int virt;$/;"	m	struct:wp_event
virt	mach/mt6795/include/mach/mt_smi.h	/^    int virt;        $/;"	m	struct:__anon160
virt	mach/mt6795/include/trustzone/m4u/tz_m4u.h	/^    int virt;$/;"	m	struct:__anon248
virt_addr_valid	aee/mrdump/mrdump_mini.c	49;"	d	file:
virt_addr_valid	aee/mrdump/mrdump_mini.c	50;"	d	file:
vlte_backup	mach/mt6795/mt_cpufreq_64.c	/^static unsigned int vlte_backup;$/;"	v	file:
vmem_multimedia_device	mach/mt6795/mt_devs.c	/^static struct platform_device vmem_multimedia_device = {$/;"	v	typeref:struct:platform_device	file:
vol_list	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	upmu_buck_vol_enum vol_list[UPMU_MAX_BUCK_VOL_SEL_NUM];$/;"	m	struct:__anon138
vol_list	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	upmu_ldo_vol_enum vol_list[UPMU_MAX_LDO_VOL_SEL_NUM];$/;"	m	struct:__anon139
vol_list_num	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	kal_uint32 vol_list_num;  \/\/ 1: Means the voltage is fixed, not allow to configure$/;"	m	struct:__anon138
vol_list_num	mach/mt6795/include/mach/pmic_mt6323_sw.h	/^	kal_uint32 vol_list_num;  \/\/ 1: Means the voltage is fixed, not allow to configure$/;"	m	struct:__anon139
volt1	mach/mt6795/include/mach/mt_ptp.h	/^	u32 volt1;$/;"	m	struct:devinfo_ptp_tag
volt2	mach/mt6795/include/mach/mt_ptp.h	/^	u32 volt2;$/;"	m	struct:devinfo_ptp_tag
volt_delta	mach/mt6795/mt_cpufreq.c	/^	int volt_delta; \/* mv            *\/$/;"	m	struct:turbo_mode_cfg	file:
volt_delta	mach/mt6795/mt_cpufreq_64.c	/^	int volt_delta; $/;"	m	struct:turbo_mode_cfg	file:
volt_offset	mach/mt6795/mt_ptp.c	/^	int volt_offset;$/;"	m	struct:ptp_det	file:
volt_offset	mach/mt6795/mt_ptp_64.c	/^	int volt_offset;$/;"	m	struct:ptp_det	file:
volt_tbl	mach/mt6795/mt_ptp.c	/^	unsigned int volt_tbl[NR_FREQ];$/;"	m	struct:ptp_det	file:
volt_tbl	mach/mt6795/mt_ptp_64.c	/^	unsigned int volt_tbl[NR_FREQ];$/;"	m	struct:ptp_det	file:
volt_tbl_init2	mach/mt6795/mt_ptp.c	/^	unsigned int volt_tbl_init2[NR_FREQ];$/;"	m	struct:ptp_det	file:
volt_tbl_init2	mach/mt6795/mt_ptp_64.c	/^	unsigned int volt_tbl_init2[NR_FREQ];$/;"	m	struct:ptp_det	file:
volt_tbl_pmic	mach/mt6795/mt_ptp.c	/^	unsigned int volt_tbl_pmic[NR_FREQ];$/;"	m	struct:ptp_det	file:
volt_tbl_pmic	mach/mt6795/mt_ptp_64.c	/^	unsigned int volt_tbl_pmic[NR_FREQ];$/;"	m	struct:ptp_det	file:
volt_to_buck_volt	mach/mt6795/mt_ptp_64.c	/^static int volt_to_buck_volt(u32 cur_volt, int need)$/;"	f	file:
volt_update	mach/mt6795/mt_ptp.c	/^	int volt_update;$/;"	m	struct:ptp_ctrl	file:
volt_update	mach/mt6795/mt_ptp_64.c	/^	int volt_update;$/;"	m	struct:ptp_ctrl	file:
voltage	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^    kal_int32 voltage;$/;"	m	struct:_BATTERY_PROFILE_STRUC
voltage	mach/mt6795/hiau_ml/power/cust_battery_meter_table.h	/^    kal_int32 voltage;$/;"	m	struct:_R_PROFILE_STRUC
voltage	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^    kal_int32 voltage;$/;"	m	struct:_BATTERY_PROFILE_STRUC
voltage	mach/mt6795/irmn6795_hiau_64/power/cust_battery_meter_table.h	/^    kal_int32 voltage;$/;"	m	struct:_R_PROFILE_STRUC
voltage_row_s	mach/mt6795/mt_spower_data.h	/^typedef struct voltage_row_s {$/;"	s
vrow	mach/mt6795/mt_spower_data.h	/^	vrow_t *vrow; 		\/\/ pointer to voltage row of data$/;"	m	struct:sptab_s
vrow_t	mach/mt6795/mt_spower_data.h	/^} vrow_t;$/;"	t	typeref:struct:voltage_row_s
vsim_sel_enum	dual_ccci/ccci_pmic.c	/^}vsim_sel_enum;$/;"	t	typeref:enum:__anon354	file:
vsize	mach/mt6795/mt_spower_data.h	/^	int vsize;$/;"	m	struct:spower_raw_s
vsize	mach/mt6795/mt_spower_data.h	/^	int vsize;$/;"	m	struct:sptab_s
vsize	mach/mt6795/mt_spower_data.h	407;"	d
w	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   w;       $/;"	m	struct:__anon205
w	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int w; $/;"	m	struct:__anon207
w_buf	eemcs/lte_dev_test.c	/^char w_buf[BUF_SIZE];$/;"	v
wait_dds_stable	mach/mt6795/mt_freqhopping.c	/^static void wait_dds_stable($/;"	f	file:
wait_mb_stepctrl	eemcs/lte_dev_test.c	/^int wait_mb_stepctrl(unsigned int step, unsigned int timeout_us)$/;"	f
wait_mpll_dds_stable	mach/mt6795/mt_freqhopping.c	/^static void wait_mpll_dds_stable($/;"	f	file:
wait_q	dual_ccci/include/ccci_chrdev.h	/^    wait_queue_head_t        wait_q;$/;"	m	struct:_ccci_vir_client
wait_q	dual_ccci/include/ccci_chrdev.h	/^    wait_queue_head_t    wait_q;$/;"	m	struct:ccci_dev_client
wait_queue	mach/mt6795/include/mach/mt_hotplug_strategy_internal.h	/^    wait_queue_head_t wait_queue;$/;"	m	struct:hps_ctxt_struct
wait_time	dual_ccci/include/ccci_md.h	/^    int wait_time;$/;"	m	struct:_modem_exception_exp
waiting_for_crash_ipi	aee/mrdump/mrdump_full.c	/^static atomic_t waiting_for_crash_ipi;$/;"	v	file:
wake_evt_buff	eemcs/lte_hif_sdio.h	/^    volatile KAL_UINT32 wake_evt_buff[RX_BUF_NUM];$/;"	m	struct:HIF_SDIO_HANDLE
wake_evt_lock	eemcs/lte_hif_sdio.h	/^    KAL_MUTEX	wake_evt_lock[RX_BUF_NUM];$/;"	m	struct:HIF_SDIO_HANDLE
wake_lock	dual_ccci/ccci_tty.c	/^    struct wake_lock        wake_lock;$/;"	m	struct:__anon356	typeref:struct:__anon356::wake_lock	file:
wake_lock	dual_ccci/ccmni_net.c	/^    struct wake_lock    wake_lock;$/;"	m	struct:__anon353	typeref:struct:__anon353::wake_lock	file:
wake_lock	dual_ccci/ccmni_v2_net.c	/^    struct wake_lock    wake_lock;$/;"	m	struct:__anon355	typeref:struct:__anon355::wake_lock	file:
wake_reason_t	mach/mt6795/include/mach/mt_spm.h	/^} wake_reason_t;$/;"	t	typeref:enum:__anon76
wake_reason_t	mach/mt6795/include/mach/mt_spm_cpu.h	/^} wake_reason_t;$/;"	t	typeref:enum:__anon141
wakelock_name	dual_ccci/ccci_md_main.c	/^    char                wakelock_name[16];$/;"	m	struct:_md_ctl_block	file:
wakelock_name	dual_ccci/ccci_tty.c	/^    char                wakelock_name[16];$/;"	m	struct:__anon356	file:
wakelock_name	dual_ccci/ccmni_net.c	/^    char                wakelock_name[16];$/;"	m	struct:_ccmni_v1_ctl_block	file:
wakelock_name	dual_ccci/ccmni_v2_net.c	/^    char                    wakelock_name[16];$/;"	m	struct:_ccmni_v2_ctl_block	file:
wakelock_name	eccci/modem_ccif.h	/^    char   wakelock_name[32];$/;"	m	struct:md_ccif_ctrl
wakeup_md	dual_ccci/ccci_md_main.c	/^void wakeup_md(int md_id)$/;"	f
wakeup_rpc_work	dual_ccci/ccci_rpc_main.c	/^static void wakeup_rpc_work(rpc_ctl_block_t* ctl_b)$/;"	f	file:
wakeup_src	eccci/ccci_core.h	/^	atomic_t wakeup_src;$/;"	m	struct:ccci_modem
wakeup_waitq	dual_ccci/include/ccci_chrdev.h	/^    volatile unsigned int    wakeup_waitq;$/;"	m	struct:_ccci_vir_client
wakeup_waitq	dual_ccci/include/ccci_chrdev.h	/^    volatile unsigned int wakeup_waitq;$/;"	m	struct:ccci_dev_client
warm_reset	mach/mt6795/mt_dormant.c	/^    unsigned warm_reset;$/;"	m	struct:system_context	file:
watchpoint_handler	mach/mt6795/hw_watchpoint.c	/^int watchpoint_handler(unsigned long addr, unsigned int fsr, struct pt_regs *regs)$/;"	f
wbn	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   wbn;$/;"	m	struct:__anon205
wcr	mach/mt6795/mt_dormant.c	/^	rw_ops wcr;$/;"	m	struct:__anon278	file:
wcr	mach/mt6795/mt_dormant.c	/^	unsigned wcr[16];	\/*   112-127  Save                                         *\/$/;"	m	struct:__anon276	file:
wcr	mach/mt6795/mt_dormant.c	/^        unsigned wcr[16];$/;"	m	struct:__anon275	file:
wdata_edge	mach/mt6795/include/mach/board.h	/^    unsigned char  wdata_edge;             $/;"	m	struct:msdc_hw
wdatcrctactr_sdr200	mach/mt6795/include/mach/board.h	/^	unsigned char  wdatcrctactr_sdr200;   $/;"	m	struct:msdc_hw
wdatcrctactr_sdr50	mach/mt6795/include/mach/board.h	/^	unsigned char  wdatcrctactr_sdr50;   $/;"	m	struct:msdc_hw
wdsplsel	mach/mt6795/include/mach/board.h	/^    unsigned char  wdsplsel;               $/;"	m	struct:msdc_hw
wdt_atf_hang	aee/aed/aed-debug.c	/^void notrace wdt_atf_hang(void)$/;"	f
wdt_disable_irq	eccci/modem_cldma.c	/^void wdt_disable_irq(struct md_cd_ctrl *md_ctrl)$/;"	f
wdt_enable_irq	eccci/modem_cldma.c	/^void wdt_enable_irq(struct md_cd_ctrl *md_ctrl)$/;"	f
wdt_enabled	eccci/modem_cldma.h	/^	atomic_t wdt_enabled;$/;"	m	struct:md_cd_ctrl
wdt_enter_fiq	aee/common/wdt-atf.c	/^static atomic_t wdt_enter_fiq;$/;"	v	file:
wdt_enter_fiq	aee/common/wdt-handler.c	/^static atomic_t wdt_enter_fiq;$/;"	v	file:
wdt_int	mach/mt6795/include/mach/md32_ipi.h	/^    unsigned int wdt_int       :1;$/;"	m	struct:reg_md32_to_host_ipc
wdt_kick_status	aee/aed/monitor_hang.c	/^static int wdt_kick_status;$/;"	v	file:
wdt_log_buf	aee/common/wdt-atf.c	/^static char wdt_log_buf[WDT_LOG_DEFAULT_SIZE];$/;"	v	file:
wdt_log_buf	aee/common/wdt-handler.c	/^static char wdt_log_buf[WDT_LOG_DEFAULT_SIZE];$/;"	v	file:
wdt_log_length	aee/common/wdt-atf.c	/^static int wdt_log_length;$/;"	v	file:
wdt_log_length	aee/common/wdt-handler.c	/^static int wdt_log_length;$/;"	v	file:
wdt_percpu_log_buf	aee/common/wdt-atf.c	/^static char *wdt_percpu_log_buf[NR_CPUS];$/;"	v	file:
wdt_percpu_log_buf	aee/common/wdt-handler.c	/^static char *wdt_percpu_log_buf[NR_CPUS];$/;"	v	file:
wdt_percpu_log_length	aee/common/wdt-atf.c	/^static int wdt_percpu_log_length[NR_CPUS];$/;"	v	file:
wdt_percpu_log_length	aee/common/wdt-handler.c	/^static int wdt_percpu_log_length[NR_CPUS];$/;"	v	file:
wdt_percpu_preempt_cnt	aee/common/wdt-atf.c	/^static int wdt_percpu_preempt_cnt[NR_CPUS];$/;"	v	file:
wdt_percpu_preempt_cnt	aee/common/wdt-handler.c	/^static int wdt_percpu_preempt_cnt[NR_CPUS];$/;"	v	file:
wdt_percpu_stackframe	aee/common/wdt-atf.c	/^static unsigned long wdt_percpu_stackframe[NR_CPUS][MAX_EXCEPTION_FRAME];$/;"	v	file:
wdt_percpu_stackframe	aee/common/wdt-handler.c	/^static unsigned long wdt_percpu_stackframe[NR_CPUS][MAX_EXCEPTION_FRAME];$/;"	v	file:
wdt_work	eccci/modem_cldma.h	/^	struct work_struct wdt_work;$/;"	m	struct:md_cd_ctrl	typeref:struct:md_cd_ctrl::work_struct
wfar	mach/mt6795/mt_dormant.c	/^	unsigned wfar;		\/*         6  ignore - transient information               *\/$/;"	m	struct:__anon276	file:
wfar	mach/mt6795/mt_dormant.c	/^        unsigned wfar;$/;"	m	struct:__anon275	file:
whisr	eemcs/lte_hif_sdio.h	/^	sdio_whisr		whisr ;$/;"	m	struct:SDIO_ENHANCE_WHISR
whisr_for_rxbuf	eemcs/lte_hif_sdio.h	/^    sdio_whisr_enhance *whisr_for_rxbuf[RX_BUF_NUM];$/;"	m	struct:HIF_SDIO_HANDLE
whtsr0	eemcs/lte_hif_sdio.h	/^	sdio_wtsr0		whtsr0 ;$/;"	m	struct:SDIO_ENHANCE_WHISR
whtsr1	eemcs/lte_hif_sdio.h	/^	sdio_wtsr1		whtsr1 ;$/;"	m	struct:SDIO_ENHANCE_WHISR
wifi_irq	mach/mt6795/hiau_ml/core/board.c	/^static unsigned int wifi_irq = 0;$/;"	v	file:
wifi_irq	mach/mt6795/irmn6795_hiau_64/core/board.c	/^static unsigned int wifi_irq = 0;$/;"	v	file:
wifi_irq_flag	mach/mt6795/hiau_ml/core/board.c	/^static atomic_t wifi_irq_flag;$/;"	v	file:
wifi_irq_flag	mach/mt6795/irmn6795_hiau_64/core/board.c	/^static atomic_t wifi_irq_flag;$/;"	v	file:
wk_tsk	aee/aed/aed-debug.c	/^static struct task_struct *wk_tsk[NR_CPUS];$/;"	v	typeref:struct:task_struct	file:
wmtCcciLogLvl	wmt_ccci/wmt_cfg_parser.c	/^unsigned int wmtCcciLogLvl = WMT_CCCI_LOG_INFO;$/;"	v
wmt_aif_ctrl_cb	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^typedef int (*wmt_aif_ctrl_cb)(CMB_STUB_AIF_X, CMB_STUB_AIF_CTRL);$/;"	t
wmt_ccci_assert	wmt_ccci/wmt_cfg_parser.h	52;"	d
wmt_conf_parse	wmt_ccci/wmt_cfg_parser.c	/^static int wmt_conf_parse(P_WMT_PARSER_CONF_FOR_CCCI pWmtCcci,$/;"	f	file:
wmt_conf_parse_char	wmt_ccci/wmt_cfg_parser.c	/^static int wmt_conf_parse_char(P_WMT_PARSER_CONF_FOR_CCCI pWmtCcci, const struct parse_data *data,$/;"	f	file:
wmt_conf_parse_int	wmt_ccci/wmt_cfg_parser.c	/^static int wmt_conf_parse_int(P_WMT_PARSER_CONF_FOR_CCCI pWmtCcci, const struct parse_data *data,$/;"	f	file:
wmt_conf_parse_pair	wmt_ccci/wmt_cfg_parser.c	/^static int wmt_conf_parse_pair(P_WMT_PARSER_CONF_FOR_CCCI pWmtCcci,$/;"	f	file:
wmt_conf_patch_get	wmt_ccci/wmt_cfg_parser.c	/^static int wmt_conf_patch_get(unsigned char *pPatchName, struct firmware **ppPatch, int padSzBuf)$/;"	f	file:
wmt_conf_patch_put	wmt_ccci/wmt_cfg_parser.c	/^static int wmt_conf_patch_put(struct firmware **ppPatch)$/;"	f	file:
wmt_conf_read_file	wmt_ccci/wmt_cfg_parser.c	/^static int wmt_conf_read_file(void)$/;"	f	file:
wmt_conf_read_file_from_fs	wmt_ccci/wmt_cfg_parser.c	/^static int wmt_conf_read_file_from_fs(unsigned char *pName,$/;"	f	file:
wmt_conf_write_char	wmt_ccci/wmt_cfg_parser.c	/^static char *wmt_conf_write_char(P_WMT_PARSER_CONF_FOR_CCCI pWmtCcci, const struct parse_data *data)$/;"	f	file:
wmt_conf_write_int	wmt_ccci/wmt_cfg_parser.c	/^static char *wmt_conf_write_int(P_WMT_PARSER_CONF_FOR_CCCI pWmtCcci, const struct parse_data *data)$/;"	f	file:
wmt_deep_idle_ctrl_cb	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^typedef int (*wmt_deep_idle_ctrl_cb)(unsigned int);$/;"	t
wmt_do_reset_cb	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^	wmt_func_do_reset wmt_do_reset_cb;$/;"	m	struct:_CMB_STUB_CB_
wmt_func_ctrl_cb	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^typedef void (*wmt_func_ctrl_cb)(unsigned int, unsigned int);$/;"	t
wmt_func_do_reset	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^typedef int (*wmt_func_do_reset)(unsigned int);$/;"	t
wmt_get_coclock_setting_for_ccci	wmt_ccci/wmt_cfg_parser.c	/^EXPORT_SYMBOL(wmt_get_coclock_setting_for_ccci);$/;"	v
wmt_get_coclock_setting_for_ccci	wmt_ccci/wmt_cfg_parser.c	/^unsigned int wmt_get_coclock_setting_for_ccci(void)$/;"	f
wmt_get_drv_status	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^typedef unsigned int (*wmt_get_drv_status)(unsigned int);\/\/for DVFS driver do 1v autok$/;"	t
wmt_gps_lna_enable	wmt_ccci/wmt_cfg_parser.h	/^	unsigned char wmt_gps_lna_enable;$/;"	m	struct:_WMT_CONF_FILE_
wmt_gps_lna_pin	wmt_ccci/wmt_cfg_parser.h	/^	unsigned char wmt_gps_lna_pin;$/;"	m	struct:_WMT_CONF_FILE_
wmt_thermal_query_cb	mach/mt6795/include/mach/mtk_wcn_cmb_stub.h	/^typedef signed long (*wmt_thermal_query_cb)(void);$/;"	t
wmtcfg_fields	wmt_ccci/wmt_cfg_parser.c	/^static const struct parse_data wmtcfg_fields[] = {$/;"	v	typeref:struct:parse_data	file:
work	mach/mt6795/hiau_ml/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    struct work_struct  work;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::work_struct
work	mach/mt6795/hiau_ml/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    struct work_struct  work;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::work_struct
work	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX/tpd_custom_gt9xx.h	/^    struct work_struct  work;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::work_struct
work	mach/mt6795/irmn6795_hiau_64/touchpanel/GT9XX_hotknot/tpd_custom_gt9xx.h	/^    struct work_struct  work;$/;"	m	struct:goodix_ts_data	typeref:struct:goodix_ts_data::work_struct
work_A	mach/mt6795/eint.c	/^struct work_struct work_A;$/;"	v	typeref:struct:work_struct
work_B	mach/mt6795/eint.c	/^struct work_struct work_B;$/;"	v	typeref:struct:work_struct
work_handler_A	mach/mt6795/eint.c	/^void work_handler_A(void *data)$/;"	f
work_handler_B	mach/mt6795/eint.c	/^void work_handler_B(void *data)$/;"	f
worker	eccci/modem_ccif.h	/^    struct workqueue_struct *worker;$/;"	m	struct:md_ccif_queue	typeref:struct:md_ccif_queue::workqueue_struct
worker	eccci/modem_cldma.h	/^	struct workqueue_struct *worker;$/;"	m	struct:md_cd_queue	typeref:struct:md_cd_queue::workqueue_struct
world_phone_md_count	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       world_phone_md_count;   \/* for secro v5 format to support world phone case *\/$/;"	m	struct:__anon481
world_phone_support	masp/asf/asf_inc/sec_secroimg.h	/^    unsigned char                       world_phone_support;    \/* for secro v5 format to support world phone case *\/$/;"	m	struct:__anon481
wp_event	mach/mt6795/hw_watchpoint.c	/^ struct wp_event wp_event;$/;"	v	typeref:struct:wp_event
wp_event	mach/mt6795/include/mach/hw_watchpoint.h	/^struct wp_event$/;"	s
wp_events	mach/mt6795/hw_watchpoint.c	/^static struct wp_event wp_events[MAX_NR_WATCH_POINT];$/;"	v	typeref:struct:wp_event	file:
wp_handler	mach/mt6795/include/mach/hw_watchpoint.h	/^typedef int (*wp_handler)(unsigned int addr);$/;"	t
wp_lock	mach/mt6795/hw_watchpoint.c	/^static spinlock_t wp_lock;$/;"	v	file:
wpen	mach/mt6795/include/mach/dma.h	/^    int wpen;$/;"	m	struct:mt_gdma_conf
wplen	mach/mt6795/include/mach/dma.h	/^    unsigned int wplen;$/;"	m	struct:mt_gdma_conf
wpsd	mach/mt6795/include/mach/dma.h	/^    int wpsd;$/;"	m	struct:mt_gdma_conf
wpto	mach/mt6795/include/mach/dma.h	/^    unsigned int wpto;$/;"	m	struct:mt_gdma_conf
wq	mach/mt6795/mt_ptp.c	/^	wait_queue_head_t wq;$/;"	m	struct:ptp_ctrl	file:
wq	mach/mt6795/mt_ptp_64.c	/^	wait_queue_head_t wq;$/;"	m	struct:ptp_ctrl	file:
write	dual_ccci/include/ccci_tty.h	/^    unsigned write;$/;"	m	struct:__anon357
write	eccci/ccci_ringbuf.h	/^        unsigned int write;$/;"	m	struct:ccci_ringbuf::__anon462
write	mach/mt6795/mt_dormant.c	/^	void (*write) (unsigned);$/;"	m	struct:__anon277	file:
write_buffer	dual_ccci/ccmni_net.c	/^    unsigned char        write_buffer [CCMNI_MTU + 4];$/;"	m	struct:__anon353	file:
write_cmos_sensor	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static void write_cmos_sensor(kal_uint32 addr, kal_uint32 para)$/;"	f	file:
write_cmos_sensor_otp	mach/mt6795/irmn6795_hiau_64/imgsensor/t4ka7_mipi_raw/t4ka7mipiraw_Sensor.c	/^static int write_cmos_sensor_otp(kal_uint32 addr, kal_uint32 para)$/;"	f	file:
write_cntp_ctl	mach/mt6795/ca7_timer.c	66;"	d	file:
write_cntp_ctl	mach/mt6795/cpu_dormant.S	/^write_cntp_ctl:$/;"	l
write_cntp_cval	mach/mt6795/ca7_timer.c	84;"	d	file:
write_cntp_tval	mach/mt6795/ca7_timer.c	101;"	d	file:
write_cntpctl	mach/mt6795/mt_cpuidle.c	185;"	d	file:
write_cntpctl	mach/mt6795/mt_cpuidle64.c	215;"	d	file:
write_dbg_bcr0	mach/mt6795/cpu_dormant.S	/^write_dbg_bcr0:$/;"	l
write_dbg_bcr1	mach/mt6795/cpu_dormant.S	/^write_dbg_bcr1:$/;"	l
write_dbg_bcr10	mach/mt6795/cpu_dormant.S	/^write_dbg_bcr10:$/;"	l
write_dbg_bcr11	mach/mt6795/cpu_dormant.S	/^write_dbg_bcr11:$/;"	l
write_dbg_bcr12	mach/mt6795/cpu_dormant.S	/^write_dbg_bcr12:$/;"	l
write_dbg_bcr13	mach/mt6795/cpu_dormant.S	/^write_dbg_bcr13:$/;"	l
write_dbg_bcr14	mach/mt6795/cpu_dormant.S	/^write_dbg_bcr14:$/;"	l
write_dbg_bcr15	mach/mt6795/cpu_dormant.S	/^write_dbg_bcr15:$/;"	l
write_dbg_bcr2	mach/mt6795/cpu_dormant.S	/^write_dbg_bcr2:$/;"	l
write_dbg_bcr3	mach/mt6795/cpu_dormant.S	/^write_dbg_bcr3:$/;"	l
write_dbg_bcr4	mach/mt6795/cpu_dormant.S	/^write_dbg_bcr4:$/;"	l
write_dbg_bcr5	mach/mt6795/cpu_dormant.S	/^write_dbg_bcr5:$/;"	l
write_dbg_bcr6	mach/mt6795/cpu_dormant.S	/^write_dbg_bcr6:$/;"	l
write_dbg_bcr7	mach/mt6795/cpu_dormant.S	/^write_dbg_bcr7:$/;"	l
write_dbg_bcr8	mach/mt6795/cpu_dormant.S	/^write_dbg_bcr8:$/;"	l
write_dbg_bcr9	mach/mt6795/cpu_dormant.S	/^write_dbg_bcr9:$/;"	l
write_dbg_bvr0	mach/mt6795/cpu_dormant.S	/^write_dbg_bvr0:$/;"	l
write_dbg_bvr1	mach/mt6795/cpu_dormant.S	/^write_dbg_bvr1:$/;"	l
write_dbg_bvr10	mach/mt6795/cpu_dormant.S	/^write_dbg_bvr10:$/;"	l
write_dbg_bvr11	mach/mt6795/cpu_dormant.S	/^write_dbg_bvr11:$/;"	l
write_dbg_bvr12	mach/mt6795/cpu_dormant.S	/^write_dbg_bvr12:$/;"	l
write_dbg_bvr13	mach/mt6795/cpu_dormant.S	/^write_dbg_bvr13:$/;"	l
write_dbg_bvr14	mach/mt6795/cpu_dormant.S	/^write_dbg_bvr14:$/;"	l
write_dbg_bvr15	mach/mt6795/cpu_dormant.S	/^write_dbg_bvr15:$/;"	l
write_dbg_bvr2	mach/mt6795/cpu_dormant.S	/^write_dbg_bvr2:$/;"	l
write_dbg_bvr3	mach/mt6795/cpu_dormant.S	/^write_dbg_bvr3:$/;"	l
write_dbg_bvr4	mach/mt6795/cpu_dormant.S	/^write_dbg_bvr4:$/;"	l
write_dbg_bvr5	mach/mt6795/cpu_dormant.S	/^write_dbg_bvr5:$/;"	l
write_dbg_bvr6	mach/mt6795/cpu_dormant.S	/^write_dbg_bvr6:$/;"	l
write_dbg_bvr7	mach/mt6795/cpu_dormant.S	/^write_dbg_bvr7:$/;"	l
write_dbg_bvr8	mach/mt6795/cpu_dormant.S	/^write_dbg_bvr8:$/;"	l
write_dbg_bvr9	mach/mt6795/cpu_dormant.S	/^write_dbg_bvr9:$/;"	l
write_dbg_bxvr0	mach/mt6795/cpu_dormant.S	/^write_dbg_bxvr0:$/;"	l
write_dbg_bxvr1	mach/mt6795/cpu_dormant.S	/^write_dbg_bxvr1:$/;"	l
write_dbg_bxvr10	mach/mt6795/cpu_dormant.S	/^write_dbg_bxvr10:$/;"	l
write_dbg_bxvr11	mach/mt6795/cpu_dormant.S	/^write_dbg_bxvr11:$/;"	l
write_dbg_bxvr12	mach/mt6795/cpu_dormant.S	/^write_dbg_bxvr12:$/;"	l
write_dbg_bxvr13	mach/mt6795/cpu_dormant.S	/^write_dbg_bxvr13:$/;"	l
write_dbg_bxvr14	mach/mt6795/cpu_dormant.S	/^write_dbg_bxvr14:$/;"	l
write_dbg_bxvr15	mach/mt6795/cpu_dormant.S	/^write_dbg_bxvr15:$/;"	l
write_dbg_bxvr2	mach/mt6795/cpu_dormant.S	/^write_dbg_bxvr2:$/;"	l
write_dbg_bxvr3	mach/mt6795/cpu_dormant.S	/^write_dbg_bxvr3:$/;"	l
write_dbg_bxvr4	mach/mt6795/cpu_dormant.S	/^write_dbg_bxvr4:$/;"	l
write_dbg_bxvr5	mach/mt6795/cpu_dormant.S	/^write_dbg_bxvr5:$/;"	l
write_dbg_bxvr6	mach/mt6795/cpu_dormant.S	/^write_dbg_bxvr6:$/;"	l
write_dbg_bxvr7	mach/mt6795/cpu_dormant.S	/^write_dbg_bxvr7:$/;"	l
write_dbg_bxvr8	mach/mt6795/cpu_dormant.S	/^write_dbg_bxvr8:$/;"	l
write_dbg_bxvr9	mach/mt6795/cpu_dormant.S	/^write_dbg_bxvr9:$/;"	l
write_dbg_claimset	mach/mt6795/cpu_dormant.S	/^write_dbg_claimset:$/;"	l
write_dbg_dscrext	mach/mt6795/cpu_dormant.S	/^write_dbg_dscrext:$/;"	l
write_dbg_dtrrxext	mach/mt6795/cpu_dormant.S	/^write_dbg_dtrrxext: $/;"	l
write_dbg_dtrtxext	mach/mt6795/cpu_dormant.S	/^write_dbg_dtrtxext:$/;"	l
write_dbg_osdlr	mach/mt6795/cpu_dormant.S	/^write_dbg_osdlr:    $/;"	l
write_dbg_oslar	mach/mt6795/cpu_dormant.S	/^write_dbg_oslar:    $/;"	l
write_dbg_vcr	mach/mt6795/cpu_dormant.S	/^write_dbg_vcr:$/;"	l
write_dbg_wcr0	mach/mt6795/cpu_dormant.S	/^write_dbg_wcr0:$/;"	l
write_dbg_wcr1	mach/mt6795/cpu_dormant.S	/^write_dbg_wcr1:$/;"	l
write_dbg_wcr10	mach/mt6795/cpu_dormant.S	/^write_dbg_wcr10:$/;"	l
write_dbg_wcr11	mach/mt6795/cpu_dormant.S	/^write_dbg_wcr11:$/;"	l
write_dbg_wcr12	mach/mt6795/cpu_dormant.S	/^write_dbg_wcr12:$/;"	l
write_dbg_wcr13	mach/mt6795/cpu_dormant.S	/^write_dbg_wcr13:$/;"	l
write_dbg_wcr14	mach/mt6795/cpu_dormant.S	/^write_dbg_wcr14:$/;"	l
write_dbg_wcr15	mach/mt6795/cpu_dormant.S	/^write_dbg_wcr15:$/;"	l
write_dbg_wcr2	mach/mt6795/cpu_dormant.S	/^write_dbg_wcr2:$/;"	l
write_dbg_wcr3	mach/mt6795/cpu_dormant.S	/^write_dbg_wcr3:$/;"	l
write_dbg_wcr4	mach/mt6795/cpu_dormant.S	/^write_dbg_wcr4:$/;"	l
write_dbg_wcr5	mach/mt6795/cpu_dormant.S	/^write_dbg_wcr5:$/;"	l
write_dbg_wcr6	mach/mt6795/cpu_dormant.S	/^write_dbg_wcr6:$/;"	l
write_dbg_wcr7	mach/mt6795/cpu_dormant.S	/^write_dbg_wcr7:$/;"	l
write_dbg_wcr8	mach/mt6795/cpu_dormant.S	/^write_dbg_wcr8:$/;"	l
write_dbg_wcr9	mach/mt6795/cpu_dormant.S	/^write_dbg_wcr9:$/;"	l
write_dbg_wfar	mach/mt6795/cpu_dormant.S	/^write_dbg_wfar:$/;"	l
write_dbg_wvr0	mach/mt6795/cpu_dormant.S	/^write_dbg_wvr0:$/;"	l
write_dbg_wvr1	mach/mt6795/cpu_dormant.S	/^write_dbg_wvr1:$/;"	l
write_dbg_wvr10	mach/mt6795/cpu_dormant.S	/^write_dbg_wvr10:$/;"	l
write_dbg_wvr11	mach/mt6795/cpu_dormant.S	/^write_dbg_wvr11:$/;"	l
write_dbg_wvr12	mach/mt6795/cpu_dormant.S	/^write_dbg_wvr12:$/;"	l
write_dbg_wvr13	mach/mt6795/cpu_dormant.S	/^write_dbg_wvr13:$/;"	l
write_dbg_wvr14	mach/mt6795/cpu_dormant.S	/^write_dbg_wvr14:$/;"	l
write_dbg_wvr15	mach/mt6795/cpu_dormant.S	/^write_dbg_wvr15:$/;"	l
write_dbg_wvr2	mach/mt6795/cpu_dormant.S	/^write_dbg_wvr2:$/;"	l
write_dbg_wvr3	mach/mt6795/cpu_dormant.S	/^write_dbg_wvr3:$/;"	l
write_dbg_wvr4	mach/mt6795/cpu_dormant.S	/^write_dbg_wvr4:$/;"	l
write_dbg_wvr5	mach/mt6795/cpu_dormant.S	/^write_dbg_wvr5:$/;"	l
write_dbg_wvr6	mach/mt6795/cpu_dormant.S	/^write_dbg_wvr6:$/;"	l
write_dbg_wvr7	mach/mt6795/cpu_dormant.S	/^write_dbg_wvr7:$/;"	l
write_dbg_wvr8	mach/mt6795/cpu_dormant.S	/^write_dbg_wvr8:$/;"	l
write_dbg_wvr9	mach/mt6795/cpu_dormant.S	/^write_dbg_wvr9:$/;"	l
write_dbgdscr	mach/mt6795/include/mach/mt_dbg_v71.h	/^inline void write_dbgdscr(unsigned key)$/;"	f
write_dbgosdlr	mach/mt6795/include/mach/mt_dbg_v71.h	/^inline unsigned write_dbgosdlr(unsigned data)$/;"	f
write_dbgoslar	mach/mt6795/include/mach/mt_dbg_v71.h	/^inline void write_dbgoslar(unsigned key)$/;"	f
write_lock	ccci_util/ccci_private_log.c	/^	spinlock_t write_lock;$/;"	m	struct:ccci_ring_buffer	file:
write_pen_release	mach/mt6795/mt-smp.c	/^static void __cpuinit write_pen_release(int val)$/;"	f	file:
write_pos	ccci_util/ccci_private_log.c	/^	unsigned int write_pos;$/;"	m	struct:ccci_ring_buffer	file:
write_room	eccci/ccci_core.h	/^	int (*write_room)(struct ccci_modem *md, unsigned char txqno);$/;"	m	struct:ccci_modem_ops
write_to_ring_buffer	dual_ccci/ccci_ipc.c	/^static int write_to_ring_buffer(int md_id, uint8 *data, int count, IPC_TASK *task, BUFF *ipc_buffer)$/;"	f	file:
write_wait_queue	dual_ccci/include/ccci_ipc.h	/^    wait_queue_head_t        write_wait_queue;$/;"	m	struct:__anon369
write_waitq	dual_ccci/ccci_tty.c	/^    wait_queue_head_t        write_waitq;$/;"	m	struct:__anon356	file:
writer	wmt_ccci/wmt_cfg_parser.c	/^	char *(*writer) (P_WMT_PARSER_CONF_FOR_CCCI pWmtCcci, const struct parse_data *data);$/;"	m	struct:parse_data	file:
writing_reg	mach/mt6795/isp.c	/^static atomic_t writing_reg;$/;"	v	file:
wvr	mach/mt6795/mt_dormant.c	/^	rw_ops wvr;$/;"	m	struct:__anon278	file:
wvr	mach/mt6795/mt_dormant.c	/^	unsigned wvr[16];	\/*    96-111  Save                                         *\/$/;"	m	struct:__anon276	file:
wvr	mach/mt6795/mt_dormant.c	/^        unsigned wvr[16];$/;"	m	struct:__anon275	file:
x	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int x; $/;"	m	struct:__anon207
x	mach/mt6795/swsusp.S	/^x:				; \\$/;"	l
x	mach/mt6795/swsusp.S	/^x:$/;"	l
xbar_setting_show	mach/mt6795/mt_cci400.c	/^static ssize_t xbar_setting_show(struct device_driver *driver, char *buf)$/;"	f	file:
xbar_setting_store	mach/mt6795/mt_cci400.c	/^static ssize_t xbar_setting_store(struct device_driver *driver, const char *buf,$/;"	f	file:
xcmd	eemcs/eemcs_boot.h	/^        XBOOT_CMD xcmd;$/;"	m	union:EEMCS_BOOT_UT_CMD_st::__anon337
xcmd	eemcs/eemcs_boot_trace.h	/^        XBOOT_CMD xcmd;$/;"	m	union:EEMCS_BOOT_TRACE_SET_st::__anon315
xcmd_bufsize	eemcs/eemcs_boot.h	/^        XBOOT_CMD_BUFSIZE xcmd_bufsize;$/;"	m	union:EEMCS_BOOT_UT_CMD_st::__anon337
xcmd_getbin	eemcs/eemcs_boot.h	/^        XBOOT_CMD_GETBIN xcmd_getbin;$/;"	m	union:EEMCS_BOOT_UT_CMD_st::__anon337
xcmd_getbin	eemcs/eemcs_boot_trace.h	/^        XBOOT_CMD_GETBIN xcmd_getbin;$/;"	m	union:EEMCS_BOOT_TRACE_SET_st::__anon315
xfered_len	eemcs/lte_dev_test_lib.h	/^	unsigned int xfered_len;$/;"	m	struct:_recv_fragment_ctrl
xfered_pkt_idx	eemcs/lte_dev_test_lib.h	/^	unsigned int xfered_pkt_idx;$/;"	m	struct:_recv_fragment_ctrl
xgpt_boot_up_time	mach/mt6795/mt_gpt.c	/^static unsigned int xgpt_boot_up_time(void)$/;"	f	file:
xgpt_boot_up_time	mach/mt6795/mt_gpt_ca53.c	/^static unsigned int xgpt_boot_up_time(void)$/;"	f	file:
xgpt_cmd_proc_fops	mach/mt6795/mt_gpt.c	/^static const struct file_operations xgpt_cmd_proc_fops = {$/;"	v	typeref:struct:file_operations	file:
xgpt_timers	mach/mt6795/mt_gpt_ca53.c	/^static struct mt_xgpt_timers xgpt_timers;$/;"	v	typeref:struct:mt_xgpt_timers	file:
xsize	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int   xsize;   $/;"	m	struct:__anon205
y	mach/mt6795/include/mach/camera_isp.h	/^    unsigned int y; $/;"	m	struct:__anon207
zlog	mach/mt6795/mt_cpuidle.c	220;"	d	file:
zlog	mach/mt6795/mt_cpuidle64.c	251;"	d	file:
