

================================================================
== Vitis HLS Report for 'export_output_buffer_c1'
================================================================
* Date:           Thu Nov  2 02:40:14 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   222642|   222730|  2.226 ms|  2.227 ms|  222642|  222730|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_export_output_buffer_c1_Pipeline_RELU_fu_318   |export_output_buffer_c1_Pipeline_RELU   |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_export_output_buffer_c1_Pipeline_RELU1_fu_326  |export_output_buffer_c1_Pipeline_RELU1  |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------+---------+---------+---------------+-----------+-----------+------+----------+
        |           |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+---------------+-----------+-----------+------+----------+
        |- EXPORT   |   185712|   185776|  23214 ~ 23222|          -|          -|     8|        no|
        | + BH      |    23211|    23218|           2579|          -|          -|     9|        no|
        |  ++ BH.1  |      765|      765|              3|          -|          -|   255|        no|
        |  ++ BH.2  |      765|      765|              3|          -|          -|   255|        no|
        |- CLEAR    |    36928|    36952|    4616 ~ 4619|          -|          -|     8|        no|
        | + BH      |     4614|     4616|            769|          -|          -|     6|        no|
        |  ++ BW    |      255|      255|              1|          -|          -|   255|        no|
        |  ++ BW    |      255|      255|              1|          -|          -|   255|        no|
        |  ++ BW    |      255|      255|              1|          -|          -|   255|        no|
        +-----------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    952|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     324|    488|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    477|    -|
|Register         |        -|    -|     561|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     885|   1917|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |grp_export_output_buffer_c1_Pipeline_RELU_fu_318   |export_output_buffer_c1_Pipeline_RELU   |        0|   0|  162|  241|    0|
    |grp_export_output_buffer_c1_Pipeline_RELU1_fu_326  |export_output_buffer_c1_Pipeline_RELU1  |        0|   0|  162|  241|    0|
    |mul_7ns_19ns_25_1_1_U22                            |mul_7ns_19ns_25_1_1                     |        0|   1|    0|    6|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                        |        0|   1|  324|  488|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln133_fu_370_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln134_fu_710_p2     |         +|   0|  0|  12|           5|           2|
    |add_ln137_1_fu_479_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln137_2_fu_518_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln137_3_fu_346_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln137_4_fu_569_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln137_5_fu_607_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln137_fu_417_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln140_1_fu_627_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln140_fu_451_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln68_fu_742_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln69_1_fu_874_p2    |         +|   0|  0|  12|           5|           2|
    |add_ln69_2_fu_947_p2    |         +|   0|  0|  12|           5|           2|
    |add_ln69_fu_811_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln71_1_fu_868_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln71_2_fu_941_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln71_fu_805_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln73_1_fu_789_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln73_2_fu_821_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln73_3_fu_852_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln73_4_fu_884_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln73_5_fu_925_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln73_fu_752_p2      |         +|   0|  0|  16|           9|           9|
    |empty_47_fu_388_p2      |         +|   0|  0|  14|           7|           7|
    |empty_48_fu_397_p2      |         +|   0|  0|  13|           6|           6|
    |empty_51_fu_547_p2      |         +|   0|  0|  23|          16|          16|
    |empty_52_fu_563_p2      |         +|   0|  0|  15|           8|           1|
    |empty_56_fu_688_p2      |         +|   0|  0|  23|          16|          16|
    |empty_57_fu_704_p2      |         +|   0|  0|  15|           8|           1|
    |sub_ln137_1_fu_597_p2   |         -|   0|  0|  27|          20|          20|
    |sub_ln137_fu_508_p2     |         -|   0|  0|  27|          20|          20|
    |sub_ln140_1_fu_648_p2   |         -|   0|  0|  23|          16|          16|
    |sub_ln140_fu_472_p2     |         -|   0|  0|  23|          16|          16|
    |sub_ln73_1_fu_842_p2    |         -|   0|  0|  23|          16|          16|
    |sub_ln73_2_fu_905_p2    |         -|   0|  0|  23|          16|          16|
    |sub_ln73_fu_773_p2      |         -|   0|  0|  23|          16|          16|
    |ap_block_state13        |       and|   0|  0|   2|           1|           1|
    |exitcond348_fu_557_p2   |      icmp|   0|  0|  15|           8|           2|
    |exitcond3810_fu_698_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln133_fu_364_p2    |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln134_1_fu_655_p2  |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln134_fu_441_p2    |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln68_fu_736_p2     |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln69_1_fu_911_p2   |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln69_fu_779_p2     |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln71_1_fu_862_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln71_2_fu_935_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln71_fu_799_p2     |      icmp|   0|  0|  15|           8|           2|
    |or_ln134_fu_617_p2      |        or|   0|  0|   5|           5|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 952|         618|         525|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  140|         28|    1|         28|
    |bh_reg_239                   |    9|          2|    5|         10|
    |bout_fu_122                  |    9|          2|    4|          8|
    |grp_fu_1164_ce               |   14|          3|    1|          3|
    |grp_fu_1164_p0               |   14|          3|   32|         96|
    |grp_fu_1164_p1               |   14|          3|   32|         96|
    |grp_fu_1168_ce               |   14|          3|    1|          3|
    |grp_fu_1168_opcode           |   14|          3|    5|         15|
    |grp_fu_1168_p0               |   14|          3|   32|         96|
    |grp_fu_1168_p1               |   14|          3|   32|         96|
    |h_1_reg_273                  |    9|          2|    5|         10|
    |i2_blk_n_AW                  |    9|          2|    1|          2|
    |i2_blk_n_B                   |    9|          2|    1|          2|
    |i2_blk_n_W                   |    9|          2|    1|          2|
    |loop_index_0_reg_251         |    9|          2|    8|         16|
    |loop_index_1_reg_262         |    9|          2|    8|         16|
    |m_axi_i2_AWADDR              |   14|          3|   64|        192|
    |m_axi_i2_WDATA               |   14|          3|   32|         96|
    |o_fu_126                     |    9|          2|    4|          8|
    |output_fm_buffer_1_address0  |   43|          8|   16|        128|
    |output_fm_buffer_1_ce0       |   20|          4|    1|          4|
    |output_fm_buffer_1_d0        |   20|          4|   32|        128|
    |output_fm_buffer_1_we0       |   20|          4|    1|          4|
    |w_1_reg_296                  |    9|          2|    8|         16|
    |w_2_reg_307                  |    9|          2|    8|         16|
    |w_reg_285                    |    9|          2|    8|         16|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  477|         99|  343|       1107|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln133_reg_991                                               |   4|   0|    4|          0|
    |add_ln134_reg_1093                                              |   5|   0|    5|          0|
    |add_ln137_5_reg_1060                                            |  64|   0|   64|          0|
    |add_ln137_reg_1001                                              |  64|   0|   64|          0|
    |add_ln68_reg_1108                                               |   4|   0|    4|          0|
    |ap_CS_fsm                                                       |  27|   0|   27|          0|
    |bh_reg_239                                                      |   5|   0|    5|          0|
    |bout_fu_122                                                     |   4|   0|    4|          0|
    |empty_49_reg_1020                                               |  32|   0|   32|          0|
    |empty_52_reg_1055                                               |   8|   0|    8|          0|
    |empty_57_reg_1088                                               |   8|   0|    8|          0|
    |grp_export_output_buffer_c1_Pipeline_RELU1_fu_326_ap_start_reg  |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_RELU_fu_318_ap_start_reg   |   1|   0|    1|          0|
    |h_1_reg_273                                                     |   5|   0|    5|          0|
    |i2_addr_1_reg_1074                                              |  64|   0|   64|          0|
    |i2_addr_reg_1041                                                |  64|   0|   64|          0|
    |icmp_ln134_reg_1026                                             |   1|   0|    1|          0|
    |icmp_ln69_reg_1118                                              |   1|   0|    1|          0|
    |loop_index_0_reg_251                                            |   8|   0|    8|          0|
    |loop_index_1_reg_262                                            |   8|   0|    8|          0|
    |o_fu_126                                                        |   4|   0|    4|          0|
    |out_cast_reg_975                                                |   6|   0|    7|          1|
    |reg_334                                                         |  32|   0|   32|          0|
    |sub_ln140_1_reg_1065                                            |  16|   0|   16|          0|
    |sub_ln140_reg_1035                                              |  16|   0|   16|          0|
    |sub_ln73_1_reg_1130                                             |  16|   0|   16|          0|
    |sub_ln73_2_reg_1143                                             |  16|   0|   16|          0|
    |sub_ln73_reg_1113                                               |  16|   0|   16|          0|
    |w_1_reg_296                                                     |   8|   0|    8|          0|
    |w_2_reg_307                                                     |   8|   0|    8|          0|
    |w_reg_285                                                       |   8|   0|    8|          0|
    |zext_ln133_1_reg_1014                                           |   8|   0|    9|          1|
    |zext_ln133_reg_970                                              |   8|   0|    9|          1|
    |zext_ln137_1_reg_980                                            |   8|   0|    9|          1|
    |zext_ln140_reg_1030                                             |   5|   0|    9|          4|
    |zext_ln68_reg_1098                                              |   8|   0|    9|          1|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 561|   0|  570|          9|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1352_p_din0           |  out|   32|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1352_p_din1           |  out|   32|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1352_p_opcode         |  out|    2|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1352_p_dout0          |   in|   32|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1352_p_ce             |  out|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1360_p_din0           |  out|   32|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1360_p_din1           |  out|   32|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1360_p_opcode         |  out|    5|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1360_p_dout0          |   in|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|grp_fu_1360_p_ce             |  out|    1|  ap_ctrl_hs|  export_output_buffer_c1|  return value|
|m_axi_i2_AWVALID             |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_AWREADY             |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_AWADDR              |  out|   64|       m_axi|                       i2|       pointer|
|m_axi_i2_AWID                |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_AWLEN               |  out|   32|       m_axi|                       i2|       pointer|
|m_axi_i2_AWSIZE              |  out|    3|       m_axi|                       i2|       pointer|
|m_axi_i2_AWBURST             |  out|    2|       m_axi|                       i2|       pointer|
|m_axi_i2_AWLOCK              |  out|    2|       m_axi|                       i2|       pointer|
|m_axi_i2_AWCACHE             |  out|    4|       m_axi|                       i2|       pointer|
|m_axi_i2_AWPROT              |  out|    3|       m_axi|                       i2|       pointer|
|m_axi_i2_AWQOS               |  out|    4|       m_axi|                       i2|       pointer|
|m_axi_i2_AWREGION            |  out|    4|       m_axi|                       i2|       pointer|
|m_axi_i2_AWUSER              |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_WVALID              |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_WREADY              |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_WDATA               |  out|   32|       m_axi|                       i2|       pointer|
|m_axi_i2_WSTRB               |  out|    4|       m_axi|                       i2|       pointer|
|m_axi_i2_WLAST               |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_WID                 |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_WUSER               |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_ARVALID             |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_ARREADY             |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_ARADDR              |  out|   64|       m_axi|                       i2|       pointer|
|m_axi_i2_ARID                |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_ARLEN               |  out|   32|       m_axi|                       i2|       pointer|
|m_axi_i2_ARSIZE              |  out|    3|       m_axi|                       i2|       pointer|
|m_axi_i2_ARBURST             |  out|    2|       m_axi|                       i2|       pointer|
|m_axi_i2_ARLOCK              |  out|    2|       m_axi|                       i2|       pointer|
|m_axi_i2_ARCACHE             |  out|    4|       m_axi|                       i2|       pointer|
|m_axi_i2_ARPROT              |  out|    3|       m_axi|                       i2|       pointer|
|m_axi_i2_ARQOS               |  out|    4|       m_axi|                       i2|       pointer|
|m_axi_i2_ARREGION            |  out|    4|       m_axi|                       i2|       pointer|
|m_axi_i2_ARUSER              |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_RVALID              |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_RREADY              |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_RDATA               |   in|   32|       m_axi|                       i2|       pointer|
|m_axi_i2_RLAST               |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_RID                 |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_RFIFONUM            |   in|   13|       m_axi|                       i2|       pointer|
|m_axi_i2_RUSER               |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_RRESP               |   in|    2|       m_axi|                       i2|       pointer|
|m_axi_i2_BVALID              |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_BREADY              |  out|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_BRESP               |   in|    2|       m_axi|                       i2|       pointer|
|m_axi_i2_BID                 |   in|    1|       m_axi|                       i2|       pointer|
|m_axi_i2_BUSER               |   in|    1|       m_axi|                       i2|       pointer|
|output_ftmap                 |   in|   64|     ap_none|             output_ftmap|        scalar|
|conv1_biases_address0        |  out|    6|   ap_memory|             conv1_biases|         array|
|conv1_biases_ce0             |  out|    1|   ap_memory|             conv1_biases|         array|
|conv1_biases_q0              |   in|   32|   ap_memory|             conv1_biases|         array|
|out_r                        |   in|    6|     ap_none|                    out_r|        scalar|
|h                            |   in|    8|     ap_none|                        h|        scalar|
|output_fm_buffer_1_address0  |  out|   16|   ap_memory|       output_fm_buffer_1|         array|
|output_fm_buffer_1_ce0       |  out|    1|   ap_memory|       output_fm_buffer_1|         array|
|output_fm_buffer_1_we0       |  out|    1|   ap_memory|       output_fm_buffer_1|         array|
|output_fm_buffer_1_d0        |  out|   32|   ap_memory|       output_fm_buffer_1|         array|
|output_fm_buffer_1_q0        |   in|   32|   ap_memory|       output_fm_buffer_1|         array|
+-----------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 23 
3 --> 4 
4 --> 5 13 
5 --> 6 
6 --> 7 9 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 2 
14 --> 15 
15 --> 16 18 
16 --> 17 
17 --> 15 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 4 
23 --> 24 
24 --> 26 25 
25 --> 25 26 
26 --> 26 27 23 
27 --> 27 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.76>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 28 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%h_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %h"   --->   Operation 29 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%out_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %out_r"   --->   Operation 30 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 31 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_31, void @empty_23, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_0, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i8 %h_read" [src/conv1.cpp:133]   --->   Operation 34 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%out_cast = zext i6 %out_read"   --->   Operation 35 'zext' 'out_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.76ns)   --->   "%add_ln137_3 = add i8 %h_read, i8 1" [src/conv1.cpp:137]   --->   Operation 36 'add' 'add_ln137_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i8 %add_ln137_3" [src/conv1.cpp:137]   --->   Operation 37 'zext' 'zext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln133 = store i4 0, i4 %bout" [src/conv1.cpp:133]   --->   Operation 38 'store' 'store_ln133' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln133 = br void %BH" [src/conv1.cpp:133]   --->   Operation 39 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bout_1 = load i4 %bout"   --->   Operation 40 'load' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln133 = icmp_eq  i4 %bout_1, i4 8" [src/conv1.cpp:133]   --->   Operation 41 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.79ns)   --->   "%add_ln133 = add i4 %bout_1, i4 1" [src/conv1.cpp:133]   --->   Operation 42 'add' 'add_ln133' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %BH.split, void %BH.i.preheader" [src/conv1.cpp:133]   --->   Operation 43 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i4 %bout_1" [src/conv1.cpp:133]   --->   Operation 44 'zext' 'zext_ln133_2' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = trunc i4 %bout_1"   --->   Operation 45 'trunc' 'empty' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bout_cast_cast = zext i3 %empty"   --->   Operation 46 'zext' 'bout_cast_cast' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.78ns)   --->   "%empty_47 = add i7 %zext_ln133_2, i7 %out_cast" [src/conv1.cpp:133]   --->   Operation 47 'add' 'empty_47' <Predicate = (!icmp_ln133)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_47" [src/conv1.cpp:133]   --->   Operation 48 'zext' 'p_cast' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.78ns)   --->   "%empty_48 = add i6 %bout_cast_cast, i6 %out_read"   --->   Operation 49 'add' 'empty_48' <Predicate = (!icmp_ln133)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_cast6 = zext i6 %empty_48"   --->   Operation 50 'zext' 'p_cast6' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast6"   --->   Operation 51 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr"   --->   Operation 52 'load' 'conv1_biases_load' <Predicate = (!icmp_ln133)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 53 [1/1] (2.49ns)   --->   "%mul_ln137 = mul i25 %p_cast, i25 260100" [src/conv1.cpp:137]   --->   Operation 53 'mul' 'mul_ln137' <Predicate = (!icmp_ln133)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i25 %mul_ln137" [src/conv1.cpp:137]   --->   Operation 54 'zext' 'zext_ln137' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.08ns)   --->   "%add_ln137 = add i64 %zext_ln137, i64 %output_ftmap_read" [src/conv1.cpp:137]   --->   Operation 55 'add' 'add_ln137' <Predicate = (!icmp_ln133)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 56 'alloca' 'o' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln73 = store i4 0, i4 %o" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 57 'store' 'store_ln73' <Predicate = (icmp_ln133)> <Delay = 0.42>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln73 = br void %BH.i" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 58 'br' 'br_ln73' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %bout_1, i4 %bout_1" [src/conv1.cpp:140]   --->   Operation 59 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i8 %or_ln" [src/conv1.cpp:133]   --->   Operation 60 'zext' 'zext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln133 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:133]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv1.cpp:133]   --->   Operation 62 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr"   --->   Operation 63 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty_49 = bitcast i32 %conv1_biases_load"   --->   Operation 64 'bitcast' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln134 = br void %RELU.0" [src/conv1.cpp:134]   --->   Operation 65 'br' 'br_ln134' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 3.70>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln134, void %for.inc45.1, i5 0, void %BH.split" [src/conv1.cpp:134]   --->   Operation 66 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.78ns)   --->   "%icmp_ln134 = icmp_ult  i5 %bh, i5 17" [src/conv1.cpp:134]   --->   Operation 67 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %for.inc48, void %RELU.0.split" [src/conv1.cpp:134]   --->   Operation 68 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i5 %bh" [src/conv1.cpp:140]   --->   Operation 69 'zext' 'zext_ln140' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.76ns)   --->   "%add_ln140 = add i9 %zext_ln133_1, i9 %zext_ln140" [src/conv1.cpp:140]   --->   Operation 70 'add' 'add_ln140' <Predicate = (icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i9 %add_ln140" [src/conv1.cpp:140]   --->   Operation 71 'zext' 'zext_ln140_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i9 %add_ln140" [src/conv1.cpp:140]   --->   Operation 72 'trunc' 'trunc_ln140' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln140, i8 0" [src/conv1.cpp:140]   --->   Operation 73 'bitconcatenate' 'p_shl1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.85ns)   --->   "%sub_ln140 = sub i16 %p_shl1, i16 %zext_ln140_3" [src/conv1.cpp:140]   --->   Operation 74 'sub' 'sub_ln140' <Predicate = (icmp_ln134)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [2/2] (2.09ns)   --->   "%call_ln140 = call void @export_output_buffer_c1_Pipeline_RELU, i16 %sub_ln140, i32 %empty_49, i32 %output_fm_buffer_1" [src/conv1.cpp:140]   --->   Operation 75 'call' 'call_ln140' <Predicate = (icmp_ln134)> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 76 [1/1] (0.76ns)   --->   "%add_ln137_1 = add i9 %zext_ln140, i9 %zext_ln133" [src/conv1.cpp:137]   --->   Operation 76 'add' 'add_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln137_1, i10 0" [src/conv1.cpp:137]   --->   Operation 77 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i19 %shl_ln" [src/conv1.cpp:137]   --->   Operation 78 'zext' 'zext_ln137_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln137_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln137_1, i2 0" [src/conv1.cpp:137]   --->   Operation 79 'bitconcatenate' 'shl_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln137_3 = zext i11 %shl_ln137_1" [src/conv1.cpp:137]   --->   Operation 80 'zext' 'zext_ln137_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.88ns)   --->   "%sub_ln137 = sub i20 %zext_ln137_2, i20 %zext_ln137_3" [src/conv1.cpp:137]   --->   Operation 81 'sub' 'sub_ln137' <Predicate = (icmp_ln134)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i20 %sub_ln137" [src/conv1.cpp:137]   --->   Operation 82 'sext' 'sext_ln137' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.08ns)   --->   "%add_ln137_2 = add i64 %sext_ln137, i64 %add_ln137" [src/conv1.cpp:137]   --->   Operation 83 'add' 'add_ln137_2' <Predicate = (icmp_ln134)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln137_2, i32 2, i32 63" [src/conv1.cpp:147]   --->   Operation 84 'partselect' 'trunc_ln' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i62 %trunc_ln" [src/conv1.cpp:147]   --->   Operation 85 'sext' 'sext_ln147' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln147" [src/conv1.cpp:147]   --->   Operation 86 'getelementptr' 'i2_addr' <Predicate = (icmp_ln134)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln134 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:134]   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv1.cpp:134]   --->   Operation 88 'specloopname' 'specloopname_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln140 = call void @export_output_buffer_c1_Pipeline_RELU, i16 %sub_ln140, i32 %empty_49, i32 %output_fm_buffer_1" [src/conv1.cpp:140]   --->   Operation 89 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 90 [1/1] (7.30ns)   --->   "%empty_50 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i2_addr, i32 255" [src/conv1.cpp:147]   --->   Operation 90 'writereq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 91 [1/1] (0.42ns)   --->   "%br_ln147 = br void %load-store-loop.0" [src/conv1.cpp:147]   --->   Operation 91 'br' 'br_ln147' <Predicate = true> <Delay = 0.42>

State 6 <SV = 5> <Delay = 2.73>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%loop_index_0 = phi i8 0, void %RELU.0.split, i8 %empty_52, void %load-store-loop.0.split"   --->   Operation 92 'phi' 'loop_index_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%loop_index_0_cast59 = zext i8 %loop_index_0"   --->   Operation 93 'zext' 'loop_index_0_cast59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.85ns)   --->   "%empty_51 = add i16 %sub_ln140, i16 %loop_index_0_cast59" [src/conv1.cpp:140]   --->   Operation 94 'add' 'empty_51' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%p_cast69 = zext i16 %empty_51" [src/conv1.cpp:140]   --->   Operation 95 'zext' 'p_cast69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast69" [src/conv1.cpp:140]   --->   Operation 96 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.76ns)   --->   "%exitcond348 = icmp_eq  i8 %loop_index_0, i8 255"   --->   Operation 97 'icmp' 'exitcond348' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.76ns)   --->   "%empty_52 = add i8 %loop_index_0, i8 1"   --->   Operation 98 'add' 'empty_52' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond348, void %load-store-loop.0.split, void %for.inc45.0"   --->   Operation 99 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i16 %output_fm_buffer_1_addr" [src/conv1.cpp:140]   --->   Operation 100 'load' 'output_fm_buffer_1_load' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>
ST_6 : Operation 101 [1/1] (0.76ns)   --->   "%add_ln137_4 = add i9 %zext_ln137_1, i9 %zext_ln140" [src/conv1.cpp:137]   --->   Operation 101 'add' 'add_ln137_4' <Predicate = (exitcond348)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln137_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln137_4, i10 0" [src/conv1.cpp:137]   --->   Operation 102 'bitconcatenate' 'shl_ln137_2' <Predicate = (exitcond348)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln137_4 = zext i19 %shl_ln137_2" [src/conv1.cpp:137]   --->   Operation 103 'zext' 'zext_ln137_4' <Predicate = (exitcond348)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln137_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln137_4, i2 0" [src/conv1.cpp:137]   --->   Operation 104 'bitconcatenate' 'shl_ln137_3' <Predicate = (exitcond348)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln137_5 = zext i11 %shl_ln137_3" [src/conv1.cpp:137]   --->   Operation 105 'zext' 'zext_ln137_5' <Predicate = (exitcond348)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.88ns)   --->   "%sub_ln137_1 = sub i20 %zext_ln137_4, i20 %zext_ln137_5" [src/conv1.cpp:137]   --->   Operation 106 'sub' 'sub_ln137_1' <Predicate = (exitcond348)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln137_1 = sext i20 %sub_ln137_1" [src/conv1.cpp:137]   --->   Operation 107 'sext' 'sext_ln137_1' <Predicate = (exitcond348)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.08ns)   --->   "%add_ln137_5 = add i64 %sext_ln137_1, i64 %add_ln137" [src/conv1.cpp:137]   --->   Operation 108 'add' 'add_ln137_5' <Predicate = (exitcond348)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 109 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i16 %output_fm_buffer_1_addr" [src/conv1.cpp:140]   --->   Operation 109 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%empty_53 = bitcast i32 %output_fm_buffer_1_load" [src/conv1.cpp:140]   --->   Operation 111 'bitcast' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (7.30ns)   --->   "%write_ln147 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %i2_addr, i32 %empty_53, i4 15" [src/conv1.cpp:147]   --->   Operation 112 'write' 'write_ln147' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 114 [5/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134]   --->   Operation 114 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 115 [4/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134]   --->   Operation 115 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 116 [3/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134]   --->   Operation 116 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 117 [2/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134]   --->   Operation 117 'writeresp' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 118 [1/5] (7.30ns)   --->   "%empty_54 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr" [src/conv1.cpp:134]   --->   Operation 118 'writeresp' 'empty_54' <Predicate = (icmp_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln134 = or i5 %bh, i5 1" [src/conv1.cpp:134]   --->   Operation 119 'or' 'or_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i5 %or_ln134" [src/conv1.cpp:140]   --->   Operation 120 'zext' 'zext_ln140_4' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.76ns)   --->   "%add_ln140_1 = add i9 %zext_ln133_1, i9 %zext_ln140_4" [src/conv1.cpp:140]   --->   Operation 121 'add' 'add_ln140_1' <Predicate = (icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln140_5 = zext i9 %add_ln140_1" [src/conv1.cpp:140]   --->   Operation 122 'zext' 'zext_ln140_5' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = trunc i9 %add_ln140_1" [src/conv1.cpp:140]   --->   Operation 123 'trunc' 'trunc_ln140_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln140_1, i8 0" [src/conv1.cpp:140]   --->   Operation 124 'bitconcatenate' 'p_shl2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.85ns)   --->   "%sub_ln140_1 = sub i16 %p_shl2, i16 %zext_ln140_5" [src/conv1.cpp:140]   --->   Operation 125 'sub' 'sub_ln140_1' <Predicate = (icmp_ln134)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.78ns)   --->   "%icmp_ln134_1 = icmp_ult  i5 %or_ln134, i5 17" [src/conv1.cpp:134]   --->   Operation 126 'icmp' 'icmp_ln134_1' <Predicate = (icmp_ln134)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134_1, void %for.inc48, void %for.body8.1.preheader" [src/conv1.cpp:134]   --->   Operation 127 'br' 'br_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_13 : Operation 128 [2/2] (2.09ns)   --->   "%call_ln140 = call void @export_output_buffer_c1_Pipeline_RELU1, i16 %sub_ln140_1, i32 %empty_49, i32 %output_fm_buffer_1" [src/conv1.cpp:140]   --->   Operation 128 'call' 'call_ln140' <Predicate = (icmp_ln134 & icmp_ln134_1)> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln137_5, i32 2, i32 63" [src/conv1.cpp:147]   --->   Operation 129 'partselect' 'trunc_ln147_1' <Predicate = (icmp_ln134 & icmp_ln134_1)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln147_1 = sext i62 %trunc_ln147_1" [src/conv1.cpp:147]   --->   Operation 130 'sext' 'sext_ln147_1' <Predicate = (icmp_ln134 & icmp_ln134_1)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%i2_addr_1 = getelementptr i32 %i2, i64 %sext_ln147_1" [src/conv1.cpp:147]   --->   Operation 131 'getelementptr' 'i2_addr_1' <Predicate = (icmp_ln134 & icmp_ln134_1)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.42ns)   --->   "%store_ln133 = store i4 %add_ln133, i4 %bout" [src/conv1.cpp:133]   --->   Operation 132 'store' 'store_ln133' <Predicate = (!icmp_ln134_1) | (!icmp_ln134)> <Delay = 0.42>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln133 = br void %BH" [src/conv1.cpp:133]   --->   Operation 133 'br' 'br_ln133' <Predicate = (!icmp_ln134_1) | (!icmp_ln134)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln140 = call void @export_output_buffer_c1_Pipeline_RELU1, i16 %sub_ln140_1, i32 %empty_49, i32 %output_fm_buffer_1" [src/conv1.cpp:140]   --->   Operation 134 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 135 [1/1] (7.30ns)   --->   "%empty_55 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i2_addr_1, i32 255" [src/conv1.cpp:147]   --->   Operation 135 'writereq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 136 [1/1] (0.42ns)   --->   "%br_ln147 = br void %load-store-loop.1" [src/conv1.cpp:147]   --->   Operation 136 'br' 'br_ln147' <Predicate = true> <Delay = 0.42>

State 15 <SV = 12> <Delay = 2.09>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%loop_index_1 = phi i8 0, void %for.body8.1.preheader, i8 %empty_57, void %load-store-loop.1.split"   --->   Operation 137 'phi' 'loop_index_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%loop_index_1_cast60 = zext i8 %loop_index_1"   --->   Operation 138 'zext' 'loop_index_1_cast60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.85ns)   --->   "%empty_56 = add i16 %sub_ln140_1, i16 %loop_index_1_cast60" [src/conv1.cpp:140]   --->   Operation 139 'add' 'empty_56' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%p_cast73 = zext i16 %empty_56" [src/conv1.cpp:140]   --->   Operation 140 'zext' 'p_cast73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_2 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast73" [src/conv1.cpp:140]   --->   Operation 141 'getelementptr' 'output_fm_buffer_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.76ns)   --->   "%exitcond3810 = icmp_eq  i8 %loop_index_1, i8 255"   --->   Operation 142 'icmp' 'exitcond3810' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [1/1] (0.76ns)   --->   "%empty_57 = add i8 %loop_index_1, i8 1"   --->   Operation 143 'add' 'empty_57' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3810, void %load-store-loop.1.split, void %for.inc45.1"   --->   Operation 144 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i16 %output_fm_buffer_1_addr_2" [src/conv1.cpp:140]   --->   Operation 145 'load' 'output_fm_buffer_1_load_1' <Predicate = (!exitcond3810)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>
ST_15 : Operation 146 [1/1] (0.78ns)   --->   "%add_ln134 = add i5 %bh, i5 2" [src/conv1.cpp:134]   --->   Operation 146 'add' 'add_ln134' <Predicate = (exitcond3810)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 1.23>
ST_16 : Operation 147 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i16 %output_fm_buffer_1_addr_2" [src/conv1.cpp:140]   --->   Operation 147 'load' 'output_fm_buffer_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 148 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%empty_58 = bitcast i32 %output_fm_buffer_1_load_1" [src/conv1.cpp:140]   --->   Operation 149 'bitcast' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (7.30ns)   --->   "%write_ln147 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %i2_addr_1, i32 %empty_58, i4 15" [src/conv1.cpp:147]   --->   Operation 150 'write' 'write_ln147' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1"   --->   Operation 151 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 13> <Delay = 7.30>
ST_18 : Operation 152 [5/5] (7.30ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 152 'writeresp' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 14> <Delay = 7.30>
ST_19 : Operation 153 [4/5] (7.30ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 153 'writeresp' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 15> <Delay = 7.30>
ST_20 : Operation 154 [3/5] (7.30ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 154 'writeresp' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 16> <Delay = 7.30>
ST_21 : Operation 155 [2/5] (7.30ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 155 'writeresp' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 7.30>
ST_22 : Operation 156 [1/5] (7.30ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i2_addr_1" [src/conv1.cpp:134]   --->   Operation 156 'writeresp' 'empty_59' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln134 = br void %RELU.0" [src/conv1.cpp:134]   --->   Operation 157 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>

State 23 <SV = 2> <Delay = 0.79>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%o_1 = load i4 %o" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 158 'load' 'o_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %o_1, i4 %o_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 159 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i8 %or_ln1" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 160 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (0.79ns)   --->   "%icmp_ln68 = icmp_eq  i4 %o_1, i4 8" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 161 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 162 [1/1] (0.79ns)   --->   "%add_ln68 = add i4 %o_1, i4 1" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 162 'add' 'add_ln68' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %BH.i.split, void %_Z15clear_buffer_c1PA17_A255_f.exit" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 163 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 164 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 165 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.42ns)   --->   "%br_ln69 = br void %BW.0.i" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 166 'br' 'br_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln154 = ret" [src/conv1.cpp:154]   --->   Operation 167 'ret' 'ret_ln154' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 24 <SV = 3> <Delay = 1.61>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%h_1 = phi i5 %add_ln69_2, void %for.inc13.2.i, i5 0, void %BH.i.split" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 168 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %h_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 169 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.76ns)   --->   "%add_ln73 = add i9 %zext_ln68, i9 %zext_ln73" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 170 'add' 'add_ln73' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i9 %add_ln73" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 171 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i9 %add_ln73" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 172 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln73, i8 0" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 173 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.85ns)   --->   "%sub_ln73 = sub i16 %p_shl4, i16 %zext_ln73_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 174 'sub' 'sub_ln73' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 175 [1/1] (0.78ns)   --->   "%icmp_ln69 = icmp_ult  i5 %h_1, i5 17" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 175 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc16.i, void %BW.0.i.split" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 176 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 177 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 178 'specloopname' 'specloopname_ln69' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.42ns)   --->   "%br_ln71 = br void %for.inc.0.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 179 'br' 'br_ln71' <Predicate = (icmp_ln69)> <Delay = 0.42>

State 25 <SV = 4> <Delay = 2.40>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%w = phi i8 %add_ln71, void %for.inc.0.i.split, i8 0, void %BW.0.i.split" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 180 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i8 %w" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 181 'zext' 'zext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.85ns)   --->   "%add_ln73_1 = add i16 %sub_ln73, i16 %zext_ln73_2" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 182 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i16 %add_ln73_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 183 'zext' 'zext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_1 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln73_3" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 184 'getelementptr' 'output_fm_buffer_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.76ns)   --->   "%icmp_ln71 = icmp_eq  i8 %w, i8 255" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 185 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 186 [1/1] (0.76ns)   --->   "%add_ln71 = add i8 %w, i8 1" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 186 'add' 'add_ln71' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc.0.i.split, void %for.inc13.0.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 187 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 188 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 189 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 0, i16 %output_fm_buffer_1_addr_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 190 'store' 'store_ln73' <Predicate = (!icmp_ln71)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.inc.0.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 191 'br' 'br_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (0.78ns)   --->   "%add_ln69 = add i5 %h_1, i5 1" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 192 'add' 'add_ln69' <Predicate = (icmp_ln71)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i5 %add_ln69" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 193 'zext' 'zext_ln73_4' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (0.76ns)   --->   "%add_ln73_2 = add i9 %zext_ln68, i9 %zext_ln73_4" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 194 'add' 'add_ln73_2' <Predicate = (icmp_ln71)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln73_5 = zext i9 %add_ln73_2" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 195 'zext' 'zext_ln73_5' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = trunc i9 %add_ln73_2" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 196 'trunc' 'trunc_ln73_1' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln73_1, i8 0" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 197 'bitconcatenate' 'p_shl5' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.85ns)   --->   "%sub_ln73_1 = sub i16 %p_shl5, i16 %zext_ln73_5" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 198 'sub' 'sub_ln73_1' <Predicate = (icmp_ln71)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 199 [1/1] (0.42ns)   --->   "%br_ln71 = br void %for.inc.1.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 199 'br' 'br_ln71' <Predicate = (icmp_ln71)> <Delay = 0.42>

State 26 <SV = 5> <Delay = 2.40>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%w_1 = phi i8 %add_ln71_1, void %for.inc.1.i.split, i8 0, void %for.inc13.0.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 200 'phi' 'w_1' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln73_6 = zext i8 %w_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 201 'zext' 'zext_ln73_6' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.85ns)   --->   "%add_ln73_3 = add i16 %sub_ln73_1, i16 %zext_ln73_6" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 202 'add' 'add_ln73_3' <Predicate = (icmp_ln69)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln73_7 = zext i16 %add_ln73_3" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 203 'zext' 'zext_ln73_7' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_3 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln73_7" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 204 'getelementptr' 'output_fm_buffer_1_addr_3' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_26 : Operation 205 [1/1] (0.76ns)   --->   "%icmp_ln71_1 = icmp_eq  i8 %w_1, i8 255" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 205 'icmp' 'icmp_ln71_1' <Predicate = (icmp_ln69)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 206 [1/1] (0.76ns)   --->   "%add_ln71_1 = add i8 %w_1, i8 1" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 206 'add' 'add_ln71_1' <Predicate = (icmp_ln69)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_1, void %for.inc.1.i.split, void %for.inc13.1.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 207 'br' 'br_ln71' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_26 : Operation 208 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 208 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (icmp_ln69 & !icmp_ln71_1)> <Delay = 0.00>
ST_26 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 209 'specloopname' 'specloopname_ln71' <Predicate = (icmp_ln69 & !icmp_ln71_1)> <Delay = 0.00>
ST_26 : Operation 210 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 0, i16 %output_fm_buffer_1_addr_3" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 210 'store' 'store_ln73' <Predicate = (icmp_ln69 & !icmp_ln71_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>
ST_26 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.inc.1.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 211 'br' 'br_ln71' <Predicate = (icmp_ln69 & !icmp_ln71_1)> <Delay = 0.00>
ST_26 : Operation 212 [1/1] (0.78ns)   --->   "%add_ln69_1 = add i5 %h_1, i5 2" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 212 'add' 'add_ln69_1' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln73_8 = zext i5 %add_ln69_1" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 213 'zext' 'zext_ln73_8' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (0.76ns)   --->   "%add_ln73_4 = add i9 %zext_ln68, i9 %zext_ln73_8" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 214 'add' 'add_ln73_4' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln73_9 = zext i9 %add_ln73_4" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 215 'zext' 'zext_ln73_9' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.00>
ST_26 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln73_2 = trunc i9 %add_ln73_4" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 216 'trunc' 'trunc_ln73_2' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.00>
ST_26 : Operation 217 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln73_2, i8 0" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 217 'bitconcatenate' 'p_shl6' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.00>
ST_26 : Operation 218 [1/1] (0.85ns)   --->   "%sub_ln73_2 = sub i16 %p_shl6, i16 %zext_ln73_9" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 218 'sub' 'sub_ln73_2' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 219 [1/1] (0.78ns)   --->   "%icmp_ln69_1 = icmp_ult  i5 %add_ln69_1, i5 17" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 219 'icmp' 'icmp_ln69_1' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69_1, void %for.inc16.i, void %for.inc.2.i.preheader" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 220 'br' 'br_ln69' <Predicate = (icmp_ln69 & icmp_ln71_1)> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (0.42ns)   --->   "%br_ln73 = br void %for.inc.2.i" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 221 'br' 'br_ln73' <Predicate = (icmp_ln69 & icmp_ln71_1 & icmp_ln69_1)> <Delay = 0.42>
ST_26 : Operation 222 [1/1] (0.42ns)   --->   "%store_ln68 = store i4 %add_ln68, i4 %o" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 222 'store' 'store_ln68' <Predicate = (icmp_ln71_1 & !icmp_ln69_1) | (!icmp_ln69)> <Delay = 0.42>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln68 = br void %BH.i" [src/conv1.cpp:68->src/conv1.cpp:153]   --->   Operation 223 'br' 'br_ln68' <Predicate = (icmp_ln71_1 & !icmp_ln69_1) | (!icmp_ln69)> <Delay = 0.00>

State 27 <SV = 6> <Delay = 2.09>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%w_2 = phi i8 %add_ln71_2, void %for.inc.2.i.split, i8 0, void %for.inc.2.i.preheader" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 224 'phi' 'w_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln73_10 = zext i8 %w_2" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 225 'zext' 'zext_ln73_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 226 [1/1] (0.85ns)   --->   "%add_ln73_5 = add i16 %sub_ln73_2, i16 %zext_ln73_10" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 226 'add' 'add_ln73_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln73_11 = zext i16 %add_ln73_5" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 227 'zext' 'zext_ln73_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_4 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln73_11" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 228 'getelementptr' 'output_fm_buffer_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 229 [1/1] (0.76ns)   --->   "%icmp_ln71_2 = icmp_eq  i8 %w_2, i8 255" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 229 'icmp' 'icmp_ln71_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 230 [1/1] (0.76ns)   --->   "%add_ln71_2 = add i8 %w_2, i8 1" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 230 'add' 'add_ln71_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_2, void %for.inc.2.i.split, void %for.inc13.2.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 231 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 232 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 232 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (!icmp_ln71_2)> <Delay = 0.00>
ST_27 : Operation 233 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 233 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71_2)> <Delay = 0.00>
ST_27 : Operation 234 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 0, i16 %output_fm_buffer_1_addr_4" [src/conv1.cpp:73->src/conv1.cpp:153]   --->   Operation 234 'store' 'store_ln73' <Predicate = (!icmp_ln71_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>
ST_27 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.inc.2.i" [src/conv1.cpp:71->src/conv1.cpp:153]   --->   Operation 235 'br' 'br_ln71' <Predicate = (!icmp_ln71_2)> <Delay = 0.00>
ST_27 : Operation 236 [1/1] (0.78ns)   --->   "%add_ln69_2 = add i5 %h_1, i5 3" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 236 'add' 'add_ln69_2' <Predicate = (icmp_ln71_2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln69 = br void %BW.0.i" [src/conv1.cpp:69->src/conv1.cpp:153]   --->   Operation 237 'br' 'br_ln69' <Predicate = (icmp_ln71_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_fm_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bout                      (alloca           ) [ 0111111111111111111111100000]
h_read                    (read             ) [ 0000000000000000000000000000]
out_read                  (read             ) [ 0011111111111111111111100000]
output_ftmap_read         (read             ) [ 0011111111111111111111100000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000000000]
zext_ln133                (zext             ) [ 0011111111111111111111100000]
out_cast                  (zext             ) [ 0011111111111111111111100000]
add_ln137_3               (add              ) [ 0000000000000000000000000000]
zext_ln137_1              (zext             ) [ 0011111111111111111111100000]
store_ln133               (store            ) [ 0000000000000000000000000000]
br_ln133                  (br               ) [ 0000000000000000000000000000]
bout_1                    (load             ) [ 0001000000000000000000000000]
icmp_ln133                (icmp             ) [ 0011111111111111111111100000]
add_ln133                 (add              ) [ 0001111111111111111111100000]
br_ln133                  (br               ) [ 0000000000000000000000000000]
zext_ln133_2              (zext             ) [ 0000000000000000000000000000]
empty                     (trunc            ) [ 0000000000000000000000000000]
bout_cast_cast            (zext             ) [ 0000000000000000000000000000]
empty_47                  (add              ) [ 0000000000000000000000000000]
p_cast                    (zext             ) [ 0000000000000000000000000000]
empty_48                  (add              ) [ 0000000000000000000000000000]
p_cast6                   (zext             ) [ 0000000000000000000000000000]
conv1_biases_addr         (getelementptr    ) [ 0001000000000000000000000000]
mul_ln137                 (mul              ) [ 0000000000000000000000000000]
zext_ln137                (zext             ) [ 0000000000000000000000000000]
add_ln137                 (add              ) [ 0001111111111111111111100000]
o                         (alloca           ) [ 0011111111111111111111111111]
store_ln73                (store            ) [ 0000000000000000000000000000]
br_ln73                   (br               ) [ 0000000000000000000000000000]
or_ln                     (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln133_1              (zext             ) [ 0000111111111111111111100000]
speclooptripcount_ln133   (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln133        (specloopname     ) [ 0000000000000000000000000000]
conv1_biases_load         (load             ) [ 0000000000000000000000000000]
empty_49                  (bitcast          ) [ 0000111111111111111111100000]
br_ln134                  (br               ) [ 0011111111111111111111100000]
bh                        (phi              ) [ 0000111111111111110000000000]
icmp_ln134                (icmp             ) [ 0011111111111111111111100000]
br_ln134                  (br               ) [ 0000000000000000000000000000]
zext_ln140                (zext             ) [ 0000011110000000000000000000]
add_ln140                 (add              ) [ 0000000000000000000000000000]
zext_ln140_3              (zext             ) [ 0000000000000000000000000000]
trunc_ln140               (trunc            ) [ 0000000000000000000000000000]
p_shl1                    (bitconcatenate   ) [ 0000000000000000000000000000]
sub_ln140                 (sub              ) [ 0000011110000000000000000000]
add_ln137_1               (add              ) [ 0000000000000000000000000000]
shl_ln                    (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln137_2              (zext             ) [ 0000000000000000000000000000]
shl_ln137_1               (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln137_3              (zext             ) [ 0000000000000000000000000000]
sub_ln137                 (sub              ) [ 0000000000000000000000000000]
sext_ln137                (sext             ) [ 0000000000000000000000000000]
add_ln137_2               (add              ) [ 0000000000000000000000000000]
trunc_ln                  (partselect       ) [ 0000000000000000000000000000]
sext_ln147                (sext             ) [ 0000000000000000000000000000]
i2_addr                   (getelementptr    ) [ 0000011111111100000000000000]
speclooptripcount_ln134   (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln134        (specloopname     ) [ 0000000000000000000000000000]
call_ln140                (call             ) [ 0000000000000000000000000000]
empty_50                  (writereq         ) [ 0000000000000000000000000000]
br_ln147                  (br               ) [ 0011111111111111111111100000]
loop_index_0              (phi              ) [ 0000001000000000000000000000]
loop_index_0_cast59       (zext             ) [ 0000000000000000000000000000]
empty_51                  (add              ) [ 0000000000000000000000000000]
p_cast69                  (zext             ) [ 0000000000000000000000000000]
output_fm_buffer_1_addr   (getelementptr    ) [ 0000000100000000000000000000]
exitcond348               (icmp             ) [ 0011111111111111111111100000]
empty_52                  (add              ) [ 0011111111111111111111100000]
br_ln0                    (br               ) [ 0000000000000000000000000000]
add_ln137_4               (add              ) [ 0000000000000000000000000000]
shl_ln137_2               (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln137_4              (zext             ) [ 0000000000000000000000000000]
shl_ln137_3               (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln137_5              (zext             ) [ 0000000000000000000000000000]
sub_ln137_1               (sub              ) [ 0000000000000000000000000000]
sext_ln137_1              (sext             ) [ 0000000000000000000000000000]
add_ln137_5               (add              ) [ 0011100001111111111111100000]
output_fm_buffer_1_load   (load             ) [ 0000000010000000000000000000]
speclooptripcount_ln0     (speclooptripcount) [ 0000000000000000000000000000]
empty_53                  (bitcast          ) [ 0000000000000000000000000000]
write_ln147               (write            ) [ 0000000000000000000000000000]
br_ln0                    (br               ) [ 0011111111111111111111100000]
empty_54                  (writeresp        ) [ 0000000000000000000000000000]
or_ln134                  (or               ) [ 0000000000000000000000000000]
zext_ln140_4              (zext             ) [ 0000000000000000000000000000]
add_ln140_1               (add              ) [ 0000000000000000000000000000]
zext_ln140_5              (zext             ) [ 0000000000000000000000000000]
trunc_ln140_1             (trunc            ) [ 0000000000000000000000000000]
p_shl2                    (bitconcatenate   ) [ 0000000000000000000000000000]
sub_ln140_1               (sub              ) [ 0000000000000011110000000000]
icmp_ln134_1              (icmp             ) [ 0011111111111111111111100000]
br_ln134                  (br               ) [ 0000000000000000000000000000]
trunc_ln147_1             (partselect       ) [ 0000000000000000000000000000]
sext_ln147_1              (sext             ) [ 0000000000000000000000000000]
i2_addr_1                 (getelementptr    ) [ 0000000000000011111111100000]
store_ln133               (store            ) [ 0000000000000000000000000000]
br_ln133                  (br               ) [ 0000000000000000000000000000]
call_ln140                (call             ) [ 0000000000000000000000000000]
empty_55                  (writereq         ) [ 0000000000000000000000000000]
br_ln147                  (br               ) [ 0011111111111111111111100000]
loop_index_1              (phi              ) [ 0000000000000001000000000000]
loop_index_1_cast60       (zext             ) [ 0000000000000000000000000000]
empty_56                  (add              ) [ 0000000000000000000000000000]
p_cast73                  (zext             ) [ 0000000000000000000000000000]
output_fm_buffer_1_addr_2 (getelementptr    ) [ 0000000000000000100000000000]
exitcond3810              (icmp             ) [ 0011111111111111111111100000]
empty_57                  (add              ) [ 0011111111111111111111100000]
br_ln0                    (br               ) [ 0000000000000000000000000000]
add_ln134                 (add              ) [ 0011111111111100001111100000]
output_fm_buffer_1_load_1 (load             ) [ 0000000000000000010000000000]
speclooptripcount_ln0     (speclooptripcount) [ 0000000000000000000000000000]
empty_58                  (bitcast          ) [ 0000000000000000000000000000]
write_ln147               (write            ) [ 0000000000000000000000000000]
br_ln0                    (br               ) [ 0011111111111111111111100000]
empty_59                  (writeresp        ) [ 0000000000000000000000000000]
br_ln134                  (br               ) [ 0011111111111111111111100000]
o_1                       (load             ) [ 0000000000000000000000000000]
or_ln1                    (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln68                 (zext             ) [ 0000000000000000000000001111]
icmp_ln68                 (icmp             ) [ 0000000000000000000000011111]
add_ln68                  (add              ) [ 0000000000000000000000001111]
br_ln68                   (br               ) [ 0000000000000000000000000000]
speclooptripcount_ln68    (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln68         (specloopname     ) [ 0000000000000000000000000000]
br_ln69                   (br               ) [ 0000000000000000000000011111]
ret_ln154                 (ret              ) [ 0000000000000000000000000000]
h_1                       (phi              ) [ 0000000000000000000000001111]
zext_ln73                 (zext             ) [ 0000000000000000000000000000]
add_ln73                  (add              ) [ 0000000000000000000000000000]
zext_ln73_1               (zext             ) [ 0000000000000000000000000000]
trunc_ln73                (trunc            ) [ 0000000000000000000000000000]
p_shl4                    (bitconcatenate   ) [ 0000000000000000000000000000]
sub_ln73                  (sub              ) [ 0000000000000000000000000100]
icmp_ln69                 (icmp             ) [ 0000000000000000000000011111]
br_ln69                   (br               ) [ 0000000000000000000000000000]
speclooptripcount_ln69    (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln69         (specloopname     ) [ 0000000000000000000000000000]
br_ln71                   (br               ) [ 0000000000000000000000011111]
w                         (phi              ) [ 0000000000000000000000000100]
zext_ln73_2               (zext             ) [ 0000000000000000000000000000]
add_ln73_1                (add              ) [ 0000000000000000000000000000]
zext_ln73_3               (zext             ) [ 0000000000000000000000000000]
output_fm_buffer_1_addr_1 (getelementptr    ) [ 0000000000000000000000000000]
icmp_ln71                 (icmp             ) [ 0000000000000000000000011111]
add_ln71                  (add              ) [ 0000000000000000000000011111]
br_ln71                   (br               ) [ 0000000000000000000000000000]
speclooptripcount_ln71    (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln71         (specloopname     ) [ 0000000000000000000000000000]
store_ln73                (store            ) [ 0000000000000000000000000000]
br_ln71                   (br               ) [ 0000000000000000000000011111]
add_ln69                  (add              ) [ 0000000000000000000000000000]
zext_ln73_4               (zext             ) [ 0000000000000000000000000000]
add_ln73_2                (add              ) [ 0000000000000000000000000000]
zext_ln73_5               (zext             ) [ 0000000000000000000000000000]
trunc_ln73_1              (trunc            ) [ 0000000000000000000000000000]
p_shl5                    (bitconcatenate   ) [ 0000000000000000000000000000]
sub_ln73_1                (sub              ) [ 0000000000000000000000011011]
br_ln71                   (br               ) [ 0000000000000000000000011111]
w_1                       (phi              ) [ 0000000000000000000000000010]
zext_ln73_6               (zext             ) [ 0000000000000000000000000000]
add_ln73_3                (add              ) [ 0000000000000000000000000000]
zext_ln73_7               (zext             ) [ 0000000000000000000000000000]
output_fm_buffer_1_addr_3 (getelementptr    ) [ 0000000000000000000000000000]
icmp_ln71_1               (icmp             ) [ 0000000000000000000000011111]
add_ln71_1                (add              ) [ 0000000000000000000000011111]
br_ln71                   (br               ) [ 0000000000000000000000000000]
speclooptripcount_ln71    (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln71         (specloopname     ) [ 0000000000000000000000000000]
store_ln73                (store            ) [ 0000000000000000000000000000]
br_ln71                   (br               ) [ 0000000000000000000000011111]
add_ln69_1                (add              ) [ 0000000000000000000000000000]
zext_ln73_8               (zext             ) [ 0000000000000000000000000000]
add_ln73_4                (add              ) [ 0000000000000000000000000000]
zext_ln73_9               (zext             ) [ 0000000000000000000000000000]
trunc_ln73_2              (trunc            ) [ 0000000000000000000000000000]
p_shl6                    (bitconcatenate   ) [ 0000000000000000000000000000]
sub_ln73_2                (sub              ) [ 0000000000000000000000000001]
icmp_ln69_1               (icmp             ) [ 0000000000000000000000011111]
br_ln69                   (br               ) [ 0000000000000000000000000000]
br_ln73                   (br               ) [ 0000000000000000000000011111]
store_ln68                (store            ) [ 0000000000000000000000000000]
br_ln68                   (br               ) [ 0000000000000000000000000000]
w_2                       (phi              ) [ 0000000000000000000000000001]
zext_ln73_10              (zext             ) [ 0000000000000000000000000000]
add_ln73_5                (add              ) [ 0000000000000000000000000000]
zext_ln73_11              (zext             ) [ 0000000000000000000000000000]
output_fm_buffer_1_addr_4 (getelementptr    ) [ 0000000000000000000000000000]
icmp_ln71_2               (icmp             ) [ 0000000000000000000000011111]
add_ln71_2                (add              ) [ 0000000000000000000000011111]
br_ln71                   (br               ) [ 0000000000000000000000000000]
speclooptripcount_ln71    (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln71         (specloopname     ) [ 0000000000000000000000000000]
store_ln73                (store            ) [ 0000000000000000000000000000]
br_ln71                   (br               ) [ 0000000000000000000000011111]
add_ln69_2                (add              ) [ 0000000000000000000000011111]
br_ln69                   (br               ) [ 0000000000000000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_fm_buffer_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="export_output_buffer_c1_Pipeline_RELU1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="bout_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bout/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="o_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="h_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="out_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="output_ftmap_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_writeresp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="0" index="2" bw="9" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_50/5 empty_54/9 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln147_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="4"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="0" index="3" bw="1" slack="0"/>
<pin id="160" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln147/8 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_writeresp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="0" index="2" bw="9" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_55/14 empty_59/18 "/>
</bind>
</comp>

<comp id="171" class="1004" name="write_ln147_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="4"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="0" index="3" bw="1" slack="0"/>
<pin id="176" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln147/17 "/>
</bind>
</comp>

<comp id="180" class="1004" name="conv1_biases_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="output_fm_buffer_1_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_1_load/6 output_fm_buffer_1_load_1/15 store_ln73/25 store_ln73/26 store_ln73/27 "/>
</bind>
</comp>

<comp id="206" class="1004" name="output_fm_buffer_1_addr_2_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="16" slack="0"/>
<pin id="210" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr_2/15 "/>
</bind>
</comp>

<comp id="214" class="1004" name="output_fm_buffer_1_addr_1_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="16" slack="0"/>
<pin id="218" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr_1/25 "/>
</bind>
</comp>

<comp id="223" class="1004" name="output_fm_buffer_1_addr_3_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="16" slack="0"/>
<pin id="227" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr_3/26 "/>
</bind>
</comp>

<comp id="231" class="1004" name="output_fm_buffer_1_addr_4_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="16" slack="0"/>
<pin id="235" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_1_addr_4/27 "/>
</bind>
</comp>

<comp id="239" class="1005" name="bh_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="1"/>
<pin id="241" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="bh_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/4 "/>
</bind>
</comp>

<comp id="251" class="1005" name="loop_index_0_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="1"/>
<pin id="253" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_0 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="loop_index_0_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_0/6 "/>
</bind>
</comp>

<comp id="262" class="1005" name="loop_index_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_1 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="loop_index_1_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="8" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_1/15 "/>
</bind>
</comp>

<comp id="273" class="1005" name="h_1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="1"/>
<pin id="275" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_1 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="h_1_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_1/24 "/>
</bind>
</comp>

<comp id="285" class="1005" name="w_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="1"/>
<pin id="287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="w_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="1" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/25 "/>
</bind>
</comp>

<comp id="296" class="1005" name="w_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="1"/>
<pin id="298" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_1 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="w_1_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_1/26 "/>
</bind>
</comp>

<comp id="307" class="1005" name="w_2_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="1"/>
<pin id="309" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_2 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="w_2_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_2/27 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_export_output_buffer_c1_Pipeline_RELU_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="0" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="0" index="2" bw="32" slack="1"/>
<pin id="322" dir="0" index="3" bw="32" slack="0"/>
<pin id="323" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln140/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_export_output_buffer_c1_Pipeline_RELU1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="0" index="2" bw="32" slack="8"/>
<pin id="330" dir="0" index="3" bw="32" slack="0"/>
<pin id="331" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln140/13 "/>
</bind>
</comp>

<comp id="334" class="1005" name="reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_load output_fm_buffer_1_load_1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln133_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="out_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_cast/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln137_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_3/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln137_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln133_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="bout_1_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="1"/>
<pin id="363" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bout_1/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln133_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln133_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln133_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_2/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="empty_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="bout_cast_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bout_cast_cast/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="empty_47_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="6" slack="1"/>
<pin id="391" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_47/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="empty_48_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="0" index="1" bw="6" slack="1"/>
<pin id="400" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_48/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_cast6_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="mul_ln137_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="0" index="1" bw="19" slack="0"/>
<pin id="410" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln137/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln137_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="25" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln137_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="25" slack="0"/>
<pin id="419" dir="0" index="1" bw="64" slack="1"/>
<pin id="420" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln73_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="4" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="or_ln_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="431" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln133_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_1/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="empty_49_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_49/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln134_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="5" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln140_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln140_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="1"/>
<pin id="453" dir="0" index="1" bw="5" slack="0"/>
<pin id="454" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln140_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_3/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln140_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="0"/>
<pin id="462" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_shl1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sub_ln140_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="0" index="1" bw="9" slack="0"/>
<pin id="475" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln137_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="3"/>
<pin id="482" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_1/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="shl_ln_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="19" slack="0"/>
<pin id="486" dir="0" index="1" bw="9" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln137_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="19" slack="0"/>
<pin id="494" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_2/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="shl_ln137_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="0" index="1" bw="9" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_1/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln137_3_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="11" slack="0"/>
<pin id="506" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_3/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sub_ln137_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="19" slack="0"/>
<pin id="510" dir="0" index="1" bw="11" slack="0"/>
<pin id="511" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln137/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sext_ln137_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="20" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln137_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="20" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="2"/>
<pin id="521" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_2/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="trunc_ln_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="62" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="0"/>
<pin id="526" dir="0" index="2" bw="3" slack="0"/>
<pin id="527" dir="0" index="3" bw="7" slack="0"/>
<pin id="528" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln147_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="62" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="i2_addr_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="0" index="1" bw="64" slack="0"/>
<pin id="540" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="loop_index_0_cast59_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_0_cast59/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="empty_51_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="2"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_51/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_cast69_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast69/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="exitcond348_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond348/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="empty_52_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_52/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln137_4_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="5"/>
<pin id="571" dir="0" index="1" bw="5" slack="2"/>
<pin id="572" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_4/6 "/>
</bind>
</comp>

<comp id="573" class="1004" name="shl_ln137_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="19" slack="0"/>
<pin id="575" dir="0" index="1" bw="9" slack="0"/>
<pin id="576" dir="0" index="2" bw="1" slack="0"/>
<pin id="577" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_2/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln137_4_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="19" slack="0"/>
<pin id="583" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_4/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="shl_ln137_3_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="11" slack="0"/>
<pin id="587" dir="0" index="1" bw="9" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_3/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln137_5_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="11" slack="0"/>
<pin id="595" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_5/6 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sub_ln137_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="19" slack="0"/>
<pin id="599" dir="0" index="1" bw="11" slack="0"/>
<pin id="600" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln137_1/6 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sext_ln137_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="20" slack="0"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137_1/6 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln137_5_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="20" slack="0"/>
<pin id="609" dir="0" index="1" bw="64" slack="4"/>
<pin id="610" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_5/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="empty_53_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_53/8 "/>
</bind>
</comp>

<comp id="617" class="1004" name="or_ln134_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="7"/>
<pin id="619" dir="0" index="1" bw="5" slack="0"/>
<pin id="620" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln134/13 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln140_4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="0"/>
<pin id="625" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_4/13 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln140_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="8"/>
<pin id="629" dir="0" index="1" bw="5" slack="0"/>
<pin id="630" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_1/13 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln140_5_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="9" slack="0"/>
<pin id="634" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_5/13 "/>
</bind>
</comp>

<comp id="636" class="1004" name="trunc_ln140_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="9" slack="0"/>
<pin id="638" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140_1/13 "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_shl2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="0"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="0" index="2" bw="1" slack="0"/>
<pin id="644" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/13 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sub_ln140_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="0" index="1" bw="9" slack="0"/>
<pin id="651" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140_1/13 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln134_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="0"/>
<pin id="657" dir="0" index="1" bw="5" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_1/13 "/>
</bind>
</comp>

<comp id="661" class="1004" name="trunc_ln147_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="62" slack="0"/>
<pin id="663" dir="0" index="1" bw="64" slack="5"/>
<pin id="664" dir="0" index="2" bw="3" slack="0"/>
<pin id="665" dir="0" index="3" bw="7" slack="0"/>
<pin id="666" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln147_1/13 "/>
</bind>
</comp>

<comp id="670" class="1004" name="sext_ln147_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="62" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147_1/13 "/>
</bind>
</comp>

<comp id="674" class="1004" name="i2_addr_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="0"/>
<pin id="676" dir="0" index="1" bw="64" slack="0"/>
<pin id="677" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr_1/13 "/>
</bind>
</comp>

<comp id="680" class="1004" name="store_ln133_store_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="4" slack="9"/>
<pin id="682" dir="0" index="1" bw="4" slack="10"/>
<pin id="683" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/13 "/>
</bind>
</comp>

<comp id="684" class="1004" name="loop_index_1_cast60_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_1_cast60/15 "/>
</bind>
</comp>

<comp id="688" class="1004" name="empty_56_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="2"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_56/15 "/>
</bind>
</comp>

<comp id="693" class="1004" name="p_cast73_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="0"/>
<pin id="695" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast73/15 "/>
</bind>
</comp>

<comp id="698" class="1004" name="exitcond3810_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="8" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3810/15 "/>
</bind>
</comp>

<comp id="704" class="1004" name="empty_57_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_57/15 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln134_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="5" slack="9"/>
<pin id="712" dir="0" index="1" bw="3" slack="0"/>
<pin id="713" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/15 "/>
</bind>
</comp>

<comp id="716" class="1004" name="empty_58_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_58/17 "/>
</bind>
</comp>

<comp id="721" class="1004" name="o_1_load_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="1"/>
<pin id="723" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_1/23 "/>
</bind>
</comp>

<comp id="724" class="1004" name="or_ln1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="0" index="1" bw="4" slack="0"/>
<pin id="727" dir="0" index="2" bw="4" slack="0"/>
<pin id="728" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/23 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln68_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/23 "/>
</bind>
</comp>

<comp id="736" class="1004" name="icmp_ln68_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="0"/>
<pin id="738" dir="0" index="1" bw="4" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/23 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln68_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/23 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln73_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="5" slack="0"/>
<pin id="750" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/24 "/>
</bind>
</comp>

<comp id="752" class="1004" name="add_ln73_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="1"/>
<pin id="754" dir="0" index="1" bw="5" slack="0"/>
<pin id="755" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/24 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln73_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="9" slack="0"/>
<pin id="759" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/24 "/>
</bind>
</comp>

<comp id="761" class="1004" name="trunc_ln73_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="9" slack="0"/>
<pin id="763" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73/24 "/>
</bind>
</comp>

<comp id="765" class="1004" name="p_shl4_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="16" slack="0"/>
<pin id="767" dir="0" index="1" bw="8" slack="0"/>
<pin id="768" dir="0" index="2" bw="1" slack="0"/>
<pin id="769" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/24 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sub_ln73_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="16" slack="0"/>
<pin id="775" dir="0" index="1" bw="9" slack="0"/>
<pin id="776" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73/24 "/>
</bind>
</comp>

<comp id="779" class="1004" name="icmp_ln69_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="5" slack="0"/>
<pin id="781" dir="0" index="1" bw="5" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/24 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln73_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="0"/>
<pin id="787" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_2/25 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln73_1_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="1"/>
<pin id="791" dir="0" index="1" bw="8" slack="0"/>
<pin id="792" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/25 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln73_3_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="0"/>
<pin id="796" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_3/25 "/>
</bind>
</comp>

<comp id="799" class="1004" name="icmp_ln71_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="0"/>
<pin id="801" dir="0" index="1" bw="8" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/25 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln71_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/25 "/>
</bind>
</comp>

<comp id="811" class="1004" name="add_ln69_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="5" slack="1"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/25 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln73_4_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="5" slack="0"/>
<pin id="819" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_4/25 "/>
</bind>
</comp>

<comp id="821" class="1004" name="add_ln73_2_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="2"/>
<pin id="823" dir="0" index="1" bw="5" slack="0"/>
<pin id="824" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_2/25 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln73_5_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="9" slack="0"/>
<pin id="828" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_5/25 "/>
</bind>
</comp>

<comp id="830" class="1004" name="trunc_ln73_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="9" slack="0"/>
<pin id="832" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73_1/25 "/>
</bind>
</comp>

<comp id="834" class="1004" name="p_shl5_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="0"/>
<pin id="836" dir="0" index="1" bw="8" slack="0"/>
<pin id="837" dir="0" index="2" bw="1" slack="0"/>
<pin id="838" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/25 "/>
</bind>
</comp>

<comp id="842" class="1004" name="sub_ln73_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="0"/>
<pin id="844" dir="0" index="1" bw="9" slack="0"/>
<pin id="845" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73_1/25 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln73_6_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="0"/>
<pin id="850" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_6/26 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln73_3_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="1"/>
<pin id="854" dir="0" index="1" bw="8" slack="0"/>
<pin id="855" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_3/26 "/>
</bind>
</comp>

<comp id="857" class="1004" name="zext_ln73_7_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="0"/>
<pin id="859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_7/26 "/>
</bind>
</comp>

<comp id="862" class="1004" name="icmp_ln71_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="0"/>
<pin id="864" dir="0" index="1" bw="8" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_1/26 "/>
</bind>
</comp>

<comp id="868" class="1004" name="add_ln71_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/26 "/>
</bind>
</comp>

<comp id="874" class="1004" name="add_ln69_1_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="5" slack="2"/>
<pin id="876" dir="0" index="1" bw="3" slack="0"/>
<pin id="877" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_1/26 "/>
</bind>
</comp>

<comp id="880" class="1004" name="zext_ln73_8_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="5" slack="0"/>
<pin id="882" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_8/26 "/>
</bind>
</comp>

<comp id="884" class="1004" name="add_ln73_4_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="3"/>
<pin id="886" dir="0" index="1" bw="5" slack="0"/>
<pin id="887" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_4/26 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln73_9_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="9" slack="0"/>
<pin id="891" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_9/26 "/>
</bind>
</comp>

<comp id="893" class="1004" name="trunc_ln73_2_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="9" slack="0"/>
<pin id="895" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73_2/26 "/>
</bind>
</comp>

<comp id="897" class="1004" name="p_shl6_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="16" slack="0"/>
<pin id="899" dir="0" index="1" bw="8" slack="0"/>
<pin id="900" dir="0" index="2" bw="1" slack="0"/>
<pin id="901" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/26 "/>
</bind>
</comp>

<comp id="905" class="1004" name="sub_ln73_2_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="0"/>
<pin id="907" dir="0" index="1" bw="9" slack="0"/>
<pin id="908" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73_2/26 "/>
</bind>
</comp>

<comp id="911" class="1004" name="icmp_ln69_1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="5" slack="0"/>
<pin id="913" dir="0" index="1" bw="5" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69_1/26 "/>
</bind>
</comp>

<comp id="917" class="1004" name="store_ln68_store_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="4" slack="3"/>
<pin id="919" dir="0" index="1" bw="4" slack="4"/>
<pin id="920" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/26 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln73_10_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="0"/>
<pin id="923" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_10/27 "/>
</bind>
</comp>

<comp id="925" class="1004" name="add_ln73_5_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="16" slack="1"/>
<pin id="927" dir="0" index="1" bw="8" slack="0"/>
<pin id="928" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_5/27 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln73_11_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="16" slack="0"/>
<pin id="932" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_11/27 "/>
</bind>
</comp>

<comp id="935" class="1004" name="icmp_ln71_2_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="0"/>
<pin id="937" dir="0" index="1" bw="8" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_2/27 "/>
</bind>
</comp>

<comp id="941" class="1004" name="add_ln71_2_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_2/27 "/>
</bind>
</comp>

<comp id="947" class="1004" name="add_ln69_2_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="5" slack="3"/>
<pin id="949" dir="0" index="1" bw="3" slack="0"/>
<pin id="950" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_2/27 "/>
</bind>
</comp>

<comp id="953" class="1005" name="bout_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="4" slack="0"/>
<pin id="955" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bout "/>
</bind>
</comp>

<comp id="960" class="1005" name="out_read_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="6" slack="1"/>
<pin id="962" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

<comp id="965" class="1005" name="output_ftmap_read_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="64" slack="1"/>
<pin id="967" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="970" class="1005" name="zext_ln133_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="9" slack="3"/>
<pin id="972" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln133 "/>
</bind>
</comp>

<comp id="975" class="1005" name="out_cast_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="7" slack="1"/>
<pin id="977" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_cast "/>
</bind>
</comp>

<comp id="980" class="1005" name="zext_ln137_1_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="9" slack="5"/>
<pin id="982" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln137_1 "/>
</bind>
</comp>

<comp id="991" class="1005" name="add_ln133_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="4" slack="9"/>
<pin id="993" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="996" class="1005" name="conv1_biases_addr_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="6" slack="1"/>
<pin id="998" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr "/>
</bind>
</comp>

<comp id="1001" class="1005" name="add_ln137_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="64" slack="2"/>
<pin id="1003" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln137 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="o_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="4" slack="0"/>
<pin id="1009" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="1014" class="1005" name="zext_ln133_1_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="9" slack="1"/>
<pin id="1016" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln133_1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="empty_49_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="1"/>
<pin id="1022" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_49 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="icmp_ln134_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="7"/>
<pin id="1028" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln134 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="zext_ln140_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="9" slack="2"/>
<pin id="1032" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln140 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="sub_ln140_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="16" slack="1"/>
<pin id="1037" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln140 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="i2_addr_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="1"/>
<pin id="1043" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i2_addr "/>
</bind>
</comp>

<comp id="1047" class="1005" name="output_fm_buffer_1_addr_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="16" slack="1"/>
<pin id="1049" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_addr "/>
</bind>
</comp>

<comp id="1055" class="1005" name="empty_52_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="8" slack="0"/>
<pin id="1057" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_52 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="add_ln137_5_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="64" slack="5"/>
<pin id="1062" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="add_ln137_5 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="sub_ln140_1_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="16" slack="1"/>
<pin id="1067" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln140_1 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="i2_addr_1_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="1"/>
<pin id="1076" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i2_addr_1 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="output_fm_buffer_1_addr_2_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="16" slack="1"/>
<pin id="1082" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_1_addr_2 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="empty_57_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="0"/>
<pin id="1090" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_57 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="add_ln134_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="5" slack="1"/>
<pin id="1095" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="zext_ln68_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="9" slack="1"/>
<pin id="1100" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="add_ln68_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="4" slack="3"/>
<pin id="1110" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="sub_ln73_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="16" slack="1"/>
<pin id="1115" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln73 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="icmp_ln69_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="2"/>
<pin id="1120" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="add_ln71_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="8" slack="0"/>
<pin id="1127" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="sub_ln73_1_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="16" slack="1"/>
<pin id="1132" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln73_1 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="add_ln71_1_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="8" slack="0"/>
<pin id="1140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln71_1 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="sub_ln73_2_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="16" slack="1"/>
<pin id="1145" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln73_2 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="add_ln71_2_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="0"/>
<pin id="1156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln71_2 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="add_ln69_2_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="5" slack="1"/>
<pin id="1161" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_2 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="grp_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1167" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/3 add15_1/3 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="grp_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/7 tmp_3/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="92" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="94" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="100" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="102" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="163"><net_src comp="104" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="169"><net_src comp="92" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="94" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="100" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="102" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="179"><net_src comp="104" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="50" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="118" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="222"><net_src comp="214" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="50" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="254"><net_src comp="70" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="70" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="284"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="288"><net_src comp="70" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="299"><net_src comp="70" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="310"><net_src comp="70" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="72" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="10" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="332"><net_src comp="108" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="10" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="337"><net_src comp="200" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="130" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="136" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="130" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="42" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="44" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="368"><net_src comp="361" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="46" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="361" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="361" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="361" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="376" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="384" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="411"><net_src comp="393" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="52" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="44" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="54" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="427" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="187" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="243" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="66" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="243" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="451" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="451" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="68" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="70" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="456" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="472" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="483"><net_src comp="447" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="489"><net_src comp="74" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="479" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="76" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="78" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="479" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="80" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="496" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="492" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="529"><net_src comp="82" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="518" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="84" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="532"><net_src comp="86" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="536"><net_src comp="523" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="0" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="255" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="547" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="561"><net_src comp="255" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="96" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="255" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="42" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="578"><net_src comp="74" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="76" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="584"><net_src comp="573" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="78" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="569" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="80" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="585" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="581" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="603" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="334" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="621"><net_src comp="239" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="106" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="623" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="627" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="627" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="68" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="70" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="640" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="632" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="654"><net_src comp="648" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="659"><net_src comp="617" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="66" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="667"><net_src comp="82" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="84" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="669"><net_src comp="86" pin="0"/><net_sink comp="661" pin=3"/></net>

<net id="673"><net_src comp="661" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="0" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="670" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="687"><net_src comp="266" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="684" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="688" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="702"><net_src comp="266" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="96" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="266" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="42" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="239" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="110" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="334" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="729"><net_src comp="54" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="721" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="721" pin="1"/><net_sink comp="724" pin=2"/></net>

<net id="735"><net_src comp="724" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="721" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="46" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="721" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="48" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="277" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="760"><net_src comp="752" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="752" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="770"><net_src comp="68" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="761" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="70" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="777"><net_src comp="765" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="757" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="277" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="66" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="289" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="785" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="789" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="803"><net_src comp="289" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="96" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="289" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="42" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="273" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="106" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="811" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="817" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="829"><net_src comp="821" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="821" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="839"><net_src comp="68" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="840"><net_src comp="830" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="841"><net_src comp="70" pin="0"/><net_sink comp="834" pin=2"/></net>

<net id="846"><net_src comp="834" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="826" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="300" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="860"><net_src comp="852" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="866"><net_src comp="300" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="96" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="300" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="42" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="273" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="110" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="883"><net_src comp="874" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="888"><net_src comp="880" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="892"><net_src comp="884" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="884" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="902"><net_src comp="68" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="893" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="904"><net_src comp="70" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="909"><net_src comp="897" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="889" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="874" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="66" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="924"><net_src comp="311" pin="4"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="921" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="933"><net_src comp="925" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="939"><net_src comp="311" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="96" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="311" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="42" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="273" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="120" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="956"><net_src comp="122" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="959"><net_src comp="953" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="963"><net_src comp="136" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="968"><net_src comp="142" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="973"><net_src comp="338" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="978"><net_src comp="342" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="983"><net_src comp="352" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="994"><net_src comp="370" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="999"><net_src comp="180" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1004"><net_src comp="417" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="1006"><net_src comp="1001" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="1010"><net_src comp="126" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1013"><net_src comp="1007" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1017"><net_src comp="433" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1023"><net_src comp="437" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1029"><net_src comp="441" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="447" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1038"><net_src comp="472" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1044"><net_src comp="537" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="1046"><net_src comp="1041" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="1050"><net_src comp="193" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1058"><net_src comp="563" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1063"><net_src comp="607" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="1068"><net_src comp="648" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1077"><net_src comp="674" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="1083"><net_src comp="206" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1091"><net_src comp="704" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1096"><net_src comp="710" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1101"><net_src comp="732" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1104"><net_src comp="1098" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1111"><net_src comp="742" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1116"><net_src comp="773" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1121"><net_src comp="779" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1128"><net_src comp="805" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1133"><net_src comp="842" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1141"><net_src comp="868" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1146"><net_src comp="905" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1157"><net_src comp="941" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1162"><net_src comp="947" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="277" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {5 8 9 10 11 12 13 14 17 18 19 20 21 22 }
	Port: conv1_biases | {}
	Port: output_fm_buffer_1 | {4 5 13 14 25 26 27 }
 - Input state : 
	Port: export_output_buffer_c1 : i2 | {}
	Port: export_output_buffer_c1 : output_ftmap | {1 }
	Port: export_output_buffer_c1 : conv1_biases | {2 3 }
	Port: export_output_buffer_c1 : out_r | {1 }
	Port: export_output_buffer_c1 : h | {1 }
	Port: export_output_buffer_c1 : output_fm_buffer_1 | {4 5 6 7 13 14 15 16 }
  - Chain level:
	State 1
		zext_ln137_1 : 1
		store_ln133 : 1
	State 2
		icmp_ln133 : 1
		add_ln133 : 1
		br_ln133 : 2
		zext_ln133_2 : 1
		empty : 1
		bout_cast_cast : 2
		empty_47 : 2
		p_cast : 3
		empty_48 : 3
		p_cast6 : 4
		conv1_biases_addr : 5
		conv1_biases_load : 6
		mul_ln137 : 4
		zext_ln137 : 5
		add_ln137 : 6
		store_ln73 : 1
	State 3
		zext_ln133_1 : 1
		empty_49 : 1
	State 4
		icmp_ln134 : 1
		br_ln134 : 2
		zext_ln140 : 1
		add_ln140 : 2
		zext_ln140_3 : 3
		trunc_ln140 : 3
		p_shl1 : 4
		sub_ln140 : 5
		call_ln140 : 6
		add_ln137_1 : 2
		shl_ln : 3
		zext_ln137_2 : 4
		shl_ln137_1 : 3
		zext_ln137_3 : 4
		sub_ln137 : 5
		sext_ln137 : 6
		add_ln137_2 : 7
		trunc_ln : 8
		sext_ln147 : 9
		i2_addr : 10
	State 5
	State 6
		loop_index_0_cast59 : 1
		empty_51 : 2
		p_cast69 : 3
		output_fm_buffer_1_addr : 4
		exitcond348 : 1
		empty_52 : 1
		br_ln0 : 2
		output_fm_buffer_1_load : 5
		shl_ln137_2 : 1
		zext_ln137_4 : 2
		shl_ln137_3 : 1
		zext_ln137_5 : 2
		sub_ln137_1 : 3
		sext_ln137_1 : 4
		add_ln137_5 : 5
	State 7
	State 8
		write_ln147 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
		add_ln140_1 : 1
		zext_ln140_5 : 2
		trunc_ln140_1 : 2
		p_shl2 : 3
		sub_ln140_1 : 4
		br_ln134 : 1
		call_ln140 : 5
		sext_ln147_1 : 1
		i2_addr_1 : 2
	State 14
	State 15
		loop_index_1_cast60 : 1
		empty_56 : 2
		p_cast73 : 3
		output_fm_buffer_1_addr_2 : 4
		exitcond3810 : 1
		empty_57 : 1
		br_ln0 : 2
		output_fm_buffer_1_load_1 : 5
	State 16
	State 17
		write_ln147 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		or_ln1 : 1
		zext_ln68 : 2
		icmp_ln68 : 1
		add_ln68 : 1
		br_ln68 : 2
	State 24
		zext_ln73 : 1
		add_ln73 : 2
		zext_ln73_1 : 3
		trunc_ln73 : 3
		p_shl4 : 4
		sub_ln73 : 5
		icmp_ln69 : 1
		br_ln69 : 2
	State 25
		zext_ln73_2 : 1
		add_ln73_1 : 2
		zext_ln73_3 : 3
		output_fm_buffer_1_addr_1 : 4
		icmp_ln71 : 1
		add_ln71 : 1
		br_ln71 : 2
		store_ln73 : 5
		zext_ln73_4 : 1
		add_ln73_2 : 2
		zext_ln73_5 : 3
		trunc_ln73_1 : 3
		p_shl5 : 4
		sub_ln73_1 : 5
	State 26
		zext_ln73_6 : 1
		add_ln73_3 : 2
		zext_ln73_7 : 3
		output_fm_buffer_1_addr_3 : 4
		icmp_ln71_1 : 1
		add_ln71_1 : 1
		br_ln71 : 2
		store_ln73 : 5
		zext_ln73_8 : 1
		add_ln73_4 : 2
		zext_ln73_9 : 3
		trunc_ln73_2 : 3
		p_shl6 : 4
		sub_ln73_2 : 5
		icmp_ln69_1 : 1
		br_ln69 : 2
	State 27
		zext_ln73_10 : 1
		add_ln73_5 : 2
		zext_ln73_11 : 3
		output_fm_buffer_1_addr_4 : 4
		icmp_ln71_2 : 1
		add_ln71_2 : 1
		br_ln71 : 2
		store_ln73 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   call   |  grp_export_output_buffer_c1_Pipeline_RELU_fu_318 |    2    |  0.427  |   348   |   357   |
|          | grp_export_output_buffer_c1_Pipeline_RELU1_fu_326 |    2    |  0.427  |   348   |   357   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln137_3_fu_346                |    0    |    0    |    0    |    15   |
|          |                  add_ln133_fu_370                 |    0    |    0    |    0    |    12   |
|          |                  empty_47_fu_388                  |    0    |    0    |    0    |    13   |
|          |                  empty_48_fu_397                  |    0    |    0    |    0    |    13   |
|          |                  add_ln137_fu_417                 |    0    |    0    |    0    |    71   |
|          |                  add_ln140_fu_451                 |    0    |    0    |    0    |    15   |
|          |                 add_ln137_1_fu_479                |    0    |    0    |    0    |    15   |
|          |                 add_ln137_2_fu_518                |    0    |    0    |    0    |    71   |
|          |                  empty_51_fu_547                  |    0    |    0    |    0    |    23   |
|          |                  empty_52_fu_563                  |    0    |    0    |    0    |    15   |
|          |                 add_ln137_4_fu_569                |    0    |    0    |    0    |    15   |
|          |                 add_ln137_5_fu_607                |    0    |    0    |    0    |    71   |
|          |                 add_ln140_1_fu_627                |    0    |    0    |    0    |    15   |
|          |                  empty_56_fu_688                  |    0    |    0    |    0    |    23   |
|    add   |                  empty_57_fu_704                  |    0    |    0    |    0    |    15   |
|          |                  add_ln134_fu_710                 |    0    |    0    |    0    |    12   |
|          |                  add_ln68_fu_742                  |    0    |    0    |    0    |    12   |
|          |                  add_ln73_fu_752                  |    0    |    0    |    0    |    15   |
|          |                 add_ln73_1_fu_789                 |    0    |    0    |    0    |    23   |
|          |                  add_ln71_fu_805                  |    0    |    0    |    0    |    15   |
|          |                  add_ln69_fu_811                  |    0    |    0    |    0    |    12   |
|          |                 add_ln73_2_fu_821                 |    0    |    0    |    0    |    15   |
|          |                 add_ln73_3_fu_852                 |    0    |    0    |    0    |    23   |
|          |                 add_ln71_1_fu_868                 |    0    |    0    |    0    |    15   |
|          |                 add_ln69_1_fu_874                 |    0    |    0    |    0    |    12   |
|          |                 add_ln73_4_fu_884                 |    0    |    0    |    0    |    15   |
|          |                 add_ln73_5_fu_925                 |    0    |    0    |    0    |    23   |
|          |                 add_ln71_2_fu_941                 |    0    |    0    |    0    |    15   |
|          |                 add_ln69_2_fu_947                 |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                    grp_fu_1164                    |    2    |    0    |   227   |   214   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  sub_ln140_fu_472                 |    0    |    0    |    0    |    23   |
|          |                  sub_ln137_fu_508                 |    0    |    0    |    0    |    26   |
|          |                 sub_ln137_1_fu_597                |    0    |    0    |    0    |    26   |
|    sub   |                 sub_ln140_1_fu_648                |    0    |    0    |    0    |    23   |
|          |                  sub_ln73_fu_773                  |    0    |    0    |    0    |    23   |
|          |                 sub_ln73_1_fu_842                 |    0    |    0    |    0    |    23   |
|          |                 sub_ln73_2_fu_905                 |    0    |    0    |    0    |    23   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 icmp_ln133_fu_364                 |    0    |    0    |    0    |    12   |
|          |                 icmp_ln134_fu_441                 |    0    |    0    |    0    |    12   |
|          |                 exitcond348_fu_557                |    0    |    0    |    0    |    15   |
|          |                icmp_ln134_1_fu_655                |    0    |    0    |    0    |    12   |
|          |                exitcond3810_fu_698                |    0    |    0    |    0    |    15   |
|   icmp   |                  icmp_ln68_fu_736                 |    0    |    0    |    0    |    12   |
|          |                  icmp_ln69_fu_779                 |    0    |    0    |    0    |    12   |
|          |                  icmp_ln71_fu_799                 |    0    |    0    |    0    |    15   |
|          |                 icmp_ln71_1_fu_862                |    0    |    0    |    0    |    15   |
|          |                 icmp_ln69_1_fu_911                |    0    |    0    |    0    |    12   |
|          |                 icmp_ln71_2_fu_935                |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    mul   |                  mul_ln137_fu_407                 |    1    |    0    |    0    |    6    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 h_read_read_fu_130                |    0    |    0    |    0    |    0    |
|   read   |                out_read_read_fu_136               |    0    |    0    |    0    |    0    |
|          |           output_ftmap_read_read_fu_142           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
| writeresp|                grp_writeresp_fu_148               |    0    |    0    |    0    |    0    |
|          |                grp_writeresp_fu_164               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   write  |              write_ln147_write_fu_155             |    0    |    0    |    0    |    0    |
|          |              write_ln147_write_fu_171             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 zext_ln133_fu_338                 |    0    |    0    |    0    |    0    |
|          |                  out_cast_fu_342                  |    0    |    0    |    0    |    0    |
|          |                zext_ln137_1_fu_352                |    0    |    0    |    0    |    0    |
|          |                zext_ln133_2_fu_376                |    0    |    0    |    0    |    0    |
|          |               bout_cast_cast_fu_384               |    0    |    0    |    0    |    0    |
|          |                   p_cast_fu_393                   |    0    |    0    |    0    |    0    |
|          |                   p_cast6_fu_402                  |    0    |    0    |    0    |    0    |
|          |                 zext_ln137_fu_413                 |    0    |    0    |    0    |    0    |
|          |                zext_ln133_1_fu_433                |    0    |    0    |    0    |    0    |
|          |                 zext_ln140_fu_447                 |    0    |    0    |    0    |    0    |
|          |                zext_ln140_3_fu_456                |    0    |    0    |    0    |    0    |
|          |                zext_ln137_2_fu_492                |    0    |    0    |    0    |    0    |
|          |                zext_ln137_3_fu_504                |    0    |    0    |    0    |    0    |
|          |             loop_index_0_cast59_fu_543            |    0    |    0    |    0    |    0    |
|          |                  p_cast69_fu_552                  |    0    |    0    |    0    |    0    |
|          |                zext_ln137_4_fu_581                |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln137_5_fu_593                |    0    |    0    |    0    |    0    |
|          |                zext_ln140_4_fu_623                |    0    |    0    |    0    |    0    |
|          |                zext_ln140_5_fu_632                |    0    |    0    |    0    |    0    |
|          |             loop_index_1_cast60_fu_684            |    0    |    0    |    0    |    0    |
|          |                  p_cast73_fu_693                  |    0    |    0    |    0    |    0    |
|          |                  zext_ln68_fu_732                 |    0    |    0    |    0    |    0    |
|          |                  zext_ln73_fu_748                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln73_1_fu_757                |    0    |    0    |    0    |    0    |
|          |                 zext_ln73_2_fu_785                |    0    |    0    |    0    |    0    |
|          |                 zext_ln73_3_fu_794                |    0    |    0    |    0    |    0    |
|          |                 zext_ln73_4_fu_817                |    0    |    0    |    0    |    0    |
|          |                 zext_ln73_5_fu_826                |    0    |    0    |    0    |    0    |
|          |                 zext_ln73_6_fu_848                |    0    |    0    |    0    |    0    |
|          |                 zext_ln73_7_fu_857                |    0    |    0    |    0    |    0    |
|          |                 zext_ln73_8_fu_880                |    0    |    0    |    0    |    0    |
|          |                 zext_ln73_9_fu_889                |    0    |    0    |    0    |    0    |
|          |                zext_ln73_10_fu_921                |    0    |    0    |    0    |    0    |
|          |                zext_ln73_11_fu_930                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                    empty_fu_380                   |    0    |    0    |    0    |    0    |
|          |                 trunc_ln140_fu_460                |    0    |    0    |    0    |    0    |
|   trunc  |                trunc_ln140_1_fu_636               |    0    |    0    |    0    |    0    |
|          |                 trunc_ln73_fu_761                 |    0    |    0    |    0    |    0    |
|          |                trunc_ln73_1_fu_830                |    0    |    0    |    0    |    0    |
|          |                trunc_ln73_2_fu_893                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                    or_ln_fu_427                   |    0    |    0    |    0    |    0    |
|          |                   p_shl1_fu_464                   |    0    |    0    |    0    |    0    |
|          |                   shl_ln_fu_484                   |    0    |    0    |    0    |    0    |
|          |                 shl_ln137_1_fu_496                |    0    |    0    |    0    |    0    |
|          |                 shl_ln137_2_fu_573                |    0    |    0    |    0    |    0    |
|bitconcatenate|                 shl_ln137_3_fu_585                |    0    |    0    |    0    |    0    |
|          |                   p_shl2_fu_640                   |    0    |    0    |    0    |    0    |
|          |                   or_ln1_fu_724                   |    0    |    0    |    0    |    0    |
|          |                   p_shl4_fu_765                   |    0    |    0    |    0    |    0    |
|          |                   p_shl5_fu_834                   |    0    |    0    |    0    |    0    |
|          |                   p_shl6_fu_897                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 sext_ln137_fu_514                 |    0    |    0    |    0    |    0    |
|   sext   |                 sext_ln147_fu_533                 |    0    |    0    |    0    |    0    |
|          |                sext_ln137_1_fu_603                |    0    |    0    |    0    |    0    |
|          |                sext_ln147_1_fu_670                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|partselect|                  trunc_ln_fu_523                  |    0    |    0    |    0    |    0    |
|          |                trunc_ln147_1_fu_661               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    or    |                  or_ln134_fu_617                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                    grp_fu_1168                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    7    |  0.854  |   923   |   1869  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         add_ln133_reg_991        |    4   |
|        add_ln134_reg_1093        |    5   |
|       add_ln137_5_reg_1060       |   64   |
|        add_ln137_reg_1001        |   64   |
|         add_ln68_reg_1108        |    4   |
|        add_ln69_2_reg_1159       |    5   |
|        add_ln71_1_reg_1138       |    8   |
|        add_ln71_2_reg_1154       |    8   |
|         add_ln71_reg_1125        |    8   |
|            bh_reg_239            |    5   |
|           bout_reg_953           |    4   |
|     conv1_biases_addr_reg_996    |    6   |
|         empty_49_reg_1020        |   32   |
|         empty_52_reg_1055        |    8   |
|         empty_57_reg_1088        |    8   |
|            h_1_reg_273           |    5   |
|        i2_addr_1_reg_1074        |   32   |
|         i2_addr_reg_1041         |   32   |
|        icmp_ln134_reg_1026       |    1   |
|        icmp_ln69_reg_1118        |    1   |
|       loop_index_0_reg_251       |    8   |
|       loop_index_1_reg_262       |    8   |
|            o_reg_1007            |    4   |
|         out_cast_reg_975         |    7   |
|         out_read_reg_960         |    6   |
|output_fm_buffer_1_addr_2_reg_1080|   16   |
| output_fm_buffer_1_addr_reg_1047 |   16   |
|     output_ftmap_read_reg_965    |   64   |
|              reg_334             |   32   |
|       sub_ln140_1_reg_1065       |   16   |
|        sub_ln140_reg_1035        |   16   |
|        sub_ln73_1_reg_1130       |   16   |
|        sub_ln73_2_reg_1143       |   16   |
|         sub_ln73_reg_1113        |   16   |
|            w_1_reg_296           |    8   |
|            w_2_reg_307           |    8   |
|             w_reg_285            |    8   |
|       zext_ln133_1_reg_1014      |    9   |
|        zext_ln133_reg_970        |    9   |
|       zext_ln137_1_reg_980       |    9   |
|        zext_ln140_reg_1030       |    9   |
|        zext_ln68_reg_1098        |    9   |
+----------------------------------+--------+
|               Total              |   614  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                grp_writeresp_fu_148               |  p0  |   2  |   1  |    2   |
|                grp_writeresp_fu_164               |  p0  |   2  |   1  |    2   |
|                 grp_access_fu_187                 |  p0  |   2  |   6  |   12   ||    9    |
|                 grp_access_fu_200                 |  p0  |   7  |  16  |   112  ||    37   |
|                     bh_reg_239                    |  p0  |   2  |   5  |   10   ||    9    |
|                    h_1_reg_273                    |  p0  |   2  |   5  |   10   ||    9    |
|  grp_export_output_buffer_c1_Pipeline_RELU_fu_318 |  p1  |   2  |  16  |   32   ||    9    |
| grp_export_output_buffer_c1_Pipeline_RELU1_fu_326 |  p1  |   2  |  16  |   32   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   212  ||  3.661  ||    82   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    0   |   923  |  1869  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   82   |
|  Register |    -   |    -   |   614  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    4   |  1537  |  1951  |
+-----------+--------+--------+--------+--------+
