; Generated by PSoC Designer 5.0.1127.0
;
;
;  PSoCGPIOINT.inc
;
;  Data: 29 October, 2001
;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
;
;  This file is generated by the Device Editor on Application Generation.
;  It contains equates that are useful in writing code relating to GPIO
;  related interrupts.
;  
;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
;  Edits to this file will not be preserved.
;
; Button address and mask equates
Button_Data_ADDR:	equ	8h
Button_DriveMode_0_ADDR:	equ	108h
Button_DriveMode_1_ADDR:	equ	109h
Button_DriveMode_2_ADDR:	equ	bh
Button_GlobalSelect_ADDR:	equ	ah
Button_IntCtrl_0_ADDR:	equ	10ah
Button_IntCtrl_1_ADDR:	equ	10bh
Button_IntEn_ADDR:	equ	9h
Button_MASK:	equ	4h
; TX8 address and mask equates
TX8_Data_ADDR:	equ	0h
TX8_DriveMode_0_ADDR:	equ	100h
TX8_DriveMode_1_ADDR:	equ	101h
TX8_DriveMode_2_ADDR:	equ	3h
TX8_GlobalSelect_ADDR:	equ	2h
TX8_IntCtrl_0_ADDR:	equ	102h
TX8_IntCtrl_1_ADDR:	equ	103h
TX8_IntEn_ADDR:	equ	1h
TX8_MASK:	equ	1h
; ADC0 address and mask equates
ADC0_Data_ADDR:	equ	0h
ADC0_DriveMode_0_ADDR:	equ	100h
ADC0_DriveMode_1_ADDR:	equ	101h
ADC0_DriveMode_2_ADDR:	equ	3h
ADC0_GlobalSelect_ADDR:	equ	2h
ADC0_IntCtrl_0_ADDR:	equ	102h
ADC0_IntCtrl_1_ADDR:	equ	103h
ADC0_IntEn_ADDR:	equ	1h
ADC0_MASK:	equ	2h
; ADC1 address and mask equates
ADC1_Data_ADDR:	equ	0h
ADC1_DriveMode_0_ADDR:	equ	100h
ADC1_DriveMode_1_ADDR:	equ	101h
ADC1_DriveMode_2_ADDR:	equ	3h
ADC1_GlobalSelect_ADDR:	equ	2h
ADC1_IntCtrl_0_ADDR:	equ	102h
ADC1_IntCtrl_1_ADDR:	equ	103h
ADC1_IntEn_ADDR:	equ	1h
ADC1_MASK:	equ	4h
; ADC2 address and mask equates
ADC2_Data_ADDR:	equ	0h
ADC2_DriveMode_0_ADDR:	equ	100h
ADC2_DriveMode_1_ADDR:	equ	101h
ADC2_DriveMode_2_ADDR:	equ	3h
ADC2_GlobalSelect_ADDR:	equ	2h
ADC2_IntCtrl_0_ADDR:	equ	102h
ADC2_IntCtrl_1_ADDR:	equ	103h
ADC2_IntEn_ADDR:	equ	1h
ADC2_MASK:	equ	8h
; ADC3 address and mask equates
ADC3_Data_ADDR:	equ	0h
ADC3_DriveMode_0_ADDR:	equ	100h
ADC3_DriveMode_1_ADDR:	equ	101h
ADC3_DriveMode_2_ADDR:	equ	3h
ADC3_GlobalSelect_ADDR:	equ	2h
ADC3_IntCtrl_0_ADDR:	equ	102h
ADC3_IntCtrl_1_ADDR:	equ	103h
ADC3_IntEn_ADDR:	equ	1h
ADC3_MASK:	equ	10h
; I2CHWSDA address and mask equates
I2CHWSDA_Data_ADDR:	equ	4h
I2CHWSDA_DriveMode_0_ADDR:	equ	104h
I2CHWSDA_DriveMode_1_ADDR:	equ	105h
I2CHWSDA_DriveMode_2_ADDR:	equ	7h
I2CHWSDA_GlobalSelect_ADDR:	equ	6h
I2CHWSDA_IntCtrl_0_ADDR:	equ	106h
I2CHWSDA_IntCtrl_1_ADDR:	equ	107h
I2CHWSDA_IntEn_ADDR:	equ	5h
I2CHWSDA_MASK:	equ	20h
; I2CHWSCL address and mask equates
I2CHWSCL_Data_ADDR:	equ	4h
I2CHWSCL_DriveMode_0_ADDR:	equ	104h
I2CHWSCL_DriveMode_1_ADDR:	equ	105h
I2CHWSCL_DriveMode_2_ADDR:	equ	7h
I2CHWSCL_GlobalSelect_ADDR:	equ	6h
I2CHWSCL_IntCtrl_0_ADDR:	equ	106h
I2CHWSCL_IntCtrl_1_ADDR:	equ	107h
I2CHWSCL_IntEn_ADDR:	equ	5h
I2CHWSCL_MASK:	equ	80h
; LED address and mask equates
LED_Data_ADDR:	equ	8h
LED_DriveMode_0_ADDR:	equ	108h
LED_DriveMode_1_ADDR:	equ	109h
LED_DriveMode_2_ADDR:	equ	bh
LED_GlobalSelect_ADDR:	equ	ah
LED_IntCtrl_0_ADDR:	equ	10ah
LED_IntCtrl_1_ADDR:	equ	10bh
LED_IntEn_ADDR:	equ	9h
LED_MASK:	equ	1h
