--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 139105010 paths analyzed, 652 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.362ns.
--------------------------------------------------------------------------------
Slack:                  0.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd47_1 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.274ns (Levels of Logic = 13)
  Clock Path Skew:      -0.053ns (0.590 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd47_1 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.AQ      Tcko                  0.476   M_state_q_FSM_FFd47
                                                       test/M_state_q_FSM_FFd47_1
    SLICE_X10Y35.D2      net (fanout=1)        1.260   test/M_state_q_FSM_FFd47_1
    SLICE_X10Y35.D       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/Mmux_M_alu_op161211
    SLICE_X11Y36.A3      net (fanout=16)       0.561   test/Mmux_M_alu_op16121
    SLICE_X11Y36.A       Tilo                  0.259   test/M_state_q_FSM_FFd32_1
                                                       test/Mmux_M_alu_op11122
    SLICE_X4Y34.CX       net (fanout=12)       1.046   test/Mmux_M_alu_op1112
    SLICE_X4Y34.CMUX     Tcxc                  0.182   test/N469
                                                       test/Mmux__n0862_rs_cy<1>11_SW14
    SLICE_X11Y34.A3      net (fanout=2)        1.339   test/N469
    SLICE_X11Y34.A       Tilo                  0.259   test/N507
                                                       test/Mmux_M_alu_op1214
    SLICE_X7Y26.D4       net (fanout=48)       1.538   test/M_alu_op1[6]
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     19.274ns (4.115ns logic, 15.159ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.190ns (Levels of Logic = 12)
  Clock Path Skew:      -0.053ns (0.590 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       test/M_state_q_FSM_FFd5
    SLICE_X7Y39.A1       net (fanout=36)       1.331   M_state_q_FSM_FFd5
    SLICE_X7Y39.A        Tilo                  0.259   test/Mmux_M_alu_op1211
                                                       test/Mmux__n0862_rs_lut<0>2
    SLICE_X10Y36.C3      net (fanout=18)       1.199   test/Mmux__n0862_rs_lut<0>2
    SLICE_X10Y36.CMUX    Tilo                  0.403   test/M_state_q_FSM_FFd24_1
                                                       test/Mmux__n0862_rs_cy<1>11_SW13_G
                                                       test/Mmux__n0862_rs_cy<1>11_SW13
    SLICE_X11Y34.A1      net (fanout=2)        1.652   test/N468
    SLICE_X11Y34.A       Tilo                  0.259   test/N507
                                                       test/Mmux_M_alu_op1214
    SLICE_X7Y26.D4       net (fanout=48)       1.538   test/M_alu_op1[6]
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     19.190ns (4.055ns logic, 15.135ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd6 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.155ns (Levels of Logic = 14)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd6 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.CQ       Tcko                  0.430   test/M_state_q_FSM_FFd6
                                                       test/M_state_q_FSM_FFd6
    SLICE_X8Y37.B4       net (fanout=16)       1.007   test/M_state_q_FSM_FFd6
    SLICE_X8Y37.B        Tilo                  0.254   test/Mmux_M_alu_op11113
                                                       test/Mmux_M_alu_op111131
    SLICE_X6Y36.C5       net (fanout=20)       0.790   test/Mmux_M_alu_op11113
    SLICE_X6Y36.C        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<8>21
    SLICE_X6Y36.D5       net (fanout=4)        0.268   test/M_state_q_Mmux__n0862_rs_A<8>2
    SLICE_X6Y36.D        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<7>
    SLICE_X9Y31.C4       net (fanout=16)       1.105   test/Mmux__n0862_rs_lut[1]
    SLICE_X9Y31.C        Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1513
    SLICE_X7Y30.B2       net (fanout=10)       1.186   test/Mmux_M_alu_op1512
    SLICE_X7Y30.B        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1515_1
    SLICE_X7Y26.D6       net (fanout=10)       1.008   test/Mmux_M_alu_op1515
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     19.155ns (4.376ns logic, 14.779ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.146ns (Levels of Logic = 14)
  Clock Path Skew:      -0.058ns (0.590 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.CQ      Tcko                  0.476   test/M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2
    SLICE_X10Y34.B4      net (fanout=20)       1.037   test/M_state_q_FSM_FFd2
    SLICE_X10Y34.B       Tilo                  0.235   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>1_SW0
    SLICE_X10Y34.A5      net (fanout=1)        0.196   test/N26
    SLICE_X10Y34.A       Tilo                  0.235   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>1
    SLICE_X6Y36.D4       net (fanout=2)        0.796   test/M_state_q_Mmux__n0862_rs_A<8>1
    SLICE_X6Y36.D        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<7>
    SLICE_X9Y31.C4       net (fanout=16)       1.105   test/Mmux__n0862_rs_lut[1]
    SLICE_X9Y31.C        Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1513
    SLICE_X7Y30.B2       net (fanout=10)       1.186   test/Mmux_M_alu_op1512
    SLICE_X7Y30.B        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1515_1
    SLICE_X7Y26.D6       net (fanout=10)       1.008   test/Mmux_M_alu_op1515
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     19.146ns (4.403ns logic, 14.743ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  0.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd6 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.134ns (Levels of Logic = 14)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd6 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.CQ       Tcko                  0.430   test/M_state_q_FSM_FFd6
                                                       test/M_state_q_FSM_FFd6
    SLICE_X8Y37.B4       net (fanout=16)       1.007   test/M_state_q_FSM_FFd6
    SLICE_X8Y37.B        Tilo                  0.254   test/Mmux_M_alu_op11113
                                                       test/Mmux_M_alu_op111131
    SLICE_X6Y36.C5       net (fanout=20)       0.790   test/Mmux_M_alu_op11113
    SLICE_X6Y36.C        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<8>21
    SLICE_X10Y34.C6      net (fanout=4)        0.673   test/M_state_q_Mmux__n0862_rs_A<8>2
    SLICE_X10Y34.C       Tilo                  0.235   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>5
    SLICE_X9Y31.C6       net (fanout=18)       0.679   test/Mmux__n0862_rs_A[8]
    SLICE_X9Y31.C        Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1513
    SLICE_X7Y30.B2       net (fanout=10)       1.186   test/Mmux_M_alu_op1512
    SLICE_X7Y30.B        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1515_1
    SLICE_X7Y26.D6       net (fanout=10)       1.008   test/Mmux_M_alu_op1515
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     19.134ns (4.376ns logic, 14.758ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  0.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd47_1 (FF)
  Destination:          test/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.119ns (Levels of Logic = 12)
  Clock Path Skew:      -0.049ns (0.594 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd47_1 to test/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.AQ      Tcko                  0.476   M_state_q_FSM_FFd47
                                                       test/M_state_q_FSM_FFd47_1
    SLICE_X10Y35.D2      net (fanout=1)        1.260   test/M_state_q_FSM_FFd47_1
    SLICE_X10Y35.D       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/Mmux_M_alu_op161211
    SLICE_X11Y36.A3      net (fanout=16)       0.561   test/Mmux_M_alu_op16121
    SLICE_X11Y36.A       Tilo                  0.259   test/M_state_q_FSM_FFd32_1
                                                       test/Mmux_M_alu_op11122
    SLICE_X4Y34.CX       net (fanout=12)       1.046   test/Mmux_M_alu_op1112
    SLICE_X4Y34.CMUX     Tcxc                  0.182   test/N469
                                                       test/Mmux__n0862_rs_cy<1>11_SW14
    SLICE_X11Y34.A3      net (fanout=2)        1.339   test/N469
    SLICE_X11Y34.A       Tilo                  0.259   test/N507
                                                       test/Mmux_M_alu_op1214
    SLICE_X7Y26.D4       net (fanout=48)       1.538   test/M_alu_op1[6]
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X21Y49.B4      net (fanout=7)        1.686   test/Mmux_out218
    SLICE_X21Y49.B       Tilo                  0.259   test/Mmux_M_counter_d10113
                                                       test/Mmux_M_counter_d10113
    SLICE_X20Y40.C2      net (fanout=24)       1.645   test/Mmux_M_counter_d10113
    SLICE_X20Y40.CLK     Tas                   0.339   test/M_counter_q[11]
                                                       test/Mmux_M_counter_d2011
                                                       test/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                     19.119ns (3.683ns logic, 15.436ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd39 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.148ns (Levels of Logic = 13)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd39 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.CQ      Tcko                  0.476   test/M_state_q_FSM_FFd39
                                                       test/M_state_q_FSM_FFd39
    SLICE_X10Y34.A4      net (fanout=13)       1.470   test/M_state_q_FSM_FFd39
    SLICE_X10Y34.A       Tilo                  0.235   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>1
    SLICE_X6Y36.D4       net (fanout=2)        0.796   test/M_state_q_Mmux__n0862_rs_A<8>1
    SLICE_X6Y36.D        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<7>
    SLICE_X9Y31.C4       net (fanout=16)       1.105   test/Mmux__n0862_rs_lut[1]
    SLICE_X9Y31.C        Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1513
    SLICE_X7Y30.B2       net (fanout=10)       1.186   test/Mmux_M_alu_op1512
    SLICE_X7Y30.B        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1515_1
    SLICE_X7Y26.D6       net (fanout=10)       1.008   test/Mmux_M_alu_op1515
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     19.148ns (4.168ns logic, 14.980ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd4 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.106ns (Levels of Logic = 12)
  Clock Path Skew:      -0.054ns (0.590 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd4 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   test/M_state_q_FSM_FFd50
                                                       test/M_state_q_FSM_FFd4
    SLICE_X4Y39.D1       net (fanout=31)       1.204   test/M_state_q_FSM_FFd4
    SLICE_X4Y39.D        Tilo                  0.254   test/N212
                                                       test/Mmux_M_alu_op1214_SW0
    SLICE_X10Y36.C2      net (fanout=9)        1.247   test/N212
    SLICE_X10Y36.CMUX    Tilo                  0.403   test/M_state_q_FSM_FFd24_1
                                                       test/Mmux__n0862_rs_cy<1>11_SW13_G
                                                       test/Mmux__n0862_rs_cy<1>11_SW13
    SLICE_X11Y34.A1      net (fanout=2)        1.652   test/N468
    SLICE_X11Y34.A       Tilo                  0.259   test/N507
                                                       test/Mmux_M_alu_op1214
    SLICE_X7Y26.D4       net (fanout=48)       1.538   test/M_alu_op1[6]
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     19.106ns (4.050ns logic, 15.056ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  0.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd52 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.155ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd52 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.CQ      Tcko                  0.525   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd52
    SLICE_X10Y34.A1      net (fanout=10)       1.428   test/M_state_q_FSM_FFd52
    SLICE_X10Y34.A       Tilo                  0.235   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>1
    SLICE_X6Y36.D4       net (fanout=2)        0.796   test/M_state_q_Mmux__n0862_rs_A<8>1
    SLICE_X6Y36.D        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<7>
    SLICE_X9Y31.C4       net (fanout=16)       1.105   test/Mmux__n0862_rs_lut[1]
    SLICE_X9Y31.C        Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1513
    SLICE_X7Y30.B2       net (fanout=10)       1.186   test/Mmux_M_alu_op1512
    SLICE_X7Y30.B        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1515_1
    SLICE_X7Y26.D6       net (fanout=10)       1.008   test/Mmux_M_alu_op1515
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     19.155ns (4.217ns logic, 14.938ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd19 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.036ns (Levels of Logic = 13)
  Clock Path Skew:      -0.060ns (0.590 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd19 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd19
                                                       test/M_state_q_FSM_FFd19
    SLICE_X6Y39.D2       net (fanout=16)       1.393   test/M_state_q_FSM_FFd19
    SLICE_X6Y39.D        Tilo                  0.235   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>2
    SLICE_X10Y34.C2      net (fanout=1)        1.233   test/M_state_q_Mmux__n0862_rs_A[8]
    SLICE_X10Y34.C       Tilo                  0.235   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>5
    SLICE_X9Y31.C6       net (fanout=18)       0.679   test/Mmux__n0862_rs_A[8]
    SLICE_X9Y31.C        Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1513
    SLICE_X7Y30.B2       net (fanout=10)       1.186   test/Mmux_M_alu_op1512
    SLICE_X7Y30.B        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1515_1
    SLICE_X7Y26.D6       net (fanout=10)       1.008   test/Mmux_M_alu_op1515
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     19.036ns (4.122ns logic, 14.914ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd20 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.043ns (Levels of Logic = 14)
  Clock Path Skew:      -0.051ns (0.590 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd20 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.430   M_state_q_FSM_FFd22
                                                       test/M_state_q_FSM_FFd20
    SLICE_X8Y37.B3       net (fanout=17)       0.895   M_state_q_FSM_FFd20
    SLICE_X8Y37.B        Tilo                  0.254   test/Mmux_M_alu_op11113
                                                       test/Mmux_M_alu_op111131
    SLICE_X6Y36.C5       net (fanout=20)       0.790   test/Mmux_M_alu_op11113
    SLICE_X6Y36.C        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<8>21
    SLICE_X6Y36.D5       net (fanout=4)        0.268   test/M_state_q_Mmux__n0862_rs_A<8>2
    SLICE_X6Y36.D        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<7>
    SLICE_X9Y31.C4       net (fanout=16)       1.105   test/Mmux__n0862_rs_lut[1]
    SLICE_X9Y31.C        Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1513
    SLICE_X7Y30.B2       net (fanout=10)       1.186   test/Mmux_M_alu_op1512
    SLICE_X7Y30.B        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1515_1
    SLICE_X7Y26.D6       net (fanout=10)       1.008   test/Mmux_M_alu_op1515
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     19.043ns (4.376ns logic, 14.667ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  0.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd47_1 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.032ns (Levels of Logic = 13)
  Clock Path Skew:      -0.053ns (0.590 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd47_1 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.AQ      Tcko                  0.476   M_state_q_FSM_FFd47
                                                       test/M_state_q_FSM_FFd47_1
    SLICE_X10Y35.D2      net (fanout=1)        1.260   test/M_state_q_FSM_FFd47_1
    SLICE_X10Y35.D       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/Mmux_M_alu_op161211
    SLICE_X11Y36.A3      net (fanout=16)       0.561   test/Mmux_M_alu_op16121
    SLICE_X11Y36.A       Tilo                  0.259   test/M_state_q_FSM_FFd32_1
                                                       test/Mmux_M_alu_op11122
    SLICE_X10Y36.CX      net (fanout=12)       0.481   test/Mmux_M_alu_op1112
    SLICE_X10Y36.CMUX    Tcxc                  0.192   test/M_state_q_FSM_FFd24_1
                                                       test/Mmux__n0862_rs_cy<1>11_SW13
    SLICE_X11Y34.A1      net (fanout=2)        1.652   test/N468
    SLICE_X11Y34.A       Tilo                  0.259   test/N507
                                                       test/Mmux_M_alu_op1214
    SLICE_X7Y26.D4       net (fanout=48)       1.538   test/M_alu_op1[6]
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     19.032ns (4.125ns logic, 14.907ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd5 (FF)
  Destination:          test/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.035ns (Levels of Logic = 11)
  Clock Path Skew:      -0.049ns (0.594 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd5 to test/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.AQ       Tcko                  0.430   M_state_q_FSM_FFd14
                                                       test/M_state_q_FSM_FFd5
    SLICE_X7Y39.A1       net (fanout=36)       1.331   M_state_q_FSM_FFd5
    SLICE_X7Y39.A        Tilo                  0.259   test/Mmux_M_alu_op1211
                                                       test/Mmux__n0862_rs_lut<0>2
    SLICE_X10Y36.C3      net (fanout=18)       1.199   test/Mmux__n0862_rs_lut<0>2
    SLICE_X10Y36.CMUX    Tilo                  0.403   test/M_state_q_FSM_FFd24_1
                                                       test/Mmux__n0862_rs_cy<1>11_SW13_G
                                                       test/Mmux__n0862_rs_cy<1>11_SW13
    SLICE_X11Y34.A1      net (fanout=2)        1.652   test/N468
    SLICE_X11Y34.A       Tilo                  0.259   test/N507
                                                       test/Mmux_M_alu_op1214
    SLICE_X7Y26.D4       net (fanout=48)       1.538   test/M_alu_op1[6]
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X21Y49.B4      net (fanout=7)        1.686   test/Mmux_out218
    SLICE_X21Y49.B       Tilo                  0.259   test/Mmux_M_counter_d10113
                                                       test/Mmux_M_counter_d10113
    SLICE_X20Y40.C2      net (fanout=24)       1.645   test/Mmux_M_counter_d10113
    SLICE_X20Y40.CLK     Tas                   0.339   test/M_counter_q[11]
                                                       test/Mmux_M_counter_d2011
                                                       test/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                     19.035ns (3.623ns logic, 15.412ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd20 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.022ns (Levels of Logic = 14)
  Clock Path Skew:      -0.051ns (0.590 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd20 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.430   M_state_q_FSM_FFd22
                                                       test/M_state_q_FSM_FFd20
    SLICE_X8Y37.B3       net (fanout=17)       0.895   M_state_q_FSM_FFd20
    SLICE_X8Y37.B        Tilo                  0.254   test/Mmux_M_alu_op11113
                                                       test/Mmux_M_alu_op111131
    SLICE_X6Y36.C5       net (fanout=20)       0.790   test/Mmux_M_alu_op11113
    SLICE_X6Y36.C        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<8>21
    SLICE_X10Y34.C6      net (fanout=4)        0.673   test/M_state_q_Mmux__n0862_rs_A<8>2
    SLICE_X10Y34.C       Tilo                  0.235   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>5
    SLICE_X9Y31.C6       net (fanout=18)       0.679   test/Mmux__n0862_rs_A[8]
    SLICE_X9Y31.C        Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1513
    SLICE_X7Y30.B2       net (fanout=10)       1.186   test/Mmux_M_alu_op1512
    SLICE_X7Y30.B        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1515_1
    SLICE_X7Y26.D6       net (fanout=10)       1.008   test/Mmux_M_alu_op1515
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     19.022ns (4.376ns logic, 14.646ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  0.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd47_1 (FF)
  Destination:          test/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.017ns (Levels of Logic = 12)
  Clock Path Skew:      -0.045ns (0.598 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd47_1 to test/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.AQ      Tcko                  0.476   M_state_q_FSM_FFd47
                                                       test/M_state_q_FSM_FFd47_1
    SLICE_X10Y35.D2      net (fanout=1)        1.260   test/M_state_q_FSM_FFd47_1
    SLICE_X10Y35.D       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/Mmux_M_alu_op161211
    SLICE_X11Y36.A3      net (fanout=16)       0.561   test/Mmux_M_alu_op16121
    SLICE_X11Y36.A       Tilo                  0.259   test/M_state_q_FSM_FFd32_1
                                                       test/Mmux_M_alu_op11122
    SLICE_X4Y34.CX       net (fanout=12)       1.046   test/Mmux_M_alu_op1112
    SLICE_X4Y34.CMUX     Tcxc                  0.182   test/N469
                                                       test/Mmux__n0862_rs_cy<1>11_SW14
    SLICE_X11Y34.A3      net (fanout=2)        1.339   test/N469
    SLICE_X11Y34.A       Tilo                  0.259   test/N507
                                                       test/Mmux_M_alu_op1214
    SLICE_X7Y26.D4       net (fanout=48)       1.538   test/M_alu_op1[6]
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X21Y49.B4      net (fanout=7)        1.686   test/Mmux_out218
    SLICE_X21Y49.B       Tilo                  0.259   test/Mmux_M_counter_d10113
                                                       test/Mmux_M_counter_d10113
    SLICE_X20Y37.D1      net (fanout=24)       1.543   test/Mmux_M_counter_d10113
    SLICE_X20Y37.CLK     Tas                   0.339   test/M_counter_q[3]
                                                       test/Mmux_M_counter_d2711
                                                       test/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.017ns (3.683ns logic, 15.334ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd6 (FF)
  Destination:          test/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.000ns (Levels of Logic = 13)
  Clock Path Skew:      -0.057ns (0.594 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd6 to test/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.CQ       Tcko                  0.430   test/M_state_q_FSM_FFd6
                                                       test/M_state_q_FSM_FFd6
    SLICE_X8Y37.B4       net (fanout=16)       1.007   test/M_state_q_FSM_FFd6
    SLICE_X8Y37.B        Tilo                  0.254   test/Mmux_M_alu_op11113
                                                       test/Mmux_M_alu_op111131
    SLICE_X6Y36.C5       net (fanout=20)       0.790   test/Mmux_M_alu_op11113
    SLICE_X6Y36.C        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<8>21
    SLICE_X6Y36.D5       net (fanout=4)        0.268   test/M_state_q_Mmux__n0862_rs_A<8>2
    SLICE_X6Y36.D        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<7>
    SLICE_X9Y31.C4       net (fanout=16)       1.105   test/Mmux__n0862_rs_lut[1]
    SLICE_X9Y31.C        Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1513
    SLICE_X7Y30.B2       net (fanout=10)       1.186   test/Mmux_M_alu_op1512
    SLICE_X7Y30.B        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1515_1
    SLICE_X7Y26.D6       net (fanout=10)       1.008   test/Mmux_M_alu_op1515
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X21Y49.B4      net (fanout=7)        1.686   test/Mmux_out218
    SLICE_X21Y49.B       Tilo                  0.259   test/Mmux_M_counter_d10113
                                                       test/Mmux_M_counter_d10113
    SLICE_X20Y40.C2      net (fanout=24)       1.645   test/Mmux_M_counter_d10113
    SLICE_X20Y40.CLK     Tas                   0.339   test/M_counter_q[11]
                                                       test/Mmux_M_counter_d2011
                                                       test/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                     19.000ns (3.944ns logic, 15.056ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd17 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.004ns (Levels of Logic = 13)
  Clock Path Skew:      -0.051ns (0.590 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd17 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd17
                                                       test/M_state_q_FSM_FFd17
    SLICE_X7Y54.B5       net (fanout=21)       1.664   test/M_state_q_FSM_FFd17
    SLICE_X7Y54.B        Tilo                  0.259   test/N42
                                                       test/M_state_q_Mmux__n0862_rs_A<8>21_SW0
    SLICE_X5Y38.A6       net (fanout=1)        1.318   test/N378
    SLICE_X5Y38.A        Tilo                  0.259   test/N326
                                                       test/Mmux__n0862_rs_cy<1>11_SW5
    SLICE_X7Y30.A1       net (fanout=1)        1.272   test/N326
    SLICE_X7Y30.A        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1514
    SLICE_X7Y30.B6       net (fanout=10)       0.157   test/Mmux_M_alu_op1513
    SLICE_X7Y30.B        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1515_1
    SLICE_X7Y26.D6       net (fanout=10)       1.008   test/Mmux_M_alu_op1515
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     19.004ns (4.170ns logic, 14.834ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  0.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd6 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.994ns (Levels of Logic = 13)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd6 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.CQ       Tcko                  0.430   test/M_state_q_FSM_FFd6
                                                       test/M_state_q_FSM_FFd6
    SLICE_X8Y37.B4       net (fanout=16)       1.007   test/M_state_q_FSM_FFd6
    SLICE_X8Y37.B        Tilo                  0.254   test/Mmux_M_alu_op11113
                                                       test/Mmux_M_alu_op111131
    SLICE_X6Y36.C5       net (fanout=20)       0.790   test/Mmux_M_alu_op11113
    SLICE_X6Y36.C        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<8>21
    SLICE_X10Y34.C6      net (fanout=4)        0.673   test/M_state_q_Mmux__n0862_rs_A<8>2
    SLICE_X10Y34.C       Tilo                  0.235   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>5
    SLICE_X11Y27.B3      net (fanout=18)       1.819   test/Mmux__n0862_rs_A[8]
    SLICE_X11Y27.B       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/Mmux_M_alu_op1411
    SLICE_X7Y26.D2       net (fanout=71)       1.173   test/M_alu_op1[4]
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     18.994ns (4.117ns logic, 14.877ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd21 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.032ns (Levels of Logic = 13)
  Clock Path Skew:      -0.022ns (0.285 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd21 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd24
                                                       test/M_state_q_FSM_FFd21
    SLICE_X6Y39.D3       net (fanout=16)       1.389   test/M_state_q_FSM_FFd21
    SLICE_X6Y39.D        Tilo                  0.235   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>2
    SLICE_X10Y34.C2      net (fanout=1)        1.233   test/M_state_q_Mmux__n0862_rs_A[8]
    SLICE_X10Y34.C       Tilo                  0.235   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>5
    SLICE_X9Y31.C6       net (fanout=18)       0.679   test/Mmux__n0862_rs_A[8]
    SLICE_X9Y31.C        Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1513
    SLICE_X7Y30.B2       net (fanout=10)       1.186   test/Mmux_M_alu_op1512
    SLICE_X7Y30.B        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1515_1
    SLICE_X7Y26.D6       net (fanout=10)       1.008   test/Mmux_M_alu_op1515
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     19.032ns (4.122ns logic, 14.910ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2 (FF)
  Destination:          test/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.991ns (Levels of Logic = 13)
  Clock Path Skew:      -0.054ns (0.594 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2 to test/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.CQ      Tcko                  0.476   test/M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2
    SLICE_X10Y34.B4      net (fanout=20)       1.037   test/M_state_q_FSM_FFd2
    SLICE_X10Y34.B       Tilo                  0.235   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>1_SW0
    SLICE_X10Y34.A5      net (fanout=1)        0.196   test/N26
    SLICE_X10Y34.A       Tilo                  0.235   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>1
    SLICE_X6Y36.D4       net (fanout=2)        0.796   test/M_state_q_Mmux__n0862_rs_A<8>1
    SLICE_X6Y36.D        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<7>
    SLICE_X9Y31.C4       net (fanout=16)       1.105   test/Mmux__n0862_rs_lut[1]
    SLICE_X9Y31.C        Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1513
    SLICE_X7Y30.B2       net (fanout=10)       1.186   test/Mmux_M_alu_op1512
    SLICE_X7Y30.B        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1515_1
    SLICE_X7Y26.D6       net (fanout=10)       1.008   test/Mmux_M_alu_op1515
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X21Y49.B4      net (fanout=7)        1.686   test/Mmux_out218
    SLICE_X21Y49.B       Tilo                  0.259   test/Mmux_M_counter_d10113
                                                       test/Mmux_M_counter_d10113
    SLICE_X20Y40.C2      net (fanout=24)       1.645   test/Mmux_M_counter_d10113
    SLICE_X20Y40.CLK     Tas                   0.339   test/M_counter_q[11]
                                                       test/Mmux_M_counter_d2011
                                                       test/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                     18.991ns (3.971ns logic, 15.020ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd48_1 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.993ns (Levels of Logic = 12)
  Clock Path Skew:      -0.051ns (0.590 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd48_1 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.AQ       Tcko                  0.525   test/M_state_q_FSM_FFd48
                                                       test/M_state_q_FSM_FFd48_1
    SLICE_X7Y39.A2       net (fanout=2)        1.039   test/M_state_q_FSM_FFd48_1
    SLICE_X7Y39.A        Tilo                  0.259   test/Mmux_M_alu_op1211
                                                       test/Mmux__n0862_rs_lut<0>2
    SLICE_X10Y36.C3      net (fanout=18)       1.199   test/Mmux__n0862_rs_lut<0>2
    SLICE_X10Y36.CMUX    Tilo                  0.403   test/M_state_q_FSM_FFd24_1
                                                       test/Mmux__n0862_rs_cy<1>11_SW13_G
                                                       test/Mmux__n0862_rs_cy<1>11_SW13
    SLICE_X11Y34.A1      net (fanout=2)        1.652   test/N468
    SLICE_X11Y34.A       Tilo                  0.259   test/N507
                                                       test/Mmux_M_alu_op1214
    SLICE_X7Y26.D4       net (fanout=48)       1.538   test/M_alu_op1[6]
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     18.993ns (4.150ns logic, 14.843ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd53_2 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.981ns (Levels of Logic = 12)
  Clock Path Skew:      -0.063ns (0.590 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd53_2 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.430   test/M_state_q_FSM_FFd53_2
                                                       test/M_state_q_FSM_FFd53_2
    SLICE_X4Y39.D3       net (fanout=10)       1.079   test/M_state_q_FSM_FFd53_2
    SLICE_X4Y39.D        Tilo                  0.254   test/N212
                                                       test/Mmux_M_alu_op1214_SW0
    SLICE_X10Y36.C2      net (fanout=9)        1.247   test/N212
    SLICE_X10Y36.CMUX    Tilo                  0.403   test/M_state_q_FSM_FFd24_1
                                                       test/Mmux__n0862_rs_cy<1>11_SW13_G
                                                       test/Mmux__n0862_rs_cy<1>11_SW13
    SLICE_X11Y34.A1      net (fanout=2)        1.652   test/N468
    SLICE_X11Y34.A       Tilo                  0.259   test/N507
                                                       test/Mmux_M_alu_op1214
    SLICE_X7Y26.D4       net (fanout=48)       1.538   test/M_alu_op1[6]
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     18.981ns (4.050ns logic, 14.931ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  0.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd6 (FF)
  Destination:          test/M_state_q_FSM_FFd33_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.024ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.323 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd6 to test/M_state_q_FSM_FFd33_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.CQ       Tcko                  0.430   test/M_state_q_FSM_FFd6
                                                       test/M_state_q_FSM_FFd6
    SLICE_X8Y37.B4       net (fanout=16)       1.007   test/M_state_q_FSM_FFd6
    SLICE_X8Y37.B        Tilo                  0.254   test/Mmux_M_alu_op11113
                                                       test/Mmux_M_alu_op111131
    SLICE_X6Y36.C5       net (fanout=20)       0.790   test/Mmux_M_alu_op11113
    SLICE_X6Y36.C        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<8>21
    SLICE_X10Y34.C6      net (fanout=4)        0.673   test/M_state_q_Mmux__n0862_rs_A<8>2
    SLICE_X10Y34.C       Tilo                  0.235   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>5
    SLICE_X11Y27.B3      net (fanout=18)       1.819   test/Mmux__n0862_rs_A[8]
    SLICE_X11Y27.B       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/Mmux_M_alu_op1411
    DSP48_X0Y9.B4        net (fanout=71)       1.257   test/M_alu_op1[4]
    DSP48_X0Y9.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0189
                                                       test/alu/adder/Mmult_n0189
    SLICE_X12Y36.B4      net (fanout=1)        1.395   test/alu/n0189[4]
    SLICE_X12Y36.B       Tilo                  0.254   test/N565
                                                       test/alu/Mmux_out612
    SLICE_X10Y35.A1      net (fanout=2)        1.018   test/Mmux_out617
    SLICE_X10Y35.A       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/alu/Mmux_out617
    SLICE_X12Y38.C1      net (fanout=24)       1.707   M_test_out[4]
    SLICE_X12Y38.C       Tilo                  0.255   test/M_state_q_FSM_FFd27
                                                       test/M_alu_out[7]_GND_3_o_equal_275_o<7>11_1
    SLICE_X11Y37.D2      net (fanout=18)       1.271   test/M_alu_out[7]_GND_3_o_equal_275_o<7>11
    SLICE_X11Y37.D       Tilo                  0.259   M_state_q_FSM_FFd33
                                                       test/M_state_q_FSM_FFd33-In1
    SLICE_X10Y34.AX      net (fanout=1)        1.663   test/M_state_q_FSM_FFd33-In
    SLICE_X10Y34.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_FSM_FFd33_1
    -------------------------------------------------  ---------------------------
    Total                                     19.024ns (6.424ns logic, 12.600ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  0.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd6 (FF)
  Destination:          test/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.979ns (Levels of Logic = 13)
  Clock Path Skew:      -0.057ns (0.594 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd6 to test/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.CQ       Tcko                  0.430   test/M_state_q_FSM_FFd6
                                                       test/M_state_q_FSM_FFd6
    SLICE_X8Y37.B4       net (fanout=16)       1.007   test/M_state_q_FSM_FFd6
    SLICE_X8Y37.B        Tilo                  0.254   test/Mmux_M_alu_op11113
                                                       test/Mmux_M_alu_op111131
    SLICE_X6Y36.C5       net (fanout=20)       0.790   test/Mmux_M_alu_op11113
    SLICE_X6Y36.C        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<8>21
    SLICE_X10Y34.C6      net (fanout=4)        0.673   test/M_state_q_Mmux__n0862_rs_A<8>2
    SLICE_X10Y34.C       Tilo                  0.235   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>5
    SLICE_X9Y31.C6       net (fanout=18)       0.679   test/Mmux__n0862_rs_A[8]
    SLICE_X9Y31.C        Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1513
    SLICE_X7Y30.B2       net (fanout=10)       1.186   test/Mmux_M_alu_op1512
    SLICE_X7Y30.B        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1515_1
    SLICE_X7Y26.D6       net (fanout=10)       1.008   test/Mmux_M_alu_op1515
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X21Y49.B4      net (fanout=7)        1.686   test/Mmux_out218
    SLICE_X21Y49.B       Tilo                  0.259   test/Mmux_M_counter_d10113
                                                       test/Mmux_M_counter_d10113
    SLICE_X20Y40.C2      net (fanout=24)       1.645   test/Mmux_M_counter_d10113
    SLICE_X20Y40.CLK     Tas                   0.339   test/M_counter_q[11]
                                                       test/Mmux_M_counter_d2011
                                                       test/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                     18.979ns (3.944ns logic, 15.035ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd52 (FF)
  Destination:          test/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.000ns (Levels of Logic = 12)
  Clock Path Skew:      -0.013ns (0.289 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd52 to test/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.CQ      Tcko                  0.525   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd52
    SLICE_X10Y34.A1      net (fanout=10)       1.428   test/M_state_q_FSM_FFd52
    SLICE_X10Y34.A       Tilo                  0.235   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>1
    SLICE_X6Y36.D4       net (fanout=2)        0.796   test/M_state_q_Mmux__n0862_rs_A<8>1
    SLICE_X6Y36.D        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<7>
    SLICE_X9Y31.C4       net (fanout=16)       1.105   test/Mmux__n0862_rs_lut[1]
    SLICE_X9Y31.C        Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1513
    SLICE_X7Y30.B2       net (fanout=10)       1.186   test/Mmux_M_alu_op1512
    SLICE_X7Y30.B        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1515_1
    SLICE_X7Y26.D6       net (fanout=10)       1.008   test/Mmux_M_alu_op1515
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X21Y49.B4      net (fanout=7)        1.686   test/Mmux_out218
    SLICE_X21Y49.B       Tilo                  0.259   test/Mmux_M_counter_d10113
                                                       test/Mmux_M_counter_d10113
    SLICE_X20Y40.C2      net (fanout=24)       1.645   test/Mmux_M_counter_d10113
    SLICE_X20Y40.CLK     Tas                   0.339   test/M_counter_q[11]
                                                       test/Mmux_M_counter_d2011
                                                       test/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                     19.000ns (3.785ns logic, 15.215ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd7_1 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.953ns (Levels of Logic = 14)
  Clock Path Skew:      -0.054ns (0.590 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd7_1 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   test/M_state_q_FSM_FFd7
                                                       test/M_state_q_FSM_FFd7_1
    SLICE_X8Y37.B2       net (fanout=1)        0.710   test/M_state_q_FSM_FFd7_1
    SLICE_X8Y37.B        Tilo                  0.254   test/Mmux_M_alu_op11113
                                                       test/Mmux_M_alu_op111131
    SLICE_X6Y36.C5       net (fanout=20)       0.790   test/Mmux_M_alu_op11113
    SLICE_X6Y36.C        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<8>21
    SLICE_X6Y36.D5       net (fanout=4)        0.268   test/M_state_q_Mmux__n0862_rs_A<8>2
    SLICE_X6Y36.D        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<7>
    SLICE_X9Y31.C4       net (fanout=16)       1.105   test/Mmux__n0862_rs_lut[1]
    SLICE_X9Y31.C        Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1513
    SLICE_X7Y30.B2       net (fanout=10)       1.186   test/Mmux_M_alu_op1512
    SLICE_X7Y30.B        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1515_1
    SLICE_X7Y26.D6       net (fanout=10)       1.008   test/Mmux_M_alu_op1515
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     18.953ns (4.471ns logic, 14.482ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd39 (FF)
  Destination:          test/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.993ns (Levels of Logic = 12)
  Clock Path Skew:      -0.013ns (0.289 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd39 to test/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.CQ      Tcko                  0.476   test/M_state_q_FSM_FFd39
                                                       test/M_state_q_FSM_FFd39
    SLICE_X10Y34.A4      net (fanout=13)       1.470   test/M_state_q_FSM_FFd39
    SLICE_X10Y34.A       Tilo                  0.235   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>1
    SLICE_X6Y36.D4       net (fanout=2)        0.796   test/M_state_q_Mmux__n0862_rs_A<8>1
    SLICE_X6Y36.D        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<7>
    SLICE_X9Y31.C4       net (fanout=16)       1.105   test/Mmux__n0862_rs_lut[1]
    SLICE_X9Y31.C        Tilo                  0.259   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_21_OUT_Madd_41
                                                       test/Mmux_M_alu_op1513
    SLICE_X7Y30.B2       net (fanout=10)       1.186   test/Mmux_M_alu_op1512
    SLICE_X7Y30.B        Tilo                  0.259   test/alu/_n0518[3]
                                                       test/Mmux_M_alu_op1515_1
    SLICE_X7Y26.D6       net (fanout=10)       1.008   test/Mmux_M_alu_op1515
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X21Y49.B4      net (fanout=7)        1.686   test/Mmux_out218
    SLICE_X21Y49.B       Tilo                  0.259   test/Mmux_M_counter_d10113
                                                       test/Mmux_M_counter_d10113
    SLICE_X20Y40.C2      net (fanout=24)       1.645   test/Mmux_M_counter_d10113
    SLICE_X20Y40.CLK     Tas                   0.339   test/M_counter_q[11]
                                                       test/Mmux_M_counter_d2011
                                                       test/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                     18.993ns (3.736ns logic, 15.257ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  0.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd6 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.944ns (Levels of Logic = 14)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd6 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.CQ       Tcko                  0.430   test/M_state_q_FSM_FFd6
                                                       test/M_state_q_FSM_FFd6
    SLICE_X8Y37.B4       net (fanout=16)       1.007   test/M_state_q_FSM_FFd6
    SLICE_X8Y37.B        Tilo                  0.254   test/Mmux_M_alu_op11113
                                                       test/Mmux_M_alu_op111131
    SLICE_X6Y36.C5       net (fanout=20)       0.790   test/Mmux_M_alu_op11113
    SLICE_X6Y36.C        Tilo                  0.235   test/Mmux__n0862_rs_lut[1]
                                                       test/M_state_q_Mmux__n0862_rs_A<8>21
    SLICE_X10Y34.C6      net (fanout=4)        0.673   test/M_state_q_Mmux__n0862_rs_A<8>2
    SLICE_X10Y34.C       Tilo                  0.235   test/M_state_q_FSM_FFd33_1
                                                       test/M_state_q_Mmux__n0862_rs_A<8>5
    SLICE_X8Y32.B5       net (fanout=18)       0.670   test/Mmux__n0862_rs_A[8]
    SLICE_X8Y32.B        Tilo                  0.254   test/N87
                                                       test/Mmux_M_alu_op1711
    SLICE_X6Y27.B2       net (fanout=6)        1.424   test/Mmux_M_alu_op171
    SLICE_X6Y27.B        Tilo                  0.235   test/alu/Mmux_out531
                                                       test/alu/Mmux_out5311
    SLICE_X7Y28.D2       net (fanout=14)       0.752   test/alu/Mmux_out531
    SLICE_X7Y28.D        Tilo                  0.259   test/alu/op1[7]_op1[7]_mux_34_OUT[5]
                                                       test/alu/adder/op1[7]_op1[7]_mux_34_OUT<5>1
    SLICE_X10Y26.CX      net (fanout=9)        1.041   test/alu/op1[7]_op1[7]_mux_34_OUT[5]
    SLICE_X10Y26.CMUX    Tcxc                  0.192   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     18.944ns (4.136ns logic, 14.808ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  0.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd53_1 (FF)
  Destination:          test/M_state_q_FSM_FFd51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.941ns (Levels of Logic = 13)
  Clock Path Skew:      -0.063ns (0.590 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd53_1 to test/M_state_q_FSM_FFd51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd53_2
                                                       test/M_state_q_FSM_FFd53_1
    SLICE_X5Y39.A1       net (fanout=5)        1.239   test/M_state_q_FSM_FFd53_1
    SLICE_X5Y39.A        Tilo                  0.259   test/alu/adder/N400
                                                       test/Mmux_M_alu_op1211111
    SLICE_X7Y39.D4       net (fanout=4)        0.513   test/Mmux_M_alu_op121111
    SLICE_X7Y39.D        Tilo                  0.259   test/Mmux_M_alu_op1211
                                                       test/Mmux_M_alu_op1212
    SLICE_X7Y39.C4       net (fanout=2)        0.531   test/Mmux_M_alu_op1211
    SLICE_X7Y39.C        Tilo                  0.259   test/Mmux_M_alu_op1211
                                                       test/Mmux_M_alu_op1214_SW1
    SLICE_X11Y34.A2      net (fanout=4)        1.535   test/N213
    SLICE_X11Y34.A       Tilo                  0.259   test/N507
                                                       test/Mmux_M_alu_op1214
    SLICE_X7Y26.D4       net (fanout=48)       1.538   test/M_alu_op1[6]
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X8Y37.D3       net (fanout=7)        1.245   test/Mmux_out218
    SLICE_X8Y37.CMUX     Topdc                 0.456   test/Mmux_M_alu_op11113
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0_F
                                                       test/M_state_q_FSM_FFd51-In1_SW2_SW0
    SLICE_X10Y35.B5      net (fanout=1)        0.676   test/N476
    SLICE_X10Y35.B       Tilo                  0.235   test/Mmux_M_alu_op16121
                                                       test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.B5      net (fanout=1)        1.133   test/M_state_q_FSM_FFd51-In1
    SLICE_X12Y41.CLK     Tas                   0.339   test/M_state_q_FSM_FFd52
                                                       test/M_state_q_FSM_FFd51-In3
                                                       test/M_state_q_FSM_FFd51
    -------------------------------------------------  ---------------------------
    Total                                     18.941ns (4.170ns logic, 14.771ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd4 (FF)
  Destination:          test/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.951ns (Levels of Logic = 11)
  Clock Path Skew:      -0.050ns (0.594 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd4 to test/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   test/M_state_q_FSM_FFd50
                                                       test/M_state_q_FSM_FFd4
    SLICE_X4Y39.D1       net (fanout=31)       1.204   test/M_state_q_FSM_FFd4
    SLICE_X4Y39.D        Tilo                  0.254   test/N212
                                                       test/Mmux_M_alu_op1214_SW0
    SLICE_X10Y36.C2      net (fanout=9)        1.247   test/N212
    SLICE_X10Y36.CMUX    Tilo                  0.403   test/M_state_q_FSM_FFd24_1
                                                       test/Mmux__n0862_rs_cy<1>11_SW13_G
                                                       test/Mmux__n0862_rs_cy<1>11_SW13
    SLICE_X11Y34.A1      net (fanout=2)        1.652   test/N468
    SLICE_X11Y34.A       Tilo                  0.259   test/N507
                                                       test/Mmux_M_alu_op1214
    SLICE_X7Y26.D4       net (fanout=48)       1.538   test/M_alu_op1[6]
    SLICE_X7Y26.D        Tilo                  0.259   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
                                                       test/alu/adder/Msub_op1[7]_unary_minus_5_OUT_cy<6>11
    SLICE_X10Y26.C3      net (fanout=13)       0.964   test/alu/Msub_op1[7]_unary_minus_5_OUT_cy[6]
    SLICE_X10Y26.CMUX    Tilo                  0.403   test/alu/n0194[0]
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0_G
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_40_OUT13_SW0
    SLICE_X11Y27.D1      net (fanout=1)        1.936   test/alu/N552
    SLICE_X11Y27.D       Tilo                  0.259   test/alu/Mmux_out215
                                                       test/alu/Mmux_out215
    SLICE_X11Y33.B4      net (fanout=3)        0.840   test/alu/Mmux_out215
    SLICE_X11Y33.B       Tilo                  0.259   test/alu/N422
                                                       test/alu/Mmux_out216_SW0
    SLICE_X11Y35.D2      net (fanout=2)        1.492   test/alu/N422
    SLICE_X11Y35.D       Tilo                  0.259   test/M_state_q_FSM_FFd30_1
                                                       test/alu/Mmux_out218_SW1
    SLICE_X10Y41.C4      net (fanout=3)        1.129   test/alu/N578
    SLICE_X10Y41.C       Tilo                  0.235   M_state_q_FSM_FFd47
                                                       test/alu/Mmux_out218_1
    SLICE_X21Y49.B4      net (fanout=7)        1.686   test/Mmux_out218
    SLICE_X21Y49.B       Tilo                  0.259   test/Mmux_M_counter_d10113
                                                       test/Mmux_M_counter_d10113
    SLICE_X20Y40.C2      net (fanout=24)       1.645   test/Mmux_M_counter_d10113
    SLICE_X20Y40.CLK     Tas                   0.339   test/M_counter_q[11]
                                                       test/Mmux_M_counter_d2011
                                                       test/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                     18.951ns (3.618ns logic, 15.333ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd7/CLK
  Logical resource: test/M_state_q_FSM_FFd7_1/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd7/CLK
  Logical resource: test/M_state_q_FSM_FFd7/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd48/CLK
  Logical resource: test/M_state_q_FSM_FFd48_1/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd48/CLK
  Logical resource: test/M_state_q_FSM_FFd48/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd27/CLK
  Logical resource: test/M_state_q_FSM_FFd38/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd27/CLK
  Logical resource: test/M_state_q_FSM_FFd26/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd27/CLK
  Logical resource: test/M_state_q_FSM_FFd27/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd23/CLK
  Logical resource: test/M_state_q_FSM_FFd23/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd52/CLK
  Logical resource: test/M_state_q_FSM_FFd51/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd52/CLK
  Logical resource: test/M_state_q_FSM_FFd52/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_counter_q[3]/CLK
  Logical resource: test/M_counter_q_0/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.362|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 139105010 paths, 0 nets, and 4086 connections

Design statistics:
   Minimum period:  19.362ns{1}   (Maximum frequency:  51.648MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 20 00:07:52 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



