============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  11:38:34 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7267 ps) Setup Check with Pin u_counter/out_index_reg[14]/clk->sena
          Group: in2reg
     Startpoint: (R) start
          Clock: (R) clk
       Endpoint: (F) u_counter/out_index_reg[14]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0           15     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000           15     
                                              
             Setup:-     284                  
       Uncertainty:-      50                  
     Required Time:=    9666                  
      Launch Clock:-      15                  
       Input Delay:-    2000                  
         Data Path:-     384                  
             Slack:=    7267                  

Exceptions/Constraints:
  input_delay             2000            proj.sdc_line_15_3_1 

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  start                            (u)     -       R     (arrival)            2    52     0    2015 
  u_counter/g6/z                   (u)     in_0->z R     unmapped_and2       18     0   152    2168 
  u_counter/g11/z                  (u)     in_0->z F     unmapped_not         1     0    36    2203 
  u_counter/g16/z                  (u)     in_1->z F     unmapped_and2        1     0    52    2256 
  u_counter/g17/z                  (u)     in_0->z F     unmapped_or2        15     0   144    2399 
  u_counter/out_index_reg[14]/sena -       -       F     unmapped_d_flop     15     -     0    2399 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

