// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "07/09/2020 20:34:10"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bilinear (
	clk,
	start,
	doutb);
input 	clk;
input 	start;
output 	[7:0] doutb;

// Design Ports Information
// doutb[0]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// doutb[1]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// doutb[2]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// doutb[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// doutb[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// doutb[5]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// doutb[6]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// doutb[7]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \bilinear_unit|Mult3~8 ;
wire \bilinear_unit|Mult3~9 ;
wire \bilinear_unit|Mult3~10 ;
wire \bilinear_unit|Mult3~11 ;
wire \bilinear_unit|Mult3~12 ;
wire \bilinear_unit|Mult3~13 ;
wire \bilinear_unit|Mult3~14 ;
wire \bilinear_unit|Mult3~15 ;
wire \bilinear_unit|Mult3~16 ;
wire \bilinear_unit|Mult3~17 ;
wire \bilinear_unit|Mult3~18 ;
wire \bilinear_unit|Mult3~19 ;
wire \bilinear_unit|Mult3~20 ;
wire \bilinear_unit|Mult3~21 ;
wire \bilinear_unit|Mult3~22 ;
wire \bilinear_unit|Mult3~23 ;
wire \bilinear_unit|Mult3~24 ;
wire \bilinear_unit|Mult3~25 ;
wire \bilinear_unit|Mult3~26 ;
wire \bilinear_unit|Mult3~27 ;
wire \bilinear_unit|Mult3~28 ;
wire \bilinear_unit|Mult3~29 ;
wire \bilinear_unit|Mult3~30 ;
wire \bilinear_unit|Mult3~31 ;
wire \bilinear_unit|Mult3~32 ;
wire \bilinear_unit|Mult3~33 ;
wire \bilinear_unit|Mult3~34 ;
wire \bilinear_unit|Mult3~35 ;
wire \bilinear_unit|Mult3~36 ;
wire \bilinear_unit|Mult3~37 ;
wire \bilinear_unit|Mult3~38 ;
wire \bilinear_unit|Mult3~39 ;
wire \bilinear_unit|Mult3~40 ;
wire \bilinear_unit|Mult3~41 ;
wire \bilinear_unit|Mult3~42 ;
wire \bilinear_unit|Mult3~43 ;
wire \bilinear_unit|Mult7~8 ;
wire \bilinear_unit|Mult7~9 ;
wire \bilinear_unit|Mult7~10 ;
wire \bilinear_unit|Mult7~11 ;
wire \bilinear_unit|Mult7~12 ;
wire \bilinear_unit|Mult7~13 ;
wire \bilinear_unit|Mult7~14 ;
wire \bilinear_unit|Mult7~15 ;
wire \bilinear_unit|Mult7~16 ;
wire \bilinear_unit|Mult7~17 ;
wire \bilinear_unit|Mult7~18 ;
wire \bilinear_unit|Mult7~19 ;
wire \bilinear_unit|Mult7~20 ;
wire \bilinear_unit|Mult7~21 ;
wire \bilinear_unit|Mult7~22 ;
wire \bilinear_unit|Mult7~23 ;
wire \bilinear_unit|Mult7~24 ;
wire \bilinear_unit|Mult7~25 ;
wire \bilinear_unit|Mult7~26 ;
wire \bilinear_unit|Mult7~27 ;
wire \bilinear_unit|Mult7~28 ;
wire \bilinear_unit|Mult7~29 ;
wire \bilinear_unit|Mult7~30 ;
wire \bilinear_unit|Mult7~31 ;
wire \bilinear_unit|Mult7~32 ;
wire \bilinear_unit|Mult7~33 ;
wire \bilinear_unit|Mult7~34 ;
wire \bilinear_unit|Mult7~35 ;
wire \bilinear_unit|Mult7~36 ;
wire \bilinear_unit|Mult7~37 ;
wire \bilinear_unit|Mult7~38 ;
wire \bilinear_unit|Mult7~39 ;
wire \bilinear_unit|Mult7~40 ;
wire \bilinear_unit|Mult7~41 ;
wire \bilinear_unit|Mult7~42 ;
wire \bilinear_unit|Mult7~43 ;
wire \bilinear_unit|Mult2~28 ;
wire \bilinear_unit|Mult2~29 ;
wire \bilinear_unit|Mult2~30 ;
wire \bilinear_unit|Mult2~31 ;
wire \bilinear_unit|Mult2~32 ;
wire \bilinear_unit|Mult2~33 ;
wire \bilinear_unit|Mult2~34 ;
wire \bilinear_unit|Mult2~35 ;
wire \bilinear_unit|Mult2~36 ;
wire \bilinear_unit|Mult2~37 ;
wire \bilinear_unit|Mult2~38 ;
wire \bilinear_unit|Mult2~39 ;
wire \bilinear_unit|Mult2~40 ;
wire \bilinear_unit|Mult2~41 ;
wire \bilinear_unit|Mult2~42 ;
wire \bilinear_unit|Mult2~43 ;
wire \bilinear_unit|Mult2~44 ;
wire \bilinear_unit|Mult2~45 ;
wire \bilinear_unit|Mult2~46 ;
wire \bilinear_unit|Mult2~47 ;
wire \bilinear_unit|Mult2~48 ;
wire \bilinear_unit|Mult2~49 ;
wire \bilinear_unit|Mult2~50 ;
wire \bilinear_unit|Mult2~51 ;
wire \bilinear_unit|Mult2~52 ;
wire \bilinear_unit|Mult2~53 ;
wire \bilinear_unit|Mult2~54 ;
wire \bilinear_unit|Mult2~55 ;
wire \bilinear_unit|Mult2~56 ;
wire \bilinear_unit|Mult2~57 ;
wire \bilinear_unit|Mult2~58 ;
wire \bilinear_unit|Mult2~59 ;
wire \bilinear_unit|Mult2~60 ;
wire \bilinear_unit|Mult2~61 ;
wire \bilinear_unit|Mult2~62 ;
wire \bilinear_unit|Mult2~63 ;
wire \bilinear_unit|Mult2~64 ;
wire \bilinear_unit|Mult2~65 ;
wire \bilinear_unit|Mult2~66 ;
wire \bilinear_unit|Mult2~67 ;
wire \bilinear_unit|Mult2~68 ;
wire \bilinear_unit|Mult2~69 ;
wire \bilinear_unit|Mult2~70 ;
wire \bilinear_unit|Mult2~71 ;
wire \bilinear_unit|Mult1~8 ;
wire \bilinear_unit|Mult1~9 ;
wire \bilinear_unit|Mult1~10 ;
wire \bilinear_unit|Mult1~11 ;
wire \bilinear_unit|Mult1~12 ;
wire \bilinear_unit|Mult1~13 ;
wire \bilinear_unit|Mult1~14 ;
wire \bilinear_unit|Mult1~15 ;
wire \bilinear_unit|Mult1~16 ;
wire \bilinear_unit|Mult1~17 ;
wire \bilinear_unit|Mult1~18 ;
wire \bilinear_unit|Mult1~19 ;
wire \bilinear_unit|Mult1~20 ;
wire \bilinear_unit|Mult1~21 ;
wire \bilinear_unit|Mult1~22 ;
wire \bilinear_unit|Mult1~23 ;
wire \bilinear_unit|Mult1~24 ;
wire \bilinear_unit|Mult1~25 ;
wire \bilinear_unit|Mult1~26 ;
wire \bilinear_unit|Mult1~27 ;
wire \bilinear_unit|Mult1~28 ;
wire \bilinear_unit|Mult1~29 ;
wire \bilinear_unit|Mult1~30 ;
wire \bilinear_unit|Mult1~31 ;
wire \bilinear_unit|Mult1~32 ;
wire \bilinear_unit|Mult1~33 ;
wire \bilinear_unit|Mult1~34 ;
wire \bilinear_unit|Mult1~35 ;
wire \bilinear_unit|Mult1~36 ;
wire \bilinear_unit|Mult1~37 ;
wire \bilinear_unit|Mult1~38 ;
wire \bilinear_unit|Mult1~39 ;
wire \bilinear_unit|Mult1~40 ;
wire \bilinear_unit|Mult1~41 ;
wire \bilinear_unit|Mult1~42 ;
wire \bilinear_unit|Mult1~43 ;
wire \bilinear_unit|Mult6~26 ;
wire \bilinear_unit|Mult6~27 ;
wire \bilinear_unit|Mult6~28 ;
wire \bilinear_unit|Mult6~29 ;
wire \bilinear_unit|Mult6~30 ;
wire \bilinear_unit|Mult6~31 ;
wire \bilinear_unit|Mult6~32 ;
wire \bilinear_unit|Mult6~33 ;
wire \bilinear_unit|Mult6~34 ;
wire \bilinear_unit|Mult6~35 ;
wire \bilinear_unit|Mult6~36 ;
wire \bilinear_unit|Mult6~37 ;
wire \bilinear_unit|Mult6~38 ;
wire \bilinear_unit|Mult6~39 ;
wire \bilinear_unit|Mult6~40 ;
wire \bilinear_unit|Mult6~41 ;
wire \bilinear_unit|Mult6~42 ;
wire \bilinear_unit|Mult6~43 ;
wire \bilinear_unit|Mult6~44 ;
wire \bilinear_unit|Mult6~45 ;
wire \bilinear_unit|Mult6~46 ;
wire \bilinear_unit|Mult6~47 ;
wire \bilinear_unit|Mult6~48 ;
wire \bilinear_unit|Mult6~49 ;
wire \bilinear_unit|Mult6~50 ;
wire \bilinear_unit|Mult6~51 ;
wire \bilinear_unit|Mult6~52 ;
wire \bilinear_unit|Mult6~53 ;
wire \bilinear_unit|Mult6~54 ;
wire \bilinear_unit|Mult6~55 ;
wire \bilinear_unit|Mult6~56 ;
wire \bilinear_unit|Mult6~57 ;
wire \bilinear_unit|Mult6~58 ;
wire \bilinear_unit|Mult6~59 ;
wire \bilinear_unit|Mult6~60 ;
wire \bilinear_unit|Mult6~61 ;
wire \bilinear_unit|Mult6~62 ;
wire \bilinear_unit|Mult6~63 ;
wire \bilinear_unit|Mult6~64 ;
wire \bilinear_unit|Mult6~65 ;
wire \bilinear_unit|Mult6~66 ;
wire \bilinear_unit|Mult6~67 ;
wire \bilinear_unit|Mult6~68 ;
wire \bilinear_unit|Mult6~69 ;
wire \bilinear_unit|Mult6~70 ;
wire \bilinear_unit|Mult6~71 ;
wire \bilinear_unit|Mult5~8 ;
wire \bilinear_unit|Mult5~9 ;
wire \bilinear_unit|Mult5~10 ;
wire \bilinear_unit|Mult5~11 ;
wire \bilinear_unit|Mult5~12 ;
wire \bilinear_unit|Mult5~13 ;
wire \bilinear_unit|Mult5~14 ;
wire \bilinear_unit|Mult5~15 ;
wire \bilinear_unit|Mult5~16 ;
wire \bilinear_unit|Mult5~17 ;
wire \bilinear_unit|Mult5~18 ;
wire \bilinear_unit|Mult5~19 ;
wire \bilinear_unit|Mult5~20 ;
wire \bilinear_unit|Mult5~21 ;
wire \bilinear_unit|Mult5~22 ;
wire \bilinear_unit|Mult5~23 ;
wire \bilinear_unit|Mult5~24 ;
wire \bilinear_unit|Mult5~25 ;
wire \bilinear_unit|Mult5~26 ;
wire \bilinear_unit|Mult5~27 ;
wire \bilinear_unit|Mult5~28 ;
wire \bilinear_unit|Mult5~29 ;
wire \bilinear_unit|Mult5~30 ;
wire \bilinear_unit|Mult5~31 ;
wire \bilinear_unit|Mult5~32 ;
wire \bilinear_unit|Mult5~33 ;
wire \bilinear_unit|Mult5~34 ;
wire \bilinear_unit|Mult5~35 ;
wire \bilinear_unit|Mult5~36 ;
wire \bilinear_unit|Mult5~37 ;
wire \bilinear_unit|Mult5~38 ;
wire \bilinear_unit|Mult5~39 ;
wire \bilinear_unit|Mult5~40 ;
wire \bilinear_unit|Mult5~41 ;
wire \bilinear_unit|Mult5~42 ;
wire \bilinear_unit|Mult5~43 ;
wire \bilinear_unit|Mult0~28 ;
wire \bilinear_unit|Mult0~29 ;
wire \bilinear_unit|Mult0~30 ;
wire \bilinear_unit|Mult0~31 ;
wire \bilinear_unit|Mult0~32 ;
wire \bilinear_unit|Mult0~33 ;
wire \bilinear_unit|Mult0~34 ;
wire \bilinear_unit|Mult0~35 ;
wire \bilinear_unit|Mult0~36 ;
wire \bilinear_unit|Mult0~37 ;
wire \bilinear_unit|Mult0~38 ;
wire \bilinear_unit|Mult0~39 ;
wire \bilinear_unit|Mult0~40 ;
wire \bilinear_unit|Mult0~41 ;
wire \bilinear_unit|Mult0~42 ;
wire \bilinear_unit|Mult0~43 ;
wire \bilinear_unit|Mult0~44 ;
wire \bilinear_unit|Mult0~45 ;
wire \bilinear_unit|Mult0~46 ;
wire \bilinear_unit|Mult0~47 ;
wire \bilinear_unit|Mult0~48 ;
wire \bilinear_unit|Mult0~49 ;
wire \bilinear_unit|Mult0~50 ;
wire \bilinear_unit|Mult0~51 ;
wire \bilinear_unit|Mult0~52 ;
wire \bilinear_unit|Mult0~53 ;
wire \bilinear_unit|Mult0~54 ;
wire \bilinear_unit|Mult0~55 ;
wire \bilinear_unit|Mult0~56 ;
wire \bilinear_unit|Mult0~57 ;
wire \bilinear_unit|Mult0~58 ;
wire \bilinear_unit|Mult0~59 ;
wire \bilinear_unit|Mult0~60 ;
wire \bilinear_unit|Mult0~61 ;
wire \bilinear_unit|Mult0~62 ;
wire \bilinear_unit|Mult0~63 ;
wire \bilinear_unit|Mult0~64 ;
wire \bilinear_unit|Mult0~65 ;
wire \bilinear_unit|Mult0~66 ;
wire \bilinear_unit|Mult0~67 ;
wire \bilinear_unit|Mult0~68 ;
wire \bilinear_unit|Mult0~69 ;
wire \bilinear_unit|Mult0~70 ;
wire \bilinear_unit|Mult0~71 ;
wire \mem_control|Mult1~336 ;
wire \mem_control|Mult1~337 ;
wire \mem_control|Mult1~338 ;
wire \mem_control|Mult1~339 ;
wire \mem_control|Mult1~8 ;
wire \mem_control|Mult1~9 ;
wire \mem_control|Mult1~10 ;
wire \mem_control|Mult1~11 ;
wire \mem_control|Mult1~12 ;
wire \mem_control|Mult1~13 ;
wire \mem_control|Mult1~14 ;
wire \mem_control|Mult1~15 ;
wire \mem_control|Mult1~16 ;
wire \mem_control|Mult1~17 ;
wire \mem_control|Mult1~18 ;
wire \mem_control|Mult1~19 ;
wire \mem_control|Mult1~20 ;
wire \mem_control|Mult1~21 ;
wire \mem_control|Mult1~22 ;
wire \mem_control|Mult1~23 ;
wire \mem_control|Mult1~24 ;
wire \mem_control|Mult1~25 ;
wire \mem_control|Mult1~26 ;
wire \mem_control|Mult1~27 ;
wire \mem_control|Mult1~28 ;
wire \mem_control|Mult1~29 ;
wire \mem_control|Mult1~30 ;
wire \mem_control|Mult1~31 ;
wire \mem_control|Mult1~32 ;
wire \mem_control|Mult1~33 ;
wire \mem_control|Mult1~34 ;
wire \mem_control|Mult1~35 ;
wire \mem_control|Mult1~36 ;
wire \mem_control|Mult1~37 ;
wire \mem_control|Mult1~38 ;
wire \mem_control|Mult1~39 ;
wire \mem_control|Mult1~40 ;
wire \mem_control|Mult1~41 ;
wire \mem_control|Mult1~42 ;
wire \mem_control|Mult1~43 ;
wire \mem_control|Mult1~44 ;
wire \mem_control|Mult1~45 ;
wire \mem_control|Mult1~46 ;
wire \mem_control|Mult1~47 ;
wire \mem_control|Mult1~48 ;
wire \mem_control|Mult1~49 ;
wire \mem_control|Mult1~50 ;
wire \mem_control|Mult1~51 ;
wire \mem_control|Mult1~52 ;
wire \mem_control|Mult1~53 ;
wire \mem_control|Mult2~335 ;
wire \mem_control|Mult2~336 ;
wire \mem_control|Mult2~337 ;
wire \mem_control|Mult2~338 ;
wire \mem_control|Mult2~339 ;
wire \mem_control|Mult2~8 ;
wire \mem_control|Mult2~9 ;
wire \mem_control|Mult2~10 ;
wire \mem_control|Mult2~11 ;
wire \mem_control|Mult2~12 ;
wire \mem_control|Mult2~13 ;
wire \mem_control|Mult2~14 ;
wire \mem_control|Mult2~15 ;
wire \mem_control|Mult2~16 ;
wire \mem_control|Mult2~17 ;
wire \mem_control|Mult2~18 ;
wire \mem_control|Mult2~19 ;
wire \mem_control|Mult2~20 ;
wire \mem_control|Mult2~21 ;
wire \mem_control|Mult2~22 ;
wire \mem_control|Mult2~23 ;
wire \mem_control|Mult2~24 ;
wire \mem_control|Mult2~25 ;
wire \mem_control|Mult2~26 ;
wire \mem_control|Mult2~27 ;
wire \mem_control|Mult2~28 ;
wire \mem_control|Mult2~29 ;
wire \mem_control|Mult2~30 ;
wire \mem_control|Mult2~31 ;
wire \mem_control|Mult2~32 ;
wire \mem_control|Mult2~33 ;
wire \mem_control|Mult2~34 ;
wire \mem_control|Mult2~35 ;
wire \mem_control|Mult2~36 ;
wire \mem_control|Mult2~37 ;
wire \mem_control|Mult2~38 ;
wire \mem_control|Mult2~39 ;
wire \mem_control|Mult2~40 ;
wire \mem_control|Mult2~41 ;
wire \mem_control|Mult2~42 ;
wire \mem_control|Mult2~43 ;
wire \mem_control|Mult2~44 ;
wire \mem_control|Mult2~45 ;
wire \mem_control|Mult2~46 ;
wire \mem_control|Mult2~47 ;
wire \mem_control|Mult2~48 ;
wire \mem_control|Mult2~49 ;
wire \mem_control|Mult2~50 ;
wire \mem_control|Mult2~51 ;
wire \mem_control|Mult2~52 ;
wire \bilinear_unit|Mult4~28 ;
wire \bilinear_unit|Mult4~29 ;
wire \bilinear_unit|Mult4~30 ;
wire \bilinear_unit|Mult4~31 ;
wire \bilinear_unit|Mult4~32 ;
wire \bilinear_unit|Mult4~33 ;
wire \bilinear_unit|Mult4~34 ;
wire \bilinear_unit|Mult4~35 ;
wire \bilinear_unit|Mult4~36 ;
wire \bilinear_unit|Mult4~37 ;
wire \bilinear_unit|Mult4~38 ;
wire \bilinear_unit|Mult4~39 ;
wire \bilinear_unit|Mult4~40 ;
wire \bilinear_unit|Mult4~41 ;
wire \bilinear_unit|Mult4~42 ;
wire \bilinear_unit|Mult4~43 ;
wire \bilinear_unit|Mult4~44 ;
wire \bilinear_unit|Mult4~45 ;
wire \bilinear_unit|Mult4~46 ;
wire \bilinear_unit|Mult4~47 ;
wire \bilinear_unit|Mult4~48 ;
wire \bilinear_unit|Mult4~49 ;
wire \bilinear_unit|Mult4~50 ;
wire \bilinear_unit|Mult4~51 ;
wire \bilinear_unit|Mult4~52 ;
wire \bilinear_unit|Mult4~53 ;
wire \bilinear_unit|Mult4~54 ;
wire \bilinear_unit|Mult4~55 ;
wire \bilinear_unit|Mult4~56 ;
wire \bilinear_unit|Mult4~57 ;
wire \bilinear_unit|Mult4~58 ;
wire \bilinear_unit|Mult4~59 ;
wire \bilinear_unit|Mult4~60 ;
wire \bilinear_unit|Mult4~61 ;
wire \bilinear_unit|Mult4~62 ;
wire \bilinear_unit|Mult4~63 ;
wire \bilinear_unit|Mult4~64 ;
wire \bilinear_unit|Mult4~65 ;
wire \bilinear_unit|Mult4~66 ;
wire \bilinear_unit|Mult4~67 ;
wire \bilinear_unit|Mult4~68 ;
wire \bilinear_unit|Mult4~69 ;
wire \bilinear_unit|Mult4~70 ;
wire \bilinear_unit|Mult4~71 ;
wire \coordinate|Mult0~27 ;
wire \coordinate|Mult0~28 ;
wire \coordinate|Mult0~29 ;
wire \coordinate|Mult0~30 ;
wire \coordinate|Mult0~31 ;
wire \coordinate|Mult0~32 ;
wire \coordinate|Mult0~33 ;
wire \coordinate|Mult0~34 ;
wire \coordinate|Mult0~35 ;
wire \coordinate|Mult0~36 ;
wire \coordinate|Mult0~37 ;
wire \coordinate|Mult0~38 ;
wire \coordinate|Mult0~39 ;
wire \coordinate|Mult0~40 ;
wire \coordinate|Mult0~41 ;
wire \coordinate|Mult0~42 ;
wire \coordinate|Mult0~43 ;
wire \coordinate|Mult0~44 ;
wire \coordinate|Mult0~45 ;
wire \coordinate|Mult0~46 ;
wire \coordinate|Mult0~47 ;
wire \coordinate|Mult0~48 ;
wire \coordinate|Mult0~49 ;
wire \coordinate|Mult0~50 ;
wire \coordinate|Mult0~51 ;
wire \coordinate|Mult0~52 ;
wire \coordinate|Mult0~53 ;
wire \coordinate|Mult0~54 ;
wire \coordinate|Mult0~55 ;
wire \coordinate|Mult0~56 ;
wire \coordinate|Mult0~57 ;
wire \coordinate|Mult0~58 ;
wire \coordinate|Mult0~59 ;
wire \coordinate|Mult0~60 ;
wire \coordinate|Mult0~61 ;
wire \coordinate|Mult0~62 ;
wire \coordinate|Mult0~63 ;
wire \coordinate|Mult0~64 ;
wire \coordinate|Mult0~65 ;
wire \coordinate|Mult0~66 ;
wire \coordinate|Mult0~67 ;
wire \coordinate|Mult0~68 ;
wire \coordinate|Mult0~69 ;
wire \coordinate|Mult0~70 ;
wire \coordinate|Mult0~71 ;
wire \mem_control|Mult0~335 ;
wire \mem_control|Mult0~336 ;
wire \mem_control|Mult0~337 ;
wire \mem_control|Mult0~338 ;
wire \mem_control|Mult0~339 ;
wire \mem_control|Mult0~8 ;
wire \mem_control|Mult0~9 ;
wire \mem_control|Mult0~10 ;
wire \mem_control|Mult0~11 ;
wire \mem_control|Mult0~12 ;
wire \mem_control|Mult0~13 ;
wire \mem_control|Mult0~14 ;
wire \mem_control|Mult0~15 ;
wire \mem_control|Mult0~16 ;
wire \mem_control|Mult0~17 ;
wire \mem_control|Mult0~18 ;
wire \mem_control|Mult0~19 ;
wire \mem_control|Mult0~20 ;
wire \mem_control|Mult0~21 ;
wire \mem_control|Mult0~22 ;
wire \mem_control|Mult0~23 ;
wire \mem_control|Mult0~24 ;
wire \mem_control|Mult0~25 ;
wire \mem_control|Mult0~26 ;
wire \mem_control|Mult0~27 ;
wire \mem_control|Mult0~28 ;
wire \mem_control|Mult0~29 ;
wire \mem_control|Mult0~30 ;
wire \mem_control|Mult0~31 ;
wire \mem_control|Mult0~32 ;
wire \mem_control|Mult0~33 ;
wire \mem_control|Mult0~34 ;
wire \mem_control|Mult0~35 ;
wire \mem_control|Mult0~36 ;
wire \mem_control|Mult0~37 ;
wire \mem_control|Mult0~38 ;
wire \mem_control|Mult0~39 ;
wire \mem_control|Mult0~40 ;
wire \mem_control|Mult0~41 ;
wire \mem_control|Mult0~42 ;
wire \mem_control|Mult0~43 ;
wire \mem_control|Mult0~44 ;
wire \mem_control|Mult0~45 ;
wire \mem_control|Mult0~46 ;
wire \mem_control|Mult0~47 ;
wire \mem_control|Mult0~48 ;
wire \mem_control|Mult0~49 ;
wire \mem_control|Mult0~50 ;
wire \mem_control|Mult0~51 ;
wire \mem_control|Mult0~52 ;
wire \coordinate|Mult1~27 ;
wire \coordinate|Mult1~28 ;
wire \coordinate|Mult1~29 ;
wire \coordinate|Mult1~30 ;
wire \coordinate|Mult1~31 ;
wire \coordinate|Mult1~32 ;
wire \coordinate|Mult1~33 ;
wire \coordinate|Mult1~34 ;
wire \coordinate|Mult1~35 ;
wire \coordinate|Mult1~36 ;
wire \coordinate|Mult1~37 ;
wire \coordinate|Mult1~38 ;
wire \coordinate|Mult1~39 ;
wire \coordinate|Mult1~40 ;
wire \coordinate|Mult1~41 ;
wire \coordinate|Mult1~42 ;
wire \coordinate|Mult1~43 ;
wire \coordinate|Mult1~44 ;
wire \coordinate|Mult1~45 ;
wire \coordinate|Mult1~46 ;
wire \coordinate|Mult1~47 ;
wire \coordinate|Mult1~48 ;
wire \coordinate|Mult1~49 ;
wire \coordinate|Mult1~50 ;
wire \coordinate|Mult1~51 ;
wire \coordinate|Mult1~52 ;
wire \coordinate|Mult1~53 ;
wire \coordinate|Mult1~54 ;
wire \coordinate|Mult1~55 ;
wire \coordinate|Mult1~56 ;
wire \coordinate|Mult1~57 ;
wire \coordinate|Mult1~58 ;
wire \coordinate|Mult1~59 ;
wire \coordinate|Mult1~60 ;
wire \coordinate|Mult1~61 ;
wire \coordinate|Mult1~62 ;
wire \coordinate|Mult1~63 ;
wire \coordinate|Mult1~64 ;
wire \coordinate|Mult1~65 ;
wire \coordinate|Mult1~66 ;
wire \coordinate|Mult1~67 ;
wire \coordinate|Mult1~68 ;
wire \coordinate|Mult1~69 ;
wire \coordinate|Mult1~70 ;
wire \coordinate|Mult1~71 ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \coordinate|Add1~13_sumout ;
wire \coordinate|Equal1~0_combout ;
wire \coordinate|Add1~18 ;
wire \coordinate|Add1~37_sumout ;
wire \coordinate|cnt~0_combout ;
wire \coordinate|cnt[1]~1_combout ;
wire \coordinate|Equal0~0_combout ;
wire \coordinate|rst~q ;
wire \start~input_o ;
wire \coordinate|pos_y[0]~0_combout ;
wire \coordinate|Add2~25_sumout ;
wire \coordinate|Add2~26 ;
wire \coordinate|Add2~21_sumout ;
wire \coordinate|Add2~22 ;
wire \coordinate|Add2~5_sumout ;
wire \coordinate|Add2~6 ;
wire \coordinate|Add2~1_sumout ;
wire \coordinate|Add2~2 ;
wire \coordinate|Add2~17_sumout ;
wire \coordinate|Add2~18 ;
wire \coordinate|Add2~13_sumout ;
wire \coordinate|Add2~14 ;
wire \coordinate|Add2~9_sumout ;
wire \coordinate|Add2~10 ;
wire \coordinate|Add2~33_sumout ;
wire \coordinate|Add2~34 ;
wire \coordinate|Add2~29_sumout ;
wire \coordinate|always7~1_combout ;
wire \coordinate|Add1~38 ;
wire \coordinate|Add1~33_sumout ;
wire \coordinate|Equal1~2_combout ;
wire \coordinate|always7~0_combout ;
wire \coordinate|always7~2_combout ;
wire \coordinate|finish~q ;
wire \coordinate|current_state~6_combout ;
wire \coordinate|current_state.IDLE~q ;
wire \coordinate|current_state~5_combout ;
wire \coordinate|current_state.START~q ;
wire \coordinate|Equal1~1_combout ;
wire \coordinate|Add1~14 ;
wire \coordinate|Add1~29_sumout ;
wire \coordinate|Add1~30 ;
wire \coordinate|Add1~25_sumout ;
wire \coordinate|Add1~26 ;
wire \coordinate|Add1~5_sumout ;
wire \coordinate|Add1~6 ;
wire \coordinate|Add1~9_sumout ;
wire \coordinate|Add1~10 ;
wire \coordinate|Add1~1_sumout ;
wire \coordinate|Add1~2 ;
wire \coordinate|Add1~21_sumout ;
wire \coordinate|Add1~22 ;
wire \coordinate|Add1~17_sumout ;
wire \coordinate|Equal4~0_combout ;
wire \coordinate|Equal4~1_combout ;
wire \coordinate|Equal4~2_combout ;
wire \coordinate|Mult0~8_resulta ;
wire \coordinate|Mult0~14 ;
wire \coordinate|Mult0~11 ;
wire \coordinate|Mult0~12 ;
wire \coordinate|Mult0~10 ;
wire \coordinate|Mult0~13 ;
wire \coordinate|Mult0~9 ;
wire \coordinate|LessThan0~0_combout ;
wire \coordinate|Mult0~20 ;
wire \coordinate|Mult0~22 ;
wire \coordinate|Mult0~21 ;
wire \coordinate|Mult0~19 ;
wire \coordinate|Mult0~18 ;
wire \coordinate|Mult0~17 ;
wire \coordinate|LessThan0~1_combout ;
wire \coordinate|Mult0~15 ;
wire \coordinate|Mult0~16 ;
wire \coordinate|Mult0~23 ;
wire \coordinate|Mult0~25 ;
wire \coordinate|Mult0~26 ;
wire \coordinate|Mult0~24 ;
wire \coordinate|LessThan0~2_combout ;
wire \coordinate|LessThan0~3_combout ;
wire \coordinate|Add6~1_sumout ;
wire \coordinate|src_x~0_combout ;
wire \coordinate|src_x[0]~SCLR_LUT_combout ;
wire \coordinate|Add6~2 ;
wire \coordinate|Add6~5_sumout ;
wire \coordinate|src_x~1_combout ;
wire \coordinate|src_x[1]~SCLR_LUT_combout ;
wire \coordinate|Add6~6 ;
wire \coordinate|Add6~9_sumout ;
wire \coordinate|src_x~2_combout ;
wire \coordinate|Add6~10 ;
wire \coordinate|Add6~13_sumout ;
wire \coordinate|src_x~3_combout ;
wire \coordinate|Add6~14 ;
wire \coordinate|Add6~17_sumout ;
wire \coordinate|src_x~4_combout ;
wire \coordinate|Add6~18 ;
wire \coordinate|Add6~21_sumout ;
wire \coordinate|src_x~5_combout ;
wire \coordinate|src_x[5]~SCLR_LUT_combout ;
wire \coordinate|Add6~22 ;
wire \coordinate|Add6~25_sumout ;
wire \coordinate|src_x~6_combout ;
wire \coordinate|src_x[6]~SCLR_LUT_combout ;
wire \coordinate|Add6~26 ;
wire \coordinate|Add6~29_sumout ;
wire \coordinate|src_x~7_combout ;
wire \coordinate|Add4~1_sumout ;
wire \coordinate|Add6~30 ;
wire \coordinate|Add6~33_sumout ;
wire \coordinate|src_x~8_combout ;
wire \coordinate|src_x[8]~SCLR_LUT_combout ;
wire \coordinate|Equal5~0_combout ;
wire \coordinate|Equal5~1_combout ;
wire \coordinate|Equal5~2_combout ;
wire \coordinate|Mult1~8_resulta ;
wire \coordinate|Add9~1_sumout ;
wire \coordinate|Mult1~14 ;
wire \coordinate|Mult1~17 ;
wire \coordinate|Mult1~20 ;
wire \coordinate|Mult1~18 ;
wire \coordinate|Mult1~21 ;
wire \coordinate|Mult1~22 ;
wire \coordinate|Mult1~19 ;
wire \coordinate|LessThan1~1_combout ;
wire \coordinate|Mult1~15 ;
wire \coordinate|Mult1~16 ;
wire \coordinate|Mult1~11 ;
wire \coordinate|Mult1~9 ;
wire \coordinate|Mult1~10 ;
wire \coordinate|Mult1~12 ;
wire \coordinate|Mult1~13 ;
wire \coordinate|LessThan1~0_combout ;
wire \coordinate|Mult1~26 ;
wire \coordinate|Mult1~24 ;
wire \coordinate|Mult1~23 ;
wire \coordinate|Mult1~25 ;
wire \coordinate|LessThan1~2_combout ;
wire \coordinate|LessThan1~3_combout ;
wire \coordinate|src_y~0_combout ;
wire \coordinate|src_y[0]~SCLR_LUT_combout ;
wire \coordinate|Add9~2 ;
wire \coordinate|Add9~5_sumout ;
wire \coordinate|src_y~1_combout ;
wire \coordinate|src_y[1]~SCLR_LUT_combout ;
wire \coordinate|Add9~6 ;
wire \coordinate|Add9~9_sumout ;
wire \coordinate|src_y~2_combout ;
wire \coordinate|Add9~10 ;
wire \coordinate|Add9~13_sumout ;
wire \coordinate|src_y~3_combout ;
wire \coordinate|Add9~14 ;
wire \coordinate|Add9~17_sumout ;
wire \coordinate|src_y~4_combout ;
wire \coordinate|Add9~18 ;
wire \coordinate|Add9~21_sumout ;
wire \coordinate|src_y~5_combout ;
wire \coordinate|src_y[5]~SCLR_LUT_combout ;
wire \coordinate|Add9~22 ;
wire \coordinate|Add9~25_sumout ;
wire \coordinate|src_y~6_combout ;
wire \coordinate|src_y[6]~SCLR_LUT_combout ;
wire \coordinate|Add9~26 ;
wire \coordinate|Add9~29_sumout ;
wire \coordinate|src_y~7_combout ;
wire \coordinate|Add7~1_sumout ;
wire \coordinate|Add9~30 ;
wire \coordinate|Add9~33_sumout ;
wire \coordinate|src_y~8_combout ;
wire \coordinate|src_y[8]~SCLR_LUT_combout ;
wire \bilinear_unit|Mult6~8_resulta ;
wire \bilinear_unit|Mult6~9 ;
wire \bilinear_unit|Mult6~10 ;
wire \bilinear_unit|Mult6~11 ;
wire \bilinear_unit|Mult6~12 ;
wire \bilinear_unit|Mult6~13 ;
wire \bilinear_unit|Mult6~14 ;
wire \bilinear_unit|Mult6~15 ;
wire \bilinear_unit|Mult6~16 ;
wire \bilinear_unit|Mult6~17 ;
wire \bilinear_unit|Mult6~18 ;
wire \bilinear_unit|Mult6~19 ;
wire \bilinear_unit|Mult6~20 ;
wire \bilinear_unit|Mult6~21 ;
wire \bilinear_unit|Mult6~22 ;
wire \bilinear_unit|Mult6~23 ;
wire \bilinear_unit|Mult6~24 ;
wire \bilinear_unit|Mult6~25 ;
wire \coordinate|Add4~2 ;
wire \coordinate|Add4~42 ;
wire \coordinate|Add4~38 ;
wire \coordinate|Add4~34 ;
wire \coordinate|Add4~30 ;
wire \coordinate|Add4~22 ;
wire \coordinate|Add4~26 ;
wire \coordinate|Add4~5_sumout ;
wire \coordinate|Add6~34 ;
wire \coordinate|Add6~74 ;
wire \coordinate|Add6~70 ;
wire \coordinate|Add6~66 ;
wire \coordinate|Add6~62 ;
wire \coordinate|Add6~54 ;
wire \coordinate|Add6~58 ;
wire \coordinate|Add6~37_sumout ;
wire \coordinate|src_x~9_combout ;
wire \coordinate|src_x[15]~SCLR_LUT_combout ;
wire \coordinate|src_x[15]~_Duplicate_3DUPLICATE_q ;
wire \coordinate|Add4~41_sumout ;
wire \coordinate|Add6~73_sumout ;
wire \coordinate|src_x~18_combout ;
wire \coordinate|src_x[9]~SCLR_LUT_combout ;
wire \coordinate|src_x[9]~_Duplicate_3feeder_combout ;
wire \coordinate|src_x[9]~_Duplicate_3_q ;
wire \coordinate|Add4~33_sumout ;
wire \coordinate|Add6~65_sumout ;
wire \coordinate|src_x~16_combout ;
wire \coordinate|src_x[11]~SCLR_LUT_combout ;
wire \coordinate|src_x[11]~_Duplicate_3_q ;
wire \coordinate|Add4~29_sumout ;
wire \coordinate|Add6~61_sumout ;
wire \coordinate|src_x~15_combout ;
wire \coordinate|src_x[12]~SCLR_LUT_combout ;
wire \coordinate|src_x[12]~_Duplicate_3_q ;
wire \coordinate|Add4~37_sumout ;
wire \coordinate|Add6~69_sumout ;
wire \coordinate|src_x~17_combout ;
wire \coordinate|src_x[10]~SCLR_LUT_combout ;
wire \coordinate|src_x[10]~_Duplicate_3_q ;
wire \mem_control|Equal0~1_combout ;
wire \coordinate|Add4~21_sumout ;
wire \coordinate|Add6~53_sumout ;
wire \coordinate|src_x~13_combout ;
wire \coordinate|src_x[13]~SCLR_LUT_combout ;
wire \coordinate|src_x[13]~_Duplicate_3_q ;
wire \coordinate|Add4~6 ;
wire \coordinate|Add4~10 ;
wire \coordinate|Add4~14 ;
wire \coordinate|Add4~17_sumout ;
wire \coordinate|Add6~38 ;
wire \coordinate|Add6~42 ;
wire \coordinate|Add6~46 ;
wire \coordinate|Add6~49_sumout ;
wire \coordinate|src_x~12_combout ;
wire \coordinate|src_x[18]~SCLR_LUT_combout ;
wire \coordinate|src_x[18]~_Duplicate_3_q ;
wire \coordinate|Add6~57_sumout ;
wire \coordinate|Add4~25_sumout ;
wire \coordinate|src_x~14_combout ;
wire \coordinate|src_x[14]~SCLR_LUT_combout ;
wire \coordinate|src_x[14]~_Duplicate_3_q ;
wire \coordinate|Add4~9_sumout ;
wire \coordinate|Add6~41_sumout ;
wire \coordinate|src_x~10_combout ;
wire \coordinate|src_x[16]~SCLR_LUT_combout ;
wire \coordinate|src_x[16]~_Duplicate_3_q ;
wire \coordinate|Add4~13_sumout ;
wire \coordinate|Add6~45_sumout ;
wire \coordinate|src_x~11_combout ;
wire \coordinate|src_x[17]~SCLR_LUT_combout ;
wire \coordinate|src_x[17]~_Duplicate_3feeder_combout ;
wire \coordinate|src_x[17]~_Duplicate_3_q ;
wire \mem_control|Equal0~0_combout ;
wire \mem_control|Equal0~2_combout ;
wire \coordinate|Add7~2 ;
wire \coordinate|Add7~42 ;
wire \coordinate|Add7~38 ;
wire \coordinate|Add7~34 ;
wire \coordinate|Add7~30 ;
wire \coordinate|Add7~9_sumout ;
wire \coordinate|Add9~34 ;
wire \coordinate|Add9~74 ;
wire \coordinate|Add9~70 ;
wire \coordinate|Add9~66 ;
wire \coordinate|Add9~62 ;
wire \coordinate|Add9~41_sumout ;
wire \coordinate|src_y~10_combout ;
wire \coordinate|src_y[13]~SCLR_LUT_combout ;
wire \coordinate|src_y[13]~_Duplicate_2_q ;
wire \coordinate|Add7~37_sumout ;
wire \coordinate|Add9~69_sumout ;
wire \coordinate|src_y~17_combout ;
wire \coordinate|src_y[10]~SCLR_LUT_combout ;
wire \coordinate|src_y[10]~_Duplicate_2_q ;
wire \coordinate|Add7~41_sumout ;
wire \coordinate|Add9~73_sumout ;
wire \coordinate|src_y~18_combout ;
wire \coordinate|src_y[9]~SCLR_LUT_combout ;
wire \coordinate|src_y[9]~_Duplicate_2_q ;
wire \coordinate|Add7~29_sumout ;
wire \coordinate|Add9~61_sumout ;
wire \coordinate|src_y~15_combout ;
wire \coordinate|src_y[12]~SCLR_LUT_combout ;
wire \coordinate|src_y[12]~_Duplicate_2_q ;
wire \coordinate|Add7~33_sumout ;
wire \coordinate|Add9~65_sumout ;
wire \coordinate|src_y~16_combout ;
wire \coordinate|src_y[11]~SCLR_LUT_combout ;
wire \coordinate|src_y[11]~_Duplicate_2_q ;
wire \mem_control|Equal2~1_combout ;
wire \coordinate|Add9~42 ;
wire \coordinate|Add9~37_sumout ;
wire \coordinate|Add7~10 ;
wire \coordinate|Add7~5_sumout ;
wire \coordinate|src_y~9_combout ;
wire \coordinate|src_y[14]~SCLR_LUT_combout ;
wire \coordinate|src_y[14]~_Duplicate_2_q ;
wire \coordinate|Add7~6 ;
wire \coordinate|Add7~25_sumout ;
wire \coordinate|Add9~38 ;
wire \coordinate|Add9~57_sumout ;
wire \coordinate|src_y~14_combout ;
wire \coordinate|src_y[15]~SCLR_LUT_combout ;
wire \coordinate|src_y[15]~_Duplicate_2_q ;
wire \coordinate|Add9~58 ;
wire \coordinate|Add9~54 ;
wire \coordinate|Add9~46 ;
wire \coordinate|Add9~49_sumout ;
wire \coordinate|Add7~26 ;
wire \coordinate|Add7~22 ;
wire \coordinate|Add7~14 ;
wire \coordinate|Add7~17_sumout ;
wire \coordinate|src_y~12_combout ;
wire \coordinate|src_y[18]~SCLR_LUT_combout ;
wire \coordinate|src_y[18]~_Duplicate_2_q ;
wire \coordinate|Add7~13_sumout ;
wire \coordinate|Add9~45_sumout ;
wire \coordinate|src_y~11_combout ;
wire \coordinate|src_y[17]~SCLR_LUT_combout ;
wire \coordinate|src_y[17]~_Duplicate_2_q ;
wire \coordinate|Add9~53_sumout ;
wire \coordinate|Add7~21_sumout ;
wire \coordinate|src_y~13_combout ;
wire \coordinate|src_y[16]~SCLR_LUT_combout ;
wire \coordinate|src_y[16]~_Duplicate_2_q ;
wire \mem_control|Equal2~0_combout ;
wire \mem_control|Equal2~2_combout ;
wire \mem_control|Mult1~335 ;
wire \mem_control|Add5~1_sumout ;
wire \mem_control|Add5~2 ;
wire \mem_control|Add5~5_sumout ;
wire \mem_control|Add5~6 ;
wire \mem_control|Add5~9_sumout ;
wire \mem_control|Add5~10 ;
wire \mem_control|Add5~13_sumout ;
wire \mem_control|Add5~14 ;
wire \mem_control|Add5~17_sumout ;
wire \mem_control|Add5~18 ;
wire \mem_control|Add5~21_sumout ;
wire \mem_control|Add5~22 ;
wire \mem_control|Add5~25_sumout ;
wire \mem_control|Add5~26 ;
wire \mem_control|Add5~29_sumout ;
wire \mem_control|Add5~30 ;
wire \mem_control|Add5~33_sumout ;
wire \mem_control|Add5~34 ;
wire \mem_control|Add5~37_sumout ;
wire \mem_control|Mult2~334 ;
wire \mem_control|Mult0~334 ;
wire \mem_control|Mult0~333 ;
wire \mem_control|Mult0~332 ;
wire \mem_control|Mult0~331 ;
wire \mem_control|Mult0~330 ;
wire \mem_control|Mult0~329 ;
wire \mem_control|Mult0~328 ;
wire \mem_control|Mult0~327 ;
wire \mem_control|Mult0~326 ;
wire \mem_control|Mult0~325 ;
wire \mem_control|Mult0~324 ;
wire \mem_control|Mult0~323 ;
wire \mem_control|Mult0~322 ;
wire \mem_control|Mult0~mac_resulta ;
wire \mem_control|Add2~6 ;
wire \mem_control|Add2~10 ;
wire \mem_control|Add2~14 ;
wire \mem_control|Add2~18 ;
wire \mem_control|Add2~22 ;
wire \mem_control|Add2~26 ;
wire \mem_control|Add2~30 ;
wire \mem_control|Add2~34 ;
wire \mem_control|Add2~38 ;
wire \mem_control|Add2~42 ;
wire \mem_control|Add2~46 ;
wire \mem_control|Add2~50 ;
wire \mem_control|Add2~54 ;
wire \mem_control|Add2~1_sumout ;
wire \mem_control|address_by[13]~0_combout ;
wire \coordinate|src_x[15]~_Duplicate_3_q ;
wire \mem_control|address_bx[13]~0_combout ;
wire \mem_control|Add2~53_sumout ;
wire \mem_control|Mult1~334 ;
wire \mem_control|address_bx[12]~13_combout ;
wire \mem_control|Mult2~333 ;
wire \mem_control|Mult1~333 ;
wire \mem_control|Add2~49_sumout ;
wire \mem_control|address_bx[11]~12_combout ;
wire \mem_control|Mult2~332 ;
wire \mem_control|Mult1~332 ;
wire \mem_control|Add2~45_sumout ;
wire \mem_control|address_bx[10]~11_combout ;
wire \mem_control|Mult2~331 ;
wire \mem_control|Mult1~331 ;
wire \mem_control|Add2~41_sumout ;
wire \mem_control|address_bx[9]~10_combout ;
wire \mem_control|Mult2~330 ;
wire \mem_control|Mult1~330 ;
wire \mem_control|Add2~37_sumout ;
wire \mem_control|address_bx[8]~9_combout ;
wire \mem_control|Mult2~329 ;
wire \mem_control|Add2~33_sumout ;
wire \mem_control|Mult1~329 ;
wire \mem_control|address_bx[7]~8_combout ;
wire \mem_control|Mult2~328 ;
wire \mem_control|Add2~29_sumout ;
wire \mem_control|Mult1~328 ;
wire \mem_control|address_bx[6]~7_combout ;
wire \mem_control|Mult2~327 ;
wire \mem_control|Mult2~326 ;
wire \mem_control|Mult1~327 ;
wire \mem_control|Add2~25_sumout ;
wire \mem_control|address_bx[5]~6_combout ;
wire \mem_control|Add2~21_sumout ;
wire \mem_control|Mult1~326 ;
wire \mem_control|address_bx[4]~5_combout ;
wire \mem_control|Mult2~325 ;
wire \mem_control|Mult1~325 ;
wire \mem_control|Add2~17_sumout ;
wire \mem_control|address_bx[3]~4_combout ;
wire \mem_control|Mult2~324 ;
wire \mem_control|Add2~13_sumout ;
wire \mem_control|Mult1~324 ;
wire \mem_control|address_bx[2]~3_combout ;
wire \mem_control|Mult2~323 ;
wire \mem_control|Mult1~323 ;
wire \mem_control|Add2~9_sumout ;
wire \mem_control|address_bx[1]~2_combout ;
wire \mem_control|Mult2~322 ;
wire \mem_control|Mult1~mac_resulta ;
wire \mem_control|Add2~5_sumout ;
wire \mem_control|address_bx[0]~1_combout ;
wire \mem_control|Mult2~mac_resulta ;
wire \mem_control|Add7~6 ;
wire \mem_control|Add7~10 ;
wire \mem_control|Add7~14 ;
wire \mem_control|Add7~18 ;
wire \mem_control|Add7~22 ;
wire \mem_control|Add7~26 ;
wire \mem_control|Add7~30 ;
wire \mem_control|Add7~34 ;
wire \mem_control|Add7~38 ;
wire \mem_control|Add7~42 ;
wire \mem_control|Add7~46 ;
wire \mem_control|Add7~50 ;
wire \mem_control|Add7~54 ;
wire \mem_control|Add7~1_sumout ;
wire \mem_control|address_by1[13]~0_combout ;
wire \~GND~combout ;
wire \mem_control|address_by[0]~1_combout ;
wire \mem_control|Add7~5_sumout ;
wire \mem_control|address_by1[0]~1_combout ;
wire \mem_control|Add7~9_sumout ;
wire \mem_control|address_by[1]~2_combout ;
wire \mem_control|address_by1[1]~2_combout ;
wire \mem_control|address_by[2]~3_combout ;
wire \mem_control|Add7~13_sumout ;
wire \mem_control|address_by1[2]~3_combout ;
wire \mem_control|address_by[3]~4_combout ;
wire \mem_control|Add7~17_sumout ;
wire \mem_control|address_by1[3]~4_combout ;
wire \mem_control|address_by[4]~5_combout ;
wire \mem_control|Add7~21_sumout ;
wire \mem_control|address_by1[4]~5_combout ;
wire \mem_control|address_by[5]~6_combout ;
wire \mem_control|Add7~25_sumout ;
wire \mem_control|address_by1[5]~6_combout ;
wire \mem_control|address_by[6]~7_combout ;
wire \mem_control|Add7~29_sumout ;
wire \mem_control|address_by1[6]~7_combout ;
wire \mem_control|Add7~33_sumout ;
wire \mem_control|address_by[7]~8_combout ;
wire \mem_control|address_by1[7]~8_combout ;
wire \mem_control|address_by[8]~9_combout ;
wire \mem_control|Add7~37_sumout ;
wire \mem_control|address_by1[8]~9_combout ;
wire \mem_control|Add7~41_sumout ;
wire \mem_control|address_by[9]~10_combout ;
wire \mem_control|address_by1[9]~10_combout ;
wire \mem_control|address_by[10]~11_combout ;
wire \mem_control|Add7~45_sumout ;
wire \mem_control|address_by1[10]~11_combout ;
wire \mem_control|address_by[11]~12_combout ;
wire \mem_control|Add7~49_sumout ;
wire \mem_control|address_by1[11]~12_combout ;
wire \mem_control|address_by[12]~13_combout ;
wire \mem_control|Add7~53_sumout ;
wire \mem_control|address_by1[12]~13_combout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire \coordinate|src_x[0]~_Duplicate_2_q ;
wire \coordinate|Add10~1_sumout ;
wire \coordinate|src_x[1]~_Duplicate_2_q ;
wire \coordinate|Add10~2 ;
wire \coordinate|Add10~5_sumout ;
wire \coordinate|src_x[2]~_Duplicate_2_q ;
wire \coordinate|Add10~6 ;
wire \coordinate|Add10~9_sumout ;
wire \coordinate|src_x[3]~_Duplicate_2_q ;
wire \coordinate|Add10~10 ;
wire \coordinate|Add10~13_sumout ;
wire \coordinate|src_x[4]~_Duplicate_2_q ;
wire \coordinate|Add10~14 ;
wire \coordinate|Add10~17_sumout ;
wire \coordinate|src_x[5]~_Duplicate_2_q ;
wire \coordinate|Add10~18 ;
wire \coordinate|Add10~21_sumout ;
wire \coordinate|src_x[6]~_Duplicate_2_q ;
wire \coordinate|Add10~22 ;
wire \coordinate|Add10~25_sumout ;
wire \coordinate|src_x[7]~_Duplicate_2_q ;
wire \coordinate|Add10~26 ;
wire \coordinate|Add10~29_sumout ;
wire \coordinate|src_x[8]~_Duplicate_2_q ;
wire \coordinate|Add10~30 ;
wire \coordinate|Add10~33_sumout ;
wire \coordinate|Add10~34 ;
wire \coordinate|Add10~37_sumout ;
wire \bilinear_unit|Mult4~8_resulta ;
wire \bilinear_unit|Mult4~9 ;
wire \bilinear_unit|Mult4~10 ;
wire \bilinear_unit|Mult4~11 ;
wire \bilinear_unit|Mult4~12 ;
wire \bilinear_unit|Mult4~13 ;
wire \bilinear_unit|Mult4~14 ;
wire \bilinear_unit|Mult4~15 ;
wire \bilinear_unit|Mult4~16 ;
wire \bilinear_unit|Mult4~17 ;
wire \bilinear_unit|Mult4~18 ;
wire \bilinear_unit|Mult4~19 ;
wire \bilinear_unit|Mult4~20 ;
wire \bilinear_unit|Mult4~21 ;
wire \bilinear_unit|Mult4~22 ;
wire \bilinear_unit|Mult4~23 ;
wire \bilinear_unit|Mult4~24 ;
wire \bilinear_unit|Mult4~25 ;
wire \bilinear_unit|Mult4~26 ;
wire \bilinear_unit|Mult4~27 ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire \bilinear_unit|Mult5~108 ;
wire \bilinear_unit|Mult5~109 ;
wire \bilinear_unit|Mult5~110 ;
wire \bilinear_unit|Mult5~111 ;
wire \bilinear_unit|Mult5~112 ;
wire \bilinear_unit|Mult5~113 ;
wire \bilinear_unit|Mult5~114 ;
wire \bilinear_unit|Mult5~115 ;
wire \bilinear_unit|Mult5~116 ;
wire \bilinear_unit|Mult5~117 ;
wire \bilinear_unit|Mult5~118 ;
wire \bilinear_unit|Mult5~119 ;
wire \bilinear_unit|Mult5~120 ;
wire \bilinear_unit|Mult5~121 ;
wire \bilinear_unit|Mult5~122 ;
wire \bilinear_unit|Mult5~123 ;
wire \bilinear_unit|Mult5~124 ;
wire \bilinear_unit|Mult5~125 ;
wire \bilinear_unit|Mult5~126 ;
wire \bilinear_unit|Mult5~127 ;
wire \bilinear_unit|Mult5~128 ;
wire \bilinear_unit|Mult5~129 ;
wire \bilinear_unit|Mult5~130 ;
wire \bilinear_unit|Mult5~131 ;
wire \bilinear_unit|Mult5~132 ;
wire \bilinear_unit|Mult5~133 ;
wire \bilinear_unit|Mult5~134 ;
wire \bilinear_unit|Mult5~135 ;
wire \bilinear_unit|Mult5~136 ;
wire \bilinear_unit|Mult5~137 ;
wire \bilinear_unit|Mult5~138 ;
wire \bilinear_unit|Mult5~139 ;
wire \bilinear_unit|Mult5~140 ;
wire \bilinear_unit|Mult5~141 ;
wire \bilinear_unit|Mult5~142 ;
wire \bilinear_unit|Mult5~143 ;
wire \bilinear_unit|Mult5~144 ;
wire \bilinear_unit|Mult5~145 ;
wire \bilinear_unit|Mult5~146 ;
wire \bilinear_unit|Mult5~147 ;
wire \bilinear_unit|Mult5~148 ;
wire \bilinear_unit|Mult5~149 ;
wire \bilinear_unit|Mult5~150 ;
wire \bilinear_unit|Mult5~151 ;
wire \bilinear_unit|Mult5~152 ;
wire \bilinear_unit|Mult5~153 ;
wire \bilinear_unit|Mult5~154 ;
wire \bilinear_unit|Mult5~155 ;
wire \bilinear_unit|Mult5~156 ;
wire \bilinear_unit|Mult5~157 ;
wire \bilinear_unit|Mult5~158 ;
wire \bilinear_unit|Mult5~159 ;
wire \bilinear_unit|Mult5~160 ;
wire \bilinear_unit|Mult5~161 ;
wire \bilinear_unit|Mult5~162 ;
wire \bilinear_unit|Mult5~163 ;
wire \bilinear_unit|Mult5~164 ;
wire \bilinear_unit|Mult5~165 ;
wire \bilinear_unit|Mult5~166 ;
wire \bilinear_unit|Mult5~167 ;
wire \bilinear_unit|Mult5~168 ;
wire \bilinear_unit|Mult5~169 ;
wire \bilinear_unit|Mult5~170 ;
wire \bilinear_unit|Mult5~171 ;
wire \coordinate|src_y[0]~_Duplicate_2_q ;
wire \coordinate|Add11~1_sumout ;
wire \coordinate|src_y[1]~_Duplicate_2_q ;
wire \coordinate|Add11~2 ;
wire \coordinate|Add11~5_sumout ;
wire \coordinate|src_y[2]~_Duplicate_2_q ;
wire \coordinate|Add11~6 ;
wire \coordinate|Add11~9_sumout ;
wire \coordinate|src_y[3]~_Duplicate_2_q ;
wire \coordinate|Add11~10 ;
wire \coordinate|Add11~13_sumout ;
wire \coordinate|src_y[4]~_Duplicate_2_q ;
wire \coordinate|Add11~14 ;
wire \coordinate|Add11~17_sumout ;
wire \coordinate|src_y[5]~_Duplicate_2_q ;
wire \coordinate|Add11~18 ;
wire \coordinate|Add11~21_sumout ;
wire \coordinate|src_y[6]~_Duplicate_2_q ;
wire \coordinate|Add11~22 ;
wire \coordinate|Add11~25_sumout ;
wire \coordinate|src_y[7]~_Duplicate_2_q ;
wire \coordinate|Add11~26 ;
wire \coordinate|Add11~29_sumout ;
wire \coordinate|src_y[8]~_Duplicate_2_q ;
wire \coordinate|Add11~30 ;
wire \coordinate|Add11~33_sumout ;
wire \coordinate|Add11~34 ;
wire \coordinate|Add11~37_sumout ;
wire \bilinear_unit|Mult2~8_resulta ;
wire \bilinear_unit|Mult2~9 ;
wire \bilinear_unit|Mult2~10 ;
wire \bilinear_unit|Mult2~11 ;
wire \bilinear_unit|Mult2~12 ;
wire \bilinear_unit|Mult2~13 ;
wire \bilinear_unit|Mult2~14 ;
wire \bilinear_unit|Mult2~15 ;
wire \bilinear_unit|Mult2~16 ;
wire \bilinear_unit|Mult2~17 ;
wire \bilinear_unit|Mult2~18 ;
wire \bilinear_unit|Mult2~19 ;
wire \bilinear_unit|Mult2~20 ;
wire \bilinear_unit|Mult2~21 ;
wire \bilinear_unit|Mult2~22 ;
wire \bilinear_unit|Mult2~23 ;
wire \bilinear_unit|Mult2~24 ;
wire \bilinear_unit|Mult2~25 ;
wire \bilinear_unit|Mult2~26 ;
wire \bilinear_unit|Mult2~27 ;
wire \mem_control|Add4~6 ;
wire \mem_control|Add4~10 ;
wire \mem_control|Add4~14 ;
wire \mem_control|Add4~18 ;
wire \mem_control|Add4~22 ;
wire \mem_control|Add4~26 ;
wire \mem_control|Add4~30 ;
wire \mem_control|Add4~34 ;
wire \mem_control|Add4~38 ;
wire \mem_control|Add4~42 ;
wire \mem_control|Add4~46 ;
wire \mem_control|Add4~50 ;
wire \mem_control|Add4~54 ;
wire \mem_control|Add4~1_sumout ;
wire \mem_control|address_bx1[13]~0_combout ;
wire \mem_control|Add4~5_sumout ;
wire \mem_control|address_bx1[0]~1_combout ;
wire \mem_control|Add4~9_sumout ;
wire \mem_control|address_bx1[1]~2_combout ;
wire \mem_control|Add4~13_sumout ;
wire \mem_control|address_bx1[2]~3_combout ;
wire \mem_control|Add4~17_sumout ;
wire \mem_control|address_bx1[3]~4_combout ;
wire \mem_control|Add4~21_sumout ;
wire \mem_control|address_bx1[4]~5_combout ;
wire \mem_control|Add4~25_sumout ;
wire \mem_control|address_bx1[5]~6_combout ;
wire \mem_control|Add4~29_sumout ;
wire \mem_control|address_bx1[6]~7_combout ;
wire \mem_control|Add4~33_sumout ;
wire \mem_control|address_bx1[7]~8_combout ;
wire \mem_control|Add4~37_sumout ;
wire \mem_control|address_bx1[8]~9_combout ;
wire \mem_control|Add4~41_sumout ;
wire \mem_control|address_bx1[9]~10_combout ;
wire \mem_control|Add4~45_sumout ;
wire \mem_control|address_bx1[10]~11_combout ;
wire \mem_control|Add4~49_sumout ;
wire \mem_control|address_bx1[11]~12_combout ;
wire \mem_control|Add4~53_sumout ;
wire \mem_control|address_bx1[12]~13_combout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire \bilinear_unit|Mult0~8_resulta ;
wire \bilinear_unit|Mult0~9 ;
wire \bilinear_unit|Mult0~10 ;
wire \bilinear_unit|Mult0~11 ;
wire \bilinear_unit|Mult0~12 ;
wire \bilinear_unit|Mult0~13 ;
wire \bilinear_unit|Mult0~14 ;
wire \bilinear_unit|Mult0~15 ;
wire \bilinear_unit|Mult0~16 ;
wire \bilinear_unit|Mult0~17 ;
wire \bilinear_unit|Mult0~18 ;
wire \bilinear_unit|Mult0~19 ;
wire \bilinear_unit|Mult0~20 ;
wire \bilinear_unit|Mult0~21 ;
wire \bilinear_unit|Mult0~22 ;
wire \bilinear_unit|Mult0~23 ;
wire \bilinear_unit|Mult0~24 ;
wire \bilinear_unit|Mult0~25 ;
wire \bilinear_unit|Mult0~26 ;
wire \bilinear_unit|Mult0~27 ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire \bilinear_unit|Mult1~108 ;
wire \bilinear_unit|Mult1~109 ;
wire \bilinear_unit|Mult1~110 ;
wire \bilinear_unit|Mult1~111 ;
wire \bilinear_unit|Mult1~112 ;
wire \bilinear_unit|Mult1~113 ;
wire \bilinear_unit|Mult1~114 ;
wire \bilinear_unit|Mult1~115 ;
wire \bilinear_unit|Mult1~116 ;
wire \bilinear_unit|Mult1~117 ;
wire \bilinear_unit|Mult1~118 ;
wire \bilinear_unit|Mult1~119 ;
wire \bilinear_unit|Mult1~120 ;
wire \bilinear_unit|Mult1~121 ;
wire \bilinear_unit|Mult1~122 ;
wire \bilinear_unit|Mult1~123 ;
wire \bilinear_unit|Mult1~124 ;
wire \bilinear_unit|Mult1~125 ;
wire \bilinear_unit|Mult1~126 ;
wire \bilinear_unit|Mult1~127 ;
wire \bilinear_unit|Mult1~128 ;
wire \bilinear_unit|Mult1~129 ;
wire \bilinear_unit|Mult1~130 ;
wire \bilinear_unit|Mult1~131 ;
wire \bilinear_unit|Mult1~132 ;
wire \bilinear_unit|Mult1~133 ;
wire \bilinear_unit|Mult1~134 ;
wire \bilinear_unit|Mult1~135 ;
wire \bilinear_unit|Mult1~136 ;
wire \bilinear_unit|Mult1~137 ;
wire \bilinear_unit|Mult1~138 ;
wire \bilinear_unit|Mult1~139 ;
wire \bilinear_unit|Mult1~140 ;
wire \bilinear_unit|Mult1~141 ;
wire \bilinear_unit|Mult1~142 ;
wire \bilinear_unit|Mult1~143 ;
wire \bilinear_unit|Mult1~144 ;
wire \bilinear_unit|Mult1~145 ;
wire \bilinear_unit|Mult1~146 ;
wire \bilinear_unit|Mult1~147 ;
wire \bilinear_unit|Mult1~148 ;
wire \bilinear_unit|Mult1~149 ;
wire \bilinear_unit|Mult1~150 ;
wire \bilinear_unit|Mult1~151 ;
wire \bilinear_unit|Mult1~152 ;
wire \bilinear_unit|Mult1~153 ;
wire \bilinear_unit|Mult1~154 ;
wire \bilinear_unit|Mult1~155 ;
wire \bilinear_unit|Mult1~156 ;
wire \bilinear_unit|Mult1~157 ;
wire \bilinear_unit|Mult1~158 ;
wire \bilinear_unit|Mult1~159 ;
wire \bilinear_unit|Mult1~160 ;
wire \bilinear_unit|Mult1~161 ;
wire \bilinear_unit|Mult1~162 ;
wire \bilinear_unit|Mult1~163 ;
wire \bilinear_unit|Mult1~164 ;
wire \bilinear_unit|Mult1~165 ;
wire \bilinear_unit|Mult1~166 ;
wire \bilinear_unit|Mult1~167 ;
wire \bilinear_unit|Mult1~168 ;
wire \bilinear_unit|Mult1~169 ;
wire \bilinear_unit|Mult1~170 ;
wire \bilinear_unit|Mult1~171 ;
wire \bilinear_unit|Add2~102_cout ;
wire \bilinear_unit|Add2~98_cout ;
wire \bilinear_unit|Add2~94_cout ;
wire \bilinear_unit|Add2~90_cout ;
wire \bilinear_unit|Add2~86_cout ;
wire \bilinear_unit|Add2~82_cout ;
wire \bilinear_unit|Add2~78_cout ;
wire \bilinear_unit|Add2~74_cout ;
wire \bilinear_unit|Add2~70_cout ;
wire \bilinear_unit|Add2~66_cout ;
wire \bilinear_unit|Add2~62_cout ;
wire \bilinear_unit|Add2~58_cout ;
wire \bilinear_unit|Add2~54_cout ;
wire \bilinear_unit|Add2~50_cout ;
wire \bilinear_unit|Add2~46_cout ;
wire \bilinear_unit|Add2~42_cout ;
wire \bilinear_unit|Add2~38_cout ;
wire \bilinear_unit|Add2~34_cout ;
wire \bilinear_unit|Add2~1_sumout ;
wire \bilinear_unit|Add2~2 ;
wire \bilinear_unit|Add2~5_sumout ;
wire \bilinear_unit|Add2~6 ;
wire \bilinear_unit|Add2~9_sumout ;
wire \bilinear_unit|Add2~10 ;
wire \bilinear_unit|Add2~13_sumout ;
wire \bilinear_unit|Add2~14 ;
wire \bilinear_unit|Add2~17_sumout ;
wire \bilinear_unit|Add2~18 ;
wire \bilinear_unit|Add2~21_sumout ;
wire \bilinear_unit|Add2~22 ;
wire \bilinear_unit|Add2~25_sumout ;
wire \bilinear_unit|Add2~26 ;
wire \bilinear_unit|Add2~29_sumout ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|address_reg_a ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|address_reg_a ;
wire [27:0] \bilinear_unit|data_1 ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|address_reg_a ;
wire [27:0] \bilinear_unit|data_aq ;
wire [1:0] \coordinate|cnt ;
wire [9:0] \coordinate|pos_y ;
wire [27:0] \bilinear_unit|data_3 ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|address_reg_a ;
wire [7:0] \bilinear_unit|data_o ;
wire [27:0] \bilinear_unit|data_a ;
wire [9:0] \coordinate|pos_x ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a ;
wire [27:0] \bilinear_unit|data_bq ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a ;
wire [27:0] \bilinear_unit|data_b ;

wire [63:0] \bilinear_unit|Mult3~mac_RESULTA_bus ;
wire [63:0] \bilinear_unit|Mult7~mac_RESULTA_bus ;
wire [63:0] \bilinear_unit|Mult2~8_RESULTA_bus ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [63:0] \bilinear_unit|Mult1~mac_RESULTA_bus ;
wire [63:0] \bilinear_unit|Mult1~mac_CHAINOUT_bus ;
wire [63:0] \bilinear_unit|Mult6~8_RESULTA_bus ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [63:0] \bilinear_unit|Mult5~mac_RESULTA_bus ;
wire [63:0] \bilinear_unit|Mult5~mac_CHAINOUT_bus ;
wire [63:0] \bilinear_unit|Mult0~8_RESULTA_bus ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [63:0] \mem_control|Mult1~mac_RESULTA_bus ;
wire [63:0] \mem_control|Mult2~mac_RESULTA_bus ;
wire [63:0] \bilinear_unit|Mult4~8_RESULTA_bus ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [63:0] \coordinate|Mult0~8_RESULTA_bus ;
wire [63:0] \mem_control|Mult0~mac_RESULTA_bus ;
wire [63:0] \coordinate|Mult1~8_RESULTA_bus ;

assign \bilinear_unit|data_aq [0] = \bilinear_unit|Mult3~mac_RESULTA_bus [0];
assign \bilinear_unit|data_aq [1] = \bilinear_unit|Mult3~mac_RESULTA_bus [1];
assign \bilinear_unit|data_aq [2] = \bilinear_unit|Mult3~mac_RESULTA_bus [2];
assign \bilinear_unit|data_aq [3] = \bilinear_unit|Mult3~mac_RESULTA_bus [3];
assign \bilinear_unit|data_aq [4] = \bilinear_unit|Mult3~mac_RESULTA_bus [4];
assign \bilinear_unit|data_aq [5] = \bilinear_unit|Mult3~mac_RESULTA_bus [5];
assign \bilinear_unit|data_aq [6] = \bilinear_unit|Mult3~mac_RESULTA_bus [6];
assign \bilinear_unit|data_aq [7] = \bilinear_unit|Mult3~mac_RESULTA_bus [7];
assign \bilinear_unit|data_aq [8] = \bilinear_unit|Mult3~mac_RESULTA_bus [8];
assign \bilinear_unit|data_aq [9] = \bilinear_unit|Mult3~mac_RESULTA_bus [9];
assign \bilinear_unit|data_aq [10] = \bilinear_unit|Mult3~mac_RESULTA_bus [10];
assign \bilinear_unit|data_aq [11] = \bilinear_unit|Mult3~mac_RESULTA_bus [11];
assign \bilinear_unit|data_aq [12] = \bilinear_unit|Mult3~mac_RESULTA_bus [12];
assign \bilinear_unit|data_aq [13] = \bilinear_unit|Mult3~mac_RESULTA_bus [13];
assign \bilinear_unit|data_aq [14] = \bilinear_unit|Mult3~mac_RESULTA_bus [14];
assign \bilinear_unit|data_aq [15] = \bilinear_unit|Mult3~mac_RESULTA_bus [15];
assign \bilinear_unit|data_aq [16] = \bilinear_unit|Mult3~mac_RESULTA_bus [16];
assign \bilinear_unit|data_aq [17] = \bilinear_unit|Mult3~mac_RESULTA_bus [17];
assign \bilinear_unit|data_aq [18] = \bilinear_unit|Mult3~mac_RESULTA_bus [18];
assign \bilinear_unit|data_aq [19] = \bilinear_unit|Mult3~mac_RESULTA_bus [19];
assign \bilinear_unit|data_aq [20] = \bilinear_unit|Mult3~mac_RESULTA_bus [20];
assign \bilinear_unit|data_aq [21] = \bilinear_unit|Mult3~mac_RESULTA_bus [21];
assign \bilinear_unit|data_aq [22] = \bilinear_unit|Mult3~mac_RESULTA_bus [22];
assign \bilinear_unit|data_aq [23] = \bilinear_unit|Mult3~mac_RESULTA_bus [23];
assign \bilinear_unit|data_aq [24] = \bilinear_unit|Mult3~mac_RESULTA_bus [24];
assign \bilinear_unit|data_aq [25] = \bilinear_unit|Mult3~mac_RESULTA_bus [25];
assign \bilinear_unit|data_a [26] = \bilinear_unit|Mult3~mac_RESULTA_bus [26];
assign \bilinear_unit|data_a [27] = \bilinear_unit|Mult3~mac_RESULTA_bus [27];
assign \bilinear_unit|Mult3~8  = \bilinear_unit|Mult3~mac_RESULTA_bus [28];
assign \bilinear_unit|Mult3~9  = \bilinear_unit|Mult3~mac_RESULTA_bus [29];
assign \bilinear_unit|Mult3~10  = \bilinear_unit|Mult3~mac_RESULTA_bus [30];
assign \bilinear_unit|Mult3~11  = \bilinear_unit|Mult3~mac_RESULTA_bus [31];
assign \bilinear_unit|Mult3~12  = \bilinear_unit|Mult3~mac_RESULTA_bus [32];
assign \bilinear_unit|Mult3~13  = \bilinear_unit|Mult3~mac_RESULTA_bus [33];
assign \bilinear_unit|Mult3~14  = \bilinear_unit|Mult3~mac_RESULTA_bus [34];
assign \bilinear_unit|Mult3~15  = \bilinear_unit|Mult3~mac_RESULTA_bus [35];
assign \bilinear_unit|Mult3~16  = \bilinear_unit|Mult3~mac_RESULTA_bus [36];
assign \bilinear_unit|Mult3~17  = \bilinear_unit|Mult3~mac_RESULTA_bus [37];
assign \bilinear_unit|Mult3~18  = \bilinear_unit|Mult3~mac_RESULTA_bus [38];
assign \bilinear_unit|Mult3~19  = \bilinear_unit|Mult3~mac_RESULTA_bus [39];
assign \bilinear_unit|Mult3~20  = \bilinear_unit|Mult3~mac_RESULTA_bus [40];
assign \bilinear_unit|Mult3~21  = \bilinear_unit|Mult3~mac_RESULTA_bus [41];
assign \bilinear_unit|Mult3~22  = \bilinear_unit|Mult3~mac_RESULTA_bus [42];
assign \bilinear_unit|Mult3~23  = \bilinear_unit|Mult3~mac_RESULTA_bus [43];
assign \bilinear_unit|Mult3~24  = \bilinear_unit|Mult3~mac_RESULTA_bus [44];
assign \bilinear_unit|Mult3~25  = \bilinear_unit|Mult3~mac_RESULTA_bus [45];
assign \bilinear_unit|Mult3~26  = \bilinear_unit|Mult3~mac_RESULTA_bus [46];
assign \bilinear_unit|Mult3~27  = \bilinear_unit|Mult3~mac_RESULTA_bus [47];
assign \bilinear_unit|Mult3~28  = \bilinear_unit|Mult3~mac_RESULTA_bus [48];
assign \bilinear_unit|Mult3~29  = \bilinear_unit|Mult3~mac_RESULTA_bus [49];
assign \bilinear_unit|Mult3~30  = \bilinear_unit|Mult3~mac_RESULTA_bus [50];
assign \bilinear_unit|Mult3~31  = \bilinear_unit|Mult3~mac_RESULTA_bus [51];
assign \bilinear_unit|Mult3~32  = \bilinear_unit|Mult3~mac_RESULTA_bus [52];
assign \bilinear_unit|Mult3~33  = \bilinear_unit|Mult3~mac_RESULTA_bus [53];
assign \bilinear_unit|Mult3~34  = \bilinear_unit|Mult3~mac_RESULTA_bus [54];
assign \bilinear_unit|Mult3~35  = \bilinear_unit|Mult3~mac_RESULTA_bus [55];
assign \bilinear_unit|Mult3~36  = \bilinear_unit|Mult3~mac_RESULTA_bus [56];
assign \bilinear_unit|Mult3~37  = \bilinear_unit|Mult3~mac_RESULTA_bus [57];
assign \bilinear_unit|Mult3~38  = \bilinear_unit|Mult3~mac_RESULTA_bus [58];
assign \bilinear_unit|Mult3~39  = \bilinear_unit|Mult3~mac_RESULTA_bus [59];
assign \bilinear_unit|Mult3~40  = \bilinear_unit|Mult3~mac_RESULTA_bus [60];
assign \bilinear_unit|Mult3~41  = \bilinear_unit|Mult3~mac_RESULTA_bus [61];
assign \bilinear_unit|Mult3~42  = \bilinear_unit|Mult3~mac_RESULTA_bus [62];
assign \bilinear_unit|Mult3~43  = \bilinear_unit|Mult3~mac_RESULTA_bus [63];

assign \bilinear_unit|data_bq [0] = \bilinear_unit|Mult7~mac_RESULTA_bus [0];
assign \bilinear_unit|data_bq [1] = \bilinear_unit|Mult7~mac_RESULTA_bus [1];
assign \bilinear_unit|data_bq [2] = \bilinear_unit|Mult7~mac_RESULTA_bus [2];
assign \bilinear_unit|data_bq [3] = \bilinear_unit|Mult7~mac_RESULTA_bus [3];
assign \bilinear_unit|data_bq [4] = \bilinear_unit|Mult7~mac_RESULTA_bus [4];
assign \bilinear_unit|data_bq [5] = \bilinear_unit|Mult7~mac_RESULTA_bus [5];
assign \bilinear_unit|data_bq [6] = \bilinear_unit|Mult7~mac_RESULTA_bus [6];
assign \bilinear_unit|data_bq [7] = \bilinear_unit|Mult7~mac_RESULTA_bus [7];
assign \bilinear_unit|data_bq [8] = \bilinear_unit|Mult7~mac_RESULTA_bus [8];
assign \bilinear_unit|data_bq [9] = \bilinear_unit|Mult7~mac_RESULTA_bus [9];
assign \bilinear_unit|data_bq [10] = \bilinear_unit|Mult7~mac_RESULTA_bus [10];
assign \bilinear_unit|data_bq [11] = \bilinear_unit|Mult7~mac_RESULTA_bus [11];
assign \bilinear_unit|data_bq [12] = \bilinear_unit|Mult7~mac_RESULTA_bus [12];
assign \bilinear_unit|data_bq [13] = \bilinear_unit|Mult7~mac_RESULTA_bus [13];
assign \bilinear_unit|data_bq [14] = \bilinear_unit|Mult7~mac_RESULTA_bus [14];
assign \bilinear_unit|data_bq [15] = \bilinear_unit|Mult7~mac_RESULTA_bus [15];
assign \bilinear_unit|data_bq [16] = \bilinear_unit|Mult7~mac_RESULTA_bus [16];
assign \bilinear_unit|data_bq [17] = \bilinear_unit|Mult7~mac_RESULTA_bus [17];
assign \bilinear_unit|data_bq [18] = \bilinear_unit|Mult7~mac_RESULTA_bus [18];
assign \bilinear_unit|data_bq [19] = \bilinear_unit|Mult7~mac_RESULTA_bus [19];
assign \bilinear_unit|data_bq [20] = \bilinear_unit|Mult7~mac_RESULTA_bus [20];
assign \bilinear_unit|data_bq [21] = \bilinear_unit|Mult7~mac_RESULTA_bus [21];
assign \bilinear_unit|data_bq [22] = \bilinear_unit|Mult7~mac_RESULTA_bus [22];
assign \bilinear_unit|data_bq [23] = \bilinear_unit|Mult7~mac_RESULTA_bus [23];
assign \bilinear_unit|data_bq [24] = \bilinear_unit|Mult7~mac_RESULTA_bus [24];
assign \bilinear_unit|data_bq [25] = \bilinear_unit|Mult7~mac_RESULTA_bus [25];
assign \bilinear_unit|data_b [26] = \bilinear_unit|Mult7~mac_RESULTA_bus [26];
assign \bilinear_unit|data_b [27] = \bilinear_unit|Mult7~mac_RESULTA_bus [27];
assign \bilinear_unit|Mult7~8  = \bilinear_unit|Mult7~mac_RESULTA_bus [28];
assign \bilinear_unit|Mult7~9  = \bilinear_unit|Mult7~mac_RESULTA_bus [29];
assign \bilinear_unit|Mult7~10  = \bilinear_unit|Mult7~mac_RESULTA_bus [30];
assign \bilinear_unit|Mult7~11  = \bilinear_unit|Mult7~mac_RESULTA_bus [31];
assign \bilinear_unit|Mult7~12  = \bilinear_unit|Mult7~mac_RESULTA_bus [32];
assign \bilinear_unit|Mult7~13  = \bilinear_unit|Mult7~mac_RESULTA_bus [33];
assign \bilinear_unit|Mult7~14  = \bilinear_unit|Mult7~mac_RESULTA_bus [34];
assign \bilinear_unit|Mult7~15  = \bilinear_unit|Mult7~mac_RESULTA_bus [35];
assign \bilinear_unit|Mult7~16  = \bilinear_unit|Mult7~mac_RESULTA_bus [36];
assign \bilinear_unit|Mult7~17  = \bilinear_unit|Mult7~mac_RESULTA_bus [37];
assign \bilinear_unit|Mult7~18  = \bilinear_unit|Mult7~mac_RESULTA_bus [38];
assign \bilinear_unit|Mult7~19  = \bilinear_unit|Mult7~mac_RESULTA_bus [39];
assign \bilinear_unit|Mult7~20  = \bilinear_unit|Mult7~mac_RESULTA_bus [40];
assign \bilinear_unit|Mult7~21  = \bilinear_unit|Mult7~mac_RESULTA_bus [41];
assign \bilinear_unit|Mult7~22  = \bilinear_unit|Mult7~mac_RESULTA_bus [42];
assign \bilinear_unit|Mult7~23  = \bilinear_unit|Mult7~mac_RESULTA_bus [43];
assign \bilinear_unit|Mult7~24  = \bilinear_unit|Mult7~mac_RESULTA_bus [44];
assign \bilinear_unit|Mult7~25  = \bilinear_unit|Mult7~mac_RESULTA_bus [45];
assign \bilinear_unit|Mult7~26  = \bilinear_unit|Mult7~mac_RESULTA_bus [46];
assign \bilinear_unit|Mult7~27  = \bilinear_unit|Mult7~mac_RESULTA_bus [47];
assign \bilinear_unit|Mult7~28  = \bilinear_unit|Mult7~mac_RESULTA_bus [48];
assign \bilinear_unit|Mult7~29  = \bilinear_unit|Mult7~mac_RESULTA_bus [49];
assign \bilinear_unit|Mult7~30  = \bilinear_unit|Mult7~mac_RESULTA_bus [50];
assign \bilinear_unit|Mult7~31  = \bilinear_unit|Mult7~mac_RESULTA_bus [51];
assign \bilinear_unit|Mult7~32  = \bilinear_unit|Mult7~mac_RESULTA_bus [52];
assign \bilinear_unit|Mult7~33  = \bilinear_unit|Mult7~mac_RESULTA_bus [53];
assign \bilinear_unit|Mult7~34  = \bilinear_unit|Mult7~mac_RESULTA_bus [54];
assign \bilinear_unit|Mult7~35  = \bilinear_unit|Mult7~mac_RESULTA_bus [55];
assign \bilinear_unit|Mult7~36  = \bilinear_unit|Mult7~mac_RESULTA_bus [56];
assign \bilinear_unit|Mult7~37  = \bilinear_unit|Mult7~mac_RESULTA_bus [57];
assign \bilinear_unit|Mult7~38  = \bilinear_unit|Mult7~mac_RESULTA_bus [58];
assign \bilinear_unit|Mult7~39  = \bilinear_unit|Mult7~mac_RESULTA_bus [59];
assign \bilinear_unit|Mult7~40  = \bilinear_unit|Mult7~mac_RESULTA_bus [60];
assign \bilinear_unit|Mult7~41  = \bilinear_unit|Mult7~mac_RESULTA_bus [61];
assign \bilinear_unit|Mult7~42  = \bilinear_unit|Mult7~mac_RESULTA_bus [62];
assign \bilinear_unit|Mult7~43  = \bilinear_unit|Mult7~mac_RESULTA_bus [63];

assign \bilinear_unit|Mult2~8_resulta  = \bilinear_unit|Mult2~8_RESULTA_bus [0];
assign \bilinear_unit|Mult2~9  = \bilinear_unit|Mult2~8_RESULTA_bus [1];
assign \bilinear_unit|Mult2~10  = \bilinear_unit|Mult2~8_RESULTA_bus [2];
assign \bilinear_unit|Mult2~11  = \bilinear_unit|Mult2~8_RESULTA_bus [3];
assign \bilinear_unit|Mult2~12  = \bilinear_unit|Mult2~8_RESULTA_bus [4];
assign \bilinear_unit|Mult2~13  = \bilinear_unit|Mult2~8_RESULTA_bus [5];
assign \bilinear_unit|Mult2~14  = \bilinear_unit|Mult2~8_RESULTA_bus [6];
assign \bilinear_unit|Mult2~15  = \bilinear_unit|Mult2~8_RESULTA_bus [7];
assign \bilinear_unit|Mult2~16  = \bilinear_unit|Mult2~8_RESULTA_bus [8];
assign \bilinear_unit|Mult2~17  = \bilinear_unit|Mult2~8_RESULTA_bus [9];
assign \bilinear_unit|Mult2~18  = \bilinear_unit|Mult2~8_RESULTA_bus [10];
assign \bilinear_unit|Mult2~19  = \bilinear_unit|Mult2~8_RESULTA_bus [11];
assign \bilinear_unit|Mult2~20  = \bilinear_unit|Mult2~8_RESULTA_bus [12];
assign \bilinear_unit|Mult2~21  = \bilinear_unit|Mult2~8_RESULTA_bus [13];
assign \bilinear_unit|Mult2~22  = \bilinear_unit|Mult2~8_RESULTA_bus [14];
assign \bilinear_unit|Mult2~23  = \bilinear_unit|Mult2~8_RESULTA_bus [15];
assign \bilinear_unit|Mult2~24  = \bilinear_unit|Mult2~8_RESULTA_bus [16];
assign \bilinear_unit|Mult2~25  = \bilinear_unit|Mult2~8_RESULTA_bus [17];
assign \bilinear_unit|Mult2~26  = \bilinear_unit|Mult2~8_RESULTA_bus [18];
assign \bilinear_unit|Mult2~27  = \bilinear_unit|Mult2~8_RESULTA_bus [19];
assign \bilinear_unit|Mult2~28  = \bilinear_unit|Mult2~8_RESULTA_bus [20];
assign \bilinear_unit|Mult2~29  = \bilinear_unit|Mult2~8_RESULTA_bus [21];
assign \bilinear_unit|Mult2~30  = \bilinear_unit|Mult2~8_RESULTA_bus [22];
assign \bilinear_unit|Mult2~31  = \bilinear_unit|Mult2~8_RESULTA_bus [23];
assign \bilinear_unit|Mult2~32  = \bilinear_unit|Mult2~8_RESULTA_bus [24];
assign \bilinear_unit|Mult2~33  = \bilinear_unit|Mult2~8_RESULTA_bus [25];
assign \bilinear_unit|Mult2~34  = \bilinear_unit|Mult2~8_RESULTA_bus [26];
assign \bilinear_unit|Mult2~35  = \bilinear_unit|Mult2~8_RESULTA_bus [27];
assign \bilinear_unit|Mult2~36  = \bilinear_unit|Mult2~8_RESULTA_bus [28];
assign \bilinear_unit|Mult2~37  = \bilinear_unit|Mult2~8_RESULTA_bus [29];
assign \bilinear_unit|Mult2~38  = \bilinear_unit|Mult2~8_RESULTA_bus [30];
assign \bilinear_unit|Mult2~39  = \bilinear_unit|Mult2~8_RESULTA_bus [31];
assign \bilinear_unit|Mult2~40  = \bilinear_unit|Mult2~8_RESULTA_bus [32];
assign \bilinear_unit|Mult2~41  = \bilinear_unit|Mult2~8_RESULTA_bus [33];
assign \bilinear_unit|Mult2~42  = \bilinear_unit|Mult2~8_RESULTA_bus [34];
assign \bilinear_unit|Mult2~43  = \bilinear_unit|Mult2~8_RESULTA_bus [35];
assign \bilinear_unit|Mult2~44  = \bilinear_unit|Mult2~8_RESULTA_bus [36];
assign \bilinear_unit|Mult2~45  = \bilinear_unit|Mult2~8_RESULTA_bus [37];
assign \bilinear_unit|Mult2~46  = \bilinear_unit|Mult2~8_RESULTA_bus [38];
assign \bilinear_unit|Mult2~47  = \bilinear_unit|Mult2~8_RESULTA_bus [39];
assign \bilinear_unit|Mult2~48  = \bilinear_unit|Mult2~8_RESULTA_bus [40];
assign \bilinear_unit|Mult2~49  = \bilinear_unit|Mult2~8_RESULTA_bus [41];
assign \bilinear_unit|Mult2~50  = \bilinear_unit|Mult2~8_RESULTA_bus [42];
assign \bilinear_unit|Mult2~51  = \bilinear_unit|Mult2~8_RESULTA_bus [43];
assign \bilinear_unit|Mult2~52  = \bilinear_unit|Mult2~8_RESULTA_bus [44];
assign \bilinear_unit|Mult2~53  = \bilinear_unit|Mult2~8_RESULTA_bus [45];
assign \bilinear_unit|Mult2~54  = \bilinear_unit|Mult2~8_RESULTA_bus [46];
assign \bilinear_unit|Mult2~55  = \bilinear_unit|Mult2~8_RESULTA_bus [47];
assign \bilinear_unit|Mult2~56  = \bilinear_unit|Mult2~8_RESULTA_bus [48];
assign \bilinear_unit|Mult2~57  = \bilinear_unit|Mult2~8_RESULTA_bus [49];
assign \bilinear_unit|Mult2~58  = \bilinear_unit|Mult2~8_RESULTA_bus [50];
assign \bilinear_unit|Mult2~59  = \bilinear_unit|Mult2~8_RESULTA_bus [51];
assign \bilinear_unit|Mult2~60  = \bilinear_unit|Mult2~8_RESULTA_bus [52];
assign \bilinear_unit|Mult2~61  = \bilinear_unit|Mult2~8_RESULTA_bus [53];
assign \bilinear_unit|Mult2~62  = \bilinear_unit|Mult2~8_RESULTA_bus [54];
assign \bilinear_unit|Mult2~63  = \bilinear_unit|Mult2~8_RESULTA_bus [55];
assign \bilinear_unit|Mult2~64  = \bilinear_unit|Mult2~8_RESULTA_bus [56];
assign \bilinear_unit|Mult2~65  = \bilinear_unit|Mult2~8_RESULTA_bus [57];
assign \bilinear_unit|Mult2~66  = \bilinear_unit|Mult2~8_RESULTA_bus [58];
assign \bilinear_unit|Mult2~67  = \bilinear_unit|Mult2~8_RESULTA_bus [59];
assign \bilinear_unit|Mult2~68  = \bilinear_unit|Mult2~8_RESULTA_bus [60];
assign \bilinear_unit|Mult2~69  = \bilinear_unit|Mult2~8_RESULTA_bus [61];
assign \bilinear_unit|Mult2~70  = \bilinear_unit|Mult2~8_RESULTA_bus [62];
assign \bilinear_unit|Mult2~71  = \bilinear_unit|Mult2~8_RESULTA_bus [63];

assign \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \bilinear_unit|data_1 [0] = \bilinear_unit|Mult1~mac_RESULTA_bus [0];
assign \bilinear_unit|data_1 [1] = \bilinear_unit|Mult1~mac_RESULTA_bus [1];
assign \bilinear_unit|data_1 [2] = \bilinear_unit|Mult1~mac_RESULTA_bus [2];
assign \bilinear_unit|data_1 [3] = \bilinear_unit|Mult1~mac_RESULTA_bus [3];
assign \bilinear_unit|data_1 [4] = \bilinear_unit|Mult1~mac_RESULTA_bus [4];
assign \bilinear_unit|data_1 [5] = \bilinear_unit|Mult1~mac_RESULTA_bus [5];
assign \bilinear_unit|data_1 [6] = \bilinear_unit|Mult1~mac_RESULTA_bus [6];
assign \bilinear_unit|data_1 [7] = \bilinear_unit|Mult1~mac_RESULTA_bus [7];
assign \bilinear_unit|data_1 [8] = \bilinear_unit|Mult1~mac_RESULTA_bus [8];
assign \bilinear_unit|data_1 [9] = \bilinear_unit|Mult1~mac_RESULTA_bus [9];
assign \bilinear_unit|data_1 [10] = \bilinear_unit|Mult1~mac_RESULTA_bus [10];
assign \bilinear_unit|data_1 [11] = \bilinear_unit|Mult1~mac_RESULTA_bus [11];
assign \bilinear_unit|data_1 [12] = \bilinear_unit|Mult1~mac_RESULTA_bus [12];
assign \bilinear_unit|data_1 [13] = \bilinear_unit|Mult1~mac_RESULTA_bus [13];
assign \bilinear_unit|data_1 [14] = \bilinear_unit|Mult1~mac_RESULTA_bus [14];
assign \bilinear_unit|data_1 [15] = \bilinear_unit|Mult1~mac_RESULTA_bus [15];
assign \bilinear_unit|data_1 [16] = \bilinear_unit|Mult1~mac_RESULTA_bus [16];
assign \bilinear_unit|data_1 [17] = \bilinear_unit|Mult1~mac_RESULTA_bus [17];
assign \bilinear_unit|data_1 [18] = \bilinear_unit|Mult1~mac_RESULTA_bus [18];
assign \bilinear_unit|data_1 [19] = \bilinear_unit|Mult1~mac_RESULTA_bus [19];
assign \bilinear_unit|data_1 [20] = \bilinear_unit|Mult1~mac_RESULTA_bus [20];
assign \bilinear_unit|data_1 [21] = \bilinear_unit|Mult1~mac_RESULTA_bus [21];
assign \bilinear_unit|data_1 [22] = \bilinear_unit|Mult1~mac_RESULTA_bus [22];
assign \bilinear_unit|data_1 [23] = \bilinear_unit|Mult1~mac_RESULTA_bus [23];
assign \bilinear_unit|data_1 [24] = \bilinear_unit|Mult1~mac_RESULTA_bus [24];
assign \bilinear_unit|data_1 [25] = \bilinear_unit|Mult1~mac_RESULTA_bus [25];
assign \bilinear_unit|data_1 [26] = \bilinear_unit|Mult1~mac_RESULTA_bus [26];
assign \bilinear_unit|data_1 [27] = \bilinear_unit|Mult1~mac_RESULTA_bus [27];
assign \bilinear_unit|Mult1~8  = \bilinear_unit|Mult1~mac_RESULTA_bus [28];
assign \bilinear_unit|Mult1~9  = \bilinear_unit|Mult1~mac_RESULTA_bus [29];
assign \bilinear_unit|Mult1~10  = \bilinear_unit|Mult1~mac_RESULTA_bus [30];
assign \bilinear_unit|Mult1~11  = \bilinear_unit|Mult1~mac_RESULTA_bus [31];
assign \bilinear_unit|Mult1~12  = \bilinear_unit|Mult1~mac_RESULTA_bus [32];
assign \bilinear_unit|Mult1~13  = \bilinear_unit|Mult1~mac_RESULTA_bus [33];
assign \bilinear_unit|Mult1~14  = \bilinear_unit|Mult1~mac_RESULTA_bus [34];
assign \bilinear_unit|Mult1~15  = \bilinear_unit|Mult1~mac_RESULTA_bus [35];
assign \bilinear_unit|Mult1~16  = \bilinear_unit|Mult1~mac_RESULTA_bus [36];
assign \bilinear_unit|Mult1~17  = \bilinear_unit|Mult1~mac_RESULTA_bus [37];
assign \bilinear_unit|Mult1~18  = \bilinear_unit|Mult1~mac_RESULTA_bus [38];
assign \bilinear_unit|Mult1~19  = \bilinear_unit|Mult1~mac_RESULTA_bus [39];
assign \bilinear_unit|Mult1~20  = \bilinear_unit|Mult1~mac_RESULTA_bus [40];
assign \bilinear_unit|Mult1~21  = \bilinear_unit|Mult1~mac_RESULTA_bus [41];
assign \bilinear_unit|Mult1~22  = \bilinear_unit|Mult1~mac_RESULTA_bus [42];
assign \bilinear_unit|Mult1~23  = \bilinear_unit|Mult1~mac_RESULTA_bus [43];
assign \bilinear_unit|Mult1~24  = \bilinear_unit|Mult1~mac_RESULTA_bus [44];
assign \bilinear_unit|Mult1~25  = \bilinear_unit|Mult1~mac_RESULTA_bus [45];
assign \bilinear_unit|Mult1~26  = \bilinear_unit|Mult1~mac_RESULTA_bus [46];
assign \bilinear_unit|Mult1~27  = \bilinear_unit|Mult1~mac_RESULTA_bus [47];
assign \bilinear_unit|Mult1~28  = \bilinear_unit|Mult1~mac_RESULTA_bus [48];
assign \bilinear_unit|Mult1~29  = \bilinear_unit|Mult1~mac_RESULTA_bus [49];
assign \bilinear_unit|Mult1~30  = \bilinear_unit|Mult1~mac_RESULTA_bus [50];
assign \bilinear_unit|Mult1~31  = \bilinear_unit|Mult1~mac_RESULTA_bus [51];
assign \bilinear_unit|Mult1~32  = \bilinear_unit|Mult1~mac_RESULTA_bus [52];
assign \bilinear_unit|Mult1~33  = \bilinear_unit|Mult1~mac_RESULTA_bus [53];
assign \bilinear_unit|Mult1~34  = \bilinear_unit|Mult1~mac_RESULTA_bus [54];
assign \bilinear_unit|Mult1~35  = \bilinear_unit|Mult1~mac_RESULTA_bus [55];
assign \bilinear_unit|Mult1~36  = \bilinear_unit|Mult1~mac_RESULTA_bus [56];
assign \bilinear_unit|Mult1~37  = \bilinear_unit|Mult1~mac_RESULTA_bus [57];
assign \bilinear_unit|Mult1~38  = \bilinear_unit|Mult1~mac_RESULTA_bus [58];
assign \bilinear_unit|Mult1~39  = \bilinear_unit|Mult1~mac_RESULTA_bus [59];
assign \bilinear_unit|Mult1~40  = \bilinear_unit|Mult1~mac_RESULTA_bus [60];
assign \bilinear_unit|Mult1~41  = \bilinear_unit|Mult1~mac_RESULTA_bus [61];
assign \bilinear_unit|Mult1~42  = \bilinear_unit|Mult1~mac_RESULTA_bus [62];
assign \bilinear_unit|Mult1~43  = \bilinear_unit|Mult1~mac_RESULTA_bus [63];

assign \bilinear_unit|Mult1~108  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [0];
assign \bilinear_unit|Mult1~109  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [1];
assign \bilinear_unit|Mult1~110  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [2];
assign \bilinear_unit|Mult1~111  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [3];
assign \bilinear_unit|Mult1~112  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [4];
assign \bilinear_unit|Mult1~113  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [5];
assign \bilinear_unit|Mult1~114  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [6];
assign \bilinear_unit|Mult1~115  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [7];
assign \bilinear_unit|Mult1~116  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [8];
assign \bilinear_unit|Mult1~117  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [9];
assign \bilinear_unit|Mult1~118  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [10];
assign \bilinear_unit|Mult1~119  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [11];
assign \bilinear_unit|Mult1~120  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [12];
assign \bilinear_unit|Mult1~121  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [13];
assign \bilinear_unit|Mult1~122  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [14];
assign \bilinear_unit|Mult1~123  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [15];
assign \bilinear_unit|Mult1~124  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [16];
assign \bilinear_unit|Mult1~125  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [17];
assign \bilinear_unit|Mult1~126  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [18];
assign \bilinear_unit|Mult1~127  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [19];
assign \bilinear_unit|Mult1~128  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [20];
assign \bilinear_unit|Mult1~129  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [21];
assign \bilinear_unit|Mult1~130  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [22];
assign \bilinear_unit|Mult1~131  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [23];
assign \bilinear_unit|Mult1~132  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [24];
assign \bilinear_unit|Mult1~133  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [25];
assign \bilinear_unit|Mult1~134  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [26];
assign \bilinear_unit|Mult1~135  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [27];
assign \bilinear_unit|Mult1~136  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [28];
assign \bilinear_unit|Mult1~137  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [29];
assign \bilinear_unit|Mult1~138  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [30];
assign \bilinear_unit|Mult1~139  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [31];
assign \bilinear_unit|Mult1~140  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [32];
assign \bilinear_unit|Mult1~141  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [33];
assign \bilinear_unit|Mult1~142  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [34];
assign \bilinear_unit|Mult1~143  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [35];
assign \bilinear_unit|Mult1~144  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [36];
assign \bilinear_unit|Mult1~145  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [37];
assign \bilinear_unit|Mult1~146  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [38];
assign \bilinear_unit|Mult1~147  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [39];
assign \bilinear_unit|Mult1~148  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [40];
assign \bilinear_unit|Mult1~149  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [41];
assign \bilinear_unit|Mult1~150  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [42];
assign \bilinear_unit|Mult1~151  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [43];
assign \bilinear_unit|Mult1~152  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [44];
assign \bilinear_unit|Mult1~153  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [45];
assign \bilinear_unit|Mult1~154  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [46];
assign \bilinear_unit|Mult1~155  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [47];
assign \bilinear_unit|Mult1~156  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [48];
assign \bilinear_unit|Mult1~157  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [49];
assign \bilinear_unit|Mult1~158  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [50];
assign \bilinear_unit|Mult1~159  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [51];
assign \bilinear_unit|Mult1~160  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [52];
assign \bilinear_unit|Mult1~161  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [53];
assign \bilinear_unit|Mult1~162  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [54];
assign \bilinear_unit|Mult1~163  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [55];
assign \bilinear_unit|Mult1~164  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [56];
assign \bilinear_unit|Mult1~165  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [57];
assign \bilinear_unit|Mult1~166  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [58];
assign \bilinear_unit|Mult1~167  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [59];
assign \bilinear_unit|Mult1~168  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [60];
assign \bilinear_unit|Mult1~169  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [61];
assign \bilinear_unit|Mult1~170  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [62];
assign \bilinear_unit|Mult1~171  = \bilinear_unit|Mult1~mac_CHAINOUT_bus [63];

assign \bilinear_unit|Mult6~8_resulta  = \bilinear_unit|Mult6~8_RESULTA_bus [0];
assign \bilinear_unit|Mult6~9  = \bilinear_unit|Mult6~8_RESULTA_bus [1];
assign \bilinear_unit|Mult6~10  = \bilinear_unit|Mult6~8_RESULTA_bus [2];
assign \bilinear_unit|Mult6~11  = \bilinear_unit|Mult6~8_RESULTA_bus [3];
assign \bilinear_unit|Mult6~12  = \bilinear_unit|Mult6~8_RESULTA_bus [4];
assign \bilinear_unit|Mult6~13  = \bilinear_unit|Mult6~8_RESULTA_bus [5];
assign \bilinear_unit|Mult6~14  = \bilinear_unit|Mult6~8_RESULTA_bus [6];
assign \bilinear_unit|Mult6~15  = \bilinear_unit|Mult6~8_RESULTA_bus [7];
assign \bilinear_unit|Mult6~16  = \bilinear_unit|Mult6~8_RESULTA_bus [8];
assign \bilinear_unit|Mult6~17  = \bilinear_unit|Mult6~8_RESULTA_bus [9];
assign \bilinear_unit|Mult6~18  = \bilinear_unit|Mult6~8_RESULTA_bus [10];
assign \bilinear_unit|Mult6~19  = \bilinear_unit|Mult6~8_RESULTA_bus [11];
assign \bilinear_unit|Mult6~20  = \bilinear_unit|Mult6~8_RESULTA_bus [12];
assign \bilinear_unit|Mult6~21  = \bilinear_unit|Mult6~8_RESULTA_bus [13];
assign \bilinear_unit|Mult6~22  = \bilinear_unit|Mult6~8_RESULTA_bus [14];
assign \bilinear_unit|Mult6~23  = \bilinear_unit|Mult6~8_RESULTA_bus [15];
assign \bilinear_unit|Mult6~24  = \bilinear_unit|Mult6~8_RESULTA_bus [16];
assign \bilinear_unit|Mult6~25  = \bilinear_unit|Mult6~8_RESULTA_bus [17];
assign \bilinear_unit|Mult6~26  = \bilinear_unit|Mult6~8_RESULTA_bus [18];
assign \bilinear_unit|Mult6~27  = \bilinear_unit|Mult6~8_RESULTA_bus [19];
assign \bilinear_unit|Mult6~28  = \bilinear_unit|Mult6~8_RESULTA_bus [20];
assign \bilinear_unit|Mult6~29  = \bilinear_unit|Mult6~8_RESULTA_bus [21];
assign \bilinear_unit|Mult6~30  = \bilinear_unit|Mult6~8_RESULTA_bus [22];
assign \bilinear_unit|Mult6~31  = \bilinear_unit|Mult6~8_RESULTA_bus [23];
assign \bilinear_unit|Mult6~32  = \bilinear_unit|Mult6~8_RESULTA_bus [24];
assign \bilinear_unit|Mult6~33  = \bilinear_unit|Mult6~8_RESULTA_bus [25];
assign \bilinear_unit|Mult6~34  = \bilinear_unit|Mult6~8_RESULTA_bus [26];
assign \bilinear_unit|Mult6~35  = \bilinear_unit|Mult6~8_RESULTA_bus [27];
assign \bilinear_unit|Mult6~36  = \bilinear_unit|Mult6~8_RESULTA_bus [28];
assign \bilinear_unit|Mult6~37  = \bilinear_unit|Mult6~8_RESULTA_bus [29];
assign \bilinear_unit|Mult6~38  = \bilinear_unit|Mult6~8_RESULTA_bus [30];
assign \bilinear_unit|Mult6~39  = \bilinear_unit|Mult6~8_RESULTA_bus [31];
assign \bilinear_unit|Mult6~40  = \bilinear_unit|Mult6~8_RESULTA_bus [32];
assign \bilinear_unit|Mult6~41  = \bilinear_unit|Mult6~8_RESULTA_bus [33];
assign \bilinear_unit|Mult6~42  = \bilinear_unit|Mult6~8_RESULTA_bus [34];
assign \bilinear_unit|Mult6~43  = \bilinear_unit|Mult6~8_RESULTA_bus [35];
assign \bilinear_unit|Mult6~44  = \bilinear_unit|Mult6~8_RESULTA_bus [36];
assign \bilinear_unit|Mult6~45  = \bilinear_unit|Mult6~8_RESULTA_bus [37];
assign \bilinear_unit|Mult6~46  = \bilinear_unit|Mult6~8_RESULTA_bus [38];
assign \bilinear_unit|Mult6~47  = \bilinear_unit|Mult6~8_RESULTA_bus [39];
assign \bilinear_unit|Mult6~48  = \bilinear_unit|Mult6~8_RESULTA_bus [40];
assign \bilinear_unit|Mult6~49  = \bilinear_unit|Mult6~8_RESULTA_bus [41];
assign \bilinear_unit|Mult6~50  = \bilinear_unit|Mult6~8_RESULTA_bus [42];
assign \bilinear_unit|Mult6~51  = \bilinear_unit|Mult6~8_RESULTA_bus [43];
assign \bilinear_unit|Mult6~52  = \bilinear_unit|Mult6~8_RESULTA_bus [44];
assign \bilinear_unit|Mult6~53  = \bilinear_unit|Mult6~8_RESULTA_bus [45];
assign \bilinear_unit|Mult6~54  = \bilinear_unit|Mult6~8_RESULTA_bus [46];
assign \bilinear_unit|Mult6~55  = \bilinear_unit|Mult6~8_RESULTA_bus [47];
assign \bilinear_unit|Mult6~56  = \bilinear_unit|Mult6~8_RESULTA_bus [48];
assign \bilinear_unit|Mult6~57  = \bilinear_unit|Mult6~8_RESULTA_bus [49];
assign \bilinear_unit|Mult6~58  = \bilinear_unit|Mult6~8_RESULTA_bus [50];
assign \bilinear_unit|Mult6~59  = \bilinear_unit|Mult6~8_RESULTA_bus [51];
assign \bilinear_unit|Mult6~60  = \bilinear_unit|Mult6~8_RESULTA_bus [52];
assign \bilinear_unit|Mult6~61  = \bilinear_unit|Mult6~8_RESULTA_bus [53];
assign \bilinear_unit|Mult6~62  = \bilinear_unit|Mult6~8_RESULTA_bus [54];
assign \bilinear_unit|Mult6~63  = \bilinear_unit|Mult6~8_RESULTA_bus [55];
assign \bilinear_unit|Mult6~64  = \bilinear_unit|Mult6~8_RESULTA_bus [56];
assign \bilinear_unit|Mult6~65  = \bilinear_unit|Mult6~8_RESULTA_bus [57];
assign \bilinear_unit|Mult6~66  = \bilinear_unit|Mult6~8_RESULTA_bus [58];
assign \bilinear_unit|Mult6~67  = \bilinear_unit|Mult6~8_RESULTA_bus [59];
assign \bilinear_unit|Mult6~68  = \bilinear_unit|Mult6~8_RESULTA_bus [60];
assign \bilinear_unit|Mult6~69  = \bilinear_unit|Mult6~8_RESULTA_bus [61];
assign \bilinear_unit|Mult6~70  = \bilinear_unit|Mult6~8_RESULTA_bus [62];
assign \bilinear_unit|Mult6~71  = \bilinear_unit|Mult6~8_RESULTA_bus [63];

assign \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \bilinear_unit|data_3 [0] = \bilinear_unit|Mult5~mac_RESULTA_bus [0];
assign \bilinear_unit|data_3 [1] = \bilinear_unit|Mult5~mac_RESULTA_bus [1];
assign \bilinear_unit|data_3 [2] = \bilinear_unit|Mult5~mac_RESULTA_bus [2];
assign \bilinear_unit|data_3 [3] = \bilinear_unit|Mult5~mac_RESULTA_bus [3];
assign \bilinear_unit|data_3 [4] = \bilinear_unit|Mult5~mac_RESULTA_bus [4];
assign \bilinear_unit|data_3 [5] = \bilinear_unit|Mult5~mac_RESULTA_bus [5];
assign \bilinear_unit|data_3 [6] = \bilinear_unit|Mult5~mac_RESULTA_bus [6];
assign \bilinear_unit|data_3 [7] = \bilinear_unit|Mult5~mac_RESULTA_bus [7];
assign \bilinear_unit|data_3 [8] = \bilinear_unit|Mult5~mac_RESULTA_bus [8];
assign \bilinear_unit|data_3 [9] = \bilinear_unit|Mult5~mac_RESULTA_bus [9];
assign \bilinear_unit|data_3 [10] = \bilinear_unit|Mult5~mac_RESULTA_bus [10];
assign \bilinear_unit|data_3 [11] = \bilinear_unit|Mult5~mac_RESULTA_bus [11];
assign \bilinear_unit|data_3 [12] = \bilinear_unit|Mult5~mac_RESULTA_bus [12];
assign \bilinear_unit|data_3 [13] = \bilinear_unit|Mult5~mac_RESULTA_bus [13];
assign \bilinear_unit|data_3 [14] = \bilinear_unit|Mult5~mac_RESULTA_bus [14];
assign \bilinear_unit|data_3 [15] = \bilinear_unit|Mult5~mac_RESULTA_bus [15];
assign \bilinear_unit|data_3 [16] = \bilinear_unit|Mult5~mac_RESULTA_bus [16];
assign \bilinear_unit|data_3 [17] = \bilinear_unit|Mult5~mac_RESULTA_bus [17];
assign \bilinear_unit|data_3 [18] = \bilinear_unit|Mult5~mac_RESULTA_bus [18];
assign \bilinear_unit|data_3 [19] = \bilinear_unit|Mult5~mac_RESULTA_bus [19];
assign \bilinear_unit|data_3 [20] = \bilinear_unit|Mult5~mac_RESULTA_bus [20];
assign \bilinear_unit|data_3 [21] = \bilinear_unit|Mult5~mac_RESULTA_bus [21];
assign \bilinear_unit|data_3 [22] = \bilinear_unit|Mult5~mac_RESULTA_bus [22];
assign \bilinear_unit|data_3 [23] = \bilinear_unit|Mult5~mac_RESULTA_bus [23];
assign \bilinear_unit|data_3 [24] = \bilinear_unit|Mult5~mac_RESULTA_bus [24];
assign \bilinear_unit|data_3 [25] = \bilinear_unit|Mult5~mac_RESULTA_bus [25];
assign \bilinear_unit|data_3 [26] = \bilinear_unit|Mult5~mac_RESULTA_bus [26];
assign \bilinear_unit|data_3 [27] = \bilinear_unit|Mult5~mac_RESULTA_bus [27];
assign \bilinear_unit|Mult5~8  = \bilinear_unit|Mult5~mac_RESULTA_bus [28];
assign \bilinear_unit|Mult5~9  = \bilinear_unit|Mult5~mac_RESULTA_bus [29];
assign \bilinear_unit|Mult5~10  = \bilinear_unit|Mult5~mac_RESULTA_bus [30];
assign \bilinear_unit|Mult5~11  = \bilinear_unit|Mult5~mac_RESULTA_bus [31];
assign \bilinear_unit|Mult5~12  = \bilinear_unit|Mult5~mac_RESULTA_bus [32];
assign \bilinear_unit|Mult5~13  = \bilinear_unit|Mult5~mac_RESULTA_bus [33];
assign \bilinear_unit|Mult5~14  = \bilinear_unit|Mult5~mac_RESULTA_bus [34];
assign \bilinear_unit|Mult5~15  = \bilinear_unit|Mult5~mac_RESULTA_bus [35];
assign \bilinear_unit|Mult5~16  = \bilinear_unit|Mult5~mac_RESULTA_bus [36];
assign \bilinear_unit|Mult5~17  = \bilinear_unit|Mult5~mac_RESULTA_bus [37];
assign \bilinear_unit|Mult5~18  = \bilinear_unit|Mult5~mac_RESULTA_bus [38];
assign \bilinear_unit|Mult5~19  = \bilinear_unit|Mult5~mac_RESULTA_bus [39];
assign \bilinear_unit|Mult5~20  = \bilinear_unit|Mult5~mac_RESULTA_bus [40];
assign \bilinear_unit|Mult5~21  = \bilinear_unit|Mult5~mac_RESULTA_bus [41];
assign \bilinear_unit|Mult5~22  = \bilinear_unit|Mult5~mac_RESULTA_bus [42];
assign \bilinear_unit|Mult5~23  = \bilinear_unit|Mult5~mac_RESULTA_bus [43];
assign \bilinear_unit|Mult5~24  = \bilinear_unit|Mult5~mac_RESULTA_bus [44];
assign \bilinear_unit|Mult5~25  = \bilinear_unit|Mult5~mac_RESULTA_bus [45];
assign \bilinear_unit|Mult5~26  = \bilinear_unit|Mult5~mac_RESULTA_bus [46];
assign \bilinear_unit|Mult5~27  = \bilinear_unit|Mult5~mac_RESULTA_bus [47];
assign \bilinear_unit|Mult5~28  = \bilinear_unit|Mult5~mac_RESULTA_bus [48];
assign \bilinear_unit|Mult5~29  = \bilinear_unit|Mult5~mac_RESULTA_bus [49];
assign \bilinear_unit|Mult5~30  = \bilinear_unit|Mult5~mac_RESULTA_bus [50];
assign \bilinear_unit|Mult5~31  = \bilinear_unit|Mult5~mac_RESULTA_bus [51];
assign \bilinear_unit|Mult5~32  = \bilinear_unit|Mult5~mac_RESULTA_bus [52];
assign \bilinear_unit|Mult5~33  = \bilinear_unit|Mult5~mac_RESULTA_bus [53];
assign \bilinear_unit|Mult5~34  = \bilinear_unit|Mult5~mac_RESULTA_bus [54];
assign \bilinear_unit|Mult5~35  = \bilinear_unit|Mult5~mac_RESULTA_bus [55];
assign \bilinear_unit|Mult5~36  = \bilinear_unit|Mult5~mac_RESULTA_bus [56];
assign \bilinear_unit|Mult5~37  = \bilinear_unit|Mult5~mac_RESULTA_bus [57];
assign \bilinear_unit|Mult5~38  = \bilinear_unit|Mult5~mac_RESULTA_bus [58];
assign \bilinear_unit|Mult5~39  = \bilinear_unit|Mult5~mac_RESULTA_bus [59];
assign \bilinear_unit|Mult5~40  = \bilinear_unit|Mult5~mac_RESULTA_bus [60];
assign \bilinear_unit|Mult5~41  = \bilinear_unit|Mult5~mac_RESULTA_bus [61];
assign \bilinear_unit|Mult5~42  = \bilinear_unit|Mult5~mac_RESULTA_bus [62];
assign \bilinear_unit|Mult5~43  = \bilinear_unit|Mult5~mac_RESULTA_bus [63];

assign \bilinear_unit|Mult5~108  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [0];
assign \bilinear_unit|Mult5~109  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [1];
assign \bilinear_unit|Mult5~110  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [2];
assign \bilinear_unit|Mult5~111  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [3];
assign \bilinear_unit|Mult5~112  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [4];
assign \bilinear_unit|Mult5~113  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [5];
assign \bilinear_unit|Mult5~114  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [6];
assign \bilinear_unit|Mult5~115  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [7];
assign \bilinear_unit|Mult5~116  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [8];
assign \bilinear_unit|Mult5~117  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [9];
assign \bilinear_unit|Mult5~118  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [10];
assign \bilinear_unit|Mult5~119  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [11];
assign \bilinear_unit|Mult5~120  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [12];
assign \bilinear_unit|Mult5~121  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [13];
assign \bilinear_unit|Mult5~122  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [14];
assign \bilinear_unit|Mult5~123  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [15];
assign \bilinear_unit|Mult5~124  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [16];
assign \bilinear_unit|Mult5~125  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [17];
assign \bilinear_unit|Mult5~126  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [18];
assign \bilinear_unit|Mult5~127  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [19];
assign \bilinear_unit|Mult5~128  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [20];
assign \bilinear_unit|Mult5~129  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [21];
assign \bilinear_unit|Mult5~130  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [22];
assign \bilinear_unit|Mult5~131  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [23];
assign \bilinear_unit|Mult5~132  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [24];
assign \bilinear_unit|Mult5~133  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [25];
assign \bilinear_unit|Mult5~134  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [26];
assign \bilinear_unit|Mult5~135  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [27];
assign \bilinear_unit|Mult5~136  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [28];
assign \bilinear_unit|Mult5~137  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [29];
assign \bilinear_unit|Mult5~138  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [30];
assign \bilinear_unit|Mult5~139  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [31];
assign \bilinear_unit|Mult5~140  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [32];
assign \bilinear_unit|Mult5~141  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [33];
assign \bilinear_unit|Mult5~142  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [34];
assign \bilinear_unit|Mult5~143  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [35];
assign \bilinear_unit|Mult5~144  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [36];
assign \bilinear_unit|Mult5~145  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [37];
assign \bilinear_unit|Mult5~146  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [38];
assign \bilinear_unit|Mult5~147  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [39];
assign \bilinear_unit|Mult5~148  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [40];
assign \bilinear_unit|Mult5~149  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [41];
assign \bilinear_unit|Mult5~150  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [42];
assign \bilinear_unit|Mult5~151  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [43];
assign \bilinear_unit|Mult5~152  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [44];
assign \bilinear_unit|Mult5~153  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [45];
assign \bilinear_unit|Mult5~154  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [46];
assign \bilinear_unit|Mult5~155  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [47];
assign \bilinear_unit|Mult5~156  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [48];
assign \bilinear_unit|Mult5~157  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [49];
assign \bilinear_unit|Mult5~158  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [50];
assign \bilinear_unit|Mult5~159  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [51];
assign \bilinear_unit|Mult5~160  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [52];
assign \bilinear_unit|Mult5~161  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [53];
assign \bilinear_unit|Mult5~162  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [54];
assign \bilinear_unit|Mult5~163  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [55];
assign \bilinear_unit|Mult5~164  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [56];
assign \bilinear_unit|Mult5~165  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [57];
assign \bilinear_unit|Mult5~166  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [58];
assign \bilinear_unit|Mult5~167  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [59];
assign \bilinear_unit|Mult5~168  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [60];
assign \bilinear_unit|Mult5~169  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [61];
assign \bilinear_unit|Mult5~170  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [62];
assign \bilinear_unit|Mult5~171  = \bilinear_unit|Mult5~mac_CHAINOUT_bus [63];

assign \bilinear_unit|Mult0~8_resulta  = \bilinear_unit|Mult0~8_RESULTA_bus [0];
assign \bilinear_unit|Mult0~9  = \bilinear_unit|Mult0~8_RESULTA_bus [1];
assign \bilinear_unit|Mult0~10  = \bilinear_unit|Mult0~8_RESULTA_bus [2];
assign \bilinear_unit|Mult0~11  = \bilinear_unit|Mult0~8_RESULTA_bus [3];
assign \bilinear_unit|Mult0~12  = \bilinear_unit|Mult0~8_RESULTA_bus [4];
assign \bilinear_unit|Mult0~13  = \bilinear_unit|Mult0~8_RESULTA_bus [5];
assign \bilinear_unit|Mult0~14  = \bilinear_unit|Mult0~8_RESULTA_bus [6];
assign \bilinear_unit|Mult0~15  = \bilinear_unit|Mult0~8_RESULTA_bus [7];
assign \bilinear_unit|Mult0~16  = \bilinear_unit|Mult0~8_RESULTA_bus [8];
assign \bilinear_unit|Mult0~17  = \bilinear_unit|Mult0~8_RESULTA_bus [9];
assign \bilinear_unit|Mult0~18  = \bilinear_unit|Mult0~8_RESULTA_bus [10];
assign \bilinear_unit|Mult0~19  = \bilinear_unit|Mult0~8_RESULTA_bus [11];
assign \bilinear_unit|Mult0~20  = \bilinear_unit|Mult0~8_RESULTA_bus [12];
assign \bilinear_unit|Mult0~21  = \bilinear_unit|Mult0~8_RESULTA_bus [13];
assign \bilinear_unit|Mult0~22  = \bilinear_unit|Mult0~8_RESULTA_bus [14];
assign \bilinear_unit|Mult0~23  = \bilinear_unit|Mult0~8_RESULTA_bus [15];
assign \bilinear_unit|Mult0~24  = \bilinear_unit|Mult0~8_RESULTA_bus [16];
assign \bilinear_unit|Mult0~25  = \bilinear_unit|Mult0~8_RESULTA_bus [17];
assign \bilinear_unit|Mult0~26  = \bilinear_unit|Mult0~8_RESULTA_bus [18];
assign \bilinear_unit|Mult0~27  = \bilinear_unit|Mult0~8_RESULTA_bus [19];
assign \bilinear_unit|Mult0~28  = \bilinear_unit|Mult0~8_RESULTA_bus [20];
assign \bilinear_unit|Mult0~29  = \bilinear_unit|Mult0~8_RESULTA_bus [21];
assign \bilinear_unit|Mult0~30  = \bilinear_unit|Mult0~8_RESULTA_bus [22];
assign \bilinear_unit|Mult0~31  = \bilinear_unit|Mult0~8_RESULTA_bus [23];
assign \bilinear_unit|Mult0~32  = \bilinear_unit|Mult0~8_RESULTA_bus [24];
assign \bilinear_unit|Mult0~33  = \bilinear_unit|Mult0~8_RESULTA_bus [25];
assign \bilinear_unit|Mult0~34  = \bilinear_unit|Mult0~8_RESULTA_bus [26];
assign \bilinear_unit|Mult0~35  = \bilinear_unit|Mult0~8_RESULTA_bus [27];
assign \bilinear_unit|Mult0~36  = \bilinear_unit|Mult0~8_RESULTA_bus [28];
assign \bilinear_unit|Mult0~37  = \bilinear_unit|Mult0~8_RESULTA_bus [29];
assign \bilinear_unit|Mult0~38  = \bilinear_unit|Mult0~8_RESULTA_bus [30];
assign \bilinear_unit|Mult0~39  = \bilinear_unit|Mult0~8_RESULTA_bus [31];
assign \bilinear_unit|Mult0~40  = \bilinear_unit|Mult0~8_RESULTA_bus [32];
assign \bilinear_unit|Mult0~41  = \bilinear_unit|Mult0~8_RESULTA_bus [33];
assign \bilinear_unit|Mult0~42  = \bilinear_unit|Mult0~8_RESULTA_bus [34];
assign \bilinear_unit|Mult0~43  = \bilinear_unit|Mult0~8_RESULTA_bus [35];
assign \bilinear_unit|Mult0~44  = \bilinear_unit|Mult0~8_RESULTA_bus [36];
assign \bilinear_unit|Mult0~45  = \bilinear_unit|Mult0~8_RESULTA_bus [37];
assign \bilinear_unit|Mult0~46  = \bilinear_unit|Mult0~8_RESULTA_bus [38];
assign \bilinear_unit|Mult0~47  = \bilinear_unit|Mult0~8_RESULTA_bus [39];
assign \bilinear_unit|Mult0~48  = \bilinear_unit|Mult0~8_RESULTA_bus [40];
assign \bilinear_unit|Mult0~49  = \bilinear_unit|Mult0~8_RESULTA_bus [41];
assign \bilinear_unit|Mult0~50  = \bilinear_unit|Mult0~8_RESULTA_bus [42];
assign \bilinear_unit|Mult0~51  = \bilinear_unit|Mult0~8_RESULTA_bus [43];
assign \bilinear_unit|Mult0~52  = \bilinear_unit|Mult0~8_RESULTA_bus [44];
assign \bilinear_unit|Mult0~53  = \bilinear_unit|Mult0~8_RESULTA_bus [45];
assign \bilinear_unit|Mult0~54  = \bilinear_unit|Mult0~8_RESULTA_bus [46];
assign \bilinear_unit|Mult0~55  = \bilinear_unit|Mult0~8_RESULTA_bus [47];
assign \bilinear_unit|Mult0~56  = \bilinear_unit|Mult0~8_RESULTA_bus [48];
assign \bilinear_unit|Mult0~57  = \bilinear_unit|Mult0~8_RESULTA_bus [49];
assign \bilinear_unit|Mult0~58  = \bilinear_unit|Mult0~8_RESULTA_bus [50];
assign \bilinear_unit|Mult0~59  = \bilinear_unit|Mult0~8_RESULTA_bus [51];
assign \bilinear_unit|Mult0~60  = \bilinear_unit|Mult0~8_RESULTA_bus [52];
assign \bilinear_unit|Mult0~61  = \bilinear_unit|Mult0~8_RESULTA_bus [53];
assign \bilinear_unit|Mult0~62  = \bilinear_unit|Mult0~8_RESULTA_bus [54];
assign \bilinear_unit|Mult0~63  = \bilinear_unit|Mult0~8_RESULTA_bus [55];
assign \bilinear_unit|Mult0~64  = \bilinear_unit|Mult0~8_RESULTA_bus [56];
assign \bilinear_unit|Mult0~65  = \bilinear_unit|Mult0~8_RESULTA_bus [57];
assign \bilinear_unit|Mult0~66  = \bilinear_unit|Mult0~8_RESULTA_bus [58];
assign \bilinear_unit|Mult0~67  = \bilinear_unit|Mult0~8_RESULTA_bus [59];
assign \bilinear_unit|Mult0~68  = \bilinear_unit|Mult0~8_RESULTA_bus [60];
assign \bilinear_unit|Mult0~69  = \bilinear_unit|Mult0~8_RESULTA_bus [61];
assign \bilinear_unit|Mult0~70  = \bilinear_unit|Mult0~8_RESULTA_bus [62];
assign \bilinear_unit|Mult0~71  = \bilinear_unit|Mult0~8_RESULTA_bus [63];

assign \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \mem_control|Mult1~mac_resulta  = \mem_control|Mult1~mac_RESULTA_bus [0];
assign \mem_control|Mult1~323  = \mem_control|Mult1~mac_RESULTA_bus [1];
assign \mem_control|Mult1~324  = \mem_control|Mult1~mac_RESULTA_bus [2];
assign \mem_control|Mult1~325  = \mem_control|Mult1~mac_RESULTA_bus [3];
assign \mem_control|Mult1~326  = \mem_control|Mult1~mac_RESULTA_bus [4];
assign \mem_control|Mult1~327  = \mem_control|Mult1~mac_RESULTA_bus [5];
assign \mem_control|Mult1~328  = \mem_control|Mult1~mac_RESULTA_bus [6];
assign \mem_control|Mult1~329  = \mem_control|Mult1~mac_RESULTA_bus [7];
assign \mem_control|Mult1~330  = \mem_control|Mult1~mac_RESULTA_bus [8];
assign \mem_control|Mult1~331  = \mem_control|Mult1~mac_RESULTA_bus [9];
assign \mem_control|Mult1~332  = \mem_control|Mult1~mac_RESULTA_bus [10];
assign \mem_control|Mult1~333  = \mem_control|Mult1~mac_RESULTA_bus [11];
assign \mem_control|Mult1~334  = \mem_control|Mult1~mac_RESULTA_bus [12];
assign \mem_control|Mult1~335  = \mem_control|Mult1~mac_RESULTA_bus [13];
assign \mem_control|Mult1~336  = \mem_control|Mult1~mac_RESULTA_bus [14];
assign \mem_control|Mult1~337  = \mem_control|Mult1~mac_RESULTA_bus [15];
assign \mem_control|Mult1~338  = \mem_control|Mult1~mac_RESULTA_bus [16];
assign \mem_control|Mult1~339  = \mem_control|Mult1~mac_RESULTA_bus [17];
assign \mem_control|Mult1~8  = \mem_control|Mult1~mac_RESULTA_bus [18];
assign \mem_control|Mult1~9  = \mem_control|Mult1~mac_RESULTA_bus [19];
assign \mem_control|Mult1~10  = \mem_control|Mult1~mac_RESULTA_bus [20];
assign \mem_control|Mult1~11  = \mem_control|Mult1~mac_RESULTA_bus [21];
assign \mem_control|Mult1~12  = \mem_control|Mult1~mac_RESULTA_bus [22];
assign \mem_control|Mult1~13  = \mem_control|Mult1~mac_RESULTA_bus [23];
assign \mem_control|Mult1~14  = \mem_control|Mult1~mac_RESULTA_bus [24];
assign \mem_control|Mult1~15  = \mem_control|Mult1~mac_RESULTA_bus [25];
assign \mem_control|Mult1~16  = \mem_control|Mult1~mac_RESULTA_bus [26];
assign \mem_control|Mult1~17  = \mem_control|Mult1~mac_RESULTA_bus [27];
assign \mem_control|Mult1~18  = \mem_control|Mult1~mac_RESULTA_bus [28];
assign \mem_control|Mult1~19  = \mem_control|Mult1~mac_RESULTA_bus [29];
assign \mem_control|Mult1~20  = \mem_control|Mult1~mac_RESULTA_bus [30];
assign \mem_control|Mult1~21  = \mem_control|Mult1~mac_RESULTA_bus [31];
assign \mem_control|Mult1~22  = \mem_control|Mult1~mac_RESULTA_bus [32];
assign \mem_control|Mult1~23  = \mem_control|Mult1~mac_RESULTA_bus [33];
assign \mem_control|Mult1~24  = \mem_control|Mult1~mac_RESULTA_bus [34];
assign \mem_control|Mult1~25  = \mem_control|Mult1~mac_RESULTA_bus [35];
assign \mem_control|Mult1~26  = \mem_control|Mult1~mac_RESULTA_bus [36];
assign \mem_control|Mult1~27  = \mem_control|Mult1~mac_RESULTA_bus [37];
assign \mem_control|Mult1~28  = \mem_control|Mult1~mac_RESULTA_bus [38];
assign \mem_control|Mult1~29  = \mem_control|Mult1~mac_RESULTA_bus [39];
assign \mem_control|Mult1~30  = \mem_control|Mult1~mac_RESULTA_bus [40];
assign \mem_control|Mult1~31  = \mem_control|Mult1~mac_RESULTA_bus [41];
assign \mem_control|Mult1~32  = \mem_control|Mult1~mac_RESULTA_bus [42];
assign \mem_control|Mult1~33  = \mem_control|Mult1~mac_RESULTA_bus [43];
assign \mem_control|Mult1~34  = \mem_control|Mult1~mac_RESULTA_bus [44];
assign \mem_control|Mult1~35  = \mem_control|Mult1~mac_RESULTA_bus [45];
assign \mem_control|Mult1~36  = \mem_control|Mult1~mac_RESULTA_bus [46];
assign \mem_control|Mult1~37  = \mem_control|Mult1~mac_RESULTA_bus [47];
assign \mem_control|Mult1~38  = \mem_control|Mult1~mac_RESULTA_bus [48];
assign \mem_control|Mult1~39  = \mem_control|Mult1~mac_RESULTA_bus [49];
assign \mem_control|Mult1~40  = \mem_control|Mult1~mac_RESULTA_bus [50];
assign \mem_control|Mult1~41  = \mem_control|Mult1~mac_RESULTA_bus [51];
assign \mem_control|Mult1~42  = \mem_control|Mult1~mac_RESULTA_bus [52];
assign \mem_control|Mult1~43  = \mem_control|Mult1~mac_RESULTA_bus [53];
assign \mem_control|Mult1~44  = \mem_control|Mult1~mac_RESULTA_bus [54];
assign \mem_control|Mult1~45  = \mem_control|Mult1~mac_RESULTA_bus [55];
assign \mem_control|Mult1~46  = \mem_control|Mult1~mac_RESULTA_bus [56];
assign \mem_control|Mult1~47  = \mem_control|Mult1~mac_RESULTA_bus [57];
assign \mem_control|Mult1~48  = \mem_control|Mult1~mac_RESULTA_bus [58];
assign \mem_control|Mult1~49  = \mem_control|Mult1~mac_RESULTA_bus [59];
assign \mem_control|Mult1~50  = \mem_control|Mult1~mac_RESULTA_bus [60];
assign \mem_control|Mult1~51  = \mem_control|Mult1~mac_RESULTA_bus [61];
assign \mem_control|Mult1~52  = \mem_control|Mult1~mac_RESULTA_bus [62];
assign \mem_control|Mult1~53  = \mem_control|Mult1~mac_RESULTA_bus [63];

assign \mem_control|Mult2~mac_resulta  = \mem_control|Mult2~mac_RESULTA_bus [0];
assign \mem_control|Mult2~322  = \mem_control|Mult2~mac_RESULTA_bus [1];
assign \mem_control|Mult2~323  = \mem_control|Mult2~mac_RESULTA_bus [2];
assign \mem_control|Mult2~324  = \mem_control|Mult2~mac_RESULTA_bus [3];
assign \mem_control|Mult2~325  = \mem_control|Mult2~mac_RESULTA_bus [4];
assign \mem_control|Mult2~326  = \mem_control|Mult2~mac_RESULTA_bus [5];
assign \mem_control|Mult2~327  = \mem_control|Mult2~mac_RESULTA_bus [6];
assign \mem_control|Mult2~328  = \mem_control|Mult2~mac_RESULTA_bus [7];
assign \mem_control|Mult2~329  = \mem_control|Mult2~mac_RESULTA_bus [8];
assign \mem_control|Mult2~330  = \mem_control|Mult2~mac_RESULTA_bus [9];
assign \mem_control|Mult2~331  = \mem_control|Mult2~mac_RESULTA_bus [10];
assign \mem_control|Mult2~332  = \mem_control|Mult2~mac_RESULTA_bus [11];
assign \mem_control|Mult2~333  = \mem_control|Mult2~mac_RESULTA_bus [12];
assign \mem_control|Mult2~334  = \mem_control|Mult2~mac_RESULTA_bus [13];
assign \mem_control|Mult2~335  = \mem_control|Mult2~mac_RESULTA_bus [14];
assign \mem_control|Mult2~336  = \mem_control|Mult2~mac_RESULTA_bus [15];
assign \mem_control|Mult2~337  = \mem_control|Mult2~mac_RESULTA_bus [16];
assign \mem_control|Mult2~338  = \mem_control|Mult2~mac_RESULTA_bus [17];
assign \mem_control|Mult2~339  = \mem_control|Mult2~mac_RESULTA_bus [18];
assign \mem_control|Mult2~8  = \mem_control|Mult2~mac_RESULTA_bus [19];
assign \mem_control|Mult2~9  = \mem_control|Mult2~mac_RESULTA_bus [20];
assign \mem_control|Mult2~10  = \mem_control|Mult2~mac_RESULTA_bus [21];
assign \mem_control|Mult2~11  = \mem_control|Mult2~mac_RESULTA_bus [22];
assign \mem_control|Mult2~12  = \mem_control|Mult2~mac_RESULTA_bus [23];
assign \mem_control|Mult2~13  = \mem_control|Mult2~mac_RESULTA_bus [24];
assign \mem_control|Mult2~14  = \mem_control|Mult2~mac_RESULTA_bus [25];
assign \mem_control|Mult2~15  = \mem_control|Mult2~mac_RESULTA_bus [26];
assign \mem_control|Mult2~16  = \mem_control|Mult2~mac_RESULTA_bus [27];
assign \mem_control|Mult2~17  = \mem_control|Mult2~mac_RESULTA_bus [28];
assign \mem_control|Mult2~18  = \mem_control|Mult2~mac_RESULTA_bus [29];
assign \mem_control|Mult2~19  = \mem_control|Mult2~mac_RESULTA_bus [30];
assign \mem_control|Mult2~20  = \mem_control|Mult2~mac_RESULTA_bus [31];
assign \mem_control|Mult2~21  = \mem_control|Mult2~mac_RESULTA_bus [32];
assign \mem_control|Mult2~22  = \mem_control|Mult2~mac_RESULTA_bus [33];
assign \mem_control|Mult2~23  = \mem_control|Mult2~mac_RESULTA_bus [34];
assign \mem_control|Mult2~24  = \mem_control|Mult2~mac_RESULTA_bus [35];
assign \mem_control|Mult2~25  = \mem_control|Mult2~mac_RESULTA_bus [36];
assign \mem_control|Mult2~26  = \mem_control|Mult2~mac_RESULTA_bus [37];
assign \mem_control|Mult2~27  = \mem_control|Mult2~mac_RESULTA_bus [38];
assign \mem_control|Mult2~28  = \mem_control|Mult2~mac_RESULTA_bus [39];
assign \mem_control|Mult2~29  = \mem_control|Mult2~mac_RESULTA_bus [40];
assign \mem_control|Mult2~30  = \mem_control|Mult2~mac_RESULTA_bus [41];
assign \mem_control|Mult2~31  = \mem_control|Mult2~mac_RESULTA_bus [42];
assign \mem_control|Mult2~32  = \mem_control|Mult2~mac_RESULTA_bus [43];
assign \mem_control|Mult2~33  = \mem_control|Mult2~mac_RESULTA_bus [44];
assign \mem_control|Mult2~34  = \mem_control|Mult2~mac_RESULTA_bus [45];
assign \mem_control|Mult2~35  = \mem_control|Mult2~mac_RESULTA_bus [46];
assign \mem_control|Mult2~36  = \mem_control|Mult2~mac_RESULTA_bus [47];
assign \mem_control|Mult2~37  = \mem_control|Mult2~mac_RESULTA_bus [48];
assign \mem_control|Mult2~38  = \mem_control|Mult2~mac_RESULTA_bus [49];
assign \mem_control|Mult2~39  = \mem_control|Mult2~mac_RESULTA_bus [50];
assign \mem_control|Mult2~40  = \mem_control|Mult2~mac_RESULTA_bus [51];
assign \mem_control|Mult2~41  = \mem_control|Mult2~mac_RESULTA_bus [52];
assign \mem_control|Mult2~42  = \mem_control|Mult2~mac_RESULTA_bus [53];
assign \mem_control|Mult2~43  = \mem_control|Mult2~mac_RESULTA_bus [54];
assign \mem_control|Mult2~44  = \mem_control|Mult2~mac_RESULTA_bus [55];
assign \mem_control|Mult2~45  = \mem_control|Mult2~mac_RESULTA_bus [56];
assign \mem_control|Mult2~46  = \mem_control|Mult2~mac_RESULTA_bus [57];
assign \mem_control|Mult2~47  = \mem_control|Mult2~mac_RESULTA_bus [58];
assign \mem_control|Mult2~48  = \mem_control|Mult2~mac_RESULTA_bus [59];
assign \mem_control|Mult2~49  = \mem_control|Mult2~mac_RESULTA_bus [60];
assign \mem_control|Mult2~50  = \mem_control|Mult2~mac_RESULTA_bus [61];
assign \mem_control|Mult2~51  = \mem_control|Mult2~mac_RESULTA_bus [62];
assign \mem_control|Mult2~52  = \mem_control|Mult2~mac_RESULTA_bus [63];

assign \bilinear_unit|Mult4~8_resulta  = \bilinear_unit|Mult4~8_RESULTA_bus [0];
assign \bilinear_unit|Mult4~9  = \bilinear_unit|Mult4~8_RESULTA_bus [1];
assign \bilinear_unit|Mult4~10  = \bilinear_unit|Mult4~8_RESULTA_bus [2];
assign \bilinear_unit|Mult4~11  = \bilinear_unit|Mult4~8_RESULTA_bus [3];
assign \bilinear_unit|Mult4~12  = \bilinear_unit|Mult4~8_RESULTA_bus [4];
assign \bilinear_unit|Mult4~13  = \bilinear_unit|Mult4~8_RESULTA_bus [5];
assign \bilinear_unit|Mult4~14  = \bilinear_unit|Mult4~8_RESULTA_bus [6];
assign \bilinear_unit|Mult4~15  = \bilinear_unit|Mult4~8_RESULTA_bus [7];
assign \bilinear_unit|Mult4~16  = \bilinear_unit|Mult4~8_RESULTA_bus [8];
assign \bilinear_unit|Mult4~17  = \bilinear_unit|Mult4~8_RESULTA_bus [9];
assign \bilinear_unit|Mult4~18  = \bilinear_unit|Mult4~8_RESULTA_bus [10];
assign \bilinear_unit|Mult4~19  = \bilinear_unit|Mult4~8_RESULTA_bus [11];
assign \bilinear_unit|Mult4~20  = \bilinear_unit|Mult4~8_RESULTA_bus [12];
assign \bilinear_unit|Mult4~21  = \bilinear_unit|Mult4~8_RESULTA_bus [13];
assign \bilinear_unit|Mult4~22  = \bilinear_unit|Mult4~8_RESULTA_bus [14];
assign \bilinear_unit|Mult4~23  = \bilinear_unit|Mult4~8_RESULTA_bus [15];
assign \bilinear_unit|Mult4~24  = \bilinear_unit|Mult4~8_RESULTA_bus [16];
assign \bilinear_unit|Mult4~25  = \bilinear_unit|Mult4~8_RESULTA_bus [17];
assign \bilinear_unit|Mult4~26  = \bilinear_unit|Mult4~8_RESULTA_bus [18];
assign \bilinear_unit|Mult4~27  = \bilinear_unit|Mult4~8_RESULTA_bus [19];
assign \bilinear_unit|Mult4~28  = \bilinear_unit|Mult4~8_RESULTA_bus [20];
assign \bilinear_unit|Mult4~29  = \bilinear_unit|Mult4~8_RESULTA_bus [21];
assign \bilinear_unit|Mult4~30  = \bilinear_unit|Mult4~8_RESULTA_bus [22];
assign \bilinear_unit|Mult4~31  = \bilinear_unit|Mult4~8_RESULTA_bus [23];
assign \bilinear_unit|Mult4~32  = \bilinear_unit|Mult4~8_RESULTA_bus [24];
assign \bilinear_unit|Mult4~33  = \bilinear_unit|Mult4~8_RESULTA_bus [25];
assign \bilinear_unit|Mult4~34  = \bilinear_unit|Mult4~8_RESULTA_bus [26];
assign \bilinear_unit|Mult4~35  = \bilinear_unit|Mult4~8_RESULTA_bus [27];
assign \bilinear_unit|Mult4~36  = \bilinear_unit|Mult4~8_RESULTA_bus [28];
assign \bilinear_unit|Mult4~37  = \bilinear_unit|Mult4~8_RESULTA_bus [29];
assign \bilinear_unit|Mult4~38  = \bilinear_unit|Mult4~8_RESULTA_bus [30];
assign \bilinear_unit|Mult4~39  = \bilinear_unit|Mult4~8_RESULTA_bus [31];
assign \bilinear_unit|Mult4~40  = \bilinear_unit|Mult4~8_RESULTA_bus [32];
assign \bilinear_unit|Mult4~41  = \bilinear_unit|Mult4~8_RESULTA_bus [33];
assign \bilinear_unit|Mult4~42  = \bilinear_unit|Mult4~8_RESULTA_bus [34];
assign \bilinear_unit|Mult4~43  = \bilinear_unit|Mult4~8_RESULTA_bus [35];
assign \bilinear_unit|Mult4~44  = \bilinear_unit|Mult4~8_RESULTA_bus [36];
assign \bilinear_unit|Mult4~45  = \bilinear_unit|Mult4~8_RESULTA_bus [37];
assign \bilinear_unit|Mult4~46  = \bilinear_unit|Mult4~8_RESULTA_bus [38];
assign \bilinear_unit|Mult4~47  = \bilinear_unit|Mult4~8_RESULTA_bus [39];
assign \bilinear_unit|Mult4~48  = \bilinear_unit|Mult4~8_RESULTA_bus [40];
assign \bilinear_unit|Mult4~49  = \bilinear_unit|Mult4~8_RESULTA_bus [41];
assign \bilinear_unit|Mult4~50  = \bilinear_unit|Mult4~8_RESULTA_bus [42];
assign \bilinear_unit|Mult4~51  = \bilinear_unit|Mult4~8_RESULTA_bus [43];
assign \bilinear_unit|Mult4~52  = \bilinear_unit|Mult4~8_RESULTA_bus [44];
assign \bilinear_unit|Mult4~53  = \bilinear_unit|Mult4~8_RESULTA_bus [45];
assign \bilinear_unit|Mult4~54  = \bilinear_unit|Mult4~8_RESULTA_bus [46];
assign \bilinear_unit|Mult4~55  = \bilinear_unit|Mult4~8_RESULTA_bus [47];
assign \bilinear_unit|Mult4~56  = \bilinear_unit|Mult4~8_RESULTA_bus [48];
assign \bilinear_unit|Mult4~57  = \bilinear_unit|Mult4~8_RESULTA_bus [49];
assign \bilinear_unit|Mult4~58  = \bilinear_unit|Mult4~8_RESULTA_bus [50];
assign \bilinear_unit|Mult4~59  = \bilinear_unit|Mult4~8_RESULTA_bus [51];
assign \bilinear_unit|Mult4~60  = \bilinear_unit|Mult4~8_RESULTA_bus [52];
assign \bilinear_unit|Mult4~61  = \bilinear_unit|Mult4~8_RESULTA_bus [53];
assign \bilinear_unit|Mult4~62  = \bilinear_unit|Mult4~8_RESULTA_bus [54];
assign \bilinear_unit|Mult4~63  = \bilinear_unit|Mult4~8_RESULTA_bus [55];
assign \bilinear_unit|Mult4~64  = \bilinear_unit|Mult4~8_RESULTA_bus [56];
assign \bilinear_unit|Mult4~65  = \bilinear_unit|Mult4~8_RESULTA_bus [57];
assign \bilinear_unit|Mult4~66  = \bilinear_unit|Mult4~8_RESULTA_bus [58];
assign \bilinear_unit|Mult4~67  = \bilinear_unit|Mult4~8_RESULTA_bus [59];
assign \bilinear_unit|Mult4~68  = \bilinear_unit|Mult4~8_RESULTA_bus [60];
assign \bilinear_unit|Mult4~69  = \bilinear_unit|Mult4~8_RESULTA_bus [61];
assign \bilinear_unit|Mult4~70  = \bilinear_unit|Mult4~8_RESULTA_bus [62];
assign \bilinear_unit|Mult4~71  = \bilinear_unit|Mult4~8_RESULTA_bus [63];

assign \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \coordinate|Mult0~8_resulta  = \coordinate|Mult0~8_RESULTA_bus [0];
assign \coordinate|Mult0~9  = \coordinate|Mult0~8_RESULTA_bus [1];
assign \coordinate|Mult0~10  = \coordinate|Mult0~8_RESULTA_bus [2];
assign \coordinate|Mult0~11  = \coordinate|Mult0~8_RESULTA_bus [3];
assign \coordinate|Mult0~12  = \coordinate|Mult0~8_RESULTA_bus [4];
assign \coordinate|Mult0~13  = \coordinate|Mult0~8_RESULTA_bus [5];
assign \coordinate|Mult0~14  = \coordinate|Mult0~8_RESULTA_bus [6];
assign \coordinate|Mult0~15  = \coordinate|Mult0~8_RESULTA_bus [7];
assign \coordinate|Mult0~16  = \coordinate|Mult0~8_RESULTA_bus [8];
assign \coordinate|Mult0~17  = \coordinate|Mult0~8_RESULTA_bus [9];
assign \coordinate|Mult0~18  = \coordinate|Mult0~8_RESULTA_bus [10];
assign \coordinate|Mult0~19  = \coordinate|Mult0~8_RESULTA_bus [11];
assign \coordinate|Mult0~20  = \coordinate|Mult0~8_RESULTA_bus [12];
assign \coordinate|Mult0~21  = \coordinate|Mult0~8_RESULTA_bus [13];
assign \coordinate|Mult0~22  = \coordinate|Mult0~8_RESULTA_bus [14];
assign \coordinate|Mult0~23  = \coordinate|Mult0~8_RESULTA_bus [15];
assign \coordinate|Mult0~24  = \coordinate|Mult0~8_RESULTA_bus [16];
assign \coordinate|Mult0~25  = \coordinate|Mult0~8_RESULTA_bus [17];
assign \coordinate|Mult0~26  = \coordinate|Mult0~8_RESULTA_bus [18];
assign \coordinate|Mult0~27  = \coordinate|Mult0~8_RESULTA_bus [19];
assign \coordinate|Mult0~28  = \coordinate|Mult0~8_RESULTA_bus [20];
assign \coordinate|Mult0~29  = \coordinate|Mult0~8_RESULTA_bus [21];
assign \coordinate|Mult0~30  = \coordinate|Mult0~8_RESULTA_bus [22];
assign \coordinate|Mult0~31  = \coordinate|Mult0~8_RESULTA_bus [23];
assign \coordinate|Mult0~32  = \coordinate|Mult0~8_RESULTA_bus [24];
assign \coordinate|Mult0~33  = \coordinate|Mult0~8_RESULTA_bus [25];
assign \coordinate|Mult0~34  = \coordinate|Mult0~8_RESULTA_bus [26];
assign \coordinate|Mult0~35  = \coordinate|Mult0~8_RESULTA_bus [27];
assign \coordinate|Mult0~36  = \coordinate|Mult0~8_RESULTA_bus [28];
assign \coordinate|Mult0~37  = \coordinate|Mult0~8_RESULTA_bus [29];
assign \coordinate|Mult0~38  = \coordinate|Mult0~8_RESULTA_bus [30];
assign \coordinate|Mult0~39  = \coordinate|Mult0~8_RESULTA_bus [31];
assign \coordinate|Mult0~40  = \coordinate|Mult0~8_RESULTA_bus [32];
assign \coordinate|Mult0~41  = \coordinate|Mult0~8_RESULTA_bus [33];
assign \coordinate|Mult0~42  = \coordinate|Mult0~8_RESULTA_bus [34];
assign \coordinate|Mult0~43  = \coordinate|Mult0~8_RESULTA_bus [35];
assign \coordinate|Mult0~44  = \coordinate|Mult0~8_RESULTA_bus [36];
assign \coordinate|Mult0~45  = \coordinate|Mult0~8_RESULTA_bus [37];
assign \coordinate|Mult0~46  = \coordinate|Mult0~8_RESULTA_bus [38];
assign \coordinate|Mult0~47  = \coordinate|Mult0~8_RESULTA_bus [39];
assign \coordinate|Mult0~48  = \coordinate|Mult0~8_RESULTA_bus [40];
assign \coordinate|Mult0~49  = \coordinate|Mult0~8_RESULTA_bus [41];
assign \coordinate|Mult0~50  = \coordinate|Mult0~8_RESULTA_bus [42];
assign \coordinate|Mult0~51  = \coordinate|Mult0~8_RESULTA_bus [43];
assign \coordinate|Mult0~52  = \coordinate|Mult0~8_RESULTA_bus [44];
assign \coordinate|Mult0~53  = \coordinate|Mult0~8_RESULTA_bus [45];
assign \coordinate|Mult0~54  = \coordinate|Mult0~8_RESULTA_bus [46];
assign \coordinate|Mult0~55  = \coordinate|Mult0~8_RESULTA_bus [47];
assign \coordinate|Mult0~56  = \coordinate|Mult0~8_RESULTA_bus [48];
assign \coordinate|Mult0~57  = \coordinate|Mult0~8_RESULTA_bus [49];
assign \coordinate|Mult0~58  = \coordinate|Mult0~8_RESULTA_bus [50];
assign \coordinate|Mult0~59  = \coordinate|Mult0~8_RESULTA_bus [51];
assign \coordinate|Mult0~60  = \coordinate|Mult0~8_RESULTA_bus [52];
assign \coordinate|Mult0~61  = \coordinate|Mult0~8_RESULTA_bus [53];
assign \coordinate|Mult0~62  = \coordinate|Mult0~8_RESULTA_bus [54];
assign \coordinate|Mult0~63  = \coordinate|Mult0~8_RESULTA_bus [55];
assign \coordinate|Mult0~64  = \coordinate|Mult0~8_RESULTA_bus [56];
assign \coordinate|Mult0~65  = \coordinate|Mult0~8_RESULTA_bus [57];
assign \coordinate|Mult0~66  = \coordinate|Mult0~8_RESULTA_bus [58];
assign \coordinate|Mult0~67  = \coordinate|Mult0~8_RESULTA_bus [59];
assign \coordinate|Mult0~68  = \coordinate|Mult0~8_RESULTA_bus [60];
assign \coordinate|Mult0~69  = \coordinate|Mult0~8_RESULTA_bus [61];
assign \coordinate|Mult0~70  = \coordinate|Mult0~8_RESULTA_bus [62];
assign \coordinate|Mult0~71  = \coordinate|Mult0~8_RESULTA_bus [63];

assign \mem_control|Mult0~mac_resulta  = \mem_control|Mult0~mac_RESULTA_bus [0];
assign \mem_control|Mult0~322  = \mem_control|Mult0~mac_RESULTA_bus [1];
assign \mem_control|Mult0~323  = \mem_control|Mult0~mac_RESULTA_bus [2];
assign \mem_control|Mult0~324  = \mem_control|Mult0~mac_RESULTA_bus [3];
assign \mem_control|Mult0~325  = \mem_control|Mult0~mac_RESULTA_bus [4];
assign \mem_control|Mult0~326  = \mem_control|Mult0~mac_RESULTA_bus [5];
assign \mem_control|Mult0~327  = \mem_control|Mult0~mac_RESULTA_bus [6];
assign \mem_control|Mult0~328  = \mem_control|Mult0~mac_RESULTA_bus [7];
assign \mem_control|Mult0~329  = \mem_control|Mult0~mac_RESULTA_bus [8];
assign \mem_control|Mult0~330  = \mem_control|Mult0~mac_RESULTA_bus [9];
assign \mem_control|Mult0~331  = \mem_control|Mult0~mac_RESULTA_bus [10];
assign \mem_control|Mult0~332  = \mem_control|Mult0~mac_RESULTA_bus [11];
assign \mem_control|Mult0~333  = \mem_control|Mult0~mac_RESULTA_bus [12];
assign \mem_control|Mult0~334  = \mem_control|Mult0~mac_RESULTA_bus [13];
assign \mem_control|Mult0~335  = \mem_control|Mult0~mac_RESULTA_bus [14];
assign \mem_control|Mult0~336  = \mem_control|Mult0~mac_RESULTA_bus [15];
assign \mem_control|Mult0~337  = \mem_control|Mult0~mac_RESULTA_bus [16];
assign \mem_control|Mult0~338  = \mem_control|Mult0~mac_RESULTA_bus [17];
assign \mem_control|Mult0~339  = \mem_control|Mult0~mac_RESULTA_bus [18];
assign \mem_control|Mult0~8  = \mem_control|Mult0~mac_RESULTA_bus [19];
assign \mem_control|Mult0~9  = \mem_control|Mult0~mac_RESULTA_bus [20];
assign \mem_control|Mult0~10  = \mem_control|Mult0~mac_RESULTA_bus [21];
assign \mem_control|Mult0~11  = \mem_control|Mult0~mac_RESULTA_bus [22];
assign \mem_control|Mult0~12  = \mem_control|Mult0~mac_RESULTA_bus [23];
assign \mem_control|Mult0~13  = \mem_control|Mult0~mac_RESULTA_bus [24];
assign \mem_control|Mult0~14  = \mem_control|Mult0~mac_RESULTA_bus [25];
assign \mem_control|Mult0~15  = \mem_control|Mult0~mac_RESULTA_bus [26];
assign \mem_control|Mult0~16  = \mem_control|Mult0~mac_RESULTA_bus [27];
assign \mem_control|Mult0~17  = \mem_control|Mult0~mac_RESULTA_bus [28];
assign \mem_control|Mult0~18  = \mem_control|Mult0~mac_RESULTA_bus [29];
assign \mem_control|Mult0~19  = \mem_control|Mult0~mac_RESULTA_bus [30];
assign \mem_control|Mult0~20  = \mem_control|Mult0~mac_RESULTA_bus [31];
assign \mem_control|Mult0~21  = \mem_control|Mult0~mac_RESULTA_bus [32];
assign \mem_control|Mult0~22  = \mem_control|Mult0~mac_RESULTA_bus [33];
assign \mem_control|Mult0~23  = \mem_control|Mult0~mac_RESULTA_bus [34];
assign \mem_control|Mult0~24  = \mem_control|Mult0~mac_RESULTA_bus [35];
assign \mem_control|Mult0~25  = \mem_control|Mult0~mac_RESULTA_bus [36];
assign \mem_control|Mult0~26  = \mem_control|Mult0~mac_RESULTA_bus [37];
assign \mem_control|Mult0~27  = \mem_control|Mult0~mac_RESULTA_bus [38];
assign \mem_control|Mult0~28  = \mem_control|Mult0~mac_RESULTA_bus [39];
assign \mem_control|Mult0~29  = \mem_control|Mult0~mac_RESULTA_bus [40];
assign \mem_control|Mult0~30  = \mem_control|Mult0~mac_RESULTA_bus [41];
assign \mem_control|Mult0~31  = \mem_control|Mult0~mac_RESULTA_bus [42];
assign \mem_control|Mult0~32  = \mem_control|Mult0~mac_RESULTA_bus [43];
assign \mem_control|Mult0~33  = \mem_control|Mult0~mac_RESULTA_bus [44];
assign \mem_control|Mult0~34  = \mem_control|Mult0~mac_RESULTA_bus [45];
assign \mem_control|Mult0~35  = \mem_control|Mult0~mac_RESULTA_bus [46];
assign \mem_control|Mult0~36  = \mem_control|Mult0~mac_RESULTA_bus [47];
assign \mem_control|Mult0~37  = \mem_control|Mult0~mac_RESULTA_bus [48];
assign \mem_control|Mult0~38  = \mem_control|Mult0~mac_RESULTA_bus [49];
assign \mem_control|Mult0~39  = \mem_control|Mult0~mac_RESULTA_bus [50];
assign \mem_control|Mult0~40  = \mem_control|Mult0~mac_RESULTA_bus [51];
assign \mem_control|Mult0~41  = \mem_control|Mult0~mac_RESULTA_bus [52];
assign \mem_control|Mult0~42  = \mem_control|Mult0~mac_RESULTA_bus [53];
assign \mem_control|Mult0~43  = \mem_control|Mult0~mac_RESULTA_bus [54];
assign \mem_control|Mult0~44  = \mem_control|Mult0~mac_RESULTA_bus [55];
assign \mem_control|Mult0~45  = \mem_control|Mult0~mac_RESULTA_bus [56];
assign \mem_control|Mult0~46  = \mem_control|Mult0~mac_RESULTA_bus [57];
assign \mem_control|Mult0~47  = \mem_control|Mult0~mac_RESULTA_bus [58];
assign \mem_control|Mult0~48  = \mem_control|Mult0~mac_RESULTA_bus [59];
assign \mem_control|Mult0~49  = \mem_control|Mult0~mac_RESULTA_bus [60];
assign \mem_control|Mult0~50  = \mem_control|Mult0~mac_RESULTA_bus [61];
assign \mem_control|Mult0~51  = \mem_control|Mult0~mac_RESULTA_bus [62];
assign \mem_control|Mult0~52  = \mem_control|Mult0~mac_RESULTA_bus [63];

assign \coordinate|Mult1~8_resulta  = \coordinate|Mult1~8_RESULTA_bus [0];
assign \coordinate|Mult1~9  = \coordinate|Mult1~8_RESULTA_bus [1];
assign \coordinate|Mult1~10  = \coordinate|Mult1~8_RESULTA_bus [2];
assign \coordinate|Mult1~11  = \coordinate|Mult1~8_RESULTA_bus [3];
assign \coordinate|Mult1~12  = \coordinate|Mult1~8_RESULTA_bus [4];
assign \coordinate|Mult1~13  = \coordinate|Mult1~8_RESULTA_bus [5];
assign \coordinate|Mult1~14  = \coordinate|Mult1~8_RESULTA_bus [6];
assign \coordinate|Mult1~15  = \coordinate|Mult1~8_RESULTA_bus [7];
assign \coordinate|Mult1~16  = \coordinate|Mult1~8_RESULTA_bus [8];
assign \coordinate|Mult1~17  = \coordinate|Mult1~8_RESULTA_bus [9];
assign \coordinate|Mult1~18  = \coordinate|Mult1~8_RESULTA_bus [10];
assign \coordinate|Mult1~19  = \coordinate|Mult1~8_RESULTA_bus [11];
assign \coordinate|Mult1~20  = \coordinate|Mult1~8_RESULTA_bus [12];
assign \coordinate|Mult1~21  = \coordinate|Mult1~8_RESULTA_bus [13];
assign \coordinate|Mult1~22  = \coordinate|Mult1~8_RESULTA_bus [14];
assign \coordinate|Mult1~23  = \coordinate|Mult1~8_RESULTA_bus [15];
assign \coordinate|Mult1~24  = \coordinate|Mult1~8_RESULTA_bus [16];
assign \coordinate|Mult1~25  = \coordinate|Mult1~8_RESULTA_bus [17];
assign \coordinate|Mult1~26  = \coordinate|Mult1~8_RESULTA_bus [18];
assign \coordinate|Mult1~27  = \coordinate|Mult1~8_RESULTA_bus [19];
assign \coordinate|Mult1~28  = \coordinate|Mult1~8_RESULTA_bus [20];
assign \coordinate|Mult1~29  = \coordinate|Mult1~8_RESULTA_bus [21];
assign \coordinate|Mult1~30  = \coordinate|Mult1~8_RESULTA_bus [22];
assign \coordinate|Mult1~31  = \coordinate|Mult1~8_RESULTA_bus [23];
assign \coordinate|Mult1~32  = \coordinate|Mult1~8_RESULTA_bus [24];
assign \coordinate|Mult1~33  = \coordinate|Mult1~8_RESULTA_bus [25];
assign \coordinate|Mult1~34  = \coordinate|Mult1~8_RESULTA_bus [26];
assign \coordinate|Mult1~35  = \coordinate|Mult1~8_RESULTA_bus [27];
assign \coordinate|Mult1~36  = \coordinate|Mult1~8_RESULTA_bus [28];
assign \coordinate|Mult1~37  = \coordinate|Mult1~8_RESULTA_bus [29];
assign \coordinate|Mult1~38  = \coordinate|Mult1~8_RESULTA_bus [30];
assign \coordinate|Mult1~39  = \coordinate|Mult1~8_RESULTA_bus [31];
assign \coordinate|Mult1~40  = \coordinate|Mult1~8_RESULTA_bus [32];
assign \coordinate|Mult1~41  = \coordinate|Mult1~8_RESULTA_bus [33];
assign \coordinate|Mult1~42  = \coordinate|Mult1~8_RESULTA_bus [34];
assign \coordinate|Mult1~43  = \coordinate|Mult1~8_RESULTA_bus [35];
assign \coordinate|Mult1~44  = \coordinate|Mult1~8_RESULTA_bus [36];
assign \coordinate|Mult1~45  = \coordinate|Mult1~8_RESULTA_bus [37];
assign \coordinate|Mult1~46  = \coordinate|Mult1~8_RESULTA_bus [38];
assign \coordinate|Mult1~47  = \coordinate|Mult1~8_RESULTA_bus [39];
assign \coordinate|Mult1~48  = \coordinate|Mult1~8_RESULTA_bus [40];
assign \coordinate|Mult1~49  = \coordinate|Mult1~8_RESULTA_bus [41];
assign \coordinate|Mult1~50  = \coordinate|Mult1~8_RESULTA_bus [42];
assign \coordinate|Mult1~51  = \coordinate|Mult1~8_RESULTA_bus [43];
assign \coordinate|Mult1~52  = \coordinate|Mult1~8_RESULTA_bus [44];
assign \coordinate|Mult1~53  = \coordinate|Mult1~8_RESULTA_bus [45];
assign \coordinate|Mult1~54  = \coordinate|Mult1~8_RESULTA_bus [46];
assign \coordinate|Mult1~55  = \coordinate|Mult1~8_RESULTA_bus [47];
assign \coordinate|Mult1~56  = \coordinate|Mult1~8_RESULTA_bus [48];
assign \coordinate|Mult1~57  = \coordinate|Mult1~8_RESULTA_bus [49];
assign \coordinate|Mult1~58  = \coordinate|Mult1~8_RESULTA_bus [50];
assign \coordinate|Mult1~59  = \coordinate|Mult1~8_RESULTA_bus [51];
assign \coordinate|Mult1~60  = \coordinate|Mult1~8_RESULTA_bus [52];
assign \coordinate|Mult1~61  = \coordinate|Mult1~8_RESULTA_bus [53];
assign \coordinate|Mult1~62  = \coordinate|Mult1~8_RESULTA_bus [54];
assign \coordinate|Mult1~63  = \coordinate|Mult1~8_RESULTA_bus [55];
assign \coordinate|Mult1~64  = \coordinate|Mult1~8_RESULTA_bus [56];
assign \coordinate|Mult1~65  = \coordinate|Mult1~8_RESULTA_bus [57];
assign \coordinate|Mult1~66  = \coordinate|Mult1~8_RESULTA_bus [58];
assign \coordinate|Mult1~67  = \coordinate|Mult1~8_RESULTA_bus [59];
assign \coordinate|Mult1~68  = \coordinate|Mult1~8_RESULTA_bus [60];
assign \coordinate|Mult1~69  = \coordinate|Mult1~8_RESULTA_bus [61];
assign \coordinate|Mult1~70  = \coordinate|Mult1~8_RESULTA_bus [62];
assign \coordinate|Mult1~71  = \coordinate|Mult1~8_RESULTA_bus [63];

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \doutb[0]~output (
	.i(\bilinear_unit|data_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(doutb[0]),
	.obar());
// synopsys translate_off
defparam \doutb[0]~output .bus_hold = "false";
defparam \doutb[0]~output .open_drain_output = "false";
defparam \doutb[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N36
cyclonev_io_obuf \doutb[1]~output (
	.i(\bilinear_unit|data_o [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(doutb[1]),
	.obar());
// synopsys translate_off
defparam \doutb[1]~output .bus_hold = "false";
defparam \doutb[1]~output .open_drain_output = "false";
defparam \doutb[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \doutb[2]~output (
	.i(\bilinear_unit|data_o [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(doutb[2]),
	.obar());
// synopsys translate_off
defparam \doutb[2]~output .bus_hold = "false";
defparam \doutb[2]~output .open_drain_output = "false";
defparam \doutb[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N53
cyclonev_io_obuf \doutb[3]~output (
	.i(\bilinear_unit|data_o [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(doutb[3]),
	.obar());
// synopsys translate_off
defparam \doutb[3]~output .bus_hold = "false";
defparam \doutb[3]~output .open_drain_output = "false";
defparam \doutb[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N36
cyclonev_io_obuf \doutb[4]~output (
	.i(\bilinear_unit|data_o [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(doutb[4]),
	.obar());
// synopsys translate_off
defparam \doutb[4]~output .bus_hold = "false";
defparam \doutb[4]~output .open_drain_output = "false";
defparam \doutb[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N2
cyclonev_io_obuf \doutb[5]~output (
	.i(\bilinear_unit|data_o [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(doutb[5]),
	.obar());
// synopsys translate_off
defparam \doutb[5]~output .bus_hold = "false";
defparam \doutb[5]~output .open_drain_output = "false";
defparam \doutb[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N19
cyclonev_io_obuf \doutb[6]~output (
	.i(\bilinear_unit|data_o [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(doutb[6]),
	.obar());
// synopsys translate_off
defparam \doutb[6]~output .bus_hold = "false";
defparam \doutb[6]~output .open_drain_output = "false";
defparam \doutb[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \doutb[7]~output (
	.i(\bilinear_unit|data_o [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(doutb[7]),
	.obar());
// synopsys translate_off
defparam \doutb[7]~output .bus_hold = "false";
defparam \doutb[7]~output .open_drain_output = "false";
defparam \doutb[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N30
cyclonev_lcell_comb \coordinate|Add1~13 (
// Equation(s):
// \coordinate|Add1~13_sumout  = SUM(( \coordinate|pos_x [0] ) + ( VCC ) + ( !VCC ))
// \coordinate|Add1~14  = CARRY(( \coordinate|pos_x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|pos_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add1~13_sumout ),
	.cout(\coordinate|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add1~13 .extended_lut = "off";
defparam \coordinate|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \coordinate|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N0
cyclonev_lcell_comb \coordinate|Equal1~0 (
// Equation(s):
// \coordinate|Equal1~0_combout  = ( \coordinate|pos_x [4] & ( (\coordinate|pos_x [7] & (\coordinate|pos_x [6] & (\coordinate|pos_x [5] & \coordinate|pos_x [3]))) ) )

	.dataa(!\coordinate|pos_x [7]),
	.datab(!\coordinate|pos_x [6]),
	.datac(!\coordinate|pos_x [5]),
	.datad(!\coordinate|pos_x [3]),
	.datae(gnd),
	.dataf(!\coordinate|pos_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Equal1~0 .extended_lut = "off";
defparam \coordinate|Equal1~0 .lut_mask = 64'h0000000000010001;
defparam \coordinate|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N51
cyclonev_lcell_comb \coordinate|Add1~17 (
// Equation(s):
// \coordinate|Add1~17_sumout  = SUM(( \coordinate|pos_x [7] ) + ( GND ) + ( \coordinate|Add1~22  ))
// \coordinate|Add1~18  = CARRY(( \coordinate|pos_x [7] ) + ( GND ) + ( \coordinate|Add1~22  ))

	.dataa(!\coordinate|pos_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add1~17_sumout ),
	.cout(\coordinate|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add1~17 .extended_lut = "off";
defparam \coordinate|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \coordinate|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N54
cyclonev_lcell_comb \coordinate|Add1~37 (
// Equation(s):
// \coordinate|Add1~37_sumout  = SUM(( \coordinate|pos_x [8] ) + ( GND ) + ( \coordinate|Add1~18  ))
// \coordinate|Add1~38  = CARRY(( \coordinate|pos_x [8] ) + ( GND ) + ( \coordinate|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|pos_x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add1~37_sumout ),
	.cout(\coordinate|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add1~37 .extended_lut = "off";
defparam \coordinate|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \coordinate|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N15
cyclonev_lcell_comb \coordinate|cnt~0 (
// Equation(s):
// \coordinate|cnt~0_combout  = (!\coordinate|cnt [0]) # (\coordinate|cnt [1])

	.dataa(gnd),
	.datab(!\coordinate|cnt [1]),
	.datac(gnd),
	.datad(!\coordinate|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|cnt~0 .extended_lut = "off";
defparam \coordinate|cnt~0 .lut_mask = 64'hFF33FF33FF33FF33;
defparam \coordinate|cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N16
dffeas \coordinate|cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|cnt[0] .is_wysiwyg = "true";
defparam \coordinate|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N24
cyclonev_lcell_comb \coordinate|cnt[1]~1 (
// Equation(s):
// \coordinate|cnt[1]~1_combout  = ( \coordinate|cnt [0] ) # ( !\coordinate|cnt [0] & ( \coordinate|cnt [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|cnt [1]),
	.datae(gnd),
	.dataf(!\coordinate|cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|cnt[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|cnt[1]~1 .extended_lut = "off";
defparam \coordinate|cnt[1]~1 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \coordinate|cnt[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N25
dffeas \coordinate|cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|cnt[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|cnt[1] .is_wysiwyg = "true";
defparam \coordinate|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N12
cyclonev_lcell_comb \coordinate|Equal0~0 (
// Equation(s):
// \coordinate|Equal0~0_combout  = ( \coordinate|cnt [0] & ( \coordinate|cnt [1] ) )

	.dataa(gnd),
	.datab(!\coordinate|cnt [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Equal0~0 .extended_lut = "off";
defparam \coordinate|Equal0~0 .lut_mask = 64'h0000000033333333;
defparam \coordinate|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N13
dffeas \coordinate|rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|rst .is_wysiwyg = "true";
defparam \coordinate|rst .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N57
cyclonev_lcell_comb \coordinate|pos_y[0]~0 (
// Equation(s):
// \coordinate|pos_y[0]~0_combout  = ( !\coordinate|pos_y [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\coordinate|pos_y [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|pos_y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|pos_y[0]~0 .extended_lut = "off";
defparam \coordinate|pos_y[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \coordinate|pos_y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N59
dffeas \coordinate|pos_y[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|pos_y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coordinate|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_y[0] .is_wysiwyg = "true";
defparam \coordinate|pos_y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N30
cyclonev_lcell_comb \coordinate|Add2~25 (
// Equation(s):
// \coordinate|Add2~25_sumout  = SUM(( \coordinate|pos_y [0] ) + ( \coordinate|pos_y [1] ) + ( !VCC ))
// \coordinate|Add2~26  = CARRY(( \coordinate|pos_y [0] ) + ( \coordinate|pos_y [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\coordinate|pos_y [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|pos_y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add2~25_sumout ),
	.cout(\coordinate|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add2~25 .extended_lut = "off";
defparam \coordinate|Add2~25 .lut_mask = 64'h0000FF0000003333;
defparam \coordinate|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N53
dffeas \coordinate|pos_y[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|Add2~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coordinate|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_y[1] .is_wysiwyg = "true";
defparam \coordinate|pos_y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N33
cyclonev_lcell_comb \coordinate|Add2~21 (
// Equation(s):
// \coordinate|Add2~21_sumout  = SUM(( \coordinate|pos_y [2] ) + ( GND ) + ( \coordinate|Add2~26  ))
// \coordinate|Add2~22  = CARRY(( \coordinate|pos_y [2] ) + ( GND ) + ( \coordinate|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|pos_y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add2~21_sumout ),
	.cout(\coordinate|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add2~21 .extended_lut = "off";
defparam \coordinate|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coordinate|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N59
dffeas \coordinate|pos_y[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|Add2~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coordinate|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_y[2] .is_wysiwyg = "true";
defparam \coordinate|pos_y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N36
cyclonev_lcell_comb \coordinate|Add2~5 (
// Equation(s):
// \coordinate|Add2~5_sumout  = SUM(( \coordinate|pos_y [3] ) + ( GND ) + ( \coordinate|Add2~22  ))
// \coordinate|Add2~6  = CARRY(( \coordinate|pos_y [3] ) + ( GND ) + ( \coordinate|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|pos_y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add2~5_sumout ),
	.cout(\coordinate|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add2~5 .extended_lut = "off";
defparam \coordinate|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coordinate|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N47
dffeas \coordinate|pos_y[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coordinate|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_y[3] .is_wysiwyg = "true";
defparam \coordinate|pos_y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N39
cyclonev_lcell_comb \coordinate|Add2~1 (
// Equation(s):
// \coordinate|Add2~1_sumout  = SUM(( \coordinate|pos_y [4] ) + ( GND ) + ( \coordinate|Add2~6  ))
// \coordinate|Add2~2  = CARRY(( \coordinate|pos_y [4] ) + ( GND ) + ( \coordinate|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|pos_y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add2~1_sumout ),
	.cout(\coordinate|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add2~1 .extended_lut = "off";
defparam \coordinate|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \coordinate|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N50
dffeas \coordinate|pos_y[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coordinate|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_y[4] .is_wysiwyg = "true";
defparam \coordinate|pos_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N42
cyclonev_lcell_comb \coordinate|Add2~17 (
// Equation(s):
// \coordinate|Add2~17_sumout  = SUM(( \coordinate|pos_y [5] ) + ( GND ) + ( \coordinate|Add2~2  ))
// \coordinate|Add2~18  = CARRY(( \coordinate|pos_y [5] ) + ( GND ) + ( \coordinate|Add2~2  ))

	.dataa(gnd),
	.datab(!\coordinate|pos_y [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add2~17_sumout ),
	.cout(\coordinate|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add2~17 .extended_lut = "off";
defparam \coordinate|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \coordinate|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N44
dffeas \coordinate|pos_y[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|Add2~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coordinate|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_y[5] .is_wysiwyg = "true";
defparam \coordinate|pos_y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N45
cyclonev_lcell_comb \coordinate|Add2~13 (
// Equation(s):
// \coordinate|Add2~13_sumout  = SUM(( \coordinate|pos_y [6] ) + ( GND ) + ( \coordinate|Add2~18  ))
// \coordinate|Add2~14  = CARRY(( \coordinate|pos_y [6] ) + ( GND ) + ( \coordinate|Add2~18  ))

	.dataa(!\coordinate|pos_y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add2~13_sumout ),
	.cout(\coordinate|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add2~13 .extended_lut = "off";
defparam \coordinate|Add2~13 .lut_mask = 64'h0000FFFF00005555;
defparam \coordinate|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N41
dffeas \coordinate|pos_y[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|Add2~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coordinate|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_y[6] .is_wysiwyg = "true";
defparam \coordinate|pos_y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N48
cyclonev_lcell_comb \coordinate|Add2~9 (
// Equation(s):
// \coordinate|Add2~9_sumout  = SUM(( \coordinate|pos_y [7] ) + ( GND ) + ( \coordinate|Add2~14  ))
// \coordinate|Add2~10  = CARRY(( \coordinate|pos_y [7] ) + ( GND ) + ( \coordinate|Add2~14  ))

	.dataa(gnd),
	.datab(!\coordinate|pos_y [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add2~9_sumout ),
	.cout(\coordinate|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add2~9 .extended_lut = "off";
defparam \coordinate|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \coordinate|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N38
dffeas \coordinate|pos_y[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|Add2~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coordinate|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_y[7] .is_wysiwyg = "true";
defparam \coordinate|pos_y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N51
cyclonev_lcell_comb \coordinate|Add2~33 (
// Equation(s):
// \coordinate|Add2~33_sumout  = SUM(( \coordinate|pos_y [8] ) + ( GND ) + ( \coordinate|Add2~10  ))
// \coordinate|Add2~34  = CARRY(( \coordinate|pos_y [8] ) + ( GND ) + ( \coordinate|Add2~10  ))

	.dataa(!\coordinate|pos_y [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add2~33_sumout ),
	.cout(\coordinate|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add2~33 .extended_lut = "off";
defparam \coordinate|Add2~33 .lut_mask = 64'h0000FFFF00005555;
defparam \coordinate|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y39_N23
dffeas \coordinate|pos_y[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|Add2~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\coordinate|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_y[8] .is_wysiwyg = "true";
defparam \coordinate|pos_y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N54
cyclonev_lcell_comb \coordinate|Add2~29 (
// Equation(s):
// \coordinate|Add2~29_sumout  = SUM(( \coordinate|pos_y [9] ) + ( GND ) + ( \coordinate|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|pos_y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add2~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add2~29 .extended_lut = "off";
defparam \coordinate|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \coordinate|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N55
dffeas \coordinate|pos_y[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\coordinate|Equal1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_y[9] .is_wysiwyg = "true";
defparam \coordinate|pos_y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N24
cyclonev_lcell_comb \coordinate|always7~1 (
// Equation(s):
// \coordinate|always7~1_combout  = ( \coordinate|pos_y [2] & ( \coordinate|pos_y [1] & ( (!\coordinate|pos_y [8] & (!\coordinate|pos_y [9] & !\coordinate|pos_x [0])) ) ) )

	.dataa(!\coordinate|pos_y [8]),
	.datab(!\coordinate|pos_y [9]),
	.datac(!\coordinate|pos_x [0]),
	.datad(gnd),
	.datae(!\coordinate|pos_y [2]),
	.dataf(!\coordinate|pos_y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|always7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|always7~1 .extended_lut = "off";
defparam \coordinate|always7~1 .lut_mask = 64'h0000000000008080;
defparam \coordinate|always7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N57
cyclonev_lcell_comb \coordinate|Add1~33 (
// Equation(s):
// \coordinate|Add1~33_sumout  = SUM(( \coordinate|pos_x [9] ) + ( GND ) + ( \coordinate|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|pos_x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add1~33 .extended_lut = "off";
defparam \coordinate|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \coordinate|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N58
dffeas \coordinate|pos_x[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\coordinate|Equal1~1_combout ),
	.sload(gnd),
	.ena(\coordinate|current_state.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_x[9] .is_wysiwyg = "true";
defparam \coordinate|pos_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N9
cyclonev_lcell_comb \coordinate|Equal1~2 (
// Equation(s):
// \coordinate|Equal1~2_combout  = ( \coordinate|pos_x [1] & ( (!\coordinate|pos_x [9] & (!\coordinate|pos_x [8] & (\coordinate|pos_x [2] & \coordinate|Equal1~0_combout ))) ) )

	.dataa(!\coordinate|pos_x [9]),
	.datab(!\coordinate|pos_x [8]),
	.datac(!\coordinate|pos_x [2]),
	.datad(!\coordinate|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\coordinate|pos_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Equal1~2 .extended_lut = "off";
defparam \coordinate|Equal1~2 .lut_mask = 64'h0000000000080008;
defparam \coordinate|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N6
cyclonev_lcell_comb \coordinate|always7~0 (
// Equation(s):
// \coordinate|always7~0_combout  = ( \coordinate|pos_y [5] & ( (\coordinate|pos_y [7] & (\coordinate|pos_y [6] & \coordinate|pos_y [0])) ) )

	.dataa(gnd),
	.datab(!\coordinate|pos_y [7]),
	.datac(!\coordinate|pos_y [6]),
	.datad(!\coordinate|pos_y [0]),
	.datae(!\coordinate|pos_y [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|always7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|always7~0 .extended_lut = "off";
defparam \coordinate|always7~0 .lut_mask = 64'h0000000300000003;
defparam \coordinate|always7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N15
cyclonev_lcell_comb \coordinate|always7~2 (
// Equation(s):
// \coordinate|always7~2_combout  = ( \coordinate|Equal1~2_combout  & ( \coordinate|always7~0_combout  & ( (\coordinate|always7~1_combout  & (\coordinate|pos_y [4] & \coordinate|pos_y [3])) ) ) )

	.dataa(!\coordinate|always7~1_combout ),
	.datab(gnd),
	.datac(!\coordinate|pos_y [4]),
	.datad(!\coordinate|pos_y [3]),
	.datae(!\coordinate|Equal1~2_combout ),
	.dataf(!\coordinate|always7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|always7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|always7~2 .extended_lut = "off";
defparam \coordinate|always7~2 .lut_mask = 64'h0000000000000005;
defparam \coordinate|always7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N16
dffeas \coordinate|finish (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|always7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|finish~q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|finish .is_wysiwyg = "true";
defparam \coordinate|finish .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N21
cyclonev_lcell_comb \coordinate|current_state~6 (
// Equation(s):
// \coordinate|current_state~6_combout  = ( \coordinate|current_state.START~q  & ( (\coordinate|rst~q  & !\coordinate|finish~q ) ) ) # ( !\coordinate|current_state.START~q  & ( (\coordinate|rst~q  & \start~input_o ) ) )

	.dataa(!\coordinate|rst~q ),
	.datab(!\start~input_o ),
	.datac(!\coordinate|finish~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|current_state.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|current_state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|current_state~6 .extended_lut = "off";
defparam \coordinate|current_state~6 .lut_mask = 64'h1111111150505050;
defparam \coordinate|current_state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N23
dffeas \coordinate|current_state.IDLE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|current_state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|current_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|current_state.IDLE .is_wysiwyg = "true";
defparam \coordinate|current_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N18
cyclonev_lcell_comb \coordinate|current_state~5 (
// Equation(s):
// \coordinate|current_state~5_combout  = ( \coordinate|finish~q  & ( (\coordinate|rst~q  & (\start~input_o  & !\coordinate|current_state.IDLE~q )) ) ) # ( !\coordinate|finish~q  & ( (\coordinate|rst~q  & (((\start~input_o  & 
// !\coordinate|current_state.IDLE~q )) # (\coordinate|current_state.START~q ))) ) )

	.dataa(!\coordinate|rst~q ),
	.datab(!\start~input_o ),
	.datac(!\coordinate|current_state.IDLE~q ),
	.datad(!\coordinate|current_state.START~q ),
	.datae(gnd),
	.dataf(!\coordinate|finish~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|current_state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|current_state~5 .extended_lut = "off";
defparam \coordinate|current_state~5 .lut_mask = 64'h1055105510101010;
defparam \coordinate|current_state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N20
dffeas \coordinate|current_state.START (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|current_state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|current_state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|current_state.START .is_wysiwyg = "true";
defparam \coordinate|current_state.START .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y37_N55
dffeas \coordinate|pos_x[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\coordinate|Equal1~1_combout ),
	.sload(gnd),
	.ena(\coordinate|current_state.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_x[8] .is_wysiwyg = "true";
defparam \coordinate|pos_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N18
cyclonev_lcell_comb \coordinate|Equal1~1 (
// Equation(s):
// \coordinate|Equal1~1_combout  = ( \coordinate|pos_x [1] & ( !\coordinate|pos_x [9] & ( (\coordinate|Equal1~0_combout  & (\coordinate|pos_x [2] & (\coordinate|pos_x [0] & !\coordinate|pos_x [8]))) ) ) )

	.dataa(!\coordinate|Equal1~0_combout ),
	.datab(!\coordinate|pos_x [2]),
	.datac(!\coordinate|pos_x [0]),
	.datad(!\coordinate|pos_x [8]),
	.datae(!\coordinate|pos_x [1]),
	.dataf(!\coordinate|pos_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Equal1~1 .extended_lut = "off";
defparam \coordinate|Equal1~1 .lut_mask = 64'h0000010000000000;
defparam \coordinate|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N2
dffeas \coordinate|pos_x[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\coordinate|Equal1~1_combout ),
	.sload(vcc),
	.ena(\coordinate|current_state.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_x[0] .is_wysiwyg = "true";
defparam \coordinate|pos_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N33
cyclonev_lcell_comb \coordinate|Add1~29 (
// Equation(s):
// \coordinate|Add1~29_sumout  = SUM(( \coordinate|pos_x [1] ) + ( GND ) + ( \coordinate|Add1~14  ))
// \coordinate|Add1~30  = CARRY(( \coordinate|pos_x [1] ) + ( GND ) + ( \coordinate|Add1~14  ))

	.dataa(!\coordinate|pos_x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add1~29_sumout ),
	.cout(\coordinate|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add1~29 .extended_lut = "off";
defparam \coordinate|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \coordinate|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N8
dffeas \coordinate|pos_x[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\coordinate|Equal1~1_combout ),
	.sload(vcc),
	.ena(\coordinate|current_state.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_x[1] .is_wysiwyg = "true";
defparam \coordinate|pos_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N36
cyclonev_lcell_comb \coordinate|Add1~25 (
// Equation(s):
// \coordinate|Add1~25_sumout  = SUM(( \coordinate|pos_x [2] ) + ( GND ) + ( \coordinate|Add1~30  ))
// \coordinate|Add1~26  = CARRY(( \coordinate|pos_x [2] ) + ( GND ) + ( \coordinate|Add1~30  ))

	.dataa(gnd),
	.datab(!\coordinate|pos_x [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add1~25_sumout ),
	.cout(\coordinate|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add1~25 .extended_lut = "off";
defparam \coordinate|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \coordinate|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N49
dffeas \coordinate|pos_x[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\coordinate|Equal1~1_combout ),
	.sload(vcc),
	.ena(\coordinate|current_state.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_x[2] .is_wysiwyg = "true";
defparam \coordinate|pos_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N39
cyclonev_lcell_comb \coordinate|Add1~5 (
// Equation(s):
// \coordinate|Add1~5_sumout  = SUM(( \coordinate|pos_x [3] ) + ( GND ) + ( \coordinate|Add1~26  ))
// \coordinate|Add1~6  = CARRY(( \coordinate|pos_x [3] ) + ( GND ) + ( \coordinate|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|pos_x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add1~5_sumout ),
	.cout(\coordinate|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add1~5 .extended_lut = "off";
defparam \coordinate|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \coordinate|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N40
dffeas \coordinate|pos_x[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\coordinate|Equal1~1_combout ),
	.sload(gnd),
	.ena(\coordinate|current_state.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_x[3] .is_wysiwyg = "true";
defparam \coordinate|pos_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N42
cyclonev_lcell_comb \coordinate|Add1~9 (
// Equation(s):
// \coordinate|Add1~9_sumout  = SUM(( \coordinate|pos_x [4] ) + ( GND ) + ( \coordinate|Add1~6  ))
// \coordinate|Add1~10  = CARRY(( \coordinate|pos_x [4] ) + ( GND ) + ( \coordinate|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|pos_x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add1~9_sumout ),
	.cout(\coordinate|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add1~9 .extended_lut = "off";
defparam \coordinate|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \coordinate|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N44
dffeas \coordinate|pos_x[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\coordinate|Equal1~1_combout ),
	.sload(gnd),
	.ena(\coordinate|current_state.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_x[4] .is_wysiwyg = "true";
defparam \coordinate|pos_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N45
cyclonev_lcell_comb \coordinate|Add1~1 (
// Equation(s):
// \coordinate|Add1~1_sumout  = SUM(( \coordinate|pos_x [5] ) + ( GND ) + ( \coordinate|Add1~10  ))
// \coordinate|Add1~2  = CARRY(( \coordinate|pos_x [5] ) + ( GND ) + ( \coordinate|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|pos_x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add1~1_sumout ),
	.cout(\coordinate|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add1~1 .extended_lut = "off";
defparam \coordinate|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \coordinate|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N47
dffeas \coordinate|pos_x[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\coordinate|Equal1~1_combout ),
	.sload(gnd),
	.ena(\coordinate|current_state.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_x[5] .is_wysiwyg = "true";
defparam \coordinate|pos_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N48
cyclonev_lcell_comb \coordinate|Add1~21 (
// Equation(s):
// \coordinate|Add1~21_sumout  = SUM(( \coordinate|pos_x [6] ) + ( GND ) + ( \coordinate|Add1~2  ))
// \coordinate|Add1~22  = CARRY(( \coordinate|pos_x [6] ) + ( GND ) + ( \coordinate|Add1~2  ))

	.dataa(gnd),
	.datab(!\coordinate|pos_x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add1~21_sumout ),
	.cout(\coordinate|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add1~21 .extended_lut = "off";
defparam \coordinate|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \coordinate|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N44
dffeas \coordinate|pos_x[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\coordinate|Equal1~1_combout ),
	.sload(vcc),
	.ena(\coordinate|current_state.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_x[6] .is_wysiwyg = "true";
defparam \coordinate|pos_x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y37_N13
dffeas \coordinate|pos_x[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\coordinate|Equal1~1_combout ),
	.sload(vcc),
	.ena(\coordinate|current_state.START~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|pos_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|pos_x[7] .is_wysiwyg = "true";
defparam \coordinate|pos_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N3
cyclonev_lcell_comb \coordinate|Equal4~0 (
// Equation(s):
// \coordinate|Equal4~0_combout  = (!\coordinate|pos_x [7] & (!\coordinate|pos_x [6] & (!\coordinate|pos_x [4] & !\coordinate|pos_x [0])))

	.dataa(!\coordinate|pos_x [7]),
	.datab(!\coordinate|pos_x [6]),
	.datac(!\coordinate|pos_x [4]),
	.datad(!\coordinate|pos_x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Equal4~0 .extended_lut = "off";
defparam \coordinate|Equal4~0 .lut_mask = 64'h8000800080008000;
defparam \coordinate|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N6
cyclonev_lcell_comb \coordinate|Equal4~1 (
// Equation(s):
// \coordinate|Equal4~1_combout  = ( !\coordinate|pos_x [2] & ( (!\coordinate|pos_x [8] & (!\coordinate|pos_x [9] & !\coordinate|pos_x [1])) ) )

	.dataa(gnd),
	.datab(!\coordinate|pos_x [8]),
	.datac(!\coordinate|pos_x [9]),
	.datad(!\coordinate|pos_x [1]),
	.datae(gnd),
	.dataf(!\coordinate|pos_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Equal4~1 .extended_lut = "off";
defparam \coordinate|Equal4~1 .lut_mask = 64'hC000C00000000000;
defparam \coordinate|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N27
cyclonev_lcell_comb \coordinate|Equal4~2 (
// Equation(s):
// \coordinate|Equal4~2_combout  = (\coordinate|Equal4~0_combout  & (!\coordinate|pos_x [3] & (!\coordinate|pos_x [5] & \coordinate|Equal4~1_combout )))

	.dataa(!\coordinate|Equal4~0_combout ),
	.datab(!\coordinate|pos_x [3]),
	.datac(!\coordinate|pos_x [5]),
	.datad(!\coordinate|Equal4~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Equal4~2 .extended_lut = "off";
defparam \coordinate|Equal4~2 .lut_mask = 64'h0040004000400040;
defparam \coordinate|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y37_N0
cyclonev_mac \coordinate|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax(27'b000000000000000000000000000),
	.ay({\coordinate|pos_x [8],\coordinate|pos_x [7],\coordinate|pos_x [6],\coordinate|pos_x [5],\coordinate|pos_x [4],\coordinate|pos_x [3],\coordinate|pos_x [2],\coordinate|pos_x [1],\coordinate|pos_x [0],gnd}),
	.az({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc}),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela({gnd,gnd,gnd}),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\coordinate|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \coordinate|Mult0~8 .accumulate_clock = "none";
defparam \coordinate|Mult0~8 .ax_clock = "none";
defparam \coordinate|Mult0~8 .ay_scan_in_clock = "none";
defparam \coordinate|Mult0~8 .ay_scan_in_width = 10;
defparam \coordinate|Mult0~8 .ay_use_scan_in = "false";
defparam \coordinate|Mult0~8 .az_clock = "none";
defparam \coordinate|Mult0~8 .az_width = 10;
defparam \coordinate|Mult0~8 .bx_clock = "none";
defparam \coordinate|Mult0~8 .by_clock = "none";
defparam \coordinate|Mult0~8 .by_use_scan_in = "false";
defparam \coordinate|Mult0~8 .bz_clock = "none";
defparam \coordinate|Mult0~8 .coef_a_0 = 100;
defparam \coordinate|Mult0~8 .coef_a_1 = 0;
defparam \coordinate|Mult0~8 .coef_a_2 = 0;
defparam \coordinate|Mult0~8 .coef_a_3 = 0;
defparam \coordinate|Mult0~8 .coef_a_4 = 0;
defparam \coordinate|Mult0~8 .coef_a_5 = 0;
defparam \coordinate|Mult0~8 .coef_a_6 = 0;
defparam \coordinate|Mult0~8 .coef_a_7 = 0;
defparam \coordinate|Mult0~8 .coef_b_0 = 0;
defparam \coordinate|Mult0~8 .coef_b_1 = 0;
defparam \coordinate|Mult0~8 .coef_b_2 = 0;
defparam \coordinate|Mult0~8 .coef_b_3 = 0;
defparam \coordinate|Mult0~8 .coef_b_4 = 0;
defparam \coordinate|Mult0~8 .coef_b_5 = 0;
defparam \coordinate|Mult0~8 .coef_b_6 = 0;
defparam \coordinate|Mult0~8 .coef_b_7 = 0;
defparam \coordinate|Mult0~8 .coef_sel_a_clock = "none";
defparam \coordinate|Mult0~8 .coef_sel_b_clock = "none";
defparam \coordinate|Mult0~8 .delay_scan_out_ay = "false";
defparam \coordinate|Mult0~8 .delay_scan_out_by = "false";
defparam \coordinate|Mult0~8 .enable_double_accum = "false";
defparam \coordinate|Mult0~8 .load_const_clock = "none";
defparam \coordinate|Mult0~8 .load_const_value = 0;
defparam \coordinate|Mult0~8 .mode_sub_location = 0;
defparam \coordinate|Mult0~8 .negate_clock = "none";
defparam \coordinate|Mult0~8 .operand_source_max = "coef";
defparam \coordinate|Mult0~8 .operand_source_may = "preadder";
defparam \coordinate|Mult0~8 .operand_source_mbx = "input";
defparam \coordinate|Mult0~8 .operand_source_mby = "input";
defparam \coordinate|Mult0~8 .operation_mode = "m18x18_full";
defparam \coordinate|Mult0~8 .output_clock = "none";
defparam \coordinate|Mult0~8 .preadder_subtract_a = "false";
defparam \coordinate|Mult0~8 .preadder_subtract_b = "false";
defparam \coordinate|Mult0~8 .result_a_width = 64;
defparam \coordinate|Mult0~8 .signed_max = "false";
defparam \coordinate|Mult0~8 .signed_may = "false";
defparam \coordinate|Mult0~8 .signed_mbx = "false";
defparam \coordinate|Mult0~8 .signed_mby = "false";
defparam \coordinate|Mult0~8 .sub_clock = "none";
defparam \coordinate|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N39
cyclonev_lcell_comb \coordinate|LessThan0~0 (
// Equation(s):
// \coordinate|LessThan0~0_combout  = ( !\coordinate|Mult0~13  & ( !\coordinate|Mult0~9  & ( (!\coordinate|Mult0~11  & (!\coordinate|Mult0~12  & (!\coordinate|Mult0~10  & !\coordinate|Mult0~8_resulta ))) ) ) )

	.dataa(!\coordinate|Mult0~11 ),
	.datab(!\coordinate|Mult0~12 ),
	.datac(!\coordinate|Mult0~10 ),
	.datad(!\coordinate|Mult0~8_resulta ),
	.datae(!\coordinate|Mult0~13 ),
	.dataf(!\coordinate|Mult0~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|LessThan0~0 .extended_lut = "off";
defparam \coordinate|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \coordinate|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N18
cyclonev_lcell_comb \coordinate|LessThan0~1 (
// Equation(s):
// \coordinate|LessThan0~1_combout  = ( !\coordinate|Mult0~18  & ( !\coordinate|Mult0~17  & ( (!\coordinate|Mult0~20  & (!\coordinate|Mult0~22  & (!\coordinate|Mult0~21  & !\coordinate|Mult0~19 ))) ) ) )

	.dataa(!\coordinate|Mult0~20 ),
	.datab(!\coordinate|Mult0~22 ),
	.datac(!\coordinate|Mult0~21 ),
	.datad(!\coordinate|Mult0~19 ),
	.datae(!\coordinate|Mult0~18 ),
	.dataf(!\coordinate|Mult0~17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|LessThan0~1 .extended_lut = "off";
defparam \coordinate|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \coordinate|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N6
cyclonev_lcell_comb \coordinate|LessThan0~2 (
// Equation(s):
// \coordinate|LessThan0~2_combout  = ( !\coordinate|Mult0~24  & ( (!\coordinate|Mult0~23  & (!\coordinate|Mult0~25  & !\coordinate|Mult0~26 )) ) )

	.dataa(gnd),
	.datab(!\coordinate|Mult0~23 ),
	.datac(!\coordinate|Mult0~25 ),
	.datad(!\coordinate|Mult0~26 ),
	.datae(gnd),
	.dataf(!\coordinate|Mult0~24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|LessThan0~2 .extended_lut = "off";
defparam \coordinate|LessThan0~2 .lut_mask = 64'hC000C00000000000;
defparam \coordinate|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N54
cyclonev_lcell_comb \coordinate|LessThan0~3 (
// Equation(s):
// \coordinate|LessThan0~3_combout  = ( \coordinate|Mult0~16  & ( \coordinate|LessThan0~2_combout  & ( (!\coordinate|Mult0~14  & (\coordinate|LessThan0~0_combout  & (\coordinate|LessThan0~1_combout  & !\coordinate|Mult0~15 ))) ) ) ) # ( !\coordinate|Mult0~16 
//  & ( \coordinate|LessThan0~2_combout  & ( \coordinate|LessThan0~1_combout  ) ) )

	.dataa(!\coordinate|Mult0~14 ),
	.datab(!\coordinate|LessThan0~0_combout ),
	.datac(!\coordinate|LessThan0~1_combout ),
	.datad(!\coordinate|Mult0~15 ),
	.datae(!\coordinate|Mult0~16 ),
	.dataf(!\coordinate|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|LessThan0~3 .extended_lut = "off";
defparam \coordinate|LessThan0~3 .lut_mask = 64'h000000000F0F0200;
defparam \coordinate|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N0
cyclonev_lcell_comb \coordinate|Add6~1 (
// Equation(s):
// \coordinate|Add6~1_sumout  = SUM(( !\coordinate|Mult0~8_resulta  ) + ( VCC ) + ( !VCC ))
// \coordinate|Add6~2  = CARRY(( !\coordinate|Mult0~8_resulta  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~8_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~1_sumout ),
	.cout(\coordinate|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~1 .extended_lut = "off";
defparam \coordinate|Add6~1 .lut_mask = 64'h000000000000FF00;
defparam \coordinate|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N0
cyclonev_lcell_comb \coordinate|src_x~0 (
// Equation(s):
// \coordinate|src_x~0_combout  = ( \coordinate|Add6~1_sumout  & ( (\coordinate|LessThan0~3_combout ) # (\coordinate|Mult0~8_resulta ) ) ) # ( !\coordinate|Add6~1_sumout  & ( (\coordinate|Mult0~8_resulta  & !\coordinate|LessThan0~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult0~8_resulta ),
	.datad(!\coordinate|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\coordinate|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~0 .extended_lut = "off";
defparam \coordinate|src_x~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \coordinate|src_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N36
cyclonev_lcell_comb \coordinate|src_x[0]~SCLR_LUT (
// Equation(s):
// \coordinate|src_x[0]~SCLR_LUT_combout  = ( \coordinate|src_x~0_combout  & ( !\coordinate|Equal4~2_combout  ) )

	.dataa(gnd),
	.datab(!\coordinate|Equal4~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_x~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[0]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_x[0]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \coordinate|src_x[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N3
cyclonev_lcell_comb \coordinate|Add6~5 (
// Equation(s):
// \coordinate|Add6~5_sumout  = SUM(( !\coordinate|Mult0~9  ) + ( GND ) + ( \coordinate|Add6~2  ))
// \coordinate|Add6~6  = CARRY(( !\coordinate|Mult0~9  ) + ( GND ) + ( \coordinate|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~5_sumout ),
	.cout(\coordinate|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~5 .extended_lut = "off";
defparam \coordinate|Add6~5 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N33
cyclonev_lcell_comb \coordinate|src_x~1 (
// Equation(s):
// \coordinate|src_x~1_combout  = ( \coordinate|Add6~5_sumout  & ( (\coordinate|LessThan0~3_combout ) # (\coordinate|Mult0~9 ) ) ) # ( !\coordinate|Add6~5_sumout  & ( (\coordinate|Mult0~9  & !\coordinate|LessThan0~3_combout ) ) )

	.dataa(!\coordinate|Mult0~9 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\coordinate|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~1 .extended_lut = "off";
defparam \coordinate|src_x~1 .lut_mask = 64'h5500550055FF55FF;
defparam \coordinate|src_x~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N51
cyclonev_lcell_comb \coordinate|src_x[1]~SCLR_LUT (
// Equation(s):
// \coordinate|src_x[1]~SCLR_LUT_combout  = ( !\coordinate|Equal4~2_combout  & ( \coordinate|src_x~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\coordinate|Equal4~2_combout ),
	.dataf(!\coordinate|src_x~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[1]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_x[1]~SCLR_LUT .lut_mask = 64'h00000000FFFF0000;
defparam \coordinate|src_x[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N6
cyclonev_lcell_comb \coordinate|Add6~9 (
// Equation(s):
// \coordinate|Add6~9_sumout  = SUM(( !\coordinate|Mult0~10  ) + ( GND ) + ( \coordinate|Add6~6  ))
// \coordinate|Add6~10  = CARRY(( !\coordinate|Mult0~10  ) + ( GND ) + ( \coordinate|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~9_sumout ),
	.cout(\coordinate|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~9 .extended_lut = "off";
defparam \coordinate|Add6~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N33
cyclonev_lcell_comb \coordinate|src_x~2 (
// Equation(s):
// \coordinate|src_x~2_combout  = ( \coordinate|Add6~9_sumout  & ( ((\coordinate|LessThan0~3_combout ) # (\coordinate|Mult0~10 )) # (\coordinate|Equal4~2_combout ) ) ) # ( !\coordinate|Add6~9_sumout  & ( ((\coordinate|Mult0~10  & 
// !\coordinate|LessThan0~3_combout )) # (\coordinate|Equal4~2_combout ) ) )

	.dataa(gnd),
	.datab(!\coordinate|Equal4~2_combout ),
	.datac(!\coordinate|Mult0~10 ),
	.datad(!\coordinate|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\coordinate|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~2 .extended_lut = "off";
defparam \coordinate|src_x~2 .lut_mask = 64'h3F333F333FFF3FFF;
defparam \coordinate|src_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N9
cyclonev_lcell_comb \coordinate|Add6~13 (
// Equation(s):
// \coordinate|Add6~13_sumout  = SUM(( !\coordinate|Mult0~11  ) + ( GND ) + ( \coordinate|Add6~10  ))
// \coordinate|Add6~14  = CARRY(( !\coordinate|Mult0~11  ) + ( GND ) + ( \coordinate|Add6~10  ))

	.dataa(!\coordinate|Mult0~11 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~13_sumout ),
	.cout(\coordinate|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~13 .extended_lut = "off";
defparam \coordinate|Add6~13 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \coordinate|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N42
cyclonev_lcell_comb \coordinate|src_x~3 (
// Equation(s):
// \coordinate|src_x~3_combout  = ( \coordinate|Add6~13_sumout  & ( ((\coordinate|LessThan0~3_combout ) # (\coordinate|Mult0~11 )) # (\coordinate|Equal4~2_combout ) ) ) # ( !\coordinate|Add6~13_sumout  & ( ((\coordinate|Mult0~11  & 
// !\coordinate|LessThan0~3_combout )) # (\coordinate|Equal4~2_combout ) ) )

	.dataa(gnd),
	.datab(!\coordinate|Equal4~2_combout ),
	.datac(!\coordinate|Mult0~11 ),
	.datad(!\coordinate|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\coordinate|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~3 .extended_lut = "off";
defparam \coordinate|src_x~3 .lut_mask = 64'h3F333F333FFF3FFF;
defparam \coordinate|src_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N12
cyclonev_lcell_comb \coordinate|Add6~17 (
// Equation(s):
// \coordinate|Add6~17_sumout  = SUM(( !\coordinate|Mult0~12  ) + ( GND ) + ( \coordinate|Add6~14  ))
// \coordinate|Add6~18  = CARRY(( !\coordinate|Mult0~12  ) + ( GND ) + ( \coordinate|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult0~12 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~17_sumout ),
	.cout(\coordinate|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~17 .extended_lut = "off";
defparam \coordinate|Add6~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \coordinate|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N51
cyclonev_lcell_comb \coordinate|src_x~4 (
// Equation(s):
// \coordinate|src_x~4_combout  = ( \coordinate|Add6~17_sumout  & ( ((\coordinate|Mult0~12 ) # (\coordinate|Equal4~2_combout )) # (\coordinate|LessThan0~3_combout ) ) ) # ( !\coordinate|Add6~17_sumout  & ( ((!\coordinate|LessThan0~3_combout  & 
// \coordinate|Mult0~12 )) # (\coordinate|Equal4~2_combout ) ) )

	.dataa(gnd),
	.datab(!\coordinate|LessThan0~3_combout ),
	.datac(!\coordinate|Equal4~2_combout ),
	.datad(!\coordinate|Mult0~12 ),
	.datae(gnd),
	.dataf(!\coordinate|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~4 .extended_lut = "off";
defparam \coordinate|src_x~4 .lut_mask = 64'h0FCF0FCF3FFF3FFF;
defparam \coordinate|src_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N15
cyclonev_lcell_comb \coordinate|Add6~21 (
// Equation(s):
// \coordinate|Add6~21_sumout  = SUM(( !\coordinate|Mult0~13  ) + ( GND ) + ( \coordinate|Add6~18  ))
// \coordinate|Add6~22  = CARRY(( !\coordinate|Mult0~13  ) + ( GND ) + ( \coordinate|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~21_sumout ),
	.cout(\coordinate|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~21 .extended_lut = "off";
defparam \coordinate|Add6~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N27
cyclonev_lcell_comb \coordinate|src_x~5 (
// Equation(s):
// \coordinate|src_x~5_combout  = ( \coordinate|Add6~21_sumout  & ( (\coordinate|LessThan0~3_combout ) # (\coordinate|Mult0~13 ) ) ) # ( !\coordinate|Add6~21_sumout  & ( (\coordinate|Mult0~13  & !\coordinate|LessThan0~3_combout ) ) )

	.dataa(!\coordinate|Mult0~13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\coordinate|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~5 .extended_lut = "off";
defparam \coordinate|src_x~5 .lut_mask = 64'h5500550055FF55FF;
defparam \coordinate|src_x~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N57
cyclonev_lcell_comb \coordinate|src_x[5]~SCLR_LUT (
// Equation(s):
// \coordinate|src_x[5]~SCLR_LUT_combout  = ( \coordinate|src_x~5_combout  & ( !\coordinate|Equal4~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Equal4~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_x~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[5]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_x[5]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \coordinate|src_x[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N18
cyclonev_lcell_comb \coordinate|Add6~25 (
// Equation(s):
// \coordinate|Add6~25_sumout  = SUM(( !\coordinate|Mult0~14  ) + ( GND ) + ( \coordinate|Add6~22  ))
// \coordinate|Add6~26  = CARRY(( !\coordinate|Mult0~14  ) + ( GND ) + ( \coordinate|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~25_sumout ),
	.cout(\coordinate|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~25 .extended_lut = "off";
defparam \coordinate|Add6~25 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N54
cyclonev_lcell_comb \coordinate|src_x~6 (
// Equation(s):
// \coordinate|src_x~6_combout  = ( \coordinate|Add6~25_sumout  & ( (\coordinate|Mult0~14 ) # (\coordinate|LessThan0~3_combout ) ) ) # ( !\coordinate|Add6~25_sumout  & ( (!\coordinate|LessThan0~3_combout  & \coordinate|Mult0~14 ) ) )

	.dataa(gnd),
	.datab(!\coordinate|LessThan0~3_combout ),
	.datac(!\coordinate|Mult0~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~6 .extended_lut = "off";
defparam \coordinate|src_x~6 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \coordinate|src_x~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N30
cyclonev_lcell_comb \coordinate|src_x[6]~SCLR_LUT (
// Equation(s):
// \coordinate|src_x[6]~SCLR_LUT_combout  = ( \coordinate|src_x~6_combout  & ( !\coordinate|Equal4~2_combout  ) )

	.dataa(gnd),
	.datab(!\coordinate|Equal4~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_x~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[6]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_x[6]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \coordinate|src_x[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N21
cyclonev_lcell_comb \coordinate|Add6~29 (
// Equation(s):
// \coordinate|Add6~29_sumout  = SUM(( !\coordinate|Mult0~15  ) + ( GND ) + ( \coordinate|Add6~26  ))
// \coordinate|Add6~30  = CARRY(( !\coordinate|Mult0~15  ) + ( GND ) + ( \coordinate|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~29_sumout ),
	.cout(\coordinate|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~29 .extended_lut = "off";
defparam \coordinate|Add6~29 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N45
cyclonev_lcell_comb \coordinate|src_x~7 (
// Equation(s):
// \coordinate|src_x~7_combout  = ( \coordinate|Add6~29_sumout  & ( ((\coordinate|LessThan0~3_combout ) # (\coordinate|Mult0~15 )) # (\coordinate|Equal4~2_combout ) ) ) # ( !\coordinate|Add6~29_sumout  & ( ((\coordinate|Mult0~15  & 
// !\coordinate|LessThan0~3_combout )) # (\coordinate|Equal4~2_combout ) ) )

	.dataa(gnd),
	.datab(!\coordinate|Equal4~2_combout ),
	.datac(!\coordinate|Mult0~15 ),
	.datad(!\coordinate|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\coordinate|Add6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~7 .extended_lut = "off";
defparam \coordinate|src_x~7 .lut_mask = 64'h3F333F333FFF3FFF;
defparam \coordinate|src_x~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N0
cyclonev_lcell_comb \coordinate|Add4~1 (
// Equation(s):
// \coordinate|Add4~1_sumout  = SUM(( \coordinate|Mult0~16  ) + ( VCC ) + ( !VCC ))
// \coordinate|Add4~2  = CARRY(( \coordinate|Mult0~16  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\coordinate|Mult0~16 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add4~1_sumout ),
	.cout(\coordinate|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add4~1 .extended_lut = "off";
defparam \coordinate|Add4~1 .lut_mask = 64'h0000000000003333;
defparam \coordinate|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N24
cyclonev_lcell_comb \coordinate|Add6~33 (
// Equation(s):
// \coordinate|Add6~33_sumout  = SUM(( !\coordinate|Mult0~16  ) + ( VCC ) + ( \coordinate|Add6~30  ))
// \coordinate|Add6~34  = CARRY(( !\coordinate|Mult0~16  ) + ( VCC ) + ( \coordinate|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~33_sumout ),
	.cout(\coordinate|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~33 .extended_lut = "off";
defparam \coordinate|Add6~33 .lut_mask = 64'h000000000000FF00;
defparam \coordinate|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N48
cyclonev_lcell_comb \coordinate|src_x~8 (
// Equation(s):
// \coordinate|src_x~8_combout  = ( \coordinate|Add6~33_sumout  & ( (\coordinate|LessThan0~3_combout ) # (\coordinate|Add4~1_sumout ) ) ) # ( !\coordinate|Add6~33_sumout  & ( (\coordinate|Add4~1_sumout  & !\coordinate|LessThan0~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Add4~1_sumout ),
	.datad(!\coordinate|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\coordinate|Add6~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~8 .extended_lut = "off";
defparam \coordinate|src_x~8 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \coordinate|src_x~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N39
cyclonev_lcell_comb \coordinate|src_x[8]~SCLR_LUT (
// Equation(s):
// \coordinate|src_x[8]~SCLR_LUT_combout  = ( \coordinate|src_x~8_combout  & ( !\coordinate|Equal4~2_combout  ) )

	.dataa(gnd),
	.datab(!\coordinate|Equal4~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_x~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[8]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_x[8]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \coordinate|src_x[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N3
cyclonev_lcell_comb \coordinate|Equal5~0 (
// Equation(s):
// \coordinate|Equal5~0_combout  = ( !\coordinate|pos_y [5] & ( (!\coordinate|pos_y [6] & (!\coordinate|pos_y [0] & !\coordinate|pos_y [7])) ) )

	.dataa(!\coordinate|pos_y [6]),
	.datab(!\coordinate|pos_y [0]),
	.datac(!\coordinate|pos_y [7]),
	.datad(gnd),
	.datae(!\coordinate|pos_y [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Equal5~0 .extended_lut = "off";
defparam \coordinate|Equal5~0 .lut_mask = 64'h8080000080800000;
defparam \coordinate|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N45
cyclonev_lcell_comb \coordinate|Equal5~1 (
// Equation(s):
// \coordinate|Equal5~1_combout  = ( !\coordinate|pos_y [9] & ( (!\coordinate|pos_y [1] & (!\coordinate|pos_y [8] & !\coordinate|pos_y [2])) ) )

	.dataa(!\coordinate|pos_y [1]),
	.datab(!\coordinate|pos_y [8]),
	.datac(!\coordinate|pos_y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|pos_y [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Equal5~1 .extended_lut = "off";
defparam \coordinate|Equal5~1 .lut_mask = 64'h8080808000000000;
defparam \coordinate|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N57
cyclonev_lcell_comb \coordinate|Equal5~2 (
// Equation(s):
// \coordinate|Equal5~2_combout  = ( !\coordinate|pos_y [3] & ( (!\coordinate|pos_y [4] & (\coordinate|Equal5~0_combout  & \coordinate|Equal5~1_combout )) ) )

	.dataa(!\coordinate|pos_y [4]),
	.datab(!\coordinate|Equal5~0_combout ),
	.datac(!\coordinate|Equal5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|pos_y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Equal5~2 .extended_lut = "off";
defparam \coordinate|Equal5~2 .lut_mask = 64'h0202020200000000;
defparam \coordinate|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y39_N0
cyclonev_mac \coordinate|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax(27'b000000000000000000000000000),
	.ay({\coordinate|pos_y [8],\coordinate|pos_y [7],\coordinate|pos_y [6],\coordinate|pos_y [5],\coordinate|pos_y [4],\coordinate|pos_y [3],\coordinate|pos_y [2],\coordinate|pos_y [1],\coordinate|pos_y [0],gnd}),
	.az({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc}),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela({gnd,gnd,gnd}),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\coordinate|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \coordinate|Mult1~8 .accumulate_clock = "none";
defparam \coordinate|Mult1~8 .ax_clock = "none";
defparam \coordinate|Mult1~8 .ay_scan_in_clock = "none";
defparam \coordinate|Mult1~8 .ay_scan_in_width = 10;
defparam \coordinate|Mult1~8 .ay_use_scan_in = "false";
defparam \coordinate|Mult1~8 .az_clock = "none";
defparam \coordinate|Mult1~8 .az_width = 10;
defparam \coordinate|Mult1~8 .bx_clock = "none";
defparam \coordinate|Mult1~8 .by_clock = "none";
defparam \coordinate|Mult1~8 .by_use_scan_in = "false";
defparam \coordinate|Mult1~8 .bz_clock = "none";
defparam \coordinate|Mult1~8 .coef_a_0 = 100;
defparam \coordinate|Mult1~8 .coef_a_1 = 0;
defparam \coordinate|Mult1~8 .coef_a_2 = 0;
defparam \coordinate|Mult1~8 .coef_a_3 = 0;
defparam \coordinate|Mult1~8 .coef_a_4 = 0;
defparam \coordinate|Mult1~8 .coef_a_5 = 0;
defparam \coordinate|Mult1~8 .coef_a_6 = 0;
defparam \coordinate|Mult1~8 .coef_a_7 = 0;
defparam \coordinate|Mult1~8 .coef_b_0 = 0;
defparam \coordinate|Mult1~8 .coef_b_1 = 0;
defparam \coordinate|Mult1~8 .coef_b_2 = 0;
defparam \coordinate|Mult1~8 .coef_b_3 = 0;
defparam \coordinate|Mult1~8 .coef_b_4 = 0;
defparam \coordinate|Mult1~8 .coef_b_5 = 0;
defparam \coordinate|Mult1~8 .coef_b_6 = 0;
defparam \coordinate|Mult1~8 .coef_b_7 = 0;
defparam \coordinate|Mult1~8 .coef_sel_a_clock = "none";
defparam \coordinate|Mult1~8 .coef_sel_b_clock = "none";
defparam \coordinate|Mult1~8 .delay_scan_out_ay = "false";
defparam \coordinate|Mult1~8 .delay_scan_out_by = "false";
defparam \coordinate|Mult1~8 .enable_double_accum = "false";
defparam \coordinate|Mult1~8 .load_const_clock = "none";
defparam \coordinate|Mult1~8 .load_const_value = 0;
defparam \coordinate|Mult1~8 .mode_sub_location = 0;
defparam \coordinate|Mult1~8 .negate_clock = "none";
defparam \coordinate|Mult1~8 .operand_source_max = "coef";
defparam \coordinate|Mult1~8 .operand_source_may = "preadder";
defparam \coordinate|Mult1~8 .operand_source_mbx = "input";
defparam \coordinate|Mult1~8 .operand_source_mby = "input";
defparam \coordinate|Mult1~8 .operation_mode = "m18x18_full";
defparam \coordinate|Mult1~8 .output_clock = "none";
defparam \coordinate|Mult1~8 .preadder_subtract_a = "false";
defparam \coordinate|Mult1~8 .preadder_subtract_b = "false";
defparam \coordinate|Mult1~8 .result_a_width = 64;
defparam \coordinate|Mult1~8 .signed_max = "false";
defparam \coordinate|Mult1~8 .signed_may = "false";
defparam \coordinate|Mult1~8 .signed_mbx = "false";
defparam \coordinate|Mult1~8 .signed_mby = "false";
defparam \coordinate|Mult1~8 .sub_clock = "none";
defparam \coordinate|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N0
cyclonev_lcell_comb \coordinate|Add9~1 (
// Equation(s):
// \coordinate|Add9~1_sumout  = SUM(( !\coordinate|Mult1~8_resulta  ) + ( VCC ) + ( !VCC ))
// \coordinate|Add9~2  = CARRY(( !\coordinate|Mult1~8_resulta  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult1~8_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~1_sumout ),
	.cout(\coordinate|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~1 .extended_lut = "off";
defparam \coordinate|Add9~1 .lut_mask = 64'h000000000000F0F0;
defparam \coordinate|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N30
cyclonev_lcell_comb \coordinate|LessThan1~1 (
// Equation(s):
// \coordinate|LessThan1~1_combout  = ( !\coordinate|Mult1~22  & ( !\coordinate|Mult1~19  & ( (!\coordinate|Mult1~17  & (!\coordinate|Mult1~20  & (!\coordinate|Mult1~18  & !\coordinate|Mult1~21 ))) ) ) )

	.dataa(!\coordinate|Mult1~17 ),
	.datab(!\coordinate|Mult1~20 ),
	.datac(!\coordinate|Mult1~18 ),
	.datad(!\coordinate|Mult1~21 ),
	.datae(!\coordinate|Mult1~22 ),
	.dataf(!\coordinate|Mult1~19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|LessThan1~1 .extended_lut = "off";
defparam \coordinate|LessThan1~1 .lut_mask = 64'h8000000000000000;
defparam \coordinate|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N0
cyclonev_lcell_comb \coordinate|LessThan1~0 (
// Equation(s):
// \coordinate|LessThan1~0_combout  = ( !\coordinate|Mult1~12  & ( !\coordinate|Mult1~13  & ( (!\coordinate|Mult1~8_resulta  & (!\coordinate|Mult1~11  & (!\coordinate|Mult1~9  & !\coordinate|Mult1~10 ))) ) ) )

	.dataa(!\coordinate|Mult1~8_resulta ),
	.datab(!\coordinate|Mult1~11 ),
	.datac(!\coordinate|Mult1~9 ),
	.datad(!\coordinate|Mult1~10 ),
	.datae(!\coordinate|Mult1~12 ),
	.dataf(!\coordinate|Mult1~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|LessThan1~0 .extended_lut = "off";
defparam \coordinate|LessThan1~0 .lut_mask = 64'h8000000000000000;
defparam \coordinate|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N48
cyclonev_lcell_comb \coordinate|LessThan1~2 (
// Equation(s):
// \coordinate|LessThan1~2_combout  = ( !\coordinate|Mult1~25  & ( (!\coordinate|Mult1~26  & (!\coordinate|Mult1~24  & !\coordinate|Mult1~23 )) ) )

	.dataa(gnd),
	.datab(!\coordinate|Mult1~26 ),
	.datac(!\coordinate|Mult1~24 ),
	.datad(!\coordinate|Mult1~23 ),
	.datae(gnd),
	.dataf(!\coordinate|Mult1~25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|LessThan1~2 .extended_lut = "off";
defparam \coordinate|LessThan1~2 .lut_mask = 64'hC000C00000000000;
defparam \coordinate|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N6
cyclonev_lcell_comb \coordinate|LessThan1~3 (
// Equation(s):
// \coordinate|LessThan1~3_combout  = ( \coordinate|LessThan1~0_combout  & ( \coordinate|LessThan1~2_combout  & ( (\coordinate|LessThan1~1_combout  & ((!\coordinate|Mult1~16 ) # ((!\coordinate|Mult1~14  & !\coordinate|Mult1~15 )))) ) ) ) # ( 
// !\coordinate|LessThan1~0_combout  & ( \coordinate|LessThan1~2_combout  & ( (\coordinate|LessThan1~1_combout  & !\coordinate|Mult1~16 ) ) ) )

	.dataa(!\coordinate|Mult1~14 ),
	.datab(!\coordinate|LessThan1~1_combout ),
	.datac(!\coordinate|Mult1~15 ),
	.datad(!\coordinate|Mult1~16 ),
	.datae(!\coordinate|LessThan1~0_combout ),
	.dataf(!\coordinate|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|LessThan1~3 .extended_lut = "off";
defparam \coordinate|LessThan1~3 .lut_mask = 64'h0000000033003320;
defparam \coordinate|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N39
cyclonev_lcell_comb \coordinate|src_y~0 (
// Equation(s):
// \coordinate|src_y~0_combout  = ( \coordinate|Add9~1_sumout  & ( \coordinate|LessThan1~3_combout  ) ) # ( \coordinate|Add9~1_sumout  & ( !\coordinate|LessThan1~3_combout  & ( \coordinate|Mult1~8_resulta  ) ) ) # ( !\coordinate|Add9~1_sumout  & ( 
// !\coordinate|LessThan1~3_combout  & ( \coordinate|Mult1~8_resulta  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~8_resulta ),
	.datae(!\coordinate|Add9~1_sumout ),
	.dataf(!\coordinate|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~0 .extended_lut = "off";
defparam \coordinate|src_y~0 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \coordinate|src_y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N54
cyclonev_lcell_comb \coordinate|src_y[0]~SCLR_LUT (
// Equation(s):
// \coordinate|src_y[0]~SCLR_LUT_combout  = ( \coordinate|src_y~0_combout  & ( !\coordinate|Equal5~2_combout  ) )

	.dataa(!\coordinate|Equal5~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_y~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y[0]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_y[0]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \coordinate|src_y[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N3
cyclonev_lcell_comb \coordinate|Add9~5 (
// Equation(s):
// \coordinate|Add9~5_sumout  = SUM(( !\coordinate|Mult1~9  ) + ( GND ) + ( \coordinate|Add9~2  ))
// \coordinate|Add9~6  = CARRY(( !\coordinate|Mult1~9  ) + ( GND ) + ( \coordinate|Add9~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult1~9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~5_sumout ),
	.cout(\coordinate|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~5 .extended_lut = "off";
defparam \coordinate|Add9~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \coordinate|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N12
cyclonev_lcell_comb \coordinate|src_y~1 (
// Equation(s):
// \coordinate|src_y~1_combout  = ( \coordinate|Add9~5_sumout  & ( (\coordinate|Mult1~9 ) # (\coordinate|LessThan1~3_combout ) ) ) # ( !\coordinate|Add9~5_sumout  & ( (!\coordinate|LessThan1~3_combout  & \coordinate|Mult1~9 ) ) )

	.dataa(gnd),
	.datab(!\coordinate|LessThan1~3_combout ),
	.datac(!\coordinate|Mult1~9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|Add9~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~1 .extended_lut = "off";
defparam \coordinate|src_y~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \coordinate|src_y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N51
cyclonev_lcell_comb \coordinate|src_y[1]~SCLR_LUT (
// Equation(s):
// \coordinate|src_y[1]~SCLR_LUT_combout  = ( \coordinate|src_y~1_combout  & ( !\coordinate|Equal5~2_combout  ) )

	.dataa(!\coordinate|Equal5~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y[1]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_y[1]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \coordinate|src_y[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N6
cyclonev_lcell_comb \coordinate|Add9~9 (
// Equation(s):
// \coordinate|Add9~9_sumout  = SUM(( !\coordinate|Mult1~10  ) + ( GND ) + ( \coordinate|Add9~6  ))
// \coordinate|Add9~10  = CARRY(( !\coordinate|Mult1~10  ) + ( GND ) + ( \coordinate|Add9~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~9_sumout ),
	.cout(\coordinate|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~9 .extended_lut = "off";
defparam \coordinate|Add9~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N57
cyclonev_lcell_comb \coordinate|src_y~2 (
// Equation(s):
// \coordinate|src_y~2_combout  = ( \coordinate|Add9~9_sumout  & ( ((\coordinate|Mult1~10 ) # (\coordinate|LessThan1~3_combout )) # (\coordinate|Equal5~2_combout ) ) ) # ( !\coordinate|Add9~9_sumout  & ( ((!\coordinate|LessThan1~3_combout  & 
// \coordinate|Mult1~10 )) # (\coordinate|Equal5~2_combout ) ) )

	.dataa(!\coordinate|Equal5~2_combout ),
	.datab(gnd),
	.datac(!\coordinate|LessThan1~3_combout ),
	.datad(!\coordinate|Mult1~10 ),
	.datae(gnd),
	.dataf(!\coordinate|Add9~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~2 .extended_lut = "off";
defparam \coordinate|src_y~2 .lut_mask = 64'h55F555F55FFF5FFF;
defparam \coordinate|src_y~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N9
cyclonev_lcell_comb \coordinate|Add9~13 (
// Equation(s):
// \coordinate|Add9~13_sumout  = SUM(( !\coordinate|Mult1~11  ) + ( GND ) + ( \coordinate|Add9~10  ))
// \coordinate|Add9~14  = CARRY(( !\coordinate|Mult1~11  ) + ( GND ) + ( \coordinate|Add9~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~13_sumout ),
	.cout(\coordinate|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~13 .extended_lut = "off";
defparam \coordinate|Add9~13 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N30
cyclonev_lcell_comb \coordinate|src_y~3 (
// Equation(s):
// \coordinate|src_y~3_combout  = ( \coordinate|Add9~13_sumout  & ( ((\coordinate|Mult1~11 ) # (\coordinate|Equal5~2_combout )) # (\coordinate|LessThan1~3_combout ) ) ) # ( !\coordinate|Add9~13_sumout  & ( ((!\coordinate|LessThan1~3_combout  & 
// \coordinate|Mult1~11 )) # (\coordinate|Equal5~2_combout ) ) )

	.dataa(gnd),
	.datab(!\coordinate|LessThan1~3_combout ),
	.datac(!\coordinate|Equal5~2_combout ),
	.datad(!\coordinate|Mult1~11 ),
	.datae(gnd),
	.dataf(!\coordinate|Add9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~3 .extended_lut = "off";
defparam \coordinate|src_y~3 .lut_mask = 64'h0FCF0FCF3FFF3FFF;
defparam \coordinate|src_y~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N12
cyclonev_lcell_comb \coordinate|Add9~17 (
// Equation(s):
// \coordinate|Add9~17_sumout  = SUM(( !\coordinate|Mult1~12  ) + ( GND ) + ( \coordinate|Add9~14  ))
// \coordinate|Add9~18  = CARRY(( !\coordinate|Mult1~12  ) + ( GND ) + ( \coordinate|Add9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~17_sumout ),
	.cout(\coordinate|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~17 .extended_lut = "off";
defparam \coordinate|Add9~17 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N45
cyclonev_lcell_comb \coordinate|src_y~4 (
// Equation(s):
// \coordinate|src_y~4_combout  = ( \coordinate|Add9~17_sumout  & ( ((\coordinate|Mult1~12 ) # (\coordinate|LessThan1~3_combout )) # (\coordinate|Equal5~2_combout ) ) ) # ( !\coordinate|Add9~17_sumout  & ( ((!\coordinate|LessThan1~3_combout  & 
// \coordinate|Mult1~12 )) # (\coordinate|Equal5~2_combout ) ) )

	.dataa(!\coordinate|Equal5~2_combout ),
	.datab(gnd),
	.datac(!\coordinate|LessThan1~3_combout ),
	.datad(!\coordinate|Mult1~12 ),
	.datae(gnd),
	.dataf(!\coordinate|Add9~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~4 .extended_lut = "off";
defparam \coordinate|src_y~4 .lut_mask = 64'h55F555F55FFF5FFF;
defparam \coordinate|src_y~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N15
cyclonev_lcell_comb \coordinate|Add9~21 (
// Equation(s):
// \coordinate|Add9~21_sumout  = SUM(( !\coordinate|Mult1~13  ) + ( GND ) + ( \coordinate|Add9~18  ))
// \coordinate|Add9~22  = CARRY(( !\coordinate|Mult1~13  ) + ( GND ) + ( \coordinate|Add9~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult1~13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~21_sumout ),
	.cout(\coordinate|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~21 .extended_lut = "off";
defparam \coordinate|Add9~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \coordinate|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N42
cyclonev_lcell_comb \coordinate|src_y~5 (
// Equation(s):
// \coordinate|src_y~5_combout  = ( \coordinate|Add9~21_sumout  & ( \coordinate|LessThan1~3_combout  ) ) # ( \coordinate|Add9~21_sumout  & ( !\coordinate|LessThan1~3_combout  & ( \coordinate|Mult1~13  ) ) ) # ( !\coordinate|Add9~21_sumout  & ( 
// !\coordinate|LessThan1~3_combout  & ( \coordinate|Mult1~13  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~13 ),
	.datae(!\coordinate|Add9~21_sumout ),
	.dataf(!\coordinate|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~5 .extended_lut = "off";
defparam \coordinate|src_y~5 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \coordinate|src_y~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N48
cyclonev_lcell_comb \coordinate|src_y[5]~SCLR_LUT (
// Equation(s):
// \coordinate|src_y[5]~SCLR_LUT_combout  = ( \coordinate|src_y~5_combout  & ( !\coordinate|Equal5~2_combout  ) )

	.dataa(!\coordinate|Equal5~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_y~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y[5]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_y[5]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \coordinate|src_y[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N18
cyclonev_lcell_comb \coordinate|Add9~25 (
// Equation(s):
// \coordinate|Add9~25_sumout  = SUM(( !\coordinate|Mult1~14  ) + ( GND ) + ( \coordinate|Add9~22  ))
// \coordinate|Add9~26  = CARRY(( !\coordinate|Mult1~14  ) + ( GND ) + ( \coordinate|Add9~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult1~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~25_sumout ),
	.cout(\coordinate|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~25 .extended_lut = "off";
defparam \coordinate|Add9~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \coordinate|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N33
cyclonev_lcell_comb \coordinate|src_y~6 (
// Equation(s):
// \coordinate|src_y~6_combout  = ( \coordinate|Add9~25_sumout  & ( (\coordinate|Mult1~14 ) # (\coordinate|LessThan1~3_combout ) ) ) # ( !\coordinate|Add9~25_sumout  & ( (!\coordinate|LessThan1~3_combout  & \coordinate|Mult1~14 ) ) )

	.dataa(gnd),
	.datab(!\coordinate|LessThan1~3_combout ),
	.datac(!\coordinate|Mult1~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|Add9~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~6 .extended_lut = "off";
defparam \coordinate|src_y~6 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \coordinate|src_y~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N39
cyclonev_lcell_comb \coordinate|src_y[6]~SCLR_LUT (
// Equation(s):
// \coordinate|src_y[6]~SCLR_LUT_combout  = ( \coordinate|src_y~6_combout  & ( !\coordinate|Equal5~2_combout  ) )

	.dataa(!\coordinate|Equal5~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_y~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y[6]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_y[6]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \coordinate|src_y[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N21
cyclonev_lcell_comb \coordinate|Add9~29 (
// Equation(s):
// \coordinate|Add9~29_sumout  = SUM(( !\coordinate|Mult1~15  ) + ( GND ) + ( \coordinate|Add9~26  ))
// \coordinate|Add9~30  = CARRY(( !\coordinate|Mult1~15  ) + ( GND ) + ( \coordinate|Add9~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~29_sumout ),
	.cout(\coordinate|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~29 .extended_lut = "off";
defparam \coordinate|Add9~29 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N42
cyclonev_lcell_comb \coordinate|src_y~7 (
// Equation(s):
// \coordinate|src_y~7_combout  = ( \coordinate|Add9~29_sumout  & ( ((\coordinate|LessThan1~3_combout ) # (\coordinate|Mult1~15 )) # (\coordinate|Equal5~2_combout ) ) ) # ( !\coordinate|Add9~29_sumout  & ( ((\coordinate|Mult1~15  & 
// !\coordinate|LessThan1~3_combout )) # (\coordinate|Equal5~2_combout ) ) )

	.dataa(!\coordinate|Equal5~2_combout ),
	.datab(gnd),
	.datac(!\coordinate|Mult1~15 ),
	.datad(!\coordinate|LessThan1~3_combout ),
	.datae(gnd),
	.dataf(!\coordinate|Add9~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~7 .extended_lut = "off";
defparam \coordinate|src_y~7 .lut_mask = 64'h5F555F555FFF5FFF;
defparam \coordinate|src_y~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N0
cyclonev_lcell_comb \coordinate|Add7~1 (
// Equation(s):
// \coordinate|Add7~1_sumout  = SUM(( \coordinate|Mult1~16  ) + ( VCC ) + ( !VCC ))
// \coordinate|Add7~2  = CARRY(( \coordinate|Mult1~16  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add7~1_sumout ),
	.cout(\coordinate|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add7~1 .extended_lut = "off";
defparam \coordinate|Add7~1 .lut_mask = 64'h00000000000000FF;
defparam \coordinate|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N24
cyclonev_lcell_comb \coordinate|Add9~33 (
// Equation(s):
// \coordinate|Add9~33_sumout  = SUM(( !\coordinate|Mult1~16  ) + ( VCC ) + ( \coordinate|Add9~30  ))
// \coordinate|Add9~34  = CARRY(( !\coordinate|Mult1~16  ) + ( VCC ) + ( \coordinate|Add9~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~33_sumout ),
	.cout(\coordinate|Add9~34 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~33 .extended_lut = "off";
defparam \coordinate|Add9~33 .lut_mask = 64'h000000000000FF00;
defparam \coordinate|Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N27
cyclonev_lcell_comb \coordinate|src_y~8 (
// Equation(s):
// \coordinate|src_y~8_combout  = ( \coordinate|Add7~1_sumout  & ( \coordinate|Add9~33_sumout  ) ) # ( !\coordinate|Add7~1_sumout  & ( \coordinate|Add9~33_sumout  & ( \coordinate|LessThan1~3_combout  ) ) ) # ( \coordinate|Add7~1_sumout  & ( 
// !\coordinate|Add9~33_sumout  & ( !\coordinate|LessThan1~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|LessThan1~3_combout ),
	.datad(gnd),
	.datae(!\coordinate|Add7~1_sumout ),
	.dataf(!\coordinate|Add9~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~8 .extended_lut = "off";
defparam \coordinate|src_y~8 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \coordinate|src_y~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N36
cyclonev_lcell_comb \coordinate|src_y[8]~SCLR_LUT (
// Equation(s):
// \coordinate|src_y[8]~SCLR_LUT_combout  = ( \coordinate|src_y~8_combout  & ( !\coordinate|Equal5~2_combout  ) )

	.dataa(!\coordinate|Equal5~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_y~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y[8]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_y[8]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \coordinate|src_y[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y39_N0
cyclonev_mac \bilinear_unit|Mult6~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\coordinate|src_x[8]~SCLR_LUT_combout ,\coordinate|src_x~7_combout ,\coordinate|src_x[6]~SCLR_LUT_combout ,\coordinate|src_x[5]~SCLR_LUT_combout ,\coordinate|src_x~4_combout ,\coordinate|src_x~3_combout ,\coordinate|src_x~2_combout ,
\coordinate|src_x[1]~SCLR_LUT_combout ,\coordinate|src_x[0]~SCLR_LUT_combout }),
	.ay({\coordinate|src_y[8]~SCLR_LUT_combout ,\coordinate|src_y~7_combout ,\coordinate|src_y[6]~SCLR_LUT_combout ,\coordinate|src_y[5]~SCLR_LUT_combout ,\coordinate|src_y~4_combout ,\coordinate|src_y~3_combout ,\coordinate|src_y~2_combout ,
\coordinate|src_y[1]~SCLR_LUT_combout ,\coordinate|src_y[0]~SCLR_LUT_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\bilinear_unit|Mult6~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \bilinear_unit|Mult6~8 .accumulate_clock = "none";
defparam \bilinear_unit|Mult6~8 .ax_clock = "0";
defparam \bilinear_unit|Mult6~8 .ax_width = 9;
defparam \bilinear_unit|Mult6~8 .ay_scan_in_clock = "0";
defparam \bilinear_unit|Mult6~8 .ay_scan_in_width = 9;
defparam \bilinear_unit|Mult6~8 .ay_use_scan_in = "false";
defparam \bilinear_unit|Mult6~8 .az_clock = "none";
defparam \bilinear_unit|Mult6~8 .bx_clock = "none";
defparam \bilinear_unit|Mult6~8 .by_clock = "none";
defparam \bilinear_unit|Mult6~8 .by_use_scan_in = "false";
defparam \bilinear_unit|Mult6~8 .bz_clock = "none";
defparam \bilinear_unit|Mult6~8 .coef_a_0 = 0;
defparam \bilinear_unit|Mult6~8 .coef_a_1 = 0;
defparam \bilinear_unit|Mult6~8 .coef_a_2 = 0;
defparam \bilinear_unit|Mult6~8 .coef_a_3 = 0;
defparam \bilinear_unit|Mult6~8 .coef_a_4 = 0;
defparam \bilinear_unit|Mult6~8 .coef_a_5 = 0;
defparam \bilinear_unit|Mult6~8 .coef_a_6 = 0;
defparam \bilinear_unit|Mult6~8 .coef_a_7 = 0;
defparam \bilinear_unit|Mult6~8 .coef_b_0 = 0;
defparam \bilinear_unit|Mult6~8 .coef_b_1 = 0;
defparam \bilinear_unit|Mult6~8 .coef_b_2 = 0;
defparam \bilinear_unit|Mult6~8 .coef_b_3 = 0;
defparam \bilinear_unit|Mult6~8 .coef_b_4 = 0;
defparam \bilinear_unit|Mult6~8 .coef_b_5 = 0;
defparam \bilinear_unit|Mult6~8 .coef_b_6 = 0;
defparam \bilinear_unit|Mult6~8 .coef_b_7 = 0;
defparam \bilinear_unit|Mult6~8 .coef_sel_a_clock = "none";
defparam \bilinear_unit|Mult6~8 .coef_sel_b_clock = "none";
defparam \bilinear_unit|Mult6~8 .delay_scan_out_ay = "false";
defparam \bilinear_unit|Mult6~8 .delay_scan_out_by = "false";
defparam \bilinear_unit|Mult6~8 .enable_double_accum = "false";
defparam \bilinear_unit|Mult6~8 .load_const_clock = "none";
defparam \bilinear_unit|Mult6~8 .load_const_value = 0;
defparam \bilinear_unit|Mult6~8 .mode_sub_location = 0;
defparam \bilinear_unit|Mult6~8 .negate_clock = "none";
defparam \bilinear_unit|Mult6~8 .operand_source_max = "input";
defparam \bilinear_unit|Mult6~8 .operand_source_may = "input";
defparam \bilinear_unit|Mult6~8 .operand_source_mbx = "input";
defparam \bilinear_unit|Mult6~8 .operand_source_mby = "input";
defparam \bilinear_unit|Mult6~8 .operation_mode = "m9x9";
defparam \bilinear_unit|Mult6~8 .output_clock = "none";
defparam \bilinear_unit|Mult6~8 .preadder_subtract_a = "false";
defparam \bilinear_unit|Mult6~8 .preadder_subtract_b = "false";
defparam \bilinear_unit|Mult6~8 .result_a_width = 64;
defparam \bilinear_unit|Mult6~8 .signed_max = "false";
defparam \bilinear_unit|Mult6~8 .signed_may = "false";
defparam \bilinear_unit|Mult6~8 .signed_mbx = "false";
defparam \bilinear_unit|Mult6~8 .signed_mby = "false";
defparam \bilinear_unit|Mult6~8 .sub_clock = "none";
defparam \bilinear_unit|Mult6~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N3
cyclonev_lcell_comb \coordinate|Add4~41 (
// Equation(s):
// \coordinate|Add4~41_sumout  = SUM(( \coordinate|Mult0~17  ) + ( VCC ) + ( \coordinate|Add4~2  ))
// \coordinate|Add4~42  = CARRY(( \coordinate|Mult0~17  ) + ( VCC ) + ( \coordinate|Add4~2  ))

	.dataa(!\coordinate|Mult0~17 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add4~41_sumout ),
	.cout(\coordinate|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add4~41 .extended_lut = "off";
defparam \coordinate|Add4~41 .lut_mask = 64'h0000000000005555;
defparam \coordinate|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N6
cyclonev_lcell_comb \coordinate|Add4~37 (
// Equation(s):
// \coordinate|Add4~37_sumout  = SUM(( \coordinate|Mult0~18  ) + ( VCC ) + ( \coordinate|Add4~42  ))
// \coordinate|Add4~38  = CARRY(( \coordinate|Mult0~18  ) + ( VCC ) + ( \coordinate|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult0~18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add4~37_sumout ),
	.cout(\coordinate|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add4~37 .extended_lut = "off";
defparam \coordinate|Add4~37 .lut_mask = 64'h0000000000000F0F;
defparam \coordinate|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N9
cyclonev_lcell_comb \coordinate|Add4~33 (
// Equation(s):
// \coordinate|Add4~33_sumout  = SUM(( \coordinate|Mult0~19  ) + ( VCC ) + ( \coordinate|Add4~38  ))
// \coordinate|Add4~34  = CARRY(( \coordinate|Mult0~19  ) + ( VCC ) + ( \coordinate|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~19 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add4~33_sumout ),
	.cout(\coordinate|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add4~33 .extended_lut = "off";
defparam \coordinate|Add4~33 .lut_mask = 64'h00000000000000FF;
defparam \coordinate|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N12
cyclonev_lcell_comb \coordinate|Add4~29 (
// Equation(s):
// \coordinate|Add4~29_sumout  = SUM(( \coordinate|Mult0~20  ) + ( VCC ) + ( \coordinate|Add4~34  ))
// \coordinate|Add4~30  = CARRY(( \coordinate|Mult0~20  ) + ( VCC ) + ( \coordinate|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult0~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add4~29_sumout ),
	.cout(\coordinate|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add4~29 .extended_lut = "off";
defparam \coordinate|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \coordinate|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N15
cyclonev_lcell_comb \coordinate|Add4~21 (
// Equation(s):
// \coordinate|Add4~21_sumout  = SUM(( \coordinate|Mult0~21  ) + ( VCC ) + ( \coordinate|Add4~30  ))
// \coordinate|Add4~22  = CARRY(( \coordinate|Mult0~21  ) + ( VCC ) + ( \coordinate|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add4~21_sumout ),
	.cout(\coordinate|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add4~21 .extended_lut = "off";
defparam \coordinate|Add4~21 .lut_mask = 64'h00000000000000FF;
defparam \coordinate|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N18
cyclonev_lcell_comb \coordinate|Add4~25 (
// Equation(s):
// \coordinate|Add4~25_sumout  = SUM(( \coordinate|Mult0~22  ) + ( VCC ) + ( \coordinate|Add4~22  ))
// \coordinate|Add4~26  = CARRY(( \coordinate|Mult0~22  ) + ( VCC ) + ( \coordinate|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add4~25_sumout ),
	.cout(\coordinate|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add4~25 .extended_lut = "off";
defparam \coordinate|Add4~25 .lut_mask = 64'h0000000000000F0F;
defparam \coordinate|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N21
cyclonev_lcell_comb \coordinate|Add4~5 (
// Equation(s):
// \coordinate|Add4~5_sumout  = SUM(( \coordinate|Mult0~23  ) + ( VCC ) + ( \coordinate|Add4~26  ))
// \coordinate|Add4~6  = CARRY(( \coordinate|Mult0~23  ) + ( VCC ) + ( \coordinate|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add4~5_sumout ),
	.cout(\coordinate|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add4~5 .extended_lut = "off";
defparam \coordinate|Add4~5 .lut_mask = 64'h00000000000000FF;
defparam \coordinate|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N27
cyclonev_lcell_comb \coordinate|Add6~73 (
// Equation(s):
// \coordinate|Add6~73_sumout  = SUM(( !\coordinate|Mult0~17  ) + ( GND ) + ( \coordinate|Add6~34  ))
// \coordinate|Add6~74  = CARRY(( !\coordinate|Mult0~17  ) + ( GND ) + ( \coordinate|Add6~34  ))

	.dataa(!\coordinate|Mult0~17 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~73_sumout ),
	.cout(\coordinate|Add6~74 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~73 .extended_lut = "off";
defparam \coordinate|Add6~73 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \coordinate|Add6~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N30
cyclonev_lcell_comb \coordinate|Add6~69 (
// Equation(s):
// \coordinate|Add6~69_sumout  = SUM(( !\coordinate|Mult0~18  ) + ( GND ) + ( \coordinate|Add6~74  ))
// \coordinate|Add6~70  = CARRY(( !\coordinate|Mult0~18  ) + ( GND ) + ( \coordinate|Add6~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~69_sumout ),
	.cout(\coordinate|Add6~70 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~69 .extended_lut = "off";
defparam \coordinate|Add6~69 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add6~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N33
cyclonev_lcell_comb \coordinate|Add6~65 (
// Equation(s):
// \coordinate|Add6~65_sumout  = SUM(( !\coordinate|Mult0~19  ) + ( GND ) + ( \coordinate|Add6~70  ))
// \coordinate|Add6~66  = CARRY(( !\coordinate|Mult0~19  ) + ( GND ) + ( \coordinate|Add6~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~19 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~65_sumout ),
	.cout(\coordinate|Add6~66 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~65 .extended_lut = "off";
defparam \coordinate|Add6~65 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add6~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N36
cyclonev_lcell_comb \coordinate|Add6~61 (
// Equation(s):
// \coordinate|Add6~61_sumout  = SUM(( !\coordinate|Mult0~20  ) + ( GND ) + ( \coordinate|Add6~66  ))
// \coordinate|Add6~62  = CARRY(( !\coordinate|Mult0~20  ) + ( GND ) + ( \coordinate|Add6~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~61_sumout ),
	.cout(\coordinate|Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~61 .extended_lut = "off";
defparam \coordinate|Add6~61 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N39
cyclonev_lcell_comb \coordinate|Add6~53 (
// Equation(s):
// \coordinate|Add6~53_sumout  = SUM(( !\coordinate|Mult0~21  ) + ( GND ) + ( \coordinate|Add6~62  ))
// \coordinate|Add6~54  = CARRY(( !\coordinate|Mult0~21  ) + ( GND ) + ( \coordinate|Add6~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult0~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~53_sumout ),
	.cout(\coordinate|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~53 .extended_lut = "off";
defparam \coordinate|Add6~53 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \coordinate|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N42
cyclonev_lcell_comb \coordinate|Add6~57 (
// Equation(s):
// \coordinate|Add6~57_sumout  = SUM(( !\coordinate|Mult0~22  ) + ( GND ) + ( \coordinate|Add6~54  ))
// \coordinate|Add6~58  = CARRY(( !\coordinate|Mult0~22  ) + ( GND ) + ( \coordinate|Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~22 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~57_sumout ),
	.cout(\coordinate|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~57 .extended_lut = "off";
defparam \coordinate|Add6~57 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N45
cyclonev_lcell_comb \coordinate|Add6~37 (
// Equation(s):
// \coordinate|Add6~37_sumout  = SUM(( !\coordinate|Mult0~23  ) + ( GND ) + ( \coordinate|Add6~58  ))
// \coordinate|Add6~38  = CARRY(( !\coordinate|Mult0~23  ) + ( GND ) + ( \coordinate|Add6~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult0~23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~37_sumout ),
	.cout(\coordinate|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~37 .extended_lut = "off";
defparam \coordinate|Add6~37 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \coordinate|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N24
cyclonev_lcell_comb \coordinate|src_x~9 (
// Equation(s):
// \coordinate|src_x~9_combout  = ( \coordinate|Add4~5_sumout  & ( \coordinate|Add6~37_sumout  ) ) # ( !\coordinate|Add4~5_sumout  & ( \coordinate|Add6~37_sumout  & ( \coordinate|LessThan0~3_combout  ) ) ) # ( \coordinate|Add4~5_sumout  & ( 
// !\coordinate|Add6~37_sumout  & ( !\coordinate|LessThan0~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|LessThan0~3_combout ),
	.datad(gnd),
	.datae(!\coordinate|Add4~5_sumout ),
	.dataf(!\coordinate|Add6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~9 .extended_lut = "off";
defparam \coordinate|src_x~9 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \coordinate|src_x~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N36
cyclonev_lcell_comb \coordinate|src_x[15]~SCLR_LUT (
// Equation(s):
// \coordinate|src_x[15]~SCLR_LUT_combout  = ( !\coordinate|Equal4~2_combout  & ( \coordinate|src_x~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\coordinate|Equal4~2_combout ),
	.dataf(!\coordinate|src_x~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[15]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[15]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_x[15]~SCLR_LUT .lut_mask = 64'h00000000FFFF0000;
defparam \coordinate|src_x[15]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y42_N40
dffeas \coordinate|src_x[15]~_Duplicate_3DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|src_x[15]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[15]~_Duplicate_3DUPLICATE .is_wysiwyg = "true";
defparam \coordinate|src_x[15]~_Duplicate_3DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N9
cyclonev_lcell_comb \coordinate|src_x~18 (
// Equation(s):
// \coordinate|src_x~18_combout  = ( \coordinate|LessThan0~3_combout  & ( \coordinate|Add6~73_sumout  ) ) # ( !\coordinate|LessThan0~3_combout  & ( \coordinate|Add6~73_sumout  & ( \coordinate|Add4~41_sumout  ) ) ) # ( !\coordinate|LessThan0~3_combout  & ( 
// !\coordinate|Add6~73_sumout  & ( \coordinate|Add4~41_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Add4~41_sumout ),
	.datad(gnd),
	.datae(!\coordinate|LessThan0~3_combout ),
	.dataf(!\coordinate|Add6~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~18 .extended_lut = "off";
defparam \coordinate|src_x~18 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \coordinate|src_x~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N51
cyclonev_lcell_comb \coordinate|src_x[9]~SCLR_LUT (
// Equation(s):
// \coordinate|src_x[9]~SCLR_LUT_combout  = ( !\coordinate|Equal4~2_combout  & ( \coordinate|src_x~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\coordinate|Equal4~2_combout ),
	.dataf(!\coordinate|src_x~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[9]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[9]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_x[9]~SCLR_LUT .lut_mask = 64'h00000000FFFF0000;
defparam \coordinate|src_x[9]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N42
cyclonev_lcell_comb \coordinate|src_x[9]~_Duplicate_3feeder (
// Equation(s):
// \coordinate|src_x[9]~_Duplicate_3feeder_combout  = ( \coordinate|src_x[9]~SCLR_LUT_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_x[9]~SCLR_LUT_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[9]~_Duplicate_3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[9]~_Duplicate_3feeder .extended_lut = "off";
defparam \coordinate|src_x[9]~_Duplicate_3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \coordinate|src_x[9]~_Duplicate_3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y42_N43
dffeas \coordinate|src_x[9]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_x[9]~_Duplicate_3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[9]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[9]~_Duplicate_3 .is_wysiwyg = "true";
defparam \coordinate|src_x[9]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N0
cyclonev_lcell_comb \coordinate|src_x~16 (
// Equation(s):
// \coordinate|src_x~16_combout  = ( \coordinate|Add4~33_sumout  & ( \coordinate|Add6~65_sumout  ) ) # ( !\coordinate|Add4~33_sumout  & ( \coordinate|Add6~65_sumout  & ( \coordinate|LessThan0~3_combout  ) ) ) # ( \coordinate|Add4~33_sumout  & ( 
// !\coordinate|Add6~65_sumout  & ( !\coordinate|LessThan0~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|LessThan0~3_combout ),
	.datad(gnd),
	.datae(!\coordinate|Add4~33_sumout ),
	.dataf(!\coordinate|Add6~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~16 .extended_lut = "off";
defparam \coordinate|src_x~16 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \coordinate|src_x~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N12
cyclonev_lcell_comb \coordinate|src_x[11]~SCLR_LUT (
// Equation(s):
// \coordinate|src_x[11]~SCLR_LUT_combout  = ( \coordinate|src_x~16_combout  & ( !\coordinate|Equal4~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Equal4~2_combout ),
	.datad(gnd),
	.datae(!\coordinate|src_x~16_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[11]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[11]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_x[11]~SCLR_LUT .lut_mask = 64'h0000F0F00000F0F0;
defparam \coordinate|src_x[11]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y42_N16
dffeas \coordinate|src_x[11]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|src_x[11]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[11]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[11]~_Duplicate_3 .is_wysiwyg = "true";
defparam \coordinate|src_x[11]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N57
cyclonev_lcell_comb \coordinate|src_x~15 (
// Equation(s):
// \coordinate|src_x~15_combout  = ( \coordinate|LessThan0~3_combout  & ( \coordinate|Add6~61_sumout  ) ) # ( !\coordinate|LessThan0~3_combout  & ( \coordinate|Add6~61_sumout  & ( \coordinate|Add4~29_sumout  ) ) ) # ( !\coordinate|LessThan0~3_combout  & ( 
// !\coordinate|Add6~61_sumout  & ( \coordinate|Add4~29_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Add4~29_sumout ),
	.datad(gnd),
	.datae(!\coordinate|LessThan0~3_combout ),
	.dataf(!\coordinate|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~15 .extended_lut = "off";
defparam \coordinate|src_x~15 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \coordinate|src_x~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N21
cyclonev_lcell_comb \coordinate|src_x[12]~SCLR_LUT (
// Equation(s):
// \coordinate|src_x[12]~SCLR_LUT_combout  = ( !\coordinate|Equal4~2_combout  & ( \coordinate|src_x~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\coordinate|Equal4~2_combout ),
	.dataf(!\coordinate|src_x~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[12]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[12]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_x[12]~SCLR_LUT .lut_mask = 64'h00000000FFFF0000;
defparam \coordinate|src_x[12]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y42_N31
dffeas \coordinate|src_x[12]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|src_x[12]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[12]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[12]~_Duplicate_3 .is_wysiwyg = "true";
defparam \coordinate|src_x[12]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N21
cyclonev_lcell_comb \coordinate|src_x~17 (
// Equation(s):
// \coordinate|src_x~17_combout  = ( \coordinate|LessThan0~3_combout  & ( \coordinate|Add6~69_sumout  ) ) # ( !\coordinate|LessThan0~3_combout  & ( \coordinate|Add6~69_sumout  & ( \coordinate|Add4~37_sumout  ) ) ) # ( !\coordinate|LessThan0~3_combout  & ( 
// !\coordinate|Add6~69_sumout  & ( \coordinate|Add4~37_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Add4~37_sumout ),
	.datad(gnd),
	.datae(!\coordinate|LessThan0~3_combout ),
	.dataf(!\coordinate|Add6~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~17 .extended_lut = "off";
defparam \coordinate|src_x~17 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \coordinate|src_x~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N30
cyclonev_lcell_comb \coordinate|src_x[10]~SCLR_LUT (
// Equation(s):
// \coordinate|src_x[10]~SCLR_LUT_combout  = ( \coordinate|src_x~17_combout  & ( !\coordinate|Equal4~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Equal4~2_combout ),
	.datad(gnd),
	.datae(!\coordinate|src_x~17_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[10]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[10]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_x[10]~SCLR_LUT .lut_mask = 64'h0000F0F00000F0F0;
defparam \coordinate|src_x[10]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y42_N35
dffeas \coordinate|src_x[10]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|src_x[10]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[10]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[10]~_Duplicate_3 .is_wysiwyg = "true";
defparam \coordinate|src_x[10]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N54
cyclonev_lcell_comb \mem_control|Equal0~1 (
// Equation(s):
// \mem_control|Equal0~1_combout  = ( !\coordinate|src_x[12]~_Duplicate_3_q  & ( \coordinate|src_x[10]~_Duplicate_3_q  & ( (\coordinate|src_x[9]~_Duplicate_3_q  & !\coordinate|src_x[11]~_Duplicate_3_q ) ) ) )

	.dataa(!\coordinate|src_x[9]~_Duplicate_3_q ),
	.datab(gnd),
	.datac(!\coordinate|src_x[11]~_Duplicate_3_q ),
	.datad(gnd),
	.datae(!\coordinate|src_x[12]~_Duplicate_3_q ),
	.dataf(!\coordinate|src_x[10]~_Duplicate_3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|Equal0~1 .extended_lut = "off";
defparam \mem_control|Equal0~1 .lut_mask = 64'h0000000050500000;
defparam \mem_control|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N45
cyclonev_lcell_comb \coordinate|src_x~13 (
// Equation(s):
// \coordinate|src_x~13_combout  = ( \coordinate|Add6~53_sumout  & ( (\coordinate|LessThan0~3_combout ) # (\coordinate|Add4~21_sumout ) ) ) # ( !\coordinate|Add6~53_sumout  & ( (\coordinate|Add4~21_sumout  & !\coordinate|LessThan0~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Add4~21_sumout ),
	.datad(!\coordinate|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\coordinate|Add6~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~13 .extended_lut = "off";
defparam \coordinate|src_x~13 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \coordinate|src_x~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N42
cyclonev_lcell_comb \coordinate|src_x[13]~SCLR_LUT (
// Equation(s):
// \coordinate|src_x[13]~SCLR_LUT_combout  = ( !\coordinate|Equal4~2_combout  & ( \coordinate|src_x~13_combout  ) )

	.dataa(gnd),
	.datab(!\coordinate|src_x~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|Equal4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[13]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[13]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_x[13]~SCLR_LUT .lut_mask = 64'h3333333300000000;
defparam \coordinate|src_x[13]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N37
dffeas \coordinate|src_x[13]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|src_x[13]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[13]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[13]~_Duplicate_3 .is_wysiwyg = "true";
defparam \coordinate|src_x[13]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N24
cyclonev_lcell_comb \coordinate|Add4~9 (
// Equation(s):
// \coordinate|Add4~9_sumout  = SUM(( \coordinate|Mult0~24  ) + ( VCC ) + ( \coordinate|Add4~6  ))
// \coordinate|Add4~10  = CARRY(( \coordinate|Mult0~24  ) + ( VCC ) + ( \coordinate|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult0~24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add4~9_sumout ),
	.cout(\coordinate|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add4~9 .extended_lut = "off";
defparam \coordinate|Add4~9 .lut_mask = 64'h0000000000000F0F;
defparam \coordinate|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N27
cyclonev_lcell_comb \coordinate|Add4~13 (
// Equation(s):
// \coordinate|Add4~13_sumout  = SUM(( \coordinate|Mult0~25  ) + ( VCC ) + ( \coordinate|Add4~10  ))
// \coordinate|Add4~14  = CARRY(( \coordinate|Mult0~25  ) + ( VCC ) + ( \coordinate|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~25 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add4~13_sumout ),
	.cout(\coordinate|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add4~13 .extended_lut = "off";
defparam \coordinate|Add4~13 .lut_mask = 64'h00000000000000FF;
defparam \coordinate|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N30
cyclonev_lcell_comb \coordinate|Add4~17 (
// Equation(s):
// \coordinate|Add4~17_sumout  = SUM(( \coordinate|Mult0~26  ) + ( VCC ) + ( \coordinate|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~26 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add4~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add4~17 .extended_lut = "off";
defparam \coordinate|Add4~17 .lut_mask = 64'h00000000000000FF;
defparam \coordinate|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N48
cyclonev_lcell_comb \coordinate|Add6~41 (
// Equation(s):
// \coordinate|Add6~41_sumout  = SUM(( !\coordinate|Mult0~24  ) + ( GND ) + ( \coordinate|Add6~38  ))
// \coordinate|Add6~42  = CARRY(( !\coordinate|Mult0~24  ) + ( GND ) + ( \coordinate|Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~24 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~41_sumout ),
	.cout(\coordinate|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~41 .extended_lut = "off";
defparam \coordinate|Add6~41 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N51
cyclonev_lcell_comb \coordinate|Add6~45 (
// Equation(s):
// \coordinate|Add6~45_sumout  = SUM(( !\coordinate|Mult0~25  ) + ( GND ) + ( \coordinate|Add6~42  ))
// \coordinate|Add6~46  = CARRY(( !\coordinate|Mult0~25  ) + ( GND ) + ( \coordinate|Add6~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult0~25 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~45_sumout ),
	.cout(\coordinate|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~45 .extended_lut = "off";
defparam \coordinate|Add6~45 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N54
cyclonev_lcell_comb \coordinate|Add6~49 (
// Equation(s):
// \coordinate|Add6~49_sumout  = SUM(( !\coordinate|Mult0~26  ) + ( GND ) + ( \coordinate|Add6~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult0~26 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add6~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add6~49 .extended_lut = "off";
defparam \coordinate|Add6~49 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \coordinate|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N51
cyclonev_lcell_comb \coordinate|src_x~12 (
// Equation(s):
// \coordinate|src_x~12_combout  = ( \coordinate|LessThan0~3_combout  & ( \coordinate|Add6~49_sumout  ) ) # ( !\coordinate|LessThan0~3_combout  & ( \coordinate|Add6~49_sumout  & ( \coordinate|Add4~17_sumout  ) ) ) # ( !\coordinate|LessThan0~3_combout  & ( 
// !\coordinate|Add6~49_sumout  & ( \coordinate|Add4~17_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Add4~17_sumout ),
	.datae(!\coordinate|LessThan0~3_combout ),
	.dataf(!\coordinate|Add6~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~12 .extended_lut = "off";
defparam \coordinate|src_x~12 .lut_mask = 64'h00FF000000FFFFFF;
defparam \coordinate|src_x~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N15
cyclonev_lcell_comb \coordinate|src_x[18]~SCLR_LUT (
// Equation(s):
// \coordinate|src_x[18]~SCLR_LUT_combout  = ( \coordinate|src_x~12_combout  & ( !\coordinate|Equal4~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Equal4~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_x~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[18]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[18]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_x[18]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \coordinate|src_x[18]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N58
dffeas \coordinate|src_x[18]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|src_x[18]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[18]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[18]~_Duplicate_3 .is_wysiwyg = "true";
defparam \coordinate|src_x[18]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N3
cyclonev_lcell_comb \coordinate|src_x~14 (
// Equation(s):
// \coordinate|src_x~14_combout  = ( \coordinate|Add4~25_sumout  & ( (!\coordinate|LessThan0~3_combout ) # (\coordinate|Add6~57_sumout ) ) ) # ( !\coordinate|Add4~25_sumout  & ( (\coordinate|LessThan0~3_combout  & \coordinate|Add6~57_sumout ) ) )

	.dataa(!\coordinate|LessThan0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Add6~57_sumout ),
	.datae(gnd),
	.dataf(!\coordinate|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~14 .extended_lut = "off";
defparam \coordinate|src_x~14 .lut_mask = 64'h00550055AAFFAAFF;
defparam \coordinate|src_x~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N30
cyclonev_lcell_comb \coordinate|src_x[14]~SCLR_LUT (
// Equation(s):
// \coordinate|src_x[14]~SCLR_LUT_combout  = (!\coordinate|Equal4~2_combout  & \coordinate|src_x~14_combout )

	.dataa(gnd),
	.datab(!\coordinate|Equal4~2_combout ),
	.datac(gnd),
	.datad(!\coordinate|src_x~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[14]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[14]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_x[14]~SCLR_LUT .lut_mask = 64'h00CC00CC00CC00CC;
defparam \coordinate|src_x[14]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N22
dffeas \coordinate|src_x[14]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|src_x[14]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[14]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[14]~_Duplicate_3 .is_wysiwyg = "true";
defparam \coordinate|src_x[14]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N9
cyclonev_lcell_comb \coordinate|src_x~10 (
// Equation(s):
// \coordinate|src_x~10_combout  = ( \coordinate|Add6~41_sumout  & ( (\coordinate|Add4~9_sumout ) # (\coordinate|LessThan0~3_combout ) ) ) # ( !\coordinate|Add6~41_sumout  & ( (!\coordinate|LessThan0~3_combout  & \coordinate|Add4~9_sumout ) ) )

	.dataa(!\coordinate|LessThan0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Add4~9_sumout ),
	.datae(gnd),
	.dataf(!\coordinate|Add6~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~10 .extended_lut = "off";
defparam \coordinate|src_x~10 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \coordinate|src_x~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N24
cyclonev_lcell_comb \coordinate|src_x[16]~SCLR_LUT (
// Equation(s):
// \coordinate|src_x[16]~SCLR_LUT_combout  = ( \coordinate|src_x~10_combout  & ( !\coordinate|Equal4~2_combout  ) )

	.dataa(gnd),
	.datab(!\coordinate|Equal4~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_x~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[16]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[16]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_x[16]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \coordinate|src_x[16]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N25
dffeas \coordinate|src_x[16]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_x[16]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[16]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[16]~_Duplicate_3 .is_wysiwyg = "true";
defparam \coordinate|src_x[16]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N57
cyclonev_lcell_comb \coordinate|src_x~11 (
// Equation(s):
// \coordinate|src_x~11_combout  = ( \coordinate|Add4~13_sumout  & ( \coordinate|Add6~45_sumout  ) ) # ( !\coordinate|Add4~13_sumout  & ( \coordinate|Add6~45_sumout  & ( \coordinate|LessThan0~3_combout  ) ) ) # ( \coordinate|Add4~13_sumout  & ( 
// !\coordinate|Add6~45_sumout  & ( !\coordinate|LessThan0~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|LessThan0~3_combout ),
	.datad(gnd),
	.datae(!\coordinate|Add4~13_sumout ),
	.dataf(!\coordinate|Add6~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x~11 .extended_lut = "off";
defparam \coordinate|src_x~11 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \coordinate|src_x~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N48
cyclonev_lcell_comb \coordinate|src_x[17]~SCLR_LUT (
// Equation(s):
// \coordinate|src_x[17]~SCLR_LUT_combout  = ( \coordinate|src_x~11_combout  & ( !\coordinate|Equal4~2_combout  ) )

	.dataa(gnd),
	.datab(!\coordinate|Equal4~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_x~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[17]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[17]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_x[17]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \coordinate|src_x[17]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N36
cyclonev_lcell_comb \coordinate|src_x[17]~_Duplicate_3feeder (
// Equation(s):
// \coordinate|src_x[17]~_Duplicate_3feeder_combout  = ( \coordinate|src_x[17]~SCLR_LUT_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_x[17]~SCLR_LUT_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_x[17]~_Duplicate_3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_x[17]~_Duplicate_3feeder .extended_lut = "off";
defparam \coordinate|src_x[17]~_Duplicate_3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \coordinate|src_x[17]~_Duplicate_3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y38_N37
dffeas \coordinate|src_x[17]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_x[17]~_Duplicate_3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[17]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[17]~_Duplicate_3 .is_wysiwyg = "true";
defparam \coordinate|src_x[17]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N18
cyclonev_lcell_comb \mem_control|Equal0~0 (
// Equation(s):
// \mem_control|Equal0~0_combout  = ( !\coordinate|src_x[17]~_Duplicate_3_q  & ( (!\coordinate|src_x[13]~_Duplicate_3_q  & (!\coordinate|src_x[18]~_Duplicate_3_q  & (\coordinate|src_x[14]~_Duplicate_3_q  & !\coordinate|src_x[16]~_Duplicate_3_q ))) ) )

	.dataa(!\coordinate|src_x[13]~_Duplicate_3_q ),
	.datab(!\coordinate|src_x[18]~_Duplicate_3_q ),
	.datac(!\coordinate|src_x[14]~_Duplicate_3_q ),
	.datad(!\coordinate|src_x[16]~_Duplicate_3_q ),
	.datae(gnd),
	.dataf(!\coordinate|src_x[17]~_Duplicate_3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|Equal0~0 .extended_lut = "off";
defparam \mem_control|Equal0~0 .lut_mask = 64'h0800080000000000;
defparam \mem_control|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N27
cyclonev_lcell_comb \mem_control|Equal0~2 (
// Equation(s):
// \mem_control|Equal0~2_combout  = ( \mem_control|Equal0~1_combout  & ( \mem_control|Equal0~0_combout  & ( \coordinate|src_x[15]~_Duplicate_3DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q ),
	.datad(gnd),
	.datae(!\mem_control|Equal0~1_combout ),
	.dataf(!\mem_control|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|Equal0~2 .extended_lut = "off";
defparam \mem_control|Equal0~2 .lut_mask = 64'h0000000000000F0F;
defparam \mem_control|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N3
cyclonev_lcell_comb \coordinate|Add7~41 (
// Equation(s):
// \coordinate|Add7~41_sumout  = SUM(( \coordinate|Mult1~17  ) + ( VCC ) + ( \coordinate|Add7~2  ))
// \coordinate|Add7~42  = CARRY(( \coordinate|Mult1~17  ) + ( VCC ) + ( \coordinate|Add7~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult1~17 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add7~41_sumout ),
	.cout(\coordinate|Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add7~41 .extended_lut = "off";
defparam \coordinate|Add7~41 .lut_mask = 64'h0000000000000F0F;
defparam \coordinate|Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N6
cyclonev_lcell_comb \coordinate|Add7~37 (
// Equation(s):
// \coordinate|Add7~37_sumout  = SUM(( \coordinate|Mult1~18  ) + ( VCC ) + ( \coordinate|Add7~42  ))
// \coordinate|Add7~38  = CARRY(( \coordinate|Mult1~18  ) + ( VCC ) + ( \coordinate|Add7~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add7~37_sumout ),
	.cout(\coordinate|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add7~37 .extended_lut = "off";
defparam \coordinate|Add7~37 .lut_mask = 64'h00000000000000FF;
defparam \coordinate|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N9
cyclonev_lcell_comb \coordinate|Add7~33 (
// Equation(s):
// \coordinate|Add7~33_sumout  = SUM(( \coordinate|Mult1~19  ) + ( VCC ) + ( \coordinate|Add7~38  ))
// \coordinate|Add7~34  = CARRY(( \coordinate|Mult1~19  ) + ( VCC ) + ( \coordinate|Add7~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult1~19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add7~33_sumout ),
	.cout(\coordinate|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add7~33 .extended_lut = "off";
defparam \coordinate|Add7~33 .lut_mask = 64'h0000000000000F0F;
defparam \coordinate|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N12
cyclonev_lcell_comb \coordinate|Add7~29 (
// Equation(s):
// \coordinate|Add7~29_sumout  = SUM(( \coordinate|Mult1~20  ) + ( VCC ) + ( \coordinate|Add7~34  ))
// \coordinate|Add7~30  = CARRY(( \coordinate|Mult1~20  ) + ( VCC ) + ( \coordinate|Add7~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add7~29_sumout ),
	.cout(\coordinate|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add7~29 .extended_lut = "off";
defparam \coordinate|Add7~29 .lut_mask = 64'h00000000000000FF;
defparam \coordinate|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N15
cyclonev_lcell_comb \coordinate|Add7~9 (
// Equation(s):
// \coordinate|Add7~9_sumout  = SUM(( \coordinate|Mult1~21  ) + ( VCC ) + ( \coordinate|Add7~30  ))
// \coordinate|Add7~10  = CARRY(( \coordinate|Mult1~21  ) + ( VCC ) + ( \coordinate|Add7~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add7~9_sumout ),
	.cout(\coordinate|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add7~9 .extended_lut = "off";
defparam \coordinate|Add7~9 .lut_mask = 64'h00000000000000FF;
defparam \coordinate|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N27
cyclonev_lcell_comb \coordinate|Add9~73 (
// Equation(s):
// \coordinate|Add9~73_sumout  = SUM(( !\coordinate|Mult1~17  ) + ( GND ) + ( \coordinate|Add9~34  ))
// \coordinate|Add9~74  = CARRY(( !\coordinate|Mult1~17  ) + ( GND ) + ( \coordinate|Add9~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult1~17 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~73_sumout ),
	.cout(\coordinate|Add9~74 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~73 .extended_lut = "off";
defparam \coordinate|Add9~73 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \coordinate|Add9~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N30
cyclonev_lcell_comb \coordinate|Add9~69 (
// Equation(s):
// \coordinate|Add9~69_sumout  = SUM(( !\coordinate|Mult1~18  ) + ( GND ) + ( \coordinate|Add9~74  ))
// \coordinate|Add9~70  = CARRY(( !\coordinate|Mult1~18  ) + ( GND ) + ( \coordinate|Add9~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~69_sumout ),
	.cout(\coordinate|Add9~70 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~69 .extended_lut = "off";
defparam \coordinate|Add9~69 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add9~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N33
cyclonev_lcell_comb \coordinate|Add9~65 (
// Equation(s):
// \coordinate|Add9~65_sumout  = SUM(( !\coordinate|Mult1~19  ) + ( GND ) + ( \coordinate|Add9~70  ))
// \coordinate|Add9~66  = CARRY(( !\coordinate|Mult1~19  ) + ( GND ) + ( \coordinate|Add9~70  ))

	.dataa(!\coordinate|Mult1~19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~65_sumout ),
	.cout(\coordinate|Add9~66 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~65 .extended_lut = "off";
defparam \coordinate|Add9~65 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \coordinate|Add9~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N36
cyclonev_lcell_comb \coordinate|Add9~61 (
// Equation(s):
// \coordinate|Add9~61_sumout  = SUM(( !\coordinate|Mult1~20  ) + ( GND ) + ( \coordinate|Add9~66  ))
// \coordinate|Add9~62  = CARRY(( !\coordinate|Mult1~20  ) + ( GND ) + ( \coordinate|Add9~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~61_sumout ),
	.cout(\coordinate|Add9~62 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~61 .extended_lut = "off";
defparam \coordinate|Add9~61 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add9~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N39
cyclonev_lcell_comb \coordinate|Add9~41 (
// Equation(s):
// \coordinate|Add9~41_sumout  = SUM(( !\coordinate|Mult1~21  ) + ( GND ) + ( \coordinate|Add9~62  ))
// \coordinate|Add9~42  = CARRY(( !\coordinate|Mult1~21  ) + ( GND ) + ( \coordinate|Add9~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~41_sumout ),
	.cout(\coordinate|Add9~42 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~41 .extended_lut = "off";
defparam \coordinate|Add9~41 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add9~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N51
cyclonev_lcell_comb \coordinate|src_y~10 (
// Equation(s):
// \coordinate|src_y~10_combout  = ( \coordinate|Add9~41_sumout  & ( (\coordinate|Add7~9_sumout ) # (\coordinate|LessThan1~3_combout ) ) ) # ( !\coordinate|Add9~41_sumout  & ( (!\coordinate|LessThan1~3_combout  & \coordinate|Add7~9_sumout ) ) )

	.dataa(!\coordinate|LessThan1~3_combout ),
	.datab(gnd),
	.datac(!\coordinate|Add7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|Add9~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~10 .extended_lut = "off";
defparam \coordinate|src_y~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \coordinate|src_y~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N42
cyclonev_lcell_comb \coordinate|src_y[13]~SCLR_LUT (
// Equation(s):
// \coordinate|src_y[13]~SCLR_LUT_combout  = ( \coordinate|src_y~10_combout  & ( !\coordinate|Equal5~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Equal5~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_y~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y[13]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y[13]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_y[13]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \coordinate|src_y[13]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N47
dffeas \coordinate|src_y[13]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|src_y[13]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[13]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[13]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[13]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N15
cyclonev_lcell_comb \coordinate|src_y~17 (
// Equation(s):
// \coordinate|src_y~17_combout  = ( \coordinate|Add9~69_sumout  & ( (\coordinate|Add7~37_sumout ) # (\coordinate|LessThan1~3_combout ) ) ) # ( !\coordinate|Add9~69_sumout  & ( (!\coordinate|LessThan1~3_combout  & \coordinate|Add7~37_sumout ) ) )

	.dataa(gnd),
	.datab(!\coordinate|LessThan1~3_combout ),
	.datac(gnd),
	.datad(!\coordinate|Add7~37_sumout ),
	.datae(gnd),
	.dataf(!\coordinate|Add9~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~17 .extended_lut = "off";
defparam \coordinate|src_y~17 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \coordinate|src_y~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N51
cyclonev_lcell_comb \coordinate|src_y[10]~SCLR_LUT (
// Equation(s):
// \coordinate|src_y[10]~SCLR_LUT_combout  = ( \coordinate|src_y~17_combout  & ( !\coordinate|Equal5~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Equal5~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_y~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y[10]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y[10]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_y[10]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \coordinate|src_y[10]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N38
dffeas \coordinate|src_y[10]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|src_y[10]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[10]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[10]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[10]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N36
cyclonev_lcell_comb \coordinate|src_y~18 (
// Equation(s):
// \coordinate|src_y~18_combout  = ( \coordinate|Add9~73_sumout  & ( (\coordinate|Add7~41_sumout ) # (\coordinate|LessThan1~3_combout ) ) ) # ( !\coordinate|Add9~73_sumout  & ( (!\coordinate|LessThan1~3_combout  & \coordinate|Add7~41_sumout ) ) )

	.dataa(!\coordinate|LessThan1~3_combout ),
	.datab(gnd),
	.datac(!\coordinate|Add7~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|Add9~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~18 .extended_lut = "off";
defparam \coordinate|src_y~18 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \coordinate|src_y~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N48
cyclonev_lcell_comb \coordinate|src_y[9]~SCLR_LUT (
// Equation(s):
// \coordinate|src_y[9]~SCLR_LUT_combout  = ( \coordinate|src_y~18_combout  & ( !\coordinate|Equal5~2_combout  ) )

	.dataa(gnd),
	.datab(!\coordinate|Equal5~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_y~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y[9]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y[9]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_y[9]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \coordinate|src_y[9]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N50
dffeas \coordinate|src_y[9]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_y[9]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[9]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[9]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[9]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N45
cyclonev_lcell_comb \coordinate|src_y~15 (
// Equation(s):
// \coordinate|src_y~15_combout  = ( \coordinate|Add9~61_sumout  & ( (\coordinate|Add7~29_sumout ) # (\coordinate|LessThan1~3_combout ) ) ) # ( !\coordinate|Add9~61_sumout  & ( (!\coordinate|LessThan1~3_combout  & \coordinate|Add7~29_sumout ) ) )

	.dataa(!\coordinate|LessThan1~3_combout ),
	.datab(gnd),
	.datac(!\coordinate|Add7~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|Add9~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~15 .extended_lut = "off";
defparam \coordinate|src_y~15 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \coordinate|src_y~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N54
cyclonev_lcell_comb \coordinate|src_y[12]~SCLR_LUT (
// Equation(s):
// \coordinate|src_y[12]~SCLR_LUT_combout  = (!\coordinate|Equal5~2_combout  & \coordinate|src_y~15_combout )

	.dataa(gnd),
	.datab(!\coordinate|Equal5~2_combout ),
	.datac(gnd),
	.datad(!\coordinate|src_y~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y[12]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y[12]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_y[12]~SCLR_LUT .lut_mask = 64'h00CC00CC00CC00CC;
defparam \coordinate|src_y[12]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N56
dffeas \coordinate|src_y[12]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_y[12]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[12]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[12]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[12]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N36
cyclonev_lcell_comb \coordinate|src_y~16 (
// Equation(s):
// \coordinate|src_y~16_combout  = ( \coordinate|Add9~65_sumout  & ( (\coordinate|LessThan1~3_combout ) # (\coordinate|Add7~33_sumout ) ) ) # ( !\coordinate|Add9~65_sumout  & ( (\coordinate|Add7~33_sumout  & !\coordinate|LessThan1~3_combout ) ) )

	.dataa(gnd),
	.datab(!\coordinate|Add7~33_sumout ),
	.datac(!\coordinate|LessThan1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|Add9~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~16 .extended_lut = "off";
defparam \coordinate|src_y~16 .lut_mask = 64'h303030303F3F3F3F;
defparam \coordinate|src_y~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N33
cyclonev_lcell_comb \coordinate|src_y[11]~SCLR_LUT (
// Equation(s):
// \coordinate|src_y[11]~SCLR_LUT_combout  = (!\coordinate|Equal5~2_combout  & \coordinate|src_y~16_combout )

	.dataa(gnd),
	.datab(!\coordinate|Equal5~2_combout ),
	.datac(gnd),
	.datad(!\coordinate|src_y~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y[11]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y[11]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_y[11]~SCLR_LUT .lut_mask = 64'h00CC00CC00CC00CC;
defparam \coordinate|src_y[11]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N35
dffeas \coordinate|src_y[11]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_y[11]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[11]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[11]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[11]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N9
cyclonev_lcell_comb \mem_control|Equal2~1 (
// Equation(s):
// \mem_control|Equal2~1_combout  = ( !\coordinate|src_y[12]~_Duplicate_2_q  & ( !\coordinate|src_y[11]~_Duplicate_2_q  & ( (\coordinate|src_y[10]~_Duplicate_2_q  & \coordinate|src_y[9]~_Duplicate_2_q ) ) ) )

	.dataa(gnd),
	.datab(!\coordinate|src_y[10]~_Duplicate_2_q ),
	.datac(!\coordinate|src_y[9]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(!\coordinate|src_y[12]~_Duplicate_2_q ),
	.dataf(!\coordinate|src_y[11]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|Equal2~1 .extended_lut = "off";
defparam \mem_control|Equal2~1 .lut_mask = 64'h0303000000000000;
defparam \mem_control|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N42
cyclonev_lcell_comb \coordinate|Add9~37 (
// Equation(s):
// \coordinate|Add9~37_sumout  = SUM(( !\coordinate|Mult1~22  ) + ( GND ) + ( \coordinate|Add9~42  ))
// \coordinate|Add9~38  = CARRY(( !\coordinate|Mult1~22  ) + ( GND ) + ( \coordinate|Add9~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~22 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~37_sumout ),
	.cout(\coordinate|Add9~38 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~37 .extended_lut = "off";
defparam \coordinate|Add9~37 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add9~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N18
cyclonev_lcell_comb \coordinate|Add7~5 (
// Equation(s):
// \coordinate|Add7~5_sumout  = SUM(( \coordinate|Mult1~22  ) + ( VCC ) + ( \coordinate|Add7~10  ))
// \coordinate|Add7~6  = CARRY(( \coordinate|Mult1~22  ) + ( VCC ) + ( \coordinate|Add7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult1~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add7~5_sumout ),
	.cout(\coordinate|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add7~5 .extended_lut = "off";
defparam \coordinate|Add7~5 .lut_mask = 64'h0000000000000F0F;
defparam \coordinate|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N21
cyclonev_lcell_comb \coordinate|src_y~9 (
// Equation(s):
// \coordinate|src_y~9_combout  = ( \coordinate|Add7~5_sumout  & ( (!\coordinate|LessThan1~3_combout ) # (\coordinate|Add9~37_sumout ) ) ) # ( !\coordinate|Add7~5_sumout  & ( (\coordinate|LessThan1~3_combout  & \coordinate|Add9~37_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|LessThan1~3_combout ),
	.datad(!\coordinate|Add9~37_sumout ),
	.datae(gnd),
	.dataf(!\coordinate|Add7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~9 .extended_lut = "off";
defparam \coordinate|src_y~9 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \coordinate|src_y~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N18
cyclonev_lcell_comb \coordinate|src_y[14]~SCLR_LUT (
// Equation(s):
// \coordinate|src_y[14]~SCLR_LUT_combout  = (!\coordinate|Equal5~2_combout  & \coordinate|src_y~9_combout )

	.dataa(gnd),
	.datab(!\coordinate|Equal5~2_combout ),
	.datac(gnd),
	.datad(!\coordinate|src_y~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y[14]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y[14]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_y[14]~SCLR_LUT .lut_mask = 64'h00CC00CC00CC00CC;
defparam \coordinate|src_y[14]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N59
dffeas \coordinate|src_y[14]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|src_y[14]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[14]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[14]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[14]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N21
cyclonev_lcell_comb \coordinate|Add7~25 (
// Equation(s):
// \coordinate|Add7~25_sumout  = SUM(( \coordinate|Mult1~23  ) + ( VCC ) + ( \coordinate|Add7~6  ))
// \coordinate|Add7~26  = CARRY(( \coordinate|Mult1~23  ) + ( VCC ) + ( \coordinate|Add7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add7~25_sumout ),
	.cout(\coordinate|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add7~25 .extended_lut = "off";
defparam \coordinate|Add7~25 .lut_mask = 64'h00000000000000FF;
defparam \coordinate|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N45
cyclonev_lcell_comb \coordinate|Add9~57 (
// Equation(s):
// \coordinate|Add9~57_sumout  = SUM(( !\coordinate|Mult1~23  ) + ( GND ) + ( \coordinate|Add9~38  ))
// \coordinate|Add9~58  = CARRY(( !\coordinate|Mult1~23  ) + ( GND ) + ( \coordinate|Add9~38  ))

	.dataa(!\coordinate|Mult1~23 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~57_sumout ),
	.cout(\coordinate|Add9~58 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~57 .extended_lut = "off";
defparam \coordinate|Add9~57 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \coordinate|Add9~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N48
cyclonev_lcell_comb \coordinate|src_y~14 (
// Equation(s):
// \coordinate|src_y~14_combout  = ( \coordinate|Add9~57_sumout  & ( (\coordinate|Add7~25_sumout ) # (\coordinate|LessThan1~3_combout ) ) ) # ( !\coordinate|Add9~57_sumout  & ( (!\coordinate|LessThan1~3_combout  & \coordinate|Add7~25_sumout ) ) )

	.dataa(!\coordinate|LessThan1~3_combout ),
	.datab(gnd),
	.datac(!\coordinate|Add7~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|Add9~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~14 .extended_lut = "off";
defparam \coordinate|src_y~14 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \coordinate|src_y~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N30
cyclonev_lcell_comb \coordinate|src_y[15]~SCLR_LUT (
// Equation(s):
// \coordinate|src_y[15]~SCLR_LUT_combout  = ( \coordinate|src_y~14_combout  & ( !\coordinate|Equal5~2_combout  ) )

	.dataa(gnd),
	.datab(!\coordinate|Equal5~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_y~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y[15]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y[15]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_y[15]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \coordinate|src_y[15]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N32
dffeas \coordinate|src_y[15]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_y[15]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[15]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[15]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[15]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N48
cyclonev_lcell_comb \coordinate|Add9~53 (
// Equation(s):
// \coordinate|Add9~53_sumout  = SUM(( !\coordinate|Mult1~24  ) + ( GND ) + ( \coordinate|Add9~58  ))
// \coordinate|Add9~54  = CARRY(( !\coordinate|Mult1~24  ) + ( GND ) + ( \coordinate|Add9~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~24 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~53_sumout ),
	.cout(\coordinate|Add9~54 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~53 .extended_lut = "off";
defparam \coordinate|Add9~53 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add9~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N51
cyclonev_lcell_comb \coordinate|Add9~45 (
// Equation(s):
// \coordinate|Add9~45_sumout  = SUM(( !\coordinate|Mult1~25  ) + ( GND ) + ( \coordinate|Add9~54  ))
// \coordinate|Add9~46  = CARRY(( !\coordinate|Mult1~25  ) + ( GND ) + ( \coordinate|Add9~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Mult1~25 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~45_sumout ),
	.cout(\coordinate|Add9~46 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~45 .extended_lut = "off";
defparam \coordinate|Add9~45 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \coordinate|Add9~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N54
cyclonev_lcell_comb \coordinate|Add9~49 (
// Equation(s):
// \coordinate|Add9~49_sumout  = SUM(( !\coordinate|Mult1~26  ) + ( GND ) + ( \coordinate|Add9~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~26 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add9~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add9~49 .extended_lut = "off";
defparam \coordinate|Add9~49 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add9~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N24
cyclonev_lcell_comb \coordinate|Add7~21 (
// Equation(s):
// \coordinate|Add7~21_sumout  = SUM(( \coordinate|Mult1~24  ) + ( VCC ) + ( \coordinate|Add7~26  ))
// \coordinate|Add7~22  = CARRY(( \coordinate|Mult1~24  ) + ( VCC ) + ( \coordinate|Add7~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~24 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add7~21_sumout ),
	.cout(\coordinate|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add7~21 .extended_lut = "off";
defparam \coordinate|Add7~21 .lut_mask = 64'h00000000000000FF;
defparam \coordinate|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N27
cyclonev_lcell_comb \coordinate|Add7~13 (
// Equation(s):
// \coordinate|Add7~13_sumout  = SUM(( \coordinate|Mult1~25  ) + ( VCC ) + ( \coordinate|Add7~22  ))
// \coordinate|Add7~14  = CARRY(( \coordinate|Mult1~25  ) + ( VCC ) + ( \coordinate|Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~25 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add7~13_sumout ),
	.cout(\coordinate|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add7~13 .extended_lut = "off";
defparam \coordinate|Add7~13 .lut_mask = 64'h00000000000000FF;
defparam \coordinate|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N30
cyclonev_lcell_comb \coordinate|Add7~17 (
// Equation(s):
// \coordinate|Add7~17_sumout  = SUM(( \coordinate|Mult1~26  ) + ( VCC ) + ( \coordinate|Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|Mult1~26 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add7~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add7~17 .extended_lut = "off";
defparam \coordinate|Add7~17 .lut_mask = 64'h00000000000000FF;
defparam \coordinate|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N54
cyclonev_lcell_comb \coordinate|src_y~12 (
// Equation(s):
// \coordinate|src_y~12_combout  = ( \coordinate|Add7~17_sumout  & ( (!\coordinate|LessThan1~3_combout ) # (\coordinate|Add9~49_sumout ) ) ) # ( !\coordinate|Add7~17_sumout  & ( (\coordinate|LessThan1~3_combout  & \coordinate|Add9~49_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|LessThan1~3_combout ),
	.datad(!\coordinate|Add9~49_sumout ),
	.datae(gnd),
	.dataf(!\coordinate|Add7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~12 .extended_lut = "off";
defparam \coordinate|src_y~12 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \coordinate|src_y~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N39
cyclonev_lcell_comb \coordinate|src_y[18]~SCLR_LUT (
// Equation(s):
// \coordinate|src_y[18]~SCLR_LUT_combout  = ( \coordinate|src_y~12_combout  & ( !\coordinate|Equal5~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|Equal5~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_y~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y[18]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y[18]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_y[18]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \coordinate|src_y[18]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N41
dffeas \coordinate|src_y[18]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_y[18]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[18]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[18]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[18]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N57
cyclonev_lcell_comb \coordinate|src_y~11 (
// Equation(s):
// \coordinate|src_y~11_combout  = ( \coordinate|Add9~45_sumout  & ( (\coordinate|Add7~13_sumout ) # (\coordinate|LessThan1~3_combout ) ) ) # ( !\coordinate|Add9~45_sumout  & ( (!\coordinate|LessThan1~3_combout  & \coordinate|Add7~13_sumout ) ) )

	.dataa(!\coordinate|LessThan1~3_combout ),
	.datab(gnd),
	.datac(!\coordinate|Add7~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|Add9~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~11 .extended_lut = "off";
defparam \coordinate|src_y~11 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \coordinate|src_y~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N42
cyclonev_lcell_comb \coordinate|src_y[17]~SCLR_LUT (
// Equation(s):
// \coordinate|src_y[17]~SCLR_LUT_combout  = ( \coordinate|src_y~11_combout  & ( !\coordinate|Equal5~2_combout  ) )

	.dataa(gnd),
	.datab(!\coordinate|Equal5~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_y~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y[17]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y[17]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_y[17]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \coordinate|src_y[17]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N44
dffeas \coordinate|src_y[17]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_y[17]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[17]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[17]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[17]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N39
cyclonev_lcell_comb \coordinate|src_y~13 (
// Equation(s):
// \coordinate|src_y~13_combout  = ( \coordinate|Add7~21_sumout  & ( (!\coordinate|LessThan1~3_combout ) # (\coordinate|Add9~53_sumout ) ) ) # ( !\coordinate|Add7~21_sumout  & ( (\coordinate|LessThan1~3_combout  & \coordinate|Add9~53_sumout ) ) )

	.dataa(!\coordinate|LessThan1~3_combout ),
	.datab(gnd),
	.datac(!\coordinate|Add9~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|Add7~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y~13 .extended_lut = "off";
defparam \coordinate|src_y~13 .lut_mask = 64'h05050505AFAFAFAF;
defparam \coordinate|src_y~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N51
cyclonev_lcell_comb \coordinate|src_y[16]~SCLR_LUT (
// Equation(s):
// \coordinate|src_y[16]~SCLR_LUT_combout  = ( \coordinate|src_y~13_combout  & ( !\coordinate|Equal5~2_combout  ) )

	.dataa(gnd),
	.datab(!\coordinate|Equal5~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\coordinate|src_y~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\coordinate|src_y[16]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|src_y[16]~SCLR_LUT .extended_lut = "off";
defparam \coordinate|src_y[16]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \coordinate|src_y[16]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y41_N53
dffeas \coordinate|src_y[16]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_y[16]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[16]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[16]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[16]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N48
cyclonev_lcell_comb \mem_control|Equal2~0 (
// Equation(s):
// \mem_control|Equal2~0_combout  = ( !\coordinate|src_y[17]~_Duplicate_2_q  & ( !\coordinate|src_y[16]~_Duplicate_2_q  & ( (\coordinate|src_y[15]~_Duplicate_2_q  & !\coordinate|src_y[18]~_Duplicate_2_q ) ) ) )

	.dataa(!\coordinate|src_y[15]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\coordinate|src_y[18]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(!\coordinate|src_y[17]~_Duplicate_2_q ),
	.dataf(!\coordinate|src_y[16]~_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|Equal2~0 .extended_lut = "off";
defparam \mem_control|Equal2~0 .lut_mask = 64'h5050000000000000;
defparam \mem_control|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N15
cyclonev_lcell_comb \mem_control|Equal2~2 (
// Equation(s):
// \mem_control|Equal2~2_combout  = ( \coordinate|src_y[14]~_Duplicate_2_q  & ( \mem_control|Equal2~0_combout  & ( (!\coordinate|src_y[13]~_Duplicate_2_q  & \mem_control|Equal2~1_combout ) ) ) )

	.dataa(!\coordinate|src_y[13]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\mem_control|Equal2~1_combout ),
	.datad(gnd),
	.datae(!\coordinate|src_y[14]~_Duplicate_2_q ),
	.dataf(!\mem_control|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|Equal2~2 .extended_lut = "off";
defparam \mem_control|Equal2~2 .lut_mask = 64'h0000000000000A0A;
defparam \mem_control|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y45_N0
cyclonev_mac \mem_control|Mult1~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\coordinate|src_y[18]~SCLR_LUT_combout ,\coordinate|src_y[17]~SCLR_LUT_combout ,\coordinate|src_y[16]~SCLR_LUT_combout ,\coordinate|src_y[15]~SCLR_LUT_combout ,\coordinate|src_y[14]~SCLR_LUT_combout ,\coordinate|src_y[13]~SCLR_LUT_combout ,
\coordinate|src_y[12]~SCLR_LUT_combout ,\coordinate|src_y[11]~SCLR_LUT_combout ,\coordinate|src_y[10]~SCLR_LUT_combout ,\coordinate|src_y[9]~SCLR_LUT_combout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\coordinate|src_x[18]~SCLR_LUT_combout ,\coordinate|src_x[17]~SCLR_LUT_combout ,\coordinate|src_x[16]~SCLR_LUT_combout ,\coordinate|src_x[15]~SCLR_LUT_combout ,\coordinate|src_x[14]~SCLR_LUT_combout ,
\coordinate|src_x[13]~SCLR_LUT_combout ,\coordinate|src_x[12]~SCLR_LUT_combout ,\coordinate|src_x[11]~SCLR_LUT_combout ,\coordinate|src_x[10]~SCLR_LUT_combout ,\coordinate|src_x[9]~SCLR_LUT_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\mem_control|Mult1~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \mem_control|Mult1~mac .accumulate_clock = "none";
defparam \mem_control|Mult1~mac .ax_clock = "none";
defparam \mem_control|Mult1~mac .ax_width = 7;
defparam \mem_control|Mult1~mac .ay_scan_in_clock = "0";
defparam \mem_control|Mult1~mac .ay_scan_in_width = 10;
defparam \mem_control|Mult1~mac .ay_use_scan_in = "false";
defparam \mem_control|Mult1~mac .az_clock = "none";
defparam \mem_control|Mult1~mac .bx_clock = "none";
defparam \mem_control|Mult1~mac .bx_width = 1;
defparam \mem_control|Mult1~mac .by_clock = "0";
defparam \mem_control|Mult1~mac .by_use_scan_in = "false";
defparam \mem_control|Mult1~mac .by_width = 18;
defparam \mem_control|Mult1~mac .bz_clock = "none";
defparam \mem_control|Mult1~mac .coef_a_0 = 0;
defparam \mem_control|Mult1~mac .coef_a_1 = 0;
defparam \mem_control|Mult1~mac .coef_a_2 = 0;
defparam \mem_control|Mult1~mac .coef_a_3 = 0;
defparam \mem_control|Mult1~mac .coef_a_4 = 0;
defparam \mem_control|Mult1~mac .coef_a_5 = 0;
defparam \mem_control|Mult1~mac .coef_a_6 = 0;
defparam \mem_control|Mult1~mac .coef_a_7 = 0;
defparam \mem_control|Mult1~mac .coef_b_0 = 0;
defparam \mem_control|Mult1~mac .coef_b_1 = 0;
defparam \mem_control|Mult1~mac .coef_b_2 = 0;
defparam \mem_control|Mult1~mac .coef_b_3 = 0;
defparam \mem_control|Mult1~mac .coef_b_4 = 0;
defparam \mem_control|Mult1~mac .coef_b_5 = 0;
defparam \mem_control|Mult1~mac .coef_b_6 = 0;
defparam \mem_control|Mult1~mac .coef_b_7 = 0;
defparam \mem_control|Mult1~mac .coef_sel_a_clock = "none";
defparam \mem_control|Mult1~mac .coef_sel_b_clock = "none";
defparam \mem_control|Mult1~mac .delay_scan_out_ay = "false";
defparam \mem_control|Mult1~mac .delay_scan_out_by = "false";
defparam \mem_control|Mult1~mac .enable_double_accum = "false";
defparam \mem_control|Mult1~mac .load_const_clock = "none";
defparam \mem_control|Mult1~mac .load_const_value = 0;
defparam \mem_control|Mult1~mac .mode_sub_location = 0;
defparam \mem_control|Mult1~mac .negate_clock = "none";
defparam \mem_control|Mult1~mac .operand_source_max = "input";
defparam \mem_control|Mult1~mac .operand_source_may = "input";
defparam \mem_control|Mult1~mac .operand_source_mbx = "input";
defparam \mem_control|Mult1~mac .operand_source_mby = "input";
defparam \mem_control|Mult1~mac .operation_mode = "m18x18_plus36";
defparam \mem_control|Mult1~mac .output_clock = "none";
defparam \mem_control|Mult1~mac .preadder_subtract_a = "false";
defparam \mem_control|Mult1~mac .preadder_subtract_b = "false";
defparam \mem_control|Mult1~mac .result_a_width = 64;
defparam \mem_control|Mult1~mac .signed_max = "false";
defparam \mem_control|Mult1~mac .signed_may = "false";
defparam \mem_control|Mult1~mac .signed_mbx = "false";
defparam \mem_control|Mult1~mac .signed_mby = "false";
defparam \mem_control|Mult1~mac .sub_clock = "none";
defparam \mem_control|Mult1~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N0
cyclonev_lcell_comb \mem_control|Add5~1 (
// Equation(s):
// \mem_control|Add5~1_sumout  = SUM(( \coordinate|src_y[10]~_Duplicate_2_q  ) + ( \coordinate|src_y[9]~_Duplicate_2_q  ) + ( !VCC ))
// \mem_control|Add5~2  = CARRY(( \coordinate|src_y[10]~_Duplicate_2_q  ) + ( \coordinate|src_y[9]~_Duplicate_2_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|src_y[9]~_Duplicate_2_q ),
	.datad(!\coordinate|src_y[10]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add5~1_sumout ),
	.cout(\mem_control|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add5~1 .extended_lut = "off";
defparam \mem_control|Add5~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \mem_control|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N3
cyclonev_lcell_comb \mem_control|Add5~5 (
// Equation(s):
// \mem_control|Add5~5_sumout  = SUM(( \coordinate|src_y[11]~_Duplicate_2_q  ) + ( GND ) + ( \mem_control|Add5~2  ))
// \mem_control|Add5~6  = CARRY(( \coordinate|src_y[11]~_Duplicate_2_q  ) + ( GND ) + ( \mem_control|Add5~2  ))

	.dataa(!\coordinate|src_y[11]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add5~5_sumout ),
	.cout(\mem_control|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add5~5 .extended_lut = "off";
defparam \mem_control|Add5~5 .lut_mask = 64'h0000FFFF00005555;
defparam \mem_control|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N6
cyclonev_lcell_comb \mem_control|Add5~9 (
// Equation(s):
// \mem_control|Add5~9_sumout  = SUM(( \coordinate|src_y[12]~_Duplicate_2_q  ) + ( GND ) + ( \mem_control|Add5~6  ))
// \mem_control|Add5~10  = CARRY(( \coordinate|src_y[12]~_Duplicate_2_q  ) + ( GND ) + ( \mem_control|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|src_y[12]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add5~9_sumout ),
	.cout(\mem_control|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add5~9 .extended_lut = "off";
defparam \mem_control|Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \mem_control|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N9
cyclonev_lcell_comb \mem_control|Add5~13 (
// Equation(s):
// \mem_control|Add5~13_sumout  = SUM(( \coordinate|src_y[13]~_Duplicate_2_q  ) + ( GND ) + ( \mem_control|Add5~10  ))
// \mem_control|Add5~14  = CARRY(( \coordinate|src_y[13]~_Duplicate_2_q  ) + ( GND ) + ( \mem_control|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|src_y[13]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add5~13_sumout ),
	.cout(\mem_control|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add5~13 .extended_lut = "off";
defparam \mem_control|Add5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \mem_control|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N12
cyclonev_lcell_comb \mem_control|Add5~17 (
// Equation(s):
// \mem_control|Add5~17_sumout  = SUM(( \coordinate|src_y[14]~_Duplicate_2_q  ) + ( GND ) + ( \mem_control|Add5~14  ))
// \mem_control|Add5~18  = CARRY(( \coordinate|src_y[14]~_Duplicate_2_q  ) + ( GND ) + ( \mem_control|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|src_y[14]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add5~17_sumout ),
	.cout(\mem_control|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add5~17 .extended_lut = "off";
defparam \mem_control|Add5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \mem_control|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N15
cyclonev_lcell_comb \mem_control|Add5~21 (
// Equation(s):
// \mem_control|Add5~21_sumout  = SUM(( \coordinate|src_y[15]~_Duplicate_2_q  ) + ( GND ) + ( \mem_control|Add5~18  ))
// \mem_control|Add5~22  = CARRY(( \coordinate|src_y[15]~_Duplicate_2_q  ) + ( GND ) + ( \mem_control|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|src_y[15]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add5~21_sumout ),
	.cout(\mem_control|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add5~21 .extended_lut = "off";
defparam \mem_control|Add5~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \mem_control|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N18
cyclonev_lcell_comb \mem_control|Add5~25 (
// Equation(s):
// \mem_control|Add5~25_sumout  = SUM(( \coordinate|src_y[16]~_Duplicate_2_q  ) + ( GND ) + ( \mem_control|Add5~22  ))
// \mem_control|Add5~26  = CARRY(( \coordinate|src_y[16]~_Duplicate_2_q  ) + ( GND ) + ( \mem_control|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|src_y[16]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add5~25_sumout ),
	.cout(\mem_control|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add5~25 .extended_lut = "off";
defparam \mem_control|Add5~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \mem_control|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N21
cyclonev_lcell_comb \mem_control|Add5~29 (
// Equation(s):
// \mem_control|Add5~29_sumout  = SUM(( \coordinate|src_y[17]~_Duplicate_2_q  ) + ( GND ) + ( \mem_control|Add5~26  ))
// \mem_control|Add5~30  = CARRY(( \coordinate|src_y[17]~_Duplicate_2_q  ) + ( GND ) + ( \mem_control|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|src_y[17]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add5~29_sumout ),
	.cout(\mem_control|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add5~29 .extended_lut = "off";
defparam \mem_control|Add5~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \mem_control|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N24
cyclonev_lcell_comb \mem_control|Add5~33 (
// Equation(s):
// \mem_control|Add5~33_sumout  = SUM(( \coordinate|src_y[18]~_Duplicate_2_q  ) + ( GND ) + ( \mem_control|Add5~30  ))
// \mem_control|Add5~34  = CARRY(( \coordinate|src_y[18]~_Duplicate_2_q  ) + ( GND ) + ( \mem_control|Add5~30  ))

	.dataa(gnd),
	.datab(!\coordinate|src_y[18]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add5~33_sumout ),
	.cout(\mem_control|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add5~33 .extended_lut = "off";
defparam \mem_control|Add5~33 .lut_mask = 64'h0000FFFF00003333;
defparam \mem_control|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N27
cyclonev_lcell_comb \mem_control|Add5~37 (
// Equation(s):
// \mem_control|Add5~37_sumout  = SUM(( GND ) + ( GND ) + ( \mem_control|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add5~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add5~37 .extended_lut = "off";
defparam \mem_control|Add5~37 .lut_mask = 64'h0000FFFF00000000;
defparam \mem_control|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y41_N0
cyclonev_mac \mem_control|Mult2~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\mem_control|Add5~37_sumout ,\mem_control|Add5~33_sumout ,\mem_control|Add5~29_sumout ,\mem_control|Add5~25_sumout ,\mem_control|Add5~21_sumout ,\mem_control|Add5~17_sumout ,\mem_control|Add5~13_sumout ,\mem_control|Add5~9_sumout ,\mem_control|Add5~5_sumout ,
\mem_control|Add5~1_sumout ,!\coordinate|src_y[9]~_Duplicate_2_q }),
	.az(26'b00000000000000000000000000),
	.bx({gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\coordinate|src_x[18]~SCLR_LUT_combout ,\coordinate|src_x[17]~SCLR_LUT_combout ,\coordinate|src_x[16]~SCLR_LUT_combout ,\coordinate|src_x[15]~SCLR_LUT_combout ,\coordinate|src_x[14]~SCLR_LUT_combout ,
\coordinate|src_x[13]~SCLR_LUT_combout ,\coordinate|src_x[12]~SCLR_LUT_combout ,\coordinate|src_x[11]~SCLR_LUT_combout ,\coordinate|src_x[10]~SCLR_LUT_combout ,\coordinate|src_x[9]~SCLR_LUT_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\mem_control|Mult2~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \mem_control|Mult2~mac .accumulate_clock = "none";
defparam \mem_control|Mult2~mac .ax_clock = "none";
defparam \mem_control|Mult2~mac .ax_width = 7;
defparam \mem_control|Mult2~mac .ay_scan_in_clock = "none";
defparam \mem_control|Mult2~mac .ay_scan_in_width = 11;
defparam \mem_control|Mult2~mac .ay_use_scan_in = "false";
defparam \mem_control|Mult2~mac .az_clock = "none";
defparam \mem_control|Mult2~mac .bx_clock = "none";
defparam \mem_control|Mult2~mac .bx_width = 1;
defparam \mem_control|Mult2~mac .by_clock = "0";
defparam \mem_control|Mult2~mac .by_use_scan_in = "false";
defparam \mem_control|Mult2~mac .by_width = 18;
defparam \mem_control|Mult2~mac .bz_clock = "none";
defparam \mem_control|Mult2~mac .coef_a_0 = 0;
defparam \mem_control|Mult2~mac .coef_a_1 = 0;
defparam \mem_control|Mult2~mac .coef_a_2 = 0;
defparam \mem_control|Mult2~mac .coef_a_3 = 0;
defparam \mem_control|Mult2~mac .coef_a_4 = 0;
defparam \mem_control|Mult2~mac .coef_a_5 = 0;
defparam \mem_control|Mult2~mac .coef_a_6 = 0;
defparam \mem_control|Mult2~mac .coef_a_7 = 0;
defparam \mem_control|Mult2~mac .coef_b_0 = 0;
defparam \mem_control|Mult2~mac .coef_b_1 = 0;
defparam \mem_control|Mult2~mac .coef_b_2 = 0;
defparam \mem_control|Mult2~mac .coef_b_3 = 0;
defparam \mem_control|Mult2~mac .coef_b_4 = 0;
defparam \mem_control|Mult2~mac .coef_b_5 = 0;
defparam \mem_control|Mult2~mac .coef_b_6 = 0;
defparam \mem_control|Mult2~mac .coef_b_7 = 0;
defparam \mem_control|Mult2~mac .coef_sel_a_clock = "none";
defparam \mem_control|Mult2~mac .coef_sel_b_clock = "none";
defparam \mem_control|Mult2~mac .delay_scan_out_ay = "false";
defparam \mem_control|Mult2~mac .delay_scan_out_by = "false";
defparam \mem_control|Mult2~mac .enable_double_accum = "false";
defparam \mem_control|Mult2~mac .load_const_clock = "none";
defparam \mem_control|Mult2~mac .load_const_value = 0;
defparam \mem_control|Mult2~mac .mode_sub_location = 0;
defparam \mem_control|Mult2~mac .negate_clock = "none";
defparam \mem_control|Mult2~mac .operand_source_max = "input";
defparam \mem_control|Mult2~mac .operand_source_may = "input";
defparam \mem_control|Mult2~mac .operand_source_mbx = "input";
defparam \mem_control|Mult2~mac .operand_source_mby = "input";
defparam \mem_control|Mult2~mac .operation_mode = "m18x18_plus36";
defparam \mem_control|Mult2~mac .output_clock = "none";
defparam \mem_control|Mult2~mac .preadder_subtract_a = "false";
defparam \mem_control|Mult2~mac .preadder_subtract_b = "false";
defparam \mem_control|Mult2~mac .result_a_width = 64;
defparam \mem_control|Mult2~mac .signed_max = "false";
defparam \mem_control|Mult2~mac .signed_may = "false";
defparam \mem_control|Mult2~mac .signed_mbx = "false";
defparam \mem_control|Mult2~mac .signed_mby = "false";
defparam \mem_control|Mult2~mac .sub_clock = "none";
defparam \mem_control|Mult2~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y43_N0
cyclonev_mac \mem_control|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\coordinate|src_y[18]~SCLR_LUT_combout ,\coordinate|src_y[17]~SCLR_LUT_combout ,\coordinate|src_y[16]~SCLR_LUT_combout ,\coordinate|src_y[15]~SCLR_LUT_combout ,\coordinate|src_y[14]~SCLR_LUT_combout ,\coordinate|src_y[13]~SCLR_LUT_combout ,
\coordinate|src_y[12]~SCLR_LUT_combout ,\coordinate|src_y[11]~SCLR_LUT_combout ,\coordinate|src_y[10]~SCLR_LUT_combout ,\coordinate|src_y[9]~SCLR_LUT_combout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\coordinate|src_x[18]~SCLR_LUT_combout ,\coordinate|src_x[17]~SCLR_LUT_combout ,\coordinate|src_x[16]~SCLR_LUT_combout ,\coordinate|src_x[15]~SCLR_LUT_combout ,\coordinate|src_x[14]~SCLR_LUT_combout ,
\coordinate|src_x[13]~SCLR_LUT_combout ,\coordinate|src_x[12]~SCLR_LUT_combout ,\coordinate|src_x[11]~SCLR_LUT_combout ,\coordinate|src_x[10]~SCLR_LUT_combout ,\coordinate|src_x[9]~SCLR_LUT_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\mem_control|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \mem_control|Mult0~mac .accumulate_clock = "none";
defparam \mem_control|Mult0~mac .ax_clock = "none";
defparam \mem_control|Mult0~mac .ax_width = 7;
defparam \mem_control|Mult0~mac .ay_scan_in_clock = "0";
defparam \mem_control|Mult0~mac .ay_scan_in_width = 10;
defparam \mem_control|Mult0~mac .ay_use_scan_in = "false";
defparam \mem_control|Mult0~mac .az_clock = "none";
defparam \mem_control|Mult0~mac .bx_clock = "none";
defparam \mem_control|Mult0~mac .bx_width = 1;
defparam \mem_control|Mult0~mac .by_clock = "0";
defparam \mem_control|Mult0~mac .by_use_scan_in = "false";
defparam \mem_control|Mult0~mac .by_width = 18;
defparam \mem_control|Mult0~mac .bz_clock = "none";
defparam \mem_control|Mult0~mac .coef_a_0 = 0;
defparam \mem_control|Mult0~mac .coef_a_1 = 0;
defparam \mem_control|Mult0~mac .coef_a_2 = 0;
defparam \mem_control|Mult0~mac .coef_a_3 = 0;
defparam \mem_control|Mult0~mac .coef_a_4 = 0;
defparam \mem_control|Mult0~mac .coef_a_5 = 0;
defparam \mem_control|Mult0~mac .coef_a_6 = 0;
defparam \mem_control|Mult0~mac .coef_a_7 = 0;
defparam \mem_control|Mult0~mac .coef_b_0 = 0;
defparam \mem_control|Mult0~mac .coef_b_1 = 0;
defparam \mem_control|Mult0~mac .coef_b_2 = 0;
defparam \mem_control|Mult0~mac .coef_b_3 = 0;
defparam \mem_control|Mult0~mac .coef_b_4 = 0;
defparam \mem_control|Mult0~mac .coef_b_5 = 0;
defparam \mem_control|Mult0~mac .coef_b_6 = 0;
defparam \mem_control|Mult0~mac .coef_b_7 = 0;
defparam \mem_control|Mult0~mac .coef_sel_a_clock = "none";
defparam \mem_control|Mult0~mac .coef_sel_b_clock = "none";
defparam \mem_control|Mult0~mac .delay_scan_out_ay = "false";
defparam \mem_control|Mult0~mac .delay_scan_out_by = "false";
defparam \mem_control|Mult0~mac .enable_double_accum = "false";
defparam \mem_control|Mult0~mac .load_const_clock = "none";
defparam \mem_control|Mult0~mac .load_const_value = 0;
defparam \mem_control|Mult0~mac .mode_sub_location = 0;
defparam \mem_control|Mult0~mac .negate_clock = "none";
defparam \mem_control|Mult0~mac .operand_source_max = "input";
defparam \mem_control|Mult0~mac .operand_source_may = "input";
defparam \mem_control|Mult0~mac .operand_source_mbx = "input";
defparam \mem_control|Mult0~mac .operand_source_mby = "input";
defparam \mem_control|Mult0~mac .operation_mode = "m18x18_plus36";
defparam \mem_control|Mult0~mac .output_clock = "none";
defparam \mem_control|Mult0~mac .preadder_subtract_a = "false";
defparam \mem_control|Mult0~mac .preadder_subtract_b = "false";
defparam \mem_control|Mult0~mac .result_a_width = 64;
defparam \mem_control|Mult0~mac .signed_max = "false";
defparam \mem_control|Mult0~mac .signed_may = "false";
defparam \mem_control|Mult0~mac .signed_mbx = "false";
defparam \mem_control|Mult0~mac .signed_mby = "false";
defparam \mem_control|Mult0~mac .sub_clock = "none";
defparam \mem_control|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N0
cyclonev_lcell_comb \mem_control|Add2~5 (
// Equation(s):
// \mem_control|Add2~5_sumout  = SUM(( \mem_control|Mult0~mac_resulta  ) + ( VCC ) + ( !VCC ))
// \mem_control|Add2~6  = CARRY(( \mem_control|Mult0~mac_resulta  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Mult0~mac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add2~5_sumout ),
	.cout(\mem_control|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add2~5 .extended_lut = "off";
defparam \mem_control|Add2~5 .lut_mask = 64'h00000000000000FF;
defparam \mem_control|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N3
cyclonev_lcell_comb \mem_control|Add2~9 (
// Equation(s):
// \mem_control|Add2~9_sumout  = SUM(( \mem_control|Mult0~322  ) + ( VCC ) + ( \mem_control|Add2~6  ))
// \mem_control|Add2~10  = CARRY(( \mem_control|Mult0~322  ) + ( VCC ) + ( \mem_control|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Mult0~322 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add2~9_sumout ),
	.cout(\mem_control|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add2~9 .extended_lut = "off";
defparam \mem_control|Add2~9 .lut_mask = 64'h00000000000000FF;
defparam \mem_control|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N6
cyclonev_lcell_comb \mem_control|Add2~13 (
// Equation(s):
// \mem_control|Add2~13_sumout  = SUM(( \mem_control|Mult0~323  ) + ( VCC ) + ( \mem_control|Add2~10  ))
// \mem_control|Add2~14  = CARRY(( \mem_control|Mult0~323  ) + ( VCC ) + ( \mem_control|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Mult0~323 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add2~13_sumout ),
	.cout(\mem_control|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add2~13 .extended_lut = "off";
defparam \mem_control|Add2~13 .lut_mask = 64'h00000000000000FF;
defparam \mem_control|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N9
cyclonev_lcell_comb \mem_control|Add2~17 (
// Equation(s):
// \mem_control|Add2~17_sumout  = SUM(( \mem_control|Mult0~324  ) + ( VCC ) + ( \mem_control|Add2~14  ))
// \mem_control|Add2~18  = CARRY(( \mem_control|Mult0~324  ) + ( VCC ) + ( \mem_control|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Mult0~324 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add2~17_sumout ),
	.cout(\mem_control|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add2~17 .extended_lut = "off";
defparam \mem_control|Add2~17 .lut_mask = 64'h00000000000000FF;
defparam \mem_control|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N12
cyclonev_lcell_comb \mem_control|Add2~21 (
// Equation(s):
// \mem_control|Add2~21_sumout  = SUM(( \mem_control|Mult0~325  ) + ( VCC ) + ( \mem_control|Add2~18  ))
// \mem_control|Add2~22  = CARRY(( \mem_control|Mult0~325  ) + ( VCC ) + ( \mem_control|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Mult0~325 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add2~21_sumout ),
	.cout(\mem_control|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add2~21 .extended_lut = "off";
defparam \mem_control|Add2~21 .lut_mask = 64'h00000000000000FF;
defparam \mem_control|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N15
cyclonev_lcell_comb \mem_control|Add2~25 (
// Equation(s):
// \mem_control|Add2~25_sumout  = SUM(( \mem_control|Mult0~326  ) + ( VCC ) + ( \mem_control|Add2~22  ))
// \mem_control|Add2~26  = CARRY(( \mem_control|Mult0~326  ) + ( VCC ) + ( \mem_control|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|Mult0~326 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add2~25_sumout ),
	.cout(\mem_control|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add2~25 .extended_lut = "off";
defparam \mem_control|Add2~25 .lut_mask = 64'h0000000000000F0F;
defparam \mem_control|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N18
cyclonev_lcell_comb \mem_control|Add2~29 (
// Equation(s):
// \mem_control|Add2~29_sumout  = SUM(( \mem_control|Mult0~327  ) + ( VCC ) + ( \mem_control|Add2~26  ))
// \mem_control|Add2~30  = CARRY(( \mem_control|Mult0~327  ) + ( VCC ) + ( \mem_control|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Mult0~327 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add2~29_sumout ),
	.cout(\mem_control|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add2~29 .extended_lut = "off";
defparam \mem_control|Add2~29 .lut_mask = 64'h00000000000000FF;
defparam \mem_control|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N21
cyclonev_lcell_comb \mem_control|Add2~33 (
// Equation(s):
// \mem_control|Add2~33_sumout  = SUM(( \mem_control|Mult0~328  ) + ( VCC ) + ( \mem_control|Add2~30  ))
// \mem_control|Add2~34  = CARRY(( \mem_control|Mult0~328  ) + ( VCC ) + ( \mem_control|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Mult0~328 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add2~33_sumout ),
	.cout(\mem_control|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add2~33 .extended_lut = "off";
defparam \mem_control|Add2~33 .lut_mask = 64'h00000000000000FF;
defparam \mem_control|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N24
cyclonev_lcell_comb \mem_control|Add2~37 (
// Equation(s):
// \mem_control|Add2~37_sumout  = SUM(( \mem_control|Mult0~329  ) + ( VCC ) + ( \mem_control|Add2~34  ))
// \mem_control|Add2~38  = CARRY(( \mem_control|Mult0~329  ) + ( VCC ) + ( \mem_control|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Mult0~329 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add2~37_sumout ),
	.cout(\mem_control|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add2~37 .extended_lut = "off";
defparam \mem_control|Add2~37 .lut_mask = 64'h00000000000000FF;
defparam \mem_control|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N27
cyclonev_lcell_comb \mem_control|Add2~41 (
// Equation(s):
// \mem_control|Add2~41_sumout  = SUM(( \mem_control|Mult0~330  ) + ( VCC ) + ( \mem_control|Add2~38  ))
// \mem_control|Add2~42  = CARRY(( \mem_control|Mult0~330  ) + ( VCC ) + ( \mem_control|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|Mult0~330 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add2~41_sumout ),
	.cout(\mem_control|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add2~41 .extended_lut = "off";
defparam \mem_control|Add2~41 .lut_mask = 64'h0000000000000F0F;
defparam \mem_control|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N30
cyclonev_lcell_comb \mem_control|Add2~45 (
// Equation(s):
// \mem_control|Add2~45_sumout  = SUM(( \mem_control|Mult0~331  ) + ( VCC ) + ( \mem_control|Add2~42  ))
// \mem_control|Add2~46  = CARRY(( \mem_control|Mult0~331  ) + ( VCC ) + ( \mem_control|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Mult0~331 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add2~45_sumout ),
	.cout(\mem_control|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add2~45 .extended_lut = "off";
defparam \mem_control|Add2~45 .lut_mask = 64'h00000000000000FF;
defparam \mem_control|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N33
cyclonev_lcell_comb \mem_control|Add2~49 (
// Equation(s):
// \mem_control|Add2~49_sumout  = SUM(( \mem_control|Mult0~332  ) + ( VCC ) + ( \mem_control|Add2~46  ))
// \mem_control|Add2~50  = CARRY(( \mem_control|Mult0~332  ) + ( VCC ) + ( \mem_control|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Mult0~332 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add2~49_sumout ),
	.cout(\mem_control|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add2~49 .extended_lut = "off";
defparam \mem_control|Add2~49 .lut_mask = 64'h00000000000000FF;
defparam \mem_control|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N36
cyclonev_lcell_comb \mem_control|Add2~53 (
// Equation(s):
// \mem_control|Add2~53_sumout  = SUM(( \mem_control|Mult0~333  ) + ( VCC ) + ( \mem_control|Add2~50  ))
// \mem_control|Add2~54  = CARRY(( \mem_control|Mult0~333  ) + ( VCC ) + ( \mem_control|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Mult0~333 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add2~53_sumout ),
	.cout(\mem_control|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add2~53 .extended_lut = "off";
defparam \mem_control|Add2~53 .lut_mask = 64'h00000000000000FF;
defparam \mem_control|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N39
cyclonev_lcell_comb \mem_control|Add2~1 (
// Equation(s):
// \mem_control|Add2~1_sumout  = SUM(( \mem_control|Mult0~334  ) + ( VCC ) + ( \mem_control|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|Mult0~334 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add2~1 .extended_lut = "off";
defparam \mem_control|Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \mem_control|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N24
cyclonev_lcell_comb \mem_control|address_by[13]~0 (
// Equation(s):
// \mem_control|address_by[13]~0_combout  = ( \mem_control|Mult2~334  & ( \mem_control|Add2~1_sumout  & ( (!\mem_control|Equal2~2_combout ) # ((\mem_control|Equal0~2_combout ) # (\mem_control|Mult1~335 )) ) ) ) # ( !\mem_control|Mult2~334  & ( 
// \mem_control|Add2~1_sumout  & ( (\mem_control|Equal2~2_combout  & ((\mem_control|Equal0~2_combout ) # (\mem_control|Mult1~335 ))) ) ) ) # ( \mem_control|Mult2~334  & ( !\mem_control|Add2~1_sumout  & ( (!\mem_control|Equal2~2_combout ) # 
// ((\mem_control|Mult1~335  & !\mem_control|Equal0~2_combout )) ) ) ) # ( !\mem_control|Mult2~334  & ( !\mem_control|Add2~1_sumout  & ( (\mem_control|Equal2~2_combout  & (\mem_control|Mult1~335  & !\mem_control|Equal0~2_combout )) ) ) )

	.dataa(!\mem_control|Equal2~2_combout ),
	.datab(!\mem_control|Mult1~335 ),
	.datac(!\mem_control|Equal0~2_combout ),
	.datad(gnd),
	.datae(!\mem_control|Mult2~334 ),
	.dataf(!\mem_control|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by[13]~0 .extended_lut = "off";
defparam \mem_control|address_by[13]~0 .lut_mask = 64'h1010BABA1515BFBF;
defparam \mem_control|address_by[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y42_N41
dffeas \coordinate|src_x[15]~_Duplicate_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|src_x[15]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[15]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[15]~_Duplicate_3 .is_wysiwyg = "true";
defparam \coordinate|src_x[15]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N57
cyclonev_lcell_comb \mem_control|address_bx[13]~0 (
// Equation(s):
// \mem_control|address_bx[13]~0_combout  = ( \mem_control|Mult1~335  & ( \mem_control|Add2~1_sumout  ) ) # ( !\mem_control|Mult1~335  & ( \mem_control|Add2~1_sumout  & ( (\mem_control|Equal0~1_combout  & (\coordinate|src_x[15]~_Duplicate_3_q  & 
// \mem_control|Equal0~0_combout )) ) ) ) # ( \mem_control|Mult1~335  & ( !\mem_control|Add2~1_sumout  & ( (!\mem_control|Equal0~1_combout ) # ((!\coordinate|src_x[15]~_Duplicate_3_q ) # (!\mem_control|Equal0~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\mem_control|Equal0~1_combout ),
	.datac(!\coordinate|src_x[15]~_Duplicate_3_q ),
	.datad(!\mem_control|Equal0~0_combout ),
	.datae(!\mem_control|Mult1~335 ),
	.dataf(!\mem_control|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx[13]~0 .extended_lut = "off";
defparam \mem_control|address_bx[13]~0 .lut_mask = 64'h0000FFFC0003FFFF;
defparam \mem_control|address_bx[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N51
cyclonev_lcell_comb \mem_control|address_bx[12]~13 (
// Equation(s):
// \mem_control|address_bx[12]~13_combout  = ( \mem_control|Mult1~334  & ( (!\mem_control|Equal0~0_combout ) # ((!\mem_control|Equal0~1_combout ) # ((!\coordinate|src_x[15]~_Duplicate_3_q ) # (\mem_control|Add2~53_sumout ))) ) ) # ( !\mem_control|Mult1~334  
// & ( (\mem_control|Equal0~0_combout  & (\mem_control|Equal0~1_combout  & (\coordinate|src_x[15]~_Duplicate_3_q  & \mem_control|Add2~53_sumout ))) ) )

	.dataa(!\mem_control|Equal0~0_combout ),
	.datab(!\mem_control|Equal0~1_combout ),
	.datac(!\coordinate|src_x[15]~_Duplicate_3_q ),
	.datad(!\mem_control|Add2~53_sumout ),
	.datae(gnd),
	.dataf(!\mem_control|Mult1~334 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx[12]~13 .extended_lut = "off";
defparam \mem_control|address_bx[12]~13 .lut_mask = 64'h00010001FEFFFEFF;
defparam \mem_control|address_bx[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N33
cyclonev_lcell_comb \mem_control|address_bx[11]~12 (
// Equation(s):
// \mem_control|address_bx[11]~12_combout  = ( \mem_control|Mult1~333  & ( \mem_control|Add2~49_sumout  ) ) # ( !\mem_control|Mult1~333  & ( \mem_control|Add2~49_sumout  & ( (\mem_control|Equal0~1_combout  & (\coordinate|src_x[15]~_Duplicate_3_q  & 
// \mem_control|Equal0~0_combout )) ) ) ) # ( \mem_control|Mult1~333  & ( !\mem_control|Add2~49_sumout  & ( (!\mem_control|Equal0~1_combout ) # ((!\coordinate|src_x[15]~_Duplicate_3_q ) # (!\mem_control|Equal0~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\mem_control|Equal0~1_combout ),
	.datac(!\coordinate|src_x[15]~_Duplicate_3_q ),
	.datad(!\mem_control|Equal0~0_combout ),
	.datae(!\mem_control|Mult1~333 ),
	.dataf(!\mem_control|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx[11]~12 .extended_lut = "off";
defparam \mem_control|address_bx[11]~12 .lut_mask = 64'h0000FFFC0003FFFF;
defparam \mem_control|address_bx[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N42
cyclonev_lcell_comb \mem_control|address_bx[10]~11 (
// Equation(s):
// \mem_control|address_bx[10]~11_combout  = ( \mem_control|Add2~45_sumout  & ( ((\mem_control|Equal0~0_combout  & (\coordinate|src_x[15]~_Duplicate_3_q  & \mem_control|Equal0~1_combout ))) # (\mem_control|Mult1~332 ) ) ) # ( !\mem_control|Add2~45_sumout  & 
// ( (\mem_control|Mult1~332  & ((!\mem_control|Equal0~0_combout ) # ((!\coordinate|src_x[15]~_Duplicate_3_q ) # (!\mem_control|Equal0~1_combout )))) ) )

	.dataa(!\mem_control|Equal0~0_combout ),
	.datab(!\coordinate|src_x[15]~_Duplicate_3_q ),
	.datac(!\mem_control|Equal0~1_combout ),
	.datad(!\mem_control|Mult1~332 ),
	.datae(gnd),
	.dataf(!\mem_control|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx[10]~11 .extended_lut = "off";
defparam \mem_control|address_bx[10]~11 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \mem_control|address_bx[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N54
cyclonev_lcell_comb \mem_control|address_bx[9]~10 (
// Equation(s):
// \mem_control|address_bx[9]~10_combout  = ( \mem_control|Add2~41_sumout  & ( ((\mem_control|Equal0~0_combout  & (\mem_control|Equal0~1_combout  & \coordinate|src_x[15]~_Duplicate_3_q ))) # (\mem_control|Mult1~331 ) ) ) # ( !\mem_control|Add2~41_sumout  & ( 
// (\mem_control|Mult1~331  & ((!\mem_control|Equal0~0_combout ) # ((!\mem_control|Equal0~1_combout ) # (!\coordinate|src_x[15]~_Duplicate_3_q )))) ) )

	.dataa(!\mem_control|Equal0~0_combout ),
	.datab(!\mem_control|Equal0~1_combout ),
	.datac(!\mem_control|Mult1~331 ),
	.datad(!\coordinate|src_x[15]~_Duplicate_3_q ),
	.datae(gnd),
	.dataf(!\mem_control|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx[9]~10 .extended_lut = "off";
defparam \mem_control|address_bx[9]~10 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \mem_control|address_bx[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N57
cyclonev_lcell_comb \mem_control|address_bx[8]~9 (
// Equation(s):
// \mem_control|address_bx[8]~9_combout  = ( \mem_control|Add2~37_sumout  & ( ((\mem_control|Equal0~0_combout  & (\mem_control|Equal0~1_combout  & \coordinate|src_x[15]~_Duplicate_3_q ))) # (\mem_control|Mult1~330 ) ) ) # ( !\mem_control|Add2~37_sumout  & ( 
// (\mem_control|Mult1~330  & ((!\mem_control|Equal0~0_combout ) # ((!\mem_control|Equal0~1_combout ) # (!\coordinate|src_x[15]~_Duplicate_3_q )))) ) )

	.dataa(!\mem_control|Equal0~0_combout ),
	.datab(!\mem_control|Equal0~1_combout ),
	.datac(!\mem_control|Mult1~330 ),
	.datad(!\coordinate|src_x[15]~_Duplicate_3_q ),
	.datae(gnd),
	.dataf(!\mem_control|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx[8]~9 .extended_lut = "off";
defparam \mem_control|address_bx[8]~9 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \mem_control|address_bx[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N45
cyclonev_lcell_comb \mem_control|address_bx[7]~8 (
// Equation(s):
// \mem_control|address_bx[7]~8_combout  = ( \mem_control|Mult1~329  & ( (!\mem_control|Equal0~0_combout ) # ((!\coordinate|src_x[15]~_Duplicate_3_q ) # ((!\mem_control|Equal0~1_combout ) # (\mem_control|Add2~33_sumout ))) ) ) # ( !\mem_control|Mult1~329  & 
// ( (\mem_control|Equal0~0_combout  & (\coordinate|src_x[15]~_Duplicate_3_q  & (\mem_control|Equal0~1_combout  & \mem_control|Add2~33_sumout ))) ) )

	.dataa(!\mem_control|Equal0~0_combout ),
	.datab(!\coordinate|src_x[15]~_Duplicate_3_q ),
	.datac(!\mem_control|Equal0~1_combout ),
	.datad(!\mem_control|Add2~33_sumout ),
	.datae(gnd),
	.dataf(!\mem_control|Mult1~329 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx[7]~8 .extended_lut = "off";
defparam \mem_control|address_bx[7]~8 .lut_mask = 64'h00010001FEFFFEFF;
defparam \mem_control|address_bx[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N48
cyclonev_lcell_comb \mem_control|address_bx[6]~7 (
// Equation(s):
// \mem_control|address_bx[6]~7_combout  = ( \mem_control|Mult1~328  & ( (!\mem_control|Equal0~0_combout ) # ((!\mem_control|Equal0~1_combout ) # ((!\coordinate|src_x[15]~_Duplicate_3_q ) # (\mem_control|Add2~29_sumout ))) ) ) # ( !\mem_control|Mult1~328  & 
// ( (\mem_control|Equal0~0_combout  & (\mem_control|Equal0~1_combout  & (\mem_control|Add2~29_sumout  & \coordinate|src_x[15]~_Duplicate_3_q ))) ) )

	.dataa(!\mem_control|Equal0~0_combout ),
	.datab(!\mem_control|Equal0~1_combout ),
	.datac(!\mem_control|Add2~29_sumout ),
	.datad(!\coordinate|src_x[15]~_Duplicate_3_q ),
	.datae(gnd),
	.dataf(!\mem_control|Mult1~328 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx[6]~7 .extended_lut = "off";
defparam \mem_control|address_bx[6]~7 .lut_mask = 64'h00010001FFEFFFEF;
defparam \mem_control|address_bx[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N9
cyclonev_lcell_comb \mem_control|address_bx[5]~6 (
// Equation(s):
// \mem_control|address_bx[5]~6_combout  = ( \mem_control|Add2~25_sumout  & ( ((\mem_control|Equal0~1_combout  & (\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q  & \mem_control|Equal0~0_combout ))) # (\mem_control|Mult1~327 ) ) ) # ( 
// !\mem_control|Add2~25_sumout  & ( (\mem_control|Mult1~327  & ((!\mem_control|Equal0~1_combout ) # ((!\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q ) # (!\mem_control|Equal0~0_combout )))) ) )

	.dataa(!\mem_control|Equal0~1_combout ),
	.datab(!\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q ),
	.datac(!\mem_control|Equal0~0_combout ),
	.datad(!\mem_control|Mult1~327 ),
	.datae(gnd),
	.dataf(!\mem_control|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx[5]~6 .extended_lut = "off";
defparam \mem_control|address_bx[5]~6 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \mem_control|address_bx[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N3
cyclonev_lcell_comb \mem_control|address_bx[4]~5 (
// Equation(s):
// \mem_control|address_bx[4]~5_combout  = ( \mem_control|Add2~21_sumout  & ( \mem_control|Mult1~326  ) ) # ( !\mem_control|Add2~21_sumout  & ( \mem_control|Mult1~326  & ( (!\mem_control|Equal0~1_combout ) # ((!\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q ) 
// # (!\mem_control|Equal0~0_combout )) ) ) ) # ( \mem_control|Add2~21_sumout  & ( !\mem_control|Mult1~326  & ( (\mem_control|Equal0~1_combout  & (\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q  & \mem_control|Equal0~0_combout )) ) ) )

	.dataa(!\mem_control|Equal0~1_combout ),
	.datab(!\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q ),
	.datac(!\mem_control|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\mem_control|Add2~21_sumout ),
	.dataf(!\mem_control|Mult1~326 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx[4]~5 .extended_lut = "off";
defparam \mem_control|address_bx[4]~5 .lut_mask = 64'h00000101FEFEFFFF;
defparam \mem_control|address_bx[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N15
cyclonev_lcell_comb \mem_control|address_bx[3]~4 (
// Equation(s):
// \mem_control|address_bx[3]~4_combout  = ( \mem_control|Mult1~325  & ( \mem_control|Add2~17_sumout  ) ) # ( !\mem_control|Mult1~325  & ( \mem_control|Add2~17_sumout  & ( (\mem_control|Equal0~1_combout  & (\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q  & 
// \mem_control|Equal0~0_combout )) ) ) ) # ( \mem_control|Mult1~325  & ( !\mem_control|Add2~17_sumout  & ( (!\mem_control|Equal0~1_combout ) # ((!\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q ) # (!\mem_control|Equal0~0_combout )) ) ) )

	.dataa(!\mem_control|Equal0~1_combout ),
	.datab(!\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q ),
	.datac(!\mem_control|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\mem_control|Mult1~325 ),
	.dataf(!\mem_control|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx[3]~4 .extended_lut = "off";
defparam \mem_control|address_bx[3]~4 .lut_mask = 64'h0000FEFE0101FFFF;
defparam \mem_control|address_bx[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N51
cyclonev_lcell_comb \mem_control|address_bx[2]~3 (
// Equation(s):
// \mem_control|address_bx[2]~3_combout  = ( \mem_control|Add2~13_sumout  & ( \mem_control|Mult1~324  ) ) # ( !\mem_control|Add2~13_sumout  & ( \mem_control|Mult1~324  & ( (!\mem_control|Equal0~1_combout ) # ((!\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q ) 
// # (!\mem_control|Equal0~0_combout )) ) ) ) # ( \mem_control|Add2~13_sumout  & ( !\mem_control|Mult1~324  & ( (\mem_control|Equal0~1_combout  & (\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q  & \mem_control|Equal0~0_combout )) ) ) )

	.dataa(!\mem_control|Equal0~1_combout ),
	.datab(!\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q ),
	.datac(!\mem_control|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\mem_control|Add2~13_sumout ),
	.dataf(!\mem_control|Mult1~324 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx[2]~3 .extended_lut = "off";
defparam \mem_control|address_bx[2]~3 .lut_mask = 64'h00000101FEFEFFFF;
defparam \mem_control|address_bx[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N42
cyclonev_lcell_comb \mem_control|address_bx[1]~2 (
// Equation(s):
// \mem_control|address_bx[1]~2_combout  = ( \mem_control|Mult1~323  & ( \mem_control|Add2~9_sumout  ) ) # ( !\mem_control|Mult1~323  & ( \mem_control|Add2~9_sumout  & ( (\mem_control|Equal0~1_combout  & (\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q  & 
// \mem_control|Equal0~0_combout )) ) ) ) # ( \mem_control|Mult1~323  & ( !\mem_control|Add2~9_sumout  & ( (!\mem_control|Equal0~1_combout ) # ((!\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q ) # (!\mem_control|Equal0~0_combout )) ) ) )

	.dataa(!\mem_control|Equal0~1_combout ),
	.datab(!\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q ),
	.datac(gnd),
	.datad(!\mem_control|Equal0~0_combout ),
	.datae(!\mem_control|Mult1~323 ),
	.dataf(!\mem_control|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx[1]~2 .extended_lut = "off";
defparam \mem_control|address_bx[1]~2 .lut_mask = 64'h0000FFEE0011FFFF;
defparam \mem_control|address_bx[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N36
cyclonev_lcell_comb \mem_control|address_bx[0]~1 (
// Equation(s):
// \mem_control|address_bx[0]~1_combout  = ( \mem_control|Mult1~mac_resulta  & ( \mem_control|Add2~5_sumout  ) ) # ( !\mem_control|Mult1~mac_resulta  & ( \mem_control|Add2~5_sumout  & ( (\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q  & 
// (\mem_control|Equal0~1_combout  & \mem_control|Equal0~0_combout )) ) ) ) # ( \mem_control|Mult1~mac_resulta  & ( !\mem_control|Add2~5_sumout  & ( (!\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q ) # ((!\mem_control|Equal0~1_combout ) # 
// (!\mem_control|Equal0~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\coordinate|src_x[15]~_Duplicate_3DUPLICATE_q ),
	.datac(!\mem_control|Equal0~1_combout ),
	.datad(!\mem_control|Equal0~0_combout ),
	.datae(!\mem_control|Mult1~mac_resulta ),
	.dataf(!\mem_control|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx[0]~1 .extended_lut = "off";
defparam \mem_control|address_bx[0]~1 .lut_mask = 64'h0000FFFC0003FFFF;
defparam \mem_control|address_bx[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N0
cyclonev_lcell_comb \mem_control|Add7~5 (
// Equation(s):
// \mem_control|Add7~5_sumout  = SUM(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~mac_resulta ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[0]~1_combout )) ) + ( VCC ) + ( !VCC ))
// \mem_control|Add7~6  = CARRY(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~mac_resulta ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[0]~1_combout )) ) + ( VCC ) + ( !VCC ))

	.dataa(!\mem_control|Equal2~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|address_bx[0]~1_combout ),
	.datad(!\mem_control|Mult2~mac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add7~5_sumout ),
	.cout(\mem_control|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add7~5 .extended_lut = "off";
defparam \mem_control|Add7~5 .lut_mask = 64'h00000000000005AF;
defparam \mem_control|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N3
cyclonev_lcell_comb \mem_control|Add7~9 (
// Equation(s):
// \mem_control|Add7~9_sumout  = SUM(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~322 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[1]~2_combout )) ) + ( GND ) + ( \mem_control|Add7~6  ))
// \mem_control|Add7~10  = CARRY(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~322 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[1]~2_combout )) ) + ( GND ) + ( \mem_control|Add7~6  ))

	.dataa(!\mem_control|Equal2~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|address_bx[1]~2_combout ),
	.datad(!\mem_control|Mult2~322 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add7~9_sumout ),
	.cout(\mem_control|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add7~9 .extended_lut = "off";
defparam \mem_control|Add7~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \mem_control|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N6
cyclonev_lcell_comb \mem_control|Add7~13 (
// Equation(s):
// \mem_control|Add7~13_sumout  = SUM(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~323 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[2]~3_combout )) ) + ( GND ) + ( \mem_control|Add7~10  ))
// \mem_control|Add7~14  = CARRY(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~323 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[2]~3_combout )) ) + ( GND ) + ( \mem_control|Add7~10  ))

	.dataa(!\mem_control|Equal2~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|address_bx[2]~3_combout ),
	.datad(!\mem_control|Mult2~323 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add7~13_sumout ),
	.cout(\mem_control|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add7~13 .extended_lut = "off";
defparam \mem_control|Add7~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \mem_control|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N9
cyclonev_lcell_comb \mem_control|Add7~17 (
// Equation(s):
// \mem_control|Add7~17_sumout  = SUM(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~324 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[3]~4_combout )) ) + ( GND ) + ( \mem_control|Add7~14  ))
// \mem_control|Add7~18  = CARRY(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~324 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[3]~4_combout )) ) + ( GND ) + ( \mem_control|Add7~14  ))

	.dataa(!\mem_control|Equal2~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|address_bx[3]~4_combout ),
	.datad(!\mem_control|Mult2~324 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add7~17_sumout ),
	.cout(\mem_control|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add7~17 .extended_lut = "off";
defparam \mem_control|Add7~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \mem_control|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N12
cyclonev_lcell_comb \mem_control|Add7~21 (
// Equation(s):
// \mem_control|Add7~21_sumout  = SUM(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~325 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[4]~5_combout )) ) + ( GND ) + ( \mem_control|Add7~18  ))
// \mem_control|Add7~22  = CARRY(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~325 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[4]~5_combout )) ) + ( GND ) + ( \mem_control|Add7~18  ))

	.dataa(gnd),
	.datab(!\mem_control|Equal2~2_combout ),
	.datac(!\mem_control|address_bx[4]~5_combout ),
	.datad(!\mem_control|Mult2~325 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add7~21_sumout ),
	.cout(\mem_control|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add7~21 .extended_lut = "off";
defparam \mem_control|Add7~21 .lut_mask = 64'h0000FFFF000003CF;
defparam \mem_control|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N15
cyclonev_lcell_comb \mem_control|Add7~25 (
// Equation(s):
// \mem_control|Add7~25_sumout  = SUM(( (!\mem_control|Equal2~2_combout  & (\mem_control|Mult2~326 )) # (\mem_control|Equal2~2_combout  & ((\mem_control|address_bx[5]~6_combout ))) ) + ( GND ) + ( \mem_control|Add7~22  ))
// \mem_control|Add7~26  = CARRY(( (!\mem_control|Equal2~2_combout  & (\mem_control|Mult2~326 )) # (\mem_control|Equal2~2_combout  & ((\mem_control|address_bx[5]~6_combout ))) ) + ( GND ) + ( \mem_control|Add7~22  ))

	.dataa(!\mem_control|Mult2~326 ),
	.datab(!\mem_control|Equal2~2_combout ),
	.datac(!\mem_control|address_bx[5]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add7~25_sumout ),
	.cout(\mem_control|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add7~25 .extended_lut = "off";
defparam \mem_control|Add7~25 .lut_mask = 64'h0000FFFF00004747;
defparam \mem_control|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N18
cyclonev_lcell_comb \mem_control|Add7~29 (
// Equation(s):
// \mem_control|Add7~29_sumout  = SUM(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~327 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[6]~7_combout )) ) + ( GND ) + ( \mem_control|Add7~26  ))
// \mem_control|Add7~30  = CARRY(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~327 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[6]~7_combout )) ) + ( GND ) + ( \mem_control|Add7~26  ))

	.dataa(!\mem_control|Equal2~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|address_bx[6]~7_combout ),
	.datad(!\mem_control|Mult2~327 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add7~29_sumout ),
	.cout(\mem_control|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add7~29 .extended_lut = "off";
defparam \mem_control|Add7~29 .lut_mask = 64'h0000FFFF000005AF;
defparam \mem_control|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N21
cyclonev_lcell_comb \mem_control|Add7~33 (
// Equation(s):
// \mem_control|Add7~33_sumout  = SUM(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~328 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[7]~8_combout )) ) + ( GND ) + ( \mem_control|Add7~30  ))
// \mem_control|Add7~34  = CARRY(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~328 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[7]~8_combout )) ) + ( GND ) + ( \mem_control|Add7~30  ))

	.dataa(!\mem_control|Equal2~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|address_bx[7]~8_combout ),
	.datad(!\mem_control|Mult2~328 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add7~33_sumout ),
	.cout(\mem_control|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add7~33 .extended_lut = "off";
defparam \mem_control|Add7~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \mem_control|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N24
cyclonev_lcell_comb \mem_control|Add7~37 (
// Equation(s):
// \mem_control|Add7~37_sumout  = SUM(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~329 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[8]~9_combout )) ) + ( GND ) + ( \mem_control|Add7~34  ))
// \mem_control|Add7~38  = CARRY(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~329 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[8]~9_combout )) ) + ( GND ) + ( \mem_control|Add7~34  ))

	.dataa(!\mem_control|Equal2~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|address_bx[8]~9_combout ),
	.datad(!\mem_control|Mult2~329 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add7~37_sumout ),
	.cout(\mem_control|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add7~37 .extended_lut = "off";
defparam \mem_control|Add7~37 .lut_mask = 64'h0000FFFF000005AF;
defparam \mem_control|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N27
cyclonev_lcell_comb \mem_control|Add7~41 (
// Equation(s):
// \mem_control|Add7~41_sumout  = SUM(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~330 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[9]~10_combout )) ) + ( GND ) + ( \mem_control|Add7~38  ))
// \mem_control|Add7~42  = CARRY(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~330 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[9]~10_combout )) ) + ( GND ) + ( \mem_control|Add7~38  ))

	.dataa(!\mem_control|Equal2~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|address_bx[9]~10_combout ),
	.datad(!\mem_control|Mult2~330 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add7~41_sumout ),
	.cout(\mem_control|Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add7~41 .extended_lut = "off";
defparam \mem_control|Add7~41 .lut_mask = 64'h0000FFFF000005AF;
defparam \mem_control|Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N30
cyclonev_lcell_comb \mem_control|Add7~45 (
// Equation(s):
// \mem_control|Add7~45_sumout  = SUM(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~331 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[10]~11_combout )) ) + ( GND ) + ( \mem_control|Add7~42  ))
// \mem_control|Add7~46  = CARRY(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~331 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[10]~11_combout )) ) + ( GND ) + ( \mem_control|Add7~42  ))

	.dataa(gnd),
	.datab(!\mem_control|Equal2~2_combout ),
	.datac(!\mem_control|address_bx[10]~11_combout ),
	.datad(!\mem_control|Mult2~331 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add7~45_sumout ),
	.cout(\mem_control|Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add7~45 .extended_lut = "off";
defparam \mem_control|Add7~45 .lut_mask = 64'h0000FFFF000003CF;
defparam \mem_control|Add7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N33
cyclonev_lcell_comb \mem_control|Add7~49 (
// Equation(s):
// \mem_control|Add7~49_sumout  = SUM(( GND ) + ( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~332 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[11]~12_combout )) ) + ( \mem_control|Add7~46  ))
// \mem_control|Add7~50  = CARRY(( GND ) + ( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~332 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[11]~12_combout )) ) + ( \mem_control|Add7~46  ))

	.dataa(!\mem_control|address_bx[11]~12_combout ),
	.datab(!\mem_control|Equal2~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_control|Mult2~332 ),
	.datag(gnd),
	.cin(\mem_control|Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add7~49_sumout ),
	.cout(\mem_control|Add7~50 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add7~49 .extended_lut = "off";
defparam \mem_control|Add7~49 .lut_mask = 64'h0000EE2200000000;
defparam \mem_control|Add7~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N36
cyclonev_lcell_comb \mem_control|Add7~53 (
// Equation(s):
// \mem_control|Add7~53_sumout  = SUM(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~333 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[12]~13_combout )) ) + ( GND ) + ( \mem_control|Add7~50  ))
// \mem_control|Add7~54  = CARRY(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~333 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[12]~13_combout )) ) + ( GND ) + ( \mem_control|Add7~50  ))

	.dataa(gnd),
	.datab(!\mem_control|Equal2~2_combout ),
	.datac(!\mem_control|address_bx[12]~13_combout ),
	.datad(!\mem_control|Mult2~333 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add7~53_sumout ),
	.cout(\mem_control|Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add7~53 .extended_lut = "off";
defparam \mem_control|Add7~53 .lut_mask = 64'h0000FFFF000003CF;
defparam \mem_control|Add7~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N39
cyclonev_lcell_comb \mem_control|Add7~1 (
// Equation(s):
// \mem_control|Add7~1_sumout  = SUM(( (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~334 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|address_bx[13]~0_combout )) ) + ( GND ) + ( \mem_control|Add7~54  ))

	.dataa(gnd),
	.datab(!\mem_control|Equal2~2_combout ),
	.datac(!\mem_control|address_bx[13]~0_combout ),
	.datad(!\mem_control|Mult2~334 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add7~1 .extended_lut = "off";
defparam \mem_control|Add7~1 .lut_mask = 64'h0000FFFF000003CF;
defparam \mem_control|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N42
cyclonev_lcell_comb \mem_control|address_by1[13]~0 (
// Equation(s):
// \mem_control|address_by1[13]~0_combout  = ( \mem_control|Add7~1_sumout  & ( (!\mem_control|Equal0~2_combout ) # (\mem_control|address_by[13]~0_combout ) ) ) # ( !\mem_control|Add7~1_sumout  & ( (\mem_control|Equal0~2_combout  & 
// \mem_control|address_by[13]~0_combout ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(!\mem_control|address_by[13]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_control|Add7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by1[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by1[13]~0 .extended_lut = "off";
defparam \mem_control|address_by1[13]~0 .lut_mask = 64'h11111111BBBBBBBB;
defparam \mem_control|address_by1[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N0
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N30
cyclonev_lcell_comb \mem_control|address_by[0]~1 (
// Equation(s):
// \mem_control|address_by[0]~1_combout  = ( \mem_control|Mult2~mac_resulta  & ( (!\mem_control|Equal2~2_combout ) # ((!\mem_control|Equal0~2_combout  & (\mem_control|Mult1~mac_resulta )) # (\mem_control|Equal0~2_combout  & ((\mem_control|Add2~5_sumout )))) 
// ) ) # ( !\mem_control|Mult2~mac_resulta  & ( (\mem_control|Equal2~2_combout  & ((!\mem_control|Equal0~2_combout  & (\mem_control|Mult1~mac_resulta )) # (\mem_control|Equal0~2_combout  & ((\mem_control|Add2~5_sumout ))))) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(!\mem_control|Equal2~2_combout ),
	.datac(!\mem_control|Mult1~mac_resulta ),
	.datad(!\mem_control|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\mem_control|Mult2~mac_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by[0]~1 .extended_lut = "off";
defparam \mem_control|address_by[0]~1 .lut_mask = 64'h02130213CEDFCEDF;
defparam \mem_control|address_by[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N33
cyclonev_lcell_comb \mem_control|address_by1[0]~1 (
// Equation(s):
// \mem_control|address_by1[0]~1_combout  = ( \mem_control|Add7~5_sumout  & ( (!\mem_control|Equal0~2_combout ) # (\mem_control|address_by[0]~1_combout ) ) ) # ( !\mem_control|Add7~5_sumout  & ( (\mem_control|Equal0~2_combout  & 
// \mem_control|address_by[0]~1_combout ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|address_by[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_control|Add7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by1[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by1[0]~1 .extended_lut = "off";
defparam \mem_control|address_by1[0]~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \mem_control|address_by1[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N18
cyclonev_lcell_comb \mem_control|address_by[1]~2 (
// Equation(s):
// \mem_control|address_by[1]~2_combout  = ( \mem_control|Add2~9_sumout  & ( (!\mem_control|Equal2~2_combout  & (((\mem_control|Mult2~322 )))) # (\mem_control|Equal2~2_combout  & (((\mem_control|Mult1~323 )) # (\mem_control|Equal0~2_combout ))) ) ) # ( 
// !\mem_control|Add2~9_sumout  & ( (!\mem_control|Equal2~2_combout  & (((\mem_control|Mult2~322 )))) # (\mem_control|Equal2~2_combout  & (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~323 )))) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(!\mem_control|Equal2~2_combout ),
	.datac(!\mem_control|Mult2~322 ),
	.datad(!\mem_control|Mult1~323 ),
	.datae(gnd),
	.dataf(!\mem_control|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by[1]~2 .extended_lut = "off";
defparam \mem_control|address_by[1]~2 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \mem_control|address_by[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N21
cyclonev_lcell_comb \mem_control|address_by1[1]~2 (
// Equation(s):
// \mem_control|address_by1[1]~2_combout  = ( \mem_control|address_by[1]~2_combout  & ( (\mem_control|Add7~9_sumout ) # (\mem_control|Equal0~2_combout ) ) ) # ( !\mem_control|address_by[1]~2_combout  & ( (!\mem_control|Equal0~2_combout  & 
// \mem_control|Add7~9_sumout ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Add7~9_sumout ),
	.datae(gnd),
	.dataf(!\mem_control|address_by[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by1[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by1[1]~2 .extended_lut = "off";
defparam \mem_control|address_by1[1]~2 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \mem_control|address_by1[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N48
cyclonev_lcell_comb \mem_control|address_by[2]~3 (
// Equation(s):
// \mem_control|address_by[2]~3_combout  = ( \mem_control|Add2~13_sumout  & ( (!\mem_control|Equal2~2_combout  & (((\mem_control|Mult2~323 )))) # (\mem_control|Equal2~2_combout  & (((\mem_control|Mult1~324 )) # (\mem_control|Equal0~2_combout ))) ) ) # ( 
// !\mem_control|Add2~13_sumout  & ( (!\mem_control|Equal2~2_combout  & (((\mem_control|Mult2~323 )))) # (\mem_control|Equal2~2_combout  & (!\mem_control|Equal0~2_combout  & (\mem_control|Mult1~324 ))) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(!\mem_control|Equal2~2_combout ),
	.datac(!\mem_control|Mult1~324 ),
	.datad(!\mem_control|Mult2~323 ),
	.datae(gnd),
	.dataf(!\mem_control|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by[2]~3 .extended_lut = "off";
defparam \mem_control|address_by[2]~3 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \mem_control|address_by[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N51
cyclonev_lcell_comb \mem_control|address_by1[2]~3 (
// Equation(s):
// \mem_control|address_by1[2]~3_combout  = ( \mem_control|Add7~13_sumout  & ( (!\mem_control|Equal0~2_combout ) # (\mem_control|address_by[2]~3_combout ) ) ) # ( !\mem_control|Add7~13_sumout  & ( (\mem_control|Equal0~2_combout  & 
// \mem_control|address_by[2]~3_combout ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|address_by[2]~3_combout ),
	.datae(gnd),
	.dataf(!\mem_control|Add7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by1[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by1[2]~3 .extended_lut = "off";
defparam \mem_control|address_by1[2]~3 .lut_mask = 64'h00550055AAFFAAFF;
defparam \mem_control|address_by1[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N0
cyclonev_lcell_comb \mem_control|address_by[3]~4 (
// Equation(s):
// \mem_control|address_by[3]~4_combout  = ( \mem_control|Mult2~324  & ( (!\mem_control|Equal2~2_combout ) # ((!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~325 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~17_sumout ))) ) ) # ( 
// !\mem_control|Mult2~324  & ( (\mem_control|Equal2~2_combout  & ((!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~325 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~17_sumout )))) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(!\mem_control|Equal2~2_combout ),
	.datac(!\mem_control|Add2~17_sumout ),
	.datad(!\mem_control|Mult1~325 ),
	.datae(gnd),
	.dataf(!\mem_control|Mult2~324 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by[3]~4 .extended_lut = "off";
defparam \mem_control|address_by[3]~4 .lut_mask = 64'h01230123CDEFCDEF;
defparam \mem_control|address_by[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N3
cyclonev_lcell_comb \mem_control|address_by1[3]~4 (
// Equation(s):
// \mem_control|address_by1[3]~4_combout  = ( \mem_control|Add7~17_sumout  & ( (!\mem_control|Equal0~2_combout ) # (\mem_control|address_by[3]~4_combout ) ) ) # ( !\mem_control|Add7~17_sumout  & ( (\mem_control|Equal0~2_combout  & 
// \mem_control|address_by[3]~4_combout ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|address_by[3]~4_combout ),
	.datae(gnd),
	.dataf(!\mem_control|Add7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by1[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by1[3]~4 .extended_lut = "off";
defparam \mem_control|address_by1[3]~4 .lut_mask = 64'h00550055AAFFAAFF;
defparam \mem_control|address_by1[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N54
cyclonev_lcell_comb \mem_control|address_by[4]~5 (
// Equation(s):
// \mem_control|address_by[4]~5_combout  = ( \mem_control|Add2~21_sumout  & ( \mem_control|Mult2~325  & ( (!\mem_control|Equal2~2_combout ) # ((\mem_control|Equal0~2_combout ) # (\mem_control|Mult1~326 )) ) ) ) # ( !\mem_control|Add2~21_sumout  & ( 
// \mem_control|Mult2~325  & ( (!\mem_control|Equal2~2_combout ) # ((\mem_control|Mult1~326  & !\mem_control|Equal0~2_combout )) ) ) ) # ( \mem_control|Add2~21_sumout  & ( !\mem_control|Mult2~325  & ( (\mem_control|Equal2~2_combout  & 
// ((\mem_control|Equal0~2_combout ) # (\mem_control|Mult1~326 ))) ) ) ) # ( !\mem_control|Add2~21_sumout  & ( !\mem_control|Mult2~325  & ( (\mem_control|Equal2~2_combout  & (\mem_control|Mult1~326  & !\mem_control|Equal0~2_combout )) ) ) )

	.dataa(!\mem_control|Equal2~2_combout ),
	.datab(!\mem_control|Mult1~326 ),
	.datac(!\mem_control|Equal0~2_combout ),
	.datad(gnd),
	.datae(!\mem_control|Add2~21_sumout ),
	.dataf(!\mem_control|Mult2~325 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by[4]~5 .extended_lut = "off";
defparam \mem_control|address_by[4]~5 .lut_mask = 64'h10101515BABABFBF;
defparam \mem_control|address_by[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N27
cyclonev_lcell_comb \mem_control|address_by1[4]~5 (
// Equation(s):
// \mem_control|address_by1[4]~5_combout  = ( \mem_control|address_by[4]~5_combout  & ( \mem_control|Add7~21_sumout  ) ) # ( !\mem_control|address_by[4]~5_combout  & ( \mem_control|Add7~21_sumout  & ( !\mem_control|Equal0~2_combout  ) ) ) # ( 
// \mem_control|address_by[4]~5_combout  & ( !\mem_control|Add7~21_sumout  & ( \mem_control|Equal0~2_combout  ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_control|address_by[4]~5_combout ),
	.dataf(!\mem_control|Add7~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by1[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by1[4]~5 .extended_lut = "off";
defparam \mem_control|address_by1[4]~5 .lut_mask = 64'h00005555AAAAFFFF;
defparam \mem_control|address_by1[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N0
cyclonev_lcell_comb \mem_control|address_by[5]~6 (
// Equation(s):
// \mem_control|address_by[5]~6_combout  = ( \mem_control|Mult2~326  & ( (!\mem_control|Equal2~2_combout ) # ((!\mem_control|Equal0~2_combout  & (\mem_control|Mult1~327 )) # (\mem_control|Equal0~2_combout  & ((\mem_control|Add2~25_sumout )))) ) ) # ( 
// !\mem_control|Mult2~326  & ( (\mem_control|Equal2~2_combout  & ((!\mem_control|Equal0~2_combout  & (\mem_control|Mult1~327 )) # (\mem_control|Equal0~2_combout  & ((\mem_control|Add2~25_sumout ))))) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(!\mem_control|Mult1~327 ),
	.datac(!\mem_control|Equal2~2_combout ),
	.datad(!\mem_control|Add2~25_sumout ),
	.datae(gnd),
	.dataf(!\mem_control|Mult2~326 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by[5]~6 .extended_lut = "off";
defparam \mem_control|address_by[5]~6 .lut_mask = 64'h02070207F2F7F2F7;
defparam \mem_control|address_by[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N3
cyclonev_lcell_comb \mem_control|address_by1[5]~6 (
// Equation(s):
// \mem_control|address_by1[5]~6_combout  = ( \mem_control|Add7~25_sumout  & ( (!\mem_control|Equal0~2_combout ) # (\mem_control|address_by[5]~6_combout ) ) ) # ( !\mem_control|Add7~25_sumout  & ( (\mem_control|Equal0~2_combout  & 
// \mem_control|address_by[5]~6_combout ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|address_by[5]~6_combout ),
	.datae(gnd),
	.dataf(!\mem_control|Add7~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by1[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by1[5]~6 .extended_lut = "off";
defparam \mem_control|address_by1[5]~6 .lut_mask = 64'h00550055AAFFAAFF;
defparam \mem_control|address_by1[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N12
cyclonev_lcell_comb \mem_control|address_by[6]~7 (
// Equation(s):
// \mem_control|address_by[6]~7_combout  = ( \mem_control|Mult2~327  & ( \mem_control|Add2~29_sumout  & ( ((!\mem_control|Equal2~2_combout ) # (\mem_control|Mult1~328 )) # (\mem_control|Equal0~2_combout ) ) ) ) # ( !\mem_control|Mult2~327  & ( 
// \mem_control|Add2~29_sumout  & ( (\mem_control|Equal2~2_combout  & ((\mem_control|Mult1~328 ) # (\mem_control|Equal0~2_combout ))) ) ) ) # ( \mem_control|Mult2~327  & ( !\mem_control|Add2~29_sumout  & ( (!\mem_control|Equal2~2_combout ) # 
// ((!\mem_control|Equal0~2_combout  & \mem_control|Mult1~328 )) ) ) ) # ( !\mem_control|Mult2~327  & ( !\mem_control|Add2~29_sumout  & ( (!\mem_control|Equal0~2_combout  & (\mem_control|Equal2~2_combout  & \mem_control|Mult1~328 )) ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(!\mem_control|Equal2~2_combout ),
	.datac(gnd),
	.datad(!\mem_control|Mult1~328 ),
	.datae(!\mem_control|Mult2~327 ),
	.dataf(!\mem_control|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by[6]~7 .extended_lut = "off";
defparam \mem_control|address_by[6]~7 .lut_mask = 64'h0022CCEE1133DDFF;
defparam \mem_control|address_by[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N9
cyclonev_lcell_comb \mem_control|address_by1[6]~7 (
// Equation(s):
// \mem_control|address_by1[6]~7_combout  = ( \mem_control|Equal0~2_combout  & ( \mem_control|Add7~29_sumout  & ( \mem_control|address_by[6]~7_combout  ) ) ) # ( !\mem_control|Equal0~2_combout  & ( \mem_control|Add7~29_sumout  ) ) # ( 
// \mem_control|Equal0~2_combout  & ( !\mem_control|Add7~29_sumout  & ( \mem_control|address_by[6]~7_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|address_by[6]~7_combout ),
	.datad(gnd),
	.datae(!\mem_control|Equal0~2_combout ),
	.dataf(!\mem_control|Add7~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by1[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by1[6]~7 .extended_lut = "off";
defparam \mem_control|address_by1[6]~7 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \mem_control|address_by1[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N51
cyclonev_lcell_comb \mem_control|address_by[7]~8 (
// Equation(s):
// \mem_control|address_by[7]~8_combout  = ( \mem_control|Mult2~328  & ( \mem_control|Add2~33_sumout  & ( (!\mem_control|Equal2~2_combout ) # ((\mem_control|Equal0~2_combout ) # (\mem_control|Mult1~329 )) ) ) ) # ( !\mem_control|Mult2~328  & ( 
// \mem_control|Add2~33_sumout  & ( (\mem_control|Equal2~2_combout  & ((\mem_control|Equal0~2_combout ) # (\mem_control|Mult1~329 ))) ) ) ) # ( \mem_control|Mult2~328  & ( !\mem_control|Add2~33_sumout  & ( (!\mem_control|Equal2~2_combout ) # 
// ((\mem_control|Mult1~329  & !\mem_control|Equal0~2_combout )) ) ) ) # ( !\mem_control|Mult2~328  & ( !\mem_control|Add2~33_sumout  & ( (\mem_control|Equal2~2_combout  & (\mem_control|Mult1~329  & !\mem_control|Equal0~2_combout )) ) ) )

	.dataa(!\mem_control|Equal2~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|Mult1~329 ),
	.datad(!\mem_control|Equal0~2_combout ),
	.datae(!\mem_control|Mult2~328 ),
	.dataf(!\mem_control|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by[7]~8 .extended_lut = "off";
defparam \mem_control|address_by[7]~8 .lut_mask = 64'h0500AFAA0555AFFF;
defparam \mem_control|address_by[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N54
cyclonev_lcell_comb \mem_control|address_by1[7]~8 (
// Equation(s):
// \mem_control|address_by1[7]~8_combout  = ( \mem_control|address_by[7]~8_combout  & ( (\mem_control|Add7~33_sumout ) # (\mem_control|Equal0~2_combout ) ) ) # ( !\mem_control|address_by[7]~8_combout  & ( (!\mem_control|Equal0~2_combout  & 
// \mem_control|Add7~33_sumout ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Add7~33_sumout ),
	.datae(gnd),
	.dataf(!\mem_control|address_by[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by1[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by1[7]~8 .extended_lut = "off";
defparam \mem_control|address_by1[7]~8 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \mem_control|address_by1[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N45
cyclonev_lcell_comb \mem_control|address_by[8]~9 (
// Equation(s):
// \mem_control|address_by[8]~9_combout  = ( \mem_control|Mult2~329  & ( \mem_control|Add2~37_sumout  & ( (!\mem_control|Equal2~2_combout ) # ((\mem_control|Equal0~2_combout ) # (\mem_control|Mult1~330 )) ) ) ) # ( !\mem_control|Mult2~329  & ( 
// \mem_control|Add2~37_sumout  & ( (\mem_control|Equal2~2_combout  & ((\mem_control|Equal0~2_combout ) # (\mem_control|Mult1~330 ))) ) ) ) # ( \mem_control|Mult2~329  & ( !\mem_control|Add2~37_sumout  & ( (!\mem_control|Equal2~2_combout ) # 
// ((\mem_control|Mult1~330  & !\mem_control|Equal0~2_combout )) ) ) ) # ( !\mem_control|Mult2~329  & ( !\mem_control|Add2~37_sumout  & ( (\mem_control|Equal2~2_combout  & (\mem_control|Mult1~330  & !\mem_control|Equal0~2_combout )) ) ) )

	.dataa(!\mem_control|Equal2~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|Mult1~330 ),
	.datad(!\mem_control|Equal0~2_combout ),
	.datae(!\mem_control|Mult2~329 ),
	.dataf(!\mem_control|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by[8]~9 .extended_lut = "off";
defparam \mem_control|address_by[8]~9 .lut_mask = 64'h0500AFAA0555AFFF;
defparam \mem_control|address_by[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N36
cyclonev_lcell_comb \mem_control|address_by1[8]~9 (
// Equation(s):
// \mem_control|address_by1[8]~9_combout  = ( \mem_control|address_by[8]~9_combout  & ( \mem_control|Add7~37_sumout  ) ) # ( !\mem_control|address_by[8]~9_combout  & ( \mem_control|Add7~37_sumout  & ( !\mem_control|Equal0~2_combout  ) ) ) # ( 
// \mem_control|address_by[8]~9_combout  & ( !\mem_control|Add7~37_sumout  & ( \mem_control|Equal0~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|Equal0~2_combout ),
	.datad(gnd),
	.datae(!\mem_control|address_by[8]~9_combout ),
	.dataf(!\mem_control|Add7~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by1[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by1[8]~9 .extended_lut = "off";
defparam \mem_control|address_by1[8]~9 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \mem_control|address_by1[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N15
cyclonev_lcell_comb \mem_control|address_by[9]~10 (
// Equation(s):
// \mem_control|address_by[9]~10_combout  = ( \mem_control|Mult2~330  & ( (!\mem_control|Equal2~2_combout ) # ((!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~331 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~41_sumout ))) ) ) # ( 
// !\mem_control|Mult2~330  & ( (\mem_control|Equal2~2_combout  & ((!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~331 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~41_sumout )))) ) )

	.dataa(!\mem_control|Equal2~2_combout ),
	.datab(!\mem_control|Add2~41_sumout ),
	.datac(!\mem_control|Mult1~331 ),
	.datad(!\mem_control|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\mem_control|Mult2~330 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by[9]~10 .extended_lut = "off";
defparam \mem_control|address_by[9]~10 .lut_mask = 64'h05110511AFBBAFBB;
defparam \mem_control|address_by[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N21
cyclonev_lcell_comb \mem_control|address_by1[9]~10 (
// Equation(s):
// \mem_control|address_by1[9]~10_combout  = ( \mem_control|address_by[9]~10_combout  & ( (\mem_control|Add7~41_sumout ) # (\mem_control|Equal0~2_combout ) ) ) # ( !\mem_control|address_by[9]~10_combout  & ( (!\mem_control|Equal0~2_combout  & 
// \mem_control|Add7~41_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|Equal0~2_combout ),
	.datad(!\mem_control|Add7~41_sumout ),
	.datae(gnd),
	.dataf(!\mem_control|address_by[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by1[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by1[9]~10 .extended_lut = "off";
defparam \mem_control|address_by1[9]~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mem_control|address_by1[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N51
cyclonev_lcell_comb \mem_control|address_by[10]~11 (
// Equation(s):
// \mem_control|address_by[10]~11_combout  = ( \mem_control|Add2~45_sumout  & ( \mem_control|Mult2~331  & ( (!\mem_control|Equal2~2_combout ) # ((\mem_control|Equal0~2_combout ) # (\mem_control|Mult1~332 )) ) ) ) # ( !\mem_control|Add2~45_sumout  & ( 
// \mem_control|Mult2~331  & ( (!\mem_control|Equal2~2_combout ) # ((\mem_control|Mult1~332  & !\mem_control|Equal0~2_combout )) ) ) ) # ( \mem_control|Add2~45_sumout  & ( !\mem_control|Mult2~331  & ( (\mem_control|Equal2~2_combout  & 
// ((\mem_control|Equal0~2_combout ) # (\mem_control|Mult1~332 ))) ) ) ) # ( !\mem_control|Add2~45_sumout  & ( !\mem_control|Mult2~331  & ( (\mem_control|Equal2~2_combout  & (\mem_control|Mult1~332  & !\mem_control|Equal0~2_combout )) ) ) )

	.dataa(!\mem_control|Equal2~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|Mult1~332 ),
	.datad(!\mem_control|Equal0~2_combout ),
	.datae(!\mem_control|Add2~45_sumout ),
	.dataf(!\mem_control|Mult2~331 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by[10]~11 .extended_lut = "off";
defparam \mem_control|address_by[10]~11 .lut_mask = 64'h05000555AFAAAFFF;
defparam \mem_control|address_by[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N9
cyclonev_lcell_comb \mem_control|address_by1[10]~11 (
// Equation(s):
// \mem_control|address_by1[10]~11_combout  = ( \mem_control|Equal0~2_combout  & ( \mem_control|Add7~45_sumout  & ( \mem_control|address_by[10]~11_combout  ) ) ) # ( !\mem_control|Equal0~2_combout  & ( \mem_control|Add7~45_sumout  ) ) # ( 
// \mem_control|Equal0~2_combout  & ( !\mem_control|Add7~45_sumout  & ( \mem_control|address_by[10]~11_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|address_by[10]~11_combout ),
	.datae(!\mem_control|Equal0~2_combout ),
	.dataf(!\mem_control|Add7~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by1[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by1[10]~11 .extended_lut = "off";
defparam \mem_control|address_by1[10]~11 .lut_mask = 64'h000000FFFFFF00FF;
defparam \mem_control|address_by1[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N42
cyclonev_lcell_comb \mem_control|address_by[11]~12 (
// Equation(s):
// \mem_control|address_by[11]~12_combout  = ( \mem_control|Mult1~333  & ( \mem_control|Add2~49_sumout  & ( (\mem_control|Mult2~332 ) # (\mem_control|Equal2~2_combout ) ) ) ) # ( !\mem_control|Mult1~333  & ( \mem_control|Add2~49_sumout  & ( 
// (!\mem_control|Equal2~2_combout  & ((\mem_control|Mult2~332 ))) # (\mem_control|Equal2~2_combout  & (\mem_control|Equal0~2_combout )) ) ) ) # ( \mem_control|Mult1~333  & ( !\mem_control|Add2~49_sumout  & ( (!\mem_control|Equal2~2_combout  & 
// ((\mem_control|Mult2~332 ))) # (\mem_control|Equal2~2_combout  & (!\mem_control|Equal0~2_combout )) ) ) ) # ( !\mem_control|Mult1~333  & ( !\mem_control|Add2~49_sumout  & ( (!\mem_control|Equal2~2_combout  & \mem_control|Mult2~332 ) ) ) )

	.dataa(!\mem_control|Equal2~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|Equal0~2_combout ),
	.datad(!\mem_control|Mult2~332 ),
	.datae(!\mem_control|Mult1~333 ),
	.dataf(!\mem_control|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by[11]~12 .extended_lut = "off";
defparam \mem_control|address_by[11]~12 .lut_mask = 64'h00AA50FA05AF55FF;
defparam \mem_control|address_by[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N36
cyclonev_lcell_comb \mem_control|address_by1[11]~12 (
// Equation(s):
// \mem_control|address_by1[11]~12_combout  = ( \mem_control|Add7~49_sumout  & ( (!\mem_control|Equal0~2_combout ) # (\mem_control|address_by[11]~12_combout ) ) ) # ( !\mem_control|Add7~49_sumout  & ( (\mem_control|Equal0~2_combout  & 
// \mem_control|address_by[11]~12_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|Equal0~2_combout ),
	.datad(!\mem_control|address_by[11]~12_combout ),
	.datae(!\mem_control|Add7~49_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by1[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by1[11]~12 .extended_lut = "off";
defparam \mem_control|address_by1[11]~12 .lut_mask = 64'h000FF0FF000FF0FF;
defparam \mem_control|address_by1[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N57
cyclonev_lcell_comb \mem_control|address_by[12]~13 (
// Equation(s):
// \mem_control|address_by[12]~13_combout  = ( \mem_control|Add2~53_sumout  & ( (!\mem_control|Equal2~2_combout  & (((\mem_control|Mult2~333 )))) # (\mem_control|Equal2~2_combout  & (((\mem_control|Mult1~334 )) # (\mem_control|Equal0~2_combout ))) ) ) # ( 
// !\mem_control|Add2~53_sumout  & ( (!\mem_control|Equal2~2_combout  & (((\mem_control|Mult2~333 )))) # (\mem_control|Equal2~2_combout  & (!\mem_control|Equal0~2_combout  & (\mem_control|Mult1~334 ))) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(!\mem_control|Equal2~2_combout ),
	.datac(!\mem_control|Mult1~334 ),
	.datad(!\mem_control|Mult2~333 ),
	.datae(gnd),
	.dataf(!\mem_control|Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by[12]~13 .extended_lut = "off";
defparam \mem_control|address_by[12]~13 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \mem_control|address_by[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N45
cyclonev_lcell_comb \mem_control|address_by1[12]~13 (
// Equation(s):
// \mem_control|address_by1[12]~13_combout  = ( \mem_control|Add7~53_sumout  & ( (!\mem_control|Equal0~2_combout ) # (\mem_control|address_by[12]~13_combout ) ) ) # ( !\mem_control|Add7~53_sumout  & ( (\mem_control|Equal0~2_combout  & 
// \mem_control|address_by[12]~13_combout ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|address_by[12]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_control|Add7~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_by1[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_by1[12]~13 .extended_lut = "off";
defparam \mem_control|address_by1[12]~13 .lut_mask = 64'h05050505AFAFAFAF;
defparam \mem_control|address_by1[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_by1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by1[12]~13_combout ,\mem_control|address_by1[11]~12_combout ,\mem_control|address_by1[10]~11_combout ,\mem_control|address_by1[9]~10_combout ,\mem_control|address_by1[8]~9_combout ,\mem_control|address_by1[7]~8_combout ,
\mem_control|address_by1[6]~7_combout ,\mem_control|address_by1[5]~6_combout ,\mem_control|address_by1[4]~5_combout ,\mem_control|address_by1[3]~4_combout ,\mem_control|address_by1[2]~3_combout ,\mem_control|address_by1[1]~2_combout ,
\mem_control|address_by1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .init_file = "b.mif";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mem_control:mem_control|ram_control:ram_4|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "B259D4EAB54A065139565E7E2AAFCDBD5637320888E412D9399F111D8FB922F667EC176DD95CF4DA5EC7F3EB5A7CF367A3A507C33C8F0AB4F0EE190B50F8AE34A81B9E81D1D9BD654220E039CBB896DF085E5ED556EA009A53163A0569B00E92D02972BC97C933A00149914ED34267DF31DAC77613F7D0D58506B4E3BBD0EA520BB625BBCA0870E12DC8714121CC639DCD934A5C699619E0F40E4AE11D0DBCC0C545C75592B553E30A645670A93547EA05ACFFBC810BB48004107D59E3B819E4DC7E1729C813A8846C1767E6595863A174E8CB76B246D76C9656CD4EC8364E5C760943E6C04EB63C13D213DF37F6A594191A94E9D9DAF776865F966627A83C19";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "40AB0A916E7751E66BF5B05E2F8FA5B5C4D288113302B73977659B0CF83323D6468E471F765A3B85DF442B28B87BDCF51AAC9CD94F4ED24640B2B2D249AC507D634A816A52779901ED8A13D1EFD4F2C77E8A55A9BA797AF5697CA2DE70468285F0B04E177FFF84F9D0AF33F243C40C7D68E70067FE774A7BD48A63343478A18BCDF98A3A574087B19F3EE0B0F37B9973800C61434DC32BD15A897BAA8A98C6909E90AD0EBB30FECDDC66DDC7C08C3636DC3E89D4607319BAFDF662DBDD840A74575926164769C0494AD70536C2935737EC61E094F935BAA335C48FD2E690E586FD6888EED496B8BEEDFE070EDAE961214044DD2B8300C7271311182695E953CD";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "4803A1C32214AC9149D224E265C225548F91769215D5CCB73B9802E781DC70D8174F6C66F9BE06AE34B4BC42C9AFBE8E399262459D73CD3B9F0E32B32DB25E338320AAABAAC0E2AE8749F042A8C69C6C043E3127994E0240FD1AC7032F75BF33963664D20093F23F0ECD6B71E80FC175EA579AABE97D2710FE31A84D6DC95F1AABFA00AA657B8B2A0A3C200A97C0C53597B77CCE57ADDDFEF5DACB548E3338E45786338F5451F1811482D1CF28D1EB4C3A6F1C908248C88D786D286324C7595059DC51A772D1164249004E4266BB08D4F77EF9457DF8752652061C2ADC70A0BD15A6D9C1CA6E9CF0209618FC31FE0ED8B814D814218FA6F2C5229CAF77FD418D";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "23D2F8AE644B1807E635697D61F1E0A8DE3BD2B49BF0FDC2A1FF8EBF7059A96CF91D715D9474BB2C336C9A820969CDEE98220439BCE2237A5DB41C52BCFCEC26AD5A14AFA44885E94AAA6352EE176EB82E0B2B7F4117F7BB8F3E0BD8B387D92EF968B74F063BE6E49DD2268BFA723812106AEBB81349937A5E83E3633EF121D2ED2CFB4B17E6C4497CA7C84CD1F651A53E4072A92E762791B06946E812ABE5FF628E91219C685C0A4D5977ADADB22B812657FCF8EEF378EA85FE6A684AB5C4604AE56547280B4775E3FE63D2B96118AB33F4B1EF7468D4A54F557D4339240DE24F5D23A1568BA0FFD36C01F2CB30F36C5E566E4FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X33_Y41_N44
dffeas \mem_control|ram_4|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_control|address_by1[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_control|ram_4|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y41_N47
dffeas \mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_control|ram_4|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_by1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by1[12]~13_combout ,\mem_control|address_by1[11]~12_combout ,\mem_control|address_by1[10]~11_combout ,\mem_control|address_by1[9]~10_combout ,\mem_control|address_by1[8]~9_combout ,\mem_control|address_by1[7]~8_combout ,
\mem_control|address_by1[6]~7_combout ,\mem_control|address_by1[5]~6_combout ,\mem_control|address_by1[4]~5_combout ,\mem_control|address_by1[3]~4_combout ,\mem_control|address_by1[2]~3_combout ,\mem_control|address_by1[1]~2_combout ,
\mem_control|address_by1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .init_file = "b.mif";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "mem_control:mem_control|ram_control:ram_4|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FB151B58EC2FB14AFF2582C6580599844C95ACDC454A94EB5D879446DA9F3D8B3F92BFBD3BF10EB188FE5285E7BC2328846EB5B20CD4519973F0B23767F2BC162A7934D6FE4A5E27A168367A765F82C46299C8FC421376F9A6F0023A1630E20C2E2BB63BD311432F2052201F9C2EFF2964BD0DA9F539289122EE838D8FCAE80AE0279DCA3A12020D702954514C0B6DDA6931C6FD26F6D279FA2F48545413748C20DAEE82663AD8C1C15A76F86C5C27B1C241E47146709E9E7C69733567420538158AFA532B4C56E324C6A5FCDFEF058329B9B61EE08D77BA71645BD72C9B2063320D";
// synopsys translate_on

// Location: MLABCELL_X39_Y44_N3
cyclonev_lcell_comb \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  = ( \mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) ) # ( !\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8~portadataout  & 
// ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) ) ) # ( !\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(!\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h00FF000000FFFFFF;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_by1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by1[12]~13_combout ,\mem_control|address_by1[11]~12_combout ,\mem_control|address_by1[10]~11_combout ,\mem_control|address_by1[9]~10_combout ,\mem_control|address_by1[8]~9_combout ,\mem_control|address_by1[7]~8_combout ,
\mem_control|address_by1[6]~7_combout ,\mem_control|address_by1[5]~6_combout ,\mem_control|address_by1[4]~5_combout ,\mem_control|address_by1[3]~4_combout ,\mem_control|address_by1[2]~3_combout ,\mem_control|address_by1[1]~2_combout ,
\mem_control|address_by1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .init_file = "b.mif";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "mem_control:mem_control|ram_control:ram_4|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "D6E9FED00F1391D0643D78CE25C9CF8B814B30475FFDCE1CD37C58CC31291B4C60310D680175FF2C31232D797DE6DF91DF17CE21F1C3676BA421709729143522C6320F2FFCB21A5CD6381FA24C5B2461C902B46A1153526733A45E76FD6F19F4C3E47AD8E31782259DB1825989AA496A53C7FF0623E03B02D84CFD0FFC209D436EE2B2AC860322BF7963DE4DB1A1AC730048010A276D0F33E1D76474DF968C89D693F7B56A3073CC1DF9207F3DE833328E7A031F0B3DBA3D1EE1D2A8107428224CE65238DAAAE425FF042A31B71F50764F4ABC701FDCCBA855DB6CB441D5E34699B2A89287F20787AEB6330E62A44787473DA1999516355956F773ACB6B253E6";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "641A6B54AD2FAC14FAC5B0AED2D6FA2BDDAD6082165B1BA075607F13E03E3AE40B4B6A83A68F73709D147C2823372EAB2E31332F8153516CA3AC308031340717053911EB526EFAC4AB1DA851C58DBCB750C0ABA3DBC56A21EA09B54EF1D836E4E7F854C623787948CC0DE0F674D246CE13C89594CCE3DF2CD0492C4CEBE091B5566E3B93D595DCC6AE94D4C8B905EC1671C20F1CD54E1EE47B0588408974DAEBD20C6A8164AFAD70FB5E0DCDB62BFE84201AA029558075F35348217A2687EF199523B1C0B16871418E3AB92670AAB23DD24D30C5F8382C7E17AC82916A8B1B355F44FA6359E90D0A7B1E6ED5F006F5D96F88D55E2910F36EBEB867F2EF7DA4EA";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "2EE6723DEBD7D78C49FE523C88089C93179E14E838A6B3E7E36617F8B3E60B7BBC7BB1BBD8B7F88DAE79875B4B56259CA6E265E04D9D231A7AC5BAD18A81A6EB02370EB6DBDB0D89CF8229DC173E9E5D60D3B13811EBAB36689E3F0DB633E6CFCCA3A5768F27EEFEEA520E6EFED4FEFCC596B993212FEB1AE9B8CB29A2DCBB33C327251E085FEAE88F8B0FAD9315A9F2B2CAA9823367CCF4B703DCAE7F90CCE321A856CB1FF316E5628CB1EC7E0A7CBC0525305198A85107D01EFCB8C841069925B6CD15C3F0D0F5DAA6B3E658816B5131F6BAFDC3F13934D3721CA154BE13715F10FC070870BFBF49D2DB33745EF0479BD07901EFBAA9FA82CE4FFEF7DCDF6C";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "C63FD88F4AF2C708625F782D562C5510F8339604EFD77E9CE6567FDF74B9E65FD89D01F66DACECF10C295E4D8CEBDACB284C5F3D65710830AE09DF2E4B86EE7416395E5F6A4419C0598BF6893B78D585EE36F4BDBBE1FEE7CF8266513E3CAA710251397FF8ADD18E3312E3D883F617824117CAAC6A34DC95BEF907C89ACCC90B2C9FD6539CFFA0A7F583B9FBE61273B1308FF777A463B9CAFBDA314B6E131C5CAA1F14033B0B36DAD00E78A9DAC82D60EBA778A0CC0C8F02F61AA5900CDB39B79896F98668D58D2C4AAF2FD1C60552CC95CFE311CC3D4C914D6DC105C4B4643B04FF9906A0C3E2B8E0D9C79315FEE3CD32C1D1BFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_by1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by1[12]~13_combout ,\mem_control|address_by1[11]~12_combout ,\mem_control|address_by1[10]~11_combout ,\mem_control|address_by1[9]~10_combout ,\mem_control|address_by1[8]~9_combout ,\mem_control|address_by1[7]~8_combout ,
\mem_control|address_by1[6]~7_combout ,\mem_control|address_by1[5]~6_combout ,\mem_control|address_by1[4]~5_combout ,\mem_control|address_by1[3]~4_combout ,\mem_control|address_by1[2]~3_combout ,\mem_control|address_by1[1]~2_combout ,
\mem_control|address_by1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .init_file = "b.mif";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "mem_control:mem_control|ram_control:ram_4|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000038CAC5904B59D98E90172F660FD0C44BBB61BA3C2AF39F446AF5AFC0ACF2C538BCAAD272826CA6E9A09EA408240C5B8216E2A9F61215A6824ECDEE4812CB50ADE7A12042E0ED200C4EEA1C79CE1ED7D07AE4AAE201A3AC8A99EDB3E8041AC24E0BFEDD29D8F08174077B1FD0A3F599564C8357EA91DE2494C3E44306A796EFE29524FF6F05F27249BB14A7E9D0F845B805EFFFD9DDF2693D71C17ED04A2D640BBE255E08C4045EC20A1ED927E06D0B761E9E09EF17E18D7C00F7290C06241EAE7C1D51133BCA5421E1B921E2AA7164170BD304FDFEEAE543222233F5A865D85929AF";
// synopsys translate_on

// Location: MLABCELL_X39_Y43_N27
cyclonev_lcell_comb \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  = ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) ) # ( !\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1~portadataout  
// & ( !\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_by1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by1[12]~13_combout ,\mem_control|address_by1[11]~12_combout ,\mem_control|address_by1[10]~11_combout ,\mem_control|address_by1[9]~10_combout ,\mem_control|address_by1[8]~9_combout ,\mem_control|address_by1[7]~8_combout ,
\mem_control|address_by1[6]~7_combout ,\mem_control|address_by1[5]~6_combout ,\mem_control|address_by1[4]~5_combout ,\mem_control|address_by1[3]~4_combout ,\mem_control|address_by1[2]~3_combout ,\mem_control|address_by1[1]~2_combout ,
\mem_control|address_by1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .init_file = "b.mif";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "mem_control:mem_control|ram_control:ram_4|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "A1E6024EA36CDF868F8826CC0007CF80C9CEF952396AAF8CBD7B00EC4E43E1657D67F7E1DCB40FF00CD9AE2FB9E847723E10C779F818CDCBD05C478F8F493CE8817D8444C179854F77491C7C701C1E861AFCD651D8F5C0A834C781D187820AED4BF47A2A89FFBDDCDC098D49EDCA1C3AC17AD8F9F20611F62780B86021FF6F6B903977C620314D5CDDC3FC003FE183FFF125C6655CE0771219C70E975CDA35F56DFE2F17E2B04BF87DC5CF24D41B879309D23DFE1A46D867CC48FFC26FE857960AF1B54C6158844A32224F480FF781758746D81F6ABFFB2FEBF292EE259BD26473E8F65E3FFD72092967D42B2D0C0E1E47FF03C0B751EF9214BBF0D0D0A99F61";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "2BD309E038F38FBA4B940F2DB1551CA1D2DBD0D4DCDB80542414A6821391A5046DBAC2BA919B3B54ECFA945BC2836C0582F84AA0CD3D4D79CFD9FAC03C4EE456ECFB472AAD6961CECF70E2058B43A5B13625A35414FB3BEE57BB934116E05FB7B8BA60B8B1782B34D2D6B91E95FC3D896A478CB3B6CDB5B04C8E18076A0674DB002ABE1435EA05E12831351DB4F68396FCFF67411D924A4A0142EC3F50B544B321CFA6CAC1C07BDA56F7BF5284C7F4EACC78E2C6CFFEFB59C3EEF09B9E4A72F0B3D5CAC653B878C4CE22F7AEFD9289D6BBA0C1412F1CD71683A059FAABF640E17B5F88694BE529E6DA6F6CAA6EFF212DE8641A8FAEF840F2D6270481B13E624D";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "3CB838FF48E8F7F48E578506DD099808DC17640FEB489A3A030282FCBE124102F10F2DE7F4890AD39751424A90EF3420DBF2A1DC452266D0761856FFAE57102C01C2EE27CFDA5825F0EFE919E0017BDB495B9B260408590FC6E1FC3445DABCA1051D3B4182381E72FEC11C8A35F431EBA839878A800F014DA578B5E7695D0742FA5B26AFEAF0A6099D8F0F646A9BB00378480D83F14FC10B9ED0A11CC9E036940065F613331E60833BFF2B4ECE4EC7FE0309AD467C7F99CA1587EA4003007D127E0FB7835B68933FC5F2425A9082ED2F003F32CEC000055D5981E7B9DEE9BCBF5C0F0476F9CF7F9B5A8A7274203E00990064F809AB5AA7AC8961C006F1BD6713";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "06AC8A0C2B7E3EF83E77FB634497145A403DE1895830862212D00C0332C4123FC76313BE2560EDD21A2C841B8C0439A9DF5806E8D37AE23B9F8560F4DA1FC86E164C1C1FE9BC6201640618689380C1C3DF81E8C1F2CBA40009234A4BC37C980003CB4A4838DA247B7161E1A883F0F0A94790F2B3DB74EFB51EF8FCFC70FC10FB9AACADB6C3FF911CD98B5A8FE23DEE4E987FF1183C4803E152F1D7A8841CFC31A69E8C06407B5C7F50FF80641C8793688CB5053AFFFFF0065841A3C0DDEC360E4877FE06E2D445208FEAD04A56856B0F8CA27E8587FC8B5CBF960EF9FC62DF62B2C95C220D161C38FFC4AC689296C96ED1FF7FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_by1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by1[12]~13_combout ,\mem_control|address_by1[11]~12_combout ,\mem_control|address_by1[10]~11_combout ,\mem_control|address_by1[9]~10_combout ,\mem_control|address_by1[8]~9_combout ,\mem_control|address_by1[7]~8_combout ,
\mem_control|address_by1[6]~7_combout ,\mem_control|address_by1[5]~6_combout ,\mem_control|address_by1[4]~5_combout ,\mem_control|address_by1[3]~4_combout ,\mem_control|address_by1[2]~3_combout ,\mem_control|address_by1[1]~2_combout ,
\mem_control|address_by1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .init_file = "b.mif";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "mem_control:mem_control|ram_control:ram_4|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FA2EC2FC2515BDC917C817367F784C2108DEC7FC0DC32F085807D3C169EB4767BCFEE6C2BF93EBB9AFAC6C06106CBC8B62249F961E0B6490603381866F569DE5E3E129174A1780300D42AD97FE1E5829EAC3560302F67DA17FE17C7995C4263FCCCC589D27F046F204A4DED84065A0EE857F31EC085A6D7C0C2753036E7EE7FB0AEA095BE2F2727FB26F99865F8B36723C7FFF1EF50601210FF9639B0E37640CF4D50B040FFFDCCC6F182008527225FA399FF9C8F2544503FA82856760101FB80EAB882CDBA8CA2349A321FE749C8043451233E025C59703E19792886010EDBA6629";
// synopsys translate_on

// Location: MLABCELL_X39_Y44_N30
cyclonev_lcell_comb \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  = ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) ) # ( !\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2~portadataout  
// & ( !\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(!\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_by1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by1[12]~13_combout ,\mem_control|address_by1[11]~12_combout ,\mem_control|address_by1[10]~11_combout ,\mem_control|address_by1[9]~10_combout ,\mem_control|address_by1[8]~9_combout ,\mem_control|address_by1[7]~8_combout ,
\mem_control|address_by1[6]~7_combout ,\mem_control|address_by1[5]~6_combout ,\mem_control|address_by1[4]~5_combout ,\mem_control|address_by1[3]~4_combout ,\mem_control|address_by1[2]~3_combout ,\mem_control|address_by1[1]~2_combout ,
\mem_control|address_by1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .init_file = "b.mif";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "mem_control:mem_control|ram_control:ram_4|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "7FE001407D800DB8A7E52E00100030703C800CD2E2E955C20378FF0C0375C68E279D12DDE3F4000000728C1924DF060E2EF5BF060005541DC5EFBFA41926EE277F8058680C68E3DAEEC0193A3FE003A7F2C759B9874441780FF8002E7FACF71B98BB0490AECFC0025BF87FB7E58BFFF39FB6440013268FF9E213EDEF5AE153C40136077F782BD32568840B77C011E029FA7D03A085E6BE481E380D4E7C2B827A56611CCEFA4F8BF2C3C6E4AF01A9F84FA9F1C3FF17000BF3D487FF5D7D9FEF8632362DB37B2E36713FD82A000315AA7922C9B9666FE68E1C0014D580D102C9FFA0F2EB1600002F9B5746CFD3E02229A4BD00267E4E5AD922F681158A52F81BF6";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "B0D80B0CAAC91C0CF2D481E6ADEA7EC143BD22F715D7180790A9C996E2E31E3A1ACDBEFD70E257D76171F1E3B8E093E95430E953CD2386CC855FE53F3B2EF3EEE3FAE01BE44B7135F493702C173F851A25DF9F57AF0DA7991278735C272126A4C37E92AC8307E701C5BC2525C7FC0D8B7EA07C7047F3618B13919AB0E2BBF3873F697CBA1639FBB3992C0CCC73FD4FB56F9BD73B921D567B173F8F908F30610E7437A1C1F8A011613358EA86961BC9D12096E08E3870DD93E0D084267D02FE07CFBC9BFE7A19FEEC61D354E10F88AD3A6BD5F105E7F5E37A7022ECA3A0D24032454A251987BC9390D1E755027D596DE880843599CFA0C00756196C7C9FCEEA59";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "8AE05701B9E0F684D157125385400FE71F24ABD79D589152E4640900406D6F1D366CA3ABABBEC738785C76B21E94CC39A2021DA3BDF5DFD09D5BF4E85E082313FFFFB1BFCA9A38EFDDB0193F7FFFF402D18A472399040700007FFF78FC0465631E8120C07C37FE46D6CC035618DA301890007F83FC8F361B61C0111F185C00C2513B2267F639E8C7818F0F1C0B18B07E12C6EEACF0BFC1F8700E7105D17E4666F01AF61CF1098600B10FC70866319FFFFF1D80C80010F6EEB2801FFFFFC08A1080091CC18808AEF03FFE4F050F7DEDD995F168393FFFFC4CC0FFFDD4632B7E6CBC0003589CEFFF0332170E03AFFE00657754F801B723A1AC6EFFC01470C76F00";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "A86D1F72837DFE05BE70CAE0B3F5A8B11365EF8CD7F00A160E968BF0CF7705FFC0FF0B9E72E61F9E650DF8D78C1FF85403B88488B510C3207F837FF90C81C3A3596DCC3FE7FC23FE97CB184AD4A11CBFFF7FE4FE0D40ED04610B78F7FD83790FFC34E44614D479AAFEDF1F997C0F4DF2E297C340C400A0732107FC3B49B49636EF61F90E440070F1550DB350742F907F88800F0B7317D1AFC2609227022003F0C68121F4E57B7CC02000001C0811ECC51E84F896C0000001C12E5A76E05C0FD270780006193184DC6019C1C646E6840F839E281022C3BBC35C3BD001FC11C3AAE1353B5E1601FEC7003C63FE119A8725CFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_by1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by1[12]~13_combout ,\mem_control|address_by1[11]~12_combout ,\mem_control|address_by1[10]~11_combout ,\mem_control|address_by1[9]~10_combout ,\mem_control|address_by1[8]~9_combout ,\mem_control|address_by1[7]~8_combout ,
\mem_control|address_by1[6]~7_combout ,\mem_control|address_by1[5]~6_combout ,\mem_control|address_by1[4]~5_combout ,\mem_control|address_by1[3]~4_combout ,\mem_control|address_by1[2]~3_combout ,\mem_control|address_by1[1]~2_combout ,
\mem_control|address_by1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .init_file = "b.mif";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "mem_control:mem_control|ram_control:ram_4|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000033E53F1AE28AC1C870006716606F73E4152073FC0AC38BE5C606EE3F6A6431BFBCBEFFEA9BA034465D89E36BF016FF9145928169E1EE036440027FFA3D325C1A1C1E0FB830301FFFA35DFDF001E1DB47F623BDFFF99A8F1F001EFF57B3C1E600305C5567600FC7F2194BB1D8006697124800F1EFAEE09E0C0027837CF3C11FFBF894EF4913F27E2E7ABC7FFFDF8952CE1D7FFFD01B94C73EFFF97E58B1CB640CEFF0777FFFFFDC72E0E6A000486F597E079FF9CA5DEFE7000197C0B990701FB9B44A06D00419C67B0E6721FE03C9F82080EC7E65F7FC7703E010BC0150200CFEED2F";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N51
cyclonev_lcell_comb \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  = ( \mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11~portadataout  ) ) # ( !\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11~portadataout  
// & ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) ) ) # ( !\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(gnd),
	.datae(!\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_by1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by1[12]~13_combout ,\mem_control|address_by1[11]~12_combout ,\mem_control|address_by1[10]~11_combout ,\mem_control|address_by1[9]~10_combout ,\mem_control|address_by1[8]~9_combout ,\mem_control|address_by1[7]~8_combout ,
\mem_control|address_by1[6]~7_combout ,\mem_control|address_by1[5]~6_combout ,\mem_control|address_by1[4]~5_combout ,\mem_control|address_by1[3]~4_combout ,\mem_control|address_by1[2]~3_combout ,\mem_control|address_by1[1]~2_combout ,
\mem_control|address_by1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .init_file = "b.mif";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "mem_control:mem_control|ram_control:ram_4|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000C3EC0064D002FE37FFFF8FF67078201AA6003C03F63C71C1C0078000A1800240436100934CC03000014600340FFD006A60898100000078039FFE0001F0C31C0000004FC03DFFC000171AEBF0000023D002DEFC0000F7229F000000AD26EFE600004A67F66000380C9BBB8FD80064F1EDAC000E107B6596FC0027C53F06C00004072D7C88F3F27E52C5FC000020746DC1F8FFFFD72468C0C0000684210027640C500EBF00000023203000E0004F80E1FE006006301C00130000A83EB9F00FE047D6840130000A39830FE0DE01FFD000120000619A57FC08FC1F98600060000F039D2F";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_by1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by1[12]~13_combout ,\mem_control|address_by1[11]~12_combout ,\mem_control|address_by1[10]~11_combout ,\mem_control|address_by1[9]~10_combout ,\mem_control|address_by1[8]~9_combout ,\mem_control|address_by1[7]~8_combout ,
\mem_control|address_by1[6]~7_combout ,\mem_control|address_by1[5]~6_combout ,\mem_control|address_by1[4]~5_combout ,\mem_control|address_by1[3]~4_combout ,\mem_control|address_by1[2]~3_combout ,\mem_control|address_by1[1]~2_combout ,
\mem_control|address_by1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .init_file = "b.mif";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "mem_control:mem_control|ram_control:ram_4|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "001FFFB896000780CFF6FBA00FFFFFFF8BF000F971481F860087FFF3F80E001B68038242500BFFFFFFC470C00600224FC50980FFFFFC63080A2001E992A0B29FFFFFC2108607003B093831EDFFFFFE60040020071B8FC7F8C3FFFFE400700000426E7D5F4B9FFFFE700000001C8FFFB1D5DDC7FFF3D980001DA4ADEB9750377FFF38600006DA0371A7BA4D6FFFF1E8C60786400D161A7CFE3FFF0C41A3783680DA80D3BE19FFFBFB3E3DD27009FE0323C637FFFFE0FF71A005A2904123611F8611CA385BA51DAD80DF0FF700006844DC6FDBD4599281B1F40003247AD745825F8BB094E9C003C04D3721EEEE50334993CF002800DCA3C06FE70CAC7DAD581C08";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "6FCF0CC115F87D67C52981304456037670C89599AE2870140C6C3CA9FEF5014CA70001FD8F9330A81D563114E0FC841E81C8BE8032D83EBA7E5E4000EDE9BCF4E00600F52FD88C8403ED93C81F005EDE79CD3088402D8E036BF80D4C96344D8F0804FD9F5D7FE0FADB4BD3C79803FC6771AFFC0F97E07F01E67FE731E8980F80FF4307B58B998062E83F7C3C0FF888C73C7A38FF4A0871B870FF630FD2A139DCB2905A3FFC9FE0E0FF25718E0E7D425FE0751F9607D35F5101D1B53DFEE701F4C06C1327A7F9FA0CBFB3C41FB87E51609D59F169EA0C0A61F75EEF3871D6403446899E8D3F8380F8681D44038C6717209783F2E02FB18006C91EE34C4B78199B";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "D4E10001B6110E7FFA9F6EE433F0D0001449384F9FC4973B1C64F200038092148E3A61EAC7A6FE0000628822CA4400DC3DF701E0020220232CC8170B91FF28D800004441F1470010BE7FF95F0000105C3A2D30D466FFFF00000001890322931C427EDFC00030019901322B91E737CFF88000007E0370E0DD1E3F8EFF085C003DD7A4DE1DD1FB4DFF818F0F03F7644FA14E3F461FF00FC1F80F01AEFA35608631F000F61FF0E46BFFCF5B4C6CDE002FFFFF01EF1FFF74743D298000FFFFC0376FFFF35E4B2C9881DFFFFE43FAFFFFDA8497B859FDFFFFFC832FFFFF8620B47E1EF3FFFF20D3BFFF86F0DA6A1FF001FFD50B31F8001E6B7D72F3003FF370313F00";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "1B6B4C2AEC2101FC3E71D5E009827BDA25CA1073DFF00B0E01375B251C98FF003FFF03A1901A16F644DD20D073FFF87DFC87C95712A21EC8007F7FFFEEFC39630D75C3FFD003E3FFFDCBF7D06C31E47FFF001CFFFFDFEB7A5B0488CFFFF0070FFFF80A5DF278CDB9FFE00079FFFFBFB0DE4552FA3FF8900F3FFFFD1A006EC2EE501EFB01C7FFF03A8F44A145D03DDE2078FFFF0746416216769FBBEFFE3FFFF0778086A7FC848C7BFFFFFFFC065C9C88A18400013FFFFFFFC0E1192BA03C0025C07FFFF9F80C9C24E007C03D4570FFF07F81E9BAC900783F283FBFFE03F03FC27221073E0FFFFF000003E007B4E37F1C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N51
cyclonev_lcell_comb \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  = ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) ) # ( !\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12~portadataout 
//  & ( !\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(!\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h00005555AAAAFFFF;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_by1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by1[12]~13_combout ,\mem_control|address_by1[11]~12_combout ,\mem_control|address_by1[10]~11_combout ,\mem_control|address_by1[9]~10_combout ,\mem_control|address_by1[8]~9_combout ,\mem_control|address_by1[7]~8_combout ,
\mem_control|address_by1[6]~7_combout ,\mem_control|address_by1[5]~6_combout ,\mem_control|address_by1[4]~5_combout ,\mem_control|address_by1[3]~4_combout ,\mem_control|address_by1[2]~3_combout ,\mem_control|address_by1[1]~2_combout ,
\mem_control|address_by1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .init_file = "b.mif";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "mem_control:mem_control|ram_control:ram_4|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFF888000B81DFD83C1FFFFFFFFF880000C860CE5D79FFFFFFFFF8000008AC009BCD8FFFFFFFFFC0000181801C6318FE7FFFFFFC000010100062E3DF3E7FFFFFC40002000006AC7FDE1BFFFFFE4000200000F7FFBA07EFFFFFE600000000321E7B67F43FFFFE400600000349FF8FEE22C7FFF280600000689DE8EF2F8B7FFF3D98000106804D1F79B8BFFFF1EC000088D81AEFFDD3C17FFF0C4000916C01A77FEEFE05FFFBFC000067A01E7FFCFB901FFFFFC00047C704DB4FBFA100BF861401C388210924FFF4E0030001803FD00328F55FFABE801C000803C9C13BB3A012176000C003003A64EFFB2F804656C007001003846CC049F8027FFC00181E00";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "1BAF3BE97D0041004002818003A9DCFB4FE7802D8C000810021D608011380007F02000FF00696300032F0E004D020003D80675E00033F4F90680284010D00DA4E0029E27904A04000006097A9F001E70EA248000001271E08BF801E1CD8ABD640001037FA5FFE00C34B00DC7C0001F2F761FFC000957009EFE00014CE94FFF800091F04A1FA60013381303FC0003370887FC0000C603B007C00062F0243F4621AF50C0001C000B1F0087C239EFA31C001FB40079F01C60AAFBDFE9C001FF40033F03E011FDF9F9F30073120017F13E81FFB9F19E10FC0F000AFE13DC0FDA4038B83780B8007F867D860344030380FCCF907FF03F904F800780E01FDEFB07F81F";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "E91F0001E00E01FDEB90FE07863FC0001000C83FBF186F03FE9CF40003000C138269AE64FF82FE00006000C239C238E43FF301E00000001C24F8498D9FFF38180000800002450038AFFFF91F00001800042F902589FFFF00000000040042F500783FFFC000300010000C3C301F97FFF880000003000000CB00B97FFF085C00000000000370039BFF818F0F0002020020CA006AFFF02FC1F8001000000D60F8AFF002F61FF001100010DF88F13E002FFFFF00B020000C1881A38002FFFFC032800000DC072838800FFFFE43000000076C76B17801FFFFFC1800000261E0502E010FFFFF00A000006A0E506B0020FFFFC9018A07FEF0B41131020FFFF0702680FF";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "F8899CEC1040FFFC3E71601FFC7D202648700FFFDFF00C01FFCA3A01B23800FFFFFF03E00FFDC9C0BCE01F2FFFFFF87A007FFADC4D65EDF3FFFF7FFFB103FBE31329BFFFEFFFE3FFFA340FFC02FF23FFFFFFFCFFFFA010FE4707D43FFFFFFF0FFFFE11A3F1C89A67FFFFFFF9FFFFE24F3E332979FFFF7FFF3FFFFDE4FFE24D8E3FFF07FFC7FFF01FE2FC68B1CFC3E0EFF8FFFF0379BEDE8671007C30FE3FFFF015BFFD917C00037C0FFFFFFC01B1FF5BBF84002000FFFFFFC01318F99FFC00383F8FFFFFF8035CDD2FFFC001BF87FFFFFF80127DB9FFF800F07FDFFFFFF00002F63EFF01FFFFFF0000001FFFFF83FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_by1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by1[12]~13_combout ,\mem_control|address_by1[11]~12_combout ,\mem_control|address_by1[10]~11_combout ,\mem_control|address_by1[9]~10_combout ,\mem_control|address_by1[8]~9_combout ,\mem_control|address_by1[7]~8_combout ,
\mem_control|address_by1[6]~7_combout ,\mem_control|address_by1[5]~6_combout ,\mem_control|address_by1[4]~5_combout ,\mem_control|address_by1[3]~4_combout ,\mem_control|address_by1[2]~3_combout ,\mem_control|address_by1[1]~2_combout ,
\mem_control|address_by1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .init_file = "b.mif";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "mem_control:mem_control|ram_control:ram_4|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FC13FFBF0007FFFFF00028098F87FFFDB8000FFFFE00027E3FF87FFFCE0000FFFFE000BBD03FCFFFFEF0000FFFFC000DE78F7EFFFFF78000FFFE000097F2E3FFFFFFB0000FFFC000096B5F0FFFFFFE2801FEFC0000143110FFFFFFD2C83FE6000041661F9FFFFFFFFC867FD8006408E1F3FFFFFFF51E7DFC0027C8FC083FFFFFFFE58027F3F27E810173FFFFFFFFDF0007FFFFD800073FFFFFFFFDFC000F640C8000C0FFFFFFFFE7800160004C000601FFFFFFFEE0000700008000060FFFFFFFF70000F0000C000CF01FFFFFFF40000E000040008803FFFFFF9C0000A0000E0024D0";
// synopsys translate_on

// Location: MLABCELL_X39_Y40_N27
cyclonev_lcell_comb \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  = ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a 
// [0] ) ) # ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) ) # ( !\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(gnd),
	.datae(!\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_by1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by1[12]~13_combout ,\mem_control|address_by1[11]~12_combout ,\mem_control|address_by1[10]~11_combout ,\mem_control|address_by1[9]~10_combout ,\mem_control|address_by1[8]~9_combout ,\mem_control|address_by1[7]~8_combout ,
\mem_control|address_by1[6]~7_combout ,\mem_control|address_by1[5]~6_combout ,\mem_control|address_by1[4]~5_combout ,\mem_control|address_by1[3]~4_combout ,\mem_control|address_by1[2]~3_combout ,\mem_control|address_by1[1]~2_combout ,
\mem_control|address_by1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .init_file = "b.mif";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "mem_control:mem_control|ram_control:ram_4|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFF8C00007813FE047FFFFFFFFFF8C0000384037A07FFFFFFFFFF840000068006DB7FFFFFFFFFFC400000300039CFFFFFFFFFFFC40001000001FFFFFC1FFFFFFC40003000001AFFFE007FFFFFE40000000003FFFFC001FFFFFE4000000000DFE7F80007FFFFE6001000000B7FFF00001C7FFF3000000001F7DEF0000077FFF3E00000001FF7DF000001FFFF1E80000703FFFFF000000FFFF0C00000A02FFFFF0000003FFFBF80002786FFFFF0004600FFFFF800007FDFBFBC0005E007F86180007F83EFF67000BF0010001000027FCF7FBD005FF000C00100037BEFF728F0DF7F800400200076FFFF717F0EA7F000300200045B7C04FFF043DF000381C00";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "07F9D809FDF00520800181C0006F10037FFF004188000818000CF08037FF08001040007E0007400003BFE08003040007E001FA00003FFCF00230400000007DE4E0025E3F00090600000007F69F001873E00090200000001EBBF801C1FC004CE20000000052FFE00C1F8005D7A00000108C7FFC0001B0001FF80000F31787FF80001F0003FFC0000FF7E0FFFC0003E00039F800003FFC0FFFF0006E000FDF400040EF3FFFE78009C000FBF4001F1CEFFFFE4C0098000FBF8407DFDFFFFFF0C0010001FFF800F9FDFFFFF3AC0010003F7F0039F19FFFFC08C0020107E7F02A4031FFFF80C4000070FEFFFF44021FFFFC0C40000F1FDFFF800761FFFFC0C60007E7";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "F3FF0001C01FFFFC084001F8847FC0001801F7FF802500FC0F0CF00002001FEF8182701F00BEFE00004001FDF8382503C00001E00004000FDBC796516000201800008000FDBCFDE52000091F000010000FD0CFC4540000000000010000FD00FF85400030003000000007C04FE84400078000000200007F38FF040000F85C0000000003FF6FFC40007E8F0F000200001FCFFF96000FCFC1F800000001FDDF01600FFCF61FF00000000FD80FFC01FFCFFFFF01A00000FC1F81A07FFCFFFFC02C000007DFC0C8077FEFFFFE420000003FBC08B087FEFFFFFC10000001FFE01861FE0FFFFF00C000001DFE2DDEFFC0FFFFC1020000000F8FC9EFFC0FFFF070380000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "07E6F1B5FF80FFFC3E71800003FCDFB3DF800FFFDFF00C00003E05FB2DC000FFFFFF03C00003C43F67DE000FFFFFF87C00003833EC53F3FCFFFF7FFFC000070CAD0F7FFFFFFFE3FFFC00003FFE35EFFFFFFFFCFFFFC00001BF06DDFFFFFFFF0FFFFC00000FC73C1FFFFFFFF9FFFFC00001F0F787FFFFFFFF3FFFFE00001E3E71FFFFFFFFC7FFF0200003E7CE3FFFFF1FF8FFFF0280003E798FFFFFC0FE3FFFF01840038E03FFFF800FFFFFFC00CE0038407BFFC000FFFFFFC004E7C78003FFC0000FFFFFF800633D10003FFE03F8FFFFFF8003FF860007FFFFFFEFFFFFF00002F1C000FFFFFFFF0000000000007C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_by1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by1[12]~13_combout ,\mem_control|address_by1[11]~12_combout ,\mem_control|address_by1[10]~11_combout ,\mem_control|address_by1[9]~10_combout ,\mem_control|address_by1[8]~9_combout ,\mem_control|address_by1[7]~8_combout ,
\mem_control|address_by1[6]~7_combout ,\mem_control|address_by1[5]~6_combout ,\mem_control|address_by1[4]~5_combout ,\mem_control|address_by1[3]~4_combout ,\mem_control|address_by1[2]~3_combout ,\mem_control|address_by1[1]~2_combout ,
\mem_control|address_by1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .init_file = "b.mif";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "mem_control:mem_control|ram_control:ram_4|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFCFE001FFFFF00030000FFFFFFE40001FFFFE00038000FFFFFFF00001FFFFE000CC200FFFFFFF00001FFFFC00089870FFFFFFF80001FFFE0000880DFFFFFFFFC0001FFFC000088437FFFFFFFC0001FEFC000088C19FFFFFFFE0801FE6000048981FFFFFFFFF0801FFD800648701FFFFFFFFF9C003FC0027C8001FFFFFFFFFDE001FF3F27E80008FFFFFFFFEC00003FFFFD80008FFFFFFFFFD00001F640C80000FFFFFFFFFE80000E000480000FFFFFFFFFE00000F0000C0006FFFFFFFFFF4000070000C0007FFFFFFFFFFA00006000040007FFFFFFFFF98000060000C001BFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y43_N30
cyclonev_lcell_comb \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  = ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) ) # ( !\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6~portadataout  
// & ( !\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(!\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_by1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by1[12]~13_combout ,\mem_control|address_by1[11]~12_combout ,\mem_control|address_by1[10]~11_combout ,\mem_control|address_by1[9]~10_combout ,\mem_control|address_by1[8]~9_combout ,\mem_control|address_by1[7]~8_combout ,
\mem_control|address_by1[6]~7_combout ,\mem_control|address_by1[5]~6_combout ,\mem_control|address_by1[4]~5_combout ,\mem_control|address_by1[3]~4_combout ,\mem_control|address_by1[2]~3_combout ,\mem_control|address_by1[1]~2_combout ,
\mem_control|address_by1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .init_file = "b.mif";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "mem_control:mem_control|ram_control:ram_4|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000FFFC000000000000000000001FFFC000000000000000000001FFF0000000000000000000003FFF000000000000000000001FFFF000000000000000000003FFFF000000000000000000103FFFF00006000000000000019FFFFB000000000000000000027FF9B00000000000000000003FFD8300000000000000000000C0D8100000000000000200000000020000000000000020000009BF3000000000000001000001FFFB000000000000001800000FFFF000010000000000800000FFFF000000000000000000001FFFF800000000000006000001FFFF0000000";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_by1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by1[12]~13_combout ,\mem_control|address_by1[11]~12_combout ,\mem_control|address_by1[10]~11_combout ,\mem_control|address_by1[9]~10_combout ,\mem_control|address_by1[8]~9_combout ,\mem_control|address_by1[7]~8_combout ,
\mem_control|address_by1[6]~7_combout ,\mem_control|address_by1[5]~6_combout ,\mem_control|address_by1[4]~5_combout ,\mem_control|address_by1[3]~4_combout ,\mem_control|address_by1[2]~3_combout ,\mem_control|address_by1[1]~2_combout ,
\mem_control|address_by1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .init_file = "b.mif";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "mem_control:mem_control|ram_control:ram_4|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "000000070000007E0000000000000000700000078000000000000000078000001000000000000000003800000000000000000000000380000000000000000000000038000000000050000000000001800000000000000000000000180000000000018000000000018000000000400000000038000C000000000002100000008000C000000000008200000000000E100000000000000000000000F380000401000000000000000400000180100000000000000000000038020004300000000079E0000007C000DB00000000FFFE00000800000FA000000003FFE0000000000DF0000800003FFC0000980000F80005800000FFC0003BCE3FB0000040000007E000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "0006E7F6020002DF00007E000010EFFC8000003E700007E000031F7FC800F003EF8000000000BFFFFCC01F003EF80000000007FFFFCC030001EF80000000025B1FFDE1C00036F8000000000960FFE78C10036FC0000000010407FE3E0300321C0000000020001FF3E070022840000000000003FFFE0F0060040000000000007FFFE0F0040040000000000003FFFC1F0040040000000000000FFF91F00000800000000000007FF63F00000800000000000003FF67F00000000020000000003FFEFF00000000060000000C03FFEFF0000000060E000003F03FFDFF00000005BFC000007F03FFFFF0000000BBFC000003F03FFFFF0000007FF80000003F01FFFFF0";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "0000FFFE00000003F43FFFFF78003FFFE00000007FC3FFFFF0030FFFFC0000007FFC1FFFFF4101FFFF80000007FFC3FFFFFFFE1FFFF80000003FE83EFFFFDFE7FFFF00000003FE03DFFFF6E0FFFFE00000003FFA3BFFFFFFFFFFFE0000000BFFE3BFFFFFFFCFFFE00000003FF63BFFFF7FFFFFFC00000007FFE3FFFFF7A3FFFFE00000009FFE3FFFFF70F0FFFC00000031FFE1FFFFF03E07FFE00000023FFE1FFFFF09E00FFE00000027F003FFFFF00000FE40000003E07E5FFFFF00003FC0000000203FF7FFFFF00001BC0000000003FF4FFFFF000003E0000000001FE79FFFF00000FF0000000001FE31FFFF00003EFC000000007FE61FFFF0000F8FC00000";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "001FFE43FFFF0003C18E00000003FFCC3FFFF000200FF0000001FFFCC3FFFF000000FC00000033FF983FFFF0000007800000070FF38FFFFF00008000000000F07EF0FFFFF0001C000000000001CE1FFFFF0003000000000000F9E3FFFFF000F000000000003FFFFFFFFF000600000000000FFFFFFFFFF000C00000000001FFFFFFFFFF0038000FC000001FFFFFFFFFF0070000FC000001FFFFFFFFFF01C0000FE000007FFFFFFFFFF0000003FF000007FFFFFFFFFF0000003FF800007FFFFFFFFFF0000007FF8002FFFFFFFFFFFF0000007FFC007FFFFFFFFFFFF000000FFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y44_N27
cyclonev_lcell_comb \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) # ( !\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15~portadataout 
//  & ( !\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\mem_control|ram_4|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y49_N38
dffeas \coordinate|src_x[0]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_x[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[0]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[0]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_x[0]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N0
cyclonev_lcell_comb \coordinate|Add10~1 (
// Equation(s):
// \coordinate|Add10~1_sumout  = SUM(( !\coordinate|src_x[0]~_Duplicate_2_q  ) + ( VCC ) + ( !VCC ))
// \coordinate|Add10~2  = CARRY(( !\coordinate|src_x[0]~_Duplicate_2_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|src_x[0]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add10~1_sumout ),
	.cout(\coordinate|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add10~1 .extended_lut = "off";
defparam \coordinate|Add10~1 .lut_mask = 64'h000000000000FF00;
defparam \coordinate|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y49_N56
dffeas \coordinate|src_x[1]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\coordinate|src_x[1]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_x[1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N3
cyclonev_lcell_comb \coordinate|Add10~5 (
// Equation(s):
// \coordinate|Add10~5_sumout  = SUM(( !\coordinate|src_x[1]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add10~2  ))
// \coordinate|Add10~6  = CARRY(( !\coordinate|src_x[1]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add10~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|src_x[1]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add10~5_sumout ),
	.cout(\coordinate|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add10~5 .extended_lut = "off";
defparam \coordinate|Add10~5 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y49_N35
dffeas \coordinate|src_x[2]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_x~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_x[2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N6
cyclonev_lcell_comb \coordinate|Add10~9 (
// Equation(s):
// \coordinate|Add10~9_sumout  = SUM(( !\coordinate|src_x[2]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add10~6  ))
// \coordinate|Add10~10  = CARRY(( !\coordinate|src_x[2]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add10~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|src_x[2]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add10~9_sumout ),
	.cout(\coordinate|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add10~9 .extended_lut = "off";
defparam \coordinate|Add10~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \coordinate|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y49_N44
dffeas \coordinate|src_x[3]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_x[3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N9
cyclonev_lcell_comb \coordinate|Add10~13 (
// Equation(s):
// \coordinate|Add10~13_sumout  = SUM(( !\coordinate|src_x[3]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add10~10  ))
// \coordinate|Add10~14  = CARRY(( !\coordinate|src_x[3]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add10~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|src_x[3]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add10~13_sumout ),
	.cout(\coordinate|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add10~13 .extended_lut = "off";
defparam \coordinate|Add10~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \coordinate|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y49_N53
dffeas \coordinate|src_x[4]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_x~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_x[4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N12
cyclonev_lcell_comb \coordinate|Add10~17 (
// Equation(s):
// \coordinate|Add10~17_sumout  = SUM(( !\coordinate|src_x[4]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add10~14  ))
// \coordinate|Add10~18  = CARRY(( !\coordinate|src_x[4]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add10~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|src_x[4]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add10~17_sumout ),
	.cout(\coordinate|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add10~17 .extended_lut = "off";
defparam \coordinate|Add10~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \coordinate|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y49_N59
dffeas \coordinate|src_x[5]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_x[5]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_x[5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N15
cyclonev_lcell_comb \coordinate|Add10~21 (
// Equation(s):
// \coordinate|Add10~21_sumout  = SUM(( !\coordinate|src_x[5]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add10~18  ))
// \coordinate|Add10~22  = CARRY(( !\coordinate|src_x[5]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add10~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|src_x[5]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add10~21_sumout ),
	.cout(\coordinate|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add10~21 .extended_lut = "off";
defparam \coordinate|Add10~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y49_N32
dffeas \coordinate|src_x[6]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_x[6]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_x[6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N18
cyclonev_lcell_comb \coordinate|Add10~25 (
// Equation(s):
// \coordinate|Add10~25_sumout  = SUM(( !\coordinate|src_x[6]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add10~22  ))
// \coordinate|Add10~26  = CARRY(( !\coordinate|src_x[6]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add10~22  ))

	.dataa(gnd),
	.datab(!\coordinate|src_x[6]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add10~25_sumout ),
	.cout(\coordinate|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add10~25 .extended_lut = "off";
defparam \coordinate|Add10~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \coordinate|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y49_N47
dffeas \coordinate|src_x[7]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_x~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_x[7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N21
cyclonev_lcell_comb \coordinate|Add10~29 (
// Equation(s):
// \coordinate|Add10~29_sumout  = SUM(( !\coordinate|src_x[7]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add10~26  ))
// \coordinate|Add10~30  = CARRY(( !\coordinate|src_x[7]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add10~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|src_x[7]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add10~29_sumout ),
	.cout(\coordinate|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add10~29 .extended_lut = "off";
defparam \coordinate|Add10~29 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y49_N40
dffeas \coordinate|src_x[8]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_x[8]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_x[8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_x[8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_x[8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N24
cyclonev_lcell_comb \coordinate|Add10~33 (
// Equation(s):
// \coordinate|Add10~33_sumout  = SUM(( !\coordinate|src_x[8]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add10~30  ))
// \coordinate|Add10~34  = CARRY(( !\coordinate|src_x[8]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add10~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|src_x[8]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add10~33_sumout ),
	.cout(\coordinate|Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add10~33 .extended_lut = "off";
defparam \coordinate|Add10~33 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N27
cyclonev_lcell_comb \coordinate|Add10~37 (
// Equation(s):
// \coordinate|Add10~37_sumout  = SUM(( VCC ) + ( VCC ) + ( \coordinate|Add10~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add10~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add10~37 .extended_lut = "off";
defparam \coordinate|Add10~37 .lut_mask = 64'h000000000000FFFF;
defparam \coordinate|Add10~37 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y49_N0
cyclonev_mac \bilinear_unit|Mult4~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\coordinate|src_y[8]~SCLR_LUT_combout ,\coordinate|src_y~7_combout ,\coordinate|src_y[6]~SCLR_LUT_combout ,\coordinate|src_y[5]~SCLR_LUT_combout ,\coordinate|src_y~4_combout ,\coordinate|src_y~3_combout ,\coordinate|src_y~2_combout ,
\coordinate|src_y[1]~SCLR_LUT_combout ,\coordinate|src_y[0]~SCLR_LUT_combout }),
	.ay({\coordinate|Add10~37_sumout ,\coordinate|Add10~33_sumout ,\coordinate|Add10~29_sumout ,\coordinate|Add10~25_sumout ,\coordinate|Add10~21_sumout ,\coordinate|Add10~17_sumout ,\coordinate|Add10~13_sumout ,\coordinate|Add10~9_sumout ,\coordinate|Add10~5_sumout ,
\coordinate|Add10~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\bilinear_unit|Mult4~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \bilinear_unit|Mult4~8 .accumulate_clock = "none";
defparam \bilinear_unit|Mult4~8 .ax_clock = "0";
defparam \bilinear_unit|Mult4~8 .ax_width = 9;
defparam \bilinear_unit|Mult4~8 .ay_scan_in_clock = "none";
defparam \bilinear_unit|Mult4~8 .ay_scan_in_width = 10;
defparam \bilinear_unit|Mult4~8 .ay_use_scan_in = "false";
defparam \bilinear_unit|Mult4~8 .az_clock = "none";
defparam \bilinear_unit|Mult4~8 .bx_clock = "none";
defparam \bilinear_unit|Mult4~8 .by_clock = "none";
defparam \bilinear_unit|Mult4~8 .by_use_scan_in = "false";
defparam \bilinear_unit|Mult4~8 .bz_clock = "none";
defparam \bilinear_unit|Mult4~8 .coef_a_0 = 0;
defparam \bilinear_unit|Mult4~8 .coef_a_1 = 0;
defparam \bilinear_unit|Mult4~8 .coef_a_2 = 0;
defparam \bilinear_unit|Mult4~8 .coef_a_3 = 0;
defparam \bilinear_unit|Mult4~8 .coef_a_4 = 0;
defparam \bilinear_unit|Mult4~8 .coef_a_5 = 0;
defparam \bilinear_unit|Mult4~8 .coef_a_6 = 0;
defparam \bilinear_unit|Mult4~8 .coef_a_7 = 0;
defparam \bilinear_unit|Mult4~8 .coef_b_0 = 0;
defparam \bilinear_unit|Mult4~8 .coef_b_1 = 0;
defparam \bilinear_unit|Mult4~8 .coef_b_2 = 0;
defparam \bilinear_unit|Mult4~8 .coef_b_3 = 0;
defparam \bilinear_unit|Mult4~8 .coef_b_4 = 0;
defparam \bilinear_unit|Mult4~8 .coef_b_5 = 0;
defparam \bilinear_unit|Mult4~8 .coef_b_6 = 0;
defparam \bilinear_unit|Mult4~8 .coef_b_7 = 0;
defparam \bilinear_unit|Mult4~8 .coef_sel_a_clock = "none";
defparam \bilinear_unit|Mult4~8 .coef_sel_b_clock = "none";
defparam \bilinear_unit|Mult4~8 .delay_scan_out_ay = "false";
defparam \bilinear_unit|Mult4~8 .delay_scan_out_by = "false";
defparam \bilinear_unit|Mult4~8 .enable_double_accum = "false";
defparam \bilinear_unit|Mult4~8 .load_const_clock = "none";
defparam \bilinear_unit|Mult4~8 .load_const_value = 0;
defparam \bilinear_unit|Mult4~8 .mode_sub_location = 0;
defparam \bilinear_unit|Mult4~8 .negate_clock = "none";
defparam \bilinear_unit|Mult4~8 .operand_source_max = "input";
defparam \bilinear_unit|Mult4~8 .operand_source_may = "input";
defparam \bilinear_unit|Mult4~8 .operand_source_mbx = "input";
defparam \bilinear_unit|Mult4~8 .operand_source_mby = "input";
defparam \bilinear_unit|Mult4~8 .operation_mode = "m18x18_full";
defparam \bilinear_unit|Mult4~8 .output_clock = "none";
defparam \bilinear_unit|Mult4~8 .preadder_subtract_a = "false";
defparam \bilinear_unit|Mult4~8 .preadder_subtract_b = "false";
defparam \bilinear_unit|Mult4~8 .result_a_width = 64;
defparam \bilinear_unit|Mult4~8 .signed_max = "false";
defparam \bilinear_unit|Mult4~8 .signed_may = "false";
defparam \bilinear_unit|Mult4~8 .signed_mbx = "false";
defparam \bilinear_unit|Mult4~8 .signed_mby = "false";
defparam \bilinear_unit|Mult4~8 .sub_clock = "none";
defparam \bilinear_unit|Mult4~8 .use_chainadder = "false";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_by[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by[12]~13_combout ,\mem_control|address_by[11]~12_combout ,\mem_control|address_by[10]~11_combout ,\mem_control|address_by[9]~10_combout ,\mem_control|address_by[8]~9_combout ,\mem_control|address_by[7]~8_combout ,
\mem_control|address_by[6]~7_combout ,\mem_control|address_by[5]~6_combout ,\mem_control|address_by[4]~5_combout ,\mem_control|address_by[3]~4_combout ,\mem_control|address_by[2]~3_combout ,\mem_control|address_by[1]~2_combout ,
\mem_control|address_by[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "b.mif";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mem_control:mem_control|ram_control:ram_3|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "B259D4EAB54A065139565E7E2AAFCDBD5637320888E412D9399F111D8FB922F667EC176DD95CF4DA5EC7F3EB5A7CF367A3A507C33C8F0AB4F0EE190B50F8AE34A81B9E81D1D9BD654220E039CBB896DF085E5ED556EA009A53163A0569B00E92D02972BC97C933A00149914ED34267DF31DAC77613F7D0D58506B4E3BBD0EA520BB625BBCA0870E12DC8714121CC639DCD934A5C699619E0F40E4AE11D0DBCC0C545C75592B553E30A645670A93547EA05ACFFBC810BB48004107D59E3B819E4DC7E1729C813A8846C1767E6595863A174E8CB76B246D76C9656CD4EC8364E5C760943E6C04EB63C13D213DF37F6A594191A94E9D9DAF776865F966627A83C19";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "40AB0A916E7751E66BF5B05E2F8FA5B5C4D288113302B73977659B0CF83323D6468E471F765A3B85DF442B28B87BDCF51AAC9CD94F4ED24640B2B2D249AC507D634A816A52779901ED8A13D1EFD4F2C77E8A55A9BA797AF5697CA2DE70468285F0B04E177FFF84F9D0AF33F243C40C7D68E70067FE774A7BD48A63343478A18BCDF98A3A574087B19F3EE0B0F37B9973800C61434DC32BD15A897BAA8A98C6909E90AD0EBB30FECDDC66DDC7C08C3636DC3E89D4607319BAFDF662DBDD840A74575926164769C0494AD70536C2935737EC61E094F935BAA335C48FD2E690E586FD6888EED496B8BEEDFE070EDAE961214044DD2B8300C7271311182695E953CD";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "4803A1C32214AC9149D224E265C225548F91769215D5CCB73B9802E781DC70D8174F6C66F9BE06AE34B4BC42C9AFBE8E399262459D73CD3B9F0E32B32DB25E338320AAABAAC0E2AE8749F042A8C69C6C043E3127994E0240FD1AC7032F75BF33963664D20093F23F0ECD6B71E80FC175EA579AABE97D2710FE31A84D6DC95F1AABFA00AA657B8B2A0A3C200A97C0C53597B77CCE57ADDDFEF5DACB548E3338E45786338F5451F1811482D1CF28D1EB4C3A6F1C908248C88D786D286324C7595059DC51A772D1164249004E4266BB08D4F77EF9457DF8752652061C2ADC70A0BD15A6D9C1CA6E9CF0209618FC31FE0ED8B814D814218FA6F2C5229CAF77FD418D";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "23D2F8AE644B1807E635697D61F1E0A8DE3BD2B49BF0FDC2A1FF8EBF7059A96CF91D715D9474BB2C336C9A820969CDEE98220439BCE2237A5DB41C52BCFCEC26AD5A14AFA44885E94AAA6352EE176EB82E0B2B7F4117F7BB8F3E0BD8B387D92EF968B74F063BE6E49DD2268BFA723812106AEBB81349937A5E83E3633EF121D2ED2CFB4B17E6C4497CA7C84CD1F651A53E4072A92E762791B06946E812ABE5FF628E91219C685C0A4D5977ADADB22B812657FCF8EEF378EA85FE6A684AB5C4604AE56547280B4775E3FE63D2B96118AB33F4B1EF7468D4A54F557D4339240DE24F5D23A1568BA0FFD36C01F2CB30F36C5E566E4FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_by[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by[12]~13_combout ,\mem_control|address_by[11]~12_combout ,\mem_control|address_by[10]~11_combout ,\mem_control|address_by[9]~10_combout ,\mem_control|address_by[8]~9_combout ,\mem_control|address_by[7]~8_combout ,
\mem_control|address_by[6]~7_combout ,\mem_control|address_by[5]~6_combout ,\mem_control|address_by[4]~5_combout ,\mem_control|address_by[3]~4_combout ,\mem_control|address_by[2]~3_combout ,\mem_control|address_by[1]~2_combout ,
\mem_control|address_by[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "b.mif";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "mem_control:mem_control|ram_control:ram_3|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FB151B58EC2FB14AFF2582C6580599844C95ACDC454A94EB5D879446DA9F3D8B3F92BFBD3BF10EB188FE5285E7BC2328846EB5B20CD4519973F0B23767F2BC162A7934D6FE4A5E27A168367A765F82C46299C8FC421376F9A6F0023A1630E20C2E2BB63BD311432F2052201F9C2EFF2964BD0DA9F539289122EE838D8FCAE80AE0279DCA3A12020D702954514C0B6DDA6931C6FD26F6D279FA2F48545413748C20DAEE82663AD8C1C15A76F86C5C27B1C241E47146709E9E7C69733567420538158AFA532B4C56E324C6A5FCDFEF058329B9B61EE08D77BA71645BD72C9B2063320D";
// synopsys translate_on

// Location: FF_X34_Y41_N25
dffeas \mem_control|ram_3|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_control|address_by[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_control|ram_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N26
dffeas \mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_control|ram_3|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y53_N57
cyclonev_lcell_comb \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  = ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a 
// [0] ) ) # ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) ) ) # ( !\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(gnd),
	.datae(!\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y39_N0
cyclonev_ram_block \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_by[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by[12]~13_combout ,\mem_control|address_by[11]~12_combout ,\mem_control|address_by[10]~11_combout ,\mem_control|address_by[9]~10_combout ,\mem_control|address_by[8]~9_combout ,\mem_control|address_by[7]~8_combout ,
\mem_control|address_by[6]~7_combout ,\mem_control|address_by[5]~6_combout ,\mem_control|address_by[4]~5_combout ,\mem_control|address_by[3]~4_combout ,\mem_control|address_by[2]~3_combout ,\mem_control|address_by[1]~2_combout ,
\mem_control|address_by[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "b.mif";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "mem_control:mem_control|ram_control:ram_3|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "D6E9FED00F1391D0643D78CE25C9CF8B814B30475FFDCE1CD37C58CC31291B4C60310D680175FF2C31232D797DE6DF91DF17CE21F1C3676BA421709729143522C6320F2FFCB21A5CD6381FA24C5B2461C902B46A1153526733A45E76FD6F19F4C3E47AD8E31782259DB1825989AA496A53C7FF0623E03B02D84CFD0FFC209D436EE2B2AC860322BF7963DE4DB1A1AC730048010A276D0F33E1D76474DF968C89D693F7B56A3073CC1DF9207F3DE833328E7A031F0B3DBA3D1EE1D2A8107428224CE65238DAAAE425FF042A31B71F50764F4ABC701FDCCBA855DB6CB441D5E34699B2A89287F20787AEB6330E62A44787473DA1999516355956F773ACB6B253E6";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "641A6B54AD2FAC14FAC5B0AED2D6FA2BDDAD6082165B1BA075607F13E03E3AE40B4B6A83A68F73709D147C2823372EAB2E31332F8153516CA3AC308031340717053911EB526EFAC4AB1DA851C58DBCB750C0ABA3DBC56A21EA09B54EF1D836E4E7F854C623787948CC0DE0F674D246CE13C89594CCE3DF2CD0492C4CEBE091B5566E3B93D595DCC6AE94D4C8B905EC1671C20F1CD54E1EE47B0588408974DAEBD20C6A8164AFAD70FB5E0DCDB62BFE84201AA029558075F35348217A2687EF199523B1C0B16871418E3AB92670AAB23DD24D30C5F8382C7E17AC82916A8B1B355F44FA6359E90D0A7B1E6ED5F006F5D96F88D55E2910F36EBEB867F2EF7DA4EA";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "2EE6723DEBD7D78C49FE523C88089C93179E14E838A6B3E7E36617F8B3E60B7BBC7BB1BBD8B7F88DAE79875B4B56259CA6E265E04D9D231A7AC5BAD18A81A6EB02370EB6DBDB0D89CF8229DC173E9E5D60D3B13811EBAB36689E3F0DB633E6CFCCA3A5768F27EEFEEA520E6EFED4FEFCC596B993212FEB1AE9B8CB29A2DCBB33C327251E085FEAE88F8B0FAD9315A9F2B2CAA9823367CCF4B703DCAE7F90CCE321A856CB1FF316E5628CB1EC7E0A7CBC0525305198A85107D01EFCB8C841069925B6CD15C3F0D0F5DAA6B3E658816B5131F6BAFDC3F13934D3721CA154BE13715F10FC070870BFBF49D2DB33745EF0479BD07901EFBAA9FA82CE4FFEF7DCDF6C";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "C63FD88F4AF2C708625F782D562C5510F8339604EFD77E9CE6567FDF74B9E65FD89D01F66DACECF10C295E4D8CEBDACB284C5F3D65710830AE09DF2E4B86EE7416395E5F6A4419C0598BF6893B78D585EE36F4BDBBE1FEE7CF8266513E3CAA710251397FF8ADD18E3312E3D883F617824117CAAC6A34DC95BEF907C89ACCC90B2C9FD6539CFFA0A7F583B9FBE61273B1308FF777A463B9CAFBDA314B6E131C5CAA1F14033B0B36DAD00E78A9DAC82D60EBA778A0CC0C8F02F61AA5900CDB39B79896F98668D58D2C4AAF2FD1C60552CC95CFE311CC3D4C914D6DC105C4B4643B04FF9906A0C3E2B8E0D9C79315FEE3CD32C1D1BFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_by[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by[12]~13_combout ,\mem_control|address_by[11]~12_combout ,\mem_control|address_by[10]~11_combout ,\mem_control|address_by[9]~10_combout ,\mem_control|address_by[8]~9_combout ,\mem_control|address_by[7]~8_combout ,
\mem_control|address_by[6]~7_combout ,\mem_control|address_by[5]~6_combout ,\mem_control|address_by[4]~5_combout ,\mem_control|address_by[3]~4_combout ,\mem_control|address_by[2]~3_combout ,\mem_control|address_by[1]~2_combout ,
\mem_control|address_by[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .init_file = "b.mif";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "mem_control:mem_control|ram_control:ram_3|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000038CAC5904B59D98E90172F660FD0C44BBB61BA3C2AF39F446AF5AFC0ACF2C538BCAAD272826CA6E9A09EA408240C5B8216E2A9F61215A6824ECDEE4812CB50ADE7A12042E0ED200C4EEA1C79CE1ED7D07AE4AAE201A3AC8A99EDB3E8041AC24E0BFEDD29D8F08174077B1FD0A3F599564C8357EA91DE2494C3E44306A796EFE29524FF6F05F27249BB14A7E9D0F845B805EFFFD9DDF2693D71C17ED04A2D640BBE255E08C4045EC20A1ED927E06D0B761E9E09EF17E18D7C00F7290C06241EAE7C1D51133BCA5421E1B921E2AA7164170BD304FDFEEAE543222233F5A865D85929AF";
// synopsys translate_on

// Location: LABCELL_X53_Y53_N51
cyclonev_lcell_comb \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  = ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) ) # ( !\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1~portadataout  
// & ( !\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_by[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by[12]~13_combout ,\mem_control|address_by[11]~12_combout ,\mem_control|address_by[10]~11_combout ,\mem_control|address_by[9]~10_combout ,\mem_control|address_by[8]~9_combout ,\mem_control|address_by[7]~8_combout ,
\mem_control|address_by[6]~7_combout ,\mem_control|address_by[5]~6_combout ,\mem_control|address_by[4]~5_combout ,\mem_control|address_by[3]~4_combout ,\mem_control|address_by[2]~3_combout ,\mem_control|address_by[1]~2_combout ,
\mem_control|address_by[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .init_file = "b.mif";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "mem_control:mem_control|ram_control:ram_3|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FA2EC2FC2515BDC917C817367F784C2108DEC7FC0DC32F085807D3C169EB4767BCFEE6C2BF93EBB9AFAC6C06106CBC8B62249F961E0B6490603381866F569DE5E3E129174A1780300D42AD97FE1E5829EAC3560302F67DA17FE17C7995C4263FCCCC589D27F046F204A4DED84065A0EE857F31EC085A6D7C0C2753036E7EE7FB0AEA095BE2F2727FB26F99865F8B36723C7FFF1EF50601210FF9639B0E37640CF4D50B040FFFDCCC6F182008527225FA399FF9C8F2544503FA82856760101FB80EAB882CDBA8CA2349A321FE749C8043451233E025C59703E19792886010EDBA6629";
// synopsys translate_on

// Location: M10K_X58_Y40_N0
cyclonev_ram_block \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_by[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by[12]~13_combout ,\mem_control|address_by[11]~12_combout ,\mem_control|address_by[10]~11_combout ,\mem_control|address_by[9]~10_combout ,\mem_control|address_by[8]~9_combout ,\mem_control|address_by[7]~8_combout ,
\mem_control|address_by[6]~7_combout ,\mem_control|address_by[5]~6_combout ,\mem_control|address_by[4]~5_combout ,\mem_control|address_by[3]~4_combout ,\mem_control|address_by[2]~3_combout ,\mem_control|address_by[1]~2_combout ,
\mem_control|address_by[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "b.mif";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "mem_control:mem_control|ram_control:ram_3|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "A1E6024EA36CDF868F8826CC0007CF80C9CEF952396AAF8CBD7B00EC4E43E1657D67F7E1DCB40FF00CD9AE2FB9E847723E10C779F818CDCBD05C478F8F493CE8817D8444C179854F77491C7C701C1E861AFCD651D8F5C0A834C781D187820AED4BF47A2A89FFBDDCDC098D49EDCA1C3AC17AD8F9F20611F62780B86021FF6F6B903977C620314D5CDDC3FC003FE183FFF125C6655CE0771219C70E975CDA35F56DFE2F17E2B04BF87DC5CF24D41B879309D23DFE1A46D867CC48FFC26FE857960AF1B54C6158844A32224F480FF781758746D81F6ABFFB2FEBF292EE259BD26473E8F65E3FFD72092967D42B2D0C0E1E47FF03C0B751EF9214BBF0D0D0A99F61";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "2BD309E038F38FBA4B940F2DB1551CA1D2DBD0D4DCDB80542414A6821391A5046DBAC2BA919B3B54ECFA945BC2836C0582F84AA0CD3D4D79CFD9FAC03C4EE456ECFB472AAD6961CECF70E2058B43A5B13625A35414FB3BEE57BB934116E05FB7B8BA60B8B1782B34D2D6B91E95FC3D896A478CB3B6CDB5B04C8E18076A0674DB002ABE1435EA05E12831351DB4F68396FCFF67411D924A4A0142EC3F50B544B321CFA6CAC1C07BDA56F7BF5284C7F4EACC78E2C6CFFEFB59C3EEF09B9E4A72F0B3D5CAC653B878C4CE22F7AEFD9289D6BBA0C1412F1CD71683A059FAABF640E17B5F88694BE529E6DA6F6CAA6EFF212DE8641A8FAEF840F2D6270481B13E624D";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "3CB838FF48E8F7F48E578506DD099808DC17640FEB489A3A030282FCBE124102F10F2DE7F4890AD39751424A90EF3420DBF2A1DC452266D0761856FFAE57102C01C2EE27CFDA5825F0EFE919E0017BDB495B9B260408590FC6E1FC3445DABCA1051D3B4182381E72FEC11C8A35F431EBA839878A800F014DA578B5E7695D0742FA5B26AFEAF0A6099D8F0F646A9BB00378480D83F14FC10B9ED0A11CC9E036940065F613331E60833BFF2B4ECE4EC7FE0309AD467C7F99CA1587EA4003007D127E0FB7835B68933FC5F2425A9082ED2F003F32CEC000055D5981E7B9DEE9BCBF5C0F0476F9CF7F9B5A8A7274203E00990064F809AB5AA7AC8961C006F1BD6713";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "06AC8A0C2B7E3EF83E77FB634497145A403DE1895830862212D00C0332C4123FC76313BE2560EDD21A2C841B8C0439A9DF5806E8D37AE23B9F8560F4DA1FC86E164C1C1FE9BC6201640618689380C1C3DF81E8C1F2CBA40009234A4BC37C980003CB4A4838DA247B7161E1A883F0F0A94790F2B3DB74EFB51EF8FCFC70FC10FB9AACADB6C3FF911CD98B5A8FE23DEE4E987FF1183C4803E152F1D7A8841CFC31A69E8C06407B5C7F50FF80641C8793688CB5053AFFFFF0065841A3C0DDEC360E4877FE06E2D445208FEAD04A56856B0F8CA27E8587FC8B5CBF960EF9FC62DF62B2C95C220D161C38FFC4AC689296C96ED1FF7FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X53_Y53_N33
cyclonev_lcell_comb \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  = ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) ) ) # ( !\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) ) ) # ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2~portadataout  
// & ( !\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datae(!\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_by[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by[12]~13_combout ,\mem_control|address_by[11]~12_combout ,\mem_control|address_by[10]~11_combout ,\mem_control|address_by[9]~10_combout ,\mem_control|address_by[8]~9_combout ,\mem_control|address_by[7]~8_combout ,
\mem_control|address_by[6]~7_combout ,\mem_control|address_by[5]~6_combout ,\mem_control|address_by[4]~5_combout ,\mem_control|address_by[3]~4_combout ,\mem_control|address_by[2]~3_combout ,\mem_control|address_by[1]~2_combout ,
\mem_control|address_by[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .init_file = "b.mif";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "mem_control:mem_control|ram_control:ram_3|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000033E53F1AE28AC1C870006716606F73E4152073FC0AC38BE5C606EE3F6A6431BFBCBEFFEA9BA034465D89E36BF016FF9145928169E1EE036440027FFA3D325C1A1C1E0FB830301FFFA35DFDF001E1DB47F623BDFFF99A8F1F001EFF57B3C1E600305C5567600FC7F2194BB1D8006697124800F1EFAEE09E0C0027837CF3C11FFBF894EF4913F27E2E7ABC7FFFDF8952CE1D7FFFD01B94C73EFFF97E58B1CB640CEFF0777FFFFFDC72E0E6A000486F597E079FF9CA5DEFE7000197C0B990701FB9B44A06D00419C67B0E6721FE03C9F82080EC7E65F7FC7703E010BC0150200CFEED2F";
// synopsys translate_on

// Location: M10K_X58_Y41_N0
cyclonev_ram_block \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_by[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by[12]~13_combout ,\mem_control|address_by[11]~12_combout ,\mem_control|address_by[10]~11_combout ,\mem_control|address_by[9]~10_combout ,\mem_control|address_by[8]~9_combout ,\mem_control|address_by[7]~8_combout ,
\mem_control|address_by[6]~7_combout ,\mem_control|address_by[5]~6_combout ,\mem_control|address_by[4]~5_combout ,\mem_control|address_by[3]~4_combout ,\mem_control|address_by[2]~3_combout ,\mem_control|address_by[1]~2_combout ,
\mem_control|address_by[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "b.mif";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "mem_control:mem_control|ram_control:ram_3|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "7FE001407D800DB8A7E52E00100030703C800CD2E2E955C20378FF0C0375C68E279D12DDE3F4000000728C1924DF060E2EF5BF060005541DC5EFBFA41926EE277F8058680C68E3DAEEC0193A3FE003A7F2C759B9874441780FF8002E7FACF71B98BB0490AECFC0025BF87FB7E58BFFF39FB6440013268FF9E213EDEF5AE153C40136077F782BD32568840B77C011E029FA7D03A085E6BE481E380D4E7C2B827A56611CCEFA4F8BF2C3C6E4AF01A9F84FA9F1C3FF17000BF3D487FF5D7D9FEF8632362DB37B2E36713FD82A000315AA7922C9B9666FE68E1C0014D580D102C9FFA0F2EB1600002F9B5746CFD3E02229A4BD00267E4E5AD922F681158A52F81BF6";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "B0D80B0CAAC91C0CF2D481E6ADEA7EC143BD22F715D7180790A9C996E2E31E3A1ACDBEFD70E257D76171F1E3B8E093E95430E953CD2386CC855FE53F3B2EF3EEE3FAE01BE44B7135F493702C173F851A25DF9F57AF0DA7991278735C272126A4C37E92AC8307E701C5BC2525C7FC0D8B7EA07C7047F3618B13919AB0E2BBF3873F697CBA1639FBB3992C0CCC73FD4FB56F9BD73B921D567B173F8F908F30610E7437A1C1F8A011613358EA86961BC9D12096E08E3870DD93E0D084267D02FE07CFBC9BFE7A19FEEC61D354E10F88AD3A6BD5F105E7F5E37A7022ECA3A0D24032454A251987BC9390D1E755027D596DE880843599CFA0C00756196C7C9FCEEA59";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "8AE05701B9E0F684D157125385400FE71F24ABD79D589152E4640900406D6F1D366CA3ABABBEC738785C76B21E94CC39A2021DA3BDF5DFD09D5BF4E85E082313FFFFB1BFCA9A38EFDDB0193F7FFFF402D18A472399040700007FFF78FC0465631E8120C07C37FE46D6CC035618DA301890007F83FC8F361B61C0111F185C00C2513B2267F639E8C7818F0F1C0B18B07E12C6EEACF0BFC1F8700E7105D17E4666F01AF61CF1098600B10FC70866319FFFFF1D80C80010F6EEB2801FFFFFC08A1080091CC18808AEF03FFE4F050F7DEDD995F168393FFFFC4CC0FFFDD4632B7E6CBC0003589CEFFF0332170E03AFFE00657754F801B723A1AC6EFFC01470C76F00";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "A86D1F72837DFE05BE70CAE0B3F5A8B11365EF8CD7F00A160E968BF0CF7705FFC0FF0B9E72E61F9E650DF8D78C1FF85403B88488B510C3207F837FF90C81C3A3596DCC3FE7FC23FE97CB184AD4A11CBFFF7FE4FE0D40ED04610B78F7FD83790FFC34E44614D479AAFEDF1F997C0F4DF2E297C340C400A0732107FC3B49B49636EF61F90E440070F1550DB350742F907F88800F0B7317D1AFC2609227022003F0C68121F4E57B7CC02000001C0811ECC51E84F896C0000001C12E5A76E05C0FD270780006193184DC6019C1C646E6840F839E281022C3BBC35C3BD001FC11C3AAE1353B5E1601FEC7003C63FE119A8725CFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X53_Y53_N12
cyclonev_lcell_comb \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  = ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) ) # ( !\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11~portadataout 
//  & ( !\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_by[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by[12]~13_combout ,\mem_control|address_by[11]~12_combout ,\mem_control|address_by[10]~11_combout ,\mem_control|address_by[9]~10_combout ,\mem_control|address_by[8]~9_combout ,\mem_control|address_by[7]~8_combout ,
\mem_control|address_by[6]~7_combout ,\mem_control|address_by[5]~6_combout ,\mem_control|address_by[4]~5_combout ,\mem_control|address_by[3]~4_combout ,\mem_control|address_by[2]~3_combout ,\mem_control|address_by[1]~2_combout ,
\mem_control|address_by[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .init_file = "b.mif";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "mem_control:mem_control|ram_control:ram_3|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000C3EC0064D002FE37FFFF8FF67078201AA6003C03F63C71C1C0078000A1800240436100934CC03000014600340FFD006A60898100000078039FFE0001F0C31C0000004FC03DFFC000171AEBF0000023D002DEFC0000F7229F000000AD26EFE600004A67F66000380C9BBB8FD80064F1EDAC000E107B6596FC0027C53F06C00004072D7C88F3F27E52C5FC000020746DC1F8FFFFD72468C0C0000684210027640C500EBF00000023203000E0004F80E1FE006006301C00130000A83EB9F00FE047D6840130000A39830FE0DE01FFD000120000619A57FC08FC1F98600060000F039D2F";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_by[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by[12]~13_combout ,\mem_control|address_by[11]~12_combout ,\mem_control|address_by[10]~11_combout ,\mem_control|address_by[9]~10_combout ,\mem_control|address_by[8]~9_combout ,\mem_control|address_by[7]~8_combout ,
\mem_control|address_by[6]~7_combout ,\mem_control|address_by[5]~6_combout ,\mem_control|address_by[4]~5_combout ,\mem_control|address_by[3]~4_combout ,\mem_control|address_by[2]~3_combout ,\mem_control|address_by[1]~2_combout ,
\mem_control|address_by[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .init_file = "b.mif";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "mem_control:mem_control|ram_control:ram_3|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "001FFFB896000780CFF6FBA00FFFFFFF8BF000F971481F860087FFF3F80E001B68038242500BFFFFFFC470C00600224FC50980FFFFFC63080A2001E992A0B29FFFFFC2108607003B093831EDFFFFFE60040020071B8FC7F8C3FFFFE400700000426E7D5F4B9FFFFE700000001C8FFFB1D5DDC7FFF3D980001DA4ADEB9750377FFF38600006DA0371A7BA4D6FFFF1E8C60786400D161A7CFE3FFF0C41A3783680DA80D3BE19FFFBFB3E3DD27009FE0323C637FFFFE0FF71A005A2904123611F8611CA385BA51DAD80DF0FF700006844DC6FDBD4599281B1F40003247AD745825F8BB094E9C003C04D3721EEEE50334993CF002800DCA3C06FE70CAC7DAD581C08";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "6FCF0CC115F87D67C52981304456037670C89599AE2870140C6C3CA9FEF5014CA70001FD8F9330A81D563114E0FC841E81C8BE8032D83EBA7E5E4000EDE9BCF4E00600F52FD88C8403ED93C81F005EDE79CD3088402D8E036BF80D4C96344D8F0804FD9F5D7FE0FADB4BD3C79803FC6771AFFC0F97E07F01E67FE731E8980F80FF4307B58B998062E83F7C3C0FF888C73C7A38FF4A0871B870FF630FD2A139DCB2905A3FFC9FE0E0FF25718E0E7D425FE0751F9607D35F5101D1B53DFEE701F4C06C1327A7F9FA0CBFB3C41FB87E51609D59F169EA0C0A61F75EEF3871D6403446899E8D3F8380F8681D44038C6717209783F2E02FB18006C91EE34C4B78199B";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "D4E10001B6110E7FFA9F6EE433F0D0001449384F9FC4973B1C64F200038092148E3A61EAC7A6FE0000628822CA4400DC3DF701E0020220232CC8170B91FF28D800004441F1470010BE7FF95F0000105C3A2D30D466FFFF00000001890322931C427EDFC00030019901322B91E737CFF88000007E0370E0DD1E3F8EFF085C003DD7A4DE1DD1FB4DFF818F0F03F7644FA14E3F461FF00FC1F80F01AEFA35608631F000F61FF0E46BFFCF5B4C6CDE002FFFFF01EF1FFF74743D298000FFFFC0376FFFF35E4B2C9881DFFFFE43FAFFFFDA8497B859FDFFFFFC832FFFFF8620B47E1EF3FFFF20D3BFFF86F0DA6A1FF001FFD50B31F8001E6B7D72F3003FF370313F00";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "1B6B4C2AEC2101FC3E71D5E009827BDA25CA1073DFF00B0E01375B251C98FF003FFF03A1901A16F644DD20D073FFF87DFC87C95712A21EC8007F7FFFEEFC39630D75C3FFD003E3FFFDCBF7D06C31E47FFF001CFFFFDFEB7A5B0488CFFFF0070FFFF80A5DF278CDB9FFE00079FFFFBFB0DE4552FA3FF8900F3FFFFD1A006EC2EE501EFB01C7FFF03A8F44A145D03DDE2078FFFF0746416216769FBBEFFE3FFFF0778086A7FC848C7BFFFFFFFC065C9C88A18400013FFFFFFFC0E1192BA03C0025C07FFFF9F80C9C24E007C03D4570FFF07F81E9BAC900783F283FBFFE03F03FC27221073E0FFFFF000003E007B4E37F1C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X53_Y53_N9
cyclonev_lcell_comb \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  = ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12~portadataout  ) ) ) # ( !\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// \mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12~portadataout  ) ) ) # ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4~portadataout  
// & ( !\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(gnd),
	.datae(!\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_by[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by[12]~13_combout ,\mem_control|address_by[11]~12_combout ,\mem_control|address_by[10]~11_combout ,\mem_control|address_by[9]~10_combout ,\mem_control|address_by[8]~9_combout ,\mem_control|address_by[7]~8_combout ,
\mem_control|address_by[6]~7_combout ,\mem_control|address_by[5]~6_combout ,\mem_control|address_by[4]~5_combout ,\mem_control|address_by[3]~4_combout ,\mem_control|address_by[2]~3_combout ,\mem_control|address_by[1]~2_combout ,
\mem_control|address_by[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .init_file = "b.mif";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "mem_control:mem_control|ram_control:ram_3|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FC13FFBF0007FFFFF00028098F87FFFDB8000FFFFE00027E3FF87FFFCE0000FFFFE000BBD03FCFFFFEF0000FFFFC000DE78F7EFFFFF78000FFFE000097F2E3FFFFFFB0000FFFC000096B5F0FFFFFFE2801FEFC0000143110FFFFFFD2C83FE6000041661F9FFFFFFFFC867FD8006408E1F3FFFFFFF51E7DFC0027C8FC083FFFFFFFE58027F3F27E810173FFFFFFFFDF0007FFFFD800073FFFFFFFFDFC000F640C8000C0FFFFFFFFE7800160004C000601FFFFFFFEE0000700008000060FFFFFFFF70000F0000C000CF01FFFFFFF40000E000040008803FFFFFF9C0000A0000E0024D0";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_by[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by[12]~13_combout ,\mem_control|address_by[11]~12_combout ,\mem_control|address_by[10]~11_combout ,\mem_control|address_by[9]~10_combout ,\mem_control|address_by[8]~9_combout ,\mem_control|address_by[7]~8_combout ,
\mem_control|address_by[6]~7_combout ,\mem_control|address_by[5]~6_combout ,\mem_control|address_by[4]~5_combout ,\mem_control|address_by[3]~4_combout ,\mem_control|address_by[2]~3_combout ,\mem_control|address_by[1]~2_combout ,
\mem_control|address_by[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "b.mif";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "mem_control:mem_control|ram_control:ram_3|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFF888000B81DFD83C1FFFFFFFFF880000C860CE5D79FFFFFFFFF8000008AC009BCD8FFFFFFFFFC0000181801C6318FE7FFFFFFC000010100062E3DF3E7FFFFFC40002000006AC7FDE1BFFFFFE4000200000F7FFBA07EFFFFFE600000000321E7B67F43FFFFE400600000349FF8FEE22C7FFF280600000689DE8EF2F8B7FFF3D98000106804D1F79B8BFFFF1EC000088D81AEFFDD3C17FFF0C4000916C01A77FEEFE05FFFBFC000067A01E7FFCFB901FFFFFC00047C704DB4FBFA100BF861401C388210924FFF4E0030001803FD00328F55FFABE801C000803C9C13BB3A012176000C003003A64EFFB2F804656C007001003846CC049F8027FFC00181E00";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "1BAF3BE97D0041004002818003A9DCFB4FE7802D8C000810021D608011380007F02000FF00696300032F0E004D020003D80675E00033F4F90680284010D00DA4E0029E27904A04000006097A9F001E70EA248000001271E08BF801E1CD8ABD640001037FA5FFE00C34B00DC7C0001F2F761FFC000957009EFE00014CE94FFF800091F04A1FA60013381303FC0003370887FC0000C603B007C00062F0243F4621AF50C0001C000B1F0087C239EFA31C001FB40079F01C60AAFBDFE9C001FF40033F03E011FDF9F9F30073120017F13E81FFB9F19E10FC0F000AFE13DC0FDA4038B83780B8007F867D860344030380FCCF907FF03F904F800780E01FDEFB07F81F";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "E91F0001E00E01FDEB90FE07863FC0001000C83FBF186F03FE9CF40003000C138269AE64FF82FE00006000C239C238E43FF301E00000001C24F8498D9FFF38180000800002450038AFFFF91F00001800042F902589FFFF00000000040042F500783FFFC000300010000C3C301F97FFF880000003000000CB00B97FFF085C00000000000370039BFF818F0F0002020020CA006AFFF02FC1F8001000000D60F8AFF002F61FF001100010DF88F13E002FFFFF00B020000C1881A38002FFFFC032800000DC072838800FFFFE43000000076C76B17801FFFFFC1800000261E0502E010FFFFF00A000006A0E506B0020FFFFC9018A07FEF0B41131020FFFF0702680FF";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "F8899CEC1040FFFC3E71601FFC7D202648700FFFDFF00C01FFCA3A01B23800FFFFFF03E00FFDC9C0BCE01F2FFFFFF87A007FFADC4D65EDF3FFFF7FFFB103FBE31329BFFFEFFFE3FFFA340FFC02FF23FFFFFFFCFFFFA010FE4707D43FFFFFFF0FFFFE11A3F1C89A67FFFFFFF9FFFFE24F3E332979FFFF7FFF3FFFFDE4FFE24D8E3FFF07FFC7FFF01FE2FC68B1CFC3E0EFF8FFFF0379BEDE8671007C30FE3FFFF015BFFD917C00037C0FFFFFFC01B1FF5BBF84002000FFFFFFC01318F99FFC00383F8FFFFFF8035CDD2FFFC001BF87FFFFFF80127DB9FFF800F07FDFFFFFF00002F63EFF01FFFFFF0000001FFFFF83FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X53_Y53_N3
cyclonev_lcell_comb \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  = ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) # ( !\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13~portadataout 
//  & ( !\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y37_N0
cyclonev_ram_block \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_by[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by[12]~13_combout ,\mem_control|address_by[11]~12_combout ,\mem_control|address_by[10]~11_combout ,\mem_control|address_by[9]~10_combout ,\mem_control|address_by[8]~9_combout ,\mem_control|address_by[7]~8_combout ,
\mem_control|address_by[6]~7_combout ,\mem_control|address_by[5]~6_combout ,\mem_control|address_by[4]~5_combout ,\mem_control|address_by[3]~4_combout ,\mem_control|address_by[2]~3_combout ,\mem_control|address_by[1]~2_combout ,
\mem_control|address_by[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .init_file = "b.mif";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "mem_control:mem_control|ram_control:ram_3|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFCFE001FFFFF00030000FFFFFFE40001FFFFE00038000FFFFFFF00001FFFFE000CC200FFFFFFF00001FFFFC00089870FFFFFFF80001FFFE0000880DFFFFFFFFC0001FFFC000088437FFFFFFFC0001FEFC000088C19FFFFFFFE0801FE6000048981FFFFFFFFF0801FFD800648701FFFFFFFFF9C003FC0027C8001FFFFFFFFFDE001FF3F27E80008FFFFFFFFEC00003FFFFD80008FFFFFFFFFD00001F640C80000FFFFFFFFFE80000E000480000FFFFFFFFFE00000F0000C0006FFFFFFFFFF4000070000C0007FFFFFFFFFFA00006000040007FFFFFFFFF98000060000C001BFF";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_by[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by[12]~13_combout ,\mem_control|address_by[11]~12_combout ,\mem_control|address_by[10]~11_combout ,\mem_control|address_by[9]~10_combout ,\mem_control|address_by[8]~9_combout ,\mem_control|address_by[7]~8_combout ,
\mem_control|address_by[6]~7_combout ,\mem_control|address_by[5]~6_combout ,\mem_control|address_by[4]~5_combout ,\mem_control|address_by[3]~4_combout ,\mem_control|address_by[2]~3_combout ,\mem_control|address_by[1]~2_combout ,
\mem_control|address_by[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "b.mif";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "mem_control:mem_control|ram_control:ram_3|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFF8C00007813FE047FFFFFFFFFF8C0000384037A07FFFFFFFFFF840000068006DB7FFFFFFFFFFC400000300039CFFFFFFFFFFFC40001000001FFFFFC1FFFFFFC40003000001AFFFE007FFFFFE40000000003FFFFC001FFFFFE4000000000DFE7F80007FFFFE6001000000B7FFF00001C7FFF3000000001F7DEF0000077FFF3E00000001FF7DF000001FFFF1E80000703FFFFF000000FFFF0C00000A02FFFFF0000003FFFBF80002786FFFFF0004600FFFFF800007FDFBFBC0005E007F86180007F83EFF67000BF0010001000027FCF7FBD005FF000C00100037BEFF728F0DF7F800400200076FFFF717F0EA7F000300200045B7C04FFF043DF000381C00";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "07F9D809FDF00520800181C0006F10037FFF004188000818000CF08037FF08001040007E0007400003BFE08003040007E001FA00003FFCF00230400000007DE4E0025E3F00090600000007F69F001873E00090200000001EBBF801C1FC004CE20000000052FFE00C1F8005D7A00000108C7FFC0001B0001FF80000F31787FF80001F0003FFC0000FF7E0FFFC0003E00039F800003FFC0FFFF0006E000FDF400040EF3FFFE78009C000FBF4001F1CEFFFFE4C0098000FBF8407DFDFFFFFF0C0010001FFF800F9FDFFFFF3AC0010003F7F0039F19FFFFC08C0020107E7F02A4031FFFF80C4000070FEFFFF44021FFFFC0C40000F1FDFFF800761FFFFC0C60007E7";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "F3FF0001C01FFFFC084001F8847FC0001801F7FF802500FC0F0CF00002001FEF8182701F00BEFE00004001FDF8382503C00001E00004000FDBC796516000201800008000FDBCFDE52000091F000010000FD0CFC4540000000000010000FD00FF85400030003000000007C04FE84400078000000200007F38FF040000F85C0000000003FF6FFC40007E8F0F000200001FCFFF96000FCFC1F800000001FDDF01600FFCF61FF00000000FD80FFC01FFCFFFFF01A00000FC1F81A07FFCFFFFC02C000007DFC0C8077FEFFFFE420000003FBC08B087FEFFFFFC10000001FFE01861FE0FFFFF00C000001DFE2DDEFFC0FFFFC1020000000F8FC9EFFC0FFFF070380000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "07E6F1B5FF80FFFC3E71800003FCDFB3DF800FFFDFF00C00003E05FB2DC000FFFFFF03C00003C43F67DE000FFFFFF87C00003833EC53F3FCFFFF7FFFC000070CAD0F7FFFFFFFE3FFFC00003FFE35EFFFFFFFFCFFFFC00001BF06DDFFFFFFFF0FFFFC00000FC73C1FFFFFFFF9FFFFC00001F0F787FFFFFFFF3FFFFE00001E3E71FFFFFFFFC7FFF0200003E7CE3FFFFF1FF8FFFF0280003E798FFFFFC0FE3FFFF01840038E03FFFF800FFFFFFC00CE0038407BFFC000FFFFFFC004E7C78003FFC0000FFFFFF800633D10003FFE03F8FFFFFF8003FF860007FFFFFFEFFFFFF00002F1C000FFFFFFFF0000000000007C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X53_Y53_N21
cyclonev_lcell_comb \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  = ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) ) ) # ( !\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// \mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) ) ) # ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6~portadataout  
// & ( !\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(gnd),
	.datae(!\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_by[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by[12]~13_combout ,\mem_control|address_by[11]~12_combout ,\mem_control|address_by[10]~11_combout ,\mem_control|address_by[9]~10_combout ,\mem_control|address_by[8]~9_combout ,\mem_control|address_by[7]~8_combout ,
\mem_control|address_by[6]~7_combout ,\mem_control|address_by[5]~6_combout ,\mem_control|address_by[4]~5_combout ,\mem_control|address_by[3]~4_combout ,\mem_control|address_by[2]~3_combout ,\mem_control|address_by[1]~2_combout ,
\mem_control|address_by[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "b.mif";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "mem_control:mem_control|ram_control:ram_3|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "000000070000007E0000000000000000700000078000000000000000078000001000000000000000003800000000000000000000000380000000000000000000000038000000000050000000000001800000000000000000000000180000000000018000000000018000000000400000000038000C000000000002100000008000C000000000008200000000000E100000000000000000000000F380000401000000000000000400000180100000000000000000000038020004300000000079E0000007C000DB00000000FFFE00000800000FA000000003FFE0000000000DF0000800003FFC0000980000F80005800000FFC0003BCE3FB0000040000007E000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "0006E7F6020002DF00007E000010EFFC8000003E700007E000031F7FC800F003EF8000000000BFFFFCC01F003EF80000000007FFFFCC030001EF80000000025B1FFDE1C00036F8000000000960FFE78C10036FC0000000010407FE3E0300321C0000000020001FF3E070022840000000000003FFFE0F0060040000000000007FFFE0F0040040000000000003FFFC1F0040040000000000000FFF91F00000800000000000007FF63F00000800000000000003FF67F00000000020000000003FFEFF00000000060000000C03FFEFF0000000060E000003F03FFDFF00000005BFC000007F03FFFFF0000000BBFC000003F03FFFFF0000007FF80000003F01FFFFF0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "0000FFFE00000003F43FFFFF78003FFFE00000007FC3FFFFF0030FFFFC0000007FFC1FFFFF4101FFFF80000007FFC3FFFFFFFE1FFFF80000003FE83EFFFFDFE7FFFF00000003FE03DFFFF6E0FFFFE00000003FFA3BFFFFFFFFFFFE0000000BFFE3BFFFFFFFCFFFE00000003FF63BFFFF7FFFFFFC00000007FFE3FFFFF7A3FFFFE00000009FFE3FFFFF70F0FFFC00000031FFE1FFFFF03E07FFE00000023FFE1FFFFF09E00FFE00000027F003FFFFF00000FE40000003E07E5FFFFF00003FC0000000203FF7FFFFF00001BC0000000003FF4FFFFF000003E0000000001FE79FFFF00000FF0000000001FE31FFFF00003EFC000000007FE61FFFF0000F8FC00000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "001FFE43FFFF0003C18E00000003FFCC3FFFF000200FF0000001FFFCC3FFFF000000FC00000033FF983FFFF0000007800000070FF38FFFFF00008000000000F07EF0FFFFF0001C000000000001CE1FFFFF0003000000000000F9E3FFFFF000F000000000003FFFFFFFFF000600000000000FFFFFFFFFF000C00000000001FFFFFFFFFF0038000FC000001FFFFFFFFFF0070000FC000001FFFFFFFFFF01C0000FE000007FFFFFFFFFF0000003FF000007FFFFFFFFFF0000003FF800007FFFFFFFFFF0000007FF8002FFFFFFFFFFFF0000007FFC007FFFFFFFFFFFF000000FFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_by[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_by[12]~13_combout ,\mem_control|address_by[11]~12_combout ,\mem_control|address_by[10]~11_combout ,\mem_control|address_by[9]~10_combout ,\mem_control|address_by[8]~9_combout ,\mem_control|address_by[7]~8_combout ,
\mem_control|address_by[6]~7_combout ,\mem_control|address_by[5]~6_combout ,\mem_control|address_by[4]~5_combout ,\mem_control|address_by[3]~4_combout ,\mem_control|address_by[2]~3_combout ,\mem_control|address_by[1]~2_combout ,
\mem_control|address_by[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .init_file = "b.mif";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "mem_control:mem_control|ram_control:ram_3|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000FFFC000000000000000000001FFFC000000000000000000001FFF0000000000000000000003FFF000000000000000000001FFFF000000000000000000003FFFF000000000000000000103FFFF00006000000000000019FFFFB000000000000000000027FF9B00000000000000000003FFD8300000000000000000000C0D8100000000000000200000000020000000000000020000009BF3000000000000001000001FFFB000000000000001800000FFFF000010000000000800000FFFF000000000000000000001FFFF800000000000006000001FFFF0000000";
// synopsys translate_on

// Location: LABCELL_X53_Y53_N39
cyclonev_lcell_comb \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) ) # ( !\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7~portadataout  
// & ( !\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|ram_3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\mem_control|ram_3|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y53_N0
cyclonev_mac \bilinear_unit|Mult5~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\bilinear_unit|Mult4~27 ,\bilinear_unit|Mult4~26 ,\bilinear_unit|Mult4~25 ,\bilinear_unit|Mult4~24 ,\bilinear_unit|Mult4~23 ,\bilinear_unit|Mult4~22 ,\bilinear_unit|Mult4~21 ,\bilinear_unit|Mult4~20 ,\bilinear_unit|Mult4~19 ,\bilinear_unit|Mult4~18 ,
\bilinear_unit|Mult4~17 ,\bilinear_unit|Mult4~16 ,\bilinear_unit|Mult4~15 ,\bilinear_unit|Mult4~14 ,\bilinear_unit|Mult4~13 ,\bilinear_unit|Mult4~12 ,\bilinear_unit|Mult4~11 ,\bilinear_unit|Mult4~10 ,\bilinear_unit|Mult4~9 ,\bilinear_unit|Mult4~8_resulta }),
	.ay({\mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ,\mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ,
\mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ,\mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ,
\mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ,\mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ,
\mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ,\mem_control|ram_3|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\bilinear_unit|Mult5~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout(\bilinear_unit|Mult5~mac_CHAINOUT_bus ));
// synopsys translate_off
defparam \bilinear_unit|Mult5~mac .accumulate_clock = "none";
defparam \bilinear_unit|Mult5~mac .ax_clock = "none";
defparam \bilinear_unit|Mult5~mac .ax_width = 20;
defparam \bilinear_unit|Mult5~mac .ay_scan_in_clock = "none";
defparam \bilinear_unit|Mult5~mac .ay_scan_in_width = 8;
defparam \bilinear_unit|Mult5~mac .ay_use_scan_in = "false";
defparam \bilinear_unit|Mult5~mac .az_clock = "none";
defparam \bilinear_unit|Mult5~mac .bx_clock = "none";
defparam \bilinear_unit|Mult5~mac .by_clock = "none";
defparam \bilinear_unit|Mult5~mac .by_use_scan_in = "false";
defparam \bilinear_unit|Mult5~mac .bz_clock = "none";
defparam \bilinear_unit|Mult5~mac .coef_a_0 = 0;
defparam \bilinear_unit|Mult5~mac .coef_a_1 = 0;
defparam \bilinear_unit|Mult5~mac .coef_a_2 = 0;
defparam \bilinear_unit|Mult5~mac .coef_a_3 = 0;
defparam \bilinear_unit|Mult5~mac .coef_a_4 = 0;
defparam \bilinear_unit|Mult5~mac .coef_a_5 = 0;
defparam \bilinear_unit|Mult5~mac .coef_a_6 = 0;
defparam \bilinear_unit|Mult5~mac .coef_a_7 = 0;
defparam \bilinear_unit|Mult5~mac .coef_b_0 = 0;
defparam \bilinear_unit|Mult5~mac .coef_b_1 = 0;
defparam \bilinear_unit|Mult5~mac .coef_b_2 = 0;
defparam \bilinear_unit|Mult5~mac .coef_b_3 = 0;
defparam \bilinear_unit|Mult5~mac .coef_b_4 = 0;
defparam \bilinear_unit|Mult5~mac .coef_b_5 = 0;
defparam \bilinear_unit|Mult5~mac .coef_b_6 = 0;
defparam \bilinear_unit|Mult5~mac .coef_b_7 = 0;
defparam \bilinear_unit|Mult5~mac .coef_sel_a_clock = "none";
defparam \bilinear_unit|Mult5~mac .coef_sel_b_clock = "none";
defparam \bilinear_unit|Mult5~mac .delay_scan_out_ay = "false";
defparam \bilinear_unit|Mult5~mac .delay_scan_out_by = "false";
defparam \bilinear_unit|Mult5~mac .enable_double_accum = "false";
defparam \bilinear_unit|Mult5~mac .load_const_clock = "none";
defparam \bilinear_unit|Mult5~mac .load_const_value = 0;
defparam \bilinear_unit|Mult5~mac .mode_sub_location = 0;
defparam \bilinear_unit|Mult5~mac .negate_clock = "none";
defparam \bilinear_unit|Mult5~mac .operand_source_max = "input";
defparam \bilinear_unit|Mult5~mac .operand_source_may = "input";
defparam \bilinear_unit|Mult5~mac .operand_source_mbx = "input";
defparam \bilinear_unit|Mult5~mac .operand_source_mby = "input";
defparam \bilinear_unit|Mult5~mac .operation_mode = "m27x27";
defparam \bilinear_unit|Mult5~mac .output_clock = "none";
defparam \bilinear_unit|Mult5~mac .preadder_subtract_a = "false";
defparam \bilinear_unit|Mult5~mac .preadder_subtract_b = "false";
defparam \bilinear_unit|Mult5~mac .result_a_width = 64;
defparam \bilinear_unit|Mult5~mac .signed_max = "false";
defparam \bilinear_unit|Mult5~mac .signed_may = "false";
defparam \bilinear_unit|Mult5~mac .signed_mbx = "false";
defparam \bilinear_unit|Mult5~mac .signed_mby = "false";
defparam \bilinear_unit|Mult5~mac .sub_clock = "none";
defparam \bilinear_unit|Mult5~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X54_Y51_N0
cyclonev_mac \bilinear_unit|Mult7~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,\bilinear_unit|Mult6~25 ,\bilinear_unit|Mult6~24 ,\bilinear_unit|Mult6~23 ,\bilinear_unit|Mult6~22 ,\bilinear_unit|Mult6~21 ,\bilinear_unit|Mult6~20 ,\bilinear_unit|Mult6~19 ,\bilinear_unit|Mult6~18 ,\bilinear_unit|Mult6~17 ,\bilinear_unit|Mult6~16 ,
\bilinear_unit|Mult6~15 ,\bilinear_unit|Mult6~14 ,\bilinear_unit|Mult6~13 ,\bilinear_unit|Mult6~12 ,\bilinear_unit|Mult6~11 ,\bilinear_unit|Mult6~10 ,\bilinear_unit|Mult6~9 ,\bilinear_unit|Mult6~8_resulta }),
	.ay({\mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ,\mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ,
\mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ,\mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ,
\mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ,\mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ,
\mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ,\mem_control|ram_4|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin({\bilinear_unit|Mult5~171 ,\bilinear_unit|Mult5~170 ,\bilinear_unit|Mult5~169 ,\bilinear_unit|Mult5~168 ,\bilinear_unit|Mult5~167 ,\bilinear_unit|Mult5~166 ,\bilinear_unit|Mult5~165 ,\bilinear_unit|Mult5~164 ,\bilinear_unit|Mult5~163 ,\bilinear_unit|Mult5~162 ,
\bilinear_unit|Mult5~161 ,\bilinear_unit|Mult5~160 ,\bilinear_unit|Mult5~159 ,\bilinear_unit|Mult5~158 ,\bilinear_unit|Mult5~157 ,\bilinear_unit|Mult5~156 ,\bilinear_unit|Mult5~155 ,\bilinear_unit|Mult5~154 ,\bilinear_unit|Mult5~153 ,\bilinear_unit|Mult5~152 ,
\bilinear_unit|Mult5~151 ,\bilinear_unit|Mult5~150 ,\bilinear_unit|Mult5~149 ,\bilinear_unit|Mult5~148 ,\bilinear_unit|Mult5~147 ,\bilinear_unit|Mult5~146 ,\bilinear_unit|Mult5~145 ,\bilinear_unit|Mult5~144 ,\bilinear_unit|Mult5~143 ,\bilinear_unit|Mult5~142 ,
\bilinear_unit|Mult5~141 ,\bilinear_unit|Mult5~140 ,\bilinear_unit|Mult5~139 ,\bilinear_unit|Mult5~138 ,\bilinear_unit|Mult5~137 ,\bilinear_unit|Mult5~136 ,\bilinear_unit|Mult5~135 ,\bilinear_unit|Mult5~134 ,\bilinear_unit|Mult5~133 ,\bilinear_unit|Mult5~132 ,
\bilinear_unit|Mult5~131 ,\bilinear_unit|Mult5~130 ,\bilinear_unit|Mult5~129 ,\bilinear_unit|Mult5~128 ,\bilinear_unit|Mult5~127 ,\bilinear_unit|Mult5~126 ,\bilinear_unit|Mult5~125 ,\bilinear_unit|Mult5~124 ,\bilinear_unit|Mult5~123 ,\bilinear_unit|Mult5~122 ,
\bilinear_unit|Mult5~121 ,\bilinear_unit|Mult5~120 ,\bilinear_unit|Mult5~119 ,\bilinear_unit|Mult5~118 ,\bilinear_unit|Mult5~117 ,\bilinear_unit|Mult5~116 ,\bilinear_unit|Mult5~115 ,\bilinear_unit|Mult5~114 ,\bilinear_unit|Mult5~113 ,\bilinear_unit|Mult5~112 ,
\bilinear_unit|Mult5~111 ,\bilinear_unit|Mult5~110 ,\bilinear_unit|Mult5~109 ,\bilinear_unit|Mult5~108 }),
	.dftout(),
	.resulta(\bilinear_unit|Mult7~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \bilinear_unit|Mult7~mac .accumulate_clock = "none";
defparam \bilinear_unit|Mult7~mac .ax_clock = "none";
defparam \bilinear_unit|Mult7~mac .ax_width = 19;
defparam \bilinear_unit|Mult7~mac .ay_scan_in_clock = "none";
defparam \bilinear_unit|Mult7~mac .ay_scan_in_width = 8;
defparam \bilinear_unit|Mult7~mac .ay_use_scan_in = "false";
defparam \bilinear_unit|Mult7~mac .az_clock = "none";
defparam \bilinear_unit|Mult7~mac .bx_clock = "none";
defparam \bilinear_unit|Mult7~mac .by_clock = "none";
defparam \bilinear_unit|Mult7~mac .by_use_scan_in = "false";
defparam \bilinear_unit|Mult7~mac .bz_clock = "none";
defparam \bilinear_unit|Mult7~mac .coef_a_0 = 0;
defparam \bilinear_unit|Mult7~mac .coef_a_1 = 0;
defparam \bilinear_unit|Mult7~mac .coef_a_2 = 0;
defparam \bilinear_unit|Mult7~mac .coef_a_3 = 0;
defparam \bilinear_unit|Mult7~mac .coef_a_4 = 0;
defparam \bilinear_unit|Mult7~mac .coef_a_5 = 0;
defparam \bilinear_unit|Mult7~mac .coef_a_6 = 0;
defparam \bilinear_unit|Mult7~mac .coef_a_7 = 0;
defparam \bilinear_unit|Mult7~mac .coef_b_0 = 0;
defparam \bilinear_unit|Mult7~mac .coef_b_1 = 0;
defparam \bilinear_unit|Mult7~mac .coef_b_2 = 0;
defparam \bilinear_unit|Mult7~mac .coef_b_3 = 0;
defparam \bilinear_unit|Mult7~mac .coef_b_4 = 0;
defparam \bilinear_unit|Mult7~mac .coef_b_5 = 0;
defparam \bilinear_unit|Mult7~mac .coef_b_6 = 0;
defparam \bilinear_unit|Mult7~mac .coef_b_7 = 0;
defparam \bilinear_unit|Mult7~mac .coef_sel_a_clock = "none";
defparam \bilinear_unit|Mult7~mac .coef_sel_b_clock = "none";
defparam \bilinear_unit|Mult7~mac .delay_scan_out_ay = "false";
defparam \bilinear_unit|Mult7~mac .delay_scan_out_by = "false";
defparam \bilinear_unit|Mult7~mac .enable_double_accum = "false";
defparam \bilinear_unit|Mult7~mac .load_const_clock = "none";
defparam \bilinear_unit|Mult7~mac .load_const_value = 0;
defparam \bilinear_unit|Mult7~mac .mode_sub_location = 0;
defparam \bilinear_unit|Mult7~mac .negate_clock = "none";
defparam \bilinear_unit|Mult7~mac .operand_source_max = "input";
defparam \bilinear_unit|Mult7~mac .operand_source_may = "input";
defparam \bilinear_unit|Mult7~mac .operand_source_mbx = "input";
defparam \bilinear_unit|Mult7~mac .operand_source_mby = "input";
defparam \bilinear_unit|Mult7~mac .operation_mode = "m27x27";
defparam \bilinear_unit|Mult7~mac .output_clock = "0";
defparam \bilinear_unit|Mult7~mac .preadder_subtract_a = "false";
defparam \bilinear_unit|Mult7~mac .preadder_subtract_b = "false";
defparam \bilinear_unit|Mult7~mac .result_a_width = 64;
defparam \bilinear_unit|Mult7~mac .signed_max = "false";
defparam \bilinear_unit|Mult7~mac .signed_may = "false";
defparam \bilinear_unit|Mult7~mac .signed_mbx = "false";
defparam \bilinear_unit|Mult7~mac .signed_mby = "false";
defparam \bilinear_unit|Mult7~mac .sub_clock = "none";
defparam \bilinear_unit|Mult7~mac .use_chainadder = "true";
// synopsys translate_on

// Location: FF_X53_Y47_N56
dffeas \coordinate|src_y[0]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_y[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[0]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[0]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[0]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N0
cyclonev_lcell_comb \coordinate|Add11~1 (
// Equation(s):
// \coordinate|Add11~1_sumout  = SUM(( !\coordinate|src_y[0]~_Duplicate_2_q  ) + ( VCC ) + ( !VCC ))
// \coordinate|Add11~2  = CARRY(( !\coordinate|src_y[0]~_Duplicate_2_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|src_y[0]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add11~1_sumout ),
	.cout(\coordinate|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add11~1 .extended_lut = "off";
defparam \coordinate|Add11~1 .lut_mask = 64'h000000000000FF00;
defparam \coordinate|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y47_N53
dffeas \coordinate|src_y[1]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_y[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N3
cyclonev_lcell_comb \coordinate|Add11~5 (
// Equation(s):
// \coordinate|Add11~5_sumout  = SUM(( !\coordinate|src_y[1]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add11~2  ))
// \coordinate|Add11~6  = CARRY(( !\coordinate|src_y[1]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add11~2  ))

	.dataa(!\coordinate|src_y[1]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add11~5_sumout ),
	.cout(\coordinate|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add11~5 .extended_lut = "off";
defparam \coordinate|Add11~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \coordinate|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y47_N59
dffeas \coordinate|src_y[2]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_y~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N6
cyclonev_lcell_comb \coordinate|Add11~9 (
// Equation(s):
// \coordinate|Add11~9_sumout  = SUM(( !\coordinate|src_y[2]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add11~6  ))
// \coordinate|Add11~10  = CARRY(( !\coordinate|src_y[2]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add11~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|src_y[2]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add11~9_sumout ),
	.cout(\coordinate|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add11~9 .extended_lut = "off";
defparam \coordinate|Add11~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y47_N32
dffeas \coordinate|src_y[3]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N9
cyclonev_lcell_comb \coordinate|Add11~13 (
// Equation(s):
// \coordinate|Add11~13_sumout  = SUM(( !\coordinate|src_y[3]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add11~10  ))
// \coordinate|Add11~14  = CARRY(( !\coordinate|src_y[3]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add11~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|src_y[3]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add11~13_sumout ),
	.cout(\coordinate|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add11~13 .extended_lut = "off";
defparam \coordinate|Add11~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \coordinate|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y47_N47
dffeas \coordinate|src_y[4]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_y~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N12
cyclonev_lcell_comb \coordinate|Add11~17 (
// Equation(s):
// \coordinate|Add11~17_sumout  = SUM(( !\coordinate|src_y[4]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add11~14  ))
// \coordinate|Add11~18  = CARRY(( !\coordinate|src_y[4]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add11~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|src_y[4]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add11~17_sumout ),
	.cout(\coordinate|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add11~17 .extended_lut = "off";
defparam \coordinate|Add11~17 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y47_N50
dffeas \coordinate|src_y[5]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_y[5]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N15
cyclonev_lcell_comb \coordinate|Add11~21 (
// Equation(s):
// \coordinate|Add11~21_sumout  = SUM(( !\coordinate|src_y[5]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add11~18  ))
// \coordinate|Add11~22  = CARRY(( !\coordinate|src_y[5]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add11~18  ))

	.dataa(!\coordinate|src_y[5]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add11~21_sumout ),
	.cout(\coordinate|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add11~21 .extended_lut = "off";
defparam \coordinate|Add11~21 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \coordinate|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y47_N41
dffeas \coordinate|src_y[6]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_y[6]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N18
cyclonev_lcell_comb \coordinate|Add11~25 (
// Equation(s):
// \coordinate|Add11~25_sumout  = SUM(( !\coordinate|src_y[6]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add11~22  ))
// \coordinate|Add11~26  = CARRY(( !\coordinate|src_y[6]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add11~22  ))

	.dataa(gnd),
	.datab(!\coordinate|src_y[6]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add11~25_sumout ),
	.cout(\coordinate|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add11~25 .extended_lut = "off";
defparam \coordinate|Add11~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \coordinate|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y47_N44
dffeas \coordinate|src_y[7]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_y~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N21
cyclonev_lcell_comb \coordinate|Add11~29 (
// Equation(s):
// \coordinate|Add11~29_sumout  = SUM(( !\coordinate|src_y[7]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add11~26  ))
// \coordinate|Add11~30  = CARRY(( !\coordinate|src_y[7]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add11~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\coordinate|src_y[7]~_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add11~29_sumout ),
	.cout(\coordinate|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add11~29 .extended_lut = "off";
defparam \coordinate|Add11~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \coordinate|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y47_N38
dffeas \coordinate|src_y[8]~_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\coordinate|src_y[8]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\coordinate|src_y[8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \coordinate|src_y[8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \coordinate|src_y[8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N24
cyclonev_lcell_comb \coordinate|Add11~33 (
// Equation(s):
// \coordinate|Add11~33_sumout  = SUM(( !\coordinate|src_y[8]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add11~30  ))
// \coordinate|Add11~34  = CARRY(( !\coordinate|src_y[8]~_Duplicate_2_q  ) + ( GND ) + ( \coordinate|Add11~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\coordinate|src_y[8]~_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add11~33_sumout ),
	.cout(\coordinate|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add11~33 .extended_lut = "off";
defparam \coordinate|Add11~33 .lut_mask = 64'h0000FFFF0000FF00;
defparam \coordinate|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N27
cyclonev_lcell_comb \coordinate|Add11~37 (
// Equation(s):
// \coordinate|Add11~37_sumout  = SUM(( VCC ) + ( VCC ) + ( \coordinate|Add11~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\coordinate|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\coordinate|Add11~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \coordinate|Add11~37 .extended_lut = "off";
defparam \coordinate|Add11~37 .lut_mask = 64'h000000000000FFFF;
defparam \coordinate|Add11~37 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y41_N0
cyclonev_mac \bilinear_unit|Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\coordinate|src_x[8]~SCLR_LUT_combout ,\coordinate|src_x~7_combout ,\coordinate|src_x[6]~SCLR_LUT_combout ,\coordinate|src_x[5]~SCLR_LUT_combout ,\coordinate|src_x~4_combout ,\coordinate|src_x~3_combout ,\coordinate|src_x~2_combout ,
\coordinate|src_x[1]~SCLR_LUT_combout ,\coordinate|src_x[0]~SCLR_LUT_combout }),
	.ay({\coordinate|Add11~37_sumout ,\coordinate|Add11~33_sumout ,\coordinate|Add11~29_sumout ,\coordinate|Add11~25_sumout ,\coordinate|Add11~21_sumout ,\coordinate|Add11~17_sumout ,\coordinate|Add11~13_sumout ,\coordinate|Add11~9_sumout ,\coordinate|Add11~5_sumout ,
\coordinate|Add11~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\bilinear_unit|Mult2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \bilinear_unit|Mult2~8 .accumulate_clock = "none";
defparam \bilinear_unit|Mult2~8 .ax_clock = "0";
defparam \bilinear_unit|Mult2~8 .ax_width = 9;
defparam \bilinear_unit|Mult2~8 .ay_scan_in_clock = "none";
defparam \bilinear_unit|Mult2~8 .ay_scan_in_width = 10;
defparam \bilinear_unit|Mult2~8 .ay_use_scan_in = "false";
defparam \bilinear_unit|Mult2~8 .az_clock = "none";
defparam \bilinear_unit|Mult2~8 .bx_clock = "none";
defparam \bilinear_unit|Mult2~8 .by_clock = "none";
defparam \bilinear_unit|Mult2~8 .by_use_scan_in = "false";
defparam \bilinear_unit|Mult2~8 .bz_clock = "none";
defparam \bilinear_unit|Mult2~8 .coef_a_0 = 0;
defparam \bilinear_unit|Mult2~8 .coef_a_1 = 0;
defparam \bilinear_unit|Mult2~8 .coef_a_2 = 0;
defparam \bilinear_unit|Mult2~8 .coef_a_3 = 0;
defparam \bilinear_unit|Mult2~8 .coef_a_4 = 0;
defparam \bilinear_unit|Mult2~8 .coef_a_5 = 0;
defparam \bilinear_unit|Mult2~8 .coef_a_6 = 0;
defparam \bilinear_unit|Mult2~8 .coef_a_7 = 0;
defparam \bilinear_unit|Mult2~8 .coef_b_0 = 0;
defparam \bilinear_unit|Mult2~8 .coef_b_1 = 0;
defparam \bilinear_unit|Mult2~8 .coef_b_2 = 0;
defparam \bilinear_unit|Mult2~8 .coef_b_3 = 0;
defparam \bilinear_unit|Mult2~8 .coef_b_4 = 0;
defparam \bilinear_unit|Mult2~8 .coef_b_5 = 0;
defparam \bilinear_unit|Mult2~8 .coef_b_6 = 0;
defparam \bilinear_unit|Mult2~8 .coef_b_7 = 0;
defparam \bilinear_unit|Mult2~8 .coef_sel_a_clock = "none";
defparam \bilinear_unit|Mult2~8 .coef_sel_b_clock = "none";
defparam \bilinear_unit|Mult2~8 .delay_scan_out_ay = "false";
defparam \bilinear_unit|Mult2~8 .delay_scan_out_by = "false";
defparam \bilinear_unit|Mult2~8 .enable_double_accum = "false";
defparam \bilinear_unit|Mult2~8 .load_const_clock = "none";
defparam \bilinear_unit|Mult2~8 .load_const_value = 0;
defparam \bilinear_unit|Mult2~8 .mode_sub_location = 0;
defparam \bilinear_unit|Mult2~8 .negate_clock = "none";
defparam \bilinear_unit|Mult2~8 .operand_source_max = "input";
defparam \bilinear_unit|Mult2~8 .operand_source_may = "input";
defparam \bilinear_unit|Mult2~8 .operand_source_mbx = "input";
defparam \bilinear_unit|Mult2~8 .operand_source_mby = "input";
defparam \bilinear_unit|Mult2~8 .operation_mode = "m18x18_full";
defparam \bilinear_unit|Mult2~8 .output_clock = "none";
defparam \bilinear_unit|Mult2~8 .preadder_subtract_a = "false";
defparam \bilinear_unit|Mult2~8 .preadder_subtract_b = "false";
defparam \bilinear_unit|Mult2~8 .result_a_width = 64;
defparam \bilinear_unit|Mult2~8 .signed_max = "false";
defparam \bilinear_unit|Mult2~8 .signed_may = "false";
defparam \bilinear_unit|Mult2~8 .signed_mbx = "false";
defparam \bilinear_unit|Mult2~8 .signed_mby = "false";
defparam \bilinear_unit|Mult2~8 .sub_clock = "none";
defparam \bilinear_unit|Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N0
cyclonev_lcell_comb \mem_control|Add4~5 (
// Equation(s):
// \mem_control|Add4~5_sumout  = SUM(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~mac_resulta ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~5_sumout )) ) + ( VCC ) + ( !VCC ))
// \mem_control|Add4~6  = CARRY(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~mac_resulta ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~5_sumout )) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\mem_control|Add2~5_sumout ),
	.datac(!\mem_control|Equal0~2_combout ),
	.datad(!\mem_control|Mult1~mac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add4~5_sumout ),
	.cout(\mem_control|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add4~5 .extended_lut = "off";
defparam \mem_control|Add4~5 .lut_mask = 64'h00000000000003F3;
defparam \mem_control|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N3
cyclonev_lcell_comb \mem_control|Add4~9 (
// Equation(s):
// \mem_control|Add4~9_sumout  = SUM(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~323 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~9_sumout )) ) + ( GND ) + ( \mem_control|Add4~6  ))
// \mem_control|Add4~10  = CARRY(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~323 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~9_sumout )) ) + ( GND ) + ( \mem_control|Add4~6  ))

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|Add2~9_sumout ),
	.datad(!\mem_control|Mult1~323 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add4~9_sumout ),
	.cout(\mem_control|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add4~9 .extended_lut = "off";
defparam \mem_control|Add4~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \mem_control|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N6
cyclonev_lcell_comb \mem_control|Add4~13 (
// Equation(s):
// \mem_control|Add4~13_sumout  = SUM(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~324 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~13_sumout )) ) + ( GND ) + ( \mem_control|Add4~10  ))
// \mem_control|Add4~14  = CARRY(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~324 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~13_sumout )) ) + ( GND ) + ( \mem_control|Add4~10  ))

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|Add2~13_sumout ),
	.datad(!\mem_control|Mult1~324 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add4~13_sumout ),
	.cout(\mem_control|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add4~13 .extended_lut = "off";
defparam \mem_control|Add4~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \mem_control|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N9
cyclonev_lcell_comb \mem_control|Add4~17 (
// Equation(s):
// \mem_control|Add4~17_sumout  = SUM(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~325 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~17_sumout )) ) + ( GND ) + ( \mem_control|Add4~14  ))
// \mem_control|Add4~18  = CARRY(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~325 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~17_sumout )) ) + ( GND ) + ( \mem_control|Add4~14  ))

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|Add2~17_sumout ),
	.datad(!\mem_control|Mult1~325 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add4~17_sumout ),
	.cout(\mem_control|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add4~17 .extended_lut = "off";
defparam \mem_control|Add4~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \mem_control|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N12
cyclonev_lcell_comb \mem_control|Add4~21 (
// Equation(s):
// \mem_control|Add4~21_sumout  = SUM(( GND ) + ( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~326 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~21_sumout )) ) + ( \mem_control|Add4~18  ))
// \mem_control|Add4~22  = CARRY(( GND ) + ( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~326 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~21_sumout )) ) + ( \mem_control|Add4~18  ))

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_control|Mult1~326 ),
	.datag(gnd),
	.cin(\mem_control|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add4~21_sumout ),
	.cout(\mem_control|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add4~21 .extended_lut = "off";
defparam \mem_control|Add4~21 .lut_mask = 64'h0000FA5000000000;
defparam \mem_control|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N15
cyclonev_lcell_comb \mem_control|Add4~25 (
// Equation(s):
// \mem_control|Add4~25_sumout  = SUM(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~327 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~25_sumout )) ) + ( GND ) + ( \mem_control|Add4~22  ))
// \mem_control|Add4~26  = CARRY(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~327 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~25_sumout )) ) + ( GND ) + ( \mem_control|Add4~22  ))

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|Add2~25_sumout ),
	.datad(!\mem_control|Mult1~327 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add4~25_sumout ),
	.cout(\mem_control|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add4~25 .extended_lut = "off";
defparam \mem_control|Add4~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \mem_control|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N18
cyclonev_lcell_comb \mem_control|Add4~29 (
// Equation(s):
// \mem_control|Add4~29_sumout  = SUM(( GND ) + ( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~328 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~29_sumout )) ) + ( \mem_control|Add4~26  ))
// \mem_control|Add4~30  = CARRY(( GND ) + ( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~328 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~29_sumout )) ) + ( \mem_control|Add4~26  ))

	.dataa(gnd),
	.datab(!\mem_control|Add2~29_sumout ),
	.datac(!\mem_control|Equal0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_control|Mult1~328 ),
	.datag(gnd),
	.cin(\mem_control|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add4~29_sumout ),
	.cout(\mem_control|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add4~29 .extended_lut = "off";
defparam \mem_control|Add4~29 .lut_mask = 64'h0000FC0C00000000;
defparam \mem_control|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N21
cyclonev_lcell_comb \mem_control|Add4~33 (
// Equation(s):
// \mem_control|Add4~33_sumout  = SUM(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~329 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~33_sumout )) ) + ( GND ) + ( \mem_control|Add4~30  ))
// \mem_control|Add4~34  = CARRY(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~329 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~33_sumout )) ) + ( GND ) + ( \mem_control|Add4~30  ))

	.dataa(!\mem_control|Add2~33_sumout ),
	.datab(gnd),
	.datac(!\mem_control|Equal0~2_combout ),
	.datad(!\mem_control|Mult1~329 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add4~33_sumout ),
	.cout(\mem_control|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add4~33 .extended_lut = "off";
defparam \mem_control|Add4~33 .lut_mask = 64'h0000FFFF000005F5;
defparam \mem_control|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N24
cyclonev_lcell_comb \mem_control|Add4~37 (
// Equation(s):
// \mem_control|Add4~37_sumout  = SUM(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~330 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~37_sumout )) ) + ( GND ) + ( \mem_control|Add4~34  ))
// \mem_control|Add4~38  = CARRY(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~330 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~37_sumout )) ) + ( GND ) + ( \mem_control|Add4~34  ))

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(!\mem_control|Add2~37_sumout ),
	.datac(gnd),
	.datad(!\mem_control|Mult1~330 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add4~37_sumout ),
	.cout(\mem_control|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add4~37 .extended_lut = "off";
defparam \mem_control|Add4~37 .lut_mask = 64'h0000FFFF000011BB;
defparam \mem_control|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N27
cyclonev_lcell_comb \mem_control|Add4~41 (
// Equation(s):
// \mem_control|Add4~41_sumout  = SUM(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~331 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~41_sumout )) ) + ( GND ) + ( \mem_control|Add4~38  ))
// \mem_control|Add4~42  = CARRY(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~331 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~41_sumout )) ) + ( GND ) + ( \mem_control|Add4~38  ))

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|Add2~41_sumout ),
	.datad(!\mem_control|Mult1~331 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add4~41_sumout ),
	.cout(\mem_control|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add4~41 .extended_lut = "off";
defparam \mem_control|Add4~41 .lut_mask = 64'h0000FFFF000005AF;
defparam \mem_control|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N30
cyclonev_lcell_comb \mem_control|Add4~45 (
// Equation(s):
// \mem_control|Add4~45_sumout  = SUM(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~332 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~45_sumout )) ) + ( GND ) + ( \mem_control|Add4~42  ))
// \mem_control|Add4~46  = CARRY(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~332 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~45_sumout )) ) + ( GND ) + ( \mem_control|Add4~42  ))

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|Add2~45_sumout ),
	.datad(!\mem_control|Mult1~332 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add4~45_sumout ),
	.cout(\mem_control|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add4~45 .extended_lut = "off";
defparam \mem_control|Add4~45 .lut_mask = 64'h0000FFFF000005AF;
defparam \mem_control|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N33
cyclonev_lcell_comb \mem_control|Add4~49 (
// Equation(s):
// \mem_control|Add4~49_sumout  = SUM(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~333 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~49_sumout )) ) + ( GND ) + ( \mem_control|Add4~46  ))
// \mem_control|Add4~50  = CARRY(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~333 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~49_sumout )) ) + ( GND ) + ( \mem_control|Add4~46  ))

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|Add2~49_sumout ),
	.datad(!\mem_control|Mult1~333 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add4~49_sumout ),
	.cout(\mem_control|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add4~49 .extended_lut = "off";
defparam \mem_control|Add4~49 .lut_mask = 64'h0000FFFF000005AF;
defparam \mem_control|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N36
cyclonev_lcell_comb \mem_control|Add4~53 (
// Equation(s):
// \mem_control|Add4~53_sumout  = SUM(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~334 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~53_sumout )) ) + ( GND ) + ( \mem_control|Add4~50  ))
// \mem_control|Add4~54  = CARRY(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~334 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~53_sumout )) ) + ( GND ) + ( \mem_control|Add4~50  ))

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|Add2~53_sumout ),
	.datad(!\mem_control|Mult1~334 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add4~53_sumout ),
	.cout(\mem_control|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add4~53 .extended_lut = "off";
defparam \mem_control|Add4~53 .lut_mask = 64'h0000FFFF000005AF;
defparam \mem_control|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N39
cyclonev_lcell_comb \mem_control|Add4~1 (
// Equation(s):
// \mem_control|Add4~1_sumout  = SUM(( (!\mem_control|Equal0~2_combout  & ((\mem_control|Mult1~335 ))) # (\mem_control|Equal0~2_combout  & (\mem_control|Add2~1_sumout )) ) + ( GND ) + ( \mem_control|Add4~54  ))

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|Add2~1_sumout ),
	.datad(!\mem_control|Mult1~335 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\mem_control|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mem_control|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|Add4~1 .extended_lut = "off";
defparam \mem_control|Add4~1 .lut_mask = 64'h0000FFFF000005AF;
defparam \mem_control|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N54
cyclonev_lcell_comb \mem_control|address_bx1[13]~0 (
// Equation(s):
// \mem_control|address_bx1[13]~0_combout  = ( \mem_control|Add4~1_sumout  & ( (!\mem_control|Equal0~2_combout ) # (\mem_control|Add2~1_sumout ) ) ) # ( !\mem_control|Add4~1_sumout  & ( (\mem_control|Equal0~2_combout  & \mem_control|Add2~1_sumout ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\mem_control|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx1[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx1[13]~0 .extended_lut = "off";
defparam \mem_control|address_bx1[13]~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \mem_control|address_bx1[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y43_N56
dffeas \mem_control|ram_2|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_control|address_bx1[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_control|ram_2|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y43_N25
dffeas \mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_control|ram_2|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N48
cyclonev_lcell_comb \mem_control|address_bx1[0]~1 (
// Equation(s):
// \mem_control|address_bx1[0]~1_combout  = ( \mem_control|Add2~5_sumout  & ( \mem_control|Add4~5_sumout  ) ) # ( !\mem_control|Add2~5_sumout  & ( \mem_control|Add4~5_sumout  & ( !\mem_control|Equal0~2_combout  ) ) ) # ( \mem_control|Add2~5_sumout  & ( 
// !\mem_control|Add4~5_sumout  & ( \mem_control|Equal0~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|Equal0~2_combout ),
	.datad(gnd),
	.datae(!\mem_control|Add2~5_sumout ),
	.dataf(!\mem_control|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx1[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx1[0]~1 .extended_lut = "off";
defparam \mem_control|address_bx1[0]~1 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \mem_control|address_bx1[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N18
cyclonev_lcell_comb \mem_control|address_bx1[1]~2 (
// Equation(s):
// \mem_control|address_bx1[1]~2_combout  = ( \mem_control|Add2~9_sumout  & ( \mem_control|Add4~9_sumout  ) ) # ( !\mem_control|Add2~9_sumout  & ( \mem_control|Add4~9_sumout  & ( !\mem_control|Equal0~2_combout  ) ) ) # ( \mem_control|Add2~9_sumout  & ( 
// !\mem_control|Add4~9_sumout  & ( \mem_control|Equal0~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|Equal0~2_combout ),
	.datad(gnd),
	.datae(!\mem_control|Add2~9_sumout ),
	.dataf(!\mem_control|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx1[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx1[1]~2 .extended_lut = "off";
defparam \mem_control|address_bx1[1]~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \mem_control|address_bx1[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N39
cyclonev_lcell_comb \mem_control|address_bx1[2]~3 (
// Equation(s):
// \mem_control|address_bx1[2]~3_combout  = ( \mem_control|Add4~13_sumout  & ( \mem_control|Add2~13_sumout  ) ) # ( !\mem_control|Add4~13_sumout  & ( \mem_control|Add2~13_sumout  & ( \mem_control|Equal0~2_combout  ) ) ) # ( \mem_control|Add4~13_sumout  & ( 
// !\mem_control|Add2~13_sumout  & ( !\mem_control|Equal0~2_combout  ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_control|Add4~13_sumout ),
	.dataf(!\mem_control|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx1[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx1[2]~3 .extended_lut = "off";
defparam \mem_control|address_bx1[2]~3 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \mem_control|address_bx1[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N45
cyclonev_lcell_comb \mem_control|address_bx1[3]~4 (
// Equation(s):
// \mem_control|address_bx1[3]~4_combout  = ( \mem_control|Add2~17_sumout  & ( \mem_control|Add4~17_sumout  ) ) # ( !\mem_control|Add2~17_sumout  & ( \mem_control|Add4~17_sumout  & ( !\mem_control|Equal0~2_combout  ) ) ) # ( \mem_control|Add2~17_sumout  & ( 
// !\mem_control|Add4~17_sumout  & ( \mem_control|Equal0~2_combout  ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_control|Add2~17_sumout ),
	.dataf(!\mem_control|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx1[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx1[3]~4 .extended_lut = "off";
defparam \mem_control|address_bx1[3]~4 .lut_mask = 64'h00005555AAAAFFFF;
defparam \mem_control|address_bx1[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N27
cyclonev_lcell_comb \mem_control|address_bx1[4]~5 (
// Equation(s):
// \mem_control|address_bx1[4]~5_combout  = ( \mem_control|Add4~21_sumout  & ( \mem_control|Add2~21_sumout  ) ) # ( !\mem_control|Add4~21_sumout  & ( \mem_control|Add2~21_sumout  & ( \mem_control|Equal0~2_combout  ) ) ) # ( \mem_control|Add4~21_sumout  & ( 
// !\mem_control|Add2~21_sumout  & ( !\mem_control|Equal0~2_combout  ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_control|Add4~21_sumout ),
	.dataf(!\mem_control|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx1[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx1[4]~5 .extended_lut = "off";
defparam \mem_control|address_bx1[4]~5 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \mem_control|address_bx1[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N57
cyclonev_lcell_comb \mem_control|address_bx1[5]~6 (
// Equation(s):
// \mem_control|address_bx1[5]~6_combout  = ( \mem_control|Add4~25_sumout  & ( (!\mem_control|Equal0~2_combout ) # (\mem_control|Add2~25_sumout ) ) ) # ( !\mem_control|Add4~25_sumout  & ( (\mem_control|Equal0~2_combout  & \mem_control|Add2~25_sumout ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(!\mem_control|Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_control|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx1[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx1[5]~6 .extended_lut = "off";
defparam \mem_control|address_bx1[5]~6 .lut_mask = 64'h05050505AFAFAFAF;
defparam \mem_control|address_bx1[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N42
cyclonev_lcell_comb \mem_control|address_bx1[6]~7 (
// Equation(s):
// \mem_control|address_bx1[6]~7_combout  = ( \mem_control|Add4~29_sumout  & ( (!\mem_control|Equal0~2_combout ) # (\mem_control|Add2~29_sumout ) ) ) # ( !\mem_control|Add4~29_sumout  & ( (\mem_control|Equal0~2_combout  & \mem_control|Add2~29_sumout ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(!\mem_control|Add2~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_control|Add4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx1[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx1[6]~7 .extended_lut = "off";
defparam \mem_control|address_bx1[6]~7 .lut_mask = 64'h11111111BBBBBBBB;
defparam \mem_control|address_bx1[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N33
cyclonev_lcell_comb \mem_control|address_bx1[7]~8 (
// Equation(s):
// \mem_control|address_bx1[7]~8_combout  = ( \mem_control|Add4~33_sumout  & ( (!\mem_control|Equal0~2_combout ) # (\mem_control|Add2~33_sumout ) ) ) # ( !\mem_control|Add4~33_sumout  & ( (\mem_control|Equal0~2_combout  & \mem_control|Add2~33_sumout ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Add2~33_sumout ),
	.datae(!\mem_control|Add4~33_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx1[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx1[7]~8 .extended_lut = "off";
defparam \mem_control|address_bx1[7]~8 .lut_mask = 64'h0055AAFF0055AAFF;
defparam \mem_control|address_bx1[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N12
cyclonev_lcell_comb \mem_control|address_bx1[8]~9 (
// Equation(s):
// \mem_control|address_bx1[8]~9_combout  = ( \mem_control|Add2~37_sumout  & ( \mem_control|Add4~37_sumout  ) ) # ( !\mem_control|Add2~37_sumout  & ( \mem_control|Add4~37_sumout  & ( !\mem_control|Equal0~2_combout  ) ) ) # ( \mem_control|Add2~37_sumout  & ( 
// !\mem_control|Add4~37_sumout  & ( \mem_control|Equal0~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|Equal0~2_combout ),
	.datad(gnd),
	.datae(!\mem_control|Add2~37_sumout ),
	.dataf(!\mem_control|Add4~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx1[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx1[8]~9 .extended_lut = "off";
defparam \mem_control|address_bx1[8]~9 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \mem_control|address_bx1[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N54
cyclonev_lcell_comb \mem_control|address_bx1[9]~10 (
// Equation(s):
// \mem_control|address_bx1[9]~10_combout  = ( \mem_control|Add4~41_sumout  & ( \mem_control|Add2~41_sumout  ) ) # ( !\mem_control|Add4~41_sumout  & ( \mem_control|Add2~41_sumout  & ( \mem_control|Equal0~2_combout  ) ) ) # ( \mem_control|Add4~41_sumout  & ( 
// !\mem_control|Add2~41_sumout  & ( !\mem_control|Equal0~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|Equal0~2_combout ),
	.datad(gnd),
	.datae(!\mem_control|Add4~41_sumout ),
	.dataf(!\mem_control|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx1[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx1[9]~10 .extended_lut = "off";
defparam \mem_control|address_bx1[9]~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \mem_control|address_bx1[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N51
cyclonev_lcell_comb \mem_control|address_bx1[10]~11 (
// Equation(s):
// \mem_control|address_bx1[10]~11_combout  = ( \mem_control|Add4~45_sumout  & ( (!\mem_control|Equal0~2_combout ) # (\mem_control|Add2~45_sumout ) ) ) # ( !\mem_control|Add4~45_sumout  & ( (\mem_control|Add2~45_sumout  & \mem_control|Equal0~2_combout ) ) )

	.dataa(!\mem_control|Add2~45_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\mem_control|Add4~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx1[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx1[10]~11 .extended_lut = "off";
defparam \mem_control|address_bx1[10]~11 .lut_mask = 64'h00550055FF55FF55;
defparam \mem_control|address_bx1[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N48
cyclonev_lcell_comb \mem_control|address_bx1[11]~12 (
// Equation(s):
// \mem_control|address_bx1[11]~12_combout  = ( \mem_control|Add4~49_sumout  & ( (!\mem_control|Equal0~2_combout ) # (\mem_control|Add2~49_sumout ) ) ) # ( !\mem_control|Add4~49_sumout  & ( (\mem_control|Equal0~2_combout  & \mem_control|Add2~49_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|Equal0~2_combout ),
	.datad(!\mem_control|Add2~49_sumout ),
	.datae(gnd),
	.dataf(!\mem_control|Add4~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx1[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx1[11]~12 .extended_lut = "off";
defparam \mem_control|address_bx1[11]~12 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mem_control|address_bx1[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N45
cyclonev_lcell_comb \mem_control|address_bx1[12]~13 (
// Equation(s):
// \mem_control|address_bx1[12]~13_combout  = ( \mem_control|Add2~53_sumout  & ( (\mem_control|Add4~53_sumout ) # (\mem_control|Equal0~2_combout ) ) ) # ( !\mem_control|Add2~53_sumout  & ( (!\mem_control|Equal0~2_combout  & \mem_control|Add4~53_sumout ) ) )

	.dataa(!\mem_control|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|Add4~53_sumout ),
	.datae(gnd),
	.dataf(!\mem_control|Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|address_bx1[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|address_bx1[12]~13 .extended_lut = "off";
defparam \mem_control|address_bx1[12]~13 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \mem_control|address_bx1[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_bx1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx1[12]~13_combout ,\mem_control|address_bx1[11]~12_combout ,\mem_control|address_bx1[10]~11_combout ,\mem_control|address_bx1[9]~10_combout ,\mem_control|address_bx1[8]~9_combout ,\mem_control|address_bx1[7]~8_combout ,
\mem_control|address_bx1[6]~7_combout ,\mem_control|address_bx1[5]~6_combout ,\mem_control|address_bx1[4]~5_combout ,\mem_control|address_bx1[3]~4_combout ,\mem_control|address_bx1[2]~3_combout ,\mem_control|address_bx1[1]~2_combout ,
\mem_control|address_bx1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "b.mif";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "mem_control:mem_control|ram_control:ram_2|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FB151B58EC2FB14AFF2582C6580599844C95ACDC454A94EB5D879446DA9F3D8B3F92BFBD3BF10EB188FE5285E7BC2328846EB5B20CD4519973F0B23767F2BC162A7934D6FE4A5E27A168367A765F82C46299C8FC421376F9A6F0023A1630E20C2E2BB63BD311432F2052201F9C2EFF2964BD0DA9F539289122EE838D8FCAE80AE0279DCA3A12020D702954514C0B6DDA6931C6FD26F6D279FA2F48545413748C20DAEE82663AD8C1C15A76F86C5C27B1C241E47146709E9E7C69733567420538158AFA532B4C56E324C6A5FCDFEF058329B9B61EE08D77BA71645BD72C9B2063320D";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_bx1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx1[12]~13_combout ,\mem_control|address_bx1[11]~12_combout ,\mem_control|address_bx1[10]~11_combout ,\mem_control|address_bx1[9]~10_combout ,\mem_control|address_bx1[8]~9_combout ,\mem_control|address_bx1[7]~8_combout ,
\mem_control|address_bx1[6]~7_combout ,\mem_control|address_bx1[5]~6_combout ,\mem_control|address_bx1[4]~5_combout ,\mem_control|address_bx1[3]~4_combout ,\mem_control|address_bx1[2]~3_combout ,\mem_control|address_bx1[1]~2_combout ,
\mem_control|address_bx1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "b.mif";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mem_control:mem_control|ram_control:ram_2|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "B259D4EAB54A065139565E7E2AAFCDBD5637320888E412D9399F111D8FB922F667EC176DD95CF4DA5EC7F3EB5A7CF367A3A507C33C8F0AB4F0EE190B50F8AE34A81B9E81D1D9BD654220E039CBB896DF085E5ED556EA009A53163A0569B00E92D02972BC97C933A00149914ED34267DF31DAC77613F7D0D58506B4E3BBD0EA520BB625BBCA0870E12DC8714121CC639DCD934A5C699619E0F40E4AE11D0DBCC0C545C75592B553E30A645670A93547EA05ACFFBC810BB48004107D59E3B819E4DC7E1729C813A8846C1767E6595863A174E8CB76B246D76C9656CD4EC8364E5C760943E6C04EB63C13D213DF37F6A594191A94E9D9DAF776865F966627A83C19";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "40AB0A916E7751E66BF5B05E2F8FA5B5C4D288113302B73977659B0CF83323D6468E471F765A3B85DF442B28B87BDCF51AAC9CD94F4ED24640B2B2D249AC507D634A816A52779901ED8A13D1EFD4F2C77E8A55A9BA797AF5697CA2DE70468285F0B04E177FFF84F9D0AF33F243C40C7D68E70067FE774A7BD48A63343478A18BCDF98A3A574087B19F3EE0B0F37B9973800C61434DC32BD15A897BAA8A98C6909E90AD0EBB30FECDDC66DDC7C08C3636DC3E89D4607319BAFDF662DBDD840A74575926164769C0494AD70536C2935737EC61E094F935BAA335C48FD2E690E586FD6888EED496B8BEEDFE070EDAE961214044DD2B8300C7271311182695E953CD";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "4803A1C32214AC9149D224E265C225548F91769215D5CCB73B9802E781DC70D8174F6C66F9BE06AE34B4BC42C9AFBE8E399262459D73CD3B9F0E32B32DB25E338320AAABAAC0E2AE8749F042A8C69C6C043E3127994E0240FD1AC7032F75BF33963664D20093F23F0ECD6B71E80FC175EA579AABE97D2710FE31A84D6DC95F1AABFA00AA657B8B2A0A3C200A97C0C53597B77CCE57ADDDFEF5DACB548E3338E45786338F5451F1811482D1CF28D1EB4C3A6F1C908248C88D786D286324C7595059DC51A772D1164249004E4266BB08D4F77EF9457DF8752652061C2ADC70A0BD15A6D9C1CA6E9CF0209618FC31FE0ED8B814D814218FA6F2C5229CAF77FD418D";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "23D2F8AE644B1807E635697D61F1E0A8DE3BD2B49BF0FDC2A1FF8EBF7059A96CF91D715D9474BB2C336C9A820969CDEE98220439BCE2237A5DB41C52BCFCEC26AD5A14AFA44885E94AAA6352EE176EB82E0B2B7F4117F7BB8F3E0BD8B387D92EF968B74F063BE6E49DD2268BFA723812106AEBB81349937A5E83E3633EF121D2ED2CFB4B17E6C4497CA7C84CD1F651A53E4072A92E762791B06946E812ABE5FF628E91219C685C0A4D5977ADADB22B812657FCF8EEF378EA85FE6A684AB5C4604AE56547280B4775E3FE63D2B96118AB33F4B1EF7468D4A54F557D4339240DE24F5D23A1568BA0FFD36C01F2CB30F36C5E566E4FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y43_N24
cyclonev_lcell_comb \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  = ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) ) # ( !\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8~portadataout  
// & ( !\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_bx1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx1[12]~13_combout ,\mem_control|address_bx1[11]~12_combout ,\mem_control|address_bx1[10]~11_combout ,\mem_control|address_bx1[9]~10_combout ,\mem_control|address_bx1[8]~9_combout ,\mem_control|address_bx1[7]~8_combout ,
\mem_control|address_bx1[6]~7_combout ,\mem_control|address_bx1[5]~6_combout ,\mem_control|address_bx1[4]~5_combout ,\mem_control|address_bx1[3]~4_combout ,\mem_control|address_bx1[2]~3_combout ,\mem_control|address_bx1[1]~2_combout ,
\mem_control|address_bx1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "b.mif";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "mem_control:mem_control|ram_control:ram_2|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "D6E9FED00F1391D0643D78CE25C9CF8B814B30475FFDCE1CD37C58CC31291B4C60310D680175FF2C31232D797DE6DF91DF17CE21F1C3676BA421709729143522C6320F2FFCB21A5CD6381FA24C5B2461C902B46A1153526733A45E76FD6F19F4C3E47AD8E31782259DB1825989AA496A53C7FF0623E03B02D84CFD0FFC209D436EE2B2AC860322BF7963DE4DB1A1AC730048010A276D0F33E1D76474DF968C89D693F7B56A3073CC1DF9207F3DE833328E7A031F0B3DBA3D1EE1D2A8107428224CE65238DAAAE425FF042A31B71F50764F4ABC701FDCCBA855DB6CB441D5E34699B2A89287F20787AEB6330E62A44787473DA1999516355956F773ACB6B253E6";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "641A6B54AD2FAC14FAC5B0AED2D6FA2BDDAD6082165B1BA075607F13E03E3AE40B4B6A83A68F73709D147C2823372EAB2E31332F8153516CA3AC308031340717053911EB526EFAC4AB1DA851C58DBCB750C0ABA3DBC56A21EA09B54EF1D836E4E7F854C623787948CC0DE0F674D246CE13C89594CCE3DF2CD0492C4CEBE091B5566E3B93D595DCC6AE94D4C8B905EC1671C20F1CD54E1EE47B0588408974DAEBD20C6A8164AFAD70FB5E0DCDB62BFE84201AA029558075F35348217A2687EF199523B1C0B16871418E3AB92670AAB23DD24D30C5F8382C7E17AC82916A8B1B355F44FA6359E90D0A7B1E6ED5F006F5D96F88D55E2910F36EBEB867F2EF7DA4EA";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "2EE6723DEBD7D78C49FE523C88089C93179E14E838A6B3E7E36617F8B3E60B7BBC7BB1BBD8B7F88DAE79875B4B56259CA6E265E04D9D231A7AC5BAD18A81A6EB02370EB6DBDB0D89CF8229DC173E9E5D60D3B13811EBAB36689E3F0DB633E6CFCCA3A5768F27EEFEEA520E6EFED4FEFCC596B993212FEB1AE9B8CB29A2DCBB33C327251E085FEAE88F8B0FAD9315A9F2B2CAA9823367CCF4B703DCAE7F90CCE321A856CB1FF316E5628CB1EC7E0A7CBC0525305198A85107D01EFCB8C841069925B6CD15C3F0D0F5DAA6B3E658816B5131F6BAFDC3F13934D3721CA154BE13715F10FC070870BFBF49D2DB33745EF0479BD07901EFBAA9FA82CE4FFEF7DCDF6C";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "C63FD88F4AF2C708625F782D562C5510F8339604EFD77E9CE6567FDF74B9E65FD89D01F66DACECF10C295E4D8CEBDACB284C5F3D65710830AE09DF2E4B86EE7416395E5F6A4419C0598BF6893B78D585EE36F4BDBBE1FEE7CF8266513E3CAA710251397FF8ADD18E3312E3D883F617824117CAAC6A34DC95BEF907C89ACCC90B2C9FD6539CFFA0A7F583B9FBE61273B1308FF777A463B9CAFBDA314B6E131C5CAA1F14033B0B36DAD00E78A9DAC82D60EBA778A0CC0C8F02F61AA5900CDB39B79896F98668D58D2C4AAF2FD1C60552CC95CFE311CC3D4C914D6DC105C4B4643B04FF9906A0C3E2B8E0D9C79315FEE3CD32C1D1BFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_bx1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx1[12]~13_combout ,\mem_control|address_bx1[11]~12_combout ,\mem_control|address_bx1[10]~11_combout ,\mem_control|address_bx1[9]~10_combout ,\mem_control|address_bx1[8]~9_combout ,\mem_control|address_bx1[7]~8_combout ,
\mem_control|address_bx1[6]~7_combout ,\mem_control|address_bx1[5]~6_combout ,\mem_control|address_bx1[4]~5_combout ,\mem_control|address_bx1[3]~4_combout ,\mem_control|address_bx1[2]~3_combout ,\mem_control|address_bx1[1]~2_combout ,
\mem_control|address_bx1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "b.mif";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "mem_control:mem_control|ram_control:ram_2|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000038CAC5904B59D98E90172F660FD0C44BBB61BA3C2AF39F446AF5AFC0ACF2C538BCAAD272826CA6E9A09EA408240C5B8216E2A9F61215A6824ECDEE4812CB50ADE7A12042E0ED200C4EEA1C79CE1ED7D07AE4AAE201A3AC8A99EDB3E8041AC24E0BFEDD29D8F08174077B1FD0A3F599564C8357EA91DE2494C3E44306A796EFE29524FF6F05F27249BB14A7E9D0F845B805EFFFD9DDF2693D71C17ED04A2D640BBE255E08C4045EC20A1ED927E06D0B761E9E09EF17E18D7C00F7290C06241EAE7C1D51133BCA5421E1B921E2AA7164170BD304FDFEEAE543222233F5A865D85929AF";
// synopsys translate_on

// Location: MLABCELL_X39_Y47_N51
cyclonev_lcell_comb \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  = ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) ) # ( !\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1~portadataout  
// & ( !\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_bx1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx1[12]~13_combout ,\mem_control|address_bx1[11]~12_combout ,\mem_control|address_bx1[10]~11_combout ,\mem_control|address_bx1[9]~10_combout ,\mem_control|address_bx1[8]~9_combout ,\mem_control|address_bx1[7]~8_combout ,
\mem_control|address_bx1[6]~7_combout ,\mem_control|address_bx1[5]~6_combout ,\mem_control|address_bx1[4]~5_combout ,\mem_control|address_bx1[3]~4_combout ,\mem_control|address_bx1[2]~3_combout ,\mem_control|address_bx1[1]~2_combout ,
\mem_control|address_bx1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "b.mif";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "mem_control:mem_control|ram_control:ram_2|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FA2EC2FC2515BDC917C817367F784C2108DEC7FC0DC32F085807D3C169EB4767BCFEE6C2BF93EBB9AFAC6C06106CBC8B62249F961E0B6490603381866F569DE5E3E129174A1780300D42AD97FE1E5829EAC3560302F67DA17FE17C7995C4263FCCCC589D27F046F204A4DED84065A0EE857F31EC085A6D7C0C2753036E7EE7FB0AEA095BE2F2727FB26F99865F8B36723C7FFF1EF50601210FF9639B0E37640CF4D50B040FFFDCCC6F182008527225FA399FF9C8F2544503FA82856760101FB80EAB882CDBA8CA2349A321FE749C8043451233E025C59703E19792886010EDBA6629";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_bx1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx1[12]~13_combout ,\mem_control|address_bx1[11]~12_combout ,\mem_control|address_bx1[10]~11_combout ,\mem_control|address_bx1[9]~10_combout ,\mem_control|address_bx1[8]~9_combout ,\mem_control|address_bx1[7]~8_combout ,
\mem_control|address_bx1[6]~7_combout ,\mem_control|address_bx1[5]~6_combout ,\mem_control|address_bx1[4]~5_combout ,\mem_control|address_bx1[3]~4_combout ,\mem_control|address_bx1[2]~3_combout ,\mem_control|address_bx1[1]~2_combout ,
\mem_control|address_bx1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "b.mif";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "mem_control:mem_control|ram_control:ram_2|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "A1E6024EA36CDF868F8826CC0007CF80C9CEF952396AAF8CBD7B00EC4E43E1657D67F7E1DCB40FF00CD9AE2FB9E847723E10C779F818CDCBD05C478F8F493CE8817D8444C179854F77491C7C701C1E861AFCD651D8F5C0A834C781D187820AED4BF47A2A89FFBDDCDC098D49EDCA1C3AC17AD8F9F20611F62780B86021FF6F6B903977C620314D5CDDC3FC003FE183FFF125C6655CE0771219C70E975CDA35F56DFE2F17E2B04BF87DC5CF24D41B879309D23DFE1A46D867CC48FFC26FE857960AF1B54C6158844A32224F480FF781758746D81F6ABFFB2FEBF292EE259BD26473E8F65E3FFD72092967D42B2D0C0E1E47FF03C0B751EF9214BBF0D0D0A99F61";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "2BD309E038F38FBA4B940F2DB1551CA1D2DBD0D4DCDB80542414A6821391A5046DBAC2BA919B3B54ECFA945BC2836C0582F84AA0CD3D4D79CFD9FAC03C4EE456ECFB472AAD6961CECF70E2058B43A5B13625A35414FB3BEE57BB934116E05FB7B8BA60B8B1782B34D2D6B91E95FC3D896A478CB3B6CDB5B04C8E18076A0674DB002ABE1435EA05E12831351DB4F68396FCFF67411D924A4A0142EC3F50B544B321CFA6CAC1C07BDA56F7BF5284C7F4EACC78E2C6CFFEFB59C3EEF09B9E4A72F0B3D5CAC653B878C4CE22F7AEFD9289D6BBA0C1412F1CD71683A059FAABF640E17B5F88694BE529E6DA6F6CAA6EFF212DE8641A8FAEF840F2D6270481B13E624D";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "3CB838FF48E8F7F48E578506DD099808DC17640FEB489A3A030282FCBE124102F10F2DE7F4890AD39751424A90EF3420DBF2A1DC452266D0761856FFAE57102C01C2EE27CFDA5825F0EFE919E0017BDB495B9B260408590FC6E1FC3445DABCA1051D3B4182381E72FEC11C8A35F431EBA839878A800F014DA578B5E7695D0742FA5B26AFEAF0A6099D8F0F646A9BB00378480D83F14FC10B9ED0A11CC9E036940065F613331E60833BFF2B4ECE4EC7FE0309AD467C7F99CA1587EA4003007D127E0FB7835B68933FC5F2425A9082ED2F003F32CEC000055D5981E7B9DEE9BCBF5C0F0476F9CF7F9B5A8A7274203E00990064F809AB5AA7AC8961C006F1BD6713";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "06AC8A0C2B7E3EF83E77FB634497145A403DE1895830862212D00C0332C4123FC76313BE2560EDD21A2C841B8C0439A9DF5806E8D37AE23B9F8560F4DA1FC86E164C1C1FE9BC6201640618689380C1C3DF81E8C1F2CBA40009234A4BC37C980003CB4A4838DA247B7161E1A883F0F0A94790F2B3DB74EFB51EF8FCFC70FC10FB9AACADB6C3FF911CD98B5A8FE23DEE4E987FF1183C4803E152F1D7A8841CFC31A69E8C06407B5C7F50FF80641C8793688CB5053AFFFFF0065841A3C0DDEC360E4877FE06E2D445208FEAD04A56856B0F8CA27E8587FC8B5CBF960EF9FC62DF62B2C95C220D161C38FFC4AC689296C96ED1FF7FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y44_N36
cyclonev_lcell_comb \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  = ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2~portadataout  ) ) # ( !\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10~portadataout 
//  & ( !\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_bx1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx1[12]~13_combout ,\mem_control|address_bx1[11]~12_combout ,\mem_control|address_bx1[10]~11_combout ,\mem_control|address_bx1[9]~10_combout ,\mem_control|address_bx1[8]~9_combout ,\mem_control|address_bx1[7]~8_combout ,
\mem_control|address_bx1[6]~7_combout ,\mem_control|address_bx1[5]~6_combout ,\mem_control|address_bx1[4]~5_combout ,\mem_control|address_bx1[3]~4_combout ,\mem_control|address_bx1[2]~3_combout ,\mem_control|address_bx1[1]~2_combout ,
\mem_control|address_bx1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "b.mif";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "mem_control:mem_control|ram_control:ram_2|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000033E53F1AE28AC1C870006716606F73E4152073FC0AC38BE5C606EE3F6A6431BFBCBEFFEA9BA034465D89E36BF016FF9145928169E1EE036440027FFA3D325C1A1C1E0FB830301FFFA35DFDF001E1DB47F623BDFFF99A8F1F001EFF57B3C1E600305C5567600FC7F2194BB1D8006697124800F1EFAEE09E0C0027837CF3C11FFBF894EF4913F27E2E7ABC7FFFDF8952CE1D7FFFD01B94C73EFFF97E58B1CB640CEFF0777FFFFFDC72E0E6A000486F597E079FF9CA5DEFE7000197C0B990701FB9B44A06D00419C67B0E6721FE03C9F82080EC7E65F7FC7703E010BC0150200CFEED2F";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_bx1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx1[12]~13_combout ,\mem_control|address_bx1[11]~12_combout ,\mem_control|address_bx1[10]~11_combout ,\mem_control|address_bx1[9]~10_combout ,\mem_control|address_bx1[8]~9_combout ,\mem_control|address_bx1[7]~8_combout ,
\mem_control|address_bx1[6]~7_combout ,\mem_control|address_bx1[5]~6_combout ,\mem_control|address_bx1[4]~5_combout ,\mem_control|address_bx1[3]~4_combout ,\mem_control|address_bx1[2]~3_combout ,\mem_control|address_bx1[1]~2_combout ,
\mem_control|address_bx1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "b.mif";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "mem_control:mem_control|ram_control:ram_2|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "7FE001407D800DB8A7E52E00100030703C800CD2E2E955C20378FF0C0375C68E279D12DDE3F4000000728C1924DF060E2EF5BF060005541DC5EFBFA41926EE277F8058680C68E3DAEEC0193A3FE003A7F2C759B9874441780FF8002E7FACF71B98BB0490AECFC0025BF87FB7E58BFFF39FB6440013268FF9E213EDEF5AE153C40136077F782BD32568840B77C011E029FA7D03A085E6BE481E380D4E7C2B827A56611CCEFA4F8BF2C3C6E4AF01A9F84FA9F1C3FF17000BF3D487FF5D7D9FEF8632362DB37B2E36713FD82A000315AA7922C9B9666FE68E1C0014D580D102C9FFA0F2EB1600002F9B5746CFD3E02229A4BD00267E4E5AD922F681158A52F81BF6";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "B0D80B0CAAC91C0CF2D481E6ADEA7EC143BD22F715D7180790A9C996E2E31E3A1ACDBEFD70E257D76171F1E3B8E093E95430E953CD2386CC855FE53F3B2EF3EEE3FAE01BE44B7135F493702C173F851A25DF9F57AF0DA7991278735C272126A4C37E92AC8307E701C5BC2525C7FC0D8B7EA07C7047F3618B13919AB0E2BBF3873F697CBA1639FBB3992C0CCC73FD4FB56F9BD73B921D567B173F8F908F30610E7437A1C1F8A011613358EA86961BC9D12096E08E3870DD93E0D084267D02FE07CFBC9BFE7A19FEEC61D354E10F88AD3A6BD5F105E7F5E37A7022ECA3A0D24032454A251987BC9390D1E755027D596DE880843599CFA0C00756196C7C9FCEEA59";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "8AE05701B9E0F684D157125385400FE71F24ABD79D589152E4640900406D6F1D366CA3ABABBEC738785C76B21E94CC39A2021DA3BDF5DFD09D5BF4E85E082313FFFFB1BFCA9A38EFDDB0193F7FFFF402D18A472399040700007FFF78FC0465631E8120C07C37FE46D6CC035618DA301890007F83FC8F361B61C0111F185C00C2513B2267F639E8C7818F0F1C0B18B07E12C6EEACF0BFC1F8700E7105D17E4666F01AF61CF1098600B10FC70866319FFFFF1D80C80010F6EEB2801FFFFFC08A1080091CC18808AEF03FFE4F050F7DEDD995F168393FFFFC4CC0FFFDD4632B7E6CBC0003589CEFFF0332170E03AFFE00657754F801B723A1AC6EFFC01470C76F00";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "A86D1F72837DFE05BE70CAE0B3F5A8B11365EF8CD7F00A160E968BF0CF7705FFC0FF0B9E72E61F9E650DF8D78C1FF85403B88488B510C3207F837FF90C81C3A3596DCC3FE7FC23FE97CB184AD4A11CBFFF7FE4FE0D40ED04610B78F7FD83790FFC34E44614D479AAFEDF1F997C0F4DF2E297C340C400A0732107FC3B49B49636EF61F90E440070F1550DB350742F907F88800F0B7317D1AFC2609227022003F0C68121F4E57B7CC02000001C0811ECC51E84F896C0000001C12E5A76E05C0FD270780006193184DC6019C1C646E6840F839E281022C3BBC35C3BD001FC11C3AAE1353B5E1601FEC7003C63FE119A8725CFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y43_N6
cyclonev_lcell_comb \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  = ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) ) # ( !\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11~portadataout 
//  & ( !\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_bx1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx1[12]~13_combout ,\mem_control|address_bx1[11]~12_combout ,\mem_control|address_bx1[10]~11_combout ,\mem_control|address_bx1[9]~10_combout ,\mem_control|address_bx1[8]~9_combout ,\mem_control|address_bx1[7]~8_combout ,
\mem_control|address_bx1[6]~7_combout ,\mem_control|address_bx1[5]~6_combout ,\mem_control|address_bx1[4]~5_combout ,\mem_control|address_bx1[3]~4_combout ,\mem_control|address_bx1[2]~3_combout ,\mem_control|address_bx1[1]~2_combout ,
\mem_control|address_bx1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "b.mif";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "mem_control:mem_control|ram_control:ram_2|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "001FFFB896000780CFF6FBA00FFFFFFF8BF000F971481F860087FFF3F80E001B68038242500BFFFFFFC470C00600224FC50980FFFFFC63080A2001E992A0B29FFFFFC2108607003B093831EDFFFFFE60040020071B8FC7F8C3FFFFE400700000426E7D5F4B9FFFFE700000001C8FFFB1D5DDC7FFF3D980001DA4ADEB9750377FFF38600006DA0371A7BA4D6FFFF1E8C60786400D161A7CFE3FFF0C41A3783680DA80D3BE19FFFBFB3E3DD27009FE0323C637FFFFE0FF71A005A2904123611F8611CA385BA51DAD80DF0FF700006844DC6FDBD4599281B1F40003247AD745825F8BB094E9C003C04D3721EEEE50334993CF002800DCA3C06FE70CAC7DAD581C08";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "6FCF0CC115F87D67C52981304456037670C89599AE2870140C6C3CA9FEF5014CA70001FD8F9330A81D563114E0FC841E81C8BE8032D83EBA7E5E4000EDE9BCF4E00600F52FD88C8403ED93C81F005EDE79CD3088402D8E036BF80D4C96344D8F0804FD9F5D7FE0FADB4BD3C79803FC6771AFFC0F97E07F01E67FE731E8980F80FF4307B58B998062E83F7C3C0FF888C73C7A38FF4A0871B870FF630FD2A139DCB2905A3FFC9FE0E0FF25718E0E7D425FE0751F9607D35F5101D1B53DFEE701F4C06C1327A7F9FA0CBFB3C41FB87E51609D59F169EA0C0A61F75EEF3871D6403446899E8D3F8380F8681D44038C6717209783F2E02FB18006C91EE34C4B78199B";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "D4E10001B6110E7FFA9F6EE433F0D0001449384F9FC4973B1C64F200038092148E3A61EAC7A6FE0000628822CA4400DC3DF701E0020220232CC8170B91FF28D800004441F1470010BE7FF95F0000105C3A2D30D466FFFF00000001890322931C427EDFC00030019901322B91E737CFF88000007E0370E0DD1E3F8EFF085C003DD7A4DE1DD1FB4DFF818F0F03F7644FA14E3F461FF00FC1F80F01AEFA35608631F000F61FF0E46BFFCF5B4C6CDE002FFFFF01EF1FFF74743D298000FFFFC0376FFFF35E4B2C9881DFFFFE43FAFFFFDA8497B859FDFFFFFC832FFFFF8620B47E1EF3FFFF20D3BFFF86F0DA6A1FF001FFD50B31F8001E6B7D72F3003FF370313F00";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "1B6B4C2AEC2101FC3E71D5E009827BDA25CA1073DFF00B0E01375B251C98FF003FFF03A1901A16F644DD20D073FFF87DFC87C95712A21EC8007F7FFFEEFC39630D75C3FFD003E3FFFDCBF7D06C31E47FFF001CFFFFDFEB7A5B0488CFFFF0070FFFF80A5DF278CDB9FFE00079FFFFBFB0DE4552FA3FF8900F3FFFFD1A006EC2EE501EFB01C7FFF03A8F44A145D03DDE2078FFFF0746416216769FBBEFFE3FFFF0778086A7FC848C7BFFFFFFFC065C9C88A18400013FFFFFFFC0E1192BA03C0025C07FFFF9F80C9C24E007C03D4570FFF07F81E9BAC900783F283FBFFE03F03FC27221073E0FFFFF000003E007B4E37F1C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_bx1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx1[12]~13_combout ,\mem_control|address_bx1[11]~12_combout ,\mem_control|address_bx1[10]~11_combout ,\mem_control|address_bx1[9]~10_combout ,\mem_control|address_bx1[8]~9_combout ,\mem_control|address_bx1[7]~8_combout ,
\mem_control|address_bx1[6]~7_combout ,\mem_control|address_bx1[5]~6_combout ,\mem_control|address_bx1[4]~5_combout ,\mem_control|address_bx1[3]~4_combout ,\mem_control|address_bx1[2]~3_combout ,\mem_control|address_bx1[1]~2_combout ,
\mem_control|address_bx1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "b.mif";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "mem_control:mem_control|ram_control:ram_2|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000C3EC0064D002FE37FFFF8FF67078201AA6003C03F63C71C1C0078000A1800240436100934CC03000014600340FFD006A60898100000078039FFE0001F0C31C0000004FC03DFFC000171AEBF0000023D002DEFC0000F7229F000000AD26EFE600004A67F66000380C9BBB8FD80064F1EDAC000E107B6596FC0027C53F06C00004072D7C88F3F27E52C5FC000020746DC1F8FFFFD72468C0C0000684210027640C500EBF00000023203000E0004F80E1FE006006301C00130000A83EB9F00FE047D6840130000A39830FE0DE01FFD000120000619A57FC08FC1F98600060000F039D2F";
// synopsys translate_on

// Location: LABCELL_X40_Y46_N27
cyclonev_lcell_comb \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  = ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a 
// [0] ) ) # ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) ) ) # ( !\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(!\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_bx1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx1[12]~13_combout ,\mem_control|address_bx1[11]~12_combout ,\mem_control|address_bx1[10]~11_combout ,\mem_control|address_bx1[9]~10_combout ,\mem_control|address_bx1[8]~9_combout ,\mem_control|address_bx1[7]~8_combout ,
\mem_control|address_bx1[6]~7_combout ,\mem_control|address_bx1[5]~6_combout ,\mem_control|address_bx1[4]~5_combout ,\mem_control|address_bx1[3]~4_combout ,\mem_control|address_bx1[2]~3_combout ,\mem_control|address_bx1[1]~2_combout ,
\mem_control|address_bx1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "b.mif";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "mem_control:mem_control|ram_control:ram_2|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FC13FFBF0007FFFFF00028098F87FFFDB8000FFFFE00027E3FF87FFFCE0000FFFFE000BBD03FCFFFFEF0000FFFFC000DE78F7EFFFFF78000FFFE000097F2E3FFFFFFB0000FFFC000096B5F0FFFFFFE2801FEFC0000143110FFFFFFD2C83FE6000041661F9FFFFFFFFC867FD8006408E1F3FFFFFFF51E7DFC0027C8FC083FFFFFFFE58027F3F27E810173FFFFFFFFDF0007FFFFD800073FFFFFFFFDFC000F640C8000C0FFFFFFFFE7800160004C000601FFFFFFFEE0000700008000060FFFFFFFF70000F0000C000CF01FFFFFFF40000E000040008803FFFFFF9C0000A0000E0024D0";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_bx1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx1[12]~13_combout ,\mem_control|address_bx1[11]~12_combout ,\mem_control|address_bx1[10]~11_combout ,\mem_control|address_bx1[9]~10_combout ,\mem_control|address_bx1[8]~9_combout ,\mem_control|address_bx1[7]~8_combout ,
\mem_control|address_bx1[6]~7_combout ,\mem_control|address_bx1[5]~6_combout ,\mem_control|address_bx1[4]~5_combout ,\mem_control|address_bx1[3]~4_combout ,\mem_control|address_bx1[2]~3_combout ,\mem_control|address_bx1[1]~2_combout ,
\mem_control|address_bx1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "b.mif";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "mem_control:mem_control|ram_control:ram_2|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFF888000B81DFD83C1FFFFFFFFF880000C860CE5D79FFFFFFFFF8000008AC009BCD8FFFFFFFFFC0000181801C6318FE7FFFFFFC000010100062E3DF3E7FFFFFC40002000006AC7FDE1BFFFFFE4000200000F7FFBA07EFFFFFE600000000321E7B67F43FFFFE400600000349FF8FEE22C7FFF280600000689DE8EF2F8B7FFF3D98000106804D1F79B8BFFFF1EC000088D81AEFFDD3C17FFF0C4000916C01A77FEEFE05FFFBFC000067A01E7FFCFB901FFFFFC00047C704DB4FBFA100BF861401C388210924FFF4E0030001803FD00328F55FFABE801C000803C9C13BB3A012176000C003003A64EFFB2F804656C007001003846CC049F8027FFC00181E00";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "1BAF3BE97D0041004002818003A9DCFB4FE7802D8C000810021D608011380007F02000FF00696300032F0E004D020003D80675E00033F4F90680284010D00DA4E0029E27904A04000006097A9F001E70EA248000001271E08BF801E1CD8ABD640001037FA5FFE00C34B00DC7C0001F2F761FFC000957009EFE00014CE94FFF800091F04A1FA60013381303FC0003370887FC0000C603B007C00062F0243F4621AF50C0001C000B1F0087C239EFA31C001FB40079F01C60AAFBDFE9C001FF40033F03E011FDF9F9F30073120017F13E81FFB9F19E10FC0F000AFE13DC0FDA4038B83780B8007F867D860344030380FCCF907FF03F904F800780E01FDEFB07F81F";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "E91F0001E00E01FDEB90FE07863FC0001000C83FBF186F03FE9CF40003000C138269AE64FF82FE00006000C239C238E43FF301E00000001C24F8498D9FFF38180000800002450038AFFFF91F00001800042F902589FFFF00000000040042F500783FFFC000300010000C3C301F97FFF880000003000000CB00B97FFF085C00000000000370039BFF818F0F0002020020CA006AFFF02FC1F8001000000D60F8AFF002F61FF001100010DF88F13E002FFFFF00B020000C1881A38002FFFFC032800000DC072838800FFFFE43000000076C76B17801FFFFFC1800000261E0502E010FFFFF00A000006A0E506B0020FFFFC9018A07FEF0B41131020FFFF0702680FF";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "F8899CEC1040FFFC3E71601FFC7D202648700FFFDFF00C01FFCA3A01B23800FFFFFF03E00FFDC9C0BCE01F2FFFFFF87A007FFADC4D65EDF3FFFF7FFFB103FBE31329BFFFEFFFE3FFFA340FFC02FF23FFFFFFFCFFFFA010FE4707D43FFFFFFF0FFFFE11A3F1C89A67FFFFFFF9FFFFE24F3E332979FFFF7FFF3FFFFDE4FFE24D8E3FFF07FFC7FFF01FE2FC68B1CFC3E0EFF8FFFF0379BEDE8671007C30FE3FFFF015BFFD917C00037C0FFFFFFC01B1FF5BBF84002000FFFFFFC01318F99FFC00383F8FFFFFF8035CDD2FFFC001BF87FFFFFF80127DB9FFF800F07FDFFFFFF00002F63EFF01FFFFFF0000001FFFFF83FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y43_N27
cyclonev_lcell_comb \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  = ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) # ( !\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13~portadataout 
//  & ( !\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_bx1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx1[12]~13_combout ,\mem_control|address_bx1[11]~12_combout ,\mem_control|address_bx1[10]~11_combout ,\mem_control|address_bx1[9]~10_combout ,\mem_control|address_bx1[8]~9_combout ,\mem_control|address_bx1[7]~8_combout ,
\mem_control|address_bx1[6]~7_combout ,\mem_control|address_bx1[5]~6_combout ,\mem_control|address_bx1[4]~5_combout ,\mem_control|address_bx1[3]~4_combout ,\mem_control|address_bx1[2]~3_combout ,\mem_control|address_bx1[1]~2_combout ,
\mem_control|address_bx1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "b.mif";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "mem_control:mem_control|ram_control:ram_2|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFF8C00007813FE047FFFFFFFFFF8C0000384037A07FFFFFFFFFF840000068006DB7FFFFFFFFFFC400000300039CFFFFFFFFFFFC40001000001FFFFFC1FFFFFFC40003000001AFFFE007FFFFFE40000000003FFFFC001FFFFFE4000000000DFE7F80007FFFFE6001000000B7FFF00001C7FFF3000000001F7DEF0000077FFF3E00000001FF7DF000001FFFF1E80000703FFFFF000000FFFF0C00000A02FFFFF0000003FFFBF80002786FFFFF0004600FFFFF800007FDFBFBC0005E007F86180007F83EFF67000BF0010001000027FCF7FBD005FF000C00100037BEFF728F0DF7F800400200076FFFF717F0EA7F000300200045B7C04FFF043DF000381C00";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "07F9D809FDF00520800181C0006F10037FFF004188000818000CF08037FF08001040007E0007400003BFE08003040007E001FA00003FFCF00230400000007DE4E0025E3F00090600000007F69F001873E00090200000001EBBF801C1FC004CE20000000052FFE00C1F8005D7A00000108C7FFC0001B0001FF80000F31787FF80001F0003FFC0000FF7E0FFFC0003E00039F800003FFC0FFFF0006E000FDF400040EF3FFFE78009C000FBF4001F1CEFFFFE4C0098000FBF8407DFDFFFFFF0C0010001FFF800F9FDFFFFF3AC0010003F7F0039F19FFFFC08C0020107E7F02A4031FFFF80C4000070FEFFFF44021FFFFC0C40000F1FDFFF800761FFFFC0C60007E7";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "F3FF0001C01FFFFC084001F8847FC0001801F7FF802500FC0F0CF00002001FEF8182701F00BEFE00004001FDF8382503C00001E00004000FDBC796516000201800008000FDBCFDE52000091F000010000FD0CFC4540000000000010000FD00FF85400030003000000007C04FE84400078000000200007F38FF040000F85C0000000003FF6FFC40007E8F0F000200001FCFFF96000FCFC1F800000001FDDF01600FFCF61FF00000000FD80FFC01FFCFFFFF01A00000FC1F81A07FFCFFFFC02C000007DFC0C8077FEFFFFE420000003FBC08B087FEFFFFFC10000001FFE01861FE0FFFFF00C000001DFE2DDEFFC0FFFFC1020000000F8FC9EFFC0FFFF070380000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "07E6F1B5FF80FFFC3E71800003FCDFB3DF800FFFDFF00C00003E05FB2DC000FFFFFF03C00003C43F67DE000FFFFFF87C00003833EC53F3FCFFFF7FFFC000070CAD0F7FFFFFFFE3FFFC00003FFE35EFFFFFFFFCFFFFC00001BF06DDFFFFFFFF0FFFFC00000FC73C1FFFFFFFF9FFFFC00001F0F787FFFFFFFF3FFFFE00001E3E71FFFFFFFFC7FFF0200003E7CE3FFFFF1FF8FFFF0280003E798FFFFFC0FE3FFFF01840038E03FFFF800FFFFFFC00CE0038407BFFC000FFFFFFC004E7C78003FFC0000FFFFFF800633D10003FFE03F8FFFFFF8003FF860007FFFFFFEFFFFFF00002F1C000FFFFFFFF0000000000007C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_bx1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx1[12]~13_combout ,\mem_control|address_bx1[11]~12_combout ,\mem_control|address_bx1[10]~11_combout ,\mem_control|address_bx1[9]~10_combout ,\mem_control|address_bx1[8]~9_combout ,\mem_control|address_bx1[7]~8_combout ,
\mem_control|address_bx1[6]~7_combout ,\mem_control|address_bx1[5]~6_combout ,\mem_control|address_bx1[4]~5_combout ,\mem_control|address_bx1[3]~4_combout ,\mem_control|address_bx1[2]~3_combout ,\mem_control|address_bx1[1]~2_combout ,
\mem_control|address_bx1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "b.mif";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "mem_control:mem_control|ram_control:ram_2|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFCFE001FFFFF00030000FFFFFFE40001FFFFE00038000FFFFFFF00001FFFFE000CC200FFFFFFF00001FFFFC00089870FFFFFFF80001FFFE0000880DFFFFFFFFC0001FFFC000088437FFFFFFFC0001FEFC000088C19FFFFFFFE0801FE6000048981FFFFFFFFF0801FFD800648701FFFFFFFFF9C003FC0027C8001FFFFFFFFFDE001FF3F27E80008FFFFFFFFEC00003FFFFD80008FFFFFFFFFD00001F640C80000FFFFFFFFFE80000E000480000FFFFFFFFFE00000F0000C0006FFFFFFFFFF4000070000C0007FFFFFFFFFFA00006000040007FFFFFFFFF98000060000C001BFF";
// synopsys translate_on

// Location: LABCELL_X40_Y43_N15
cyclonev_lcell_comb \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  = ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) ) # ( !\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6~portadataout  
// & ( !\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(!\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_bx1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx1[12]~13_combout ,\mem_control|address_bx1[11]~12_combout ,\mem_control|address_bx1[10]~11_combout ,\mem_control|address_bx1[9]~10_combout ,\mem_control|address_bx1[8]~9_combout ,\mem_control|address_bx1[7]~8_combout ,
\mem_control|address_bx1[6]~7_combout ,\mem_control|address_bx1[5]~6_combout ,\mem_control|address_bx1[4]~5_combout ,\mem_control|address_bx1[3]~4_combout ,\mem_control|address_bx1[2]~3_combout ,\mem_control|address_bx1[1]~2_combout ,
\mem_control|address_bx1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "b.mif";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "mem_control:mem_control|ram_control:ram_2|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "000000070000007E0000000000000000700000078000000000000000078000001000000000000000003800000000000000000000000380000000000000000000000038000000000050000000000001800000000000000000000000180000000000018000000000018000000000400000000038000C000000000002100000008000C000000000008200000000000E100000000000000000000000F380000401000000000000000400000180100000000000000000000038020004300000000079E0000007C000DB00000000FFFE00000800000FA000000003FFE0000000000DF0000800003FFC0000980000F80005800000FFC0003BCE3FB0000040000007E000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "0006E7F6020002DF00007E000010EFFC8000003E700007E000031F7FC800F003EF8000000000BFFFFCC01F003EF80000000007FFFFCC030001EF80000000025B1FFDE1C00036F8000000000960FFE78C10036FC0000000010407FE3E0300321C0000000020001FF3E070022840000000000003FFFE0F0060040000000000007FFFE0F0040040000000000003FFFC1F0040040000000000000FFF91F00000800000000000007FF63F00000800000000000003FF67F00000000020000000003FFEFF00000000060000000C03FFEFF0000000060E000003F03FFDFF00000005BFC000007F03FFFFF0000000BBFC000003F03FFFFF0000007FF80000003F01FFFFF0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "0000FFFE00000003F43FFFFF78003FFFE00000007FC3FFFFF0030FFFFC0000007FFC1FFFFF4101FFFF80000007FFC3FFFFFFFE1FFFF80000003FE83EFFFFDFE7FFFF00000003FE03DFFFF6E0FFFFE00000003FFA3BFFFFFFFFFFFE0000000BFFE3BFFFFFFFCFFFE00000003FF63BFFFF7FFFFFFC00000007FFE3FFFFF7A3FFFFE00000009FFE3FFFFF70F0FFFC00000031FFE1FFFFF03E07FFE00000023FFE1FFFFF09E00FFE00000027F003FFFFF00000FE40000003E07E5FFFFF00003FC0000000203FF7FFFFF00001BC0000000003FF4FFFFF000003E0000000001FE79FFFF00000FF0000000001FE31FFFF00003EFC000000007FE61FFFF0000F8FC00000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "001FFE43FFFF0003C18E00000003FFCC3FFFF000200FF0000001FFFCC3FFFF000000FC00000033FF983FFFF0000007800000070FF38FFFFF00008000000000F07EF0FFFFF0001C000000000001CE1FFFFF0003000000000000F9E3FFFFF000F000000000003FFFFFFFFF000600000000000FFFFFFFFFF000C00000000001FFFFFFFFFF0038000FC000001FFFFFFFFFF0070000FC000001FFFFFFFFFF01C0000FE000007FFFFFFFFFF0000003FF000007FFFFFFFFFF0000003FF800007FFFFFFFFFF0000007FF8002FFFFFFFFFFFF0000007FFC007FFFFFFFFFFFF000000FFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_bx1[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx1[12]~13_combout ,\mem_control|address_bx1[11]~12_combout ,\mem_control|address_bx1[10]~11_combout ,\mem_control|address_bx1[9]~10_combout ,\mem_control|address_bx1[8]~9_combout ,\mem_control|address_bx1[7]~8_combout ,
\mem_control|address_bx1[6]~7_combout ,\mem_control|address_bx1[5]~6_combout ,\mem_control|address_bx1[4]~5_combout ,\mem_control|address_bx1[3]~4_combout ,\mem_control|address_bx1[2]~3_combout ,\mem_control|address_bx1[1]~2_combout ,
\mem_control|address_bx1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "b.mif";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "mem_control:mem_control|ram_control:ram_2|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000FFFC000000000000000000001FFFC000000000000000000001FFF0000000000000000000003FFF000000000000000000001FFFF000000000000000000003FFFF000000000000000000103FFFF00006000000000000019FFFFB000000000000000000027FF9B00000000000000000003FFD8300000000000000000000C0D8100000000000000200000000020000000000000020000009BF3000000000000001000001FFFB000000000000001800000FFFF000010000000000800000FFFF000000000000000000001FFFF800000000000006000001FFFF0000000";
// synopsys translate_on

// Location: LABCELL_X40_Y43_N21
cyclonev_lcell_comb \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) ) # ( !\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7~portadataout  
// & ( !\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(!\mem_control|ram_2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\mem_control|ram_2|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y47_N0
cyclonev_mac \bilinear_unit|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\coordinate|Add11~37_sumout ,\coordinate|Add11~33_sumout ,\coordinate|Add11~29_sumout ,\coordinate|Add11~25_sumout ,\coordinate|Add11~21_sumout ,\coordinate|Add11~17_sumout ,\coordinate|Add11~13_sumout ,\coordinate|Add11~9_sumout ,\coordinate|Add11~5_sumout ,
\coordinate|Add11~1_sumout }),
	.ay({\coordinate|Add10~37_sumout ,\coordinate|Add10~33_sumout ,\coordinate|Add10~29_sumout ,\coordinate|Add10~25_sumout ,\coordinate|Add10~21_sumout ,\coordinate|Add10~17_sumout ,\coordinate|Add10~13_sumout ,\coordinate|Add10~9_sumout ,\coordinate|Add10~5_sumout ,
\coordinate|Add10~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\bilinear_unit|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \bilinear_unit|Mult0~8 .accumulate_clock = "none";
defparam \bilinear_unit|Mult0~8 .ax_clock = "none";
defparam \bilinear_unit|Mult0~8 .ax_width = 10;
defparam \bilinear_unit|Mult0~8 .ay_scan_in_clock = "none";
defparam \bilinear_unit|Mult0~8 .ay_scan_in_width = 10;
defparam \bilinear_unit|Mult0~8 .ay_use_scan_in = "false";
defparam \bilinear_unit|Mult0~8 .az_clock = "none";
defparam \bilinear_unit|Mult0~8 .bx_clock = "none";
defparam \bilinear_unit|Mult0~8 .by_clock = "none";
defparam \bilinear_unit|Mult0~8 .by_use_scan_in = "false";
defparam \bilinear_unit|Mult0~8 .bz_clock = "none";
defparam \bilinear_unit|Mult0~8 .coef_a_0 = 0;
defparam \bilinear_unit|Mult0~8 .coef_a_1 = 0;
defparam \bilinear_unit|Mult0~8 .coef_a_2 = 0;
defparam \bilinear_unit|Mult0~8 .coef_a_3 = 0;
defparam \bilinear_unit|Mult0~8 .coef_a_4 = 0;
defparam \bilinear_unit|Mult0~8 .coef_a_5 = 0;
defparam \bilinear_unit|Mult0~8 .coef_a_6 = 0;
defparam \bilinear_unit|Mult0~8 .coef_a_7 = 0;
defparam \bilinear_unit|Mult0~8 .coef_b_0 = 0;
defparam \bilinear_unit|Mult0~8 .coef_b_1 = 0;
defparam \bilinear_unit|Mult0~8 .coef_b_2 = 0;
defparam \bilinear_unit|Mult0~8 .coef_b_3 = 0;
defparam \bilinear_unit|Mult0~8 .coef_b_4 = 0;
defparam \bilinear_unit|Mult0~8 .coef_b_5 = 0;
defparam \bilinear_unit|Mult0~8 .coef_b_6 = 0;
defparam \bilinear_unit|Mult0~8 .coef_b_7 = 0;
defparam \bilinear_unit|Mult0~8 .coef_sel_a_clock = "none";
defparam \bilinear_unit|Mult0~8 .coef_sel_b_clock = "none";
defparam \bilinear_unit|Mult0~8 .delay_scan_out_ay = "false";
defparam \bilinear_unit|Mult0~8 .delay_scan_out_by = "false";
defparam \bilinear_unit|Mult0~8 .enable_double_accum = "false";
defparam \bilinear_unit|Mult0~8 .load_const_clock = "none";
defparam \bilinear_unit|Mult0~8 .load_const_value = 0;
defparam \bilinear_unit|Mult0~8 .mode_sub_location = 0;
defparam \bilinear_unit|Mult0~8 .negate_clock = "none";
defparam \bilinear_unit|Mult0~8 .operand_source_max = "input";
defparam \bilinear_unit|Mult0~8 .operand_source_may = "input";
defparam \bilinear_unit|Mult0~8 .operand_source_mbx = "input";
defparam \bilinear_unit|Mult0~8 .operand_source_mby = "input";
defparam \bilinear_unit|Mult0~8 .operation_mode = "m18x18_full";
defparam \bilinear_unit|Mult0~8 .output_clock = "none";
defparam \bilinear_unit|Mult0~8 .preadder_subtract_a = "false";
defparam \bilinear_unit|Mult0~8 .preadder_subtract_b = "false";
defparam \bilinear_unit|Mult0~8 .result_a_width = 64;
defparam \bilinear_unit|Mult0~8 .signed_max = "false";
defparam \bilinear_unit|Mult0~8 .signed_may = "false";
defparam \bilinear_unit|Mult0~8 .signed_mbx = "false";
defparam \bilinear_unit|Mult0~8 .signed_mby = "false";
defparam \bilinear_unit|Mult0~8 .sub_clock = "none";
defparam \bilinear_unit|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X34_Y41_N58
dffeas \mem_control|ram_1|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_control|address_bx[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_control|ram_1|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N29
dffeas \mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_control|ram_1|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_bx[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx[12]~13_combout ,\mem_control|address_bx[11]~12_combout ,\mem_control|address_bx[10]~11_combout ,\mem_control|address_bx[9]~10_combout ,\mem_control|address_bx[8]~9_combout ,\mem_control|address_bx[7]~8_combout ,
\mem_control|address_bx[6]~7_combout ,\mem_control|address_bx[5]~6_combout ,\mem_control|address_bx[4]~5_combout ,\mem_control|address_bx[3]~4_combout ,\mem_control|address_bx[2]~3_combout ,\mem_control|address_bx[1]~2_combout ,
\mem_control|address_bx[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "b.mif";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mem_control:mem_control|ram_control:ram_1|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "B259D4EAB54A065139565E7E2AAFCDBD5637320888E412D9399F111D8FB922F667EC176DD95CF4DA5EC7F3EB5A7CF367A3A507C33C8F0AB4F0EE190B50F8AE34A81B9E81D1D9BD654220E039CBB896DF085E5ED556EA009A53163A0569B00E92D02972BC97C933A00149914ED34267DF31DAC77613F7D0D58506B4E3BBD0EA520BB625BBCA0870E12DC8714121CC639DCD934A5C699619E0F40E4AE11D0DBCC0C545C75592B553E30A645670A93547EA05ACFFBC810BB48004107D59E3B819E4DC7E1729C813A8846C1767E6595863A174E8CB76B246D76C9656CD4EC8364E5C760943E6C04EB63C13D213DF37F6A594191A94E9D9DAF776865F966627A83C19";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "40AB0A916E7751E66BF5B05E2F8FA5B5C4D288113302B73977659B0CF83323D6468E471F765A3B85DF442B28B87BDCF51AAC9CD94F4ED24640B2B2D249AC507D634A816A52779901ED8A13D1EFD4F2C77E8A55A9BA797AF5697CA2DE70468285F0B04E177FFF84F9D0AF33F243C40C7D68E70067FE774A7BD48A63343478A18BCDF98A3A574087B19F3EE0B0F37B9973800C61434DC32BD15A897BAA8A98C6909E90AD0EBB30FECDDC66DDC7C08C3636DC3E89D4607319BAFDF662DBDD840A74575926164769C0494AD70536C2935737EC61E094F935BAA335C48FD2E690E586FD6888EED496B8BEEDFE070EDAE961214044DD2B8300C7271311182695E953CD";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "4803A1C32214AC9149D224E265C225548F91769215D5CCB73B9802E781DC70D8174F6C66F9BE06AE34B4BC42C9AFBE8E399262459D73CD3B9F0E32B32DB25E338320AAABAAC0E2AE8749F042A8C69C6C043E3127994E0240FD1AC7032F75BF33963664D20093F23F0ECD6B71E80FC175EA579AABE97D2710FE31A84D6DC95F1AABFA00AA657B8B2A0A3C200A97C0C53597B77CCE57ADDDFEF5DACB548E3338E45786338F5451F1811482D1CF28D1EB4C3A6F1C908248C88D786D286324C7595059DC51A772D1164249004E4266BB08D4F77EF9457DF8752652061C2ADC70A0BD15A6D9C1CA6E9CF0209618FC31FE0ED8B814D814218FA6F2C5229CAF77FD418D";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "23D2F8AE644B1807E635697D61F1E0A8DE3BD2B49BF0FDC2A1FF8EBF7059A96CF91D715D9474BB2C336C9A820969CDEE98220439BCE2237A5DB41C52BCFCEC26AD5A14AFA44885E94AAA6352EE176EB82E0B2B7F4117F7BB8F3E0BD8B387D92EF968B74F063BE6E49DD2268BFA723812106AEBB81349937A5E83E3633EF121D2ED2CFB4B17E6C4497CA7C84CD1F651A53E4072A92E762791B06946E812ABE5FF628E91219C685C0A4D5977ADADB22B812657FCF8EEF378EA85FE6A684AB5C4604AE56547280B4775E3FE63D2B96118AB33F4B1EF7468D4A54F557D4339240DE24F5D23A1568BA0FFD36C01F2CB30F36C5E566E4FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_bx[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx[12]~13_combout ,\mem_control|address_bx[11]~12_combout ,\mem_control|address_bx[10]~11_combout ,\mem_control|address_bx[9]~10_combout ,\mem_control|address_bx[8]~9_combout ,\mem_control|address_bx[7]~8_combout ,
\mem_control|address_bx[6]~7_combout ,\mem_control|address_bx[5]~6_combout ,\mem_control|address_bx[4]~5_combout ,\mem_control|address_bx[3]~4_combout ,\mem_control|address_bx[2]~3_combout ,\mem_control|address_bx[1]~2_combout ,
\mem_control|address_bx[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "b.mif";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "mem_control:mem_control|ram_control:ram_1|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FB151B58EC2FB14AFF2582C6580599844C95ACDC454A94EB5D879446DA9F3D8B3F92BFBD3BF10EB188FE5285E7BC2328846EB5B20CD4519973F0B23767F2BC162A7934D6FE4A5E27A168367A765F82C46299C8FC421376F9A6F0023A1630E20C2E2BB63BD311432F2052201F9C2EFF2964BD0DA9F539289122EE838D8FCAE80AE0279DCA3A12020D702954514C0B6DDA6931C6FD26F6D279FA2F48545413748C20DAEE82663AD8C1C15A76F86C5C27B1C241E47146709E9E7C69733567420538158AFA532B4C56E324C6A5FCDFEF058329B9B61EE08D77BA71645BD72C9B2063320D";
// synopsys translate_on

// Location: LABCELL_X53_Y45_N30
cyclonev_lcell_comb \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  = ( \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) ) # ( !\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// !\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_bx[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx[12]~13_combout ,\mem_control|address_bx[11]~12_combout ,\mem_control|address_bx[10]~11_combout ,\mem_control|address_bx[9]~10_combout ,\mem_control|address_bx[8]~9_combout ,\mem_control|address_bx[7]~8_combout ,
\mem_control|address_bx[6]~7_combout ,\mem_control|address_bx[5]~6_combout ,\mem_control|address_bx[4]~5_combout ,\mem_control|address_bx[3]~4_combout ,\mem_control|address_bx[2]~3_combout ,\mem_control|address_bx[1]~2_combout ,
\mem_control|address_bx[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "b.mif";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "mem_control:mem_control|ram_control:ram_1|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "D6E9FED00F1391D0643D78CE25C9CF8B814B30475FFDCE1CD37C58CC31291B4C60310D680175FF2C31232D797DE6DF91DF17CE21F1C3676BA421709729143522C6320F2FFCB21A5CD6381FA24C5B2461C902B46A1153526733A45E76FD6F19F4C3E47AD8E31782259DB1825989AA496A53C7FF0623E03B02D84CFD0FFC209D436EE2B2AC860322BF7963DE4DB1A1AC730048010A276D0F33E1D76474DF968C89D693F7B56A3073CC1DF9207F3DE833328E7A031F0B3DBA3D1EE1D2A8107428224CE65238DAAAE425FF042A31B71F50764F4ABC701FDCCBA855DB6CB441D5E34699B2A89287F20787AEB6330E62A44787473DA1999516355956F773ACB6B253E6";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "641A6B54AD2FAC14FAC5B0AED2D6FA2BDDAD6082165B1BA075607F13E03E3AE40B4B6A83A68F73709D147C2823372EAB2E31332F8153516CA3AC308031340717053911EB526EFAC4AB1DA851C58DBCB750C0ABA3DBC56A21EA09B54EF1D836E4E7F854C623787948CC0DE0F674D246CE13C89594CCE3DF2CD0492C4CEBE091B5566E3B93D595DCC6AE94D4C8B905EC1671C20F1CD54E1EE47B0588408974DAEBD20C6A8164AFAD70FB5E0DCDB62BFE84201AA029558075F35348217A2687EF199523B1C0B16871418E3AB92670AAB23DD24D30C5F8382C7E17AC82916A8B1B355F44FA6359E90D0A7B1E6ED5F006F5D96F88D55E2910F36EBEB867F2EF7DA4EA";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "2EE6723DEBD7D78C49FE523C88089C93179E14E838A6B3E7E36617F8B3E60B7BBC7BB1BBD8B7F88DAE79875B4B56259CA6E265E04D9D231A7AC5BAD18A81A6EB02370EB6DBDB0D89CF8229DC173E9E5D60D3B13811EBAB36689E3F0DB633E6CFCCA3A5768F27EEFEEA520E6EFED4FEFCC596B993212FEB1AE9B8CB29A2DCBB33C327251E085FEAE88F8B0FAD9315A9F2B2CAA9823367CCF4B703DCAE7F90CCE321A856CB1FF316E5628CB1EC7E0A7CBC0525305198A85107D01EFCB8C841069925B6CD15C3F0D0F5DAA6B3E658816B5131F6BAFDC3F13934D3721CA154BE13715F10FC070870BFBF49D2DB33745EF0479BD07901EFBAA9FA82CE4FFEF7DCDF6C";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "C63FD88F4AF2C708625F782D562C5510F8339604EFD77E9CE6567FDF74B9E65FD89D01F66DACECF10C295E4D8CEBDACB284C5F3D65710830AE09DF2E4B86EE7416395E5F6A4419C0598BF6893B78D585EE36F4BDBBE1FEE7CF8266513E3CAA710251397FF8ADD18E3312E3D883F617824117CAAC6A34DC95BEF907C89ACCC90B2C9FD6539CFFA0A7F583B9FBE61273B1308FF777A463B9CAFBDA314B6E131C5CAA1F14033B0B36DAD00E78A9DAC82D60EBA778A0CC0C8F02F61AA5900CDB39B79896F98668D58D2C4AAF2FD1C60552CC95CFE311CC3D4C914D6DC105C4B4643B04FF9906A0C3E2B8E0D9C79315FEE3CD32C1D1BFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_bx[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx[12]~13_combout ,\mem_control|address_bx[11]~12_combout ,\mem_control|address_bx[10]~11_combout ,\mem_control|address_bx[9]~10_combout ,\mem_control|address_bx[8]~9_combout ,\mem_control|address_bx[7]~8_combout ,
\mem_control|address_bx[6]~7_combout ,\mem_control|address_bx[5]~6_combout ,\mem_control|address_bx[4]~5_combout ,\mem_control|address_bx[3]~4_combout ,\mem_control|address_bx[2]~3_combout ,\mem_control|address_bx[1]~2_combout ,
\mem_control|address_bx[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "b.mif";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "mem_control:mem_control|ram_control:ram_1|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000038CAC5904B59D98E90172F660FD0C44BBB61BA3C2AF39F446AF5AFC0ACF2C538BCAAD272826CA6E9A09EA408240C5B8216E2A9F61215A6824ECDEE4812CB50ADE7A12042E0ED200C4EEA1C79CE1ED7D07AE4AAE201A3AC8A99EDB3E8041AC24E0BFEDD29D8F08174077B1FD0A3F599564C8357EA91DE2494C3E44306A796EFE29524FF6F05F27249BB14A7E9D0F845B805EFFFD9DDF2693D71C17ED04A2D640BBE255E08C4045EC20A1ED927E06D0B761E9E09EF17E18D7C00F7290C06241EAE7C1D51133BCA5421E1B921E2AA7164170BD304FDFEEAE543222233F5A865D85929AF";
// synopsys translate_on

// Location: LABCELL_X53_Y45_N0
cyclonev_lcell_comb \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  = ( \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) ) # ( !\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// !\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y45_N28
dffeas \mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_control|ram_1|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_bx[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx[12]~13_combout ,\mem_control|address_bx[11]~12_combout ,\mem_control|address_bx[10]~11_combout ,\mem_control|address_bx[9]~10_combout ,\mem_control|address_bx[8]~9_combout ,\mem_control|address_bx[7]~8_combout ,
\mem_control|address_bx[6]~7_combout ,\mem_control|address_bx[5]~6_combout ,\mem_control|address_bx[4]~5_combout ,\mem_control|address_bx[3]~4_combout ,\mem_control|address_bx[2]~3_combout ,\mem_control|address_bx[1]~2_combout ,
\mem_control|address_bx[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "b.mif";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "mem_control:mem_control|ram_control:ram_1|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "A1E6024EA36CDF868F8826CC0007CF80C9CEF952396AAF8CBD7B00EC4E43E1657D67F7E1DCB40FF00CD9AE2FB9E847723E10C779F818CDCBD05C478F8F493CE8817D8444C179854F77491C7C701C1E861AFCD651D8F5C0A834C781D187820AED4BF47A2A89FFBDDCDC098D49EDCA1C3AC17AD8F9F20611F62780B86021FF6F6B903977C620314D5CDDC3FC003FE183FFF125C6655CE0771219C70E975CDA35F56DFE2F17E2B04BF87DC5CF24D41B879309D23DFE1A46D867CC48FFC26FE857960AF1B54C6158844A32224F480FF781758746D81F6ABFFB2FEBF292EE259BD26473E8F65E3FFD72092967D42B2D0C0E1E47FF03C0B751EF9214BBF0D0D0A99F61";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "2BD309E038F38FBA4B940F2DB1551CA1D2DBD0D4DCDB80542414A6821391A5046DBAC2BA919B3B54ECFA945BC2836C0582F84AA0CD3D4D79CFD9FAC03C4EE456ECFB472AAD6961CECF70E2058B43A5B13625A35414FB3BEE57BB934116E05FB7B8BA60B8B1782B34D2D6B91E95FC3D896A478CB3B6CDB5B04C8E18076A0674DB002ABE1435EA05E12831351DB4F68396FCFF67411D924A4A0142EC3F50B544B321CFA6CAC1C07BDA56F7BF5284C7F4EACC78E2C6CFFEFB59C3EEF09B9E4A72F0B3D5CAC653B878C4CE22F7AEFD9289D6BBA0C1412F1CD71683A059FAABF640E17B5F88694BE529E6DA6F6CAA6EFF212DE8641A8FAEF840F2D6270481B13E624D";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "3CB838FF48E8F7F48E578506DD099808DC17640FEB489A3A030282FCBE124102F10F2DE7F4890AD39751424A90EF3420DBF2A1DC452266D0761856FFAE57102C01C2EE27CFDA5825F0EFE919E0017BDB495B9B260408590FC6E1FC3445DABCA1051D3B4182381E72FEC11C8A35F431EBA839878A800F014DA578B5E7695D0742FA5B26AFEAF0A6099D8F0F646A9BB00378480D83F14FC10B9ED0A11CC9E036940065F613331E60833BFF2B4ECE4EC7FE0309AD467C7F99CA1587EA4003007D127E0FB7835B68933FC5F2425A9082ED2F003F32CEC000055D5981E7B9DEE9BCBF5C0F0476F9CF7F9B5A8A7274203E00990064F809AB5AA7AC8961C006F1BD6713";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "06AC8A0C2B7E3EF83E77FB634497145A403DE1895830862212D00C0332C4123FC76313BE2560EDD21A2C841B8C0439A9DF5806E8D37AE23B9F8560F4DA1FC86E164C1C1FE9BC6201640618689380C1C3DF81E8C1F2CBA40009234A4BC37C980003CB4A4838DA247B7161E1A883F0F0A94790F2B3DB74EFB51EF8FCFC70FC10FB9AACADB6C3FF911CD98B5A8FE23DEE4E987FF1183C4803E152F1D7A8841CFC31A69E8C06407B5C7F50FF80641C8793688CB5053AFFFFF0065841A3C0DDEC360E4877FE06E2D445208FEAD04A56856B0F8CA27E8587FC8B5CBF960EF9FC62DF62B2C95C220D161C38FFC4AC689296C96ED1FF7FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y45_N0
cyclonev_ram_block \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_bx[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx[12]~13_combout ,\mem_control|address_bx[11]~12_combout ,\mem_control|address_bx[10]~11_combout ,\mem_control|address_bx[9]~10_combout ,\mem_control|address_bx[8]~9_combout ,\mem_control|address_bx[7]~8_combout ,
\mem_control|address_bx[6]~7_combout ,\mem_control|address_bx[5]~6_combout ,\mem_control|address_bx[4]~5_combout ,\mem_control|address_bx[3]~4_combout ,\mem_control|address_bx[2]~3_combout ,\mem_control|address_bx[1]~2_combout ,
\mem_control|address_bx[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "b.mif";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "mem_control:mem_control|ram_control:ram_1|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FA2EC2FC2515BDC917C817367F784C2108DEC7FC0DC32F085807D3C169EB4767BCFEE6C2BF93EBB9AFAC6C06106CBC8B62249F961E0B6490603381866F569DE5E3E129174A1780300D42AD97FE1E5829EAC3560302F67DA17FE17C7995C4263FCCCC589D27F046F204A4DED84065A0EE857F31EC085A6D7C0C2753036E7EE7FB0AEA095BE2F2727FB26F99865F8B36723C7FFF1EF50601210FF9639B0E37640CF4D50B040FFFDCCC6F182008527225FA399FF9C8F2544503FA82856760101FB80EAB882CDBA8CA2349A321FE749C8043451233E025C59703E19792886010EDBA6629";
// synopsys translate_on

// Location: LABCELL_X55_Y45_N0
cyclonev_lcell_comb \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  = ( \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) ) # ( !\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2~portadataout  
// & ( !\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y42_N0
cyclonev_ram_block \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_bx[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx[12]~13_combout ,\mem_control|address_bx[11]~12_combout ,\mem_control|address_bx[10]~11_combout ,\mem_control|address_bx[9]~10_combout ,\mem_control|address_bx[8]~9_combout ,\mem_control|address_bx[7]~8_combout ,
\mem_control|address_bx[6]~7_combout ,\mem_control|address_bx[5]~6_combout ,\mem_control|address_bx[4]~5_combout ,\mem_control|address_bx[3]~4_combout ,\mem_control|address_bx[2]~3_combout ,\mem_control|address_bx[1]~2_combout ,
\mem_control|address_bx[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "b.mif";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "mem_control:mem_control|ram_control:ram_1|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000033E53F1AE28AC1C870006716606F73E4152073FC0AC38BE5C606EE3F6A6431BFBCBEFFEA9BA034465D89E36BF016FF9145928169E1EE036440027FFA3D325C1A1C1E0FB830301FFFA35DFDF001E1DB47F623BDFFF99A8F1F001EFF57B3C1E600305C5567600FC7F2194BB1D8006697124800F1EFAEE09E0C0027837CF3C11FFBF894EF4913F27E2E7ABC7FFFDF8952CE1D7FFFD01B94C73EFFF97E58B1CB640CEFF0777FFFFFDC72E0E6A000486F597E079FF9CA5DEFE7000197C0B990701FB9B44A06D00419C67B0E6721FE03C9F82080EC7E65F7FC7703E010BC0150200CFEED2F";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_bx[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx[12]~13_combout ,\mem_control|address_bx[11]~12_combout ,\mem_control|address_bx[10]~11_combout ,\mem_control|address_bx[9]~10_combout ,\mem_control|address_bx[8]~9_combout ,\mem_control|address_bx[7]~8_combout ,
\mem_control|address_bx[6]~7_combout ,\mem_control|address_bx[5]~6_combout ,\mem_control|address_bx[4]~5_combout ,\mem_control|address_bx[3]~4_combout ,\mem_control|address_bx[2]~3_combout ,\mem_control|address_bx[1]~2_combout ,
\mem_control|address_bx[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "b.mif";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "mem_control:mem_control|ram_control:ram_1|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "7FE001407D800DB8A7E52E00100030703C800CD2E2E955C20378FF0C0375C68E279D12DDE3F4000000728C1924DF060E2EF5BF060005541DC5EFBFA41926EE277F8058680C68E3DAEEC0193A3FE003A7F2C759B9874441780FF8002E7FACF71B98BB0490AECFC0025BF87FB7E58BFFF39FB6440013268FF9E213EDEF5AE153C40136077F782BD32568840B77C011E029FA7D03A085E6BE481E380D4E7C2B827A56611CCEFA4F8BF2C3C6E4AF01A9F84FA9F1C3FF17000BF3D487FF5D7D9FEF8632362DB37B2E36713FD82A000315AA7922C9B9666FE68E1C0014D580D102C9FFA0F2EB1600002F9B5746CFD3E02229A4BD00267E4E5AD922F681158A52F81BF6";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "B0D80B0CAAC91C0CF2D481E6ADEA7EC143BD22F715D7180790A9C996E2E31E3A1ACDBEFD70E257D76171F1E3B8E093E95430E953CD2386CC855FE53F3B2EF3EEE3FAE01BE44B7135F493702C173F851A25DF9F57AF0DA7991278735C272126A4C37E92AC8307E701C5BC2525C7FC0D8B7EA07C7047F3618B13919AB0E2BBF3873F697CBA1639FBB3992C0CCC73FD4FB56F9BD73B921D567B173F8F908F30610E7437A1C1F8A011613358EA86961BC9D12096E08E3870DD93E0D084267D02FE07CFBC9BFE7A19FEEC61D354E10F88AD3A6BD5F105E7F5E37A7022ECA3A0D24032454A251987BC9390D1E755027D596DE880843599CFA0C00756196C7C9FCEEA59";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "8AE05701B9E0F684D157125385400FE71F24ABD79D589152E4640900406D6F1D366CA3ABABBEC738785C76B21E94CC39A2021DA3BDF5DFD09D5BF4E85E082313FFFFB1BFCA9A38EFDDB0193F7FFFF402D18A472399040700007FFF78FC0465631E8120C07C37FE46D6CC035618DA301890007F83FC8F361B61C0111F185C00C2513B2267F639E8C7818F0F1C0B18B07E12C6EEACF0BFC1F8700E7105D17E4666F01AF61CF1098600B10FC70866319FFFFF1D80C80010F6EEB2801FFFFFC08A1080091CC18808AEF03FFE4F050F7DEDD995F168393FFFFC4CC0FFFDD4632B7E6CBC0003589CEFFF0332170E03AFFE00657754F801B723A1AC6EFFC01470C76F00";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "A86D1F72837DFE05BE70CAE0B3F5A8B11365EF8CD7F00A160E968BF0CF7705FFC0FF0B9E72E61F9E650DF8D78C1FF85403B88488B510C3207F837FF90C81C3A3596DCC3FE7FC23FE97CB184AD4A11CBFFF7FE4FE0D40ED04610B78F7FD83790FFC34E44614D479AAFEDF1F997C0F4DF2E297C340C400A0732107FC3B49B49636EF61F90E440070F1550DB350742F907F88800F0B7317D1AFC2609227022003F0C68121F4E57B7CC02000001C0811ECC51E84F896C0000001C12E5A76E05C0FD270780006193184DC6019C1C646E6840F839E281022C3BBC35C3BD001FC11C3AAE1353B5E1601FEC7003C63FE119A8725CFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X53_Y45_N54
cyclonev_lcell_comb \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  = ( \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) ) # ( !\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_bx[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx[12]~13_combout ,\mem_control|address_bx[11]~12_combout ,\mem_control|address_bx[10]~11_combout ,\mem_control|address_bx[9]~10_combout ,\mem_control|address_bx[8]~9_combout ,\mem_control|address_bx[7]~8_combout ,
\mem_control|address_bx[6]~7_combout ,\mem_control|address_bx[5]~6_combout ,\mem_control|address_bx[4]~5_combout ,\mem_control|address_bx[3]~4_combout ,\mem_control|address_bx[2]~3_combout ,\mem_control|address_bx[1]~2_combout ,
\mem_control|address_bx[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "b.mif";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "mem_control:mem_control|ram_control:ram_1|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000C3EC0064D002FE37FFFF8FF67078201AA6003C03F63C71C1C0078000A1800240436100934CC03000014600340FFD006A60898100000078039FFE0001F0C31C0000004FC03DFFC000171AEBF0000023D002DEFC0000F7229F000000AD26EFE600004A67F66000380C9BBB8FD80064F1EDAC000E107B6596FC0027C53F06C00004072D7C88F3F27E52C5FC000020746DC1F8FFFFD72468C0C0000684210027640C500EBF00000023203000E0004F80E1FE006006301C00130000A83EB9F00FE047D6840130000A39830FE0DE01FFD000120000619A57FC08FC1F98600060000F039D2F";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_bx[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx[12]~13_combout ,\mem_control|address_bx[11]~12_combout ,\mem_control|address_bx[10]~11_combout ,\mem_control|address_bx[9]~10_combout ,\mem_control|address_bx[8]~9_combout ,\mem_control|address_bx[7]~8_combout ,
\mem_control|address_bx[6]~7_combout ,\mem_control|address_bx[5]~6_combout ,\mem_control|address_bx[4]~5_combout ,\mem_control|address_bx[3]~4_combout ,\mem_control|address_bx[2]~3_combout ,\mem_control|address_bx[1]~2_combout ,
\mem_control|address_bx[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "b.mif";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "mem_control:mem_control|ram_control:ram_1|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "001FFFB896000780CFF6FBA00FFFFFFF8BF000F971481F860087FFF3F80E001B68038242500BFFFFFFC470C00600224FC50980FFFFFC63080A2001E992A0B29FFFFFC2108607003B093831EDFFFFFE60040020071B8FC7F8C3FFFFE400700000426E7D5F4B9FFFFE700000001C8FFFB1D5DDC7FFF3D980001DA4ADEB9750377FFF38600006DA0371A7BA4D6FFFF1E8C60786400D161A7CFE3FFF0C41A3783680DA80D3BE19FFFBFB3E3DD27009FE0323C637FFFFE0FF71A005A2904123611F8611CA385BA51DAD80DF0FF700006844DC6FDBD4599281B1F40003247AD745825F8BB094E9C003C04D3721EEEE50334993CF002800DCA3C06FE70CAC7DAD581C08";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "6FCF0CC115F87D67C52981304456037670C89599AE2870140C6C3CA9FEF5014CA70001FD8F9330A81D563114E0FC841E81C8BE8032D83EBA7E5E4000EDE9BCF4E00600F52FD88C8403ED93C81F005EDE79CD3088402D8E036BF80D4C96344D8F0804FD9F5D7FE0FADB4BD3C79803FC6771AFFC0F97E07F01E67FE731E8980F80FF4307B58B998062E83F7C3C0FF888C73C7A38FF4A0871B870FF630FD2A139DCB2905A3FFC9FE0E0FF25718E0E7D425FE0751F9607D35F5101D1B53DFEE701F4C06C1327A7F9FA0CBFB3C41FB87E51609D59F169EA0C0A61F75EEF3871D6403446899E8D3F8380F8681D44038C6717209783F2E02FB18006C91EE34C4B78199B";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "D4E10001B6110E7FFA9F6EE433F0D0001449384F9FC4973B1C64F200038092148E3A61EAC7A6FE0000628822CA4400DC3DF701E0020220232CC8170B91FF28D800004441F1470010BE7FF95F0000105C3A2D30D466FFFF00000001890322931C427EDFC00030019901322B91E737CFF88000007E0370E0DD1E3F8EFF085C003DD7A4DE1DD1FB4DFF818F0F03F7644FA14E3F461FF00FC1F80F01AEFA35608631F000F61FF0E46BFFCF5B4C6CDE002FFFFF01EF1FFF74743D298000FFFFC0376FFFF35E4B2C9881DFFFFE43FAFFFFDA8497B859FDFFFFFC832FFFFF8620B47E1EF3FFFF20D3BFFF86F0DA6A1FF001FFD50B31F8001E6B7D72F3003FF370313F00";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "1B6B4C2AEC2101FC3E71D5E009827BDA25CA1073DFF00B0E01375B251C98FF003FFF03A1901A16F644DD20D073FFF87DFC87C95712A21EC8007F7FFFEEFC39630D75C3FFD003E3FFFDCBF7D06C31E47FFF001CFFFFDFEB7A5B0488CFFFF0070FFFF80A5DF278CDB9FFE00079FFFFBFB0DE4552FA3FF8900F3FFFFD1A006EC2EE501EFB01C7FFF03A8F44A145D03DDE2078FFFF0746416216769FBBEFFE3FFFF0778086A7FC848C7BFFFFFFFC065C9C88A18400013FFFFFFFC0E1192BA03C0025C07FFFF9F80C9C24E007C03D4570FFF07F81E9BAC900783F283FBFFE03F03FC27221073E0FFFFF000003E007B4E37F1C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X53_Y45_N12
cyclonev_lcell_comb \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  = ( \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) ) # ( !\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y44_N0
cyclonev_ram_block \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_bx[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx[12]~13_combout ,\mem_control|address_bx[11]~12_combout ,\mem_control|address_bx[10]~11_combout ,\mem_control|address_bx[9]~10_combout ,\mem_control|address_bx[8]~9_combout ,\mem_control|address_bx[7]~8_combout ,
\mem_control|address_bx[6]~7_combout ,\mem_control|address_bx[5]~6_combout ,\mem_control|address_bx[4]~5_combout ,\mem_control|address_bx[3]~4_combout ,\mem_control|address_bx[2]~3_combout ,\mem_control|address_bx[1]~2_combout ,
\mem_control|address_bx[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "b.mif";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "mem_control:mem_control|ram_control:ram_1|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FC13FFBF0007FFFFF00028098F87FFFDB8000FFFFE00027E3FF87FFFCE0000FFFFE000BBD03FCFFFFEF0000FFFFC000DE78F7EFFFFF78000FFFE000097F2E3FFFFFFB0000FFFC000096B5F0FFFFFFE2801FEFC0000143110FFFFFFD2C83FE6000041661F9FFFFFFFFC867FD8006408E1F3FFFFFFF51E7DFC0027C8FC083FFFFFFFE58027F3F27E810173FFFFFFFFDF0007FFFFD800073FFFFFFFFDFC000F640C8000C0FFFFFFFFE7800160004C000601FFFFFFFEE0000700008000060FFFFFFFF70000F0000C000CF01FFFFFFF40000E000040008803FFFFFF9C0000A0000E0024D0";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_bx[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx[12]~13_combout ,\mem_control|address_bx[11]~12_combout ,\mem_control|address_bx[10]~11_combout ,\mem_control|address_bx[9]~10_combout ,\mem_control|address_bx[8]~9_combout ,\mem_control|address_bx[7]~8_combout ,
\mem_control|address_bx[6]~7_combout ,\mem_control|address_bx[5]~6_combout ,\mem_control|address_bx[4]~5_combout ,\mem_control|address_bx[3]~4_combout ,\mem_control|address_bx[2]~3_combout ,\mem_control|address_bx[1]~2_combout ,
\mem_control|address_bx[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "b.mif";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "mem_control:mem_control|ram_control:ram_1|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFF888000B81DFD83C1FFFFFFFFF880000C860CE5D79FFFFFFFFF8000008AC009BCD8FFFFFFFFFC0000181801C6318FE7FFFFFFC000010100062E3DF3E7FFFFFC40002000006AC7FDE1BFFFFFE4000200000F7FFBA07EFFFFFE600000000321E7B67F43FFFFE400600000349FF8FEE22C7FFF280600000689DE8EF2F8B7FFF3D98000106804D1F79B8BFFFF1EC000088D81AEFFDD3C17FFF0C4000916C01A77FEEFE05FFFBFC000067A01E7FFCFB901FFFFFC00047C704DB4FBFA100BF861401C388210924FFF4E0030001803FD00328F55FFABE801C000803C9C13BB3A012176000C003003A64EFFB2F804656C007001003846CC049F8027FFC00181E00";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "1BAF3BE97D0041004002818003A9DCFB4FE7802D8C000810021D608011380007F02000FF00696300032F0E004D020003D80675E00033F4F90680284010D00DA4E0029E27904A04000006097A9F001E70EA248000001271E08BF801E1CD8ABD640001037FA5FFE00C34B00DC7C0001F2F761FFC000957009EFE00014CE94FFF800091F04A1FA60013381303FC0003370887FC0000C603B007C00062F0243F4621AF50C0001C000B1F0087C239EFA31C001FB40079F01C60AAFBDFE9C001FF40033F03E011FDF9F9F30073120017F13E81FFB9F19E10FC0F000AFE13DC0FDA4038B83780B8007F867D860344030380FCCF907FF03F904F800780E01FDEFB07F81F";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "E91F0001E00E01FDEB90FE07863FC0001000C83FBF186F03FE9CF40003000C138269AE64FF82FE00006000C239C238E43FF301E00000001C24F8498D9FFF38180000800002450038AFFFF91F00001800042F902589FFFF00000000040042F500783FFFC000300010000C3C301F97FFF880000003000000CB00B97FFF085C00000000000370039BFF818F0F0002020020CA006AFFF02FC1F8001000000D60F8AFF002F61FF001100010DF88F13E002FFFFF00B020000C1881A38002FFFFC032800000DC072838800FFFFE43000000076C76B17801FFFFFC1800000261E0502E010FFFFF00A000006A0E506B0020FFFFC9018A07FEF0B41131020FFFF0702680FF";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "F8899CEC1040FFFC3E71601FFC7D202648700FFFDFF00C01FFCA3A01B23800FFFFFF03E00FFDC9C0BCE01F2FFFFFF87A007FFADC4D65EDF3FFFF7FFFB103FBE31329BFFFEFFFE3FFFA340FFC02FF23FFFFFFFCFFFFA010FE4707D43FFFFFFF0FFFFE11A3F1C89A67FFFFFFF9FFFFE24F3E332979FFFF7FFF3FFFFDE4FFE24D8E3FFF07FFC7FFF01FE2FC68B1CFC3E0EFF8FFFF0379BEDE8671007C30FE3FFFF015BFFD917C00037C0FFFFFFC01B1FF5BBF84002000FFFFFFC01318F99FFC00383F8FFFFFF8035CDD2FFFC001BF87FFFFFF80127DB9FFF800F07FDFFFFFF00002F63EFF01FFFFFF0000001FFFFF83FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X55_Y45_N6
cyclonev_lcell_comb \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  = ( \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) # ( !\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13~portadataout 
//  & ( !\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_bx[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx[12]~13_combout ,\mem_control|address_bx[11]~12_combout ,\mem_control|address_bx[10]~11_combout ,\mem_control|address_bx[9]~10_combout ,\mem_control|address_bx[8]~9_combout ,\mem_control|address_bx[7]~8_combout ,
\mem_control|address_bx[6]~7_combout ,\mem_control|address_bx[5]~6_combout ,\mem_control|address_bx[4]~5_combout ,\mem_control|address_bx[3]~4_combout ,\mem_control|address_bx[2]~3_combout ,\mem_control|address_bx[1]~2_combout ,
\mem_control|address_bx[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "b.mif";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "mem_control:mem_control|ram_control:ram_1|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFF8C00007813FE047FFFFFFFFFF8C0000384037A07FFFFFFFFFF840000068006DB7FFFFFFFFFFC400000300039CFFFFFFFFFFFC40001000001FFFFFC1FFFFFFC40003000001AFFFE007FFFFFE40000000003FFFFC001FFFFFE4000000000DFE7F80007FFFFE6001000000B7FFF00001C7FFF3000000001F7DEF0000077FFF3E00000001FF7DF000001FFFF1E80000703FFFFF000000FFFF0C00000A02FFFFF0000003FFFBF80002786FFFFF0004600FFFFF800007FDFBFBC0005E007F86180007F83EFF67000BF0010001000027FCF7FBD005FF000C00100037BEFF728F0DF7F800400200076FFFF717F0EA7F000300200045B7C04FFF043DF000381C00";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "07F9D809FDF00520800181C0006F10037FFF004188000818000CF08037FF08001040007E0007400003BFE08003040007E001FA00003FFCF00230400000007DE4E0025E3F00090600000007F69F001873E00090200000001EBBF801C1FC004CE20000000052FFE00C1F8005D7A00000108C7FFC0001B0001FF80000F31787FF80001F0003FFC0000FF7E0FFFC0003E00039F800003FFC0FFFF0006E000FDF400040EF3FFFE78009C000FBF4001F1CEFFFFE4C0098000FBF8407DFDFFFFFF0C0010001FFF800F9FDFFFFF3AC0010003F7F0039F19FFFFC08C0020107E7F02A4031FFFF80C4000070FEFFFF44021FFFFC0C40000F1FDFFF800761FFFFC0C60007E7";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "F3FF0001C01FFFFC084001F8847FC0001801F7FF802500FC0F0CF00002001FEF8182701F00BEFE00004001FDF8382503C00001E00004000FDBC796516000201800008000FDBCFDE52000091F000010000FD0CFC4540000000000010000FD00FF85400030003000000007C04FE84400078000000200007F38FF040000F85C0000000003FF6FFC40007E8F0F000200001FCFFF96000FCFC1F800000001FDDF01600FFCF61FF00000000FD80FFC01FFCFFFFF01A00000FC1F81A07FFCFFFFC02C000007DFC0C8077FEFFFFE420000003FBC08B087FEFFFFFC10000001FFE01861FE0FFFFF00C000001DFE2DDEFFC0FFFFC1020000000F8FC9EFFC0FFFF070380000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "07E6F1B5FF80FFFC3E71800003FCDFB3DF800FFFDFF00C00003E05FB2DC000FFFFFF03C00003C43F67DE000FFFFFF87C00003833EC53F3FCFFFF7FFFC000070CAD0F7FFFFFFFE3FFFC00003FFE35EFFFFFFFFCFFFFC00001BF06DDFFFFFFFF0FFFFC00000FC73C1FFFFFFFF9FFFFC00001F0F787FFFFFFFF3FFFFE00001E3E71FFFFFFFFC7FFF0200003E7CE3FFFFF1FF8FFFF0280003E798FFFFFC0FE3FFFF01840038E03FFFF800FFFFFFC00CE0038407BFFC000FFFFFFC004E7C78003FFC0000FFFFFF800633D10003FFE03F8FFFFFF8003FF860007FFFFFFEFFFFFF00002F1C000FFFFFFFF0000000000007C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y43_N0
cyclonev_ram_block \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_bx[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx[12]~13_combout ,\mem_control|address_bx[11]~12_combout ,\mem_control|address_bx[10]~11_combout ,\mem_control|address_bx[9]~10_combout ,\mem_control|address_bx[8]~9_combout ,\mem_control|address_bx[7]~8_combout ,
\mem_control|address_bx[6]~7_combout ,\mem_control|address_bx[5]~6_combout ,\mem_control|address_bx[4]~5_combout ,\mem_control|address_bx[3]~4_combout ,\mem_control|address_bx[2]~3_combout ,\mem_control|address_bx[1]~2_combout ,
\mem_control|address_bx[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "b.mif";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "mem_control:mem_control|ram_control:ram_1|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFCFE001FFFFF00030000FFFFFFE40001FFFFE00038000FFFFFFF00001FFFFE000CC200FFFFFFF00001FFFFC00089870FFFFFFF80001FFFE0000880DFFFFFFFFC0001FFFC000088437FFFFFFFC0001FEFC000088C19FFFFFFFE0801FE6000048981FFFFFFFFF0801FFD800648701FFFFFFFFF9C003FC0027C8001FFFFFFFFFDE001FF3F27E80008FFFFFFFFEC00003FFFFD80008FFFFFFFFFD00001F640C80000FFFFFFFFFE80000E000480000FFFFFFFFFE00000F0000C0006FFFFFFFFFF4000070000C0007FFFFFFFFFFA00006000040007FFFFFFFFF98000060000C001BFF";
// synopsys translate_on

// Location: LABCELL_X53_Y45_N18
cyclonev_lcell_comb \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  = ( \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) ) # ( !\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// !\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\mem_control|address_bx[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx[12]~13_combout ,\mem_control|address_bx[11]~12_combout ,\mem_control|address_bx[10]~11_combout ,\mem_control|address_bx[9]~10_combout ,\mem_control|address_bx[8]~9_combout ,\mem_control|address_bx[7]~8_combout ,
\mem_control|address_bx[6]~7_combout ,\mem_control|address_bx[5]~6_combout ,\mem_control|address_bx[4]~5_combout ,\mem_control|address_bx[3]~4_combout ,\mem_control|address_bx[2]~3_combout ,\mem_control|address_bx[1]~2_combout ,
\mem_control|address_bx[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "b.mif";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "mem_control:mem_control|ram_control:ram_1|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "000000070000007E0000000000000000700000078000000000000000078000001000000000000000003800000000000000000000000380000000000000000000000038000000000050000000000001800000000000000000000000180000000000018000000000018000000000400000000038000C000000000002100000008000C000000000008200000000000E100000000000000000000000F380000401000000000000000400000180100000000000000000000038020004300000000079E0000007C000DB00000000FFFE00000800000FA000000003FFE0000000000DF0000800003FFC0000980000F80005800000FFC0003BCE3FB0000040000007E000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "0006E7F6020002DF00007E000010EFFC8000003E700007E000031F7FC800F003EF8000000000BFFFFCC01F003EF80000000007FFFFCC030001EF80000000025B1FFDE1C00036F8000000000960FFE78C10036FC0000000010407FE3E0300321C0000000020001FF3E070022840000000000003FFFE0F0060040000000000007FFFE0F0040040000000000003FFFC1F0040040000000000000FFF91F00000800000000000007FF63F00000800000000000003FF67F00000000020000000003FFEFF00000000060000000C03FFEFF0000000060E000003F03FFDFF00000005BFC000007F03FFFFF0000000BBFC000003F03FFFFF0000007FF80000003F01FFFFF0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "0000FFFE00000003F43FFFFF78003FFFE00000007FC3FFFFF0030FFFFC0000007FFC1FFFFF4101FFFF80000007FFC3FFFFFFFE1FFFF80000003FE83EFFFFDFE7FFFF00000003FE03DFFFF6E0FFFFE00000003FFA3BFFFFFFFFFFFE0000000BFFE3BFFFFFFFCFFFE00000003FF63BFFFF7FFFFFFC00000007FFE3FFFFF7A3FFFFE00000009FFE3FFFFF70F0FFFC00000031FFE1FFFFF03E07FFE00000023FFE1FFFFF09E00FFE00000027F003FFFFF00000FE40000003E07E5FFFFF00003FC0000000203FF7FFFFF00001BC0000000003FF4FFFFF000003E0000000001FE79FFFF00000FF0000000001FE31FFFF00003EFC000000007FE61FFFF0000F8FC00000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "001FFE43FFFF0003C18E00000003FFCC3FFFF000200FF0000001FFFCC3FFFF000000FC00000033FF983FFFF0000007800000070FF38FFFFF00008000000000F07EF0FFFFF0001C000000000001CE1FFFFF0003000000000000F9E3FFFFF000F000000000003FFFFFFFFF000600000000000FFFFFFFFFF000C00000000001FFFFFFFFFF0038000FC000001FFFFFFFFFF0070000FC000001FFFFFFFFFF01C0000FE000007FFFFFFFFFF0000003FF000007FFFFFFFFFF0000003FF800007FFFFFFFFFF0000007FF8002FFFFFFFFFFFF0000007FFC007FFFFFFFFFFFF000000FFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\mem_control|address_bx[13]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mem_control|address_bx[12]~13_combout ,\mem_control|address_bx[11]~12_combout ,\mem_control|address_bx[10]~11_combout ,\mem_control|address_bx[9]~10_combout ,\mem_control|address_bx[8]~9_combout ,\mem_control|address_bx[7]~8_combout ,
\mem_control|address_bx[6]~7_combout ,\mem_control|address_bx[5]~6_combout ,\mem_control|address_bx[4]~5_combout ,\mem_control|address_bx[3]~4_combout ,\mem_control|address_bx[2]~3_combout ,\mem_control|address_bx[1]~2_combout ,
\mem_control|address_bx[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "b.mif";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "mem_control:mem_control|ram_control:ram_1|altsyncram:altsyncram_component|altsyncram_oan1:auto_generated|ALTSYNCRAM";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000FFFC000000000000000000001FFFC000000000000000000001FFF0000000000000000000003FFF000000000000000000001FFFF000000000000000000003FFFF000000000000000000103FFFF00006000000000000019FFFFB000000000000000000027FF9B00000000000000000003FFD8300000000000000000000C0D8100000000000000200000000020000000000000020000009BF3000000000000001000001FFFB000000000000001800000FFFF000010000000000800000FFFF000000000000000000001FFFF800000000000006000001FFFF0000000";
// synopsys translate_on

// Location: LABCELL_X53_Y45_N48
cyclonev_lcell_comb \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) ) # ( !\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// !\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_control|ram_1|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\mem_control|ram_1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y45_N0
cyclonev_mac \bilinear_unit|Mult1~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\bilinear_unit|Mult0~27 ,\bilinear_unit|Mult0~26 ,\bilinear_unit|Mult0~25 ,\bilinear_unit|Mult0~24 ,\bilinear_unit|Mult0~23 ,\bilinear_unit|Mult0~22 ,\bilinear_unit|Mult0~21 ,\bilinear_unit|Mult0~20 ,\bilinear_unit|Mult0~19 ,\bilinear_unit|Mult0~18 ,
\bilinear_unit|Mult0~17 ,\bilinear_unit|Mult0~16 ,\bilinear_unit|Mult0~15 ,\bilinear_unit|Mult0~14 ,\bilinear_unit|Mult0~13 ,\bilinear_unit|Mult0~12 ,\bilinear_unit|Mult0~11 ,\bilinear_unit|Mult0~10 ,\bilinear_unit|Mult0~9 ,\bilinear_unit|Mult0~8_resulta }),
	.ay({\mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ,\mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ,
\mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ,\mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ,
\mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ,\mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ,
\mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ,\mem_control|ram_1|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\bilinear_unit|Mult1~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout(\bilinear_unit|Mult1~mac_CHAINOUT_bus ));
// synopsys translate_off
defparam \bilinear_unit|Mult1~mac .accumulate_clock = "none";
defparam \bilinear_unit|Mult1~mac .ax_clock = "none";
defparam \bilinear_unit|Mult1~mac .ax_width = 20;
defparam \bilinear_unit|Mult1~mac .ay_scan_in_clock = "none";
defparam \bilinear_unit|Mult1~mac .ay_scan_in_width = 8;
defparam \bilinear_unit|Mult1~mac .ay_use_scan_in = "false";
defparam \bilinear_unit|Mult1~mac .az_clock = "none";
defparam \bilinear_unit|Mult1~mac .bx_clock = "none";
defparam \bilinear_unit|Mult1~mac .by_clock = "none";
defparam \bilinear_unit|Mult1~mac .by_use_scan_in = "false";
defparam \bilinear_unit|Mult1~mac .bz_clock = "none";
defparam \bilinear_unit|Mult1~mac .coef_a_0 = 0;
defparam \bilinear_unit|Mult1~mac .coef_a_1 = 0;
defparam \bilinear_unit|Mult1~mac .coef_a_2 = 0;
defparam \bilinear_unit|Mult1~mac .coef_a_3 = 0;
defparam \bilinear_unit|Mult1~mac .coef_a_4 = 0;
defparam \bilinear_unit|Mult1~mac .coef_a_5 = 0;
defparam \bilinear_unit|Mult1~mac .coef_a_6 = 0;
defparam \bilinear_unit|Mult1~mac .coef_a_7 = 0;
defparam \bilinear_unit|Mult1~mac .coef_b_0 = 0;
defparam \bilinear_unit|Mult1~mac .coef_b_1 = 0;
defparam \bilinear_unit|Mult1~mac .coef_b_2 = 0;
defparam \bilinear_unit|Mult1~mac .coef_b_3 = 0;
defparam \bilinear_unit|Mult1~mac .coef_b_4 = 0;
defparam \bilinear_unit|Mult1~mac .coef_b_5 = 0;
defparam \bilinear_unit|Mult1~mac .coef_b_6 = 0;
defparam \bilinear_unit|Mult1~mac .coef_b_7 = 0;
defparam \bilinear_unit|Mult1~mac .coef_sel_a_clock = "none";
defparam \bilinear_unit|Mult1~mac .coef_sel_b_clock = "none";
defparam \bilinear_unit|Mult1~mac .delay_scan_out_ay = "false";
defparam \bilinear_unit|Mult1~mac .delay_scan_out_by = "false";
defparam \bilinear_unit|Mult1~mac .enable_double_accum = "false";
defparam \bilinear_unit|Mult1~mac .load_const_clock = "none";
defparam \bilinear_unit|Mult1~mac .load_const_value = 0;
defparam \bilinear_unit|Mult1~mac .mode_sub_location = 0;
defparam \bilinear_unit|Mult1~mac .negate_clock = "none";
defparam \bilinear_unit|Mult1~mac .operand_source_max = "input";
defparam \bilinear_unit|Mult1~mac .operand_source_may = "input";
defparam \bilinear_unit|Mult1~mac .operand_source_mbx = "input";
defparam \bilinear_unit|Mult1~mac .operand_source_mby = "input";
defparam \bilinear_unit|Mult1~mac .operation_mode = "m27x27";
defparam \bilinear_unit|Mult1~mac .output_clock = "none";
defparam \bilinear_unit|Mult1~mac .preadder_subtract_a = "false";
defparam \bilinear_unit|Mult1~mac .preadder_subtract_b = "false";
defparam \bilinear_unit|Mult1~mac .result_a_width = 64;
defparam \bilinear_unit|Mult1~mac .signed_max = "false";
defparam \bilinear_unit|Mult1~mac .signed_may = "false";
defparam \bilinear_unit|Mult1~mac .signed_mbx = "false";
defparam \bilinear_unit|Mult1~mac .signed_mby = "false";
defparam \bilinear_unit|Mult1~mac .sub_clock = "none";
defparam \bilinear_unit|Mult1~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X54_Y43_N0
cyclonev_mac \bilinear_unit|Mult3~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\bilinear_unit|Mult2~27 ,\bilinear_unit|Mult2~26 ,\bilinear_unit|Mult2~25 ,\bilinear_unit|Mult2~24 ,\bilinear_unit|Mult2~23 ,\bilinear_unit|Mult2~22 ,\bilinear_unit|Mult2~21 ,\bilinear_unit|Mult2~20 ,\bilinear_unit|Mult2~19 ,\bilinear_unit|Mult2~18 ,
\bilinear_unit|Mult2~17 ,\bilinear_unit|Mult2~16 ,\bilinear_unit|Mult2~15 ,\bilinear_unit|Mult2~14 ,\bilinear_unit|Mult2~13 ,\bilinear_unit|Mult2~12 ,\bilinear_unit|Mult2~11 ,\bilinear_unit|Mult2~10 ,\bilinear_unit|Mult2~9 ,\bilinear_unit|Mult2~8_resulta }),
	.ay({\mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ,\mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ,
\mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ,\mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ,
\mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ,\mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ,
\mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ,\mem_control|ram_2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin({\bilinear_unit|Mult1~171 ,\bilinear_unit|Mult1~170 ,\bilinear_unit|Mult1~169 ,\bilinear_unit|Mult1~168 ,\bilinear_unit|Mult1~167 ,\bilinear_unit|Mult1~166 ,\bilinear_unit|Mult1~165 ,\bilinear_unit|Mult1~164 ,\bilinear_unit|Mult1~163 ,\bilinear_unit|Mult1~162 ,
\bilinear_unit|Mult1~161 ,\bilinear_unit|Mult1~160 ,\bilinear_unit|Mult1~159 ,\bilinear_unit|Mult1~158 ,\bilinear_unit|Mult1~157 ,\bilinear_unit|Mult1~156 ,\bilinear_unit|Mult1~155 ,\bilinear_unit|Mult1~154 ,\bilinear_unit|Mult1~153 ,\bilinear_unit|Mult1~152 ,
\bilinear_unit|Mult1~151 ,\bilinear_unit|Mult1~150 ,\bilinear_unit|Mult1~149 ,\bilinear_unit|Mult1~148 ,\bilinear_unit|Mult1~147 ,\bilinear_unit|Mult1~146 ,\bilinear_unit|Mult1~145 ,\bilinear_unit|Mult1~144 ,\bilinear_unit|Mult1~143 ,\bilinear_unit|Mult1~142 ,
\bilinear_unit|Mult1~141 ,\bilinear_unit|Mult1~140 ,\bilinear_unit|Mult1~139 ,\bilinear_unit|Mult1~138 ,\bilinear_unit|Mult1~137 ,\bilinear_unit|Mult1~136 ,\bilinear_unit|Mult1~135 ,\bilinear_unit|Mult1~134 ,\bilinear_unit|Mult1~133 ,\bilinear_unit|Mult1~132 ,
\bilinear_unit|Mult1~131 ,\bilinear_unit|Mult1~130 ,\bilinear_unit|Mult1~129 ,\bilinear_unit|Mult1~128 ,\bilinear_unit|Mult1~127 ,\bilinear_unit|Mult1~126 ,\bilinear_unit|Mult1~125 ,\bilinear_unit|Mult1~124 ,\bilinear_unit|Mult1~123 ,\bilinear_unit|Mult1~122 ,
\bilinear_unit|Mult1~121 ,\bilinear_unit|Mult1~120 ,\bilinear_unit|Mult1~119 ,\bilinear_unit|Mult1~118 ,\bilinear_unit|Mult1~117 ,\bilinear_unit|Mult1~116 ,\bilinear_unit|Mult1~115 ,\bilinear_unit|Mult1~114 ,\bilinear_unit|Mult1~113 ,\bilinear_unit|Mult1~112 ,
\bilinear_unit|Mult1~111 ,\bilinear_unit|Mult1~110 ,\bilinear_unit|Mult1~109 ,\bilinear_unit|Mult1~108 }),
	.dftout(),
	.resulta(\bilinear_unit|Mult3~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \bilinear_unit|Mult3~mac .accumulate_clock = "none";
defparam \bilinear_unit|Mult3~mac .ax_clock = "none";
defparam \bilinear_unit|Mult3~mac .ax_width = 20;
defparam \bilinear_unit|Mult3~mac .ay_scan_in_clock = "none";
defparam \bilinear_unit|Mult3~mac .ay_scan_in_width = 8;
defparam \bilinear_unit|Mult3~mac .ay_use_scan_in = "false";
defparam \bilinear_unit|Mult3~mac .az_clock = "none";
defparam \bilinear_unit|Mult3~mac .bx_clock = "none";
defparam \bilinear_unit|Mult3~mac .by_clock = "none";
defparam \bilinear_unit|Mult3~mac .by_use_scan_in = "false";
defparam \bilinear_unit|Mult3~mac .bz_clock = "none";
defparam \bilinear_unit|Mult3~mac .coef_a_0 = 0;
defparam \bilinear_unit|Mult3~mac .coef_a_1 = 0;
defparam \bilinear_unit|Mult3~mac .coef_a_2 = 0;
defparam \bilinear_unit|Mult3~mac .coef_a_3 = 0;
defparam \bilinear_unit|Mult3~mac .coef_a_4 = 0;
defparam \bilinear_unit|Mult3~mac .coef_a_5 = 0;
defparam \bilinear_unit|Mult3~mac .coef_a_6 = 0;
defparam \bilinear_unit|Mult3~mac .coef_a_7 = 0;
defparam \bilinear_unit|Mult3~mac .coef_b_0 = 0;
defparam \bilinear_unit|Mult3~mac .coef_b_1 = 0;
defparam \bilinear_unit|Mult3~mac .coef_b_2 = 0;
defparam \bilinear_unit|Mult3~mac .coef_b_3 = 0;
defparam \bilinear_unit|Mult3~mac .coef_b_4 = 0;
defparam \bilinear_unit|Mult3~mac .coef_b_5 = 0;
defparam \bilinear_unit|Mult3~mac .coef_b_6 = 0;
defparam \bilinear_unit|Mult3~mac .coef_b_7 = 0;
defparam \bilinear_unit|Mult3~mac .coef_sel_a_clock = "none";
defparam \bilinear_unit|Mult3~mac .coef_sel_b_clock = "none";
defparam \bilinear_unit|Mult3~mac .delay_scan_out_ay = "false";
defparam \bilinear_unit|Mult3~mac .delay_scan_out_by = "false";
defparam \bilinear_unit|Mult3~mac .enable_double_accum = "false";
defparam \bilinear_unit|Mult3~mac .load_const_clock = "none";
defparam \bilinear_unit|Mult3~mac .load_const_value = 0;
defparam \bilinear_unit|Mult3~mac .mode_sub_location = 0;
defparam \bilinear_unit|Mult3~mac .negate_clock = "none";
defparam \bilinear_unit|Mult3~mac .operand_source_max = "input";
defparam \bilinear_unit|Mult3~mac .operand_source_may = "input";
defparam \bilinear_unit|Mult3~mac .operand_source_mbx = "input";
defparam \bilinear_unit|Mult3~mac .operand_source_mby = "input";
defparam \bilinear_unit|Mult3~mac .operation_mode = "m27x27";
defparam \bilinear_unit|Mult3~mac .output_clock = "0";
defparam \bilinear_unit|Mult3~mac .preadder_subtract_a = "false";
defparam \bilinear_unit|Mult3~mac .preadder_subtract_b = "false";
defparam \bilinear_unit|Mult3~mac .result_a_width = 64;
defparam \bilinear_unit|Mult3~mac .signed_max = "false";
defparam \bilinear_unit|Mult3~mac .signed_may = "false";
defparam \bilinear_unit|Mult3~mac .signed_mbx = "false";
defparam \bilinear_unit|Mult3~mac .signed_mby = "false";
defparam \bilinear_unit|Mult3~mac .sub_clock = "none";
defparam \bilinear_unit|Mult3~mac .use_chainadder = "true";
// synopsys translate_on

// Location: LABCELL_X55_Y51_N30
cyclonev_lcell_comb \bilinear_unit|Add2~102 (
// Equation(s):
// \bilinear_unit|Add2~102_cout  = CARRY(( \bilinear_unit|data_aq [0] ) + ( \bilinear_unit|data_bq [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bilinear_unit|data_bq [0]),
	.datad(!\bilinear_unit|data_aq [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~102_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~102 .extended_lut = "off";
defparam \bilinear_unit|Add2~102 .lut_mask = 64'h0000F0F0000000FF;
defparam \bilinear_unit|Add2~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y51_N33
cyclonev_lcell_comb \bilinear_unit|Add2~98 (
// Equation(s):
// \bilinear_unit|Add2~98_cout  = CARRY(( \bilinear_unit|data_bq [1] ) + ( \bilinear_unit|data_aq [1] ) + ( \bilinear_unit|Add2~102_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bilinear_unit|data_aq [1]),
	.datad(!\bilinear_unit|data_bq [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~98_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~98 .extended_lut = "off";
defparam \bilinear_unit|Add2~98 .lut_mask = 64'h0000F0F0000000FF;
defparam \bilinear_unit|Add2~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y51_N36
cyclonev_lcell_comb \bilinear_unit|Add2~94 (
// Equation(s):
// \bilinear_unit|Add2~94_cout  = CARRY(( \bilinear_unit|data_aq [2] ) + ( \bilinear_unit|data_bq [2] ) + ( \bilinear_unit|Add2~98_cout  ))

	.dataa(gnd),
	.datab(!\bilinear_unit|data_bq [2]),
	.datac(!\bilinear_unit|data_aq [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~94_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~94 .extended_lut = "off";
defparam \bilinear_unit|Add2~94 .lut_mask = 64'h0000CCCC00000F0F;
defparam \bilinear_unit|Add2~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y51_N39
cyclonev_lcell_comb \bilinear_unit|Add2~90 (
// Equation(s):
// \bilinear_unit|Add2~90_cout  = CARRY(( \bilinear_unit|data_bq [3] ) + ( \bilinear_unit|data_aq [3] ) + ( \bilinear_unit|Add2~94_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bilinear_unit|data_aq [3]),
	.datad(!\bilinear_unit|data_bq [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~90_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~90 .extended_lut = "off";
defparam \bilinear_unit|Add2~90 .lut_mask = 64'h0000F0F0000000FF;
defparam \bilinear_unit|Add2~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y51_N42
cyclonev_lcell_comb \bilinear_unit|Add2~86 (
// Equation(s):
// \bilinear_unit|Add2~86_cout  = CARRY(( \bilinear_unit|data_aq [4] ) + ( \bilinear_unit|data_bq [4] ) + ( \bilinear_unit|Add2~90_cout  ))

	.dataa(gnd),
	.datab(!\bilinear_unit|data_bq [4]),
	.datac(!\bilinear_unit|data_aq [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~86_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~86 .extended_lut = "off";
defparam \bilinear_unit|Add2~86 .lut_mask = 64'h0000CCCC00000F0F;
defparam \bilinear_unit|Add2~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y51_N45
cyclonev_lcell_comb \bilinear_unit|Add2~82 (
// Equation(s):
// \bilinear_unit|Add2~82_cout  = CARRY(( \bilinear_unit|data_aq [5] ) + ( \bilinear_unit|data_bq [5] ) + ( \bilinear_unit|Add2~86_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bilinear_unit|data_bq [5]),
	.datad(!\bilinear_unit|data_aq [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~82_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~82 .extended_lut = "off";
defparam \bilinear_unit|Add2~82 .lut_mask = 64'h0000F0F0000000FF;
defparam \bilinear_unit|Add2~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y51_N48
cyclonev_lcell_comb \bilinear_unit|Add2~78 (
// Equation(s):
// \bilinear_unit|Add2~78_cout  = CARRY(( \bilinear_unit|data_aq [6] ) + ( \bilinear_unit|data_bq [6] ) + ( \bilinear_unit|Add2~82_cout  ))

	.dataa(gnd),
	.datab(!\bilinear_unit|data_bq [6]),
	.datac(!\bilinear_unit|data_aq [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~78_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~78 .extended_lut = "off";
defparam \bilinear_unit|Add2~78 .lut_mask = 64'h0000CCCC00000F0F;
defparam \bilinear_unit|Add2~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y51_N51
cyclonev_lcell_comb \bilinear_unit|Add2~74 (
// Equation(s):
// \bilinear_unit|Add2~74_cout  = CARRY(( \bilinear_unit|data_aq [7] ) + ( \bilinear_unit|data_bq [7] ) + ( \bilinear_unit|Add2~78_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bilinear_unit|data_bq [7]),
	.datad(!\bilinear_unit|data_aq [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~74_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~74 .extended_lut = "off";
defparam \bilinear_unit|Add2~74 .lut_mask = 64'h0000F0F0000000FF;
defparam \bilinear_unit|Add2~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y51_N54
cyclonev_lcell_comb \bilinear_unit|Add2~70 (
// Equation(s):
// \bilinear_unit|Add2~70_cout  = CARRY(( \bilinear_unit|data_bq [8] ) + ( \bilinear_unit|data_aq [8] ) + ( \bilinear_unit|Add2~74_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bilinear_unit|data_aq [8]),
	.datad(!\bilinear_unit|data_bq [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~70_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~70 .extended_lut = "off";
defparam \bilinear_unit|Add2~70 .lut_mask = 64'h0000F0F0000000FF;
defparam \bilinear_unit|Add2~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y51_N57
cyclonev_lcell_comb \bilinear_unit|Add2~66 (
// Equation(s):
// \bilinear_unit|Add2~66_cout  = CARRY(( \bilinear_unit|data_aq [9] ) + ( \bilinear_unit|data_bq [9] ) + ( \bilinear_unit|Add2~70_cout  ))

	.dataa(gnd),
	.datab(!\bilinear_unit|data_bq [9]),
	.datac(gnd),
	.datad(!\bilinear_unit|data_aq [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~66_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~66 .extended_lut = "off";
defparam \bilinear_unit|Add2~66 .lut_mask = 64'h0000CCCC000000FF;
defparam \bilinear_unit|Add2~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N0
cyclonev_lcell_comb \bilinear_unit|Add2~62 (
// Equation(s):
// \bilinear_unit|Add2~62_cout  = CARRY(( \bilinear_unit|data_aq [10] ) + ( \bilinear_unit|data_bq [10] ) + ( \bilinear_unit|Add2~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bilinear_unit|data_bq [10]),
	.datad(!\bilinear_unit|data_aq [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~62_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~62 .extended_lut = "off";
defparam \bilinear_unit|Add2~62 .lut_mask = 64'h0000F0F0000000FF;
defparam \bilinear_unit|Add2~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N3
cyclonev_lcell_comb \bilinear_unit|Add2~58 (
// Equation(s):
// \bilinear_unit|Add2~58_cout  = CARRY(( \bilinear_unit|data_aq [11] ) + ( \bilinear_unit|data_bq [11] ) + ( \bilinear_unit|Add2~62_cout  ))

	.dataa(!\bilinear_unit|data_bq [11]),
	.datab(gnd),
	.datac(!\bilinear_unit|data_aq [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~58_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~58 .extended_lut = "off";
defparam \bilinear_unit|Add2~58 .lut_mask = 64'h0000AAAA00000F0F;
defparam \bilinear_unit|Add2~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N6
cyclonev_lcell_comb \bilinear_unit|Add2~54 (
// Equation(s):
// \bilinear_unit|Add2~54_cout  = CARRY(( \bilinear_unit|data_bq [12] ) + ( \bilinear_unit|data_aq [12] ) + ( \bilinear_unit|Add2~58_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bilinear_unit|data_aq [12]),
	.datad(!\bilinear_unit|data_bq [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~54_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~54 .extended_lut = "off";
defparam \bilinear_unit|Add2~54 .lut_mask = 64'h0000F0F0000000FF;
defparam \bilinear_unit|Add2~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N9
cyclonev_lcell_comb \bilinear_unit|Add2~50 (
// Equation(s):
// \bilinear_unit|Add2~50_cout  = CARRY(( \bilinear_unit|data_aq [13] ) + ( \bilinear_unit|data_bq [13] ) + ( \bilinear_unit|Add2~54_cout  ))

	.dataa(!\bilinear_unit|data_bq [13]),
	.datab(gnd),
	.datac(!\bilinear_unit|data_aq [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~50_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~50 .extended_lut = "off";
defparam \bilinear_unit|Add2~50 .lut_mask = 64'h0000AAAA00000F0F;
defparam \bilinear_unit|Add2~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N12
cyclonev_lcell_comb \bilinear_unit|Add2~46 (
// Equation(s):
// \bilinear_unit|Add2~46_cout  = CARRY(( \bilinear_unit|data_aq [14] ) + ( \bilinear_unit|data_bq [14] ) + ( \bilinear_unit|Add2~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bilinear_unit|data_bq [14]),
	.datad(!\bilinear_unit|data_aq [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~46_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~46 .extended_lut = "off";
defparam \bilinear_unit|Add2~46 .lut_mask = 64'h0000F0F0000000FF;
defparam \bilinear_unit|Add2~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N15
cyclonev_lcell_comb \bilinear_unit|Add2~42 (
// Equation(s):
// \bilinear_unit|Add2~42_cout  = CARRY(( \bilinear_unit|data_bq [15] ) + ( \bilinear_unit|data_aq [15] ) + ( \bilinear_unit|Add2~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bilinear_unit|data_aq [15]),
	.datad(!\bilinear_unit|data_bq [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~42_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~42 .extended_lut = "off";
defparam \bilinear_unit|Add2~42 .lut_mask = 64'h0000F0F0000000FF;
defparam \bilinear_unit|Add2~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N18
cyclonev_lcell_comb \bilinear_unit|Add2~38 (
// Equation(s):
// \bilinear_unit|Add2~38_cout  = CARRY(( \bilinear_unit|data_bq [16] ) + ( \bilinear_unit|data_aq [16] ) + ( \bilinear_unit|Add2~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bilinear_unit|data_aq [16]),
	.datad(!\bilinear_unit|data_bq [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~38_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~38 .extended_lut = "off";
defparam \bilinear_unit|Add2~38 .lut_mask = 64'h0000F0F0000000FF;
defparam \bilinear_unit|Add2~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N21
cyclonev_lcell_comb \bilinear_unit|Add2~34 (
// Equation(s):
// \bilinear_unit|Add2~34_cout  = CARRY(( \bilinear_unit|data_aq [17] ) + ( \bilinear_unit|data_bq [17] ) + ( \bilinear_unit|Add2~38_cout  ))

	.dataa(!\bilinear_unit|data_aq [17]),
	.datab(gnd),
	.datac(!\bilinear_unit|data_bq [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\bilinear_unit|Add2~34_cout ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~34 .extended_lut = "off";
defparam \bilinear_unit|Add2~34 .lut_mask = 64'h0000F0F000005555;
defparam \bilinear_unit|Add2~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N24
cyclonev_lcell_comb \bilinear_unit|Add2~1 (
// Equation(s):
// \bilinear_unit|Add2~1_sumout  = SUM(( \bilinear_unit|data_aq [18] ) + ( \bilinear_unit|data_bq [18] ) + ( \bilinear_unit|Add2~34_cout  ))
// \bilinear_unit|Add2~2  = CARRY(( \bilinear_unit|data_aq [18] ) + ( \bilinear_unit|data_bq [18] ) + ( \bilinear_unit|Add2~34_cout  ))

	.dataa(!\bilinear_unit|data_bq [18]),
	.datab(gnd),
	.datac(!\bilinear_unit|data_aq [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\bilinear_unit|Add2~1_sumout ),
	.cout(\bilinear_unit|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~1 .extended_lut = "off";
defparam \bilinear_unit|Add2~1 .lut_mask = 64'h0000AAAA00000F0F;
defparam \bilinear_unit|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y50_N25
dffeas \bilinear_unit|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bilinear_unit|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bilinear_unit|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bilinear_unit|data_o[0] .is_wysiwyg = "true";
defparam \bilinear_unit|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N27
cyclonev_lcell_comb \bilinear_unit|Add2~5 (
// Equation(s):
// \bilinear_unit|Add2~5_sumout  = SUM(( \bilinear_unit|data_aq [19] ) + ( \bilinear_unit|data_bq [19] ) + ( \bilinear_unit|Add2~2  ))
// \bilinear_unit|Add2~6  = CARRY(( \bilinear_unit|data_aq [19] ) + ( \bilinear_unit|data_bq [19] ) + ( \bilinear_unit|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bilinear_unit|data_bq [19]),
	.datad(!\bilinear_unit|data_aq [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bilinear_unit|Add2~5_sumout ),
	.cout(\bilinear_unit|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~5 .extended_lut = "off";
defparam \bilinear_unit|Add2~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \bilinear_unit|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y50_N28
dffeas \bilinear_unit|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bilinear_unit|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bilinear_unit|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bilinear_unit|data_o[1] .is_wysiwyg = "true";
defparam \bilinear_unit|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N30
cyclonev_lcell_comb \bilinear_unit|Add2~9 (
// Equation(s):
// \bilinear_unit|Add2~9_sumout  = SUM(( \bilinear_unit|data_bq [20] ) + ( \bilinear_unit|data_aq [20] ) + ( \bilinear_unit|Add2~6  ))
// \bilinear_unit|Add2~10  = CARRY(( \bilinear_unit|data_bq [20] ) + ( \bilinear_unit|data_aq [20] ) + ( \bilinear_unit|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bilinear_unit|data_bq [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bilinear_unit|data_aq [20]),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bilinear_unit|Add2~9_sumout ),
	.cout(\bilinear_unit|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~9 .extended_lut = "off";
defparam \bilinear_unit|Add2~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \bilinear_unit|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y50_N31
dffeas \bilinear_unit|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bilinear_unit|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bilinear_unit|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bilinear_unit|data_o[2] .is_wysiwyg = "true";
defparam \bilinear_unit|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N33
cyclonev_lcell_comb \bilinear_unit|Add2~13 (
// Equation(s):
// \bilinear_unit|Add2~13_sumout  = SUM(( \bilinear_unit|data_aq [21] ) + ( \bilinear_unit|data_bq [21] ) + ( \bilinear_unit|Add2~10  ))
// \bilinear_unit|Add2~14  = CARRY(( \bilinear_unit|data_aq [21] ) + ( \bilinear_unit|data_bq [21] ) + ( \bilinear_unit|Add2~10  ))

	.dataa(!\bilinear_unit|data_bq [21]),
	.datab(gnd),
	.datac(!\bilinear_unit|data_aq [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bilinear_unit|Add2~13_sumout ),
	.cout(\bilinear_unit|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~13 .extended_lut = "off";
defparam \bilinear_unit|Add2~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \bilinear_unit|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y50_N34
dffeas \bilinear_unit|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bilinear_unit|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bilinear_unit|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bilinear_unit|data_o[3] .is_wysiwyg = "true";
defparam \bilinear_unit|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N36
cyclonev_lcell_comb \bilinear_unit|Add2~17 (
// Equation(s):
// \bilinear_unit|Add2~17_sumout  = SUM(( \bilinear_unit|data_aq [22] ) + ( \bilinear_unit|data_bq [22] ) + ( \bilinear_unit|Add2~14  ))
// \bilinear_unit|Add2~18  = CARRY(( \bilinear_unit|data_aq [22] ) + ( \bilinear_unit|data_bq [22] ) + ( \bilinear_unit|Add2~14  ))

	.dataa(gnd),
	.datab(!\bilinear_unit|data_bq [22]),
	.datac(!\bilinear_unit|data_aq [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bilinear_unit|Add2~17_sumout ),
	.cout(\bilinear_unit|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~17 .extended_lut = "off";
defparam \bilinear_unit|Add2~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \bilinear_unit|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y50_N37
dffeas \bilinear_unit|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bilinear_unit|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bilinear_unit|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bilinear_unit|data_o[4] .is_wysiwyg = "true";
defparam \bilinear_unit|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N39
cyclonev_lcell_comb \bilinear_unit|Add2~21 (
// Equation(s):
// \bilinear_unit|Add2~21_sumout  = SUM(( \bilinear_unit|data_aq [23] ) + ( \bilinear_unit|data_bq [23] ) + ( \bilinear_unit|Add2~18  ))
// \bilinear_unit|Add2~22  = CARRY(( \bilinear_unit|data_aq [23] ) + ( \bilinear_unit|data_bq [23] ) + ( \bilinear_unit|Add2~18  ))

	.dataa(!\bilinear_unit|data_bq [23]),
	.datab(gnd),
	.datac(!\bilinear_unit|data_aq [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bilinear_unit|Add2~21_sumout ),
	.cout(\bilinear_unit|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~21 .extended_lut = "off";
defparam \bilinear_unit|Add2~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \bilinear_unit|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y50_N41
dffeas \bilinear_unit|data_o[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bilinear_unit|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bilinear_unit|data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bilinear_unit|data_o[5] .is_wysiwyg = "true";
defparam \bilinear_unit|data_o[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N42
cyclonev_lcell_comb \bilinear_unit|Add2~25 (
// Equation(s):
// \bilinear_unit|Add2~25_sumout  = SUM(( \bilinear_unit|data_aq [24] ) + ( \bilinear_unit|data_bq [24] ) + ( \bilinear_unit|Add2~22  ))
// \bilinear_unit|Add2~26  = CARRY(( \bilinear_unit|data_aq [24] ) + ( \bilinear_unit|data_bq [24] ) + ( \bilinear_unit|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bilinear_unit|data_aq [24]),
	.datae(gnd),
	.dataf(!\bilinear_unit|data_bq [24]),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bilinear_unit|Add2~25_sumout ),
	.cout(\bilinear_unit|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~25 .extended_lut = "off";
defparam \bilinear_unit|Add2~25 .lut_mask = 64'h0000FF00000000FF;
defparam \bilinear_unit|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y50_N44
dffeas \bilinear_unit|data_o[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bilinear_unit|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bilinear_unit|data_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bilinear_unit|data_o[6] .is_wysiwyg = "true";
defparam \bilinear_unit|data_o[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N45
cyclonev_lcell_comb \bilinear_unit|Add2~29 (
// Equation(s):
// \bilinear_unit|Add2~29_sumout  = SUM(( \bilinear_unit|data_aq [25] ) + ( \bilinear_unit|data_bq [25] ) + ( \bilinear_unit|Add2~26  ))

	.dataa(!\bilinear_unit|data_bq [25]),
	.datab(gnd),
	.datac(!\bilinear_unit|data_aq [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bilinear_unit|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bilinear_unit|Add2~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bilinear_unit|Add2~29 .extended_lut = "off";
defparam \bilinear_unit|Add2~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \bilinear_unit|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y50_N46
dffeas \bilinear_unit|data_o[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bilinear_unit|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bilinear_unit|data_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bilinear_unit|data_o[7] .is_wysiwyg = "true";
defparam \bilinear_unit|data_o[7] .power_up = "low";
// synopsys translate_on

endmodule
