cp ../../rtl/magnitude/magnitude_lut.mem magnitude_lut.mem
mkdir -p build
yosys -p "read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/axis_adapter.v ../../rtl/sobel/../../submodules/imports/uart.v ../../rtl/sobel/../../submodules/imports/uart_rx.v ../../rtl/sobel/../../submodules/imports/uart_tx.v ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json" 2>&1 | tee -a out.txt

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/axis_adapter.v ../../rtl/sobel/../../submodules/imports/uart.v ../../rtl/sobel/../../submodules/imports/uart_rx.v ../../rtl/sobel/../../submodules/imports/uart_tx.v ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json' --

1. Executing Verilog-2005 frontend: ../../rtl/sobel/sobel.sv

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/axis_adapter.v ../../rtl/sobel/../../submodules/imports/uart.v ../../rtl/sobel/../../submodules/imports/uart_rx.v ../../rtl/sobel/../../submodules/imports/uart_tx.v ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json' --

1. Executing Verilog-2005 frontend: ../../rtl/sobel/sobel.sv
Parsing SystemVerilog input from `../../rtl/sobel/sobel.sv' to AST representation.
Generating RTLIL representation for module `\sobel'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../rtl/sobel/../conv2d/conv2d.sv
Parsing SystemVerilog input from `../../rtl/sobel/sobel.sv' to AST representation.
Generating RTLIL representation for module `\sobel'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../rtl/sobel/../conv2d/conv2d.sv
Parsing SystemVerilog input from `../../rtl/sobel/../conv2d/conv2d.sv' to AST representation.
Generating RTLIL representation for module `\conv2d'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:49
Parsing SystemVerilog input from `../../rtl/sobel/../conv2d/conv2d.sv' to AST representation.
Generating RTLIL representation for module `\conv2d'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:49
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv
Parsing SystemVerilog input from `../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv' to AST representation.
Generating RTLIL representation for module `\ramdelaybuffer'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv
Parsing SystemVerilog input from `../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv' to AST representation.
Generating RTLIL representation for module `\ramdelaybuffer'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv
Parsing SystemVerilog input from `../../rtl/sobel/../sync_ram_block/sync_ram_block.sv' to AST representation.
Generating RTLIL representation for module `\sync_ram_block'.
sync_ram_block: depth_p is 128, width_p is 32
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../rtl/sobel/../counter/counter.sv
Parsing SystemVerilog input from `../../rtl/sobel/../sync_ram_block/sync_ram_block.sv' to AST representation.
Generating RTLIL representation for module `\sync_ram_block'.
sync_ram_block: depth_p is 128, width_p is 32
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../rtl/sobel/../counter/counter.sv
Parsing SystemVerilog input from `../../rtl/sobel/../counter/counter.sv' to AST representation.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../rtl/sobel/../fifo_sync/fifo_sync.sv
Parsing SystemVerilog input from `../../rtl/sobel/../counter/counter.sv' to AST representation.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../rtl/sobel/../fifo_sync/fifo_sync.sv
Parsing SystemVerilog input from `../../rtl/sobel/../fifo_sync/fifo_sync.sv' to AST representation.
Generating RTLIL representation for module `\fifo_sync'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../rtl/sobel/../rgb2gray/rgb2gray.sv
Parsing SystemVerilog input from `../../rtl/sobel/../fifo_sync/fifo_sync.sv' to AST representation.
Generating RTLIL representation for module `\fifo_sync'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../rtl/sobel/../rgb2gray/rgb2gray.sv
Parsing SystemVerilog input from `../../rtl/sobel/../rgb2gray/rgb2gray.sv' to AST representation.
Generating RTLIL representation for module `\rgb2gray'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../rtl/sobel/../magnitude/magnitude.sv
Parsing SystemVerilog input from `../../rtl/sobel/../rgb2gray/rgb2gray.sv' to AST representation.
Generating RTLIL representation for module `\rgb2gray'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../rtl/sobel/../magnitude/magnitude.sv
Parsing SystemVerilog input from `../../rtl/sobel/../magnitude/magnitude.sv' to AST representation.
Generating RTLIL representation for module `\magnitude'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/elastic.sv
Parsing SystemVerilog input from `../../rtl/sobel/../magnitude/magnitude.sv' to AST representation.
Generating RTLIL representation for module `\magnitude'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/elastic.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/elastic.sv' to AST representation.
Generating RTLIL representation for module `\elastic'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/sync2.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/elastic.sv' to AST representation.
Generating RTLIL representation for module `\elastic'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/sync2.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/sync2.sv' to AST representation.
Generating RTLIL representation for module `\sync2'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/sync2.sv' to AST representation.
Generating RTLIL representation for module `\sync2'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_MAC16.sv' to AST representation.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/axis_adapter.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_MAC16.sv' to AST representation.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/axis_adapter.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/axis_adapter.v' to AST representation.
Generating RTLIL representation for module `\axis_adapter'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/axis_adapter.v' to AST representation.
Generating RTLIL representation for module `\axis_adapter'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart_rx.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart_rx.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart_tx.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart_tx.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv' to AST representation.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Successfully finished Verilog frontend.

17. Executing SYNTH_ICE40 pass.
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv' to AST representation.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Successfully finished Verilog frontend.

17. Executing SYNTH_ICE40 pass.

17.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v

17.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Replacing existing blackbox module `\SB_PLL40_PAD' at /usr/bin/../share/yosys/ice40/cells_sim.v:749.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Replacing existing blackbox module `\SB_MAC16' at /usr/bin/../share/yosys/ice40/cells_sim.v:1263.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

17.2. Executing HIERARCHY pass (managing design hierarchy).
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Replacing existing blackbox module `\SB_PLL40_PAD' at /usr/bin/../share/yosys/ice40/cells_sim.v:749.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Replacing existing blackbox module `\SB_MAC16' at /usr/bin/../share/yosys/ice40/cells_sim.v:1263.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

17.2. Executing HIERARCHY pass (managing design hierarchy).

17.2.1. Analyzing design hierarchy..

17.2.1. Analyzing design hierarchy..
Top module:  \sobel
Used module:     \axis_adapter
Used module:     \elastic
Used module:     \conv2d
Used module:         \ramdelaybuffer
Used module:             \sync_ram_block
Used module:             \counter
Used module:     \rgb2gray
Used module:     \fifo_sync
Used module:     \uart
Used module:         \uart_rx
Used module:         \uart_tx
Used module:     \sync2

17.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_adapter'.
Top module:  \sobel
Used module:     \axis_adapter
Used module:     \elastic
Used module:     \conv2d
Used module:         \ramdelaybuffer
Used module:             \sync_ram_block
Used module:             \counter
Used module:     \rgb2gray
Used module:     \fifo_sync
Used module:     \uart
Used module:         \uart_rx
Used module:         \uart_tx
Used module:     \sync2

17.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_adapter'.
Parameter \S_DATA_WIDTH = 24
Parameter \M_DATA_WIDTH = 8
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 0
Generating RTLIL representation for module `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter'.

17.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \S_DATA_WIDTH = 24
Parameter \M_DATA_WIDTH = 8
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 0
Generating RTLIL representation for module `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter'.

17.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\conv2d'.
Parameter \WIDTH_P = 24
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\conv2d'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 640
Generating RTLIL representation for module `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:49
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 640
Generating RTLIL representation for module `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:49

17.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\rgb2gray'.

17.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\rgb2gray'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\rgb2gray\WIDTH_P=8'.

17.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\rgb2gray\WIDTH_P=8'.

17.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_adapter'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_adapter'.
Parameter \S_DATA_WIDTH = 8
Parameter \M_DATA_WIDTH = 24
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 0
Generating RTLIL representation for module `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter'.

17.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_sync'.
Parameter \S_DATA_WIDTH = 8
Parameter \M_DATA_WIDTH = 24
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 0
Generating RTLIL representation for module `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter'.

17.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_sync'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 512
Generating RTLIL representation for module `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512'.

17.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 512
Generating RTLIL representation for module `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512'.

17.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart\DATA_WIDTH=8'.

17.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\sync2'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart\DATA_WIDTH=8'.

17.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\sync2'.
Parameter \WIDTH_P = 1
Generating RTLIL representation for module `$paramod\sync2\WIDTH_P=1'.

17.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \WIDTH_P = 1
Generating RTLIL representation for module `$paramod\sync2\WIDTH_P=1'.

17.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=8'.

17.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=8'.

17.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=8'.

17.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=8'.

17.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 16
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16: depth_p is 16, width_p is 8

17.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 16
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16: depth_p is 16, width_p is 8

17.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 31
Parameter \DELAY_A_P = 31
Parameter \DELAY_B_P = 15
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.

17.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 31
Parameter \DELAY_A_P = 31
Parameter \DELAY_B_P = 15
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.

17.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 13
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13: depth_p is 13, width_p is 8

17.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 13
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13: depth_p is 13, width_p is 8

17.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.21. Analyzing design hierarchy..
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.21. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         \ramdelaybuffer
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13
Used module:             $paramod\counter\WIDTH_P=4\MAX_VAL_P=12
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:         \elastic
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         \sync_ram_block
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         \uart_rx
Used module:         \uart_tx
Used module:     $paramod\sync2\WIDTH_P=1

17.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         \ramdelaybuffer
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13
Used module:             $paramod\counter\WIDTH_P=4\MAX_VAL_P=12
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:         \elastic
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         \sync_ram_block
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         \uart_rx
Used module:         \uart_tx
Used module:     $paramod\sync2\WIDTH_P=1

17.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 1279
Parameter \DELAY_A_P = 1279
Parameter \DELAY_B_P = 639
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639'.

17.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 1279
Parameter \DELAY_A_P = 1279
Parameter \DELAY_B_P = 639
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639'.

17.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 512
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512: depth_p is 512, width_p is 8

17.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 512
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512: depth_p is 512, width_p is 8

17.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=8'.

17.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=8'.

17.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=8'.

17.2.27. Analyzing design hierarchy..
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=8'.

17.2.27. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             \elastic
Used module:             \sync_ram_block
Used module:             \counter
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1

17.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             \elastic
Used module:             \sync_ram_block
Used module:             \counter
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1

17.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 1280
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280: depth_p is 1280, width_p is 8

17.2.30. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 1280
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280: depth_p is 1280, width_p is 8

17.2.30. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.31. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.31. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.33. Analyzing design hierarchy..
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.33. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1

17.2.34. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1

17.2.34. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1
Removing unused module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
Removing unused module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
Removing unused module `\uart_tx'.
Removing unused module `\uart_rx'.
Removing unused module `\uart'.
Removing unused module `\axis_adapter'.
Removing unused module `\sync2'.
Removing unused module `\elastic'.
Removing unused module `\magnitude'.
Removing unused module `\rgb2gray'.
Removing unused module `\fifo_sync'.
Removing unused module `\counter'.
Removing unused module `\sync_ram_block'.
Removing unused module `\ramdelaybuffer'.
Removing unused module `\conv2d'.
Removed 17 unused modules.
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1
Removing unused module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
Removing unused module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
Removing unused module `\uart_tx'.
Removing unused module `\uart_rx'.
Removing unused module `\uart'.
Removing unused module `\axis_adapter'.
Removing unused module `\sync2'.
Removing unused module `\elastic'.
Removing unused module `\magnitude'.
Removing unused module `\rgb2gray'.
Removing unused module `\fifo_sync'.
Removing unused module `\counter'.
Removing unused module `\sync_ram_block'.
Removing unused module `\ramdelaybuffer'.
Removing unused module `\conv2d'.
Removed 17 unused modules.

17.3. Executing PROC pass (convert processes to netlists).

17.3. Executing PROC pass (convert processes to netlists).

17.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).

17.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$403'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$403'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$694'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$694'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$684'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$684'.
Found and cleaned up 2 empty switches in `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:21$674'.
Removing empty process `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:21$674'.
Found and cleaned up 3 empty switches in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$513'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$513'.
Cleaned up 10 empty switches.

17.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Found and cleaned up 3 empty switches in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$403'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$403'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$694'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$694'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$684'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$684'.
Found and cleaned up 2 empty switches in `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:21$674'.
Removing empty process `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:21$674'.
Found and cleaned up 3 empty switches in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$513'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$513'.
Cleaned up 10 empty switches.

17.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$420 in module $paramod\elastic\WIDTH_P=24.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$418 in module $paramod\elastic\WIDTH_P=24.
Marked 3 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382 in module $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../counter/counter.sv:41$696 in module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$621 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$619 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582 in module $paramod\uart_tx\DATA_WIDTH=8.
Marked 7 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554 in module $paramod\uart_rx\DATA_WIDTH=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$552 in module $paramod\sync2\WIDTH_P=1.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$547 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$543 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$539 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$535 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 5 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472 in module $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../conv2d/conv2d.sv:98$457 in module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440 in module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Removed a total of 0 dead cases.

17.3.3. Executing PROC_INIT pass (extract init attributes).
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$420 in module $paramod\elastic\WIDTH_P=24.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$418 in module $paramod\elastic\WIDTH_P=24.
Marked 3 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382 in module $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../counter/counter.sv:41$696 in module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$621 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$619 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582 in module $paramod\uart_tx\DATA_WIDTH=8.
Marked 7 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554 in module $paramod\uart_rx\DATA_WIDTH=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$552 in module $paramod\sync2\WIDTH_P=1.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$547 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$543 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$539 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$535 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 5 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472 in module $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../conv2d/conv2d.sv:98$457 in module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440 in module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Removed a total of 0 dead cases.

17.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$416'.
  Set init value: \downsize.m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$415'.
  Set init value: \downsize.m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$414'.
  Set init value: \downsize.m_axis_tlast_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$413'.
  Set init value: \downsize.m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$412'.
  Set init value: \downsize.m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$411'.
  Set init value: \downsize.m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$410'.
  Set init value: \downsize.s_axis_tuser_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$409'.
  Set init value: \downsize.s_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$408'.
  Set init value: \downsize.s_axis_tid_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$407'.
  Set init value: \downsize.s_axis_tlast_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$406'.
  Set init value: \downsize.s_axis_tvalid_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$405'.
  Set init value: \downsize.s_axis_tkeep_reg = 3'000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$404'.
  Set init value: \downsize.s_axis_tdata_reg = 24'000000000000000000000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$417'.
  Set init value: \downsize.m_axis_tuser_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$601'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$600'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$599'.
  Set init value: \data_reg = 9'000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$598'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$597'.
  Set init value: \txd_reg = 1'1
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$596'.
  Set init value: \s_axis_tready_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$581'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../.Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$416'.
  Set init value: \downsize.m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$415'.
  Set init value: \downsize.m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$414'.
  Set init value: \downsize.m_axis_tlast_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$413'.
  Set init value: \downsize.m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$412'.
  Set init value: \downsize.m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$411'.
  Set init value: \downsize.m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$410'.
  Set init value: \downsize.s_axis_tuser_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$409'.
  Set init value: \downsize.s_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$408'.
  Set init value: \downsize.s_axis_tid_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$407'.
  Set init value: \downsize.s_axis_tlast_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$406'.
  Set init value: \downsize.s_axis_tvalid_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$405'.
  Set init value: \downsize.s_axis_tkeep_reg = 3'000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$404'.
  Set init value: \downsize.s_axis_tdata_reg = 24'000000000000000000000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$417'.
  Set init value: \downsize.m_axis_tuser_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$601'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$600'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$599'.
  Set init value: \data_reg = 9'000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$598'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$597'.
  Set init value: \txd_reg = 1'1
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$596'.
  Set init value: \s_axis_tready_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$581'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$580'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$579'.
  Set init value: \data_reg = 8'00000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$578'.
  Set init value: \frame_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$577'.
  Set init value: \overrun_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$576'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$575'.
  Set init value: \rxd_reg = 1'1
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$574'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$573'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$527'.
  Set init value: \upsize.m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$526'.
  Set init value: \upsize.m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$525'.
  Set init value: \upsize.m_axis_tlast_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$524'.
  Set init value: \upsize.m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$523'.
  Set init value: \upsize.m_axis_tkeep_reg = 3'000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$522'.
  Set init value: \upsize.m_axis_tdata_reg = 24'000000000000000000000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$521'.
  Set init value: \upsize.s_axis_tuser_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$520'.
  Set init value: \upsize.s_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$519'.
  Set init value: \upsize.s_axis_tid_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$518'.
  Set init value: \upsize.s_axis_tlast_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$517'.
  Set init value: \upsize.s_axis_tvalid_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$516'.
  Set init value: \upsize.s_axis_tkeep_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$515'.
  Set init value: \upsize.s_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$514'.
  Set init value: \up./rtl/sobel/../../submodules/imports/uart_rx.v:76$580'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$579'.
  Set init value: \data_reg = 8'00000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$578'.
  Set init value: \frame_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$577'.
  Set init value: \overrun_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$576'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$575'.
  Set init value: \rxd_reg = 1'1
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$574'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$573'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$527'.
  Set init value: \upsize.m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$526'.
  Set init value: \upsize.m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$525'.
  Set init value: \upsize.m_axis_tlast_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$524'.
  Set init value: \upsize.m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$523'.
  Set init value: \upsize.m_axis_tkeep_reg = 3'000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$522'.
  Set init value: \upsize.m_axis_tdata_reg = 24'000000000000000000000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$521'.
  Set init value: \upsize.s_axis_tuser_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$520'.
  Set init value: \upsize.s_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$519'.
  Set init value: \upsize.s_axis_tid_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$518'.
  Set init value: \upsize.s_axis_tlast_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$517'.
  Set init value: \upsize.s_axis_tvalid_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$516'.
  Set init value: \upsize.s_axis_tkeep_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$515'.
  Set init value: \upsize.s_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$514'.
  Set init value: \upsize.seg_reg = 2'00
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$528'.
  Set init value: \upsize.m_axis_tuser_reg = 1'0

17.3.4. Executing PROC_ARST pass (detect async resets in processes).
size.seg_reg = 2'00
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$528'.
  Set init value: \upsize.m_axis_tuser_reg = 1'0

17.3.4. Executing PROC_ARST pass (detect async resets in processes).

17.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

17.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$420'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$418'.
     1/1: $0\data_o_reg[23:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$416'.
     1/1: $1\downsize.m_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$415'.
     1/1: $1\downsize.m_axis_tid_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$414'.
     1/1: $1\downsize.m_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$413'.
     1/1: $1\downsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$412'.
     1/1: $1\downsize.m_axis_tkeep_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$411'.
     1/1: $1\downsize.m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$410'.
     1/1: $1\downsize.s_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$409'.
     1/1: $1\downsize.s_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$408'.
     1/1: $1\downsize.s_axis_tid_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$407'.
     1/1: $1\downsize.s_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$406'.
     1/1: $1\downsize.s_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$405'.
     1/1: $1\downsize.s_axis_tkeep_reg[2:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$404'.
     1/1: $1\downsize.s_axis_tdata_reg[23:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$417'.
     1/1: $1\downsize.m_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
     1/14: $0\downsize.m_axis_tvalid_reg[0:0]
     2/14: $0\downsize.m_axis_tuser_reg[0:0]
     3/14: $0\downsize.m_axis_tdest_reg[7:0]
     4/14: $0\downsize.m_axis_tid_reg[7:0]
     5/14: $0\downsize.m_axis_tlast_reg[0:0]
     6/14: $0\downsize.s_axis_tid_reg[7:0]
     7/14: $0\downsize.s_axis_tkeep_reg[2:0]
     8/14: $0\downsize.m_axis_tkeep_reg[0:0]
     9/14: $0\downsize.m_axis_tdata_reg[7:0]
    10/14: $0\downsize.s_axis_tuser_reg[0:0]
    11/14: $0\downsize.s_axis_tdest_reg[7:0]
    12/14: $0\downsize.s_axis_tlast_reg[0:0]
    13/14: $0\downsize.s_axis_tvalid_reg[0:0]
    14/14: $0\downsize.s_axis_tdata_reg[23:0]
Creating decoders for process `$paramod\counter\WICreating decoders for process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$420'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$418'.
     1/1: $0\data_o_reg[23:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$416'.
     1/1: $1\downsize.m_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$415'.
     1/1: $1\downsize.m_axis_tid_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$414'.
     1/1: $1\downsize.m_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$413'.
     1/1: $1\downsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$412'.
     1/1: $1\downsize.m_axis_tkeep_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$411'.
     1/1: $1\downsize.m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$410'.
     1/1: $1\downsize.s_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$409'.
     1/1: $1\downsize.s_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$408'.
     1/1: $1\downsize.s_axis_tid_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$407'.
     1/1: $1\downsize.s_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$406'.
     1/1: $1\downsize.s_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$405'.
     1/1: $1\downsize.s_axis_tkeep_reg[2:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$404'.
     1/1: $1\downsize.s_axis_tdata_reg[23:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$417'.
     1/1: $1\downsize.m_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
     1/14: $0\downsize.m_axis_tvalid_reg[0:0]
     2/14: $0\downsize.m_axis_tuser_reg[0:0]
     3/14: $0\downsize.m_axis_tdest_reg[7:0]
     4/14: $0\downsize.m_axis_tid_reg[7:0]
     5/14: $0\downsize.m_axis_tlast_reg[0:0]
     6/14: $0\downsize.s_axis_tid_reg[7:0]
     7/14: $0\downsize.s_axis_tkeep_reg[2:0]
     8/14: $0\downsize.m_axis_tkeep_reg[0:0]
     9/14: $0\downsize.m_axis_tdata_reg[7:0]
    10/14: $0\downsize.s_axis_tuser_reg[0:0]
    11/14: $0\downsize.s_axis_tdest_reg[7:0]
    12/14: $0\downsize.s_axis_tlast_reg[0:0]
    13/14: $0\downsize.s_axis_tvalid_reg[0:0]
    14/14: $0\downsize.s_axis_tdata_reg[23:0]
Creating decoders for process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$696'.
     1/1: $0\count_l[10:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
     1/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687
     2/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_DATA[7:0]$688
     3/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_ADDR[10:0]$689
     4/5: $0\data_b_o[7:0]
     5/5: $0\data_a_o[7:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$621'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$619'.
     1/1: $0\data_o_reg[7:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676'.
     1/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679
     2/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_DATA[7:0]$678
     3/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_ADDR[8:0]$677
     4/5: $0\data_b_o[7:0]
     5/5: $0\data_a_o[7:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$601'.
     1/1: $1\bit_cnt[3:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$600'.
     1/1: $1\prescale_reg[18:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$599'.
     1/1: $1\data_reg[8:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$598'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$597'.
     1/1: $1\txd_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$596'.
     1/1: $1\s_axis_tready_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
     1/6: $0\data_reg[8:0]
     2/6: $0\s_axis_tready_reg[0:0]
     3/6: $0\busy_reg[0:0]
     4/6: $0\bit_cnt[3:0]
     5/6: $0\prescale_reg[18:0]
     6/6: $0\txd_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$581'.
     1/1: $1\bit_cnt[3:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$580'.
     1/1: $1\prescale_reg[18:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$579'.
     1/1: $1\data_reg[7:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$578'.
     1/1: $1\frame_error_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$577'.
     1/1: $1\overrun_error_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$576'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$575'.
     1/1: $1\rxd_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$574'.
     1/1: $1\m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$573'.
     1/1: $1\m_axis_tdata_reg[7:0]
Creating decDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$696'.
     1/1: $0\count_l[10:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
     1/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687
     2/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_DATA[7:0]$688
     3/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_ADDR[10:0]$689
     4/5: $0\data_b_o[7:0]
     5/5: $0\data_a_o[7:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$621'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$619'.
     1/1: $0\data_o_reg[7:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676'.
     1/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679
     2/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_DATA[7:0]$678
     3/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_ADDR[8:0]$677
     4/5: $0\data_b_o[7:0]
     5/5: $0\data_a_o[7:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$601'.
     1/1: $1\bit_cnt[3:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$600'.
     1/1: $1\prescale_reg[18:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$599'.
     1/1: $1\data_reg[8:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$598'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$597'.
     1/1: $1\txd_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$596'.
     1/1: $1\s_axis_tready_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
     1/6: $0\data_reg[8:0]
     2/6: $0\s_axis_tready_reg[0:0]
     3/6: $0\busy_reg[0:0]
     4/6: $0\bit_cnt[3:0]
     5/6: $0\prescale_reg[18:0]
     6/6: $0\txd_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$581'.
     1/1: $1\bit_cnt[3:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$580'.
     1/1: $1\prescale_reg[18:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$579'.
     1/1: $1\data_reg[7:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$578'.
     1/1: $1\frame_error_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$577'.
     1/1: $1\overrun_error_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$576'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$575'.
     1/1: $1\rxd_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$574'.
     1/1: $1\m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$573'.
     1/1: $1\m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
     1/9: $0\overrun_error_reg[0:0]
     2/9: $0\busy_reg[0:0]
     3/9: $0\rxd_reg[0:0]
     4/9: $0\m_axis_tvalid_reg[0:0]
     5/9: $0\m_axis_tdata_reg[7:0]
     6/9: $0\bit_cnt[3:0]
     7/9: $0\prescale_reg[18:0]
     8/9: $0\frame_error_reg[0:0]
     9/9: $0\data_reg[7:0]
Creating decoders for process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$552'.
     1/2: $0\sync_m[0:0]
     2/2: $0\sync_o[0:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$547'.
     1/1: $0\data_o_bypass_l[7:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$543'.
     1/1: $0\rd_ptr_l[9:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$539'.
     1/1: $0\wr_ptr_l[9:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$535'.
     1/3: $2\rd_ptr_next_w[9:0]
     2/3: $1\rd_ptr_next_w[9:0]
     3/3: $0\rd_ptr_next_w[9:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$527'.
     1/1: $1\upsize.m_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$526'.
     1/1: $1\upsize.m_axis_tid_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$525'.
     1/1: $1\upsize.m_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$524'.
     1/1: $1\upsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$523'.
     1/1: $1\upsize.m_axis_tkeep_reg[2:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$522'.
     1/1: $1\upsize.m_axis_tdata_reg[23:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$521'.
     1/1: $1\upsize.s_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$520'.
     1/1: $1\upsize.s_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$519'.
     1/1: $1\upsize.s_axis_tid_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$518'.
     1/1: $1\upsize.s_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$517'.
     1/1: $1\upsize.s_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$516'.
     1/1: $1\upsize.s_axis_tkeep_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$515'.
     1/1: $1\upsize.s_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submododers for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
     1/9: $0\overrun_error_reg[0:0]
     2/9: $0\busy_reg[0:0]
     3/9: $0\rxd_reg[0:0]
     4/9: $0\m_axis_tvalid_reg[0:0]
     5/9: $0\m_axis_tdata_reg[7:0]
     6/9: $0\bit_cnt[3:0]
     7/9: $0\prescale_reg[18:0]
     8/9: $0\frame_error_reg[0:0]
     9/9: $0\data_reg[7:0]
Creating decoders for process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$552'.
     1/2: $0\sync_m[0:0]
     2/2: $0\sync_o[0:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$547'.
     1/1: $0\data_o_bypass_l[7:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$543'.
     1/1: $0\rd_ptr_l[9:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$539'.
     1/1: $0\wr_ptr_l[9:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$535'.
     1/3: $2\rd_ptr_next_w[9:0]
     2/3: $1\rd_ptr_next_w[9:0]
     3/3: $0\rd_ptr_next_w[9:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$527'.
     1/1: $1\upsize.m_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$526'.
     1/1: $1\upsize.m_axis_tid_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$525'.
     1/1: $1\upsize.m_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$524'.
     1/1: $1\upsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$523'.
     1/1: $1\upsize.m_axis_tkeep_reg[2:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$522'.
     1/1: $1\upsize.m_axis_tdata_reg[23:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$521'.
     1/1: $1\upsize.s_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$520'.
     1/1: $1\upsize.s_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$519'.
     1/1: $1\upsize.s_axis_tid_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$518'.
     1/1: $1\upsize.s_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$517'.
     1/1: $1\upsize.s_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$516'.
     1/1: $1\upsize.s_axis_tkeep_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$515'.
     1/1: $1\upsize.s_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$514'.
     1/1: $1\upsize.seg_reg[1:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$528'.
     1/1: $1\upsize.m_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
     1/40: $0\upsize.m_axis_tkeep_reg[2:0] [2]
     2/40: $0\upsize.m_axis_tkeep_reg[2:0] [1]
     3/40: $0\upsize.m_axis_tkeep_reg[2:0] [0]
     4/40: $0\upsize.m_axis_tdata_reg[23:0] [18]
     5/40: $0\upsize.m_axis_tdata_reg[23:0] [15]
     6/40: $0\upsize.m_axis_tdata_reg[23:0] [13]
     7/40: $0\upsize.m_axis_tdata_reg[23:0] [20]
     8/40: $0\upsize.m_axis_tdata_reg[23:0] [16]
     9/40: $0\upsize.m_axis_tdata_reg[23:0] [14]
    10/40: $0\upsize.m_axis_tdata_reg[23:0] [12]
    11/40: $0\upsize.m_axis_tdata_reg[23:0] [11]
    12/40: $0\upsize.m_axis_tdata_reg[23:0] [10]
    13/40: $0\upsize.m_axis_tdata_reg[23:0] [19]
    14/40: $0\upsize.m_axis_tdata_reg[23:0] [9]
    15/40: $0\upsize.m_axis_tdata_reg[23:0] [2]
    16/40: $0\upsize.m_axis_tdata_reg[23:0] [8]
    17/40: $0\upsize.m_axis_tdata_reg[23:0] [17]
    18/40: $0\upsize.m_axis_tdata_reg[23:0] [7]
    19/40: $0\upsize.m_axis_tdata_reg[23:0] [1]
    20/40: $0\upsize.m_axis_tdata_reg[23:0] [6]
    21/40: $0\upsize.m_axis_tdata_reg[23:0] [21]
    22/40: $0\upsize.m_axis_tdata_reg[23:0] [4]
    23/40: $0\upsize.m_axis_tdata_reg[23:0] [0]
    24/40: $0\upsize.m_axis_tdata_reg[23:0] [5]
    25/40: $0\upsize.m_axis_tdata_reg[23:0] [22]
    26/40: $0\upsize.m_axis_tdata_reg[23:0] [3]
    27/40: $0\upsize.m_axis_tuser_reg[0:0]
    28/40: $0\upsize.m_axis_tdest_reg[7:0]
    29/40: $0\upsize.m_axis_tid_reg[7:0]
    30/40: $0\upsize.m_axis_tlast_reg[0:0]
    31/40: $0\upsize.m_axis_tdata_reg[23:0] [23]
    32/40: $0\upsize.s_axis_tlast_reg[0:0]
    33/40: $0\upsize.s_axis_tvalid_reg[0:0]
    34/40: $0\upsize.s_axis_tkeep_reg[0:0]
    35/40: $0\upsize.seg_reg[1:0]
    36/40: $0\upsize.m_axis_tvalid_reg[0:0]
    37/40: $0\upsize.s_axis_tuser_reg[0:0]
    38/40: $0\upsize.s_axis_tdest_reg[7:0]
    39/40: $0\upsize.s_axis_tid_reg[7:0]
    40/40: $0\upsize.s_axis_tdata_reg[7:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$457'.
     1/2: $0\gy_o[15:0]
     2/2: $0\gx_o[15:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
     1/14: $2\r[31:0]
     2/14: $1\r[31:0]
     3/14: $1\c[31:0]
     4/14: $0\c[31:0]
     5/14: $0\r[31:0]
     6/14: $0\conv_window[8][7:0]
     7/14: $0\conv_window[7][7:0]
     8/14: $0\conv_window[6][7:0]
     9/14: $0\conv_window[5][7:0]
    10/14: $0\conv_window[4][7:0]
    11/14: $0\conv_window[3][7:0]
    12/14: $0\conv_window[2][7:0]
    13/14: $0\conv_window[1][7:0]
    14/14: $0\conv_window[0][7:0]

17.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
ules/imports/axis_adapter.v:144$514'.
     1/1: $1\upsize.seg_reg[1:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$528'.
     1/1: $1\upsize.m_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
     1/40: $0\upsize.m_axis_tkeep_reg[2:0] [2]
     2/40: $0\upsize.m_axis_tkeep_reg[2:0] [1]
     3/40: $0\upsize.m_axis_tkeep_reg[2:0] [0]
     4/40: $0\upsize.m_axis_tdata_reg[23:0] [18]
     5/40: $0\upsize.m_axis_tdata_reg[23:0] [15]
     6/40: $0\upsize.m_axis_tdata_reg[23:0] [13]
     7/40: $0\upsize.m_axis_tdata_reg[23:0] [20]
     8/40: $0\upsize.m_axis_tdata_reg[23:0] [16]
     9/40: $0\upsize.m_axis_tdata_reg[23:0] [14]
    10/40: $0\upsize.m_axis_tdata_reg[23:0] [12]
    11/40: $0\upsize.m_axis_tdata_reg[23:0] [11]
    12/40: $0\upsize.m_axis_tdata_reg[23:0] [10]
    13/40: $0\upsize.m_axis_tdata_reg[23:0] [19]
    14/40: $0\upsize.m_axis_tdata_reg[23:0] [9]
    15/40: $0\upsize.m_axis_tdata_reg[23:0] [2]
    16/40: $0\upsize.m_axis_tdata_reg[23:0] [8]
    17/40: $0\upsize.m_axis_tdata_reg[23:0] [17]
    18/40: $0\upsize.m_axis_tdata_reg[23:0] [7]
    19/40: $0\upsize.m_axis_tdata_reg[23:0] [1]
    20/40: $0\upsize.m_axis_tdata_reg[23:0] [6]
    21/40: $0\upsize.m_axis_tdata_reg[23:0] [21]
    22/40: $0\upsize.m_axis_tdata_reg[23:0] [4]
    23/40: $0\upsize.m_axis_tdata_reg[23:0] [0]
    24/40: $0\upsize.m_axis_tdata_reg[23:0] [5]
    25/40: $0\upsize.m_axis_tdata_reg[23:0] [22]
    26/40: $0\upsize.m_axis_tdata_reg[23:0] [3]
    27/40: $0\upsize.m_axis_tuser_reg[0:0]
    28/40: $0\upsize.m_axis_tdest_reg[7:0]
    29/40: $0\upsize.m_axis_tid_reg[7:0]
    30/40: $0\upsize.m_axis_tlast_reg[0:0]
    31/40: $0\upsize.m_axis_tdata_reg[23:0] [23]
    32/40: $0\upsize.s_axis_tlast_reg[0:0]
    33/40: $0\upsize.s_axis_tvalid_reg[0:0]
    34/40: $0\upsize.s_axis_tkeep_reg[0:0]
    35/40: $0\upsize.seg_reg[1:0]
    36/40: $0\upsize.m_axis_tvalid_reg[0:0]
    37/40: $0\upsize.s_axis_tuser_reg[0:0]
    38/40: $0\upsize.s_axis_tdest_reg[7:0]
    39/40: $0\upsize.s_axis_tid_reg[7:0]
    40/40: $0\upsize.s_axis_tdata_reg[7:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$457'.
     1/2: $0\gy_o[15:0]
     2/2: $0\gx_o[15:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
     1/14: $2\r[31:0]
     2/14: $1\r[31:0]
     3/14: $1\c[31:0]
     4/14: $0\c[31:0]
     5/14: $0\r[31:0]
     6/14: $0\conv_window[8][7:0]
     7/14: $0\conv_window[7][7:0]
     8/14: $0\conv_window[6][7:0]
     9/14: $0\conv_window[5][7:0]
    10/14: $0\conv_window[4][7:0]
    11/14: $0\conv_window[3][7:0]
    12/14: $0\conv_window[2][7:0]
    13/14: $0\conv_window[1][7:0]
    14/14: $0\conv_window[0][7:0]

17.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\rd_ptr_next_w' from process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$535'.

17.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
No latch inferred for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\rd_ptr_next_w' from process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$535'.

17.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\elastic\WIDTH_P=24.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$420'.
  created $dff cell `$procdff$2165' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=24.\data_o_reg' using process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$418'.
  created $dff cell `$procdff$2166' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tdata_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2167' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tvalid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2168' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tlast_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2169' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tdest_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2170' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tuser_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2171' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tdata_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2172' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tkeep_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2173' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tkeep_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2174' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2175' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tvalid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2176' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tlast_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  createCreating register for signal `$paramod\elastic\WIDTH_P=24.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$420'.
  created $dff cell `$procdff$2165' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=24.\data_o_reg' using process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$418'.
  created $dff cell `$procdff$2166' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tdata_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2167' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tvalid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2168' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tlast_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2169' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tdest_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2170' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tuser_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2171' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tdata_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2172' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tkeep_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2173' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tkeep_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2174' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2175' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tvalid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2176' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tlast_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2177' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2178' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tdest_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2179' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tuser_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2180' with positive edge clock.
Creating register for signal `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.\count_l' using process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$696'.
  created $dff cell `$procdff$2181' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\data_a_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2182' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\data_b_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2183' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2184' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2185' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2186' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$621'.
  created $dff cell `$procdff$2187' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\data_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$619'.
  created $dff cell `$procdff$2188' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.\data_a_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676'.
  created $dff cell `$procdff$2189' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.\data_b_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676'.
  created $dff cell `$procdff$2190' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.d $dff cell `$procdff$2177' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2178' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tdest_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2179' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tuser_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
  created $dff cell `$procdff$2180' with positive edge clock.
Creating register for signal `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.\count_l' using process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$696'.
  created $dff cell `$procdff$2181' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\data_a_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2182' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\data_b_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2183' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2184' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2185' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2186' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$621'.
  created $dff cell `$procdff$2187' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\data_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$619'.
  created $dff cell `$procdff$2188' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.\data_a_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676'.
  created $dff cell `$procdff$2189' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.\data_b_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676'.
  created $dff cell `$procdff$2190' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676'.
  created $dff cell `$procdff$2191' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676'.
  created $dff cell `$procdff$2192' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676'.
  created $dff cell `$procdff$2193' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\data_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
  created $dff cell `$procdff$2194' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\prescale_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
  created $dff cell `$procdff$2195' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\bit_cnt' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
  created $dff cell `$procdff$2196' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\busy_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
  created $dff cell `$procdff$2197' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\s_axis_tready_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
  created $dff cell `$procdff$2198' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\txd_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
  created $dff cell `$procdff$2199' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\data_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2200' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\frame_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2201' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\prescale_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2202' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\bit_cnt' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2203' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\m_axis_tdata_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2204' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\m_axis_tvalid_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2205' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\rxd_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2206' with positisv:48$675_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676'.
  created $dff cell `$procdff$2191' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676'.
  created $dff cell `$procdff$2192' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676'.
  created $dff cell `$procdff$2193' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\data_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
  created $dff cell `$procdff$2194' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\prescale_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
  created $dff cell `$procdff$2195' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\bit_cnt' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
  created $dff cell `$procdff$2196' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\busy_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
  created $dff cell `$procdff$2197' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\s_axis_tready_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
  created $dff cell `$procdff$2198' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\txd_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
  created $dff cell `$procdff$2199' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\data_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2200' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\frame_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2201' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\prescale_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2202' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\bit_cnt' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2203' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\m_axis_tdata_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2204' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\m_axis_tvalid_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2205' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\rxd_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2206' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\busy_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2207' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\overrun_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2208' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_o' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$552'.
  created $dff cell `$procdff$2209' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_m' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$552'.
  created $dff cell `$procdff$2210' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\data_o_bypass_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$547'.
  created $dff cell `$procdff$2211' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\rd_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$543'.
  created $dff cell `$procdff$2212' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\wr_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$539'.
  created $dff cell `$procdff$2213' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tdata_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2214' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2215' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tdest_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2216' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tuser_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2217' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tdata_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2218' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.seg_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2219' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tkeep_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2220' with positive edge clock.
Creating register for signal `$paramodve edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\busy_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2207' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\overrun_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
  created $dff cell `$procdff$2208' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_o' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$552'.
  created $dff cell `$procdff$2209' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_m' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$552'.
  created $dff cell `$procdff$2210' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\data_o_bypass_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$547'.
  created $dff cell `$procdff$2211' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\rd_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$543'.
  created $dff cell `$procdff$2212' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\wr_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$539'.
  created $dff cell `$procdff$2213' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tdata_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2214' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2215' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tdest_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2216' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tuser_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2217' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tdata_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2218' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.seg_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2219' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tkeep_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2220' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tvalid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2221' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tlast_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2222' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tkeep_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2223' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tvalid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2224' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tlast_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2225' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2226' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tdest_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2227' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tuser_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2228' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gx_o' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$457'.
  created $dff cell `$procdff$2229' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gy_o' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$457'.
  created $dff cell `$procdff$2230' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\r' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2231' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\c' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2232' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[0]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2233' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[1]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2234' with positive edge clock.
Creating register for sign$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tvalid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2221' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tlast_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2222' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tkeep_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2223' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tvalid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2224' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tlast_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2225' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2226' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tdest_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2227' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tuser_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
  created $dff cell `$procdff$2228' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gx_o' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$457'.
  created $dff cell `$procdff$2229' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gy_o' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$457'.
  created $dff cell `$procdff$2230' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\r' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2231' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\c' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2232' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[0]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2233' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[1]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2234' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[2]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2235' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[3]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2236' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[4]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2237' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[5]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2238' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[6]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2239' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[7]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2240' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[8]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2241' with positive edge clock.

17.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
al `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[2]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2235' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[3]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2236' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[4]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2237' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[5]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2238' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[6]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2239' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[7]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2240' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[8]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
  created $dff cell `$procdff$2241' with positive edge clock.

17.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$420'.
Removing empty process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$420'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$418'.
Removing empty process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$418'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$416'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$415'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$414'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$413'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$412'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$411'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$410'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$409'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$408'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$407'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$406'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$405'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$404'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$417'.
Found and cleaned up 7 empty switches in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
Found and cleaned up 6 empty switches in `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$696'.
Removing empty process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$696'.
Found and cleaned up 4 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$621'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$621'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$619'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../sFound and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$420'.
Removing empty process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$420'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$418'.
Removing empty process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$418'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$416'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$415'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$414'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$413'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$412'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$411'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$410'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$409'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$408'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$407'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$406'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$405'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$404'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$417'.
Found and cleaned up 7 empty switches in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$382'.
Found and cleaned up 6 empty switches in `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$696'.
Removing empty process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$696'.
Found and cleaned up 4 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$621'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$621'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$619'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$619'.
Found and cleaned up 4 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$601'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$600'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$599'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$598'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$597'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$596'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$581'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$580'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$579'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$578'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$577'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$576'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$575'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$574'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$573'.
Found and cleaned up 10 empty switches in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
Found and cleaned up 1 empty switch in `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$552'.
Removing empty process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$552'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$547'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$547'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$543'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$543'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$539'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$539'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$535'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$535'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$527'ubmodules/imports/elastic.sv:23$619'.
Found and cleaned up 4 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$676'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$601'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$600'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$599'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$598'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$597'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$596'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$582'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$581'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$580'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$579'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$578'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$577'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$576'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$575'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$574'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$573'.
Found and cleaned up 10 empty switches in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$554'.
Found and cleaned up 1 empty switch in `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$552'.
Removing empty process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$552'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$547'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$547'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$543'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$543'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$539'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$539'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$535'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$535'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$527'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$526'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$525'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$524'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$523'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$522'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$521'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$520'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$519'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$518'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$517'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$516'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$515'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$514'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$528'.
Found and cleaned up 11 empty switches in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$457'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$457'.
Found and cleaned up 2 empty switches in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
Cleaned up 68 empty switches.
.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$526'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$525'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$524'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$523'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$522'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$521'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$520'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$519'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$518'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$517'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$516'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$515'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$514'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$528'.
Found and cleaned up 11 empty switches in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$472'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$457'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$457'.
Found and cleaned up 2 empty switches in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$440'.
Cleaned up 68 empty switches.

17.4. Executing FLATTEN pass (flatten design).

17.4. Executing FLATTEN pass (flatten design).
Using template $paramod\sync2\WIDTH_P=1 for cells of type $paramod\sync2\WIDTH_P=1.
Using template $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter for cells of type $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Using template $paramod\elastic\WIDTH_P=24 for cells of type $paramod\elastic\WIDTH_P=24.
Using template $paramod\conv2d\WIDTH_P=8\DEPTH_P=640 for cells of type $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Using template $paramod\rgb2gray\WIDTH_P=8 for cells of type $paramod\rgb2gray\WIDTH_P=8.
Using template $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter for cells of type $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Using template $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512 for cells of type $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Using template $paramod\uart\DATA_WIDTH=8 for cells of type $paramod\uart\DATA_WIDTH=8.
Using template $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639 for cells of type $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Using template $paramod\uart_rx\DATA_WIDTH=8 for cells of type $paramod\uart_rx\DATA_WIDTH=8.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Using template $paramod\uart_tx\DATA_WIDTH=8 for cells of type $paramod\uart_tx\DATA_WIDTH=8.
Using template $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279 for cells of type $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Using template $paramod\elastic\WIDTH_P=8 for cells of type $paramod\elastic\WIDTH_P=8.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
<suppressed ~19 debug messages>
No more expansions possible.
Deleting now unused module $paramod\elastic\WIDTH_P=24.
Deleting now unused module $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Deleting now unused module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Deleting now unused module $paramod\elastic\WIDTH_P=8.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Deleting now unused module $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Deleting now unused module $paramod\uart_tx\DATA_WIDTH=8.
Deleting now unused module $paramod\uart_rx\DATA_WIDTH=8.
Deleting now unused module $paramod\sync2\WIDTH_P=1.
Deleting now unused module $paramod\uart\DATA_WIDTH=8.
Deleting now unused module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Deleting now unused module $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Deleting now unused module $paramod\rgb2gray\WIDTH_P=8.
Deleting now unused module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Using template $paramod\sync2\WIDTH_P=1 for cells of type $paramod\sync2\WIDTH_P=1.
Using template $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter for cells of type $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Using template $paramod\elastic\WIDTH_P=24 for cells of type $paramod\elastic\WIDTH_P=24.
Using template $paramod\conv2d\WIDTH_P=8\DEPTH_P=640 for cells of type $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Using template $paramod\rgb2gray\WIDTH_P=8 for cells of type $paramod\rgb2gray\WIDTH_P=8.
Using template $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter for cells of type $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Using template $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512 for cells of type $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Using template $paramod\uart\DATA_WIDTH=8 for cells of type $paramod\uart\DATA_WIDTH=8.
Using template $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639 for cells of type $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Using template $paramod\uart_rx\DATA_WIDTH=8 for cells of type $paramod\uart_rx\DATA_WIDTH=8.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Using template $paramod\uart_tx\DATA_WIDTH=8 for cells of type $paramod\uart_tx\DATA_WIDTH=8.
Using template $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279 for cells of type $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Using template $paramod\elastic\WIDTH_P=8 for cells of type $paramod\elastic\WIDTH_P=8.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
<suppressed ~19 debug messages>
No more expansions possible.
Deleting now unused module $paramod\elastic\WIDTH_P=24.
Deleting now unused module $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Deleting now unused module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Deleting now unused module $paramod\elastic\WIDTH_P=8.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Deleting now unused module $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Deleting now unused module $paramod\uart_tx\DATA_WIDTH=8.
Deleting now unused module $paramod\uart_rx\DATA_WIDTH=8.
Deleting now unused module $paramod\sync2\WIDTH_P=1.
Deleting now unused module $paramod\uart\DATA_WIDTH=8.
Deleting now unused module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Deleting now unused module $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Deleting now unused module $paramod\rgb2gray\WIDTH_P=8.
Deleting now unused module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.

17.5. Executing TRIBUF pass.

17.5. Executing TRIBUF pass.

17.6. Executing DEMINOUT pass (demote inout ports to input or output).

17.6. Executing DEMINOUT pass (demote inout ports to input or output).

17.7. Executing OPT_EXPR pass (perform const folding).

17.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~187 debug messages>
Optimizing module sobel.
<suppressed ~187 debug messages>

17.8. Executing OPT_CLEAN pass (remove unused cells and wires).

17.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 211 unused cells and 841 unused wires.
Finding unused cells or wires in module \sobel..
Removed 211 unused cells and 841 unused wires.
<suppressed ~231 debug messages>

17.9. Executing CHECK pass (checking for obvious problems).
<suppressed ~231 debug messages>

17.9. Executing CHECK pass (checking for obvious problems).
checking module sobel..
found and reported 0 problems.

17.10. Executing OPT pass (performing simple optimizations).

17.10.1. Executing OPT_EXPR pass (perform const folding).
checking module sobel..
found and reported 0 problems.

17.10. Executing OPT pass (performing simple optimizations).

17.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~224 debug messages>
Optimizing module sobel.
<suppressed ~224 debug messages>

17.10.2. Executing OPT_MERGE pass (detect identical cells).

17.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

17.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Finding identical cells in module `\sobel'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

17.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$../../rtl/sobel/sobel.sv:187$4: \sobel_conv2d.gx_o -> { 1'0 \sobel_conv2d.gx_o [14:0] }
      Replacing known input bits on port A of cell $techmap\rgb_pack.$procmux$2030: \rgb_pack.upsize.s_axis_tvalid_reg -> 1'0
      Replacing known input bits on port A of cell $techmap\rgb_unpack.$procmux$883: \rgb_unpack.downsize.s_axis_tvalid_reg -> 1'1
      Replacing known input bits on port A of cell $techmap\rgb_unpack.$procmux$880: \rgb_unpack.downsize.s_axis_tvalid_reg -> 1'0
  Analyzing evaluation results.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1295.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1295.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1295.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1295.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1295.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1295.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1295.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1689.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1689.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1689.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1689.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1689.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1689.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1689.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1392.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1392.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1392.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1392.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1392.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1392.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1392.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1527.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1527.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1527.
    dead port 5/6 on $pmux $techmap\rgb_pack.$procmux$1527.
    dead port 1/4 on $pmux $techmap\rgb_pack.$procmux$1590.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1590.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1336.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1336.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1336.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1336.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1336.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1336.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1336.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1708.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1708.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1708.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1708.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1708.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1708.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1708.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1436.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1436.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1436.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1436.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1436.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1436.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1436.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1282.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1282.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1282.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1282.
    dead port 6/7 on $pmux $techmap\rgb_pack.$procmux$1282.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 4/5 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 1/4 on $pRunning muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$../../rtl/sobel/sobel.sv:187$4: \sobel_conv2d.gx_o -> { 1'0 \sobel_conv2d.gx_o [14:0] }
      Replacing known input bits on port A of cell $techmap\rgb_pack.$procmux$2030: \rgb_pack.upsize.s_axis_tvalid_reg -> 1'0
      Replacing known input bits on port A of cell $techmap\rgb_unpack.$procmux$883: \rgb_unpack.downsize.s_axis_tvalid_reg -> 1'1
      Replacing known input bits on port A of cell $techmap\rgb_unpack.$procmux$880: \rgb_unpack.downsize.s_axis_tvalid_reg -> 1'0
  Analyzing evaluation results.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1295.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1295.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1295.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1295.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1295.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1295.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1295.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1689.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1689.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1689.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1689.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1689.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1689.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1689.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1392.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1392.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1392.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1392.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1392.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1392.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1392.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1527.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1527.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1527.
    dead port 5/6 on $pmux $techmap\rgb_pack.$procmux$1527.
    dead port 1/4 on $pmux $techmap\rgb_pack.$procmux$1590.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1590.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1336.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1336.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1336.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1336.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1336.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1336.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1336.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1708.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1708.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1708.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1708.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1708.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1708.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1708.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1436.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1436.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1436.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1436.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1436.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1436.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1436.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1282.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1282.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1282.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1282.
    dead port 6/7 on $pmux $techmap\rgb_pack.$procmux$1282.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 4/5 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 1/4 on $pmux $techmap\rgb_pack.$procmux$1609.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1609.
    dead port 1/3 on $pmux $techmap\rgb_pack.$procmux$1737.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1350.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1350.
    dead port 4/5 on $pmux $techmap\rgb_pack.$procmux$1350.
    dead port 1/3 on $pmux $techmap\rgb_pack.$procmux$1756.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1274.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1274.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1274.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1274.
    dead port 6/7 on $pmux $techmap\rgb_pack.$procmux$1274.
    dead port 1/8 on $pmux $techmap\rgb_pack.$procmux$1774.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1774.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1774.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1774.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1774.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1774.
    dead port 1/8 on $pmux $techmap\rgb_pack.$procmux$1793.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1793.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1793.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1793.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1793.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1793.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1626.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1626.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1626.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1626.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1626.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1626.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1626.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1806.
    dead port 3/4 on $pmux $techmap\rgb_pack.$procmux$1806.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1811.
    dead port 3/4 on $pmux $techmap\rgb_pack.$procmux$1811.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 1/6 on $pmux $techmap\rgb_pack.$procmux$1832.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1832.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1832.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1832.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1562.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1562.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1562.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1562.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1562.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1562.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1562.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1506.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1506.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1506.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1506.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1506.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1506.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1506.
    dead port 1/6 on $pmux $techmap\rgb_pack.$procmux$1851.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1851.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1851.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1851.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1323.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1323.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1323.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1323.
    dead port 5/9 on $pmux $techmap\rgbmux $techmap\rgb_pack.$procmux$1609.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1609.
    dead port 1/3 on $pmux $techmap\rgb_pack.$procmux$1737.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1350.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1350.
    dead port 4/5 on $pmux $techmap\rgb_pack.$procmux$1350.
    dead port 1/3 on $pmux $techmap\rgb_pack.$procmux$1756.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1274.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1274.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1274.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1274.
    dead port 6/7 on $pmux $techmap\rgb_pack.$procmux$1274.
    dead port 1/8 on $pmux $techmap\rgb_pack.$procmux$1774.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1774.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1774.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1774.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1774.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1774.
    dead port 1/8 on $pmux $techmap\rgb_pack.$procmux$1793.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1793.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1793.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1793.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1793.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1793.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1626.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1626.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1626.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1626.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1626.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1626.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1626.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1806.
    dead port 3/4 on $pmux $techmap\rgb_pack.$procmux$1806.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1811.
    dead port 3/4 on $pmux $techmap\rgb_pack.$procmux$1811.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 1/6 on $pmux $techmap\rgb_pack.$procmux$1832.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1832.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1832.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1832.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1562.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1562.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1562.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1562.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1562.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1562.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1562.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1506.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1506.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1506.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1506.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1506.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1506.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1506.
    dead port 1/6 on $pmux $techmap\rgb_pack.$procmux$1851.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1851.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1851.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1851.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1323.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1323.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1323.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1323.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1323.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1323.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1323.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1644.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1644.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1644.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1644.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1644.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1644.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1644.
    dead port 1/7 on $pmux $techmap\rgb_pack.$procmux$1915.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1915.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1915.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1915.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1915.
    dead port 1/7 on $pmux $techmap\rgb_pack.$procmux$1934.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1934.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1934.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1934.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1934.
    dead port 2/3 on $pmux $techmap\rgb_pack.$procmux$1946.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1545.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1545.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1545.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1545.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1545.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1545.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1545.
    dead port 2/3 on $pmux $techmap\rgb_pack.$procmux$1950.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1422.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1422.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1422.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1422.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1422.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1422.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1422.
    dead port 1/5 on $pmux $techmap\rgb_pack.$procmux$1971.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1971.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1971.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1404.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1404.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1404.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1404.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1404.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1404.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1404.
    dead port 1/5 on $pmux $techmap\rgb_pack.$procmux$1990.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1990.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1990.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$481.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$481.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$482.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$482.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$483.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$483.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$484.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$484.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$485.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$485.
    dead port 1_pack.$procmux$1323.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1323.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1323.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1644.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1644.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1644.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1644.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1644.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1644.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1644.
    dead port 1/7 on $pmux $techmap\rgb_pack.$procmux$1915.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1915.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1915.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1915.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1915.
    dead port 1/7 on $pmux $techmap\rgb_pack.$procmux$1934.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1934.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1934.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1934.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1934.
    dead port 2/3 on $pmux $techmap\rgb_pack.$procmux$1946.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1545.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1545.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1545.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1545.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1545.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1545.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1545.
    dead port 2/3 on $pmux $techmap\rgb_pack.$procmux$1950.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1422.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1422.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1422.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1422.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1422.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1422.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1422.
    dead port 1/5 on $pmux $techmap\rgb_pack.$procmux$1971.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1971.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1971.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1404.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1404.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1404.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1404.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1404.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1404.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1404.
    dead port 1/5 on $pmux $techmap\rgb_pack.$procmux$1990.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1990.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1990.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$481.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$481.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$482.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$482.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$483.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$483.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$484.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$484.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$485.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$485.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$486.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$486.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$487.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$487.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$489.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$489.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$490.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$490.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$491.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$491.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$492.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$492.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$493.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$493.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$494.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$494.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$495.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$495.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1658.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1658.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1658.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1658.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1658.
    dead port 7/8 on $pmux $techmap\rgb_pack.$procmux$1658.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1470.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1470.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1470.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1470.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1470.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1470.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1470.
    dead port 2/2 on $mux $techmap\rx_fifo.$procmux$1241.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1455.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1455.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1455.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1455.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1455.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1455.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1455.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1306.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1306.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1306.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1306.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1306.
    dead /2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$486.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$486.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$487.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$487.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$489.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$489.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$490.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$490.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$491.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$491.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$492.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$492.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$493.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$493.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$494.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$494.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$495.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$495.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1658.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1658.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1658.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1658.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1658.
    dead port 7/8 on $pmux $techmap\rgb_pack.$procmux$1658.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1470.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1470.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1470.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1470.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1470.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1470.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1470.
    dead port 2/2 on $mux $techmap\rx_fifo.$procmux$1241.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1455.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1455.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1455.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1455.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1455.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1455.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1455.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1306.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1306.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1306.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1306.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1306.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1306.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1306.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1366.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1366.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1366.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1366.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1366.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1366.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1366.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1667.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1667.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1667.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1667.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1667.
    dead port 7/8 on $pmux $techmap\rgb_pack.$procmux$1667.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$ternary$../../rtl/sobel/../counter/counter.sv:29$705.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$ternary$../../rtl/sobel/../counter/counter.sv:29$705.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$ternary$../../rtl/sobel/../counter/counter.sv:29$705.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1520.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1520.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1520.
    dead port 5/6 on $pmux $techmap\rgb_pack.$procmux$1520.
Removed 256 multiplexer ports.
<suppressed ~127 debug messages>

17.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
port 6/9 on $pmux $techmap\rgb_pack.$procmux$1306.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1306.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1366.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1366.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1366.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1366.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1366.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1366.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1366.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1667.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1667.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1667.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1667.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1667.
    dead port 7/8 on $pmux $techmap\rgb_pack.$procmux$1667.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$ternary$../../rtl/sobel/../counter/counter.sv:29$705.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$ternary$../../rtl/sobel/../counter/counter.sv:29$705.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$ternary$../../rtl/sobel/../counter/counter.sv:29$705.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1520.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1520.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1520.
    dead port 5/6 on $pmux $techmap\rgb_pack.$procmux$1520.
Removed 256 multiplexer ports.
<suppressed ~127 debug messages>

17.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
    New ctrl vector for $mux cell $techmap\rgb_pack.$procmux$2030: { }
    Consolidated identical input bits for $mux cell $techmap\rx_fifo.sync_fifo_ram.$procmux$952:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y
      New ports: A=1'0, B=1'1, Y=$techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0]
      New connections: $techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [7:1] = { $techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y
      New ports: A=1'0, B=1'1, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [7:1] = { $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0] }
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $mux cell $techmap\rx_fifo.sync_fifo_ram.$procmux$955:
      Old ports: A=8'00000000, B=$techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y, Y=$techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679
      New ports: A=1'0, B=$techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0], Y=$techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [0]
      New connections: $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [7:1] = { $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [0] }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920:
      Old ports: A=8'00000000, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687
      New ports: A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0], Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [7:1] = { $techmap\sobel_conv2d.line_buff  Optimizing cells in module \sobel.
    New ctrl vector for $mux cell $techmap\rgb_pack.$procmux$2030: { }
    Consolidated identical input bits for $mux cell $techmap\rx_fifo.sync_fifo_ram.$procmux$952:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y
      New ports: A=1'0, B=1'1, Y=$techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0]
      New connections: $techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [7:1] = { $techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y
      New ports: A=1'0, B=1'1, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [7:1] = { $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0] }
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $mux cell $techmap\rx_fifo.sync_fifo_ram.$procmux$955:
      Old ports: A=8'00000000, B=$techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y, Y=$techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679
      New ports: A=1'0, B=$techmap\rx_fifo.sync_fifo_ram.$procmux$952_Y [0], Y=$techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [0]
      New connections: $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [7:1] = { $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$675_EN[7:0]$679 [0] }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$920:
      Old ports: A=8'00000000, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687
      New ports: A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$917_Y [0], Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [7:1] = { $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [0] }
  Optimizing cells in module \sobel.
Performed a total of 5 changes.

17.10.5. Executing OPT_MERGE pass (detect identical cells).
er.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$687 [0] }
  Optimizing cells in module \sobel.
Performed a total of 5 changes.

17.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

17.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

17.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \rgb_unpack.downsize.m_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tkeep_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tkeep_reg = 3'000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tkeep_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.frame_error_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.overrun_error_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.busy_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_tx_inst.busy_reg = 1'0 to constant driver in module sobel.
Promoted 22 init specs to constant drivers.

17.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Promoting init spec \rgb_unpack.downsize.m_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tkeep_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tkeep_reg = 3'000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tkeep_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.frame_error_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.overrun_error_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.busy_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_tx_inst.busy_reg = 1'0 to constant driver in module sobel.
Promoted 22 init specs to constant drivers.

17.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 311 unused wires.
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 311 unused wires.
<suppressed ~6 debug messages>

17.10.8. Executing OPT_EXPR pass (perform const folding).
<suppressed ~6 debug messages>

17.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.10.9. Rerunning OPT passes. (Maybe there is more to do..)

17.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).

17.10.9. Rerunning OPT passes. (Maybe there is more to do..)

17.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

17.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

17.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.10.12. Executing OPT_MERGE pass (detect identical cells).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.10.13. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).

17.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.10.15. Executing OPT_EXPR pass (perform const folding).

17.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.10.16. Finished OPT passes. (There is nothing left to do.)

17.10.16. Finished OPT passes. (There is nothing left to do.)

17.11. Executing WREDUCE pass (reducing word size of cells).

17.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 8 bits (of 16) from mux cell sobel.$ternary$../../rtl/sobel/sobel.sv:187$4 ($mux).
Removed top 16 bits (of 24) from mux cell sobel.$techmap\rgb_unpack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:268$387 ($mux).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$448 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$445 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444 ($add).
Removed top 1 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$464 ($add).
Removed top 4 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$464 ($add).
Removed top 4 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$467 ($add).
Removed top 5 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$467 ($add).
Removed top 3 bits (of 8) from port Y of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$467 ($add).
Removed top 2 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$461 ($add).
Removed top 5 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$461 ($add).
Removed top 1 bits (of 8) from port Y of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$461 ($add).
Removed top 1 bits (of 2) from port B of cell sobel.$techmap\rgb_pack.$procmux$1547_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$511 ($add).
Removed top 30 bits (of 32) from port Y of cell sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$511 ($add).
Removed top 11 bits (of 19) from mux cell sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1167 ($mux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$eq$../../rtl/sobel/../../submodules/imports/uart_rx.v:120$568 ($eq).
Removed top 31 bits (of 32) from port B ofRemoved top 8 bits (of 16) from mux cell sobel.$ternary$../../rtl/sobel/sobel.sv:187$4 ($mux).
Removed top 16 bits (of 24) from mux cell sobel.$techmap\rgb_unpack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:268$387 ($mux).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$448 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$445 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444 ($add).
Removed top 1 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$464 ($add).
Removed top 4 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$464 ($add).
Removed top 4 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$467 ($add).
Removed top 5 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$467 ($add).
Removed top 3 bits (of 8) from port Y of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$467 ($add).
Removed top 2 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$461 ($add).
Removed top 5 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$461 ($add).
Removed top 1 bits (of 8) from port Y of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$461 ($add).
Removed top 1 bits (of 2) from port B of cell sobel.$techmap\rgb_pack.$procmux$1547_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$511 ($add).
Removed top 30 bits (of 32) from port Y of cell sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$511 ($add).
Removed top 11 bits (of 19) from mux cell sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1167 ($mux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$eq$../../rtl/sobel/../../submodules/imports/uart_rx.v:120$568 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:116$564 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$561 ($sub).
Removed top 28 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$561 ($sub).
Removed top 28 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:108$559 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:107$558 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$557 ($sub).
Removed top 13 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$557 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$556 ($gt).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procdff$2193 ($dff).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$965 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$962 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$960 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$957 ($mux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$eq$../../rtl/sobel/../../submodules/imports/uart_tx.v:106$593 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$590 ($sub).
Removed top 28 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$590 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:102$589 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$584 ($sub).
Removed top 13 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$584 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$583 ($gt).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procdff$2184 ($dff).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$930 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$927 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$925 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$922 ($mux).
Removed top 8 bits (of 16) from port Y of cell sobel.$neg$../../rtl/sobel/sobel.sv:187$3 ($neg).
Removed top 8 bits (of 16) from port A of cell sobel.$neg$../../rtl/sobel/sobel.sv:187$3 ($neg).
Removed top 8 bits (of 16) from wire sobel.$neg$../../rtl/sobel/sobel.sv:187$3_Y.
Removed top 30 bits (of 32) from wire sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:198$508_Y.
Removed top 16 bits (of 24) from wire sobel.$techmap\rgb_unpack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:268$387_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447_Y.
Removed top 11 bits (of 19) from wire sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1167_Y.
Removed top 13 bits (of 32) from wire sobel.$techmap\uart_ cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:116$564 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$561 ($sub).
Removed top 28 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$561 ($sub).
Removed top 28 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:108$559 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:107$558 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$557 ($sub).
Removed top 13 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$557 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$556 ($gt).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procdff$2193 ($dff).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$965 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$962 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$960 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$957 ($mux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$eq$../../rtl/sobel/../../submodules/imports/uart_tx.v:106$593 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$590 ($sub).
Removed top 28 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$590 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:102$589 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$584 ($sub).
Removed top 13 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$584 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$583 ($gt).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procdff$2184 ($dff).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$930 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$927 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$925 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$922 ($mux).
Removed top 8 bits (of 16) from port Y of cell sobel.$neg$../../rtl/sobel/sobel.sv:187$3 ($neg).
Removed top 8 bits (of 16) from port A of cell sobel.$neg$../../rtl/sobel/sobel.sv:187$3 ($neg).
Removed top 8 bits (of 16) from wire sobel.$neg$../../rtl/sobel/sobel.sv:187$3_Y.
Removed top 30 bits (of 32) from wire sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:198$508_Y.
Removed top 16 bits (of 24) from wire sobel.$techmap\rgb_unpack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:268$387_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447_Y.
Removed top 11 bits (of 19) from wire sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1167_Y.
Removed top 13 bits (of 32) from wire sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$557_Y.
Removed top 28 bits (of 32) from wire sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$561_Y.
Removed top 28 bits (of 32) from wire sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$590_Y.
Removed top 13 bits (of 32) from wire sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$584_Y.
Removed top 3 bits (of 8) from wire sobel.rgb2gray_inst.blue_term.
Removed top 1 bits (of 8) from wire sobel.rgb2gray_inst.red_term.
Removed top 8 bits (of 24) from wire sobel.rgb2gray_inst.terms_data.
Removed top 8 bits (of 24) from wire sobel.rgb2gray_inst.terms_elastic.data_i.

17.12. Executing PEEPOPT pass (run peephole optimizers).
inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$557_Y.
Removed top 28 bits (of 32) from wire sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$561_Y.
Removed top 28 bits (of 32) from wire sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$590_Y.
Removed top 13 bits (of 32) from wire sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$584_Y.
Removed top 3 bits (of 8) from wire sobel.rgb2gray_inst.blue_term.
Removed top 1 bits (of 8) from wire sobel.rgb2gray_inst.red_term.
Removed top 8 bits (of 24) from wire sobel.rgb2gray_inst.terms_data.
Removed top 8 bits (of 24) from wire sobel.rgb2gray_inst.terms_elastic.data_i.

17.12. Executing PEEPOPT pass (run peephole optimizers).

17.13. Executing OPT_CLEAN pass (remove unused cells and wires).

17.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 23 unused wires.
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

17.14. Executing SHARE pass (SAT-based resource sharing).
<suppressed ~1 debug messages>

17.14. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module sobel that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$692 ($memrd):
    Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o }.
    Found 1 candidates: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$691
    Analyzing resource sharing with $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$691 ($memrd):
      Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o }.
      Activation pattern for cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$692: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o } = 2'11
      Activation pattern for cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$691: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o } = 2'11
      Size of SAT problem: 6 cells, 39 variables, 87 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o } = 2'11
  Analyzing resource sharing options for $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$691 ($memrd):
    Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o }.
    No candidates found.
  Analyzing resource sharing options for $techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$681 ($memrd):
    Found 1 activation_patterns using ctrl signal \rstn_sync_inst.sync_o.
    No candidates found.

17.15. Executing TECHMAP pass (map to technology primitives).
Found 3 cells in module sobel that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$692 ($memrd):
    Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o }.
    Found 1 candidates: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$691
    Analyzing resource sharing with $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$691 ($memrd):
      Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o }.
      Activation pattern for cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$692: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o } = 2'11
      Activation pattern for cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$691: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o } = 2'11
      Size of SAT problem: 6 cells, 39 variables, 87 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o } = 2'11
  Analyzing resource sharing options for $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$691 ($memrd):
    Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o }.
    No candidates found.
  Analyzing resource sharing options for $techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$681 ($memrd):
    Found 1 activation_patterns using ctrl signal \rstn_sync_inst.sync_o.
    No candidates found.

17.15. Executing TECHMAP pass (map to technology primitives).

17.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v

17.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

17.15.2. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

17.15.2. Continuing TECHMAP pass.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$639f3c0210fcc5e1c908bc2f2b15fa79a0f7d8b3\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$639f3c0210fcc5e1c908bc2f2b15fa79a0f7d8b3\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$ffabd3b4cbee1be9226030f264c01b1383874a52\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$ffabd3b4cbee1be9226030f264c01b1383874a52\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$d544eb687a002b556032f6fb24d754f43a4207cb\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$d544eb687a002b556032f6fb24d754f43a4207cb\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
No more expansions possible.
<suppressed ~226 debug messages>

17.16. Executing OPT_EXPR pass (perform const folding).
<suppressed ~226 debug messages>

17.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.17. Executing OPT_CLEAN pass (remove unused cells and wires).

17.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 24 unused wires.
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

17.18. Executing ALUMACC pass (create $alu and $macc cells).
<suppressed ~1 debug messages>

17.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module sobel:
  creating $macc model for $neg$../../rtl/sobel/sobel.sv:187$3 ($neg).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$461 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$464 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$467 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$468 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$469 ($add).
  creating $macc model for $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$511 ($add).
  creating $macc model for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$538 ($add).
  creating $macc model for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$445 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$448 ($add).
  creating $macc model for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$455 ($sub).
  creating $macc model for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$557 ($sub).
  creating $macc model for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$561 ($sub).
  creating $macc model for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$590 ($sub).
  creating $macc model for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$584 ($sub).
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$445 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$455.
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$448 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$455.
  merging $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$468 into $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$469.
  creating $alu model for $macc $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$557.
  creating $alu model for $macc $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$590.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447.
  creating $alu model for $macc $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$561.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444.
  creating $alu model for $macc $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542.
  creating $alu model for $macc $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$538.
  creating $alu model for $macc $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$511.
  creating $alu model for $macc $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$584.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$467.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$464.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$461.
  creating $alu model for $macc $neg$../../rtl/sobel/sobel.sv:187$3.
  creating $macc cell for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../convExtracting $alu and $macc cells in module sobel:
  creating $macc model for $neg$../../rtl/sobel/sobel.sv:187$3 ($neg).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$461 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$464 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$467 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$468 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$469 ($add).
  creating $macc model for $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$511 ($add).
  creating $macc model for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$538 ($add).
  creating $macc model for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$445 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$448 ($add).
  creating $macc model for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$455 ($sub).
  creating $macc model for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$557 ($sub).
  creating $macc model for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$561 ($sub).
  creating $macc model for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$590 ($sub).
  creating $macc model for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$584 ($sub).
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$445 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$455.
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$448 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$455.
  merging $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$468 into $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$469.
  creating $alu model for $macc $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$557.
  creating $alu model for $macc $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$590.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447.
  creating $alu model for $macc $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$561.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444.
  creating $alu model for $macc $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542.
  creating $alu model for $macc $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$538.
  creating $alu model for $macc $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$511.
  creating $alu model for $macc $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$584.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$467.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$464.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$461.
  creating $alu model for $macc $neg$../../rtl/sobel/sobel.sv:187$3.
  creating $macc cell for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$455: $auto$alumacc.cc:354:replace_macc$2270
  creating $macc cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$469: $auto$alumacc.cc:354:replace_macc$2271
  creating $alu model for $techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$556 ($gt): new $alu
  creating $alu model for $techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$583 ($gt): new $alu
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$583: $auto$alumacc.cc:474:replace_alu$2274
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$556: $auto$alumacc.cc:474:replace_alu$2279
  creating $alu cell for $neg$../../rtl/sobel/sobel.sv:187$3: $auto$alumacc.cc:474:replace_alu$2284
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$461: $auto$alumacc.cc:474:replace_alu$2287
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$464: $auto$alumacc.cc:474:replace_alu$2290
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$467: $auto$alumacc.cc:474:replace_alu$2293
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$584: $auto$alumacc.cc:474:replace_alu$2296
  creating $alu cell for $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$511: $auto$alumacc.cc:474:replace_alu$2299
  creating $alu cell for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$538: $auto$alumacc.cc:474:replace_alu$2302
  creating $alu cell for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542: $auto$alumacc.cc:474:replace_alu$2305
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444: $auto$alumacc.cc:474:replace_alu$2308
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$561: $auto$alumacc.cc:474:replace_alu$2311
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447: $auto$alumacc.cc:474:replace_alu$2314
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$590: $auto$alumacc.cc:474:replace_alu$2317
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$557: $auto$alumacc.cc:474:replace_alu$2320
  created 15 $alu and 2 $macc cells.

17.19. Executing OPT pass (performing simple optimizations).
2d/conv2d.sv:95$455: $auto$alumacc.cc:354:replace_macc$2270
  creating $macc cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$469: $auto$alumacc.cc:354:replace_macc$2271
  creating $alu model for $techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$556 ($gt): new $alu
  creating $alu model for $techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$583 ($gt): new $alu
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$583: $auto$alumacc.cc:474:replace_alu$2274
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$556: $auto$alumacc.cc:474:replace_alu$2279
  creating $alu cell for $neg$../../rtl/sobel/sobel.sv:187$3: $auto$alumacc.cc:474:replace_alu$2284
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$461: $auto$alumacc.cc:474:replace_alu$2287
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$464: $auto$alumacc.cc:474:replace_alu$2290
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$467: $auto$alumacc.cc:474:replace_alu$2293
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$584: $auto$alumacc.cc:474:replace_alu$2296
  creating $alu cell for $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$511: $auto$alumacc.cc:474:replace_alu$2299
  creating $alu cell for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$538: $auto$alumacc.cc:474:replace_alu$2302
  creating $alu cell for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542: $auto$alumacc.cc:474:replace_alu$2305
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$444: $auto$alumacc.cc:474:replace_alu$2308
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$561: $auto$alumacc.cc:474:replace_alu$2311
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$447: $auto$alumacc.cc:474:replace_alu$2314
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$590: $auto$alumacc.cc:474:replace_alu$2317
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$557: $auto$alumacc.cc:474:replace_alu$2320
  created 15 $alu and 2 $macc cells.

17.19. Executing OPT pass (performing simple optimizations).

17.19.1. Executing OPT_EXPR pass (perform const folding).

17.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~10 debug messages>
Optimizing module sobel.
<suppressed ~10 debug messages>

17.19.2. Executing OPT_MERGE pass (detect identical cells).

17.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

17.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

17.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.19.5. Executing OPT_MERGE pass (detect identical cells).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.6. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

17.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).

17.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 5 unused cells and 7 unused wires.
Finding unused cells or wires in module \sobel..
Removed 5 unused cells and 7 unused wires.
<suppressed ~8 debug messages>

17.19.8. Executing OPT_EXPR pass (perform const folding).
<suppressed ~8 debug messages>

17.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.19.9. Rerunning OPT passes. (Maybe there is more to do..)

17.19.9. Rerunning OPT passes. (Maybe there is more to do..)

17.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).

17.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

17.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

17.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.19.12. Executing OPT_MERGE pass (detect identical cells).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.13. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).

17.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.19.15. Executing OPT_EXPR pass (perform const folding).

17.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.19.16. Finished OPT passes. (There is nothing left to do.)

17.19.16. Finished OPT passes. (There is nothing left to do.)

17.20. Executing FSM pass (extract and optimize FSM).

17.20.1. Executing FSM_DETECT pass (finding FSMs in design).

17.20. Executing FSM pass (extract and optimize FSM).

17.20.1. Executing FSM_DETECT pass (finding FSMs in design).

17.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

17.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

17.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).

17.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

17.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

17.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

17.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

17.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

17.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

17.21. Executing OPT pass (performing simple optimizations).

17.21. Executing OPT pass (performing simple optimizations).

17.21.1. Executing OPT_EXPR pass (perform const folding).

17.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.21.2. Executing OPT_MERGE pass (detect identical cells).

17.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.21.3. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

17.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).

17.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.21.5. Finished fast OPT passes.

17.21.5. Finished fast OPT passes.

17.22. Executing MEMORY pass.

17.22. Executing MEMORY pass.

17.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

17.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\rx_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$683' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$693' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$681' in module `\sobel': merged data $dff with rd enable to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$691' in module `\sobel': merged data $dff with rd enable to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$692' in module `\sobel': merged data $dff with rd enable to cell.

17.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Checking cell `$techmap\rx_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$683' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$693' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$681' in module `\sobel': merged data $dff with rd enable to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$691' in module `\sobel': merged data $dff with rd enable to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$692' in module `\sobel': merged data $dff with rd enable to cell.

17.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 14 unused cells and 17 unused wires.
Finding unused cells or wires in module \sobel..
Removed 14 unused cells and 17 unused wires.
<suppressed ~15 debug messages>

17.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
<suppressed ~15 debug messages>

17.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

17.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).

17.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).

17.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\rx_fifo.sync_fifo_ram.mem_array' in module `\sobel':
  $techmap\rx_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$683 ($memwr)
  $techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$681 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\sobel_conv2d.line_buffer.sync_ram_delay.mem_array' in module `\sobel':
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$693 ($memwr)
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$692 ($memrd)
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$691 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\rx_fifo.sync_fifo_ram.mem_array' in module `\sobel':
  $techmap\rx_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$683 ($memwr)
  $techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$681 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\sobel_conv2d.line_buffer.sync_ram_delay.mem_array' in module `\sobel':
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$693 ($memwr)
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$692 ($memrd)
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$691 ($memrd)

17.23. Executing OPT_CLEAN pass (remove unused cells and wires).

17.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

17.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing sobel.rx_fifo.sync_fifo_ram.mem_array:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=25, cells=4, acells=1
    Efficiency for rule 2.2: efficiency=50, cells=2, acells=1
    Efficiency for rule 2.1: efficiency=100, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=50, cells=2, acells=2
    Selected rule 2.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: rx_fifo.sync_fifo_ram.mem_array.0.0.0
Processing sobel.sobel_conv2d.line_buffer.sync_ram_delay.mem_array:
  Properties: ports=3 bits=10240 rports=2 wports=1 dbits=8 abits=11 words=1280
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram porProcessing sobel.rx_fifo.sync_fifo_ram.mem_array:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=25, cells=4, acells=1
    Efficiency for rule 2.2: efficiency=50, cells=2, acells=1
    Efficiency for rule 2.1: efficiency=100, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=50, cells=2, acells=2
    Selected rule 2.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: rx_fifo.sync_fifo_ram.mem_array.0.0.0
Processing sobel.sobel_conv2d.line_buffer.sync_ram_delay.mem_array:
  Properties: ports=3 bits=10240 rports=2 wports=1 dbits=8 abits=11 words=1280
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=4096 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=83
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=4096 efficiency=41
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=62
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=6144 efficiency=31
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=1536 waste=1536 efficiency=62
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=3072 efficiency=31
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=31, cells=8, acells=1
    Efficiency for rule 2.2: efficiency=31, cells=8, acells=2
    Efficiency for rule 2.1: efficiency=41, cells=6, acells=3
    Efficiency for rule 1.1: efficiency=25, cells=10, acells=5
    Selected rule 2.1 with efficiency 41.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read pot A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=4096 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=83
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=4096 efficiency=41
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=62
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=6144 efficiency=31
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=1536 waste=1536 efficiency=62
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=3072 efficiency=31
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=31, cells=8, acells=1
    Efficiency for rule 2.2: efficiency=31, cells=8, acells=2
    Efficiency for rule 2.1: efficiency=41, cells=6, acells=3
    Efficiency for rule 1.1: efficiency=25, cells=10, acells=5
    Selected rule 2.1 with efficiency 41.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \core_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \core_clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.0.1
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.1.1
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 2 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.2.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 2 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.2.1

17.25. Executing TECHMAP pass (map to technology primitives).
rt #1 is in clock domain \core_clk.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.0.1
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.1.1
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 2 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.2.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 2 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.2.1

17.25. Executing TECHMAP pass (map to technology primitives).

17.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v

17.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

17.25.2. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

17.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=9\CFG_DBITS=8\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=9\CFG_DBITS=8\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$66c3fa288a62dc560ce3ddd26d81551ab195105f\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
Using template $paramod$66c3fa288a62dc560ce3ddd26d81551ab195105f\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~56 debug messages>

17.26. Executing ICE40_BRAMINIT pass.
<suppressed ~56 debug messages>

17.26. Executing ICE40_BRAMINIT pass.

17.27. Executing OPT pass (performing simple optimizations).

17.27. Executing OPT pass (performing simple optimizations).

17.27.1. Executing OPT_EXPR pass (perform const folding).

17.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~81 debug messages>
Optimizing module sobel.
<suppressed ~81 debug messages>

17.27.2. Executing OPT_MERGE pass (detect identical cells).

17.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

17.27.3. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

17.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

17.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).

17.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 4 unused cells and 177 unused wires.
Finding unused cells or wires in module \sobel..
Removed 4 unused cells and 177 unused wires.
<suppressed ~5 debug messages>

17.27.5. Finished fast OPT passes.
<suppressed ~5 debug messages>

17.27.5. Finished fast OPT passes.

17.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

17.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

17.29. Executing OPT pass (performing simple optimizations).

17.29. Executing OPT pass (performing simple optimizations).

17.29.1. Executing OPT_EXPR pass (perform const folding).

17.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.29.2. Executing OPT_MERGE pass (detect identical cells).

17.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1590.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1609.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1689.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1708.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1737.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1756.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1774.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1793.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1832.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1851.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1878.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1897.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1915.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1934.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1971.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1990.
Removed 16 multiplexer ports.
<suppressed ~116 debug messages>

17.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1590.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1609.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1689.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1708.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1737.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1756.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1774.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1793.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1832.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1851.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1878.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1897.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1915.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1934.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1971.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1990.
Removed 16 multiplexer ports.
<suppressed ~116 debug messages>

17.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $mux cell $techmap\uart_inst.uart_rx_inst.$procmux$1167:
      Old ports: A=8'11001111, B=8'00000000, Y=$auto$wreduce.cc:455:run$2247 [7:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$2247 [0]
      New connections: $auto$wreduce.cc:455:run$2247 [7:1] = { $auto$wreduce.cc:455:run$2247 [0] $auto$wreduce.cc:455:run$2247 [0] 2'00 $auto$wreduce.cc:455:run$2247 [0] $auto$wreduce.cc:455:run$2247 [0] $auto$wreduce.cc:455:run$2247 [0] }
  Optimizing cells in module \sobel.
Performed a total of 1 changes.

17.29.5. Executing OPT_MERGE pass (detect identical cells).
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $mux cell $techmap\uart_inst.uart_rx_inst.$procmux$1167:
      Old ports: A=8'11001111, B=8'00000000, Y=$auto$wreduce.cc:455:run$2247 [7:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$2247 [0]
      New connections: $auto$wreduce.cc:455:run$2247 [7:1] = { $auto$wreduce.cc:455:run$2247 [0] $auto$wreduce.cc:455:run$2247 [0] 2'00 $auto$wreduce.cc:455:run$2247 [0] $auto$wreduce.cc:455:run$2247 [0] $auto$wreduce.cc:455:run$2247 [0] }
  Optimizing cells in module \sobel.
Performed a total of 1 changes.

17.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

17.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).

17.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 9 unused wires.
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

17.29.8. Executing OPT_EXPR pass (perform const folding).
<suppressed ~1 debug messages>

17.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.29.9. Rerunning OPT passes. (Maybe there is more to do..)

17.29.9. Rerunning OPT passes. (Maybe there is more to do..)

17.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).

17.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~116 debug messages>

17.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~116 debug messages>

17.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.29.12. Executing OPT_MERGE pass (detect identical cells).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.13. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).

17.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.29.15. Executing OPT_EXPR pass (perform const folding).

17.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.29.16. Finished OPT passes. (There is nothing left to do.)

17.29.16. Finished OPT passes. (There is nothing left to do.)

17.30. Executing TECHMAP pass (map to technology primitives).

17.30. Executing TECHMAP pass (map to technology primitives).

17.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v

17.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

17.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

17.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

17.30.3. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

17.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add { 1'0 $auto$wreduce.cc:455:run$2245 [9:0] } (11 bits, signed)
  sub { 1'0 $auto$wreduce.cc:455:run$2246 [9:0] } (11 bits, signed)
  add { 1'0 \sobel_conv2d.conv_window[8] } (9 bits, signed)
  sub { 1'0 \sobel_conv2d.conv_window[6] } (9 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add { 1'0 $auto$wreduce.cc:455:run$2245 [9:0] } (11 bits, signed)
  sub { 1'0 $auto$wreduce.cc:455:run$2246 [9:0] } (11 bits, signed)
  add { 1'0 \sobel_conv2d.conv_window[8] } (9 bits, signed)
  sub { 1'0 \sobel_conv2d.conv_window[6] } (9 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=4\Y_WIDTH=5 for cells of type $alu.
  add \rgb2gray_inst.terms_elastic.data_o_reg [23:16] (8 bits, unsigned)
  add \rgb2gray_inst.terms_elastic.data_o_reg [7:0] (8 bits, unsigned)
  add \rgb2gray_inst.terms_elastic.data_o_reg [15:8] (8 bits, unsigned)
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=4\Y_WIDTH=5 for cells of type $alu.
  add \rgb2gray_inst.terms_elastic.data_o_reg [23:16] (8 bits, unsigned)
  add \rgb2gray_inst.terms_elastic.data_o_reg [7:0] (8 bits, unsigned)
  add \rgb2gray_inst.terms_elastic.data_o_reg [15:8] (8 bits, unsigned)
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=9\Y_WIDTH=10 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=9\Y_WIDTH=10 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=19\Y_WIDTH=19 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=19\Y_WIDTH=19 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=6\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=6\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=7\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=7\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=19\B_WIDTH=1\Y_WIDTH=19 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=19\B_WIDTH=1\Y_WIDTH=19 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=16 for cells of type $fa.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_fa\WIDTH=16 for cells of type $fa.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_fa\WIDTH=8 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=8 for cells of type $fa.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
No more expansions possible.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
No more expansions possible.
<suppressed ~939 debug messages>

17.31. Executing ICE40_OPT pass (performing simple optimizations).

17.31.1. Running ICE40 specific optimizations.
<suppressed ~939 debug messages>

17.31. Executing ICE40_OPT pass (performing simple optimizations).

17.31.1. Running ICE40 specific optimizations.

17.31.2. Executing OPT_EXPR pass (perform const folding).

17.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~619 debug messages>
Optimizing module sobel.
<suppressed ~619 debug messages>

17.31.3. Executing OPT_MERGE pass (detect identical cells).

17.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

17.31.4. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

17.31.4. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).

17.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 310 unused cells and 463 unused wires.
Finding unused cells or wires in module \sobel..
Removed 310 unused cells and 463 unused wires.
<suppressed ~312 debug messages>

17.31.6. Rerunning OPT passes. (Removed registers in this run.)

17.31.7. Running ICE40 specific optimizations.
<suppressed ~312 debug messages>

17.31.6. Rerunning OPT passes. (Removed registers in this run.)

17.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2274.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2274.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2279.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2279.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2284.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2284.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2296.slice[0].carry: CO=\uart_inst.uart_tx_inst.prescale_reg [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2302.slice[0].carry: CO=\rx_fifo.rd_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2305.slice[0].carry: CO=\rx_fifo.wr_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2308.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2311.slice[0].carry: CO=\uart_inst.uart_rx_inst.bit_cnt [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2314.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2317.slice[0].carry: CO=\uart_inst.uart_tx_inst.bit_cnt [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2320.slice[0].carry: CO=\uart_inst.uart_rx_inst.prescale_reg [0]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3177.slice[11].carry: CO=$auto$maccmap.cc:240:synth$3177.C [11]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3177.slice[12].carry: CO=$auto$maccmap.cc:240:synth$3177.C [12]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3177.slice[13].carry: CO=$auto$maccmap.cc:240:synth$3177.C [13]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3177.slice[14].carry: CO=$auto$maccmap.cc:240:synth$3177.C [14]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3206.slice[0].carry: CO=1'0
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2284.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2296.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2302.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2305.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2308.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2311.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2314.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2317.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2320.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$maccmap.cc:240:synth$3177.slice[15].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$maccmap.cc:240:synth$3206.slice[1].adder back to logic.

17.31.8. Executing OPT_EXPR pass (perform const folding).
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2274.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2274.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2279.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2279.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2284.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2284.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2296.slice[0].carry: CO=\uart_inst.uart_tx_inst.prescale_reg [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2302.slice[0].carry: CO=\rx_fifo.rd_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2305.slice[0].carry: CO=\rx_fifo.wr_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2308.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2311.slice[0].carry: CO=\uart_inst.uart_rx_inst.bit_cnt [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2314.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2317.slice[0].carry: CO=\uart_inst.uart_tx_inst.bit_cnt [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2320.slice[0].carry: CO=\uart_inst.uart_rx_inst.prescale_reg [0]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3177.slice[11].carry: CO=$auto$maccmap.cc:240:synth$3177.C [11]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3177.slice[12].carry: CO=$auto$maccmap.cc:240:synth$3177.C [12]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3177.slice[13].carry: CO=$auto$maccmap.cc:240:synth$3177.C [13]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3177.slice[14].carry: CO=$auto$maccmap.cc:240:synth$3177.C [14]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3206.slice[0].carry: CO=1'0
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2284.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2296.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2302.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2305.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2308.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2311.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2314.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2317.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2320.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$maccmap.cc:240:synth$3177.slice[15].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$maccmap.cc:240:synth$3206.slice[1].adder back to logic.

17.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~172 debug messages>
Optimizing module sobel.
<suppressed ~172 debug messages>

17.31.9. Executing OPT_MERGE pass (detect identical cells).

17.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

17.31.10. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

17.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).

17.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 3 unused cells and 28 unused wires.
Finding unused cells or wires in module \sobel..
Removed 3 unused cells and 28 unused wires.
<suppressed ~4 debug messages>

17.31.12. Rerunning OPT passes. (Removed registers in this run.)

17.31.13. Running ICE40 specific optimizations.
<suppressed ~4 debug messages>

17.31.12. Rerunning OPT passes. (Removed registers in this run.)

17.31.13. Running ICE40 specific optimizations.

17.31.14. Executing OPT_EXPR pass (perform const folding).

17.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.31.15. Executing OPT_MERGE pass (detect identical cells).

17.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.31.16. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).

17.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.31.18. Finished OPT passes. (There is nothing left to do.)

17.31.18. Finished OPT passes. (There is nothing left to do.)

17.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

17.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

17.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).

17.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module sobel:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2498 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tkeep_reg[2:0] [2] -> \rgb_unpack.downsize.s_axis_tkeep_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2499 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [0] -> \rgb_unpack.downsize.m_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2500 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [1] -> \rgb_unpack.downsize.m_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2501 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [2] -> \rgb_unpack.downsize.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2502 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [3] -> \rgb_unpack.downsize.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2503 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [4] -> \rgb_unpack.downsize.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2504 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [5] -> \rgb_unpack.downsize.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2505 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [6] -> \rgb_unpack.downsize.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2506 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [7] -> \rgb_unpack.downsize.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2507 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tvalid_reg[0:0] -> \rgb_unpack.downsize.s_axis_tvalid_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2508 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [0] -> \rgb_unpack.downsize.s_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2509 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [1] -> \rgb_unpack.downsize.s_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2510 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [2] -> \rgb_unpack.downsize.s_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2511 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [3] -> \rgb_unpack.downsize.s_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2512 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [4] -> \rgb_unpack.downsize.s_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2513 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [5] -> \rgb_unpack.downsize.s_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2514 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [6] -> \rgb_unpack.downsize.s_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2515 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [7] -> \rgb_unpack.downsize.s_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2516 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [8] -> \rgb_unpack.downsize.s_axis_tdata_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2517 to $_DFFE_PP_ for $techmapSelected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module sobel:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2498 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tkeep_reg[2:0] [2] -> \rgb_unpack.downsize.s_axis_tkeep_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2499 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [0] -> \rgb_unpack.downsize.m_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2500 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [1] -> \rgb_unpack.downsize.m_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2501 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [2] -> \rgb_unpack.downsize.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2502 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [3] -> \rgb_unpack.downsize.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2503 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [4] -> \rgb_unpack.downsize.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2504 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [5] -> \rgb_unpack.downsize.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2505 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [6] -> \rgb_unpack.downsize.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2506 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [7] -> \rgb_unpack.downsize.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2507 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tvalid_reg[0:0] -> \rgb_unpack.downsize.s_axis_tvalid_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2508 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [0] -> \rgb_unpack.downsize.s_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2509 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [1] -> \rgb_unpack.downsize.s_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2510 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [2] -> \rgb_unpack.downsize.s_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2511 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [3] -> \rgb_unpack.downsize.s_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2512 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [4] -> \rgb_unpack.downsize.s_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2513 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [5] -> \rgb_unpack.downsize.s_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2514 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [6] -> \rgb_unpack.downsize.s_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2515 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [7] -> \rgb_unpack.downsize.s_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2516 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [8] -> \rgb_unpack.downsize.s_axis_tdata_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2517 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [9] -> \rgb_unpack.downsize.s_axis_tdata_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2518 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [10] -> \rgb_unpack.downsize.s_axis_tdata_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2519 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [11] -> \rgb_unpack.downsize.s_axis_tdata_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2520 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [12] -> \rgb_unpack.downsize.s_axis_tdata_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2521 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [13] -> \rgb_unpack.downsize.s_axis_tdata_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2522 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [14] -> \rgb_unpack.downsize.s_axis_tdata_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2523 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [15] -> \rgb_unpack.downsize.s_axis_tdata_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2524 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [16] -> \rgb_unpack.downsize.s_axis_tdata_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2525 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [17] -> \rgb_unpack.downsize.s_axis_tdata_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2526 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [18] -> \rgb_unpack.downsize.s_axis_tdata_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2527 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [19] -> \rgb_unpack.downsize.s_axis_tdata_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2528 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [20] -> \rgb_unpack.downsize.s_axis_tdata_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2529 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [21] -> \rgb_unpack.downsize.s_axis_tdata_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2530 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [22] -> \rgb_unpack.downsize.s_axis_tdata_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2531 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [23] -> \rgb_unpack.downsize.s_axis_tdata_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2674 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [0] -> \mag_pipe.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2675 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [1] -> \mag_pipe.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2676 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [2] -> \mag_pipe.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2677 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [3] -> \mag_pipe.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2678 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [4] -> \mag_pipe.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2679 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [5] -> \mag_pipe.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2680 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [6] -> \mag_pipe.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2681 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [7] -> \mag_pipe.data_o_reg [7].
  converting $_DFF_\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [9] -> \rgb_unpack.downsize.s_axis_tdata_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2518 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [10] -> \rgb_unpack.downsize.s_axis_tdata_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2519 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [11] -> \rgb_unpack.downsize.s_axis_tdata_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2520 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [12] -> \rgb_unpack.downsize.s_axis_tdata_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2521 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [13] -> \rgb_unpack.downsize.s_axis_tdata_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2522 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [14] -> \rgb_unpack.downsize.s_axis_tdata_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2523 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [15] -> \rgb_unpack.downsize.s_axis_tdata_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2524 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [16] -> \rgb_unpack.downsize.s_axis_tdata_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2525 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [17] -> \rgb_unpack.downsize.s_axis_tdata_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2526 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [18] -> \rgb_unpack.downsize.s_axis_tdata_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2527 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [19] -> \rgb_unpack.downsize.s_axis_tdata_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2528 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [20] -> \rgb_unpack.downsize.s_axis_tdata_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2529 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [21] -> \rgb_unpack.downsize.s_axis_tdata_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2530 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [22] -> \rgb_unpack.downsize.s_axis_tdata_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2531 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [23] -> \rgb_unpack.downsize.s_axis_tdata_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2674 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [0] -> \mag_pipe.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2675 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [1] -> \mag_pipe.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2676 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [2] -> \mag_pipe.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2677 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [3] -> \mag_pipe.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2678 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [4] -> \mag_pipe.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2679 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [5] -> \mag_pipe.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2680 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [6] -> \mag_pipe.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2681 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [7] -> \mag_pipe.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2682 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [8] -> \mag_pipe.data_o_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2683 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [9] -> \mag_pipe.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2684 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [10] -> \mag_pipe.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2685 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [11] -> \mag_pipe.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2686 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [12] -> \mag_pipe.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2687 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [13] -> \mag_pipe.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2688 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [14] -> \mag_pipe.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2689 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [15] -> \mag_pipe.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2690 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [16] -> \mag_pipe.data_o_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2691 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [17] -> \mag_pipe.data_o_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2692 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [18] -> \mag_pipe.data_o_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2693 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [19] -> \mag_pipe.data_o_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2694 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [20] -> \mag_pipe.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2695 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [21] -> \mag_pipe.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2696 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [22] -> \mag_pipe.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2697 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [23] -> \mag_pipe.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2698 to $_DFFE_PP_ for $techmap\mag_pipe.$0\valid_o_reg[0:0] -> \mag_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2754 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [0] -> \sobel_conv2d.conv_window[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2755 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [1] -> \sobel_conv2d.conv_window[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2756 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [2] -> \sobel_conv2d.conv_window[4] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2757 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [3] -> \sobel_conv2d.conv_window[4] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2758 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [4] -> \sobel_conv2d.conv_window[4] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2759 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [5] -> \sobel_conv2d.conv_window[4] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2760 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [6] -> \sobel_conv2d.conv_window[4] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2761 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [7] -> \sobel_conv2d.conv_window[4] [7].
  converting $_DFF_P_ ceP_ cell $auto$simplemap.cc:420:simplemap_dff$2682 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [8] -> \mag_pipe.data_o_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2683 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [9] -> \mag_pipe.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2684 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [10] -> \mag_pipe.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2685 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [11] -> \mag_pipe.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2686 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [12] -> \mag_pipe.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2687 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [13] -> \mag_pipe.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2688 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [14] -> \mag_pipe.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2689 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [15] -> \mag_pipe.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2690 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [16] -> \mag_pipe.data_o_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2691 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [17] -> \mag_pipe.data_o_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2692 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [18] -> \mag_pipe.data_o_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2693 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [19] -> \mag_pipe.data_o_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2694 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [20] -> \mag_pipe.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2695 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [21] -> \mag_pipe.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2696 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [22] -> \mag_pipe.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2697 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [23] -> \mag_pipe.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2698 to $_DFFE_PP_ for $techmap\mag_pipe.$0\valid_o_reg[0:0] -> \mag_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2754 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [0] -> \sobel_conv2d.conv_window[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2755 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [1] -> \sobel_conv2d.conv_window[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2756 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [2] -> \sobel_conv2d.conv_window[4] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2757 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [3] -> \sobel_conv2d.conv_window[4] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2758 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [4] -> \sobel_conv2d.conv_window[4] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2759 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [5] -> \sobel_conv2d.conv_window[4] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2760 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [6] -> \sobel_conv2d.conv_window[4] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2761 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [7] -> \sobel_conv2d.conv_window[4] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2764 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [0] -> \sobel_conv2d.conv_window[8] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2765 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [1] -> \sobel_conv2d.conv_window[8] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2766 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [2] -> \sobel_conv2d.conv_window[8] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2767 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [3] -> \sobel_conv2d.conv_window[8] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2768 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [4] -> \sobel_conv2d.conv_window[8] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2769 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [5] -> \sobel_conv2d.conv_window[8] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2770 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [6] -> \sobel_conv2d.conv_window[8] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2771 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [7] -> \sobel_conv2d.conv_window[8] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2772 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [0] -> \sobel_conv2d.conv_window[7] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2773 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [1] -> \sobel_conv2d.conv_window[7] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2774 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [2] -> \sobel_conv2d.conv_window[7] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2775 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [3] -> \sobel_conv2d.conv_window[7] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2776 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [4] -> \sobel_conv2d.conv_window[7] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2777 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [5] -> \sobel_conv2d.conv_window[7] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2778 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [6] -> \sobel_conv2d.conv_window[7] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2779 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [7] -> \sobel_conv2d.conv_window[7] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2780 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [0] -> \sobel_conv2d.conv_window[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2781 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [1] -> \sobel_conv2d.conv_window[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2782 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [2] -> \sobel_conv2d.conv_window[6] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2783 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [3] -> \sobel_conv2d.conv_window[6] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2784 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [4] -> \sobel_conv2d.conv_window[6] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2785 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [5] -> \sobel_conv2d.conv_window[6] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2786 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [6] -> \sobel_conv2d.conv_window[6] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2787 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [7] -> \sll $auto$simplemap.cc:420:simplemap_dff$2764 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [0] -> \sobel_conv2d.conv_window[8] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2765 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [1] -> \sobel_conv2d.conv_window[8] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2766 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [2] -> \sobel_conv2d.conv_window[8] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2767 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [3] -> \sobel_conv2d.conv_window[8] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2768 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [4] -> \sobel_conv2d.conv_window[8] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2769 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [5] -> \sobel_conv2d.conv_window[8] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2770 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [6] -> \sobel_conv2d.conv_window[8] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2771 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [7] -> \sobel_conv2d.conv_window[8] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2772 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [0] -> \sobel_conv2d.conv_window[7] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2773 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [1] -> \sobel_conv2d.conv_window[7] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2774 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [2] -> \sobel_conv2d.conv_window[7] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2775 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [3] -> \sobel_conv2d.conv_window[7] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2776 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [4] -> \sobel_conv2d.conv_window[7] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2777 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [5] -> \sobel_conv2d.conv_window[7] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2778 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [6] -> \sobel_conv2d.conv_window[7] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2779 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [7] -> \sobel_conv2d.conv_window[7] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2780 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [0] -> \sobel_conv2d.conv_window[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2781 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [1] -> \sobel_conv2d.conv_window[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2782 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [2] -> \sobel_conv2d.conv_window[6] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2783 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [3] -> \sobel_conv2d.conv_window[6] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2784 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [4] -> \sobel_conv2d.conv_window[6] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2785 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [5] -> \sobel_conv2d.conv_window[6] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2786 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [6] -> \sobel_conv2d.conv_window[6] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2787 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [7] -> \sobel_conv2d.conv_window[6] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2788 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [0] -> \sobel_conv2d.conv_window[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2789 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [1] -> \sobel_conv2d.conv_window[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2790 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [2] -> \sobel_conv2d.conv_window[5] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2791 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [3] -> \sobel_conv2d.conv_window[5] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2792 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [4] -> \sobel_conv2d.conv_window[5] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2793 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [5] -> \sobel_conv2d.conv_window[5] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2794 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [6] -> \sobel_conv2d.conv_window[5] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2795 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [7] -> \sobel_conv2d.conv_window[5] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2796 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [0] -> \sobel_conv2d.conv_window[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2797 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [1] -> \sobel_conv2d.conv_window[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2798 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [2] -> \sobel_conv2d.conv_window[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2799 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [3] -> \sobel_conv2d.conv_window[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2800 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [4] -> \sobel_conv2d.conv_window[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2801 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [5] -> \sobel_conv2d.conv_window[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2802 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [6] -> \sobel_conv2d.conv_window[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2803 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [7] -> \sobel_conv2d.conv_window[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2804 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [0] -> \sobel_conv2d.conv_window[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2805 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [1] -> \sobel_conv2d.conv_window[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2806 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [2] -> \sobel_conv2d.conv_window[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2807 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [3] -> \sobel_conv2d.conv_window[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2808 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [4] -> \sobel_conv2d.conv_window[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2809 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [5] -> \sobel_conv2d.conv_window[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2810 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [6] -> \sobel_conv2d.conv_window[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2811 to $_DFFE_PP_ foobel_conv2d.conv_window[6] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2788 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [0] -> \sobel_conv2d.conv_window[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2789 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [1] -> \sobel_conv2d.conv_window[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2790 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [2] -> \sobel_conv2d.conv_window[5] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2791 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [3] -> \sobel_conv2d.conv_window[5] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2792 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [4] -> \sobel_conv2d.conv_window[5] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2793 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [5] -> \sobel_conv2d.conv_window[5] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2794 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [6] -> \sobel_conv2d.conv_window[5] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2795 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [7] -> \sobel_conv2d.conv_window[5] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2796 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [0] -> \sobel_conv2d.conv_window[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2797 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [1] -> \sobel_conv2d.conv_window[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2798 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [2] -> \sobel_conv2d.conv_window[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2799 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [3] -> \sobel_conv2d.conv_window[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2800 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [4] -> \sobel_conv2d.conv_window[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2801 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [5] -> \sobel_conv2d.conv_window[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2802 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [6] -> \sobel_conv2d.conv_window[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2803 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [7] -> \sobel_conv2d.conv_window[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2804 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [0] -> \sobel_conv2d.conv_window[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2805 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [1] -> \sobel_conv2d.conv_window[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2806 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [2] -> \sobel_conv2d.conv_window[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2807 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [3] -> \sobel_conv2d.conv_window[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2808 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [4] -> \sobel_conv2d.conv_window[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2809 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [5] -> \sobel_conv2d.conv_window[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2810 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [6] -> \sobel_conv2d.conv_window[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2811 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [7] -> \sobel_conv2d.conv_window[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2812 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [0] -> \sobel_conv2d.conv_window[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2813 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [1] -> \sobel_conv2d.conv_window[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2814 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [2] -> \sobel_conv2d.conv_window[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2815 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [3] -> \sobel_conv2d.conv_window[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2816 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [4] -> \sobel_conv2d.conv_window[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2817 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [5] -> \sobel_conv2d.conv_window[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2818 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [6] -> \sobel_conv2d.conv_window[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2819 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [7] -> \sobel_conv2d.conv_window[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2820 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [0] -> \sobel_conv2d.conv_window[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2821 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [1] -> \sobel_conv2d.conv_window[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2822 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [2] -> \sobel_conv2d.conv_window[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2823 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [3] -> \sobel_conv2d.conv_window[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2824 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [4] -> \sobel_conv2d.conv_window[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2825 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [5] -> \sobel_conv2d.conv_window[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2826 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [6] -> \sobel_conv2d.conv_window[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2827 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [7] -> \sobel_conv2d.conv_window[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3014 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [2] -> \rgb_pipe.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3015 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [3] -> \rgb_pipe.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3016 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [4] -> \rgb_pipe.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3017 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [5] -> \rgb_pipe.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3018 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [6] -> \rgb_pipe.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3019 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [7] -> \rgb_pipe.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3021 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [9] -> \rgb_pipe.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3022 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [10] -> \r $techmap\sobel_conv2d.$0\conv_window[2][7:0] [7] -> \sobel_conv2d.conv_window[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2812 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [0] -> \sobel_conv2d.conv_window[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2813 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [1] -> \sobel_conv2d.conv_window[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2814 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [2] -> \sobel_conv2d.conv_window[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2815 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [3] -> \sobel_conv2d.conv_window[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2816 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [4] -> \sobel_conv2d.conv_window[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2817 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [5] -> \sobel_conv2d.conv_window[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2818 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [6] -> \sobel_conv2d.conv_window[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2819 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [7] -> \sobel_conv2d.conv_window[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2820 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [0] -> \sobel_conv2d.conv_window[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2821 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [1] -> \sobel_conv2d.conv_window[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2822 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [2] -> \sobel_conv2d.conv_window[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2823 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [3] -> \sobel_conv2d.conv_window[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2824 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [4] -> \sobel_conv2d.conv_window[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2825 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [5] -> \sobel_conv2d.conv_window[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2826 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [6] -> \sobel_conv2d.conv_window[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2827 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [7] -> \sobel_conv2d.conv_window[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3014 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [2] -> \rgb_pipe.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3015 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [3] -> \rgb_pipe.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3016 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [4] -> \rgb_pipe.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3017 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [5] -> \rgb_pipe.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3018 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [6] -> \rgb_pipe.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3019 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [7] -> \rgb_pipe.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3021 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [9] -> \rgb_pipe.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3022 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [10] -> \rgb_pipe.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3023 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [11] -> \rgb_pipe.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3024 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [12] -> \rgb_pipe.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3025 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [13] -> \rgb_pipe.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3026 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [14] -> \rgb_pipe.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3027 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [15] -> \rgb_pipe.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3032 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [20] -> \rgb_pipe.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3033 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [21] -> \rgb_pipe.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3034 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [22] -> \rgb_pipe.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3035 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [23] -> \rgb_pipe.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3036 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\valid_o_reg[0:0] -> \rgb_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3145 to $_DFFE_PP_ for $auto$rtlil.cc:1906:Mux$2379 -> $auto$memory_bram.cc:960:replace_cell$2377.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3158 to $_DFFE_PP_ for $auto$rtlil.cc:1906:Mux$2366 -> $auto$memory_bram.cc:960:replace_cell$2364.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3306 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tlast_reg[0:0] -> \rgb_pack.upsize.s_axis_tlast_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3307 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tvalid_reg[0:0] -> \rgb_pack.upsize.s_axis_tvalid_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3308 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.seg_reg[1:0] [0] -> \rgb_pack.upsize.seg_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3309 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.seg_reg[1:0] [1] -> \rgb_pack.upsize.seg_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3312 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [2] -> \rgb_pack.upsize.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3313 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [3] -> \rgb_pack.upsize.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3314 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [4] -> \rgb_pack.upsize.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3315 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [5] -> \rgb_pack.upsize.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3316 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [6] -> \rgb_pack.upsize.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3317 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [7] -> \rgb_pack.upsize.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3319 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [9] -> \rgb_pack.upsize.m_axis_tdata_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3320 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [10] -> \rgb_pack.upsize.m_axis_tdata_reg [10rgb_pipe.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3023 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [11] -> \rgb_pipe.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3024 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [12] -> \rgb_pipe.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3025 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [13] -> \rgb_pipe.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3026 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [14] -> \rgb_pipe.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3027 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [15] -> \rgb_pipe.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3032 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [20] -> \rgb_pipe.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3033 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [21] -> \rgb_pipe.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3034 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [22] -> \rgb_pipe.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3035 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\data_o_reg[23:0] [23] -> \rgb_pipe.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3036 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\valid_o_reg[0:0] -> \rgb_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3145 to $_DFFE_PP_ for $auto$rtlil.cc:1906:Mux$2379 -> $auto$memory_bram.cc:960:replace_cell$2377.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3158 to $_DFFE_PP_ for $auto$rtlil.cc:1906:Mux$2366 -> $auto$memory_bram.cc:960:replace_cell$2364.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3306 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tlast_reg[0:0] -> \rgb_pack.upsize.s_axis_tlast_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3307 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tvalid_reg[0:0] -> \rgb_pack.upsize.s_axis_tvalid_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3308 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.seg_reg[1:0] [0] -> \rgb_pack.upsize.seg_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3309 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.seg_reg[1:0] [1] -> \rgb_pack.upsize.seg_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3312 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [2] -> \rgb_pack.upsize.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3313 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [3] -> \rgb_pack.upsize.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3314 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [4] -> \rgb_pack.upsize.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3315 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [5] -> \rgb_pack.upsize.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3316 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [6] -> \rgb_pack.upsize.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3317 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [7] -> \rgb_pack.upsize.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3319 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [9] -> \rgb_pack.upsize.m_axis_tdata_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3320 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [10] -> \rgb_pack.upsize.m_axis_tdata_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3321 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [11] -> \rgb_pack.upsize.m_axis_tdata_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3322 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [12] -> \rgb_pack.upsize.m_axis_tdata_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3323 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [13] -> \rgb_pack.upsize.m_axis_tdata_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3324 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [14] -> \rgb_pack.upsize.m_axis_tdata_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3325 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [15] -> \rgb_pack.upsize.m_axis_tdata_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3330 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [20] -> \rgb_pack.upsize.m_axis_tdata_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3331 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [21] -> \rgb_pack.upsize.m_axis_tdata_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3332 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [22] -> \rgb_pack.upsize.m_axis_tdata_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3333 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [23] -> \rgb_pack.upsize.m_axis_tdata_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3335 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [1] -> \rgb_pack.upsize.s_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3336 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [2] -> \rgb_pack.upsize.s_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3337 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [3] -> \rgb_pack.upsize.s_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3338 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [4] -> \rgb_pack.upsize.s_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3339 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [5] -> \rgb_pack.upsize.s_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3340 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [6] -> \rgb_pack.upsize.s_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3341 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [7] -> \rgb_pack.upsize.s_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3482 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [0] -> \rx_fifo.wr_ptr_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3483 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [1] -> \rx_fifo.wr_ptr_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3484 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [2] -> \rx_fifo.wr_ptr_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3485 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [3] -> \rx_fifo.wr_ptr_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3486 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [4] -> \rx_fifo.wr_ptr_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3487 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [5] -> \rx_fifo.wr_ptr_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3488 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [6] -> \rx_fifo.wr_ptr_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3489 to $_DFFE_PP].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3321 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [11] -> \rgb_pack.upsize.m_axis_tdata_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3322 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [12] -> \rgb_pack.upsize.m_axis_tdata_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3323 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [13] -> \rgb_pack.upsize.m_axis_tdata_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3324 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [14] -> \rgb_pack.upsize.m_axis_tdata_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3325 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [15] -> \rgb_pack.upsize.m_axis_tdata_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3330 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [20] -> \rgb_pack.upsize.m_axis_tdata_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3331 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [21] -> \rgb_pack.upsize.m_axis_tdata_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3332 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [22] -> \rgb_pack.upsize.m_axis_tdata_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3333 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [23] -> \rgb_pack.upsize.m_axis_tdata_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3335 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [1] -> \rgb_pack.upsize.s_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3336 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [2] -> \rgb_pack.upsize.s_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3337 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [3] -> \rgb_pack.upsize.s_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3338 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [4] -> \rgb_pack.upsize.s_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3339 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [5] -> \rgb_pack.upsize.s_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3340 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [6] -> \rgb_pack.upsize.s_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3341 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [7] -> \rgb_pack.upsize.s_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3482 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [0] -> \rx_fifo.wr_ptr_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3483 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [1] -> \rx_fifo.wr_ptr_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3484 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [2] -> \rx_fifo.wr_ptr_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3485 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [3] -> \rx_fifo.wr_ptr_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3486 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [4] -> \rx_fifo.wr_ptr_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3487 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [5] -> \rx_fifo.wr_ptr_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3488 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [6] -> \rx_fifo.wr_ptr_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3489 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [7] -> \rx_fifo.wr_ptr_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3490 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [8] -> \rx_fifo.wr_ptr_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3491 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [9] -> \rx_fifo.wr_ptr_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3503 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [1] -> \rx_fifo.data_o_bypass_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3504 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [2] -> \rx_fifo.data_o_bypass_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3505 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [3] -> \rx_fifo.data_o_bypass_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3506 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [4] -> \rx_fifo.data_o_bypass_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3507 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [5] -> \rx_fifo.data_o_bypass_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3508 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [6] -> \rx_fifo.data_o_bypass_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3509 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [7] -> \rx_fifo.data_o_bypass_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3665 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [0] -> \rgb2gray_inst.terms_elastic.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3666 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [1] -> \rgb2gray_inst.terms_elastic.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3667 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [2] -> \rgb2gray_inst.terms_elastic.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3668 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [3] -> \rgb2gray_inst.terms_elastic.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3669 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [4] -> \rgb2gray_inst.terms_elastic.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3670 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [5] -> \rgb2gray_inst.terms_elastic.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3671 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [6] -> \rgb2gray_inst.terms_elastic.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3672 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [7] -> \rgb2gray_inst.terms_elastic.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3673 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [8] -> \rgb2gray_inst.terms_elastic.data_o_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3674 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [9] -> \rgb2gray_inst.terms_elastic.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3675 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [10] -> \rgb2gray_inst.terms_elastic.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3676 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [11] -> \rgb2gray_inst.terms_elastic.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3677 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [12] -> \rgb2gray_inst.terms_elastic.data_o_reg [12].
  converting $__ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [7] -> \rx_fifo.wr_ptr_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3490 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [8] -> \rx_fifo.wr_ptr_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3491 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [9] -> \rx_fifo.wr_ptr_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3503 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [1] -> \rx_fifo.data_o_bypass_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3504 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [2] -> \rx_fifo.data_o_bypass_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3505 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [3] -> \rx_fifo.data_o_bypass_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3506 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [4] -> \rx_fifo.data_o_bypass_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3507 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [5] -> \rx_fifo.data_o_bypass_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3508 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [6] -> \rx_fifo.data_o_bypass_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3509 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [7] -> \rx_fifo.data_o_bypass_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3665 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [0] -> \rgb2gray_inst.terms_elastic.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3666 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [1] -> \rgb2gray_inst.terms_elastic.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3667 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [2] -> \rgb2gray_inst.terms_elastic.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3668 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [3] -> \rgb2gray_inst.terms_elastic.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3669 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [4] -> \rgb2gray_inst.terms_elastic.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3670 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [5] -> \rgb2gray_inst.terms_elastic.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3671 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [6] -> \rgb2gray_inst.terms_elastic.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3672 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [7] -> \rgb2gray_inst.terms_elastic.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3673 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [8] -> \rgb2gray_inst.terms_elastic.data_o_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3674 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [9] -> \rgb2gray_inst.terms_elastic.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3675 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [10] -> \rgb2gray_inst.terms_elastic.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3676 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [11] -> \rgb2gray_inst.terms_elastic.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3677 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [12] -> \rgb2gray_inst.terms_elastic.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3678 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [13] -> \rgb2gray_inst.terms_elastic.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3679 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [14] -> \rgb2gray_inst.terms_elastic.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3680 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [15] -> \rgb2gray_inst.terms_elastic.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3681 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [16] -> \rgb2gray_inst.terms_elastic.data_o_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3682 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [17] -> \rgb2gray_inst.terms_elastic.data_o_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3683 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [18] -> \rgb2gray_inst.terms_elastic.data_o_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3684 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [19] -> \rgb2gray_inst.terms_elastic.data_o_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3685 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [20] -> \rgb2gray_inst.terms_elastic.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3686 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [21] -> \rgb2gray_inst.terms_elastic.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3687 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [22] -> \rgb2gray_inst.terms_elastic.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3688 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [23] -> \rgb2gray_inst.terms_elastic.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3689 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\valid_o_reg[0:0] -> \rgb2gray_inst.terms_elastic.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3744 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [0] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3745 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [1] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3746 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [2] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3747 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [3] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3748 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [4] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3749 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [5] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3750 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [6] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3751 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [7] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3752 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [0] -> \uart_inst.uart_rx_inst.biDFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3678 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [13] -> \rgb2gray_inst.terms_elastic.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3679 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [14] -> \rgb2gray_inst.terms_elastic.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3680 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [15] -> \rgb2gray_inst.terms_elastic.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3681 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [16] -> \rgb2gray_inst.terms_elastic.data_o_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3682 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [17] -> \rgb2gray_inst.terms_elastic.data_o_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3683 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [18] -> \rgb2gray_inst.terms_elastic.data_o_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3684 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [19] -> \rgb2gray_inst.terms_elastic.data_o_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3685 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [20] -> \rgb2gray_inst.terms_elastic.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3686 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [21] -> \rgb2gray_inst.terms_elastic.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3687 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [22] -> \rgb2gray_inst.terms_elastic.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3688 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [23] -> \rgb2gray_inst.terms_elastic.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3689 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\valid_o_reg[0:0] -> \rgb2gray_inst.terms_elastic.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3744 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [0] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3745 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [1] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3746 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [2] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3747 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [3] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3748 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [4] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3749 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [5] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3750 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [6] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3751 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [7] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3752 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [0] -> \uart_inst.uart_rx_inst.bit_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3753 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [1] -> \uart_inst.uart_rx_inst.bit_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3754 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [2] -> \uart_inst.uart_rx_inst.bit_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3755 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [3] -> \uart_inst.uart_rx_inst.bit_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3756 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [0] -> \uart_inst.uart_rx_inst.prescale_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3757 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [1] -> \uart_inst.uart_rx_inst.prescale_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3758 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [2] -> \uart_inst.uart_rx_inst.prescale_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3759 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [3] -> \uart_inst.uart_rx_inst.prescale_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3760 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [4] -> \uart_inst.uart_rx_inst.prescale_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3761 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [5] -> \uart_inst.uart_rx_inst.prescale_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3762 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [6] -> \uart_inst.uart_rx_inst.prescale_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3763 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [7] -> \uart_inst.uart_rx_inst.prescale_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3764 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [8] -> \uart_inst.uart_rx_inst.prescale_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3765 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [9] -> \uart_inst.uart_rx_inst.prescale_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3766 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [10] -> \uart_inst.uart_rx_inst.prescale_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3767 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [11] -> \uart_inst.uart_rx_inst.prescale_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3768 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [12] -> \uart_inst.uart_rx_inst.prescale_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3769 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [13] -> \uart_inst.uart_rx_inst.prescale_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3770 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [14] -> \uart_inst.uart_rx_inst.prescale_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3771 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [15] -> \uart_inst.uart_rx_inst.prescale_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3772 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [16] -> \uart_inst.uart_rx_inst.prescale_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3773 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [17] -> \uart_inst.uart_rx_inst.prescale_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3774 to $_DFFE_PP_ for $techmap\uart_inst.uart_rt_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3753 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [1] -> \uart_inst.uart_rx_inst.bit_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3754 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [2] -> \uart_inst.uart_rx_inst.bit_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3755 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [3] -> \uart_inst.uart_rx_inst.bit_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3756 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [0] -> \uart_inst.uart_rx_inst.prescale_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3757 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [1] -> \uart_inst.uart_rx_inst.prescale_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3758 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [2] -> \uart_inst.uart_rx_inst.prescale_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3759 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [3] -> \uart_inst.uart_rx_inst.prescale_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3760 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [4] -> \uart_inst.uart_rx_inst.prescale_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3761 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [5] -> \uart_inst.uart_rx_inst.prescale_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3762 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [6] -> \uart_inst.uart_rx_inst.prescale_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3763 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [7] -> \uart_inst.uart_rx_inst.prescale_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3764 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [8] -> \uart_inst.uart_rx_inst.prescale_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3765 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [9] -> \uart_inst.uart_rx_inst.prescale_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3766 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [10] -> \uart_inst.uart_rx_inst.prescale_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3767 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [11] -> \uart_inst.uart_rx_inst.prescale_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3768 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [12] -> \uart_inst.uart_rx_inst.prescale_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3769 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [13] -> \uart_inst.uart_rx_inst.prescale_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3770 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [14] -> \uart_inst.uart_rx_inst.prescale_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3771 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [15] -> \uart_inst.uart_rx_inst.prescale_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3772 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [16] -> \uart_inst.uart_rx_inst.prescale_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3773 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [17] -> \uart_inst.uart_rx_inst.prescale_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3774 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [18] -> \uart_inst.uart_rx_inst.prescale_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3775 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [0] -> \uart_inst.uart_rx_inst.data_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3776 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [1] -> \uart_inst.uart_rx_inst.data_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3777 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [2] -> \uart_inst.uart_rx_inst.data_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3778 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [3] -> \uart_inst.uart_rx_inst.data_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3779 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [4] -> \uart_inst.uart_rx_inst.data_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3780 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [5] -> \uart_inst.uart_rx_inst.data_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3781 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [6] -> \uart_inst.uart_rx_inst.data_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3782 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [7] -> \uart_inst.uart_rx_inst.data_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4043 to $_DFFE_PP_ for $auto$rtlil.cc:1906:Mux$2353 -> $auto$memory_bram.cc:960:replace_cell$2351.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4053 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [0] -> \uart_inst.uart_tx_inst.prescale_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4054 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [1] -> \uart_inst.uart_tx_inst.prescale_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4055 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [2] -> \uart_inst.uart_tx_inst.prescale_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4056 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [3] -> \uart_inst.uart_tx_inst.prescale_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4057 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [4] -> \uart_inst.uart_tx_inst.prescale_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4058 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [5] -> \uart_inst.uart_tx_inst.prescale_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4059 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [6] -> \uart_inst.uart_tx_inst.prescale_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4060 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [7] -> \uart_inst.uart_tx_inst.prescale_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4061 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [8] -> \uart_inst.uart_tx_inst.prescale_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4062 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [9] -> \uart_inst.uart_tx_inst.prescale_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4063 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [10] -> \uart_inst.uart_tx_inst.prescale_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4064 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [11] -> \uart_inst.uart_tx_inst.prescale_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4065 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0x_inst.$0\prescale_reg[18:0] [18] -> \uart_inst.uart_rx_inst.prescale_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3775 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [0] -> \uart_inst.uart_rx_inst.data_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3776 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [1] -> \uart_inst.uart_rx_inst.data_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3777 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [2] -> \uart_inst.uart_rx_inst.data_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3778 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [3] -> \uart_inst.uart_rx_inst.data_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3779 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [4] -> \uart_inst.uart_rx_inst.data_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3780 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [5] -> \uart_inst.uart_rx_inst.data_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3781 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [6] -> \uart_inst.uart_rx_inst.data_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3782 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [7] -> \uart_inst.uart_rx_inst.data_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4043 to $_DFFE_PP_ for $auto$rtlil.cc:1906:Mux$2353 -> $auto$memory_bram.cc:960:replace_cell$2351.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4053 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [0] -> \uart_inst.uart_tx_inst.prescale_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4054 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [1] -> \uart_inst.uart_tx_inst.prescale_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4055 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [2] -> \uart_inst.uart_tx_inst.prescale_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4056 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [3] -> \uart_inst.uart_tx_inst.prescale_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4057 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [4] -> \uart_inst.uart_tx_inst.prescale_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4058 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [5] -> \uart_inst.uart_tx_inst.prescale_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4059 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [6] -> \uart_inst.uart_tx_inst.prescale_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4060 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [7] -> \uart_inst.uart_tx_inst.prescale_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4061 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [8] -> \uart_inst.uart_tx_inst.prescale_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4062 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [9] -> \uart_inst.uart_tx_inst.prescale_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4063 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [10] -> \uart_inst.uart_tx_inst.prescale_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4064 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [11] -> \uart_inst.uart_tx_inst.prescale_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4065 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [12] -> \uart_inst.uart_tx_inst.prescale_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4066 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [13] -> \uart_inst.uart_tx_inst.prescale_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4067 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [14] -> \uart_inst.uart_tx_inst.prescale_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4068 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [15] -> \uart_inst.uart_tx_inst.prescale_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4069 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [16] -> \uart_inst.uart_tx_inst.prescale_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4070 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [17] -> \uart_inst.uart_tx_inst.prescale_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4071 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [18] -> \uart_inst.uart_tx_inst.prescale_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4072 to $_DFFE_PP_ for $auto$rtlil.cc:1906:Mux$2340 -> $auto$memory_bram.cc:960:replace_cell$2338.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4080 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\txd_reg[0:0] -> \uart_inst.uart_tx_inst.txd_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4081 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\s_axis_tready_reg[0:0] -> \uart_inst.uart_tx_inst.s_axis_tready_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4082 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [0] -> \uart_inst.uart_tx_inst.bit_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4083 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [1] -> \uart_inst.uart_tx_inst.bit_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4084 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [2] -> \uart_inst.uart_tx_inst.bit_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4085 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [3] -> \uart_inst.uart_tx_inst.bit_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4086 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [0] -> \uart_inst.uart_tx_inst.data_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4087 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [1] -> \uart_inst.uart_tx_inst.data_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4088 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [2] -> \uart_inst.uart_tx_inst.data_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4089 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [3] -> \uart_inst.uart_tx_inst.data_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4090 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [4] -> \uart_inst.uart_tx_inst.data_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4091 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [5] -> \uart_inst.uart_tx_inst.data_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4092 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [6] -> \uart_inst.uart_tx_inst.data_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4093 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [7] -> \uart_inst.uart_tx_inst.data_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4094 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [8] -> \uart_inst.uart_tx_inst.data_reg [8].
  c\prescale_reg[18:0] [12] -> \uart_inst.uart_tx_inst.prescale_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4066 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [13] -> \uart_inst.uart_tx_inst.prescale_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4067 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [14] -> \uart_inst.uart_tx_inst.prescale_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4068 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [15] -> \uart_inst.uart_tx_inst.prescale_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4069 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [16] -> \uart_inst.uart_tx_inst.prescale_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4070 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [17] -> \uart_inst.uart_tx_inst.prescale_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4071 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [18] -> \uart_inst.uart_tx_inst.prescale_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4072 to $_DFFE_PP_ for $auto$rtlil.cc:1906:Mux$2340 -> $auto$memory_bram.cc:960:replace_cell$2338.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4080 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\txd_reg[0:0] -> \uart_inst.uart_tx_inst.txd_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4081 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\s_axis_tready_reg[0:0] -> \uart_inst.uart_tx_inst.s_axis_tready_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4082 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [0] -> \uart_inst.uart_tx_inst.bit_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4083 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [1] -> \uart_inst.uart_tx_inst.bit_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4084 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [2] -> \uart_inst.uart_tx_inst.bit_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4085 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [3] -> \uart_inst.uart_tx_inst.bit_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4086 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [0] -> \uart_inst.uart_tx_inst.data_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4087 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [1] -> \uart_inst.uart_tx_inst.data_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4088 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [2] -> \uart_inst.uart_tx_inst.data_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4089 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [3] -> \uart_inst.uart_tx_inst.data_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4090 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [4] -> \uart_inst.uart_tx_inst.data_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4091 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [5] -> \uart_inst.uart_tx_inst.data_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4092 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [6] -> \uart_inst.uart_tx_inst.data_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4093 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [7] -> \uart_inst.uart_tx_inst.data_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4094 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [8] -> \uart_inst.uart_tx_inst.data_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4306 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4307 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4308 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4309 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4310 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4311 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4312 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [6] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4313 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4314 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4315 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4316 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4411 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.stream_pipe.$0\valid_o_reg[0:0] -> \sobel_conv2d.line_buffer.stream_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4427 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4428 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4429 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4430 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4431 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4432 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4433 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [6] -> \sobel_conv2d.line_bufonverting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4306 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4307 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4308 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4309 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4310 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4311 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4312 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [6] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4313 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4314 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4315 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4316 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4411 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.stream_pipe.$0\valid_o_reg[0:0] -> \sobel_conv2d.line_buffer.stream_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4427 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4428 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4429 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4430 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4431 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4432 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4433 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [6] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4434 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4435 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4436 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4437 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4543 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4544 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4545 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4546 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4547 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4548 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4549 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [6] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4550 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4551 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4552 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4553 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [10].

17.34. Executing TECHMAP pass (map to technology primitives).
fer.rd_ptr_counter_a.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4434 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4435 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4436 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4437 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4543 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4544 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4545 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4546 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4547 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4548 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4549 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [6] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4550 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4551 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4552 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4553 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [10].

17.34. Executing TECHMAP pass (map to technology primitives).

17.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v

17.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

17.34.2. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

17.34.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~356 debug messages>

17.35. Executing OPT_EXPR pass (perform const folding).
<suppressed ~356 debug messages>

17.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~1406 debug messages>
Optimizing module sobel.
<suppressed ~1406 debug messages>

17.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

17.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

17.37. Executing ICE40_FFINIT pass (implement FF init values).

17.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in sobel.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2531 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3749 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2497 (SB_DFF): \rgb_unpack.downsize.s_axis_tkeep_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3745 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2498 (SB_DFFE): \rgb_unpack.downsize.s_axis_tkeep_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2512 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2511 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3305 (SB_DFF): \rgb_pack.upsize.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2514 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2507 (SB_DFFE): \rgb_unpack.downsize.s_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2509 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2500 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2515 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2505 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2506 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2510 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2502 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2501 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2513 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2499 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2520 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2504 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2517 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2518 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2519 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2516 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2521 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2522 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2523 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2524 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2525 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2526 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2527 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [19] = 0
FF init value for cell $auto$siHandling FF init values in sobel.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2531 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3749 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2497 (SB_DFF): \rgb_unpack.downsize.s_axis_tkeep_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3745 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2498 (SB_DFFE): \rgb_unpack.downsize.s_axis_tkeep_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2512 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2511 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3305 (SB_DFF): \rgb_pack.upsize.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2514 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2507 (SB_DFFE): \rgb_unpack.downsize.s_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2509 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2500 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2515 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2505 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2506 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2510 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2502 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2501 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2513 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2499 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2520 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2504 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2517 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2518 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2519 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2516 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2521 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2522 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2523 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2524 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2525 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2526 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2527 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3753 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3768 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3771 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4086 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3763 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3765 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3766 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3743 (SB_DFF): \uart_inst.uart_rx_inst.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3761 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3759 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3764 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3309 (SB_DFFE): \rgb_pack.upsize.seg_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3313 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3307 (SB_DFFE): \rgb_pack.upsize.s_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3312 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3314 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2528 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3315 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3316 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3317 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3319 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3320 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3321 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3322 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3323 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3324 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3325 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3330 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3331 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3332 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3333 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3335 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3336 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3337 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3338 (SB_DFFE): \rgb_packmplemap.cc:420:simplemap_dff$3753 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3768 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3771 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4086 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3763 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3765 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3766 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3743 (SB_DFF): \uart_inst.uart_rx_inst.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3761 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3759 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3764 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3309 (SB_DFFE): \rgb_pack.upsize.seg_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3313 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3307 (SB_DFFE): \rgb_pack.upsize.s_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3312 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3314 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2528 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3315 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3316 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3317 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3319 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3320 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3321 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3322 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3323 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3324 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3325 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3330 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3331 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3332 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3333 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3335 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3336 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3337 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3338 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3339 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3340 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3341 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4054 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3769 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4060 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3752 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3751 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3776 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3782 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3308 (SB_DFFE): \rgb_pack.upsize.seg_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3306 (SB_DFFE): \rgb_pack.upsize.s_axis_tlast_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2529 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2530 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3746 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3742 (SB_DFF): \uart_inst.uart_rx_inst.rxd_reg = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3747 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3748 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2503 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2495 (SB_DFF): \rgb_unpack.downsize.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3774 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3754 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3760 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3755 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3744 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3762 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4061 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3757 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3758 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2508 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3770 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3773 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3772 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3775 (SB_DFFE): \uart_inst.uart_rx_inst.dat.upsize.s_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3339 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3340 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3341 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4054 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3769 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4060 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3752 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3751 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3776 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3782 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3308 (SB_DFFE): \rgb_pack.upsize.seg_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3306 (SB_DFFE): \rgb_pack.upsize.s_axis_tlast_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2529 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2530 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3746 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3742 (SB_DFF): \uart_inst.uart_rx_inst.rxd_reg = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3747 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3748 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2503 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2495 (SB_DFF): \rgb_unpack.downsize.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3774 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3754 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3760 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3755 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3744 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3762 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4061 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3757 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3758 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2508 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3770 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3773 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3772 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3775 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3777 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3778 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3779 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3780 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3781 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3756 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4057 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4055 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4053 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4059 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4058 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4056 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4089 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4062 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3767 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4063 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4064 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4065 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4066 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4067 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4068 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4069 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4070 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4071 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4088 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4090 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4081 (SB_DFFE): \uart_inst.uart_tx_inst.s_axis_tready_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4080 (SB_DFFE): \uart_inst.uart_tx_inst.txd_reg = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4083 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4084 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4082 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4085 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4091 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4087 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [1] = 0
FF init value for cell $aua_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3777 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3778 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3779 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3780 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3781 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3756 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4057 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4055 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4053 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4059 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4058 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4056 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4089 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4062 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3767 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4063 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4064 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4065 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4066 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4067 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4068 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4069 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4070 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4071 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4088 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4090 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4081 (SB_DFFE): \uart_inst.uart_tx_inst.s_axis_tready_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4080 (SB_DFFE): \uart_inst.uart_tx_inst.txd_reg = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4083 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4084 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4082 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4085 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4091 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4087 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4092 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4093 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4094 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3750 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [6] = 0

17.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
to$simplemap.cc:420:simplemap_dff$4092 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4093 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4094 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3750 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [6] = 0

17.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in sobel.
  Merging $auto$simplemap.cc:277:simplemap_mux$2555 (A=\mag_pipe.data_o_reg [23], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$386_Y) into $auto$simplemap.cc:420:simplemap_dff$2531 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3983 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3302 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3499 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3710 (A=1'0, B=\rgb2gray_inst.red_term [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3685 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3979 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3745 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3358 (A=1'0, B=$techmap\rgb_pack.$procmux$2069_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3305 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2628 (A=1'0, B=$techmap\rgb_unpack.$procmux$887_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2507 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2548 (A=\mag_pipe.data_o_reg [16], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$386_Y) into $auto$simplemap.cc:420:simplemap_dff$2524 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2549 (A=\mag_pipe.data_o_reg [17], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$386_Y) into $auto$simplemap.cc:420:simplemap_dff$2525 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2550 (A=\mag_pipe.data_o_reg [18], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$386_Y) into $auto$simplemap.cc:420:simplemap_dff$2526 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2551 (A=\mag_pipe.data_o_reg [19], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$386_Y) into $auto$simplemap.cc:420:simplemap_dff$2527 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2988 (A=1'0, B=\sobel_conv2d.gx_comb [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2828 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3947 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1151_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3753 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2702 (A=1'0, B=\gx_abs [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2677 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3843 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3768 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2700 (A=1'0, B=\gx_abs [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2675 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3846 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3771 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2701 (A=1'0, B=\gx_abs [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2676 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2703 (A=1'0, B=\gx_abs [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2678 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2704 (A=1'0, B=\gx_abs [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2679 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2705 (A=1'0, B=\gx_abs [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2680 (SB_DMerging set/reset $_MUX_ cells into SB_FFs in sobel.
  Merging $auto$simplemap.cc:277:simplemap_mux$2555 (A=\mag_pipe.data_o_reg [23], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$386_Y) into $auto$simplemap.cc:420:simplemap_dff$2531 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3983 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3302 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3499 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3710 (A=1'0, B=\rgb2gray_inst.red_term [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3685 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3979 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3745 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3358 (A=1'0, B=$techmap\rgb_pack.$procmux$2069_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3305 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2628 (A=1'0, B=$techmap\rgb_unpack.$procmux$887_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2507 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2548 (A=\mag_pipe.data_o_reg [16], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$386_Y) into $auto$simplemap.cc:420:simplemap_dff$2524 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2549 (A=\mag_pipe.data_o_reg [17], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$386_Y) into $auto$simplemap.cc:420:simplemap_dff$2525 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2550 (A=\mag_pipe.data_o_reg [18], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$386_Y) into $auto$simplemap.cc:420:simplemap_dff$2526 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2551 (A=\mag_pipe.data_o_reg [19], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$386_Y) into $auto$simplemap.cc:420:simplemap_dff$2527 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2988 (A=1'0, B=\sobel_conv2d.gx_comb [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2828 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3947 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1151_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3753 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2702 (A=1'0, B=\gx_abs [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2677 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3843 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3768 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2700 (A=1'0, B=\gx_abs [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2675 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3846 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3771 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2701 (A=1'0, B=\gx_abs [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2676 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2703 (A=1'0, B=\gx_abs [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2678 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2704 (A=1'0, B=\gx_abs [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2679 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2705 (A=1'0, B=\gx_abs [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2680 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2706 (A=1'0, B=\gx_abs [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2681 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2707 (A=1'0, B=\gx_abs [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2682 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3838 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3763 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3840 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3765 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3841 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3766 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4325 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4314 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4034 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1112_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3743 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2714 (A=1'0, B=\gx_abs [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2689 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2715 (A=1'0, B=\gx_abs [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2690 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2716 (A=1'0, B=\gx_abs [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2691 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2717 (A=1'0, B=\gx_abs [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2692 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3059 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [22], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3034 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3303 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3500 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2720 (A=1'0, B=\gx_abs [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2695 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2747 (A=1'0, B=$techmap\mag_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$422_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2698 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2721 (A=1'0, B=\gx_abs [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2696 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2908 (A=1'0, B=\sobel_conv2d.conv_window[5] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2754 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2909 (A=1'0, B=\sobel_conv2d.conv_window[5] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2755 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2910 (A=1'0, B=\sobel_conv2d.conv_window[5] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2756 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2911 (A=1'0, B=\sobel_conv2d.conv_window[5] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2757 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2912 (A=1'0, B=\sobel_conv2d.conv_window[5] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2758 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2699 (A=1'0, B=\gx_abs [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2674 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2913 (A=1'0, B=\sobel_conv2d.conv_window[5] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2706 (A=1'0, B=\gx_abs [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2681 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2707 (A=1'0, B=\gx_abs [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2682 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3838 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3763 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3840 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3765 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3841 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3766 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4325 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4314 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4034 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1112_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3743 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2714 (A=1'0, B=\gx_abs [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2689 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2715 (A=1'0, B=\gx_abs [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2690 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2716 (A=1'0, B=\gx_abs [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2691 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2717 (A=1'0, B=\gx_abs [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2692 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3059 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [22], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3034 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3303 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3500 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2720 (A=1'0, B=\gx_abs [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2695 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2747 (A=1'0, B=$techmap\mag_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$422_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2698 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2721 (A=1'0, B=\gx_abs [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2696 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2908 (A=1'0, B=\sobel_conv2d.conv_window[5] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2754 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2909 (A=1'0, B=\sobel_conv2d.conv_window[5] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2755 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2910 (A=1'0, B=\sobel_conv2d.conv_window[5] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2756 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2911 (A=1'0, B=\sobel_conv2d.conv_window[5] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2757 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2912 (A=1'0, B=\sobel_conv2d.conv_window[5] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2758 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2699 (A=1'0, B=\gx_abs [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2674 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2913 (A=1'0, B=\sobel_conv2d.conv_window[5] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2978 (A=1'0, B=\sobel_conv2d.data_i [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2770 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2915 (A=1'0, B=\sobel_conv2d.conv_window[5] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2761 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2973 (A=1'0, B=\sobel_conv2d.data_i [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2765 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2974 (A=1'0, B=\sobel_conv2d.data_i [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2766 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2975 (A=1'0, B=\sobel_conv2d.data_i [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2767 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2976 (A=1'0, B=\sobel_conv2d.data_i [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2768 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2914 (A=1'0, B=\sobel_conv2d.conv_window[5] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2760 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2977 (A=1'0, B=\sobel_conv2d.data_i [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2769 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2979 (A=1'0, B=\sobel_conv2d.data_i [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2771 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2956 (A=1'0, B=\sobel_conv2d.conv_window[8] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2772 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2957 (A=1'0, B=\sobel_conv2d.conv_window[8] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2773 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2958 (A=1'0, B=\sobel_conv2d.conv_window[8] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2774 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2959 (A=1'0, B=\sobel_conv2d.conv_window[8] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2775 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2960 (A=1'0, B=\sobel_conv2d.conv_window[8] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2776 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2961 (A=1'0, B=\sobel_conv2d.conv_window[8] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2777 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2962 (A=1'0, B=\sobel_conv2d.conv_window[8] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2778 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2972 (A=1'0, B=\sobel_conv2d.data_i [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2764 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2963 (A=1'0, B=\sobel_conv2d.conv_window[8] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2779 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2941 (A=1'0, B=\sobel_conv2d.conv_window[7] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2781 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2942 (A=1'0, B=\sobel_conv2d.conv_window[7] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2782 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2943 (A=1'0, B=\sobel_conv2d.conv_window[7] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2783 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2944 (A=1'0, B=\sobel_conv2d.conv_window[7] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2784 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2945 (A=1'0, B=\sobel_conv2d.conv_window[7] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$c:420:simplemap_dff$2759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2978 (A=1'0, B=\sobel_conv2d.data_i [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2770 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2915 (A=1'0, B=\sobel_conv2d.conv_window[5] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2761 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2973 (A=1'0, B=\sobel_conv2d.data_i [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2765 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2974 (A=1'0, B=\sobel_conv2d.data_i [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2766 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2975 (A=1'0, B=\sobel_conv2d.data_i [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2767 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2976 (A=1'0, B=\sobel_conv2d.data_i [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2768 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2914 (A=1'0, B=\sobel_conv2d.conv_window[5] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2760 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2977 (A=1'0, B=\sobel_conv2d.data_i [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2769 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2979 (A=1'0, B=\sobel_conv2d.data_i [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2771 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2956 (A=1'0, B=\sobel_conv2d.conv_window[8] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2772 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2957 (A=1'0, B=\sobel_conv2d.conv_window[8] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2773 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2958 (A=1'0, B=\sobel_conv2d.conv_window[8] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2774 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2959 (A=1'0, B=\sobel_conv2d.conv_window[8] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2775 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2960 (A=1'0, B=\sobel_conv2d.conv_window[8] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2776 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2961 (A=1'0, B=\sobel_conv2d.conv_window[8] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2777 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2962 (A=1'0, B=\sobel_conv2d.conv_window[8] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2778 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2972 (A=1'0, B=\sobel_conv2d.data_i [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2764 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2963 (A=1'0, B=\sobel_conv2d.conv_window[8] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2779 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2941 (A=1'0, B=\sobel_conv2d.conv_window[7] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2781 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2942 (A=1'0, B=\sobel_conv2d.conv_window[7] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2782 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2943 (A=1'0, B=\sobel_conv2d.conv_window[7] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2783 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2944 (A=1'0, B=\sobel_conv2d.conv_window[7] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2784 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2945 (A=1'0, B=\sobel_conv2d.conv_window[7] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2785 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2946 (A=1'0, B=\sobel_conv2d.conv_window[7] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2786 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2940 (A=1'0, B=\sobel_conv2d.conv_window[7] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2780 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2947 (A=1'0, B=\sobel_conv2d.conv_window[7] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2787 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2925 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2789 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2926 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2790 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2927 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2791 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2928 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2792 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2929 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2793 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2930 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2794 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2924 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2788 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2931 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2795 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2893 (A=1'0, B=\sobel_conv2d.conv_window[4] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2797 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2894 (A=1'0, B=\sobel_conv2d.conv_window[4] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2798 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2895 (A=1'0, B=\sobel_conv2d.conv_window[4] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2799 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2896 (A=1'0, B=\sobel_conv2d.conv_window[4] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2897 (A=1'0, B=\sobel_conv2d.conv_window[4] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2801 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2898 (A=1'0, B=\sobel_conv2d.conv_window[4] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2892 (A=1'0, B=\sobel_conv2d.conv_window[4] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2796 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2899 (A=1'0, B=\sobel_conv2d.conv_window[4] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2803 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2877 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2805 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2878 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2806 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2879 (A=1'0, B=\sobel_conv2d.line_buffer.sy2785 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2946 (A=1'0, B=\sobel_conv2d.conv_window[7] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2786 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2940 (A=1'0, B=\sobel_conv2d.conv_window[7] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2780 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2947 (A=1'0, B=\sobel_conv2d.conv_window[7] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2787 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2925 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2789 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2926 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2790 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2927 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2791 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2928 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2792 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2929 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2793 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2930 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2794 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2924 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2788 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2931 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_b_o [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2795 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2893 (A=1'0, B=\sobel_conv2d.conv_window[4] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2797 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2894 (A=1'0, B=\sobel_conv2d.conv_window[4] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2798 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2895 (A=1'0, B=\sobel_conv2d.conv_window[4] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2799 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2896 (A=1'0, B=\sobel_conv2d.conv_window[4] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2897 (A=1'0, B=\sobel_conv2d.conv_window[4] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2801 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2898 (A=1'0, B=\sobel_conv2d.conv_window[4] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2892 (A=1'0, B=\sobel_conv2d.conv_window[4] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2796 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2899 (A=1'0, B=\sobel_conv2d.conv_window[4] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2803 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2877 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2805 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2878 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2806 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2879 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2807 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2880 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2808 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2881 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2809 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2882 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2810 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2876 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2804 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2883 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2811 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2861 (A=1'0, B=\sobel_conv2d.conv_window[2] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2813 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2862 (A=1'0, B=\sobel_conv2d.conv_window[2] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2814 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2863 (A=1'0, B=\sobel_conv2d.conv_window[2] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2815 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2864 (A=1'0, B=\sobel_conv2d.conv_window[2] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2816 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2865 (A=1'0, B=\sobel_conv2d.conv_window[2] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2817 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2866 (A=1'0, B=\sobel_conv2d.conv_window[2] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2818 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2860 (A=1'0, B=\sobel_conv2d.conv_window[2] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2812 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2867 (A=1'0, B=\sobel_conv2d.conv_window[2] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2819 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2845 (A=1'0, B=\sobel_conv2d.conv_window[1] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2821 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2846 (A=1'0, B=\sobel_conv2d.conv_window[1] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2822 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2847 (A=1'0, B=\sobel_conv2d.conv_window[1] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2823 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2848 (A=1'0, B=\sobel_conv2d.conv_window[1] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2824 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2849 (A=1'0, B=\sobel_conv2d.conv_window[1] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2825 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2850 (A=1'0, B=\sobel_conv2d.conv_window[1] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2826 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2844 (A=1'0, B=\sobel_conv2d.conv_window[1] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2820 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2851 (A=1'0, B=\sobel_conv2d.conv_window[1] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2827 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2989 (A=1'0, B=\sobel_conv2d.gx_comb [1], S=\rstn_synnc_ram_delay.data_a_o [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2807 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2880 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2808 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2881 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2809 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2882 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2810 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2876 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2804 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2883 (A=1'0, B=\sobel_conv2d.line_buffer.sync_ram_delay.data_a_o [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2811 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2861 (A=1'0, B=\sobel_conv2d.conv_window[2] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2813 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2862 (A=1'0, B=\sobel_conv2d.conv_window[2] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2814 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2863 (A=1'0, B=\sobel_conv2d.conv_window[2] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2815 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2864 (A=1'0, B=\sobel_conv2d.conv_window[2] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2816 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2865 (A=1'0, B=\sobel_conv2d.conv_window[2] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2817 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2866 (A=1'0, B=\sobel_conv2d.conv_window[2] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2818 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2860 (A=1'0, B=\sobel_conv2d.conv_window[2] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2812 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2867 (A=1'0, B=\sobel_conv2d.conv_window[2] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2819 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2845 (A=1'0, B=\sobel_conv2d.conv_window[1] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2821 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2846 (A=1'0, B=\sobel_conv2d.conv_window[1] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2822 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2847 (A=1'0, B=\sobel_conv2d.conv_window[1] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2823 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2848 (A=1'0, B=\sobel_conv2d.conv_window[1] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2824 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2849 (A=1'0, B=\sobel_conv2d.conv_window[1] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2825 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2850 (A=1'0, B=\sobel_conv2d.conv_window[1] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2826 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2844 (A=1'0, B=\sobel_conv2d.conv_window[1] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2820 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2851 (A=1'0, B=\sobel_conv2d.conv_window[1] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2827 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2989 (A=1'0, B=\sobel_conv2d.gx_comb [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2829 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2990 (A=1'0, B=\sobel_conv2d.gx_comb [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2830 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2991 (A=1'0, B=\sobel_conv2d.gx_comb [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2831 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2992 (A=1'0, B=\sobel_conv2d.gx_comb [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2832 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2993 (A=1'0, B=\sobel_conv2d.gx_comb [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2833 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2994 (A=1'0, B=\sobel_conv2d.gx_comb [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2834 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2995 (A=1'0, B=\sobel_conv2d.gx_comb [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2835 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3040 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3015 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3041 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3016 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3042 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3017 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3043 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3018 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3044 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3019 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3046 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3021 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3047 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3022 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3048 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3023 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3049 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3024 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3050 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3025 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3051 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3026 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3052 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3027 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3057 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [20], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3032 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3836 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3761 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3834 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2718 (A=1'0, B=\gx_abs [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2693 (SB_DFFE).
  Merging $auto$simplemc_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2829 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2990 (A=1'0, B=\sobel_conv2d.gx_comb [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2830 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2991 (A=1'0, B=\sobel_conv2d.gx_comb [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2831 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2992 (A=1'0, B=\sobel_conv2d.gx_comb [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2832 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2993 (A=1'0, B=\sobel_conv2d.gx_comb [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2833 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2994 (A=1'0, B=\sobel_conv2d.gx_comb [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2834 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2995 (A=1'0, B=\sobel_conv2d.gx_comb [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2835 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3040 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3015 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3041 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3016 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3042 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3017 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3043 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3018 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3044 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3019 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3046 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3021 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3047 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3022 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3048 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3023 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3049 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3024 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3050 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3025 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3051 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3026 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3052 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3027 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3057 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [20], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3032 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3836 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3761 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3834 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2718 (A=1'0, B=\gx_abs [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2693 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3085 (A=1'0, B=$techmap\rgb_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$422_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4446 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4435 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3839 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3764 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3365 (A=1'0, B=$techmap\rgb_pack.$procmux$2051_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3309 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3705 (A=1'0, B=\rgb2gray_inst.green_term [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3680 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3376 (A=1'0, B=$techmap\rgb_pack.$procmux$2032_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3307 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2552 (A=\mag_pipe.data_o_reg [20], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$386_Y) into $auto$simplemap.cc:420:simplemap_dff$2528 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4102 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4054 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2708 (A=1'0, B=\gx_abs [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2683 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3512 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3484 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3514 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3486 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3295 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3492 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3515 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3487 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3300 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3497 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4327 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4316 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3513 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3485 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3844 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3769 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3296 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3493 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3297 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3494 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3298 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3495 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3299 (A=1'0, B=$tecap.cc:277:simplemap_mux$3085 (A=1'0, B=$techmap\rgb_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$422_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4446 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4435 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3839 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3764 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3365 (A=1'0, B=$techmap\rgb_pack.$procmux$2051_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3309 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3705 (A=1'0, B=\rgb2gray_inst.green_term [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3680 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3376 (A=1'0, B=$techmap\rgb_pack.$procmux$2032_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3307 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2552 (A=\mag_pipe.data_o_reg [20], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$386_Y) into $auto$simplemap.cc:420:simplemap_dff$2528 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4102 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4054 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2708 (A=1'0, B=\gx_abs [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2683 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3512 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3484 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3514 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3486 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3295 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3492 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3515 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3487 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3300 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3497 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4327 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4316 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3513 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3485 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3844 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3769 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3296 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3493 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3297 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3494 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3298 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3495 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3299 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3496 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4564 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4553 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4108 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4060 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3946 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1151_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3752 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3985 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3751 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3518 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3490 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3800 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [2], S=$auto$simplemap.cc:309:simplemap_lut$3246) into $auto$simplemap.cc:420:simplemap_dff$3776 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3543 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3505 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3544 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3506 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3545 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3507 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3546 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3508 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3547 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3509 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3806 (A=1'0, B=\uart_inst.uart_rx_inst.rxd_reg, S=$auto$simplemap.cc:309:simplemap_lut$3246) into $auto$simplemap.cc:420:simplemap_dff$3782 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3693 (A=1'0, B=\rgb2gray_inst.blue_term [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3668 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3003 (A=1'0, B=\sobel_conv2d.gx_comb [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2843 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3694 (A=1'0, B=\rgb2gray_inst.blue_term [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3669 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2722 (A=1'0, B=\gx_abs [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2697 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3698 (A=1'0, B=\rgb2gray_inst.green_term [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3673 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3692 (A=1'0, B=\rgb2gray_inst.blue_term [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3667 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3699 (A=1'0, B=\rgb2gray_inst.green_term [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3674 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3700 (A=1'0, B=\rgb2gray_inst.green_term [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3675 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3701 (A=1'0, B=\rgb2gray_inst.green_term [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3676 (SB_DFFE).
  Merging $auto$simplehmap\rx_fifo.$2\rd_ptr_next_w[9:0] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3496 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4564 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4553 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4108 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4060 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3946 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1151_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3752 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3985 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3751 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3518 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3490 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3800 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [2], S=$auto$simplemap.cc:309:simplemap_lut$3246) into $auto$simplemap.cc:420:simplemap_dff$3776 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3543 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3505 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3544 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3506 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3545 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3507 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3546 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3508 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3547 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3509 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3806 (A=1'0, B=\uart_inst.uart_rx_inst.rxd_reg, S=$auto$simplemap.cc:309:simplemap_lut$3246) into $auto$simplemap.cc:420:simplemap_dff$3782 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3693 (A=1'0, B=\rgb2gray_inst.blue_term [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3668 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3003 (A=1'0, B=\sobel_conv2d.gx_comb [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2843 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3694 (A=1'0, B=\rgb2gray_inst.blue_term [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3669 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2722 (A=1'0, B=\gx_abs [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2697 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3698 (A=1'0, B=\rgb2gray_inst.green_term [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3673 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3692 (A=1'0, B=\rgb2gray_inst.blue_term [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3667 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3699 (A=1'0, B=\rgb2gray_inst.green_term [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3674 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3700 (A=1'0, B=\rgb2gray_inst.green_term [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3675 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3701 (A=1'0, B=\rgb2gray_inst.green_term [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3676 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3702 (A=1'0, B=\rgb2gray_inst.green_term [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3677 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3703 (A=1'0, B=\rgb2gray_inst.green_term [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3678 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3704 (A=1'0, B=\rgb2gray_inst.green_term [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3679 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3364 (A=1'0, B=$techmap\rgb_pack.$procmux$2051_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3308 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3706 (A=1'0, B=\rgb2gray_inst.red_term [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3681 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3707 (A=1'0, B=\rgb2gray_inst.red_term [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3682 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3708 (A=1'0, B=\rgb2gray_inst.red_term [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3683 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3709 (A=1'0, B=\rgb2gray_inst.red_term [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3684 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3711 (A=1'0, B=\rgb2gray_inst.red_term [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3686 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3712 (A=1'0, B=\rgb2gray_inst.red_term [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3687 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2553 (A=\mag_pipe.data_o_reg [21], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$386_Y) into $auto$simplemap.cc:420:simplemap_dff$2529 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3738 (A=1'0, B=$techmap\rgb2gray_inst.terms_elastic.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$422_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3689 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2554 (A=\mag_pipe.data_o_reg [22], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$386_Y) into $auto$simplemap.cc:420:simplemap_dff$2530 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3980 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3746 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2719 (A=1'0, B=\gx_abs [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2694 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3981 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3690 (A=1'0, B=\rgb2gray_inst.blue_term [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3665 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3982 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3748 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4440 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4429 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2653 (A=1'0, B=$techmap\rgb_unpack.$procmux$792_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2495 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3301 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3498 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3304 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [9], S=\rstn_sync_inst.sync_o) intomap.cc:277:simplemap_mux$3702 (A=1'0, B=\rgb2gray_inst.green_term [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3677 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3703 (A=1'0, B=\rgb2gray_inst.green_term [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3678 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3704 (A=1'0, B=\rgb2gray_inst.green_term [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3679 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3364 (A=1'0, B=$techmap\rgb_pack.$procmux$2051_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3308 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3706 (A=1'0, B=\rgb2gray_inst.red_term [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3681 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3707 (A=1'0, B=\rgb2gray_inst.red_term [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3682 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3708 (A=1'0, B=\rgb2gray_inst.red_term [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3683 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3709 (A=1'0, B=\rgb2gray_inst.red_term [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3684 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3711 (A=1'0, B=\rgb2gray_inst.red_term [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3686 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3712 (A=1'0, B=\rgb2gray_inst.red_term [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3687 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2553 (A=\mag_pipe.data_o_reg [21], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$386_Y) into $auto$simplemap.cc:420:simplemap_dff$2529 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3738 (A=1'0, B=$techmap\rgb2gray_inst.terms_elastic.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$422_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3689 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2554 (A=\mag_pipe.data_o_reg [22], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$386_Y) into $auto$simplemap.cc:420:simplemap_dff$2530 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3980 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3746 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2719 (A=1'0, B=\gx_abs [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2694 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3981 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3690 (A=1'0, B=\rgb2gray_inst.blue_term [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3665 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3982 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3748 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4440 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4429 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2653 (A=1'0, B=$techmap\rgb_unpack.$procmux$792_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2495 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3301 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3498 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3304 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[9:0] [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3501 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3849 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [18], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3774 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3691 (A=1'0, B=\rgb2gray_inst.blue_term [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3666 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3948 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1151_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3754 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3835 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3760 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3949 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1151_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3755 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3510 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3482 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2713 (A=1'0, B=\gx_abs [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2688 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3978 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3744 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3060 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [23], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2709 (A=1'0, B=\gx_abs [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2684 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3837 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3762 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4109 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4061 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2711 (A=1'0, B=\gx_abs [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2686 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2712 (A=1'0, B=\gx_abs [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2687 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3832 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3757 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3833 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3758 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3845 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3770 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4562 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4551 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3541 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3503 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3848 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [17], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3773 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3847 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [16], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3772 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simp $auto$simplemap.cc:420:simplemap_dff$3501 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3849 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [18], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3774 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3691 (A=1'0, B=\rgb2gray_inst.blue_term [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3666 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3948 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1151_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3754 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3835 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3760 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3949 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1151_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3755 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3510 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3482 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2713 (A=1'0, B=\gx_abs [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2688 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3978 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3744 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3060 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [23], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2709 (A=1'0, B=\gx_abs [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2684 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3837 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3762 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4109 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4061 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2711 (A=1'0, B=\gx_abs [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2686 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2712 (A=1'0, B=\gx_abs [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2687 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3832 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3757 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3833 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3758 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3845 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3770 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4562 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4551 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3541 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3503 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3848 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [17], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3773 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3847 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [16], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3772 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3542 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3504 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3799 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [1], S=$auto$simplemap.cc:309:simplemap_lut$3246) into $auto$simplemap.cc:420:simplemap_dff$3775 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3801 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [3], S=$auto$simplemap.cc:309:simplemap_lut$3246) into $auto$simplemap.cc:420:simplemap_dff$3777 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3802 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [4], S=$auto$simplemap.cc:309:simplemap_lut$3246) into $auto$simplemap.cc:420:simplemap_dff$3778 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3803 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [5], S=$auto$simplemap.cc:309:simplemap_lut$3246) into $auto$simplemap.cc:420:simplemap_dff$3779 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3804 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [6], S=$auto$simplemap.cc:309:simplemap_lut$3246) into $auto$simplemap.cc:420:simplemap_dff$3780 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3805 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [7], S=$auto$simplemap.cc:309:simplemap_lut$3246) into $auto$simplemap.cc:420:simplemap_dff$3781 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3831 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3756 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4105 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4057 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4103 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4055 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4101 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4053 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4107 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4059 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4106 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4058 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4104 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4056 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4110 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4062 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3842 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3767 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4111 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4063 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4112 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4064 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4113 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4065 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4114 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4066 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4115 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [14], S=\rstn_sync_inlemap_mux$3542 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3504 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3799 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [1], S=$auto$simplemap.cc:309:simplemap_lut$3246) into $auto$simplemap.cc:420:simplemap_dff$3775 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3801 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [3], S=$auto$simplemap.cc:309:simplemap_lut$3246) into $auto$simplemap.cc:420:simplemap_dff$3777 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3802 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [4], S=$auto$simplemap.cc:309:simplemap_lut$3246) into $auto$simplemap.cc:420:simplemap_dff$3778 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3803 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [5], S=$auto$simplemap.cc:309:simplemap_lut$3246) into $auto$simplemap.cc:420:simplemap_dff$3779 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3804 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [6], S=$auto$simplemap.cc:309:simplemap_lut$3246) into $auto$simplemap.cc:420:simplemap_dff$3780 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3805 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [7], S=$auto$simplemap.cc:309:simplemap_lut$3246) into $auto$simplemap.cc:420:simplemap_dff$3781 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3831 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3756 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4105 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4057 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4103 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4055 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4101 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4053 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4107 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4059 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4106 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4058 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4104 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4056 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4110 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4062 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3842 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3767 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4111 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4063 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4112 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4064 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4113 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4065 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4114 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4066 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4115 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4067 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4116 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4068 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4117 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [16], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4069 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4118 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [17], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4070 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3519 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3491 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4119 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [18], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4071 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4239 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$997_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4081 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4216 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1021_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4083 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4217 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1021_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4084 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4215 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1021_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4082 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4218 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1021_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4085 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3516 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3488 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4321 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4310 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4319 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4308 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3517 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3489 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4318 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4307 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4320 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4309 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4317 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4306 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4322 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4311 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4323 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4312 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_muxst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4067 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4116 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4068 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4117 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [16], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4069 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4118 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [17], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4070 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3519 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3491 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4119 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1040_Y [18], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4071 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4239 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$997_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4081 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4216 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1021_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4083 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4217 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1021_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4084 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4215 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1021_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4082 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4218 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1021_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4085 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3516 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3488 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4321 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4310 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4319 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4308 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3517 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$542_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3489 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4318 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4307 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4320 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4309 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4317 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4306 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4322 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4311 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4323 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4312 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2710 (A=1'0, B=\gx_abs [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2685 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4324 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4313 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4326 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4315 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4443 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4432 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4447 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4436 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4438 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4427 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4439 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4428 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4442 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4431 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4555 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4544 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4441 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4430 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4412 (A=1'0, B=\sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4411 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4444 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4433 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3058 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [21], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3033 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4448 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4437 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4445 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4557 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4546 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4554 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4543 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3984 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3750 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4563 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4552 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4559 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [5], S=\rstn_sync_inst.sync_o) into $auto$si$2710 (A=1'0, B=\gx_abs [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2685 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4324 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4313 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4326 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$908_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4315 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4443 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4432 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4447 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4436 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4438 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4427 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4439 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4428 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4442 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4431 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4555 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4544 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4441 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4430 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4412 (A=1'0, B=\sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4411 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4444 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4433 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3058 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [21], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3033 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4448 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4437 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4445 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$908_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4557 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4546 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4554 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4543 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3984 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3750 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4563 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4552 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4559 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4548 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4556 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4545 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4558 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4547 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4560 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4549 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3039 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3014 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4561 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4550 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3511 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$5631 [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3483 (SB_DFFE).

17.39. Executing ICE40_OPT pass (performing simple optimizations).
mplemap.cc:420:simplemap_dff$4548 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4556 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4545 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4558 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4547 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4560 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4549 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3039 (A=1'0, B=\rgb_pack.upsize.m_axis_tdata_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3014 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4561 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$908_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4550 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3511 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$5631 [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3483 (SB_DFFE).

17.39. Executing ICE40_OPT pass (performing simple optimizations).

17.39.1. Running ICE40 specific optimizations.

17.39.1. Running ICE40 specific optimizations.

17.39.2. Executing OPT_EXPR pass (perform const folding).

17.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~354 debug messages>
Optimizing module sobel.
<suppressed ~354 debug messages>

17.39.3. Executing OPT_MERGE pass (detect identical cells).

17.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~7137 debug messages>
Removed a total of 2379 cells.

17.39.4. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
<suppressed ~7137 debug messages>
Removed a total of 2379 cells.

17.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).

17.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 257 unused cells and 4076 unused wires.
Finding unused cells or wires in module \sobel..
Removed 257 unused cells and 4076 unused wires.
<suppressed ~258 debug messages>

17.39.6. Rerunning OPT passes. (Removed registers in this run.)

17.39.7. Running ICE40 specific optimizations.
<suppressed ~258 debug messages>

17.39.6. Rerunning OPT passes. (Removed registers in this run.)

17.39.7. Running ICE40 specific optimizations.

17.39.8. Executing OPT_EXPR pass (perform const folding).

17.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~9 debug messages>
Optimizing module sobel.
<suppressed ~9 debug messages>

17.39.9. Executing OPT_MERGE pass (detect identical cells).

17.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.39.10. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).

17.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.39.12. Rerunning OPT passes. (Removed registers in this run.)

17.39.13. Running ICE40 specific optimizations.

17.39.12. Rerunning OPT passes. (Removed registers in this run.)

17.39.13. Running ICE40 specific optimizations.

17.39.14. Executing OPT_EXPR pass (perform const folding).

17.39.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.39.15. Executing OPT_MERGE pass (detect identical cells).

17.39.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.39.16. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.39.16. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.17. Executing OPT_CLEAN pass (remove unused cells and wires).

17.39.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.39.18. Finished OPT passes. (There is nothing left to do.)

17.39.18. Finished OPT passes. (There is nothing left to do.)

17.40. Executing TECHMAP pass (map to technology primitives).

17.40. Executing TECHMAP pass (map to technology primitives).

17.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v

17.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

17.40.2. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

17.40.2. Continuing TECHMAP pass.
No more expansions possible.
No more expansions possible.

17.41. Executing ABC pass (technology mapping using ABC).

17.41. Executing ABC pass (technology mapping using ABC).

17.41.1. Extracting gate netlist of module `\sobel' to `<abc-temp-dir>/input.blif'..

17.41.1. Extracting gate netlist of module `\sobel' to `<abc-temp-dir>/input.blif'..
Extracted 978 gates and 1368 wires to a netlist network with 388 inputs and 352 outputs.

17.41.1.1. Executing ABC.
Extracted 978 gates and 1368 wires to a netlist network with 388 inputs and 352 outputs.

17.41.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     415.
ABC: Participating nodes from both networks       =     928.
ABC: Participating nodes from the first network   =     415. (  88.11 % of nodes)
ABC: Participating nodes from the second network  =     513. ( 108.92 % of nodes)
ABC: Node pairs (any polarity)                    =     415. (  88.11 % of names can be moved)
ABC: Node pairs (same polarity)                   =     381. (  80.89 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

17.41.1.2. Re-integrating ABC results.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     415.
ABC: Participating nodes from both networks       =     928.
ABC: Participating nodes from the first network   =     415. (  88.11 % of nodes)
ABC: Participating nodes from the second network  =     513. ( 108.92 % of nodes)
ABC: Node pairs (any polarity)                    =     415. (  88.11 % of names can be moved)
ABC: Node pairs (same polarity)                   =     381. (  80.89 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

17.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      940
ABC RESULTS:        internal signals:      628
ABC RESULTS:           input signals:      388
ABC RESULTS:          output signals:      352
Removing temp directory.
ABC RESULTS:              $lut cells:      940
ABC RESULTS:        internal signals:      628
ABC RESULTS:           input signals:      388
ABC RESULTS:          output signals:      352
Removing temp directory.
Removed 0 unused cells and 760 unused wires.

17.42. Executing TECHMAP pass (map to technology primitives).
Removed 0 unused cells and 760 unused wires.

17.42. Executing TECHMAP pass (map to technology primitives).

17.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v

17.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

17.42.2. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

17.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010001001011 for cells of type $lut.
No more expansions possible.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010001001011 for cells of type $lut.
No more expansions possible.
<suppressed ~1361 debug messages>
Removed 0 unused cells and 940 unused wires.

17.43. Executing HIERARCHY pass (managing design hierarchy).
<suppressed ~1361 debug messages>
Removed 0 unused cells and 940 unused wires.

17.43. Executing HIERARCHY pass (managing design hierarchy).

17.43.1. Analyzing design hierarchy..

17.43.1. Analyzing design hierarchy..
Top module:  \sobel

17.43.2. Analyzing design hierarchy..
Top module:  \sobel

17.43.2. Analyzing design hierarchy..
Top module:  \sobel
Removed 0 unused modules.

17.44. Printing statistics.
Top module:  \sobel
Removed 0 unused modules.

17.44. Printing statistics.

=== sobel ===

   Number of wires:                850
   Number of wire bits:           2461
   Number of public wires:         268
   Number of public wire bits:    1605
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1100
     SB_CARRY                      146
     SB_DFF                          4
     SB_DFFE                        68
     SB_DFFESR                     258
     SB_DFFESS                       4
     SB_DFFSR                       22
     SB_LUT4                       590
     SB_PLL40_PAD                    1
     SB_RAM40_4K                     7

17.45. Executing CHECK pass (checking for obvious problems).

=== sobel ===

   Number of wires:                850
   Number of wire bits:           2461
   Number of public wires:         268
   Number of public wire bits:    1605
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1100
     SB_CARRY                      146
     SB_DFF                          4
     SB_DFFE                        68
     SB_DFFESR                     258
     SB_DFFESS                       4
     SB_DFFSR                       22
     SB_LUT4                       590
     SB_PLL40_PAD                    1
     SB_RAM40_4K                     7

17.45. Executing CHECK pass (checking for obvious problems).
checking module sobel..
found and reported 0 problems.

17.46. Executing JSON backend.
checking module sobel..
found and reported 0 problems.

17.46. Executing JSON backend.

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: e8ccf1326d
CPU: user 1.11s system 0.01s, MEM: 69.90 MB total, 64.55 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 21% 21x opt_expr (0 sec), 20% 22x opt_clean (0 sec), ...

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: e8ccf1326d
CPU: user 1.11s system 0.01s, MEM: 69.90 MB total, 64.55 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 21% 21x opt_expr (0 sec), 20% 22x opt_clean (0 sec), ...
nextpnr-ice40 --up5k --package sg48 --json build/sobel.json --pcf icebreaker.pcf --asc build/sobel.asc --seed 3 2>&1 | tee -a out.txt
Info: constrained 'mclk_i' to bel 'X12/Y31/io1'
Info: constrained 'mclk_i' to bel 'X12/Y31/io1'
Info: constraining clock net 'mclk_i' to 12.00 MHz
Info: constrained 'rstn_i' to bel 'X16/Y0/io0'
Info: constrained 'uart_rxd_i' to bel 'X13/Y0/io1'
Info: constrained 'uart_txd_o' to bel 'X15/Y0/io0'
Info: constraining clock net 'mclk_i' to 12.00 MHz
Info: constrained 'rstn_i' to bel 'X16/Y0/io0'
Info: constrained 'uart_rxd_i' to bel 'X13/Y0/io1'
Info: constrained 'uart_txd_o' to bel 'X15/Y0/io0'


Info: Packing constants..
Info: Packing constants..
Info: Packing IOs..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info: Packing LUT-FFs..
Info:      392 LCs used as LUT4 only
Info:      198 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      392 LCs used as LUT4 only
Info:      198 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      158 LCs used as DFF only
Info: Packing carries..
Info:      158 LCs used as DFF only
Info: Packing carries..
Info:       53 LCs used as CARRY only
Info: Packing RAMs..
Info:       53 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Placing PLLs..
Info:   constrained PLL 'core_pll' to X12/Y31/pll_3
Info:   constrained PLL 'core_pll' to X12/Y31/pll_3
Info: Packing special functions..
Info: Packing special functions..
Info: Packing PLLs..
Info: Packing PLLs..
Info:     Input frequency of PLL 'core_pll' is constrained to 12.0 MHz
Info:     Input frequency of PLL 'core_pll' is constrained to 12.0 MHz
Info:     VCO frequency of PLL 'core_pll' is constrained to 768.0 MHz
Info:     VCO frequency of PLL 'core_pll' is constrained to 768.0 MHz
Info:     Derived frequency constraint of 24.0 MHz for net core_clk
Info:     Derived frequency constraint of 24.0 MHz for net core_clk
Info: Promoting globals..
Info: Promoting globals..
Info: promoting core_clk (fanout 370)
Info: promoting core_clk (fanout 370)
Info: promoting $abc$14020$auto$rtlil.cc:1969:NotGate$13466 [reset] (fanout 268)
Info: promoting $abc$14020$auto$rtlil.cc:1969:NotGate$13466 [reset] (fanout 268)
Info: promoting $abc$14020$auto$dff2dffe.cc:158:make_patterns_logic$12245 [cen] (fanout 75)
Info: promoting $abc$14020$auto$dff2dffe.cc:158:make_patterns_logic$12245 [cen] (fanout 75)
Info: promoting $abc$14020$auto$dff2dffe.cc:158:make_patterns_logic$6454 [cen] (fanout 25)
Info: promoting $abc$14020$auto$dff2dffe.cc:158:make_patterns_logic$6454 [cen] (fanout 25)
Info: promoting $abc$14020$auto$dff2dffe.cc:175:make_patterns_logic$5790 [cen] (fanout 25)
Info: promoting $abc$14020$auto$dff2dffe.cc:175:make_patterns_logic$5790 [cen] (fanout 25)
Info: promoting $abc$14020$auto$dff2dffe.cc:158:make_patterns_logic$8398 [cen] (fanout 25)
Info: promoting $abc$14020$auto$dff2dffe.cc:158:make_patterns_logic$8398 [cen] (fanout 25)
Info: Constraining chains...
Info: Constraining chains...
Info:       12 LCs used to legalise carry chains.
Info:       12 LCs used to legalise carry chains.
Info: Checksum: 0x801c8fb5

Info: Checksum: 0x801c8fb5

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xd66b7428
Info: Checksum: 0xd66b7428

Info: Device utilisation:

Info: Device utilisation:
Info: 	         ICESTORM_LC:   815/ 5280    15%
Info: 	        ICESTORM_RAM:     7/   30    23%
Info: 	         ICESTORM_LC:   815/ 5280    15%
Info: 	        ICESTORM_RAM:     7/   30    23%
Info: 	               SB_IO:     4/   96     4%
Info: 	               SB_GB:     6/    8    75%
Info: 	               SB_IO:     4/   96     4%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 5 cells based on constraints.
Info: Placed 5 cells based on constraints.
Info: Creating initial analytic placement for 671 cells, random placement wirelen = 20055.
Info: Creating initial analytic placement for 671 cells, random placement wirelen = 20055.
Info:     at initial placer iter 0, wirelen = 196
Info:     at initial placer iter 0, wirelen = 196
Info:     at initial placer iter 1, wirelen = 190
Info:     at initial placer iter 1, wirelen = 190
Info:     at initial placer iter 2, wirelen = 190
Info:     at initial placer iter 2, wirelen = 190
Info:     at initial placer iter 3, wirelen = 190
Info:     at initial placer iter 3, wirelen = 190
Info: Running main analytical placer.
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 190, spread = 3935, legal = 4581; time = 0.01s
Info:     at iteration #1, type ALL: wirelen solved = 190, spread = 3935, legal = 4581; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 316, spread = 3423, legal = 4491; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 316, spread = 3423, legal = 4491; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 390, spread = 3421, legal = 4151; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 390, spread = 3421, legal = 4151; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 481, spread = 2976, legal = 3952; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 481, spread = 2976, legal = 3952; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 566, spread = 2833, legal = 3749; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 566, spread = 2833, legal = 3749; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 578, spread = 2775, legal = 3462; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 578, spread = 2775, legal = 3462; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 682, spread = 2758, legal = 3469; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 682, spread = 2758, legal = 3469; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 795, spread = 2694, legal = 3543; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 795, spread = 2694, legal = 3543; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 751, spread = 2730, legal = 3820; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 751, spread = 2730, legal = 3820; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 720, spread = 2738, legal = 3874; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 720, spread = 2738, legal = 3874; time = 0.01s
Info:     at iteration #11, type ALL: wirelen solved = 776, spread = 2718, legal = 3482; time = 0.01s
Info:     at iteration #11, type ALL: wirelen solved = 776, spread = 2718, legal = 3482; time = 0.01s
Info: HeAP Placer Time: 0.10s
Info:   of which solving equations: 0.05s
Info:   of which spreading cells: 0.01s
Info: HeAP Placer Time: 0.10s
Info:   of which solving equations: 0.05s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.04s
Info:   of which strict legalisation: 0.04s


Info: Running simulated annealing placer for refinement.
Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 295, wirelen = 3462
Info:   at iteration #1: temp = 0.000000, timing cost = 295, wirelen = 3462
Info:   at iteration #5: temp = 0.000000, timing cost = 283, wirelen = 2697
Info:   at iteration #5: temp = 0.000000, timing cost = 283, wirelen = 2697
Info:   at iteration #10: temp = 0.000000, timing cost = 273, wirelen = 2524
Info:   at iteration #10: temp = 0.000000, timing cost = 273, wirelen = 2524
Info:   at iteration #15: temp = 0.000000, timing cost = 314, wirelen = 2416
Info:   at iteration #15: temp = 0.000000, timing cost = 314, wirelen = 2416
Info:   at iteration #20: temp = 0.000000, timing cost = 304, wirelen = 2346
Info:   at iteration #20: temp = 0.000000, timing cost = 304, wirelen = 2346
Info:   at iteration #25: temp = 0.000000, timing cost = 302, wirelen = 2322
Info:   at iteration #25: temp = 0.000000, timing cost = 302, wirelen = 2322
Info:   at iteration #25: temp = 0.000000, timing cost = 302, wirelen = 2322 
Info:   at iteration #25: temp = 0.000000, timing cost = 302, wirelen = 2322 
Info: SA placement time 0.22s
Info: SA placement time 0.22s


Info: Max frequency for clock 'core_clk_$glb_clk': 33.02 MHz (PASS at 24.00 MHz)

Info: Max frequency for clock 'core_clk_$glb_clk': 33.02 MHz (PASS at 24.00 MHz)

Info: Max delay <async>                   -> posedge core_clk_$glb_clk: 5.19 ns
Info: Max delay posedge core_clk_$glb_clk -> <async>                  : 7.22 ns

Info: Max delay <async>                   -> posedge core_clk_$glb_clk: 5.19 ns
Info: Max delay posedge core_clk_$glb_clk -> <async>                  : 7.22 ns

Info: Slack histogram:
Info:  legend: * represents 6 endpoint(s)
Info:          + represents [1,6) endpoint(s)
Info: [ 11379,  14616) |******+
Info: [ 14616,  17853) |*+
Info: Slack histogram:
Info:  legend: * represents 6 endpoint(s)
Info:          + represents [1,6) endpoint(s)
Info: [ 11379,  14616) |******+
Info: [ 14616,  17853) |*+
Info: [ 17853,  21090) |**************************+
Info: [ 21090,  24327) |*********+
Info: [ 17853,  21090) |**************************+
Info: [ 21090,  24327) |*********+
Info: [ 24327,  27564) |*************************+
Info: [ 27564,  30801) |************************************************************ 
Info: [ 24327,  27564) |*************************+
Info: [ 27564,  30801) |************************************************************ 
Info: [ 30801,  34038) |******************+
Info: [ 34038,  37275) |*************************************+
Info: [ 30801,  34038) |******************+
Info: [ 34038,  37275) |*************************************+
Info: [ 37275,  40512) |**********************************+
Info: [ 37275,  40512) |**********************************+
Info: [ 40512,  43749) | 
Info: [ 43749,  46986) | 
Info: [ 40512,  43749) | 
Info: [ 43749,  46986) | 
Info: [ 46986,  50223) | 
Info: [ 50223,  53460) | 
Info: [ 46986,  50223) | 
Info: [ 50223,  53460) | 
Info: [ 53460,  56697) | 
Info: [ 56697,  59934) | 
Info: [ 59934,  63171) | 
Info: [ 53460,  56697) | 
Info: [ 56697,  59934) | 
Info: [ 59934,  63171) | 
Info: [ 63171,  66408) | 
Info: [ 66408,  69645) | 
Info: [ 63171,  66408) | 
Info: [ 66408,  69645) | 
Info: [ 69645,  72882) | 
Info: [ 72882,  76119) |+
Info: [ 69645,  72882) | 
Info: [ 72882,  76119) |+
Info: Checksum: 0x09fdb807
Info: Checksum: 0x09fdb807

Info: Routing..
Info: Setting up routing queue.

Info: Routing..
Info: Setting up routing queue.
Info: Routing 2558 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info: Routing 2558 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       28        843 |   28   843 |      1594|       0.03       0.03|
Info:       1000 |       28        843 |   28   843 |      1594|       0.03       0.03|
Info:       2000 |      139       1732 |  111   889 |       730|       0.05       0.08|
Info:       2000 |      139       1732 |  111   889 |       730|       0.05       0.08|
Info:       2917 |      289       2500 |  150   768 |         0|       0.08       0.16|
Info: Routing complete.
Info: Router1 time 0.16s
Info:       2917 |      289       2500 |  150   768 |         0|       0.08       0.16|
Info: Routing complete.
Info: Router1 time 0.16s
Info: Checksum: 0x808c7a67
Info: Checksum: 0x808c7a67

Info: Critical path report for clock 'core_clk_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14444_LC.O

Info: Critical path report for clock 'core_clk_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14444_LC.O
Info:  3.0  4.4    Net rx_fifo.wr_ptr_l[1] budget 3.206000 ns (13,6) -> (5,6)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14101_LC.I1
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:83
Info:                  ../../rtl/sobel/../fifo_sync/fifo_sync.sv:18
Info:  1.2  5.6  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14101_LC.O
Info:  1.8  7.4    Net $abc$14020$auto$simplemap.cc:250:simplemap_eqne$3605[1]_new_ budget 3.206000 ns (5,6) -> (5,6)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14100_LC.I0
Info:  1.3  8.7  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14100_LC.O
Info:  1.8 10.4    Net $abc$14020$new_n821_ budget 3.205000 ns (5,6) -> (4,6)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14099_LC.I0
Info:  1.3 11.7  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14099_LC.O
Info:  1.8 13.5    Net $abc$14020$rgb_pack.s_axis_tvalid_new_inv_ budget 3.205000 ns (4,6) -> (3,5)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14201_LC.I2
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:101
Info:                  ../../rtl/sobel/../../submodules/imports/axis_adapter.v:72
Info:  1.2 14.7  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14201_LC.O
Info:  1.8 16.4    Net $abc$14020$techmap\rx_fifo.$2\rd_ptr_next_w[9:0][7] budget 3.205000 ns (3,5) -> (4,6)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14213_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:83
Info:                  ../../rtl/sobel/../fifo_sync/fifo_sync.sv:28
Info:  1.3 17.7  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14213_LC.O
Info:  1.8 19.5    Net $abc$14020$auto$simplemap.cc:250:simplemap_eqne$3576[7]_new_ budget 3.205000 ns (4,6) -> (3,7)
Info:  3.0  4.4    Net rx_fifo.wr_ptr_l[1] budget 3.206000 ns (13,6) -> (5,6)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14101_LC.I1
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:83
Info:                  ../../rtl/sobel/../fifo_sync/fifo_sync.sv:18
Info:  1.2  5.6  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14101_LC.O
Info:  1.8  7.4    Net $abc$14020$auto$simplemap.cc:250:simplemap_eqne$3605[1]_new_ budget 3.206000 ns (5,6) -> (5,6)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14100_LC.I0
Info:  1.3  8.7  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14100_LC.O
Info:  1.8 10.4    Net $abc$14020$new_n821_ budget 3.205000 ns (5,6) -> (4,6)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14099_LC.I0
Info:  1.3 11.7  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14099_LC.O
Info:  1.8 13.5    Net $abc$14020$rgb_pack.s_axis_tvalid_new_inv_ budget 3.205000 ns (4,6) -> (3,5)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14201_LC.I2
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:101
Info:                  ../../rtl/sobel/../../submodules/imports/axis_adapter.v:72
Info:  1.2 14.7  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14201_LC.O
Info:  1.8 16.4    Net $abc$14020$techmap\rx_fifo.$2\rd_ptr_next_w[9:0][7] budget 3.205000 ns (3,5) -> (4,6)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14213_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:83
Info:                  ../../rtl/sobel/../fifo_sync/fifo_sync.sv:28
Info:  1.3 17.7  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14213_LC.O
Info:  1.8 19.5    Net $abc$14020$auto$simplemap.cc:250:simplemap_eqne$3576[7]_new_ budget 3.205000 ns (4,6) -> (3,7)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14212_LC.I0
Info:  1.3 20.8  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14212_LC.O
Info:  1.8 22.5    Net $abc$14020$new_n936_ budget 3.205000 ns (3,7) -> (3,7)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14223_LC.I0
Info:  1.3 23.8  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14223_LC.O
Info:  2.4 26.2    Net $abc$14020$new_n947_ budget 3.205000 ns (3,7) -> (2,8)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14225_LC.I0
Info:  1.3 27.5  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14225_LC.O
Info:  1.8 29.3    Net $abc$14020$techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0][23] budget 3.205000 ns (2,8) -> (2,9)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$3325_DFFLC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:101
Info:                  ../../rtl/sobel/../../submodules/imports/axis_adapter.v:172
Info:  1.2 30.5  Setup $auto$simplemap.cc:420:simplemap_dff$3325_DFFLC.I0
Info: 12.8 ns logic, 17.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge core_clk_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source rstn_i$sb_io.D_IN_0
Info:  4.3  4.3    Net rstn_i$SB_IO_IN budget 40.430000 ns (16,0) -> (10,6)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$2487_DFFLC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:42
Info:                  ../../rtl/sobel/../../submodules/imports/sync2.sv:6
Info:  1.2  5.6  Setup $auto$simplemap.cc:420:simplemap_dff$2487_DFFLC.I0
Info: 1.2 ns logic, 4.3 ns routing

Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14212_LC.I0
Info:  1.3 20.8  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14212_LC.O
Info:  1.8 22.5    Net $abc$14020$new_n936_ budget 3.205000 ns (3,7) -> (3,7)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14223_LC.I0
Info:  1.3 23.8  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14223_LC.O
Info:  2.4 26.2    Net $abc$14020$new_n947_ budget 3.205000 ns (3,7) -> (2,8)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14225_LC.I0
Info:  1.3 27.5  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14225_LC.O
Info:  1.8 29.3    Net $abc$14020$techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0][23] budget 3.205000 ns (2,8) -> (2,9)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$3325_DFFLC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:101
Info:                  ../../rtl/sobel/../../submodules/imports/axis_adapter.v:172
Info:  1.2 30.5  Setup $auto$simplemap.cc:420:simplemap_dff$3325_DFFLC.I0
Info: 12.8 ns logic, 17.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge core_clk_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source rstn_i$sb_io.D_IN_0
Info:  4.3  4.3    Net rstn_i$SB_IO_IN budget 40.430000 ns (16,0) -> (10,6)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$2487_DFFLC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:42
Info:                  ../../rtl/sobel/../../submodules/imports/sync2.sv:6
Info:  1.2  5.6  Setup $auto$simplemap.cc:420:simplemap_dff$2487_DFFLC.I0
Info: 1.2 ns logic, 4.3 ns routing

Info: Critical path report for cross-domain path 'posedge core_clk_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14022_LC.O
Info: Critical path report for cross-domain path 'posedge core_clk_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14022_LC.O
Info:  3.0  4.3    Net $abc$14020$auto$ice40_ffinit.cc:141:execute$13462 budget 40.330002 ns (13,2) -> (15,1)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14411_LC.I0
Info:  1.3  5.6  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14411_LC.O
Info:  1.8  7.4    Net uart_txd_o$SB_IO_OUT budget 40.328999 ns (15,1) -> (15,0)
Info:                Sink uart_txd_o$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:13
Info: 2.7 ns logic, 4.7 ns routing

Info: Max frequency for clock 'core_clk_$glb_clk': 32.80 MHz (PASS at 24.00 MHz)

Info: Max delay <async>                   -> posedge core_clk_$glb_clk: 5.57 ns
Info: Max delay posedge core_clk_$glb_clk -> <async>                  : 7.39 ns

Info:  3.0  4.3    Net $abc$14020$auto$ice40_ffinit.cc:141:execute$13462 budget 40.330002 ns (13,2) -> (15,1)
Info:                Sink $abc$14020$auto$blifparse.cc:492:parse_blif$14411_LC.I0
Info:  1.3  5.6  Source $abc$14020$auto$blifparse.cc:492:parse_blif$14411_LC.O
Info:  1.8  7.4    Net uart_txd_o$SB_IO_OUT budget 40.328999 ns (15,1) -> (15,0)
Info:                Sink uart_txd_o$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:13
Info: 2.7 ns logic, 4.7 ns routing

Info: Max frequency for clock 'core_clk_$glb_clk': 32.80 MHz (PASS at 24.00 MHz)

Info: Max delay <async>                   -> posedge core_clk_$glb_clk: 5.57 ns
Info: Max delay posedge core_clk_$glb_clk -> <async>                  : 7.39 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 11172,  14411) |***+
Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 11172,  14411) |***+
Info: [ 14411,  17650) |*****+
Info: [ 17650,  20889) |********+
Info: [ 20889,  24128) |***********+
Info: [ 24128,  27367) |****************************+
Info: [ 14411,  17650) |*****+
Info: [ 17650,  20889) |********+
Info: [ 20889,  24128) |***********+
Info: [ 24128,  27367) |****************************+
Info: [ 27367,  30606) |********************+
Info: [ 30606,  33845) |************************************************************ 
Info: [ 33845,  37084) |*****************************+
Info: [ 27367,  30606) |********************+
Info: [ 30606,  33845) |************************************************************ 
Info: [ 33845,  37084) |*****************************+
Info: [ 37084,  40323) |*************************************+
Info: [ 40323,  43562) | 
Info: [ 43562,  46801) | 
Info: [ 46801,  50040) | 
Info: [ 37084,  40323) |*************************************+
Info: [ 40323,  43562) | 
Info: [ 43562,  46801) | 
Info: [ 46801,  50040) | 
Info: [ 50040,  53279) | 
Info: [ 53279,  56518) | 
Info: [ 50040,  53279) | 
Info: [ 53279,  56518) | 
Info: [ 56518,  59757) | 
Info: [ 59757,  62996) | 
Info: [ 62996,  66235) | 
Info: [ 66235,  69474) | 
Info: [ 56518,  59757) | 
Info: [ 59757,  62996) | 
Info: [ 62996,  66235) | 
Info: [ 66235,  69474) | 
Info: [ 69474,  72713) | 
Info: [ 72713,  75952) |+
Info: [ 69474,  72713) | 
Info: [ 72713,  75952) |+

Info: Program finished normally.

Info: Program finished normally.
icepack build/sobel.asc build/sobel.bin 2>&1 | tee -a out.txt
