/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [34:0] _03_;
  reg [14:0] _04_;
  wire [2:0] _05_;
  wire [12:0] _06_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [13:0] celloutsig_0_54z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [13:0] celloutsig_0_71z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [28:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_66z = ~(celloutsig_0_27z[4] | celloutsig_0_54z[11]);
  assign celloutsig_1_8z = ~_01_;
  assign celloutsig_0_43z = celloutsig_0_40z ^ celloutsig_0_3z;
  assign celloutsig_0_46z = celloutsig_0_33z[1] ^ celloutsig_0_19z[11];
  assign celloutsig_0_53z = celloutsig_0_20z ^ celloutsig_0_16z[1];
  assign celloutsig_0_6z = _02_ ^ celloutsig_0_4z[3];
  assign celloutsig_0_70z = celloutsig_0_43z ^ celloutsig_0_66z;
  assign celloutsig_0_8z = _00_ ^ in_data[52];
  assign celloutsig_0_23z = ~(celloutsig_0_1z ^ celloutsig_0_3z);
  reg [2:0] _16_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _16_ <= 3'h0;
    else _16_ <= celloutsig_0_0z[4:2];
  assign { _02_, _05_[1], _00_ } = _16_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 15'h0000;
    else _04_ <= { celloutsig_0_11z[3:0], celloutsig_0_22z };
  reg [12:0] _18_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 13'h0000;
    else _18_ <= { celloutsig_1_1z[1:0], celloutsig_1_2z, celloutsig_1_5z };
  assign { _06_[12:3], _01_, _06_[1:0] } = _18_;
  reg [4:0] _19_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 5'h00;
    else _19_ <= celloutsig_1_0z[4:0];
  assign out_data[132:128] = _19_;
  reg [8:0] _20_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _20_ <= 9'h000;
    else _20_ <= { celloutsig_0_18z[3:0], celloutsig_0_0z };
  assign _03_[8:0] = _20_;
  assign celloutsig_0_71z = { celloutsig_0_4z[11:1], celloutsig_0_53z, celloutsig_0_46z, celloutsig_0_3z } & { _04_[14:2], celloutsig_0_36z };
  assign celloutsig_1_1z = celloutsig_1_0z[4:1] & in_data[128:125];
  assign celloutsig_1_2z = celloutsig_1_0z[10:1] & in_data[185:176];
  assign celloutsig_0_9z = in_data[66:38] & { in_data[8], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, _02_, _05_[1], _00_, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_15z = { celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_5z } / { 1'h1, celloutsig_1_4z[3:2], celloutsig_1_8z, in_data[96] };
  assign celloutsig_1_13z = { celloutsig_1_0z[5:4], celloutsig_1_1z } > { celloutsig_1_4z[3:1], celloutsig_1_6z };
  assign celloutsig_0_4z = { celloutsig_0_0z[3:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_4z = celloutsig_1_0z[8:4] % { 1'h1, celloutsig_1_2z[8:5] };
  assign celloutsig_0_7z = - celloutsig_0_4z[6:3];
  assign celloutsig_0_25z = { in_data[94:91], celloutsig_0_13z } | { celloutsig_0_19z[14:11], celloutsig_0_3z };
  assign celloutsig_1_11z = & celloutsig_1_1z;
  assign celloutsig_0_1z = & in_data[34:18];
  assign celloutsig_0_17z = & celloutsig_0_15z[7:5];
  assign celloutsig_0_20z = & { _00_, celloutsig_0_9z[17:14], _02_, _05_[1] };
  assign celloutsig_0_2z = & { in_data[72:68], in_data[34:18] };
  assign celloutsig_0_40z = | { celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_10z = | { _00_, _02_, _05_[1], celloutsig_0_3z };
  assign celloutsig_0_36z = ^ celloutsig_0_15z[7:1];
  assign celloutsig_1_5z = ^ { in_data[119:117], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_12z = ^ celloutsig_0_9z[5:1];
  assign celloutsig_0_13z = ^ { celloutsig_0_9z[14:7], _02_, _05_[1], _00_ };
  assign celloutsig_0_3z = ^ celloutsig_0_0z[4:2];
  assign celloutsig_1_3z = { celloutsig_1_0z[8:3], celloutsig_1_1z, celloutsig_1_1z } >> { in_data[111:108], celloutsig_1_2z };
  assign celloutsig_0_11z = { in_data[89:85], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z } >> { _05_[1], _00_, celloutsig_0_10z, celloutsig_0_1z, _02_, _05_[1], _00_, celloutsig_0_8z };
  assign celloutsig_0_18z = celloutsig_0_9z[7:1] >> { in_data[19:15], celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_27z = { celloutsig_0_0z[2], celloutsig_0_16z } <<< { celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_1_19z = { celloutsig_1_2z[8:2], celloutsig_1_15z } - { celloutsig_1_0z[9:1], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[35:31] ~^ in_data[22:18];
  assign celloutsig_0_54z = { celloutsig_0_11z[4:2], _03_[8:0], celloutsig_0_23z, celloutsig_0_1z } ~^ { celloutsig_0_9z[17:7], celloutsig_0_8z, celloutsig_0_43z, celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_9z[15:9], celloutsig_0_12z, celloutsig_0_6z } ~^ { celloutsig_0_11z[6:4], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_16z = celloutsig_0_0z[3:0] ~^ celloutsig_0_11z[7:4];
  assign celloutsig_1_0z = in_data[172:161] ^ in_data[131:120];
  assign celloutsig_1_6z = in_data[135:133] ^ celloutsig_1_4z[3:1];
  assign celloutsig_0_19z = { celloutsig_0_0z[3:1], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z } ^ { celloutsig_0_9z[17:14], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_0_22z = { celloutsig_0_9z[23:16], _02_, _05_[1], _00_ } ^ { celloutsig_0_15z[7:4], celloutsig_0_18z };
  assign celloutsig_0_33z = { celloutsig_0_19z[10:7], celloutsig_0_14z, celloutsig_0_8z } ^ { celloutsig_0_22z[2], celloutsig_0_23z, _02_, _05_[1], _00_, celloutsig_0_12z };
  assign celloutsig_0_14z = ~((celloutsig_0_1z & celloutsig_0_8z) | (celloutsig_0_10z & _02_));
  assign { _03_[34:28], _03_[17:9] } = { celloutsig_0_19z[6:1], celloutsig_0_13z, celloutsig_0_40z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_33z };
  assign { _05_[2], _05_[0] } = { _02_, _00_ };
  assign _06_[2] = _01_;
  assign { out_data[107:96], out_data[32], out_data[13:0] } = { celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
