

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2'
================================================================
* Date:           Sat May 11 22:35:40 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        UserDMA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|        ?|  0.200 us|         ?|   20|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_106_2  |       18|        ?|        19|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%count_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %count_1"   --->   Operation 23 'read' 'count_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sub_i_i_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %sub_i_i"   --->   Operation 24 'read' 'sub_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_m2s_len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_m2s_len"   --->   Operation 25 'read' 'in_m2s_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sub_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sub"   --->   Operation 26 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln"   --->   Operation 27 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln106_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln106"   --->   Operation 28 'read' 'sext_ln106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%count_1_cast = zext i31 %count_1_read"   --->   Operation 29 'zext' 'count_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln106_cast = sext i62 %sext_ln106_read"   --->   Operation 30 'sext' 'sext_ln106_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_16, i32 0, i32 0, void @empty_17, i32 10, i32 1024, void @empty_20, void @empty_19, void @empty_17, i32 16, i32 16, i32 16, i32 64, void @empty_17, void @empty_17"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %outbuf, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 34 [1/1] (1.29ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%first_itr = phi i1 0, void %.split_ifconv, i1 1, void %newFuncRoot"   --->   Operation 35 'phi' 'first_itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i" [UserDMA/userdma.cpp:106]   --->   Operation 36 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.96ns)   --->   "%icmp_ln106 = icmp_eq  i31 %i_2, i31 %trunc_ln_read" [UserDMA/userdma.cpp:106]   --->   Operation 37 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.87ns)   --->   "%add_ln106 = add i31 %i_2, i31 1" [UserDMA/userdma.cpp:106]   --->   Operation 38 'add' 'add_ln106' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %new, void %._crit_edge.loopexit.exitStub" [UserDMA/userdma.cpp:106]   --->   Operation 39 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %first_itr, void %.split_ifconv, void %for.req" [UserDMA/userdma.cpp:106]   --->   Operation 40 'br' 'br_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%m2s_len_load = load i32 %m2s_len" [UserDMA/userdma.cpp:110]   --->   Operation 41 'load' 'm2s_len_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.96ns)   --->   "%icmp_ln110 = icmp_slt  i32 %m2s_len_load, i32 17" [UserDMA/userdma.cpp:110]   --->   Operation 42 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln106)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.96ns)   --->   "%icmp_ln110_1 = icmp_eq  i31 %i_2, i31 %sub_read" [UserDMA/userdma.cpp:110]   --->   Operation 43 'icmp' 'icmp_ln110_1' <Predicate = (!icmp_ln106)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.80ns)   --->   "%out_val_last_V = and i1 %icmp_ln110, i1 %icmp_ln110_1" [UserDMA/userdma.cpp:110]   --->   Operation 44 'and' 'out_val_last_V' <Predicate = (!icmp_ln106)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.96ns)   --->   "%icmp_ln115 = icmp_eq  i32 %m2s_len_load, i32 %in_m2s_len_read" [UserDMA/userdma.cpp:115]   --->   Operation 45 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln106)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Img_width_count_load = load i32 %Img_width_count" [UserDMA/userdma.cpp:118]   --->   Operation 46 'load' 'Img_width_count_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1064 = sext i32 %Img_width_count_load"   --->   Operation 47 'sext' 'sext_ln1064' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.98ns)   --->   "%icmp_ln1064 = icmp_eq  i33 %sext_ln1064, i33 %sub_i_i_read"   --->   Operation 48 'icmp' 'icmp_ln1064' <Predicate = (!icmp_ln106)> <Delay = 1.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.89ns)   --->   "%add_ln122 = add i32 %Img_width_count_load, i32 1" [UserDMA/userdma.cpp:122]   --->   Operation 49 'add' 'add_ln122' <Predicate = (!icmp_ln106)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.70ns)   --->   "%select_ln1064 = select i1 %icmp_ln1064, i32 0, i32 %add_ln122"   --->   Operation 50 'select' 'select_ln1064' <Predicate = (!icmp_ln106)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln120 = store i32 %select_ln1064, i32 %Img_width_count" [UserDMA/userdma.cpp:120]   --->   Operation 51 'store' 'store_ln120' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.89ns)   --->   "%add_ln126 = add i32 %m2s_len_load, i32 4294967295" [UserDMA/userdma.cpp:126]   --->   Operation 52 'add' 'add_ln126' <Predicate = (!icmp_ln106)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln126 = store i32 %add_ln126, i32 %m2s_len" [UserDMA/userdma.cpp:126]   --->   Operation 53 'store' 'store_ln126' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln106 = store i31 %add_ln106, i31 %i" [UserDMA/userdma.cpp:106]   --->   Operation 54 'store' 'store_ln106' <Predicate = (!icmp_ln106)> <Delay = 1.29>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln106_cast" [UserDMA/userdma.cpp:106]   --->   Operation 56 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [16/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 58 'readreq' 'empty_56' <Predicate = (!icmp_ln106 & first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 59 [15/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 59 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 60 [14/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 60 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 61 [13/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 61 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 62 [12/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 62 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 63 [11/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 63 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 64 [10/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 64 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 65 [9/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 65 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 66 [8/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 66 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 67 [7/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 67 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 68 [6/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 68 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 69 [5/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 69 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 70 [4/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 70 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 71 [3/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 71 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 72 [2/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 72 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 73 [1/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 73 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln106 = br void %.split_ifconv" [UserDMA/userdma.cpp:106]   --->   Operation 74 'br' 'br_ln106' <Predicate = (first_itr)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 75 [1/1] (7.30ns)   --->   "%out_val_data_filed_V = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr"   --->   Operation 75 'read' 'out_val_data_filed_V' <Predicate = (!icmp_ln106)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 85 'ret' 'ret_ln0' <Predicate = (icmp_ln106)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 4.25>
ST_19 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [UserDMA/userdma.cpp:106]   --->   Operation 76 'specpipeline' 'specpipeline_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_19 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [UserDMA/userdma.cpp:106]   --->   Operation 77 'specloopname' 'specloopname_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_19 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln1064_1)   --->   "%select_ln118 = select i1 %icmp_ln115, i3 4, i3 0" [UserDMA/userdma.cpp:118]   --->   Operation 78 'select' 'select_ln118' <Predicate = (!icmp_ln106 & icmp_ln1064)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln1064_1)   --->   "%select_ln118_1 = select i1 %icmp_ln115, i7 4, i7 0" [UserDMA/userdma.cpp:118]   --->   Operation 79 'select' 'select_ln118_1' <Predicate = (!icmp_ln106 & !icmp_ln1064)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln1064_1)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %select_ln118"   --->   Operation 80 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln106 & icmp_ln1064)> <Delay = 0.00>
ST_19 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln1064_1)   --->   "%p_Result_s = zext i4 %tmp"   --->   Operation 81 'zext' 'p_Result_s' <Predicate = (!icmp_ln106 & icmp_ln1064)> <Delay = 0.00>
ST_19 : Operation 82 [1/1] (0.83ns) (out node of the LUT)   --->   "%select_ln1064_1 = select i1 %icmp_ln1064, i7 %p_Result_s, i7 %select_ln118_1"   --->   Operation 82 'select' 'select_ln1064_1' <Predicate = (!icmp_ln106)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i1.i7.i32, i1 %out_val_last_V, i7 %select_ln1064_1, i32 %out_val_data_filed_V" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 83 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_19 : Operation 84 [1/1] (3.41ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %outbuf, i40 %p_0" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 84 'write' 'write_ln173' <Predicate = (!icmp_ln106)> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 1024> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln106]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_m2s_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ count_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2s_len]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Img_width_count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                    (alloca           ) [ 01000000000000000000]
count_1_read         (read             ) [ 00000000000000000000]
sub_i_i_read         (read             ) [ 00000000000000000000]
in_m2s_len_read      (read             ) [ 00000000000000000000]
sub_read             (read             ) [ 00000000000000000000]
trunc_ln_read        (read             ) [ 00000000000000000000]
sext_ln106_read      (read             ) [ 00000000000000000000]
count_1_cast         (zext             ) [ 01111111111111111100]
sext_ln106_cast      (sext             ) [ 01100000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000]
store_ln0            (store            ) [ 00000000000000000000]
br_ln0               (br               ) [ 00000000000000000000]
first_itr            (phi              ) [ 01111111111111111100]
i_2                  (load             ) [ 00000000000000000000]
icmp_ln106           (icmp             ) [ 01111111111111111111]
add_ln106            (add              ) [ 00000000000000000000]
br_ln106             (br               ) [ 00000000000000000000]
br_ln106             (br               ) [ 00000000000000000000]
m2s_len_load         (load             ) [ 00000000000000000000]
icmp_ln110           (icmp             ) [ 00000000000000000000]
icmp_ln110_1         (icmp             ) [ 00000000000000000000]
out_val_last_V       (and              ) [ 01111111111111111111]
icmp_ln115           (icmp             ) [ 01111111111111111111]
Img_width_count_load (load             ) [ 00000000000000000000]
sext_ln1064          (sext             ) [ 00000000000000000000]
icmp_ln1064          (icmp             ) [ 01111111111111111111]
add_ln122            (add              ) [ 00000000000000000000]
select_ln1064        (select           ) [ 00000000000000000000]
store_ln120          (store            ) [ 00000000000000000000]
add_ln126            (add              ) [ 00000000000000000000]
store_ln126          (store            ) [ 00000000000000000000]
store_ln106          (store            ) [ 00000000000000000000]
br_ln0               (br               ) [ 01000000000000000000]
gmem1_addr           (getelementptr    ) [ 01011111111111111110]
empty                (speclooptripcount) [ 00000000000000000000]
empty_56             (readreq          ) [ 00000000000000000000]
br_ln106             (br               ) [ 00000000000000000000]
out_val_data_filed_V (read             ) [ 01000000000000000001]
specpipeline_ln106   (specpipeline     ) [ 00000000000000000000]
specloopname_ln106   (specloopname     ) [ 00000000000000000000]
select_ln118         (select           ) [ 00000000000000000000]
select_ln118_1       (select           ) [ 00000000000000000000]
tmp                  (bitconcatenate   ) [ 00000000000000000000]
p_Result_s           (zext             ) [ 00000000000000000000]
select_ln1064_1      (select           ) [ 00000000000000000000]
p_0                  (bitconcatenate   ) [ 00000000000000000000]
write_ln173          (write            ) [ 00000000000000000000]
ret_ln0              (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln106">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trunc_ln">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_m2s_len">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_m2s_len"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sub_i_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outbuf">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="count_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m2s_len">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_len"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Img_width_count">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Img_width_count"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i33"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i40P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="count_1_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="31" slack="0"/>
<pin id="102" dir="0" index="1" bw="31" slack="0"/>
<pin id="103" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count_1_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sub_i_i_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="33" slack="0"/>
<pin id="108" dir="0" index="1" bw="33" slack="0"/>
<pin id="109" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i_i_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="in_m2s_len_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_m2s_len_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sub_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="31" slack="0"/>
<pin id="120" dir="0" index="1" bw="31" slack="0"/>
<pin id="121" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="31" slack="0"/>
<pin id="126" dir="0" index="1" bw="31" slack="0"/>
<pin id="127" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sext_ln106_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="62" slack="0"/>
<pin id="132" dir="0" index="1" bw="62" slack="0"/>
<pin id="133" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln106_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_readreq_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="31" slack="1"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_56/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="out_val_data_filed_V_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="16"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_val_data_filed_V/18 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln173_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="40" slack="0"/>
<pin id="150" dir="0" index="2" bw="40" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/19 "/>
</bind>
</comp>

<comp id="154" class="1005" name="first_itr_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_itr (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="first_itr_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_itr/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="count_1_cast_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="31" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="count_1_cast/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln106_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="62" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln106_cast/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln0_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="31" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_2_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="31" slack="0"/>
<pin id="181" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln106_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="0" index="1" bw="31" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln106_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="31" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="m2s_len_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2s_len_load/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln110_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln110_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="0"/>
<pin id="206" dir="0" index="1" bw="31" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="out_val_last_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="out_val_last_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln115_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="Img_width_count_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Img_width_count_load/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln1064_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1064/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln1064_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="33" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln122_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln1064_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1064/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln120_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln126_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln126_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln106_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="0"/>
<pin id="270" dir="0" index="1" bw="31" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="gmem1_addr_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="62" slack="1"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln118_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="18"/>
<pin id="281" dir="0" index="1" bw="3" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/19 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln118_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="18"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/19 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="3" slack="0"/>
<pin id="297" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_Result_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/19 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln1064_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="18"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="0" index="2" bw="4" slack="0"/>
<pin id="309" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1064_1/19 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_0_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="40" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="18"/>
<pin id="315" dir="0" index="2" bw="7" slack="0"/>
<pin id="316" dir="0" index="3" bw="32" slack="1"/>
<pin id="317" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/19 "/>
</bind>
</comp>

<comp id="321" class="1005" name="i_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="31" slack="0"/>
<pin id="323" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="328" class="1005" name="count_1_cast_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_1_cast "/>
</bind>
</comp>

<comp id="333" class="1005" name="sext_ln106_cast_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln106_cast "/>
</bind>
</comp>

<comp id="338" class="1005" name="icmp_ln106_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln106 "/>
</bind>
</comp>

<comp id="342" class="1005" name="out_val_last_V_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="18"/>
<pin id="344" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="out_val_last_V "/>
</bind>
</comp>

<comp id="347" class="1005" name="icmp_ln115_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="18"/>
<pin id="349" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="353" class="1005" name="icmp_ln1064_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="18"/>
<pin id="355" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="icmp_ln1064 "/>
</bind>
</comp>

<comp id="358" class="1005" name="gmem1_addr_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="364" class="1005" name="out_val_data_filed_V_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_val_data_filed_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="72" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="74" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="94" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="56" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="165"><net_src comp="157" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="100" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="130" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="124" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="179" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="58" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="60" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="179" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="118" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="198" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="204" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="194" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="112" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="106" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="222" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="230" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="236" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="194" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="62" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="188" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="0" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="273" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="284"><net_src comp="82" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="84" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="86" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="88" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="90" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="279" pin="3"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="286" pin="3"/><net_sink comp="305" pin=2"/></net>

<net id="318"><net_src comp="92" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="305" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="320"><net_src comp="312" pin="4"/><net_sink comp="147" pin=2"/></net>

<net id="324"><net_src comp="96" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="331"><net_src comp="166" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="336"><net_src comp="170" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="341"><net_src comp="182" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="210" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="350"><net_src comp="216" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="356"><net_src comp="230" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="361"><net_src comp="273" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="367"><net_src comp="142" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="312" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outbuf | {19 }
	Port: m2s_len | {1 }
	Port: Img_width_count | {1 }
 - Input state : 
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 : gmem1 | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 : sext_ln106 | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 : trunc_ln | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 : sub | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 : in_m2s_len | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 : sub_i_i | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 : count_1 | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 : m2s_len | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2 : Img_width_count | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		first_itr : 1
		i_2 : 1
		icmp_ln106 : 2
		add_ln106 : 2
		br_ln106 : 3
		br_ln106 : 2
		icmp_ln110 : 1
		icmp_ln110_1 : 2
		out_val_last_V : 3
		icmp_ln115 : 1
		sext_ln1064 : 1
		icmp_ln1064 : 2
		add_ln122 : 1
		select_ln1064 : 3
		store_ln120 : 4
		add_ln126 : 1
		store_ln126 : 2
		store_ln106 : 3
	State 2
		empty_56 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp : 1
		p_Result_s : 2
		select_ln1064_1 : 3
		p_0 : 4
		write_ln173 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |         add_ln106_fu_188         |    0    |    31   |
|    add   |         add_ln122_fu_236         |    0    |    32   |
|          |         add_ln126_fu_256         |    0    |    32   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln106_fu_182        |    0    |    11   |
|          |         icmp_ln110_fu_198        |    0    |    12   |
|   icmp   |        icmp_ln110_1_fu_204       |    0    |    11   |
|          |         icmp_ln115_fu_216        |    0    |    12   |
|          |        icmp_ln1064_fu_230        |    0    |    12   |
|----------|----------------------------------|---------|---------|
|          |       select_ln1064_fu_242       |    0    |    32   |
|  select  |        select_ln118_fu_279       |    0    |    3    |
|          |       select_ln118_1_fu_286      |    0    |    4    |
|          |      select_ln1064_1_fu_305      |    0    |    4    |
|----------|----------------------------------|---------|---------|
|    and   |       out_val_last_V_fu_210      |    0    |    1    |
|----------|----------------------------------|---------|---------|
|          |     count_1_read_read_fu_100     |    0    |    0    |
|          |     sub_i_i_read_read_fu_106     |    0    |    0    |
|          |    in_m2s_len_read_read_fu_112   |    0    |    0    |
|   read   |       sub_read_read_fu_118       |    0    |    0    |
|          |     trunc_ln_read_read_fu_124    |    0    |    0    |
|          |    sext_ln106_read_read_fu_130   |    0    |    0    |
|          | out_val_data_filed_V_read_fu_142 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_136        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |     write_ln173_write_fu_147     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |        count_1_cast_fu_166       |    0    |    0    |
|          |         p_Result_s_fu_301        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |      sext_ln106_cast_fu_170      |    0    |    0    |
|          |        sext_ln1064_fu_226        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|            tmp_fu_293            |    0    |    0    |
|          |            p_0_fu_312            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   197   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    count_1_cast_reg_328    |   32   |
|      first_itr_reg_154     |    1   |
|     gmem1_addr_reg_358     |   32   |
|          i_reg_321         |   31   |
|     icmp_ln1064_reg_353    |    1   |
|     icmp_ln106_reg_338     |    1   |
|     icmp_ln115_reg_347     |    1   |
|out_val_data_filed_V_reg_364|   32   |
|   out_val_last_V_reg_342   |    1   |
|   sext_ln106_cast_reg_333  |   64   |
+----------------------------+--------+
|            Total           |   196  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_136 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   64   ||  1.298  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   197  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   196  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   196  |   206  |
+-----------+--------+--------+--------+
