#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28bd450 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28b1d40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x28f3370 .functor NOT 1, L_0x28f4210, C4<0>, C4<0>, C4<0>;
L_0x28f3f70 .functor XOR 1, L_0x28f3e10, L_0x28f3ed0, C4<0>, C4<0>;
L_0x28f4100 .functor XOR 1, L_0x28f3f70, L_0x28f4030, C4<0>, C4<0>;
v0x28f26a0_0 .net *"_ivl_10", 0 0, L_0x28f4030;  1 drivers
v0x28f27a0_0 .net *"_ivl_12", 0 0, L_0x28f4100;  1 drivers
v0x28f2880_0 .net *"_ivl_2", 0 0, L_0x28f3d50;  1 drivers
v0x28f2970_0 .net *"_ivl_4", 0 0, L_0x28f3e10;  1 drivers
v0x28f2a50_0 .net *"_ivl_6", 0 0, L_0x28f3ed0;  1 drivers
v0x28f2b80_0 .net *"_ivl_8", 0 0, L_0x28f3f70;  1 drivers
v0x28f2c60_0 .var "clk", 0 0;
v0x28f2d00_0 .var/2u "stats1", 159 0;
v0x28f2dc0_0 .var/2u "strobe", 0 0;
v0x28f2f10_0 .net "tb_match", 0 0, L_0x28f4210;  1 drivers
v0x28f2fd0_0 .net "tb_mismatch", 0 0, L_0x28f3370;  1 drivers
v0x28f3090_0 .net "x", 0 0, v0x28f0440_0;  1 drivers
v0x28f3130_0 .net "y", 0 0, v0x28f0500_0;  1 drivers
v0x28f31d0_0 .net "z_dut", 0 0, L_0x28f3bf0;  1 drivers
v0x28f32a0_0 .net "z_ref", 0 0, L_0x28f34e0;  1 drivers
L_0x28f3d50 .concat [ 1 0 0 0], L_0x28f34e0;
L_0x28f3e10 .concat [ 1 0 0 0], L_0x28f34e0;
L_0x28f3ed0 .concat [ 1 0 0 0], L_0x28f3bf0;
L_0x28f4030 .concat [ 1 0 0 0], L_0x28f34e0;
L_0x28f4210 .cmp/eeq 1, L_0x28f3d50, L_0x28f4100;
S_0x28c6e20 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x28b1d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x28f3440 .functor NOT 1, v0x28f0500_0, C4<0>, C4<0>, C4<0>;
L_0x28f34e0 .functor OR 1, v0x28f0440_0, L_0x28f3440, C4<0>, C4<0>;
v0x28be930_0 .net *"_ivl_0", 0 0, L_0x28f3440;  1 drivers
v0x28be9d0_0 .net "x", 0 0, v0x28f0440_0;  alias, 1 drivers
v0x28bb070_0 .net "y", 0 0, v0x28f0500_0;  alias, 1 drivers
v0x28effe0_0 .net "z", 0 0, L_0x28f34e0;  alias, 1 drivers
S_0x28f0120 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x28b1d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x28f0360_0 .net "clk", 0 0, v0x28f2c60_0;  1 drivers
v0x28f0440_0 .var "x", 0 0;
v0x28f0500_0 .var "y", 0 0;
E_0x28c45d0 .event negedge, v0x28f0360_0;
E_0x28c4810/0 .event negedge, v0x28f0360_0;
E_0x28c4810/1 .event posedge, v0x28f0360_0;
E_0x28c4810 .event/or E_0x28c4810/0, E_0x28c4810/1;
S_0x28f05a0 .scope module, "top_module1" "top_module" 3 76, 4 1 0, S_0x28b1d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x28f3a30 .functor OR 1, L_0x28f3740, v0x28f17e0_0, C4<0>, C4<0>;
L_0x28f3b10 .functor AND 1, L_0x28f3900, v0x28f1c90_0, C4<1>, C4<1>;
L_0x28f3bf0 .functor XOR 1, L_0x28f3a30, L_0x28f3b10, C4<0>, C4<0>;
v0x28f1dc0_0 .net "a1_out", 0 0, L_0x28f3740;  1 drivers
v0x28f1e90_0 .net "a2_out", 0 0, L_0x28f3900;  1 drivers
v0x28f1f60_0 .net "and_out", 0 0, L_0x28f3b10;  1 drivers
v0x28f2030_0 .net "b1_out", 0 0, v0x28f17e0_0;  1 drivers
v0x28f2100_0 .net "b2_out", 0 0, v0x28f1c90_0;  1 drivers
v0x28f21a0_0 .net "or_out", 0 0, L_0x28f3a30;  1 drivers
v0x28f2240_0 .net "x", 0 0, v0x28f0440_0;  alias, 1 drivers
v0x28f22e0_0 .net "y", 0 0, v0x28f0500_0;  alias, 1 drivers
v0x28f2380_0 .net "z", 0 0, L_0x28f3bf0;  alias, 1 drivers
S_0x28f0780 .scope module, "a1" "module_A" 4 11, 4 46 0, S_0x28f05a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x28f36b0 .functor XOR 1, v0x28f0440_0, v0x28f0500_0, C4<0>, C4<0>;
L_0x28f3740 .functor AND 1, L_0x28f36b0, v0x28f0440_0, C4<1>, C4<1>;
v0x28f0980_0 .net *"_ivl_0", 0 0, L_0x28f36b0;  1 drivers
v0x28f0a80_0 .net "x", 0 0, v0x28f0440_0;  alias, 1 drivers
v0x28f0b90_0 .net "y", 0 0, v0x28f0500_0;  alias, 1 drivers
v0x28f0c80_0 .net "z", 0 0, L_0x28f3740;  alias, 1 drivers
S_0x28f0d80 .scope module, "a2" "module_A" 4 17, 4 46 0, S_0x28f05a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x28f3870 .functor XOR 1, v0x28f0440_0, v0x28f0500_0, C4<0>, C4<0>;
L_0x28f3900 .functor AND 1, L_0x28f3870, v0x28f0440_0, C4<1>, C4<1>;
v0x28f0fd0_0 .net *"_ivl_0", 0 0, L_0x28f3870;  1 drivers
v0x28f10d0_0 .net "x", 0 0, v0x28f0440_0;  alias, 1 drivers
v0x28f1190_0 .net "y", 0 0, v0x28f0500_0;  alias, 1 drivers
v0x28f1230_0 .net "z", 0 0, L_0x28f3900;  alias, 1 drivers
S_0x28f1330 .scope module, "b1" "module_B" 4 24, 4 53 0, S_0x28f05a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x28f15d0_0 .net "x", 0 0, v0x28f0440_0;  alias, 1 drivers
v0x28f1690_0 .net "y", 0 0, v0x28f0500_0;  alias, 1 drivers
v0x28f17e0_0 .var "z", 0 0;
E_0x28c4a30 .event anyedge, v0x28be9d0_0, v0x28bb070_0;
S_0x28f1910 .scope module, "b2" "module_B" 4 30, 4 53 0, S_0x28f05a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x28f1b10_0 .net "x", 0 0, v0x28f0440_0;  alias, 1 drivers
v0x28f1bd0_0 .net "y", 0 0, v0x28f0500_0;  alias, 1 drivers
v0x28f1c90_0 .var "z", 0 0;
S_0x28f24f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x28b1d40;
 .timescale -12 -12;
E_0x28ae9f0 .event anyedge, v0x28f2dc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28f2dc0_0;
    %nor/r;
    %assign/vec4 v0x28f2dc0_0, 0;
    %wait E_0x28ae9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28f0120;
T_1 ;
    %wait E_0x28c4810;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x28f0500_0, 0;
    %assign/vec4 v0x28f0440_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x28f0120;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28c45d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x28f1330;
T_3 ;
    %wait E_0x28c4a30;
    %load/vec4 v0x28f15d0_0;
    %load/vec4 v0x28f1690_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f17e0_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f17e0_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f17e0_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f17e0_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f17e0_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x28f1910;
T_4 ;
    %wait E_0x28c4a30;
    %load/vec4 v0x28f1b10_0;
    %load/vec4 v0x28f1bd0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c90_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f1c90_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c90_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f1c90_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f1c90_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x28b1d40;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f2c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f2dc0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x28b1d40;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x28f2c60_0;
    %inv;
    %store/vec4 v0x28f2c60_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x28b1d40;
T_7 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28f0360_0, v0x28f2fd0_0, v0x28f3090_0, v0x28f3130_0, v0x28f32a0_0, v0x28f31d0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x28b1d40;
T_8 ;
    %load/vec4 v0x28f2d00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x28f2d00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28f2d00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.1 ;
    %load/vec4 v0x28f2d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28f2d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28f2d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28f2d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x28b1d40;
T_9 ;
    %wait E_0x28c4810;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f2d00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f2d00_0, 4, 32;
    %load/vec4 v0x28f2f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x28f2d00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f2d00_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f2d00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f2d00_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x28f32a0_0;
    %load/vec4 v0x28f32a0_0;
    %load/vec4 v0x28f31d0_0;
    %xor;
    %load/vec4 v0x28f32a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x28f2d00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f2d00_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x28f2d00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f2d00_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/mt2015_q4/iter0/response10/top_module.sv";
