{ "Info" "ICPT_EVAL_MODE" "1 Jun 19, 2021 " "Thank you for using the Quartus II software 30-day evaluation. You have 1 days remaining (until Jun 19, 2021) to use the Quartus II software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus II software with compilation and simulation support." 0 0 "Quartus II" 0 -1 1624012611308 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624012611310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624012611320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 13:36:51 2021 " "Processing started: Fri Jun 18 13:36:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624012611320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624012611320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAPOSMachine -c FPGAPOSMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAPOSMachine -c FPGAPOSMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624012611320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1624012611866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaposmachine.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgaposmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAPOSMachine " "Found entity 1: FPGAPOSMachine" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624012621681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624012621681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.v 1 1 " "Found 1 design units, including 1 entities, in source file vgasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgasync " "Found entity 1: vgasync" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624012621683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624012621683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatest.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatest.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgatestbench " "Found entity 1: vgatestbench" {  } { { "vgatest.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgatest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624012621687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624012621687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgenerator " "Found entity 1: clkgenerator" {  } { { "clkgenerator.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/clkgenerator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624012621689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624012621689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAPOSMachine " "Elaborating entity \"FPGAPOSMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624012621730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgasync vgasync:vgasync " "Elaborating entity \"vgasync\" for hierarchy \"vgasync:vgasync\"" {  } { { "FPGAPOSMachine.v" "vgasync" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624012621732 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgasync.v(68) " "Verilog HDL assignment warning at vgasync.v(68): truncated value with size 32 to match size of target (10)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgasync.v(69) " "Verilog HDL assignment warning at vgasync.v(69): truncated value with size 32 to match size of target (10)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_count_next vgasync.v(68) " "Verilog HDL Always Construct warning at vgasync.v(68): inferring latch(es) for variable \"h_count_next\", which holds its previous value in one or more paths through the always construct" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_count_next vgasync.v(68) " "Verilog HDL Always Construct warning at vgasync.v(68): inferring latch(es) for variable \"v_count_next\", which holds its previous value in one or more paths through the always construct" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[0\] vgasync.v(68) " "Inferred latch for \"v_count_next\[0\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[1\] vgasync.v(68) " "Inferred latch for \"v_count_next\[1\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[2\] vgasync.v(68) " "Inferred latch for \"v_count_next\[2\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[3\] vgasync.v(68) " "Inferred latch for \"v_count_next\[3\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[4\] vgasync.v(68) " "Inferred latch for \"v_count_next\[4\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[5\] vgasync.v(68) " "Inferred latch for \"v_count_next\[5\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[6\] vgasync.v(68) " "Inferred latch for \"v_count_next\[6\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[7\] vgasync.v(68) " "Inferred latch for \"v_count_next\[7\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[8\] vgasync.v(68) " "Inferred latch for \"v_count_next\[8\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_count_next\[9\] vgasync.v(68) " "Inferred latch for \"v_count_next\[9\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[0\] vgasync.v(68) " "Inferred latch for \"h_count_next\[0\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[1\] vgasync.v(68) " "Inferred latch for \"h_count_next\[1\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[2\] vgasync.v(68) " "Inferred latch for \"h_count_next\[2\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[3\] vgasync.v(68) " "Inferred latch for \"h_count_next\[3\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[4\] vgasync.v(68) " "Inferred latch for \"h_count_next\[4\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621734 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[5\] vgasync.v(68) " "Inferred latch for \"h_count_next\[5\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621735 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[6\] vgasync.v(68) " "Inferred latch for \"h_count_next\[6\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621735 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[7\] vgasync.v(68) " "Inferred latch for \"h_count_next\[7\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621735 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[8\] vgasync.v(68) " "Inferred latch for \"h_count_next\[8\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621735 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_count_next\[9\] vgasync.v(68) " "Inferred latch for \"h_count_next\[9\]\" at vgasync.v(68)" {  } { { "vgasync.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/vgasync.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624012621735 "|FPGAPOSMachine|vgasync:vgasync"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "blank GND " "Pin \"blank\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624012622244 "|FPGAPOSMachine|blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "FPGAPOSMachine.v" "" { Text "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/FPGAPOSMachine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624012622244 "|FPGAPOSMachine|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1624012622244 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1624012622325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1624012622692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624012622692 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1624012622735 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1624012622735 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1624012622735 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1624012622735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624012622788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 13:37:02 2021 " "Processing ended: Fri Jun 18 13:37:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624012622788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624012622788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624012622788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624012622788 ""}
{ "Info" "ICPT_EVAL_MODE" "1 Jun 19, 2021 " "Thank you for using the Quartus II software 30-day evaluation. You have 1 days remaining (until Jun 19, 2021) to use the Quartus II software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus II software with compilation and simulation support." 0 0 "Quartus II" 0 -1 1624012624797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624012625135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624012625147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 13:37:04 2021 " "Processing started: Fri Jun 18 13:37:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624012625147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1624012625147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGAPOSMachine -c FPGAPOSMachine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGAPOSMachine -c FPGAPOSMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1624012625147 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1624012625321 ""}
{ "Info" "0" "" "Project  = FPGAPOSMachine" {  } {  } 0 0 "Project  = FPGAPOSMachine" 0 0 "Fitter" 0 0 1624012625322 ""}
{ "Info" "0" "" "Revision = FPGAPOSMachine" {  } {  } 0 0 "Revision = FPGAPOSMachine" 0 0 "Fitter" 0 0 1624012625322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1624012625475 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGAPOSMachine 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"FPGAPOSMachine\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1624012625486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624012625545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624012625545 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624012626012 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1624012626194 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 39 " "No exact pin location assignment(s) for 3 pins of 39 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1624012626451 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1624012637177 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624012637993 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1624012637998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624012637999 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624012637999 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1624012638000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1624012638000 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1624012638000 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1624012638673 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGAPOSMachine.sdc " "Synopsys Design Constraints File file not found: 'FPGAPOSMachine.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1624012638673 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1624012638674 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1624012638677 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1624012638678 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1624012638678 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1624012638694 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1624012638694 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1624012638694 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624012639108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1624012646103 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1624012646715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624012648493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1624012649128 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1624012650960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624012650961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1624012652089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y70 X21_Y81 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y70 to location X21_Y81" {  } { { "loc" "" { Generic "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y70 to location X21_Y81"} { { 12 { 0 ""} 11 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1624012657078 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1624012657078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624012658553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1624012658553 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1624012658553 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1624012659979 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624012660149 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624012660638 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624012660770 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624012661225 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624012664184 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/output_files/FPGAPOSMachine.fit.smsg " "Generated suppressed messages file C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/output_files/FPGAPOSMachine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1624012664544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6724 " "Peak virtual memory: 6724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624012665204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 13:37:45 2021 " "Processing ended: Fri Jun 18 13:37:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624012665204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624012665204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624012665204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1624012665204 ""}
{ "Info" "ICPT_EVAL_MODE" "1 Jun 19, 2021 " "Thank you for using the Quartus II software 30-day evaluation. You have 1 days remaining (until Jun 19, 2021) to use the Quartus II software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus II software with compilation and simulation support." 0 0 "Fitter" 0 -1 1624012667280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1624012667282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624012667294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 13:37:47 2021 " "Processing started: Fri Jun 18 13:37:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624012667294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1624012667294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGAPOSMachine -c FPGAPOSMachine " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGAPOSMachine -c FPGAPOSMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1624012667294 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode." {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode." 0 0 "Assembler" 0 -1 1624012668262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624012668320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 13:37:48 2021 " "Processing ended: Fri Jun 18 13:37:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624012668320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624012668320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624012668320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1624012668320 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1624012668940 ""}
{ "Info" "ICPT_EVAL_MODE" "1 Jun 19, 2021 " "Thank you for using the Quartus II software 30-day evaluation. You have 1 days remaining (until Jun 19, 2021) to use the Quartus II software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus II software with compilation and simulation support." 0 0 "Assembler" 0 -1 1624012670378 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1624012670699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624012670712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 13:37:50 2021 " "Processing started: Fri Jun 18 13:37:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624012670712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624012670712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGAPOSMachine -c FPGAPOSMachine " "Command: quartus_sta FPGAPOSMachine -c FPGAPOSMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624012670712 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1624012670883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1624012671640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1624012671701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1624012671701 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1624012672736 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGAPOSMachine.sdc " "Synopsys Design Constraints File file not found: 'FPGAPOSMachine.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1624012672884 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1624012672885 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vgasync:vgasync\|pixel_reg vgasync:vgasync\|pixel_reg " "create_clock -period 1.000 -name vgasync:vgasync\|pixel_reg vgasync:vgasync\|pixel_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1624012672886 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1624012672886 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1624012672886 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1624012672888 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1624012672893 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1624012672894 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1624012672905 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1624012672923 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1624012672923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.536 " "Worst-case setup slack is -3.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012672928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012672928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.536             -92.648 vgasync:vgasync\|pixel_reg  " "   -3.536             -92.648 vgasync:vgasync\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012672928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.913              -2.913 clk  " "   -2.913              -2.913 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012672928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624012672928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.095 " "Worst-case hold slack is -0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012672934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012672934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095              -0.176 vgasync:vgasync\|pixel_reg  " "   -0.095              -0.176 vgasync:vgasync\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012672934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.966               0.000 clk  " "    0.966               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012672934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624012672934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624012672941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624012672945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.192 " "Worst-case minimum pulse width slack is -1.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012672955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012672955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.192              -2.138 clk  " "   -1.192              -2.138 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012672955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -16.966 vgasync:vgasync\|pixel_reg  " "   -0.394             -16.966 vgasync:vgasync\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012672955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624012672955 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1624012672976 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1624012673020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1624012673852 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1624012673929 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1624012673938 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1624012673938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.523 " "Worst-case setup slack is -3.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012673944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012673944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.523             -93.313 vgasync:vgasync\|pixel_reg  " "   -3.523             -93.313 vgasync:vgasync\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012673944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.888              -2.888 clk  " "   -2.888              -2.888 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012673944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624012673944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.220 " "Worst-case hold slack is -0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012673951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012673951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.220              -0.566 vgasync:vgasync\|pixel_reg  " "   -0.220              -0.566 vgasync:vgasync\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012673951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.006               0.000 clk  " "    1.006               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012673951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624012673951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624012673958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624012673966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.220 " "Worst-case minimum pulse width slack is -1.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012673970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012673970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.220              -2.227 clk  " "   -1.220              -2.227 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012673970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.616 vgasync:vgasync\|pixel_reg  " "   -0.394             -17.616 vgasync:vgasync\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012673970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624012673970 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1624012673998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1624012674172 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1624012674909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1624012674980 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1624012674983 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1624012674983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.404 " "Worst-case setup slack is -2.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012674988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012674988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.404              -2.404 clk  " "   -2.404              -2.404 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012674988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.906             -47.363 vgasync:vgasync\|pixel_reg  " "   -1.906             -47.363 vgasync:vgasync\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012674988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624012674988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.010 " "Worst-case hold slack is -0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012674997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012674997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.010 vgasync:vgasync\|pixel_reg  " "   -0.010              -0.010 vgasync:vgasync\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012674997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 clk  " "    1.190               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012674997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624012674997 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624012675004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624012675008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.123 " "Worst-case minimum pulse width slack is -1.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.123              -2.058 clk  " "   -1.123              -2.058 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 vgasync:vgasync\|pixel_reg  " "    0.119               0.000 vgasync:vgasync\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624012675019 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1624012675042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675584 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1624012675587 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1624012675587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.130 " "Worst-case setup slack is -2.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.130              -2.130 clk  " "   -2.130              -2.130 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.761             -43.672 vgasync:vgasync\|pixel_reg  " "   -1.761             -43.672 vgasync:vgasync\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624012675592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.005 " "Worst-case hold slack is -0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.005 vgasync:vgasync\|pixel_reg  " "   -0.005              -0.005 vgasync:vgasync\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.007               0.000 clk  " "    1.007               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624012675604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624012675610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1624012675617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.136 " "Worst-case minimum pulse width slack is -1.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.136              -2.144 clk  " "   -1.136              -2.144 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 vgasync:vgasync\|pixel_reg  " "    0.138               0.000 vgasync:vgasync\|pixel_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1624012675623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1624012675623 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1624012677467 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1624012677467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5123 " "Peak virtual memory: 5123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624012677577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 13:37:57 2021 " "Processing ended: Fri Jun 18 13:37:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624012677577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624012677577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624012677577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624012677577 ""}
{ "Info" "ICPT_EVAL_MODE" "1 Jun 19, 2021 " "Thank you for using the Quartus II software 30-day evaluation. You have 1 days remaining (until Jun 19, 2021) to use the Quartus II software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus II software with compilation and simulation support." 0 0 "Quartus II" 0 -1 1624012679843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624012679845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624012679857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 13:37:59 2021 " "Processing started: Fri Jun 18 13:37:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624012679857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624012679857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGAPOSMachine -c FPGAPOSMachine " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGAPOSMachine -c FPGAPOSMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624012679857 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1624012681044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGAPOSMachine.vo C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/simulation/modelsim/ simulation " "Generated file FPGAPOSMachine.vo in folder \"C:/Users/beyza/Documents/GitHub/FPGA-POS-Machine/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1624012681217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624012681305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 13:38:01 2021 " "Processing ended: Fri Jun 18 13:38:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624012681305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624012681305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624012681305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624012681305 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624012681933 ""}
