單晶微波/毫米波雙向放大器之研製 
Research and Development of Monolithic Microwave/Millimeter-wave Bi-directional Amplifiers 
計畫編號:  NSC 95－2218－E－002－057 
執行期限：95 年 10 月 1 日至 96 年 10 月 31 日 
主 持 人：林坤佑  國立台灣大學電信工程學研究所助理教授 
E-mail   ：kunyou@ntu.edu.tw 
計畫參與人員：謝繼開，黃智宇 
 
一、中文摘要 (關鍵詞：雙向放大器，單晶
微波/毫米波積體電路，薄膜微帶線) 
本計畫為開發微波/毫米波之雙向放大
器電路，實現的方法將使用互補式金氧半導
體之積體電路技術。計畫目標是研究利用矽
基製程技術，開發單晶微波/毫米波雙向放
大器。本研究將利用在矽基板上的薄膜微帶
線架構，開發雙向放大器中所需的微波/毫
米波被動元件。雙向放大器設計中將使用薄
膜微帶線與相關被動元件，以達到高效能、
縮小化之晶片面積。 
 
Abstract (Keywords: bi-directional amplifier, 
MMIC, TFMS) 
 This project proposes the research and 
development of the monolithic microwave/ 
millimeter-wave bi-directional amplifiers 
using Si-based process technology.  The 
major target of this project is to develop the 
Si-based monolithic microwave/millimeter- 
wave integrated circuit (MMIC) bi-directional 
amplifiers. This research will use the thin-film 
microstrip line (TFMS) on Si substrate and 
develop the microwave/millimeter-wave 
passive components for the bi-directional 
amplifier. The thin-film microstrip line and 
the related passive component will be used for 
the bi-directional amplifier design to achieve 
high performance and miniature chip size. 
 
二、計畫緣由與目的 
近年來無線通訊的高度發展，目前已經
有許多無線通訊的產品應用於微波與毫米
波的頻帶。例如全球衛星定位系統(GPS)、
行動電話、無線區域網路(WLAN)、無線個
人區域網路 (WPAN)、無線電識別系統
(RFID)、微波遙測(remote sensing)、衛星通
訊、汽車防撞系統等。各種應用的快速發展
發展使得頻帶的需求也日益殷切，也因此促
使通訊系統向更高的頻段發展。隨著各類型
的行動式無線通訊的普及，對於硬體的的需
求也更朝向輕薄短小的目標發展。為了達到
系統輕薄短小的要求，並且降低硬體製造成
本，提高電路的可靠度，達成單一晶體化與
多功能化，使用單晶毫米波積體電路(MMIC)
的方式來實現是較佳的選擇[1]-[3]。 
 
一般通訊系統的射頻前端收發器
(transceiver) 主 要 包 含 了 發 射 電 路
(transmitter)、接收電路(receiver)與本地振盪
訊號源(LO source)，如圖一所示。在發射電
路 中 主 要 包 含 了 功 率 放 大 器 (power 
amplifier)、升頻混頻器(up-conversion mixer)
與低通濾波器(LPF)；而接收電路中則為低
雜訊放大器(low-noise amplifier)、降頻混頻
器(down-conversion mixer)與低通濾波器。在
一般分時多工(TDMA)的系統中是利用單刀
雙擲切換器(SPDT switch)來達成選擇訊號
路徑為發射路徑或是接收路徑。 
 
為了簡化整個收發器的架構，縮小收發
器的面積並且降低製造成本，我們可以使用
雙向收發器的概念。在此雙向收發器中，我
們可以使用被動混頻器的設計，即可同時達
到升頻與降頻的功能。除此之外，我們則需
要將低雜訊放大器與功率放大器整合成一
加上負偏壓以改善線性度[16]。放大器則是
採用分佈式放大器(distributed amplifier)，如
圖十所示。完整寬頻雙向放大器包含了兩個
切換器與兩級分佈式放大器。圖十一為寬頻
雙向放大器之增益與輸入/輸出回返損耗模
擬結果，其增益在 2 ~ 20 GHz 為 13 ~ 14 
dB，輸入/輸出回返損耗皆大於 9 dB。接收
模式之雜訊指數模擬結果為 6.5 ~ 8 dB，而
發射模式之 P1dB為 1 ~ 3 dBm。整個電路之
功率消耗為 110 mW。圖十二為電路佈局
圖，晶片面積為 0.9 mm2。此晶片已經製作
完成，目前正在進行量測中。 
 
四、計畫成果自評 
本計畫使用晶片系統設計中心所提供
之台積電 0.18 微米 CMOS 製程技術，已成
功設計出操作於 24 GHz 之雙向放大器，並
完成量測。此外針對寬頻雙向放大器亦利用
相同製程，設計一操作於 2 ~ 20 GHz 之雙向
放大器。由表一之比較結果，我們利用矽基
製成技術所開發之雙向放大器所需要的面
積遠比目前文獻上所發表使用砷化鎵技術
所製作之雙向放大器小。此項研究成果可針
對系統需求作設計，再針對完整之雙向收發
機系統做進一步研究與開發。 
 
五、參考文獻 
[1] R. A. Pucel (ed.), Monolithic microwave 
integrated circuits, IEEE Press, New 
York, 1985. 
[2] L. C. T. Liu, C. S. Liu, J. R. Kessler, S. 
K. Wang, and C. D. Chang, “A 30 GHz 
monolithic receiver,” IEEE Trans. 
Microwave Theory Tech., vol.34, pp. 
1548-1552, Dec. 1986. 
[3] T. Ohira, T. Tkumitsu, T. Hiraoka, Y. 
Kihata, K. Araki, and H. Kato, 
“Development of key monolithic circuits 
to Ka-band full MMIC receivers,” IEEE 
Microwave and Millimeter-wave 
Monolithic Circuits Symposium Digest, 
pp. 69-74, June 1987. 
[4] S.-J. Chung, S.-M. Chen, and Y.-C. Lee, 
“A novel bi-directional amplifier with 
applications in active van atta 
retrodirective arrays,” IEEE Trans. 
Microwave Theory Tech., vol.51, pp. 
542-547, Feb. 2003. 
[5] T.-H. Ho, and S.-J. Chung, “Compact RF 
front-end configuration for short-range 
communication,” Electronic Letters, vo1. 
40, no. 5, pp. 314-315, March 2004. 
[6] J. W. Archer, R. A. Batchelor, and O. 
Sevimli, “Millimetre-wave bi-directional 
amplifiers,” 1997 Topical Symposium on 
Millimeter Waves Digest, pp. 19-22, July 
1997. 
[7] J. M. Yang, Y. H. Chung, M. Nishimoto, 
R. Lai, R. Tsai, R. Kagiwada, C. C. Yang, 
“High performance voltage controlled 
bi-directional amplifiers in support of 
component reuse for large aperture phase 
array,” 2002 IEEE MTT-S International 
Microwave Symposium Digest, pp. 65-68, 
June 2002. 
[8] J. M. Yang, R. Lai, Y. H. Chung, M. 
Nishimoto, M. Battung, W. Lee, and R. 
Kagiwada, “Compact Ka-band 
bi-directional amplifier for low-cost 
electronic scanning array antenna,” IEEE 
J. Solid-State Circuits, vol. 39, pp. 
1716-1719, Oct. 2004. 
[9] X. Guan, and A. Hajimiri, "A 24-GHz 
CMOS front end," IEEE J. Solid-State 
Circuits, vol. 39, no. 2, pp. 368-373, Feb. 
2004. 
[10] K.-W. Yu, Y.-L. Lu, D.-C. Chang, V. 
Liang, and M. F. Chang, "K-Band 
low-noise amplifiers using 0.18 μm 
CMOS technology," IEEE Microwave 
and Wireless Component Letters, vol. 14, 
no. 3, pp. 106-108, March 2004. 
[11] A. Masud, H. Zirath, M. Ferndahl, and 
H.-O. Vickes, "90 nm CMOS MMIC 
amplifier," 2004 IEEE Radio Frequency 
Integrated Circuits (RFIC) Symposium 
Digest, 2004, pp. 971-974. 
[12] H. Shigematsu, M. Sato, T. Hirose, F. 
Brewer, and M. Rodwell, “40Gb/s 
CMOS distributed amplifier for 
fiberoptic communication systems,” 
2004 International Solid-State Circuit 
Conference (ISSCC), pp. 476-477, Feb. 
2004. 
[13] H. Shigematsu, T. Hirose, F. Brewer, and 
M. Rodwell, “CMOS circuit design for 
millimeter-wave applications,” 2004 
IEEE Radio Frequency Integrated 
Circuits (RFIC) Symposium Digest, 2004, 
pp. 123-126. 
[14] C. H. Doan, S. Emami, A. M. Niknejad, 
and R. W. Brodersen, “Design of CMOS 
for 60GHz applications,” 2004 
International Solid-State Circuit 
 
圖六、24-GHz 雙向放大器晶片照片。 
 
 
0 10 20 30 40 50
-20
-15
-10
-5
0
5
10
15
 
G
ai
n 
&
 R
et
ur
n 
Lo
ss
es
 (d
B
)
Frequency (GHz)
 IRL
 ORL
 Gain
 
(a) 
20 21 22 23 24 25 26
0
2
4
6
8
10
 
N
oi
se
 F
ig
ur
e 
(d
B
)
Frequency (GHz)  
(b) 
圖七、24-GHz 雙向放大器量測之(a) 增益與
回返損耗，(b) 雜訊指數。 
 
 
圖八、寬頻雙向放大器方塊圖。 
 
 
圖九、寬頻切換器電路圖。 
 
 
Input
Output
 
圖十、寬頻分佈式放大器電路圖。 
 
0 5 10 15 20 25 30
-20
-10
0
10
20
 
G
ai
n 
&
 R
et
ur
n 
Lo
ss
es
 (d
B
)
Frequency (GHz)
 IRL
 ORL
 Gain
 
圖十一、2 ~ 20 GHz 寬頻雙向放大器之模擬
增益與輸入輸出回返損耗。 
出席國際學術會議心得報告 
                                                             
計畫編號 NSC 95－2218－E－002－057 
計畫名稱 單晶微波/毫米波雙向放大器之研製 
出國人員姓名 
服務機關及職稱 
林坤佑, 台灣大學電信工程學研究所, 助理教授 
會議時間地點 2007/6/3 ~ 2007/6/8, 美國夏威夷 
會議名稱 國際微波會議 
發表論文題目 
1. A 35-50 GHz IQ-demodulator in 0.13-μm CMOS technology 
2. A 10.8-GHz CMOS low-noise amplifier using parallel-resonant inductor 
 
一、參加會議經過 
2007年國際微波週（International Microwave Week）於 6月 3日至 8日在美國夏威夷
舉行。國際微波週活動期間包括三個研討會：國際微波會議（International Microwave 
Symposium, IMS），射頻積體電路會議（Radio Frequency Integrated Circuit symposium, 
RFIC），以及自動化射頻量測會議（Automatic RF Testing Group Meeting）內容相當豐富。
本人於此次會議中共有二篇論文發表，同時也出席了 RFIC及 IMS的各項議程，了解目
前最新的研究成果。 
 
此外會場中還有許多廠商的展出，包括高頻量測儀器設備、半導體代工製程、微波
電路設計軟體、全波電磁分析模擬軟體及各種微波元件等廠商。 
 
二、與會心得 
國際微波會議是微波界最重要也是規模最大的研討會及展覽，會中除了有各國研究
人員報告最新的研究成果外，各國微波元件、設備廠商也都參展，總數多達數百家廠商，
參加會議及參展人數近萬人。也同時會見了許多在各領域的學者專家，分享研究成果及
經驗。 
 
三、建議 
參與國際學術會議對於國內研究人員有相當大的助益，可以提昇自身的視野，了解
目前國際上最新的技術發展現況，並提高我國在國際上學術界與工業界的能見度。應鼓
勵國內研究人員積極參與大型國際學術會議。 
 
四、攜回資料名稱及內容 
大會所提供之論文集光碟片，內容包括 2007 International Microwave Symposium的所
有論文。此外也帶回一些參展廠商所提供之最新電路設計、電磁分析軟體與高頻量測元
件與儀器的產品資訊。 
 
 Fig. 2. Microphotograph of this IQ demodulator with a chip area 
of 0.9 × 1 mm2. 
 
 
  The 90° coupler at RF port is implemented using 
broadside-coupled lines.  The broadside-coupled lines are 
implemented using the top two metal layers (metal 8 and 
metal 7).  This broadside-coupled coupler is also meandered to 
save the chip area. 
Fig. 2 shows the microphotograph of this IQ demodulator 
with a chip area of 0.9 × 1 mm2 including all testing pads.  The 
RF and LO ports are on the left and right sides of this chip, 
respectively.  The IF-ports of the I- and Q-channels are placed 
symmetrically on the top and bottom sides of the chip.  To 
avoid the mismatch, all components and metal connections are 
placed as symmetrical as possible.  The total dc power 
consumption is 178 mW with a dc supply voltage of 3.3 V. 
III. EXPERIMENTAL RESULTS 
This circuit is measured via on-wafer probing for RF and 
LO ports through ground-signal-ground probes.  IF ports are 
connected to PCB with bonding wires as output ports.  Four 
dc blocking capacitors are used to block the dc current to the 
output ports. 
To measure the conversion loss performance, the Agilent 
E8257D and Agilent 83650L signal generators are used for 
LO and RF sources, respectively.  The measured conversion 
loss swept over LO power saturates at LO power of 8 dBm at 
RF frequency of 40 GHz with 10 MHz IF frequency.  
Therefore, 8-dBm LO power is used to drive this IQ 
demodulator over the entire RF-frequency range.  Fig. 3 
shows the single-ended conversion gain of the IQ demodulator.  
The single-ended conversion gains of I- and Q-channels are 
better than -3 dB from 35 to 50 GHz.  The magnitude 
imbalance between I- and Q-channels is lower than 1 dB from 
35 to 50 GHz.  The high magnitude imbalance below 30 GHz 
is due to the insertion loss difference between the through and 
coupled ports of the broadside coupler, but it will not affect 
35-50 GHz circuit performance.  Fig. 4 shows the image 
signal rejection ratio of this IQ demodulator.  The image-
signal rejection ratio is better than 25 dBc from 35 to 50 GHz. 
To measure the demodulation quality, an Agilent E8257D 
signal generator is used for LO source.  The baseband signals 
are generated by using an Agilent E4438C vector signal  
 
 
 
Fig. 1. Circuit schematic of this IQ demodulator, which consists of two Gilbert-cell mixers, one broadside coupler, and one Wilkinson 
power divider. 
 
 1398
[12] H.-Y. Chang, P.-S. Wu, T.-W. Huang, H. Wang, C.-L. Chang, 
and J.G.J. Chern, “Design and analysis of CMOS broad-band 
compact high-linearity modulators for gigabit microwave 
/millimeter-wave applications,” IEEE Trans. on Microwave 
Theory & Tech., vol. 54, no. 1, pp. 20-30, Jan. 2006. 
[13] F. Shayegh, A. Mohammadi, A. Abdipour, ”Characterization of 
EHM direct conversion transceivers in Ka band,” in 2005 
European Conference on Wireless Technology, pp. 371-374, Oct. 
2005. 
[14] S. Lin, Yongxi Qian, and T. Itoh, “Quadrature direct conversion 
receiver integrated with planar quasi-Yagi antenna, in 2000 
IEEE MTT-S Int. Microwave Symp. Dig., vol. 3, pp. 1285-1288, 
June 2000. 
[15] P. Lindberg, E. Ojefors, E. Sonmez, and A. Rydberg, “A SiGe 
HBT 24 GHz sub-harmonic direct-conversion IQ-demodulator, 
in 2004 IEEE Silicon Monolithic Integrated Circuits in RF 
Systems, pp. 247-250, Sept. 2004. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5. The constellation of 16-QAM demodulated signals.  The 
symbol rate is 1 MHz. 
 
 
    
                           (a)                                                 (b) 
Fig. 6. The eye diagram of the 16-QAM demodulated signals (a) I-
channel (b) Q-channel. 
 
 
 
Fig. 7. The output spectrum of the 16-QAM demodulated signals. 
 
 
 1400
In this paper, the noise figure of a cascode amplifier using 
parallel-resonant technique is 
2
22
1
2
1'
44
1
s
sn
s
n
kTR
Ri
kTR
vF ++=  
( )
2
1
2
2
222
24 







+
+
+
T
o
Lxom
xom
Loxs
p
p QCg
Cg
QCR
ω
ω
ω
ω
ω
                            (2), 
where QLp is the Q-factor of the on-chip parallel-resonant 
inductor (Lp) and XPCL/10 =ω . 
In (1) and (2) Cx is evaluated to be 0.246 pF and QLp is 
estimated to be 10.  Since the process, device size, biasing 
point and frequency of this LNA is equal to those of the LNA 
in [5].  The noise of the LNA using parallel-resonant 
technique is evaluated to be 1.54 dB by (2) which is 0.7 dB 
better than the 2.24 dB noise figure without parallel resonant 
technique evaluated by (1). 
 
 
Fig. 3. Schematic of the 10-GHz CMOS LNA using the parallel-
resonant technique. 
 
 
Fig. 4. Simulated noise improvement of the 10-GHz CMOS LNA 
using parallel-resonant technique. 
III. CIRCUIT DESIGN 
This 10.8-GHz LNA is implemented in a commercial 
standard 0.18-µm mixed-signal/RF CMOS technology which 
provides one poly layer for the gate of the MOS and six metal 
layers for inter-connection [5]. 
To demonstrate the parallel-resonant technique at higher 
than 5 GHz, the proposed 10.8-GHz LNA using parallel-
resonant technique was designed and implemented.  This 
methodology is implemented to further improve the reported 
10-GHz CMOS cascode LNA, which was designed with 
improved device-size selection method, and achieved a noise 
figure of 2.9 dB [5] (the device widths were both 160 µm with 
0.18-µm gate length).  The inductor Lp at the node X between 
M1 and M2 is used to resonate out Cx.  The output matching is 
accomplished with an LC impedance transformation network.  
C
out is 112 fF and was implemented with two 224-fF capacitors 
in series to desensitize the process variation.  Parasitic 
capacitances of input and output RF pads are also included in 
the circuit simulation.  Fig. 3 presents the complete schematic 
diagram of the 10.8-GHz CMOS LNA using the parallel-
resonant technique.  A 1.5-nH inductance Lp is used to achieve 
a noise figure improvement of 0.4 dB over the repeated 10 
GHz LNA [5] as shown in Fig. 4. 
The circuit simulation is performed in the software ADS 
[7], and the inductors and MIM capacitors are all simulated by 
the full-wave EM simulator, Sonnet [8].  Figure 5 presents the 
chip photo of the 10.8-GHz CMOS LNA, with a chip size of 
0.65 × 0.71 mm2. 
 
RFin RFout
VG1 VG2
VDD
GND
GND
GND
GND
GND
GNDGND  
Fig. 5. Chip photo of the 10-GHz CMOS LNA using parallel-
resonant technique with a chip size of 0.65 × 0.71 mm2. 
IV. MEASUREMENT RESULTS 
The LNA was measured via on-wafer probing.  The 
measured and simulated gain and input/output return losses 
from 0.045 to 20 GHz are shown in Fig. 6.  The measured 
LNA performs 10-dB peak gain at 11.4 GHz.  The measured 
and simulated noise figures from 9 to 13 GHz are illustrated in 
Fig. 7, which shows a noise figure of 2.5 dB at 10.8 GHz.  The 
measured 1-dB compression point (P1dB) is +2.5 dBm and the 
measured two-tone input-referred third-order intercept point 
(IIP3) is +4.1 dBm.  The total current consumption for this 
LNA is 11 mA from a 1.6-V power supply. 
 1796
