{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1384949252828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1384949252828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 20:07:32 2013 " "Processing started: Wed Nov 20 20:07:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1384949252828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1384949252828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex6 -c ex6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex6 -c ex6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1384949252828 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1384949253203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex6.v 1 1 " "Found 1 design units, including 1 entities, in source file ex6.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex6 " "Found entity 1: ex6" {  } { { "ex6.v" "" { Text "D:/FpgaExample/ex7/ex6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1384949253281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1384949253281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex6 " "Elaborating entity \"ex6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1384949253312 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ex6.v" "" { Text "D:/FpgaExample/ex7/ex6.v" 71 -1 0 } } { "ex6.v" "" { Text "D:/FpgaExample/ex7/ex6.v" 76 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1384949254171 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1384949254171 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_en VCC " "Pin \"lcd_en\" is stuck at VCC" {  } { { "ex6.v" "" { Text "D:/FpgaExample/ex7/ex6.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1384949254203 "|ex6|lcd_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[0\] GND " "Pin \"lcd_db_g\[0\]\" is stuck at GND" {  } { { "ex6.v" "" { Text "D:/FpgaExample/ex7/ex6.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1384949254203 "|ex6|lcd_db_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[1\] GND " "Pin \"lcd_db_g\[1\]\" is stuck at GND" {  } { { "ex6.v" "" { Text "D:/FpgaExample/ex7/ex6.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1384949254203 "|ex6|lcd_db_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[2\] GND " "Pin \"lcd_db_g\[2\]\" is stuck at GND" {  } { { "ex6.v" "" { Text "D:/FpgaExample/ex7/ex6.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1384949254203 "|ex6|lcd_db_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[3\] GND " "Pin \"lcd_db_g\[3\]\" is stuck at GND" {  } { { "ex6.v" "" { Text "D:/FpgaExample/ex7/ex6.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1384949254203 "|ex6|lcd_db_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[4\] GND " "Pin \"lcd_db_g\[4\]\" is stuck at GND" {  } { { "ex6.v" "" { Text "D:/FpgaExample/ex7/ex6.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1384949254203 "|ex6|lcd_db_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_g\[5\] GND " "Pin \"lcd_db_g\[5\]\" is stuck at GND" {  } { { "ex6.v" "" { Text "D:/FpgaExample/ex7/ex6.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1384949254203 "|ex6|lcd_db_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_b\[0\] GND " "Pin \"lcd_db_b\[0\]\" is stuck at GND" {  } { { "ex6.v" "" { Text "D:/FpgaExample/ex7/ex6.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1384949254203 "|ex6|lcd_db_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_b\[1\] GND " "Pin \"lcd_db_b\[1\]\" is stuck at GND" {  } { { "ex6.v" "" { Text "D:/FpgaExample/ex7/ex6.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1384949254203 "|ex6|lcd_db_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_b\[2\] GND " "Pin \"lcd_db_b\[2\]\" is stuck at GND" {  } { { "ex6.v" "" { Text "D:/FpgaExample/ex7/ex6.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1384949254203 "|ex6|lcd_db_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_b\[3\] GND " "Pin \"lcd_db_b\[3\]\" is stuck at GND" {  } { { "ex6.v" "" { Text "D:/FpgaExample/ex7/ex6.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1384949254203 "|ex6|lcd_db_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db_b\[4\] GND " "Pin \"lcd_db_b\[4\]\" is stuck at GND" {  } { { "ex6.v" "" { Text "D:/FpgaExample/ex7/ex6.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1384949254203 "|ex6|lcd_db_b[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1384949254203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1384949254437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1384949254859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1384949254859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1384949254906 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1384949254906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1384949254906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1384949254906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1384949254937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 20:07:34 2013 " "Processing ended: Wed Nov 20 20:07:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1384949254937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1384949254937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1384949254937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1384949254937 ""}
