1: "use"
5: "use" is empty

1: "rem_signed"
4: "rem_signed" has unsupported operation: builtin.unregistered: llvm.freeze

1: "rem_signed_vec"
4: "rem_signed_vec" has unsupported operation: builtin.unregistered: llvm.freeze

1: "rem_unsigned"
4: "rem_unsigned" has unsupported operation: builtin.unregistered: llvm.freeze

1: "big_divisor"
4: "big_divisor" has unsupported operation: builtin.unregistered: llvm.freeze

4: "big_divisor" has unsupported operation: builtin.unregistered: llvm.icmp

4: "big_divisor" has unsupported operation: builtin.unregistered: llvm.select

1: "biggest_divisor"
4: "biggest_divisor" has unsupported operation: builtin.unregistered: llvm.freeze

4: "biggest_divisor" has unsupported operation: builtin.unregistered: llvm.icmp

4: "biggest_divisor" has unsupported operation: builtin.unregistered: llvm.select

1: "urem_with_sext_bool_divisor"
4: "urem_with_sext_bool_divisor" has unsupported operation: builtin.unregistered: llvm.freeze

4: "urem_with_sext_bool_divisor" has unsupported operation: builtin.unregistered: llvm.icmp

4: "urem_with_sext_bool_divisor" has unsupported operation: builtin.unregistered: llvm.select

1: "urem_with_sext_bool_divisor_vec"
4: "urem_with_sext_bool_divisor_vec" has unsupported operation: builtin.unregistered: llvm.freeze

4: "urem_with_sext_bool_divisor_vec" has unsupported operation: builtin.unregistered: llvm.icmp

4: "urem_with_sext_bool_divisor_vec" has unsupported operation: builtin.unregistered: llvm.select

1: "big_divisor_vec"
4: "big_divisor_vec" has unsupported operation: builtin.unregistered: llvm.freeze

4: "big_divisor_vec" has unsupported operation: builtin.unregistered: llvm.icmp

4: "big_divisor_vec" has unsupported operation: builtin.unregistered: llvm.select

1: "urem1"
4: "urem1" has unsupported operation: builtin.unregistered: llvm.freeze

1: "srem1"
4: "srem1" has unsupported operation: builtin.unregistered: llvm.freeze

1: "urem2"
4: "urem2" has unsupported operation: builtin.unregistered: llvm.freeze

1: "urem3"
4: "urem3" has unsupported operation: builtin.unregistered: llvm.freeze

1: "sdiv_mul_sdiv"
4: "sdiv_mul_sdiv" has unsupported operation: builtin.unregistered: llvm.freeze

1: "udiv_mul_udiv"
4: "udiv_mul_udiv" has unsupported operation: builtin.unregistered: llvm.freeze

4: "udiv_mul_udiv" has unsupported operation: llvm.udiv

1: "test1"
2: llvm.func
2: llvm.mlir.constant
2: llvm.srem
2: llvm.return

1: "test3"
2: llvm.func
2: llvm.mlir.constant
2: llvm.urem
2: llvm.return

1: "vec_power_of_2_constant_splat_divisor"
"vec_power_of_2_constant_splat_divisor" contains vectors which are unsupported

1: "weird_vec_power_of_2_constant_splat_divisor"
"weird_vec_power_of_2_constant_splat_divisor" contains vectors which are unsupported

1: "test3a"
4: "test3a" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test3a_vec"
4: "test3a_vec" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test4"
4: "test4" has unsupported operation: builtin.unregistered: llvm.select

1: "test5"
4: "test5" has unsupported operation: builtin.unregistered: llvm.zext

1: "test6"
4: "test6" has unsupported operation: builtin.unregistered: llvm.mlir.poison

1: "test7"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mul
2: llvm.srem
2: llvm.return

1: "test8"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.shl
2: llvm.srem
2: llvm.return

1: "test9"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mul
2: llvm.urem
2: llvm.return

1: "test10"
4: "test10" has unsupported operation after optimization: builtin.unregistered: llvm.zext

4: "test10" has unsupported operation after optimization: builtin.unregistered: llvm.sext

4: "test10" has unsupported operation after optimization: builtin.unregistered: llvm.trunc

1: "test11"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.and
2: llvm.mul
2: llvm.urem
2: llvm.return

1: "test12"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.and
2: llvm.srem
2: llvm.return

1: "test13"
2: llvm.func
2: llvm.srem
2: llvm.return

1: "test14"
4: "test14" has unsupported operation: builtin.unregistered: llvm.zext

1: "test15"
4: "test15" has unsupported operation: builtin.unregistered: llvm.zext

1: "test16"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.lshr
2: llvm.and
2: llvm.add
2: llvm.urem
2: llvm.return

1: "test17"
4: "test17" has unsupported operation: builtin.unregistered: llvm.icmp

4: "test17" has unsupported operation: builtin.unregistered: llvm.zext

1: "test18"
4: "test18" has unsupported operation: builtin.unregistered: llvm.icmp

4: "test18" has unsupported operation: builtin.unregistered: llvm.select

1: "test19"
2: llvm.func
2: llvm.mlir.constant
2: llvm.shl
2: llvm.shl
2: llvm.and
2: llvm.add
2: llvm.urem
2: llvm.return

1: "test19_commutative0"
2: llvm.func
2: llvm.mlir.constant
2: llvm.shl
2: llvm.shl
2: llvm.and
2: llvm.add
2: llvm.urem
2: llvm.return

1: "test19_commutative1"
2: llvm.func
2: llvm.mlir.constant
2: llvm.shl
2: llvm.shl
2: llvm.and
2: llvm.add
2: llvm.urem
2: llvm.return

1: "test19_commutative2"
2: llvm.func
2: llvm.mlir.constant
2: llvm.shl
2: llvm.shl
2: llvm.and
2: llvm.add
2: llvm.urem
2: llvm.return

1: "test20"
4: "test20" has unsupported operation: builtin.unregistered: llvm.select

1: "test21"
4: "test21" has unsupported operation: builtin.unregistered: llvm.cond_br

4: "test21" has unsupported operation: llvm.load

4: "test21" has unsupported operation: builtin.unregistered: llvm.br

1: "pr27968_0"
4: "pr27968_0" has unsupported operation: llvm.mlir.addressof

4: "pr27968_0" has unsupported operation: llvm.getelementptr

4: "pr27968_0" has unsupported operation: llvm.mlir.addressof

4: "pr27968_0" has unsupported operation: builtin.unregistered: llvm.cond_br

4: "pr27968_0" has unsupported operation: llvm.load

4: "pr27968_0" has unsupported operation: builtin.unregistered: llvm.br

4: "pr27968_0" has unsupported operation: builtin.unregistered: llvm.icmp

4: "pr27968_0" has unsupported operation: builtin.unregistered: llvm.cond_br

1: "pr27968_1"
4: "pr27968_1" has unsupported operation: builtin.unregistered: llvm.cond_br

4: "pr27968_1" has unsupported operation: llvm.load

4: "pr27968_1" has unsupported operation: builtin.unregistered: llvm.br

4: "pr27968_1" has unsupported operation: builtin.unregistered: llvm.cond_br

1: "pr27968_2"
4: "pr27968_2" has unsupported operation: llvm.mlir.addressof

4: "pr27968_2" has unsupported operation: llvm.getelementptr

4: "pr27968_2" has unsupported operation: llvm.mlir.addressof

4: "pr27968_2" has unsupported operation: builtin.unregistered: llvm.cond_br

4: "pr27968_2" has unsupported operation: llvm.load

4: "pr27968_2" has unsupported operation: builtin.unregistered: llvm.br

4: "pr27968_2" has unsupported operation: builtin.unregistered: llvm.icmp

4: "pr27968_2" has unsupported operation: builtin.unregistered: llvm.cond_br

1: "pr27968_3"
4: "pr27968_3" has unsupported operation: builtin.unregistered: llvm.cond_br

4: "pr27968_3" has unsupported operation: llvm.load

4: "pr27968_3" has unsupported operation: builtin.unregistered: llvm.br

4: "pr27968_3" has unsupported operation: builtin.unregistered: llvm.cond_br

1: "test22"
2: llvm.func
2: llvm.mlir.constant
2: llvm.and
2: llvm.srem
2: llvm.return

1: "test23"
"test23" contains vectors which are unsupported

1: "test24"
4: "test24" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test24_vec"
4: "test24_vec" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test25"
4: "test25" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test25_vec"
4: "test25_vec" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test26"
4: "test26" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test27"
4: "test27" has unsupported operation: llvm.store

4: "test27" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test28"
4: "test28" has unsupported operation: builtin.unregistered: llvm.icmp

1: "positive_and_odd_eq"
4: "positive_and_odd_eq" has unsupported operation: builtin.unregistered: llvm.icmp

1: "negative_and_odd_eq"
4: "negative_and_odd_eq" has unsupported operation: builtin.unregistered: llvm.icmp

1: "positive_and_odd_ne"
4: "positive_and_odd_ne" has unsupported operation: builtin.unregistered: llvm.icmp

1: "negative_and_odd_ne"
4: "negative_and_odd_ne" has unsupported operation: builtin.unregistered: llvm.icmp

1: "PR34870"
4: "PR34870" has unsupported operation: builtin.unregistered: llvm.select

4: "PR34870" has unsupported operation: builtin.unregistered: llvm.frem

1: "srem_constant_dividend_select_of_constants_divisor"
4: "srem_constant_dividend_select_of_constants_divisor" has unsupported operation: builtin.unregistered: llvm.select

1: "srem_constant_dividend_select_of_constants_divisor_use"
4: "srem_constant_dividend_select_of_constants_divisor_use" has unsupported operation: builtin.unregistered: llvm.select

4: "srem_constant_dividend_select_of_constants_divisor_use" has unsupported operation: llvm.call

4: "srem_constant_dividend_select_of_constants_divisor_use" has unsupported operation: builtin.unregistered: llvm.select

1: "srem_constant_dividend_select_of_constants_divisor_0_arm"
4: "srem_constant_dividend_select_of_constants_divisor_0_arm" has unsupported operation after optimization: builtin.unregistered: llvm.select

1: "srem_constant_dividend_select_divisor1"
4: "srem_constant_dividend_select_divisor1" has unsupported operation: builtin.unregistered: llvm.select

1: "srem_constant_dividend_select_divisor2"
4: "srem_constant_dividend_select_divisor2" has unsupported operation: builtin.unregistered: llvm.select

1: "srem_constant_dividend_select_of_constants_divisor_vec"
4: "srem_constant_dividend_select_of_constants_divisor_vec" has unsupported operation: builtin.unregistered: llvm.select

1: "srem_constant_dividend_select_of_constants_divisor_vec_ub1"
"srem_constant_dividend_select_of_constants_divisor_vec_ub1" contains vectors which are unsupported

1: "srem_constant_dividend_select_of_constants_divisor_vec_ub2"
4: "srem_constant_dividend_select_of_constants_divisor_vec_ub2" has unsupported operation: builtin.unregistered: llvm.mlir.poison

4: "srem_constant_dividend_select_of_constants_divisor_vec_ub2" has unsupported operation: llvm.mlir.undef

4: "srem_constant_dividend_select_of_constants_divisor_vec_ub2" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "srem_constant_dividend_select_of_constants_divisor_vec_ub2" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "srem_constant_dividend_select_of_constants_divisor_vec_ub2" has unsupported operation: builtin.unregistered: llvm.select

1: "srem_select_of_constants_divisor"
4: "srem_select_of_constants_divisor" has unsupported operation: builtin.unregistered: llvm.select

1: "urem_constant_dividend_select_of_constants_divisor"
4: "urem_constant_dividend_select_of_constants_divisor" has unsupported operation: builtin.unregistered: llvm.select

1: "urem_constant_dividend_select_of_constants_divisor_use"
4: "urem_constant_dividend_select_of_constants_divisor_use" has unsupported operation: builtin.unregistered: llvm.select

4: "urem_constant_dividend_select_of_constants_divisor_use" has unsupported operation: llvm.call

4: "urem_constant_dividend_select_of_constants_divisor_use" has unsupported operation: builtin.unregistered: llvm.select

1: "urem_constant_dividend_select_of_constants_divisor_0_arm"
4: "urem_constant_dividend_select_of_constants_divisor_0_arm" has unsupported operation after optimization: builtin.unregistered: llvm.select

1: "urem_constant_dividend_select_divisor1"
4: "urem_constant_dividend_select_divisor1" has unsupported operation: builtin.unregistered: llvm.select

1: "urem_constant_dividend_select_divisor2"
4: "urem_constant_dividend_select_divisor2" has unsupported operation: builtin.unregistered: llvm.select

1: "urem_constant_dividend_select_of_constants_divisor_vec"
4: "urem_constant_dividend_select_of_constants_divisor_vec" has unsupported operation: builtin.unregistered: llvm.select

1: "urem_constant_dividend_select_of_constants_divisor_vec_ub1"
"urem_constant_dividend_select_of_constants_divisor_vec_ub1" contains vectors which are unsupported

1: "urem_constant_dividend_select_of_constants_divisor_vec_ub2"
4: "urem_constant_dividend_select_of_constants_divisor_vec_ub2" has unsupported operation: builtin.unregistered: llvm.select

1: "urem_select_of_constants_divisor"
4: "urem_select_of_constants_divisor" has unsupported operation: builtin.unregistered: llvm.select

1: "PR62401"
4: "PR62401" has unsupported operation: builtin.unregistered: llvm.freeze

4: "PR62401" has unsupported operation: builtin.unregistered: llvm.icmp

4: "PR62401" has unsupported operation: builtin.unregistered: llvm.select

1: "rem_pow2_or_zero"
4: "rem_pow2_or_zero" has unsupported operation: builtin.unregistered: llvm.intr.ctpop

4: "rem_pow2_or_zero" has unsupported operation: builtin.unregistered: llvm.icmp

4: "rem_pow2_or_zero" has unsupported operation: builtin.unregistered: llvm.intr.assume

1: "rem_pow2"
4: "rem_pow2" has unsupported operation: builtin.unregistered: llvm.intr.ctpop

4: "rem_pow2" has unsupported operation: builtin.unregistered: llvm.icmp

4: "rem_pow2" has unsupported operation: builtin.unregistered: llvm.intr.assume

1: "rem_pow2_domcond"
4: "rem_pow2_domcond" has unsupported operation: builtin.unregistered: llvm.intr.ctpop

4: "rem_pow2_domcond" has unsupported operation: builtin.unregistered: llvm.icmp

4: "rem_pow2_domcond" has unsupported operation: builtin.unregistered: llvm.cond_br

1: "rem_pow2_domcond_in_else"
4: "rem_pow2_domcond_in_else" has unsupported operation: builtin.unregistered: llvm.intr.ctpop

4: "rem_pow2_domcond_in_else" has unsupported operation: builtin.unregistered: llvm.icmp

4: "rem_pow2_domcond_in_else" has unsupported operation: builtin.unregistered: llvm.cond_br

1: "rem_pow2_or_zero_domcond"
4: "rem_pow2_or_zero_domcond" has unsupported operation: builtin.unregistered: llvm.intr.ctpop

4: "rem_pow2_or_zero_domcond" has unsupported operation: builtin.unregistered: llvm.icmp

4: "rem_pow2_or_zero_domcond" has unsupported operation: builtin.unregistered: llvm.cond_br

1: "rem_pow2_non_domcond"
4: "rem_pow2_non_domcond" has unsupported operation: builtin.unregistered: llvm.intr.ctpop

4: "rem_pow2_non_domcond" has unsupported operation: builtin.unregistered: llvm.icmp

4: "rem_pow2_non_domcond" has unsupported operation: builtin.unregistered: llvm.cond_br

4: "rem_pow2_non_domcond" has unsupported operation: builtin.unregistered: llvm.br

