###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 17:03:13 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.343
- Setup                         0.200
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.192
- Arrival Time                  5.255
= Slack Time                   -1.062
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v |          | 0.000 |       |   0.600 |   -0.462 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v         | BUFX4    | 0.089 | 0.137 |   0.737 |   -0.326 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^         | INVX2    | 0.120 | 0.125 |   0.861 |   -0.201 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^         | BUFX2    | 0.146 | 0.183 |   1.044 |   -0.018 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v         | NAND3X1  | 0.071 | 0.068 |   1.112 |    0.050 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^         | NAND3X1  | 0.122 | 0.128 |   1.241 |    0.178 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^         | OR2X2    | 0.270 | 0.285 |   1.525 |    0.463 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v         | NOR2X1   | 0.091 | 0.097 |   1.623 |    0.560 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v         | BUFX4    | 0.073 | 0.143 |   1.766 |    0.704 | 
     | \tx_core/axi_master /U755                      | A v -> Y ^         | INVX8    | 0.131 | 0.088 |   1.854 |    0.791 | 
     | \tx_core/axi_master /U500                      | B ^ -> Y v         | NAND2X1  | 0.065 | 0.094 |   1.947 |    0.885 | 
     | \tx_core/axi_master /U493                      | C v -> Y ^         | OAI21X1  | 0.211 | 0.163 |   2.110 |    1.048 | 
     | \tx_core/tx_crc/crcpkt0 /U1086                 | A ^ -> Y v         | NOR2X1   | 0.088 | 0.102 |   2.212 |    1.150 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                 | A v -> Y ^         | NAND2X1  | 0.102 | 0.109 |   2.321 |    1.259 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                 | A ^ -> Y v         | NOR2X1   | 0.139 | 0.146 |   2.467 |    1.405 | 
     | \tx_core/tx_crc/crcpkt0 /U625                  | A v -> Y ^         | INVX2    | 0.063 | 0.064 |   2.532 |    1.469 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                 | B ^ -> Y v         | NAND3X1  | 0.073 | 0.069 |   2.600 |    1.538 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                 | A v -> Y v         | OR2X2    | 0.079 | 0.142 |   2.742 |    1.680 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643        | A v -> Y v         | BUFX4    | 0.311 | 0.280 |   3.022 |    1.960 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643       | A v -> Y v         | BUFX4    | 0.629 | 0.582 |   3.603 |    2.541 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643       | A v -> Y v         | CLKBUF1  | 0.730 | 0.845 |   4.448 |    3.386 | 
     | \tx_core/tx_crc/crcpkt0 /U1636                 | B v -> Y ^         | OAI22X1  | 0.206 | 0.806 |   5.254 |    4.192 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12]     | D ^                | DFFPOSX1 | 0.206 | 0.000 |   5.255 |    4.192 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.062 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    1.279 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    1.512 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    1.821 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.133 | 0.197 |   0.956 |    2.018 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.145 |    2.207 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.106 | 0.198 |   1.343 |    2.405 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12]         | CLK ^        | DFFPOSX1 | 0.106 | 0.000 |   1.343 |    2.405 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4] 
/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.345
- Setup                         0.201
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.194
- Arrival Time                  5.249
= Slack Time                   -1.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v |          | 0.000 |       |   0.600 |   -0.455 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v         | BUFX4    | 0.089 | 0.137 |   0.737 |   -0.318 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^         | INVX2    | 0.120 | 0.125 |   0.861 |   -0.194 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^         | BUFX2    | 0.146 | 0.183 |   1.044 |   -0.010 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v         | NAND3X1  | 0.071 | 0.068 |   1.112 |    0.057 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^         | NAND3X1  | 0.122 | 0.128 |   1.241 |    0.186 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^         | OR2X2    | 0.270 | 0.285 |   1.525 |    0.470 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v         | NOR2X1   | 0.091 | 0.097 |   1.623 |    0.568 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v         | BUFX4    | 0.073 | 0.143 |   1.766 |    0.711 | 
     | \tx_core/axi_master /U755                      | A v -> Y ^         | INVX8    | 0.131 | 0.088 |   1.854 |    0.799 | 
     | \tx_core/axi_master /U500                      | B ^ -> Y v         | NAND2X1  | 0.065 | 0.094 |   1.947 |    0.892 | 
     | \tx_core/axi_master /U493                      | C v -> Y ^         | OAI21X1  | 0.211 | 0.163 |   2.110 |    1.055 | 
     | \tx_core/tx_crc/crcpkt0 /U1086                 | A ^ -> Y v         | NOR2X1   | 0.088 | 0.102 |   2.212 |    1.157 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                 | A v -> Y ^         | NAND2X1  | 0.102 | 0.109 |   2.321 |    1.266 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                 | A ^ -> Y v         | NOR2X1   | 0.139 | 0.146 |   2.467 |    1.412 | 
     | \tx_core/tx_crc/crcpkt0 /U625                  | A v -> Y ^         | INVX2    | 0.063 | 0.064 |   2.532 |    1.477 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                 | B ^ -> Y v         | NAND3X1  | 0.073 | 0.069 |   2.600 |    1.546 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                 | A v -> Y v         | OR2X2    | 0.079 | 0.142 |   2.742 |    1.687 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643        | A v -> Y v         | BUFX4    | 0.311 | 0.280 |   3.022 |    1.967 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643       | A v -> Y v         | BUFX4    | 0.629 | 0.582 |   3.603 |    2.549 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643       | A v -> Y v         | CLKBUF1  | 0.730 | 0.845 |   4.448 |    3.393 | 
     | \tx_core/tx_crc/crcpkt0 /U1786                 | B v -> Y ^         | OAI22X1  | 0.201 | 0.800 |   5.248 |    4.194 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4]      | D ^                | DFFPOSX1 | 0.201 | 0.000 |   5.249 |    4.194 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.055 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    1.271 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    1.504 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    1.814 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.133 | 0.197 |   0.956 |    2.010 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.145 |    2.199 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.108 | 0.199 |   1.344 |    2.398 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.108 | 0.001 |   1.345 |    2.400 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[17] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.331
- Setup                         0.124
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.257
- Arrival Time                  5.269
= Slack Time                   -1.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.412 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.275 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.151 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.032 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.100 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.229 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.513 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.655 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.849 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.002 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.297 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.454 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.551 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.646 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.734 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.782 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.830 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.125 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.588 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.291 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.733 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC128_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.079 | 0.430 |   5.175 |    4.163 | 
     | \tx_core/tx_crc/crcpkt2 /U3662                     | A v -> Y ^         | OAI22X1 | 0.181 | 0.094 |   5.269 |    4.257 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[17]        | D ^                | DFFSR   | 0.181 | 0.000 |   5.269 |    4.257 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.012 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.228 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.545 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.877 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    2.104 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.227 |   1.319 |    2.331 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[17]        | CLK ^        | DFFSR   | 0.150 | 0.012 |   1.331 |    2.342 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.330
- Setup                         0.123
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.256
- Arrival Time                  5.267
= Slack Time                   -1.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.411 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.274 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.150 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.034 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.101 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.230 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.515 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.656 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.850 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.003 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.298 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.456 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.552 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.647 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.735 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.783 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.831 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.127 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.589 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.293 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.735 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC128_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.079 | 0.430 |   5.175 |    4.164 | 
     | \tx_core/tx_crc/crcpkt2 /U3536                     | A v -> Y ^         | OAI22X1 | 0.180 | 0.092 |   5.267 |    4.256 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[15]        | D ^                | DFFSR   | 0.180 | 0.000 |   5.267 |    4.256 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.011 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.227 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.544 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.875 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    2.103 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.227 |   1.319 |    2.330 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[15]        | CLK ^        | DFFSR   | 0.150 | 0.011 |   1.330 |    2.340 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.331
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.259
- Arrival Time                  5.267
= Slack Time                   -1.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.408 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.271 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.147 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.037 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.104 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.233 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.517 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.659 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.853 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.006 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.301 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.458 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.555 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.650 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.738 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.786 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.834 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.129 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.592 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.295 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.738 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC128_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.079 | 0.430 |   5.175 |    4.167 | 
     | \tx_core/tx_crc/crcpkt2 /U3016                     | A v -> Y ^         | OAI22X1 | 0.171 | 0.092 |   5.267 |    4.259 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[5]         | D ^                | DFFSR   | 0.171 | 0.000 |   5.267 |    4.259 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.008 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.224 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.541 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.872 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    2.100 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.227 |   1.319 |    2.327 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[5]         | CLK ^        | DFFSR   | 0.150 | 0.012 |   1.331 |    2.338 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.331
- Setup                         0.125
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.256
- Arrival Time                  5.261
= Slack Time                   -1.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.405 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.269 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.144 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.039 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.107 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.235 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.520 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.662 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.855 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.008 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.304 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.461 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.557 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.653 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.740 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.788 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.837 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.132 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.594 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.298 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.740 | 
     | \tx_core/tx_crc/crcpkt2 /U3678                     | A v -> Y ^         | OAI22X1 | 0.188 | 0.516 |   5.261 |    4.256 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[9]         | D ^                | DFFSR   | 0.188 | 0.000 |   5.261 |    4.256 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.005 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.222 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.538 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.870 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    2.098 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    2.328 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[9]         | CLK ^        | DFFSR   | 0.155 | 0.009 |   1.331 |    2.337 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[19] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.331
- Setup                         0.126
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.255
- Arrival Time                  5.260
= Slack Time                   -1.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.405 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.269 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.144 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.039 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.107 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.235 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.520 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.662 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.855 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.008 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.304 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.461 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.557 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.653 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.740 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.789 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.837 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.132 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.594 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.298 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.740 | 
     | \tx_core/tx_crc/crcpkt2 /U3538                     | A v -> Y ^         | OAI22X1 | 0.192 | 0.515 |   5.260 |    4.255 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[19]        | D ^                | DFFSR   | 0.192 | 0.000 |   5.260 |    4.255 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.005 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.222 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.538 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.870 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    2.098 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    2.327 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[19]        | CLK ^        | DFFSR   | 0.155 | 0.009 |   1.331 |    2.336 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[20] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.348
- Setup                         0.126
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.273
- Arrival Time                  5.278
= Slack Time                   -1.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.405 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.269 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.144 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.039 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.107 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.236 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.520 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.662 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.855 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.009 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.304 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.461 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.557 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.653 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.741 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.789 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.837 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.132 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.594 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.298 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.740 | 
     | \tx_core/tx_crc/crcpkt2 /U3424                     | A v -> Y ^         | OAI22X1 | 0.198 | 0.532 |   5.278 |    4.272 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[20]        | D ^                | DFFSR   | 0.198 | 0.000 |   5.278 |    4.273 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.005 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.221 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.538 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.870 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    2.136 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    2.345 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[20]        | CLK ^        | DFFSR   | 0.120 | 0.009 |   1.348 |    2.353 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[26] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.330
- Setup                         0.124
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.256
- Arrival Time                  5.261
= Slack Time                   -1.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.405 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.269 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.144 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.039 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.107 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.236 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.520 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.662 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.855 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.009 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.304 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.461 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.557 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.653 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.741 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.789 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.837 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.132 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.595 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.298 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.740 | 
     | \tx_core/tx_crc/crcpkt2 /U3018                     | A v -> Y ^         | OAI22X1 | 0.184 | 0.515 |   5.261 |    4.256 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[26]        | D ^                | DFFSR   | 0.184 | 0.000 |   5.261 |    4.256 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.005 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.221 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.538 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.870 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    2.097 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    2.327 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[26]        | CLK ^        | DFFSR   | 0.155 | 0.008 |   1.330 |    2.335 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[14] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.331
- Setup                         0.124
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.257
- Arrival Time                  5.262
= Slack Time                   -1.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.405 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.268 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.144 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.040 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.107 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.236 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.520 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.662 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.856 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.009 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.304 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.461 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.558 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.653 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.741 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.789 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.837 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.132 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.595 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.298 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.740 | 
     | \tx_core/tx_crc/crcpkt2 /U3563                     | A v -> Y ^         | OAI22X1 | 0.181 | 0.516 |   5.261 |    4.257 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[14]        | D ^                | DFFSR   | 0.181 | 0.000 |   5.262 |    4.257 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.005 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.221 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.538 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.869 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    2.097 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    2.327 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[14]        | CLK ^        | DFFSR   | 0.155 | 0.009 |   1.331 |    2.336 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[23] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.331
- Setup                         0.125
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.256
- Arrival Time                  5.259
= Slack Time                   -1.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.402 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.266 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.141 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.042 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.110 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.238 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.523 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.665 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.858 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.011 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.307 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.464 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.560 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.656 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.743 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.792 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.840 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.135 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.597 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.301 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.743 | 
     | \tx_core/tx_crc/crcpkt2 /U3561                     | A v -> Y ^         | OAI22X1 | 0.184 | 0.513 |   5.258 |    4.256 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[23]        | D ^                | DFFSR   | 0.184 | 0.000 |   5.259 |    4.256 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.219 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.535 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.867 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    2.095 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    2.325 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[23]        | CLK ^        | DFFSR   | 0.155 | 0.009 |   1.331 |    2.333 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin56_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin56_d_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.336
- Setup                         0.125
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.261
- Arrival Time                  5.263
= Slack Time                   -1.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.402 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_    | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.265 | 
     | \tx_core/axi_master /U525                         | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.141 | 
     | \tx_core/axi_master /FE_PHC5801_n96               | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.043 | 
     | \tx_core/axi_master /U61                          | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.110 | 
     | \tx_core/axi_master /U60                          | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.239 | 
     | \tx_core/axi_master /U63                          | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.524 | 
     | \tx_core/axi_master /U62                          | B ^ -> Y v         | NOR2X1  | 0.091 | 0.097 |   1.623 |    0.621 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A v -> Y v         | BUFX4   | 0.073 | 0.143 |   1.766 |    0.764 | 
     | \tx_core/axi_master /U755                         | A v -> Y ^         | INVX8   | 0.131 | 0.088 |   1.854 |    0.852 | 
     | \tx_core/axi_master /U500                         | B ^ -> Y v         | NAND2X1 | 0.065 | 0.094 |   1.947 |    0.945 | 
     | \tx_core/axi_master /U493                         | C v -> Y ^         | OAI21X1 | 0.211 | 0.163 |   2.110 |    1.109 | 
     | \tx_core/tx_crc/crcpkt0 /U1086                    | A ^ -> Y v         | NOR2X1  | 0.088 | 0.102 |   2.212 |    1.211 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | A v -> Y ^         | NAND2X1 | 0.102 | 0.109 |   2.321 |    1.319 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v         | NOR2X1  | 0.139 | 0.146 |   2.467 |    1.466 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^         | INVX2   | 0.063 | 0.064 |   2.532 |    1.530 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v         | NAND3X1 | 0.073 | 0.069 |   2.600 |    1.599 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v         | OR2X2   | 0.079 | 0.142 |   2.742 |    1.741 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v         | BUFX4   | 0.311 | 0.280 |   3.022 |    2.020 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v         | BUFX4   | 0.629 | 0.582 |   3.603 |    2.602 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v         | CLKBUF1 | 0.730 | 0.845 |   4.448 |    3.447 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC85_FE_OFCN65_n2643 | A v -> Y v         | BUFX4   | 0.137 | 0.705 |   5.154 |    4.152 | 
     | \tx_core/tx_crc/crcpkt0 /U3453                    | A v -> Y ^         | OAI22X1 | 0.189 | 0.109 |   5.262 |    4.261 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin56_d_reg[7]        | D ^                | DFFSR   | 0.189 | 0.000 |   5.263 |    4.261 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.218 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.535 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |   0.865 |    1.867 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.181 | 0.230 |   1.095 |    2.097 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7379__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.232 |   1.327 |    2.328 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin56_d_reg[7]         | CLK ^        | DFFSR   | 0.150 | 0.009 |   1.336 |    2.338 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.345
- Setup                         0.201
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.194
- Arrival Time                  5.194
= Slack Time                   -1.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v |          | 0.000 |       |   0.600 |   -0.400 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v         | BUFX4    | 0.089 | 0.137 |   0.737 |   -0.263 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^         | INVX2    | 0.120 | 0.125 |   0.861 |   -0.139 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^         | BUFX2    | 0.146 | 0.183 |   1.044 |    0.044 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v         | NAND3X1  | 0.071 | 0.068 |   1.112 |    0.112 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^         | NAND3X1  | 0.122 | 0.128 |   1.241 |    0.241 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^         | OR2X2    | 0.270 | 0.285 |   1.525 |    0.525 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v         | NOR2X1   | 0.091 | 0.097 |   1.623 |    0.623 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v         | BUFX4    | 0.073 | 0.143 |   1.766 |    0.766 | 
     | \tx_core/axi_master /U755                      | A v -> Y ^         | INVX8    | 0.131 | 0.088 |   1.854 |    0.854 | 
     | \tx_core/axi_master /U500                      | B ^ -> Y v         | NAND2X1  | 0.065 | 0.094 |   1.947 |    0.947 | 
     | \tx_core/axi_master /U493                      | C v -> Y ^         | OAI21X1  | 0.211 | 0.163 |   2.110 |    1.110 | 
     | \tx_core/tx_crc/crcpkt0 /U1086                 | A ^ -> Y v         | NOR2X1   | 0.088 | 0.102 |   2.212 |    1.212 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                 | A v -> Y ^         | NAND2X1  | 0.102 | 0.109 |   2.321 |    1.321 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                 | A ^ -> Y v         | NOR2X1   | 0.139 | 0.146 |   2.467 |    1.467 | 
     | \tx_core/tx_crc/crcpkt0 /U625                  | A v -> Y ^         | INVX2    | 0.063 | 0.064 |   2.532 |    1.532 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                 | B ^ -> Y v         | NAND3X1  | 0.073 | 0.069 |   2.600 |    1.600 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                 | A v -> Y v         | OR2X2    | 0.079 | 0.142 |   2.742 |    1.742 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643        | A v -> Y v         | BUFX4    | 0.311 | 0.280 |   3.022 |    2.022 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643       | A v -> Y v         | BUFX4    | 0.629 | 0.582 |   3.603 |    2.603 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643       | A v -> Y v         | CLKBUF1  | 0.730 | 0.845 |   4.448 |    3.448 | 
     | \tx_core/tx_crc/crcpkt0 /U1497                 | A v -> Y ^         | OAI22X1  | 0.200 | 0.746 |   5.194 |    4.194 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7]      | D ^                | DFFPOSX1 | 0.200 | 0.000 |   5.194 |    4.194 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    1.216 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    1.449 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    1.759 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.133 | 0.197 |   0.956 |    1.956 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.145 |    2.145 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.108 | 0.199 |   1.344 |    2.344 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[7]          | CLK ^        | DFFPOSX1 | 0.108 | 0.001 |   1.345 |    2.345 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.344
- Setup                         0.201
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.192
- Arrival Time                  5.191
= Slack Time                   -0.999
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v |          | 0.000 |       |   0.600 |   -0.399 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v         | BUFX4    | 0.089 | 0.137 |   0.737 |   -0.263 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^         | INVX2    | 0.120 | 0.125 |   0.861 |   -0.138 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^         | BUFX2    | 0.146 | 0.183 |   1.044 |    0.045 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v         | NAND3X1  | 0.071 | 0.068 |   1.112 |    0.113 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^         | NAND3X1  | 0.122 | 0.128 |   1.241 |    0.242 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^         | OR2X2    | 0.270 | 0.285 |   1.525 |    0.526 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v         | NOR2X1   | 0.091 | 0.097 |   1.623 |    0.624 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v         | BUFX4    | 0.073 | 0.143 |   1.766 |    0.767 | 
     | \tx_core/axi_master /U755                      | A v -> Y ^         | INVX8    | 0.131 | 0.088 |   1.854 |    0.855 | 
     | \tx_core/axi_master /U500                      | B ^ -> Y v         | NAND2X1  | 0.065 | 0.094 |   1.947 |    0.948 | 
     | \tx_core/axi_master /U493                      | C v -> Y ^         | OAI21X1  | 0.211 | 0.163 |   2.110 |    1.111 | 
     | \tx_core/tx_crc/crcpkt0 /U1086                 | A ^ -> Y v         | NOR2X1   | 0.088 | 0.102 |   2.212 |    1.213 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                 | A v -> Y ^         | NAND2X1  | 0.102 | 0.109 |   2.321 |    1.322 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                 | A ^ -> Y v         | NOR2X1   | 0.139 | 0.146 |   2.467 |    1.468 | 
     | \tx_core/tx_crc/crcpkt0 /U625                  | A v -> Y ^         | INVX2    | 0.063 | 0.064 |   2.532 |    1.532 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                 | B ^ -> Y v         | NAND3X1  | 0.073 | 0.069 |   2.600 |    1.601 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                 | A v -> Y v         | OR2X2    | 0.079 | 0.142 |   2.742 |    1.743 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643        | A v -> Y v         | BUFX4    | 0.311 | 0.280 |   3.022 |    2.023 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643       | A v -> Y v         | BUFX4    | 0.629 | 0.582 |   3.603 |    2.604 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643       | A v -> Y v         | CLKBUF1  | 0.730 | 0.845 |   4.448 |    3.449 | 
     | \tx_core/tx_crc/crcpkt0 /U3889                 | A v -> Y ^         | OAI22X1  | 0.198 | 0.743 |   5.191 |    4.192 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[18]     | D ^                | DFFPOSX1 | 0.198 | 0.000 |   5.191 |    4.192 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.999 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    1.215 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    1.449 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    1.758 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.133 | 0.197 |   0.956 |    1.955 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.145 |    2.144 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.108 | 0.199 |   1.344 |    2.343 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[18]         | CLK ^        | DFFPOSX1 | 0.108 | 0.000 |   1.344 |    2.343 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.332
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.259
- Arrival Time                  5.257
= Slack Time                   -0.998
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.398 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.262 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.137 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.046 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.114 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.242 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.527 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.669 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.862 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.015 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.311 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.468 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.564 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.660 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.747 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.796 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.844 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.139 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.601 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.305 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.747 | 
     | \tx_core/tx_crc/crcpkt2 /U3540                     | A v -> Y ^         | OAI22X1 | 0.174 | 0.512 |   5.257 |    4.259 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[18]        | D ^                | DFFSR   | 0.174 | 0.000 |   5.257 |    4.259 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.998 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.215 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.531 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.863 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    2.091 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    2.321 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[18]        | CLK ^        | DFFSR   | 0.155 | 0.009 |   1.332 |    2.330 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.345
- Setup                         0.201
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.194
- Arrival Time                  5.191
= Slack Time                   -0.997
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v |          | 0.000 |       |   0.600 |   -0.397 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v         | BUFX4    | 0.089 | 0.137 |   0.737 |   -0.261 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^         | INVX2    | 0.120 | 0.125 |   0.861 |   -0.136 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^         | BUFX2    | 0.146 | 0.183 |   1.044 |    0.047 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v         | NAND3X1  | 0.071 | 0.068 |   1.112 |    0.115 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^         | NAND3X1  | 0.122 | 0.128 |   1.241 |    0.243 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^         | OR2X2    | 0.270 | 0.285 |   1.525 |    0.528 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v         | NOR2X1   | 0.091 | 0.097 |   1.623 |    0.626 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v         | BUFX4    | 0.073 | 0.143 |   1.766 |    0.769 | 
     | \tx_core/axi_master /U755                      | A v -> Y ^         | INVX8    | 0.131 | 0.088 |   1.854 |    0.856 | 
     | \tx_core/axi_master /U500                      | B ^ -> Y v         | NAND2X1  | 0.065 | 0.094 |   1.947 |    0.950 | 
     | \tx_core/axi_master /U493                      | C v -> Y ^         | OAI21X1  | 0.211 | 0.163 |   2.110 |    1.113 | 
     | \tx_core/tx_crc/crcpkt0 /U1086                 | A ^ -> Y v         | NOR2X1   | 0.088 | 0.102 |   2.212 |    1.215 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                 | A v -> Y ^         | NAND2X1  | 0.102 | 0.109 |   2.321 |    1.324 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                 | A ^ -> Y v         | NOR2X1   | 0.139 | 0.146 |   2.467 |    1.470 | 
     | \tx_core/tx_crc/crcpkt0 /U625                  | A v -> Y ^         | INVX2    | 0.063 | 0.064 |   2.532 |    1.534 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                 | B ^ -> Y v         | NAND3X1  | 0.073 | 0.069 |   2.600 |    1.603 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                 | A v -> Y v         | OR2X2    | 0.079 | 0.142 |   2.742 |    1.745 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643        | A v -> Y v         | BUFX4    | 0.311 | 0.280 |   3.022 |    2.025 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643       | A v -> Y v         | BUFX4    | 0.629 | 0.582 |   3.603 |    2.606 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643       | A v -> Y v         | CLKBUF1  | 0.730 | 0.845 |   4.448 |    3.451 | 
     | \tx_core/tx_crc/crcpkt0 /U1494                 | A v -> Y ^         | OAI22X1  | 0.197 | 0.742 |   5.191 |    4.194 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13]     | D ^                | DFFPOSX1 | 0.197 | 0.000 |   5.191 |    4.194 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.997 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    1.214 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    1.447 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    1.756 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.133 | 0.197 |   0.956 |    1.953 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.145 |    2.142 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.108 | 0.199 |   1.344 |    2.341 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13]         | CLK ^        | DFFPOSX1 | 0.108 | 0.001 |   1.345 |    2.342 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[23] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.410
- Setup                         0.203
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.256
- Arrival Time                  5.252
= Slack Time                   -0.996
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] ^ |          | 0.000 |       |   0.600 |   -0.396 | 
     | \tx_core/axi_master /U624                         | A ^ -> Y v         | INVX2    | 0.023 | 0.048 |   0.648 |   -0.348 | 
     | \tx_core/axi_master /U623                         | B v -> Y ^         | NAND2X1  | 0.196 | 0.151 |   0.798 |   -0.198 | 
     | \tx_core/axi_master /FE_OFCC47_n1647              | A ^ -> Y ^         | BUFX4    | 0.784 | 0.477 |   1.276 |    0.280 | 
     | \tx_core/axi_master /U412                         | B ^ -> Y ^         | OR2X2    | 0.194 | 0.556 |   1.831 |    0.836 | 
     | \tx_core/axi_master /U423                         | A ^ -> Y v         | INVX4    | 0.072 | 0.058 |   1.890 |    0.894 | 
     | \tx_core/axi_master /U2229                        | S v -> Y ^         | MUX2X1   | 0.528 | 0.424 |   2.313 |    1.317 | 
     | \tx_core/tx_crc/crcpkt1 /U2449                    | B ^ -> Y v         | NOR2X1   | 0.169 | 0.203 |   2.516 |    1.520 | 
     | \tx_core/tx_crc/crcpkt1 /U1553                    | A v -> Y ^         | NAND2X1  | 0.116 | 0.142 |   2.658 |    1.663 | 
     | \tx_core/tx_crc/crcpkt1 /U1558                    | A ^ -> Y v         | INVX2    | 0.057 | 0.058 |   2.716 |    1.721 | 
     | \tx_core/tx_crc/crcpkt1 /U1557                    | C v -> Y ^         | OAI21X1  | 0.075 | 0.063 |   2.779 |    1.784 | 
     | \tx_core/tx_crc/crcpkt1 /U1556                    | C ^ -> Y v         | OAI21X1  | 0.076 | 0.073 |   2.853 |    1.857 | 
     | \tx_core/tx_crc/crcpkt1 /U1564                    | A v -> Y v         | OR2X2    | 0.088 | 0.151 |   3.004 |    2.008 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC60_n2550          | A v -> Y v         | BUFX4    | 0.650 | 0.387 |   3.390 |    2.395 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC59_n2550          | A v -> Y v         | CLKBUF1  | 0.379 | 0.949 |   4.339 |    3.344 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC94_FE_OFCN59_n2550 | A v -> Y v         | BUFX4    | 0.544 | 0.542 |   4.881 |    3.886 | 
     | \tx_core/tx_crc/crcpkt1 /U1765                    | A v -> Y ^         | OAI22X1  | 0.182 | 0.370 |   5.252 |    4.256 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[23]        | D ^                | DFFPOSX1 | 0.182 | 0.000 |   5.252 |    4.256 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.996 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    1.212 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    1.503 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    1.812 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.142 | 0.195 |   1.011 |    2.007 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.207 |    2.203 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.110 | 0.200 |   1.407 |    2.403 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[23]         | CLK ^        | DFFPOSX1 | 0.110 | 0.002 |   1.410 |    2.405 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin48_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[19] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.341
- Setup                         0.123
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.268
- Arrival Time                  5.264
= Slack Time                   -0.996
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.396 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_    | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.259 | 
     | \tx_core/axi_master /U525                         | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.135 | 
     | \tx_core/axi_master /FE_PHC5801_n96               | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.049 | 
     | \tx_core/axi_master /U61                          | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.117 | 
     | \tx_core/axi_master /U60                          | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.245 | 
     | \tx_core/axi_master /U63                          | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.530 | 
     | \tx_core/axi_master /U62                          | B ^ -> Y v         | NOR2X1  | 0.091 | 0.097 |   1.623 |    0.627 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A v -> Y v         | BUFX4   | 0.073 | 0.143 |   1.766 |    0.770 | 
     | \tx_core/axi_master /U755                         | A v -> Y ^         | INVX8   | 0.131 | 0.088 |   1.854 |    0.858 | 
     | \tx_core/axi_master /U500                         | B ^ -> Y v         | NAND2X1 | 0.065 | 0.094 |   1.947 |    0.952 | 
     | \tx_core/axi_master /U493                         | C v -> Y ^         | OAI21X1 | 0.211 | 0.163 |   2.110 |    1.115 | 
     | \tx_core/tx_crc/crcpkt0 /U1086                    | A ^ -> Y v         | NOR2X1  | 0.088 | 0.102 |   2.212 |    1.217 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | A v -> Y ^         | NAND2X1 | 0.102 | 0.109 |   2.321 |    1.325 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v         | NOR2X1  | 0.139 | 0.146 |   2.467 |    1.472 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^         | INVX2   | 0.063 | 0.064 |   2.532 |    1.536 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v         | NAND3X1 | 0.073 | 0.069 |   2.600 |    1.605 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v         | OR2X2   | 0.079 | 0.142 |   2.742 |    1.747 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v         | BUFX4   | 0.311 | 0.280 |   3.022 |    2.026 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v         | BUFX4   | 0.629 | 0.582 |   3.603 |    2.608 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v         | CLKBUF1 | 0.730 | 0.845 |   4.448 |    3.453 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC85_FE_OFCN65_n2643 | A v -> Y v         | BUFX4   | 0.137 | 0.705 |   5.154 |    4.158 | 
     | \tx_core/tx_crc/crcpkt0 /U3581                    | A v -> Y ^         | OAI22X1 | 0.176 | 0.110 |   5.264 |    4.268 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[19]       | D ^                | DFFSR   | 0.176 | 0.000 |   5.264 |    4.268 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.996 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.212 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.528 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |   0.865 |    1.861 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.193 | 0.235 |   1.100 |    2.096 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.237 |   1.337 |    2.333 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[19]        | CLK ^        | DFFSR   | 0.154 | 0.004 |   1.341 |    2.337 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.345
- Setup                         0.201
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.194
- Arrival Time                  5.189
= Slack Time                   -0.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v |          | 0.000 |       |   0.600 |   -0.395 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v         | BUFX4    | 0.089 | 0.137 |   0.737 |   -0.258 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^         | INVX2    | 0.120 | 0.125 |   0.861 |   -0.134 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^         | BUFX2    | 0.146 | 0.183 |   1.044 |    0.050 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v         | NAND3X1  | 0.071 | 0.068 |   1.112 |    0.117 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^         | NAND3X1  | 0.122 | 0.128 |   1.241 |    0.246 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^         | OR2X2    | 0.270 | 0.285 |   1.525 |    0.531 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v         | NOR2X1   | 0.091 | 0.097 |   1.623 |    0.628 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v         | BUFX4    | 0.073 | 0.143 |   1.766 |    0.771 | 
     | \tx_core/axi_master /U755                      | A v -> Y ^         | INVX8    | 0.131 | 0.088 |   1.854 |    0.859 | 
     | \tx_core/axi_master /U500                      | B ^ -> Y v         | NAND2X1  | 0.065 | 0.094 |   1.947 |    0.952 | 
     | \tx_core/axi_master /U493                      | C v -> Y ^         | OAI21X1  | 0.211 | 0.163 |   2.110 |    1.116 | 
     | \tx_core/tx_crc/crcpkt0 /U1086                 | A ^ -> Y v         | NOR2X1   | 0.088 | 0.102 |   2.212 |    1.218 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                 | A v -> Y ^         | NAND2X1  | 0.102 | 0.109 |   2.321 |    1.326 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                 | A ^ -> Y v         | NOR2X1   | 0.139 | 0.146 |   2.467 |    1.473 | 
     | \tx_core/tx_crc/crcpkt0 /U625                  | A v -> Y ^         | INVX2    | 0.063 | 0.064 |   2.532 |    1.537 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                 | B ^ -> Y v         | NAND3X1  | 0.073 | 0.069 |   2.600 |    1.606 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                 | A v -> Y v         | OR2X2    | 0.079 | 0.142 |   2.742 |    1.748 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643        | A v -> Y v         | BUFX4    | 0.311 | 0.280 |   3.022 |    2.027 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643       | A v -> Y v         | BUFX4    | 0.629 | 0.582 |   3.603 |    2.609 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643       | A v -> Y v         | CLKBUF1  | 0.730 | 0.845 |   4.448 |    3.454 | 
     | \tx_core/tx_crc/crcpkt0 /U1782                 | A v -> Y ^         | OAI22X1  | 0.198 | 0.740 |   5.189 |    4.194 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]      | D ^                | DFFPOSX1 | 0.198 | 0.000 |   5.189 |    4.194 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.995 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    1.211 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    1.444 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    1.754 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.133 | 0.197 |   0.956 |    1.950 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.145 |    2.139 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.106 | 0.198 |   1.343 |    2.337 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.106 | 0.002 |   1.345 |    2.340 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin48_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[21] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.344
- Setup                         0.124
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.271
- Arrival Time                  5.265
= Slack Time                   -0.994
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.394 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_    | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.258 | 
     | \tx_core/axi_master /U525                         | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.133 | 
     | \tx_core/axi_master /FE_PHC5801_n96               | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.050 | 
     | \tx_core/axi_master /U61                          | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.118 | 
     | \tx_core/axi_master /U60                          | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.246 | 
     | \tx_core/axi_master /U63                          | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.531 | 
     | \tx_core/axi_master /U62                          | B ^ -> Y v         | NOR2X1  | 0.091 | 0.097 |   1.623 |    0.629 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A v -> Y v         | BUFX4   | 0.073 | 0.143 |   1.766 |    0.772 | 
     | \tx_core/axi_master /U755                         | A v -> Y ^         | INVX8   | 0.131 | 0.088 |   1.854 |    0.859 | 
     | \tx_core/axi_master /U500                         | B ^ -> Y v         | NAND2X1 | 0.065 | 0.094 |   1.947 |    0.953 | 
     | \tx_core/axi_master /U493                         | C v -> Y ^         | OAI21X1 | 0.211 | 0.163 |   2.110 |    1.116 | 
     | \tx_core/tx_crc/crcpkt0 /U1086                    | A ^ -> Y v         | NOR2X1  | 0.088 | 0.102 |   2.212 |    1.218 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | A v -> Y ^         | NAND2X1 | 0.102 | 0.109 |   2.321 |    1.327 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v         | NOR2X1  | 0.139 | 0.146 |   2.467 |    1.473 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^         | INVX2   | 0.063 | 0.064 |   2.532 |    1.537 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v         | NAND3X1 | 0.073 | 0.069 |   2.600 |    1.606 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v         | OR2X2   | 0.079 | 0.142 |   2.742 |    1.748 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v         | BUFX4   | 0.311 | 0.280 |   3.022 |    2.028 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v         | BUFX4   | 0.629 | 0.582 |   3.603 |    2.609 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v         | CLKBUF1 | 0.730 | 0.845 |   4.448 |    3.454 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC85_FE_OFCN65_n2643 | A v -> Y v         | BUFX4   | 0.137 | 0.705 |   5.154 |    4.159 | 
     | \tx_core/tx_crc/crcpkt0 /U3591                    | A v -> Y ^         | OAI22X1 | 0.180 | 0.111 |   5.264 |    4.270 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[21]       | D ^                | DFFSR   | 0.180 | 0.000 |   5.265 |    4.271 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.994 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.211 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.527 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |   0.865 |    1.859 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.193 | 0.235 |   1.100 |    2.094 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.237 |   1.337 |    2.331 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[21]        | CLK ^        | DFFSR   | 0.155 | 0.007 |   1.344 |    2.338 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.345
- Setup                         0.201
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.194
- Arrival Time                  5.188
= Slack Time                   -0.994
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v |          | 0.000 |       |   0.600 |   -0.394 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v         | BUFX4    | 0.089 | 0.137 |   0.737 |   -0.257 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^         | INVX2    | 0.120 | 0.125 |   0.861 |   -0.133 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^         | BUFX2    | 0.146 | 0.183 |   1.044 |    0.050 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v         | NAND3X1  | 0.071 | 0.068 |   1.112 |    0.118 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^         | NAND3X1  | 0.122 | 0.128 |   1.241 |    0.247 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^         | OR2X2    | 0.270 | 0.285 |   1.525 |    0.531 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v         | NOR2X1   | 0.091 | 0.097 |   1.623 |    0.629 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v         | BUFX4    | 0.073 | 0.143 |   1.766 |    0.772 | 
     | \tx_core/axi_master /U755                      | A v -> Y ^         | INVX8    | 0.131 | 0.088 |   1.854 |    0.860 | 
     | \tx_core/axi_master /U500                      | B ^ -> Y v         | NAND2X1  | 0.065 | 0.094 |   1.947 |    0.953 | 
     | \tx_core/axi_master /U493                      | C v -> Y ^         | OAI21X1  | 0.211 | 0.163 |   2.110 |    1.116 | 
     | \tx_core/tx_crc/crcpkt0 /U1086                 | A ^ -> Y v         | NOR2X1   | 0.088 | 0.102 |   2.212 |    1.218 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                 | A v -> Y ^         | NAND2X1  | 0.102 | 0.109 |   2.321 |    1.327 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                 | A ^ -> Y v         | NOR2X1   | 0.139 | 0.146 |   2.467 |    1.473 | 
     | \tx_core/tx_crc/crcpkt0 /U625                  | A v -> Y ^         | INVX2    | 0.063 | 0.064 |   2.532 |    1.538 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                 | B ^ -> Y v         | NAND3X1  | 0.073 | 0.069 |   2.600 |    1.606 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                 | A v -> Y v         | OR2X2    | 0.079 | 0.142 |   2.742 |    1.748 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643        | A v -> Y v         | BUFX4    | 0.311 | 0.280 |   3.022 |    2.028 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643       | A v -> Y v         | BUFX4    | 0.629 | 0.582 |   3.603 |    2.609 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643       | A v -> Y v         | CLKBUF1  | 0.730 | 0.845 |   4.448 |    3.454 | 
     | \tx_core/tx_crc/crcpkt0 /U1741                 | A v -> Y ^         | OAI22X1  | 0.196 | 0.740 |   5.188 |    4.194 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11]     | D ^                | DFFPOSX1 | 0.196 | 0.000 |   5.188 |    4.194 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.994 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    1.210 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    1.443 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    1.753 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.133 | 0.197 |   0.956 |    1.950 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.145 |    2.139 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.106 | 0.198 |   1.343 |    2.337 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.106 | 0.003 |   1.345 |    2.339 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.408
- Setup                         0.202
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.257
- Arrival Time                  5.248
= Slack Time                   -0.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] ^ |          | 0.000 |       |   0.600 |   -0.392 | 
     | \tx_core/axi_master /U624                         | A ^ -> Y v         | INVX2    | 0.023 | 0.048 |   0.648 |   -0.344 | 
     | \tx_core/axi_master /U623                         | B v -> Y ^         | NAND2X1  | 0.196 | 0.151 |   0.798 |   -0.193 | 
     | \tx_core/axi_master /FE_OFCC47_n1647              | A ^ -> Y ^         | BUFX4    | 0.784 | 0.477 |   1.276 |    0.284 | 
     | \tx_core/axi_master /U412                         | B ^ -> Y ^         | OR2X2    | 0.194 | 0.556 |   1.831 |    0.840 | 
     | \tx_core/axi_master /U423                         | A ^ -> Y v         | INVX4    | 0.072 | 0.058 |   1.890 |    0.898 | 
     | \tx_core/axi_master /U2229                        | S v -> Y ^         | MUX2X1   | 0.528 | 0.424 |   2.313 |    1.322 | 
     | \tx_core/tx_crc/crcpkt1 /U2449                    | B ^ -> Y v         | NOR2X1   | 0.169 | 0.203 |   2.516 |    1.525 | 
     | \tx_core/tx_crc/crcpkt1 /U1553                    | A v -> Y ^         | NAND2X1  | 0.116 | 0.142 |   2.658 |    1.667 | 
     | \tx_core/tx_crc/crcpkt1 /U1558                    | A ^ -> Y v         | INVX2    | 0.057 | 0.058 |   2.716 |    1.725 | 
     | \tx_core/tx_crc/crcpkt1 /U1557                    | C v -> Y ^         | OAI21X1  | 0.075 | 0.063 |   2.779 |    1.788 | 
     | \tx_core/tx_crc/crcpkt1 /U1556                    | C ^ -> Y v         | OAI21X1  | 0.076 | 0.073 |   2.853 |    1.861 | 
     | \tx_core/tx_crc/crcpkt1 /U1564                    | A v -> Y v         | OR2X2    | 0.088 | 0.151 |   3.004 |    2.012 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC60_n2550          | A v -> Y v         | BUFX4    | 0.650 | 0.387 |   3.390 |    2.399 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC59_n2550          | A v -> Y v         | CLKBUF1  | 0.379 | 0.949 |   4.339 |    3.348 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC94_FE_OFCN59_n2550 | A v -> Y v         | BUFX4    | 0.544 | 0.542 |   4.881 |    3.890 | 
     | \tx_core/tx_crc/crcpkt1 /U1037                    | A v -> Y ^         | OAI22X1  | 0.176 | 0.367 |   5.248 |    4.257 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[13]        | D ^                | DFFPOSX1 | 0.176 | 0.000 |   5.248 |    4.257 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.992 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    1.208 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    1.499 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    1.808 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.142 | 0.195 |   1.011 |    2.003 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.096 | 0.197 |   1.208 |    2.200 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I4            | A ^ -> Y ^   | CLKBUF1  | 0.107 | 0.198 |   1.406 |    2.397 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[13]         | CLK ^        | DFFPOSX1 | 0.107 | 0.003 |   1.408 |    2.400 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin48_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[22] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.347
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.275
- Arrival Time                  5.266
= Slack Time                   -0.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.392 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_    | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.255 | 
     | \tx_core/axi_master /U525                         | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.131 | 
     | \tx_core/axi_master /FE_PHC5801_n96               | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.053 | 
     | \tx_core/axi_master /U61                          | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.120 | 
     | \tx_core/axi_master /U60                          | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.249 | 
     | \tx_core/axi_master /U63                          | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.534 | 
     | \tx_core/axi_master /U62                          | B ^ -> Y v         | NOR2X1  | 0.091 | 0.097 |   1.623 |    0.631 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A v -> Y v         | BUFX4   | 0.073 | 0.143 |   1.766 |    0.774 | 
     | \tx_core/axi_master /U755                         | A v -> Y ^         | INVX8   | 0.131 | 0.088 |   1.854 |    0.862 | 
     | \tx_core/axi_master /U500                         | B ^ -> Y v         | NAND2X1 | 0.065 | 0.094 |   1.947 |    0.955 | 
     | \tx_core/axi_master /U493                         | C v -> Y ^         | OAI21X1 | 0.211 | 0.163 |   2.110 |    1.119 | 
     | \tx_core/tx_crc/crcpkt0 /U1086                    | A ^ -> Y v         | NOR2X1  | 0.088 | 0.102 |   2.212 |    1.221 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | A v -> Y ^         | NAND2X1 | 0.102 | 0.109 |   2.321 |    1.329 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v         | NOR2X1  | 0.139 | 0.146 |   2.467 |    1.476 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^         | INVX2   | 0.063 | 0.064 |   2.532 |    1.540 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v         | NAND3X1 | 0.073 | 0.069 |   2.600 |    1.609 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v         | OR2X2   | 0.079 | 0.142 |   2.742 |    1.751 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v         | BUFX4   | 0.311 | 0.280 |   3.022 |    2.030 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v         | BUFX4   | 0.629 | 0.582 |   3.603 |    2.612 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v         | CLKBUF1 | 0.730 | 0.845 |   4.448 |    3.457 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC85_FE_OFCN65_n2643 | A v -> Y v         | BUFX4   | 0.137 | 0.705 |   5.154 |    4.162 | 
     | \tx_core/tx_crc/crcpkt0 /U3611                    | A v -> Y ^         | OAI22X1 | 0.174 | 0.112 |   5.266 |    4.274 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[22]       | D ^                | DFFSR   | 0.174 | 0.000 |   5.266 |    4.275 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.992 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.208 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.525 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |   0.865 |    1.857 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.193 | 0.235 |   1.100 |    2.092 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.237 |   1.337 |    2.329 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[22]        | CLK ^        | DFFSR   | 0.155 | 0.010 |   1.347 |    2.339 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin48_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[12] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.347
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.275
- Arrival Time                  5.266
= Slack Time                   -0.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.392 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_    | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.255 | 
     | \tx_core/axi_master /U525                         | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.131 | 
     | \tx_core/axi_master /FE_PHC5801_n96               | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.053 | 
     | \tx_core/axi_master /U61                          | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.121 | 
     | \tx_core/axi_master /U60                          | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.249 | 
     | \tx_core/axi_master /U63                          | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.534 | 
     | \tx_core/axi_master /U62                          | B ^ -> Y v         | NOR2X1  | 0.091 | 0.097 |   1.623 |    0.631 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A v -> Y v         | BUFX4   | 0.073 | 0.143 |   1.766 |    0.774 | 
     | \tx_core/axi_master /U755                         | A v -> Y ^         | INVX8   | 0.131 | 0.088 |   1.854 |    0.862 | 
     | \tx_core/axi_master /U500                         | B ^ -> Y v         | NAND2X1 | 0.065 | 0.094 |   1.947 |    0.956 | 
     | \tx_core/axi_master /U493                         | C v -> Y ^         | OAI21X1 | 0.211 | 0.163 |   2.110 |    1.119 | 
     | \tx_core/tx_crc/crcpkt0 /U1086                    | A ^ -> Y v         | NOR2X1  | 0.088 | 0.102 |   2.212 |    1.221 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | A v -> Y ^         | NAND2X1 | 0.102 | 0.109 |   2.321 |    1.329 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v         | NOR2X1  | 0.139 | 0.146 |   2.467 |    1.476 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^         | INVX2   | 0.063 | 0.064 |   2.532 |    1.540 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v         | NAND3X1 | 0.073 | 0.069 |   2.600 |    1.609 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v         | OR2X2   | 0.079 | 0.142 |   2.742 |    1.751 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v         | BUFX4   | 0.311 | 0.280 |   3.022 |    2.030 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v         | BUFX4   | 0.629 | 0.582 |   3.603 |    2.612 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v         | CLKBUF1 | 0.730 | 0.845 |   4.448 |    3.457 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC85_FE_OFCN65_n2643 | A v -> Y v         | BUFX4   | 0.137 | 0.705 |   5.154 |    4.162 | 
     | \tx_core/tx_crc/crcpkt0 /U3785                    | A v -> Y ^         | OAI22X1 | 0.174 | 0.113 |   5.266 |    4.275 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[12]       | D ^                | DFFSR   | 0.174 | 0.000 |   5.266 |    4.275 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.992 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.208 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.524 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |   0.865 |    1.857 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.193 | 0.235 |   1.100 |    2.092 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.237 |   1.337 |    2.329 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[12]        | CLK ^        | DFFSR   | 0.155 | 0.010 |   1.347 |    2.339 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.345
- Setup                         0.201
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.194
- Arrival Time                  5.186
= Slack Time                   -0.991
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] v |          | 0.000 |       |   0.600 |   -0.391 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_ | A v -> Y v         | BUFX4    | 0.089 | 0.137 |   0.737 |   -0.255 | 
     | \tx_core/axi_master /U525                      | A v -> Y ^         | INVX2    | 0.120 | 0.125 |   0.861 |   -0.130 | 
     | \tx_core/axi_master /FE_PHC5801_n96            | A ^ -> Y ^         | BUFX2    | 0.146 | 0.183 |   1.044 |    0.053 | 
     | \tx_core/axi_master /U61                       | C ^ -> Y v         | NAND3X1  | 0.071 | 0.068 |   1.112 |    0.121 | 
     | \tx_core/axi_master /U60                       | A v -> Y ^         | NAND3X1  | 0.122 | 0.128 |   1.241 |    0.249 | 
     | \tx_core/axi_master /U63                       | B ^ -> Y ^         | OR2X2    | 0.270 | 0.285 |   1.525 |    0.534 | 
     | \tx_core/axi_master /U62                       | B ^ -> Y v         | NOR2X1   | 0.091 | 0.097 |   1.623 |    0.631 | 
     | \tx_core/axi_master /FE_PSC86_n247             | A v -> Y v         | BUFX4    | 0.073 | 0.143 |   1.766 |    0.775 | 
     | \tx_core/axi_master /U755                      | A v -> Y ^         | INVX8    | 0.131 | 0.088 |   1.854 |    0.862 | 
     | \tx_core/axi_master /U500                      | B ^ -> Y v         | NAND2X1  | 0.065 | 0.094 |   1.947 |    0.956 | 
     | \tx_core/axi_master /U493                      | C v -> Y ^         | OAI21X1  | 0.211 | 0.163 |   2.110 |    1.119 | 
     | \tx_core/tx_crc/crcpkt0 /U1086                 | A ^ -> Y v         | NOR2X1   | 0.088 | 0.102 |   2.212 |    1.221 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                 | A v -> Y ^         | NAND2X1  | 0.102 | 0.109 |   2.321 |    1.330 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                 | A ^ -> Y v         | NOR2X1   | 0.139 | 0.146 |   2.467 |    1.476 | 
     | \tx_core/tx_crc/crcpkt0 /U625                  | A v -> Y ^         | INVX2    | 0.063 | 0.064 |   2.532 |    1.540 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                 | B ^ -> Y v         | NAND3X1  | 0.073 | 0.069 |   2.600 |    1.609 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                 | A v -> Y v         | OR2X2    | 0.079 | 0.142 |   2.742 |    1.751 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643        | A v -> Y v         | BUFX4    | 0.311 | 0.280 |   3.022 |    2.031 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643       | A v -> Y v         | BUFX4    | 0.629 | 0.582 |   3.603 |    2.612 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643       | A v -> Y v         | CLKBUF1  | 0.730 | 0.845 |   4.448 |    3.457 | 
     | \tx_core/tx_crc/crcpkt0 /U3870                 | A v -> Y ^         | OAI22X1  | 0.197 | 0.737 |   5.185 |    4.194 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8]      | D ^                | DFFPOSX1 | 0.197 | 0.000 |   5.186 |    4.194 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.991 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    1.208 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.100 | 0.233 |   0.449 |    1.441 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.267 | 0.310 |   0.759 |    1.750 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.133 | 0.197 |   0.956 |    1.947 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.189 |   1.145 |    2.136 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.106 | 0.198 |   1.343 |    2.334 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8]          | CLK ^        | DFFPOSX1 | 0.106 | 0.002 |   1.345 |    2.336 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin48_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[17] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.347
- Setup                         0.123
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.275
- Arrival Time                  5.266
= Slack Time                   -0.991
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.391 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_    | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.255 | 
     | \tx_core/axi_master /U525                         | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.130 | 
     | \tx_core/axi_master /FE_PHC5801_n96               | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.053 | 
     | \tx_core/axi_master /U61                          | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.121 | 
     | \tx_core/axi_master /U60                          | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.250 | 
     | \tx_core/axi_master /U63                          | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.534 | 
     | \tx_core/axi_master /U62                          | B ^ -> Y v         | NOR2X1  | 0.091 | 0.097 |   1.623 |    0.632 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A v -> Y v         | BUFX4   | 0.073 | 0.143 |   1.766 |    0.775 | 
     | \tx_core/axi_master /U755                         | A v -> Y ^         | INVX8   | 0.131 | 0.088 |   1.854 |    0.863 | 
     | \tx_core/axi_master /U500                         | B ^ -> Y v         | NAND2X1 | 0.065 | 0.094 |   1.947 |    0.956 | 
     | \tx_core/axi_master /U493                         | C v -> Y ^         | OAI21X1 | 0.211 | 0.163 |   2.110 |    1.119 | 
     | \tx_core/tx_crc/crcpkt0 /U1086                    | A ^ -> Y v         | NOR2X1  | 0.088 | 0.102 |   2.212 |    1.221 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | A v -> Y ^         | NAND2X1 | 0.102 | 0.109 |   2.321 |    1.330 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v         | NOR2X1  | 0.139 | 0.146 |   2.467 |    1.476 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^         | INVX2   | 0.063 | 0.064 |   2.532 |    1.540 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v         | NAND3X1 | 0.073 | 0.069 |   2.600 |    1.609 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v         | OR2X2   | 0.079 | 0.142 |   2.742 |    1.751 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v         | BUFX4   | 0.311 | 0.280 |   3.022 |    2.031 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v         | BUFX4   | 0.629 | 0.582 |   3.603 |    2.612 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v         | CLKBUF1 | 0.730 | 0.845 |   4.448 |    3.457 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC85_FE_OFCN65_n2643 | A v -> Y v         | BUFX4   | 0.137 | 0.705 |   5.154 |    4.162 | 
     | \tx_core/tx_crc/crcpkt0 /U3686                    | A v -> Y ^         | OAI22X1 | 0.176 | 0.112 |   5.266 |    4.275 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[17]       | D ^                | DFFSR   | 0.176 | 0.000 |   5.266 |    4.275 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.991 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.207 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.524 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |   0.865 |    1.856 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.193 | 0.235 |   1.100 |    2.091 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.237 |   1.337 |    2.328 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[17]        | CLK ^        | DFFSR   | 0.155 | 0.010 |   1.347 |    2.339 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.349
- Setup                         0.124
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.276
- Arrival Time                  5.266
= Slack Time                   -0.990
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.390 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.254 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.129 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.054 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.122 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.250 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.535 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.677 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.870 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.023 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.319 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.476 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.572 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.668 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.756 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.804 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.852 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.147 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.609 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.313 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.755 | 
     | \tx_core/tx_crc/crcpkt2 /U3660                     | A v -> Y ^         | OAI22X1 | 0.189 | 0.520 |   5.266 |    4.275 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[9]         | D ^                | DFFSR   | 0.189 | 0.000 |   5.266 |    4.276 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.990 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.207 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.523 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.855 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    2.121 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    2.330 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[9]         | CLK ^        | DFFSR   | 0.120 | 0.009 |   1.349 |    2.339 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[17] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.410
- Setup                         0.202
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.257
- Arrival Time                  5.247
= Slack Time                   -0.990
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] ^ |          | 0.000 |       |   0.600 |   -0.390 | 
     | \tx_core/axi_master /U624                         | A ^ -> Y v         | INVX2    | 0.023 | 0.048 |   0.648 |   -0.342 | 
     | \tx_core/axi_master /U623                         | B v -> Y ^         | NAND2X1  | 0.196 | 0.151 |   0.798 |   -0.192 | 
     | \tx_core/axi_master /FE_OFCC47_n1647              | A ^ -> Y ^         | BUFX4    | 0.784 | 0.477 |   1.276 |    0.286 | 
     | \tx_core/axi_master /U412                         | B ^ -> Y ^         | OR2X2    | 0.194 | 0.556 |   1.831 |    0.842 | 
     | \tx_core/axi_master /U423                         | A ^ -> Y v         | INVX4    | 0.072 | 0.058 |   1.890 |    0.900 | 
     | \tx_core/axi_master /U2229                        | S v -> Y ^         | MUX2X1   | 0.528 | 0.424 |   2.313 |    1.323 | 
     | \tx_core/tx_crc/crcpkt1 /U2449                    | B ^ -> Y v         | NOR2X1   | 0.169 | 0.203 |   2.516 |    1.526 | 
     | \tx_core/tx_crc/crcpkt1 /U1553                    | A v -> Y ^         | NAND2X1  | 0.116 | 0.142 |   2.658 |    1.669 | 
     | \tx_core/tx_crc/crcpkt1 /U1558                    | A ^ -> Y v         | INVX2    | 0.057 | 0.058 |   2.716 |    1.727 | 
     | \tx_core/tx_crc/crcpkt1 /U1557                    | C v -> Y ^         | OAI21X1  | 0.075 | 0.063 |   2.779 |    1.790 | 
     | \tx_core/tx_crc/crcpkt1 /U1556                    | C ^ -> Y v         | OAI21X1  | 0.076 | 0.073 |   2.853 |    1.863 | 
     | \tx_core/tx_crc/crcpkt1 /U1564                    | A v -> Y v         | OR2X2    | 0.088 | 0.151 |   3.004 |    2.014 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC60_n2550          | A v -> Y v         | BUFX4    | 0.650 | 0.387 |   3.390 |    2.401 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC59_n2550          | A v -> Y v         | CLKBUF1  | 0.379 | 0.949 |   4.339 |    3.350 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC94_FE_OFCN59_n2550 | A v -> Y v         | BUFX4    | 0.544 | 0.542 |   4.881 |    3.892 | 
     | \tx_core/tx_crc/crcpkt1 /U1294                    | A v -> Y ^         | OAI22X1  | 0.170 | 0.365 |   5.247 |    4.257 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[17]        | D ^                | DFFPOSX1 | 0.170 | 0.000 |   5.247 |    4.257 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.990 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    1.206 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    1.497 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    1.806 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.142 | 0.195 |   1.011 |    2.001 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.207 |    2.197 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.110 | 0.200 |   1.407 |    2.397 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[17]         | CLK ^        | DFFPOSX1 | 0.110 | 0.002 |   1.410 |    2.399 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[22] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.409
- Setup                         0.203
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.256
- Arrival Time                  5.246
= Slack Time                   -0.990
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] ^ |          | 0.000 |       |   0.600 |   -0.390 | 
     | \tx_core/axi_master /U624                         | A ^ -> Y v         | INVX2    | 0.023 | 0.048 |   0.648 |   -0.342 | 
     | \tx_core/axi_master /U623                         | B v -> Y ^         | NAND2X1  | 0.196 | 0.151 |   0.798 |   -0.191 | 
     | \tx_core/axi_master /FE_OFCC47_n1647              | A ^ -> Y ^         | BUFX4    | 0.784 | 0.477 |   1.276 |    0.286 | 
     | \tx_core/axi_master /U412                         | B ^ -> Y ^         | OR2X2    | 0.194 | 0.556 |   1.831 |    0.842 | 
     | \tx_core/axi_master /U423                         | A ^ -> Y v         | INVX4    | 0.072 | 0.058 |   1.890 |    0.900 | 
     | \tx_core/axi_master /U2229                        | S v -> Y ^         | MUX2X1   | 0.528 | 0.424 |   2.313 |    1.324 | 
     | \tx_core/tx_crc/crcpkt1 /U2449                    | B ^ -> Y v         | NOR2X1   | 0.169 | 0.203 |   2.516 |    1.527 | 
     | \tx_core/tx_crc/crcpkt1 /U1553                    | A v -> Y ^         | NAND2X1  | 0.116 | 0.142 |   2.658 |    1.669 | 
     | \tx_core/tx_crc/crcpkt1 /U1558                    | A ^ -> Y v         | INVX2    | 0.057 | 0.058 |   2.716 |    1.727 | 
     | \tx_core/tx_crc/crcpkt1 /U1557                    | C v -> Y ^         | OAI21X1  | 0.075 | 0.063 |   2.779 |    1.790 | 
     | \tx_core/tx_crc/crcpkt1 /U1556                    | C ^ -> Y v         | OAI21X1  | 0.076 | 0.073 |   2.853 |    1.863 | 
     | \tx_core/tx_crc/crcpkt1 /U1564                    | A v -> Y v         | OR2X2    | 0.088 | 0.151 |   3.004 |    2.014 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC60_n2550          | A v -> Y v         | BUFX4    | 0.650 | 0.387 |   3.390 |    2.401 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC59_n2550          | A v -> Y v         | CLKBUF1  | 0.379 | 0.949 |   4.339 |    3.350 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC94_FE_OFCN59_n2550 | A v -> Y v         | BUFX4    | 0.544 | 0.542 |   4.881 |    3.892 | 
     | \tx_core/tx_crc/crcpkt1 /U1245                    | A v -> Y ^         | OAI22X1  | 0.189 | 0.364 |   5.246 |    4.256 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[22]        | D ^                | DFFPOSX1 | 0.189 | 0.000 |   5.246 |    4.256 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.990 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    1.206 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    1.497 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    1.806 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.142 | 0.195 |   1.011 |    2.001 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.207 |    2.197 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.110 | 0.200 |   1.407 |    2.397 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[22]         | CLK ^        | DFFPOSX1 | 0.110 | 0.002 |   1.409 |    2.399 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.348
- Setup                         0.120
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.278
- Arrival Time                  5.268
= Slack Time                   -0.990
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.390 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.253 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.129 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.055 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.123 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.251 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.536 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.678 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.871 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.024 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.319 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.477 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.573 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.669 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.756 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.804 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.852 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.148 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.610 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.314 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.756 | 
     | \tx_core/tx_crc/crcpkt2 /U3430                     | A v -> Y ^         | OAI22X1 | 0.170 | 0.522 |   5.268 |    4.278 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[13]        | D ^                | DFFSR   | 0.170 | 0.000 |   5.268 |    4.278 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.990 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.206 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.522 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.854 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    2.121 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    2.329 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[13]        | CLK ^        | DFFSR   | 0.120 | 0.008 |   1.348 |    2.337 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.348
- Setup                         0.121
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.277
- Arrival Time                  5.266
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.389 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.253 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.128 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.055 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.123 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.251 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.536 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.678 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.871 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.024 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.320 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.477 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.573 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.669 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.756 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.804 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.853 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.148 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.610 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.314 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.756 | 
     | \tx_core/tx_crc/crcpkt2 /U3194                     | A v -> Y ^         | OAI22X1 | 0.178 | 0.521 |   5.266 |    4.277 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[5]         | D ^                | DFFSR   | 0.178 | 0.000 |   5.266 |    4.277 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.989 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.206 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.522 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.854 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    2.120 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    2.329 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[5]         | CLK ^        | DFFSR   | 0.120 | 0.008 |   1.348 |    2.337 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[30] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.330
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.258
- Arrival Time                  5.247
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.389 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.252 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.128 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.055 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.123 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.252 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.536 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.678 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.872 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.025 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.320 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.477 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.574 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.669 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.757 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.805 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.853 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.148 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.611 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.314 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.756 | 
     | \tx_core/tx_crc/crcpkt2 /U3060                     | A v -> Y ^         | OAI22X1 | 0.174 | 0.501 |   5.247 |    4.258 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[30]        | D ^                | DFFSR   | 0.174 | 0.000 |   5.247 |    4.258 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.989 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.205 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.522 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.854 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    2.081 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    2.311 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[30]        | CLK ^        | DFFSR   | 0.155 | 0.008 |   1.330 |    2.319 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin48_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[28] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.346
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.273
- Arrival Time                  5.262
= Slack Time                   -0.988
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.388 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_    | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.252 | 
     | \tx_core/axi_master /U525                         | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.127 | 
     | \tx_core/axi_master /FE_PHC5801_n96               | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.056 | 
     | \tx_core/axi_master /U61                          | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.124 | 
     | \tx_core/axi_master /U60                          | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.252 | 
     | \tx_core/axi_master /U63                          | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.537 | 
     | \tx_core/axi_master /U62                          | B ^ -> Y v         | NOR2X1  | 0.091 | 0.097 |   1.623 |    0.634 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A v -> Y v         | BUFX4   | 0.073 | 0.143 |   1.766 |    0.777 | 
     | \tx_core/axi_master /U755                         | A v -> Y ^         | INVX8   | 0.131 | 0.088 |   1.854 |    0.865 | 
     | \tx_core/axi_master /U500                         | B ^ -> Y v         | NAND2X1 | 0.065 | 0.094 |   1.947 |    0.959 | 
     | \tx_core/axi_master /U493                         | C v -> Y ^         | OAI21X1 | 0.211 | 0.163 |   2.110 |    1.122 | 
     | \tx_core/tx_crc/crcpkt0 /U1086                    | A ^ -> Y v         | NOR2X1  | 0.088 | 0.102 |   2.212 |    1.224 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | A v -> Y ^         | NAND2X1 | 0.102 | 0.109 |   2.321 |    1.333 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v         | NOR2X1  | 0.139 | 0.146 |   2.467 |    1.479 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^         | INVX2   | 0.063 | 0.064 |   2.532 |    1.543 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v         | NAND3X1 | 0.073 | 0.069 |   2.600 |    1.612 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v         | OR2X2   | 0.079 | 0.142 |   2.742 |    1.754 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v         | BUFX4   | 0.311 | 0.280 |   3.022 |    2.033 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v         | BUFX4   | 0.629 | 0.582 |   3.603 |    2.615 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v         | CLKBUF1 | 0.730 | 0.845 |   4.448 |    3.460 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC85_FE_OFCN65_n2643 | A v -> Y v         | BUFX4   | 0.137 | 0.705 |   5.154 |    4.165 | 
     | \tx_core/tx_crc/crcpkt0 /U3615                    | A v -> Y ^         | OAI22X1 | 0.174 | 0.108 |   5.262 |    4.273 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[28]       | D ^                | DFFSR   | 0.174 | 0.000 |   5.262 |    4.273 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.988 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.205 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.521 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |   0.865 |    1.854 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.193 | 0.235 |   1.100 |    2.089 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.237 |   1.337 |    2.326 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[28]        | CLK ^        | DFFSR   | 0.155 | 0.008 |   1.346 |    2.334 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[20] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.410
- Setup                         0.200
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.260
- Arrival Time                  5.248
= Slack Time                   -0.988
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] ^ |          | 0.000 |       |   0.600 |   -0.388 | 
     | \tx_core/axi_master /U624                         | A ^ -> Y v         | INVX2    | 0.023 | 0.048 |   0.648 |   -0.340 | 
     | \tx_core/axi_master /U623                         | B v -> Y ^         | NAND2X1  | 0.196 | 0.151 |   0.798 |   -0.190 | 
     | \tx_core/axi_master /FE_OFCC47_n1647              | A ^ -> Y ^         | BUFX4    | 0.784 | 0.477 |   1.276 |    0.288 | 
     | \tx_core/axi_master /U412                         | B ^ -> Y ^         | OR2X2    | 0.194 | 0.556 |   1.831 |    0.844 | 
     | \tx_core/axi_master /U423                         | A ^ -> Y v         | INVX4    | 0.072 | 0.058 |   1.890 |    0.902 | 
     | \tx_core/axi_master /U2229                        | S v -> Y ^         | MUX2X1   | 0.528 | 0.424 |   2.313 |    1.325 | 
     | \tx_core/tx_crc/crcpkt1 /U2449                    | B ^ -> Y v         | NOR2X1   | 0.169 | 0.203 |   2.516 |    1.528 | 
     | \tx_core/tx_crc/crcpkt1 /U1553                    | A v -> Y ^         | NAND2X1  | 0.116 | 0.142 |   2.658 |    1.670 | 
     | \tx_core/tx_crc/crcpkt1 /U1558                    | A ^ -> Y v         | INVX2    | 0.057 | 0.058 |   2.716 |    1.728 | 
     | \tx_core/tx_crc/crcpkt1 /U1557                    | C v -> Y ^         | OAI21X1  | 0.075 | 0.063 |   2.779 |    1.791 | 
     | \tx_core/tx_crc/crcpkt1 /U1556                    | C ^ -> Y v         | OAI21X1  | 0.076 | 0.073 |   2.853 |    1.865 | 
     | \tx_core/tx_crc/crcpkt1 /U1564                    | A v -> Y v         | OR2X2    | 0.088 | 0.151 |   3.004 |    2.016 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC60_n2550          | A v -> Y v         | BUFX4    | 0.650 | 0.387 |   3.390 |    2.402 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC59_n2550          | A v -> Y v         | CLKBUF1  | 0.379 | 0.949 |   4.339 |    3.352 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC94_FE_OFCN59_n2550 | A v -> Y v         | BUFX4    | 0.544 | 0.542 |   4.881 |    3.893 | 
     | \tx_core/tx_crc/crcpkt1 /U3834                    | A v -> Y ^         | OAI22X1  | 0.148 | 0.366 |   5.248 |    4.260 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[20]        | D ^                | DFFPOSX1 | 0.148 | 0.000 |   5.248 |    4.260 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.988 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    1.204 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    1.495 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    1.805 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.142 | 0.195 |   1.011 |    1.999 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.207 |    2.195 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.110 | 0.200 |   1.407 |    2.395 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[20]         | CLK ^        | DFFPOSX1 | 0.110 | 0.002 |   1.410 |    2.398 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[16] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.410
- Setup                         0.199
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.261
- Arrival Time                  5.248
= Slack Time                   -0.988
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] ^ |          | 0.000 |       |   0.600 |   -0.388 | 
     | \tx_core/axi_master /U624                         | A ^ -> Y v         | INVX2    | 0.023 | 0.048 |   0.648 |   -0.340 | 
     | \tx_core/axi_master /U623                         | B v -> Y ^         | NAND2X1  | 0.196 | 0.151 |   0.798 |   -0.189 | 
     | \tx_core/axi_master /FE_OFCC47_n1647              | A ^ -> Y ^         | BUFX4    | 0.784 | 0.477 |   1.276 |    0.288 | 
     | \tx_core/axi_master /U412                         | B ^ -> Y ^         | OR2X2    | 0.194 | 0.556 |   1.831 |    0.844 | 
     | \tx_core/axi_master /U423                         | A ^ -> Y v         | INVX4    | 0.072 | 0.058 |   1.890 |    0.902 | 
     | \tx_core/axi_master /U2229                        | S v -> Y ^         | MUX2X1   | 0.528 | 0.424 |   2.313 |    1.326 | 
     | \tx_core/tx_crc/crcpkt1 /U2449                    | B ^ -> Y v         | NOR2X1   | 0.169 | 0.203 |   2.516 |    1.529 | 
     | \tx_core/tx_crc/crcpkt1 /U1553                    | A v -> Y ^         | NAND2X1  | 0.116 | 0.142 |   2.658 |    1.671 | 
     | \tx_core/tx_crc/crcpkt1 /U1558                    | A ^ -> Y v         | INVX2    | 0.057 | 0.058 |   2.716 |    1.729 | 
     | \tx_core/tx_crc/crcpkt1 /U1557                    | C v -> Y ^         | OAI21X1  | 0.075 | 0.063 |   2.779 |    1.792 | 
     | \tx_core/tx_crc/crcpkt1 /U1556                    | C ^ -> Y v         | OAI21X1  | 0.076 | 0.073 |   2.853 |    1.865 | 
     | \tx_core/tx_crc/crcpkt1 /U1564                    | A v -> Y v         | OR2X2    | 0.088 | 0.151 |   3.004 |    2.016 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC60_n2550          | A v -> Y v         | BUFX4    | 0.650 | 0.387 |   3.390 |    2.403 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC59_n2550          | A v -> Y v         | CLKBUF1  | 0.379 | 0.949 |   4.339 |    3.352 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC94_FE_OFCN59_n2550 | A v -> Y v         | BUFX4    | 0.544 | 0.542 |   4.881 |    3.894 | 
     | \tx_core/tx_crc/crcpkt1 /U255                     | A v -> Y ^         | OAI22X1  | 0.148 | 0.367 |   5.248 |    4.261 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[16]        | D ^                | DFFPOSX1 | 0.148 | 0.000 |   5.248 |    4.261 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.988 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    1.204 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    1.495 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    1.804 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.142 | 0.195 |   1.011 |    1.999 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I1            | A ^ -> Y ^   | CLKBUF1  | 0.096 | 0.197 |   1.208 |    2.196 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I4            | A ^ -> Y ^   | CLKBUF1  | 0.107 | 0.198 |   1.406 |    2.393 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[16]         | CLK ^        | DFFPOSX1 | 0.107 | 0.004 |   1.410 |    2.397 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin48_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[30] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.345
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.272
- Arrival Time                  5.259
= Slack Time                   -0.987
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.387 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_    | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.250 | 
     | \tx_core/axi_master /U525                         | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.126 | 
     | \tx_core/axi_master /FE_PHC5801_n96               | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.058 | 
     | \tx_core/axi_master /U61                          | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.125 | 
     | \tx_core/axi_master /U60                          | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.254 | 
     | \tx_core/axi_master /U63                          | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.539 | 
     | \tx_core/axi_master /U62                          | B ^ -> Y v         | NOR2X1  | 0.091 | 0.097 |   1.623 |    0.636 | 
     | \tx_core/axi_master /FE_PSC86_n247                | A v -> Y v         | BUFX4   | 0.073 | 0.143 |   1.766 |    0.779 | 
     | \tx_core/axi_master /U755                         | A v -> Y ^         | INVX8   | 0.131 | 0.088 |   1.854 |    0.867 | 
     | \tx_core/axi_master /U500                         | B ^ -> Y v         | NAND2X1 | 0.065 | 0.094 |   1.947 |    0.961 | 
     | \tx_core/axi_master /U493                         | C v -> Y ^         | OAI21X1 | 0.211 | 0.163 |   2.110 |    1.124 | 
     | \tx_core/tx_crc/crcpkt0 /U1086                    | A ^ -> Y v         | NOR2X1  | 0.088 | 0.102 |   2.212 |    1.226 | 
     | \tx_core/tx_crc/crcpkt0 /U1084                    | A v -> Y ^         | NAND2X1 | 0.102 | 0.109 |   2.321 |    1.334 | 
     | \tx_core/tx_crc/crcpkt0 /U1206                    | A ^ -> Y v         | NOR2X1  | 0.139 | 0.146 |   2.467 |    1.481 | 
     | \tx_core/tx_crc/crcpkt0 /U625                     | A v -> Y ^         | INVX2   | 0.063 | 0.064 |   2.532 |    1.545 | 
     | \tx_core/tx_crc/crcpkt0 /U1132                    | B ^ -> Y v         | NAND3X1 | 0.073 | 0.069 |   2.600 |    1.614 | 
     | \tx_core/tx_crc/crcpkt0 /U2282                    | A v -> Y v         | OR2X2   | 0.079 | 0.142 |   2.742 |    1.756 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC97_n2643           | A v -> Y v         | BUFX4   | 0.311 | 0.280 |   3.022 |    2.035 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC64_n2643          | A v -> Y v         | BUFX4   | 0.629 | 0.582 |   3.603 |    2.617 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC65_n2643          | A v -> Y v         | CLKBUF1 | 0.730 | 0.845 |   4.448 |    3.462 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC85_FE_OFCN65_n2643 | A v -> Y v         | BUFX4   | 0.137 | 0.705 |   5.154 |    4.167 | 
     | \tx_core/tx_crc/crcpkt0 /U2941                    | A v -> Y ^         | OAI22X1 | 0.173 | 0.105 |   5.259 |    4.272 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[30]       | D ^                | DFFSR   | 0.173 | 0.000 |   5.259 |    4.272 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.987 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.203 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.519 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.332 |   0.865 |    1.852 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.193 | 0.235 |   1.100 |    2.087 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.237 |   1.337 |    2.324 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin48_d_reg[30]        | CLK ^        | DFFSR   | 0.155 | 0.007 |   1.345 |    2.331 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[0] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.349
- Setup                         0.123
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.276
- Arrival Time                  5.261
= Slack Time                   -0.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.385 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.248 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.124 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.060 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.127 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.256 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.541 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.682 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.876 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.029 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.324 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.482 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.578 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.673 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.761 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.809 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.857 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.152 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.615 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.318 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.761 | 
     | \tx_core/tx_crc/crcpkt2 /U3422                     | A v -> Y ^         | OAI22X1 | 0.184 | 0.515 |   5.260 |    4.276 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[0]         | D ^                | DFFSR   | 0.184 | 0.000 |   5.261 |    4.276 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.985 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.201 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.518 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.849 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    2.116 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    2.324 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[0]         | CLK ^        | DFFSR   | 0.120 | 0.009 |   1.349 |    2.333 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.409
- Setup                         0.203
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.256
- Arrival Time                  5.240
= Slack Time                   -0.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] ^ |          | 0.000 |       |   0.600 |   -0.384 | 
     | \tx_core/axi_master /U624                         | A ^ -> Y v         | INVX2    | 0.023 | 0.048 |   0.648 |   -0.336 | 
     | \tx_core/axi_master /U623                         | B v -> Y ^         | NAND2X1  | 0.196 | 0.151 |   0.798 |   -0.186 | 
     | \tx_core/axi_master /FE_OFCC47_n1647              | A ^ -> Y ^         | BUFX4    | 0.784 | 0.477 |   1.276 |    0.292 | 
     | \tx_core/axi_master /U412                         | B ^ -> Y ^         | OR2X2    | 0.194 | 0.556 |   1.831 |    0.848 | 
     | \tx_core/axi_master /U423                         | A ^ -> Y v         | INVX4    | 0.072 | 0.058 |   1.890 |    0.906 | 
     | \tx_core/axi_master /U2229                        | S v -> Y ^         | MUX2X1   | 0.528 | 0.424 |   2.313 |    1.329 | 
     | \tx_core/tx_crc/crcpkt1 /U2449                    | B ^ -> Y v         | NOR2X1   | 0.169 | 0.203 |   2.516 |    1.532 | 
     | \tx_core/tx_crc/crcpkt1 /U1553                    | A v -> Y ^         | NAND2X1  | 0.116 | 0.142 |   2.658 |    1.674 | 
     | \tx_core/tx_crc/crcpkt1 /U1558                    | A ^ -> Y v         | INVX2    | 0.057 | 0.058 |   2.716 |    1.733 | 
     | \tx_core/tx_crc/crcpkt1 /U1557                    | C v -> Y ^         | OAI21X1  | 0.075 | 0.063 |   2.779 |    1.796 | 
     | \tx_core/tx_crc/crcpkt1 /U1556                    | C ^ -> Y v         | OAI21X1  | 0.076 | 0.073 |   2.853 |    1.869 | 
     | \tx_core/tx_crc/crcpkt1 /U1564                    | A v -> Y v         | OR2X2    | 0.088 | 0.151 |   3.004 |    2.020 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC60_n2550          | A v -> Y v         | BUFX4    | 0.650 | 0.387 |   3.390 |    2.407 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC59_n2550          | A v -> Y v         | CLKBUF1  | 0.379 | 0.949 |   4.339 |    3.356 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC94_FE_OFCN59_n2550 | A v -> Y v         | BUFX4    | 0.544 | 0.542 |   4.881 |    3.898 | 
     | \tx_core/tx_crc/crcpkt1 /U3867                    | A v -> Y ^         | OAI22X1  | 0.183 | 0.358 |   5.240 |    4.256 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18]        | D ^                | DFFPOSX1 | 0.183 | 0.000 |   5.240 |    4.256 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.984 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    1.200 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    1.491 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    1.800 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.142 | 0.195 |   1.011 |    1.995 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.207 |    2.191 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I1            | A ^ -> Y ^   | CLKBUF1  | 0.110 | 0.200 |   1.407 |    2.391 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18]         | CLK ^        | DFFPOSX1 | 0.110 | 0.002 |   1.409 |    2.393 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin24_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin24_d_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.341
- Setup                         0.125
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.266
- Arrival Time                  5.250
= Slack Time                   -0.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -0.384 | 
     | \tx_core/axi_master /U624                         | A ^ -> Y v         | INVX2   | 0.023 | 0.048 |   0.648 |   -0.336 | 
     | \tx_core/axi_master /U623                         | B v -> Y ^         | NAND2X1 | 0.196 | 0.151 |   0.798 |   -0.186 | 
     | \tx_core/axi_master /FE_OFCC47_n1647              | A ^ -> Y ^         | BUFX4   | 0.784 | 0.477 |   1.276 |    0.292 | 
     | \tx_core/axi_master /U412                         | B ^ -> Y ^         | OR2X2   | 0.194 | 0.556 |   1.831 |    0.848 | 
     | \tx_core/axi_master /U423                         | A ^ -> Y v         | INVX4   | 0.072 | 0.058 |   1.890 |    0.906 | 
     | \tx_core/axi_master /U2229                        | S v -> Y ^         | MUX2X1  | 0.528 | 0.424 |   2.313 |    1.329 | 
     | \tx_core/tx_crc/crcpkt1 /U2449                    | B ^ -> Y v         | NOR2X1  | 0.169 | 0.203 |   2.516 |    1.532 | 
     | \tx_core/tx_crc/crcpkt1 /U1553                    | A v -> Y ^         | NAND2X1 | 0.116 | 0.142 |   2.658 |    1.675 | 
     | \tx_core/tx_crc/crcpkt1 /U1558                    | A ^ -> Y v         | INVX2   | 0.057 | 0.058 |   2.716 |    1.733 | 
     | \tx_core/tx_crc/crcpkt1 /U1557                    | C v -> Y ^         | OAI21X1 | 0.075 | 0.063 |   2.779 |    1.796 | 
     | \tx_core/tx_crc/crcpkt1 /U1556                    | C ^ -> Y v         | OAI21X1 | 0.076 | 0.073 |   2.853 |    1.869 | 
     | \tx_core/tx_crc/crcpkt1 /U1564                    | A v -> Y v         | OR2X2   | 0.088 | 0.151 |   3.004 |    2.020 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC60_n2550          | A v -> Y v         | BUFX4   | 0.650 | 0.387 |   3.390 |    2.407 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC59_n2550          | A v -> Y v         | CLKBUF1 | 0.379 | 0.949 |   4.339 |    3.356 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC94_FE_OFCN59_n2550 | A v -> Y v         | BUFX4   | 0.544 | 0.542 |   4.881 |    3.898 | 
     | \tx_core/tx_crc/crcpkt1 /U3819                    | A v -> Y ^         | OAI22X1 | 0.182 | 0.368 |   5.250 |    4.266 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin24_d_reg[7]        | D ^                | DFFSR   | 0.182 | 0.000 |   5.250 |    4.266 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.984 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.200 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.517 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.848 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.182 | 0.219 |   1.084 |    2.068 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7359__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.241 |   1.324 |    2.308 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin24_d_reg[7]         | CLK ^        | DFFSR   | 0.179 | 0.017 |   1.341 |    2.325 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[14] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.348
- Setup                         0.120
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.278
- Arrival Time                  5.261
= Slack Time                   -0.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.383 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.247 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.122 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.061 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.129 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.257 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.542 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.684 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.877 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.030 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.326 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.483 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.579 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.675 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.762 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.811 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.859 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.154 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.616 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.320 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.762 | 
     | \tx_core/tx_crc/crcpkt2 /U3186                     | A v -> Y ^         | OAI22X1 | 0.171 | 0.515 |   5.261 |    4.277 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[14]        | D ^                | DFFSR   | 0.171 | 0.000 |   5.261 |    4.278 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.983 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.200 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.516 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.848 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    2.114 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    2.323 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[14]        | CLK ^        | DFFSR   | 0.120 | 0.008 |   1.348 |    2.331 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[29] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.321
- Setup                         0.127
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.245
- Arrival Time                  5.228
= Slack Time                   -0.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.383 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.246 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.122 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.062 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.129 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.258 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.542 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.684 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.878 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.031 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.326 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.483 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.580 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.675 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.763 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.811 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.859 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.154 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.617 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.320 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.762 | 
     | \tx_core/tx_crc/crcpkt2 /U3706                     | A v -> Y ^         | OAI22X1 | 0.195 | 0.482 |   5.227 |    4.245 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[29]        | D ^                | DFFSR   | 0.195 | 0.000 |   5.228 |    4.245 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.983 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.199 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.516 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.847 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    2.075 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.227 |   1.319 |    2.302 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[29]        | CLK ^        | DFFSR   | 0.148 | 0.002 |   1.321 |    2.304 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.329
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.257
- Arrival Time                  5.239
= Slack Time                   -0.982
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.382 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.246 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.121 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.062 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.130 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.259 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.543 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.685 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.878 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.032 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.327 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.484 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.580 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.676 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.764 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.812 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.860 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.155 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.618 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.321 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.763 | 
     | \tx_core/tx_crc/crcpkt2 /U3551                     | A v -> Y ^         | OAI22X1 | 0.171 | 0.494 |   5.239 |    4.257 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[13]        | D ^                | DFFSR   | 0.171 | 0.000 |   5.239 |    4.257 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.982 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.198 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.515 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.847 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    2.074 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    2.304 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[13]        | CLK ^        | DFFSR   | 0.155 | 0.007 |   1.329 |    2.311 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin32_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin32_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.333
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.267
- Arrival Time                  5.248
= Slack Time                   -0.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -0.381 | 
     | \tx_core/axi_master /U624                         | A ^ -> Y v         | INVX2   | 0.023 | 0.048 |   0.648 |   -0.333 | 
     | \tx_core/axi_master /U623                         | B v -> Y ^         | NAND2X1 | 0.196 | 0.151 |   0.798 |   -0.183 | 
     | \tx_core/axi_master /FE_OFCC47_n1647              | A ^ -> Y ^         | BUFX4   | 0.784 | 0.477 |   1.276 |    0.295 | 
     | \tx_core/axi_master /U412                         | B ^ -> Y ^         | OR2X2   | 0.194 | 0.556 |   1.831 |    0.851 | 
     | \tx_core/axi_master /U423                         | A ^ -> Y v         | INVX4   | 0.072 | 0.058 |   1.890 |    0.909 | 
     | \tx_core/axi_master /U2229                        | S v -> Y ^         | MUX2X1  | 0.528 | 0.424 |   2.313 |    1.332 | 
     | \tx_core/tx_crc/crcpkt1 /U2449                    | B ^ -> Y v         | NOR2X1  | 0.169 | 0.203 |   2.516 |    1.535 | 
     | \tx_core/tx_crc/crcpkt1 /U1553                    | A v -> Y ^         | NAND2X1 | 0.116 | 0.142 |   2.658 |    1.677 | 
     | \tx_core/tx_crc/crcpkt1 /U1558                    | A ^ -> Y v         | INVX2   | 0.057 | 0.058 |   2.716 |    1.736 | 
     | \tx_core/tx_crc/crcpkt1 /U1557                    | C v -> Y ^         | OAI21X1 | 0.075 | 0.063 |   2.779 |    1.799 | 
     | \tx_core/tx_crc/crcpkt1 /U1556                    | C ^ -> Y v         | OAI21X1 | 0.076 | 0.073 |   2.853 |    1.872 | 
     | \tx_core/tx_crc/crcpkt1 /U1564                    | A v -> Y v         | OR2X2   | 0.088 | 0.151 |   3.004 |    2.023 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC60_n2550          | A v -> Y v         | BUFX4   | 0.650 | 0.387 |   3.390 |    2.410 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC59_n2550          | A v -> Y v         | CLKBUF1 | 0.379 | 0.949 |   4.339 |    3.359 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC94_FE_OFCN59_n2550 | A v -> Y v         | BUFX4   | 0.544 | 0.542 |   4.881 |    3.901 | 
     | \tx_core/tx_crc/crcpkt1 /U3843                    | A v -> Y ^         | OAI22X1 | 0.159 | 0.366 |   5.248 |    4.267 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin32_d_reg[3]        | D ^                | DFFSR   | 0.159 | 0.000 |   5.248 |    4.267 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.981 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.197 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.514 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.271 | 0.331 |   0.863 |    1.844 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.249 | 0.253 |   1.116 |    2.097 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7364__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.214 |   1.330 |    2.311 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin32_d_reg[3]         | CLK ^        | DFFSR   | 0.098 | 0.003 |   1.333 |    2.314 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.348
- Setup                         0.118
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.280
- Arrival Time                  5.261
= Slack Time                   -0.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.381 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.244 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.120 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.064 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.131 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.260 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.544 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.686 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.880 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.033 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.328 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.485 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.582 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.677 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.765 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.813 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.861 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.156 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.619 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.322 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.765 | 
     | \tx_core/tx_crc/crcpkt2 /U3442                     | A v -> Y ^         | OAI22X1 | 0.163 | 0.515 |   5.260 |    4.280 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[7]         | D ^                | DFFSR   | 0.163 | 0.000 |   5.261 |    4.280 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.981 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.197 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.514 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.845 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    2.112 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    2.321 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[7]         | CLK ^        | DFFSR   | 0.120 | 0.008 |   1.348 |    2.329 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[8] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.410
- Setup                         0.202
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.259
- Arrival Time                  5.239
= Slack Time                   -0.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |          |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] ^ |          | 0.000 |       |   0.600 |   -0.381 | 
     | \tx_core/axi_master /U624                         | A ^ -> Y v         | INVX2    | 0.023 | 0.048 |   0.648 |   -0.333 | 
     | \tx_core/axi_master /U623                         | B v -> Y ^         | NAND2X1  | 0.196 | 0.151 |   0.798 |   -0.182 | 
     | \tx_core/axi_master /FE_OFCC47_n1647              | A ^ -> Y ^         | BUFX4    | 0.784 | 0.477 |   1.276 |    0.295 | 
     | \tx_core/axi_master /U412                         | B ^ -> Y ^         | OR2X2    | 0.194 | 0.556 |   1.831 |    0.851 | 
     | \tx_core/axi_master /U423                         | A ^ -> Y v         | INVX4    | 0.072 | 0.058 |   1.890 |    0.909 | 
     | \tx_core/axi_master /U2229                        | S v -> Y ^         | MUX2X1   | 0.528 | 0.424 |   2.313 |    1.333 | 
     | \tx_core/tx_crc/crcpkt1 /U2449                    | B ^ -> Y v         | NOR2X1   | 0.169 | 0.203 |   2.516 |    1.536 | 
     | \tx_core/tx_crc/crcpkt1 /U1553                    | A v -> Y ^         | NAND2X1  | 0.116 | 0.142 |   2.658 |    1.678 | 
     | \tx_core/tx_crc/crcpkt1 /U1558                    | A ^ -> Y v         | INVX2    | 0.057 | 0.058 |   2.716 |    1.736 | 
     | \tx_core/tx_crc/crcpkt1 /U1557                    | C v -> Y ^         | OAI21X1  | 0.075 | 0.063 |   2.779 |    1.799 | 
     | \tx_core/tx_crc/crcpkt1 /U1556                    | C ^ -> Y v         | OAI21X1  | 0.076 | 0.073 |   2.853 |    1.872 | 
     | \tx_core/tx_crc/crcpkt1 /U1564                    | A v -> Y v         | OR2X2    | 0.088 | 0.151 |   3.004 |    2.023 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC60_n2550          | A v -> Y v         | BUFX4    | 0.650 | 0.387 |   3.390 |    2.410 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC59_n2550          | A v -> Y v         | CLKBUF1  | 0.379 | 0.949 |   4.339 |    3.359 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC94_FE_OFCN59_n2550 | A v -> Y v         | BUFX4    | 0.544 | 0.542 |   4.881 |    3.901 | 
     | \tx_core/tx_crc/crcpkt1 /U1331                    | A v -> Y ^         | OAI22X1  | 0.168 | 0.358 |   5.239 |    4.259 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[8]         | D ^                | DFFPOSX1 | 0.168 | 0.000 |   5.239 |    4.259 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.981 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.189 | 0.216 |   0.216 |    1.197 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.194 | 0.291 |   0.507 |    1.488 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.264 | 0.309 |   0.817 |    1.797 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.142 | 0.195 |   1.011 |    1.992 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y ^   | CLKBUF1  | 0.099 | 0.196 |   1.208 |    2.188 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I0            | A ^ -> Y ^   | CLKBUF1  | 0.109 | 0.201 |   1.409 |    2.389 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[8]          | CLK ^        | DFFPOSX1 | 0.109 | 0.002 |   1.410 |    2.391 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.350
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.278
- Arrival Time                  5.259
= Slack Time                   -0.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.381 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.244 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.120 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.064 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.131 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.260 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.545 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.686 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.880 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.033 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.328 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.486 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.582 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.677 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.765 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.813 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.861 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.157 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.619 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.323 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.765 | 
     | \tx_core/tx_crc/crcpkt2 /U3477                     | A v -> Y ^         | OAI22X1 | 0.179 | 0.513 |   5.259 |    4.278 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[3]         | D ^                | DFFSR   | 0.179 | 0.000 |   5.259 |    4.278 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.981 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.197 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.514 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.845 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    2.112 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    2.320 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[3]         | CLK ^        | DFFSR   | 0.120 | 0.010 |   1.350 |    2.331 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin24_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin24_d_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.342
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.270
- Arrival Time                  5.250
= Slack Time                   -0.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                   | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |   -0.381 | 
     | \tx_core/axi_master /U624                         | A ^ -> Y v         | INVX2   | 0.023 | 0.048 |   0.648 |   -0.333 | 
     | \tx_core/axi_master /U623                         | B v -> Y ^         | NAND2X1 | 0.196 | 0.151 |   0.798 |   -0.182 | 
     | \tx_core/axi_master /FE_OFCC47_n1647              | A ^ -> Y ^         | BUFX4   | 0.784 | 0.477 |   1.276 |    0.295 | 
     | \tx_core/axi_master /U412                         | B ^ -> Y ^         | OR2X2   | 0.194 | 0.556 |   1.831 |    0.851 | 
     | \tx_core/axi_master /U423                         | A ^ -> Y v         | INVX4   | 0.072 | 0.058 |   1.890 |    0.909 | 
     | \tx_core/axi_master /U2229                        | S v -> Y ^         | MUX2X1  | 0.528 | 0.424 |   2.313 |    1.333 | 
     | \tx_core/tx_crc/crcpkt1 /U2449                    | B ^ -> Y v         | NOR2X1  | 0.169 | 0.203 |   2.516 |    1.536 | 
     | \tx_core/tx_crc/crcpkt1 /U1553                    | A v -> Y ^         | NAND2X1 | 0.116 | 0.142 |   2.658 |    1.678 | 
     | \tx_core/tx_crc/crcpkt1 /U1558                    | A ^ -> Y v         | INVX2   | 0.057 | 0.058 |   2.716 |    1.736 | 
     | \tx_core/tx_crc/crcpkt1 /U1557                    | C v -> Y ^         | OAI21X1 | 0.075 | 0.063 |   2.779 |    1.799 | 
     | \tx_core/tx_crc/crcpkt1 /U1556                    | C ^ -> Y v         | OAI21X1 | 0.076 | 0.073 |   2.853 |    1.872 | 
     | \tx_core/tx_crc/crcpkt1 /U1564                    | A v -> Y v         | OR2X2   | 0.088 | 0.151 |   3.004 |    2.023 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC60_n2550          | A v -> Y v         | BUFX4   | 0.650 | 0.387 |   3.390 |    2.410 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC59_n2550          | A v -> Y v         | CLKBUF1 | 0.379 | 0.949 |   4.339 |    3.359 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC94_FE_OFCN59_n2550 | A v -> Y v         | BUFX4   | 0.544 | 0.542 |   4.881 |    3.901 | 
     | \tx_core/tx_crc/crcpkt1 /U3869                    | A v -> Y ^         | OAI22X1 | 0.168 | 0.369 |   5.250 |    4.269 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin24_d_reg[2]        | D ^                | DFFSR   | 0.168 | 0.000 |   5.250 |    4.270 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.981 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.197 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.513 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.845 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.182 | 0.219 |   1.084 |    2.064 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7359__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.241 |   1.324 |    2.305 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin24_d_reg[2]         | CLK ^        | DFFSR   | 0.179 | 0.018 |   1.342 |    2.322 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[21] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.331
- Setup                         0.122
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.259
- Arrival Time                  5.239
= Slack Time                   -0.980
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.380 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.243 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.119 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.065 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.132 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.261 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.546 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.687 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.881 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.034 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.329 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.487 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.583 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.678 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.766 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.814 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.862 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.158 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.620 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.323 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.766 | 
     | \tx_core/tx_crc/crcpkt2 /U3548                     | A v -> Y ^         | OAI22X1 | 0.174 | 0.493 |   5.238 |    4.259 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[21]        | D ^                | DFFSR   | 0.174 | 0.000 |   5.239 |    4.259 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.980 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.196 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.513 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.844 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    2.072 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.322 |    2.302 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[21]        | CLK ^        | DFFSR   | 0.155 | 0.009 |   1.331 |    2.311 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.350
- Setup                         0.120
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.280
- Arrival Time                  5.260
= Slack Time                   -0.979
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.379 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.243 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.118 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.065 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.133 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.261 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.546 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.688 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.881 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.034 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.330 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.487 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.583 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.679 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.766 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.815 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.863 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.158 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.620 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.324 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.766 | 
     | \tx_core/tx_crc/crcpkt2 /U3428                     | A v -> Y ^         | OAI22X1 | 0.169 | 0.514 |   5.259 |    4.280 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[6]         | D ^                | DFFSR   | 0.169 | 0.000 |   5.260 |    4.280 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.979 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.196 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.512 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.844 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.195 | 0.266 |   1.131 |    2.110 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.117 | 0.209 |   1.340 |    2.319 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[6]         | CLK ^        | DFFSR   | 0.120 | 0.010 |   1.350 |    2.329 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[22] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.321
- Setup                         0.123
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.248
- Arrival Time                  5.228
= Slack Time                   -0.979
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -0.379 | 
     | \tx_core/axi_master /FE_PHC5803_m_r_dch_RID_1_     | A v -> Y v         | BUFX4   | 0.089 | 0.137 |   0.737 |   -0.243 | 
     | \tx_core/axi_master /U525                          | A v -> Y ^         | INVX2   | 0.120 | 0.125 |   0.861 |   -0.118 | 
     | \tx_core/axi_master /FE_PHC5801_n96                | A ^ -> Y ^         | BUFX2   | 0.146 | 0.183 |   1.044 |    0.065 | 
     | \tx_core/axi_master /U61                           | C ^ -> Y v         | NAND3X1 | 0.071 | 0.068 |   1.112 |    0.133 | 
     | \tx_core/axi_master /U60                           | A v -> Y ^         | NAND3X1 | 0.122 | 0.128 |   1.241 |    0.261 | 
     | \tx_core/axi_master /U63                           | B ^ -> Y ^         | OR2X2   | 0.270 | 0.285 |   1.525 |    0.546 | 
     | \tx_core/axi_master /U520                          | A ^ -> Y ^         | OR2X1   | 0.058 | 0.142 |   1.667 |    0.688 | 
     | \tx_core/axi_master /FE_PSC92_n137                 | A ^ -> Y ^         | BUFX4   | 0.208 | 0.193 |   1.860 |    0.881 | 
     | \tx_core/axi_master /U779                          | A ^ -> Y v         | INVX8   | 0.156 | 0.153 |   2.014 |    1.034 | 
     | \tx_core/axi_master /U2143                         | S v -> Y ^         | MUX2X1  | 0.253 | 0.295 |   2.309 |    1.330 | 
     | \tx_core/tx_crc/crcpkt2 /U125                      | A ^ -> Y ^         | OR2X2   | 0.073 | 0.157 |   2.466 |    1.487 | 
     | \tx_core/tx_crc/crcpkt2 /U1752                     | B ^ -> Y v         | NOR2X1  | 0.099 | 0.096 |   2.562 |    1.583 | 
     | \tx_core/tx_crc/crcpkt2 /U1751                     | B v -> Y ^         | OAI21X1 | 0.082 | 0.096 |   2.658 |    1.679 | 
     | \tx_core/tx_crc/crcpkt2 /U1141                     | B ^ -> Y v         | NAND3X1 | 0.092 | 0.088 |   2.746 |    1.767 | 
     | \tx_core/tx_crc/crcpkt2 /U572                      | A v -> Y ^         | INVX2   | 0.045 | 0.048 |   2.794 |    1.815 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                     | B ^ -> Y v         | NAND2X1 | 0.044 | 0.048 |   2.842 |    1.863 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC101_n2749           | A v -> Y v         | BUFX4   | 0.305 | 0.295 |   3.137 |    2.158 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC53_n2749           | A v -> Y v         | BUFX4   | 0.504 | 0.462 |   3.600 |    2.620 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFCC52_n2749           | A v -> Y v         | CLKBUF1 | 0.226 | 0.704 |   4.303 |    3.324 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC109_FE_OFCN52_n2749 | A v -> Y v         | BUFX4   | 0.534 | 0.442 |   4.745 |    3.766 | 
     | \tx_core/tx_crc/crcpkt2 /U3565                     | A v -> Y ^         | OAI22X1 | 0.178 | 0.482 |   5.227 |    4.248 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[22]        | D ^                | DFFSR   | 0.178 | 0.000 |   5.228 |    4.248 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.979 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.216 |   0.216 |    1.196 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.248 | 0.317 |   0.533 |    1.512 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.275 | 0.332 |   0.865 |    1.844 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.173 | 0.228 |   1.092 |    2.072 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.227 |   1.319 |    2.298 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[22]        | CLK ^        | DFFSR   | 0.148 | 0.002 |   1.321 |    2.300 | 
     +------------------------------------------------------------------------------------------------------------------+ 

