\hypertarget{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields}{}\section{\+\_\+hw\+\_\+mpu\+\_\+cesr\+:\+:\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields Struct Reference}
\label{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields}\index{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_a72414abd5ae919d6ed475c1c650e722e}{V\+LD}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_af5a2f24b3de33c1eb587e67ff482ce35}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 7
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_a539e63b8d17ad8e9ee40099b15f2ff1c}{N\+R\+GD}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_a7975de86e2d03acb7e68ef4e095bdd20}{N\+SP}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_a8221a2e6a86e9a88230b93d64dae3bca}{H\+RL}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_a9247fdbb9adad79e25b46beb70c3544a}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 7
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_aa05884392d1edc736ab9a3d4576ef572}{S\+P\+E\+RR}\+: 5
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields}!H\+RL@{H\+RL}}
\index{H\+RL@{H\+RL}!\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+RL}{HRL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields\+::\+H\+RL}\hypertarget{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_a8221a2e6a86e9a88230b93d64dae3bca}{}\label{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_a8221a2e6a86e9a88230b93d64dae3bca}
\mbox{[}19\+:16\mbox{]} Hardware Revision Level \index{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields}!N\+R\+GD@{N\+R\+GD}}
\index{N\+R\+GD@{N\+R\+GD}!\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{N\+R\+GD}{NRGD}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields\+::\+N\+R\+GD}\hypertarget{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_a539e63b8d17ad8e9ee40099b15f2ff1c}{}\label{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_a539e63b8d17ad8e9ee40099b15f2ff1c}
\mbox{[}11\+:8\mbox{]} Number Of Region Descriptors \index{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields}!N\+SP@{N\+SP}}
\index{N\+SP@{N\+SP}!\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{N\+SP}{NSP}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields\+::\+N\+SP}\hypertarget{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_a7975de86e2d03acb7e68ef4e095bdd20}{}\label{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_a7975de86e2d03acb7e68ef4e095bdd20}
\mbox{[}15\+:12\mbox{]} Number Of Slave Ports \index{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_af5a2f24b3de33c1eb587e67ff482ce35}{}\label{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_af5a2f24b3de33c1eb587e67ff482ce35}
\mbox{[}7\+:1\mbox{]} \index{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_a9247fdbb9adad79e25b46beb70c3544a}{}\label{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_a9247fdbb9adad79e25b46beb70c3544a}
\mbox{[}26\+:20\mbox{]} \index{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields}!S\+P\+E\+RR@{S\+P\+E\+RR}}
\index{S\+P\+E\+RR@{S\+P\+E\+RR}!\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+P\+E\+RR}{SPERR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields\+::\+S\+P\+E\+RR}\hypertarget{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_aa05884392d1edc736ab9a3d4576ef572}{}\label{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_aa05884392d1edc736ab9a3d4576ef572}
\mbox{[}31\+:27\mbox{]} Slave Port n Error \index{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields}!V\+LD@{V\+LD}}
\index{V\+LD@{V\+LD}!\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{V\+LD}{VLD}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields\+::\+V\+LD}\hypertarget{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_a72414abd5ae919d6ed475c1c650e722e}{}\label{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_a72414abd5ae919d6ed475c1c650e722e}
\mbox{[}0\mbox{]} Valid 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mpu.\+h\end{DoxyCompactItemize}
