#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec  3 12:29:06 2024
# Process ID: 255938
# Current directory: /home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.runs/synth_1
# Command line: vivado -log digital_lock_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source digital_lock_top.tcl
# Log file: /home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.runs/synth_1/digital_lock_top.vds
# Journal file: /home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source digital_lock_top.tcl -notrace
Command: synth_design -top digital_lock_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 255965 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1777.703 ; gain = 154.719 ; free physical = 20572 ; free virtual = 33934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'digital_lock_top' [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/FPGA programming files/sev_seg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'digital_lock' [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/new/digital_lock.sv:23]
	Parameter CLOCK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter TIMER_MAX bound to: 1000000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nbit_counter' [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/counter_srcs/nbit_counter.sv:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'd_flipflop' [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/d_FF_srcs/d_flipflop.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'd_flipflop' (1#1) [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/d_FF_srcs/d_flipflop.sv:39]
WARNING: [Synth 8-7023] instance 'FF' of module 'd_flipflop' has 6 connections declared, but only 5 given [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/counter_srcs/nbit_counter.sv:55]
WARNING: [Synth 8-7023] instance 'FF' of module 'd_flipflop' has 6 connections declared, but only 5 given [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/counter_srcs/nbit_counter.sv:55]
WARNING: [Synth 8-7023] instance 'FF' of module 'd_flipflop' has 6 connections declared, but only 5 given [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/counter_srcs/nbit_counter.sv:55]
WARNING: [Synth 8-7023] instance 'FF' of module 'd_flipflop' has 6 connections declared, but only 5 given [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/counter_srcs/nbit_counter.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'nbit_counter' (2#1) [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/counter_srcs/nbit_counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'register_nbit' [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/Task3_nbit/register_nbit.sv:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_nbit' (3#1) [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/Task3_nbit/register_nbit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'digital_lock' (4#1) [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/new/digital_lock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sev_seg_controller' [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/FPGA programming files/sev_seg_controller.sv:2]
	Parameter display_speed bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sev_seg_decoder' [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/FPGA programming files/sev_seg_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_decoder' (5#1) [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/FPGA programming files/sev_seg_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/FPGA programming files/decoder.sv:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (6#1) [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/FPGA programming files/decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter_n_bit' [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/FPGA programming files/counter_n_bit.sv:1]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_n_bit' (7#1) [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/FPGA programming files/counter_n_bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_controller' (8#1) [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/FPGA programming files/sev_seg_controller.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'digital_lock_top' (9#1) [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/FPGA programming files/sev_seg.sv:1]
WARNING: [Synth 8-3917] design digital_lock_top has port DP driven by constant 1
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port BTNC
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[15]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[14]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[13]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[12]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[11]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[10]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[9]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[8]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[7]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[6]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[5]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1832.453 ; gain = 209.469 ; free physical = 20600 ; free virtual = 33888
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1838.391 ; gain = 215.406 ; free physical = 20600 ; free virtual = 33888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1838.391 ; gain = 215.406 ; free physical = 20600 ; free virtual = 33888
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'BTNC_IBUF'. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/constrs_1/imports/FPGA programming files/pin-assignment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/digital_lock_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/digital_lock_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2010.047 ; gain = 0.000 ; free physical = 20672 ; free virtual = 33898
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2010.047 ; gain = 0.000 ; free physical = 20672 ; free virtual = 33898
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.047 ; gain = 387.062 ; free physical = 20695 ; free virtual = 33921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.047 ; gain = 387.062 ; free physical = 20695 ; free virtual = 33921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.047 ; gain = 387.062 ; free physical = 20695 ; free virtual = 33921
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.srcs/sources_1/imports/counter_srcs/nbit_counter.sv:43]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'digital_lock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  locked |                               00 |                               00
                  failed |                               01 |                               10
                unlocked |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'digital_lock'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.047 ; gain = 387.062 ; free physical = 20695 ; free virtual = 33922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module digital_lock_top 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
Module d_flipflop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module register_nbit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module digital_lock 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module counter_n_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design digital_lock_top has port DP driven by constant 1
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port BTNC
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[15]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[14]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[13]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[12]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[11]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[10]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[9]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[8]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[7]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[6]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[5]
WARNING: [Synth 8-3331] design digital_lock_top has unconnected port SW[4]
INFO: [Synth 8-3886] merging instance 'digital_lock_inst/reg_password/q_reg[3]' (FDC) to 'digital_lock_inst/reg_password/q_reg[2]'
INFO: [Synth 8-3886] merging instance 'digital_lock_inst/reg_password/q_reg[0]' (FDC) to 'digital_lock_inst/reg_password/q_reg[2]'
INFO: [Synth 8-3886] merging instance 'digital_lock_inst/reg_password/q_reg[1]' (FDC) to 'digital_lock_inst/reg_password/q_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2010.047 ; gain = 387.062 ; free physical = 20707 ; free virtual = 33936
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2010.047 ; gain = 387.062 ; free physical = 20688 ; free virtual = 33916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2010.047 ; gain = 387.062 ; free physical = 20669 ; free virtual = 33897
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2010.047 ; gain = 387.062 ; free physical = 20669 ; free virtual = 33897
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.047 ; gain = 387.062 ; free physical = 20671 ; free virtual = 33900
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.047 ; gain = 387.062 ; free physical = 20671 ; free virtual = 33900
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.047 ; gain = 387.062 ; free physical = 20671 ; free virtual = 33900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.047 ; gain = 387.062 ; free physical = 20671 ; free virtual = 33900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.047 ; gain = 387.062 ; free physical = 20671 ; free virtual = 33900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.047 ; gain = 387.062 ; free physical = 20671 ; free virtual = 33900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |    10|
|6     |LUT4   |     9|
|7     |LUT5   |    33|
|8     |LUT6   |    16|
|9     |FDCE   |    39|
|10    |FDRE   |    20|
|11    |IBUF   |     8|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-------------------+------+
|      |Instance                        |Module             |Cells |
+------+--------------------------------+-------------------+------+
|1     |top                             |                   |   168|
|2     |  digital_lock_inst             |digital_lock       |    98|
|3     |    count_inst                  |nbit_counter       |    11|
|4     |      \flipflop_gen_loop[0].FF  |d_flipflop         |     2|
|5     |      \flipflop_gen_loop[1].FF  |d_flipflop_0       |     2|
|6     |      \flipflop_gen_loop[2].FF  |d_flipflop_1       |     3|
|7     |      \flipflop_gen_loop[3].FF  |d_flipflop_2       |     4|
|8     |    reg_password                |register_nbit      |     6|
|9     |  ssc                           |sev_seg_controller |    45|
|10    |    counter                     |counter_n_bit      |    45|
+------+--------------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.047 ; gain = 387.062 ; free physical = 20671 ; free virtual = 33900
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2010.047 ; gain = 215.406 ; free physical = 20721 ; free virtual = 33950
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.047 ; gain = 387.062 ; free physical = 20721 ; free virtual = 33950
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2010.047 ; gain = 0.000 ; free physical = 20661 ; free virtual = 33890
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 49 Warnings, 17 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2010.047 ; gain = 626.945 ; free physical = 20689 ; free virtual = 33917
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2010.047 ; gain = 0.000 ; free physical = 20689 ; free virtual = 33917
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/it/DigitalSystemDesign/Lab7/digital_lock/digital_lock.runs/synth_1/digital_lock_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file digital_lock_top_utilization_synth.rpt -pb digital_lock_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 12:29:21 2024...
