# Verilog-SysV-Projects
Richard Ojo's previous projects using Verilog and SystemVerilog
