//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

namespace llvm {

static const unsigned ImplicitList1[] = { ARM::CPSR, 0 };
static const TargetRegisterClass* Barriers1[] = { &ARM::CCRRegClass, NULL };
static const unsigned ImplicitList2[] = { ARM::SP, 0 };
static const unsigned ImplicitList3[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R12, ARM::LR, ARM::D0, ARM::D1, ARM::D2, ARM::D3, ARM::D4, ARM::D5, ARM::D6, ARM::D7, ARM::D16, ARM::D17, ARM::D18, ARM::D19, ARM::D20, ARM::D21, ARM::D22, ARM::D23, ARM::D24, ARM::D25, ARM::D26, ARM::D27, ARM::D28, ARM::D29, ARM::D30, ARM::D31, ARM::CPSR, 0 };
static const unsigned ImplicitList4[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R9, ARM::R12, ARM::LR, ARM::D0, ARM::D1, ARM::D2, ARM::D3, ARM::D4, ARM::D5, ARM::D6, ARM::D7, ARM::D16, ARM::D17, ARM::D18, ARM::D19, ARM::D20, ARM::D21, ARM::D22, ARM::D23, ARM::D24, ARM::D25, ARM::D26, ARM::D27, ARM::D28, ARM::D29, ARM::D30, ARM::D31, ARM::CPSR, 0 };
static const unsigned ImplicitList5[] = { ARM::FPSCR, 0 };
static const TargetRegisterClass* Barriers2[] = { &ARM::DPRRegClass, &ARM::DPR_VFP2RegClass, &ARM::tGPRRegClass, NULL };
static const unsigned ImplicitList6[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::LR, ARM::D0, ARM::D1, ARM::D2, ARM::D3, ARM::D4, ARM::D5, ARM::D6, ARM::D7, ARM::D8, ARM::D9, ARM::D10, ARM::D11, ARM::D12, ARM::D13, ARM::D14, ARM::D15, ARM::D16, ARM::D17, ARM::D18, ARM::D19, ARM::D20, ARM::D21, ARM::D22, ARM::D23, ARM::D24, ARM::D25, ARM::D26, ARM::D27, ARM::D28, ARM::D29, ARM::D30, ARM::D31, 0 };
static const unsigned ImplicitList7[] = { ARM::R0, ARM::R12, ARM::LR, ARM::CPSR, 0 };
static const unsigned ImplicitList8[] = { ARM::LR, 0 };
static const unsigned ImplicitList9[] = { ARM::R0, ARM::LR, 0 };

static const TargetOperandInfo OperandInfo2[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo3[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo4[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo5[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo6[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo7[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo8[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo9[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo10[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo11[] = { { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo12[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo13[] = { { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo14[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo15[] = { { ARM::GPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo16[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo17[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo18[] = { { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo19[] = { { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo20[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo21[] = { { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo22[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo23[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo24[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo25[] = { { ARM::SPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo26[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo27[] = { { ARM::SPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo28[] = { { ARM::DPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo29[] = { { ARM::SPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo30[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo31[] = { { ARM::SPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::SPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo32[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo33[] = { { ARM::SPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo34[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo35[] = { { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo36[] = { { ARM::SPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo37[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo38[] = { { ARM::SPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::SPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo39[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo40[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo41[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo42[] = { { ARM::SPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo43[] = { { 0, 0, 0 }, { 0, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo44[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((1 << 16) | (1 << TOI::TIED_TO)) }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo45[] = { { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo46[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo47[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo48[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo49[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo50[] = { { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo51[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo52[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo53[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo54[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo55[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo56[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::QPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo57[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo58[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo59[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo60[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo61[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo62[] = { { ARM::DPR_VFP2RegClassID, 0, 0 }, { ARM::DPR_VFP2RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo63[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo64[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo65[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo66[] = { { ARM::DPR_VFP2RegClassID, 0, 0 }, { ARM::DPR_VFP2RegClassID, 0, 0 }, { ARM::DPR_VFP2RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo67[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo68[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo69[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo70[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo71[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo72[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo73[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo74[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo75[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo76[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo77[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo78[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo79[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo80[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo81[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo82[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo83[] = { { ARM::DPR_VFP2RegClassID, 0, 0 }, { ARM::DPR_VFP2RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::DPR_VFP2RegClassID, 0, 0 }, { ARM::DPR_VFP2RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo84[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo85[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo86[] = { { ARM::QPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo87[] = { { ARM::DPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo88[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::QPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo89[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo90[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo91[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::QPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo92[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo93[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo94[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo95[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { ARM::QPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo96[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo97[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo98[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo99[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo100[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo101[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo102[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo103[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo104[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo105[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::DPRRegClassID, 0, ((1 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo106[] = { { ARM::QPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, 0 }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::QPRRegClassID, 0, ((1 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo107[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo108[] = { { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo109[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((1 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo110[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo111[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo112[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo113[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo114[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo115[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo116[] = { { ARM::tGPRRegClassID, 0, 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, { ARM::tGPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::tGPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo117[] = { { ARM::tGPRRegClassID, 0, 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, { ARM::tGPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo118[] = { { ARM::tGPRRegClassID, 0, 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, { ARM::tGPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo119[] = { { ARM::tGPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo120[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::GPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo121[] = { { ARM::tGPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo122[] = { { ARM::tGPRRegClassID, 0, 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, { ARM::tGPRRegClassID, 0, 0 }, { ARM::tGPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo123[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo124[] = { { ARM::tGPRRegClassID, 0, 0 }, { ARM::tGPRRegClassID, 0, 0 }, { ARM::tGPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo125[] = { { ARM::tGPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo126[] = { { ARM::tGPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo127[] = { { ARM::tGPRRegClassID, 0, 0 }, { ARM::tGPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo128[] = { { ARM::tGPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo129[] = { { ARM::tGPRRegClassID, 0, 0 }, { ARM::tGPRRegClassID, 0, 0 }, { 0, 0, 0 }, { ARM::tGPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo130[] = { { ARM::tGPRRegClassID, 0, 0 }, { ARM::tGPRRegClassID, 0, 0 }, { ARM::tGPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo131[] = { { ARM::tGPRRegClassID, 0, 0 }, { ARM::tGPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo132[] = { { ARM::tGPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo133[] = { { ARM::tGPRRegClassID, 0, 0 }, { ARM::tGPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo134[] = { { ARM::tGPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo135[] = { { ARM::tGPRRegClassID, 0, 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo136[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::tGPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo137[] = { { ARM::tGPRRegClassID, 0, 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, { ARM::tGPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo138[] = { { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { 0, 0, 0 }, };

static const TargetInstrDesc ARMInsts[] = {
  { 0,	0,	0,	45,	"PHI", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	45,	"INLINEASM", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	45,	"DBG_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #2 = DBG_LABEL
  { 3,	1,	0,	45,	"EH_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	45,	"GC_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	45,	"DECLARE", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #5 = DECLARE
  { 6,	3,	1,	45,	"EXTRACT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo23 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	45,	"INSERT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo43 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	45,	"IMPLICIT_DEF", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	45,	"SUBREG_TO_REG", 0, 0, NULL, NULL, NULL, OperandInfo54 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	45,	"COPY_TO_REGCLASS", 0|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo23 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	3,	1,	5,	"ADCSri", 0, 0|1|(3<<4)|(4<<9), ImplicitList1, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #11 = ADCSri
  { 12,	3,	1,	6,	"ADCSrr", 0, 0|1|(3<<4)|(4<<9), ImplicitList1, ImplicitList1, Barriers1, OperandInfo3 },  // Inst #12 = ADCSrr
  { 13,	5,	1,	8,	"ADCSrs", 0, 0|1|(3<<4)|(5<<9), ImplicitList1, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #13 = ADCSrs
  { 14,	6,	1,	5,	"ADCri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), ImplicitList1, NULL, NULL, OperandInfo5 },  // Inst #14 = ADCri
  { 15,	6,	1,	6,	"ADCrr", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), ImplicitList1, NULL, NULL, OperandInfo6 },  // Inst #15 = ADCrr
  { 16,	8,	1,	8,	"ADCrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<9), ImplicitList1, NULL, NULL, OperandInfo7 },  // Inst #16 = ADCrs
  { 17,	5,	1,	5,	"ADDSri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #17 = ADDSri
  { 18,	5,	1,	6,	"ADDSrr", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo9 },  // Inst #18 = ADDSrr
  { 19,	7,	1,	8,	"ADDSrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<9), NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #19 = ADDSrs
  { 20,	6,	1,	5,	"ADDri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #20 = ADDri
  { 21,	6,	1,	6,	"ADDrr", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #21 = ADDrr
  { 22,	8,	1,	8,	"ADDrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<9), NULL, NULL, NULL, OperandInfo7 },  // Inst #22 = ADDrs
  { 23,	3,	0,	45,	"ADJCALLSTACKDOWN", 0|(1<<TID::Predicable), 0|(1<<4), ImplicitList2, ImplicitList2, NULL, OperandInfo11 },  // Inst #23 = ADJCALLSTACKDOWN
  { 24,	4,	0,	45,	"ADJCALLSTACKUP", 0|(1<<TID::Predicable), 0|(1<<4), ImplicitList2, ImplicitList2, NULL, OperandInfo12 },  // Inst #24 = ADJCALLSTACKUP
  { 25,	6,	1,	5,	"ANDri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #25 = ANDri
  { 26,	6,	1,	6,	"ANDrr", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #26 = ANDrr
  { 27,	8,	1,	8,	"ANDrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<9), NULL, NULL, NULL, OperandInfo7 },  // Inst #27 = ANDrs
  { 28,	1,	0,	0,	"B", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Predicable)|(1<<TID::Terminator), 0|(3<<4)|(2<<9), NULL, NULL, NULL, OperandInfo13 },  // Inst #28 = B
  { 29,	5,	1,	5,	"BFC", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<9), NULL, NULL, NULL, OperandInfo14 },  // Inst #29 = BFC
  { 30,	6,	1,	5,	"BICri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #30 = BICri
  { 31,	6,	1,	6,	"BICrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #31 = BICrr
  { 32,	8,	1,	8,	"BICrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<9), NULL, NULL, NULL, OperandInfo7 },  // Inst #32 = BICrs
  { 33,	1,	0,	0,	"BL", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(3<<4)|(2<<9), NULL, ImplicitList3, Barriers1, OperandInfo13 },  // Inst #33 = BL
  { 34,	1,	0,	0,	"BLX", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(3<<4)|(3<<9), NULL, ImplicitList3, Barriers1, OperandInfo15 },  // Inst #34 = BLX
  { 35,	1,	0,	0,	"BLXr9", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(3<<4)|(3<<9), NULL, ImplicitList4, Barriers1, OperandInfo15 },  // Inst #35 = BLXr9
  { 36,	3,	0,	0,	"BL_pred", 0|(1<<TID::Call)|(1<<TID::Predicable)|(1<<TID::Variadic), 0|(3<<4)|(2<<9), NULL, ImplicitList3, Barriers1, OperandInfo11 },  // Inst #36 = BL_pred
  { 37,	1,	0,	0,	"BLr9", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(3<<4)|(2<<9), NULL, ImplicitList4, Barriers1, OperandInfo13 },  // Inst #37 = BLr9
  { 38,	3,	0,	0,	"BLr9_pred", 0|(1<<TID::Call)|(1<<TID::Predicable)|(1<<TID::Variadic), 0|(3<<4)|(2<<9), NULL, ImplicitList4, Barriers1, OperandInfo11 },  // Inst #38 = BLr9_pred
  { 39,	4,	0,	0,	"BR_JTadd", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::NotDuplicable), 0|(1<<4)|(3<<9), NULL, NULL, NULL, OperandInfo16 },  // Inst #39 = BR_JTadd
  { 40,	5,	0,	0,	"BR_JTm", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::MayLoad)|(1<<TID::Terminator)|(1<<TID::NotDuplicable), 0|(1<<4)|(3<<9), NULL, NULL, NULL, OperandInfo17 },  // Inst #40 = BR_JTm
  { 41,	3,	0,	0,	"BR_JTr", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::NotDuplicable), 0|(1<<4)|(3<<9), NULL, NULL, NULL, OperandInfo18 },  // Inst #41 = BR_JTr
  { 42,	1,	0,	0,	"BX", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(2<<4)|(3<<9), NULL, ImplicitList3, Barriers1, OperandInfo15 },  // Inst #42 = BX
  { 43,	2,	0,	0,	"BX_RET", 0|(1<<TID::Return)|(1<<TID::Predicable)|(1<<TID::Terminator), 0|(3<<4)|(3<<9), NULL, NULL, NULL, OperandInfo19 },  // Inst #43 = BX_RET
  { 44,	1,	0,	0,	"BXr9", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(2<<4)|(3<<9), NULL, ImplicitList4, Barriers1, OperandInfo15 },  // Inst #44 = BXr9
  { 45,	3,	0,	0,	"Bcc", 0|(1<<TID::Branch)|(1<<TID::Predicable)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(2<<9), NULL, NULL, NULL, OperandInfo11 },  // Inst #45 = Bcc
  { 46,	4,	1,	42,	"CLZ", 0|(1<<TID::Predicable), 0|(3<<4)|(11<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #46 = CLZ
  { 47,	4,	0,	14,	"CMNri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #47 = CMNri
  { 48,	4,	0,	15,	"CMNrr", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #48 = CMNrr
  { 49,	6,	0,	17,	"CMNrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<9), NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #49 = CMNrs
  { 50,	4,	0,	14,	"CMNzri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #50 = CMNzri
  { 51,	4,	0,	15,	"CMNzrr", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #51 = CMNzrr
  { 52,	6,	0,	17,	"CMNzrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<9), NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #52 = CMNzrs
  { 53,	4,	0,	14,	"CMPri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #53 = CMPri
  { 54,	4,	0,	15,	"CMPrr", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #54 = CMPrr
  { 55,	6,	0,	17,	"CMPrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<9), NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #55 = CMPrs
  { 56,	4,	0,	14,	"CMPzri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #56 = CMPzri
  { 57,	4,	0,	15,	"CMPzrr", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #57 = CMPzrr
  { 58,	6,	0,	17,	"CMPzrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<9), NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #58 = CMPzrs
  { 59,	3,	0,	45,	"CONSTPOOL_ENTRY", 0|(1<<TID::NotDuplicable), 0|(1<<4), NULL, NULL, NULL, OperandInfo23 },  // Inst #59 = CONSTPOOL_ENTRY
  { 60,	3,	0,	45,	"DWARF_LOC", 0, 0|(1<<4), NULL, NULL, NULL, OperandInfo23 },  // Inst #60 = DWARF_LOC
  { 61,	6,	1,	5,	"EORri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #61 = EORri
  { 62,	6,	1,	6,	"EORrr", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #62 = EORrr
  { 63,	8,	1,	8,	"EORrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<9), NULL, NULL, NULL, OperandInfo7 },  // Inst #63 = EORrs
  { 64,	4,	1,	1,	"FABSD", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<9), NULL, NULL, NULL, OperandInfo24 },  // Inst #64 = FABSD
  { 65,	4,	1,	1,	"FABSS", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<9), NULL, NULL, NULL, OperandInfo25 },  // Inst #65 = FABSS
  { 66,	5,	1,	1,	"FADDD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo26 },  // Inst #66 = FADDD
  { 67,	5,	1,	1,	"FADDS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo27 },  // Inst #67 = FADDS
  { 68,	4,	0,	1,	"FCMPED", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<9), NULL, ImplicitList5, NULL, OperandInfo24 },  // Inst #68 = FCMPED
  { 69,	4,	0,	1,	"FCMPES", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<9), NULL, ImplicitList5, NULL, OperandInfo25 },  // Inst #69 = FCMPES
  { 70,	3,	0,	1,	"FCMPEZD", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<9), NULL, ImplicitList5, NULL, OperandInfo28 },  // Inst #70 = FCMPEZD
  { 71,	3,	0,	1,	"FCMPEZS", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<9), NULL, ImplicitList5, NULL, OperandInfo29 },  // Inst #71 = FCMPEZS
  { 72,	4,	1,	1,	"FCPYD", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<9), NULL, NULL, NULL, OperandInfo24 },  // Inst #72 = FCPYD
  { 73,	5,	1,	1,	"FCPYDcc", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(13<<9), NULL, NULL, NULL, OperandInfo30 },  // Inst #73 = FCPYDcc
  { 74,	4,	1,	1,	"FCPYS", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<9), NULL, NULL, NULL, OperandInfo25 },  // Inst #74 = FCPYS
  { 75,	5,	1,	1,	"FCPYScc", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(13<<9), NULL, NULL, NULL, OperandInfo31 },  // Inst #75 = FCPYScc
  { 76,	4,	1,	1,	"FCVTDS", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<9), NULL, NULL, NULL, OperandInfo32 },  // Inst #76 = FCVTDS
  { 77,	4,	1,	1,	"FCVTSD", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<9), NULL, NULL, NULL, OperandInfo33 },  // Inst #77 = FCVTSD
  { 78,	5,	1,	1,	"FDIVD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo26 },  // Inst #78 = FDIVD
  { 79,	5,	1,	1,	"FDIVS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo27 },  // Inst #79 = FDIVS
  { 80,	5,	1,	2,	"FLDD", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|5|(3<<4)|(20<<9), NULL, NULL, NULL, OperandInfo34 },  // Inst #80 = FLDD
  { 81,	5,	0,	2,	"FLDMD", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|5|(3<<4)|(21<<9), NULL, NULL, NULL, OperandInfo35 },  // Inst #81 = FLDMD
  { 82,	5,	0,	2,	"FLDMS", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|5|(3<<4)|(21<<9), NULL, NULL, NULL, OperandInfo35 },  // Inst #82 = FLDMS
  { 83,	5,	1,	2,	"FLDS", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|5|(3<<4)|(20<<9), NULL, NULL, NULL, OperandInfo36 },  // Inst #83 = FLDS
  { 84,	6,	1,	1,	"FMACD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo37 },  // Inst #84 = FMACD
  { 85,	6,	1,	1,	"FMACS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo38 },  // Inst #85 = FMACS
  { 86,	5,	1,	1,	"FMDRR", 0|(1<<TID::Predicable), 0|(3<<4)|(19<<9), NULL, NULL, NULL, OperandInfo39 },  // Inst #86 = FMDRR
  { 87,	5,	2,	1,	"FMRRD", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(17<<9), NULL, NULL, NULL, OperandInfo40 },  // Inst #87 = FMRRD
  { 88,	4,	1,	1,	"FMRS", 0|(1<<TID::Predicable), 0|(3<<4)|(16<<9), NULL, NULL, NULL, OperandInfo41 },  // Inst #88 = FMRS
  { 89,	6,	1,	1,	"FMSCD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo37 },  // Inst #89 = FMSCD
  { 90,	6,	1,	1,	"FMSCS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo38 },  // Inst #90 = FMSCS
  { 91,	4,	1,	1,	"FMSR", 0|(1<<TID::Predicable), 0|(3<<4)|(18<<9), NULL, NULL, NULL, OperandInfo42 },  // Inst #91 = FMSR
  { 92,	2,	0,	1,	"FMSTAT", 0|(1<<TID::Predicable), 0|(3<<4)|(22<<9), ImplicitList5, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #92 = FMSTAT
  { 93,	5,	1,	1,	"FMULD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo26 },  // Inst #93 = FMULD
  { 94,	5,	1,	1,	"FMULS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo27 },  // Inst #94 = FMULS
  { 95,	4,	1,	1,	"FNEGD", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<9), NULL, NULL, NULL, OperandInfo24 },  // Inst #95 = FNEGD
  { 96,	5,	1,	1,	"FNEGDcc", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(13<<9), NULL, NULL, NULL, OperandInfo30 },  // Inst #96 = FNEGDcc
  { 97,	4,	1,	1,	"FNEGS", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<9), NULL, NULL, NULL, OperandInfo25 },  // Inst #97 = FNEGS
  { 98,	5,	1,	1,	"FNEGScc", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(13<<9), NULL, NULL, NULL, OperandInfo31 },  // Inst #98 = FNEGScc
  { 99,	6,	1,	1,	"FNMACD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo37 },  // Inst #99 = FNMACD
  { 100,	6,	1,	1,	"FNMACS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo38 },  // Inst #100 = FNMACS
  { 101,	6,	1,	1,	"FNMSCD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo37 },  // Inst #101 = FNMSCD
  { 102,	6,	1,	1,	"FNMSCS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo38 },  // Inst #102 = FNMSCS
  { 103,	5,	1,	1,	"FNMULD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo26 },  // Inst #103 = FNMULD
  { 104,	5,	1,	1,	"FNMULS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo27 },  // Inst #104 = FNMULS
  { 105,	4,	1,	1,	"FSITOD", 0|(1<<TID::Predicable), 0|(3<<4)|(15<<9), NULL, NULL, NULL, OperandInfo32 },  // Inst #105 = FSITOD
  { 106,	4,	1,	1,	"FSITOS", 0|(1<<TID::Predicable), 0|(3<<4)|(15<<9), NULL, NULL, NULL, OperandInfo25 },  // Inst #106 = FSITOS
  { 107,	4,	1,	1,	"FSQRTD", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<9), NULL, NULL, NULL, OperandInfo24 },  // Inst #107 = FSQRTD
  { 108,	4,	1,	1,	"FSQRTS", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<9), NULL, NULL, NULL, OperandInfo25 },  // Inst #108 = FSQRTS
  { 109,	5,	0,	4,	"FSTD", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|5|(3<<4)|(20<<9), NULL, NULL, NULL, OperandInfo34 },  // Inst #109 = FSTD
  { 110,	5,	0,	4,	"FSTMD", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|5|(3<<4)|(21<<9), NULL, NULL, NULL, OperandInfo35 },  // Inst #110 = FSTMD
  { 111,	5,	0,	4,	"FSTMS", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|5|(3<<4)|(21<<9), NULL, NULL, NULL, OperandInfo35 },  // Inst #111 = FSTMS
  { 112,	5,	0,	4,	"FSTS", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|5|(3<<4)|(20<<9), NULL, NULL, NULL, OperandInfo36 },  // Inst #112 = FSTS
  { 113,	5,	1,	1,	"FSUBD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo26 },  // Inst #113 = FSUBD
  { 114,	5,	1,	1,	"FSUBS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<9), NULL, NULL, NULL, OperandInfo27 },  // Inst #114 = FSUBS
  { 115,	4,	1,	1,	"FTOSIZD", 0|(1<<TID::Predicable), 0|(3<<4)|(15<<9), NULL, NULL, NULL, OperandInfo33 },  // Inst #115 = FTOSIZD
  { 116,	4,	1,	1,	"FTOSIZS", 0|(1<<TID::Predicable), 0|(3<<4)|(15<<9), NULL, NULL, NULL, OperandInfo25 },  // Inst #116 = FTOSIZS
  { 117,	4,	1,	1,	"FTOUIZD", 0|(1<<TID::Predicable), 0|(3<<4)|(15<<9), NULL, NULL, NULL, OperandInfo33 },  // Inst #117 = FTOUIZD
  { 118,	4,	1,	1,	"FTOUIZS", 0|(1<<TID::Predicable), 0|(3<<4)|(15<<9), NULL, NULL, NULL, OperandInfo25 },  // Inst #118 = FTOUIZS
  { 119,	4,	1,	1,	"FUITOD", 0|(1<<TID::Predicable), 0|(3<<4)|(15<<9), NULL, NULL, NULL, OperandInfo32 },  // Inst #119 = FUITOD
  { 120,	4,	1,	1,	"FUITOS", 0|(1<<TID::Predicable), 0|(3<<4)|(15<<9), NULL, NULL, NULL, OperandInfo25 },  // Inst #120 = FUITOS
  { 121,	1,	0,	45,	"Int_eh_sjlj_setjmp", 0, 0|(1<<4), NULL, ImplicitList6, Barriers2, OperandInfo15 },  // Inst #121 = Int_eh_sjlj_setjmp
  { 122,	5,	0,	20,	"LDM", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|4|(3<<4)|(10<<9), NULL, NULL, NULL, OperandInfo35 },  // Inst #122 = LDM
  { 123,	5,	0,	0,	"LDM_RET", 0|(1<<TID::Return)|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|4|(3<<4)|(10<<9), NULL, NULL, NULL, OperandInfo35 },  // Inst #123 = LDM_RET
  { 124,	6,	1,	21,	"LDR", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|2|(3<<4)|(6<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #124 = LDR
  { 125,	6,	1,	21,	"LDRB", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|2|(3<<4)|(6<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #125 = LDRB
  { 126,	7,	2,	22,	"LDRB_POST", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|2|(3<<4)|(2<<7)|(6<<9), NULL, NULL, NULL, OperandInfo44 },  // Inst #126 = LDRB_POST
  { 127,	7,	2,	22,	"LDRB_PRE", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|2|(3<<4)|(1<<7)|(6<<9), NULL, NULL, NULL, OperandInfo44 },  // Inst #127 = LDRB_PRE
  { 128,	7,	2,	21,	"LDRD", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|3|(3<<4)|(8<<9), NULL, NULL, NULL, OperandInfo10 },  // Inst #128 = LDRD
  { 129,	6,	1,	21,	"LDRH", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|3|(3<<4)|(8<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #129 = LDRH
  { 130,	7,	2,	22,	"LDRH_POST", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|3|(3<<4)|(2<<7)|(8<<9), NULL, NULL, NULL, OperandInfo44 },  // Inst #130 = LDRH_POST
  { 131,	7,	2,	22,	"LDRH_PRE", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|3|(3<<4)|(1<<7)|(8<<9), NULL, NULL, NULL, OperandInfo44 },  // Inst #131 = LDRH_PRE
  { 132,	6,	1,	21,	"LDRSB", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|3|(3<<4)|(8<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #132 = LDRSB
  { 133,	7,	2,	22,	"LDRSB_POST", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|3|(3<<4)|(2<<7)|(8<<9), NULL, NULL, NULL, OperandInfo44 },  // Inst #133 = LDRSB_POST
  { 134,	7,	2,	22,	"LDRSB_PRE", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|3|(3<<4)|(1<<7)|(8<<9), NULL, NULL, NULL, OperandInfo44 },  // Inst #134 = LDRSB_PRE
  { 135,	6,	1,	21,	"LDRSH", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|3|(3<<4)|(8<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #135 = LDRSH
  { 136,	7,	2,	22,	"LDRSH_POST", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|3|(3<<4)|(2<<7)|(8<<9), NULL, NULL, NULL, OperandInfo44 },  // Inst #136 = LDRSH_POST
  { 137,	7,	2,	22,	"LDRSH_PRE", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|3|(3<<4)|(1<<7)|(8<<9), NULL, NULL, NULL, OperandInfo44 },  // Inst #137 = LDRSH_PRE
  { 138,	7,	2,	22,	"LDR_POST", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|2|(3<<4)|(2<<7)|(6<<9), NULL, NULL, NULL, OperandInfo44 },  // Inst #138 = LDR_POST
  { 139,	7,	2,	22,	"LDR_PRE", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|2|(3<<4)|(1<<7)|(6<<9), NULL, NULL, NULL, OperandInfo44 },  // Inst #139 = LDR_PRE
  { 140,	6,	1,	21,	"LDRcp", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::Rematerializable)|(1<<TID::UnmodeledSideEffects), 0|2|(3<<4)|(6<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #140 = LDRcp
  { 141,	4,	1,	5,	"LEApcrel", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|1|(3<<4), NULL, NULL, NULL, OperandInfo21 },  // Inst #141 = LEApcrel
  { 142,	5,	1,	5,	"LEApcrelJT", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|1|(3<<4), NULL, NULL, NULL, OperandInfo45 },  // Inst #142 = LEApcrelJT
  { 143,	7,	1,	26,	"MLA", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo46 },  // Inst #143 = MLA
  { 144,	6,	1,	26,	"MLS", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #144 = MLS
  { 145,	5,	1,	10,	"MOVCCi", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|1|(3<<4)|(4<<9)|(1<<15), NULL, NULL, NULL, OperandInfo14 },  // Inst #145 = MOVCCi
  { 146,	5,	1,	11,	"MOVCCr", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|1|(3<<4)|(4<<9)|(1<<15), NULL, NULL, NULL, OperandInfo48 },  // Inst #146 = MOVCCr
  { 147,	7,	1,	13,	"MOVCCs", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|1|(3<<4)|(5<<9)|(1<<15), NULL, NULL, NULL, OperandInfo49 },  // Inst #147 = MOVCCs
  { 148,	5,	1,	28,	"MOVi", 0|(1<<TID::Predicable)|(1<<TID::Rematerializable)|(1<<TID::HasOptionalDef)|(1<<TID::CheapAsAMove), 0|1|(3<<4)|(4<<9)|(1<<15), NULL, NULL, NULL, OperandInfo50 },  // Inst #148 = MOVi
  { 149,	4,	1,	28,	"MOVi2pieces", 0|(1<<TID::Predicable)|(1<<TID::Rematerializable), 0|1|(2<<4), NULL, NULL, NULL, OperandInfo21 },  // Inst #149 = MOVi2pieces
  { 150,	5,	1,	29,	"MOVr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9)|(1<<15), NULL, NULL, NULL, OperandInfo51 },  // Inst #150 = MOVr
  { 151,	5,	1,	30,	"MOVrx", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(1<<15), NULL, NULL, NULL, OperandInfo51 },  // Inst #151 = MOVrx
  { 152,	7,	1,	31,	"MOVs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<9)|(1<<15), NULL, NULL, NULL, OperandInfo52 },  // Inst #152 = MOVs
  { 153,	4,	1,	30,	"MOVsra_flag", 0|(1<<TID::Predicable), 0|1|(3<<4)|(1<<15), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #153 = MOVsra_flag
  { 154,	4,	1,	30,	"MOVsrl_flag", 0|(1<<TID::Predicable), 0|1|(3<<4)|(1<<15), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #154 = MOVsrl_flag
  { 155,	6,	1,	33,	"MUL", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #155 = MUL
  { 156,	5,	1,	28,	"MVNi", 0|(1<<TID::Predicable)|(1<<TID::Rematerializable)|(1<<TID::HasOptionalDef)|(1<<TID::CheapAsAMove), 0|1|(3<<4)|(4<<9)|(1<<15), NULL, NULL, NULL, OperandInfo50 },  // Inst #156 = MVNi
  { 157,	5,	1,	29,	"MVNr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9)|(1<<15), NULL, NULL, NULL, OperandInfo51 },  // Inst #157 = MVNr
  { 158,	7,	1,	31,	"MVNs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<9)|(1<<15), NULL, NULL, NULL, OperandInfo52 },  // Inst #158 = MVNs
  { 159,	6,	1,	5,	"ORRri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #159 = ORRri
  { 160,	6,	1,	6,	"ORRrr", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #160 = ORRrr
  { 161,	8,	1,	8,	"ORRrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<9), NULL, NULL, NULL, OperandInfo7 },  // Inst #161 = ORRrs
  { 162,	5,	1,	6,	"PICADD", 0|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|1|(3<<4), NULL, NULL, NULL, OperandInfo8 },  // Inst #162 = PICADD
  { 163,	5,	1,	21,	"PICLDR", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|2|(3<<4), NULL, NULL, NULL, OperandInfo8 },  // Inst #163 = PICLDR
  { 164,	5,	1,	21,	"PICLDRB", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|2|(3<<4), NULL, NULL, NULL, OperandInfo8 },  // Inst #164 = PICLDRB
  { 165,	5,	1,	21,	"PICLDRH", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|3|(3<<4), NULL, NULL, NULL, OperandInfo8 },  // Inst #165 = PICLDRH
  { 166,	5,	1,	21,	"PICLDRSB", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|3|(3<<4), NULL, NULL, NULL, OperandInfo8 },  // Inst #166 = PICLDRSB
  { 167,	5,	1,	21,	"PICLDRSH", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|3|(3<<4), NULL, NULL, NULL, OperandInfo8 },  // Inst #167 = PICLDRSH
  { 168,	5,	0,	38,	"PICSTR", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|2|(3<<4), NULL, NULL, NULL, OperandInfo8 },  // Inst #168 = PICSTR
  { 169,	5,	0,	38,	"PICSTRB", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|2|(3<<4), NULL, NULL, NULL, OperandInfo8 },  // Inst #169 = PICSTRB
  { 170,	5,	0,	38,	"PICSTRH", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|3|(3<<4), NULL, NULL, NULL, OperandInfo8 },  // Inst #170 = PICSTRH
  { 171,	6,	1,	7,	"PKHBT", 0|(1<<TID::Predicable), 0|(3<<4)|(11<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #171 = PKHBT
  { 172,	6,	1,	7,	"PKHTB", 0|(1<<TID::Predicable), 0|(3<<4)|(11<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #172 = PKHTB
  { 173,	4,	1,	42,	"REV", 0|(1<<TID::Predicable), 0|(3<<4)|(11<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #173 = REV
  { 174,	4,	1,	42,	"REV16", 0|(1<<TID::Predicable), 0|(3<<4)|(11<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #174 = REV16
  { 175,	4,	1,	42,	"REVSH", 0|(1<<TID::Predicable), 0|(3<<4)|(11<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #175 = REVSH
  { 176,	5,	1,	5,	"RSBSri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #176 = RSBSri
  { 177,	7,	1,	8,	"RSBSrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<9), NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #177 = RSBSrs
  { 178,	6,	1,	5,	"RSBri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #178 = RSBri
  { 179,	8,	1,	8,	"RSBrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<9), NULL, NULL, NULL, OperandInfo7 },  // Inst #179 = RSBrs
  { 180,	3,	1,	5,	"RSCSri", 0, 0|1|(3<<4)|(4<<9), ImplicitList1, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #180 = RSCSri
  { 181,	5,	1,	8,	"RSCSrs", 0, 0|1|(3<<4)|(5<<9), ImplicitList1, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #181 = RSCSrs
  { 182,	6,	1,	5,	"RSCri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), ImplicitList1, NULL, NULL, OperandInfo5 },  // Inst #182 = RSCri
  { 183,	8,	1,	8,	"RSCrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<9), ImplicitList1, NULL, NULL, OperandInfo7 },  // Inst #183 = RSCrs
  { 184,	3,	1,	5,	"SBCSri", 0, 0|1|(3<<4)|(4<<9), ImplicitList1, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #184 = SBCSri
  { 185,	3,	1,	6,	"SBCSrr", 0, 0|1|(3<<4)|(4<<9), ImplicitList1, ImplicitList1, Barriers1, OperandInfo3 },  // Inst #185 = SBCSrr
  { 186,	5,	1,	8,	"SBCSrs", 0, 0|1|(3<<4)|(5<<9), ImplicitList1, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #186 = SBCSrs
  { 187,	6,	1,	5,	"SBCri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), ImplicitList1, NULL, NULL, OperandInfo5 },  // Inst #187 = SBCri
  { 188,	6,	1,	6,	"SBCrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), ImplicitList1, NULL, NULL, OperandInfo6 },  // Inst #188 = SBCrr
  { 189,	8,	1,	8,	"SBCrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<9), ImplicitList1, NULL, NULL, OperandInfo7 },  // Inst #189 = SBCrs
  { 190,	6,	1,	25,	"SMLABB", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #190 = SMLABB
  { 191,	6,	1,	25,	"SMLABT", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #191 = SMLABT
  { 192,	7,	2,	27,	"SMLAL", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo46 },  // Inst #192 = SMLAL
  { 193,	6,	1,	25,	"SMLATB", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #193 = SMLATB
  { 194,	6,	1,	25,	"SMLATT", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #194 = SMLATT
  { 195,	6,	1,	25,	"SMLAWB", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #195 = SMLAWB
  { 196,	6,	1,	25,	"SMLAWT", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #196 = SMLAWT
  { 197,	6,	1,	26,	"SMMLA", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #197 = SMMLA
  { 198,	6,	1,	26,	"SMMLS", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #198 = SMMLS
  { 199,	5,	1,	33,	"SMMUL", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #199 = SMMUL
  { 200,	5,	1,	33,	"SMULBB", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #200 = SMULBB
  { 201,	5,	1,	33,	"SMULBT", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #201 = SMULBT
  { 202,	7,	2,	34,	"SMULL", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo46 },  // Inst #202 = SMULL
  { 203,	5,	1,	33,	"SMULTB", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #203 = SMULTB
  { 204,	5,	1,	33,	"SMULTT", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #204 = SMULTT
  { 205,	5,	1,	32,	"SMULWB", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #205 = SMULWB
  { 206,	5,	1,	32,	"SMULWT", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #206 = SMULWT
  { 207,	5,	0,	37,	"STM", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|4|(3<<4)|(10<<9), NULL, NULL, NULL, OperandInfo35 },  // Inst #207 = STM
  { 208,	6,	0,	38,	"STR", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|2|(3<<4)|(7<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #208 = STR
  { 209,	6,	0,	38,	"STRB", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|2|(3<<4)|(7<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #209 = STRB
  { 210,	7,	1,	39,	"STRB_POST", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|2|(3<<4)|(2<<7)|(7<<9), NULL, NULL, NULL, OperandInfo53 },  // Inst #210 = STRB_POST
  { 211,	7,	1,	39,	"STRB_PRE", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|2|(3<<4)|(1<<7)|(7<<9), NULL, NULL, NULL, OperandInfo53 },  // Inst #211 = STRB_PRE
  { 212,	7,	0,	38,	"STRD", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|3|(3<<4)|(9<<9), NULL, NULL, NULL, OperandInfo10 },  // Inst #212 = STRD
  { 213,	6,	0,	38,	"STRH", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|3|(3<<4)|(9<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #213 = STRH
  { 214,	7,	1,	39,	"STRH_POST", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|3|(3<<4)|(2<<7)|(9<<9), NULL, NULL, NULL, OperandInfo53 },  // Inst #214 = STRH_POST
  { 215,	7,	1,	39,	"STRH_PRE", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|3|(3<<4)|(1<<7)|(9<<9), NULL, NULL, NULL, OperandInfo53 },  // Inst #215 = STRH_PRE
  { 216,	7,	1,	39,	"STR_POST", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|2|(3<<4)|(2<<7)|(7<<9), NULL, NULL, NULL, OperandInfo53 },  // Inst #216 = STR_POST
  { 217,	7,	1,	39,	"STR_PRE", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|2|(3<<4)|(1<<7)|(7<<9), NULL, NULL, NULL, OperandInfo53 },  // Inst #217 = STR_PRE
  { 218,	5,	1,	5,	"SUBSri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #218 = SUBSri
  { 219,	5,	1,	6,	"SUBSrr", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo9 },  // Inst #219 = SUBSrr
  { 220,	7,	1,	8,	"SUBSrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<9), NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #220 = SUBSrs
  { 221,	6,	1,	5,	"SUBri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #221 = SUBri
  { 222,	6,	1,	6,	"SUBrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #222 = SUBrr
  { 223,	8,	1,	8,	"SUBrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<9), NULL, NULL, NULL, OperandInfo7 },  // Inst #223 = SUBrs
  { 224,	5,	1,	6,	"SXTABrr", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #224 = SXTABrr
  { 225,	6,	1,	7,	"SXTABrr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #225 = SXTABrr_rot
  { 226,	5,	1,	6,	"SXTAHrr", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #226 = SXTAHrr
  { 227,	6,	1,	7,	"SXTAHrr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #227 = SXTAHrr_rot
  { 228,	4,	1,	42,	"SXTBr", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #228 = SXTBr
  { 229,	5,	1,	43,	"SXTBr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #229 = SXTBr_rot
  { 230,	4,	1,	42,	"SXTHr", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #230 = SXTHr
  { 231,	5,	1,	43,	"SXTHr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #231 = SXTHr_rot
  { 232,	4,	0,	14,	"TEQri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #232 = TEQri
  { 233,	4,	0,	15,	"TEQrr", 0|(1<<TID::Predicable)|(1<<TID::Commutable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #233 = TEQrr
  { 234,	6,	0,	17,	"TEQrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<9), NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #234 = TEQrs
  { 235,	0,	0,	0,	"TPsoft", 0|(1<<TID::Call), 0|(3<<4)|(2<<9), NULL, ImplicitList7, Barriers1, 0 },  // Inst #235 = TPsoft
  { 236,	4,	0,	14,	"TSTri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #236 = TSTri
  { 237,	4,	0,	15,	"TSTrr", 0|(1<<TID::Predicable)|(1<<TID::Commutable), 0|1|(3<<4)|(4<<9), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #237 = TSTrr
  { 238,	6,	0,	17,	"TSTrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<9), NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #238 = TSTrs
  { 239,	6,	2,	27,	"UMAAL", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #239 = UMAAL
  { 240,	7,	2,	27,	"UMLAL", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo46 },  // Inst #240 = UMLAL
  { 241,	7,	2,	34,	"UMULL", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo46 },  // Inst #241 = UMULL
  { 242,	5,	1,	6,	"UXTABrr", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #242 = UXTABrr
  { 243,	6,	1,	7,	"UXTABrr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #243 = UXTABrr_rot
  { 244,	5,	1,	6,	"UXTAHrr", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #244 = UXTAHrr
  { 245,	6,	1,	7,	"UXTAHrr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #245 = UXTAHrr_rot
  { 246,	4,	1,	42,	"UXTB16r", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #246 = UXTB16r
  { 247,	5,	1,	43,	"UXTB16r_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #247 = UXTB16r_rot
  { 248,	4,	1,	42,	"UXTBr", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #248 = UXTBr
  { 249,	5,	1,	43,	"UXTBr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #249 = UXTBr_rot
  { 250,	4,	1,	42,	"UXTHr", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #250 = UXTHr
  { 251,	5,	1,	43,	"UXTHr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #251 = UXTHr_rot
  { 252,	4,	1,	45,	"VABALsv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #252 = VABALsv2i64
  { 253,	4,	1,	45,	"VABALsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #253 = VABALsv4i32
  { 254,	4,	1,	45,	"VABALsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #254 = VABALsv8i16
  { 255,	4,	1,	45,	"VABALuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #255 = VABALuv2i64
  { 256,	4,	1,	45,	"VABALuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #256 = VABALuv4i32
  { 257,	4,	1,	45,	"VABALuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #257 = VABALuv8i16
  { 258,	4,	1,	45,	"VABAsv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo56 },  // Inst #258 = VABAsv16i8
  { 259,	4,	1,	45,	"VABAsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo57 },  // Inst #259 = VABAsv2i32
  { 260,	4,	1,	45,	"VABAsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo57 },  // Inst #260 = VABAsv4i16
  { 261,	4,	1,	45,	"VABAsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo56 },  // Inst #261 = VABAsv4i32
  { 262,	4,	1,	45,	"VABAsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo56 },  // Inst #262 = VABAsv8i16
  { 263,	4,	1,	45,	"VABAsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo57 },  // Inst #263 = VABAsv8i8
  { 264,	4,	1,	45,	"VABAuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo56 },  // Inst #264 = VABAuv16i8
  { 265,	4,	1,	45,	"VABAuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo57 },  // Inst #265 = VABAuv2i32
  { 266,	4,	1,	45,	"VABAuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo57 },  // Inst #266 = VABAuv4i16
  { 267,	4,	1,	45,	"VABAuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo56 },  // Inst #267 = VABAuv4i32
  { 268,	4,	1,	45,	"VABAuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo56 },  // Inst #268 = VABAuv8i16
  { 269,	4,	1,	45,	"VABAuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo57 },  // Inst #269 = VABAuv8i8
  { 270,	3,	1,	45,	"VABDLsv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #270 = VABDLsv2i64
  { 271,	3,	1,	45,	"VABDLsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #271 = VABDLsv4i32
  { 272,	3,	1,	45,	"VABDLsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #272 = VABDLsv8i16
  { 273,	3,	1,	45,	"VABDLuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #273 = VABDLuv2i64
  { 274,	3,	1,	45,	"VABDLuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #274 = VABDLuv4i32
  { 275,	3,	1,	45,	"VABDLuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #275 = VABDLuv8i16
  { 276,	3,	1,	45,	"VABDfd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #276 = VABDfd
  { 277,	3,	1,	45,	"VABDfq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #277 = VABDfq
  { 278,	3,	1,	45,	"VABDsv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #278 = VABDsv16i8
  { 279,	3,	1,	45,	"VABDsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #279 = VABDsv2i32
  { 280,	3,	1,	45,	"VABDsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #280 = VABDsv4i16
  { 281,	3,	1,	45,	"VABDsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #281 = VABDsv4i32
  { 282,	3,	1,	45,	"VABDsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #282 = VABDsv8i16
  { 283,	3,	1,	45,	"VABDsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #283 = VABDsv8i8
  { 284,	3,	1,	45,	"VABDuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #284 = VABDuv16i8
  { 285,	3,	1,	45,	"VABDuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #285 = VABDuv2i32
  { 286,	3,	1,	45,	"VABDuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #286 = VABDuv4i16
  { 287,	3,	1,	45,	"VABDuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #287 = VABDuv4i32
  { 288,	3,	1,	45,	"VABDuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #288 = VABDuv8i16
  { 289,	3,	1,	45,	"VABDuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #289 = VABDuv8i8
  { 290,	2,	1,	45,	"VABSfd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #290 = VABSfd
  { 291,	2,	1,	45,	"VABSfd_sfp", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo62 },  // Inst #291 = VABSfd_sfp
  { 292,	2,	1,	45,	"VABSfq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #292 = VABSfq
  { 293,	2,	1,	45,	"VABSv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #293 = VABSv16i8
  { 294,	2,	1,	45,	"VABSv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #294 = VABSv2i32
  { 295,	2,	1,	45,	"VABSv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #295 = VABSv4i16
  { 296,	2,	1,	45,	"VABSv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #296 = VABSv4i32
  { 297,	2,	1,	45,	"VABSv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #297 = VABSv8i16
  { 298,	2,	1,	45,	"VABSv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #298 = VABSv8i8
  { 299,	3,	1,	45,	"VACGEd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #299 = VACGEd
  { 300,	3,	1,	45,	"VACGEq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #300 = VACGEq
  { 301,	3,	1,	45,	"VACGTd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #301 = VACGTd
  { 302,	3,	1,	45,	"VACGTq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #302 = VACGTq
  { 303,	3,	1,	45,	"VADDHNv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo64 },  // Inst #303 = VADDHNv2i32
  { 304,	3,	1,	45,	"VADDHNv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo64 },  // Inst #304 = VADDHNv4i16
  { 305,	3,	1,	45,	"VADDHNv8i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo64 },  // Inst #305 = VADDHNv8i8
  { 306,	3,	1,	45,	"VADDLsv2i64", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #306 = VADDLsv2i64
  { 307,	3,	1,	45,	"VADDLsv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #307 = VADDLsv4i32
  { 308,	3,	1,	45,	"VADDLsv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #308 = VADDLsv8i16
  { 309,	3,	1,	45,	"VADDLuv2i64", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #309 = VADDLuv2i64
  { 310,	3,	1,	45,	"VADDLuv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #310 = VADDLuv4i32
  { 311,	3,	1,	45,	"VADDLuv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #311 = VADDLuv8i16
  { 312,	3,	1,	45,	"VADDWsv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo65 },  // Inst #312 = VADDWsv2i64
  { 313,	3,	1,	45,	"VADDWsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo65 },  // Inst #313 = VADDWsv4i32
  { 314,	3,	1,	45,	"VADDWsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo65 },  // Inst #314 = VADDWsv8i16
  { 315,	3,	1,	45,	"VADDWuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo65 },  // Inst #315 = VADDWuv2i64
  { 316,	3,	1,	45,	"VADDWuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo65 },  // Inst #316 = VADDWuv4i32
  { 317,	3,	1,	45,	"VADDWuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo65 },  // Inst #317 = VADDWuv8i16
  { 318,	3,	1,	45,	"VADDfd", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #318 = VADDfd
  { 319,	3,	1,	45,	"VADDfd_sfp", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo66 },  // Inst #319 = VADDfd_sfp
  { 320,	3,	1,	45,	"VADDfq", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #320 = VADDfq
  { 321,	3,	1,	45,	"VADDv16i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #321 = VADDv16i8
  { 322,	3,	1,	45,	"VADDv1i64", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #322 = VADDv1i64
  { 323,	3,	1,	45,	"VADDv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #323 = VADDv2i32
  { 324,	3,	1,	45,	"VADDv2i64", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #324 = VADDv2i64
  { 325,	3,	1,	45,	"VADDv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #325 = VADDv4i16
  { 326,	3,	1,	45,	"VADDv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #326 = VADDv4i32
  { 327,	3,	1,	45,	"VADDv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #327 = VADDv8i16
  { 328,	3,	1,	45,	"VADDv8i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #328 = VADDv8i8
  { 329,	3,	1,	45,	"VANDd", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #329 = VANDd
  { 330,	3,	1,	45,	"VANDq", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #330 = VANDq
  { 331,	3,	1,	45,	"VBICd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #331 = VBICd
  { 332,	3,	1,	45,	"VBICq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #332 = VBICq
  { 333,	4,	1,	45,	"VBSLd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo57 },  // Inst #333 = VBSLd
  { 334,	4,	1,	45,	"VBSLq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo56 },  // Inst #334 = VBSLq
  { 335,	3,	1,	45,	"VCEQfd", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #335 = VCEQfd
  { 336,	3,	1,	45,	"VCEQfq", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #336 = VCEQfq
  { 337,	3,	1,	45,	"VCEQv16i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #337 = VCEQv16i8
  { 338,	3,	1,	45,	"VCEQv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #338 = VCEQv2i32
  { 339,	3,	1,	45,	"VCEQv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #339 = VCEQv4i16
  { 340,	3,	1,	45,	"VCEQv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #340 = VCEQv4i32
  { 341,	3,	1,	45,	"VCEQv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #341 = VCEQv8i16
  { 342,	3,	1,	45,	"VCEQv8i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #342 = VCEQv8i8
  { 343,	3,	1,	45,	"VCGEfd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #343 = VCGEfd
  { 344,	3,	1,	45,	"VCGEfq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #344 = VCGEfq
  { 345,	3,	1,	45,	"VCGEsv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #345 = VCGEsv16i8
  { 346,	3,	1,	45,	"VCGEsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #346 = VCGEsv2i32
  { 347,	3,	1,	45,	"VCGEsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #347 = VCGEsv4i16
  { 348,	3,	1,	45,	"VCGEsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #348 = VCGEsv4i32
  { 349,	3,	1,	45,	"VCGEsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #349 = VCGEsv8i16
  { 350,	3,	1,	45,	"VCGEsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #350 = VCGEsv8i8
  { 351,	3,	1,	45,	"VCGEuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #351 = VCGEuv16i8
  { 352,	3,	1,	45,	"VCGEuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #352 = VCGEuv2i32
  { 353,	3,	1,	45,	"VCGEuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #353 = VCGEuv4i16
  { 354,	3,	1,	45,	"VCGEuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #354 = VCGEuv4i32
  { 355,	3,	1,	45,	"VCGEuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #355 = VCGEuv8i16
  { 356,	3,	1,	45,	"VCGEuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #356 = VCGEuv8i8
  { 357,	3,	1,	45,	"VCGTfd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #357 = VCGTfd
  { 358,	3,	1,	45,	"VCGTfq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #358 = VCGTfq
  { 359,	3,	1,	45,	"VCGTsv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #359 = VCGTsv16i8
  { 360,	3,	1,	45,	"VCGTsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #360 = VCGTsv2i32
  { 361,	3,	1,	45,	"VCGTsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #361 = VCGTsv4i16
  { 362,	3,	1,	45,	"VCGTsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #362 = VCGTsv4i32
  { 363,	3,	1,	45,	"VCGTsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #363 = VCGTsv8i16
  { 364,	3,	1,	45,	"VCGTsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #364 = VCGTsv8i8
  { 365,	3,	1,	45,	"VCGTuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #365 = VCGTuv16i8
  { 366,	3,	1,	45,	"VCGTuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #366 = VCGTuv2i32
  { 367,	3,	1,	45,	"VCGTuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #367 = VCGTuv4i16
  { 368,	3,	1,	45,	"VCGTuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #368 = VCGTuv4i32
  { 369,	3,	1,	45,	"VCGTuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #369 = VCGTuv8i16
  { 370,	3,	1,	45,	"VCGTuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #370 = VCGTuv8i8
  { 371,	2,	1,	45,	"VCLSv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #371 = VCLSv16i8
  { 372,	2,	1,	45,	"VCLSv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #372 = VCLSv2i32
  { 373,	2,	1,	45,	"VCLSv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #373 = VCLSv4i16
  { 374,	2,	1,	45,	"VCLSv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #374 = VCLSv4i32
  { 375,	2,	1,	45,	"VCLSv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #375 = VCLSv8i16
  { 376,	2,	1,	45,	"VCLSv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #376 = VCLSv8i8
  { 377,	2,	1,	45,	"VCLZv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #377 = VCLZv16i8
  { 378,	2,	1,	45,	"VCLZv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #378 = VCLZv2i32
  { 379,	2,	1,	45,	"VCLZv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #379 = VCLZv4i16
  { 380,	2,	1,	45,	"VCLZv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #380 = VCLZv4i32
  { 381,	2,	1,	45,	"VCLZv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #381 = VCLZv8i16
  { 382,	2,	1,	45,	"VCLZv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #382 = VCLZv8i8
  { 383,	2,	1,	45,	"VCNTd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #383 = VCNTd
  { 384,	2,	1,	45,	"VCNTq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #384 = VCNTq
  { 385,	2,	1,	45,	"VCVTf2sd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #385 = VCVTf2sd
  { 386,	2,	1,	45,	"VCVTf2sd_sfp", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo62 },  // Inst #386 = VCVTf2sd_sfp
  { 387,	2,	1,	45,	"VCVTf2sq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #387 = VCVTf2sq
  { 388,	2,	1,	45,	"VCVTf2ud", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #388 = VCVTf2ud
  { 389,	2,	1,	45,	"VCVTf2ud_sfp", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo62 },  // Inst #389 = VCVTf2ud_sfp
  { 390,	2,	1,	45,	"VCVTf2uq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #390 = VCVTf2uq
  { 391,	3,	1,	45,	"VCVTf2xsd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #391 = VCVTf2xsd
  { 392,	3,	1,	45,	"VCVTf2xsq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #392 = VCVTf2xsq
  { 393,	3,	1,	45,	"VCVTf2xud", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #393 = VCVTf2xud
  { 394,	3,	1,	45,	"VCVTf2xuq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #394 = VCVTf2xuq
  { 395,	2,	1,	45,	"VCVTs2fd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #395 = VCVTs2fd
  { 396,	2,	1,	45,	"VCVTs2fd_sfp", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo62 },  // Inst #396 = VCVTs2fd_sfp
  { 397,	2,	1,	45,	"VCVTs2fq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #397 = VCVTs2fq
  { 398,	2,	1,	45,	"VCVTu2fd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #398 = VCVTu2fd
  { 399,	2,	1,	45,	"VCVTu2fd_sfp", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo62 },  // Inst #399 = VCVTu2fd_sfp
  { 400,	2,	1,	45,	"VCVTu2fq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #400 = VCVTu2fq
  { 401,	3,	1,	45,	"VCVTxs2fd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #401 = VCVTxs2fd
  { 402,	3,	1,	45,	"VCVTxs2fq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #402 = VCVTxs2fq
  { 403,	3,	1,	45,	"VCVTxu2fd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #403 = VCVTxu2fd
  { 404,	3,	1,	45,	"VCVTxu2fq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #404 = VCVTxu2fq
  { 405,	4,	1,	45,	"VDUP16d", 0|(1<<TID::Predicable), 0|(3<<4)|(27<<9), NULL, NULL, NULL, OperandInfo69 },  // Inst #405 = VDUP16d
  { 406,	4,	1,	45,	"VDUP16q", 0|(1<<TID::Predicable), 0|(3<<4)|(27<<9), NULL, NULL, NULL, OperandInfo70 },  // Inst #406 = VDUP16q
  { 407,	4,	1,	45,	"VDUP32d", 0|(1<<TID::Predicable), 0|(3<<4)|(27<<9), NULL, NULL, NULL, OperandInfo69 },  // Inst #407 = VDUP32d
  { 408,	4,	1,	45,	"VDUP32q", 0|(1<<TID::Predicable), 0|(3<<4)|(27<<9), NULL, NULL, NULL, OperandInfo70 },  // Inst #408 = VDUP32q
  { 409,	4,	1,	45,	"VDUP8d", 0|(1<<TID::Predicable), 0|(3<<4)|(27<<9), NULL, NULL, NULL, OperandInfo69 },  // Inst #409 = VDUP8d
  { 410,	4,	1,	45,	"VDUP8q", 0|(1<<TID::Predicable), 0|(3<<4)|(27<<9), NULL, NULL, NULL, OperandInfo70 },  // Inst #410 = VDUP8q
  { 411,	3,	1,	45,	"VDUPLN16d", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #411 = VDUPLN16d
  { 412,	3,	1,	45,	"VDUPLN16q", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo71 },  // Inst #412 = VDUPLN16q
  { 413,	3,	1,	45,	"VDUPLN32d", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #413 = VDUPLN32d
  { 414,	3,	1,	45,	"VDUPLN32q", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo71 },  // Inst #414 = VDUPLN32q
  { 415,	3,	1,	45,	"VDUPLN8d", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #415 = VDUPLN8d
  { 416,	3,	1,	45,	"VDUPLN8q", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo71 },  // Inst #416 = VDUPLN8q
  { 417,	3,	1,	45,	"VDUPLNfd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #417 = VDUPLNfd
  { 418,	3,	1,	45,	"VDUPLNfq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo71 },  // Inst #418 = VDUPLNfq
  { 419,	4,	1,	45,	"VDUPfd", 0|(1<<TID::Predicable), 0|(3<<4)|(27<<9), NULL, NULL, NULL, OperandInfo69 },  // Inst #419 = VDUPfd
  { 420,	2,	1,	45,	"VDUPfdf", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo72 },  // Inst #420 = VDUPfdf
  { 421,	4,	1,	45,	"VDUPfq", 0|(1<<TID::Predicable), 0|(3<<4)|(27<<9), NULL, NULL, NULL, OperandInfo70 },  // Inst #421 = VDUPfq
  { 422,	2,	1,	45,	"VDUPfqf", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo73 },  // Inst #422 = VDUPfqf
  { 423,	3,	1,	45,	"VEORd", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #423 = VEORd
  { 424,	3,	1,	45,	"VEORq", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #424 = VEORq
  { 425,	4,	1,	45,	"VEXTd16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo74 },  // Inst #425 = VEXTd16
  { 426,	4,	1,	45,	"VEXTd32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo74 },  // Inst #426 = VEXTd32
  { 427,	4,	1,	45,	"VEXTd8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo74 },  // Inst #427 = VEXTd8
  { 428,	4,	1,	45,	"VEXTdf", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo74 },  // Inst #428 = VEXTdf
  { 429,	4,	1,	45,	"VEXTq16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo75 },  // Inst #429 = VEXTq16
  { 430,	4,	1,	45,	"VEXTq32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo75 },  // Inst #430 = VEXTq32
  { 431,	4,	1,	45,	"VEXTq8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo75 },  // Inst #431 = VEXTq8
  { 432,	4,	1,	45,	"VEXTqf", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo75 },  // Inst #432 = VEXTqf
  { 433,	5,	1,	45,	"VGETLNi32", 0|(1<<TID::Predicable), 0|(3<<4)|(25<<9), NULL, NULL, NULL, OperandInfo76 },  // Inst #433 = VGETLNi32
  { 434,	5,	1,	45,	"VGETLNs16", 0|(1<<TID::Predicable), 0|(3<<4)|(25<<9), NULL, NULL, NULL, OperandInfo76 },  // Inst #434 = VGETLNs16
  { 435,	5,	1,	45,	"VGETLNs8", 0|(1<<TID::Predicable), 0|(3<<4)|(25<<9), NULL, NULL, NULL, OperandInfo76 },  // Inst #435 = VGETLNs8
  { 436,	5,	1,	45,	"VGETLNu16", 0|(1<<TID::Predicable), 0|(3<<4)|(25<<9), NULL, NULL, NULL, OperandInfo76 },  // Inst #436 = VGETLNu16
  { 437,	5,	1,	45,	"VGETLNu8", 0|(1<<TID::Predicable), 0|(3<<4)|(25<<9), NULL, NULL, NULL, OperandInfo76 },  // Inst #437 = VGETLNu8
  { 438,	3,	1,	45,	"VHADDsv16i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #438 = VHADDsv16i8
  { 439,	3,	1,	45,	"VHADDsv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #439 = VHADDsv2i32
  { 440,	3,	1,	45,	"VHADDsv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #440 = VHADDsv4i16
  { 441,	3,	1,	45,	"VHADDsv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #441 = VHADDsv4i32
  { 442,	3,	1,	45,	"VHADDsv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #442 = VHADDsv8i16
  { 443,	3,	1,	45,	"VHADDsv8i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #443 = VHADDsv8i8
  { 444,	3,	1,	45,	"VHADDuv16i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #444 = VHADDuv16i8
  { 445,	3,	1,	45,	"VHADDuv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #445 = VHADDuv2i32
  { 446,	3,	1,	45,	"VHADDuv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #446 = VHADDuv4i16
  { 447,	3,	1,	45,	"VHADDuv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #447 = VHADDuv4i32
  { 448,	3,	1,	45,	"VHADDuv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #448 = VHADDuv8i16
  { 449,	3,	1,	45,	"VHADDuv8i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #449 = VHADDuv8i8
  { 450,	3,	1,	45,	"VHSUBsv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #450 = VHSUBsv16i8
  { 451,	3,	1,	45,	"VHSUBsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #451 = VHSUBsv2i32
  { 452,	3,	1,	45,	"VHSUBsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #452 = VHSUBsv4i16
  { 453,	3,	1,	45,	"VHSUBsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #453 = VHSUBsv4i32
  { 454,	3,	1,	45,	"VHSUBsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #454 = VHSUBsv8i16
  { 455,	3,	1,	45,	"VHSUBsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #455 = VHSUBsv8i8
  { 456,	3,	1,	45,	"VHSUBuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #456 = VHSUBuv16i8
  { 457,	3,	1,	45,	"VHSUBuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #457 = VHSUBuv2i32
  { 458,	3,	1,	45,	"VHSUBuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #458 = VHSUBuv4i16
  { 459,	3,	1,	45,	"VHSUBuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #459 = VHSUBuv4i32
  { 460,	3,	1,	45,	"VHSUBuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #460 = VHSUBuv8i16
  { 461,	3,	1,	45,	"VHSUBuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #461 = VHSUBuv8i8
  { 462,	4,	1,	45,	"VLD1d16", 0|(1<<TID::MayLoad), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo77 },  // Inst #462 = VLD1d16
  { 463,	4,	1,	45,	"VLD1d32", 0|(1<<TID::MayLoad), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo77 },  // Inst #463 = VLD1d32
  { 464,	4,	1,	45,	"VLD1d64", 0|(1<<TID::MayLoad), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo77 },  // Inst #464 = VLD1d64
  { 465,	4,	1,	45,	"VLD1d8", 0|(1<<TID::MayLoad), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo77 },  // Inst #465 = VLD1d8
  { 466,	4,	1,	45,	"VLD1df", 0|(1<<TID::MayLoad), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo77 },  // Inst #466 = VLD1df
  { 467,	4,	1,	45,	"VLD1q16", 0|(1<<TID::MayLoad), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo78 },  // Inst #467 = VLD1q16
  { 468,	4,	1,	45,	"VLD1q32", 0|(1<<TID::MayLoad), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo78 },  // Inst #468 = VLD1q32
  { 469,	4,	1,	45,	"VLD1q64", 0|(1<<TID::MayLoad), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo78 },  // Inst #469 = VLD1q64
  { 470,	4,	1,	45,	"VLD1q8", 0|(1<<TID::MayLoad), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo78 },  // Inst #470 = VLD1q8
  { 471,	4,	1,	45,	"VLD1qf", 0|(1<<TID::MayLoad), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo78 },  // Inst #471 = VLD1qf
  { 472,	5,	2,	45,	"VLD2d16", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo79 },  // Inst #472 = VLD2d16
  { 473,	5,	2,	45,	"VLD2d32", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo79 },  // Inst #473 = VLD2d32
  { 474,	5,	2,	45,	"VLD2d8", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo79 },  // Inst #474 = VLD2d8
  { 475,	6,	3,	45,	"VLD3d16", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo80 },  // Inst #475 = VLD3d16
  { 476,	6,	3,	45,	"VLD3d32", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo80 },  // Inst #476 = VLD3d32
  { 477,	6,	3,	45,	"VLD3d8", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo80 },  // Inst #477 = VLD3d8
  { 478,	7,	4,	45,	"VLD4d16", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo81 },  // Inst #478 = VLD4d16
  { 479,	7,	4,	45,	"VLD4d32", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo81 },  // Inst #479 = VLD4d32
  { 480,	7,	4,	45,	"VLD4d8", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo81 },  // Inst #480 = VLD4d8
  { 481,	3,	1,	45,	"VLDRQ", 0|(1<<TID::MayLoad), 0|4|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo82 },  // Inst #481 = VLDRQ
  { 482,	3,	1,	45,	"VMAXfd", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #482 = VMAXfd
  { 483,	3,	1,	45,	"VMAXfq", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #483 = VMAXfq
  { 484,	3,	1,	45,	"VMAXsv16i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #484 = VMAXsv16i8
  { 485,	3,	1,	45,	"VMAXsv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #485 = VMAXsv2i32
  { 486,	3,	1,	45,	"VMAXsv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #486 = VMAXsv4i16
  { 487,	3,	1,	45,	"VMAXsv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #487 = VMAXsv4i32
  { 488,	3,	1,	45,	"VMAXsv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #488 = VMAXsv8i16
  { 489,	3,	1,	45,	"VMAXsv8i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #489 = VMAXsv8i8
  { 490,	3,	1,	45,	"VMAXuv16i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #490 = VMAXuv16i8
  { 491,	3,	1,	45,	"VMAXuv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #491 = VMAXuv2i32
  { 492,	3,	1,	45,	"VMAXuv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #492 = VMAXuv4i16
  { 493,	3,	1,	45,	"VMAXuv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #493 = VMAXuv4i32
  { 494,	3,	1,	45,	"VMAXuv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #494 = VMAXuv8i16
  { 495,	3,	1,	45,	"VMAXuv8i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #495 = VMAXuv8i8
  { 496,	3,	1,	45,	"VMINfd", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #496 = VMINfd
  { 497,	3,	1,	45,	"VMINfq", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #497 = VMINfq
  { 498,	3,	1,	45,	"VMINsv16i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #498 = VMINsv16i8
  { 499,	3,	1,	45,	"VMINsv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #499 = VMINsv2i32
  { 500,	3,	1,	45,	"VMINsv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #500 = VMINsv4i16
  { 501,	3,	1,	45,	"VMINsv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #501 = VMINsv4i32
  { 502,	3,	1,	45,	"VMINsv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #502 = VMINsv8i16
  { 503,	3,	1,	45,	"VMINsv8i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #503 = VMINsv8i8
  { 504,	3,	1,	45,	"VMINuv16i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #504 = VMINuv16i8
  { 505,	3,	1,	45,	"VMINuv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #505 = VMINuv2i32
  { 506,	3,	1,	45,	"VMINuv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #506 = VMINuv4i16
  { 507,	3,	1,	45,	"VMINuv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #507 = VMINuv4i32
  { 508,	3,	1,	45,	"VMINuv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #508 = VMINuv8i16
  { 509,	3,	1,	45,	"VMINuv8i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #509 = VMINuv8i8
  { 510,	4,	1,	45,	"VMLALsv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #510 = VMLALsv2i64
  { 511,	4,	1,	45,	"VMLALsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #511 = VMLALsv4i32
  { 512,	4,	1,	45,	"VMLALsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #512 = VMLALsv8i16
  { 513,	4,	1,	45,	"VMLALuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #513 = VMLALuv2i64
  { 514,	4,	1,	45,	"VMLALuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #514 = VMLALuv4i32
  { 515,	4,	1,	45,	"VMLALuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #515 = VMLALuv8i16
  { 516,	4,	1,	45,	"VMLAfd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo57 },  // Inst #516 = VMLAfd
  { 517,	4,	1,	45,	"VMLAfd_sfp", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo83 },  // Inst #517 = VMLAfd_sfp
  { 518,	4,	1,	45,	"VMLAfq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo56 },  // Inst #518 = VMLAfq
  { 519,	4,	1,	45,	"VMLAv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo56 },  // Inst #519 = VMLAv16i8
  { 520,	4,	1,	45,	"VMLAv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo57 },  // Inst #520 = VMLAv2i32
  { 521,	4,	1,	45,	"VMLAv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo57 },  // Inst #521 = VMLAv4i16
  { 522,	4,	1,	45,	"VMLAv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo56 },  // Inst #522 = VMLAv4i32
  { 523,	4,	1,	45,	"VMLAv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo56 },  // Inst #523 = VMLAv8i16
  { 524,	4,	1,	45,	"VMLAv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo57 },  // Inst #524 = VMLAv8i8
  { 525,	4,	1,	45,	"VMLSLsv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #525 = VMLSLsv2i64
  { 526,	4,	1,	45,	"VMLSLsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #526 = VMLSLsv4i32
  { 527,	4,	1,	45,	"VMLSLsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #527 = VMLSLsv8i16
  { 528,	4,	1,	45,	"VMLSLuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #528 = VMLSLuv2i64
  { 529,	4,	1,	45,	"VMLSLuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #529 = VMLSLuv4i32
  { 530,	4,	1,	45,	"VMLSLuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #530 = VMLSLuv8i16
  { 531,	4,	1,	45,	"VMLSfd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo57 },  // Inst #531 = VMLSfd
  { 532,	4,	1,	45,	"VMLSfd_sfp", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo83 },  // Inst #532 = VMLSfd_sfp
  { 533,	4,	1,	45,	"VMLSfq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo56 },  // Inst #533 = VMLSfq
  { 534,	4,	1,	45,	"VMLSv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo56 },  // Inst #534 = VMLSv16i8
  { 535,	4,	1,	45,	"VMLSv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo57 },  // Inst #535 = VMLSv2i32
  { 536,	4,	1,	45,	"VMLSv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo57 },  // Inst #536 = VMLSv4i16
  { 537,	4,	1,	45,	"VMLSv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo56 },  // Inst #537 = VMLSv4i32
  { 538,	4,	1,	45,	"VMLSv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo56 },  // Inst #538 = VMLSv8i16
  { 539,	4,	1,	45,	"VMLSv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo57 },  // Inst #539 = VMLSv8i8
  { 540,	2,	1,	45,	"VMOVD", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #540 = VMOVD
  { 541,	2,	1,	45,	"VMOVLsv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo84 },  // Inst #541 = VMOVLsv2i64
  { 542,	2,	1,	45,	"VMOVLsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo84 },  // Inst #542 = VMOVLsv4i32
  { 543,	2,	1,	45,	"VMOVLsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo84 },  // Inst #543 = VMOVLsv8i16
  { 544,	2,	1,	45,	"VMOVLuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo84 },  // Inst #544 = VMOVLuv2i64
  { 545,	2,	1,	45,	"VMOVLuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo84 },  // Inst #545 = VMOVLuv4i32
  { 546,	2,	1,	45,	"VMOVLuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo84 },  // Inst #546 = VMOVLuv8i16
  { 547,	2,	1,	45,	"VMOVNv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo85 },  // Inst #547 = VMOVNv2i32
  { 548,	2,	1,	45,	"VMOVNv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo85 },  // Inst #548 = VMOVNv4i16
  { 549,	2,	1,	45,	"VMOVNv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo85 },  // Inst #549 = VMOVNv8i8
  { 550,	2,	1,	45,	"VMOVQ", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #550 = VMOVQ
  { 551,	2,	1,	45,	"VMOVv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo86 },  // Inst #551 = VMOVv16i8
  { 552,	2,	1,	45,	"VMOVv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo87 },  // Inst #552 = VMOVv1i64
  { 553,	2,	1,	45,	"VMOVv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo87 },  // Inst #553 = VMOVv2i32
  { 554,	2,	1,	45,	"VMOVv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo86 },  // Inst #554 = VMOVv2i64
  { 555,	2,	1,	45,	"VMOVv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo87 },  // Inst #555 = VMOVv4i16
  { 556,	2,	1,	45,	"VMOVv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo86 },  // Inst #556 = VMOVv4i32
  { 557,	2,	1,	45,	"VMOVv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo86 },  // Inst #557 = VMOVv8i16
  { 558,	2,	1,	45,	"VMOVv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo87 },  // Inst #558 = VMOVv8i8
  { 559,	3,	1,	45,	"VMULLp", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #559 = VMULLp
  { 560,	3,	1,	45,	"VMULLsv2i64", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #560 = VMULLsv2i64
  { 561,	3,	1,	45,	"VMULLsv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #561 = VMULLsv4i32
  { 562,	3,	1,	45,	"VMULLsv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #562 = VMULLsv8i16
  { 563,	3,	1,	45,	"VMULLuv2i64", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #563 = VMULLuv2i64
  { 564,	3,	1,	45,	"VMULLuv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #564 = VMULLuv4i32
  { 565,	3,	1,	45,	"VMULLuv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #565 = VMULLuv8i16
  { 566,	3,	1,	45,	"VMULfd", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #566 = VMULfd
  { 567,	3,	1,	45,	"VMULfd_sfp", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo66 },  // Inst #567 = VMULfd_sfp
  { 568,	3,	1,	45,	"VMULfq", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #568 = VMULfq
  { 569,	3,	1,	45,	"VMULpd", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #569 = VMULpd
  { 570,	3,	1,	45,	"VMULpq", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #570 = VMULpq
  { 571,	3,	1,	45,	"VMULv16i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #571 = VMULv16i8
  { 572,	3,	1,	45,	"VMULv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #572 = VMULv2i32
  { 573,	3,	1,	45,	"VMULv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #573 = VMULv4i16
  { 574,	3,	1,	45,	"VMULv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #574 = VMULv4i32
  { 575,	3,	1,	45,	"VMULv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #575 = VMULv8i16
  { 576,	3,	1,	45,	"VMULv8i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #576 = VMULv8i8
  { 577,	2,	1,	45,	"VMVNd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #577 = VMVNd
  { 578,	2,	1,	45,	"VMVNq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #578 = VMVNq
  { 579,	2,	1,	45,	"VNEGf32d", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #579 = VNEGf32d
  { 580,	2,	1,	45,	"VNEGf32d_sfp", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo62 },  // Inst #580 = VNEGf32d_sfp
  { 581,	2,	1,	45,	"VNEGf32q", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #581 = VNEGf32q
  { 582,	2,	1,	45,	"VNEGs16d", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #582 = VNEGs16d
  { 583,	2,	1,	45,	"VNEGs16q", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #583 = VNEGs16q
  { 584,	2,	1,	45,	"VNEGs32d", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #584 = VNEGs32d
  { 585,	2,	1,	45,	"VNEGs32q", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #585 = VNEGs32q
  { 586,	2,	1,	45,	"VNEGs8d", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #586 = VNEGs8d
  { 587,	2,	1,	45,	"VNEGs8q", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #587 = VNEGs8q
  { 588,	3,	1,	45,	"VORNd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #588 = VORNd
  { 589,	3,	1,	45,	"VORNq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #589 = VORNq
  { 590,	3,	1,	45,	"VORRd", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #590 = VORRd
  { 591,	3,	1,	45,	"VORRq", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #591 = VORRq
  { 592,	3,	1,	45,	"VPADALsv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo88 },  // Inst #592 = VPADALsv16i8
  { 593,	3,	1,	45,	"VPADALsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo89 },  // Inst #593 = VPADALsv2i32
  { 594,	3,	1,	45,	"VPADALsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo89 },  // Inst #594 = VPADALsv4i16
  { 595,	3,	1,	45,	"VPADALsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo88 },  // Inst #595 = VPADALsv4i32
  { 596,	3,	1,	45,	"VPADALsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo88 },  // Inst #596 = VPADALsv8i16
  { 597,	3,	1,	45,	"VPADALsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo89 },  // Inst #597 = VPADALsv8i8
  { 598,	3,	1,	45,	"VPADALuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo88 },  // Inst #598 = VPADALuv16i8
  { 599,	3,	1,	45,	"VPADALuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo89 },  // Inst #599 = VPADALuv2i32
  { 600,	3,	1,	45,	"VPADALuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo89 },  // Inst #600 = VPADALuv4i16
  { 601,	3,	1,	45,	"VPADALuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo88 },  // Inst #601 = VPADALuv4i32
  { 602,	3,	1,	45,	"VPADALuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo88 },  // Inst #602 = VPADALuv8i16
  { 603,	3,	1,	45,	"VPADALuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo89 },  // Inst #603 = VPADALuv8i8
  { 604,	2,	1,	45,	"VPADDLsv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #604 = VPADDLsv16i8
  { 605,	2,	1,	45,	"VPADDLsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #605 = VPADDLsv2i32
  { 606,	2,	1,	45,	"VPADDLsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #606 = VPADDLsv4i16
  { 607,	2,	1,	45,	"VPADDLsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #607 = VPADDLsv4i32
  { 608,	2,	1,	45,	"VPADDLsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #608 = VPADDLsv8i16
  { 609,	2,	1,	45,	"VPADDLsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #609 = VPADDLsv8i8
  { 610,	2,	1,	45,	"VPADDLuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #610 = VPADDLuv16i8
  { 611,	2,	1,	45,	"VPADDLuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #611 = VPADDLuv2i32
  { 612,	2,	1,	45,	"VPADDLuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #612 = VPADDLuv4i16
  { 613,	2,	1,	45,	"VPADDLuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #613 = VPADDLuv4i32
  { 614,	2,	1,	45,	"VPADDLuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #614 = VPADDLuv8i16
  { 615,	2,	1,	45,	"VPADDLuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #615 = VPADDLuv8i8
  { 616,	3,	1,	45,	"VPADDf", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #616 = VPADDf
  { 617,	3,	1,	45,	"VPADDi16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #617 = VPADDi16
  { 618,	3,	1,	45,	"VPADDi32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #618 = VPADDi32
  { 619,	3,	1,	45,	"VPADDi8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #619 = VPADDi8
  { 620,	3,	1,	45,	"VPMAXf", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #620 = VPMAXf
  { 621,	3,	1,	45,	"VPMAXs16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #621 = VPMAXs16
  { 622,	3,	1,	45,	"VPMAXs32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #622 = VPMAXs32
  { 623,	3,	1,	45,	"VPMAXs8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #623 = VPMAXs8
  { 624,	3,	1,	45,	"VPMAXu16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #624 = VPMAXu16
  { 625,	3,	1,	45,	"VPMAXu32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #625 = VPMAXu32
  { 626,	3,	1,	45,	"VPMAXu8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #626 = VPMAXu8
  { 627,	3,	1,	45,	"VPMINf", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #627 = VPMINf
  { 628,	3,	1,	45,	"VPMINs16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #628 = VPMINs16
  { 629,	3,	1,	45,	"VPMINs32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #629 = VPMINs32
  { 630,	3,	1,	45,	"VPMINs8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #630 = VPMINs8
  { 631,	3,	1,	45,	"VPMINu16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #631 = VPMINu16
  { 632,	3,	1,	45,	"VPMINu32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #632 = VPMINu32
  { 633,	3,	1,	45,	"VPMINu8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #633 = VPMINu8
  { 634,	2,	1,	45,	"VQABSv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #634 = VQABSv16i8
  { 635,	2,	1,	45,	"VQABSv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #635 = VQABSv2i32
  { 636,	2,	1,	45,	"VQABSv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #636 = VQABSv4i16
  { 637,	2,	1,	45,	"VQABSv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #637 = VQABSv4i32
  { 638,	2,	1,	45,	"VQABSv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #638 = VQABSv8i16
  { 639,	2,	1,	45,	"VQABSv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #639 = VQABSv8i8
  { 640,	3,	1,	45,	"VQADDsv16i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #640 = VQADDsv16i8
  { 641,	3,	1,	45,	"VQADDsv1i64", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #641 = VQADDsv1i64
  { 642,	3,	1,	45,	"VQADDsv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #642 = VQADDsv2i32
  { 643,	3,	1,	45,	"VQADDsv2i64", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #643 = VQADDsv2i64
  { 644,	3,	1,	45,	"VQADDsv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #644 = VQADDsv4i16
  { 645,	3,	1,	45,	"VQADDsv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #645 = VQADDsv4i32
  { 646,	3,	1,	45,	"VQADDsv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #646 = VQADDsv8i16
  { 647,	3,	1,	45,	"VQADDsv8i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #647 = VQADDsv8i8
  { 648,	3,	1,	45,	"VQADDuv16i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #648 = VQADDuv16i8
  { 649,	3,	1,	45,	"VQADDuv1i64", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #649 = VQADDuv1i64
  { 650,	3,	1,	45,	"VQADDuv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #650 = VQADDuv2i32
  { 651,	3,	1,	45,	"VQADDuv2i64", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #651 = VQADDuv2i64
  { 652,	3,	1,	45,	"VQADDuv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #652 = VQADDuv4i16
  { 653,	3,	1,	45,	"VQADDuv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #653 = VQADDuv4i32
  { 654,	3,	1,	45,	"VQADDuv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #654 = VQADDuv8i16
  { 655,	3,	1,	45,	"VQADDuv8i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #655 = VQADDuv8i8
  { 656,	4,	1,	45,	"VQDMLALv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #656 = VQDMLALv2i64
  { 657,	4,	1,	45,	"VQDMLALv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #657 = VQDMLALv4i32
  { 658,	4,	1,	45,	"VQDMLSLv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #658 = VQDMLSLv2i64
  { 659,	4,	1,	45,	"VQDMLSLv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo55 },  // Inst #659 = VQDMLSLv4i32
  { 660,	3,	1,	45,	"VQDMULHv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #660 = VQDMULHv2i32
  { 661,	3,	1,	45,	"VQDMULHv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #661 = VQDMULHv4i16
  { 662,	3,	1,	45,	"VQDMULHv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #662 = VQDMULHv4i32
  { 663,	3,	1,	45,	"VQDMULHv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #663 = VQDMULHv8i16
  { 664,	3,	1,	45,	"VQDMULLv2i64", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #664 = VQDMULLv2i64
  { 665,	3,	1,	45,	"VQDMULLv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #665 = VQDMULLv4i32
  { 666,	2,	1,	45,	"VQMOVNsuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo85 },  // Inst #666 = VQMOVNsuv2i32
  { 667,	2,	1,	45,	"VQMOVNsuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo85 },  // Inst #667 = VQMOVNsuv4i16
  { 668,	2,	1,	45,	"VQMOVNsuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo85 },  // Inst #668 = VQMOVNsuv8i8
  { 669,	2,	1,	45,	"VQMOVNsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo85 },  // Inst #669 = VQMOVNsv2i32
  { 670,	2,	1,	45,	"VQMOVNsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo85 },  // Inst #670 = VQMOVNsv4i16
  { 671,	2,	1,	45,	"VQMOVNsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo85 },  // Inst #671 = VQMOVNsv8i8
  { 672,	2,	1,	45,	"VQMOVNuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo85 },  // Inst #672 = VQMOVNuv2i32
  { 673,	2,	1,	45,	"VQMOVNuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo85 },  // Inst #673 = VQMOVNuv4i16
  { 674,	2,	1,	45,	"VQMOVNuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo85 },  // Inst #674 = VQMOVNuv8i8
  { 675,	2,	1,	45,	"VQNEGv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #675 = VQNEGv16i8
  { 676,	2,	1,	45,	"VQNEGv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #676 = VQNEGv2i32
  { 677,	2,	1,	45,	"VQNEGv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #677 = VQNEGv4i16
  { 678,	2,	1,	45,	"VQNEGv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #678 = VQNEGv4i32
  { 679,	2,	1,	45,	"VQNEGv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #679 = VQNEGv8i16
  { 680,	2,	1,	45,	"VQNEGv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #680 = VQNEGv8i8
  { 681,	3,	1,	45,	"VQRDMULHv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #681 = VQRDMULHv2i32
  { 682,	3,	1,	45,	"VQRDMULHv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #682 = VQRDMULHv4i16
  { 683,	3,	1,	45,	"VQRDMULHv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #683 = VQRDMULHv4i32
  { 684,	3,	1,	45,	"VQRDMULHv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #684 = VQRDMULHv8i16
  { 685,	3,	1,	45,	"VQRSHLsv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #685 = VQRSHLsv16i8
  { 686,	3,	1,	45,	"VQRSHLsv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #686 = VQRSHLsv1i64
  { 687,	3,	1,	45,	"VQRSHLsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #687 = VQRSHLsv2i32
  { 688,	3,	1,	45,	"VQRSHLsv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #688 = VQRSHLsv2i64
  { 689,	3,	1,	45,	"VQRSHLsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #689 = VQRSHLsv4i16
  { 690,	3,	1,	45,	"VQRSHLsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #690 = VQRSHLsv4i32
  { 691,	3,	1,	45,	"VQRSHLsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #691 = VQRSHLsv8i16
  { 692,	3,	1,	45,	"VQRSHLsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #692 = VQRSHLsv8i8
  { 693,	3,	1,	45,	"VQRSHLuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #693 = VQRSHLuv16i8
  { 694,	3,	1,	45,	"VQRSHLuv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #694 = VQRSHLuv1i64
  { 695,	3,	1,	45,	"VQRSHLuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #695 = VQRSHLuv2i32
  { 696,	3,	1,	45,	"VQRSHLuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #696 = VQRSHLuv2i64
  { 697,	3,	1,	45,	"VQRSHLuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #697 = VQRSHLuv4i16
  { 698,	3,	1,	45,	"VQRSHLuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #698 = VQRSHLuv4i32
  { 699,	3,	1,	45,	"VQRSHLuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #699 = VQRSHLuv8i16
  { 700,	3,	1,	45,	"VQRSHLuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #700 = VQRSHLuv8i8
  { 701,	3,	1,	45,	"VQRSHRNs16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #701 = VQRSHRNs16
  { 702,	3,	1,	45,	"VQRSHRNs32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #702 = VQRSHRNs32
  { 703,	3,	1,	45,	"VQRSHRNs64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #703 = VQRSHRNs64
  { 704,	3,	1,	45,	"VQRSHRNu16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #704 = VQRSHRNu16
  { 705,	3,	1,	45,	"VQRSHRNu32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #705 = VQRSHRNu32
  { 706,	3,	1,	45,	"VQRSHRNu64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #706 = VQRSHRNu64
  { 707,	3,	1,	45,	"VQRSHRUN16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #707 = VQRSHRUN16
  { 708,	3,	1,	45,	"VQRSHRUN32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #708 = VQRSHRUN32
  { 709,	3,	1,	45,	"VQRSHRUN64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #709 = VQRSHRUN64
  { 710,	3,	1,	45,	"VQSHLsiv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #710 = VQSHLsiv16i8
  { 711,	3,	1,	45,	"VQSHLsiv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #711 = VQSHLsiv1i64
  { 712,	3,	1,	45,	"VQSHLsiv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #712 = VQSHLsiv2i32
  { 713,	3,	1,	45,	"VQSHLsiv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #713 = VQSHLsiv2i64
  { 714,	3,	1,	45,	"VQSHLsiv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #714 = VQSHLsiv4i16
  { 715,	3,	1,	45,	"VQSHLsiv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #715 = VQSHLsiv4i32
  { 716,	3,	1,	45,	"VQSHLsiv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #716 = VQSHLsiv8i16
  { 717,	3,	1,	45,	"VQSHLsiv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #717 = VQSHLsiv8i8
  { 718,	3,	1,	45,	"VQSHLsuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #718 = VQSHLsuv16i8
  { 719,	3,	1,	45,	"VQSHLsuv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #719 = VQSHLsuv1i64
  { 720,	3,	1,	45,	"VQSHLsuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #720 = VQSHLsuv2i32
  { 721,	3,	1,	45,	"VQSHLsuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #721 = VQSHLsuv2i64
  { 722,	3,	1,	45,	"VQSHLsuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #722 = VQSHLsuv4i16
  { 723,	3,	1,	45,	"VQSHLsuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #723 = VQSHLsuv4i32
  { 724,	3,	1,	45,	"VQSHLsuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #724 = VQSHLsuv8i16
  { 725,	3,	1,	45,	"VQSHLsuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #725 = VQSHLsuv8i8
  { 726,	3,	1,	45,	"VQSHLsv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #726 = VQSHLsv16i8
  { 727,	3,	1,	45,	"VQSHLsv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #727 = VQSHLsv1i64
  { 728,	3,	1,	45,	"VQSHLsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #728 = VQSHLsv2i32
  { 729,	3,	1,	45,	"VQSHLsv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #729 = VQSHLsv2i64
  { 730,	3,	1,	45,	"VQSHLsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #730 = VQSHLsv4i16
  { 731,	3,	1,	45,	"VQSHLsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #731 = VQSHLsv4i32
  { 732,	3,	1,	45,	"VQSHLsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #732 = VQSHLsv8i16
  { 733,	3,	1,	45,	"VQSHLsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #733 = VQSHLsv8i8
  { 734,	3,	1,	45,	"VQSHLuiv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #734 = VQSHLuiv16i8
  { 735,	3,	1,	45,	"VQSHLuiv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #735 = VQSHLuiv1i64
  { 736,	3,	1,	45,	"VQSHLuiv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #736 = VQSHLuiv2i32
  { 737,	3,	1,	45,	"VQSHLuiv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #737 = VQSHLuiv2i64
  { 738,	3,	1,	45,	"VQSHLuiv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #738 = VQSHLuiv4i16
  { 739,	3,	1,	45,	"VQSHLuiv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #739 = VQSHLuiv4i32
  { 740,	3,	1,	45,	"VQSHLuiv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #740 = VQSHLuiv8i16
  { 741,	3,	1,	45,	"VQSHLuiv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #741 = VQSHLuiv8i8
  { 742,	3,	1,	45,	"VQSHLuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #742 = VQSHLuv16i8
  { 743,	3,	1,	45,	"VQSHLuv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #743 = VQSHLuv1i64
  { 744,	3,	1,	45,	"VQSHLuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #744 = VQSHLuv2i32
  { 745,	3,	1,	45,	"VQSHLuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #745 = VQSHLuv2i64
  { 746,	3,	1,	45,	"VQSHLuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #746 = VQSHLuv4i16
  { 747,	3,	1,	45,	"VQSHLuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #747 = VQSHLuv4i32
  { 748,	3,	1,	45,	"VQSHLuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #748 = VQSHLuv8i16
  { 749,	3,	1,	45,	"VQSHLuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #749 = VQSHLuv8i8
  { 750,	3,	1,	45,	"VQSHRNs16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #750 = VQSHRNs16
  { 751,	3,	1,	45,	"VQSHRNs32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #751 = VQSHRNs32
  { 752,	3,	1,	45,	"VQSHRNs64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #752 = VQSHRNs64
  { 753,	3,	1,	45,	"VQSHRNu16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #753 = VQSHRNu16
  { 754,	3,	1,	45,	"VQSHRNu32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #754 = VQSHRNu32
  { 755,	3,	1,	45,	"VQSHRNu64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #755 = VQSHRNu64
  { 756,	3,	1,	45,	"VQSHRUN16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #756 = VQSHRUN16
  { 757,	3,	1,	45,	"VQSHRUN32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #757 = VQSHRUN32
  { 758,	3,	1,	45,	"VQSHRUN64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #758 = VQSHRUN64
  { 759,	3,	1,	45,	"VQSUBsv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #759 = VQSUBsv16i8
  { 760,	3,	1,	45,	"VQSUBsv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #760 = VQSUBsv1i64
  { 761,	3,	1,	45,	"VQSUBsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #761 = VQSUBsv2i32
  { 762,	3,	1,	45,	"VQSUBsv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #762 = VQSUBsv2i64
  { 763,	3,	1,	45,	"VQSUBsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #763 = VQSUBsv4i16
  { 764,	3,	1,	45,	"VQSUBsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #764 = VQSUBsv4i32
  { 765,	3,	1,	45,	"VQSUBsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #765 = VQSUBsv8i16
  { 766,	3,	1,	45,	"VQSUBsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #766 = VQSUBsv8i8
  { 767,	3,	1,	45,	"VQSUBuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #767 = VQSUBuv16i8
  { 768,	3,	1,	45,	"VQSUBuv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #768 = VQSUBuv1i64
  { 769,	3,	1,	45,	"VQSUBuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #769 = VQSUBuv2i32
  { 770,	3,	1,	45,	"VQSUBuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #770 = VQSUBuv2i64
  { 771,	3,	1,	45,	"VQSUBuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #771 = VQSUBuv4i16
  { 772,	3,	1,	45,	"VQSUBuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #772 = VQSUBuv4i32
  { 773,	3,	1,	45,	"VQSUBuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #773 = VQSUBuv8i16
  { 774,	3,	1,	45,	"VQSUBuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #774 = VQSUBuv8i8
  { 775,	3,	1,	45,	"VRADDHNv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo64 },  // Inst #775 = VRADDHNv2i32
  { 776,	3,	1,	45,	"VRADDHNv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo64 },  // Inst #776 = VRADDHNv4i16
  { 777,	3,	1,	45,	"VRADDHNv8i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo64 },  // Inst #777 = VRADDHNv8i8
  { 778,	2,	1,	45,	"VRECPEd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #778 = VRECPEd
  { 779,	2,	1,	45,	"VRECPEfd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #779 = VRECPEfd
  { 780,	2,	1,	45,	"VRECPEfq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #780 = VRECPEfq
  { 781,	2,	1,	45,	"VRECPEq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #781 = VRECPEq
  { 782,	3,	1,	45,	"VRECPSfd", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #782 = VRECPSfd
  { 783,	3,	1,	45,	"VRECPSfq", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #783 = VRECPSfq
  { 784,	2,	1,	45,	"VREV16d8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #784 = VREV16d8
  { 785,	2,	1,	45,	"VREV16q8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #785 = VREV16q8
  { 786,	2,	1,	45,	"VREV32d16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #786 = VREV32d16
  { 787,	2,	1,	45,	"VREV32d8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #787 = VREV32d8
  { 788,	2,	1,	45,	"VREV32q16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #788 = VREV32q16
  { 789,	2,	1,	45,	"VREV32q8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #789 = VREV32q8
  { 790,	2,	1,	45,	"VREV64d16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #790 = VREV64d16
  { 791,	2,	1,	45,	"VREV64d32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #791 = VREV64d32
  { 792,	2,	1,	45,	"VREV64d8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #792 = VREV64d8
  { 793,	2,	1,	45,	"VREV64df", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #793 = VREV64df
  { 794,	2,	1,	45,	"VREV64q16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #794 = VREV64q16
  { 795,	2,	1,	45,	"VREV64q32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #795 = VREV64q32
  { 796,	2,	1,	45,	"VREV64q8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #796 = VREV64q8
  { 797,	2,	1,	45,	"VREV64qf", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #797 = VREV64qf
  { 798,	3,	1,	45,	"VRHADDsv16i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #798 = VRHADDsv16i8
  { 799,	3,	1,	45,	"VRHADDsv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #799 = VRHADDsv2i32
  { 800,	3,	1,	45,	"VRHADDsv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #800 = VRHADDsv4i16
  { 801,	3,	1,	45,	"VRHADDsv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #801 = VRHADDsv4i32
  { 802,	3,	1,	45,	"VRHADDsv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #802 = VRHADDsv8i16
  { 803,	3,	1,	45,	"VRHADDsv8i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #803 = VRHADDsv8i8
  { 804,	3,	1,	45,	"VRHADDuv16i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #804 = VRHADDuv16i8
  { 805,	3,	1,	45,	"VRHADDuv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #805 = VRHADDuv2i32
  { 806,	3,	1,	45,	"VRHADDuv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #806 = VRHADDuv4i16
  { 807,	3,	1,	45,	"VRHADDuv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #807 = VRHADDuv4i32
  { 808,	3,	1,	45,	"VRHADDuv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #808 = VRHADDuv8i16
  { 809,	3,	1,	45,	"VRHADDuv8i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #809 = VRHADDuv8i8
  { 810,	3,	1,	45,	"VRSHLsv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #810 = VRSHLsv16i8
  { 811,	3,	1,	45,	"VRSHLsv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #811 = VRSHLsv1i64
  { 812,	3,	1,	45,	"VRSHLsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #812 = VRSHLsv2i32
  { 813,	3,	1,	45,	"VRSHLsv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #813 = VRSHLsv2i64
  { 814,	3,	1,	45,	"VRSHLsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #814 = VRSHLsv4i16
  { 815,	3,	1,	45,	"VRSHLsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #815 = VRSHLsv4i32
  { 816,	3,	1,	45,	"VRSHLsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #816 = VRSHLsv8i16
  { 817,	3,	1,	45,	"VRSHLsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #817 = VRSHLsv8i8
  { 818,	3,	1,	45,	"VRSHLuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #818 = VRSHLuv16i8
  { 819,	3,	1,	45,	"VRSHLuv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #819 = VRSHLuv1i64
  { 820,	3,	1,	45,	"VRSHLuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #820 = VRSHLuv2i32
  { 821,	3,	1,	45,	"VRSHLuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #821 = VRSHLuv2i64
  { 822,	3,	1,	45,	"VRSHLuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #822 = VRSHLuv4i16
  { 823,	3,	1,	45,	"VRSHLuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #823 = VRSHLuv4i32
  { 824,	3,	1,	45,	"VRSHLuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #824 = VRSHLuv8i16
  { 825,	3,	1,	45,	"VRSHLuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #825 = VRSHLuv8i8
  { 826,	3,	1,	45,	"VRSHRN16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #826 = VRSHRN16
  { 827,	3,	1,	45,	"VRSHRN32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #827 = VRSHRN32
  { 828,	3,	1,	45,	"VRSHRN64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #828 = VRSHRN64
  { 829,	3,	1,	45,	"VRSHRsv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #829 = VRSHRsv16i8
  { 830,	3,	1,	45,	"VRSHRsv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #830 = VRSHRsv1i64
  { 831,	3,	1,	45,	"VRSHRsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #831 = VRSHRsv2i32
  { 832,	3,	1,	45,	"VRSHRsv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #832 = VRSHRsv2i64
  { 833,	3,	1,	45,	"VRSHRsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #833 = VRSHRsv4i16
  { 834,	3,	1,	45,	"VRSHRsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #834 = VRSHRsv4i32
  { 835,	3,	1,	45,	"VRSHRsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #835 = VRSHRsv8i16
  { 836,	3,	1,	45,	"VRSHRsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #836 = VRSHRsv8i8
  { 837,	3,	1,	45,	"VRSHRuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #837 = VRSHRuv16i8
  { 838,	3,	1,	45,	"VRSHRuv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #838 = VRSHRuv1i64
  { 839,	3,	1,	45,	"VRSHRuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #839 = VRSHRuv2i32
  { 840,	3,	1,	45,	"VRSHRuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #840 = VRSHRuv2i64
  { 841,	3,	1,	45,	"VRSHRuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #841 = VRSHRuv4i16
  { 842,	3,	1,	45,	"VRSHRuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #842 = VRSHRuv4i32
  { 843,	3,	1,	45,	"VRSHRuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #843 = VRSHRuv8i16
  { 844,	3,	1,	45,	"VRSHRuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #844 = VRSHRuv8i8
  { 845,	2,	1,	45,	"VRSQRTEd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #845 = VRSQRTEd
  { 846,	2,	1,	45,	"VRSQRTEfd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo61 },  // Inst #846 = VRSQRTEfd
  { 847,	2,	1,	45,	"VRSQRTEfq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #847 = VRSQRTEfq
  { 848,	2,	1,	45,	"VRSQRTEq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo63 },  // Inst #848 = VRSQRTEq
  { 849,	3,	1,	45,	"VRSQRTSfd", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #849 = VRSQRTSfd
  { 850,	3,	1,	45,	"VRSQRTSfq", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #850 = VRSQRTSfq
  { 851,	4,	1,	45,	"VRSRAsv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #851 = VRSRAsv16i8
  { 852,	4,	1,	45,	"VRSRAsv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #852 = VRSRAsv1i64
  { 853,	4,	1,	45,	"VRSRAsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #853 = VRSRAsv2i32
  { 854,	4,	1,	45,	"VRSRAsv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #854 = VRSRAsv2i64
  { 855,	4,	1,	45,	"VRSRAsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #855 = VRSRAsv4i16
  { 856,	4,	1,	45,	"VRSRAsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #856 = VRSRAsv4i32
  { 857,	4,	1,	45,	"VRSRAsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #857 = VRSRAsv8i16
  { 858,	4,	1,	45,	"VRSRAsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #858 = VRSRAsv8i8
  { 859,	4,	1,	45,	"VRSRAuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #859 = VRSRAuv16i8
  { 860,	4,	1,	45,	"VRSRAuv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #860 = VRSRAuv1i64
  { 861,	4,	1,	45,	"VRSRAuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #861 = VRSRAuv2i32
  { 862,	4,	1,	45,	"VRSRAuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #862 = VRSRAuv2i64
  { 863,	4,	1,	45,	"VRSRAuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #863 = VRSRAuv4i16
  { 864,	4,	1,	45,	"VRSRAuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #864 = VRSRAuv4i32
  { 865,	4,	1,	45,	"VRSRAuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #865 = VRSRAuv8i16
  { 866,	4,	1,	45,	"VRSRAuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #866 = VRSRAuv8i8
  { 867,	3,	1,	45,	"VRSUBHNv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo64 },  // Inst #867 = VRSUBHNv2i32
  { 868,	3,	1,	45,	"VRSUBHNv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo64 },  // Inst #868 = VRSUBHNv4i16
  { 869,	3,	1,	45,	"VRSUBHNv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo64 },  // Inst #869 = VRSUBHNv8i8
  { 870,	6,	1,	45,	"VSETLNi16", 0|(1<<TID::Predicable), 0|(3<<4)|(26<<9), NULL, NULL, NULL, OperandInfo93 },  // Inst #870 = VSETLNi16
  { 871,	6,	1,	45,	"VSETLNi32", 0|(1<<TID::Predicable), 0|(3<<4)|(26<<9), NULL, NULL, NULL, OperandInfo93 },  // Inst #871 = VSETLNi32
  { 872,	6,	1,	45,	"VSETLNi8", 0|(1<<TID::Predicable), 0|(3<<4)|(26<<9), NULL, NULL, NULL, OperandInfo93 },  // Inst #872 = VSETLNi8
  { 873,	3,	1,	45,	"VSHLLi16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo71 },  // Inst #873 = VSHLLi16
  { 874,	3,	1,	45,	"VSHLLi32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo71 },  // Inst #874 = VSHLLi32
  { 875,	3,	1,	45,	"VSHLLi8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo71 },  // Inst #875 = VSHLLi8
  { 876,	3,	1,	45,	"VSHLLs16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo71 },  // Inst #876 = VSHLLs16
  { 877,	3,	1,	45,	"VSHLLs32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo71 },  // Inst #877 = VSHLLs32
  { 878,	3,	1,	45,	"VSHLLs8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo71 },  // Inst #878 = VSHLLs8
  { 879,	3,	1,	45,	"VSHLLu16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo71 },  // Inst #879 = VSHLLu16
  { 880,	3,	1,	45,	"VSHLLu32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo71 },  // Inst #880 = VSHLLu32
  { 881,	3,	1,	45,	"VSHLLu8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo71 },  // Inst #881 = VSHLLu8
  { 882,	3,	1,	45,	"VSHLiv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #882 = VSHLiv16i8
  { 883,	3,	1,	45,	"VSHLiv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #883 = VSHLiv1i64
  { 884,	3,	1,	45,	"VSHLiv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #884 = VSHLiv2i32
  { 885,	3,	1,	45,	"VSHLiv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #885 = VSHLiv2i64
  { 886,	3,	1,	45,	"VSHLiv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #886 = VSHLiv4i16
  { 887,	3,	1,	45,	"VSHLiv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #887 = VSHLiv4i32
  { 888,	3,	1,	45,	"VSHLiv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #888 = VSHLiv8i16
  { 889,	3,	1,	45,	"VSHLiv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #889 = VSHLiv8i8
  { 890,	3,	1,	45,	"VSHLsv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #890 = VSHLsv16i8
  { 891,	3,	1,	45,	"VSHLsv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #891 = VSHLsv1i64
  { 892,	3,	1,	45,	"VSHLsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #892 = VSHLsv2i32
  { 893,	3,	1,	45,	"VSHLsv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #893 = VSHLsv2i64
  { 894,	3,	1,	45,	"VSHLsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #894 = VSHLsv4i16
  { 895,	3,	1,	45,	"VSHLsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #895 = VSHLsv4i32
  { 896,	3,	1,	45,	"VSHLsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #896 = VSHLsv8i16
  { 897,	3,	1,	45,	"VSHLsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #897 = VSHLsv8i8
  { 898,	3,	1,	45,	"VSHLuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #898 = VSHLuv16i8
  { 899,	3,	1,	45,	"VSHLuv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #899 = VSHLuv1i64
  { 900,	3,	1,	45,	"VSHLuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #900 = VSHLuv2i32
  { 901,	3,	1,	45,	"VSHLuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #901 = VSHLuv2i64
  { 902,	3,	1,	45,	"VSHLuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #902 = VSHLuv4i16
  { 903,	3,	1,	45,	"VSHLuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #903 = VSHLuv4i32
  { 904,	3,	1,	45,	"VSHLuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #904 = VSHLuv8i16
  { 905,	3,	1,	45,	"VSHLuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #905 = VSHLuv8i8
  { 906,	3,	1,	45,	"VSHRN16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #906 = VSHRN16
  { 907,	3,	1,	45,	"VSHRN32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #907 = VSHRN32
  { 908,	3,	1,	45,	"VSHRN64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo90 },  // Inst #908 = VSHRN64
  { 909,	3,	1,	45,	"VSHRsv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #909 = VSHRsv16i8
  { 910,	3,	1,	45,	"VSHRsv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #910 = VSHRsv1i64
  { 911,	3,	1,	45,	"VSHRsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #911 = VSHRsv2i32
  { 912,	3,	1,	45,	"VSHRsv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #912 = VSHRsv2i64
  { 913,	3,	1,	45,	"VSHRsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #913 = VSHRsv4i16
  { 914,	3,	1,	45,	"VSHRsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #914 = VSHRsv4i32
  { 915,	3,	1,	45,	"VSHRsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #915 = VSHRsv8i16
  { 916,	3,	1,	45,	"VSHRsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #916 = VSHRsv8i8
  { 917,	3,	1,	45,	"VSHRuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #917 = VSHRuv16i8
  { 918,	3,	1,	45,	"VSHRuv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #918 = VSHRuv1i64
  { 919,	3,	1,	45,	"VSHRuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #919 = VSHRuv2i32
  { 920,	3,	1,	45,	"VSHRuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #920 = VSHRuv2i64
  { 921,	3,	1,	45,	"VSHRuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #921 = VSHRuv4i16
  { 922,	3,	1,	45,	"VSHRuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #922 = VSHRuv4i32
  { 923,	3,	1,	45,	"VSHRuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo68 },  // Inst #923 = VSHRuv8i16
  { 924,	3,	1,	45,	"VSHRuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo67 },  // Inst #924 = VSHRuv8i8
  { 925,	4,	1,	45,	"VSLIv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #925 = VSLIv16i8
  { 926,	4,	1,	45,	"VSLIv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #926 = VSLIv1i64
  { 927,	4,	1,	45,	"VSLIv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #927 = VSLIv2i32
  { 928,	4,	1,	45,	"VSLIv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #928 = VSLIv2i64
  { 929,	4,	1,	45,	"VSLIv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #929 = VSLIv4i16
  { 930,	4,	1,	45,	"VSLIv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #930 = VSLIv4i32
  { 931,	4,	1,	45,	"VSLIv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #931 = VSLIv8i16
  { 932,	4,	1,	45,	"VSLIv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #932 = VSLIv8i8
  { 933,	4,	1,	45,	"VSRAsv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #933 = VSRAsv16i8
  { 934,	4,	1,	45,	"VSRAsv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #934 = VSRAsv1i64
  { 935,	4,	1,	45,	"VSRAsv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #935 = VSRAsv2i32
  { 936,	4,	1,	45,	"VSRAsv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #936 = VSRAsv2i64
  { 937,	4,	1,	45,	"VSRAsv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #937 = VSRAsv4i16
  { 938,	4,	1,	45,	"VSRAsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #938 = VSRAsv4i32
  { 939,	4,	1,	45,	"VSRAsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #939 = VSRAsv8i16
  { 940,	4,	1,	45,	"VSRAsv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #940 = VSRAsv8i8
  { 941,	4,	1,	45,	"VSRAuv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #941 = VSRAuv16i8
  { 942,	4,	1,	45,	"VSRAuv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #942 = VSRAuv1i64
  { 943,	4,	1,	45,	"VSRAuv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #943 = VSRAuv2i32
  { 944,	4,	1,	45,	"VSRAuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #944 = VSRAuv2i64
  { 945,	4,	1,	45,	"VSRAuv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #945 = VSRAuv4i16
  { 946,	4,	1,	45,	"VSRAuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #946 = VSRAuv4i32
  { 947,	4,	1,	45,	"VSRAuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #947 = VSRAuv8i16
  { 948,	4,	1,	45,	"VSRAuv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #948 = VSRAuv8i8
  { 949,	4,	1,	45,	"VSRIv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #949 = VSRIv16i8
  { 950,	4,	1,	45,	"VSRIv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #950 = VSRIv1i64
  { 951,	4,	1,	45,	"VSRIv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #951 = VSRIv2i32
  { 952,	4,	1,	45,	"VSRIv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #952 = VSRIv2i64
  { 953,	4,	1,	45,	"VSRIv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #953 = VSRIv4i16
  { 954,	4,	1,	45,	"VSRIv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #954 = VSRIv4i32
  { 955,	4,	1,	45,	"VSRIv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo91 },  // Inst #955 = VSRIv8i16
  { 956,	4,	1,	45,	"VSRIv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo92 },  // Inst #956 = VSRIv8i8
  { 957,	4,	0,	45,	"VST1d16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo94 },  // Inst #957 = VST1d16
  { 958,	4,	0,	45,	"VST1d32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo94 },  // Inst #958 = VST1d32
  { 959,	4,	0,	45,	"VST1d64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo94 },  // Inst #959 = VST1d64
  { 960,	4,	0,	45,	"VST1d8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo94 },  // Inst #960 = VST1d8
  { 961,	4,	0,	45,	"VST1df", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo94 },  // Inst #961 = VST1df
  { 962,	4,	0,	45,	"VST1q16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo95 },  // Inst #962 = VST1q16
  { 963,	4,	0,	45,	"VST1q32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo95 },  // Inst #963 = VST1q32
  { 964,	4,	0,	45,	"VST1q64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo95 },  // Inst #964 = VST1q64
  { 965,	4,	0,	45,	"VST1q8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo95 },  // Inst #965 = VST1q8
  { 966,	4,	0,	45,	"VST1qf", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo95 },  // Inst #966 = VST1qf
  { 967,	5,	0,	45,	"VST2d16", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo96 },  // Inst #967 = VST2d16
  { 968,	5,	0,	45,	"VST2d32", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo96 },  // Inst #968 = VST2d32
  { 969,	5,	0,	45,	"VST2d8", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo96 },  // Inst #969 = VST2d8
  { 970,	6,	0,	45,	"VST3d16", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo97 },  // Inst #970 = VST3d16
  { 971,	6,	0,	45,	"VST3d32", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo97 },  // Inst #971 = VST3d32
  { 972,	6,	0,	45,	"VST3d8", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo97 },  // Inst #972 = VST3d8
  { 973,	7,	0,	45,	"VST4d16", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo98 },  // Inst #973 = VST4d16
  { 974,	7,	0,	45,	"VST4d32", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo98 },  // Inst #974 = VST4d32
  { 975,	7,	0,	45,	"VST4d8", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|6|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo98 },  // Inst #975 = VST4d8
  { 976,	3,	0,	45,	"VSTRQ", 0|(1<<TID::MayStore), 0|4|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo82 },  // Inst #976 = VSTRQ
  { 977,	3,	1,	45,	"VSUBHNv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo64 },  // Inst #977 = VSUBHNv2i32
  { 978,	3,	1,	45,	"VSUBHNv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo64 },  // Inst #978 = VSUBHNv4i16
  { 979,	3,	1,	45,	"VSUBHNv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo64 },  // Inst #979 = VSUBHNv8i8
  { 980,	3,	1,	45,	"VSUBLsv2i64", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #980 = VSUBLsv2i64
  { 981,	3,	1,	45,	"VSUBLsv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #981 = VSUBLsv4i32
  { 982,	3,	1,	45,	"VSUBLsv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #982 = VSUBLsv8i16
  { 983,	3,	1,	45,	"VSUBLuv2i64", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #983 = VSUBLuv2i64
  { 984,	3,	1,	45,	"VSUBLuv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #984 = VSUBLuv4i32
  { 985,	3,	1,	45,	"VSUBLuv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo58 },  // Inst #985 = VSUBLuv8i16
  { 986,	3,	1,	45,	"VSUBWsv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo65 },  // Inst #986 = VSUBWsv2i64
  { 987,	3,	1,	45,	"VSUBWsv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo65 },  // Inst #987 = VSUBWsv4i32
  { 988,	3,	1,	45,	"VSUBWsv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo65 },  // Inst #988 = VSUBWsv8i16
  { 989,	3,	1,	45,	"VSUBWuv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo65 },  // Inst #989 = VSUBWuv2i64
  { 990,	3,	1,	45,	"VSUBWuv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo65 },  // Inst #990 = VSUBWuv4i32
  { 991,	3,	1,	45,	"VSUBWuv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo65 },  // Inst #991 = VSUBWuv8i16
  { 992,	3,	1,	45,	"VSUBfd", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #992 = VSUBfd
  { 993,	3,	1,	45,	"VSUBfd_sfp", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo66 },  // Inst #993 = VSUBfd_sfp
  { 994,	3,	1,	45,	"VSUBfq", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #994 = VSUBfq
  { 995,	3,	1,	45,	"VSUBv16i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #995 = VSUBv16i8
  { 996,	3,	1,	45,	"VSUBv1i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #996 = VSUBv1i64
  { 997,	3,	1,	45,	"VSUBv2i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #997 = VSUBv2i32
  { 998,	3,	1,	45,	"VSUBv2i64", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #998 = VSUBv2i64
  { 999,	3,	1,	45,	"VSUBv4i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #999 = VSUBv4i16
  { 1000,	3,	1,	45,	"VSUBv4i32", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #1000 = VSUBv4i32
  { 1001,	3,	1,	45,	"VSUBv8i16", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #1001 = VSUBv8i16
  { 1002,	3,	1,	45,	"VSUBv8i8", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #1002 = VSUBv8i8
  { 1003,	3,	1,	45,	"VTBL1", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #1003 = VTBL1
  { 1004,	4,	1,	45,	"VTBL2", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo99 },  // Inst #1004 = VTBL2
  { 1005,	5,	1,	45,	"VTBL3", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo100 },  // Inst #1005 = VTBL3
  { 1006,	6,	1,	45,	"VTBL4", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo101 },  // Inst #1006 = VTBL4
  { 1007,	4,	1,	45,	"VTBX1", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo57 },  // Inst #1007 = VTBX1
  { 1008,	5,	1,	45,	"VTBX2", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo102 },  // Inst #1008 = VTBX2
  { 1009,	6,	1,	45,	"VTBX3", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo103 },  // Inst #1009 = VTBX3
  { 1010,	7,	1,	45,	"VTBX4", 0, 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo104 },  // Inst #1010 = VTBX4
  { 1011,	4,	2,	45,	"VTRNd16", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo105 },  // Inst #1011 = VTRNd16
  { 1012,	4,	2,	45,	"VTRNd32", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo105 },  // Inst #1012 = VTRNd32
  { 1013,	4,	2,	45,	"VTRNd8", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo105 },  // Inst #1013 = VTRNd8
  { 1014,	4,	2,	45,	"VTRNq16", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo106 },  // Inst #1014 = VTRNq16
  { 1015,	4,	2,	45,	"VTRNq32", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo106 },  // Inst #1015 = VTRNq32
  { 1016,	4,	2,	45,	"VTRNq8", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo106 },  // Inst #1016 = VTRNq8
  { 1017,	3,	1,	45,	"VTSTv16i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #1017 = VTSTv16i8
  { 1018,	3,	1,	45,	"VTSTv2i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #1018 = VTSTv2i32
  { 1019,	3,	1,	45,	"VTSTv4i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #1019 = VTSTv4i16
  { 1020,	3,	1,	45,	"VTSTv4i32", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #1020 = VTSTv4i32
  { 1021,	3,	1,	45,	"VTSTv8i16", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo60 },  // Inst #1021 = VTSTv8i16
  { 1022,	3,	1,	45,	"VTSTv8i8", 0|(1<<TID::Commutable), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo59 },  // Inst #1022 = VTSTv8i8
  { 1023,	4,	2,	45,	"VUZPd16", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo105 },  // Inst #1023 = VUZPd16
  { 1024,	4,	2,	45,	"VUZPd32", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo105 },  // Inst #1024 = VUZPd32
  { 1025,	4,	2,	45,	"VUZPd8", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo105 },  // Inst #1025 = VUZPd8
  { 1026,	4,	2,	45,	"VUZPq16", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo106 },  // Inst #1026 = VUZPq16
  { 1027,	4,	2,	45,	"VUZPq32", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo106 },  // Inst #1027 = VUZPq32
  { 1028,	4,	2,	45,	"VUZPq8", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo106 },  // Inst #1028 = VUZPq8
  { 1029,	4,	2,	45,	"VZIPd16", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo105 },  // Inst #1029 = VZIPd16
  { 1030,	4,	2,	45,	"VZIPd32", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo105 },  // Inst #1030 = VZIPd32
  { 1031,	4,	2,	45,	"VZIPd8", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo105 },  // Inst #1031 = VZIPd8
  { 1032,	4,	2,	45,	"VZIPq16", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo106 },  // Inst #1032 = VZIPq16
  { 1033,	4,	2,	45,	"VZIPq32", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo106 },  // Inst #1033 = VZIPq32
  { 1034,	4,	2,	45,	"VZIPq8", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(24<<9), NULL, NULL, NULL, OperandInfo106 },  // Inst #1034 = VZIPq8
  { 1035,	3,	1,	5,	"t2ADCSri", 0, 0|(3<<4)|(23<<9), ImplicitList1, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #1035 = t2ADCSri
  { 1036,	3,	1,	6,	"t2ADCSrr", 0|(1<<TID::Commutable), 0|(3<<4)|(23<<9), ImplicitList1, ImplicitList1, Barriers1, OperandInfo3 },  // Inst #1036 = t2ADCSrr
  { 1037,	4,	1,	7,	"t2ADCSrs", 0, 0|(3<<4)|(23<<9), ImplicitList1, ImplicitList1, Barriers1, OperandInfo107 },  // Inst #1037 = t2ADCSrs
  { 1038,	6,	1,	5,	"t2ADCri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), ImplicitList1, NULL, NULL, OperandInfo5 },  // Inst #1038 = t2ADCri
  { 1039,	6,	1,	6,	"t2ADCrr", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), ImplicitList1, NULL, NULL, OperandInfo6 },  // Inst #1039 = t2ADCrr
  { 1040,	7,	1,	7,	"t2ADCrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), ImplicitList1, NULL, NULL, OperandInfo52 },  // Inst #1040 = t2ADCrs
  { 1041,	5,	1,	5,	"t2ADDSri", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #1041 = t2ADDSri
  { 1042,	5,	1,	6,	"t2ADDSrr", 0|(1<<TID::Predicable)|(1<<TID::Commutable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo9 },  // Inst #1042 = t2ADDSrr
  { 1043,	6,	1,	7,	"t2ADDSrs", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #1043 = t2ADDSrs
  { 1044,	6,	1,	5,	"t2ADDrSPi", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #1044 = t2ADDrSPi
  { 1045,	5,	1,	5,	"t2ADDrSPi12", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1045 = t2ADDrSPi12
  { 1046,	7,	1,	7,	"t2ADDrSPs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo52 },  // Inst #1046 = t2ADDrSPs
  { 1047,	6,	1,	5,	"t2ADDri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #1047 = t2ADDri
  { 1048,	6,	1,	5,	"t2ADDri12", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #1048 = t2ADDri12
  { 1049,	6,	1,	6,	"t2ADDrr", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #1049 = t2ADDrr
  { 1050,	7,	1,	7,	"t2ADDrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo52 },  // Inst #1050 = t2ADDrs
  { 1051,	6,	1,	5,	"t2ANDri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #1051 = t2ANDri
  { 1052,	6,	1,	6,	"t2ANDrr", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #1052 = t2ANDrr
  { 1053,	7,	1,	7,	"t2ANDrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo52 },  // Inst #1053 = t2ANDrs
  { 1054,	6,	1,	30,	"t2ASRri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #1054 = t2ASRri
  { 1055,	6,	1,	31,	"t2ASRrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #1055 = t2ASRrr
  { 1056,	1,	0,	0,	"t2B", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Predicable)|(1<<TID::Terminator), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo13 },  // Inst #1056 = t2B
  { 1057,	5,	1,	5,	"t2BFC", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo14 },  // Inst #1057 = t2BFC
  { 1058,	6,	1,	5,	"t2BICri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #1058 = t2BICri
  { 1059,	6,	1,	6,	"t2BICrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #1059 = t2BICrr
  { 1060,	7,	1,	7,	"t2BICrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo52 },  // Inst #1060 = t2BICrs
  { 1061,	4,	0,	0,	"t2BR_JT", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::NotDuplicable), 0|(1<<4)|(23<<9), NULL, NULL, NULL, OperandInfo16 },  // Inst #1061 = t2BR_JT
  { 1062,	3,	0,	0,	"t2Bcc", 0|(1<<TID::Branch)|(1<<TID::Predicable)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo11 },  // Inst #1062 = t2Bcc
  { 1063,	4,	1,	42,	"t2CLZ", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #1063 = t2CLZ
  { 1064,	4,	0,	14,	"t2CMNri", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #1064 = t2CMNri
  { 1065,	4,	0,	15,	"t2CMNrr", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #1065 = t2CMNrr
  { 1066,	5,	0,	16,	"t2CMNrs", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #1066 = t2CMNrs
  { 1067,	4,	0,	14,	"t2CMNzri", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #1067 = t2CMNzri
  { 1068,	4,	0,	15,	"t2CMNzrr", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #1068 = t2CMNzrr
  { 1069,	5,	0,	16,	"t2CMNzrs", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #1069 = t2CMNzrs
  { 1070,	4,	0,	14,	"t2CMPri", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #1070 = t2CMPri
  { 1071,	4,	0,	15,	"t2CMPrr", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #1071 = t2CMPrr
  { 1072,	5,	0,	16,	"t2CMPrs", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #1072 = t2CMPrs
  { 1073,	4,	0,	14,	"t2CMPzri", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #1073 = t2CMPzri
  { 1074,	4,	0,	15,	"t2CMPzrr", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #1074 = t2CMPzrr
  { 1075,	5,	0,	16,	"t2CMPzrs", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #1075 = t2CMPzrs
  { 1076,	6,	1,	5,	"t2EORri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #1076 = t2EORri
  { 1077,	6,	1,	6,	"t2EORrr", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #1077 = t2EORrr
  { 1078,	7,	1,	7,	"t2EORrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo52 },  // Inst #1078 = t2EORrs
  { 1079,	2,	0,	9,	"t2IT", 0|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo108 },  // Inst #1079 = t2IT
  { 1080,	1,	0,	45,	"t2Int_eh_sjlj_setjmp", 0, 0|(1<<4)|(23<<9), NULL, ImplicitList6, Barriers2, OperandInfo15 },  // Inst #1080 = t2Int_eh_sjlj_setjmp
  { 1081,	5,	0,	20,	"t2LDM", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo35 },  // Inst #1081 = t2LDM
  { 1082,	5,	0,	0,	"t2LDM_RET", 0|(1<<TID::Return)|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo35 },  // Inst #1082 = t2LDM_RET
  { 1083,	6,	2,	19,	"t2LDRB_POST", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|12|(3<<4)|(2<<7)|(23<<9), NULL, NULL, NULL, OperandInfo109 },  // Inst #1083 = t2LDRB_POST
  { 1084,	6,	2,	19,	"t2LDRB_PRE", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|12|(3<<4)|(1<<7)|(23<<9), NULL, NULL, NULL, OperandInfo109 },  // Inst #1084 = t2LDRB_PRE
  { 1085,	5,	1,	18,	"t2LDRBi12", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|11|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1085 = t2LDRBi12
  { 1086,	5,	1,	18,	"t2LDRBi8", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|12|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1086 = t2LDRBi8
  { 1087,	4,	1,	18,	"t2LDRBpci", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|14|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo21 },  // Inst #1087 = t2LDRBpci
  { 1088,	6,	1,	21,	"t2LDRBs", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|13|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #1088 = t2LDRBs
  { 1089,	5,	1,	18,	"t2LDRDi8", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|15|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1089 = t2LDRDi8
  { 1090,	4,	1,	18,	"t2LDRDpci", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|15|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo21 },  // Inst #1090 = t2LDRDpci
  { 1091,	6,	2,	19,	"t2LDRH_POST", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|12|(3<<4)|(2<<7)|(23<<9), NULL, NULL, NULL, OperandInfo109 },  // Inst #1091 = t2LDRH_POST
  { 1092,	6,	2,	19,	"t2LDRH_PRE", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|12|(3<<4)|(1<<7)|(23<<9), NULL, NULL, NULL, OperandInfo109 },  // Inst #1092 = t2LDRH_PRE
  { 1093,	5,	1,	18,	"t2LDRHi12", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|11|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1093 = t2LDRHi12
  { 1094,	5,	1,	18,	"t2LDRHi8", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|12|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1094 = t2LDRHi8
  { 1095,	4,	1,	18,	"t2LDRHpci", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|14|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo21 },  // Inst #1095 = t2LDRHpci
  { 1096,	6,	1,	21,	"t2LDRHs", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|13|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #1096 = t2LDRHs
  { 1097,	6,	2,	19,	"t2LDRSB_POST", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|12|(3<<4)|(2<<7)|(23<<9), NULL, NULL, NULL, OperandInfo109 },  // Inst #1097 = t2LDRSB_POST
  { 1098,	6,	2,	19,	"t2LDRSB_PRE", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|12|(3<<4)|(1<<7)|(23<<9), NULL, NULL, NULL, OperandInfo109 },  // Inst #1098 = t2LDRSB_PRE
  { 1099,	5,	1,	18,	"t2LDRSBi12", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|11|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1099 = t2LDRSBi12
  { 1100,	5,	1,	18,	"t2LDRSBi8", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|12|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1100 = t2LDRSBi8
  { 1101,	4,	1,	18,	"t2LDRSBpci", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|14|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo21 },  // Inst #1101 = t2LDRSBpci
  { 1102,	6,	1,	21,	"t2LDRSBs", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|13|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #1102 = t2LDRSBs
  { 1103,	6,	2,	19,	"t2LDRSH_POST", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|12|(3<<4)|(2<<7)|(23<<9), NULL, NULL, NULL, OperandInfo109 },  // Inst #1103 = t2LDRSH_POST
  { 1104,	6,	2,	19,	"t2LDRSH_PRE", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|12|(3<<4)|(1<<7)|(23<<9), NULL, NULL, NULL, OperandInfo109 },  // Inst #1104 = t2LDRSH_PRE
  { 1105,	5,	1,	18,	"t2LDRSHi12", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|11|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1105 = t2LDRSHi12
  { 1106,	5,	1,	18,	"t2LDRSHi8", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|12|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1106 = t2LDRSHi8
  { 1107,	4,	1,	18,	"t2LDRSHpci", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|14|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo21 },  // Inst #1107 = t2LDRSHpci
  { 1108,	6,	1,	21,	"t2LDRSHs", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|13|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #1108 = t2LDRSHs
  { 1109,	6,	2,	19,	"t2LDR_POST", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|12|(3<<4)|(2<<7)|(23<<9), NULL, NULL, NULL, OperandInfo109 },  // Inst #1109 = t2LDR_POST
  { 1110,	6,	2,	19,	"t2LDR_PRE", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|12|(3<<4)|(1<<7)|(23<<9), NULL, NULL, NULL, OperandInfo109 },  // Inst #1110 = t2LDR_PRE
  { 1111,	5,	1,	18,	"t2LDRi12", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|11|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1111 = t2LDRi12
  { 1112,	5,	1,	18,	"t2LDRi8", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|12|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1112 = t2LDRi8
  { 1113,	4,	1,	18,	"t2LDRpci", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|14|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo21 },  // Inst #1113 = t2LDRpci
  { 1114,	6,	1,	21,	"t2LDRs", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|13|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #1114 = t2LDRs
  { 1115,	4,	1,	5,	"t2LEApcrel", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo21 },  // Inst #1115 = t2LEApcrel
  { 1116,	5,	1,	5,	"t2LEApcrelJT", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo45 },  // Inst #1116 = t2LEApcrelJT
  { 1117,	6,	1,	30,	"t2LSLri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #1117 = t2LSLri
  { 1118,	6,	1,	31,	"t2LSLrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #1118 = t2LSLrr
  { 1119,	6,	1,	30,	"t2LSRri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #1119 = t2LSRri
  { 1120,	6,	1,	31,	"t2LSRrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #1120 = t2LSRrr
  { 1121,	6,	1,	26,	"t2MLA", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #1121 = t2MLA
  { 1122,	6,	1,	26,	"t2MLS", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #1122 = t2MLS
  { 1123,	6,	1,	12,	"t2MOVCCasr", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo110 },  // Inst #1123 = t2MOVCCasr
  { 1124,	5,	1,	10,	"t2MOVCCi", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo14 },  // Inst #1124 = t2MOVCCi
  { 1125,	6,	1,	12,	"t2MOVCClsl", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo110 },  // Inst #1125 = t2MOVCClsl
  { 1126,	6,	1,	12,	"t2MOVCClsr", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo110 },  // Inst #1126 = t2MOVCClsr
  { 1127,	5,	1,	11,	"t2MOVCCr", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo48 },  // Inst #1127 = t2MOVCCr
  { 1128,	6,	1,	12,	"t2MOVCCror", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo110 },  // Inst #1128 = t2MOVCCror
  { 1129,	6,	1,	28,	"t2MOVTi16", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo111 },  // Inst #1129 = t2MOVTi16
  { 1130,	5,	1,	28,	"t2MOVi", 0|(1<<TID::Predicable)|(1<<TID::Rematerializable)|(1<<TID::HasOptionalDef)|(1<<TID::CheapAsAMove), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo50 },  // Inst #1130 = t2MOVi
  { 1131,	4,	1,	28,	"t2MOVi16", 0|(1<<TID::Predicable)|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo21 },  // Inst #1131 = t2MOVi16
  { 1132,	5,	1,	29,	"t2MOVr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo51 },  // Inst #1132 = t2MOVr
  { 1133,	5,	1,	30,	"t2MOVrx", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo51 },  // Inst #1133 = t2MOVrx
  { 1134,	2,	1,	30,	"t2MOVsra_flag", 0, 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo112 },  // Inst #1134 = t2MOVsra_flag
  { 1135,	2,	1,	30,	"t2MOVsrl_flag", 0, 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo112 },  // Inst #1135 = t2MOVsrl_flag
  { 1136,	5,	1,	33,	"t2MUL", 0|(1<<TID::Predicable)|(1<<TID::Commutable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #1136 = t2MUL
  { 1137,	5,	1,	28,	"t2MVNi", 0|(1<<TID::Predicable)|(1<<TID::Rematerializable)|(1<<TID::HasOptionalDef)|(1<<TID::CheapAsAMove), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo50 },  // Inst #1137 = t2MVNi
  { 1138,	4,	1,	29,	"t2MVNr", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #1138 = t2MVNr
  { 1139,	5,	1,	30,	"t2MVNs", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1139 = t2MVNs
  { 1140,	6,	1,	5,	"t2ORNri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #1140 = t2ORNri
  { 1141,	6,	1,	6,	"t2ORNrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #1141 = t2ORNrr
  { 1142,	7,	1,	7,	"t2ORNrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo52 },  // Inst #1142 = t2ORNrs
  { 1143,	6,	1,	5,	"t2ORRri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #1143 = t2ORRri
  { 1144,	6,	1,	6,	"t2ORRrr", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #1144 = t2ORRrr
  { 1145,	7,	1,	7,	"t2ORRrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo52 },  // Inst #1145 = t2ORRrs
  { 1146,	6,	1,	7,	"t2PKHBT", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #1146 = t2PKHBT
  { 1147,	6,	1,	7,	"t2PKHTB", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #1147 = t2PKHTB
  { 1148,	4,	1,	42,	"t2REV", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #1148 = t2REV
  { 1149,	4,	1,	42,	"t2REV16", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #1149 = t2REV16
  { 1150,	4,	1,	42,	"t2REVSH", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #1150 = t2REVSH
  { 1151,	6,	1,	30,	"t2RORri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #1151 = t2RORri
  { 1152,	6,	1,	31,	"t2RORrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #1152 = t2RORrr
  { 1153,	4,	1,	5,	"t2RSBSri", 0|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo113 },  // Inst #1153 = t2RSBSri
  { 1154,	5,	1,	7,	"t2RSBSrs", 0|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo114 },  // Inst #1154 = t2RSBSrs
  { 1155,	5,	1,	5,	"t2RSBri", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1155 = t2RSBri
  { 1156,	6,	1,	7,	"t2RSBrs", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #1156 = t2RSBrs
  { 1157,	3,	1,	5,	"t2SBCSri", 0, 0|(3<<4)|(23<<9), ImplicitList1, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #1157 = t2SBCSri
  { 1158,	3,	1,	6,	"t2SBCSrr", 0, 0|(3<<4)|(23<<9), ImplicitList1, ImplicitList1, Barriers1, OperandInfo3 },  // Inst #1158 = t2SBCSrr
  { 1159,	4,	1,	7,	"t2SBCSrs", 0, 0|(3<<4)|(23<<9), ImplicitList1, ImplicitList1, Barriers1, OperandInfo107 },  // Inst #1159 = t2SBCSrs
  { 1160,	6,	1,	5,	"t2SBCri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), ImplicitList1, NULL, NULL, OperandInfo5 },  // Inst #1160 = t2SBCri
  { 1161,	6,	1,	6,	"t2SBCrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), ImplicitList1, NULL, NULL, OperandInfo6 },  // Inst #1161 = t2SBCrr
  { 1162,	7,	1,	7,	"t2SBCrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), ImplicitList1, NULL, NULL, OperandInfo52 },  // Inst #1162 = t2SBCrs
  { 1163,	6,	1,	25,	"t2SMLABB", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #1163 = t2SMLABB
  { 1164,	6,	1,	25,	"t2SMLABT", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #1164 = t2SMLABT
  { 1165,	6,	2,	27,	"t2SMLAL", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #1165 = t2SMLAL
  { 1166,	6,	1,	25,	"t2SMLATB", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #1166 = t2SMLATB
  { 1167,	6,	1,	25,	"t2SMLATT", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #1167 = t2SMLATT
  { 1168,	6,	1,	25,	"t2SMLAWB", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #1168 = t2SMLAWB
  { 1169,	6,	1,	25,	"t2SMLAWT", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #1169 = t2SMLAWT
  { 1170,	6,	1,	26,	"t2SMMLA", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #1170 = t2SMMLA
  { 1171,	6,	1,	26,	"t2SMMLS", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #1171 = t2SMMLS
  { 1172,	5,	1,	33,	"t2SMMUL", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #1172 = t2SMMUL
  { 1173,	5,	1,	33,	"t2SMULBB", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #1173 = t2SMULBB
  { 1174,	5,	1,	33,	"t2SMULBT", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #1174 = t2SMULBT
  { 1175,	6,	2,	34,	"t2SMULL", 0|(1<<TID::Predicable)|(1<<TID::Commutable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #1175 = t2SMULL
  { 1176,	5,	1,	33,	"t2SMULTB", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #1176 = t2SMULTB
  { 1177,	5,	1,	33,	"t2SMULTT", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #1177 = t2SMULTT
  { 1178,	5,	1,	32,	"t2SMULWB", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #1178 = t2SMULWB
  { 1179,	5,	1,	32,	"t2SMULWT", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #1179 = t2SMULWT
  { 1180,	5,	0,	37,	"t2STM", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo35 },  // Inst #1180 = t2STM
  { 1181,	6,	1,	36,	"t2STRB_POST", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|12|(3<<4)|(2<<7)|(23<<9), NULL, NULL, NULL, OperandInfo115 },  // Inst #1181 = t2STRB_POST
  { 1182,	6,	1,	36,	"t2STRB_PRE", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|12|(3<<4)|(1<<7)|(23<<9), NULL, NULL, NULL, OperandInfo115 },  // Inst #1182 = t2STRB_PRE
  { 1183,	5,	0,	35,	"t2STRBi12", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|11|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1183 = t2STRBi12
  { 1184,	5,	0,	35,	"t2STRBi8", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|12|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1184 = t2STRBi8
  { 1185,	6,	0,	38,	"t2STRBs", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|13|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #1185 = t2STRBs
  { 1186,	5,	0,	38,	"t2STRDi8", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|15|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1186 = t2STRDi8
  { 1187,	6,	1,	36,	"t2STRH_POST", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|12|(3<<4)|(2<<7)|(23<<9), NULL, NULL, NULL, OperandInfo115 },  // Inst #1187 = t2STRH_POST
  { 1188,	6,	1,	36,	"t2STRH_PRE", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|12|(3<<4)|(1<<7)|(23<<9), NULL, NULL, NULL, OperandInfo115 },  // Inst #1188 = t2STRH_PRE
  { 1189,	5,	0,	35,	"t2STRHi12", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|11|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1189 = t2STRHi12
  { 1190,	5,	0,	35,	"t2STRHi8", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|12|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1190 = t2STRHi8
  { 1191,	6,	0,	38,	"t2STRHs", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|13|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #1191 = t2STRHs
  { 1192,	6,	1,	36,	"t2STR_POST", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|12|(3<<4)|(2<<7)|(23<<9), NULL, NULL, NULL, OperandInfo115 },  // Inst #1192 = t2STR_POST
  { 1193,	6,	1,	36,	"t2STR_PRE", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|12|(3<<4)|(1<<7)|(23<<9), NULL, NULL, NULL, OperandInfo115 },  // Inst #1193 = t2STR_PRE
  { 1194,	5,	0,	35,	"t2STRi12", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|11|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1194 = t2STRi12
  { 1195,	5,	0,	35,	"t2STRi8", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|12|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1195 = t2STRi8
  { 1196,	6,	0,	38,	"t2STRs", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|13|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #1196 = t2STRs
  { 1197,	5,	1,	5,	"t2SUBSri", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #1197 = t2SUBSri
  { 1198,	5,	1,	6,	"t2SUBSrr", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo9 },  // Inst #1198 = t2SUBSrr
  { 1199,	6,	1,	7,	"t2SUBSrs", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #1199 = t2SUBSrs
  { 1200,	6,	1,	5,	"t2SUBrSPi", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #1200 = t2SUBrSPi
  { 1201,	5,	1,	5,	"t2SUBrSPi12", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1201 = t2SUBrSPi12
  { 1202,	3,	1,	45,	"t2SUBrSPi12_", 0|(1<<TID::UsesCustomDAGSchedInserter)|(1<<TID::UnmodeledSideEffects), 0|(1<<4), NULL, NULL, NULL, OperandInfo2 },  // Inst #1202 = t2SUBrSPi12_
  { 1203,	3,	1,	45,	"t2SUBrSPi_", 0|(1<<TID::UsesCustomDAGSchedInserter)|(1<<TID::UnmodeledSideEffects), 0|(1<<4), NULL, NULL, NULL, OperandInfo2 },  // Inst #1203 = t2SUBrSPi_
  { 1204,	7,	1,	7,	"t2SUBrSPs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo52 },  // Inst #1204 = t2SUBrSPs
  { 1205,	4,	1,	45,	"t2SUBrSPs_", 0|(1<<TID::UsesCustomDAGSchedInserter)|(1<<TID::UnmodeledSideEffects), 0|(1<<4), NULL, NULL, NULL, OperandInfo107 },  // Inst #1205 = t2SUBrSPs_
  { 1206,	6,	1,	5,	"t2SUBri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #1206 = t2SUBri
  { 1207,	6,	1,	5,	"t2SUBri12", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo5 },  // Inst #1207 = t2SUBri12
  { 1208,	6,	1,	6,	"t2SUBrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo6 },  // Inst #1208 = t2SUBrr
  { 1209,	7,	1,	7,	"t2SUBrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo52 },  // Inst #1209 = t2SUBrs
  { 1210,	5,	1,	6,	"t2SXTABrr", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #1210 = t2SXTABrr
  { 1211,	6,	1,	8,	"t2SXTABrr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #1211 = t2SXTABrr_rot
  { 1212,	5,	1,	6,	"t2SXTAHrr", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #1212 = t2SXTAHrr
  { 1213,	6,	1,	8,	"t2SXTAHrr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #1213 = t2SXTAHrr_rot
  { 1214,	4,	1,	42,	"t2SXTBr", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #1214 = t2SXTBr
  { 1215,	5,	1,	43,	"t2SXTBr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1215 = t2SXTBr_rot
  { 1216,	4,	1,	42,	"t2SXTHr", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #1216 = t2SXTHr
  { 1217,	5,	1,	43,	"t2SXTHr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1217 = t2SXTHr_rot
  { 1218,	3,	0,	0,	"t2TBB", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::NotDuplicable)|(1<<TID::UnmodeledSideEffects), 0|(1<<4)|(23<<9), NULL, NULL, NULL, OperandInfo23 },  // Inst #1218 = t2TBB
  { 1219,	3,	0,	0,	"t2TBH", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::NotDuplicable)|(1<<TID::UnmodeledSideEffects), 0|(1<<4)|(23<<9), NULL, NULL, NULL, OperandInfo23 },  // Inst #1219 = t2TBH
  { 1220,	4,	0,	14,	"t2TEQri", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #1220 = t2TEQri
  { 1221,	4,	0,	15,	"t2TEQrr", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #1221 = t2TEQrr
  { 1222,	5,	0,	16,	"t2TEQrs", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #1222 = t2TEQrs
  { 1223,	0,	0,	0,	"t2TPsoft", 0|(1<<TID::Call), 0|(3<<4)|(23<<9), NULL, ImplicitList7, Barriers1, 0 },  // Inst #1223 = t2TPsoft
  { 1224,	4,	0,	14,	"t2TSTri", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #1224 = t2TSTri
  { 1225,	4,	0,	15,	"t2TSTrr", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #1225 = t2TSTrr
  { 1226,	5,	0,	16,	"t2TSTrs", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #1226 = t2TSTrs
  { 1227,	6,	2,	27,	"t2UMAAL", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #1227 = t2UMAAL
  { 1228,	6,	2,	27,	"t2UMLAL", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #1228 = t2UMLAL
  { 1229,	6,	2,	34,	"t2UMULL", 0|(1<<TID::Predicable)|(1<<TID::Commutable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo47 },  // Inst #1229 = t2UMULL
  { 1230,	5,	1,	6,	"t2UXTABrr", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #1230 = t2UXTABrr
  { 1231,	6,	1,	8,	"t2UXTABrr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #1231 = t2UXTABrr_rot
  { 1232,	5,	1,	6,	"t2UXTAHrr", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo9 },  // Inst #1232 = t2UXTAHrr
  { 1233,	6,	1,	8,	"t2UXTAHrr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo22 },  // Inst #1233 = t2UXTAHrr_rot
  { 1234,	4,	1,	42,	"t2UXTB16r", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #1234 = t2UXTB16r
  { 1235,	5,	1,	43,	"t2UXTB16r_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1235 = t2UXTB16r_rot
  { 1236,	4,	1,	42,	"t2UXTBr", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #1236 = t2UXTBr
  { 1237,	5,	1,	43,	"t2UXTBr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1237 = t2UXTBr_rot
  { 1238,	4,	1,	42,	"t2UXTHr", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo20 },  // Inst #1238 = t2UXTHr
  { 1239,	5,	1,	43,	"t2UXTHr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(23<<9), NULL, NULL, NULL, OperandInfo8 },  // Inst #1239 = t2UXTHr_rot
  { 1240,	6,	2,	6,	"tADC", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), ImplicitList1, NULL, NULL, OperandInfo116 },  // Inst #1240 = tADC
  { 1241,	5,	1,	6,	"tADDhirr", 0|(1<<TID::Predicable), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo48 },  // Inst #1241 = tADDhirr
  { 1242,	6,	2,	5,	"tADDi3", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo117 },  // Inst #1242 = tADDi3
  { 1243,	6,	2,	5,	"tADDi8", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo118 },  // Inst #1243 = tADDi8
  { 1244,	2,	1,	5,	"tADDrPCi", 0|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo119 },  // Inst #1244 = tADDrPCi
  { 1245,	3,	1,	6,	"tADDrSP", 0|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo120 },  // Inst #1245 = tADDrSP
  { 1246,	3,	1,	5,	"tADDrSPi", 0|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo121 },  // Inst #1246 = tADDrSPi
  { 1247,	6,	2,	6,	"tADDrr", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo122 },  // Inst #1247 = tADDrr
  { 1248,	3,	1,	5,	"tADDspi", 0|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo123 },  // Inst #1248 = tADDspi
  { 1249,	3,	1,	6,	"tADDspr", 0|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo120 },  // Inst #1249 = tADDspr
  { 1250,	3,	1,	45,	"tADDspr_", 0|(1<<TID::UsesCustomDAGSchedInserter)|(1<<TID::UnmodeledSideEffects), 0|(1<<4), NULL, NULL, NULL, OperandInfo3 },  // Inst #1250 = tADDspr_
  { 1251,	1,	0,	45,	"tADJCALLSTACKDOWN", 0, 0|(1<<4), ImplicitList2, ImplicitList2, NULL, OperandInfo13 },  // Inst #1251 = tADJCALLSTACKDOWN
  { 1252,	2,	0,	45,	"tADJCALLSTACKUP", 0, 0|(1<<4), ImplicitList2, ImplicitList2, NULL, OperandInfo108 },  // Inst #1252 = tADJCALLSTACKUP
  { 1253,	6,	2,	6,	"tAND", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo116 },  // Inst #1253 = tAND
  { 1254,	3,	1,	45,	"tANDsp", 0|(1<<TID::UsesCustomDAGSchedInserter)|(1<<TID::UnmodeledSideEffects), 0|(1<<4), NULL, ImplicitList1, Barriers1, OperandInfo124 },  // Inst #1254 = tANDsp
  { 1255,	6,	2,	30,	"tASRri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo117 },  // Inst #1255 = tASRri
  { 1256,	6,	2,	31,	"tASRrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo116 },  // Inst #1256 = tASRrr
  { 1257,	1,	0,	0,	"tB", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Predicable)|(1<<TID::Terminator), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo13 },  // Inst #1257 = tB
  { 1258,	6,	2,	6,	"tBIC", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo116 },  // Inst #1258 = tBIC
  { 1259,	1,	0,	0,	"tBL", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(3<<4)|(23<<9), NULL, ImplicitList3, Barriers1, OperandInfo13 },  // Inst #1259 = tBL
  { 1260,	1,	0,	0,	"tBLXi", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(3<<4)|(23<<9), NULL, ImplicitList3, Barriers1, OperandInfo13 },  // Inst #1260 = tBLXi
  { 1261,	1,	0,	0,	"tBLXi_r9", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(3<<4)|(23<<9), NULL, ImplicitList4, Barriers1, OperandInfo13 },  // Inst #1261 = tBLXi_r9
  { 1262,	1,	0,	0,	"tBLXr", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(4<<4)|(23<<9), NULL, ImplicitList3, Barriers1, OperandInfo15 },  // Inst #1262 = tBLXr
  { 1263,	1,	0,	0,	"tBLXr_r9", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(4<<4)|(23<<9), NULL, ImplicitList4, Barriers1, OperandInfo15 },  // Inst #1263 = tBLXr_r9
  { 1264,	1,	0,	0,	"tBLr9", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(3<<4)|(23<<9), NULL, ImplicitList4, Barriers1, OperandInfo13 },  // Inst #1264 = tBLr9
  { 1265,	3,	0,	0,	"tBR_JTr", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Terminator), 0|(1<<4)|(23<<9), NULL, NULL, NULL, OperandInfo125 },  // Inst #1265 = tBR_JTr
  { 1266,	1,	0,	0,	"tBX", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(3<<4)|(23<<9), NULL, ImplicitList3, Barriers1, OperandInfo126 },  // Inst #1266 = tBX
  { 1267,	0,	0,	0,	"tBX_RET", 0|(1<<TID::Return)|(1<<TID::Terminator), 0|(4<<4)|(23<<9), NULL, NULL, NULL, 0 },  // Inst #1267 = tBX_RET
  { 1268,	1,	0,	0,	"tBX_RET_vararg", 0|(1<<TID::Return)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo126 },  // Inst #1268 = tBX_RET_vararg
  { 1269,	1,	0,	0,	"tBXr9", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(3<<4)|(23<<9), NULL, ImplicitList4, Barriers1, OperandInfo126 },  // Inst #1269 = tBXr9
  { 1270,	3,	0,	0,	"tBcc", 0|(1<<TID::Branch)|(1<<TID::Predicable)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo11 },  // Inst #1270 = tBcc
  { 1271,	1,	0,	0,	"tBfar", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<9), NULL, ImplicitList8, NULL, OperandInfo13 },  // Inst #1271 = tBfar
  { 1272,	4,	0,	15,	"tCMN", 0|(1<<TID::Predicable), 0|(4<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo127 },  // Inst #1272 = tCMN
  { 1273,	4,	0,	15,	"tCMNZ", 0|(1<<TID::Predicable), 0|(4<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo127 },  // Inst #1273 = tCMNZ
  { 1274,	4,	0,	15,	"tCMPhir", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #1274 = tCMPhir
  { 1275,	4,	0,	14,	"tCMPi8", 0|(1<<TID::Predicable), 0|(4<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo128 },  // Inst #1275 = tCMPi8
  { 1276,	4,	0,	15,	"tCMPr", 0|(1<<TID::Predicable), 0|(4<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo127 },  // Inst #1276 = tCMPr
  { 1277,	4,	0,	15,	"tCMPzhir", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #1277 = tCMPzhir
  { 1278,	4,	0,	14,	"tCMPzi8", 0|(1<<TID::Predicable), 0|(4<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo128 },  // Inst #1278 = tCMPzi8
  { 1279,	4,	0,	15,	"tCMPzr", 0|(1<<TID::Predicable), 0|(4<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo127 },  // Inst #1279 = tCMPzr
  { 1280,	6,	2,	6,	"tEOR", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo116 },  // Inst #1280 = tEOR
  { 1281,	5,	0,	20,	"tLDM", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo35 },  // Inst #1281 = tLDM
  { 1282,	6,	1,	21,	"tLDR", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|9|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo129 },  // Inst #1282 = tLDR
  { 1283,	6,	1,	21,	"tLDRB", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|7|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo129 },  // Inst #1283 = tLDRB
  { 1284,	6,	1,	21,	"tLDRH", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|8|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo129 },  // Inst #1284 = tLDRH
  { 1285,	5,	1,	21,	"tLDRSB", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|7|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo130 },  // Inst #1285 = tLDRSB
  { 1286,	5,	1,	21,	"tLDRSH", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|8|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo130 },  // Inst #1286 = tLDRSH
  { 1287,	4,	1,	18,	"tLDRcp", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::Rematerializable)|(1<<TID::UnmodeledSideEffects), 0|10|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo128 },  // Inst #1287 = tLDRcp
  { 1288,	4,	1,	18,	"tLDRpci", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|10|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo128 },  // Inst #1288 = tLDRpci
  { 1289,	5,	1,	18,	"tLDRspi", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|10|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo131 },  // Inst #1289 = tLDRspi
  { 1290,	4,	1,	5,	"tLEApcrel", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo128 },  // Inst #1290 = tLEApcrel
  { 1291,	5,	1,	5,	"tLEApcrelJT", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo132 },  // Inst #1291 = tLEApcrelJT
  { 1292,	6,	2,	30,	"tLSLri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo117 },  // Inst #1292 = tLSLri
  { 1293,	6,	2,	31,	"tLSLrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo116 },  // Inst #1293 = tLSLrr
  { 1294,	6,	2,	30,	"tLSRri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo117 },  // Inst #1294 = tLSRri
  { 1295,	6,	2,	31,	"tLSRrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo116 },  // Inst #1295 = tLSRrr
  { 1296,	5,	1,	10,	"tMOVCCi", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo14 },  // Inst #1296 = tMOVCCi
  { 1297,	5,	1,	11,	"tMOVCCr", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo48 },  // Inst #1297 = tMOVCCr
  { 1298,	5,	1,	45,	"tMOVCCr_pseudo", 0|(1<<TID::Predicable)|(1<<TID::UsesCustomDAGSchedInserter)|(1<<TID::UnmodeledSideEffects), 0|(1<<4), NULL, NULL, NULL, OperandInfo130 },  // Inst #1298 = tMOVCCr_pseudo
  { 1299,	2,	1,	29,	"tMOVSr", 0, 0|(4<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo133 },  // Inst #1299 = tMOVSr
  { 1300,	2,	1,	29,	"tMOVgpr2gpr", 0, 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo112 },  // Inst #1300 = tMOVgpr2gpr
  { 1301,	2,	1,	29,	"tMOVgpr2tgpr", 0, 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo134 },  // Inst #1301 = tMOVgpr2tgpr
  { 1302,	5,	2,	28,	"tMOVi8", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo135 },  // Inst #1302 = tMOVi8
  { 1303,	2,	1,	29,	"tMOVr", 0, 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo133 },  // Inst #1303 = tMOVr
  { 1304,	2,	1,	29,	"tMOVtgpr2gpr", 0, 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo136 },  // Inst #1304 = tMOVtgpr2gpr
  { 1305,	6,	2,	33,	"tMUL", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo116 },  // Inst #1305 = tMUL
  { 1306,	5,	2,	29,	"tMVN", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo137 },  // Inst #1306 = tMVN
  { 1307,	6,	2,	6,	"tORR", 0|(1<<TID::Predicable)|(1<<TID::Commutable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo116 },  // Inst #1307 = tORR
  { 1308,	3,	1,	6,	"tPICADD", 0|(1<<TID::NotDuplicable), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo123 },  // Inst #1308 = tPICADD
  { 1309,	3,	0,	0,	"tPOP", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), ImplicitList2, ImplicitList2, NULL, OperandInfo138 },  // Inst #1309 = tPOP
  { 1310,	3,	0,	0,	"tPOP_RET", 0|(1<<TID::Return)|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo138 },  // Inst #1310 = tPOP_RET
  { 1311,	3,	0,	0,	"tPUSH", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), ImplicitList2, ImplicitList2, NULL, OperandInfo138 },  // Inst #1311 = tPUSH
  { 1312,	4,	1,	42,	"tREV", 0|(1<<TID::Predicable), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo127 },  // Inst #1312 = tREV
  { 1313,	4,	1,	42,	"tREV16", 0|(1<<TID::Predicable), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo127 },  // Inst #1313 = tREV16
  { 1314,	4,	1,	42,	"tREVSH", 0|(1<<TID::Predicable), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo127 },  // Inst #1314 = tREVSH
  { 1315,	6,	2,	31,	"tROR", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo116 },  // Inst #1315 = tROR
  { 1316,	5,	2,	5,	"tRSB", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo137 },  // Inst #1316 = tRSB
  { 1317,	5,	1,	18,	"tRestore", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|10|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo131 },  // Inst #1317 = tRestore
  { 1318,	6,	2,	6,	"tSBC", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), ImplicitList1, NULL, NULL, OperandInfo116 },  // Inst #1318 = tSBC
  { 1319,	5,	0,	37,	"tSTM", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo35 },  // Inst #1319 = tSTM
  { 1320,	6,	0,	38,	"tSTR", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|9|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo129 },  // Inst #1320 = tSTR
  { 1321,	6,	0,	38,	"tSTRB", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|7|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo129 },  // Inst #1321 = tSTRB
  { 1322,	6,	0,	38,	"tSTRH", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|8|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo129 },  // Inst #1322 = tSTRH
  { 1323,	5,	0,	35,	"tSTRspi", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|10|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo131 },  // Inst #1323 = tSTRspi
  { 1324,	6,	2,	5,	"tSUBi3", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo117 },  // Inst #1324 = tSUBi3
  { 1325,	6,	2,	5,	"tSUBi8", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo118 },  // Inst #1325 = tSUBi8
  { 1326,	6,	2,	6,	"tSUBrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo122 },  // Inst #1326 = tSUBrr
  { 1327,	3,	1,	5,	"tSUBspi", 0|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo123 },  // Inst #1327 = tSUBspi
  { 1328,	3,	1,	45,	"tSUBspi_", 0|(1<<TID::UsesCustomDAGSchedInserter)|(1<<TID::UnmodeledSideEffects), 0|(1<<4), NULL, NULL, NULL, OperandInfo2 },  // Inst #1328 = tSUBspi_
  { 1329,	4,	1,	42,	"tSXTB", 0|(1<<TID::Predicable), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo127 },  // Inst #1329 = tSXTB
  { 1330,	4,	1,	42,	"tSXTH", 0|(1<<TID::Predicable), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo127 },  // Inst #1330 = tSXTH
  { 1331,	5,	0,	35,	"tSpill", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|10|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo131 },  // Inst #1331 = tSpill
  { 1332,	0,	0,	0,	"tTPsoft", 0|(1<<TID::Call), 0|(3<<4)|(23<<9), NULL, ImplicitList9, NULL, 0 },  // Inst #1332 = tTPsoft
  { 1333,	4,	0,	15,	"tTST", 0|(1<<TID::Predicable)|(1<<TID::Commutable), 0|(4<<4)|(23<<9), NULL, ImplicitList1, Barriers1, OperandInfo127 },  // Inst #1333 = tTST
  { 1334,	4,	1,	42,	"tUXTB", 0|(1<<TID::Predicable), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo127 },  // Inst #1334 = tUXTB
  { 1335,	4,	1,	42,	"tUXTH", 0|(1<<TID::Predicable), 0|(4<<4)|(23<<9), NULL, NULL, NULL, OperandInfo127 },  // Inst #1335 = tUXTH
};
} // End llvm namespace 
