set rtl_files [list \
 [file normalize "${rtl_dir}/xs_fpga_top_debug.sv"] \
 [file normalize "${rtl_dir}/xs_core_def_xdma.sv"] \
 [file normalize "${rtl_dir}/button_debounce.v"] \
 [file normalize "${rtl_dir}/xilnx_crg.v"] \
 [file normalize "${rtl_dir}/jtag_ddr_subsys_wrapper.v"] \
 [file normalize "${rtl_dir}/axis_data_packge.v"] \
 [file normalize "${rtl_dir}/fpga_clock_gate.v"] \
]
