{
  "sha": "d2a5dbc744548e173ba1687e1a63a8c2196c7122",
  "node_id": "C_kwDOANOeidoAKGQyYTVkYmM3NDQ1NDhlMTczYmExNjg3ZTFhNjNhOGMyMTk2YzcxMjI",
  "commit": {
    "author": {
      "name": "Mike Frysinger",
      "email": "vapier@gentoo.org",
      "date": "2021-10-31T06:47:13Z"
    },
    "committer": {
      "name": "Mike Frysinger",
      "email": "vapier@gentoo.org",
      "date": "2021-11-03T02:59:07Z"
    },
    "message": "sim: hoist mn10300 & v850 igen rules up to common builds\n\nThese rules don't depend on the target compiler settings, so hoist\nthe build logic up to the common builds for better parallelization.\n\nWe leave the mips rules in place as they depend on complicated\narch-specific configure logic that needs to be untangled first.",
    "tree": {
      "sha": "938abc91fe47341d9160c16da1745580e0d02b5e",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/938abc91fe47341d9160c16da1745580e0d02b5e"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/d2a5dbc744548e173ba1687e1a63a8c2196c7122",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/d2a5dbc744548e173ba1687e1a63a8c2196c7122",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/d2a5dbc744548e173ba1687e1a63a8c2196c7122",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/d2a5dbc744548e173ba1687e1a63a8c2196c7122/comments",
  "author": {
    "login": "vapier",
    "id": 176950,
    "node_id": "MDQ6VXNlcjE3Njk1MA==",
    "avatar_url": "https://avatars.githubusercontent.com/u/176950?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/vapier",
    "html_url": "https://github.com/vapier",
    "followers_url": "https://api.github.com/users/vapier/followers",
    "following_url": "https://api.github.com/users/vapier/following{/other_user}",
    "gists_url": "https://api.github.com/users/vapier/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/vapier/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/vapier/subscriptions",
    "organizations_url": "https://api.github.com/users/vapier/orgs",
    "repos_url": "https://api.github.com/users/vapier/repos",
    "events_url": "https://api.github.com/users/vapier/events{/privacy}",
    "received_events_url": "https://api.github.com/users/vapier/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "vapier",
    "id": 176950,
    "node_id": "MDQ6VXNlcjE3Njk1MA==",
    "avatar_url": "https://avatars.githubusercontent.com/u/176950?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/vapier",
    "html_url": "https://github.com/vapier",
    "followers_url": "https://api.github.com/users/vapier/followers",
    "following_url": "https://api.github.com/users/vapier/following{/other_user}",
    "gists_url": "https://api.github.com/users/vapier/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/vapier/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/vapier/subscriptions",
    "organizations_url": "https://api.github.com/users/vapier/orgs",
    "repos_url": "https://api.github.com/users/vapier/repos",
    "events_url": "https://api.github.com/users/vapier/events{/privacy}",
    "received_events_url": "https://api.github.com/users/vapier/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "70ab6bdd55540779cda498611010b61619f1758a",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/70ab6bdd55540779cda498611010b61619f1758a",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/70ab6bdd55540779cda498611010b61619f1758a"
    }
  ],
  "stats": {
    "total": 539,
    "additions": 386,
    "deletions": 153
  },
  "files": [
    {
      "sha": "c04f94817e4fabe5eff5b72c1959ea29f899f131",
      "filename": "sim/Makefile.am",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d2a5dbc744548e173ba1687e1a63a8c2196c7122/sim/Makefile.am",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d2a5dbc744548e173ba1687e1a63a8c2196c7122/sim/Makefile.am",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/Makefile.am?ref=d2a5dbc744548e173ba1687e1a63a8c2196c7122",
      "patch": "@@ -79,8 +79,14 @@ endif\n if SIM_ENABLE_ARCH_m68hc11\n include m68hc11/local.mk\n endif\n+if SIM_ENABLE_ARCH_mn10300\n+include mn10300/local.mk\n+endif\n if SIM_ENABLE_ARCH_sh\n include sh/local.mk\n endif\n+if SIM_ENABLE_ARCH_v850\n+include v850/local.mk\n+endif\n \n all-recursive: $(SIM_ALL_RECURSIVE_DEPS)"
    },
    {
      "sha": "1812f1508f9c549f319824b28f1651e1e26d6957",
      "filename": "sim/Makefile.in",
      "status": "modified",
      "additions": 195,
      "deletions": 12,
      "changes": 207,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d2a5dbc744548e173ba1687e1a63a8c2196c7122/sim/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d2a5dbc744548e173ba1687e1a63a8c2196c7122/sim/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/Makefile.in?ref=d2a5dbc744548e173ba1687e1a63a8c2196c7122",
      "patch": "@@ -173,6 +173,24 @@\n # You should have received a copy of the GNU General Public License\n # along with this program.  If not, see <http://www.gnu.org/licenses/>.\n \n+# See sim/Makefile.am\n+#\n+# Copyright (C) 1996-2021 Free Software Foundation, Inc.\n+# Written by Cygnus Support.\n+#\n+# This program is free software; you can redistribute it and/or modify\n+# it under the terms of the GNU General Public License as published by\n+# the Free Software Foundation; either version 3 of the License, or\n+# (at your option) any later version.\n+#\n+# This program is distributed in the hope that it will be useful,\n+# but WITHOUT ANY WARRANTY; without even the implied warranty of\n+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\n+# GNU General Public License for more details.\n+#\n+# You should have received a copy of the GNU General Public License\n+# along with this program.  If not, see <http://www.gnu.org/licenses/>.\n+\n # See sim/Makefile.am\n #\n # Copyright (C) 1990-2021 Free Software Foundation, Inc.\n@@ -191,6 +209,24 @@\n # You should have received a copy of the GNU General Public License\n # along with this program.  If not, see <http://www.gnu.org/licenses/>.\n \n+# See sim/Makefile.am\n+#\n+# Copyright (C) 1996-2021 Free Software Foundation, Inc.\n+# Written by Cygnus Support.\n+#\n+# This program is free software; you can redistribute it and/or modify\n+# it under the terms of the GNU General Public License as published by\n+# the Free Software Foundation; either version 3 of the License, or\n+# (at your option) any later version.\n+#\n+# This program is distributed in the hope that it will be useful,\n+# but WITHOUT ANY WARRANTY; without even the implied warranty of\n+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\n+# GNU General Public License for more details.\n+#\n+# You should have received a copy of the GNU General Public License\n+# along with this program.  If not, see <http://www.gnu.org/licenses/>.\n+\n \n VPATH = @srcdir@\n am__is_gnu_make = { \\\n@@ -275,7 +311,7 @@ EXTRA_PROGRAMS = $(am__EXEEXT_2) testsuite/common/bits-gen$(EXEEXT) \\\n \n # This makes sure igen is available before building the arch-subdirs which\n # need to run the igen tool.\n-@SIM_ENABLE_IGEN_TRUE@am__append_1 = igen/igen$(EXEEXT)\n+@SIM_ENABLE_IGEN_TRUE@am__append_1 = $(IGEN)\n @SIM_ENABLE_IGEN_TRUE@am__append_2 = igen/libigen.a\n @SIM_ENABLE_IGEN_TRUE@am__append_3 = $(igen_IGEN_TOOLS)\n @SIM_ENABLE_IGEN_TRUE@am__append_4 = $(igen_IGEN_TOOLS)\n@@ -310,9 +346,17 @@ TESTS = testsuite/common/bits32m0$(EXEEXT) \\\n @SIM_ENABLE_ARCH_m68hc11_TRUE@am__append_16 = $(m68hc11_BUILD_OUTPUTS)\n \n # This makes sure build tools are available before building the arch-subdirs.\n-@SIM_ENABLE_ARCH_sh_TRUE@am__append_17 = $(sh_BUILD_OUTPUTS)\n-@SIM_ENABLE_ARCH_sh_TRUE@am__append_18 = sh/gencode\n+@SIM_ENABLE_ARCH_mn10300_TRUE@am__append_17 = $(mn10300_BUILD_OUTPUTS)\n+@SIM_ENABLE_ARCH_mn10300_TRUE@am__append_18 = $(mn10300_BUILD_OUTPUTS)\n+\n+# This makes sure build tools are available before building the arch-subdirs.\n @SIM_ENABLE_ARCH_sh_TRUE@am__append_19 = $(sh_BUILD_OUTPUTS)\n+@SIM_ENABLE_ARCH_sh_TRUE@am__append_20 = sh/gencode\n+@SIM_ENABLE_ARCH_sh_TRUE@am__append_21 = $(sh_BUILD_OUTPUTS)\n+\n+# This makes sure build tools are available before building the arch-subdirs.\n+@SIM_ENABLE_ARCH_v850_TRUE@am__append_22 = $(v850_BUILD_OUTPUTS)\n+@SIM_ENABLE_ARCH_v850_TRUE@am__append_23 = $(v850_BUILD_OUTPUTS)\n subdir = .\n ACLOCAL_M4 = $(top_srcdir)/aclocal.m4\n am__aclocal_m4_deps = $(top_srcdir)/../config/acx.m4 \\\n@@ -399,9 +443,8 @@ igen_libigen_a_LIBADD =\n @SIM_ENABLE_IGEN_TRUE@\tigen/gen-engine.$(OBJEXT) \\\n @SIM_ENABLE_IGEN_TRUE@\tigen/gen.$(OBJEXT)\n igen_libigen_a_OBJECTS = $(am_igen_libigen_a_OBJECTS)\n-@SIM_ENABLE_IGEN_TRUE@am__EXEEXT_1 = igen/igen$(EXEEXT) \\\n-@SIM_ENABLE_IGEN_TRUE@\tigen/filter$(EXEEXT) igen/gen$(EXEEXT) \\\n-@SIM_ENABLE_IGEN_TRUE@\tigen/ld-cache$(EXEEXT) \\\n+@SIM_ENABLE_IGEN_TRUE@am__EXEEXT_1 = $(IGEN) igen/filter$(EXEEXT) \\\n+@SIM_ENABLE_IGEN_TRUE@\tigen/gen$(EXEEXT) igen/ld-cache$(EXEEXT) \\\n @SIM_ENABLE_IGEN_TRUE@\tigen/ld-decode$(EXEEXT) \\\n @SIM_ENABLE_IGEN_TRUE@\tigen/ld-insn$(EXEEXT) \\\n @SIM_ENABLE_IGEN_TRUE@\tigen/table$(EXEEXT)\n@@ -973,7 +1016,8 @@ CLEANFILES = common/version.c common/version.c-stamp \\\n DISTCLEANFILES = \n MOSTLYCLEANFILES = core $(am__append_4) site-srcdir.exp testrun.log \\\n \ttestrun.sum $(am__append_7) $(am__append_10) $(am__append_13) \\\n-\t$(am__append_16) $(am__append_19)\n+\t$(am__append_16) $(am__append_18) $(am__append_21) \\\n+\t$(am__append_23)\n AM_CFLAGS = $(WERROR_CFLAGS) $(WARN_CFLAGS)\n AM_CPPFLAGS = -I$(srcroot)/include $(SIM_INLINE) -I$(srcdir)/common\n COMPILE_FOR_BUILD = $(CC_FOR_BUILD) $(AM_CPPFLAGS) $(CFLAGS_FOR_BUILD)\n@@ -986,7 +1030,8 @@ LINK_FOR_BUILD = $(CC_FOR_BUILD) $(CFLAGS_FOR_BUILD) $(LDFLAGS_FOR_BUILD) -o $@\n # which will refer to these.\n SIM_ALL_RECURSIVE_DEPS = common/libcommon.a $(am__append_1) \\\n \t$(am__append_5) $(am__append_8) $(am__append_11) \\\n-\t$(am__append_14) $(am__append_17)\n+\t$(am__append_14) $(am__append_17) $(am__append_19) \\\n+\t$(am__append_22)\n pkginclude_HEADERS = \\\n \t$(srcroot)/include/sim/callback.h \\\n \t$(srcroot)/include/sim/sim.h\n@@ -1006,6 +1051,11 @@ common_libcommon_a_SOURCES = \\\n \tcommon/target-newlib-signal.c \\\n \tcommon/version.c\n \n+\n+# igen leaks memory, and therefore makes AddressSanitizer unhappy.  Disable\n+# leak detection while running it.\n+@SIM_ENABLE_IGEN_TRUE@IGEN = igen/igen$(EXEEXT)\n+@SIM_ENABLE_IGEN_TRUE@IGEN_RUN = ASAN_OPTIONS=detect_leaks=0 $(IGEN)\n @SIM_ENABLE_IGEN_TRUE@igen_libigen_a_SOURCES = \\\n @SIM_ENABLE_IGEN_TRUE@\tigen/table.c \\\n @SIM_ENABLE_IGEN_TRUE@\tigen/lf.c \\\n@@ -1039,7 +1089,7 @@ common_libcommon_a_SOURCES = \\\n @SIM_ENABLE_IGEN_TRUE@igen_table_SOURCES = \n @SIM_ENABLE_IGEN_TRUE@igen_table_LDADD = igen/table-main.o igen/libigen.a\n @SIM_ENABLE_IGEN_TRUE@igen_IGEN_TOOLS = \\\n-@SIM_ENABLE_IGEN_TRUE@\tigen/igen \\\n+@SIM_ENABLE_IGEN_TRUE@\t$(IGEN) \\\n @SIM_ENABLE_IGEN_TRUE@\tigen/filter \\\n @SIM_ENABLE_IGEN_TRUE@\tigen/gen \\\n @SIM_ENABLE_IGEN_TRUE@\tigen/ld-cache \\\n@@ -1085,21 +1135,70 @@ testsuite_common_CPPFLAGS = \\\n @SIM_ENABLE_ARCH_m68hc11_TRUE@\tm68hc11/m68hc12int.c\n \n @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_gencode_SOURCES = m68hc11/gencode.c\n+@SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_BUILT_SRC_FROM_IGEN = \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\tmn10300/icache.h \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\tmn10300/icache.c \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\tmn10300/idecode.h \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\tmn10300/idecode.c \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\tmn10300/semantics.h \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\tmn10300/semantics.c \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\tmn10300/model.h \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\tmn10300/model.c \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\tmn10300/support.h \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\tmn10300/support.c \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\tmn10300/itable.h \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\tmn10300/itable.c \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\tmn10300/engine.h \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\tmn10300/engine.c \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\tmn10300/irun.c\n+\n+@SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_BUILD_OUTPUTS = \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(mn10300_BUILT_SRC_FROM_IGEN) \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\tmn10300/stamp-igen\n+\n+@SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_IGEN_TRACE = # -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries\n+@SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_IGEN_INSN = $(srcdir)/mn10300/mn10300.igen\n+@SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_IGEN_INSN_INC = mn10300/am33.igen mn10300/am33-2.igen\n+@SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_IGEN_DC = $(srcdir)/mn10300/mn10300.dc\n @SIM_ENABLE_ARCH_sh_TRUE@sh_BUILD_OUTPUTS = \\\n @SIM_ENABLE_ARCH_sh_TRUE@\tsh/gencode$(EXEEXT) \\\n @SIM_ENABLE_ARCH_sh_TRUE@\tsh/code.c \\\n @SIM_ENABLE_ARCH_sh_TRUE@\tsh/ppi.c \\\n @SIM_ENABLE_ARCH_sh_TRUE@\tsh/table.c\n \n @SIM_ENABLE_ARCH_sh_TRUE@sh_gencode_SOURCES = sh/gencode.c\n+@SIM_ENABLE_ARCH_v850_TRUE@v850_BUILT_SRC_FROM_IGEN = \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\tv850/icache.h \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\tv850/icache.c \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\tv850/idecode.h \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\tv850/idecode.c \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\tv850/semantics.h \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\tv850/semantics.c \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\tv850/model.h \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\tv850/model.c \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\tv850/support.h \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\tv850/support.c \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\tv850/itable.h \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\tv850/itable.c \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\tv850/engine.h \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\tv850/engine.c \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\tv850/irun.c\n+\n+@SIM_ENABLE_ARCH_v850_TRUE@v850_BUILD_OUTPUTS = \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(v850_BUILT_SRC_FROM_IGEN) \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\tv850/stamp-igen\n+\n+@SIM_ENABLE_ARCH_v850_TRUE@v850_IGEN_TRACE = # -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries\n+@SIM_ENABLE_ARCH_v850_TRUE@v850_IGEN_INSN = $(srcdir)/v850/v850.igen\n+@SIM_ENABLE_ARCH_v850_TRUE@v850_IGEN_DC = $(srcdir)/v850/v850-dc\n all: config.h\n \t$(MAKE) $(AM_MAKEFLAGS) all-recursive\n \n .SUFFIXES:\n .SUFFIXES: .c .lo .log .o .obj .test .test$(EXEEXT) .trs\n am--refresh: Makefile\n \t@:\n-$(srcdir)/Makefile.in: @MAINTAINER_MODE_TRUE@ $(srcdir)/Makefile.am $(srcdir)/common/local.mk $(srcdir)/igen/local.mk $(srcdir)/testsuite/local.mk $(srcdir)/testsuite/common/local.mk $(srcdir)/cr16/local.mk $(srcdir)/d10v/local.mk $(srcdir)/m32c/local.mk $(srcdir)/m68hc11/local.mk $(srcdir)/sh/local.mk $(am__configure_deps)\n+$(srcdir)/Makefile.in: @MAINTAINER_MODE_TRUE@ $(srcdir)/Makefile.am $(srcdir)/common/local.mk $(srcdir)/igen/local.mk $(srcdir)/testsuite/local.mk $(srcdir)/testsuite/common/local.mk $(srcdir)/cr16/local.mk $(srcdir)/d10v/local.mk $(srcdir)/m32c/local.mk $(srcdir)/m68hc11/local.mk $(srcdir)/mn10300/local.mk $(srcdir)/sh/local.mk $(srcdir)/v850/local.mk $(am__configure_deps)\n \t@for dep in $?; do \\\n \t  case '$(am__configure_deps)' in \\\n \t    *$$dep*) \\\n@@ -1121,7 +1220,7 @@ Makefile: $(srcdir)/Makefile.in $(top_builddir)/config.status\n \t    echo ' cd $(top_builddir) && $(SHELL) ./config.status $@ $(am__depfiles_maybe)'; \\\n \t    cd $(top_builddir) && $(SHELL) ./config.status $@ $(am__depfiles_maybe);; \\\n \tesac;\n-$(srcdir)/common/local.mk $(srcdir)/igen/local.mk $(srcdir)/testsuite/local.mk $(srcdir)/testsuite/common/local.mk $(srcdir)/cr16/local.mk $(srcdir)/d10v/local.mk $(srcdir)/m32c/local.mk $(srcdir)/m68hc11/local.mk $(srcdir)/sh/local.mk $(am__empty):\n+$(srcdir)/common/local.mk $(srcdir)/igen/local.mk $(srcdir)/testsuite/local.mk $(srcdir)/testsuite/common/local.mk $(srcdir)/cr16/local.mk $(srcdir)/d10v/local.mk $(srcdir)/m32c/local.mk $(srcdir)/m68hc11/local.mk $(srcdir)/mn10300/local.mk $(srcdir)/sh/local.mk $(srcdir)/v850/local.mk $(am__empty):\n \n $(top_builddir)/config.status: $(top_srcdir)/configure $(CONFIG_STATUS_DEPENDENCIES)\n \t$(SHELL) ./config.status --recheck\n@@ -2106,7 +2205,7 @@ common/version.c-stamp: $(srcroot)/gdb/version.in $(srcroot)/bfd/version.h $(src\n \t$(AM_V_at)touch $@\n \n # Alias for developers.\n-@SIM_ENABLE_IGEN_TRUE@igen: igen/igen$(EXEEXT)\n+@SIM_ENABLE_IGEN_TRUE@igen: $(IGEN)\n \n # These rules are copied from automake, but tweaked to use FOR_BUILD variables.\n @SIM_ENABLE_IGEN_TRUE@igen/libigen.a: $(igen_libigen_a_OBJECTS) $(igen_libigen_a_DEPENDENCIES) $(EXTRA_igen_libigen_a_DEPENDENCIES) igen/$(am__dirstamp)\n@@ -2244,6 +2343,49 @@ testsuite/common/bits64m63.c: testsuite/common/bits-gen testsuite/common/bits-ts\n @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11/m68hc12int.c: m68hc11/gencode$(EXEEXT)\n @SIM_ENABLE_ARCH_m68hc11_TRUE@\t$(AM_V_GEN)$< -m6812 >$@\n \n+@SIM_ENABLE_ARCH_mn10300_TRUE@$(mn10300_BUILT_SRC_FROM_IGEN): mn10300/stamp-igen\n+@SIM_ENABLE_ARCH_mn10300_TRUE@mn10300/stamp-igen: $(mn10300_IGEN_INSN) $(mn10300_IGEN_INSN_INC) $(mn10300_IGEN_DC) $(IGEN)\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_GEN)$(IGEN_RUN) \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t$(mn10300_IGEN_TRACE) \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-G gen-direct-access \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-M mn10300,am33 -G gen-multi-sim=am33 \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-M am33_2 \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-I $(srcdir)/mn10300 \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-i $(mn10300_IGEN_INSN) \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-o $(mn10300_IGEN_DC) \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-x \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-n icache.h    -hc mn10300/tmp-icache.h \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-n icache.c    -c  mn10300/tmp-icache.c \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-n semantics.h -hs mn10300/tmp-semantics.h \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-n semantics.c -s  mn10300/tmp-semantics.c \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-n idecode.h   -hd mn10300/tmp-idecode.h \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-n idecode.c   -d  mn10300/tmp-idecode.c \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-n model.h     -hm mn10300/tmp-model.h \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-n model.c     -m  mn10300/tmp-model.c \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-n support.h   -hf mn10300/tmp-support.h \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-n support.c   -f  mn10300/tmp-support.c \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-n itable.h    -ht mn10300/tmp-itable.h \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-n itable.c    -t  mn10300/tmp-itable.c \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-n engine.h    -he mn10300/tmp-engine.h \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-n engine.c    -e  mn10300/tmp-engine.c \\\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t\t-n irun.c      -r  mn10300/tmp-irun.c\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change mn10300/tmp-icache.h mn10300/icache.h\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change mn10300/tmp-icache.c mn10300/icache.c\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change mn10300/tmp-idecode.h mn10300/idecode.h\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change mn10300/tmp-idecode.c mn10300/idecode.c\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change mn10300/tmp-semantics.h mn10300/semantics.h\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change mn10300/tmp-semantics.c mn10300/semantics.c\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change mn10300/tmp-model.h mn10300/model.h\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change mn10300/tmp-model.c mn10300/model.c\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change mn10300/tmp-support.h mn10300/support.h\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change mn10300/tmp-support.c mn10300/support.c\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change mn10300/tmp-itable.h mn10300/itable.h\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change mn10300/tmp-itable.c mn10300/itable.c\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change mn10300/tmp-engine.h mn10300/engine.h\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change mn10300/tmp-engine.c mn10300/engine.c\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change mn10300/tmp-irun.c mn10300/irun.c\n+@SIM_ENABLE_ARCH_mn10300_TRUE@\t$(AM_V_at)touch $@\n+\n # These rules are copied from automake, but tweaked to use FOR_BUILD variables.\n @SIM_ENABLE_ARCH_sh_TRUE@sh/gencode$(EXEEXT): $(sh_gencode_OBJECTS) $(sh_gencode_DEPENDENCIES) sh/$(am__dirstamp)\n @SIM_ENABLE_ARCH_sh_TRUE@\t$(AM_V_CCLD)$(LINK_FOR_BUILD) $(sh_gencode_OBJECTS) $(sh_gencode_LDADD)\n@@ -2261,6 +2403,47 @@ testsuite/common/bits64m63.c: testsuite/common/bits-gen testsuite/common/bits-ts\n @SIM_ENABLE_ARCH_sh_TRUE@sh/table.c: sh/gencode$(EXEEXT)\n @SIM_ENABLE_ARCH_sh_TRUE@\t$(AM_V_GEN)$< -s >$@\n \n+@SIM_ENABLE_ARCH_v850_TRUE@$(v850_BUILT_SRC_FROM_IGEN): v850/stamp-igen\n+@SIM_ENABLE_ARCH_v850_TRUE@v850/stamp-igen: $(v850_IGEN_INSN) $(v850_IGEN_DC) $(IGEN)\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_GEN)$(IGEN_RUN) \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t$(v850_IGEN_TRACE) \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-G gen-direct-access \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-G gen-zero-r0 \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-i $(v850_IGEN_INSN) \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-o $(v850_IGEN_DC) \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-x \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-n icache.h    -hc v850/tmp-icache.h \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-n icache.c    -c  v850/tmp-icache.c \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-n semantics.h -hs v850/tmp-semantics.h \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-n semantics.c -s  v850/tmp-semantics.c \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-n idecode.h   -hd v850/tmp-idecode.h \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-n idecode.c   -d  v850/tmp-idecode.c \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-n model.h     -hm v850/tmp-model.h \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-n model.c     -m  v850/tmp-model.c \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-n support.h   -hf v850/tmp-support.h \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-n support.c   -f  v850/tmp-support.c \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-n itable.h    -ht v850/tmp-itable.h \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-n itable.c    -t  v850/tmp-itable.c \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-n engine.h    -he v850/tmp-engine.h \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-n engine.c    -e  v850/tmp-engine.c \\\n+@SIM_ENABLE_ARCH_v850_TRUE@\t\t-n irun.c      -r  v850/tmp-irun.c\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change v850/tmp-icache.h v850/icache.h\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change v850/tmp-icache.c v850/icache.c\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change v850/tmp-idecode.h v850/idecode.h\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change v850/tmp-idecode.c v850/idecode.c\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change v850/tmp-semantics.h v850/semantics.h\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change v850/tmp-semantics.c v850/semantics.c\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change v850/tmp-model.h v850/model.h\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change v850/tmp-model.c v850/model.c\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change v850/tmp-support.h v850/support.h\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change v850/tmp-support.c v850/support.c\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change v850/tmp-itable.h v850/itable.h\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change v850/tmp-itable.c v850/itable.c\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change v850/tmp-engine.h v850/engine.h\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change v850/tmp-engine.c v850/engine.c\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change v850/tmp-irun.c v850/irun.c\n+@SIM_ENABLE_ARCH_v850_TRUE@\t$(AM_V_at)touch $@\n+\n all-recursive: $(SIM_ALL_RECURSIVE_DEPS)\n \n # Tell versions [3.59,3.63) of GNU make to not export all variables."
    },
    {
      "sha": "3e3219cdfa913339e43c078b5994f7e6c5f1b968",
      "filename": "sim/igen/local.mk",
      "status": "modified",
      "additions": 8,
      "deletions": 3,
      "changes": 11,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d2a5dbc744548e173ba1687e1a63a8c2196c7122/sim/igen/local.mk",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d2a5dbc744548e173ba1687e1a63a8c2196c7122/sim/igen/local.mk",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/igen/local.mk?ref=d2a5dbc744548e173ba1687e1a63a8c2196c7122",
      "patch": "@@ -19,12 +19,17 @@\n # You should have received a copy of the GNU General Public License\n # along with this program.  If not, see <http://www.gnu.org/licenses/>.\n \n+# igen leaks memory, and therefore makes AddressSanitizer unhappy.  Disable\n+# leak detection while running it.\n+IGEN = %D%/igen$(EXEEXT)\n+IGEN_RUN = ASAN_OPTIONS=detect_leaks=0 $(IGEN)\n+\n # This makes sure igen is available before building the arch-subdirs which\n # need to run the igen tool.\n-SIM_ALL_RECURSIVE_DEPS += igen/igen$(EXEEXT)\n+SIM_ALL_RECURSIVE_DEPS += $(IGEN)\n \n # Alias for developers.\n-igen: %D%/igen$(EXEEXT)\n+igen: $(IGEN)\n \n noinst_LIBRARIES += %D%/libigen.a\n %C%_libigen_a_SOURCES = \\\n@@ -84,7 +89,7 @@ igen/libigen.a: $(igen_libigen_a_OBJECTS) $(igen_libigen_a_DEPENDENCIES) $(EXTRA\n %C%_table_LDADD = %D%/table-main.o %D%/libigen.a\n \n %C%_IGEN_TOOLS = \\\n-\t%D%/igen \\\n+\t$(IGEN) \\\n \t%D%/filter \\\n \t%D%/gen \\\n \t%D%/ld-cache \\"
    },
    {
      "sha": "e9df3ef464073d3b9e420763690c9cffcfb3b0dd",
      "filename": "sim/mn10300/Makefile.in",
      "status": "modified",
      "additions": 0,
      "deletions": 71,
      "changes": 71,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d2a5dbc744548e173ba1687e1a63a8c2196c7122/sim/mn10300/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d2a5dbc744548e173ba1687e1a63a8c2196c7122/sim/mn10300/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/mn10300/Makefile.in?ref=d2a5dbc744548e173ba1687e1a63a8c2196c7122",
      "patch": "@@ -27,81 +27,10 @@ SIM_OBJS = $(MN10300_OBJS) interp.o\n \n SIM_EXTRA_HW_DEVICES = mn103cpu mn103int mn103tim mn103ser mn103iop\n \n-SIM_EXTRA_CLEAN = clean-igen\n # Extra dependencies for \"sim-main.h\"\n SIM_EXTRA_DEPS = mn10300_sim.h itable.h idecode.h\n \n # List of extra flags to always pass to $(CC).\n SIM_EXTRA_CFLAGS = -DPOLL_QUIT_INTERVAL=0x20\n \n ## COMMON_POST_CONFIG_FRAG\n-\n-BUILT_SRC_FROM_IGEN = \\\n-\ticache.h \\\n-\ticache.c \\\n-\tidecode.h \\\n-\tidecode.c \\\n-\tsemantics.h \\\n-\tsemantics.c \\\n-\tmodel.h \\\n-\tmodel.c \\\n-\tsupport.h \\\n-\tsupport.c \\\n-\titable.h \\\n-\titable.c \\\n-\tengine.h \\\n-\tengine.c \\\n-\tirun.c\n-$(BUILT_SRC_FROM_IGEN): tmp-igen\n-\n-\n-.PHONY: clean-igen\n-clean-igen:\n-\trm -f $(BUILT_SRC_FROM_IGEN)\n-\trm -f tmp-igen tmp-insns\n-\n-IGEN_TRACE= # -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries\n-IGEN_INSN=$(srcdir)/mn10300.igen\n-IGEN_INSN_INC=$(srcdir)/am33.igen $(srcdir)/am33-2.igen\n-IGEN_DC=$(srcdir)/mn10300.dc\n-tmp-igen: $(IGEN_INSN) $(IGEN_INSN_INC) $(IGEN_DC) $(IGEN)\n-\t$(ECHO_IGEN) $(IGEN_RUN) \\\n-\t\t$(IGEN_TRACE) \\\n-\t\t-G gen-direct-access \\\n-                -M mn10300,am33 -G gen-multi-sim=am33 \\\n-\t\t-M am33_2 \\\n-\t\t-I $(srcdir) \\\n-\t\t-i $(IGEN_INSN) \\\n-\t\t-o $(IGEN_DC) \\\n-\t\t-x \\\n-\t\t-n icache.h    -hc tmp-icache.h \\\n-\t\t-n icache.c    -c  tmp-icache.c \\\n-\t\t-n semantics.h -hs tmp-semantics.h \\\n-\t\t-n semantics.c -s  tmp-semantics.c \\\n-\t\t-n idecode.h   -hd tmp-idecode.h \\\n-\t\t-n idecode.c   -d  tmp-idecode.c \\\n-\t\t-n model.h     -hm tmp-model.h \\\n-\t\t-n model.c     -m  tmp-model.c \\\n-\t\t-n support.h   -hf tmp-support.h \\\n-\t\t-n support.c   -f  tmp-support.c \\\n-\t\t-n itable.h    -ht tmp-itable.h \\\n-\t\t-n itable.c    -t  tmp-itable.c \\\n-\t\t-n engine.h    -he tmp-engine.h \\\n-\t\t-n engine.c    -e  tmp-engine.c \\\n-\t\t-n irun.c      -r  tmp-irun.c\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-icache.h icache.h\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-icache.c icache.c\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-idecode.h idecode.h\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-idecode.c idecode.c\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-semantics.h semantics.h\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-semantics.c semantics.c\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-model.h model.h\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-model.c model.c\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-support.h support.h\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-support.c support.c\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-itable.h itable.h\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-itable.c itable.c\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-engine.h engine.h\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-engine.c engine.c\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-irun.c irun.c\n-\t$(SILENCE) touch $@"
    },
    {
      "sha": "6c70ffe27b117bd285b5ba9a55d71d3adf536a2f",
      "filename": "sim/mn10300/local.mk",
      "status": "added",
      "additions": 90,
      "deletions": 0,
      "changes": 90,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d2a5dbc744548e173ba1687e1a63a8c2196c7122/sim/mn10300/local.mk",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d2a5dbc744548e173ba1687e1a63a8c2196c7122/sim/mn10300/local.mk",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/mn10300/local.mk?ref=d2a5dbc744548e173ba1687e1a63a8c2196c7122",
      "patch": "@@ -0,0 +1,90 @@\n+# See sim/Makefile.am\n+#\n+# Copyright (C) 1996-2021 Free Software Foundation, Inc.\n+# Written by Cygnus Support.\n+#\n+# This program is free software; you can redistribute it and/or modify\n+# it under the terms of the GNU General Public License as published by\n+# the Free Software Foundation; either version 3 of the License, or\n+# (at your option) any later version.\n+#\n+# This program is distributed in the hope that it will be useful,\n+# but WITHOUT ANY WARRANTY; without even the implied warranty of\n+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\n+# GNU General Public License for more details.\n+#\n+# You should have received a copy of the GNU General Public License\n+# along with this program.  If not, see <http://www.gnu.org/licenses/>.\n+\n+%C%_BUILT_SRC_FROM_IGEN = \\\n+\t%D%/icache.h \\\n+\t%D%/icache.c \\\n+\t%D%/idecode.h \\\n+\t%D%/idecode.c \\\n+\t%D%/semantics.h \\\n+\t%D%/semantics.c \\\n+\t%D%/model.h \\\n+\t%D%/model.c \\\n+\t%D%/support.h \\\n+\t%D%/support.c \\\n+\t%D%/itable.h \\\n+\t%D%/itable.c \\\n+\t%D%/engine.h \\\n+\t%D%/engine.c \\\n+\t%D%/irun.c\n+%C%_BUILD_OUTPUTS = \\\n+\t$(%C%_BUILT_SRC_FROM_IGEN) \\\n+\t%D%/stamp-igen\n+\n+# This makes sure build tools are available before building the arch-subdirs.\n+SIM_ALL_RECURSIVE_DEPS += $(%C%_BUILD_OUTPUTS)\n+\n+$(%C%_BUILT_SRC_FROM_IGEN): %D%/stamp-igen\n+\n+%C%_IGEN_TRACE = # -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries\n+%C%_IGEN_INSN = $(srcdir)/%D%/mn10300.igen\n+%C%_IGEN_INSN_INC = %D%/am33.igen %D%/am33-2.igen\n+%C%_IGEN_DC = $(srcdir)/%D%/mn10300.dc\n+%D%/stamp-igen: $(%C%_IGEN_INSN) $(%C%_IGEN_INSN_INC) $(%C%_IGEN_DC) $(IGEN)\n+\t$(AM_V_GEN)$(IGEN_RUN) \\\n+\t\t$(%C%_IGEN_TRACE) \\\n+\t\t-G gen-direct-access \\\n+\t\t-M mn10300,am33 -G gen-multi-sim=am33 \\\n+\t\t-M am33_2 \\\n+\t\t-I $(srcdir)/%D% \\\n+\t\t-i $(%C%_IGEN_INSN) \\\n+\t\t-o $(%C%_IGEN_DC) \\\n+\t\t-x \\\n+\t\t-n icache.h    -hc %D%/tmp-icache.h \\\n+\t\t-n icache.c    -c  %D%/tmp-icache.c \\\n+\t\t-n semantics.h -hs %D%/tmp-semantics.h \\\n+\t\t-n semantics.c -s  %D%/tmp-semantics.c \\\n+\t\t-n idecode.h   -hd %D%/tmp-idecode.h \\\n+\t\t-n idecode.c   -d  %D%/tmp-idecode.c \\\n+\t\t-n model.h     -hm %D%/tmp-model.h \\\n+\t\t-n model.c     -m  %D%/tmp-model.c \\\n+\t\t-n support.h   -hf %D%/tmp-support.h \\\n+\t\t-n support.c   -f  %D%/tmp-support.c \\\n+\t\t-n itable.h    -ht %D%/tmp-itable.h \\\n+\t\t-n itable.c    -t  %D%/tmp-itable.c \\\n+\t\t-n engine.h    -he %D%/tmp-engine.h \\\n+\t\t-n engine.c    -e  %D%/tmp-engine.c \\\n+\t\t-n irun.c      -r  %D%/tmp-irun.c\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-icache.h %D%/icache.h\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-icache.c %D%/icache.c\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-idecode.h %D%/idecode.h\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-idecode.c %D%/idecode.c\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-semantics.h %D%/semantics.h\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-semantics.c %D%/semantics.c\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-model.h %D%/model.h\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-model.c %D%/model.c\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-support.h %D%/support.h\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-support.c %D%/support.c\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-itable.h %D%/itable.h\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-itable.c %D%/itable.c\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-engine.h %D%/engine.h\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-engine.c %D%/engine.c\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-irun.c %D%/irun.c\n+\t$(AM_V_at)touch $@\n+\n+MOSTLYCLEANFILES += $(%C%_BUILD_OUTPUTS)"
    },
    {
      "sha": "07014b8afb8c9b6912820a7f50746e5d1092c8c7",
      "filename": "sim/v850/Makefile.in",
      "status": "modified",
      "additions": 0,
      "deletions": 67,
      "changes": 67,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d2a5dbc744548e173ba1687e1a63a8c2196c7122/sim/v850/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d2a5dbc744548e173ba1687e1a63a8c2196c7122/sim/v850/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/v850/Makefile.in?ref=d2a5dbc744548e173ba1687e1a63a8c2196c7122",
      "patch": "@@ -34,70 +34,3 @@ SIM_EXTRA_CFLAGS = \\\n NL_TARGET = -DNL_TARGET_v850\n \n ## COMMON_POST_CONFIG_FRAG\n-\n-BUILT_SRC_FROM_IGEN = \\\n-\ticache.h \\\n-\ticache.c \\\n-\tidecode.h \\\n-\tidecode.c \\\n-\tsemantics.h \\\n-\tsemantics.c \\\n-\tmodel.h \\\n-\tmodel.c \\\n-\tsupport.h \\\n-\tsupport.c \\\n-\titable.h \\\n-\titable.c \\\n-\tengine.h \\\n-\tengine.c \\\n-\tirun.c\n-$(BUILT_SRC_FROM_IGEN): tmp-igen\n-#\n-\n-.PHONY: clean-igen\n-clean-igen:\n-\trm -f $(BUILT_SRC_FROM_IGEN)\n-\trm -f tmp-igen tmp-insns\n-\n-IGEN_TRACE= # -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries\n-IGEN_INSN=$(srcdir)/v850.igen\n-IGEN_DC=$(srcdir)/v850-dc\n-tmp-igen: $(IGEN_INSN) $(IGEN_DC) $(IGEN)\n-\t$(ECHO_IGEN) $(IGEN_RUN) \\\n-\t\t$(IGEN_TRACE) \\\n-\t\t-G gen-direct-access \\\n-\t\t-G gen-zero-r0 \\\n-\t\t-i $(IGEN_INSN) \\\n-\t\t-o $(IGEN_DC) \\\n-\t\t-x \\\n-\t\t-n icache.h    -hc tmp-icache.h \\\n-\t\t-n icache.c    -c  tmp-icache.c \\\n-\t\t-n semantics.h -hs tmp-semantics.h \\\n-\t\t-n semantics.c -s  tmp-semantics.c \\\n-\t\t-n idecode.h   -hd tmp-idecode.h \\\n-\t\t-n idecode.c   -d  tmp-idecode.c \\\n-\t\t-n model.h     -hm tmp-model.h \\\n-\t\t-n model.c     -m  tmp-model.c \\\n-\t\t-n support.h   -hf tmp-support.h \\\n-\t\t-n support.c   -f  tmp-support.c \\\n-\t\t-n itable.h    -ht tmp-itable.h \\\n-\t\t-n itable.c    -t  tmp-itable.c \\\n-\t\t-n engine.h    -he tmp-engine.h \\\n-\t\t-n engine.c    -e  tmp-engine.c \\\n-\t\t-n irun.c      -r  tmp-irun.c\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-icache.h icache.h\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-icache.c icache.c\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-idecode.h idecode.h\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-idecode.c idecode.c\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-semantics.h semantics.h\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-semantics.c semantics.c\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-model.h model.h\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-model.c model.c\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-support.h support.h\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-support.c support.c\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-itable.h itable.h\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-itable.c itable.c\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-engine.h engine.h\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-engine.c engine.c\n-\t$(SILENCE) $(SHELL) $(srcroot)/move-if-change tmp-irun.c irun.c\n-\t$(SILENCE) touch $@"
    },
    {
      "sha": "17adeabbf2fc6b765c6f9029b1462aced7f2883f",
      "filename": "sim/v850/local.mk",
      "status": "added",
      "additions": 87,
      "deletions": 0,
      "changes": 87,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d2a5dbc744548e173ba1687e1a63a8c2196c7122/sim/v850/local.mk",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d2a5dbc744548e173ba1687e1a63a8c2196c7122/sim/v850/local.mk",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/sim/v850/local.mk?ref=d2a5dbc744548e173ba1687e1a63a8c2196c7122",
      "patch": "@@ -0,0 +1,87 @@\n+# See sim/Makefile.am\n+#\n+# Copyright (C) 1996-2021 Free Software Foundation, Inc.\n+# Written by Cygnus Support.\n+#\n+# This program is free software; you can redistribute it and/or modify\n+# it under the terms of the GNU General Public License as published by\n+# the Free Software Foundation; either version 3 of the License, or\n+# (at your option) any later version.\n+#\n+# This program is distributed in the hope that it will be useful,\n+# but WITHOUT ANY WARRANTY; without even the implied warranty of\n+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\n+# GNU General Public License for more details.\n+#\n+# You should have received a copy of the GNU General Public License\n+# along with this program.  If not, see <http://www.gnu.org/licenses/>.\n+\n+%C%_BUILT_SRC_FROM_IGEN = \\\n+\t%D%/icache.h \\\n+\t%D%/icache.c \\\n+\t%D%/idecode.h \\\n+\t%D%/idecode.c \\\n+\t%D%/semantics.h \\\n+\t%D%/semantics.c \\\n+\t%D%/model.h \\\n+\t%D%/model.c \\\n+\t%D%/support.h \\\n+\t%D%/support.c \\\n+\t%D%/itable.h \\\n+\t%D%/itable.c \\\n+\t%D%/engine.h \\\n+\t%D%/engine.c \\\n+\t%D%/irun.c\n+%C%_BUILD_OUTPUTS = \\\n+\t$(%C%_BUILT_SRC_FROM_IGEN) \\\n+\t%D%/stamp-igen\n+\n+# This makes sure build tools are available before building the arch-subdirs.\n+SIM_ALL_RECURSIVE_DEPS += $(%C%_BUILD_OUTPUTS)\n+\n+$(%C%_BUILT_SRC_FROM_IGEN): %D%/stamp-igen\n+\n+%C%_IGEN_TRACE = # -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries\n+%C%_IGEN_INSN = $(srcdir)/%D%/v850.igen\n+%C%_IGEN_DC = $(srcdir)/%D%/v850-dc\n+%D%/stamp-igen: $(%C%_IGEN_INSN) $(%C%_IGEN_DC) $(IGEN)\n+\t$(AM_V_GEN)$(IGEN_RUN) \\\n+\t\t$(%C%_IGEN_TRACE) \\\n+\t\t-G gen-direct-access \\\n+\t\t-G gen-zero-r0 \\\n+\t\t-i $(%C%_IGEN_INSN) \\\n+\t\t-o $(%C%_IGEN_DC) \\\n+\t\t-x \\\n+\t\t-n icache.h    -hc %D%/tmp-icache.h \\\n+\t\t-n icache.c    -c  %D%/tmp-icache.c \\\n+\t\t-n semantics.h -hs %D%/tmp-semantics.h \\\n+\t\t-n semantics.c -s  %D%/tmp-semantics.c \\\n+\t\t-n idecode.h   -hd %D%/tmp-idecode.h \\\n+\t\t-n idecode.c   -d  %D%/tmp-idecode.c \\\n+\t\t-n model.h     -hm %D%/tmp-model.h \\\n+\t\t-n model.c     -m  %D%/tmp-model.c \\\n+\t\t-n support.h   -hf %D%/tmp-support.h \\\n+\t\t-n support.c   -f  %D%/tmp-support.c \\\n+\t\t-n itable.h    -ht %D%/tmp-itable.h \\\n+\t\t-n itable.c    -t  %D%/tmp-itable.c \\\n+\t\t-n engine.h    -he %D%/tmp-engine.h \\\n+\t\t-n engine.c    -e  %D%/tmp-engine.c \\\n+\t\t-n irun.c      -r  %D%/tmp-irun.c\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-icache.h %D%/icache.h\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-icache.c %D%/icache.c\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-idecode.h %D%/idecode.h\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-idecode.c %D%/idecode.c\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-semantics.h %D%/semantics.h\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-semantics.c %D%/semantics.c\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-model.h %D%/model.h\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-model.c %D%/model.c\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-support.h %D%/support.h\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-support.c %D%/support.c\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-itable.h %D%/itable.h\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-itable.c %D%/itable.c\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-engine.h %D%/engine.h\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-engine.c %D%/engine.c\n+\t$(AM_V_at)$(SHELL) $(srcroot)/move-if-change %D%/tmp-irun.c %D%/irun.c\n+\t$(AM_V_at)touch $@\n+\n+MOSTLYCLEANFILES += $(%C%_BUILD_OUTPUTS)"
    }
  ]
}