
ECE_477_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001cfc  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001f94  08001f94  00011f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001fa4  08001fa4  00011fa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001fa8  08001fa8  00011fa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08001fac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000028  20000010  08001fbc  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000038  08001fbc  00020038  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000d757  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001a42  00000000  00000000  0002d795  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000708  00000000  00000000  0002f1d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000660  00000000  00000000  0002f8e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00036e19  00000000  00000000  0002ff40  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000661c  00000000  00000000  00066d59  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0016cd15  00000000  00000000  0006d375  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007b  00000000  00000000  001da08a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001aec  00000000  00000000  001da108  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	20000010 	.word	0x20000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08001f7c 	.word	0x08001f7c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	20000014 	.word	0x20000014
 80002d4:	08001f7c 	.word	0x08001f7c

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b3f      	ldr	r3, [pc, #252]	; (80003dc <SystemInit+0x104>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002e2:	4a3e      	ldr	r2, [pc, #248]	; (80003dc <SystemInit+0x104>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b3b      	ldr	r3, [pc, #236]	; (80003dc <SystemInit+0x104>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a3a      	ldr	r2, [pc, #232]	; (80003dc <SystemInit+0x104>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b39      	ldr	r3, [pc, #228]	; (80003e0 <SystemInit+0x108>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b36      	ldr	r3, [pc, #216]	; (80003e0 <SystemInit+0x108>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a34      	ldr	r2, [pc, #208]	; (80003e0 <SystemInit+0x108>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b33      	ldr	r3, [pc, #204]	; (80003e4 <SystemInit+0x10c>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a32      	ldr	r2, [pc, #200]	; (80003e4 <SystemInit+0x10c>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b30      	ldr	r3, [pc, #192]	; (80003e4 <SystemInit+0x10c>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b2f      	ldr	r3, [pc, #188]	; (80003e4 <SystemInit+0x10c>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	492e      	ldr	r1, [pc, #184]	; (80003e4 <SystemInit+0x10c>)
 800032c:	4b2e      	ldr	r3, [pc, #184]	; (80003e8 <SystemInit+0x110>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b2b      	ldr	r3, [pc, #172]	; (80003e0 <SystemInit+0x108>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 030f 	and.w	r3, r3, #15
 800033a:	2b07      	cmp	r3, #7
 800033c:	d907      	bls.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b28      	ldr	r3, [pc, #160]	; (80003e0 <SystemInit+0x108>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a26      	ldr	r2, [pc, #152]	; (80003e0 <SystemInit+0x108>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b25      	ldr	r3, [pc, #148]	; (80003e4 <SystemInit+0x10c>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b23      	ldr	r3, [pc, #140]	; (80003e4 <SystemInit+0x10c>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b22      	ldr	r3, [pc, #136]	; (80003e4 <SystemInit+0x10c>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b20      	ldr	r3, [pc, #128]	; (80003e4 <SystemInit+0x10c>)
 8000362:	4a22      	ldr	r2, [pc, #136]	; (80003ec <SystemInit+0x114>)
 8000364:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b1f      	ldr	r3, [pc, #124]	; (80003e4 <SystemInit+0x10c>)
 8000368:	4a21      	ldr	r2, [pc, #132]	; (80003f0 <SystemInit+0x118>)
 800036a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b1d      	ldr	r3, [pc, #116]	; (80003e4 <SystemInit+0x10c>)
 800036e:	4a21      	ldr	r2, [pc, #132]	; (80003f4 <SystemInit+0x11c>)
 8000370:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b1c      	ldr	r3, [pc, #112]	; (80003e4 <SystemInit+0x10c>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b1a      	ldr	r3, [pc, #104]	; (80003e4 <SystemInit+0x10c>)
 800037a:	4a1e      	ldr	r2, [pc, #120]	; (80003f4 <SystemInit+0x11c>)
 800037c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b19      	ldr	r3, [pc, #100]	; (80003e4 <SystemInit+0x10c>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b17      	ldr	r3, [pc, #92]	; (80003e4 <SystemInit+0x10c>)
 8000386:	4a1b      	ldr	r2, [pc, #108]	; (80003f4 <SystemInit+0x11c>)
 8000388:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b16      	ldr	r3, [pc, #88]	; (80003e4 <SystemInit+0x10c>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b14      	ldr	r3, [pc, #80]	; (80003e4 <SystemInit+0x10c>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a13      	ldr	r2, [pc, #76]	; (80003e4 <SystemInit+0x10c>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b11      	ldr	r3, [pc, #68]	; (80003e4 <SystemInit+0x10c>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b15      	ldr	r3, [pc, #84]	; (80003f8 <SystemInit+0x120>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003a6:	4a14      	ldr	r2, [pc, #80]	; (80003f8 <SystemInit+0x120>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b13      	ldr	r3, [pc, #76]	; (80003fc <SystemInit+0x124>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b13      	ldr	r3, [pc, #76]	; (8000400 <SystemInit+0x128>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b11      	ldr	r3, [pc, #68]	; (8000404 <SystemInit+0x12c>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003c2:	4b11      	ldr	r3, [pc, #68]	; (8000408 <SystemInit+0x130>)
 80003c4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80003c8:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 80003ca:	4b04      	ldr	r3, [pc, #16]	; (80003dc <SystemInit+0x104>)
 80003cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80003d0:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 80003d2:	bf00      	nop
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr
 80003dc:	e000ed00 	.word	0xe000ed00
 80003e0:	52002000 	.word	0x52002000
 80003e4:	58024400 	.word	0x58024400
 80003e8:	eaf6ed7f 	.word	0xeaf6ed7f
 80003ec:	02020200 	.word	0x02020200
 80003f0:	01ff0000 	.word	0x01ff0000
 80003f4:	01010280 	.word	0x01010280
 80003f8:	580000c0 	.word	0x580000c0
 80003fc:	5c001000 	.word	0x5c001000
 8000400:	ffff0000 	.word	0xffff0000
 8000404:	51008108 	.word	0x51008108
 8000408:	52004000 	.word	0x52004000

0800040c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000412:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000416:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000418:	bf00      	nop
 800041a:	4b68      	ldr	r3, [pc, #416]	; (80005bc <main+0x1b0>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000422:	2b00      	cmp	r3, #0
 8000424:	d004      	beq.n	8000430 <main+0x24>
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	1e5a      	subs	r2, r3, #1
 800042a:	607a      	str	r2, [r7, #4]
 800042c:	2b00      	cmp	r3, #0
 800042e:	dcf4      	bgt.n	800041a <main+0xe>
  if ( timeout < 0 )
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	2b00      	cmp	r3, #0
 8000434:	da01      	bge.n	800043a <main+0x2e>
  {
  Error_Handler();
 8000436:	f000 f9b5 	bl	80007a4 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800043a:	f000 fa2d 	bl	8000898 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800043e:	f000 f8cd 	bl	80005dc <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000442:	4b5e      	ldr	r3, [pc, #376]	; (80005bc <main+0x1b0>)
 8000444:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000448:	4a5c      	ldr	r2, [pc, #368]	; (80005bc <main+0x1b0>)
 800044a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800044e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000452:	4b5a      	ldr	r3, [pc, #360]	; (80005bc <main+0x1b0>)
 8000454:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000458:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800045c:	603b      	str	r3, [r7, #0]
 800045e:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000460:	2000      	movs	r0, #0
 8000462:	f000 fd9f 	bl	8000fa4 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000466:	2100      	movs	r1, #0
 8000468:	2000      	movs	r0, #0
 800046a:	f000 fdb5 	bl	8000fd8 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800046e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000472:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000474:	bf00      	nop
 8000476:	4b51      	ldr	r3, [pc, #324]	; (80005bc <main+0x1b0>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800047e:	2b00      	cmp	r3, #0
 8000480:	d104      	bne.n	800048c <main+0x80>
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	1e5a      	subs	r2, r3, #1
 8000486:	607a      	str	r2, [r7, #4]
 8000488:	2b00      	cmp	r3, #0
 800048a:	dcf4      	bgt.n	8000476 <main+0x6a>
if ( timeout < 0 )
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	2b00      	cmp	r3, #0
 8000490:	da01      	bge.n	8000496 <main+0x8a>
{
Error_Handler();
 8000492:	f000 f987 	bl	80007a4 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000496:	f000 f90b 	bl	80006b0 <MX_GPIO_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		User_Button = HAL_GPIO_ReadPin(Push_GPIO_Port, Push_Pin);
 800049a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800049e:	4848      	ldr	r0, [pc, #288]	; (80005c0 <main+0x1b4>)
 80004a0:	f000 fd4e 	bl	8000f40 <HAL_GPIO_ReadPin>
 80004a4:	4603      	mov	r3, r0
 80004a6:	b29a      	uxth	r2, r3
 80004a8:	4b46      	ldr	r3, [pc, #280]	; (80005c4 <main+0x1b8>)
 80004aa:	801a      	strh	r2, [r3, #0]


		//HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, User_Button);
		if(User_Button){
 80004ac:	4b45      	ldr	r3, [pc, #276]	; (80005c4 <main+0x1b8>)
 80004ae:	881b      	ldrh	r3, [r3, #0]
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d040      	beq.n	8000536 <main+0x12a>
			  HAL_Delay(6);
 80004b4:	2006      	movs	r0, #6
 80004b6:	f000 fa81 	bl	80009bc <HAL_Delay>
			  pin_state = !pin_state;
 80004ba:	4b43      	ldr	r3, [pc, #268]	; (80005c8 <main+0x1bc>)
 80004bc:	881b      	ldrh	r3, [r3, #0]
 80004be:	2b00      	cmp	r3, #0
 80004c0:	bf0c      	ite	eq
 80004c2:	2301      	moveq	r3, #1
 80004c4:	2300      	movne	r3, #0
 80004c6:	b2db      	uxtb	r3, r3
 80004c8:	b29a      	uxth	r2, r3
 80004ca:	4b3f      	ldr	r3, [pc, #252]	; (80005c8 <main+0x1bc>)
 80004cc:	801a      	strh	r2, [r3, #0]
			  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, pin_state);
 80004ce:	4b3e      	ldr	r3, [pc, #248]	; (80005c8 <main+0x1bc>)
 80004d0:	881b      	ldrh	r3, [r3, #0]
 80004d2:	b2db      	uxtb	r3, r3
 80004d4:	461a      	mov	r2, r3
 80004d6:	2101      	movs	r1, #1
 80004d8:	483c      	ldr	r0, [pc, #240]	; (80005cc <main+0x1c0>)
 80004da:	f000 fd49 	bl	8000f70 <HAL_GPIO_WritePin>
			  HAL_Delay(20);
 80004de:	2014      	movs	r0, #20
 80004e0:	f000 fa6c 	bl	80009bc <HAL_Delay>
			  pin_state2 = !pin_state2;
 80004e4:	4b3a      	ldr	r3, [pc, #232]	; (80005d0 <main+0x1c4>)
 80004e6:	881b      	ldrh	r3, [r3, #0]
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	bf0c      	ite	eq
 80004ec:	2301      	moveq	r3, #1
 80004ee:	2300      	movne	r3, #0
 80004f0:	b2db      	uxtb	r3, r3
 80004f2:	b29a      	uxth	r2, r3
 80004f4:	4b36      	ldr	r3, [pc, #216]	; (80005d0 <main+0x1c4>)
 80004f6:	801a      	strh	r2, [r3, #0]
			  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, pin_state2);
 80004f8:	4b35      	ldr	r3, [pc, #212]	; (80005d0 <main+0x1c4>)
 80004fa:	881b      	ldrh	r3, [r3, #0]
 80004fc:	b2db      	uxtb	r3, r3
 80004fe:	461a      	mov	r2, r3
 8000500:	2102      	movs	r1, #2
 8000502:	4834      	ldr	r0, [pc, #208]	; (80005d4 <main+0x1c8>)
 8000504:	f000 fd34 	bl	8000f70 <HAL_GPIO_WritePin>
			  HAL_Delay(5);
 8000508:	2005      	movs	r0, #5
 800050a:	f000 fa57 	bl	80009bc <HAL_Delay>
			  pin_state3 = !pin_state3;
 800050e:	4b32      	ldr	r3, [pc, #200]	; (80005d8 <main+0x1cc>)
 8000510:	881b      	ldrh	r3, [r3, #0]
 8000512:	2b00      	cmp	r3, #0
 8000514:	bf0c      	ite	eq
 8000516:	2301      	moveq	r3, #1
 8000518:	2300      	movne	r3, #0
 800051a:	b2db      	uxtb	r3, r3
 800051c:	b29a      	uxth	r2, r3
 800051e:	4b2e      	ldr	r3, [pc, #184]	; (80005d8 <main+0x1cc>)
 8000520:	801a      	strh	r2, [r3, #0]
			  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, pin_state);
 8000522:	4b29      	ldr	r3, [pc, #164]	; (80005c8 <main+0x1bc>)
 8000524:	881b      	ldrh	r3, [r3, #0]
 8000526:	b2db      	uxtb	r3, r3
 8000528:	461a      	mov	r2, r3
 800052a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800052e:	4827      	ldr	r0, [pc, #156]	; (80005cc <main+0x1c0>)
 8000530:	f000 fd1e 	bl	8000f70 <HAL_GPIO_WritePin>
 8000534:	e7b1      	b.n	800049a <main+0x8e>
		}
		else{
			HAL_Delay(600);
 8000536:	f44f 7016 	mov.w	r0, #600	; 0x258
 800053a:	f000 fa3f 	bl	80009bc <HAL_Delay>
			pin_state = !pin_state;
 800053e:	4b22      	ldr	r3, [pc, #136]	; (80005c8 <main+0x1bc>)
 8000540:	881b      	ldrh	r3, [r3, #0]
 8000542:	2b00      	cmp	r3, #0
 8000544:	bf0c      	ite	eq
 8000546:	2301      	moveq	r3, #1
 8000548:	2300      	movne	r3, #0
 800054a:	b2db      	uxtb	r3, r3
 800054c:	b29a      	uxth	r2, r3
 800054e:	4b1e      	ldr	r3, [pc, #120]	; (80005c8 <main+0x1bc>)
 8000550:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, pin_state);
 8000552:	4b1d      	ldr	r3, [pc, #116]	; (80005c8 <main+0x1bc>)
 8000554:	881b      	ldrh	r3, [r3, #0]
 8000556:	b2db      	uxtb	r3, r3
 8000558:	461a      	mov	r2, r3
 800055a:	2101      	movs	r1, #1
 800055c:	481b      	ldr	r0, [pc, #108]	; (80005cc <main+0x1c0>)
 800055e:	f000 fd07 	bl	8000f70 <HAL_GPIO_WritePin>
			HAL_Delay(20);
 8000562:	2014      	movs	r0, #20
 8000564:	f000 fa2a 	bl	80009bc <HAL_Delay>
			pin_state2 = !pin_state2;
 8000568:	4b19      	ldr	r3, [pc, #100]	; (80005d0 <main+0x1c4>)
 800056a:	881b      	ldrh	r3, [r3, #0]
 800056c:	2b00      	cmp	r3, #0
 800056e:	bf0c      	ite	eq
 8000570:	2301      	moveq	r3, #1
 8000572:	2300      	movne	r3, #0
 8000574:	b2db      	uxtb	r3, r3
 8000576:	b29a      	uxth	r2, r3
 8000578:	4b15      	ldr	r3, [pc, #84]	; (80005d0 <main+0x1c4>)
 800057a:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, pin_state2);
 800057c:	4b14      	ldr	r3, [pc, #80]	; (80005d0 <main+0x1c4>)
 800057e:	881b      	ldrh	r3, [r3, #0]
 8000580:	b2db      	uxtb	r3, r3
 8000582:	461a      	mov	r2, r3
 8000584:	2102      	movs	r1, #2
 8000586:	4813      	ldr	r0, [pc, #76]	; (80005d4 <main+0x1c8>)
 8000588:	f000 fcf2 	bl	8000f70 <HAL_GPIO_WritePin>
			HAL_Delay(50);
 800058c:	2032      	movs	r0, #50	; 0x32
 800058e:	f000 fa15 	bl	80009bc <HAL_Delay>
			pin_state3 = !pin_state3;
 8000592:	4b11      	ldr	r3, [pc, #68]	; (80005d8 <main+0x1cc>)
 8000594:	881b      	ldrh	r3, [r3, #0]
 8000596:	2b00      	cmp	r3, #0
 8000598:	bf0c      	ite	eq
 800059a:	2301      	moveq	r3, #1
 800059c:	2300      	movne	r3, #0
 800059e:	b2db      	uxtb	r3, r3
 80005a0:	b29a      	uxth	r2, r3
 80005a2:	4b0d      	ldr	r3, [pc, #52]	; (80005d8 <main+0x1cc>)
 80005a4:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, pin_state);
 80005a6:	4b08      	ldr	r3, [pc, #32]	; (80005c8 <main+0x1bc>)
 80005a8:	881b      	ldrh	r3, [r3, #0]
 80005aa:	b2db      	uxtb	r3, r3
 80005ac:	461a      	mov	r2, r3
 80005ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005b2:	4806      	ldr	r0, [pc, #24]	; (80005cc <main+0x1c0>)
 80005b4:	f000 fcdc 	bl	8000f70 <HAL_GPIO_WritePin>
		User_Button = HAL_GPIO_ReadPin(Push_GPIO_Port, Push_Pin);
 80005b8:	e76f      	b.n	800049a <main+0x8e>
 80005ba:	bf00      	nop
 80005bc:	58024400 	.word	0x58024400
 80005c0:	58020800 	.word	0x58020800
 80005c4:	2000002c 	.word	0x2000002c
 80005c8:	2000002e 	.word	0x2000002e
 80005cc:	58020400 	.word	0x58020400
 80005d0:	20000030 	.word	0x20000030
 80005d4:	58021000 	.word	0x58021000
 80005d8:	20000032 	.word	0x20000032

080005dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b09c      	sub	sp, #112	; 0x70
 80005e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80005e6:	224c      	movs	r2, #76	; 0x4c
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f001 fcbe 	bl	8001f6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f0:	1d3b      	adds	r3, r7, #4
 80005f2:	2220      	movs	r2, #32
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f001 fcb8 	bl	8001f6c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80005fc:	2004      	movs	r0, #4
 80005fe:	f000 fcff 	bl	8001000 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000602:	2300      	movs	r3, #0
 8000604:	603b      	str	r3, [r7, #0]
 8000606:	4b28      	ldr	r3, [pc, #160]	; (80006a8 <SystemClock_Config+0xcc>)
 8000608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800060a:	4a27      	ldr	r2, [pc, #156]	; (80006a8 <SystemClock_Config+0xcc>)
 800060c:	f023 0301 	bic.w	r3, r3, #1
 8000610:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000612:	4b25      	ldr	r3, [pc, #148]	; (80006a8 <SystemClock_Config+0xcc>)
 8000614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000616:	f003 0301 	and.w	r3, r3, #1
 800061a:	603b      	str	r3, [r7, #0]
 800061c:	4b23      	ldr	r3, [pc, #140]	; (80006ac <SystemClock_Config+0xd0>)
 800061e:	699b      	ldr	r3, [r3, #24]
 8000620:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000624:	4a21      	ldr	r2, [pc, #132]	; (80006ac <SystemClock_Config+0xd0>)
 8000626:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800062a:	6193      	str	r3, [r2, #24]
 800062c:	4b1f      	ldr	r3, [pc, #124]	; (80006ac <SystemClock_Config+0xd0>)
 800062e:	699b      	ldr	r3, [r3, #24]
 8000630:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000634:	603b      	str	r3, [r7, #0]
 8000636:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000638:	bf00      	nop
 800063a:	4b1c      	ldr	r3, [pc, #112]	; (80006ac <SystemClock_Config+0xd0>)
 800063c:	699b      	ldr	r3, [r3, #24]
 800063e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000642:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000646:	d1f8      	bne.n	800063a <SystemClock_Config+0x5e>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000648:	2302      	movs	r3, #2
 800064a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800064c:	2301      	movs	r3, #1
 800064e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000650:	2340      	movs	r3, #64	; 0x40
 8000652:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000654:	2300      	movs	r3, #0
 8000656:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000658:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800065c:	4618      	mov	r0, r3
 800065e:	f000 fd29 	bl	80010b4 <HAL_RCC_OscConfig>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000668:	f000 f89c 	bl	80007a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800066c:	233f      	movs	r3, #63	; 0x3f
 800066e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000670:	2300      	movs	r3, #0
 8000672:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000674:	2300      	movs	r3, #0
 8000676:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000678:	2300      	movs	r3, #0
 800067a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800067c:	2300      	movs	r3, #0
 800067e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000680:	2300      	movs	r3, #0
 8000682:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000684:	2300      	movs	r3, #0
 8000686:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800068c:	1d3b      	adds	r3, r7, #4
 800068e:	2100      	movs	r1, #0
 8000690:	4618      	mov	r0, r3
 8000692:	f001 f91f 	bl	80018d4 <HAL_RCC_ClockConfig>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800069c:	f000 f882 	bl	80007a4 <Error_Handler>
  }
}
 80006a0:	bf00      	nop
 80006a2:	3770      	adds	r7, #112	; 0x70
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	58000400 	.word	0x58000400
 80006ac:	58024800 	.word	0x58024800

080006b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b088      	sub	sp, #32
 80006b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b6:	f107 030c 	add.w	r3, r7, #12
 80006ba:	2200      	movs	r2, #0
 80006bc:	601a      	str	r2, [r3, #0]
 80006be:	605a      	str	r2, [r3, #4]
 80006c0:	609a      	str	r2, [r3, #8]
 80006c2:	60da      	str	r2, [r3, #12]
 80006c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006c6:	4b33      	ldr	r3, [pc, #204]	; (8000794 <MX_GPIO_Init+0xe4>)
 80006c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006cc:	4a31      	ldr	r2, [pc, #196]	; (8000794 <MX_GPIO_Init+0xe4>)
 80006ce:	f043 0304 	orr.w	r3, r3, #4
 80006d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80006d6:	4b2f      	ldr	r3, [pc, #188]	; (8000794 <MX_GPIO_Init+0xe4>)
 80006d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006dc:	f003 0304 	and.w	r3, r3, #4
 80006e0:	60bb      	str	r3, [r7, #8]
 80006e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e4:	4b2b      	ldr	r3, [pc, #172]	; (8000794 <MX_GPIO_Init+0xe4>)
 80006e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006ea:	4a2a      	ldr	r2, [pc, #168]	; (8000794 <MX_GPIO_Init+0xe4>)
 80006ec:	f043 0302 	orr.w	r3, r3, #2
 80006f0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80006f4:	4b27      	ldr	r3, [pc, #156]	; (8000794 <MX_GPIO_Init+0xe4>)
 80006f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006fa:	f003 0302 	and.w	r3, r3, #2
 80006fe:	607b      	str	r3, [r7, #4]
 8000700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000702:	4b24      	ldr	r3, [pc, #144]	; (8000794 <MX_GPIO_Init+0xe4>)
 8000704:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000708:	4a22      	ldr	r2, [pc, #136]	; (8000794 <MX_GPIO_Init+0xe4>)
 800070a:	f043 0310 	orr.w	r3, r3, #16
 800070e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000712:	4b20      	ldr	r3, [pc, #128]	; (8000794 <MX_GPIO_Init+0xe4>)
 8000714:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000718:	f003 0310 	and.w	r3, r3, #16
 800071c:	603b      	str	r3, [r7, #0]
 800071e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED3_Pin, GPIO_PIN_RESET);
 8000720:	2200      	movs	r2, #0
 8000722:	f244 0101 	movw	r1, #16385	; 0x4001
 8000726:	481c      	ldr	r0, [pc, #112]	; (8000798 <MX_GPIO_Init+0xe8>)
 8000728:	f000 fc22 	bl	8000f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800072c:	2200      	movs	r2, #0
 800072e:	2102      	movs	r1, #2
 8000730:	481a      	ldr	r0, [pc, #104]	; (800079c <MX_GPIO_Init+0xec>)
 8000732:	f000 fc1d 	bl	8000f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Push_Pin */
  GPIO_InitStruct.Pin = Push_Pin;
 8000736:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800073a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800073c:	2300      	movs	r3, #0
 800073e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Push_GPIO_Port, &GPIO_InitStruct);
 8000744:	f107 030c 	add.w	r3, r7, #12
 8000748:	4619      	mov	r1, r3
 800074a:	4815      	ldr	r0, [pc, #84]	; (80007a0 <MX_GPIO_Init+0xf0>)
 800074c:	f000 fa48 	bl	8000be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED3_Pin;
 8000750:	f244 0301 	movw	r3, #16385	; 0x4001
 8000754:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000756:	2301      	movs	r3, #1
 8000758:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075a:	2300      	movs	r3, #0
 800075c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075e:	2300      	movs	r3, #0
 8000760:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000762:	f107 030c 	add.w	r3, r7, #12
 8000766:	4619      	mov	r1, r3
 8000768:	480b      	ldr	r0, [pc, #44]	; (8000798 <MX_GPIO_Init+0xe8>)
 800076a:	f000 fa39 	bl	8000be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 800076e:	2302      	movs	r3, #2
 8000770:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000772:	2301      	movs	r3, #1
 8000774:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000776:	2300      	movs	r3, #0
 8000778:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800077a:	2300      	movs	r3, #0
 800077c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 800077e:	f107 030c 	add.w	r3, r7, #12
 8000782:	4619      	mov	r1, r3
 8000784:	4805      	ldr	r0, [pc, #20]	; (800079c <MX_GPIO_Init+0xec>)
 8000786:	f000 fa2b 	bl	8000be0 <HAL_GPIO_Init>

}
 800078a:	bf00      	nop
 800078c:	3720      	adds	r7, #32
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	58024400 	.word	0x58024400
 8000798:	58020400 	.word	0x58020400
 800079c:	58021000 	.word	0x58021000
 80007a0:	58020800 	.word	0x58020800

080007a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80007a8:	bf00      	nop
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr
	...

080007b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ba:	4b0a      	ldr	r3, [pc, #40]	; (80007e4 <HAL_MspInit+0x30>)
 80007bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80007c0:	4a08      	ldr	r2, [pc, #32]	; (80007e4 <HAL_MspInit+0x30>)
 80007c2:	f043 0302 	orr.w	r3, r3, #2
 80007c6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80007ca:	4b06      	ldr	r3, [pc, #24]	; (80007e4 <HAL_MspInit+0x30>)
 80007cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80007d0:	f003 0302 	and.w	r3, r3, #2
 80007d4:	607b      	str	r3, [r7, #4]
 80007d6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007d8:	bf00      	nop
 80007da:	370c      	adds	r7, #12
 80007dc:	46bd      	mov	sp, r7
 80007de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e2:	4770      	bx	lr
 80007e4:	58024400 	.word	0x58024400

080007e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80007ec:	bf00      	nop
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr

080007f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007f6:	b480      	push	{r7}
 80007f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007fa:	e7fe      	b.n	80007fa <HardFault_Handler+0x4>

080007fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000800:	e7fe      	b.n	8000800 <MemManage_Handler+0x4>

08000802 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000802:	b480      	push	{r7}
 8000804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000806:	e7fe      	b.n	8000806 <BusFault_Handler+0x4>

08000808 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800080c:	e7fe      	b.n	800080c <UsageFault_Handler+0x4>

0800080e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800080e:	b480      	push	{r7}
 8000810:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000812:	bf00      	nop
 8000814:	46bd      	mov	sp, r7
 8000816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081a:	4770      	bx	lr

0800081c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000820:	bf00      	nop
 8000822:	46bd      	mov	sp, r7
 8000824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000828:	4770      	bx	lr

0800082a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800082a:	b480      	push	{r7}
 800082c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800082e:	bf00      	nop
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr

08000838 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800083c:	f000 f89e 	bl	800097c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000840:	bf00      	nop
 8000842:	bd80      	pop	{r7, pc}

08000844 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000844:	f8df d034 	ldr.w	sp, [pc, #52]	; 800087c <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000848:	f7ff fd46 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800084c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800084e:	e003      	b.n	8000858 <LoopCopyDataInit>

08000850 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000850:	4b0b      	ldr	r3, [pc, #44]	; (8000880 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8000852:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000854:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000856:	3104      	adds	r1, #4

08000858 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000858:	480a      	ldr	r0, [pc, #40]	; (8000884 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 800085a:	4b0b      	ldr	r3, [pc, #44]	; (8000888 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 800085c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800085e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000860:	d3f6      	bcc.n	8000850 <CopyDataInit>
  ldr  r2, =_sbss
 8000862:	4a0a      	ldr	r2, [pc, #40]	; (800088c <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8000864:	e002      	b.n	800086c <LoopFillZerobss>

08000866 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000866:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000868:	f842 3b04 	str.w	r3, [r2], #4

0800086c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800086c:	4b08      	ldr	r3, [pc, #32]	; (8000890 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 800086e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000870:	d3f9      	bcc.n	8000866 <FillZerobss>
   
/* Call static constructors */
    bl __libc_init_array
 8000872:	f001 fb57 	bl	8001f24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000876:	f7ff fdc9 	bl	800040c <main>
  bx  lr    
 800087a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800087c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000880:	08001fac 	.word	0x08001fac
  ldr  r0, =_sdata
 8000884:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000888:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 800088c:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8000890:	20000038 	.word	0x20000038

08000894 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000894:	e7fe      	b.n	8000894 <ADC3_IRQHandler>
	...

08000898 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800089e:	2003      	movs	r0, #3
 80008a0:	f000 f96c 	bl	8000b7c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80008a4:	f001 f9cc 	bl	8001c40 <HAL_RCC_GetSysClockFreq>
 80008a8:	4601      	mov	r1, r0
 80008aa:	4b15      	ldr	r3, [pc, #84]	; (8000900 <HAL_Init+0x68>)
 80008ac:	699b      	ldr	r3, [r3, #24]
 80008ae:	0a1b      	lsrs	r3, r3, #8
 80008b0:	f003 030f 	and.w	r3, r3, #15
 80008b4:	4a13      	ldr	r2, [pc, #76]	; (8000904 <HAL_Init+0x6c>)
 80008b6:	5cd3      	ldrb	r3, [r2, r3]
 80008b8:	f003 031f 	and.w	r3, r3, #31
 80008bc:	fa21 f303 	lsr.w	r3, r1, r3
 80008c0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80008c2:	4b0f      	ldr	r3, [pc, #60]	; (8000900 <HAL_Init+0x68>)
 80008c4:	699b      	ldr	r3, [r3, #24]
 80008c6:	f003 030f 	and.w	r3, r3, #15
 80008ca:	4a0e      	ldr	r2, [pc, #56]	; (8000904 <HAL_Init+0x6c>)
 80008cc:	5cd3      	ldrb	r3, [r2, r3]
 80008ce:	f003 031f 	and.w	r3, r3, #31
 80008d2:	687a      	ldr	r2, [r7, #4]
 80008d4:	fa22 f303 	lsr.w	r3, r2, r3
 80008d8:	4a0b      	ldr	r2, [pc, #44]	; (8000908 <HAL_Init+0x70>)
 80008da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80008dc:	4a0b      	ldr	r2, [pc, #44]	; (800090c <HAL_Init+0x74>)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80008e2:	2000      	movs	r0, #0
 80008e4:	f000 f814 	bl	8000910 <HAL_InitTick>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80008ee:	2301      	movs	r3, #1
 80008f0:	e002      	b.n	80008f8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80008f2:	f7ff ff5f 	bl	80007b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008f6:	2300      	movs	r3, #0
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3708      	adds	r7, #8
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	58024400 	.word	0x58024400
 8000904:	08001f94 	.word	0x08001f94
 8000908:	20000004 	.word	0x20000004
 800090c:	20000000 	.word	0x20000000

08000910 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000918:	4b15      	ldr	r3, [pc, #84]	; (8000970 <HAL_InitTick+0x60>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d101      	bne.n	8000924 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000920:	2301      	movs	r3, #1
 8000922:	e021      	b.n	8000968 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000924:	4b13      	ldr	r3, [pc, #76]	; (8000974 <HAL_InitTick+0x64>)
 8000926:	681a      	ldr	r2, [r3, #0]
 8000928:	4b11      	ldr	r3, [pc, #68]	; (8000970 <HAL_InitTick+0x60>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	4619      	mov	r1, r3
 800092e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000932:	fbb3 f3f1 	udiv	r3, r3, r1
 8000936:	fbb2 f3f3 	udiv	r3, r2, r3
 800093a:	4618      	mov	r0, r3
 800093c:	f000 f943 	bl	8000bc6 <HAL_SYSTICK_Config>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000946:	2301      	movs	r3, #1
 8000948:	e00e      	b.n	8000968 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	2b0f      	cmp	r3, #15
 800094e:	d80a      	bhi.n	8000966 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000950:	2200      	movs	r2, #0
 8000952:	6879      	ldr	r1, [r7, #4]
 8000954:	f04f 30ff 	mov.w	r0, #4294967295
 8000958:	f000 f91b 	bl	8000b92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800095c:	4a06      	ldr	r2, [pc, #24]	; (8000978 <HAL_InitTick+0x68>)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000962:	2300      	movs	r3, #0
 8000964:	e000      	b.n	8000968 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000966:	2301      	movs	r3, #1
}
 8000968:	4618      	mov	r0, r3
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	2000000c 	.word	0x2000000c
 8000974:	20000000 	.word	0x20000000
 8000978:	20000008 	.word	0x20000008

0800097c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000980:	4b06      	ldr	r3, [pc, #24]	; (800099c <HAL_IncTick+0x20>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	461a      	mov	r2, r3
 8000986:	4b06      	ldr	r3, [pc, #24]	; (80009a0 <HAL_IncTick+0x24>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4413      	add	r3, r2
 800098c:	4a04      	ldr	r2, [pc, #16]	; (80009a0 <HAL_IncTick+0x24>)
 800098e:	6013      	str	r3, [r2, #0]
}
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	2000000c 	.word	0x2000000c
 80009a0:	20000034 	.word	0x20000034

080009a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  return uwTick;
 80009a8:	4b03      	ldr	r3, [pc, #12]	; (80009b8 <HAL_GetTick+0x14>)
 80009aa:	681b      	ldr	r3, [r3, #0]
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	46bd      	mov	sp, r7
 80009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	20000034 	.word	0x20000034

080009bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009c4:	f7ff ffee 	bl	80009a4 <HAL_GetTick>
 80009c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009d4:	d005      	beq.n	80009e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009d6:	4b09      	ldr	r3, [pc, #36]	; (80009fc <HAL_Delay+0x40>)
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	461a      	mov	r2, r3
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	4413      	add	r3, r2
 80009e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009e2:	bf00      	nop
 80009e4:	f7ff ffde 	bl	80009a4 <HAL_GetTick>
 80009e8:	4602      	mov	r2, r0
 80009ea:	68bb      	ldr	r3, [r7, #8]
 80009ec:	1ad3      	subs	r3, r2, r3
 80009ee:	68fa      	ldr	r2, [r7, #12]
 80009f0:	429a      	cmp	r2, r3
 80009f2:	d8f7      	bhi.n	80009e4 <HAL_Delay+0x28>
  {
  }
}
 80009f4:	bf00      	nop
 80009f6:	3710      	adds	r7, #16
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	2000000c 	.word	0x2000000c

08000a00 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000a04:	4b03      	ldr	r3, [pc, #12]	; (8000a14 <HAL_GetREVID+0x14>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	0c1b      	lsrs	r3, r3, #16
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr
 8000a14:	5c001000 	.word	0x5c001000

08000a18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b085      	sub	sp, #20
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	f003 0307 	and.w	r3, r3, #7
 8000a26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a28:	4b0b      	ldr	r3, [pc, #44]	; (8000a58 <__NVIC_SetPriorityGrouping+0x40>)
 8000a2a:	68db      	ldr	r3, [r3, #12]
 8000a2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a2e:	68ba      	ldr	r2, [r7, #8]
 8000a30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a34:	4013      	ands	r3, r2
 8000a36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000a40:	4b06      	ldr	r3, [pc, #24]	; (8000a5c <__NVIC_SetPriorityGrouping+0x44>)
 8000a42:	4313      	orrs	r3, r2
 8000a44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a46:	4a04      	ldr	r2, [pc, #16]	; (8000a58 <__NVIC_SetPriorityGrouping+0x40>)
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	60d3      	str	r3, [r2, #12]
}
 8000a4c:	bf00      	nop
 8000a4e:	3714      	adds	r7, #20
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr
 8000a58:	e000ed00 	.word	0xe000ed00
 8000a5c:	05fa0000 	.word	0x05fa0000

08000a60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a64:	4b04      	ldr	r3, [pc, #16]	; (8000a78 <__NVIC_GetPriorityGrouping+0x18>)
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	0a1b      	lsrs	r3, r3, #8
 8000a6a:	f003 0307 	and.w	r3, r3, #7
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr
 8000a78:	e000ed00 	.word	0xe000ed00

08000a7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	4603      	mov	r3, r0
 8000a84:	6039      	str	r1, [r7, #0]
 8000a86:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000a88:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	db0a      	blt.n	8000aa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	b2da      	uxtb	r2, r3
 8000a94:	490c      	ldr	r1, [pc, #48]	; (8000ac8 <__NVIC_SetPriority+0x4c>)
 8000a96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a9a:	0112      	lsls	r2, r2, #4
 8000a9c:	b2d2      	uxtb	r2, r2
 8000a9e:	440b      	add	r3, r1
 8000aa0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000aa4:	e00a      	b.n	8000abc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	b2da      	uxtb	r2, r3
 8000aaa:	4908      	ldr	r1, [pc, #32]	; (8000acc <__NVIC_SetPriority+0x50>)
 8000aac:	88fb      	ldrh	r3, [r7, #6]
 8000aae:	f003 030f 	and.w	r3, r3, #15
 8000ab2:	3b04      	subs	r3, #4
 8000ab4:	0112      	lsls	r2, r2, #4
 8000ab6:	b2d2      	uxtb	r2, r2
 8000ab8:	440b      	add	r3, r1
 8000aba:	761a      	strb	r2, [r3, #24]
}
 8000abc:	bf00      	nop
 8000abe:	370c      	adds	r7, #12
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr
 8000ac8:	e000e100 	.word	0xe000e100
 8000acc:	e000ed00 	.word	0xe000ed00

08000ad0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b089      	sub	sp, #36	; 0x24
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	60f8      	str	r0, [r7, #12]
 8000ad8:	60b9      	str	r1, [r7, #8]
 8000ada:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	f003 0307 	and.w	r3, r3, #7
 8000ae2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ae4:	69fb      	ldr	r3, [r7, #28]
 8000ae6:	f1c3 0307 	rsb	r3, r3, #7
 8000aea:	2b04      	cmp	r3, #4
 8000aec:	bf28      	it	cs
 8000aee:	2304      	movcs	r3, #4
 8000af0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000af2:	69fb      	ldr	r3, [r7, #28]
 8000af4:	3304      	adds	r3, #4
 8000af6:	2b06      	cmp	r3, #6
 8000af8:	d902      	bls.n	8000b00 <NVIC_EncodePriority+0x30>
 8000afa:	69fb      	ldr	r3, [r7, #28]
 8000afc:	3b03      	subs	r3, #3
 8000afe:	e000      	b.n	8000b02 <NVIC_EncodePriority+0x32>
 8000b00:	2300      	movs	r3, #0
 8000b02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b04:	f04f 32ff 	mov.w	r2, #4294967295
 8000b08:	69bb      	ldr	r3, [r7, #24]
 8000b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0e:	43da      	mvns	r2, r3
 8000b10:	68bb      	ldr	r3, [r7, #8]
 8000b12:	401a      	ands	r2, r3
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b18:	f04f 31ff 	mov.w	r1, #4294967295
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b22:	43d9      	mvns	r1, r3
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b28:	4313      	orrs	r3, r2
         );
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3724      	adds	r7, #36	; 0x24
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
	...

08000b38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	3b01      	subs	r3, #1
 8000b44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b48:	d301      	bcc.n	8000b4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	e00f      	b.n	8000b6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b4e:	4a0a      	ldr	r2, [pc, #40]	; (8000b78 <SysTick_Config+0x40>)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	3b01      	subs	r3, #1
 8000b54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b56:	210f      	movs	r1, #15
 8000b58:	f04f 30ff 	mov.w	r0, #4294967295
 8000b5c:	f7ff ff8e 	bl	8000a7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b60:	4b05      	ldr	r3, [pc, #20]	; (8000b78 <SysTick_Config+0x40>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b66:	4b04      	ldr	r3, [pc, #16]	; (8000b78 <SysTick_Config+0x40>)
 8000b68:	2207      	movs	r2, #7
 8000b6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b6c:	2300      	movs	r3, #0
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	e000e010 	.word	0xe000e010

08000b7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f7ff ff47 	bl	8000a18 <__NVIC_SetPriorityGrouping>
}
 8000b8a:	bf00      	nop
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}

08000b92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b92:	b580      	push	{r7, lr}
 8000b94:	b086      	sub	sp, #24
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	4603      	mov	r3, r0
 8000b9a:	60b9      	str	r1, [r7, #8]
 8000b9c:	607a      	str	r2, [r7, #4]
 8000b9e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ba0:	f7ff ff5e 	bl	8000a60 <__NVIC_GetPriorityGrouping>
 8000ba4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ba6:	687a      	ldr	r2, [r7, #4]
 8000ba8:	68b9      	ldr	r1, [r7, #8]
 8000baa:	6978      	ldr	r0, [r7, #20]
 8000bac:	f7ff ff90 	bl	8000ad0 <NVIC_EncodePriority>
 8000bb0:	4602      	mov	r2, r0
 8000bb2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000bb6:	4611      	mov	r1, r2
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f7ff ff5f 	bl	8000a7c <__NVIC_SetPriority>
}
 8000bbe:	bf00      	nop
 8000bc0:	3718      	adds	r7, #24
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}

08000bc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bc6:	b580      	push	{r7, lr}
 8000bc8:	b082      	sub	sp, #8
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bce:	6878      	ldr	r0, [r7, #4]
 8000bd0:	f7ff ffb2 	bl	8000b38 <SysTick_Config>
 8000bd4:	4603      	mov	r3, r0
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
	...

08000be0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b089      	sub	sp, #36	; 0x24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000bea:	2300      	movs	r3, #0
 8000bec:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000bee:	4b89      	ldr	r3, [pc, #548]	; (8000e14 <HAL_GPIO_Init+0x234>)
 8000bf0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000bf2:	e194      	b.n	8000f1e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	2101      	movs	r1, #1
 8000bfa:	69fb      	ldr	r3, [r7, #28]
 8000bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8000c00:	4013      	ands	r3, r2
 8000c02:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000c04:	693b      	ldr	r3, [r7, #16]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	f000 8186 	beq.w	8000f18 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	2b01      	cmp	r3, #1
 8000c12:	d00b      	beq.n	8000c2c <HAL_GPIO_Init+0x4c>
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	2b02      	cmp	r3, #2
 8000c1a:	d007      	beq.n	8000c2c <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c20:	2b11      	cmp	r3, #17
 8000c22:	d003      	beq.n	8000c2c <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	2b12      	cmp	r3, #18
 8000c2a:	d130      	bne.n	8000c8e <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	689b      	ldr	r3, [r3, #8]
 8000c30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000c32:	69fb      	ldr	r3, [r7, #28]
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	2203      	movs	r2, #3
 8000c38:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3c:	43db      	mvns	r3, r3
 8000c3e:	69ba      	ldr	r2, [r7, #24]
 8000c40:	4013      	ands	r3, r2
 8000c42:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	68da      	ldr	r2, [r3, #12]
 8000c48:	69fb      	ldr	r3, [r7, #28]
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c50:	69ba      	ldr	r2, [r7, #24]
 8000c52:	4313      	orrs	r3, r2
 8000c54:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	69ba      	ldr	r2, [r7, #24]
 8000c5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c62:	2201      	movs	r2, #1
 8000c64:	69fb      	ldr	r3, [r7, #28]
 8000c66:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6a:	43db      	mvns	r3, r3
 8000c6c:	69ba      	ldr	r2, [r7, #24]
 8000c6e:	4013      	ands	r3, r2
 8000c70:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	091b      	lsrs	r3, r3, #4
 8000c78:	f003 0201 	and.w	r2, r3, #1
 8000c7c:	69fb      	ldr	r3, [r7, #28]
 8000c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c82:	69ba      	ldr	r2, [r7, #24]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	69ba      	ldr	r2, [r7, #24]
 8000c8c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	68db      	ldr	r3, [r3, #12]
 8000c92:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c94:	69fb      	ldr	r3, [r7, #28]
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	2203      	movs	r2, #3
 8000c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9e:	43db      	mvns	r3, r3
 8000ca0:	69ba      	ldr	r2, [r7, #24]
 8000ca2:	4013      	ands	r3, r2
 8000ca4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	689a      	ldr	r2, [r3, #8]
 8000caa:	69fb      	ldr	r3, [r7, #28]
 8000cac:	005b      	lsls	r3, r3, #1
 8000cae:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb2:	69ba      	ldr	r2, [r7, #24]
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	69ba      	ldr	r2, [r7, #24]
 8000cbc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d003      	beq.n	8000cce <HAL_GPIO_Init+0xee>
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	2b12      	cmp	r3, #18
 8000ccc:	d123      	bne.n	8000d16 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	08da      	lsrs	r2, r3, #3
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	3208      	adds	r2, #8
 8000cd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000cdc:	69fb      	ldr	r3, [r7, #28]
 8000cde:	f003 0307 	and.w	r3, r3, #7
 8000ce2:	009b      	lsls	r3, r3, #2
 8000ce4:	220f      	movs	r2, #15
 8000ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cea:	43db      	mvns	r3, r3
 8000cec:	69ba      	ldr	r2, [r7, #24]
 8000cee:	4013      	ands	r3, r2
 8000cf0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	691a      	ldr	r2, [r3, #16]
 8000cf6:	69fb      	ldr	r3, [r7, #28]
 8000cf8:	f003 0307 	and.w	r3, r3, #7
 8000cfc:	009b      	lsls	r3, r3, #2
 8000cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000d02:	69ba      	ldr	r2, [r7, #24]
 8000d04:	4313      	orrs	r3, r2
 8000d06:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000d08:	69fb      	ldr	r3, [r7, #28]
 8000d0a:	08da      	lsrs	r2, r3, #3
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	3208      	adds	r2, #8
 8000d10:	69b9      	ldr	r1, [r7, #24]
 8000d12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000d1c:	69fb      	ldr	r3, [r7, #28]
 8000d1e:	005b      	lsls	r3, r3, #1
 8000d20:	2203      	movs	r2, #3
 8000d22:	fa02 f303 	lsl.w	r3, r2, r3
 8000d26:	43db      	mvns	r3, r3
 8000d28:	69ba      	ldr	r2, [r7, #24]
 8000d2a:	4013      	ands	r3, r2
 8000d2c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	f003 0203 	and.w	r2, r3, #3
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	005b      	lsls	r3, r3, #1
 8000d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3e:	69ba      	ldr	r2, [r7, #24]
 8000d40:	4313      	orrs	r3, r2
 8000d42:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	69ba      	ldr	r2, [r7, #24]
 8000d48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	f000 80e0 	beq.w	8000f18 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d58:	4b2f      	ldr	r3, [pc, #188]	; (8000e18 <HAL_GPIO_Init+0x238>)
 8000d5a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d5e:	4a2e      	ldr	r2, [pc, #184]	; (8000e18 <HAL_GPIO_Init+0x238>)
 8000d60:	f043 0302 	orr.w	r3, r3, #2
 8000d64:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000d68:	4b2b      	ldr	r3, [pc, #172]	; (8000e18 <HAL_GPIO_Init+0x238>)
 8000d6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d6e:	f003 0302 	and.w	r3, r3, #2
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d76:	4a29      	ldr	r2, [pc, #164]	; (8000e1c <HAL_GPIO_Init+0x23c>)
 8000d78:	69fb      	ldr	r3, [r7, #28]
 8000d7a:	089b      	lsrs	r3, r3, #2
 8000d7c:	3302      	adds	r3, #2
 8000d7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000d84:	69fb      	ldr	r3, [r7, #28]
 8000d86:	f003 0303 	and.w	r3, r3, #3
 8000d8a:	009b      	lsls	r3, r3, #2
 8000d8c:	220f      	movs	r2, #15
 8000d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d92:	43db      	mvns	r3, r3
 8000d94:	69ba      	ldr	r2, [r7, #24]
 8000d96:	4013      	ands	r3, r2
 8000d98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4a20      	ldr	r2, [pc, #128]	; (8000e20 <HAL_GPIO_Init+0x240>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d052      	beq.n	8000e48 <HAL_GPIO_Init+0x268>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4a1f      	ldr	r2, [pc, #124]	; (8000e24 <HAL_GPIO_Init+0x244>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d031      	beq.n	8000e0e <HAL_GPIO_Init+0x22e>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4a1e      	ldr	r2, [pc, #120]	; (8000e28 <HAL_GPIO_Init+0x248>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d02b      	beq.n	8000e0a <HAL_GPIO_Init+0x22a>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4a1d      	ldr	r2, [pc, #116]	; (8000e2c <HAL_GPIO_Init+0x24c>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d025      	beq.n	8000e06 <HAL_GPIO_Init+0x226>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4a1c      	ldr	r2, [pc, #112]	; (8000e30 <HAL_GPIO_Init+0x250>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d01f      	beq.n	8000e02 <HAL_GPIO_Init+0x222>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4a1b      	ldr	r2, [pc, #108]	; (8000e34 <HAL_GPIO_Init+0x254>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d019      	beq.n	8000dfe <HAL_GPIO_Init+0x21e>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	4a1a      	ldr	r2, [pc, #104]	; (8000e38 <HAL_GPIO_Init+0x258>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d013      	beq.n	8000dfa <HAL_GPIO_Init+0x21a>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	4a19      	ldr	r2, [pc, #100]	; (8000e3c <HAL_GPIO_Init+0x25c>)
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d00d      	beq.n	8000df6 <HAL_GPIO_Init+0x216>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	4a18      	ldr	r2, [pc, #96]	; (8000e40 <HAL_GPIO_Init+0x260>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d007      	beq.n	8000df2 <HAL_GPIO_Init+0x212>
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4a17      	ldr	r2, [pc, #92]	; (8000e44 <HAL_GPIO_Init+0x264>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d101      	bne.n	8000dee <HAL_GPIO_Init+0x20e>
 8000dea:	2309      	movs	r3, #9
 8000dec:	e02d      	b.n	8000e4a <HAL_GPIO_Init+0x26a>
 8000dee:	230a      	movs	r3, #10
 8000df0:	e02b      	b.n	8000e4a <HAL_GPIO_Init+0x26a>
 8000df2:	2308      	movs	r3, #8
 8000df4:	e029      	b.n	8000e4a <HAL_GPIO_Init+0x26a>
 8000df6:	2307      	movs	r3, #7
 8000df8:	e027      	b.n	8000e4a <HAL_GPIO_Init+0x26a>
 8000dfa:	2306      	movs	r3, #6
 8000dfc:	e025      	b.n	8000e4a <HAL_GPIO_Init+0x26a>
 8000dfe:	2305      	movs	r3, #5
 8000e00:	e023      	b.n	8000e4a <HAL_GPIO_Init+0x26a>
 8000e02:	2304      	movs	r3, #4
 8000e04:	e021      	b.n	8000e4a <HAL_GPIO_Init+0x26a>
 8000e06:	2303      	movs	r3, #3
 8000e08:	e01f      	b.n	8000e4a <HAL_GPIO_Init+0x26a>
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	e01d      	b.n	8000e4a <HAL_GPIO_Init+0x26a>
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e01b      	b.n	8000e4a <HAL_GPIO_Init+0x26a>
 8000e12:	bf00      	nop
 8000e14:	58000080 	.word	0x58000080
 8000e18:	58024400 	.word	0x58024400
 8000e1c:	58000400 	.word	0x58000400
 8000e20:	58020000 	.word	0x58020000
 8000e24:	58020400 	.word	0x58020400
 8000e28:	58020800 	.word	0x58020800
 8000e2c:	58020c00 	.word	0x58020c00
 8000e30:	58021000 	.word	0x58021000
 8000e34:	58021400 	.word	0x58021400
 8000e38:	58021800 	.word	0x58021800
 8000e3c:	58021c00 	.word	0x58021c00
 8000e40:	58022000 	.word	0x58022000
 8000e44:	58022400 	.word	0x58022400
 8000e48:	2300      	movs	r3, #0
 8000e4a:	69fa      	ldr	r2, [r7, #28]
 8000e4c:	f002 0203 	and.w	r2, r2, #3
 8000e50:	0092      	lsls	r2, r2, #2
 8000e52:	4093      	lsls	r3, r2
 8000e54:	69ba      	ldr	r2, [r7, #24]
 8000e56:	4313      	orrs	r3, r2
 8000e58:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e5a:	4938      	ldr	r1, [pc, #224]	; (8000f3c <HAL_GPIO_Init+0x35c>)
 8000e5c:	69fb      	ldr	r3, [r7, #28]
 8000e5e:	089b      	lsrs	r3, r3, #2
 8000e60:	3302      	adds	r3, #2
 8000e62:	69ba      	ldr	r2, [r7, #24]
 8000e64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	43db      	mvns	r3, r3
 8000e72:	69ba      	ldr	r2, [r7, #24]
 8000e74:	4013      	ands	r3, r2
 8000e76:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d003      	beq.n	8000e8c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000e84:	69ba      	ldr	r2, [r7, #24]
 8000e86:	693b      	ldr	r3, [r7, #16]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	69ba      	ldr	r2, [r7, #24]
 8000e90:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	43db      	mvns	r3, r3
 8000e9c:	69ba      	ldr	r2, [r7, #24]
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d003      	beq.n	8000eb6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000eae:	69ba      	ldr	r2, [r7, #24]
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	69ba      	ldr	r2, [r7, #24]
 8000eba:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000ebc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	43db      	mvns	r3, r3
 8000ec8:	69ba      	ldr	r2, [r7, #24]
 8000eca:	4013      	ands	r3, r2
 8000ecc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d003      	beq.n	8000ee2 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8000eda:	69ba      	ldr	r2, [r7, #24]
 8000edc:	693b      	ldr	r3, [r7, #16]
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8000ee2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000ee6:	69bb      	ldr	r3, [r7, #24]
 8000ee8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000eea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	43db      	mvns	r3, r3
 8000ef6:	69ba      	ldr	r2, [r7, #24]
 8000ef8:	4013      	ands	r3, r2
 8000efa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d003      	beq.n	8000f10 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8000f08:	69ba      	ldr	r2, [r7, #24]
 8000f0a:	693b      	ldr	r3, [r7, #16]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8000f10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000f14:	69bb      	ldr	r3, [r7, #24]
 8000f16:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8000f18:	69fb      	ldr	r3, [r7, #28]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	fa22 f303 	lsr.w	r3, r2, r3
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	f47f ae63 	bne.w	8000bf4 <HAL_GPIO_Init+0x14>
  }
}
 8000f2e:	bf00      	nop
 8000f30:	3724      	adds	r7, #36	; 0x24
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	58000400 	.word	0x58000400

08000f40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b085      	sub	sp, #20
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	460b      	mov	r3, r1
 8000f4a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	691a      	ldr	r2, [r3, #16]
 8000f50:	887b      	ldrh	r3, [r7, #2]
 8000f52:	4013      	ands	r3, r2
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d002      	beq.n	8000f5e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	73fb      	strb	r3, [r7, #15]
 8000f5c:	e001      	b.n	8000f62 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3714      	adds	r7, #20
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr

08000f70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	460b      	mov	r3, r1
 8000f7a:	807b      	strh	r3, [r7, #2]
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f80:	787b      	ldrb	r3, [r7, #1]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d003      	beq.n	8000f8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f86:	887a      	ldrh	r2, [r7, #2]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8000f8c:	e003      	b.n	8000f96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000f8e:	887b      	ldrh	r3, [r7, #2]
 8000f90:	041a      	lsls	r2, r3, #16
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	619a      	str	r2, [r3, #24]
}
 8000f96:	bf00      	nop
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
	...

08000fa4 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8000fac:	4a08      	ldr	r2, [pc, #32]	; (8000fd0 <HAL_HSEM_FastTake+0x2c>)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	3320      	adds	r3, #32
 8000fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fb6:	4a07      	ldr	r2, [pc, #28]	; (8000fd4 <HAL_HSEM_FastTake+0x30>)
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	d101      	bne.n	8000fc0 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	e000      	b.n	8000fc2 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8000fc0:	2301      	movs	r3, #1
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	370c      	adds	r7, #12
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	58026400 	.word	0x58026400
 8000fd4:	80000300 	.word	0x80000300

08000fd8 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8000fe2:	4906      	ldr	r1, [pc, #24]	; (8000ffc <HAL_HSEM_Release+0x24>)
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8000ff0:	bf00      	nop
 8000ff2:	370c      	adds	r7, #12
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	58026400 	.word	0x58026400

08001000 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001008:	4b29      	ldr	r3, [pc, #164]	; (80010b0 <HAL_PWREx_ConfigSupply+0xb0>)
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	f003 0307 	and.w	r3, r3, #7
 8001010:	2b06      	cmp	r3, #6
 8001012:	d00a      	beq.n	800102a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001014:	4b26      	ldr	r3, [pc, #152]	; (80010b0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800101c:	687a      	ldr	r2, [r7, #4]
 800101e:	429a      	cmp	r2, r3
 8001020:	d001      	beq.n	8001026 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e040      	b.n	80010a8 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001026:	2300      	movs	r3, #0
 8001028:	e03e      	b.n	80010a8 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800102a:	4b21      	ldr	r3, [pc, #132]	; (80010b0 <HAL_PWREx_ConfigSupply+0xb0>)
 800102c:	68db      	ldr	r3, [r3, #12]
 800102e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8001032:	491f      	ldr	r1, [pc, #124]	; (80010b0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4313      	orrs	r3, r2
 8001038:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800103a:	f7ff fcb3 	bl	80009a4 <HAL_GetTick>
 800103e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001040:	e009      	b.n	8001056 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001042:	f7ff fcaf 	bl	80009a4 <HAL_GetTick>
 8001046:	4602      	mov	r2, r0
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	1ad3      	subs	r3, r2, r3
 800104c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001050:	d901      	bls.n	8001056 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	e028      	b.n	80010a8 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001056:	4b16      	ldr	r3, [pc, #88]	; (80010b0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800105e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001062:	d1ee      	bne.n	8001042 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2b1e      	cmp	r3, #30
 8001068:	d008      	beq.n	800107c <HAL_PWREx_ConfigSupply+0x7c>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2b2e      	cmp	r3, #46	; 0x2e
 800106e:	d005      	beq.n	800107c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b1d      	cmp	r3, #29
 8001074:	d002      	beq.n	800107c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2b2d      	cmp	r3, #45	; 0x2d
 800107a:	d114      	bne.n	80010a6 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800107c:	f7ff fc92 	bl	80009a4 <HAL_GetTick>
 8001080:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001082:	e009      	b.n	8001098 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001084:	f7ff fc8e 	bl	80009a4 <HAL_GetTick>
 8001088:	4602      	mov	r2, r0
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	1ad3      	subs	r3, r2, r3
 800108e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001092:	d901      	bls.n	8001098 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001094:	2301      	movs	r3, #1
 8001096:	e007      	b.n	80010a8 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001098:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <HAL_PWREx_ConfigSupply+0xb0>)
 800109a:	68db      	ldr	r3, [r3, #12]
 800109c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010a4:	d1ee      	bne.n	8001084 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80010a6:	2300      	movs	r3, #0
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3710      	adds	r7, #16
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	58024800 	.word	0x58024800

080010b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b08c      	sub	sp, #48	; 0x30
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d101      	bne.n	80010c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e3ff      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f003 0301 	and.w	r3, r3, #1
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	f000 8087 	beq.w	80011e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80010d4:	4b99      	ldr	r3, [pc, #612]	; (800133c <HAL_RCC_OscConfig+0x288>)
 80010d6:	691b      	ldr	r3, [r3, #16]
 80010d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80010dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80010de:	4b97      	ldr	r3, [pc, #604]	; (800133c <HAL_RCC_OscConfig+0x288>)
 80010e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010e2:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80010e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010e6:	2b10      	cmp	r3, #16
 80010e8:	d007      	beq.n	80010fa <HAL_RCC_OscConfig+0x46>
 80010ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010ec:	2b18      	cmp	r3, #24
 80010ee:	d110      	bne.n	8001112 <HAL_RCC_OscConfig+0x5e>
 80010f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010f2:	f003 0303 	and.w	r3, r3, #3
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d10b      	bne.n	8001112 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010fa:	4b90      	ldr	r3, [pc, #576]	; (800133c <HAL_RCC_OscConfig+0x288>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001102:	2b00      	cmp	r3, #0
 8001104:	d06c      	beq.n	80011e0 <HAL_RCC_OscConfig+0x12c>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d168      	bne.n	80011e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	e3d9      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800111a:	d106      	bne.n	800112a <HAL_RCC_OscConfig+0x76>
 800111c:	4b87      	ldr	r3, [pc, #540]	; (800133c <HAL_RCC_OscConfig+0x288>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a86      	ldr	r2, [pc, #536]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001122:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001126:	6013      	str	r3, [r2, #0]
 8001128:	e02e      	b.n	8001188 <HAL_RCC_OscConfig+0xd4>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d10c      	bne.n	800114c <HAL_RCC_OscConfig+0x98>
 8001132:	4b82      	ldr	r3, [pc, #520]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4a81      	ldr	r2, [pc, #516]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001138:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800113c:	6013      	str	r3, [r2, #0]
 800113e:	4b7f      	ldr	r3, [pc, #508]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4a7e      	ldr	r2, [pc, #504]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001144:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001148:	6013      	str	r3, [r2, #0]
 800114a:	e01d      	b.n	8001188 <HAL_RCC_OscConfig+0xd4>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001154:	d10c      	bne.n	8001170 <HAL_RCC_OscConfig+0xbc>
 8001156:	4b79      	ldr	r3, [pc, #484]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a78      	ldr	r2, [pc, #480]	; (800133c <HAL_RCC_OscConfig+0x288>)
 800115c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001160:	6013      	str	r3, [r2, #0]
 8001162:	4b76      	ldr	r3, [pc, #472]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a75      	ldr	r2, [pc, #468]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001168:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800116c:	6013      	str	r3, [r2, #0]
 800116e:	e00b      	b.n	8001188 <HAL_RCC_OscConfig+0xd4>
 8001170:	4b72      	ldr	r3, [pc, #456]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a71      	ldr	r2, [pc, #452]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001176:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800117a:	6013      	str	r3, [r2, #0]
 800117c:	4b6f      	ldr	r3, [pc, #444]	; (800133c <HAL_RCC_OscConfig+0x288>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a6e      	ldr	r2, [pc, #440]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001182:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001186:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d013      	beq.n	80011b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001190:	f7ff fc08 	bl	80009a4 <HAL_GetTick>
 8001194:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001196:	e008      	b.n	80011aa <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001198:	f7ff fc04 	bl	80009a4 <HAL_GetTick>
 800119c:	4602      	mov	r2, r0
 800119e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	2b64      	cmp	r3, #100	; 0x64
 80011a4:	d901      	bls.n	80011aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80011a6:	2303      	movs	r3, #3
 80011a8:	e38d      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80011aa:	4b64      	ldr	r3, [pc, #400]	; (800133c <HAL_RCC_OscConfig+0x288>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d0f0      	beq.n	8001198 <HAL_RCC_OscConfig+0xe4>
 80011b6:	e014      	b.n	80011e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011b8:	f7ff fbf4 	bl	80009a4 <HAL_GetTick>
 80011bc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80011be:	e008      	b.n	80011d2 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011c0:	f7ff fbf0 	bl	80009a4 <HAL_GetTick>
 80011c4:	4602      	mov	r2, r0
 80011c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	2b64      	cmp	r3, #100	; 0x64
 80011cc:	d901      	bls.n	80011d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80011ce:	2303      	movs	r3, #3
 80011d0:	e379      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80011d2:	4b5a      	ldr	r3, [pc, #360]	; (800133c <HAL_RCC_OscConfig+0x288>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d1f0      	bne.n	80011c0 <HAL_RCC_OscConfig+0x10c>
 80011de:	e000      	b.n	80011e2 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 0302 	and.w	r3, r3, #2
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f000 80ae 	beq.w	800134c <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011f0:	4b52      	ldr	r3, [pc, #328]	; (800133c <HAL_RCC_OscConfig+0x288>)
 80011f2:	691b      	ldr	r3, [r3, #16]
 80011f4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80011f8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80011fa:	4b50      	ldr	r3, [pc, #320]	; (800133c <HAL_RCC_OscConfig+0x288>)
 80011fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011fe:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001200:	6a3b      	ldr	r3, [r7, #32]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d007      	beq.n	8001216 <HAL_RCC_OscConfig+0x162>
 8001206:	6a3b      	ldr	r3, [r7, #32]
 8001208:	2b18      	cmp	r3, #24
 800120a:	d13a      	bne.n	8001282 <HAL_RCC_OscConfig+0x1ce>
 800120c:	69fb      	ldr	r3, [r7, #28]
 800120e:	f003 0303 	and.w	r3, r3, #3
 8001212:	2b00      	cmp	r3, #0
 8001214:	d135      	bne.n	8001282 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001216:	4b49      	ldr	r3, [pc, #292]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f003 0304 	and.w	r3, r3, #4
 800121e:	2b00      	cmp	r3, #0
 8001220:	d005      	beq.n	800122e <HAL_RCC_OscConfig+0x17a>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	68db      	ldr	r3, [r3, #12]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d101      	bne.n	800122e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e34b      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800122e:	f7ff fbe7 	bl	8000a00 <HAL_GetREVID>
 8001232:	4602      	mov	r2, r0
 8001234:	f241 0303 	movw	r3, #4099	; 0x1003
 8001238:	429a      	cmp	r2, r3
 800123a:	d817      	bhi.n	800126c <HAL_RCC_OscConfig+0x1b8>
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	691b      	ldr	r3, [r3, #16]
 8001240:	2b40      	cmp	r3, #64	; 0x40
 8001242:	d108      	bne.n	8001256 <HAL_RCC_OscConfig+0x1a2>
 8001244:	4b3d      	ldr	r3, [pc, #244]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800124c:	4a3b      	ldr	r2, [pc, #236]	; (800133c <HAL_RCC_OscConfig+0x288>)
 800124e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001252:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001254:	e07a      	b.n	800134c <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001256:	4b39      	ldr	r3, [pc, #228]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	691b      	ldr	r3, [r3, #16]
 8001262:	031b      	lsls	r3, r3, #12
 8001264:	4935      	ldr	r1, [pc, #212]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001266:	4313      	orrs	r3, r2
 8001268:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800126a:	e06f      	b.n	800134c <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800126c:	4b33      	ldr	r3, [pc, #204]	; (800133c <HAL_RCC_OscConfig+0x288>)
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	691b      	ldr	r3, [r3, #16]
 8001278:	061b      	lsls	r3, r3, #24
 800127a:	4930      	ldr	r1, [pc, #192]	; (800133c <HAL_RCC_OscConfig+0x288>)
 800127c:	4313      	orrs	r3, r2
 800127e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001280:	e064      	b.n	800134c <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	68db      	ldr	r3, [r3, #12]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d045      	beq.n	8001316 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800128a:	4b2c      	ldr	r3, [pc, #176]	; (800133c <HAL_RCC_OscConfig+0x288>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f023 0219 	bic.w	r2, r3, #25
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	68db      	ldr	r3, [r3, #12]
 8001296:	4929      	ldr	r1, [pc, #164]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001298:	4313      	orrs	r3, r2
 800129a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800129c:	f7ff fb82 	bl	80009a4 <HAL_GetTick>
 80012a0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80012a2:	e008      	b.n	80012b6 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012a4:	f7ff fb7e 	bl	80009a4 <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	2b02      	cmp	r3, #2
 80012b0:	d901      	bls.n	80012b6 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e307      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80012b6:	4b21      	ldr	r3, [pc, #132]	; (800133c <HAL_RCC_OscConfig+0x288>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 0304 	and.w	r3, r3, #4
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d0f0      	beq.n	80012a4 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012c2:	f7ff fb9d 	bl	8000a00 <HAL_GetREVID>
 80012c6:	4602      	mov	r2, r0
 80012c8:	f241 0303 	movw	r3, #4099	; 0x1003
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d817      	bhi.n	8001300 <HAL_RCC_OscConfig+0x24c>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	691b      	ldr	r3, [r3, #16]
 80012d4:	2b40      	cmp	r3, #64	; 0x40
 80012d6:	d108      	bne.n	80012ea <HAL_RCC_OscConfig+0x236>
 80012d8:	4b18      	ldr	r3, [pc, #96]	; (800133c <HAL_RCC_OscConfig+0x288>)
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80012e0:	4a16      	ldr	r2, [pc, #88]	; (800133c <HAL_RCC_OscConfig+0x288>)
 80012e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012e6:	6053      	str	r3, [r2, #4]
 80012e8:	e030      	b.n	800134c <HAL_RCC_OscConfig+0x298>
 80012ea:	4b14      	ldr	r3, [pc, #80]	; (800133c <HAL_RCC_OscConfig+0x288>)
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	691b      	ldr	r3, [r3, #16]
 80012f6:	031b      	lsls	r3, r3, #12
 80012f8:	4910      	ldr	r1, [pc, #64]	; (800133c <HAL_RCC_OscConfig+0x288>)
 80012fa:	4313      	orrs	r3, r2
 80012fc:	604b      	str	r3, [r1, #4]
 80012fe:	e025      	b.n	800134c <HAL_RCC_OscConfig+0x298>
 8001300:	4b0e      	ldr	r3, [pc, #56]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	691b      	ldr	r3, [r3, #16]
 800130c:	061b      	lsls	r3, r3, #24
 800130e:	490b      	ldr	r1, [pc, #44]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001310:	4313      	orrs	r3, r2
 8001312:	604b      	str	r3, [r1, #4]
 8001314:	e01a      	b.n	800134c <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001316:	4b09      	ldr	r3, [pc, #36]	; (800133c <HAL_RCC_OscConfig+0x288>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a08      	ldr	r2, [pc, #32]	; (800133c <HAL_RCC_OscConfig+0x288>)
 800131c:	f023 0301 	bic.w	r3, r3, #1
 8001320:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001322:	f7ff fb3f 	bl	80009a4 <HAL_GetTick>
 8001326:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001328:	e00a      	b.n	8001340 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800132a:	f7ff fb3b 	bl	80009a4 <HAL_GetTick>
 800132e:	4602      	mov	r2, r0
 8001330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	2b02      	cmp	r3, #2
 8001336:	d903      	bls.n	8001340 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8001338:	2303      	movs	r3, #3
 800133a:	e2c4      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
 800133c:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001340:	4ba4      	ldr	r3, [pc, #656]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f003 0304 	and.w	r3, r3, #4
 8001348:	2b00      	cmp	r3, #0
 800134a:	d1ee      	bne.n	800132a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0310 	and.w	r3, r3, #16
 8001354:	2b00      	cmp	r3, #0
 8001356:	f000 80a9 	beq.w	80014ac <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800135a:	4b9e      	ldr	r3, [pc, #632]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 800135c:	691b      	ldr	r3, [r3, #16]
 800135e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001362:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001364:	4b9b      	ldr	r3, [pc, #620]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 8001366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001368:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	2b08      	cmp	r3, #8
 800136e:	d007      	beq.n	8001380 <HAL_RCC_OscConfig+0x2cc>
 8001370:	69bb      	ldr	r3, [r7, #24]
 8001372:	2b18      	cmp	r3, #24
 8001374:	d13a      	bne.n	80013ec <HAL_RCC_OscConfig+0x338>
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	f003 0303 	and.w	r3, r3, #3
 800137c:	2b01      	cmp	r3, #1
 800137e:	d135      	bne.n	80013ec <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001380:	4b94      	ldr	r3, [pc, #592]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001388:	2b00      	cmp	r3, #0
 800138a:	d005      	beq.n	8001398 <HAL_RCC_OscConfig+0x2e4>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	69db      	ldr	r3, [r3, #28]
 8001390:	2b80      	cmp	r3, #128	; 0x80
 8001392:	d001      	beq.n	8001398 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e296      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001398:	f7ff fb32 	bl	8000a00 <HAL_GetREVID>
 800139c:	4602      	mov	r2, r0
 800139e:	f241 0303 	movw	r3, #4099	; 0x1003
 80013a2:	429a      	cmp	r2, r3
 80013a4:	d817      	bhi.n	80013d6 <HAL_RCC_OscConfig+0x322>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6a1b      	ldr	r3, [r3, #32]
 80013aa:	2b20      	cmp	r3, #32
 80013ac:	d108      	bne.n	80013c0 <HAL_RCC_OscConfig+0x30c>
 80013ae:	4b89      	ldr	r3, [pc, #548]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80013b6:	4a87      	ldr	r2, [pc, #540]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 80013b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80013bc:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013be:	e075      	b.n	80014ac <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80013c0:	4b84      	ldr	r3, [pc, #528]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6a1b      	ldr	r3, [r3, #32]
 80013cc:	069b      	lsls	r3, r3, #26
 80013ce:	4981      	ldr	r1, [pc, #516]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 80013d0:	4313      	orrs	r3, r2
 80013d2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013d4:	e06a      	b.n	80014ac <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80013d6:	4b7f      	ldr	r3, [pc, #508]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6a1b      	ldr	r3, [r3, #32]
 80013e2:	061b      	lsls	r3, r3, #24
 80013e4:	497b      	ldr	r1, [pc, #492]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 80013e6:	4313      	orrs	r3, r2
 80013e8:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013ea:	e05f      	b.n	80014ac <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	69db      	ldr	r3, [r3, #28]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d042      	beq.n	800147a <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80013f4:	4b77      	ldr	r3, [pc, #476]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a76      	ldr	r2, [pc, #472]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 80013fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001400:	f7ff fad0 	bl	80009a4 <HAL_GetTick>
 8001404:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001406:	e008      	b.n	800141a <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001408:	f7ff facc 	bl	80009a4 <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	2b02      	cmp	r3, #2
 8001414:	d901      	bls.n	800141a <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8001416:	2303      	movs	r3, #3
 8001418:	e255      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800141a:	4b6e      	ldr	r3, [pc, #440]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001422:	2b00      	cmp	r3, #0
 8001424:	d0f0      	beq.n	8001408 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001426:	f7ff faeb 	bl	8000a00 <HAL_GetREVID>
 800142a:	4602      	mov	r2, r0
 800142c:	f241 0303 	movw	r3, #4099	; 0x1003
 8001430:	429a      	cmp	r2, r3
 8001432:	d817      	bhi.n	8001464 <HAL_RCC_OscConfig+0x3b0>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6a1b      	ldr	r3, [r3, #32]
 8001438:	2b20      	cmp	r3, #32
 800143a:	d108      	bne.n	800144e <HAL_RCC_OscConfig+0x39a>
 800143c:	4b65      	ldr	r3, [pc, #404]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001444:	4a63      	ldr	r2, [pc, #396]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 8001446:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800144a:	6053      	str	r3, [r2, #4]
 800144c:	e02e      	b.n	80014ac <HAL_RCC_OscConfig+0x3f8>
 800144e:	4b61      	ldr	r3, [pc, #388]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6a1b      	ldr	r3, [r3, #32]
 800145a:	069b      	lsls	r3, r3, #26
 800145c:	495d      	ldr	r1, [pc, #372]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 800145e:	4313      	orrs	r3, r2
 8001460:	604b      	str	r3, [r1, #4]
 8001462:	e023      	b.n	80014ac <HAL_RCC_OscConfig+0x3f8>
 8001464:	4b5b      	ldr	r3, [pc, #364]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a1b      	ldr	r3, [r3, #32]
 8001470:	061b      	lsls	r3, r3, #24
 8001472:	4958      	ldr	r1, [pc, #352]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 8001474:	4313      	orrs	r3, r2
 8001476:	60cb      	str	r3, [r1, #12]
 8001478:	e018      	b.n	80014ac <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800147a:	4b56      	ldr	r3, [pc, #344]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a55      	ldr	r2, [pc, #340]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 8001480:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001484:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001486:	f7ff fa8d 	bl	80009a4 <HAL_GetTick>
 800148a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800148c:	e008      	b.n	80014a0 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800148e:	f7ff fa89 	bl	80009a4 <HAL_GetTick>
 8001492:	4602      	mov	r2, r0
 8001494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001496:	1ad3      	subs	r3, r2, r3
 8001498:	2b02      	cmp	r3, #2
 800149a:	d901      	bls.n	80014a0 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 800149c:	2303      	movs	r3, #3
 800149e:	e212      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80014a0:	4b4c      	ldr	r3, [pc, #304]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d1f0      	bne.n	800148e <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0308 	and.w	r3, r3, #8
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d036      	beq.n	8001526 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	695b      	ldr	r3, [r3, #20]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d019      	beq.n	80014f4 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014c0:	4b44      	ldr	r3, [pc, #272]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 80014c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014c4:	4a43      	ldr	r2, [pc, #268]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 80014c6:	f043 0301 	orr.w	r3, r3, #1
 80014ca:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014cc:	f7ff fa6a 	bl	80009a4 <HAL_GetTick>
 80014d0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80014d2:	e008      	b.n	80014e6 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014d4:	f7ff fa66 	bl	80009a4 <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d901      	bls.n	80014e6 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e1ef      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80014e6:	4b3b      	ldr	r3, [pc, #236]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 80014e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d0f0      	beq.n	80014d4 <HAL_RCC_OscConfig+0x420>
 80014f2:	e018      	b.n	8001526 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014f4:	4b37      	ldr	r3, [pc, #220]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 80014f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014f8:	4a36      	ldr	r2, [pc, #216]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 80014fa:	f023 0301 	bic.w	r3, r3, #1
 80014fe:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001500:	f7ff fa50 	bl	80009a4 <HAL_GetTick>
 8001504:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001506:	e008      	b.n	800151a <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001508:	f7ff fa4c 	bl	80009a4 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	2b02      	cmp	r3, #2
 8001514:	d901      	bls.n	800151a <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e1d5      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800151a:	4b2e      	ldr	r3, [pc, #184]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 800151c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800151e:	f003 0302 	and.w	r3, r3, #2
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1f0      	bne.n	8001508 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 0320 	and.w	r3, r3, #32
 800152e:	2b00      	cmp	r3, #0
 8001530:	d036      	beq.n	80015a0 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	699b      	ldr	r3, [r3, #24]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d019      	beq.n	800156e <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800153a:	4b26      	ldr	r3, [pc, #152]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a25      	ldr	r2, [pc, #148]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 8001540:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001544:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001546:	f7ff fa2d 	bl	80009a4 <HAL_GetTick>
 800154a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800154c:	e008      	b.n	8001560 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800154e:	f7ff fa29 	bl	80009a4 <HAL_GetTick>
 8001552:	4602      	mov	r2, r0
 8001554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001556:	1ad3      	subs	r3, r2, r3
 8001558:	2b02      	cmp	r3, #2
 800155a:	d901      	bls.n	8001560 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	e1b2      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001560:	4b1c      	ldr	r3, [pc, #112]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001568:	2b00      	cmp	r3, #0
 800156a:	d0f0      	beq.n	800154e <HAL_RCC_OscConfig+0x49a>
 800156c:	e018      	b.n	80015a0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800156e:	4b19      	ldr	r3, [pc, #100]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a18      	ldr	r2, [pc, #96]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 8001574:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001578:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800157a:	f7ff fa13 	bl	80009a4 <HAL_GetTick>
 800157e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001580:	e008      	b.n	8001594 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001582:	f7ff fa0f 	bl	80009a4 <HAL_GetTick>
 8001586:	4602      	mov	r2, r0
 8001588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	2b02      	cmp	r3, #2
 800158e:	d901      	bls.n	8001594 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8001590:	2303      	movs	r3, #3
 8001592:	e198      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001594:	4b0f      	ldr	r3, [pc, #60]	; (80015d4 <HAL_RCC_OscConfig+0x520>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800159c:	2b00      	cmp	r3, #0
 800159e:	d1f0      	bne.n	8001582 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 0304 	and.w	r3, r3, #4
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	f000 8085 	beq.w	80016b8 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80015ae:	4b0a      	ldr	r3, [pc, #40]	; (80015d8 <HAL_RCC_OscConfig+0x524>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a09      	ldr	r2, [pc, #36]	; (80015d8 <HAL_RCC_OscConfig+0x524>)
 80015b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015b8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80015ba:	f7ff f9f3 	bl	80009a4 <HAL_GetTick>
 80015be:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80015c0:	e00c      	b.n	80015dc <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80015c2:	f7ff f9ef 	bl	80009a4 <HAL_GetTick>
 80015c6:	4602      	mov	r2, r0
 80015c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	2b64      	cmp	r3, #100	; 0x64
 80015ce:	d905      	bls.n	80015dc <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 80015d0:	2303      	movs	r3, #3
 80015d2:	e178      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
 80015d4:	58024400 	.word	0x58024400
 80015d8:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80015dc:	4b96      	ldr	r3, [pc, #600]	; (8001838 <HAL_RCC_OscConfig+0x784>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d0ec      	beq.n	80015c2 <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d106      	bne.n	80015fe <HAL_RCC_OscConfig+0x54a>
 80015f0:	4b92      	ldr	r3, [pc, #584]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80015f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015f4:	4a91      	ldr	r2, [pc, #580]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80015f6:	f043 0301 	orr.w	r3, r3, #1
 80015fa:	6713      	str	r3, [r2, #112]	; 0x70
 80015fc:	e02d      	b.n	800165a <HAL_RCC_OscConfig+0x5a6>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d10c      	bne.n	8001620 <HAL_RCC_OscConfig+0x56c>
 8001606:	4b8d      	ldr	r3, [pc, #564]	; (800183c <HAL_RCC_OscConfig+0x788>)
 8001608:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800160a:	4a8c      	ldr	r2, [pc, #560]	; (800183c <HAL_RCC_OscConfig+0x788>)
 800160c:	f023 0301 	bic.w	r3, r3, #1
 8001610:	6713      	str	r3, [r2, #112]	; 0x70
 8001612:	4b8a      	ldr	r3, [pc, #552]	; (800183c <HAL_RCC_OscConfig+0x788>)
 8001614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001616:	4a89      	ldr	r2, [pc, #548]	; (800183c <HAL_RCC_OscConfig+0x788>)
 8001618:	f023 0304 	bic.w	r3, r3, #4
 800161c:	6713      	str	r3, [r2, #112]	; 0x70
 800161e:	e01c      	b.n	800165a <HAL_RCC_OscConfig+0x5a6>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	2b05      	cmp	r3, #5
 8001626:	d10c      	bne.n	8001642 <HAL_RCC_OscConfig+0x58e>
 8001628:	4b84      	ldr	r3, [pc, #528]	; (800183c <HAL_RCC_OscConfig+0x788>)
 800162a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800162c:	4a83      	ldr	r2, [pc, #524]	; (800183c <HAL_RCC_OscConfig+0x788>)
 800162e:	f043 0304 	orr.w	r3, r3, #4
 8001632:	6713      	str	r3, [r2, #112]	; 0x70
 8001634:	4b81      	ldr	r3, [pc, #516]	; (800183c <HAL_RCC_OscConfig+0x788>)
 8001636:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001638:	4a80      	ldr	r2, [pc, #512]	; (800183c <HAL_RCC_OscConfig+0x788>)
 800163a:	f043 0301 	orr.w	r3, r3, #1
 800163e:	6713      	str	r3, [r2, #112]	; 0x70
 8001640:	e00b      	b.n	800165a <HAL_RCC_OscConfig+0x5a6>
 8001642:	4b7e      	ldr	r3, [pc, #504]	; (800183c <HAL_RCC_OscConfig+0x788>)
 8001644:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001646:	4a7d      	ldr	r2, [pc, #500]	; (800183c <HAL_RCC_OscConfig+0x788>)
 8001648:	f023 0301 	bic.w	r3, r3, #1
 800164c:	6713      	str	r3, [r2, #112]	; 0x70
 800164e:	4b7b      	ldr	r3, [pc, #492]	; (800183c <HAL_RCC_OscConfig+0x788>)
 8001650:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001652:	4a7a      	ldr	r2, [pc, #488]	; (800183c <HAL_RCC_OscConfig+0x788>)
 8001654:	f023 0304 	bic.w	r3, r3, #4
 8001658:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d015      	beq.n	800168e <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001662:	f7ff f99f 	bl	80009a4 <HAL_GetTick>
 8001666:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001668:	e00a      	b.n	8001680 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800166a:	f7ff f99b 	bl	80009a4 <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	f241 3288 	movw	r2, #5000	; 0x1388
 8001678:	4293      	cmp	r3, r2
 800167a:	d901      	bls.n	8001680 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 800167c:	2303      	movs	r3, #3
 800167e:	e122      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001680:	4b6e      	ldr	r3, [pc, #440]	; (800183c <HAL_RCC_OscConfig+0x788>)
 8001682:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001684:	f003 0302 	and.w	r3, r3, #2
 8001688:	2b00      	cmp	r3, #0
 800168a:	d0ee      	beq.n	800166a <HAL_RCC_OscConfig+0x5b6>
 800168c:	e014      	b.n	80016b8 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800168e:	f7ff f989 	bl	80009a4 <HAL_GetTick>
 8001692:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001694:	e00a      	b.n	80016ac <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001696:	f7ff f985 	bl	80009a4 <HAL_GetTick>
 800169a:	4602      	mov	r2, r0
 800169c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d901      	bls.n	80016ac <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e10c      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80016ac:	4b63      	ldr	r3, [pc, #396]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80016ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016b0:	f003 0302 	and.w	r3, r3, #2
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d1ee      	bne.n	8001696 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016bc:	2b00      	cmp	r3, #0
 80016be:	f000 8101 	beq.w	80018c4 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80016c2:	4b5e      	ldr	r3, [pc, #376]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80016c4:	691b      	ldr	r3, [r3, #16]
 80016c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80016ca:	2b18      	cmp	r3, #24
 80016cc:	f000 80bc 	beq.w	8001848 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	f040 8095 	bne.w	8001804 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016da:	4b58      	ldr	r3, [pc, #352]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a57      	ldr	r2, [pc, #348]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80016e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80016e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016e6:	f7ff f95d 	bl	80009a4 <HAL_GetTick>
 80016ea:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80016ec:	e008      	b.n	8001700 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016ee:	f7ff f959 	bl	80009a4 <HAL_GetTick>
 80016f2:	4602      	mov	r2, r0
 80016f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	2b02      	cmp	r3, #2
 80016fa:	d901      	bls.n	8001700 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 80016fc:	2303      	movs	r3, #3
 80016fe:	e0e2      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001700:	4b4e      	ldr	r3, [pc, #312]	; (800183c <HAL_RCC_OscConfig+0x788>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001708:	2b00      	cmp	r3, #0
 800170a:	d1f0      	bne.n	80016ee <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800170c:	4b4b      	ldr	r3, [pc, #300]	; (800183c <HAL_RCC_OscConfig+0x788>)
 800170e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001710:	4b4b      	ldr	r3, [pc, #300]	; (8001840 <HAL_RCC_OscConfig+0x78c>)
 8001712:	4013      	ands	r3, r2
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800171c:	0112      	lsls	r2, r2, #4
 800171e:	430a      	orrs	r2, r1
 8001720:	4946      	ldr	r1, [pc, #280]	; (800183c <HAL_RCC_OscConfig+0x788>)
 8001722:	4313      	orrs	r3, r2
 8001724:	628b      	str	r3, [r1, #40]	; 0x28
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	3b01      	subs	r3, #1
 800172c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001734:	3b01      	subs	r3, #1
 8001736:	025b      	lsls	r3, r3, #9
 8001738:	b29b      	uxth	r3, r3
 800173a:	431a      	orrs	r2, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001740:	3b01      	subs	r3, #1
 8001742:	041b      	lsls	r3, r3, #16
 8001744:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001748:	431a      	orrs	r2, r3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800174e:	3b01      	subs	r3, #1
 8001750:	061b      	lsls	r3, r3, #24
 8001752:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001756:	4939      	ldr	r1, [pc, #228]	; (800183c <HAL_RCC_OscConfig+0x788>)
 8001758:	4313      	orrs	r3, r2
 800175a:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800175c:	4b37      	ldr	r3, [pc, #220]	; (800183c <HAL_RCC_OscConfig+0x788>)
 800175e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001760:	4a36      	ldr	r2, [pc, #216]	; (800183c <HAL_RCC_OscConfig+0x788>)
 8001762:	f023 0301 	bic.w	r3, r3, #1
 8001766:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001768:	4b34      	ldr	r3, [pc, #208]	; (800183c <HAL_RCC_OscConfig+0x788>)
 800176a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800176c:	4b35      	ldr	r3, [pc, #212]	; (8001844 <HAL_RCC_OscConfig+0x790>)
 800176e:	4013      	ands	r3, r2
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001774:	00d2      	lsls	r2, r2, #3
 8001776:	4931      	ldr	r1, [pc, #196]	; (800183c <HAL_RCC_OscConfig+0x788>)
 8001778:	4313      	orrs	r3, r2
 800177a:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800177c:	4b2f      	ldr	r3, [pc, #188]	; (800183c <HAL_RCC_OscConfig+0x788>)
 800177e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001780:	f023 020c 	bic.w	r2, r3, #12
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001788:	492c      	ldr	r1, [pc, #176]	; (800183c <HAL_RCC_OscConfig+0x788>)
 800178a:	4313      	orrs	r3, r2
 800178c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800178e:	4b2b      	ldr	r3, [pc, #172]	; (800183c <HAL_RCC_OscConfig+0x788>)
 8001790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001792:	f023 0202 	bic.w	r2, r3, #2
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800179a:	4928      	ldr	r1, [pc, #160]	; (800183c <HAL_RCC_OscConfig+0x788>)
 800179c:	4313      	orrs	r3, r2
 800179e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80017a0:	4b26      	ldr	r3, [pc, #152]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80017a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017a4:	4a25      	ldr	r2, [pc, #148]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80017a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017aa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80017ac:	4b23      	ldr	r3, [pc, #140]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80017ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b0:	4a22      	ldr	r2, [pc, #136]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80017b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017b6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80017b8:	4b20      	ldr	r3, [pc, #128]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80017ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017bc:	4a1f      	ldr	r2, [pc, #124]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80017be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017c2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80017c4:	4b1d      	ldr	r3, [pc, #116]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80017c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017c8:	4a1c      	ldr	r2, [pc, #112]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80017ca:	f043 0301 	orr.w	r3, r3, #1
 80017ce:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017d0:	4b1a      	ldr	r3, [pc, #104]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a19      	ldr	r2, [pc, #100]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80017d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80017da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017dc:	f7ff f8e2 	bl	80009a4 <HAL_GetTick>
 80017e0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80017e2:	e008      	b.n	80017f6 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017e4:	f7ff f8de 	bl	80009a4 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e067      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80017f6:	4b11      	ldr	r3, [pc, #68]	; (800183c <HAL_RCC_OscConfig+0x788>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d0f0      	beq.n	80017e4 <HAL_RCC_OscConfig+0x730>
 8001802:	e05f      	b.n	80018c4 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001804:	4b0d      	ldr	r3, [pc, #52]	; (800183c <HAL_RCC_OscConfig+0x788>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a0c      	ldr	r2, [pc, #48]	; (800183c <HAL_RCC_OscConfig+0x788>)
 800180a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800180e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001810:	f7ff f8c8 	bl	80009a4 <HAL_GetTick>
 8001814:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001816:	e008      	b.n	800182a <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001818:	f7ff f8c4 	bl	80009a4 <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	2b02      	cmp	r3, #2
 8001824:	d901      	bls.n	800182a <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e04d      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800182a:	4b04      	ldr	r3, [pc, #16]	; (800183c <HAL_RCC_OscConfig+0x788>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d1f0      	bne.n	8001818 <HAL_RCC_OscConfig+0x764>
 8001836:	e045      	b.n	80018c4 <HAL_RCC_OscConfig+0x810>
 8001838:	58024800 	.word	0x58024800
 800183c:	58024400 	.word	0x58024400
 8001840:	fffffc0c 	.word	0xfffffc0c
 8001844:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001848:	4b21      	ldr	r3, [pc, #132]	; (80018d0 <HAL_RCC_OscConfig+0x81c>)
 800184a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800184c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800184e:	4b20      	ldr	r3, [pc, #128]	; (80018d0 <HAL_RCC_OscConfig+0x81c>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001858:	2b01      	cmp	r3, #1
 800185a:	d031      	beq.n	80018c0 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	f003 0203 	and.w	r2, r3, #3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001866:	429a      	cmp	r2, r3
 8001868:	d12a      	bne.n	80018c0 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	091b      	lsrs	r3, r3, #4
 800186e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001876:	429a      	cmp	r2, r3
 8001878:	d122      	bne.n	80018c0 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001884:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001886:	429a      	cmp	r2, r3
 8001888:	d11a      	bne.n	80018c0 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	0a5b      	lsrs	r3, r3, #9
 800188e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001896:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001898:	429a      	cmp	r2, r3
 800189a:	d111      	bne.n	80018c0 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	0c1b      	lsrs	r3, r3, #16
 80018a0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018a8:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d108      	bne.n	80018c0 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	0e1b      	lsrs	r3, r3, #24
 80018b2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018ba:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80018bc:	429a      	cmp	r2, r3
 80018be:	d001      	beq.n	80018c4 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e000      	b.n	80018c6 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3730      	adds	r7, #48	; 0x30
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	58024400 	.word	0x58024400

080018d4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d101      	bne.n	80018e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e19c      	b.n	8001c22 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018e8:	4b8a      	ldr	r3, [pc, #552]	; (8001b14 <HAL_RCC_ClockConfig+0x240>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 030f 	and.w	r3, r3, #15
 80018f0:	683a      	ldr	r2, [r7, #0]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d910      	bls.n	8001918 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018f6:	4b87      	ldr	r3, [pc, #540]	; (8001b14 <HAL_RCC_ClockConfig+0x240>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f023 020f 	bic.w	r2, r3, #15
 80018fe:	4985      	ldr	r1, [pc, #532]	; (8001b14 <HAL_RCC_ClockConfig+0x240>)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	4313      	orrs	r3, r2
 8001904:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001906:	4b83      	ldr	r3, [pc, #524]	; (8001b14 <HAL_RCC_ClockConfig+0x240>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 030f 	and.w	r3, r3, #15
 800190e:	683a      	ldr	r2, [r7, #0]
 8001910:	429a      	cmp	r2, r3
 8001912:	d001      	beq.n	8001918 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e184      	b.n	8001c22 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 0304 	and.w	r3, r3, #4
 8001920:	2b00      	cmp	r3, #0
 8001922:	d010      	beq.n	8001946 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	691a      	ldr	r2, [r3, #16]
 8001928:	4b7b      	ldr	r3, [pc, #492]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 800192a:	699b      	ldr	r3, [r3, #24]
 800192c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001930:	429a      	cmp	r2, r3
 8001932:	d908      	bls.n	8001946 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001934:	4b78      	ldr	r3, [pc, #480]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001936:	699b      	ldr	r3, [r3, #24]
 8001938:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	691b      	ldr	r3, [r3, #16]
 8001940:	4975      	ldr	r1, [pc, #468]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001942:	4313      	orrs	r3, r2
 8001944:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 0308 	and.w	r3, r3, #8
 800194e:	2b00      	cmp	r3, #0
 8001950:	d010      	beq.n	8001974 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	695a      	ldr	r2, [r3, #20]
 8001956:	4b70      	ldr	r3, [pc, #448]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001958:	69db      	ldr	r3, [r3, #28]
 800195a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800195e:	429a      	cmp	r2, r3
 8001960:	d908      	bls.n	8001974 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001962:	4b6d      	ldr	r3, [pc, #436]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001964:	69db      	ldr	r3, [r3, #28]
 8001966:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	695b      	ldr	r3, [r3, #20]
 800196e:	496a      	ldr	r1, [pc, #424]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001970:	4313      	orrs	r3, r2
 8001972:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f003 0310 	and.w	r3, r3, #16
 800197c:	2b00      	cmp	r3, #0
 800197e:	d010      	beq.n	80019a2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	699a      	ldr	r2, [r3, #24]
 8001984:	4b64      	ldr	r3, [pc, #400]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001986:	69db      	ldr	r3, [r3, #28]
 8001988:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800198c:	429a      	cmp	r2, r3
 800198e:	d908      	bls.n	80019a2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001990:	4b61      	ldr	r3, [pc, #388]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001992:	69db      	ldr	r3, [r3, #28]
 8001994:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	699b      	ldr	r3, [r3, #24]
 800199c:	495e      	ldr	r1, [pc, #376]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 800199e:	4313      	orrs	r3, r2
 80019a0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0320 	and.w	r3, r3, #32
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d010      	beq.n	80019d0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	69da      	ldr	r2, [r3, #28]
 80019b2:	4b59      	ldr	r3, [pc, #356]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 80019b4:	6a1b      	ldr	r3, [r3, #32]
 80019b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d908      	bls.n	80019d0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80019be:	4b56      	ldr	r3, [pc, #344]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 80019c0:	6a1b      	ldr	r3, [r3, #32]
 80019c2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	69db      	ldr	r3, [r3, #28]
 80019ca:	4953      	ldr	r1, [pc, #332]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 80019cc:	4313      	orrs	r3, r2
 80019ce:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0302 	and.w	r3, r3, #2
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d010      	beq.n	80019fe <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	68da      	ldr	r2, [r3, #12]
 80019e0:	4b4d      	ldr	r3, [pc, #308]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	f003 030f 	and.w	r3, r3, #15
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d908      	bls.n	80019fe <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019ec:	4b4a      	ldr	r3, [pc, #296]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	f023 020f 	bic.w	r2, r3, #15
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	4947      	ldr	r1, [pc, #284]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 80019fa:	4313      	orrs	r3, r2
 80019fc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d055      	beq.n	8001ab6 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001a0a:	4b43      	ldr	r3, [pc, #268]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001a0c:	699b      	ldr	r3, [r3, #24]
 8001a0e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	4940      	ldr	r1, [pc, #256]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d107      	bne.n	8001a34 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a24:	4b3c      	ldr	r3, [pc, #240]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d121      	bne.n	8001a74 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	e0f6      	b.n	8001c22 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	2b03      	cmp	r3, #3
 8001a3a:	d107      	bne.n	8001a4c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a3c:	4b36      	ldr	r3, [pc, #216]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d115      	bne.n	8001a74 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e0ea      	b.n	8001c22 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d107      	bne.n	8001a64 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001a54:	4b30      	ldr	r3, [pc, #192]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d109      	bne.n	8001a74 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	e0de      	b.n	8001c22 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a64:	4b2c      	ldr	r3, [pc, #176]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 0304 	and.w	r3, r3, #4
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d101      	bne.n	8001a74 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e0d6      	b.n	8001c22 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a74:	4b28      	ldr	r3, [pc, #160]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001a76:	691b      	ldr	r3, [r3, #16]
 8001a78:	f023 0207 	bic.w	r2, r3, #7
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	4925      	ldr	r1, [pc, #148]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001a82:	4313      	orrs	r3, r2
 8001a84:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a86:	f7fe ff8d 	bl	80009a4 <HAL_GetTick>
 8001a8a:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a8c:	e00a      	b.n	8001aa4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a8e:	f7fe ff89 	bl	80009a4 <HAL_GetTick>
 8001a92:	4602      	mov	r2, r0
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d901      	bls.n	8001aa4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	e0be      	b.n	8001c22 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aa4:	4b1c      	ldr	r3, [pc, #112]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001aa6:	691b      	ldr	r3, [r3, #16]
 8001aa8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	00db      	lsls	r3, r3, #3
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	d1eb      	bne.n	8001a8e <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 0302 	and.w	r3, r3, #2
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d010      	beq.n	8001ae4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	68da      	ldr	r2, [r3, #12]
 8001ac6:	4b14      	ldr	r3, [pc, #80]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001ac8:	699b      	ldr	r3, [r3, #24]
 8001aca:	f003 030f 	and.w	r3, r3, #15
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d208      	bcs.n	8001ae4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ad2:	4b11      	ldr	r3, [pc, #68]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001ad4:	699b      	ldr	r3, [r3, #24]
 8001ad6:	f023 020f 	bic.w	r2, r3, #15
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	490e      	ldr	r1, [pc, #56]	; (8001b18 <HAL_RCC_ClockConfig+0x244>)
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ae4:	4b0b      	ldr	r3, [pc, #44]	; (8001b14 <HAL_RCC_ClockConfig+0x240>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 030f 	and.w	r3, r3, #15
 8001aec:	683a      	ldr	r2, [r7, #0]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d214      	bcs.n	8001b1c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af2:	4b08      	ldr	r3, [pc, #32]	; (8001b14 <HAL_RCC_ClockConfig+0x240>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f023 020f 	bic.w	r2, r3, #15
 8001afa:	4906      	ldr	r1, [pc, #24]	; (8001b14 <HAL_RCC_ClockConfig+0x240>)
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b02:	4b04      	ldr	r3, [pc, #16]	; (8001b14 <HAL_RCC_ClockConfig+0x240>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 030f 	and.w	r3, r3, #15
 8001b0a:	683a      	ldr	r2, [r7, #0]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d005      	beq.n	8001b1c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e086      	b.n	8001c22 <HAL_RCC_ClockConfig+0x34e>
 8001b14:	52002000 	.word	0x52002000
 8001b18:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0304 	and.w	r3, r3, #4
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d010      	beq.n	8001b4a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	691a      	ldr	r2, [r3, #16]
 8001b2c:	4b3f      	ldr	r3, [pc, #252]	; (8001c2c <HAL_RCC_ClockConfig+0x358>)
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d208      	bcs.n	8001b4a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001b38:	4b3c      	ldr	r3, [pc, #240]	; (8001c2c <HAL_RCC_ClockConfig+0x358>)
 8001b3a:	699b      	ldr	r3, [r3, #24]
 8001b3c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	691b      	ldr	r3, [r3, #16]
 8001b44:	4939      	ldr	r1, [pc, #228]	; (8001c2c <HAL_RCC_ClockConfig+0x358>)
 8001b46:	4313      	orrs	r3, r2
 8001b48:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0308 	and.w	r3, r3, #8
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d010      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	695a      	ldr	r2, [r3, #20]
 8001b5a:	4b34      	ldr	r3, [pc, #208]	; (8001c2c <HAL_RCC_ClockConfig+0x358>)
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d208      	bcs.n	8001b78 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001b66:	4b31      	ldr	r3, [pc, #196]	; (8001c2c <HAL_RCC_ClockConfig+0x358>)
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	695b      	ldr	r3, [r3, #20]
 8001b72:	492e      	ldr	r1, [pc, #184]	; (8001c2c <HAL_RCC_ClockConfig+0x358>)
 8001b74:	4313      	orrs	r3, r2
 8001b76:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 0310 	and.w	r3, r3, #16
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d010      	beq.n	8001ba6 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	699a      	ldr	r2, [r3, #24]
 8001b88:	4b28      	ldr	r3, [pc, #160]	; (8001c2c <HAL_RCC_ClockConfig+0x358>)
 8001b8a:	69db      	ldr	r3, [r3, #28]
 8001b8c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d208      	bcs.n	8001ba6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001b94:	4b25      	ldr	r3, [pc, #148]	; (8001c2c <HAL_RCC_ClockConfig+0x358>)
 8001b96:	69db      	ldr	r3, [r3, #28]
 8001b98:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	4922      	ldr	r1, [pc, #136]	; (8001c2c <HAL_RCC_ClockConfig+0x358>)
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 0320 	and.w	r3, r3, #32
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d010      	beq.n	8001bd4 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	69da      	ldr	r2, [r3, #28]
 8001bb6:	4b1d      	ldr	r3, [pc, #116]	; (8001c2c <HAL_RCC_ClockConfig+0x358>)
 8001bb8:	6a1b      	ldr	r3, [r3, #32]
 8001bba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d208      	bcs.n	8001bd4 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001bc2:	4b1a      	ldr	r3, [pc, #104]	; (8001c2c <HAL_RCC_ClockConfig+0x358>)
 8001bc4:	6a1b      	ldr	r3, [r3, #32]
 8001bc6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	69db      	ldr	r3, [r3, #28]
 8001bce:	4917      	ldr	r1, [pc, #92]	; (8001c2c <HAL_RCC_ClockConfig+0x358>)
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001bd4:	f000 f834 	bl	8001c40 <HAL_RCC_GetSysClockFreq>
 8001bd8:	4601      	mov	r1, r0
 8001bda:	4b14      	ldr	r3, [pc, #80]	; (8001c2c <HAL_RCC_ClockConfig+0x358>)
 8001bdc:	699b      	ldr	r3, [r3, #24]
 8001bde:	0a1b      	lsrs	r3, r3, #8
 8001be0:	f003 030f 	and.w	r3, r3, #15
 8001be4:	4a12      	ldr	r2, [pc, #72]	; (8001c30 <HAL_RCC_ClockConfig+0x35c>)
 8001be6:	5cd3      	ldrb	r3, [r2, r3]
 8001be8:	f003 031f 	and.w	r3, r3, #31
 8001bec:	fa21 f303 	lsr.w	r3, r1, r3
 8001bf0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001bf2:	4b0e      	ldr	r3, [pc, #56]	; (8001c2c <HAL_RCC_ClockConfig+0x358>)
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	f003 030f 	and.w	r3, r3, #15
 8001bfa:	4a0d      	ldr	r2, [pc, #52]	; (8001c30 <HAL_RCC_ClockConfig+0x35c>)
 8001bfc:	5cd3      	ldrb	r3, [r2, r3]
 8001bfe:	f003 031f 	and.w	r3, r3, #31
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	fa22 f303 	lsr.w	r3, r2, r3
 8001c08:	4a0a      	ldr	r2, [pc, #40]	; (8001c34 <HAL_RCC_ClockConfig+0x360>)
 8001c0a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c0c:	4a0a      	ldr	r2, [pc, #40]	; (8001c38 <HAL_RCC_ClockConfig+0x364>)
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8001c12:	4b0a      	ldr	r3, [pc, #40]	; (8001c3c <HAL_RCC_ClockConfig+0x368>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7fe fe7a 	bl	8000910 <HAL_InitTick>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3718      	adds	r7, #24
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	58024400 	.word	0x58024400
 8001c30:	08001f94 	.word	0x08001f94
 8001c34:	20000004 	.word	0x20000004
 8001c38:	20000000 	.word	0x20000000
 8001c3c:	20000008 	.word	0x20000008

08001c40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b089      	sub	sp, #36	; 0x24
 8001c44:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c46:	4baf      	ldr	r3, [pc, #700]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c4e:	2b18      	cmp	r3, #24
 8001c50:	f200 814e 	bhi.w	8001ef0 <HAL_RCC_GetSysClockFreq+0x2b0>
 8001c54:	a201      	add	r2, pc, #4	; (adr r2, 8001c5c <HAL_RCC_GetSysClockFreq+0x1c>)
 8001c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c5a:	bf00      	nop
 8001c5c:	08001cc1 	.word	0x08001cc1
 8001c60:	08001ef1 	.word	0x08001ef1
 8001c64:	08001ef1 	.word	0x08001ef1
 8001c68:	08001ef1 	.word	0x08001ef1
 8001c6c:	08001ef1 	.word	0x08001ef1
 8001c70:	08001ef1 	.word	0x08001ef1
 8001c74:	08001ef1 	.word	0x08001ef1
 8001c78:	08001ef1 	.word	0x08001ef1
 8001c7c:	08001ce7 	.word	0x08001ce7
 8001c80:	08001ef1 	.word	0x08001ef1
 8001c84:	08001ef1 	.word	0x08001ef1
 8001c88:	08001ef1 	.word	0x08001ef1
 8001c8c:	08001ef1 	.word	0x08001ef1
 8001c90:	08001ef1 	.word	0x08001ef1
 8001c94:	08001ef1 	.word	0x08001ef1
 8001c98:	08001ef1 	.word	0x08001ef1
 8001c9c:	08001ced 	.word	0x08001ced
 8001ca0:	08001ef1 	.word	0x08001ef1
 8001ca4:	08001ef1 	.word	0x08001ef1
 8001ca8:	08001ef1 	.word	0x08001ef1
 8001cac:	08001ef1 	.word	0x08001ef1
 8001cb0:	08001ef1 	.word	0x08001ef1
 8001cb4:	08001ef1 	.word	0x08001ef1
 8001cb8:	08001ef1 	.word	0x08001ef1
 8001cbc:	08001cf3 	.word	0x08001cf3
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001cc0:	4b90      	ldr	r3, [pc, #576]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f003 0320 	and.w	r3, r3, #32
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d009      	beq.n	8001ce0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001ccc:	4b8d      	ldr	r3, [pc, #564]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	08db      	lsrs	r3, r3, #3
 8001cd2:	f003 0303 	and.w	r3, r3, #3
 8001cd6:	4a8c      	ldr	r2, [pc, #560]	; (8001f08 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8001cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8001cdc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8001cde:	e10a      	b.n	8001ef6 <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001ce0:	4b89      	ldr	r3, [pc, #548]	; (8001f08 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8001ce2:	61bb      	str	r3, [r7, #24]
    break;
 8001ce4:	e107      	b.n	8001ef6 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8001ce6:	4b89      	ldr	r3, [pc, #548]	; (8001f0c <HAL_RCC_GetSysClockFreq+0x2cc>)
 8001ce8:	61bb      	str	r3, [r7, #24]
    break;
 8001cea:	e104      	b.n	8001ef6 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8001cec:	4b88      	ldr	r3, [pc, #544]	; (8001f10 <HAL_RCC_GetSysClockFreq+0x2d0>)
 8001cee:	61bb      	str	r3, [r7, #24]
    break;
 8001cf0:	e101      	b.n	8001ef6 <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001cf2:	4b84      	ldr	r3, [pc, #528]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cf6:	f003 0303 	and.w	r3, r3, #3
 8001cfa:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001cfc:	4b81      	ldr	r3, [pc, #516]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d00:	091b      	lsrs	r3, r3, #4
 8001d02:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d06:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001d08:	4b7e      	ldr	r3, [pc, #504]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d0c:	f003 0301 	and.w	r3, r3, #1
 8001d10:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001d12:	4b7c      	ldr	r3, [pc, #496]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001d14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d16:	08db      	lsrs	r3, r3, #3
 8001d18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001d1c:	68fa      	ldr	r2, [r7, #12]
 8001d1e:	fb02 f303 	mul.w	r3, r2, r3
 8001d22:	ee07 3a90 	vmov	s15, r3
 8001d26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d2a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	f000 80da 	beq.w	8001eea <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d05a      	beq.n	8001df2 <HAL_RCC_GetSysClockFreq+0x1b2>
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d302      	bcc.n	8001d46 <HAL_RCC_GetSysClockFreq+0x106>
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d078      	beq.n	8001e36 <HAL_RCC_GetSysClockFreq+0x1f6>
 8001d44:	e099      	b.n	8001e7a <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001d46:	4b6f      	ldr	r3, [pc, #444]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0320 	and.w	r3, r3, #32
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d02d      	beq.n	8001dae <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001d52:	4b6c      	ldr	r3, [pc, #432]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	08db      	lsrs	r3, r3, #3
 8001d58:	f003 0303 	and.w	r3, r3, #3
 8001d5c:	4a6a      	ldr	r2, [pc, #424]	; (8001f08 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8001d5e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d62:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	ee07 3a90 	vmov	s15, r3
 8001d6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	ee07 3a90 	vmov	s15, r3
 8001d74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001d7c:	4b61      	ldr	r3, [pc, #388]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d84:	ee07 3a90 	vmov	s15, r3
 8001d88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001d8c:	ed97 6a02 	vldr	s12, [r7, #8]
 8001d90:	eddf 5a60 	vldr	s11, [pc, #384]	; 8001f14 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001d94:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001d98:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001d9c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001da0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001da4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001da8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8001dac:	e087      	b.n	8001ebe <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	ee07 3a90 	vmov	s15, r3
 8001db4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001db8:	eddf 6a57 	vldr	s13, [pc, #348]	; 8001f18 <HAL_RCC_GetSysClockFreq+0x2d8>
 8001dbc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001dc0:	4b50      	ldr	r3, [pc, #320]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001dc8:	ee07 3a90 	vmov	s15, r3
 8001dcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001dd0:	ed97 6a02 	vldr	s12, [r7, #8]
 8001dd4:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8001f14 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001dd8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001ddc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001de0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001de4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001de8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001df0:	e065      	b.n	8001ebe <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	ee07 3a90 	vmov	s15, r3
 8001df8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dfc:	eddf 6a47 	vldr	s13, [pc, #284]	; 8001f1c <HAL_RCC_GetSysClockFreq+0x2dc>
 8001e00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e04:	4b3f      	ldr	r3, [pc, #252]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e0c:	ee07 3a90 	vmov	s15, r3
 8001e10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e14:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e18:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8001f14 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001e1c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e20:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e24:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e28:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e30:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001e34:	e043      	b.n	8001ebe <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	ee07 3a90 	vmov	s15, r3
 8001e3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e40:	eddf 6a37 	vldr	s13, [pc, #220]	; 8001f20 <HAL_RCC_GetSysClockFreq+0x2e0>
 8001e44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e48:	4b2e      	ldr	r3, [pc, #184]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e50:	ee07 3a90 	vmov	s15, r3
 8001e54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e58:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e5c:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8001f14 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001e60:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e64:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e68:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e74:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001e78:	e021      	b.n	8001ebe <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	ee07 3a90 	vmov	s15, r3
 8001e80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e84:	eddf 6a25 	vldr	s13, [pc, #148]	; 8001f1c <HAL_RCC_GetSysClockFreq+0x2dc>
 8001e88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e8c:	4b1d      	ldr	r3, [pc, #116]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e94:	ee07 3a90 	vmov	s15, r3
 8001e98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e9c:	ed97 6a02 	vldr	s12, [r7, #8]
 8001ea0:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8001f14 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001ea4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001ea8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001eac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001eb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001eb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eb8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001ebc:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8001ebe:	4b11      	ldr	r3, [pc, #68]	; (8001f04 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec2:	0a5b      	lsrs	r3, r3, #9
 8001ec4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ec8:	3301      	adds	r3, #1
 8001eca:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	ee07 3a90 	vmov	s15, r3
 8001ed2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ed6:	edd7 6a07 	vldr	s13, [r7, #28]
 8001eda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ede:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ee2:	ee17 3a90 	vmov	r3, s15
 8001ee6:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8001ee8:	e005      	b.n	8001ef6 <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8001eea:	2300      	movs	r3, #0
 8001eec:	61bb      	str	r3, [r7, #24]
    break;
 8001eee:	e002      	b.n	8001ef6 <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8001ef0:	4b06      	ldr	r3, [pc, #24]	; (8001f0c <HAL_RCC_GetSysClockFreq+0x2cc>)
 8001ef2:	61bb      	str	r3, [r7, #24]
    break;
 8001ef4:	bf00      	nop
  }

  return sysclockfreq;
 8001ef6:	69bb      	ldr	r3, [r7, #24]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3724      	adds	r7, #36	; 0x24
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	58024400 	.word	0x58024400
 8001f08:	03d09000 	.word	0x03d09000
 8001f0c:	003d0900 	.word	0x003d0900
 8001f10:	017d7840 	.word	0x017d7840
 8001f14:	46000000 	.word	0x46000000
 8001f18:	4c742400 	.word	0x4c742400
 8001f1c:	4a742400 	.word	0x4a742400
 8001f20:	4bbebc20 	.word	0x4bbebc20

08001f24 <__libc_init_array>:
 8001f24:	b570      	push	{r4, r5, r6, lr}
 8001f26:	4e0d      	ldr	r6, [pc, #52]	; (8001f5c <__libc_init_array+0x38>)
 8001f28:	4c0d      	ldr	r4, [pc, #52]	; (8001f60 <__libc_init_array+0x3c>)
 8001f2a:	1ba4      	subs	r4, r4, r6
 8001f2c:	10a4      	asrs	r4, r4, #2
 8001f2e:	2500      	movs	r5, #0
 8001f30:	42a5      	cmp	r5, r4
 8001f32:	d109      	bne.n	8001f48 <__libc_init_array+0x24>
 8001f34:	4e0b      	ldr	r6, [pc, #44]	; (8001f64 <__libc_init_array+0x40>)
 8001f36:	4c0c      	ldr	r4, [pc, #48]	; (8001f68 <__libc_init_array+0x44>)
 8001f38:	f000 f820 	bl	8001f7c <_init>
 8001f3c:	1ba4      	subs	r4, r4, r6
 8001f3e:	10a4      	asrs	r4, r4, #2
 8001f40:	2500      	movs	r5, #0
 8001f42:	42a5      	cmp	r5, r4
 8001f44:	d105      	bne.n	8001f52 <__libc_init_array+0x2e>
 8001f46:	bd70      	pop	{r4, r5, r6, pc}
 8001f48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f4c:	4798      	blx	r3
 8001f4e:	3501      	adds	r5, #1
 8001f50:	e7ee      	b.n	8001f30 <__libc_init_array+0xc>
 8001f52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f56:	4798      	blx	r3
 8001f58:	3501      	adds	r5, #1
 8001f5a:	e7f2      	b.n	8001f42 <__libc_init_array+0x1e>
 8001f5c:	08001fa4 	.word	0x08001fa4
 8001f60:	08001fa4 	.word	0x08001fa4
 8001f64:	08001fa4 	.word	0x08001fa4
 8001f68:	08001fa8 	.word	0x08001fa8

08001f6c <memset>:
 8001f6c:	4402      	add	r2, r0
 8001f6e:	4603      	mov	r3, r0
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d100      	bne.n	8001f76 <memset+0xa>
 8001f74:	4770      	bx	lr
 8001f76:	f803 1b01 	strb.w	r1, [r3], #1
 8001f7a:	e7f9      	b.n	8001f70 <memset+0x4>

08001f7c <_init>:
 8001f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f7e:	bf00      	nop
 8001f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f82:	bc08      	pop	{r3}
 8001f84:	469e      	mov	lr, r3
 8001f86:	4770      	bx	lr

08001f88 <_fini>:
 8001f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f8a:	bf00      	nop
 8001f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f8e:	bc08      	pop	{r3}
 8001f90:	469e      	mov	lr, r3
 8001f92:	4770      	bx	lr
