
PwrMgmt-Atmega328p_DS3231.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000075a  00800100  00001852  000018e6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001852  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000f  0080085a  0080085a  00002040  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002040  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000209c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000308  00000000  00000000  000020dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000429a  00000000  00000000  000023e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000115a  00000000  00000000  0000667e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00003177  00000000  00000000  000077d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000cd4  00000000  00000000  0000a950  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000128c5  00000000  00000000  0000b624  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000459a  00000000  00000000  0001dee9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000298  00000000  00000000  00022483  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00003aef  00000000  00000000  0002271b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	33 c0       	rjmp	.+102    	; 0x68 <__ctors_end>
       2:	00 00       	nop
       4:	92 c7       	rjmp	.+3876   	; 0xf2a <__vector_1>
       6:	00 00       	nop
       8:	4b c0       	rjmp	.+150    	; 0xa0 <__bad_interrupt>
       a:	00 00       	nop
       c:	49 c0       	rjmp	.+146    	; 0xa0 <__bad_interrupt>
       e:	00 00       	nop
      10:	47 c0       	rjmp	.+142    	; 0xa0 <__bad_interrupt>
      12:	00 00       	nop
      14:	45 c0       	rjmp	.+138    	; 0xa0 <__bad_interrupt>
      16:	00 00       	nop
      18:	43 c0       	rjmp	.+134    	; 0xa0 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	41 c0       	rjmp	.+130    	; 0xa0 <__bad_interrupt>
      1e:	00 00       	nop
      20:	3f c0       	rjmp	.+126    	; 0xa0 <__bad_interrupt>
      22:	00 00       	nop
      24:	3d c0       	rjmp	.+122    	; 0xa0 <__bad_interrupt>
      26:	00 00       	nop
      28:	3b c0       	rjmp	.+118    	; 0xa0 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	39 c0       	rjmp	.+114    	; 0xa0 <__bad_interrupt>
      2e:	00 00       	nop
      30:	37 c0       	rjmp	.+110    	; 0xa0 <__bad_interrupt>
      32:	00 00       	nop
      34:	35 c0       	rjmp	.+106    	; 0xa0 <__bad_interrupt>
      36:	00 00       	nop
      38:	33 c0       	rjmp	.+102    	; 0xa0 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	31 c0       	rjmp	.+98     	; 0xa0 <__bad_interrupt>
      3e:	00 00       	nop
      40:	2f c0       	rjmp	.+94     	; 0xa0 <__bad_interrupt>
      42:	00 00       	nop
      44:	2d c0       	rjmp	.+90     	; 0xa0 <__bad_interrupt>
      46:	00 00       	nop
      48:	2b c0       	rjmp	.+86     	; 0xa0 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	29 c0       	rjmp	.+82     	; 0xa0 <__bad_interrupt>
      4e:	00 00       	nop
      50:	27 c0       	rjmp	.+78     	; 0xa0 <__bad_interrupt>
      52:	00 00       	nop
      54:	25 c0       	rjmp	.+74     	; 0xa0 <__bad_interrupt>
      56:	00 00       	nop
      58:	23 c0       	rjmp	.+70     	; 0xa0 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	21 c0       	rjmp	.+66     	; 0xa0 <__bad_interrupt>
      5e:	00 00       	nop
      60:	1f c0       	rjmp	.+62     	; 0xa0 <__bad_interrupt>
      62:	00 00       	nop
      64:	1d c0       	rjmp	.+58     	; 0xa0 <__bad_interrupt>
	...

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	18 e0       	ldi	r17, 0x08	; 8
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e2 e5       	ldi	r30, 0x52	; 82
      7c:	f8 e1       	ldi	r31, 0x18	; 24
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	aa 35       	cpi	r26, 0x5A	; 90
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	28 e0       	ldi	r18, 0x08	; 8
      8c:	aa e5       	ldi	r26, 0x5A	; 90
      8e:	b8 e0       	ldi	r27, 0x08	; 8
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a9 36       	cpi	r26, 0x69	; 105
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	87 d7       	rcall	.+3854   	; 0xfaa <main>
      9c:	0c 94 27 0c 	jmp	0x184e	; 0x184e <_exit>

000000a0 <__bad_interrupt>:
      a0:	af cf       	rjmp	.-162    	; 0x0 <__vectors>

000000a2 <a_ds3231_iic_write>:
        
        return 1;                                                                            /* return error */
    }
    
    return 0;                                                                                /* success return 0 */
}
      a2:	cf 93       	push	r28
      a4:	df 93       	push	r29
      a6:	1f 92       	push	r1
      a8:	cd b7       	in	r28, 0x3d	; 61
      aa:	de b7       	in	r29, 0x3e	; 62
      ac:	49 83       	std	Y+1, r20	; 0x01
      ae:	dc 01       	movw	r26, r24
      b0:	14 96       	adiw	r26, 0x04	; 4
      b2:	ed 91       	ld	r30, X+
      b4:	fc 91       	ld	r31, X
      b6:	15 97       	sbiw	r26, 0x05	; 5
      b8:	21 e0       	ldi	r18, 0x01	; 1
      ba:	30 e0       	ldi	r19, 0x00	; 0
      bc:	ae 01       	movw	r20, r28
      be:	4f 5f       	subi	r20, 0xFF	; 255
      c0:	5f 4f       	sbci	r21, 0xFF	; 255
      c2:	88 e6       	ldi	r24, 0x68	; 104
      c4:	09 95       	icall
      c6:	91 e0       	ldi	r25, 0x01	; 1
      c8:	81 11       	cpse	r24, r1
      ca:	01 c0       	rjmp	.+2      	; 0xce <a_ds3231_iic_write+0x2c>
      cc:	90 e0       	ldi	r25, 0x00	; 0
      ce:	89 2f       	mov	r24, r25
      d0:	0f 90       	pop	r0
      d2:	df 91       	pop	r29
      d4:	cf 91       	pop	r28
      d6:	08 95       	ret

000000d8 <a_ds3231_iic_multiple_read>:
      d8:	30 e0       	ldi	r19, 0x00	; 0
      da:	dc 01       	movw	r26, r24
      dc:	16 96       	adiw	r26, 0x06	; 6
      de:	ed 91       	ld	r30, X+
      e0:	fc 91       	ld	r31, X
      e2:	17 97       	sbiw	r26, 0x07	; 7
      e4:	88 e6       	ldi	r24, 0x68	; 104
      e6:	09 95       	icall
      e8:	91 e0       	ldi	r25, 0x01	; 1
      ea:	81 11       	cpse	r24, r1
      ec:	01 c0       	rjmp	.+2      	; 0xf0 <a_ds3231_iic_multiple_read+0x18>
      ee:	90 e0       	ldi	r25, 0x00	; 0
      f0:	89 2f       	mov	r24, r25
      f2:	08 95       	ret

000000f4 <a_ds3231_bcd2hex>:
      f4:	38 2f       	mov	r19, r24
      f6:	3f 70       	andi	r19, 0x0F	; 15
      f8:	98 2f       	mov	r25, r24
      fa:	92 95       	swap	r25
      fc:	9f 70       	andi	r25, 0x0F	; 15
      fe:	99 0f       	add	r25, r25
     100:	29 2f       	mov	r18, r25
     102:	22 0f       	add	r18, r18
     104:	22 0f       	add	r18, r18
     106:	89 2f       	mov	r24, r25
     108:	82 0f       	add	r24, r18
     10a:	83 0f       	add	r24, r19
     10c:	08 95       	ret

0000010e <ds3231_get_time>:
     10e:	cf 92       	push	r12
     110:	df 92       	push	r13
     112:	ef 92       	push	r14
     114:	ff 92       	push	r15
     116:	1f 93       	push	r17
     118:	cf 93       	push	r28
     11a:	df 93       	push	r29
     11c:	cd b7       	in	r28, 0x3d	; 61
     11e:	de b7       	in	r29, 0x3e	; 62
     120:	27 97       	sbiw	r28, 0x07	; 7
     122:	0f b6       	in	r0, 0x3f	; 63
     124:	f8 94       	cli
     126:	de bf       	out	0x3e, r29	; 62
     128:	0f be       	out	0x3f, r0	; 63
     12a:	cd bf       	out	0x3d, r28	; 61
     12c:	00 97       	sbiw	r24, 0x00	; 0
     12e:	09 f4       	brne	.+2      	; 0x132 <ds3231_get_time+0x24>
     130:	79 c0       	rjmp	.+242    	; 0x224 <ds3231_get_time+0x116>
     132:	dc 01       	movw	r26, r24
     134:	1e 96       	adiw	r26, 0x0e	; 14
     136:	1c 91       	ld	r17, X
     138:	1e 97       	sbiw	r26, 0x0e	; 14
     13a:	11 30       	cpi	r17, 0x01	; 1
     13c:	09 f0       	breq	.+2      	; 0x140 <ds3231_get_time+0x32>
     13e:	74 c0       	rjmp	.+232    	; 0x228 <ds3231_get_time+0x11a>
     140:	6b 01       	movw	r12, r22
     142:	7c 01       	movw	r14, r24
     144:	67 2b       	or	r22, r23
     146:	69 f4       	brne	.+26     	; 0x162 <ds3231_get_time+0x54>
     148:	80 e0       	ldi	r24, 0x00	; 0
     14a:	91 e0       	ldi	r25, 0x01	; 1
     14c:	9f 93       	push	r25
     14e:	8f 93       	push	r24
     150:	18 96       	adiw	r26, 0x08	; 8
     152:	ed 91       	ld	r30, X+
     154:	fc 91       	ld	r31, X
     156:	19 97       	sbiw	r26, 0x09	; 9
     158:	09 95       	icall
     15a:	0f 90       	pop	r0
     15c:	0f 90       	pop	r0
     15e:	12 e0       	ldi	r17, 0x02	; 2
     160:	64 c0       	rjmp	.+200    	; 0x22a <ds3231_get_time+0x11c>
     162:	ae 01       	movw	r20, r28
     164:	4f 5f       	subi	r20, 0xFF	; 255
     166:	5f 4f       	sbci	r21, 0xFF	; 255
     168:	87 e0       	ldi	r24, 0x07	; 7
     16a:	fa 01       	movw	r30, r20
     16c:	11 92       	st	Z+, r1
     16e:	8a 95       	dec	r24
     170:	e9 f7       	brne	.-6      	; 0x16c <ds3231_get_time+0x5e>
     172:	27 e0       	ldi	r18, 0x07	; 7
     174:	60 e0       	ldi	r22, 0x00	; 0
     176:	cd 01       	movw	r24, r26
     178:	af df       	rcall	.-162    	; 0xd8 <a_ds3231_iic_multiple_read>
     17a:	88 23       	and	r24, r24
     17c:	69 f0       	breq	.+26     	; 0x198 <ds3231_get_time+0x8a>
     17e:	85 e6       	ldi	r24, 0x65	; 101
     180:	93 e0       	ldi	r25, 0x03	; 3
     182:	9f 93       	push	r25
     184:	8f 93       	push	r24
     186:	d7 01       	movw	r26, r14
     188:	18 96       	adiw	r26, 0x08	; 8
     18a:	ed 91       	ld	r30, X+
     18c:	fc 91       	ld	r31, X
     18e:	19 97       	sbiw	r26, 0x09	; 9
     190:	09 95       	icall
     192:	0f 90       	pop	r0
     194:	0f 90       	pop	r0
     196:	49 c0       	rjmp	.+146    	; 0x22a <ds3231_get_time+0x11c>
     198:	8f 81       	ldd	r24, Y+7	; 0x07
     19a:	ac df       	rcall	.-168    	; 0xf4 <a_ds3231_bcd2hex>
     19c:	9e 81       	ldd	r25, Y+6	; 0x06
     19e:	49 2f       	mov	r20, r25
     1a0:	44 1f       	adc	r20, r20
     1a2:	44 27       	eor	r20, r20
     1a4:	44 1f       	adc	r20, r20
     1a6:	28 2f       	mov	r18, r24
     1a8:	30 e0       	ldi	r19, 0x00	; 0
     1aa:	2a 53       	subi	r18, 0x3A	; 58
     1ac:	38 4f       	sbci	r19, 0xF8	; 248
     1ae:	b4 e6       	ldi	r27, 0x64	; 100
     1b0:	4b 9f       	mul	r20, r27
     1b2:	20 0d       	add	r18, r0
     1b4:	31 1d       	adc	r19, r1
     1b6:	11 24       	eor	r1, r1
     1b8:	f6 01       	movw	r30, r12
     1ba:	31 83       	std	Z+1, r19	; 0x01
     1bc:	20 83       	st	Z, r18
     1be:	89 2f       	mov	r24, r25
     1c0:	8f 71       	andi	r24, 0x1F	; 31
     1c2:	98 df       	rcall	.-208    	; 0xf4 <a_ds3231_bcd2hex>
     1c4:	d6 01       	movw	r26, r12
     1c6:	12 96       	adiw	r26, 0x02	; 2
     1c8:	8c 93       	st	X, r24
     1ca:	8c 81       	ldd	r24, Y+4	; 0x04
     1cc:	93 df       	rcall	.-218    	; 0xf4 <a_ds3231_bcd2hex>
     1ce:	f6 01       	movw	r30, r12
     1d0:	83 83       	std	Z+3, r24	; 0x03
     1d2:	8d 81       	ldd	r24, Y+5	; 0x05
     1d4:	8f df       	rcall	.-226    	; 0xf4 <a_ds3231_bcd2hex>
     1d6:	d6 01       	movw	r26, r12
     1d8:	14 96       	adiw	r26, 0x04	; 4
     1da:	8c 93       	st	X, r24
     1dc:	14 97       	sbiw	r26, 0x04	; 4
     1de:	8b 81       	ldd	r24, Y+3	; 0x03
     1e0:	85 fb       	bst	r24, 5
     1e2:	99 27       	eor	r25, r25
     1e4:	90 f9       	bld	r25, 0
     1e6:	19 96       	adiw	r26, 0x09	; 9
     1e8:	9c 93       	st	X, r25
     1ea:	19 97       	sbiw	r26, 0x09	; 9
     1ec:	86 fb       	bst	r24, 6
     1ee:	99 27       	eor	r25, r25
     1f0:	90 f9       	bld	r25, 0
     1f2:	18 96       	adiw	r26, 0x08	; 8
     1f4:	9c 93       	st	X, r25
     1f6:	91 30       	cpi	r25, 0x01	; 1
     1f8:	29 f4       	brne	.+10     	; 0x204 <ds3231_get_time+0xf6>
     1fa:	8f 71       	andi	r24, 0x1F	; 31
     1fc:	7b df       	rcall	.-266    	; 0xf4 <a_ds3231_bcd2hex>
     1fe:	f6 01       	movw	r30, r12
     200:	85 83       	std	Z+5, r24	; 0x05
     202:	05 c0       	rjmp	.+10     	; 0x20e <ds3231_get_time+0x100>
     204:	8f 73       	andi	r24, 0x3F	; 63
     206:	76 df       	rcall	.-276    	; 0xf4 <a_ds3231_bcd2hex>
     208:	d6 01       	movw	r26, r12
     20a:	15 96       	adiw	r26, 0x05	; 5
     20c:	8c 93       	st	X, r24
     20e:	8a 81       	ldd	r24, Y+2	; 0x02
     210:	71 df       	rcall	.-286    	; 0xf4 <a_ds3231_bcd2hex>
     212:	f6 01       	movw	r30, r12
     214:	86 83       	std	Z+6, r24	; 0x06
     216:	89 81       	ldd	r24, Y+1	; 0x01
     218:	6d df       	rcall	.-294    	; 0xf4 <a_ds3231_bcd2hex>
     21a:	d6 01       	movw	r26, r12
     21c:	17 96       	adiw	r26, 0x07	; 7
     21e:	8c 93       	st	X, r24
     220:	10 e0       	ldi	r17, 0x00	; 0
     222:	03 c0       	rjmp	.+6      	; 0x22a <ds3231_get_time+0x11c>
     224:	12 e0       	ldi	r17, 0x02	; 2
     226:	01 c0       	rjmp	.+2      	; 0x22a <ds3231_get_time+0x11c>
     228:	13 e0       	ldi	r17, 0x03	; 3
     22a:	81 2f       	mov	r24, r17
     22c:	27 96       	adiw	r28, 0x07	; 7
     22e:	0f b6       	in	r0, 0x3f	; 63
     230:	f8 94       	cli
     232:	de bf       	out	0x3e, r29	; 62
     234:	0f be       	out	0x3f, r0	; 63
     236:	cd bf       	out	0x3d, r28	; 61
     238:	df 91       	pop	r29
     23a:	cf 91       	pop	r28
     23c:	1f 91       	pop	r17
     23e:	ff 90       	pop	r15
     240:	ef 90       	pop	r14
     242:	df 90       	pop	r13
     244:	cf 90       	pop	r12
     246:	08 95       	ret

00000248 <ds3231_set_oscillator>:
     248:	ef 92       	push	r14
     24a:	ff 92       	push	r15
     24c:	0f 93       	push	r16
     24e:	1f 93       	push	r17
     250:	cf 93       	push	r28
     252:	df 93       	push	r29
     254:	1f 92       	push	r1
     256:	cd b7       	in	r28, 0x3d	; 61
     258:	de b7       	in	r29, 0x3e	; 62
     25a:	00 97       	sbiw	r24, 0x00	; 0
     25c:	b9 f1       	breq	.+110    	; 0x2cc <ds3231_set_oscillator+0x84>
     25e:	dc 01       	movw	r26, r24
     260:	1e 96       	adiw	r26, 0x0e	; 14
     262:	1c 91       	ld	r17, X
     264:	11 30       	cpi	r17, 0x01	; 1
     266:	a1 f5       	brne	.+104    	; 0x2d0 <ds3231_set_oscillator+0x88>
     268:	06 2f       	mov	r16, r22
     26a:	7c 01       	movw	r14, r24
     26c:	21 e0       	ldi	r18, 0x01	; 1
     26e:	ae 01       	movw	r20, r28
     270:	4f 5f       	subi	r20, 0xFF	; 255
     272:	5f 4f       	sbci	r21, 0xFF	; 255
     274:	6e e0       	ldi	r22, 0x0E	; 14
     276:	30 df       	rcall	.-416    	; 0xd8 <a_ds3231_iic_multiple_read>
     278:	88 23       	and	r24, r24
     27a:	69 f0       	breq	.+26     	; 0x296 <ds3231_set_oscillator+0x4e>
     27c:	8f e7       	ldi	r24, 0x7F	; 127
     27e:	94 e0       	ldi	r25, 0x04	; 4
     280:	9f 93       	push	r25
     282:	8f 93       	push	r24
     284:	d7 01       	movw	r26, r14
     286:	18 96       	adiw	r26, 0x08	; 8
     288:	ed 91       	ld	r30, X+
     28a:	fc 91       	ld	r31, X
     28c:	19 97       	sbiw	r26, 0x09	; 9
     28e:	09 95       	icall
     290:	0f 90       	pop	r0
     292:	0f 90       	pop	r0
     294:	20 c0       	rjmp	.+64     	; 0x2d6 <ds3231_set_oscillator+0x8e>
     296:	49 81       	ldd	r20, Y+1	; 0x01
     298:	4f 77       	andi	r20, 0x7F	; 127
     29a:	00 23       	and	r16, r16
     29c:	11 f0       	breq	.+4      	; 0x2a2 <ds3231_set_oscillator+0x5a>
     29e:	80 e0       	ldi	r24, 0x00	; 0
     2a0:	01 c0       	rjmp	.+2      	; 0x2a4 <ds3231_set_oscillator+0x5c>
     2a2:	80 e8       	ldi	r24, 0x80	; 128
     2a4:	48 2b       	or	r20, r24
     2a6:	49 83       	std	Y+1, r20	; 0x01
     2a8:	6e e0       	ldi	r22, 0x0E	; 14
     2aa:	c7 01       	movw	r24, r14
     2ac:	fa de       	rcall	.-524    	; 0xa2 <a_ds3231_iic_write>
     2ae:	88 23       	and	r24, r24
     2b0:	89 f0       	breq	.+34     	; 0x2d4 <ds3231_set_oscillator+0x8c>
     2b2:	8d e9       	ldi	r24, 0x9D	; 157
     2b4:	94 e0       	ldi	r25, 0x04	; 4
     2b6:	9f 93       	push	r25
     2b8:	8f 93       	push	r24
     2ba:	d7 01       	movw	r26, r14
     2bc:	18 96       	adiw	r26, 0x08	; 8
     2be:	ed 91       	ld	r30, X+
     2c0:	fc 91       	ld	r31, X
     2c2:	19 97       	sbiw	r26, 0x09	; 9
     2c4:	09 95       	icall
     2c6:	0f 90       	pop	r0
     2c8:	0f 90       	pop	r0
     2ca:	05 c0       	rjmp	.+10     	; 0x2d6 <ds3231_set_oscillator+0x8e>
     2cc:	12 e0       	ldi	r17, 0x02	; 2
     2ce:	03 c0       	rjmp	.+6      	; 0x2d6 <ds3231_set_oscillator+0x8e>
     2d0:	13 e0       	ldi	r17, 0x03	; 3
     2d2:	01 c0       	rjmp	.+2      	; 0x2d6 <ds3231_set_oscillator+0x8e>
     2d4:	10 e0       	ldi	r17, 0x00	; 0
     2d6:	81 2f       	mov	r24, r17
     2d8:	0f 90       	pop	r0
     2da:	df 91       	pop	r29
     2dc:	cf 91       	pop	r28
     2de:	1f 91       	pop	r17
     2e0:	0f 91       	pop	r16
     2e2:	ff 90       	pop	r15
     2e4:	ef 90       	pop	r14
     2e6:	08 95       	ret

000002e8 <ds3231_set_alarm_interrupt>:
     2e8:	df 92       	push	r13
     2ea:	ef 92       	push	r14
     2ec:	ff 92       	push	r15
     2ee:	0f 93       	push	r16
     2f0:	1f 93       	push	r17
     2f2:	cf 93       	push	r28
     2f4:	df 93       	push	r29
     2f6:	1f 92       	push	r1
     2f8:	cd b7       	in	r28, 0x3d	; 61
     2fa:	de b7       	in	r29, 0x3e	; 62
     2fc:	00 97       	sbiw	r24, 0x00	; 0
     2fe:	09 f4       	brne	.+2      	; 0x302 <ds3231_set_alarm_interrupt+0x1a>
     300:	44 c0       	rjmp	.+136    	; 0x38a <ds3231_set_alarm_interrupt+0xa2>
     302:	dc 01       	movw	r26, r24
     304:	1e 96       	adiw	r26, 0x0e	; 14
     306:	1c 91       	ld	r17, X
     308:	11 30       	cpi	r17, 0x01	; 1
     30a:	09 f0       	breq	.+2      	; 0x30e <ds3231_set_alarm_interrupt+0x26>
     30c:	40 c0       	rjmp	.+128    	; 0x38e <ds3231_set_alarm_interrupt+0xa6>
     30e:	04 2f       	mov	r16, r20
     310:	d6 2e       	mov	r13, r22
     312:	7c 01       	movw	r14, r24
     314:	21 e0       	ldi	r18, 0x01	; 1
     316:	ae 01       	movw	r20, r28
     318:	4f 5f       	subi	r20, 0xFF	; 255
     31a:	5f 4f       	sbci	r21, 0xFF	; 255
     31c:	6e e0       	ldi	r22, 0x0E	; 14
     31e:	dc de       	rcall	.-584    	; 0xd8 <a_ds3231_iic_multiple_read>
     320:	88 23       	and	r24, r24
     322:	69 f0       	breq	.+26     	; 0x33e <ds3231_set_alarm_interrupt+0x56>
     324:	8f e7       	ldi	r24, 0x7F	; 127
     326:	94 e0       	ldi	r25, 0x04	; 4
     328:	9f 93       	push	r25
     32a:	8f 93       	push	r24
     32c:	d7 01       	movw	r26, r14
     32e:	18 96       	adiw	r26, 0x08	; 8
     330:	ed 91       	ld	r30, X+
     332:	fc 91       	ld	r31, X
     334:	19 97       	sbiw	r26, 0x09	; 9
     336:	09 95       	icall
     338:	0f 90       	pop	r0
     33a:	0f 90       	pop	r0
     33c:	2b c0       	rjmp	.+86     	; 0x394 <ds3231_set_alarm_interrupt+0xac>
     33e:	81 e0       	ldi	r24, 0x01	; 1
     340:	90 e0       	ldi	r25, 0x00	; 0
     342:	0d 2c       	mov	r0, r13
     344:	02 c0       	rjmp	.+4      	; 0x34a <ds3231_set_alarm_interrupt+0x62>
     346:	88 0f       	add	r24, r24
     348:	99 1f       	adc	r25, r25
     34a:	0a 94       	dec	r0
     34c:	e2 f7       	brpl	.-8      	; 0x346 <ds3231_set_alarm_interrupt+0x5e>
     34e:	80 95       	com	r24
     350:	49 81       	ldd	r20, Y+1	; 0x01
     352:	48 23       	and	r20, r24
     354:	80 2f       	mov	r24, r16
     356:	90 e0       	ldi	r25, 0x00	; 0
     358:	02 c0       	rjmp	.+4      	; 0x35e <ds3231_set_alarm_interrupt+0x76>
     35a:	88 0f       	add	r24, r24
     35c:	99 1f       	adc	r25, r25
     35e:	da 94       	dec	r13
     360:	e2 f7       	brpl	.-8      	; 0x35a <ds3231_set_alarm_interrupt+0x72>
     362:	48 2b       	or	r20, r24
     364:	49 83       	std	Y+1, r20	; 0x01
     366:	6e e0       	ldi	r22, 0x0E	; 14
     368:	c7 01       	movw	r24, r14
     36a:	9b de       	rcall	.-714    	; 0xa2 <a_ds3231_iic_write>
     36c:	88 23       	and	r24, r24
     36e:	89 f0       	breq	.+34     	; 0x392 <ds3231_set_alarm_interrupt+0xaa>
     370:	8d e9       	ldi	r24, 0x9D	; 157
     372:	94 e0       	ldi	r25, 0x04	; 4
     374:	9f 93       	push	r25
     376:	8f 93       	push	r24
     378:	d7 01       	movw	r26, r14
     37a:	18 96       	adiw	r26, 0x08	; 8
     37c:	ed 91       	ld	r30, X+
     37e:	fc 91       	ld	r31, X
     380:	19 97       	sbiw	r26, 0x09	; 9
     382:	09 95       	icall
     384:	0f 90       	pop	r0
     386:	0f 90       	pop	r0
     388:	05 c0       	rjmp	.+10     	; 0x394 <ds3231_set_alarm_interrupt+0xac>
     38a:	12 e0       	ldi	r17, 0x02	; 2
     38c:	03 c0       	rjmp	.+6      	; 0x394 <ds3231_set_alarm_interrupt+0xac>
     38e:	13 e0       	ldi	r17, 0x03	; 3
     390:	01 c0       	rjmp	.+2      	; 0x394 <ds3231_set_alarm_interrupt+0xac>
     392:	10 e0       	ldi	r17, 0x00	; 0
     394:	81 2f       	mov	r24, r17
     396:	0f 90       	pop	r0
     398:	df 91       	pop	r29
     39a:	cf 91       	pop	r28
     39c:	1f 91       	pop	r17
     39e:	0f 91       	pop	r16
     3a0:	ff 90       	pop	r15
     3a2:	ef 90       	pop	r14
     3a4:	df 90       	pop	r13
     3a6:	08 95       	ret

000003a8 <ds3231_set_pin>:
     3a8:	ef 92       	push	r14
     3aa:	ff 92       	push	r15
     3ac:	0f 93       	push	r16
     3ae:	1f 93       	push	r17
     3b0:	cf 93       	push	r28
     3b2:	df 93       	push	r29
     3b4:	1f 92       	push	r1
     3b6:	cd b7       	in	r28, 0x3d	; 61
     3b8:	de b7       	in	r29, 0x3e	; 62
     3ba:	00 97       	sbiw	r24, 0x00	; 0
     3bc:	a9 f1       	breq	.+106    	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
     3be:	dc 01       	movw	r26, r24
     3c0:	1e 96       	adiw	r26, 0x0e	; 14
     3c2:	1c 91       	ld	r17, X
     3c4:	11 30       	cpi	r17, 0x01	; 1
     3c6:	91 f5       	brne	.+100    	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
     3c8:	06 2f       	mov	r16, r22
     3ca:	7c 01       	movw	r14, r24
     3cc:	21 e0       	ldi	r18, 0x01	; 1
     3ce:	ae 01       	movw	r20, r28
     3d0:	4f 5f       	subi	r20, 0xFF	; 255
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	6e e0       	ldi	r22, 0x0E	; 14
     3d6:	80 de       	rcall	.-768    	; 0xd8 <a_ds3231_iic_multiple_read>
     3d8:	88 23       	and	r24, r24
     3da:	69 f0       	breq	.+26     	; 0x3f6 <ds3231_set_pin+0x4e>
     3dc:	8f e7       	ldi	r24, 0x7F	; 127
     3de:	94 e0       	ldi	r25, 0x04	; 4
     3e0:	9f 93       	push	r25
     3e2:	8f 93       	push	r24
     3e4:	d7 01       	movw	r26, r14
     3e6:	18 96       	adiw	r26, 0x08	; 8
     3e8:	ed 91       	ld	r30, X+
     3ea:	fc 91       	ld	r31, X
     3ec:	19 97       	sbiw	r26, 0x09	; 9
     3ee:	09 95       	icall
     3f0:	0f 90       	pop	r0
     3f2:	0f 90       	pop	r0
     3f4:	1e c0       	rjmp	.+60     	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
     3f6:	49 81       	ldd	r20, Y+1	; 0x01
     3f8:	4b 7f       	andi	r20, 0xFB	; 251
     3fa:	60 2f       	mov	r22, r16
     3fc:	66 0f       	add	r22, r22
     3fe:	66 0f       	add	r22, r22
     400:	46 2b       	or	r20, r22
     402:	49 83       	std	Y+1, r20	; 0x01
     404:	6e e0       	ldi	r22, 0x0E	; 14
     406:	c7 01       	movw	r24, r14
     408:	4c de       	rcall	.-872    	; 0xa2 <a_ds3231_iic_write>
     40a:	88 23       	and	r24, r24
     40c:	89 f0       	breq	.+34     	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
     40e:	8d e9       	ldi	r24, 0x9D	; 157
     410:	94 e0       	ldi	r25, 0x04	; 4
     412:	9f 93       	push	r25
     414:	8f 93       	push	r24
     416:	d7 01       	movw	r26, r14
     418:	18 96       	adiw	r26, 0x08	; 8
     41a:	ed 91       	ld	r30, X+
     41c:	fc 91       	ld	r31, X
     41e:	19 97       	sbiw	r26, 0x09	; 9
     420:	09 95       	icall
     422:	0f 90       	pop	r0
     424:	0f 90       	pop	r0
     426:	05 c0       	rjmp	.+10     	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
     428:	12 e0       	ldi	r17, 0x02	; 2
     42a:	03 c0       	rjmp	.+6      	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
     42c:	13 e0       	ldi	r17, 0x03	; 3
     42e:	01 c0       	rjmp	.+2      	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
     430:	10 e0       	ldi	r17, 0x00	; 0
     432:	81 2f       	mov	r24, r17
     434:	0f 90       	pop	r0
     436:	df 91       	pop	r29
     438:	cf 91       	pop	r28
     43a:	1f 91       	pop	r17
     43c:	0f 91       	pop	r16
     43e:	ff 90       	pop	r15
     440:	ef 90       	pop	r14
     442:	08 95       	ret

00000444 <ds3231_set_square_wave>:
     444:	ef 92       	push	r14
     446:	ff 92       	push	r15
     448:	0f 93       	push	r16
     44a:	1f 93       	push	r17
     44c:	cf 93       	push	r28
     44e:	df 93       	push	r29
     450:	1f 92       	push	r1
     452:	cd b7       	in	r28, 0x3d	; 61
     454:	de b7       	in	r29, 0x3e	; 62
     456:	00 97       	sbiw	r24, 0x00	; 0
     458:	b1 f1       	breq	.+108    	; 0x4c6 <ds3231_set_square_wave+0x82>
     45a:	dc 01       	movw	r26, r24
     45c:	1e 96       	adiw	r26, 0x0e	; 14
     45e:	1c 91       	ld	r17, X
     460:	11 30       	cpi	r17, 0x01	; 1
     462:	99 f5       	brne	.+102    	; 0x4ca <ds3231_set_square_wave+0x86>
     464:	06 2f       	mov	r16, r22
     466:	7c 01       	movw	r14, r24
     468:	21 e0       	ldi	r18, 0x01	; 1
     46a:	ae 01       	movw	r20, r28
     46c:	4f 5f       	subi	r20, 0xFF	; 255
     46e:	5f 4f       	sbci	r21, 0xFF	; 255
     470:	6e e0       	ldi	r22, 0x0E	; 14
     472:	32 de       	rcall	.-924    	; 0xd8 <a_ds3231_iic_multiple_read>
     474:	88 23       	and	r24, r24
     476:	69 f0       	breq	.+26     	; 0x492 <ds3231_set_square_wave+0x4e>
     478:	8f e7       	ldi	r24, 0x7F	; 127
     47a:	94 e0       	ldi	r25, 0x04	; 4
     47c:	9f 93       	push	r25
     47e:	8f 93       	push	r24
     480:	d7 01       	movw	r26, r14
     482:	18 96       	adiw	r26, 0x08	; 8
     484:	ed 91       	ld	r30, X+
     486:	fc 91       	ld	r31, X
     488:	19 97       	sbiw	r26, 0x09	; 9
     48a:	09 95       	icall
     48c:	0f 90       	pop	r0
     48e:	0f 90       	pop	r0
     490:	1f c0       	rjmp	.+62     	; 0x4d0 <ds3231_set_square_wave+0x8c>
     492:	49 81       	ldd	r20, Y+1	; 0x01
     494:	4f 7b       	andi	r20, 0xBF	; 191
     496:	b0 e4       	ldi	r27, 0x40	; 64
     498:	0b 9f       	mul	r16, r27
     49a:	c0 01       	movw	r24, r0
     49c:	11 24       	eor	r1, r1
     49e:	48 2b       	or	r20, r24
     4a0:	49 83       	std	Y+1, r20	; 0x01
     4a2:	6e e0       	ldi	r22, 0x0E	; 14
     4a4:	c7 01       	movw	r24, r14
     4a6:	fd dd       	rcall	.-1030   	; 0xa2 <a_ds3231_iic_write>
     4a8:	88 23       	and	r24, r24
     4aa:	89 f0       	breq	.+34     	; 0x4ce <ds3231_set_square_wave+0x8a>
     4ac:	8d e9       	ldi	r24, 0x9D	; 157
     4ae:	94 e0       	ldi	r25, 0x04	; 4
     4b0:	9f 93       	push	r25
     4b2:	8f 93       	push	r24
     4b4:	d7 01       	movw	r26, r14
     4b6:	18 96       	adiw	r26, 0x08	; 8
     4b8:	ed 91       	ld	r30, X+
     4ba:	fc 91       	ld	r31, X
     4bc:	19 97       	sbiw	r26, 0x09	; 9
     4be:	09 95       	icall
     4c0:	0f 90       	pop	r0
     4c2:	0f 90       	pop	r0
     4c4:	05 c0       	rjmp	.+10     	; 0x4d0 <ds3231_set_square_wave+0x8c>
     4c6:	12 e0       	ldi	r17, 0x02	; 2
     4c8:	03 c0       	rjmp	.+6      	; 0x4d0 <ds3231_set_square_wave+0x8c>
     4ca:	13 e0       	ldi	r17, 0x03	; 3
     4cc:	01 c0       	rjmp	.+2      	; 0x4d0 <ds3231_set_square_wave+0x8c>
     4ce:	10 e0       	ldi	r17, 0x00	; 0
     4d0:	81 2f       	mov	r24, r17
     4d2:	0f 90       	pop	r0
     4d4:	df 91       	pop	r29
     4d6:	cf 91       	pop	r28
     4d8:	1f 91       	pop	r17
     4da:	0f 91       	pop	r16
     4dc:	ff 90       	pop	r15
     4de:	ef 90       	pop	r14
     4e0:	08 95       	ret

000004e2 <ds3231_set_aging_offset>:
     4e2:	0f 93       	push	r16
     4e4:	1f 93       	push	r17
     4e6:	cf 93       	push	r28
     4e8:	00 97       	sbiw	r24, 0x00	; 0
     4ea:	c1 f0       	breq	.+48     	; 0x51c <ds3231_set_aging_offset+0x3a>
     4ec:	dc 01       	movw	r26, r24
     4ee:	1e 96       	adiw	r26, 0x0e	; 14
     4f0:	cc 91       	ld	r28, X
     4f2:	c1 30       	cpi	r28, 0x01	; 1
     4f4:	a9 f4       	brne	.+42     	; 0x520 <ds3231_set_aging_offset+0x3e>
     4f6:	46 2f       	mov	r20, r22
     4f8:	8c 01       	movw	r16, r24
     4fa:	60 e1       	ldi	r22, 0x10	; 16
     4fc:	d2 dd       	rcall	.-1116   	; 0xa2 <a_ds3231_iic_write>
     4fe:	88 23       	and	r24, r24
     500:	89 f0       	breq	.+34     	; 0x524 <ds3231_set_aging_offset+0x42>
     502:	82 e1       	ldi	r24, 0x12	; 18
     504:	95 e0       	ldi	r25, 0x05	; 5
     506:	9f 93       	push	r25
     508:	8f 93       	push	r24
     50a:	d8 01       	movw	r26, r16
     50c:	18 96       	adiw	r26, 0x08	; 8
     50e:	ed 91       	ld	r30, X+
     510:	fc 91       	ld	r31, X
     512:	19 97       	sbiw	r26, 0x09	; 9
     514:	09 95       	icall
     516:	0f 90       	pop	r0
     518:	0f 90       	pop	r0
     51a:	05 c0       	rjmp	.+10     	; 0x526 <ds3231_set_aging_offset+0x44>
     51c:	c2 e0       	ldi	r28, 0x02	; 2
     51e:	03 c0       	rjmp	.+6      	; 0x526 <ds3231_set_aging_offset+0x44>
     520:	c3 e0       	ldi	r28, 0x03	; 3
     522:	01 c0       	rjmp	.+2      	; 0x526 <ds3231_set_aging_offset+0x44>
     524:	c0 e0       	ldi	r28, 0x00	; 0
     526:	8c 2f       	mov	r24, r28
     528:	cf 91       	pop	r28
     52a:	1f 91       	pop	r17
     52c:	0f 91       	pop	r16
     52e:	08 95       	ret

00000530 <ds3231_aging_offset_convert_to_register>:
     530:	cf 93       	push	r28
     532:	df 93       	push	r29
     534:	00 97       	sbiw	r24, 0x00	; 0
     536:	81 f0       	breq	.+32     	; 0x558 <ds3231_aging_offset_convert_to_register+0x28>
     538:	fc 01       	movw	r30, r24
     53a:	86 85       	ldd	r24, Z+14	; 0x0e
     53c:	81 30       	cpi	r24, 0x01	; 1
     53e:	71 f4       	brne	.+28     	; 0x55c <ds3231_aging_offset_convert_to_register+0x2c>
     540:	e9 01       	movw	r28, r18
     542:	cb 01       	movw	r24, r22
     544:	ba 01       	movw	r22, r20
     546:	2f e8       	ldi	r18, 0x8F	; 143
     548:	32 ec       	ldi	r19, 0xC2	; 194
     54a:	45 ef       	ldi	r20, 0xF5	; 245
     54c:	5d e3       	ldi	r21, 0x3D	; 61
     54e:	73 d5       	rcall	.+2790   	; 0x1036 <__divsf3>
     550:	da d5       	rcall	.+2996   	; 0x1106 <__fixsfsi>
     552:	68 83       	st	Y, r22
     554:	80 e0       	ldi	r24, 0x00	; 0
     556:	03 c0       	rjmp	.+6      	; 0x55e <ds3231_aging_offset_convert_to_register+0x2e>
     558:	82 e0       	ldi	r24, 0x02	; 2
     55a:	01 c0       	rjmp	.+2      	; 0x55e <ds3231_aging_offset_convert_to_register+0x2e>
     55c:	83 e0       	ldi	r24, 0x03	; 3
     55e:	df 91       	pop	r29
     560:	cf 91       	pop	r28
     562:	08 95       	ret

00000564 <ds3231_init>:
     564:	ff 92       	push	r15
     566:	0f 93       	push	r16
     568:	1f 93       	push	r17
     56a:	cf 93       	push	r28
     56c:	df 93       	push	r29
     56e:	1f 92       	push	r1
     570:	cd b7       	in	r28, 0x3d	; 61
     572:	de b7       	in	r29, 0x3e	; 62
     574:	00 97       	sbiw	r24, 0x00	; 0
     576:	09 f4       	brne	.+2      	; 0x57a <ds3231_init+0x16>
     578:	d1 c0       	rjmp	.+418    	; 0x71c <ds3231_init+0x1b8>
     57a:	dc 01       	movw	r26, r24
     57c:	18 96       	adiw	r26, 0x08	; 8
     57e:	2d 91       	ld	r18, X+
     580:	3c 91       	ld	r19, X
     582:	19 97       	sbiw	r26, 0x09	; 9
     584:	21 15       	cp	r18, r1
     586:	31 05       	cpc	r19, r1
     588:	09 f4       	brne	.+2      	; 0x58c <ds3231_init+0x28>
     58a:	cc c0       	rjmp	.+408    	; 0x724 <ds3231_init+0x1c0>
     58c:	8c 01       	movw	r16, r24
     58e:	ed 91       	ld	r30, X+
     590:	fc 91       	ld	r31, X
     592:	30 97       	sbiw	r30, 0x00	; 0
     594:	69 f4       	brne	.+26     	; 0x5b0 <ds3231_init+0x4c>
     596:	8d e4       	ldi	r24, 0x4D	; 77
     598:	95 e0       	ldi	r25, 0x05	; 5
     59a:	9f 93       	push	r25
     59c:	8f 93       	push	r24
     59e:	f9 01       	movw	r30, r18
     5a0:	09 95       	icall
     5a2:	0f 90       	pop	r0
     5a4:	0f 90       	pop	r0
     5a6:	0f 2e       	mov	r0, r31
     5a8:	f3 e0       	ldi	r31, 0x03	; 3
     5aa:	ff 2e       	mov	r15, r31
     5ac:	f0 2d       	mov	r31, r0
     5ae:	be c0       	rjmp	.+380    	; 0x72c <ds3231_init+0x1c8>
     5b0:	dc 01       	movw	r26, r24
     5b2:	12 96       	adiw	r26, 0x02	; 2
     5b4:	8d 91       	ld	r24, X+
     5b6:	9c 91       	ld	r25, X
     5b8:	13 97       	sbiw	r26, 0x03	; 3
     5ba:	89 2b       	or	r24, r25
     5bc:	69 f4       	brne	.+26     	; 0x5d8 <ds3231_init+0x74>
     5be:	88 e6       	ldi	r24, 0x68	; 104
     5c0:	95 e0       	ldi	r25, 0x05	; 5
     5c2:	9f 93       	push	r25
     5c4:	8f 93       	push	r24
     5c6:	f9 01       	movw	r30, r18
     5c8:	09 95       	icall
     5ca:	0f 90       	pop	r0
     5cc:	0f 90       	pop	r0
     5ce:	0f 2e       	mov	r0, r31
     5d0:	f3 e0       	ldi	r31, 0x03	; 3
     5d2:	ff 2e       	mov	r15, r31
     5d4:	f0 2d       	mov	r31, r0
     5d6:	aa c0       	rjmp	.+340    	; 0x72c <ds3231_init+0x1c8>
     5d8:	d8 01       	movw	r26, r16
     5da:	14 96       	adiw	r26, 0x04	; 4
     5dc:	8d 91       	ld	r24, X+
     5de:	9c 91       	ld	r25, X
     5e0:	15 97       	sbiw	r26, 0x05	; 5
     5e2:	89 2b       	or	r24, r25
     5e4:	69 f4       	brne	.+26     	; 0x600 <ds3231_init+0x9c>
     5e6:	85 e8       	ldi	r24, 0x85	; 133
     5e8:	95 e0       	ldi	r25, 0x05	; 5
     5ea:	9f 93       	push	r25
     5ec:	8f 93       	push	r24
     5ee:	f9 01       	movw	r30, r18
     5f0:	09 95       	icall
     5f2:	0f 90       	pop	r0
     5f4:	0f 90       	pop	r0
     5f6:	0f 2e       	mov	r0, r31
     5f8:	f3 e0       	ldi	r31, 0x03	; 3
     5fa:	ff 2e       	mov	r15, r31
     5fc:	f0 2d       	mov	r31, r0
     5fe:	96 c0       	rjmp	.+300    	; 0x72c <ds3231_init+0x1c8>
     600:	d8 01       	movw	r26, r16
     602:	16 96       	adiw	r26, 0x06	; 6
     604:	8d 91       	ld	r24, X+
     606:	9c 91       	ld	r25, X
     608:	17 97       	sbiw	r26, 0x07	; 7
     60a:	89 2b       	or	r24, r25
     60c:	69 f4       	brne	.+26     	; 0x628 <ds3231_init+0xc4>
     60e:	81 ea       	ldi	r24, 0xA1	; 161
     610:	95 e0       	ldi	r25, 0x05	; 5
     612:	9f 93       	push	r25
     614:	8f 93       	push	r24
     616:	f9 01       	movw	r30, r18
     618:	09 95       	icall
     61a:	0f 90       	pop	r0
     61c:	0f 90       	pop	r0
     61e:	0f 2e       	mov	r0, r31
     620:	f3 e0       	ldi	r31, 0x03	; 3
     622:	ff 2e       	mov	r15, r31
     624:	f0 2d       	mov	r31, r0
     626:	82 c0       	rjmp	.+260    	; 0x72c <ds3231_init+0x1c8>
     628:	d8 01       	movw	r26, r16
     62a:	1c 96       	adiw	r26, 0x0c	; 12
     62c:	8d 91       	ld	r24, X+
     62e:	9c 91       	ld	r25, X
     630:	1d 97       	sbiw	r26, 0x0d	; 13
     632:	89 2b       	or	r24, r25
     634:	69 f4       	brne	.+26     	; 0x650 <ds3231_init+0xec>
     636:	8c eb       	ldi	r24, 0xBC	; 188
     638:	95 e0       	ldi	r25, 0x05	; 5
     63a:	9f 93       	push	r25
     63c:	8f 93       	push	r24
     63e:	f9 01       	movw	r30, r18
     640:	09 95       	icall
     642:	0f 90       	pop	r0
     644:	0f 90       	pop	r0
     646:	0f 2e       	mov	r0, r31
     648:	f3 e0       	ldi	r31, 0x03	; 3
     64a:	ff 2e       	mov	r15, r31
     64c:	f0 2d       	mov	r31, r0
     64e:	6e c0       	rjmp	.+220    	; 0x72c <ds3231_init+0x1c8>
     650:	d8 01       	movw	r26, r16
     652:	1a 96       	adiw	r26, 0x0a	; 10
     654:	8d 91       	ld	r24, X+
     656:	9c 91       	ld	r25, X
     658:	1b 97       	sbiw	r26, 0x0b	; 11
     65a:	89 2b       	or	r24, r25
     65c:	69 f4       	brne	.+26     	; 0x678 <ds3231_init+0x114>
     65e:	87 ed       	ldi	r24, 0xD7	; 215
     660:	95 e0       	ldi	r25, 0x05	; 5
     662:	9f 93       	push	r25
     664:	8f 93       	push	r24
     666:	f9 01       	movw	r30, r18
     668:	09 95       	icall
     66a:	0f 90       	pop	r0
     66c:	0f 90       	pop	r0
     66e:	0f 2e       	mov	r0, r31
     670:	f3 e0       	ldi	r31, 0x03	; 3
     672:	ff 2e       	mov	r15, r31
     674:	f0 2d       	mov	r31, r0
     676:	5a c0       	rjmp	.+180    	; 0x72c <ds3231_init+0x1c8>
     678:	09 95       	icall
     67a:	f8 2e       	mov	r15, r24
     67c:	88 23       	and	r24, r24
     67e:	79 f0       	breq	.+30     	; 0x69e <ds3231_init+0x13a>
     680:	8a ef       	ldi	r24, 0xFA	; 250
     682:	95 e0       	ldi	r25, 0x05	; 5
     684:	9f 93       	push	r25
     686:	8f 93       	push	r24
     688:	d8 01       	movw	r26, r16
     68a:	18 96       	adiw	r26, 0x08	; 8
     68c:	ed 91       	ld	r30, X+
     68e:	fc 91       	ld	r31, X
     690:	19 97       	sbiw	r26, 0x09	; 9
     692:	09 95       	icall
     694:	0f 90       	pop	r0
     696:	0f 90       	pop	r0
     698:	ff 24       	eor	r15, r15
     69a:	f3 94       	inc	r15
     69c:	47 c0       	rjmp	.+142    	; 0x72c <ds3231_init+0x1c8>
     69e:	21 e0       	ldi	r18, 0x01	; 1
     6a0:	ae 01       	movw	r20, r28
     6a2:	4f 5f       	subi	r20, 0xFF	; 255
     6a4:	5f 4f       	sbci	r21, 0xFF	; 255
     6a6:	6f e0       	ldi	r22, 0x0F	; 15
     6a8:	c8 01       	movw	r24, r16
     6aa:	16 dd       	rcall	.-1492   	; 0xd8 <a_ds3231_iic_multiple_read>
     6ac:	88 23       	and	r24, r24
     6ae:	a9 f0       	breq	.+42     	; 0x6da <ds3231_init+0x176>
     6b0:	8c eb       	ldi	r24, 0xBC	; 188
     6b2:	94 e0       	ldi	r25, 0x04	; 4
     6b4:	9f 93       	push	r25
     6b6:	8f 93       	push	r24
     6b8:	d8 01       	movw	r26, r16
     6ba:	18 96       	adiw	r26, 0x08	; 8
     6bc:	ed 91       	ld	r30, X+
     6be:	fc 91       	ld	r31, X
     6c0:	19 97       	sbiw	r26, 0x09	; 9
     6c2:	09 95       	icall
     6c4:	d8 01       	movw	r26, r16
     6c6:	12 96       	adiw	r26, 0x02	; 2
     6c8:	ed 91       	ld	r30, X+
     6ca:	fc 91       	ld	r31, X
     6cc:	13 97       	sbiw	r26, 0x03	; 3
     6ce:	09 95       	icall
     6d0:	0f 90       	pop	r0
     6d2:	0f 90       	pop	r0
     6d4:	ff 24       	eor	r15, r15
     6d6:	f3 94       	inc	r15
     6d8:	29 c0       	rjmp	.+82     	; 0x72c <ds3231_init+0x1c8>
     6da:	49 81       	ldd	r20, Y+1	; 0x01
     6dc:	4f 77       	andi	r20, 0x7F	; 127
     6de:	49 83       	std	Y+1, r20	; 0x01
     6e0:	6f e0       	ldi	r22, 0x0F	; 15
     6e2:	c8 01       	movw	r24, r16
     6e4:	de dc       	rcall	.-1604   	; 0xa2 <a_ds3231_iic_write>
     6e6:	88 23       	and	r24, r24
     6e8:	a9 f0       	breq	.+42     	; 0x714 <ds3231_init+0x1b0>
     6ea:	84 e1       	ldi	r24, 0x14	; 20
     6ec:	96 e0       	ldi	r25, 0x06	; 6
     6ee:	9f 93       	push	r25
     6f0:	8f 93       	push	r24
     6f2:	d8 01       	movw	r26, r16
     6f4:	18 96       	adiw	r26, 0x08	; 8
     6f6:	ed 91       	ld	r30, X+
     6f8:	fc 91       	ld	r31, X
     6fa:	19 97       	sbiw	r26, 0x09	; 9
     6fc:	09 95       	icall
     6fe:	d8 01       	movw	r26, r16
     700:	12 96       	adiw	r26, 0x02	; 2
     702:	ed 91       	ld	r30, X+
     704:	fc 91       	ld	r31, X
     706:	13 97       	sbiw	r26, 0x03	; 3
     708:	09 95       	icall
     70a:	0f 90       	pop	r0
     70c:	0f 90       	pop	r0
     70e:	ff 24       	eor	r15, r15
     710:	f3 94       	inc	r15
     712:	0c c0       	rjmp	.+24     	; 0x72c <ds3231_init+0x1c8>
     714:	81 e0       	ldi	r24, 0x01	; 1
     716:	f8 01       	movw	r30, r16
     718:	86 87       	std	Z+14, r24	; 0x0e
     71a:	08 c0       	rjmp	.+16     	; 0x72c <ds3231_init+0x1c8>
     71c:	68 94       	set
     71e:	ff 24       	eor	r15, r15
     720:	f1 f8       	bld	r15, 1
     722:	04 c0       	rjmp	.+8      	; 0x72c <ds3231_init+0x1c8>
     724:	0f 2e       	mov	r0, r31
     726:	f3 e0       	ldi	r31, 0x03	; 3
     728:	ff 2e       	mov	r15, r31
     72a:	f0 2d       	mov	r31, r0
     72c:	8f 2d       	mov	r24, r15
     72e:	0f 90       	pop	r0
     730:	df 91       	pop	r29
     732:	cf 91       	pop	r28
     734:	1f 91       	pop	r17
     736:	0f 91       	pop	r16
     738:	ff 90       	pop	r15
     73a:	08 95       	ret

0000073c <ds3231_deinit>:
     73c:	1f 93       	push	r17
     73e:	cf 93       	push	r28
     740:	df 93       	push	r29
     742:	00 97       	sbiw	r24, 0x00	; 0
     744:	c1 f0       	breq	.+48     	; 0x776 <ds3231_deinit+0x3a>
     746:	fc 01       	movw	r30, r24
     748:	16 85       	ldd	r17, Z+14	; 0x0e
     74a:	11 30       	cpi	r17, 0x01	; 1
     74c:	b1 f4       	brne	.+44     	; 0x77a <ds3231_deinit+0x3e>
     74e:	ec 01       	movw	r28, r24
     750:	02 80       	ldd	r0, Z+2	; 0x02
     752:	f3 81       	ldd	r31, Z+3	; 0x03
     754:	e0 2d       	mov	r30, r0
     756:	09 95       	icall
     758:	88 23       	and	r24, r24
     75a:	59 f0       	breq	.+22     	; 0x772 <ds3231_deinit+0x36>
     75c:	82 e3       	ldi	r24, 0x32	; 50
     75e:	96 e0       	ldi	r25, 0x06	; 6
     760:	9f 93       	push	r25
     762:	8f 93       	push	r24
     764:	e8 85       	ldd	r30, Y+8	; 0x08
     766:	f9 85       	ldd	r31, Y+9	; 0x09
     768:	09 95       	icall
     76a:	0f 90       	pop	r0
     76c:	0f 90       	pop	r0
     76e:	81 2f       	mov	r24, r17
     770:	05 c0       	rjmp	.+10     	; 0x77c <ds3231_deinit+0x40>
     772:	1e 86       	std	Y+14, r1	; 0x0e
     774:	03 c0       	rjmp	.+6      	; 0x77c <ds3231_deinit+0x40>
     776:	82 e0       	ldi	r24, 0x02	; 2
     778:	01 c0       	rjmp	.+2      	; 0x77c <ds3231_deinit+0x40>
     77a:	83 e0       	ldi	r24, 0x03	; 3
     77c:	df 91       	pop	r29
     77e:	cf 91       	pop	r28
     780:	1f 91       	pop	r17
     782:	08 95       	ret

00000784 <ds3231_set_32khz_output>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t ds3231_set_32khz_output(ds3231_handle_t *handle, ds3231_bool_t enable)
{
     784:	ef 92       	push	r14
     786:	ff 92       	push	r15
     788:	0f 93       	push	r16
     78a:	1f 93       	push	r17
     78c:	cf 93       	push	r28
     78e:	df 93       	push	r29
     790:	1f 92       	push	r1
     792:	cd b7       	in	r28, 0x3d	; 61
     794:	de b7       	in	r29, 0x3e	; 62
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                      /* check handle */
     796:	00 97       	sbiw	r24, 0x00	; 0
     798:	b1 f1       	breq	.+108    	; 0x806 <ds3231_set_32khz_output+0x82>
    {
        return 2;                                                                            /* return error */
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
     79a:	dc 01       	movw	r26, r24
     79c:	1e 96       	adiw	r26, 0x0e	; 14
     79e:	1c 91       	ld	r17, X
     7a0:	11 30       	cpi	r17, 0x01	; 1
     7a2:	99 f5       	brne	.+102    	; 0x80a <ds3231_set_32khz_output+0x86>
     7a4:	06 2f       	mov	r16, r22
     7a6:	7c 01       	movw	r14, r24
    {
        return 3;                                                                            /* return error */
    }
    
    res = a_ds3231_iic_multiple_read(handle, DS3231_REG_STATUS, (uint8_t *)&prev, 1);        /* multiple read */
     7a8:	21 e0       	ldi	r18, 0x01	; 1
     7aa:	ae 01       	movw	r20, r28
     7ac:	4f 5f       	subi	r20, 0xFF	; 255
     7ae:	5f 4f       	sbci	r21, 0xFF	; 255
     7b0:	6f e0       	ldi	r22, 0x0F	; 15
     7b2:	92 dc       	rcall	.-1756   	; 0xd8 <a_ds3231_iic_multiple_read>
    if (res != 0)                                                                            /* check result */
     7b4:	88 23       	and	r24, r24
     7b6:	69 f0       	breq	.+26     	; 0x7d2 <ds3231_set_32khz_output+0x4e>
    {
        handle->debug_print("ds3231: read status failed.\n");                                /* read status failed */
     7b8:	8c eb       	ldi	r24, 0xBC	; 188
     7ba:	94 e0       	ldi	r25, 0x04	; 4
     7bc:	9f 93       	push	r25
     7be:	8f 93       	push	r24
     7c0:	d7 01       	movw	r26, r14
     7c2:	18 96       	adiw	r26, 0x08	; 8
     7c4:	ed 91       	ld	r30, X+
     7c6:	fc 91       	ld	r31, X
     7c8:	19 97       	sbiw	r26, 0x09	; 9
     7ca:	09 95       	icall
        
        return 1;                                                                            /* return error */
     7cc:	0f 90       	pop	r0
     7ce:	0f 90       	pop	r0
     7d0:	1f c0       	rjmp	.+62     	; 0x810 <ds3231_set_32khz_output+0x8c>
    }
    prev &= ~(1 << 3);                                                                       /* clear config */
    prev |= enable << 3;                                                                     /* set enable */
     7d2:	49 81       	ldd	r20, Y+1	; 0x01
     7d4:	47 7f       	andi	r20, 0xF7	; 247
     7d6:	60 2f       	mov	r22, r16
     7d8:	66 0f       	add	r22, r22
     7da:	66 0f       	add	r22, r22
     7dc:	66 0f       	add	r22, r22
     7de:	46 2b       	or	r20, r22
     7e0:	49 83       	std	Y+1, r20	; 0x01
    res = a_ds3231_iic_write(handle, DS3231_REG_STATUS, prev);                               /* write status */
     7e2:	6f e0       	ldi	r22, 0x0F	; 15
     7e4:	c7 01       	movw	r24, r14
     7e6:	5d dc       	rcall	.-1862   	; 0xa2 <a_ds3231_iic_write>
    if (res != 0)                                                                            /* check result */
     7e8:	88 23       	and	r24, r24
     7ea:	89 f0       	breq	.+34     	; 0x80e <ds3231_set_32khz_output+0x8a>
    {
        handle->debug_print("ds3231: write status failed.\n");                               /* write status failed */
     7ec:	84 e1       	ldi	r24, 0x14	; 20
     7ee:	96 e0       	ldi	r25, 0x06	; 6
     7f0:	9f 93       	push	r25
     7f2:	8f 93       	push	r24
     7f4:	d7 01       	movw	r26, r14
     7f6:	18 96       	adiw	r26, 0x08	; 8
     7f8:	ed 91       	ld	r30, X+
     7fa:	fc 91       	ld	r31, X
     7fc:	19 97       	sbiw	r26, 0x09	; 9
     7fe:	09 95       	icall
        
        return 1;                                                                            /* return error */
     800:	0f 90       	pop	r0
     802:	0f 90       	pop	r0
     804:	05 c0       	rjmp	.+10     	; 0x810 <ds3231_set_32khz_output+0x8c>
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                      /* check handle */
    {
        return 2;                                                                            /* return error */
     806:	12 e0       	ldi	r17, 0x02	; 2
     808:	03 c0       	rjmp	.+6      	; 0x810 <ds3231_set_32khz_output+0x8c>
    }
    if (handle->inited != 1)                                                                 /* check handle initialization */
    {
        return 3;                                                                            /* return error */
     80a:	13 e0       	ldi	r17, 0x03	; 3
     80c:	01 c0       	rjmp	.+2      	; 0x810 <ds3231_set_32khz_output+0x8c>
        handle->debug_print("ds3231: write status failed.\n");                               /* write status failed */
        
        return 1;                                                                            /* return error */
    }
    
    return 0;                                                                                /* success return 0 */
     80e:	10 e0       	ldi	r17, 0x00	; 0
}
     810:	81 2f       	mov	r24, r17
     812:	0f 90       	pop	r0
     814:	df 91       	pop	r29
     816:	cf 91       	pop	r28
     818:	1f 91       	pop	r17
     81a:	0f 91       	pop	r16
     81c:	ff 90       	pop	r15
     81e:	ef 90       	pop	r14
     820:	08 95       	ret

00000822 <ds3231_basic_init>:
uint8_t ds3231_basic_set_timestamp_time_zone(int8_t zone)
{
    gs_time_zone = zone;
    
    return 0;
}
     822:	cf 93       	push	r28
     824:	df 93       	push	r29
     826:	1f 92       	push	r1
     828:	cd b7       	in	r28, 0x3d	; 61
     82a:	de b7       	in	r29, 0x3e	; 62
     82c:	ea e5       	ldi	r30, 0x5A	; 90
     82e:	f8 e0       	ldi	r31, 0x08	; 8
     830:	8f e0       	ldi	r24, 0x0F	; 15
     832:	df 01       	movw	r26, r30
     834:	1d 92       	st	X+, r1
     836:	8a 95       	dec	r24
     838:	e9 f7       	brne	.-6      	; 0x834 <ds3231_basic_init+0x12>
     83a:	8c ee       	ldi	r24, 0xEC	; 236
     83c:	94 e0       	ldi	r25, 0x04	; 4
     83e:	91 83       	std	Z+1, r25	; 0x01
     840:	80 83       	st	Z, r24
     842:	83 ef       	ldi	r24, 0xF3	; 243
     844:	94 e0       	ldi	r25, 0x04	; 4
     846:	93 83       	std	Z+3, r25	; 0x03
     848:	82 83       	std	Z+2, r24	; 0x02
     84a:	85 ef       	ldi	r24, 0xF5	; 245
     84c:	94 e0       	ldi	r25, 0x04	; 4
     84e:	97 83       	std	Z+7, r25	; 0x07
     850:	86 83       	std	Z+6, r24	; 0x06
     852:	8a e2       	ldi	r24, 0x2A	; 42
     854:	95 e0       	ldi	r25, 0x05	; 5
     856:	95 83       	std	Z+5, r25	; 0x05
     858:	84 83       	std	Z+4, r24	; 0x04
     85a:	8a e3       	ldi	r24, 0x3A	; 58
     85c:	95 e0       	ldi	r25, 0x05	; 5
     85e:	95 87       	std	Z+13, r25	; 0x0d
     860:	84 87       	std	Z+12, r24	; 0x0c
     862:	8b e3       	ldi	r24, 0x3B	; 59
     864:	95 e0       	ldi	r25, 0x05	; 5
     866:	91 87       	std	Z+9, r25	; 0x09
     868:	80 87       	std	Z+8, r24	; 0x08
     86a:	82 e4       	ldi	r24, 0x42	; 66
     86c:	95 e0       	ldi	r25, 0x05	; 5
     86e:	93 87       	std	Z+11, r25	; 0x0b
     870:	82 87       	std	Z+10, r24	; 0x0a
     872:	cf 01       	movw	r24, r30
     874:	77 de       	rcall	.-786    	; 0x564 <ds3231_init>
     876:	88 23       	and	r24, r24
     878:	49 f0       	breq	.+18     	; 0x88c <ds3231_basic_init+0x6a>
     87a:	8b e7       	ldi	r24, 0x7B	; 123
     87c:	96 e0       	ldi	r25, 0x06	; 6
     87e:	9f 93       	push	r25
     880:	8f 93       	push	r24
     882:	f9 d0       	rcall	.+498    	; 0xa76 <ds3231_interface_debug_print>
     884:	0f 90       	pop	r0
     886:	0f 90       	pop	r0
     888:	81 e0       	ldi	r24, 0x01	; 1
     88a:	98 c0       	rjmp	.+304    	; 0x9bc <__stack+0xbd>
     88c:	61 e0       	ldi	r22, 0x01	; 1
     88e:	8a e5       	ldi	r24, 0x5A	; 90
     890:	98 e0       	ldi	r25, 0x08	; 8
     892:	da dc       	rcall	.-1612   	; 0x248 <ds3231_set_oscillator>
     894:	88 23       	and	r24, r24
     896:	61 f0       	breq	.+24     	; 0x8b0 <ds3231_basic_init+0x8e>
     898:	81 e9       	ldi	r24, 0x91	; 145
     89a:	96 e0       	ldi	r25, 0x06	; 6
     89c:	9f 93       	push	r25
     89e:	8f 93       	push	r24
     8a0:	ea d0       	rcall	.+468    	; 0xa76 <ds3231_interface_debug_print>
     8a2:	8a e5       	ldi	r24, 0x5A	; 90
     8a4:	98 e0       	ldi	r25, 0x08	; 8
     8a6:	4a df       	rcall	.-364    	; 0x73c <ds3231_deinit>
     8a8:	0f 90       	pop	r0
     8aa:	0f 90       	pop	r0
     8ac:	81 e0       	ldi	r24, 0x01	; 1
     8ae:	86 c0       	rjmp	.+268    	; 0x9bc <__stack+0xbd>
     8b0:	40 e0       	ldi	r20, 0x00	; 0
     8b2:	60 e0       	ldi	r22, 0x00	; 0
     8b4:	8a e5       	ldi	r24, 0x5A	; 90
     8b6:	98 e0       	ldi	r25, 0x08	; 8
     8b8:	17 dd       	rcall	.-1490   	; 0x2e8 <ds3231_set_alarm_interrupt>
     8ba:	88 23       	and	r24, r24
     8bc:	61 f0       	breq	.+24     	; 0x8d6 <ds3231_basic_init+0xb4>
     8be:	81 eb       	ldi	r24, 0xB1	; 177
     8c0:	96 e0       	ldi	r25, 0x06	; 6
     8c2:	9f 93       	push	r25
     8c4:	8f 93       	push	r24
     8c6:	d7 d0       	rcall	.+430    	; 0xa76 <ds3231_interface_debug_print>
     8c8:	8a e5       	ldi	r24, 0x5A	; 90
     8ca:	98 e0       	ldi	r25, 0x08	; 8
     8cc:	37 df       	rcall	.-402    	; 0x73c <ds3231_deinit>
     8ce:	0f 90       	pop	r0
     8d0:	0f 90       	pop	r0
     8d2:	81 e0       	ldi	r24, 0x01	; 1
     8d4:	73 c0       	rjmp	.+230    	; 0x9bc <__stack+0xbd>
     8d6:	40 e0       	ldi	r20, 0x00	; 0
     8d8:	61 e0       	ldi	r22, 0x01	; 1
     8da:	8a e5       	ldi	r24, 0x5A	; 90
     8dc:	98 e0       	ldi	r25, 0x08	; 8
     8de:	04 dd       	rcall	.-1528   	; 0x2e8 <ds3231_set_alarm_interrupt>
     8e0:	88 23       	and	r24, r24
     8e2:	61 f0       	breq	.+24     	; 0x8fc <ds3231_basic_init+0xda>
     8e4:	87 ed       	ldi	r24, 0xD7	; 215
     8e6:	96 e0       	ldi	r25, 0x06	; 6
     8e8:	9f 93       	push	r25
     8ea:	8f 93       	push	r24
     8ec:	c4 d0       	rcall	.+392    	; 0xa76 <ds3231_interface_debug_print>
     8ee:	8a e5       	ldi	r24, 0x5A	; 90
     8f0:	98 e0       	ldi	r25, 0x08	; 8
     8f2:	24 df       	rcall	.-440    	; 0x73c <ds3231_deinit>
     8f4:	0f 90       	pop	r0
     8f6:	0f 90       	pop	r0
     8f8:	81 e0       	ldi	r24, 0x01	; 1
     8fa:	60 c0       	rjmp	.+192    	; 0x9bc <__stack+0xbd>
     8fc:	60 e0       	ldi	r22, 0x00	; 0
     8fe:	8a e5       	ldi	r24, 0x5A	; 90
     900:	98 e0       	ldi	r25, 0x08	; 8
     902:	52 dd       	rcall	.-1372   	; 0x3a8 <ds3231_set_pin>
     904:	88 23       	and	r24, r24
     906:	61 f0       	breq	.+24     	; 0x920 <__stack+0x21>
     908:	8d ef       	ldi	r24, 0xFD	; 253
     90a:	96 e0       	ldi	r25, 0x06	; 6
     90c:	9f 93       	push	r25
     90e:	8f 93       	push	r24
     910:	b2 d0       	rcall	.+356    	; 0xa76 <ds3231_interface_debug_print>
     912:	8a e5       	ldi	r24, 0x5A	; 90
     914:	98 e0       	ldi	r25, 0x08	; 8
     916:	12 df       	rcall	.-476    	; 0x73c <ds3231_deinit>
     918:	0f 90       	pop	r0
     91a:	0f 90       	pop	r0
     91c:	81 e0       	ldi	r24, 0x01	; 1
     91e:	4e c0       	rjmp	.+156    	; 0x9bc <__stack+0xbd>
     920:	60 e0       	ldi	r22, 0x00	; 0
     922:	8a e5       	ldi	r24, 0x5A	; 90
     924:	98 e0       	ldi	r25, 0x08	; 8
     926:	8e dd       	rcall	.-1252   	; 0x444 <ds3231_set_square_wave>
     928:	88 23       	and	r24, r24
     92a:	61 f0       	breq	.+24     	; 0x944 <__stack+0x45>
     92c:	86 e1       	ldi	r24, 0x16	; 22
     92e:	97 e0       	ldi	r25, 0x07	; 7
     930:	9f 93       	push	r25
     932:	8f 93       	push	r24
     934:	a0 d0       	rcall	.+320    	; 0xa76 <ds3231_interface_debug_print>
     936:	8a e5       	ldi	r24, 0x5A	; 90
     938:	98 e0       	ldi	r25, 0x08	; 8
     93a:	00 df       	rcall	.-512    	; 0x73c <ds3231_deinit>
     93c:	0f 90       	pop	r0
     93e:	0f 90       	pop	r0
     940:	81 e0       	ldi	r24, 0x01	; 1
     942:	3c c0       	rjmp	.+120    	; 0x9bc <__stack+0xbd>
     944:	60 e0       	ldi	r22, 0x00	; 0
     946:	8a e5       	ldi	r24, 0x5A	; 90
     948:	98 e0       	ldi	r25, 0x08	; 8
     94a:	1c df       	rcall	.-456    	; 0x784 <ds3231_set_32khz_output>
     94c:	88 23       	and	r24, r24
     94e:	61 f0       	breq	.+24     	; 0x968 <__stack+0x69>
     950:	87 e3       	ldi	r24, 0x37	; 55
     952:	97 e0       	ldi	r25, 0x07	; 7
     954:	9f 93       	push	r25
     956:	8f 93       	push	r24
     958:	8e d0       	rcall	.+284    	; 0xa76 <ds3231_interface_debug_print>
     95a:	8a e5       	ldi	r24, 0x5A	; 90
     95c:	98 e0       	ldi	r25, 0x08	; 8
     95e:	ee de       	rcall	.-548    	; 0x73c <ds3231_deinit>
     960:	0f 90       	pop	r0
     962:	0f 90       	pop	r0
     964:	81 e0       	ldi	r24, 0x01	; 1
     966:	2a c0       	rjmp	.+84     	; 0x9bc <__stack+0xbd>
     968:	9e 01       	movw	r18, r28
     96a:	2f 5f       	subi	r18, 0xFF	; 255
     96c:	3f 4f       	sbci	r19, 0xFF	; 255
     96e:	40 e0       	ldi	r20, 0x00	; 0
     970:	50 e0       	ldi	r21, 0x00	; 0
     972:	ba 01       	movw	r22, r20
     974:	8a e5       	ldi	r24, 0x5A	; 90
     976:	98 e0       	ldi	r25, 0x08	; 8
     978:	db dd       	rcall	.-1098   	; 0x530 <ds3231_aging_offset_convert_to_register>
     97a:	88 23       	and	r24, r24
     97c:	61 f0       	breq	.+24     	; 0x996 <__stack+0x97>
     97e:	89 e5       	ldi	r24, 0x59	; 89
     980:	97 e0       	ldi	r25, 0x07	; 7
     982:	9f 93       	push	r25
     984:	8f 93       	push	r24
     986:	77 d0       	rcall	.+238    	; 0xa76 <ds3231_interface_debug_print>
     988:	8a e5       	ldi	r24, 0x5A	; 90
     98a:	98 e0       	ldi	r25, 0x08	; 8
     98c:	d7 de       	rcall	.-594    	; 0x73c <ds3231_deinit>
     98e:	0f 90       	pop	r0
     990:	0f 90       	pop	r0
     992:	81 e0       	ldi	r24, 0x01	; 1
     994:	13 c0       	rjmp	.+38     	; 0x9bc <__stack+0xbd>
     996:	69 81       	ldd	r22, Y+1	; 0x01
     998:	8a e5       	ldi	r24, 0x5A	; 90
     99a:	98 e0       	ldi	r25, 0x08	; 8
     99c:	a2 dd       	rcall	.-1212   	; 0x4e2 <ds3231_set_aging_offset>
     99e:	88 23       	and	r24, r24
     9a0:	61 f0       	breq	.+24     	; 0x9ba <__stack+0xbb>
     9a2:	8e e7       	ldi	r24, 0x7E	; 126
     9a4:	97 e0       	ldi	r25, 0x07	; 7
     9a6:	9f 93       	push	r25
     9a8:	8f 93       	push	r24
     9aa:	65 d0       	rcall	.+202    	; 0xa76 <ds3231_interface_debug_print>
     9ac:	8a e5       	ldi	r24, 0x5A	; 90
     9ae:	98 e0       	ldi	r25, 0x08	; 8
     9b0:	c5 de       	rcall	.-630    	; 0x73c <ds3231_deinit>
     9b2:	0f 90       	pop	r0
     9b4:	0f 90       	pop	r0
     9b6:	81 e0       	ldi	r24, 0x01	; 1
     9b8:	01 c0       	rjmp	.+2      	; 0x9bc <__stack+0xbd>
     9ba:	80 e0       	ldi	r24, 0x00	; 0
     9bc:	0f 90       	pop	r0
     9be:	df 91       	pop	r29
     9c0:	cf 91       	pop	r28
     9c2:	08 95       	ret

000009c4 <ds3231_basic_get_time>:
 * @note       none
 */
uint8_t ds3231_basic_get_time(ds3231_time_t *t)
{
    /* get time */
    if (ds3231_get_time(&gs_handle, t) != 0)
     9c4:	bc 01       	movw	r22, r24
     9c6:	8a e5       	ldi	r24, 0x5A	; 90
     9c8:	98 e0       	ldi	r25, 0x08	; 8
     9ca:	a1 db       	rcall	.-2238   	; 0x10e <ds3231_get_time>
     9cc:	91 e0       	ldi	r25, 0x01	; 1
     9ce:	81 11       	cpse	r24, r1
     9d0:	01 c0       	rjmp	.+2      	; 0x9d4 <ds3231_basic_get_time+0x10>
     9d2:	90 e0       	ldi	r25, 0x00	; 0
    }
    else
    {
        return 0;
    }
}
     9d4:	89 2f       	mov	r24, r25
     9d6:	08 95       	ret

000009d8 <ds3231_interface_iic_init>:
 * @note   none
 */
uint8_t ds3231_interface_iic_init(void)
{
	/* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
	TWSR = 0;                         /* no prescaler */
     9d8:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
     9dc:	88 e4       	ldi	r24, 0x48	; 72
     9de:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>

    return 0;
}
     9e2:	80 e0       	ldi	r24, 0x00	; 0
     9e4:	08 95       	ret

000009e6 <ds3231_interface_iic_deinit>:
 */
uint8_t ds3231_interface_iic_deinit(void)
{
	
    return 0;
}
     9e6:	80 e0       	ldi	r24, 0x00	; 0
     9e8:	08 95       	ret

000009ea <ds3231_interface_iic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t ds3231_interface_iic_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
     9ea:	af 92       	push	r10
     9ec:	bf 92       	push	r11
     9ee:	cf 92       	push	r12
     9f0:	df 92       	push	r13
     9f2:	ef 92       	push	r14
     9f4:	ff 92       	push	r15
     9f6:	0f 93       	push	r16
     9f8:	1f 93       	push	r17
     9fa:	cf 93       	push	r28
     9fc:	df 93       	push	r29
	for (uint8_t i = 0; i < len; i++)
     9fe:	21 15       	cp	r18, r1
     a00:	31 05       	cpc	r19, r1
     a02:	e1 f0       	breq	.+56     	; 0xa3c <ds3231_interface_iic_read+0x52>
     a04:	79 01       	movw	r14, r18
     a06:	6a 01       	movw	r12, r20
     a08:	b6 2e       	mov	r11, r22
	{
		i2c_rep_start((addr<<1)+I2C_WRITE);
     a0a:	08 2f       	mov	r16, r24
     a0c:	00 0f       	add	r16, r16
		i2c_write(reg);
		/* Send START condition with SLA+R */
		i2c_rep_start((addr<<1)+I2C_READ);
     a0e:	aa 24       	eor	r10, r10
     a10:	a3 94       	inc	r10
     a12:	a0 0e       	add	r10, r16
     a14:	16 2f       	mov	r17, r22
     a16:	c0 e0       	ldi	r28, 0x00	; 0
     a18:	d0 e0       	ldi	r29, 0x00	; 0
 */
uint8_t ds3231_interface_iic_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
	for (uint8_t i = 0; i < len; i++)
	{
		i2c_rep_start((addr<<1)+I2C_WRITE);
     a1a:	80 2f       	mov	r24, r16
     a1c:	5b d0       	rcall	.+182    	; 0xad4 <i2c_rep_start>
		i2c_write(reg);
     a1e:	81 2f       	mov	r24, r17
     a20:	5b d0       	rcall	.+182    	; 0xad8 <i2c_write>
		/* Send START condition with SLA+R */
		i2c_rep_start((addr<<1)+I2C_READ);
     a22:	8a 2d       	mov	r24, r10
     a24:	57 d0       	rcall	.+174    	; 0xad4 <i2c_rep_start>
		/* Receive data */
		buf[i] = i2c_readNak();
     a26:	cc 0d       	add	r28, r12
     a28:	dd 1d       	adc	r29, r13
     a2a:	68 d0       	rcall	.+208    	; 0xafc <i2c_readNak>
     a2c:	88 83       	st	Y, r24
     a2e:	1f 5f       	subi	r17, 0xFF	; 255
		reg += 1;
     a30:	c1 2f       	mov	r28, r17
 *             - 1 read failed
 * @note       none
 */
uint8_t ds3231_interface_iic_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
	for (uint8_t i = 0; i < len; i++)
     a32:	cb 19       	sub	r28, r11
     a34:	d0 e0       	ldi	r29, 0x00	; 0
     a36:	ce 15       	cp	r28, r14
     a38:	df 05       	cpc	r29, r15
     a3a:	78 f3       	brcs	.-34     	; 0xa1a <ds3231_interface_iic_read+0x30>
     a3c:	80 e0       	ldi	r24, 0x00	; 0
		/* Receive data */
		buf[i] = i2c_readNak();
		reg += 1;
	}
    return 0;
}
     a3e:	df 91       	pop	r29
     a40:	cf 91       	pop	r28
     a42:	1f 91       	pop	r17
     a44:	0f 91       	pop	r16
     a46:	ff 90       	pop	r15
     a48:	ef 90       	pop	r14
     a4a:	df 90       	pop	r13
     a4c:	cf 90       	pop	r12
     a4e:	bf 90       	pop	r11
     a50:	af 90       	pop	r10
     a52:	08 95       	ret

00000a54 <ds3231_interface_iic_write>:
     a54:	1f 93       	push	r17
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t ds3231_interface_iic_write(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
     a56:	cf 93       	push	r28
     a58:	df 93       	push	r29
     a5a:	16 2f       	mov	r17, r22
     a5c:	ea 01       	movw	r28, r20
	i2c_rep_start((addr<<1)+I2C_WRITE);
     a5e:	88 0f       	add	r24, r24
     a60:	39 d0       	rcall	.+114    	; 0xad4 <i2c_rep_start>
	i2c_write(reg);
     a62:	81 2f       	mov	r24, r17
     a64:	39 d0       	rcall	.+114    	; 0xad8 <i2c_write>
	/* Write data */
	i2c_write(*buf);
     a66:	88 81       	ld	r24, Y
     a68:	37 d0       	rcall	.+110    	; 0xad8 <i2c_write>
     a6a:	80 e0       	ldi	r24, 0x00	; 0
	
    return 0;
}
     a6c:	df 91       	pop	r29
     a6e:	cf 91       	pop	r28
     a70:	1f 91       	pop	r17
     a72:	08 95       	ret

00000a74 <ds3231_interface_delay_ms>:
     a74:	08 95       	ret

00000a76 <ds3231_interface_debug_print>:
 * @brief     interface print format data
 * @param[in] fmt is the format data
 * @note      none
 */
void ds3231_interface_debug_print(const char *const fmt, ...)
{
     a76:	cf 93       	push	r28
     a78:	df 93       	push	r29
     a7a:	cd b7       	in	r28, 0x3d	; 61
     a7c:	de b7       	in	r29, 0x3e	; 62
    
}
     a7e:	df 91       	pop	r29
     a80:	cf 91       	pop	r28
     a82:	08 95       	ret

00000a84 <ds3231_interface_receive_callback>:
 * @brief     interface receive callback
 * @param[in] type is the interrupt type
 * @note      none
 */
void ds3231_interface_receive_callback(uint8_t type)
{
     a84:	08 95       	ret

00000a86 <i2c_start>:
		if( twst == TW_SR_DATA_ACK)
		{
			return TWDR;
		}
	}
}
     a86:	94 ea       	ldi	r25, 0xA4	; 164
     a88:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     a8c:	ec eb       	ldi	r30, 0xBC	; 188
     a8e:	f0 e0       	ldi	r31, 0x00	; 0
     a90:	90 81       	ld	r25, Z
     a92:	99 23       	and	r25, r25
     a94:	ec f7       	brge	.-6      	; 0xa90 <i2c_start+0xa>
     a96:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
     a9a:	98 7f       	andi	r25, 0xF8	; 248
     a9c:	98 30       	cpi	r25, 0x08	; 8
     a9e:	11 f0       	breq	.+4      	; 0xaa4 <i2c_start+0x1e>
     aa0:	90 31       	cpi	r25, 0x10	; 16
     aa2:	a1 f4       	brne	.+40     	; 0xacc <i2c_start+0x46>
     aa4:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
     aa8:	84 e8       	ldi	r24, 0x84	; 132
     aaa:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     aae:	ec eb       	ldi	r30, 0xBC	; 188
     ab0:	f0 e0       	ldi	r31, 0x00	; 0
     ab2:	80 81       	ld	r24, Z
     ab4:	88 23       	and	r24, r24
     ab6:	ec f7       	brge	.-6      	; 0xab2 <i2c_start+0x2c>
     ab8:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
     abc:	98 7f       	andi	r25, 0xF8	; 248
     abe:	98 31       	cpi	r25, 0x18	; 24
     ac0:	39 f0       	breq	.+14     	; 0xad0 <i2c_start+0x4a>
     ac2:	81 e0       	ldi	r24, 0x01	; 1
     ac4:	90 34       	cpi	r25, 0x40	; 64
     ac6:	29 f4       	brne	.+10     	; 0xad2 <i2c_start+0x4c>
     ac8:	80 e0       	ldi	r24, 0x00	; 0
     aca:	08 95       	ret
     acc:	81 e0       	ldi	r24, 0x01	; 1
     ace:	08 95       	ret
     ad0:	80 e0       	ldi	r24, 0x00	; 0
     ad2:	08 95       	ret

00000ad4 <i2c_rep_start>:
     ad4:	d8 cf       	rjmp	.-80     	; 0xa86 <i2c_start>
     ad6:	08 95       	ret

00000ad8 <i2c_write>:
     ad8:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
     adc:	84 e8       	ldi	r24, 0x84	; 132
     ade:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     ae2:	ec eb       	ldi	r30, 0xBC	; 188
     ae4:	f0 e0       	ldi	r31, 0x00	; 0
     ae6:	80 81       	ld	r24, Z
     ae8:	88 23       	and	r24, r24
     aea:	ec f7       	brge	.-6      	; 0xae6 <i2c_write+0xe>
     aec:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
     af0:	98 7f       	andi	r25, 0xF8	; 248
     af2:	81 e0       	ldi	r24, 0x01	; 1
     af4:	98 32       	cpi	r25, 0x28	; 40
     af6:	09 f4       	brne	.+2      	; 0xafa <i2c_write+0x22>
     af8:	80 e0       	ldi	r24, 0x00	; 0
     afa:	08 95       	ret

00000afc <i2c_readNak>:
Outputs:	Data received from I2C device
Description:Receives and returns the data from I2C device.
******************************************************************** */
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
     afc:	84 e8       	ldi	r24, 0x84	; 132
     afe:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	while(!(TWCR & (1<<TWINT)));
     b02:	ec eb       	ldi	r30, 0xBC	; 188
     b04:	f0 e0       	ldi	r31, 0x00	; 0
     b06:	80 81       	ld	r24, Z
     b08:	88 23       	and	r24, r24
     b0a:	ec f7       	brge	.-6      	; 0xb06 <i2c_readNak+0xa>
	
	return TWDR;
     b0c:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
}
     b10:	08 95       	ret

00000b12 <enable_interrupts>:
 Outputs:	none
 Description:enables interrupt INT0 (pin D2 and sets falling condition for firing) 
 ******************************************************************** */
 void enable_interrupts()
 {
	 cli();
     b12:	f8 94       	cli
	 EIMSK |= (1<<INT0);
     b14:	e8 9a       	sbi	0x1d, 0	; 29
	 EICRA |= (1<<ISC01);
     b16:	e9 e6       	ldi	r30, 0x69	; 105
     b18:	f0 e0       	ldi	r31, 0x00	; 0
     b1a:	80 81       	ld	r24, Z
     b1c:	82 60       	ori	r24, 0x02	; 2
     b1e:	80 83       	st	Z, r24
	 sei();
     b20:	78 94       	sei
     b22:	08 95       	ret

00000b24 <interruptConfig>:
 Outputs:	none
 Description:sets PIND2 as input 
 ******************************************************************** */
 void interruptConfig()
 {
	 DDRD &= ~(1<<PIND2);	// Input
     b24:	52 98       	cbi	0x0a, 2	; 10
     b26:	08 95       	ret

00000b28 <configLCDPorts>:
Description:maps the data and control pins to the uC i/o ports
******************************************************************** */
void configLCDPorts(void)
{
	/* configure the microprocessor pins for the data lines */
	lcd_Data_DDR |= (1<<lcd_D7_bit) | (1<<lcd_D6_bit) | (1<<lcd_D5_bit) | (1<<lcd_D4_bit);
     b28:	8a b1       	in	r24, 0x0a	; 10
     b2a:	80 6f       	ori	r24, 0xF0	; 240
     b2c:	8a b9       	out	0x0a, r24	; 10
	
	/* configure the microprocessor pins for the control lines */
	lcd_Ctlr_DDR |= (1<<lcd_RW_bit) | (1<<lcd_RS_bit) | (1<<lcd_E_bit);
     b2e:	8a b1       	in	r24, 0x0a	; 10
     b30:	8b 60       	ori	r24, 0x0B	; 11
     b32:	8a b9       	out	0x0a, r24	; 10
	
	/* Turn on LCD */
	DDRB |= (1<<lcd_ONOFF_bit);
     b34:	20 9a       	sbi	0x04, 0	; 4
     b36:	08 95       	ret

00000b38 <lcd_write_4>:
			RS is configured for the expected register
			E is low, RW is low
			uses either time delays or the busy flag
******************************************************************** */
void lcd_write_4(uint8_t theNibble)
{
     b38:	cf 93       	push	r28
     b3a:	df 93       	push	r29
     b3c:	00 d0       	rcall	.+0      	; 0xb3e <lcd_write_4+0x6>
     b3e:	00 d0       	rcall	.+0      	; 0xb40 <lcd_write_4+0x8>
     b40:	cd b7       	in	r28, 0x3d	; 61
     b42:	de b7       	in	r29, 0x3e	; 62
	uint8_t mask[4] = {0};
     b44:	19 82       	std	Y+1, r1	; 0x01
     b46:	1a 82       	std	Y+2, r1	; 0x02
     b48:	1b 82       	std	Y+3, r1	; 0x03
     b4a:	1c 82       	std	Y+4, r1	; 0x04
     b4c:	fe 01       	movw	r30, r28
     b4e:	31 96       	adiw	r30, 0x01	; 1
     b50:	27 e0       	ldi	r18, 0x07	; 7
     b52:	30 e0       	ldi	r19, 0x00	; 0
	for (uint8_t i = 0; i < 4; i++)
	{
		if (theNibble & 1 << (7 - i))
     b54:	90 e0       	ldi	r25, 0x00	; 0
		{
			mask[i] = 1;
     b56:	61 e0       	ldi	r22, 0x01	; 1
void lcd_write_4(uint8_t theNibble)
{
	uint8_t mask[4] = {0};
	for (uint8_t i = 0; i < 4; i++)
	{
		if (theNibble & 1 << (7 - i))
     b58:	ac 01       	movw	r20, r24
     b5a:	02 2e       	mov	r0, r18
     b5c:	02 c0       	rjmp	.+4      	; 0xb62 <lcd_write_4+0x2a>
     b5e:	55 95       	asr	r21
     b60:	47 95       	ror	r20
     b62:	0a 94       	dec	r0
     b64:	e2 f7       	brpl	.-8      	; 0xb5e <lcd_write_4+0x26>
     b66:	40 fd       	sbrc	r20, 0
		{
			mask[i] = 1;
     b68:	60 83       	st	Z, r22
     b6a:	21 50       	subi	r18, 0x01	; 1
     b6c:	31 09       	sbc	r19, r1
     b6e:	31 96       	adiw	r30, 0x01	; 1
			uses either time delays or the busy flag
******************************************************************** */
void lcd_write_4(uint8_t theNibble)
{
	uint8_t mask[4] = {0};
	for (uint8_t i = 0; i < 4; i++)
     b70:	23 30       	cpi	r18, 0x03	; 3
     b72:	31 05       	cpc	r19, r1
     b74:	89 f7       	brne	.-30     	; 0xb58 <lcd_write_4+0x20>
			mask[i] = 1;
		}
	}
	
	/* Clear bits in first step */
	lcd_Data_Port &= ~((1 << lcd_D7_bit) | (1 << lcd_D6_bit) | (1 << lcd_D5_bit) | (1 << lcd_D4_bit));
     b76:	8b b1       	in	r24, 0x0b	; 11
     b78:	8f 70       	andi	r24, 0x0F	; 15
     b7a:	8b b9       	out	0x0b, r24	; 11

	/* Set bits where necessary */
	lcd_Data_Port |= ((mask[0]) << lcd_D7_bit | (mask[1]) << lcd_D6_bit | (mask[2]) << lcd_D5_bit | (mask[3]) << lcd_D4_bit);
     b7c:	2b b1       	in	r18, 0x0b	; 11
     b7e:	49 81       	ldd	r20, Y+1	; 0x01
     b80:	30 e8       	ldi	r19, 0x80	; 128
     b82:	43 9f       	mul	r20, r19
     b84:	c0 01       	movw	r24, r0
     b86:	11 24       	eor	r1, r1
     b88:	9a 81       	ldd	r25, Y+2	; 0x02
     b8a:	30 e4       	ldi	r19, 0x40	; 64
     b8c:	93 9f       	mul	r25, r19
     b8e:	a0 01       	movw	r20, r0
     b90:	11 24       	eor	r1, r1
     b92:	48 2b       	or	r20, r24
     b94:	42 2b       	or	r20, r18
     b96:	9b 81       	ldd	r25, Y+3	; 0x03
     b98:	80 e2       	ldi	r24, 0x20	; 32
     b9a:	98 9f       	mul	r25, r24
     b9c:	90 01       	movw	r18, r0
     b9e:	11 24       	eor	r1, r1
     ba0:	24 2b       	or	r18, r20
     ba2:	9c 81       	ldd	r25, Y+4	; 0x04
     ba4:	30 e1       	ldi	r19, 0x10	; 16
     ba6:	93 9f       	mul	r25, r19
     ba8:	c0 01       	movw	r24, r0
     baa:	11 24       	eor	r1, r1
     bac:	82 2b       	or	r24, r18
     bae:	8b b9       	out	0x0b, r24	; 11

    /* Write the data */
    enable_E_Pin;                   // Enable pin high
     bb0:	5b 9a       	sbi	0x0b, 3	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bb2:	85 e0       	ldi	r24, 0x05	; 5
     bb4:	8a 95       	dec	r24
     bb6:	f1 f7       	brne	.-4      	; 0xbb4 <lcd_write_4+0x7c>
     bb8:	00 00       	nop
    _delay_us(1);                   // implement 'Data set-up time' (80 nS) and 'Enable pulse width' (230 nS)
    disable_E_Pin;                  // Enable pin low
     bba:	5b 98       	cbi	0x0b, 3	; 11
     bbc:	35 e0       	ldi	r19, 0x05	; 5
     bbe:	3a 95       	dec	r19
     bc0:	f1 f7       	brne	.-4      	; 0xbbe <lcd_write_4+0x86>
     bc2:	00 00       	nop
    _delay_us(1);                   // implement 'Data hold time' (10 nS) and 'Enable cycle time' (500 nS)
}
     bc4:	0f 90       	pop	r0
     bc6:	0f 90       	pop	r0
     bc8:	0f 90       	pop	r0
     bca:	0f 90       	pop	r0
     bcc:	df 91       	pop	r29
     bce:	cf 91       	pop	r28
     bd0:	08 95       	ret

00000bd2 <lcd_write_character_4f>:
Outputs:	none
Description:sends a byte to the LCD data register, configures RW 
			(busy flag is implemented)
******************************************************************** */
void lcd_write_character_4f(uint8_t theChar)
{
     bd2:	cf 93       	push	r28
     bd4:	c8 2f       	mov	r28, r24
    set_RW_LOW_write;					// Write to LCD module (RW low)
     bd6:	58 98       	cbi	0x0b, 0	; 11
    set_RS_HIGH_Data;					// Select the Data Register (RS high)
     bd8:	59 9a       	sbi	0x0b, 1	; 11
    disable_E_Pin;						// Make sure E is initially low
     bda:	5b 98       	cbi	0x0b, 3	; 11
    lcd_write_4(theChar);				// Write the upper 4-bits of the data
     bdc:	ad df       	rcall	.-166    	; 0xb38 <lcd_write_4>
    lcd_write_4(theChar << 4);			// Write the lower 4-bits of the data
     bde:	8c 2f       	mov	r24, r28
     be0:	82 95       	swap	r24
     be2:	80 7f       	andi	r24, 0xF0	; 240
     be4:	a9 df       	rcall	.-174    	; 0xb38 <lcd_write_4>
}
     be6:	cf 91       	pop	r28
     be8:	08 95       	ret

00000bea <lcd_write_instruction_4f>:
Outputs:	none
Description:sends a byte to the LCD instruction register, configures RW 
			(busy flag is implemented)
******************************************************************** */
void lcd_write_instruction_4f(uint8_t theInstruction)
{
     bea:	cf 93       	push	r28
     bec:	c8 2f       	mov	r28, r24
    set_RW_LOW_write;					// Write to LCD module (RW low)
     bee:	58 98       	cbi	0x0b, 0	; 11
    set_RS_LOW_Instr;					// Select the Data Register (RS high)
     bf0:	59 98       	cbi	0x0b, 1	; 11
    disable_E_Pin;						// Make sure E is initially low
     bf2:	5b 98       	cbi	0x0b, 3	; 11
    lcd_write_4(theInstruction);		// Write the upper 4-bits of the data
     bf4:	a1 df       	rcall	.-190    	; 0xb38 <lcd_write_4>
    lcd_write_4(theInstruction << 4);	// Write the lower 4-bits of the data
     bf6:	8c 2f       	mov	r24, r28
     bf8:	82 95       	swap	r24
     bfa:	80 7f       	andi	r24, 0xF0	; 240
     bfc:	9d df       	rcall	.-198    	; 0xb38 <lcd_write_4>
}
     bfe:	cf 91       	pop	r28
     c00:	08 95       	ret

00000c02 <lcd_check_BF_4>:
void lcd_check_BF_4(void)
{
	
    uint8_t busy_flag_copy;             // busy flag 'mirror'

    set_D7_input;						// set D7 data direction to input
     c02:	57 98       	cbi	0x0a, 7	; 10
    set_RS_LOW_Instr;					// select the Instruction Register (RS low)
     c04:	59 98       	cbi	0x0b, 1	; 11
    set_RW_HIGH_read;					// read from LCD module (RW high)
     c06:	58 9a       	sbi	0x0b, 0	; 11

    do
    {
        busy_flag_copy = 0;                         // initialize busy flag 'mirror'
        lcd_Ctlr_Port |= (1<<lcd_E_bit);            // Enable pin high
     c08:	5b 9a       	sbi	0x0b, 3	; 11
     c0a:	85 e0       	ldi	r24, 0x05	; 5
     c0c:	8a 95       	dec	r24
     c0e:	f1 f7       	brne	.-4      	; 0xc0c <lcd_check_BF_4+0xa>
     c10:	00 00       	nop
        _delay_us(1);                               // implement 'Delay data time' (160 nS) and 'Enable pulse width' (230 nS)

        busy_flag_copy |= (lcd_D7_pin & (1<<lcd_D7_bit));  // get actual busy flag status
     c12:	89 b1       	in	r24, 0x09	; 9

        lcd_Ctlr_Port &= ~(1<<lcd_E_bit);           // Enable pin low
     c14:	5b 98       	cbi	0x0b, 3	; 11
     c16:	95 e0       	ldi	r25, 0x05	; 5
     c18:	9a 95       	dec	r25
     c1a:	f1 f7       	brne	.-4      	; 0xc18 <lcd_check_BF_4+0x16>
     c1c:	00 00       	nop
        _delay_us(1);                               // implement 'Address hold time' (10 nS), 'Data hold time' (10 nS), and 'Enable cycle time' (500 nS )
        
// read and discard alternate nibbles (D3 information)
        lcd_Ctlr_Port |= (1<<lcd_E_bit);            // Enable pin high
     c1e:	5b 9a       	sbi	0x0b, 3	; 11
     c20:	95 e0       	ldi	r25, 0x05	; 5
     c22:	9a 95       	dec	r25
     c24:	f1 f7       	brne	.-4      	; 0xc22 <lcd_check_BF_4+0x20>
     c26:	00 00       	nop
        _delay_us(1);                               // implement 'Delay data time' (160 nS) and 'Enable pulse width' (230 nS)
        lcd_Ctlr_Port &= ~(1<<lcd_E_bit);           // Enable pin low
     c28:	5b 98       	cbi	0x0b, 3	; 11
     c2a:	95 e0       	ldi	r25, 0x05	; 5
     c2c:	9a 95       	dec	r25
     c2e:	f1 f7       	brne	.-4      	; 0xc2c <lcd_check_BF_4+0x2a>
     c30:	00 00       	nop
        _delay_us(1);                               // implement 'Address hold time (10 nS), 'Data hold time' (10 nS), and 'Enable cycle time' (500 nS )

    } while (busy_flag_copy);                       // check again if busy flag was high
     c32:	88 23       	and	r24, r24
     c34:	4c f3       	brlt	.-46     	; 0xc08 <lcd_check_BF_4+0x6>

// arrive here if busy flag is clear -  clean up and return 
    set_RW_LOW_write;               // write to LCD module (RW low)
     c36:	58 98       	cbi	0x0b, 0	; 11
    set_D7_output;                  // reset D7 data direction to output	
     c38:	57 9a       	sbi	0x0a, 7	; 10
     c3a:	08 95       	ret

00000c3c <lcd_init_4f>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c3c:	2f ef       	ldi	r18, 0xFF	; 255
     c3e:	80 e7       	ldi	r24, 0x70	; 112
     c40:	92 e0       	ldi	r25, 0x02	; 2
     c42:	21 50       	subi	r18, 0x01	; 1
     c44:	80 40       	sbci	r24, 0x00	; 0
     c46:	90 40       	sbci	r25, 0x00	; 0
     c48:	e1 f7       	brne	.-8      	; 0xc42 <lcd_init_4f+0x6>
     c4a:	00 c0       	rjmp	.+0      	; 0xc4c <lcd_init_4f+0x10>
     c4c:	00 00       	nop
	 this instruction can be sent on just the four available data lines and it will be interpreted
	 properly by the LCD controller.  The 'lcd_write_4' subroutine will accomplish this if the
	 control lines have previously been configured properly. */

	/* Set up the RS, E, and RW lines for the 'lcd_write_4' function. */
	set_RS_LOW_Instr;	// Select the Instruction Register (RS low)
     c4e:	59 98       	cbi	0x0b, 1	; 11
	disable_E_Pin;		// Make sure E is initially low
     c50:	5b 98       	cbi	0x0b, 3	; 11
	set_RW_LOW_write;	// write to LCD module (RW low)
     c52:	58 98       	cbi	0x0b, 0	; 11

	/* Reset the LCD controller */
	lcd_write_4(lcd_FunctionReset);		// First part of reset sequence
     c54:	80 e3       	ldi	r24, 0x30	; 48
     c56:	70 df       	rcall	.-288    	; 0xb38 <lcd_write_4>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c58:	25 e3       	ldi	r18, 0x35	; 53
     c5a:	2a 95       	dec	r18
     c5c:	f1 f7       	brne	.-4      	; 0xc5a <lcd_init_4f+0x1e>
     c5e:	00 00       	nop
	_delay_us(10);                      // Delay of 10 us
	
	lcd_write_4(lcd_FunctionReset);		// Second part of reset sequence
     c60:	80 e3       	ldi	r24, 0x30	; 48
     c62:	6a df       	rcall	.-300    	; 0xb38 <lcd_write_4>
     c64:	8f e1       	ldi	r24, 0x1F	; 31
     c66:	93 e0       	ldi	r25, 0x03	; 3
     c68:	01 97       	sbiw	r24, 0x01	; 1
     c6a:	f1 f7       	brne	.-4      	; 0xc68 <lcd_init_4f+0x2c>
     c6c:	00 c0       	rjmp	.+0      	; 0xc6e <lcd_init_4f+0x32>
	_delay_us(200);						// Delay of 200 us

	lcd_write_4(lcd_FunctionReset);		// Third part of reset sequence
     c6e:	00 00       	nop
     c70:	80 e3       	ldi	r24, 0x30	; 48
     c72:	62 df       	rcall	.-316    	; 0xb38 <lcd_write_4>
     c74:	8f e3       	ldi	r24, 0x3F	; 63
     c76:	91 e0       	ldi	r25, 0x01	; 1
     c78:	01 97       	sbiw	r24, 0x01	; 1
     c7a:	f1 f7       	brne	.-4      	; 0xc78 <lcd_init_4f+0x3c>
     c7c:	00 c0       	rjmp	.+0      	; 0xc7e <lcd_init_4f+0x42>
	/* Preliminary Function Set instruction - used only to set the 4-bit mode.
	 The number of lines or the font cannot be set at this time since the controller is still in the
	 8-bit mode, but the data transfer mode can be changed since this parameter is determined by one
	 of the upper four bits of the instruction. */
	
	lcd_write_4(lcd_FunctionSet4bit);	// Set 4-bit mode
     c7e:	00 00       	nop
     c80:	88 e2       	ldi	r24, 0x28	; 40
	// From this point on the busy flag is available

	// Function Set instruction
	lcd_check_BF_4();    // Makes sure LCD controller is ready
     c82:	5a df       	rcall	.-332    	; 0xb38 <lcd_write_4>
                         
	lcd_write_instruction_4f(lcd_FunctionSet4bit);  // Set mode, lines, and font
     c84:	be df       	rcall	.-132    	; 0xc02 <lcd_check_BF_4>
     c86:	88 e2       	ldi	r24, 0x28	; 40
	/*The next three instructions are specified in the data sheet as part of the initialization routine,
	  so it is a good idea (but probably not necessary) to do them just as specified and then redo them
	  later if the application requires a different configuration.*/

	/* Display On/Off Control instruction */
	lcd_check_BF_4();
     c88:	b0 df       	rcall	.-160    	; 0xbea <lcd_write_instruction_4f>
	lcd_write_instruction_4f(lcd_DisplayOff);       // Turn display OFF
     c8a:	bb df       	rcall	.-138    	; 0xc02 <lcd_check_BF_4>

	/* Clear Display instruction */
	lcd_check_BF_4();
     c8c:	88 e0       	ldi	r24, 0x08	; 8
	lcd_write_instruction_4f(lcd_Clear);            // Clear display RAM
     c8e:	ad df       	rcall	.-166    	; 0xbea <lcd_write_instruction_4f>
     c90:	b8 df       	rcall	.-144    	; 0xc02 <lcd_check_BF_4>
     c92:	81 e0       	ldi	r24, 0x01	; 1
	
	/* Entry Mode Set instruction */
	lcd_check_BF_4();
     c94:	aa df       	rcall	.-172    	; 0xbea <lcd_write_instruction_4f>
     c96:	b5 df       	rcall	.-150    	; 0xc02 <lcd_check_BF_4>
	lcd_write_instruction_4f(lcd_EntryMode);        // Set desired shift characteristics
     c98:	86 e0       	ldi	r24, 0x06	; 6
     c9a:	a7 df       	rcall	.-178    	; 0xbea <lcd_write_instruction_4f>
     c9c:	b2 df       	rcall	.-156    	; 0xc02 <lcd_check_BF_4>
	/*This is the end of the LCD controller initialization as specified in the data sheet, but the display
	  has been left in the OFF condition.  This is a good time to turn the display back ON. */

	/* Display On/Off Control instruction */
	lcd_check_BF_4();
     c9e:	8c e0       	ldi	r24, 0x0C	; 12
     ca0:	a4 cf       	rjmp	.-184    	; 0xbea <lcd_write_instruction_4f>
	lcd_write_instruction_4f(lcd_DisplayOn);        // turn the display ON
     ca2:	08 95       	ret

00000ca4 <initLCD>:
     ca4:	41 df       	rcall	.-382    	; 0xb28 <configLCDPorts>
     ca6:	ca cf       	rjmp	.-108    	; 0xc3c <lcd_init_4f>
     ca8:	08 95       	ret

00000caa <lcd_write_string_4f>:
{
	/* Configure the data ports and pins */
	configLCDPorts();

	/* Initialize the LCD controller as determined by instructions */
	lcd_init_4f();
     caa:	0f 93       	push	r16
Inputs:		string to be displayed (stringData)
Outputs:	none
Description:writes a string of characters on LCD; uses the busy flag
******************************************************************** */
void lcd_write_string_4f(uint8_t stringData[])
{
     cac:	1f 93       	push	r17
     cae:	cf 93       	push	r28
     cb0:	df 93       	push	r29
     cb2:	00 d0       	rcall	.+0      	; 0xcb4 <lcd_write_string_4f+0xa>
     cb4:	cd b7       	in	r28, 0x3d	; 61
     cb6:	de b7       	in	r29, 0x3e	; 62
     cb8:	8c 01       	movw	r16, r24
    volatile int i = 0;                             // Character counter
     cba:	1a 82       	std	Y+2, r1	; 0x02
     cbc:	19 82       	std	Y+1, r1	; 0x01
    while (stringData[i] != 0)
     cbe:	e9 81       	ldd	r30, Y+1	; 0x01
     cc0:	fa 81       	ldd	r31, Y+2	; 0x02
     cc2:	e8 0f       	add	r30, r24
     cc4:	f9 1f       	adc	r31, r25
     cc6:	80 81       	ld	r24, Z
     cc8:	88 23       	and	r24, r24
     cca:	99 f0       	breq	.+38     	; 0xcf2 <lcd_write_string_4f+0x48>
    {
        lcd_check_BF_4();                           // Make sure LCD controller is ready    
     ccc:	9a df       	rcall	.-204    	; 0xc02 <lcd_check_BF_4>
        lcd_write_character_4f(stringData[i]);
     cce:	e9 81       	ldd	r30, Y+1	; 0x01
     cd0:	fa 81       	ldd	r31, Y+2	; 0x02
     cd2:	e0 0f       	add	r30, r16
     cd4:	f1 1f       	adc	r31, r17
     cd6:	80 81       	ld	r24, Z
     cd8:	7c df       	rcall	.-264    	; 0xbd2 <lcd_write_character_4f>
        i++;
     cda:	89 81       	ldd	r24, Y+1	; 0x01
     cdc:	9a 81       	ldd	r25, Y+2	; 0x02
     cde:	01 96       	adiw	r24, 0x01	; 1
     ce0:	9a 83       	std	Y+2, r25	; 0x02
     ce2:	89 83       	std	Y+1, r24	; 0x01
Description:writes a string of characters on LCD; uses the busy flag
******************************************************************** */
void lcd_write_string_4f(uint8_t stringData[])
{
    volatile int i = 0;                             // Character counter
    while (stringData[i] != 0)
     ce4:	e9 81       	ldd	r30, Y+1	; 0x01
     ce6:	fa 81       	ldd	r31, Y+2	; 0x02
     ce8:	e0 0f       	add	r30, r16
     cea:	f1 1f       	adc	r31, r17
     cec:	80 81       	ld	r24, Z
     cee:	81 11       	cpse	r24, r1
     cf0:	ed cf       	rjmp	.-38     	; 0xccc <lcd_write_string_4f+0x22>
    {
        lcd_check_BF_4();                           // Make sure LCD controller is ready    
        lcd_write_character_4f(stringData[i]);
        i++;
    }
}
     cf2:	0f 90       	pop	r0
     cf4:	0f 90       	pop	r0
     cf6:	df 91       	pop	r29
     cf8:	cf 91       	pop	r28
     cfa:	1f 91       	pop	r17
     cfc:	0f 91       	pop	r16
     cfe:	08 95       	ret

00000d00 <updateLCDScreen>:
Inputs:		two pointers to a uint8 type data and 2 values, one for each row
Outputs:	none
Description:commands writing on LCD line by line 
******************************************************************** */
void updateLCDScreen(uint8_t row, char * s1, uint8_t data, char * s2)
{
     d00:	df 92       	push	r13
     d02:	ef 92       	push	r14
     d04:	ff 92       	push	r15
     d06:	0f 93       	push	r16
     d08:	1f 93       	push	r17
     d0a:	cf 93       	push	r28
     d0c:	df 93       	push	r29
     d0e:	cd b7       	in	r28, 0x3d	; 61
     d10:	de b7       	in	r29, 0x3e	; 62
     d12:	af 97       	sbiw	r28, 0x2f	; 47
     d14:	0f b6       	in	r0, 0x3f	; 63
     d16:	f8 94       	cli
     d18:	de bf       	out	0x3e, r29	; 62
     d1a:	0f be       	out	0x3f, r0	; 63
     d1c:	cd bf       	out	0x3d, r28	; 61
     d1e:	18 2f       	mov	r17, r24
     d20:	d6 2e       	mov	r13, r22
     d22:	07 2f       	mov	r16, r23
     d24:	84 2f       	mov	r24, r20
     d26:	79 01       	movw	r14, r18
	/* convert data to string [buf] */
	char data2char[4] = "   ";
     d28:	20 e2       	ldi	r18, 0x20	; 32
     d2a:	30 e2       	ldi	r19, 0x20	; 32
     d2c:	3a 83       	std	Y+2, r19	; 0x02
     d2e:	29 83       	std	Y+1, r18	; 0x01
     d30:	20 e2       	ldi	r18, 0x20	; 32
     d32:	30 e0       	ldi	r19, 0x00	; 0
     d34:	3c 83       	std	Y+4, r19	; 0x04
     d36:	2b 83       	std	Y+3, r18	; 0x03
	char charRow[21];
	char emptyString[] = "                     ";	//21 empty spaces
     d38:	96 e1       	ldi	r25, 0x16	; 22
     d3a:	e3 e0       	ldi	r30, 0x03	; 3
     d3c:	f8 e0       	ldi	r31, 0x08	; 8
     d3e:	de 01       	movw	r26, r28
     d40:	5a 96       	adiw	r26, 0x1a	; 26
     d42:	01 90       	ld	r0, Z+
     d44:	0d 92       	st	X+, r0
     d46:	9a 95       	dec	r25
     d48:	e1 f7       	brne	.-8      	; 0xd42 <updateLCDScreen+0x42>
	
	if (data != NONE)	{ itoa(data, data2char, 10);}
     d4a:	4f 3f       	cpi	r20, 0xFF	; 255
     d4c:	31 f0       	breq	.+12     	; 0xd5a <updateLCDScreen+0x5a>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
     d4e:	4a e0       	ldi	r20, 0x0A	; 10
     d50:	be 01       	movw	r22, r28
     d52:	6f 5f       	subi	r22, 0xFF	; 255
     d54:	7f 4f       	sbci	r23, 0xFF	; 255
     d56:	90 e0       	ldi	r25, 0x00	; 0
     d58:	61 d2       	rcall	.+1218   	; 0x121c <__itoa_ncheck>
	if (strcmp(s1, "NONE") == 0 ) { s1 = ""; }
     d5a:	6f ee       	ldi	r22, 0xEF	; 239
     d5c:	77 e0       	ldi	r23, 0x07	; 7
     d5e:	8d 2d       	mov	r24, r13
     d60:	90 2f       	mov	r25, r16
     d62:	53 d2       	rcall	.+1190   	; 0x120a <strcmp>
     d64:	89 2b       	or	r24, r25
     d66:	09 f4       	brne	.+2      	; 0xd6a <updateLCDScreen+0x6a>
     d68:	7f c0       	rjmp	.+254    	; 0xe68 <updateLCDScreen+0x168>
	if (strcmp(s2, "NONE") == 0 ) { s2 = ""; }
     d6a:	6f ee       	ldi	r22, 0xEF	; 239
     d6c:	77 e0       	ldi	r23, 0x07	; 7
     d6e:	c7 01       	movw	r24, r14
     d70:	4c d2       	rcall	.+1176   	; 0x120a <strcmp>
     d72:	89 2b       	or	r24, r25
     d74:	31 f4       	brne	.+12     	; 0xd82 <updateLCDScreen+0x82>
     d76:	0f 2e       	mov	r0, r31
     d78:	fa e4       	ldi	r31, 0x4A	; 74
     d7a:	ef 2e       	mov	r14, r31
     d7c:	f1 e0       	ldi	r31, 0x01	; 1
     d7e:	ff 2e       	mov	r15, r31
     d80:	f0 2d       	mov	r31, r0
	
	/* Create the strings to be displayed */
	snprintf( charRow, sizeof charRow, "%s%s%s%s", s1, data2char, s2, emptyString );
     d82:	ce 01       	movw	r24, r28
     d84:	4a 96       	adiw	r24, 0x1a	; 26
     d86:	9f 93       	push	r25
     d88:	8f 93       	push	r24
     d8a:	ff 92       	push	r15
     d8c:	ef 92       	push	r14
     d8e:	49 97       	sbiw	r24, 0x19	; 25
     d90:	9f 93       	push	r25
     d92:	8f 93       	push	r24
     d94:	0f 93       	push	r16
     d96:	df 92       	push	r13
     d98:	84 ef       	ldi	r24, 0xF4	; 244
     d9a:	97 e0       	ldi	r25, 0x07	; 7
     d9c:	9f 93       	push	r25
     d9e:	8f 93       	push	r24
     da0:	1f 92       	push	r1
     da2:	85 e1       	ldi	r24, 0x15	; 21
     da4:	8f 93       	push	r24
     da6:	ce 01       	movw	r24, r28
     da8:	05 96       	adiw	r24, 0x05	; 5
     daa:	9f 93       	push	r25
     dac:	8f 93       	push	r24
     dae:	59 d2       	rcall	.+1202   	; 0x1262 <snprintf>
	if (strcmp(s1, "CLEAR") == 0 ) { snprintf( charRow, sizeof charRow, "%s", emptyString ); };
     db0:	6d ef       	ldi	r22, 0xFD	; 253
     db2:	77 e0       	ldi	r23, 0x07	; 7
     db4:	8d 2d       	mov	r24, r13
     db6:	90 2f       	mov	r25, r16
     db8:	28 d2       	rcall	.+1104   	; 0x120a <strcmp>
     dba:	0f b6       	in	r0, 0x3f	; 63
     dbc:	f8 94       	cli
     dbe:	de bf       	out	0x3e, r29	; 62
     dc0:	0f be       	out	0x3f, r0	; 63
     dc2:	cd bf       	out	0x3d, r28	; 61
     dc4:	89 2b       	or	r24, r25
     dc6:	a9 f4       	brne	.+42     	; 0xdf2 <updateLCDScreen+0xf2>
     dc8:	ce 01       	movw	r24, r28
     dca:	4a 96       	adiw	r24, 0x1a	; 26
     dcc:	9f 93       	push	r25
     dce:	8f 93       	push	r24
     dd0:	8a ef       	ldi	r24, 0xFA	; 250
     dd2:	97 e0       	ldi	r25, 0x07	; 7
     dd4:	9f 93       	push	r25
     dd6:	8f 93       	push	r24
     dd8:	1f 92       	push	r1
     dda:	85 e1       	ldi	r24, 0x15	; 21
     ddc:	8f 93       	push	r24
     dde:	ce 01       	movw	r24, r28
     de0:	05 96       	adiw	r24, 0x05	; 5
     de2:	9f 93       	push	r25
     de4:	8f 93       	push	r24
     de6:	3d d2       	rcall	.+1146   	; 0x1262 <snprintf>
     de8:	0f b6       	in	r0, 0x3f	; 63
     dea:	f8 94       	cli
     dec:	de bf       	out	0x3e, r29	; 62
     dee:	0f be       	out	0x3f, r0	; 63
     df0:	cd bf       	out	0x3d, r28	; 61
		
	switch(row) {
     df2:	12 30       	cpi	r17, 0x02	; 2
     df4:	61 f0       	breq	.+24     	; 0xe0e <updateLCDScreen+0x10e>
     df6:	18 f4       	brcc	.+6      	; 0xdfe <updateLCDScreen+0xfe>
     df8:	11 30       	cpi	r17, 0x01	; 1
     dfa:	31 f0       	breq	.+12     	; 0xe08 <updateLCDScreen+0x108>
     dfc:	10 c0       	rjmp	.+32     	; 0xe1e <updateLCDScreen+0x11e>
     dfe:	13 30       	cpi	r17, 0x03	; 3
     e00:	49 f0       	breq	.+18     	; 0xe14 <updateLCDScreen+0x114>
     e02:	14 30       	cpi	r17, 0x04	; 4
		case 1: /* ======= Line 1 ======= */
			lcd_write_instruction_4f(lcd_SetCursor | lcd_LineOne);
     e04:	51 f0       	breq	.+20     	; 0xe1a <updateLCDScreen+0x11a>
     e06:	0b c0       	rjmp	.+22     	; 0xe1e <updateLCDScreen+0x11e>
			break;
     e08:	80 e8       	ldi	r24, 0x80	; 128
		case 2: /* ======= Line 2 ======= */
			lcd_write_instruction_4f(lcd_SetCursor | lcd_LineTwo);
     e0a:	ef de       	rcall	.-546    	; 0xbea <lcd_write_instruction_4f>
     e0c:	08 c0       	rjmp	.+16     	; 0xe1e <updateLCDScreen+0x11e>
			break;
		case 3: /* ======= Line 3 ======= */
			lcd_write_instruction_4f(lcd_SetCursor | lcd_LineThree);
     e0e:	80 ec       	ldi	r24, 0xC0	; 192
     e10:	ec de       	rcall	.-552    	; 0xbea <lcd_write_instruction_4f>
     e12:	05 c0       	rjmp	.+10     	; 0xe1e <updateLCDScreen+0x11e>
			break;
     e14:	84 e9       	ldi	r24, 0x94	; 148
		case 4: /* ======= Line 4 ======= */
			lcd_write_instruction_4f(lcd_SetCursor | lcd_lineFour);
     e16:	e9 de       	rcall	.-558    	; 0xbea <lcd_write_instruction_4f>
     e18:	02 c0       	rjmp	.+4      	; 0xe1e <updateLCDScreen+0x11e>
     e1a:	84 ed       	ldi	r24, 0xD4	; 212
			break;
	}
	lcd_write_string_4f((unsigned char*) charRow);
     e1c:	e6 de       	rcall	.-564    	; 0xbea <lcd_write_instruction_4f>
     e1e:	ce 01       	movw	r24, r28
     e20:	05 96       	adiw	r24, 0x05	; 5
     e22:	43 df       	rcall	.-378    	; 0xcaa <lcd_write_string_4f>
}
     e24:	46 c0       	rjmp	.+140    	; 0xeb2 <updateLCDScreen+0x1b2>
	if (data != NONE)	{ itoa(data, data2char, 10);}
	if (strcmp(s1, "NONE") == 0 ) { s1 = ""; }
	if (strcmp(s2, "NONE") == 0 ) { s2 = ""; }
	
	/* Create the strings to be displayed */
	snprintf( charRow, sizeof charRow, "%s%s%s%s", s1, data2char, s2, emptyString );
     e26:	ce 01       	movw	r24, r28
     e28:	4a 96       	adiw	r24, 0x1a	; 26
     e2a:	9f 93       	push	r25
     e2c:	8f 93       	push	r24
     e2e:	8a e4       	ldi	r24, 0x4A	; 74
     e30:	91 e0       	ldi	r25, 0x01	; 1
     e32:	9f 93       	push	r25
     e34:	8f 93       	push	r24
     e36:	9e 01       	movw	r18, r28
     e38:	2f 5f       	subi	r18, 0xFF	; 255
     e3a:	3f 4f       	sbci	r19, 0xFF	; 255
     e3c:	3f 93       	push	r19
     e3e:	2f 93       	push	r18
     e40:	9f 93       	push	r25
     e42:	8f 93       	push	r24
     e44:	84 ef       	ldi	r24, 0xF4	; 244
     e46:	97 e0       	ldi	r25, 0x07	; 7
     e48:	9f 93       	push	r25
     e4a:	8f 93       	push	r24
     e4c:	1f 92       	push	r1
     e4e:	85 e1       	ldi	r24, 0x15	; 21
     e50:	8f 93       	push	r24
     e52:	ce 01       	movw	r24, r28
     e54:	05 96       	adiw	r24, 0x05	; 5
     e56:	9f 93       	push	r25
     e58:	8f 93       	push	r24
     e5a:	03 d2       	rcall	.+1030   	; 0x1262 <snprintf>
     e5c:	0f b6       	in	r0, 0x3f	; 63
     e5e:	f8 94       	cli
     e60:	de bf       	out	0x3e, r29	; 62
     e62:	0f be       	out	0x3f, r0	; 63
     e64:	cd bf       	out	0x3d, r28	; 61
	char charRow[21];
	char emptyString[] = "                     ";	//21 empty spaces
	
	if (data != NONE)	{ itoa(data, data2char, 10);}
	if (strcmp(s1, "NONE") == 0 ) { s1 = ""; }
	if (strcmp(s2, "NONE") == 0 ) { s2 = ""; }
     e66:	c5 cf       	rjmp	.-118    	; 0xdf2 <updateLCDScreen+0xf2>
     e68:	6f ee       	ldi	r22, 0xEF	; 239
     e6a:	77 e0       	ldi	r23, 0x07	; 7
     e6c:	c7 01       	movw	r24, r14
     e6e:	cd d1       	rcall	.+922    	; 0x120a <strcmp>
     e70:	89 2b       	or	r24, r25
     e72:	c9 f2       	breq	.-78     	; 0xe26 <updateLCDScreen+0x126>
	
	/* Create the strings to be displayed */
	snprintf( charRow, sizeof charRow, "%s%s%s%s", s1, data2char, s2, emptyString );
     e74:	ce 01       	movw	r24, r28
     e76:	4a 96       	adiw	r24, 0x1a	; 26
     e78:	9f 93       	push	r25
     e7a:	8f 93       	push	r24
     e7c:	ff 92       	push	r15
     e7e:	ef 92       	push	r14
     e80:	49 97       	sbiw	r24, 0x19	; 25
     e82:	9f 93       	push	r25
     e84:	8f 93       	push	r24
     e86:	8a e4       	ldi	r24, 0x4A	; 74
     e88:	91 e0       	ldi	r25, 0x01	; 1
     e8a:	9f 93       	push	r25
     e8c:	8f 93       	push	r24
     e8e:	84 ef       	ldi	r24, 0xF4	; 244
     e90:	97 e0       	ldi	r25, 0x07	; 7
     e92:	9f 93       	push	r25
     e94:	8f 93       	push	r24
     e96:	1f 92       	push	r1
     e98:	85 e1       	ldi	r24, 0x15	; 21
     e9a:	8f 93       	push	r24
     e9c:	ce 01       	movw	r24, r28
     e9e:	05 96       	adiw	r24, 0x05	; 5
     ea0:	9f 93       	push	r25
     ea2:	8f 93       	push	r24
     ea4:	de d1       	rcall	.+956    	; 0x1262 <snprintf>
     ea6:	0f b6       	in	r0, 0x3f	; 63
     ea8:	f8 94       	cli
     eaa:	de bf       	out	0x3e, r29	; 62
     eac:	0f be       	out	0x3f, r0	; 63
     eae:	cd bf       	out	0x3d, r28	; 61
     eb0:	a0 cf       	rjmp	.-192    	; 0xdf2 <updateLCDScreen+0xf2>
		case 4: /* ======= Line 4 ======= */
			lcd_write_instruction_4f(lcd_SetCursor | lcd_lineFour);
			break;
	}
	lcd_write_string_4f((unsigned char*) charRow);
}
     eb2:	af 96       	adiw	r28, 0x2f	; 47
     eb4:	0f b6       	in	r0, 0x3f	; 63
     eb6:	f8 94       	cli
     eb8:	de bf       	out	0x3e, r29	; 62
     eba:	0f be       	out	0x3f, r0	; 63
     ebc:	cd bf       	out	0x3d, r28	; 61
     ebe:	df 91       	pop	r29
     ec0:	cf 91       	pop	r28
     ec2:	1f 91       	pop	r17
     ec4:	0f 91       	pop	r16
     ec6:	ff 90       	pop	r15
     ec8:	ef 90       	pop	r14
     eca:	df 90       	pop	r13
     ecc:	08 95       	ret

00000ece <blink_LED_PORTB>:
	sei();
}

void blink_LED_PORTB(uint8_t pinNumber, uint8_t times)
{
	DDRB |= (1 << pinNumber);
     ece:	44 b1       	in	r20, 0x04	; 4
     ed0:	21 e0       	ldi	r18, 0x01	; 1
     ed2:	30 e0       	ldi	r19, 0x00	; 0
     ed4:	f9 01       	movw	r30, r18
     ed6:	02 c0       	rjmp	.+4      	; 0xedc <blink_LED_PORTB+0xe>
     ed8:	ee 0f       	add	r30, r30
     eda:	ff 1f       	adc	r31, r31
     edc:	8a 95       	dec	r24
     ede:	e2 f7       	brpl	.-8      	; 0xed8 <blink_LED_PORTB+0xa>
     ee0:	cf 01       	movw	r24, r30
     ee2:	2e 2f       	mov	r18, r30
     ee4:	84 2b       	or	r24, r20
     ee6:	84 b9       	out	0x04, r24	; 4
	for (uint8_t i = 0; i < times; i++)
     ee8:	66 23       	and	r22, r22
     eea:	f1 f0       	breq	.+60     	; 0xf28 <blink_LED_PORTB+0x5a>
     eec:	90 e0       	ldi	r25, 0x00	; 0
	{
		PORTB |= ( 1 << pinNumber );
		_delay_ms(100);
		PORTB &= ~( 1 << pinNumber );
     eee:	3e 2f       	mov	r19, r30
     ef0:	30 95       	com	r19
void blink_LED_PORTB(uint8_t pinNumber, uint8_t times)
{
	DDRB |= (1 << pinNumber);
	for (uint8_t i = 0; i < times; i++)
	{
		PORTB |= ( 1 << pinNumber );
     ef2:	85 b1       	in	r24, 0x05	; 5
     ef4:	82 2b       	or	r24, r18
     ef6:	85 b9       	out	0x05, r24	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ef8:	ff ef       	ldi	r31, 0xFF	; 255
     efa:	41 ee       	ldi	r20, 0xE1	; 225
     efc:	54 e0       	ldi	r21, 0x04	; 4
     efe:	f1 50       	subi	r31, 0x01	; 1
     f00:	40 40       	sbci	r20, 0x00	; 0
     f02:	50 40       	sbci	r21, 0x00	; 0
     f04:	e1 f7       	brne	.-8      	; 0xefe <blink_LED_PORTB+0x30>
     f06:	00 c0       	rjmp	.+0      	; 0xf08 <blink_LED_PORTB+0x3a>
     f08:	00 00       	nop
		_delay_ms(100);
		PORTB &= ~( 1 << pinNumber );
     f0a:	85 b1       	in	r24, 0x05	; 5
     f0c:	83 23       	and	r24, r19
     f0e:	85 b9       	out	0x05, r24	; 5
     f10:	8f ef       	ldi	r24, 0xFF	; 255
     f12:	e1 ee       	ldi	r30, 0xE1	; 225
     f14:	f4 e0       	ldi	r31, 0x04	; 4
     f16:	81 50       	subi	r24, 0x01	; 1
     f18:	e0 40       	sbci	r30, 0x00	; 0
     f1a:	f0 40       	sbci	r31, 0x00	; 0
     f1c:	e1 f7       	brne	.-8      	; 0xf16 <blink_LED_PORTB+0x48>
     f1e:	00 c0       	rjmp	.+0      	; 0xf20 <blink_LED_PORTB+0x52>
     f20:	00 00       	nop
}

void blink_LED_PORTB(uint8_t pinNumber, uint8_t times)
{
	DDRB |= (1 << pinNumber);
	for (uint8_t i = 0; i < times; i++)
     f22:	9f 5f       	subi	r25, 0xFF	; 255
     f24:	69 13       	cpse	r22, r25
     f26:	e5 cf       	rjmp	.-54     	; 0xef2 <blink_LED_PORTB+0x24>
     f28:	08 95       	ret

00000f2a <__vector_1>:
Inputs:		none
Outputs:	none
Description:wakes up MCU when an external interrupt on pin PIND2 occurs
******************************************************************** */
ISR(INT0_vect)
{
     f2a:	1f 92       	push	r1
     f2c:	0f 92       	push	r0
     f2e:	0f b6       	in	r0, 0x3f	; 63
     f30:	0f 92       	push	r0
     f32:	11 24       	eor	r1, r1
     f34:	2f 93       	push	r18
     f36:	3f 93       	push	r19
     f38:	4f 93       	push	r20
     f3a:	5f 93       	push	r21
     f3c:	6f 93       	push	r22
     f3e:	7f 93       	push	r23
     f40:	8f 93       	push	r24
     f42:	9f 93       	push	r25
     f44:	af 93       	push	r26
     f46:	bf 93       	push	r27
     f48:	ef 93       	push	r30
     f4a:	ff 93       	push	r31
	cli();
     f4c:	f8 94       	cli
	blink_LED_PORTB(PINB0, 2);
     f4e:	62 e0       	ldi	r22, 0x02	; 2
     f50:	80 e0       	ldi	r24, 0x00	; 0
     f52:	bd df       	rcall	.-134    	; 0xece <blink_LED_PORTB>
	//_delay_ms(100);
	sei();
     f54:	78 94       	sei
}
     f56:	ff 91       	pop	r31
     f58:	ef 91       	pop	r30
     f5a:	bf 91       	pop	r27
     f5c:	af 91       	pop	r26
     f5e:	9f 91       	pop	r25
     f60:	8f 91       	pop	r24
     f62:	7f 91       	pop	r23
     f64:	6f 91       	pop	r22
     f66:	5f 91       	pop	r21
     f68:	4f 91       	pop	r20
     f6a:	3f 91       	pop	r19
     f6c:	2f 91       	pop	r18
     f6e:	0f 90       	pop	r0
     f70:	0f be       	out	0x3f, r0	; 63
     f72:	0f 90       	pop	r0
     f74:	1f 90       	pop	r1
     f76:	18 95       	reti

00000f78 <setRegistersAlarm1>:
}

void setRegistersAlarm1(void)
{
/*------- Alarm 1 ---------- */
	i2c_start((DS3231_ADDRESS<<1)+I2C_WRITE);
     f78:	80 ed       	ldi	r24, 0xD0	; 208
     f7a:	85 dd       	rcall	.-1270   	; 0xa86 <i2c_start>
	i2c_write(DS3231_REG_ALARM1_SECOND);
     f7c:	87 e0       	ldi	r24, 0x07	; 7
     f7e:	ac dd       	rcall	.-1192   	; 0xad8 <i2c_write>
	i2c_write(dec2bcd(7));	// Seconds in dec
     f80:	87 e0       	ldi	r24, 0x07	; 7
     f82:	aa dd       	rcall	.-1196   	; 0xad8 <i2c_write>
	
	i2c_start((DS3231_ADDRESS<<1)+I2C_WRITE);
     f84:	80 ed       	ldi	r24, 0xD0	; 208
     f86:	7f dd       	rcall	.-1282   	; 0xa86 <i2c_start>
	i2c_write(DS3231_REG_ALARM1_MINUTE);
     f88:	88 e0       	ldi	r24, 0x08	; 8
     f8a:	a6 dd       	rcall	.-1204   	; 0xad8 <i2c_write>
	i2c_write(128);
     f8c:	80 e8       	ldi	r24, 0x80	; 128
     f8e:	a4 dd       	rcall	.-1208   	; 0xad8 <i2c_write>
	
	i2c_start((DS3231_ADDRESS<<1)+I2C_WRITE);
     f90:	80 ed       	ldi	r24, 0xD0	; 208
     f92:	79 dd       	rcall	.-1294   	; 0xa86 <i2c_start>
	i2c_write(DS3231_REG_ALARM1_HOUR);
     f94:	89 e0       	ldi	r24, 0x09	; 9
     f96:	a0 dd       	rcall	.-1216   	; 0xad8 <i2c_write>
	i2c_write(128);
     f98:	80 e8       	ldi	r24, 0x80	; 128
     f9a:	9e dd       	rcall	.-1220   	; 0xad8 <i2c_write>
     f9c:	80 ed       	ldi	r24, 0xD0	; 208
	
	i2c_start((DS3231_ADDRESS<<1)+I2C_WRITE);
     f9e:	73 dd       	rcall	.-1306   	; 0xa86 <i2c_start>
     fa0:	8a e0       	ldi	r24, 0x0A	; 10
     fa2:	9a dd       	rcall	.-1228   	; 0xad8 <i2c_write>
	i2c_write(DS3231_REG_ALARM1_WEEK);
     fa4:	80 e8       	ldi	r24, 0x80	; 128
     fa6:	98 cd       	rjmp	.-1232   	; 0xad8 <i2c_write>
     fa8:	08 95       	ret

00000faa <main>:
	i2c_write(128);
     faa:	cf 93       	push	r28
     fac:	df 93       	push	r29
     fae:	cd b7       	in	r28, 0x3d	; 61
     fb0:	de b7       	in	r29, 0x3e	; 62
void displayRegistersAlarm1(void);
void blink_LED_PORTB(uint8_t, uint8_t);
uint8_t dec2bcd(uint8_t);

int main (void)
{
     fb2:	2a 97       	sbiw	r28, 0x0a	; 10
     fb4:	0f b6       	in	r0, 0x3f	; 63
     fb6:	f8 94       	cli
     fb8:	de bf       	out	0x3e, r29	; 62
     fba:	0f be       	out	0x3f, r0	; 63
     fbc:	cd bf       	out	0x3d, r28	; 61
	ds3231_time_t t;
	
	initLCD();
     fbe:	72 de       	rcall	.-796    	; 0xca4 <initLCD>
	ds3231_basic_init();
     fc0:	30 dc       	rcall	.-1952   	; 0x822 <ds3231_basic_init>
	interruptConfig();
     fc2:	b0 dd       	rcall	.-1184   	; 0xb24 <interruptConfig>

	/* Set alarm */
	setRegistersAlarm1();
     fc4:	d9 df       	rcall	.-78     	; 0xf78 <setRegistersAlarm1>
	
	i2c_start((DS3231_ADDRESS<<1)+I2C_WRITE);
     fc6:	80 ed       	ldi	r24, 0xD0	; 208
     fc8:	5e dd       	rcall	.-1348   	; 0xa86 <i2c_start>
	i2c_write(DS3231_REG_CONTROL);
     fca:	8e e0       	ldi	r24, 0x0E	; 14
     fcc:	85 dd       	rcall	.-1270   	; 0xad8 <i2c_write>
	i2c_write(0x5);		// Set bit 0 and 2 (alarm 1 and interrupt)
     fce:	85 e0       	ldi	r24, 0x05	; 5
     fd0:	83 dd       	rcall	.-1274   	; 0xad8 <i2c_write>

	enable_interrupts();
     fd2:	9f dd       	rcall	.-1218   	; 0xb12 <enable_interrupts>
	//displayRegistersAlarm1();
	/* Read and display current time */
	while(1)
	{
#if 1		
		i2c_start((DS3231_ADDRESS<<1)+I2C_WRITE);
     fd4:	80 ed       	ldi	r24, 0xD0	; 208
     fd6:	57 dd       	rcall	.-1362   	; 0xa86 <i2c_start>
		i2c_write(DS3231_REG_STATUS);
     fd8:	8f e0       	ldi	r24, 0x0F	; 15
     fda:	7e dd       	rcall	.-1284   	; 0xad8 <i2c_write>
     fdc:	81 ed       	ldi	r24, 0xD1	; 209
		/* Send START condition with SLA+R */
		i2c_rep_start((DS3231_ADDRESS<<1)+I2C_READ);
     fde:	7a dd       	rcall	.-1292   	; 0xad4 <i2c_rep_start>
     fe0:	8d dd       	rcall	.-1254   	; 0xafc <i2c_readNak>
     fe2:	18 2f       	mov	r17, r24
		/* Receive data */
		uint8_t st_reg = i2c_readNak();
     fe4:	ce 01       	movw	r24, r28
     fe6:	01 96       	adiw	r24, 0x01	; 1
		
		ds3231_basic_get_time(&t);
     fe8:	ed dc       	rcall	.-1574   	; 0x9c4 <ds3231_basic_get_time>
     fea:	11 70       	andi	r17, 0x01	; 1
     fec:	2f ee       	ldi	r18, 0xEF	; 239
     fee:	37 e0       	ldi	r19, 0x07	; 7
		updateLCDScreen(1, "Alarm flag: ", (st_reg & 0x01), "NONE");
     ff0:	41 2f       	mov	r20, r17
     ff2:	69 e1       	ldi	r22, 0x19	; 25
     ff4:	78 e0       	ldi	r23, 0x08	; 8
     ff6:	81 e0       	ldi	r24, 0x01	; 1
     ff8:	83 de       	rcall	.-762    	; 0xd00 <updateLCDScreen>
     ffa:	2f ee       	ldi	r18, 0xEF	; 239
     ffc:	37 e0       	ldi	r19, 0x07	; 7
     ffe:	4e 81       	ldd	r20, Y+6	; 0x06
		updateLCDScreen(2, "Hour: ", t.hour, "NONE");
    1000:	66 e2       	ldi	r22, 0x26	; 38
    1002:	78 e0       	ldi	r23, 0x08	; 8
    1004:	82 e0       	ldi	r24, 0x02	; 2
    1006:	7c de       	rcall	.-776    	; 0xd00 <updateLCDScreen>
    1008:	2f ee       	ldi	r18, 0xEF	; 239
    100a:	37 e0       	ldi	r19, 0x07	; 7
    100c:	4f 81       	ldd	r20, Y+7	; 0x07
		updateLCDScreen(3, "Minutes:", t.minute, "NONE");
    100e:	6d e2       	ldi	r22, 0x2D	; 45
    1010:	78 e0       	ldi	r23, 0x08	; 8
    1012:	83 e0       	ldi	r24, 0x03	; 3
    1014:	75 de       	rcall	.-790    	; 0xd00 <updateLCDScreen>
    1016:	2f ee       	ldi	r18, 0xEF	; 239
    1018:	37 e0       	ldi	r19, 0x07	; 7
		updateLCDScreen(4, "Second:", t.second, "NONE");
    101a:	48 85       	ldd	r20, Y+8	; 0x08
    101c:	66 e3       	ldi	r22, 0x36	; 54
    101e:	78 e0       	ldi	r23, 0x08	; 8
    1020:	84 e0       	ldi	r24, 0x04	; 4
    1022:	6e de       	rcall	.-804    	; 0xd00 <updateLCDScreen>
    1024:	11 23       	and	r17, r17
    1026:	b1 f2       	breq	.-84     	; 0xfd4 <main+0x2a>
    1028:	80 ed       	ldi	r24, 0xD0	; 208
		
		if ((st_reg & 0x01) > 0)
    102a:	2d dd       	rcall	.-1446   	; 0xa86 <i2c_start>
    102c:	8f e0       	ldi	r24, 0x0F	; 15
		{
			//_delay_ms(200);
			i2c_start((DS3231_ADDRESS<<1)+I2C_WRITE);
    102e:	54 dd       	rcall	.-1368   	; 0xad8 <i2c_write>
    1030:	80 e0       	ldi	r24, 0x00	; 0
    1032:	52 dd       	rcall	.-1372   	; 0xad8 <i2c_write>
			i2c_write(DS3231_REG_STATUS);
    1034:	cf cf       	rjmp	.-98     	; 0xfd4 <main+0x2a>

00001036 <__divsf3>:
    1036:	0c d0       	rcall	.+24     	; 0x1050 <__divsf3x>
    1038:	ae c0       	rjmp	.+348    	; 0x1196 <__fp_round>
			i2c_write(0x0);
    103a:	a6 d0       	rcall	.+332    	; 0x1188 <__fp_pscB>
    103c:	40 f0       	brcs	.+16     	; 0x104e <__divsf3+0x18>
    103e:	9d d0       	rcall	.+314    	; 0x117a <__fp_pscA>
    1040:	30 f0       	brcs	.+12     	; 0x104e <__divsf3+0x18>
    1042:	21 f4       	brne	.+8      	; 0x104c <__divsf3+0x16>
    1044:	5f 3f       	cpi	r21, 0xFF	; 255
    1046:	19 f0       	breq	.+6      	; 0x104e <__divsf3+0x18>
    1048:	8f c0       	rjmp	.+286    	; 0x1168 <__fp_inf>
    104a:	51 11       	cpse	r21, r1
    104c:	d8 c0       	rjmp	.+432    	; 0x11fe <__fp_szero>
    104e:	92 c0       	rjmp	.+292    	; 0x1174 <__fp_nan>

00001050 <__divsf3x>:
    1050:	b3 d0       	rcall	.+358    	; 0x11b8 <__fp_split3>
    1052:	98 f3       	brcs	.-26     	; 0x103a <__divsf3+0x4>

00001054 <__divsf3_pse>:
    1054:	99 23       	and	r25, r25
    1056:	c9 f3       	breq	.-14     	; 0x104a <__divsf3+0x14>
    1058:	55 23       	and	r21, r21
    105a:	b1 f3       	breq	.-20     	; 0x1048 <__divsf3+0x12>
    105c:	95 1b       	sub	r25, r21
    105e:	55 0b       	sbc	r21, r21
    1060:	bb 27       	eor	r27, r27
    1062:	aa 27       	eor	r26, r26
    1064:	62 17       	cp	r22, r18
    1066:	73 07       	cpc	r23, r19
    1068:	84 07       	cpc	r24, r20
    106a:	38 f0       	brcs	.+14     	; 0x107a <__divsf3_pse+0x26>
    106c:	9f 5f       	subi	r25, 0xFF	; 255
    106e:	5f 4f       	sbci	r21, 0xFF	; 255
    1070:	22 0f       	add	r18, r18
    1072:	33 1f       	adc	r19, r19
    1074:	44 1f       	adc	r20, r20
    1076:	aa 1f       	adc	r26, r26
    1078:	a9 f3       	breq	.-22     	; 0x1064 <__divsf3_pse+0x10>
    107a:	33 d0       	rcall	.+102    	; 0x10e2 <__divsf3_pse+0x8e>
    107c:	0e 2e       	mov	r0, r30
    107e:	3a f0       	brmi	.+14     	; 0x108e <__divsf3_pse+0x3a>
    1080:	e0 e8       	ldi	r30, 0x80	; 128
    1082:	30 d0       	rcall	.+96     	; 0x10e4 <__divsf3_pse+0x90>
    1084:	91 50       	subi	r25, 0x01	; 1
    1086:	50 40       	sbci	r21, 0x00	; 0
    1088:	e6 95       	lsr	r30
    108a:	00 1c       	adc	r0, r0
    108c:	ca f7       	brpl	.-14     	; 0x1080 <__divsf3_pse+0x2c>
    108e:	29 d0       	rcall	.+82     	; 0x10e2 <__divsf3_pse+0x8e>
    1090:	fe 2f       	mov	r31, r30
    1092:	27 d0       	rcall	.+78     	; 0x10e2 <__divsf3_pse+0x8e>
    1094:	66 0f       	add	r22, r22
    1096:	77 1f       	adc	r23, r23
    1098:	88 1f       	adc	r24, r24
    109a:	bb 1f       	adc	r27, r27
    109c:	26 17       	cp	r18, r22
    109e:	37 07       	cpc	r19, r23
    10a0:	48 07       	cpc	r20, r24
    10a2:	ab 07       	cpc	r26, r27
    10a4:	b0 e8       	ldi	r27, 0x80	; 128
    10a6:	09 f0       	breq	.+2      	; 0x10aa <__divsf3_pse+0x56>
    10a8:	bb 0b       	sbc	r27, r27
    10aa:	80 2d       	mov	r24, r0
    10ac:	bf 01       	movw	r22, r30
    10ae:	ff 27       	eor	r31, r31
    10b0:	93 58       	subi	r25, 0x83	; 131
    10b2:	5f 4f       	sbci	r21, 0xFF	; 255
    10b4:	2a f0       	brmi	.+10     	; 0x10c0 <__divsf3_pse+0x6c>
    10b6:	9e 3f       	cpi	r25, 0xFE	; 254
    10b8:	51 05       	cpc	r21, r1
    10ba:	68 f0       	brcs	.+26     	; 0x10d6 <__divsf3_pse+0x82>
    10bc:	55 c0       	rjmp	.+170    	; 0x1168 <__fp_inf>
    10be:	9f c0       	rjmp	.+318    	; 0x11fe <__fp_szero>
    10c0:	5f 3f       	cpi	r21, 0xFF	; 255
    10c2:	ec f3       	brlt	.-6      	; 0x10be <__divsf3_pse+0x6a>
    10c4:	98 3e       	cpi	r25, 0xE8	; 232
    10c6:	dc f3       	brlt	.-10     	; 0x10be <__divsf3_pse+0x6a>
    10c8:	86 95       	lsr	r24
    10ca:	77 95       	ror	r23
    10cc:	67 95       	ror	r22
    10ce:	b7 95       	ror	r27
    10d0:	f7 95       	ror	r31
    10d2:	9f 5f       	subi	r25, 0xFF	; 255
    10d4:	c9 f7       	brne	.-14     	; 0x10c8 <__divsf3_pse+0x74>
    10d6:	88 0f       	add	r24, r24
    10d8:	91 1d       	adc	r25, r1
    10da:	96 95       	lsr	r25
    10dc:	87 95       	ror	r24
    10de:	97 f9       	bld	r25, 7
    10e0:	08 95       	ret
    10e2:	e1 e0       	ldi	r30, 0x01	; 1
    10e4:	66 0f       	add	r22, r22
    10e6:	77 1f       	adc	r23, r23
    10e8:	88 1f       	adc	r24, r24
    10ea:	bb 1f       	adc	r27, r27
    10ec:	62 17       	cp	r22, r18
    10ee:	73 07       	cpc	r23, r19
    10f0:	84 07       	cpc	r24, r20
    10f2:	ba 07       	cpc	r27, r26
    10f4:	20 f0       	brcs	.+8      	; 0x10fe <__divsf3_pse+0xaa>
    10f6:	62 1b       	sub	r22, r18
    10f8:	73 0b       	sbc	r23, r19
    10fa:	84 0b       	sbc	r24, r20
    10fc:	ba 0b       	sbc	r27, r26
    10fe:	ee 1f       	adc	r30, r30
    1100:	88 f7       	brcc	.-30     	; 0x10e4 <__divsf3_pse+0x90>
    1102:	e0 95       	com	r30
    1104:	08 95       	ret

00001106 <__fixsfsi>:
    1106:	04 d0       	rcall	.+8      	; 0x1110 <__fixunssfsi>
    1108:	68 94       	set
    110a:	b1 11       	cpse	r27, r1
    110c:	78 c0       	rjmp	.+240    	; 0x11fe <__fp_szero>
    110e:	08 95       	ret

00001110 <__fixunssfsi>:
    1110:	5b d0       	rcall	.+182    	; 0x11c8 <__fp_splitA>
    1112:	88 f0       	brcs	.+34     	; 0x1136 <__fixunssfsi+0x26>
    1114:	9f 57       	subi	r25, 0x7F	; 127
    1116:	90 f0       	brcs	.+36     	; 0x113c <__fixunssfsi+0x2c>
    1118:	b9 2f       	mov	r27, r25
    111a:	99 27       	eor	r25, r25
    111c:	b7 51       	subi	r27, 0x17	; 23
    111e:	a0 f0       	brcs	.+40     	; 0x1148 <__fixunssfsi+0x38>
    1120:	d1 f0       	breq	.+52     	; 0x1156 <__fixunssfsi+0x46>
    1122:	66 0f       	add	r22, r22
    1124:	77 1f       	adc	r23, r23
    1126:	88 1f       	adc	r24, r24
    1128:	99 1f       	adc	r25, r25
    112a:	1a f0       	brmi	.+6      	; 0x1132 <__fixunssfsi+0x22>
    112c:	ba 95       	dec	r27
    112e:	c9 f7       	brne	.-14     	; 0x1122 <__fixunssfsi+0x12>
    1130:	12 c0       	rjmp	.+36     	; 0x1156 <__fixunssfsi+0x46>
    1132:	b1 30       	cpi	r27, 0x01	; 1
    1134:	81 f0       	breq	.+32     	; 0x1156 <__fixunssfsi+0x46>
    1136:	62 d0       	rcall	.+196    	; 0x11fc <__fp_zero>
    1138:	b1 e0       	ldi	r27, 0x01	; 1
    113a:	08 95       	ret
    113c:	5f c0       	rjmp	.+190    	; 0x11fc <__fp_zero>
    113e:	67 2f       	mov	r22, r23
    1140:	78 2f       	mov	r23, r24
    1142:	88 27       	eor	r24, r24
    1144:	b8 5f       	subi	r27, 0xF8	; 248
    1146:	39 f0       	breq	.+14     	; 0x1156 <__fixunssfsi+0x46>
    1148:	b9 3f       	cpi	r27, 0xF9	; 249
    114a:	cc f3       	brlt	.-14     	; 0x113e <__fixunssfsi+0x2e>
    114c:	86 95       	lsr	r24
    114e:	77 95       	ror	r23
    1150:	67 95       	ror	r22
    1152:	b3 95       	inc	r27
    1154:	d9 f7       	brne	.-10     	; 0x114c <__fixunssfsi+0x3c>
    1156:	3e f4       	brtc	.+14     	; 0x1166 <__fixunssfsi+0x56>
    1158:	90 95       	com	r25
    115a:	80 95       	com	r24
    115c:	70 95       	com	r23
    115e:	61 95       	neg	r22
    1160:	7f 4f       	sbci	r23, 0xFF	; 255
    1162:	8f 4f       	sbci	r24, 0xFF	; 255
    1164:	9f 4f       	sbci	r25, 0xFF	; 255
    1166:	08 95       	ret

00001168 <__fp_inf>:
    1168:	97 f9       	bld	r25, 7
    116a:	9f 67       	ori	r25, 0x7F	; 127
    116c:	80 e8       	ldi	r24, 0x80	; 128
    116e:	70 e0       	ldi	r23, 0x00	; 0
    1170:	60 e0       	ldi	r22, 0x00	; 0
    1172:	08 95       	ret

00001174 <__fp_nan>:
    1174:	9f ef       	ldi	r25, 0xFF	; 255
    1176:	80 ec       	ldi	r24, 0xC0	; 192
    1178:	08 95       	ret

0000117a <__fp_pscA>:
    117a:	00 24       	eor	r0, r0
    117c:	0a 94       	dec	r0
    117e:	16 16       	cp	r1, r22
    1180:	17 06       	cpc	r1, r23
    1182:	18 06       	cpc	r1, r24
    1184:	09 06       	cpc	r0, r25
    1186:	08 95       	ret

00001188 <__fp_pscB>:
    1188:	00 24       	eor	r0, r0
    118a:	0a 94       	dec	r0
    118c:	12 16       	cp	r1, r18
    118e:	13 06       	cpc	r1, r19
    1190:	14 06       	cpc	r1, r20
    1192:	05 06       	cpc	r0, r21
    1194:	08 95       	ret

00001196 <__fp_round>:
    1196:	09 2e       	mov	r0, r25
    1198:	03 94       	inc	r0
    119a:	00 0c       	add	r0, r0
    119c:	11 f4       	brne	.+4      	; 0x11a2 <__fp_round+0xc>
    119e:	88 23       	and	r24, r24
    11a0:	52 f0       	brmi	.+20     	; 0x11b6 <__fp_round+0x20>
    11a2:	bb 0f       	add	r27, r27
    11a4:	40 f4       	brcc	.+16     	; 0x11b6 <__fp_round+0x20>
    11a6:	bf 2b       	or	r27, r31
    11a8:	11 f4       	brne	.+4      	; 0x11ae <__fp_round+0x18>
    11aa:	60 ff       	sbrs	r22, 0
    11ac:	04 c0       	rjmp	.+8      	; 0x11b6 <__fp_round+0x20>
    11ae:	6f 5f       	subi	r22, 0xFF	; 255
    11b0:	7f 4f       	sbci	r23, 0xFF	; 255
    11b2:	8f 4f       	sbci	r24, 0xFF	; 255
    11b4:	9f 4f       	sbci	r25, 0xFF	; 255
    11b6:	08 95       	ret

000011b8 <__fp_split3>:
    11b8:	57 fd       	sbrc	r21, 7
    11ba:	90 58       	subi	r25, 0x80	; 128
    11bc:	44 0f       	add	r20, r20
    11be:	55 1f       	adc	r21, r21
    11c0:	59 f0       	breq	.+22     	; 0x11d8 <__fp_splitA+0x10>
    11c2:	5f 3f       	cpi	r21, 0xFF	; 255
    11c4:	71 f0       	breq	.+28     	; 0x11e2 <__fp_splitA+0x1a>
    11c6:	47 95       	ror	r20

000011c8 <__fp_splitA>:
    11c8:	88 0f       	add	r24, r24
    11ca:	97 fb       	bst	r25, 7
    11cc:	99 1f       	adc	r25, r25
    11ce:	61 f0       	breq	.+24     	; 0x11e8 <__fp_splitA+0x20>
    11d0:	9f 3f       	cpi	r25, 0xFF	; 255
    11d2:	79 f0       	breq	.+30     	; 0x11f2 <__fp_splitA+0x2a>
    11d4:	87 95       	ror	r24
    11d6:	08 95       	ret
    11d8:	12 16       	cp	r1, r18
    11da:	13 06       	cpc	r1, r19
    11dc:	14 06       	cpc	r1, r20
    11de:	55 1f       	adc	r21, r21
    11e0:	f2 cf       	rjmp	.-28     	; 0x11c6 <__fp_split3+0xe>
    11e2:	46 95       	lsr	r20
    11e4:	f1 df       	rcall	.-30     	; 0x11c8 <__fp_splitA>
    11e6:	08 c0       	rjmp	.+16     	; 0x11f8 <__fp_splitA+0x30>
    11e8:	16 16       	cp	r1, r22
    11ea:	17 06       	cpc	r1, r23
    11ec:	18 06       	cpc	r1, r24
    11ee:	99 1f       	adc	r25, r25
    11f0:	f1 cf       	rjmp	.-30     	; 0x11d4 <__fp_splitA+0xc>
    11f2:	86 95       	lsr	r24
    11f4:	71 05       	cpc	r23, r1
    11f6:	61 05       	cpc	r22, r1
    11f8:	08 94       	sec
    11fa:	08 95       	ret

000011fc <__fp_zero>:
    11fc:	e8 94       	clt

000011fe <__fp_szero>:
    11fe:	bb 27       	eor	r27, r27
    1200:	66 27       	eor	r22, r22
    1202:	77 27       	eor	r23, r23
    1204:	cb 01       	movw	r24, r22
    1206:	97 f9       	bld	r25, 7
    1208:	08 95       	ret

0000120a <strcmp>:
    120a:	fb 01       	movw	r30, r22
    120c:	dc 01       	movw	r26, r24
    120e:	8d 91       	ld	r24, X+
    1210:	01 90       	ld	r0, Z+
    1212:	80 19       	sub	r24, r0
    1214:	01 10       	cpse	r0, r1
    1216:	d9 f3       	breq	.-10     	; 0x120e <strcmp+0x4>
    1218:	99 0b       	sbc	r25, r25
    121a:	08 95       	ret

0000121c <__itoa_ncheck>:
    121c:	bb 27       	eor	r27, r27
    121e:	4a 30       	cpi	r20, 0x0A	; 10
    1220:	31 f4       	brne	.+12     	; 0x122e <__itoa_ncheck+0x12>
    1222:	99 23       	and	r25, r25
    1224:	22 f4       	brpl	.+8      	; 0x122e <__itoa_ncheck+0x12>
    1226:	bd e2       	ldi	r27, 0x2D	; 45
    1228:	90 95       	com	r25
    122a:	81 95       	neg	r24
    122c:	9f 4f       	sbci	r25, 0xFF	; 255
    122e:	01 c0       	rjmp	.+2      	; 0x1232 <__utoa_common>

00001230 <__utoa_ncheck>:
    1230:	bb 27       	eor	r27, r27

00001232 <__utoa_common>:
    1232:	fb 01       	movw	r30, r22
    1234:	55 27       	eor	r21, r21
    1236:	aa 27       	eor	r26, r26
    1238:	88 0f       	add	r24, r24
    123a:	99 1f       	adc	r25, r25
    123c:	aa 1f       	adc	r26, r26
    123e:	a4 17       	cp	r26, r20
    1240:	10 f0       	brcs	.+4      	; 0x1246 <__utoa_common+0x14>
    1242:	a4 1b       	sub	r26, r20
    1244:	83 95       	inc	r24
    1246:	50 51       	subi	r21, 0x10	; 16
    1248:	b9 f7       	brne	.-18     	; 0x1238 <__utoa_common+0x6>
    124a:	a0 5d       	subi	r26, 0xD0	; 208
    124c:	aa 33       	cpi	r26, 0x3A	; 58
    124e:	08 f0       	brcs	.+2      	; 0x1252 <__utoa_common+0x20>
    1250:	a9 5d       	subi	r26, 0xD9	; 217
    1252:	a1 93       	st	Z+, r26
    1254:	00 97       	sbiw	r24, 0x00	; 0
    1256:	79 f7       	brne	.-34     	; 0x1236 <__utoa_common+0x4>
    1258:	b1 11       	cpse	r27, r1
    125a:	b1 93       	st	Z+, r27
    125c:	11 92       	st	Z+, r1
    125e:	cb 01       	movw	r24, r22
    1260:	15 c2       	rjmp	.+1066   	; 0x168c <strrev>

00001262 <snprintf>:
    1262:	ae e0       	ldi	r26, 0x0E	; 14
    1264:	b0 e0       	ldi	r27, 0x00	; 0
    1266:	e6 e3       	ldi	r30, 0x36	; 54
    1268:	f9 e0       	ldi	r31, 0x09	; 9
    126a:	c8 c2       	rjmp	.+1424   	; 0x17fc <__prologue_saves__+0x1c>
    126c:	0d 89       	ldd	r16, Y+21	; 0x15
    126e:	1e 89       	ldd	r17, Y+22	; 0x16
    1270:	8f 89       	ldd	r24, Y+23	; 0x17
    1272:	98 8d       	ldd	r25, Y+24	; 0x18
    1274:	26 e0       	ldi	r18, 0x06	; 6
    1276:	2c 83       	std	Y+4, r18	; 0x04
    1278:	1a 83       	std	Y+2, r17	; 0x02
    127a:	09 83       	std	Y+1, r16	; 0x01
    127c:	97 ff       	sbrs	r25, 7
    127e:	02 c0       	rjmp	.+4      	; 0x1284 <snprintf+0x22>
    1280:	80 e0       	ldi	r24, 0x00	; 0
    1282:	90 e8       	ldi	r25, 0x80	; 128
    1284:	01 97       	sbiw	r24, 0x01	; 1
    1286:	9e 83       	std	Y+6, r25	; 0x06
    1288:	8d 83       	std	Y+5, r24	; 0x05
    128a:	ae 01       	movw	r20, r28
    128c:	45 5e       	subi	r20, 0xE5	; 229
    128e:	5f 4f       	sbci	r21, 0xFF	; 255
    1290:	69 8d       	ldd	r22, Y+25	; 0x19
    1292:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1294:	ce 01       	movw	r24, r28
    1296:	01 96       	adiw	r24, 0x01	; 1
    1298:	11 d0       	rcall	.+34     	; 0x12bc <vfprintf>
    129a:	4d 81       	ldd	r20, Y+5	; 0x05
    129c:	5e 81       	ldd	r21, Y+6	; 0x06
    129e:	57 fd       	sbrc	r21, 7
    12a0:	0a c0       	rjmp	.+20     	; 0x12b6 <snprintf+0x54>
    12a2:	2f 81       	ldd	r18, Y+7	; 0x07
    12a4:	38 85       	ldd	r19, Y+8	; 0x08
    12a6:	42 17       	cp	r20, r18
    12a8:	53 07       	cpc	r21, r19
    12aa:	0c f4       	brge	.+2      	; 0x12ae <snprintf+0x4c>
    12ac:	9a 01       	movw	r18, r20
    12ae:	f8 01       	movw	r30, r16
    12b0:	e2 0f       	add	r30, r18
    12b2:	f3 1f       	adc	r31, r19
    12b4:	10 82       	st	Z, r1
    12b6:	2e 96       	adiw	r28, 0x0e	; 14
    12b8:	e4 e0       	ldi	r30, 0x04	; 4
    12ba:	bc c2       	rjmp	.+1400   	; 0x1834 <__epilogue_restores__+0x1c>

000012bc <vfprintf>:
    12bc:	ab e0       	ldi	r26, 0x0B	; 11
    12be:	b0 e0       	ldi	r27, 0x00	; 0
    12c0:	e3 e6       	ldi	r30, 0x63	; 99
    12c2:	f9 e0       	ldi	r31, 0x09	; 9
    12c4:	8d c2       	rjmp	.+1306   	; 0x17e0 <__prologue_saves__>
    12c6:	6c 01       	movw	r12, r24
    12c8:	7b 01       	movw	r14, r22
    12ca:	8a 01       	movw	r16, r20
    12cc:	fc 01       	movw	r30, r24
    12ce:	17 82       	std	Z+7, r1	; 0x07
    12d0:	16 82       	std	Z+6, r1	; 0x06
    12d2:	83 81       	ldd	r24, Z+3	; 0x03
    12d4:	81 ff       	sbrs	r24, 1
    12d6:	bf c1       	rjmp	.+894    	; 0x1656 <vfprintf+0x39a>
    12d8:	ce 01       	movw	r24, r28
    12da:	01 96       	adiw	r24, 0x01	; 1
    12dc:	3c 01       	movw	r6, r24
    12de:	f6 01       	movw	r30, r12
    12e0:	93 81       	ldd	r25, Z+3	; 0x03
    12e2:	f7 01       	movw	r30, r14
    12e4:	93 fd       	sbrc	r25, 3
    12e6:	85 91       	lpm	r24, Z+
    12e8:	93 ff       	sbrs	r25, 3
    12ea:	81 91       	ld	r24, Z+
    12ec:	7f 01       	movw	r14, r30
    12ee:	88 23       	and	r24, r24
    12f0:	09 f4       	brne	.+2      	; 0x12f4 <vfprintf+0x38>
    12f2:	ad c1       	rjmp	.+858    	; 0x164e <vfprintf+0x392>
    12f4:	85 32       	cpi	r24, 0x25	; 37
    12f6:	39 f4       	brne	.+14     	; 0x1306 <vfprintf+0x4a>
    12f8:	93 fd       	sbrc	r25, 3
    12fa:	85 91       	lpm	r24, Z+
    12fc:	93 ff       	sbrs	r25, 3
    12fe:	81 91       	ld	r24, Z+
    1300:	7f 01       	movw	r14, r30
    1302:	85 32       	cpi	r24, 0x25	; 37
    1304:	21 f4       	brne	.+8      	; 0x130e <vfprintf+0x52>
    1306:	b6 01       	movw	r22, r12
    1308:	90 e0       	ldi	r25, 0x00	; 0
    130a:	d0 d1       	rcall	.+928    	; 0x16ac <fputc>
    130c:	e8 cf       	rjmp	.-48     	; 0x12de <vfprintf+0x22>
    130e:	91 2c       	mov	r9, r1
    1310:	21 2c       	mov	r2, r1
    1312:	31 2c       	mov	r3, r1
    1314:	ff e1       	ldi	r31, 0x1F	; 31
    1316:	f3 15       	cp	r31, r3
    1318:	d8 f0       	brcs	.+54     	; 0x1350 <vfprintf+0x94>
    131a:	8b 32       	cpi	r24, 0x2B	; 43
    131c:	79 f0       	breq	.+30     	; 0x133c <vfprintf+0x80>
    131e:	38 f4       	brcc	.+14     	; 0x132e <vfprintf+0x72>
    1320:	80 32       	cpi	r24, 0x20	; 32
    1322:	79 f0       	breq	.+30     	; 0x1342 <vfprintf+0x86>
    1324:	83 32       	cpi	r24, 0x23	; 35
    1326:	a1 f4       	brne	.+40     	; 0x1350 <vfprintf+0x94>
    1328:	23 2d       	mov	r18, r3
    132a:	20 61       	ori	r18, 0x10	; 16
    132c:	1d c0       	rjmp	.+58     	; 0x1368 <vfprintf+0xac>
    132e:	8d 32       	cpi	r24, 0x2D	; 45
    1330:	61 f0       	breq	.+24     	; 0x134a <vfprintf+0x8e>
    1332:	80 33       	cpi	r24, 0x30	; 48
    1334:	69 f4       	brne	.+26     	; 0x1350 <vfprintf+0x94>
    1336:	23 2d       	mov	r18, r3
    1338:	21 60       	ori	r18, 0x01	; 1
    133a:	16 c0       	rjmp	.+44     	; 0x1368 <vfprintf+0xac>
    133c:	83 2d       	mov	r24, r3
    133e:	82 60       	ori	r24, 0x02	; 2
    1340:	38 2e       	mov	r3, r24
    1342:	e3 2d       	mov	r30, r3
    1344:	e4 60       	ori	r30, 0x04	; 4
    1346:	3e 2e       	mov	r3, r30
    1348:	2a c0       	rjmp	.+84     	; 0x139e <vfprintf+0xe2>
    134a:	f3 2d       	mov	r31, r3
    134c:	f8 60       	ori	r31, 0x08	; 8
    134e:	1d c0       	rjmp	.+58     	; 0x138a <vfprintf+0xce>
    1350:	37 fc       	sbrc	r3, 7
    1352:	2d c0       	rjmp	.+90     	; 0x13ae <vfprintf+0xf2>
    1354:	20 ed       	ldi	r18, 0xD0	; 208
    1356:	28 0f       	add	r18, r24
    1358:	2a 30       	cpi	r18, 0x0A	; 10
    135a:	40 f0       	brcs	.+16     	; 0x136c <vfprintf+0xb0>
    135c:	8e 32       	cpi	r24, 0x2E	; 46
    135e:	b9 f4       	brne	.+46     	; 0x138e <vfprintf+0xd2>
    1360:	36 fc       	sbrc	r3, 6
    1362:	75 c1       	rjmp	.+746    	; 0x164e <vfprintf+0x392>
    1364:	23 2d       	mov	r18, r3
    1366:	20 64       	ori	r18, 0x40	; 64
    1368:	32 2e       	mov	r3, r18
    136a:	19 c0       	rjmp	.+50     	; 0x139e <vfprintf+0xe2>
    136c:	36 fe       	sbrs	r3, 6
    136e:	06 c0       	rjmp	.+12     	; 0x137c <vfprintf+0xc0>
    1370:	8a e0       	ldi	r24, 0x0A	; 10
    1372:	98 9e       	mul	r9, r24
    1374:	20 0d       	add	r18, r0
    1376:	11 24       	eor	r1, r1
    1378:	92 2e       	mov	r9, r18
    137a:	11 c0       	rjmp	.+34     	; 0x139e <vfprintf+0xe2>
    137c:	ea e0       	ldi	r30, 0x0A	; 10
    137e:	2e 9e       	mul	r2, r30
    1380:	20 0d       	add	r18, r0
    1382:	11 24       	eor	r1, r1
    1384:	22 2e       	mov	r2, r18
    1386:	f3 2d       	mov	r31, r3
    1388:	f0 62       	ori	r31, 0x20	; 32
    138a:	3f 2e       	mov	r3, r31
    138c:	08 c0       	rjmp	.+16     	; 0x139e <vfprintf+0xe2>
    138e:	8c 36       	cpi	r24, 0x6C	; 108
    1390:	21 f4       	brne	.+8      	; 0x139a <vfprintf+0xde>
    1392:	83 2d       	mov	r24, r3
    1394:	80 68       	ori	r24, 0x80	; 128
    1396:	38 2e       	mov	r3, r24
    1398:	02 c0       	rjmp	.+4      	; 0x139e <vfprintf+0xe2>
    139a:	88 36       	cpi	r24, 0x68	; 104
    139c:	41 f4       	brne	.+16     	; 0x13ae <vfprintf+0xf2>
    139e:	f7 01       	movw	r30, r14
    13a0:	93 fd       	sbrc	r25, 3
    13a2:	85 91       	lpm	r24, Z+
    13a4:	93 ff       	sbrs	r25, 3
    13a6:	81 91       	ld	r24, Z+
    13a8:	7f 01       	movw	r14, r30
    13aa:	81 11       	cpse	r24, r1
    13ac:	b3 cf       	rjmp	.-154    	; 0x1314 <vfprintf+0x58>
    13ae:	98 2f       	mov	r25, r24
    13b0:	9f 7d       	andi	r25, 0xDF	; 223
    13b2:	95 54       	subi	r25, 0x45	; 69
    13b4:	93 30       	cpi	r25, 0x03	; 3
    13b6:	28 f4       	brcc	.+10     	; 0x13c2 <vfprintf+0x106>
    13b8:	0c 5f       	subi	r16, 0xFC	; 252
    13ba:	1f 4f       	sbci	r17, 0xFF	; 255
    13bc:	9f e3       	ldi	r25, 0x3F	; 63
    13be:	99 83       	std	Y+1, r25	; 0x01
    13c0:	0d c0       	rjmp	.+26     	; 0x13dc <vfprintf+0x120>
    13c2:	83 36       	cpi	r24, 0x63	; 99
    13c4:	31 f0       	breq	.+12     	; 0x13d2 <vfprintf+0x116>
    13c6:	83 37       	cpi	r24, 0x73	; 115
    13c8:	71 f0       	breq	.+28     	; 0x13e6 <vfprintf+0x12a>
    13ca:	83 35       	cpi	r24, 0x53	; 83
    13cc:	09 f0       	breq	.+2      	; 0x13d0 <vfprintf+0x114>
    13ce:	55 c0       	rjmp	.+170    	; 0x147a <vfprintf+0x1be>
    13d0:	20 c0       	rjmp	.+64     	; 0x1412 <vfprintf+0x156>
    13d2:	f8 01       	movw	r30, r16
    13d4:	80 81       	ld	r24, Z
    13d6:	89 83       	std	Y+1, r24	; 0x01
    13d8:	0e 5f       	subi	r16, 0xFE	; 254
    13da:	1f 4f       	sbci	r17, 0xFF	; 255
    13dc:	88 24       	eor	r8, r8
    13de:	83 94       	inc	r8
    13e0:	91 2c       	mov	r9, r1
    13e2:	53 01       	movw	r10, r6
    13e4:	12 c0       	rjmp	.+36     	; 0x140a <vfprintf+0x14e>
    13e6:	28 01       	movw	r4, r16
    13e8:	f2 e0       	ldi	r31, 0x02	; 2
    13ea:	4f 0e       	add	r4, r31
    13ec:	51 1c       	adc	r5, r1
    13ee:	f8 01       	movw	r30, r16
    13f0:	a0 80       	ld	r10, Z
    13f2:	b1 80       	ldd	r11, Z+1	; 0x01
    13f4:	36 fe       	sbrs	r3, 6
    13f6:	03 c0       	rjmp	.+6      	; 0x13fe <vfprintf+0x142>
    13f8:	69 2d       	mov	r22, r9
    13fa:	70 e0       	ldi	r23, 0x00	; 0
    13fc:	02 c0       	rjmp	.+4      	; 0x1402 <vfprintf+0x146>
    13fe:	6f ef       	ldi	r22, 0xFF	; 255
    1400:	7f ef       	ldi	r23, 0xFF	; 255
    1402:	c5 01       	movw	r24, r10
    1404:	38 d1       	rcall	.+624    	; 0x1676 <strnlen>
    1406:	4c 01       	movw	r8, r24
    1408:	82 01       	movw	r16, r4
    140a:	f3 2d       	mov	r31, r3
    140c:	ff 77       	andi	r31, 0x7F	; 127
    140e:	3f 2e       	mov	r3, r31
    1410:	15 c0       	rjmp	.+42     	; 0x143c <vfprintf+0x180>
    1412:	28 01       	movw	r4, r16
    1414:	22 e0       	ldi	r18, 0x02	; 2
    1416:	42 0e       	add	r4, r18
    1418:	51 1c       	adc	r5, r1
    141a:	f8 01       	movw	r30, r16
    141c:	a0 80       	ld	r10, Z
    141e:	b1 80       	ldd	r11, Z+1	; 0x01
    1420:	36 fe       	sbrs	r3, 6
    1422:	03 c0       	rjmp	.+6      	; 0x142a <vfprintf+0x16e>
    1424:	69 2d       	mov	r22, r9
    1426:	70 e0       	ldi	r23, 0x00	; 0
    1428:	02 c0       	rjmp	.+4      	; 0x142e <vfprintf+0x172>
    142a:	6f ef       	ldi	r22, 0xFF	; 255
    142c:	7f ef       	ldi	r23, 0xFF	; 255
    142e:	c5 01       	movw	r24, r10
    1430:	17 d1       	rcall	.+558    	; 0x1660 <strnlen_P>
    1432:	4c 01       	movw	r8, r24
    1434:	f3 2d       	mov	r31, r3
    1436:	f0 68       	ori	r31, 0x80	; 128
    1438:	3f 2e       	mov	r3, r31
    143a:	82 01       	movw	r16, r4
    143c:	33 fc       	sbrc	r3, 3
    143e:	19 c0       	rjmp	.+50     	; 0x1472 <vfprintf+0x1b6>
    1440:	82 2d       	mov	r24, r2
    1442:	90 e0       	ldi	r25, 0x00	; 0
    1444:	88 16       	cp	r8, r24
    1446:	99 06       	cpc	r9, r25
    1448:	a0 f4       	brcc	.+40     	; 0x1472 <vfprintf+0x1b6>
    144a:	b6 01       	movw	r22, r12
    144c:	80 e2       	ldi	r24, 0x20	; 32
    144e:	90 e0       	ldi	r25, 0x00	; 0
    1450:	2d d1       	rcall	.+602    	; 0x16ac <fputc>
    1452:	2a 94       	dec	r2
    1454:	f5 cf       	rjmp	.-22     	; 0x1440 <vfprintf+0x184>
    1456:	f5 01       	movw	r30, r10
    1458:	37 fc       	sbrc	r3, 7
    145a:	85 91       	lpm	r24, Z+
    145c:	37 fe       	sbrs	r3, 7
    145e:	81 91       	ld	r24, Z+
    1460:	5f 01       	movw	r10, r30
    1462:	b6 01       	movw	r22, r12
    1464:	90 e0       	ldi	r25, 0x00	; 0
    1466:	22 d1       	rcall	.+580    	; 0x16ac <fputc>
    1468:	21 10       	cpse	r2, r1
    146a:	2a 94       	dec	r2
    146c:	21 e0       	ldi	r18, 0x01	; 1
    146e:	82 1a       	sub	r8, r18
    1470:	91 08       	sbc	r9, r1
    1472:	81 14       	cp	r8, r1
    1474:	91 04       	cpc	r9, r1
    1476:	79 f7       	brne	.-34     	; 0x1456 <vfprintf+0x19a>
    1478:	e1 c0       	rjmp	.+450    	; 0x163c <vfprintf+0x380>
    147a:	84 36       	cpi	r24, 0x64	; 100
    147c:	11 f0       	breq	.+4      	; 0x1482 <vfprintf+0x1c6>
    147e:	89 36       	cpi	r24, 0x69	; 105
    1480:	39 f5       	brne	.+78     	; 0x14d0 <vfprintf+0x214>
    1482:	f8 01       	movw	r30, r16
    1484:	37 fe       	sbrs	r3, 7
    1486:	07 c0       	rjmp	.+14     	; 0x1496 <vfprintf+0x1da>
    1488:	60 81       	ld	r22, Z
    148a:	71 81       	ldd	r23, Z+1	; 0x01
    148c:	82 81       	ldd	r24, Z+2	; 0x02
    148e:	93 81       	ldd	r25, Z+3	; 0x03
    1490:	0c 5f       	subi	r16, 0xFC	; 252
    1492:	1f 4f       	sbci	r17, 0xFF	; 255
    1494:	08 c0       	rjmp	.+16     	; 0x14a6 <vfprintf+0x1ea>
    1496:	60 81       	ld	r22, Z
    1498:	71 81       	ldd	r23, Z+1	; 0x01
    149a:	07 2e       	mov	r0, r23
    149c:	00 0c       	add	r0, r0
    149e:	88 0b       	sbc	r24, r24
    14a0:	99 0b       	sbc	r25, r25
    14a2:	0e 5f       	subi	r16, 0xFE	; 254
    14a4:	1f 4f       	sbci	r17, 0xFF	; 255
    14a6:	f3 2d       	mov	r31, r3
    14a8:	ff 76       	andi	r31, 0x6F	; 111
    14aa:	3f 2e       	mov	r3, r31
    14ac:	97 ff       	sbrs	r25, 7
    14ae:	09 c0       	rjmp	.+18     	; 0x14c2 <vfprintf+0x206>
    14b0:	90 95       	com	r25
    14b2:	80 95       	com	r24
    14b4:	70 95       	com	r23
    14b6:	61 95       	neg	r22
    14b8:	7f 4f       	sbci	r23, 0xFF	; 255
    14ba:	8f 4f       	sbci	r24, 0xFF	; 255
    14bc:	9f 4f       	sbci	r25, 0xFF	; 255
    14be:	f0 68       	ori	r31, 0x80	; 128
    14c0:	3f 2e       	mov	r3, r31
    14c2:	2a e0       	ldi	r18, 0x0A	; 10
    14c4:	30 e0       	ldi	r19, 0x00	; 0
    14c6:	a3 01       	movw	r20, r6
    14c8:	2d d1       	rcall	.+602    	; 0x1724 <__ultoa_invert>
    14ca:	88 2e       	mov	r8, r24
    14cc:	86 18       	sub	r8, r6
    14ce:	44 c0       	rjmp	.+136    	; 0x1558 <vfprintf+0x29c>
    14d0:	85 37       	cpi	r24, 0x75	; 117
    14d2:	31 f4       	brne	.+12     	; 0x14e0 <vfprintf+0x224>
    14d4:	23 2d       	mov	r18, r3
    14d6:	2f 7e       	andi	r18, 0xEF	; 239
    14d8:	b2 2e       	mov	r11, r18
    14da:	2a e0       	ldi	r18, 0x0A	; 10
    14dc:	30 e0       	ldi	r19, 0x00	; 0
    14de:	25 c0       	rjmp	.+74     	; 0x152a <vfprintf+0x26e>
    14e0:	93 2d       	mov	r25, r3
    14e2:	99 7f       	andi	r25, 0xF9	; 249
    14e4:	b9 2e       	mov	r11, r25
    14e6:	8f 36       	cpi	r24, 0x6F	; 111
    14e8:	c1 f0       	breq	.+48     	; 0x151a <vfprintf+0x25e>
    14ea:	18 f4       	brcc	.+6      	; 0x14f2 <vfprintf+0x236>
    14ec:	88 35       	cpi	r24, 0x58	; 88
    14ee:	79 f0       	breq	.+30     	; 0x150e <vfprintf+0x252>
    14f0:	ae c0       	rjmp	.+348    	; 0x164e <vfprintf+0x392>
    14f2:	80 37       	cpi	r24, 0x70	; 112
    14f4:	19 f0       	breq	.+6      	; 0x14fc <vfprintf+0x240>
    14f6:	88 37       	cpi	r24, 0x78	; 120
    14f8:	21 f0       	breq	.+8      	; 0x1502 <vfprintf+0x246>
    14fa:	a9 c0       	rjmp	.+338    	; 0x164e <vfprintf+0x392>
    14fc:	e9 2f       	mov	r30, r25
    14fe:	e0 61       	ori	r30, 0x10	; 16
    1500:	be 2e       	mov	r11, r30
    1502:	b4 fe       	sbrs	r11, 4
    1504:	0d c0       	rjmp	.+26     	; 0x1520 <vfprintf+0x264>
    1506:	fb 2d       	mov	r31, r11
    1508:	f4 60       	ori	r31, 0x04	; 4
    150a:	bf 2e       	mov	r11, r31
    150c:	09 c0       	rjmp	.+18     	; 0x1520 <vfprintf+0x264>
    150e:	34 fe       	sbrs	r3, 4
    1510:	0a c0       	rjmp	.+20     	; 0x1526 <vfprintf+0x26a>
    1512:	29 2f       	mov	r18, r25
    1514:	26 60       	ori	r18, 0x06	; 6
    1516:	b2 2e       	mov	r11, r18
    1518:	06 c0       	rjmp	.+12     	; 0x1526 <vfprintf+0x26a>
    151a:	28 e0       	ldi	r18, 0x08	; 8
    151c:	30 e0       	ldi	r19, 0x00	; 0
    151e:	05 c0       	rjmp	.+10     	; 0x152a <vfprintf+0x26e>
    1520:	20 e1       	ldi	r18, 0x10	; 16
    1522:	30 e0       	ldi	r19, 0x00	; 0
    1524:	02 c0       	rjmp	.+4      	; 0x152a <vfprintf+0x26e>
    1526:	20 e1       	ldi	r18, 0x10	; 16
    1528:	32 e0       	ldi	r19, 0x02	; 2
    152a:	f8 01       	movw	r30, r16
    152c:	b7 fe       	sbrs	r11, 7
    152e:	07 c0       	rjmp	.+14     	; 0x153e <vfprintf+0x282>
    1530:	60 81       	ld	r22, Z
    1532:	71 81       	ldd	r23, Z+1	; 0x01
    1534:	82 81       	ldd	r24, Z+2	; 0x02
    1536:	93 81       	ldd	r25, Z+3	; 0x03
    1538:	0c 5f       	subi	r16, 0xFC	; 252
    153a:	1f 4f       	sbci	r17, 0xFF	; 255
    153c:	06 c0       	rjmp	.+12     	; 0x154a <vfprintf+0x28e>
    153e:	60 81       	ld	r22, Z
    1540:	71 81       	ldd	r23, Z+1	; 0x01
    1542:	80 e0       	ldi	r24, 0x00	; 0
    1544:	90 e0       	ldi	r25, 0x00	; 0
    1546:	0e 5f       	subi	r16, 0xFE	; 254
    1548:	1f 4f       	sbci	r17, 0xFF	; 255
    154a:	a3 01       	movw	r20, r6
    154c:	eb d0       	rcall	.+470    	; 0x1724 <__ultoa_invert>
    154e:	88 2e       	mov	r8, r24
    1550:	86 18       	sub	r8, r6
    1552:	fb 2d       	mov	r31, r11
    1554:	ff 77       	andi	r31, 0x7F	; 127
    1556:	3f 2e       	mov	r3, r31
    1558:	36 fe       	sbrs	r3, 6
    155a:	0d c0       	rjmp	.+26     	; 0x1576 <vfprintf+0x2ba>
    155c:	23 2d       	mov	r18, r3
    155e:	2e 7f       	andi	r18, 0xFE	; 254
    1560:	a2 2e       	mov	r10, r18
    1562:	89 14       	cp	r8, r9
    1564:	58 f4       	brcc	.+22     	; 0x157c <vfprintf+0x2c0>
    1566:	34 fe       	sbrs	r3, 4
    1568:	0b c0       	rjmp	.+22     	; 0x1580 <vfprintf+0x2c4>
    156a:	32 fc       	sbrc	r3, 2
    156c:	09 c0       	rjmp	.+18     	; 0x1580 <vfprintf+0x2c4>
    156e:	83 2d       	mov	r24, r3
    1570:	8e 7e       	andi	r24, 0xEE	; 238
    1572:	a8 2e       	mov	r10, r24
    1574:	05 c0       	rjmp	.+10     	; 0x1580 <vfprintf+0x2c4>
    1576:	b8 2c       	mov	r11, r8
    1578:	a3 2c       	mov	r10, r3
    157a:	03 c0       	rjmp	.+6      	; 0x1582 <vfprintf+0x2c6>
    157c:	b8 2c       	mov	r11, r8
    157e:	01 c0       	rjmp	.+2      	; 0x1582 <vfprintf+0x2c6>
    1580:	b9 2c       	mov	r11, r9
    1582:	a4 fe       	sbrs	r10, 4
    1584:	0f c0       	rjmp	.+30     	; 0x15a4 <vfprintf+0x2e8>
    1586:	fe 01       	movw	r30, r28
    1588:	e8 0d       	add	r30, r8
    158a:	f1 1d       	adc	r31, r1
    158c:	80 81       	ld	r24, Z
    158e:	80 33       	cpi	r24, 0x30	; 48
    1590:	21 f4       	brne	.+8      	; 0x159a <vfprintf+0x2de>
    1592:	9a 2d       	mov	r25, r10
    1594:	99 7e       	andi	r25, 0xE9	; 233
    1596:	a9 2e       	mov	r10, r25
    1598:	09 c0       	rjmp	.+18     	; 0x15ac <vfprintf+0x2f0>
    159a:	a2 fe       	sbrs	r10, 2
    159c:	06 c0       	rjmp	.+12     	; 0x15aa <vfprintf+0x2ee>
    159e:	b3 94       	inc	r11
    15a0:	b3 94       	inc	r11
    15a2:	04 c0       	rjmp	.+8      	; 0x15ac <vfprintf+0x2f0>
    15a4:	8a 2d       	mov	r24, r10
    15a6:	86 78       	andi	r24, 0x86	; 134
    15a8:	09 f0       	breq	.+2      	; 0x15ac <vfprintf+0x2f0>
    15aa:	b3 94       	inc	r11
    15ac:	a3 fc       	sbrc	r10, 3
    15ae:	10 c0       	rjmp	.+32     	; 0x15d0 <vfprintf+0x314>
    15b0:	a0 fe       	sbrs	r10, 0
    15b2:	06 c0       	rjmp	.+12     	; 0x15c0 <vfprintf+0x304>
    15b4:	b2 14       	cp	r11, r2
    15b6:	80 f4       	brcc	.+32     	; 0x15d8 <vfprintf+0x31c>
    15b8:	28 0c       	add	r2, r8
    15ba:	92 2c       	mov	r9, r2
    15bc:	9b 18       	sub	r9, r11
    15be:	0d c0       	rjmp	.+26     	; 0x15da <vfprintf+0x31e>
    15c0:	b2 14       	cp	r11, r2
    15c2:	58 f4       	brcc	.+22     	; 0x15da <vfprintf+0x31e>
    15c4:	b6 01       	movw	r22, r12
    15c6:	80 e2       	ldi	r24, 0x20	; 32
    15c8:	90 e0       	ldi	r25, 0x00	; 0
    15ca:	70 d0       	rcall	.+224    	; 0x16ac <fputc>
    15cc:	b3 94       	inc	r11
    15ce:	f8 cf       	rjmp	.-16     	; 0x15c0 <vfprintf+0x304>
    15d0:	b2 14       	cp	r11, r2
    15d2:	18 f4       	brcc	.+6      	; 0x15da <vfprintf+0x31e>
    15d4:	2b 18       	sub	r2, r11
    15d6:	02 c0       	rjmp	.+4      	; 0x15dc <vfprintf+0x320>
    15d8:	98 2c       	mov	r9, r8
    15da:	21 2c       	mov	r2, r1
    15dc:	a4 fe       	sbrs	r10, 4
    15de:	0f c0       	rjmp	.+30     	; 0x15fe <vfprintf+0x342>
    15e0:	b6 01       	movw	r22, r12
    15e2:	80 e3       	ldi	r24, 0x30	; 48
    15e4:	90 e0       	ldi	r25, 0x00	; 0
    15e6:	62 d0       	rcall	.+196    	; 0x16ac <fputc>
    15e8:	a2 fe       	sbrs	r10, 2
    15ea:	16 c0       	rjmp	.+44     	; 0x1618 <vfprintf+0x35c>
    15ec:	a1 fc       	sbrc	r10, 1
    15ee:	03 c0       	rjmp	.+6      	; 0x15f6 <vfprintf+0x33a>
    15f0:	88 e7       	ldi	r24, 0x78	; 120
    15f2:	90 e0       	ldi	r25, 0x00	; 0
    15f4:	02 c0       	rjmp	.+4      	; 0x15fa <vfprintf+0x33e>
    15f6:	88 e5       	ldi	r24, 0x58	; 88
    15f8:	90 e0       	ldi	r25, 0x00	; 0
    15fa:	b6 01       	movw	r22, r12
    15fc:	0c c0       	rjmp	.+24     	; 0x1616 <vfprintf+0x35a>
    15fe:	8a 2d       	mov	r24, r10
    1600:	86 78       	andi	r24, 0x86	; 134
    1602:	51 f0       	breq	.+20     	; 0x1618 <vfprintf+0x35c>
    1604:	a1 fe       	sbrs	r10, 1
    1606:	02 c0       	rjmp	.+4      	; 0x160c <vfprintf+0x350>
    1608:	8b e2       	ldi	r24, 0x2B	; 43
    160a:	01 c0       	rjmp	.+2      	; 0x160e <vfprintf+0x352>
    160c:	80 e2       	ldi	r24, 0x20	; 32
    160e:	a7 fc       	sbrc	r10, 7
    1610:	8d e2       	ldi	r24, 0x2D	; 45
    1612:	b6 01       	movw	r22, r12
    1614:	90 e0       	ldi	r25, 0x00	; 0
    1616:	4a d0       	rcall	.+148    	; 0x16ac <fputc>
    1618:	89 14       	cp	r8, r9
    161a:	30 f4       	brcc	.+12     	; 0x1628 <vfprintf+0x36c>
    161c:	b6 01       	movw	r22, r12
    161e:	80 e3       	ldi	r24, 0x30	; 48
    1620:	90 e0       	ldi	r25, 0x00	; 0
    1622:	44 d0       	rcall	.+136    	; 0x16ac <fputc>
    1624:	9a 94       	dec	r9
    1626:	f8 cf       	rjmp	.-16     	; 0x1618 <vfprintf+0x35c>
    1628:	8a 94       	dec	r8
    162a:	f3 01       	movw	r30, r6
    162c:	e8 0d       	add	r30, r8
    162e:	f1 1d       	adc	r31, r1
    1630:	80 81       	ld	r24, Z
    1632:	b6 01       	movw	r22, r12
    1634:	90 e0       	ldi	r25, 0x00	; 0
    1636:	3a d0       	rcall	.+116    	; 0x16ac <fputc>
    1638:	81 10       	cpse	r8, r1
    163a:	f6 cf       	rjmp	.-20     	; 0x1628 <vfprintf+0x36c>
    163c:	22 20       	and	r2, r2
    163e:	09 f4       	brne	.+2      	; 0x1642 <vfprintf+0x386>
    1640:	4e ce       	rjmp	.-868    	; 0x12de <vfprintf+0x22>
    1642:	b6 01       	movw	r22, r12
    1644:	80 e2       	ldi	r24, 0x20	; 32
    1646:	90 e0       	ldi	r25, 0x00	; 0
    1648:	31 d0       	rcall	.+98     	; 0x16ac <fputc>
    164a:	2a 94       	dec	r2
    164c:	f7 cf       	rjmp	.-18     	; 0x163c <vfprintf+0x380>
    164e:	f6 01       	movw	r30, r12
    1650:	86 81       	ldd	r24, Z+6	; 0x06
    1652:	97 81       	ldd	r25, Z+7	; 0x07
    1654:	02 c0       	rjmp	.+4      	; 0x165a <vfprintf+0x39e>
    1656:	8f ef       	ldi	r24, 0xFF	; 255
    1658:	9f ef       	ldi	r25, 0xFF	; 255
    165a:	2b 96       	adiw	r28, 0x0b	; 11
    165c:	e2 e1       	ldi	r30, 0x12	; 18
    165e:	dc c0       	rjmp	.+440    	; 0x1818 <__epilogue_restores__>

00001660 <strnlen_P>:
    1660:	fc 01       	movw	r30, r24
    1662:	05 90       	lpm	r0, Z+
    1664:	61 50       	subi	r22, 0x01	; 1
    1666:	70 40       	sbci	r23, 0x00	; 0
    1668:	01 10       	cpse	r0, r1
    166a:	d8 f7       	brcc	.-10     	; 0x1662 <strnlen_P+0x2>
    166c:	80 95       	com	r24
    166e:	90 95       	com	r25
    1670:	8e 0f       	add	r24, r30
    1672:	9f 1f       	adc	r25, r31
    1674:	08 95       	ret

00001676 <strnlen>:
    1676:	fc 01       	movw	r30, r24
    1678:	61 50       	subi	r22, 0x01	; 1
    167a:	70 40       	sbci	r23, 0x00	; 0
    167c:	01 90       	ld	r0, Z+
    167e:	01 10       	cpse	r0, r1
    1680:	d8 f7       	brcc	.-10     	; 0x1678 <strnlen+0x2>
    1682:	80 95       	com	r24
    1684:	90 95       	com	r25
    1686:	8e 0f       	add	r24, r30
    1688:	9f 1f       	adc	r25, r31
    168a:	08 95       	ret

0000168c <strrev>:
    168c:	dc 01       	movw	r26, r24
    168e:	fc 01       	movw	r30, r24
    1690:	67 2f       	mov	r22, r23
    1692:	71 91       	ld	r23, Z+
    1694:	77 23       	and	r23, r23
    1696:	e1 f7       	brne	.-8      	; 0x1690 <strrev+0x4>
    1698:	32 97       	sbiw	r30, 0x02	; 2
    169a:	04 c0       	rjmp	.+8      	; 0x16a4 <strrev+0x18>
    169c:	7c 91       	ld	r23, X
    169e:	6d 93       	st	X+, r22
    16a0:	70 83       	st	Z, r23
    16a2:	62 91       	ld	r22, -Z
    16a4:	ae 17       	cp	r26, r30
    16a6:	bf 07       	cpc	r27, r31
    16a8:	c8 f3       	brcs	.-14     	; 0x169c <strrev+0x10>
    16aa:	08 95       	ret

000016ac <fputc>:
    16ac:	0f 93       	push	r16
    16ae:	1f 93       	push	r17
    16b0:	cf 93       	push	r28
    16b2:	df 93       	push	r29
    16b4:	fb 01       	movw	r30, r22
    16b6:	23 81       	ldd	r18, Z+3	; 0x03
    16b8:	21 fd       	sbrc	r18, 1
    16ba:	03 c0       	rjmp	.+6      	; 0x16c2 <fputc+0x16>
    16bc:	8f ef       	ldi	r24, 0xFF	; 255
    16be:	9f ef       	ldi	r25, 0xFF	; 255
    16c0:	2c c0       	rjmp	.+88     	; 0x171a <fputc+0x6e>
    16c2:	22 ff       	sbrs	r18, 2
    16c4:	16 c0       	rjmp	.+44     	; 0x16f2 <fputc+0x46>
    16c6:	46 81       	ldd	r20, Z+6	; 0x06
    16c8:	57 81       	ldd	r21, Z+7	; 0x07
    16ca:	24 81       	ldd	r18, Z+4	; 0x04
    16cc:	35 81       	ldd	r19, Z+5	; 0x05
    16ce:	42 17       	cp	r20, r18
    16d0:	53 07       	cpc	r21, r19
    16d2:	44 f4       	brge	.+16     	; 0x16e4 <fputc+0x38>
    16d4:	a0 81       	ld	r26, Z
    16d6:	b1 81       	ldd	r27, Z+1	; 0x01
    16d8:	9d 01       	movw	r18, r26
    16da:	2f 5f       	subi	r18, 0xFF	; 255
    16dc:	3f 4f       	sbci	r19, 0xFF	; 255
    16de:	31 83       	std	Z+1, r19	; 0x01
    16e0:	20 83       	st	Z, r18
    16e2:	8c 93       	st	X, r24
    16e4:	26 81       	ldd	r18, Z+6	; 0x06
    16e6:	37 81       	ldd	r19, Z+7	; 0x07
    16e8:	2f 5f       	subi	r18, 0xFF	; 255
    16ea:	3f 4f       	sbci	r19, 0xFF	; 255
    16ec:	37 83       	std	Z+7, r19	; 0x07
    16ee:	26 83       	std	Z+6, r18	; 0x06
    16f0:	14 c0       	rjmp	.+40     	; 0x171a <fputc+0x6e>
    16f2:	8b 01       	movw	r16, r22
    16f4:	ec 01       	movw	r28, r24
    16f6:	fb 01       	movw	r30, r22
    16f8:	00 84       	ldd	r0, Z+8	; 0x08
    16fa:	f1 85       	ldd	r31, Z+9	; 0x09
    16fc:	e0 2d       	mov	r30, r0
    16fe:	09 95       	icall
    1700:	89 2b       	or	r24, r25
    1702:	e1 f6       	brne	.-72     	; 0x16bc <fputc+0x10>
    1704:	d8 01       	movw	r26, r16
    1706:	16 96       	adiw	r26, 0x06	; 6
    1708:	8d 91       	ld	r24, X+
    170a:	9c 91       	ld	r25, X
    170c:	17 97       	sbiw	r26, 0x07	; 7
    170e:	01 96       	adiw	r24, 0x01	; 1
    1710:	17 96       	adiw	r26, 0x07	; 7
    1712:	9c 93       	st	X, r25
    1714:	8e 93       	st	-X, r24
    1716:	16 97       	sbiw	r26, 0x06	; 6
    1718:	ce 01       	movw	r24, r28
    171a:	df 91       	pop	r29
    171c:	cf 91       	pop	r28
    171e:	1f 91       	pop	r17
    1720:	0f 91       	pop	r16
    1722:	08 95       	ret

00001724 <__ultoa_invert>:
    1724:	fa 01       	movw	r30, r20
    1726:	aa 27       	eor	r26, r26
    1728:	28 30       	cpi	r18, 0x08	; 8
    172a:	51 f1       	breq	.+84     	; 0x1780 <__ultoa_invert+0x5c>
    172c:	20 31       	cpi	r18, 0x10	; 16
    172e:	81 f1       	breq	.+96     	; 0x1790 <__ultoa_invert+0x6c>
    1730:	e8 94       	clt
    1732:	6f 93       	push	r22
    1734:	6e 7f       	andi	r22, 0xFE	; 254
    1736:	6e 5f       	subi	r22, 0xFE	; 254
    1738:	7f 4f       	sbci	r23, 0xFF	; 255
    173a:	8f 4f       	sbci	r24, 0xFF	; 255
    173c:	9f 4f       	sbci	r25, 0xFF	; 255
    173e:	af 4f       	sbci	r26, 0xFF	; 255
    1740:	b1 e0       	ldi	r27, 0x01	; 1
    1742:	3e d0       	rcall	.+124    	; 0x17c0 <__ultoa_invert+0x9c>
    1744:	b4 e0       	ldi	r27, 0x04	; 4
    1746:	3c d0       	rcall	.+120    	; 0x17c0 <__ultoa_invert+0x9c>
    1748:	67 0f       	add	r22, r23
    174a:	78 1f       	adc	r23, r24
    174c:	89 1f       	adc	r24, r25
    174e:	9a 1f       	adc	r25, r26
    1750:	a1 1d       	adc	r26, r1
    1752:	68 0f       	add	r22, r24
    1754:	79 1f       	adc	r23, r25
    1756:	8a 1f       	adc	r24, r26
    1758:	91 1d       	adc	r25, r1
    175a:	a1 1d       	adc	r26, r1
    175c:	6a 0f       	add	r22, r26
    175e:	71 1d       	adc	r23, r1
    1760:	81 1d       	adc	r24, r1
    1762:	91 1d       	adc	r25, r1
    1764:	a1 1d       	adc	r26, r1
    1766:	20 d0       	rcall	.+64     	; 0x17a8 <__ultoa_invert+0x84>
    1768:	09 f4       	brne	.+2      	; 0x176c <__ultoa_invert+0x48>
    176a:	68 94       	set
    176c:	3f 91       	pop	r19
    176e:	2a e0       	ldi	r18, 0x0A	; 10
    1770:	26 9f       	mul	r18, r22
    1772:	11 24       	eor	r1, r1
    1774:	30 19       	sub	r19, r0
    1776:	30 5d       	subi	r19, 0xD0	; 208
    1778:	31 93       	st	Z+, r19
    177a:	de f6       	brtc	.-74     	; 0x1732 <__ultoa_invert+0xe>
    177c:	cf 01       	movw	r24, r30
    177e:	08 95       	ret
    1780:	46 2f       	mov	r20, r22
    1782:	47 70       	andi	r20, 0x07	; 7
    1784:	40 5d       	subi	r20, 0xD0	; 208
    1786:	41 93       	st	Z+, r20
    1788:	b3 e0       	ldi	r27, 0x03	; 3
    178a:	0f d0       	rcall	.+30     	; 0x17aa <__ultoa_invert+0x86>
    178c:	c9 f7       	brne	.-14     	; 0x1780 <__ultoa_invert+0x5c>
    178e:	f6 cf       	rjmp	.-20     	; 0x177c <__ultoa_invert+0x58>
    1790:	46 2f       	mov	r20, r22
    1792:	4f 70       	andi	r20, 0x0F	; 15
    1794:	40 5d       	subi	r20, 0xD0	; 208
    1796:	4a 33       	cpi	r20, 0x3A	; 58
    1798:	18 f0       	brcs	.+6      	; 0x17a0 <__ultoa_invert+0x7c>
    179a:	49 5d       	subi	r20, 0xD9	; 217
    179c:	31 fd       	sbrc	r19, 1
    179e:	40 52       	subi	r20, 0x20	; 32
    17a0:	41 93       	st	Z+, r20
    17a2:	02 d0       	rcall	.+4      	; 0x17a8 <__ultoa_invert+0x84>
    17a4:	a9 f7       	brne	.-22     	; 0x1790 <__ultoa_invert+0x6c>
    17a6:	ea cf       	rjmp	.-44     	; 0x177c <__ultoa_invert+0x58>
    17a8:	b4 e0       	ldi	r27, 0x04	; 4
    17aa:	a6 95       	lsr	r26
    17ac:	97 95       	ror	r25
    17ae:	87 95       	ror	r24
    17b0:	77 95       	ror	r23
    17b2:	67 95       	ror	r22
    17b4:	ba 95       	dec	r27
    17b6:	c9 f7       	brne	.-14     	; 0x17aa <__ultoa_invert+0x86>
    17b8:	00 97       	sbiw	r24, 0x00	; 0
    17ba:	61 05       	cpc	r22, r1
    17bc:	71 05       	cpc	r23, r1
    17be:	08 95       	ret
    17c0:	9b 01       	movw	r18, r22
    17c2:	ac 01       	movw	r20, r24
    17c4:	0a 2e       	mov	r0, r26
    17c6:	06 94       	lsr	r0
    17c8:	57 95       	ror	r21
    17ca:	47 95       	ror	r20
    17cc:	37 95       	ror	r19
    17ce:	27 95       	ror	r18
    17d0:	ba 95       	dec	r27
    17d2:	c9 f7       	brne	.-14     	; 0x17c6 <__ultoa_invert+0xa2>
    17d4:	62 0f       	add	r22, r18
    17d6:	73 1f       	adc	r23, r19
    17d8:	84 1f       	adc	r24, r20
    17da:	95 1f       	adc	r25, r21
    17dc:	a0 1d       	adc	r26, r0
    17de:	08 95       	ret

000017e0 <__prologue_saves__>:
    17e0:	2f 92       	push	r2
    17e2:	3f 92       	push	r3
    17e4:	4f 92       	push	r4
    17e6:	5f 92       	push	r5
    17e8:	6f 92       	push	r6
    17ea:	7f 92       	push	r7
    17ec:	8f 92       	push	r8
    17ee:	9f 92       	push	r9
    17f0:	af 92       	push	r10
    17f2:	bf 92       	push	r11
    17f4:	cf 92       	push	r12
    17f6:	df 92       	push	r13
    17f8:	ef 92       	push	r14
    17fa:	ff 92       	push	r15
    17fc:	0f 93       	push	r16
    17fe:	1f 93       	push	r17
    1800:	cf 93       	push	r28
    1802:	df 93       	push	r29
    1804:	cd b7       	in	r28, 0x3d	; 61
    1806:	de b7       	in	r29, 0x3e	; 62
    1808:	ca 1b       	sub	r28, r26
    180a:	db 0b       	sbc	r29, r27
    180c:	0f b6       	in	r0, 0x3f	; 63
    180e:	f8 94       	cli
    1810:	de bf       	out	0x3e, r29	; 62
    1812:	0f be       	out	0x3f, r0	; 63
    1814:	cd bf       	out	0x3d, r28	; 61
    1816:	09 94       	ijmp

00001818 <__epilogue_restores__>:
    1818:	2a 88       	ldd	r2, Y+18	; 0x12
    181a:	39 88       	ldd	r3, Y+17	; 0x11
    181c:	48 88       	ldd	r4, Y+16	; 0x10
    181e:	5f 84       	ldd	r5, Y+15	; 0x0f
    1820:	6e 84       	ldd	r6, Y+14	; 0x0e
    1822:	7d 84       	ldd	r7, Y+13	; 0x0d
    1824:	8c 84       	ldd	r8, Y+12	; 0x0c
    1826:	9b 84       	ldd	r9, Y+11	; 0x0b
    1828:	aa 84       	ldd	r10, Y+10	; 0x0a
    182a:	b9 84       	ldd	r11, Y+9	; 0x09
    182c:	c8 84       	ldd	r12, Y+8	; 0x08
    182e:	df 80       	ldd	r13, Y+7	; 0x07
    1830:	ee 80       	ldd	r14, Y+6	; 0x06
    1832:	fd 80       	ldd	r15, Y+5	; 0x05
    1834:	0c 81       	ldd	r16, Y+4	; 0x04
    1836:	1b 81       	ldd	r17, Y+3	; 0x03
    1838:	aa 81       	ldd	r26, Y+2	; 0x02
    183a:	b9 81       	ldd	r27, Y+1	; 0x01
    183c:	ce 0f       	add	r28, r30
    183e:	d1 1d       	adc	r29, r1
    1840:	0f b6       	in	r0, 0x3f	; 63
    1842:	f8 94       	cli
    1844:	de bf       	out	0x3e, r29	; 62
    1846:	0f be       	out	0x3f, r0	; 63
    1848:	cd bf       	out	0x3d, r28	; 61
    184a:	ed 01       	movw	r28, r26
    184c:	08 95       	ret

0000184e <_exit>:
    184e:	f8 94       	cli

00001850 <__stop_program>:
    1850:	ff cf       	rjmp	.-2      	; 0x1850 <__stop_program>
