high voltage problems are occurred in two interfaces.  
Firstly, the effective resistance of the neuron and 
the electrode is 100 kΩ.  If a stimulating current 
of 100 uA is applied, it causes a high voltage drop 
of 10 V at the output terminal.  It means that the 
micro-stimulator should be driven by a high voltage 
power signal.  Secondly, the received signal on the 
receiving coil is a high voltage signal for achieving 
the long-distance wireless transmission.  In order to 
communicate with these two high voltage signals and 
to avoid the reliability problems, several prior 
works presented a stimulation system composed of a 
rectifier, a step-down circuit, a power recovery, a 
charge-pump circuit, and a micro-stimulator 
implemented using HV (high voltage) process.  The 
rectifier and the step-down circuit pick up the 
signals from the receiving coil and then transfer the 
high voltage to VDD for the system.  Moreover, the 
charge-pump circuit boosts VDD to the high voltage 
for the output micro-stimulator.   
 
    However, it is a waste of area and cost by using 
both of the step-down circuit and the charge-pump.  
Besides, the HV process is difficult to be integrated 
in the SOC.  Therefore, this project proposes a 3xVDD 
high voltage implantable biomedical receiver frontend 
using 0.35 um CMOS process to receive the high 
voltage signal of 9.9 V (= 3VDD) from the receiving 
coil and to provide three high voltage signals of 
3VDD, 2VDD and VDD for the output micro-stimulator.  
Besides, the received high voltage signal is 
demodulated directly and the low voltage recovered 
data and clock signals are generated for the system.  
It avoids the extra voltage buck and voltage boost 
processes and thus the cost of the hardware can be 
reduced.   
 
英文關鍵詞： implantable, micro-stimulator, rectifier, step-down, 
charge-pump, reliability. 
 
i 
 
 
 
中文摘要 
     
隨著半導體技術的進步，積體電路得以適用於可植入式生醫系統之應用，未來可以在體內進行治
療，這是傳統治療方式無法辦到的。目前植入式微電刺激系統之研究非常廣泛，例如：疼痛阻斷、盲
人和巴金森氏症的治療。 
 
在植入式無線傳輸微電刺激器之應用，有二個介面遭遇高電壓的問題：第一、神經和電極介面形
成之等效電阻值約為 100 kΩ，當神經所需之刺激電流為 100 μA 時，在微電刺激器之輸出端點產生
10V 之高電壓。第二、為避免無線傳輸之距離太近，接收線圈上訊號亦為大於 10 V 之高電壓。為了解
決這二個高電壓所產生之可靠度問題，在目前文獻中，使用高壓製程來設計整流器、降壓電路、功率
回復電路、電荷幫浦電路、和微電刺激器，以避免高電壓對電晶體造成破壞。利用整流器和降壓電路，
將接收線圈上之高電壓降為標準製程元件可接受的 VDD 電壓給系統使用，再經由電荷幫浦電路將系統
的 VDD 電壓升壓至 10 V 之高電壓後，送給輸出級之微電刺激器。 
 
上述之作法，先後使用了降壓電路和升壓電路(電荷幫浦電路)，造成硬體成本上的浪費，而且必須
使用高壓製程，導致整合上的困難。因此，本計畫將實現一個使用 0.35 um CMOS 製程之 3xVDD 高電
壓植入式生醫接收器前端電路，可以直接接收高達 9.9 V(3 倍 VDD)之高電壓訊號，並直接提供 9.9 V
之高電壓訊號給輸出級之微電刺激器，同時進行解調變，輸出低電壓之回復之資料和時脈訊號給系統，
而不需重複降壓和升壓的過程，以降低電路之成本。 
 
 
關鍵詞：植入式(Implantable)、微電刺激器(Micro-stimulator)、整流器(Rectifier)、降壓(Step-down)、
充電幫浦(Charge Pump)、可靠度(Reliability)。 
 
iii 
 
 
目錄 
 
一、前言 ............................................................................................................. 1 
二、研究目的 ..................................................................................................... 1 
三、文獻探討....................................................................................................... 1 
四、研究方法....................................................................................................... 1 
五、結果與討論................................................................................................... 5 
六、參考文獻....................................................................................................... 5 
七、計畫成果自評............................................................................................... 7 
八、可供推廣之研發成果資料表....................................................................... 8 
九、附錄............................................................................................................... 9 
 
 
 
2 
 
 
圖 1. 3 倍 VDD 穩壓器電路圖 圖 2. OPA 放大器電路圖
 
 
圖 3. 偏壓電路架構圖 圖 4. 電流鏡電路架構圖 
 
4.2  3 倍 VDD 之 ASK 解調變器工作原理說明 
 
    圖 5 所示為 3 倍 VDD 之 ASK 解調變器電路圖。包含一 3 倍 VDD 整流器(3xVDD Rectifier)、一差
動資料訊號產生電路(Diff Gen)、一差動訊號整形電路(Diff Shaper)、一差動單端轉換器(DtoS Converter)
和一負載驅動電路(Load Driver)。體內接收線圈接收到一高電壓之 ASK 調變訊號(HV ASK modulated 
signal)，經由 3 倍 VDD 整流器，產生一準位移動整流訊號(Level-shifted rectified signal, Vr3)，再藉由差
動資料訊號產生電路產生一資料之高低準位與 Vr3 相反之差動資料訊號 Vr4。Vr3 和 Vr4 之差動資料訊
號再透過差動訊號整形電路，將 Vr3 和 Vr4 之振幅放大，而產生大振幅之差動資料訊號 Va1 和 Va2。
Va1 和 Va2 差動資料訊號經由差動單端轉換器轉為單端訊號，再透過負載驅動電路即可產生解調變訊
號(REC_DATA, Vdem)，並且驅動晶片之數位輸出 PAD。 
 
4 
 
料訊號 Va1 與 Va2 可輕易地由差動單端轉換器轉為單端訊號。 
 
4.2.5 負載驅動電路 
 
    負載驅動電路由一反相器 INV1 組成。負責將解調變後之單端訊號作一反相，而得到與調變訊號
同相位之解調變訊號 Vdem，並且提供需要之驅動力，以驅動後級之晶片輸出 PAD。 
 
4.2.6 實測結果 
 
    圖 5 為 312.5 KHz 整流訊號 Vrec 與解調變訊號 Vdem 之量測結果波形圖，其責任週期為 54.7%。
圖 6 為 625 KHz 整流訊號 Vrec 與解調變訊號 Vdem 之量測結果波形圖，其責任週期為 60.2%。圖 6 為
1.25 MHz 整流訊號 Vrec 與解調變訊號 Vdem 之量測結果波形圖，其責任週期為 65.5%。電路功率消耗
為 8.156 mW。表 1 為預計規格與量測結果列表。由表 1 得知電路實測結果正常工作。 
 
 
 
晶片照像圖 圖 5. Vrec 和 Vdem 量測波形圖(312.5KHz) 
  
圖 6. Vrec 和 Vdem 量測波形圖(625 KHz) 圖 7. Vrec 和 Vdem 量測波形圖(1.25 MHz) 
 
 
 
 
 
 
6 
 
 
[7] M. Sawan et al., “Electrode-tissue interface: modeling and experimental validation,” J. of Biomedical Materials, vol. 2, 
no. 1, pp. S7-S15, 2007. 
[8] P. Nadeau, and M. Sawan, “A flexible high voltage biphasic current-controlled stimulator ,” IEEE Biomedical Circuits 
and Systems Conference, 2006. (BioCAS 2006), pp. 206-209, 2006. 
[9] F. Mounaim, M. Sawan, and M. El-Gamal, “Fully-integrated inductive power recovery front-end dedicated to 
implantable devices,” IEEE Biomedical Circuits and Systems Conference, 2008. (BioCAS 2008), pp. 105-108, 2008. 
[10] C.-C. Wang, C.-L. Lin, R.-C. Kuo, and D. Shmilovitz, “Self-sampled all-MOS ASK demodulator for lower ISM band 
applications,” IEEE Trans. on Circuits & Systems - II : Express Briefs, vol. 57, no. 4, Apr. 2010. 
[11] F. Mounaim, M. Sawan, and M. N. El-Gamal, “Integrated inductive power and data recovery front-end dedicated to 
implantable devices,” IEEE Biomedical Circuits and Systems Conference, 2009. (BioCAS 2009), pp. 229-232, 2009. 
 
 
8 
 
 
八、國科會補助計畫衍生研發成果推廣資料表 
日期：101年 1 月 30 日 
國科會補助計畫 
計畫名稱：使用 0.35 um CMOS 製程之 3xVDD 高電壓植入式生醫
接收器前端電路之研製 
計畫主持人：李宗哲 
計畫編號：NSC 100-2218-E-230-001-   領域：微電子 
研發成果名稱 
（中文）應用於生醫植入式電子儀器之 3 倍 VDD ASK 解調變器
（英文）3xVDD ASK demodulator for biomedical implantable device
成果歸屬機構 正修科技大學 發明人 (創作人) 
李宗哲/歐晉鈞 
技術說明 
（中文） 
(尚未申請，不予說明) 
 
 
（200-500 字） 
（英文） 
(尚未申請，不予說明) 
產業別 
生醫。 
技術/產品應用範圍 
生醫、綠能等無線通訊傳輸。 
技術移轉可行性及預期
效益 
本計畫完成之 3 倍 VDD 穩壓器及 ASK 解調變電路除了應用在生
醫產業，亦可推廣到新興之無線電池充電技術，透過無線的方式，
對鋰電池等二次電池充電，對於電池管理之綠能產業有前瞻性之
研究價值。 
     註：本項研發成果若尚未申請專利，請勿揭露可申請專利之主要內容。 
 1
 
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                   日期： 100 年 9 月 20 日 
一、參加會議經過 
 
第一天(09.08)：早上 08:00 由高雄小港機場搭乘飛機前往香港轉機，停留 2 個小
時之後，於 11:20 搭機前往寧波。下午 13:30 抵達寧波櫟社國際機場。到達機場後立
即轉搭客運前往寧波市區，約為 40 分鐘旅途。到達市區車站，步行至飯店。 
第二天(09.09)：早上 07:00 至飯店餐廳用餐，於 08:10 至飯店大廳會議櫃檯辦理
報到手續，同時領取大會議程表及會議論文集等資料。並和與會教授及同學短暫交
計畫編號 NSC100－2218－E－230－001－ 
計畫名稱 使用 0.35 um CMOS製程之 3xVDD高電壓植入式生醫接收器前端電路
之研製 
出國人員
姓名 李宗哲 
服務機構
及職稱 正修科技大學資訊工程系 
會議時間 100 年 9 月 9 日至 100 年 9 月 11 日 會議地點 寧波 
會議名稱 
(中文)IEEE 電子、通訊與控制國際會議 
(英文)2011 International Conference on Electronic, Communications and 
Control 
發表論文
題目 
(中文)使用標準 3.3 V CMOS 元件之適用於植入式生醫微電刺激器之 4
倍 VDD ASK 解調變器 
(英文)4xVDD ASK demodulator using standard 3.3 V CMOS devices for 
implantable biomedical micro-stimulator 
附件四 
 3
系統之分析與模型，及其在工業上之應用。09:50 參加第五場 Plenary speech，由來自
中國之 Dr. Wanzhao Cui 主講題目為 Space special effects: present status and where are 
we heading，Wanzhao Cui 擔任中國太空技術委員會總秘書和太空微波實驗室科學技
術副指導員，探討二次電子倍增效應(Multipactor effect)、低壓放電(Low pressure 
discharge)和被動交互調變(Passive intermodulation)等太空效應對於無線微波傳輸之
影響。10:50 參加第六場 Plenary speech，由來自美國的 Prof. Yunqing Shi 進行演講，
題目為 Information forensics and security，討論多媒體資訊之安全技術，避免在法庭
上之爭端。 
第五天(09.12)中午出發前往櫟社國際機場，搭乘 14:25 之班機前往香港轉機，中
途停靠 90 分鐘，於 18:10 搭乘班機返回高雄小港國際機場。 
  
圖 1.  開幕式會場。 圖 2. 第二場 Plenary speech 會場。 
 5
4. 論文發表之種類繁多，應用範圍極廣，顯示出大國之浩蕩態勢，不像台灣受限於
人口，僅能集中針對某些應用進行研究。 
 
三、考察參觀活動(無是項活動者略) 
無。 
 
四、建議 
 
從會議中感受到，目前台灣之科技仍領先中國。然而，從此次第一次參加在中
國舉辦之國際會議，對於來自中國之學者和學生之國際化程度感受特別強烈。特別
是其英語溝通能力和留學國之人數龐大，以中國強大之經濟力和人口比例，台灣學
術界和工業界必須更加快速而嚴謹地從事各項研發，以維持領先地位。 
 
五、攜回資料名稱及內容 
1. 會議議程表：大會議程、及演講者介紹。 
2. 會議論文集(紙本)：大會論文之全文集合，共有 4043 頁。 
3. 會議手提袋：大會贈送之手提袋。 
 
 
 
 
4xVDD ASK Demodulator Using Standard 3.3 V
CMOS Device For Implantable Biomedical
Micro-stimulator
Tzung-Je Lee∗, Member, IEEE, and Jin-Jun Ou
Department of Computer Science and Information Engineering
Cheng Shiu University
Kaohsiung, Taiwan 83347
Email: tjlee168@gmail.com
Abstract—This paper proposes a 4xVDD ASK demodulator
using standard 3.3 V device in 0.35 µm CMOS process for the im-
plantable biomedical micro-stimulator. Traditional implantable
biomedical ASK demodulator receives the ASK modulated signal
with the maximum voltage of 6 V such that it needs a step-down
circuit in the system. On the other hand, in order to drive the
high-impedance nerve and micro-electrode, a DC-DC converter
and the HV process are required to boost the voltage to be larger
than 10 V. By using the rectifier with cascoded diode-connected
NMOS transistors, the proposed 4xVDD ASK demodulator can
receive the ASK modulated signal with the maximum voltage of
14 V. Thus, it discards the step-down circuit, the boost circuit and
HV process in the system. The maximum data rate is simulated
to be 1.25 Mbps with the carrier frequency of 12.5 MHz. The
core area is 109.515 × 56.925 µm2.
Keywords— ASK demodulator, biomedical, micro-stimulator
Off-chip
Rectifier
Power
Recovery
Digital
Controller
Micro-
stimulator
Data/Clock
Recovery
Transmitter
Receiving
Coil
Transmitting
Coil
Skin
VDD
HV ASK
modulated signal
Rectified
signal
Nerve
Micro-stimulator SOC
Electrode
Off-chip
Step-
down
Circuit
Implantable Device
Level-shifted
rectified signal
Fig. 1. Block diagram of the traditional implantable biomedical micro-
stimulator.
I. INTRODUCTION
With the development of semiconductor technologies, the
integrated circuits are applied to the implantable biomedical
systems such that it is possible to give a treatment inside
the body which could not be achieved by using the tradi-
tional treatments. The applications of implantable biomedical
∗Prof. T.-J. Lee and Mr. J.-J. Ou are with the Department of Computer
Science and Information Engineering, Cheng Shiu University, Kaohsiung,
Taiwan 83347. (e-mail: tjlee168@gmail.com). Prof. T.-J. Lee is the contact
author.
Rectifier
Step-down
Circuit
Power
Recovery
Digital
Controller
Micro-
stimulator
Data/Clock
Recovery
Transmitter
Receiving
Coil
Transmitting
Coil
Skin
VDD
HV ASK
modulated signal
Rectified
signal
Level-shifted
rectified signal
Nerve
Micro-stimulator SOC
Electrode
Charge Pump
Circuit
Large
Impedance
: HV Process
Fig. 2. Block diagram of the modified HV implantable biomedical micro-
stimulator using HV process.
3xVDD
Regulator
/Bias
Digital
Controller
Micro-
stimulator
Transmitter
Receiving
Coil
Transmitting
Coil
Skin
REG_3VDD
HV ASK
modulated signal
Nerve
Micro-Stimulator SOC
Electrode
BIAS_2VDD
BIAS_VDD
REG_3.3V
REC_DATA
REC_CLK
3xVDD ASK
Demodulator
Clock Recover
Fig. 3. Block diagram of the HV implantable biomedical micro-stimulator
using standard 0.35 µm CMOS process.
systems are various, e.g., the Parkinson’s disease [1] , the
treatment for the Bradyarrhythmia [2] and the blinder caused
by RP (Retinitis Pigmentosa) [3].
Fig. 1 shows the block diagram of the traditional micro-
stimulator for the biomedical implants. The power and data
are wireless coupled to the internal receiving coil from the
external transmitting coil. In order to avoid the reliability
problem in the Micro-stimulator SOC, the HV (High Voltage)
ASK modulated signal is rectified by the Off-chip Rectifier and
pulled down by the Off-chip Step-down Circuit. The Level-
shifted rectified signal can be coupled to the Micro-stimulator
SOC without reliability problem.
However, the high-impedance load issue is not considered in
the mentioned structure. The effective resistance of the nerve
and the electrode is 100 kΩ. If a stimulating current of 100
when the amplitude of the Vmod is at its positive period.
Moreover, the capacitor C301 stores the modulated signal.
Thus, the rectified signal, Vrec , is clamped at the voltage
from 8.4 V to 10.7 V. Besides, the diode-connected transistors,
M301 ∼ M305, behave as a resistor string. It divides the HV
Vrec to be Vr3, which is less than the constraint voltage of
the device.
B. Differential Signal Generator (Diff Gen)
The Diff Gen is composed of the transistors, M307 and
M308. The gate of M307 is biased at the voltage Vr3 such that
the drain current, IM307, is the inversion of the current signal,
IM305. The diode-connected transistor M308 is the active
load, which behaves as a current mirror with the transistor
M309. In order to reduce the power consumption, IM307 is
designed to be less than 1 µA.
C. Differential Shaper (Diff Shaper)
The Diff Shaper is composed of the transistors, M309 ∼
M314. M309 and M310 are the current mirrors by coop-
erating with M308 and M305, respectively. They generate
the mirrored current IM309 and IM310. from IM308 and
IM305, respectively. Thus, the current signals, IM309 and
IM310, are complementary. Moreover, the W over L ratios
of M309 and M310 are designed such that the magnitude of
the current signal IM309 and IM310 are cross each other.
M313 and M314 are the active loads of IM309 and IM310,
respectively. The cross current signals result in the voltage
drops at the active loads, M313 and M314. Thus, the voltage
shaped complementary voltage signals, Va1 and Va2 with the
maximum voltage of 2.0 V is generated. Moreover, M311
and M312 are the cross-coupled transistors, which reduce the
transition time for Va1 and Va2. Besides, the cross-coupled
M311 and M312 keep Va1 and Va2 to be the complementary
signals.
D. Differential-to-Single Converter (DtoS Conv)
The DtoS Conv is composed of the transistors, M315 ∼
M319. M315 ∼ M318 serve as a single-stage differential
voltage comparator. M319 is to generate the required tail
current for DtoS Conv. The gate bias of M319, Vbias, is
provided by the system such that no extra cost is required.
E. Load Driver
The Load Driver is composed of an inverter, INV1. The
Load Driver provides the required driving ability for the
4xVDD ASK demodulator.
III. IMPLEMENTATION AND SIMULATION
The proposed 4xVDD ASK demodulator is carried out using
TSMC 0.35 µm CMOS process. Fig. 5 shows the layout of
the proposed design. The core area is 109.515 × 56.925 µm2.
The chip area is 257.91 × 609.825 µm2. Fig. 6 shows the
waveforms of Vrec, Vr1, Vr2, and Vr3 in the all corners
post-layout simulation for the data rate of 1.25 Mbps. The
C301
M306
4xVDD Rectifier
Diff
Gen
DtoS
Conv
Diff
Shaper
Load
Driver
256.52 um
60
9.
72
 
u
m
109.515 um
56
.
92
5 
um
Fig. 5. Layout of 4xVDD ASK demodulator
V
rec
V
r1
V
r2
V
r3
2.84 V
2.82 V
2.96 V
Fig. 6. Waveforms of Vrec, Vr1, Vr2, and Vr3 for 1.25 Mbps data rate in
the corners of [TT, FF, SS, FS, SF] and [36oC, 0oC, 50oC].
voltage differences between the neighbor voltages in Vrec,
Vr1, Vr2, and Vr3 are less than 3.3 V such that the gate-
drain, gate-source, and drain-source voltages of the transistors
in the 4xVDD Rectifier is less than 3.3 V. Thus, the reliability
problem is avoided.
Fig. 7 shows the waveforms of Vmod, IM309, IM310, Va1
Va2, and Vdem for the data rate of 1.25 Mbps. The com-
plementary current signals, IM309 and IM310, are cross each
other. With the active load and the cross-coupled transistors,
M311 ∼ M314, the complementary shaped voltage signals
Va1 and Va2 are generated. The amplitude is shaped to be
about 2.0 V, which is easy to detect correctly in all corners.
Thus, the ASK demodulated signal, Vdem is generated by the
DtoS Conv and the Load Driver.
Fig. 8 and Fig. 9 shows the waveforms of the ASK demod-
ulated signal, Vdem, in all corners for data rate of 312.5 Kbps
and 1.25 Mbps, respectively. The maximum variation of the
falling edge in differential corners are simulated to be 0.324
µs and 0.319 µs, for 312.5 Kbps and 1.25 Mbps, respectively.
Moreover, the performances compared to the prior works are
shown in Table I. The proposed 4xVDD ASK demodulator
is capable of receiving the ASK modulated signal with the
maximum voltage up to 14 V by using 3.3 V device without
any HV process required. A FOM (figure of merit) is given by
considering the data rate, the maximum receiving voltage, the
carrier frequency and the core area. According to the FOM,
the proposed design possesses the best performance.
國科會補助計畫衍生研發成果推廣資料表
日期:2012/01/31
國科會補助計畫
計畫名稱: 使用0.35 um CMOS製程之3xVDD高電壓植入式生醫接收器前端電路之研製
計畫主持人: 李宗哲
計畫編號: 100-2218-E-230-001- 學門領域: 積體電路及系統設計
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無。 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
