<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_1ea7f433</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_1ea7f433'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_1ea7f433')">rsnoc_z_H_R_G_T2_U_U_1ea7f433</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.30</td>
<td class="s8 cl rt"><a href="mod1576.html#Line" > 80.60</a></td>
<td class="s5 cl rt"><a href="mod1576.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1576.html#Toggle" > 52.60</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1576.html#Branch" > 67.74</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1576.html#inst_tag_107818"  onclick="showContent('inst_tag_107818')">config_ss_tb.DUT.flexnoc.flexnoc.FCB_apb_s0_T_main.TransportToGeneric</a></td>
<td class="s6 cl rt"> 64.30</td>
<td class="s8 cl rt"><a href="mod1576.html#Line" > 80.60</a></td>
<td class="s5 cl rt"><a href="mod1576.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1576.html#Toggle" > 52.60</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1576.html#Branch" > 67.74</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_1ea7f433'>
<hr>
<a name="inst_tag_107818"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_107818" >config_ss_tb.DUT.flexnoc.flexnoc.FCB_apb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.30</td>
<td class="s8 cl rt"><a href="mod1576.html#Line" > 80.60</a></td>
<td class="s5 cl rt"><a href="mod1576.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1576.html#Toggle" > 52.60</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1576.html#Branch" > 67.74</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.30</td>
<td class="s8 cl rt"> 84.02</td>
<td class="s6 cl rt"> 61.54</td>
<td class="s5 cl rt"> 54.89</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 76.03</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1381.html#inst_tag_80094" >FCB_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1552.html#inst_tag_107565" id="tag_urg_inst_107565">Ib</a></td>
<td class="s2 cl rt"> 23.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod175.html#inst_tag_12036" id="tag_urg_inst_12036">Ica</a></td>
<td class="s9 cl rt"> 97.16</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 88.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2744.html#inst_tag_244835" id="tag_urg_inst_244835">If</a></td>
<td class="s5 cl rt"> 50.53</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 41.73</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 77.61</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod458.html#inst_tag_30372" id="tag_urg_inst_30372">Ifpa</a></td>
<td class="s6 cl rt"> 69.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2063.html#inst_tag_173925" id="tag_urg_inst_173925">Io</a></td>
<td class="s5 cl rt"> 51.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1003.html#inst_tag_69357" id="tag_urg_inst_69357">Ip</a></td>
<td class="s6 cl rt"> 61.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1655_1.html#inst_tag_128354" id="tag_urg_inst_128354">Irspp</a></td>
<td class="s5 cl rt"> 52.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod886.html#inst_tag_66268" id="tag_urg_inst_66268">It</a></td>
<td class="s8 cl rt"> 83.24</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 49.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod833.html#inst_tag_46851" id="tag_urg_inst_46851">ucibdffbb39c1</a></td>
<td class="s4 cl rt"> 46.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1006.html#inst_tag_69401" id="tag_urg_inst_69401">upc</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1176.html#inst_tag_76121" id="tag_urg_inst_76121">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1429.html#inst_tag_85010" id="tag_urg_inst_85010">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686_4.html#inst_tag_233707" id="tag_urg_inst_233707">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2010_2.html#inst_tag_173619" id="tag_urg_inst_173619">ursrsg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2227.html#inst_tag_190526" id="tag_urg_inst_190526">uu0e603925</a></td>
<td class="s7 cl rt"> 78.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1865.html#inst_tag_151181" id="tag_urg_inst_151181">uuea910b0cbc</a></td>
<td class="s7 cl rt"> 78.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_1ea7f433'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1576.html" >rsnoc_z_H_R_G_T2_U_U_1ea7f433</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>67</td><td>54</td><td>80.60</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>34568</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>34573</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>34579</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>34587</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>34592</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>34609</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>34615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>34619</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>34644</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>34715</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>34745</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>34824</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>34836</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35030</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>35138</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
34567                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
34568      1/1          		if ( ! Sys_Clk_RstN )
34569      1/1          			u_8135 &lt;= #1.0 ( 7'b0 );
34570      1/1          		else if ( u_c940 )
34571      1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
34572                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
34573      1/1          		if ( ! Sys_Clk_RstN )
34574      1/1          			u_1846 &lt;= #1.0 ( 3'b0 );
34575      1/1          		else if ( u_c940 )
34576      1/1          			u_1846 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
34577                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
34578                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
34579      1/1          		case ( uu_cc5c_caseSel )
34580      <font color = "red">0/1     ==>  			2'b01   : u_cc5c = 4'b0000 ;</font>
34581      <font color = "red">0/1     ==>  			2'b10   : u_cc5c = 4'b0100 ;</font>
34582      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
34583      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
34584                   		endcase
34585                   	end
34586                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
34587      1/1          		if ( ! Sys_Clk_RstN )
34588      1/1          			u_67f9 &lt;= #1.0 ( 4'b0 );
34589      1/1          		else if ( u_c940 )
34590      1/1          			u_67f9 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
34591                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
34592      1/1          		if ( ! Sys_Clk_RstN )
34593      1/1          			u_a40b &lt;= #1.0 ( 8'b0 );
34594      1/1          		else if ( u_c940 )
34595      1/1          			u_a40b &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
34596                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
34597                   		.Clk( Sys_Clk )
34598                   	,	.Clk_ClkS( Sys_Clk_ClkS )
34599                   	,	.Clk_En( Sys_Clk_En )
34600                   	,	.Clk_EnS( Sys_Clk_EnS )
34601                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
34602                   	,	.Clk_RstN( Sys_Clk_RstN )
34603                   	,	.Clk_Tm( Sys_Clk_Tm )
34604                   	,	.O( u_bb4d )
34605                   	,	.Reset( NextRsp1 )
34606                   	,	.Set( CxtEn &amp; CxtId )
34607                   	);
34608                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
34609      1/1          		if ( ! Sys_Clk_RstN )
34610      1/1          			u_8b06 &lt;= #1.0 ( 2'b0 );
34611      1/1          		else if ( u_c940 )
34612      1/1          			u_8b06 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
34613                   	rsnoc_z_T_C_S_C_L_R_C_Ibdffbb39c1_L17 ucibdffbb39c1( .I_1615141343210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
34614                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
34615      1/1          		if ( ! Sys_Clk_RstN )
34616      1/1          			u_d929 &lt;= #1.0 ( 9'b0 );
34617      1/1          		else if ( u_c940 )
34618      1/1          			u_d929 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
34619      1/1          	always @( Cxt_0 or uu_b987_caseSel ) begin		case ( uu_b987_caseSel )
34620      1/1          			1'b1    : u_b987 = Cxt_0 ;
34621      <font color = "red">0/1     ==>  			default : u_b987 = 34'b0 ;</font>
34622                   		endcase
34623                   	end
34624                   	rsnoc_z_H_R_U_B_B_A274 Ib(
34625                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
34626                   	);
34627                   	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
34628                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
34629                   	);
34630                   	assign uRsp_Status_caseSel =
34631                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
34632                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
34633                   					&amp;	Rsp2_Status == 2'b01
34634                   				&amp;
34635                   				Rsp_Last
34636                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
34637                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
34638                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
34639                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
34640                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
34641                   		}
34642                   		;
34643                   	always @( uRsp_Status_caseSel ) begin
34644      1/1          		case ( uRsp_Status_caseSel )
34645      1/1          			5'b00001 : Rsp_Status = 2'b10 ;
34646      1/1          			5'b00010 : Rsp_Status = 2'b01 ;
34647      1/1          			5'b00100 : Rsp_Status = 2'b10 ;
34648      1/1          			5'b01000 : Rsp_Status = 2'b01 ;
34649      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
34650      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
34651                   		endcase
34652                   	end
34653                   	rsnoc_z_H_R_G_T2_P_U_fec50afb Ip(
34654                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
34655                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
34656                   	,	.Cxt_Echo( CxtPkt_Echo )
34657                   	,	.Cxt_Head( CxtPkt_Head )
34658                   	,	.Cxt_Len1( CxtPkt_Len1 )
34659                   	,	.Cxt_OpcT( CxtPkt_OpcT )
34660                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
34661                   	,	.CxtUsed( CxtUsed )
34662                   	,	.Rx_CxtId( 1'b1 )
34663                   	,	.Rx_Head( RxPkt_Head )
34664                   	,	.Rx_Last( RxPkt_Last )
34665                   	,	.Rx_Opc( RxPkt_Opc )
34666                   	,	.Rx_Pld( RxPkt_Pld )
34667                   	,	.Rx_Rdy( RxPkt_Rdy )
34668                   	,	.Rx_Status( RxPkt_Status )
34669                   	,	.Rx_Vld( RxPkt_Vld )
34670                   	,	.Sys_Clk( Sys_Clk )
34671                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
34672                   	,	.Sys_Clk_En( Sys_Clk_En )
34673                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
34674                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
34675                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
34676                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
34677                   	,	.Sys_Pwr_Idle( )
34678                   	,	.Sys_Pwr_WakeUp( )
34679                   	,	.Tx_Data( TxPkt_Data )
34680                   	,	.Tx_Head( TxPkt_Head )
34681                   	,	.Tx_Rdy( TxPkt_Rdy )
34682                   	,	.Tx_Tail( TxPkt_Tail )
34683                   	,	.Tx_Vld( TxPkt_Vld )
34684                   	,	.TxCxtId( TxPktCxtId )
34685                   	,	.TxLast( TxPktLast )
34686                   	);
34687                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
34688                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
34689                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
34690                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
34691                   		.CxtUsed( CxtUsed )
34692                   	,	.FreeCxt( CtxFreeId )
34693                   	,	.FreeVld( CxtFreeVld )
34694                   	,	.NewCxt( CxtId )
34695                   	,	.NewRdy( CxtRdy )
34696                   	,	.NewVld( CxtEn )
34697                   	,	.Sys_Clk( Sys_Clk )
34698                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
34699                   	,	.Sys_Clk_En( Sys_Clk_En )
34700                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
34701                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
34702                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
34703                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
34704                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
34705                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
34706                   	);
34707                   	assign Req1_AddMdL = Req1_AddNttp [31:8];
34708                   	assign u_324d = Pld_Data [35:0];
34709                   	assign u_2393 = u_324d;
34710                   	assign u_e423 = u_2393 [34:31];
34711                   	assign u_b175 = u_e423;
34712                   	assign ReqPreStrm = Req1_Pre &amp; u_b175 == 4'b1101;
34713                   	assign ReqHeadXfer = ReqHead &amp; NextTrn;
34714                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
34715      1/1          		if ( ! Sys_Clk_RstN )
34716      1/1          			Req1_Strm &lt;= #1.0 ( 1'b0 );
34717      1/1          		else if ( ReqHeadXfer )
34718      1/1          			Req1_Strm &lt;= #1.0 ( ReqPreStrm );
                        MISSING_ELSE
34719                   	rsnoc_z_H_R_G_T2_O_U_4df84305 Io(
34720                   		.Cxt_0( Cxt_0 )
34721                   	,	.CxtUsed( CxtUsed )
34722                   	,	.Rdy( OrdRdy )
34723                   	,	.Req_AddLd0( Req1_AddLd0 )
34724                   	,	.Req_AddMdL( Req1_AddMdL )
34725                   	,	.Req_Len1( Req1_Len1 )
34726                   	,	.Req_OpcT( Req1_OpcT )
34727                   	,	.Req_RouteId( Req1_RouteId )
34728                   	,	.Req_Strm( Req1_Strm )
34729                   	,	.ReqRdy( TrnRdy )
34730                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
34731                   	,	.Sys_Clk( Sys_Clk )
34732                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
34733                   	,	.Sys_Clk_En( Sys_Clk_En )
34734                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
34735                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
34736                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
34737                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
34738                   	,	.Sys_Pwr_Idle( )
34739                   	,	.Sys_Pwr_WakeUp( )
34740                   	);
34741                   	assign Req1_Abort = Req1_Pre &amp; ~ Req1_Lock;
34742                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Abort | Req1_Urg );
34743                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
34744                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
34745      1/1          		if ( ! Sys_Clk_RstN )
34746      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
34747      1/1          		else if ( NextTrn )
34748      1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
34749                   	rsnoc_z_H_R_G_T2_T_U_fec50afb It(
34750                   		.AddrBase( IdInfo_0_AddrBase )
34751                   	,	.Cmd_Echo( Req1_Echo )
34752                   	,	.Cmd_KeyId( Req1_KeyId )
34753                   	,	.Cmd_Len1( Req1_Len1 )
34754                   	,	.Cmd_Lock( Req1_Lock )
34755                   	,	.Cmd_OpcT( Req1_OpcT )
34756                   	,	.Cmd_RawAddr( Req1_RawAddr )
34757                   	,	.Cmd_RouteId( Req1_RouteId )
34758                   	,	.Cmd_Status( Req1_Status )
34759                   	,	.Cmd_User( Req1_User )
34760                   	,	.HitId( Translation_0_Id )
34761                   	,	.Pld_Data( Pld_Data )
34762                   	,	.Pld_Last( Pld_Last )
34763                   	,	.Rdy( TrnRdy )
34764                   	,	.Rx_Data( RxErr_Data )
34765                   	,	.Rx_Head( RxErr_Head )
34766                   	,	.Rx_Rdy( RxErr_Rdy )
34767                   	,	.Rx_Tail( RxErr_Tail )
34768                   	,	.Rx_Vld( RxErr_Vld )
34769                   	,	.Sys_Clk( Sys_Clk )
34770                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
34771                   	,	.Sys_Clk_En( Sys_Clk_En )
34772                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
34773                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
34774                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
34775                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
34776                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
34777                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
34778                   	,	.Vld( TrnVld )
34779                   	);
34780                   	assign Req1_Addr = Req1_RawAddr;
34781                   	assign PipeIn_Addr = Req1_Addr;
34782                   	assign u_cb9b_0 = PipeIn_Addr;
34783                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
34784                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
34785                   	assign u_c4ee = Req1_Len1 [6:2];
34786                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
34787                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
34788                   	assign PipeIn_BurstType = Req1_BurstType;
34789                   	assign u_cb9b_1 = PipeIn_BurstType;
34790                   	assign u_cb9b_11 = PipeIn_Opc;
34791                   	assign PipeIn_Urg = Req1_Urg;
34792                   	assign u_cb9b_17 = PipeIn_Urg;
34793                   	assign PipeIn_User = Req1_User;
34794                   	assign u_cb9b_19 = PipeIn_User;
34795                   	assign PipeIn_Data = Pld_Data;
34796                   	assign u_cb9b_2 = PipeIn_Data;
34797                   	assign Req1_Fail = Req1_Status == 2'b11;
34798                   	assign PipeIn_Fail = Req1_Fail;
34799                   	assign u_cb9b_4 = PipeIn_Fail;
34800                   	assign PipeIn_Head = ReqHead;
34801                   	assign u_cb9b_6 = PipeIn_Head;
34802                   	assign PipeIn_Last = Pld_Last;
34803                   	assign u_cb9b_7 = PipeIn_Last;
34804                   	assign PipeIn_Len1 = Req1_Len1;
34805                   	assign u_cb9b_8 = PipeIn_Len1;
34806                   	assign PipeIn_Lock = Req1_Lock;
34807                   	assign u_cb9b_9 = PipeIn_Lock;
34808                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
34809                   	assign PostRdy = GenLcl_Req_Rdy;
34810                   	assign PipeOut_Urg = u_d4d9_17;
34811                   	assign PipeOut_Head = u_d4d9_6;
34812                   	assign PipeOutHead = PipeOut_Head;
34813                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
34814                   	assign uReq1_Opc_caseSel =
34815                   		{		Req1_OpcT == 4'b1000
34816                   			,	Req1_OpcT == 4'b0110
34817                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
34818                   			,	Req1_OpcT == 4'b0011
34819                   			,	Req1_OpcT == 4'b0010
34820                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
34821                   		}
34822                   		;
34823                   	always @( uReq1_Opc_caseSel ) begin
34824      1/1          		case ( uReq1_Opc_caseSel )
34825      1/1          			6'b000001 : Req1_Opc = 3'b000 ;
34826      <font color = "red">0/1     ==>  			6'b000010 : Req1_Opc = 3'b010 ;</font>
34827      <font color = "red">0/1     ==>  			6'b000100 : Req1_Opc = 3'b001 ;</font>
34828      1/1          			6'b001000 : Req1_Opc = 3'b100 ;
34829      <font color = "red">0/1     ==>  			6'b010000 : Req1_Opc = 3'b101 ;</font>
34830      1/1          			6'b100000 : Req1_Opc = 3'b110 ;
34831      <font color = "red">0/1     ==>  			default   : Req1_Opc = 3'b000 ;</font>
34832                   		endcase
34833                   	end
34834                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
34835                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
34836      1/1          		case ( uPipeIn_Opc_caseSel )
34837      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
34838      <font color = "red">0/1     ==>  			3'b010  : PipeIn_Opc = 3'b000 ;</font>
34839      <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
34840      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
34841      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
34842                   		endcase
34843                   	end
34844                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
34845                   		.Rx_0( u_cb9b_0 )
34846                   	,	.Rx_1( u_cb9b_1 )
34847                   	,	.Rx_11( u_cb9b_11 )
34848                   	,	.Rx_14( 1'b0 )
34849                   	,	.Rx_15( 1'b0 )
34850                   	,	.Rx_17( u_cb9b_17 )
34851                   	,	.Rx_19( u_cb9b_19 )
34852                   	,	.Rx_2( u_cb9b_2 )
34853                   	,	.Rx_4( u_cb9b_4 )
34854                   	,	.Rx_6( u_cb9b_6 )
34855                   	,	.Rx_7( u_cb9b_7 )
34856                   	,	.Rx_8( u_cb9b_8 )
34857                   	,	.Rx_9( u_cb9b_9 )
34858                   	,	.RxRdy( ReqRdy )
34859                   	,	.RxVld( ReqVld )
34860                   	,	.Sys_Clk( Sys_Clk )
34861                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
34862                   	,	.Sys_Clk_En( Sys_Clk_En )
34863                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
34864                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
34865                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
34866                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
34867                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
34868                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
34869                   	,	.Tx_0( u_d4d9_0 )
34870                   	,	.Tx_1( u_d4d9_1 )
34871                   	,	.Tx_11( u_d4d9_11 )
34872                   	,	.Tx_14( u_d4d9_14 )
34873                   	,	.Tx_15( u_d4d9_15 )
34874                   	,	.Tx_17( u_d4d9_17 )
34875                   	,	.Tx_19( u_d4d9_19 )
34876                   	,	.Tx_2( u_d4d9_2 )
34877                   	,	.Tx_4( u_d4d9_4 )
34878                   	,	.Tx_6( u_d4d9_6 )
34879                   	,	.Tx_7( u_d4d9_7 )
34880                   	,	.Tx_8( u_d4d9_8 )
34881                   	,	.Tx_9( u_d4d9_9 )
34882                   	,	.TxRdy( PipeOutRdy )
34883                   	,	.TxVld( PipeOutVld )
34884                   	);
34885                   	assign PipeOut_Addr = u_d4d9_0;
34886                   	assign GenLcl_Req_Addr = PipeOut_Addr;
34887                   	assign PipeOut_Data = u_d4d9_2;
34888                   	assign MyDatum = PipeOut_Data [35:0];
34889                   	assign MyData = { 2'b0 , MyDatum };
34890                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
34891                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
34892                   	);
34893                   	assign PipeOut_Fail = u_d4d9_4;
34894                   	assign NullBe = PipeOut_Fail;
34895                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
34896                   	assign GenLcl_Req_Vld = PostVld;
34897                   	assign PipeOut_Last = u_d4d9_7;
34898                   	assign GenLcl_Req_Last = PipeOut_Last;
34899                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
34900                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
34901                   	assign PipeOut_BurstType = u_d4d9_1;
34902                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
34903                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
34904                   	assign PipeOut_Len1 = u_d4d9_8;
34905                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
34906                   	assign PipeOut_Lock = u_d4d9_9;
34907                   	assign GenLcl_Req_Lock = PipeOut_Lock;
34908                   	assign PipeOut_Opc = u_d4d9_11;
34909                   	assign GenLcl_Req_Opc = PipeOut_Opc;
34910                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
34911                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
34912                   	assign PipeOut_SeqUnique = u_d4d9_15;
34913                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
34914                   	assign PipeOut_User = u_d4d9_19;
34915                   	assign GenLcl_Req_User = PipeOut_User;
34916                   	assign Rsp0_Rdy = Rsp1_Rdy;
34917                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
34918                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
34919                   		.Clk( Sys_Clk )
34920                   	,	.Clk_ClkS( Sys_Clk_ClkS )
34921                   	,	.Clk_En( Sys_Clk_En )
34922                   	,	.Clk_EnS( Sys_Clk_EnS )
34923                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
34924                   	,	.Clk_RstN( Sys_Clk_RstN )
34925                   	,	.Clk_Tm( Sys_Clk_Tm )
34926                   	,	.En( GenLcl_Req_Vld )
34927                   	,	.O( u_43f9 )
34928                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
34929                   	,	.Set( NullBe &amp; PipeOutHead )
34930                   	);
34931                   	rsnoc_z_H_R_G_U_P_U_0e603925 uu0e603925(
34932                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
34933                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
34934                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
34935                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
34936                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
34937                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
34938                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
34939                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
34940                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
34941                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
34942                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
34943                   	,	.GenLcl_Req_User( GenLcl_Req_User )
34944                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
34945                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
34946                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
34947                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
34948                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
34949                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
34950                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
34951                   	,	.GenPrt_Req_Addr( u_Req_Addr )
34952                   	,	.GenPrt_Req_Be( u_Req_Be )
34953                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
34954                   	,	.GenPrt_Req_Data( u_Req_Data )
34955                   	,	.GenPrt_Req_Last( u_Req_Last )
34956                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
34957                   	,	.GenPrt_Req_Lock( u_Req_Lock )
34958                   	,	.GenPrt_Req_Opc( u_Req_Opc )
34959                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
34960                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
34961                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
34962                   	,	.GenPrt_Req_User( u_Req_User )
34963                   	,	.GenPrt_Req_Vld( u_Req_Vld )
34964                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
34965                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
34966                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
34967                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
34968                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
34969                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
34970                   	);
34971                   	rsnoc_z_H_R_G_U_Q_U_ea910b0cbc uuea910b0cbc(
34972                   		.GenLcl_Req_Addr( u_Req_Addr )
34973                   	,	.GenLcl_Req_Be( u_Req_Be )
34974                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
34975                   	,	.GenLcl_Req_Data( u_Req_Data )
34976                   	,	.GenLcl_Req_Last( u_Req_Last )
34977                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
34978                   	,	.GenLcl_Req_Lock( u_Req_Lock )
34979                   	,	.GenLcl_Req_Opc( u_Req_Opc )
34980                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
34981                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
34982                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
34983                   	,	.GenLcl_Req_User( u_Req_User )
34984                   	,	.GenLcl_Req_Vld( u_Req_Vld )
34985                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
34986                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
34987                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
34988                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
34989                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
34990                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
34991                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
34992                   	,	.GenPrt_Req_Be( Gen_Req_Be )
34993                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
34994                   	,	.GenPrt_Req_Data( Gen_Req_Data )
34995                   	,	.GenPrt_Req_Last( Gen_Req_Last )
34996                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
34997                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
34998                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
34999                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
35000                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
35001                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
35002                   	,	.GenPrt_Req_User( Gen_Req_User )
35003                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
35004                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
35005                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
35006                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
35007                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
35008                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
35009                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
35010                   	,	.Sys_Clk( Sys_Clk )
35011                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
35012                   	,	.Sys_Clk_En( Sys_Clk_En )
35013                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
35014                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
35015                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
35016                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
35017                   	,	.Sys_Pwr_Idle( u_70_Idle )
35018                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
35019                   	);
35020                   	assign IdInfo_0_Id = Translation_0_Id;
35021                   	assign IdInfo_1_Id = Req1_KeyId;
35022                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
35023                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
35024                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35025      1/1          		if ( ! Sys_Clk_RstN )
35026      1/1          			Load &lt;= #1.0 ( 2'b0 );
35027      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
35028                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
35029                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35030      1/1          		if ( ! Sys_Clk_RstN )
35031      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
35032      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
35033                   	assign RxInt_Rdy = RxIn_Rdy;
35034                   	assign Rx_Rdy = RxInt_Rdy;
35035                   	assign WakeUp_Rx = Rx_Vld;
35036                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
35037                   	assign u_5446 = RxIn_Data [110:94];
35038                   	assign Translation_0_Aperture = u_5446 [16:5];
35039                   	assign TxBypData = TxIn_Data [37:0];
35040                   	assign TxLcl_Data =
35041                   		{			{	TxIn_Data [111]
35042                   			,	TxIn_Data [110:94]
35043                   			,	TxIn_Data [93:90]
35044                   			,	TxIn_Data [89:88]
35045                   			,	TxIn_Data [87:81]
35046                   			,	TxIn_Data [80:49]
35047                   			,	TxIn_Data [48:41]
35048                   			,	TxIn_Data [40:38]
35049                   			}
35050                   		,
35051                   		TxBypData
35052                   		};
35053                   	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
35054                   	assign TxLcl_Head = TxIn_Head;
35055                   	assign Tx_Head = TxLcl_Head;
35056                   	assign TxLcl_Tail = TxIn_Tail;
35057                   	assign Tx_Tail = TxLcl_Tail;
35058                   	assign TxLcl_Vld = TxIn_Vld;
35059                   	assign Tx_Vld = TxLcl_Vld;
35060                   	assign WakeUp_Other = 1'b0;
35061                   	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
35062                   	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
35063                   	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
35064                   	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
35065                   	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
35066                   	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
35067                   	assign u_6807_Hdr_Status = TxIn_Data [89:88];
35068                   	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
35069                   	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
35070                   	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
35071                   	assign u_6807_Hdr_Lock = TxIn_Data [111];
35072                   	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
35073                   	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
35074                   	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
35075                   	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
35076                   	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
35077                   	assign u_6807_Hdr_User = TxIn_Data [48:41];
35078                   	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
35079                   	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
35080                   	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
35081                   	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
35082                   	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
35083                   	assign u_3ded_Data_Last = RxIn_Data [37];
35084                   	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
35085                   	assign u_3ded_Data_Err = RxIn_Data [36];
35086                   	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
35087                   	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
35088                   	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
35089                   	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
35090                   	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
35091                   	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
35092                   	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
35093                   	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
35094                   	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
35095                   	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
35096                   	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
35097                   	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
35098                   	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
35099                   	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
35100                   	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
35101                   	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
35102                   	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
35103                   	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
35104                   	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
35105                   	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
35106                   	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
35107                   	assign u_3ded_Hdr_Lock = RxIn_Data [111];
35108                   	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
35109                   	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
35110                   	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
35111                   	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
35112                   	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
35113                   	assign u_3ded_Hdr_User = RxIn_Data [48:41];
35114                   	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
35115                   	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
35116                   	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
35117                   	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
35118                   	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
35119                   	assign u_6807_Data_Last = TxIn_Data [37];
35120                   	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
35121                   	assign u_6807_Data_Err = TxIn_Data [36];
35122                   	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
35123                   	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
35124                   	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
35125                   	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
35126                   	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
35127                   	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
35128                   	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
35129                   	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
35130                   	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
35131                   	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
35132                   	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
35133                   	assign u_5ddf = CxtUsed;
35134                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
35135                   	// synopsys translate_off
35136                   	// synthesis translate_off
35137                   	always @( posedge Sys_Clk )
35138      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
35139      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
35140      <font color = "grey">unreachable  </font>				dontStop = 0;
35141      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
35142      <font color = "grey">unreachable  </font>				if (!dontStop) begin
35143      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
35144      <font color = "grey">unreachable  </font>					$stop;
35145                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
35146                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1576.html" >rsnoc_z_H_R_G_T2_U_U_1ea7f433</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       34571
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       34576
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       34590
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       34595
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       34612
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       34618
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       34787
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35022
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1576.html" >rsnoc_z_H_R_G_T2_U_U_1ea7f433</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">32</td>
<td class="rt">59.26 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">1038</td>
<td class="rt">546</td>
<td class="rt">52.60 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">519</td>
<td class="rt">273</td>
<td class="rt">52.60 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">519</td>
<td class="rt">273</td>
<td class="rt">52.60 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">32</td>
<td class="rt">59.26 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">1038</td>
<td class="rt">546</td>
<td class="rt">52.60 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">519</td>
<td class="rt">273</td>
<td class="rt">52.60 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">519</td>
<td class="rt">273</td>
<td class="rt">52.60 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94:92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1576.html" >rsnoc_z_H_R_G_T2_U_U_1ea7f433</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">62</td>
<td class="rt">42</td>
<td class="rt">67.74 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">34787</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">35022</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">34568</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">34573</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">34579</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">34587</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">34592</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">34609</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">34615</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">34619</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">34644</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">34715</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">34745</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">34824</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">34836</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35030</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34787      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35022      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34568      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
34569      			u_8135 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
34570      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
34571      			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34573      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
34574      			u_1846 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
34575      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
34576      			u_1846 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34579      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
34580      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
34581      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "red">			==></font>
34582      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
34583      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34587      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
34588      			u_67f9 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
34589      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
34590      			u_67f9 <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34592      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
34593      			u_a40b <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
34594      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
34595      			u_a40b <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34609      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
34610      			u_8b06 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
34611      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
34612      			u_8b06 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34615      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
34616      			u_d929 <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
34617      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
34618      			u_d929 <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34619      	always @( Cxt_0 or uu_b987_caseSel ) begin		case ( uu_b987_caseSel )
           	                           <font color = "red">-1-</font>               		               
34620      			1'b1    : u_b987 = Cxt_0 ;
           <font color = "green">			==></font>
34621      			default : u_b987 = 34'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34644      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
34645      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
34646      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "green">			==></font>
34647      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
34648      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "green">			==></font>
34649      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
34650      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34715      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
34716      			Req1_Strm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
34717      		else if ( ReqHeadXfer )
           		     <font color = "green">-2-</font>  
34718      			Req1_Strm <= #1.0 ( ReqPreStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34745      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
34746      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
34747      		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
34748      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34824      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
34825      			6'b000001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
34826      			6'b000010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
34827      			6'b000100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
34828      			6'b001000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
34829      			6'b010000 : Req1_Opc = 3'b101 ;
           <font color = "red">			==></font>
34830      			6'b100000 : Req1_Opc = 3'b110 ;
           <font color = "green">			==></font>
34831      			default   : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>6'b000001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b001000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>6'b010000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b100000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34836      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
34837      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
34838      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
34839      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "red">			==></font>
34840      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
34841      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35025      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35026      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
35027      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35030      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35031      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
35032      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_107818">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_1ea7f433">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
