processing file asmFiles/mergesort.asm (1 of 1)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:26:33 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Break key hit
# Break in Module mem_wb at source/mem_wb.sv line 40
# Stopped at source/mem_wb.sv line 40
#  exit
# End time: 16:26:43 on Oct 04,2017, Elapsed time: 0:00:10
# Errors: 0, Warnings: 1
processing file asmFiles/mergesort.asm (1 of 1)
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/hazard_unit.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:27:00 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/hazard_unit.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface hazard_unit_if
-- Importing package cpu_types_pkg
-- Compiling module hazard_unit

Top level modules:
	hazard_unit
End time: 16:27:00 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:27:01 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Break key hit
# Break in Module id_ex at source/id_ex.sv line 92
# Stopped at source/id_ex.sv line 92
#  exit
# End time: 16:27:11 on Oct 04,2017, Elapsed time: 0:00:10
# Errors: 0, Warnings: 1
processing file asmFiles/mergesort.asm (1 of 1)
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/if_id.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:27:25 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/if_id.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface if_id_if
-- Importing package cpu_types_pkg
-- Compiling module if_id

Top level modules:
	if_id
End time: 16:27:25 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:27:26 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 173520 time and ran for      17351 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:27:27 on Oct 04,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
5399 instructions
processing file asmFiles/mergesort.asm (1 of 1)
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/hazard_unit.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:27:49 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/hazard_unit.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface hazard_unit_if
-- Importing package cpu_types_pkg
-- Compiling module hazard_unit

Top level modules:
	hazard_unit
End time: 16:27:49 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:27:50 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 173520 time and ran for      17351 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:27:51 on Oct 04,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
5399 instructions
processing file asmFiles/mergesort.asm (1 of 1)
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/forward_unit.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:28:08 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/forward_unit.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface forward_unit_if
-- Importing package cpu_types_pkg
-- Compiling module forward_unit

Top level modules:
	forward_unit
End time: 16:28:08 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:28:09 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Break key hit
# Break in Module cache_control_if at include/cache_control_if.vh line 115
# Stopped at include/cache_control_if.vh line 115
#  exit
# End time: 16:28:14 on Oct 04,2017, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
processing file asmFiles/mergesort.asm (1 of 1)
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/forward_unit.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:28:41 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/forward_unit.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface forward_unit_if
-- Importing package cpu_types_pkg
-- Compiling module forward_unit
###### source/forward_unit.sv(24): 	else if (fuif.regWENwb == 1 && fuif.rt == fuif.rwWB)begin
** Error: source/forward_unit.sv(24): near "else": syntax error, unexpected else
###### source/forward_unit.sv(26): 			fuif.rtReplace = fuif.wb_data;
** Error: source/forward_unit.sv(26): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
###### source/forward_unit.sv(32): 			  fuif.rsReplace = fuif.mem_data;
** Error: source/forward_unit.sv(32): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
###### source/forward_unit.sv(37): 			fuif.rsReplace = fuif.wb_data;
** Error: source/forward_unit.sv(37): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
End time: 16:28:41 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 4, Warnings: 0
5399 instructions
processing file asmFiles/mergesort.asm (1 of 1)
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/forward_unit.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:28:51 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/forward_unit.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface forward_unit_if
-- Importing package cpu_types_pkg
-- Compiling module forward_unit

Top level modules:
	forward_unit
End time: 16:28:51 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:28:52 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 173520 time and ran for      17351 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:28:53 on Oct 04,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
5399 instructions
processing file asmFiles/count_days.asm (1 of 13)
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/datapath.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:32:10 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/datapath.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface datapath_cache_if
-- Importing package cpu_types_pkg
-- Compiling interface alu_file_if
-- Compiling interface control_unit_if
-- Compiling interface register_file_if
-- Compiling interface if_id_if
-- Compiling interface id_ex_if
-- Compiling interface ex_mem_if
-- Compiling interface mem_wb_if
-- Compiling interface hazard_unit_if
-- Compiling interface forward_unit_if
-- Compiling module datapath

Top level modules:
	datapath
End time: 16:32:10 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/ex_mem.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:32:10 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/ex_mem.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface ex_mem_if
-- Importing package cpu_types_pkg
-- Compiling module ex_mem

Top level modules:
	ex_mem
End time: 16:32:10 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/forward_unit.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:32:11 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/forward_unit.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface forward_unit_if
-- Importing package cpu_types_pkg
-- Compiling module forward_unit

Top level modules:
	forward_unit
End time: 16:32:11 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include  source/hazard_unit.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:32:11 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" source/hazard_unit.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface hazard_unit_if
-- Importing package cpu_types_pkg
-- Compiling module hazard_unit

Top level modules:
	hazard_unit
End time: 16:32:11 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:32:12 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 5680 time and ran for        567 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:32:12 on Oct 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
151 instructions
processing file asmFiles/count_days.asm~ (2 of 13)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:32:13 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 5680 time and ran for        567 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:32:14 on Oct 04,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
151 instructions
processing file asmFiles/fib.asm (3 of 13)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:32:15 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 5440 time and ran for        543 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:32:16 on Oct 04,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
160 instructions
processing file asmFiles/mergesort.asm (4 of 13)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:32:16 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 173520 time and ran for      17351 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:32:18 on Oct 04,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
5399 instructions
processing file asmFiles/mult.asm (5 of 13)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:32:19 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 5900 time and ran for        589 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:32:19 on Oct 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
150 instructions
processing file asmFiles/mult_procedure.asm (6 of 13)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:32:20 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 2300 time and ran for        229 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:32:21 on Oct 04,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
63 instructions
processing file asmFiles/mult_procedure.asm~ (7 of 13)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:32:22 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 2300 time and ran for        229 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:32:23 on Oct 04,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
63 instructions
processing file asmFiles/search.asm (8 of 13)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:32:23 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 8040 time and ran for        803 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:32:24 on Oct 04,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
278 instructions
processing file asmFiles/test.branchjump1.asm (9 of 13)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:32:25 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 480 time and ran for         47 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:32:26 on Oct 04,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
11 instructions
processing file asmFiles/test.ldst1.asm (10 of 13)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:32:27 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 460 time and ran for         45 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:32:27 on Oct 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
14 instructions
processing file asmFiles/test.ldst2.asm (11 of 13)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:32:28 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 500 time and ran for         49 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:32:29 on Oct 04,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
15 instructions
processing file asmFiles/test.loadstore.asm (12 of 13)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:32:30 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 440 time and ran for         43 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:32:31 on Oct 04,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
12 instructions
processing file asmFiles/test.rtype.asm (13 of 13)
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:32:32 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.cpu_ram_if
# Loading work.pipeline
# Loading work.datapath_cache_if
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.datapath
# Loading work.alu_file_if
# Loading work.register_file_if
# Loading work.control_unit_if
# Loading work.if_id_if
# Loading work.id_ex_if
# Loading work.ex_mem_if
# Loading work.mem_wb_if
# Loading work.hazard_unit_if
# Loading work.forward_unit_if
# Loading work.alu_file_sv_unit
# Loading work.alu_file
# Loading work.register_file_sv_unit
# Loading work.register_file
# Loading work.control_unit
# Loading work.if_id
# Loading work.id_ex
# Loading work.ex_mem
# Loading work.mem_wb
# Loading work.hazard_unit
# Loading work.forward_unit
# Loading work.caches
# Loading work.memory_control
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# run -all
# Starting Processor.
# Halted at 820 time and ran for         81 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:32:32 on Oct 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
27 instructions
processing file asmFiles/count_days.asm (1 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 16:34:51 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (43) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 985 megabytes
    Info: Processing ended: Wed Oct  4 16:34:53 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 16:34:55 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 957 megabytes
    Info: Processing ended: Wed Oct  4 16:34:57 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 16:34:48 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:34:58 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 16:34:59 on Oct 04,2017, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:34:59 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 16:34:59 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:35:00 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.pipeline
# Loading work.datapath
# Loading work.forward_unit
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.hazard_unit
# Loading work.mem_wb
# Loading altera_ver.dffeas
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading work.memory_control
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 5680 time and ran for        567 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:35:28 on Oct 04,2017, Elapsed time: 0:00:28
# Errors: 0, Warnings: 1
151 instructions
processing file asmFiles/count_days.asm~ (2 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 16:35:31 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (43) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 987 megabytes
    Info: Processing ended: Wed Oct  4 16:35:33 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 16:35:35 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 957 megabytes
    Info: Processing ended: Wed Oct  4 16:35:38 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 16:35:28 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:35:38 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 16:35:39 on Oct 04,2017, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:35:39 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 16:35:40 on Oct 04,2017, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:35:40 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.pipeline
# Loading work.datapath
# Loading work.forward_unit
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.hazard_unit
# Loading work.mem_wb
# Loading altera_ver.dffeas
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading work.memory_control
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 5680 time and ran for        567 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:36:08 on Oct 04,2017, Elapsed time: 0:00:28
# Errors: 0, Warnings: 1
151 instructions
processing file asmFiles/fib.asm (3 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 16:36:11 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (961) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 987 megabytes
    Info: Processing ended: Wed Oct  4 16:36:13 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 16:36:15 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 963 megabytes
    Info: Processing ended: Wed Oct  4 16:36:18 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 16:36:08 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:36:18 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 16:36:19 on Oct 04,2017, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:36:19 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 16:36:19 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:36:20 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.pipeline
# Loading work.datapath
# Loading work.hazard_unit
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.mem_wb
# Loading altera_ver.dffeas
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading work.forward_unit
# Loading work.memory_control
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 5440 time and ran for        543 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:36:48 on Oct 04,2017, Elapsed time: 0:00:28
# Errors: 0, Warnings: 1
160 instructions
processing file asmFiles/mergesort.asm (4 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 16:36:51 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (257) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 983 megabytes
    Info: Processing ended: Wed Oct  4 16:36:53 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 16:36:56 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 963 megabytes
    Info: Processing ended: Wed Oct  4 16:36:58 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 16:36:48 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:36:58 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 16:37:00 on Oct 04,2017, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:37:00 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 16:37:00 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:37:01 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.pipeline
# Loading work.datapath
# Loading work.hazard_unit
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.mem_wb
# Loading altera_ver.dffeas
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading work.forward_unit
# Loading work.memory_control
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 173520 time and ran for      17351 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:37:55 on Oct 04,2017, Elapsed time: 0:00:54
# Errors: 0, Warnings: 1
5399 instructions
processing file asmFiles/mult.asm (5 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 16:37:58 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (25) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 985 megabytes
    Info: Processing ended: Wed Oct  4 16:38:00 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 16:38:02 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 957 megabytes
    Info: Processing ended: Wed Oct  4 16:38:05 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 16:37:55 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:38:05 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 16:38:06 on Oct 04,2017, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:38:07 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 16:38:07 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:38:07 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.pipeline
# Loading work.datapath
# Loading work.hazard_unit
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.mem_wb
# Loading altera_ver.dffeas
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading work.forward_unit
# Loading work.memory_control
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 5900 time and ran for        589 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 16:38:35 on Oct 04,2017, Elapsed time: 0:00:28
# Errors: 0, Warnings: 1
150 instructions
processing file asmFiles/mult_procedure.asm (6 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 16:38:37 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (29) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 985 megabytes
    Info: Processing ended: Wed Oct  4 16:38:39 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 16:38:41 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 963 megabytes
    Info: Processing ended: Wed Oct  4 16:38:44 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 16:38:35 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:38:44 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 16:38:45 on Oct 04,2017, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 16:38:45 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 16:38:45 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 16:38:46 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.pipeline
# Loading work.datapath
# Loading work.hazard_unit
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.mem_wb
# Loading altera_ver.dffeas
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading work.forward_unit
# Loading work.memory_control
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# Load interrupted
# Break key hit
# Error loading design
# End time: 16:38:47 on Oct 04,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
processing file asmFiles/mergesort.asm (1 of 1)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 16:39:00 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (257) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 983 megabytes
    Info: Processing ended: Wed Oct  4 16:39:02 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
processing file asmFiles/count_days.asm (1 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:48:12 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (43) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 987 megabytes
    Info: Processing ended: Wed Oct  4 17:48:13 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:48:16 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 957 megabytes
    Info: Processing ended: Wed Oct  4 17:48:18 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 17:48:09 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:48:18 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 17:48:20 on Oct 04,2017, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:48:20 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 17:48:20 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 17:48:20 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.pipeline
# Loading work.datapath
# Loading work.hazard_unit
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.mem_wb
# Loading altera_ver.dffeas
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading work.forward_unit
# Loading work.memory_control
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 5680 time and ran for        567 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 17:48:47 on Oct 04,2017, Elapsed time: 0:00:27
# Errors: 0, Warnings: 1
151 instructions
processing file asmFiles/count_days.asm~ (2 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:48:49 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (43) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 987 megabytes
    Info: Processing ended: Wed Oct  4 17:48:51 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:48:53 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 963 megabytes
    Info: Processing ended: Wed Oct  4 17:48:56 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 17:48:47 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:48:56 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 17:48:57 on Oct 04,2017, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:48:57 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 17:48:57 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 17:48:58 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.pipeline
# Loading work.datapath
# Loading work.hazard_unit
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.mem_wb
# Loading altera_ver.dffeas
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading work.forward_unit
# Loading work.memory_control
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 5680 time and ran for        567 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 17:49:24 on Oct 04,2017, Elapsed time: 0:00:26
# Errors: 0, Warnings: 1
151 instructions
processing file asmFiles/fib.asm (3 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:49:27 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (961) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 983 megabytes
    Info: Processing ended: Wed Oct  4 17:49:29 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:49:31 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 952 megabytes
    Info: Processing ended: Wed Oct  4 17:49:34 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 17:49:25 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:49:34 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 17:49:35 on Oct 04,2017, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:49:35 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 17:49:35 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 17:49:36 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.forward_unit
# Loading work.hazard_unit
# Loading work.mem_wb
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 5440 time and ran for        543 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 17:50:03 on Oct 04,2017, Elapsed time: 0:00:27
# Errors: 0, Warnings: 1
160 instructions
processing file asmFiles/mergesort.asm (4 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:50:05 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (257) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 983 megabytes
    Info: Processing ended: Wed Oct  4 17:50:07 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:50:09 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 957 megabytes
    Info: Processing ended: Wed Oct  4 17:50:11 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 17:50:03 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:50:12 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 17:50:13 on Oct 04,2017, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:50:13 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 17:50:13 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 17:50:14 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.pipeline
# Loading work.datapath
# Loading work.hazard_unit
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.mem_wb
# Loading altera_ver.dffeas
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading work.forward_unit
# Loading work.memory_control
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 173520 time and ran for      17351 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 17:51:05 on Oct 04,2017, Elapsed time: 0:00:51
# Errors: 0, Warnings: 1
5399 instructions
processing file asmFiles/mult.asm (5 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:51:08 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (25) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 983 megabytes
    Info: Processing ended: Wed Oct  4 17:51:10 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:51:12 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 952 megabytes
    Info: Processing ended: Wed Oct  4 17:51:14 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 17:51:05 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:51:15 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 17:51:16 on Oct 04,2017, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:51:16 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 17:51:16 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 17:51:17 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.forward_unit
# Loading work.hazard_unit
# Loading work.mem_wb
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 5900 time and ran for        589 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 17:51:44 on Oct 04,2017, Elapsed time: 0:00:27
# Errors: 0, Warnings: 1
150 instructions
processing file asmFiles/mult_procedure.asm (6 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:51:46 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (29) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 983 megabytes
    Info: Processing ended: Wed Oct  4 17:51:48 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:51:50 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 957 megabytes
    Info: Processing ended: Wed Oct  4 17:51:53 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 17:51:44 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:51:53 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 17:51:54 on Oct 04,2017, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:51:54 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 17:51:55 on Oct 04,2017, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 17:51:55 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.pipeline
# Loading work.datapath
# Loading work.hazard_unit
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.mem_wb
# Loading altera_ver.dffeas
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading work.forward_unit
# Loading work.memory_control
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 2300 time and ran for        229 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 17:52:22 on Oct 04,2017, Elapsed time: 0:00:27
# Errors: 0, Warnings: 1
63 instructions
processing file asmFiles/mult_procedure.asm~ (7 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:52:25 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (29) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 983 megabytes
    Info: Processing ended: Wed Oct  4 17:52:26 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:52:28 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 963 megabytes
    Info: Processing ended: Wed Oct  4 17:52:31 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 17:52:22 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:52:31 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 17:52:33 on Oct 04,2017, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:52:33 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 17:52:33 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 17:52:34 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.pipeline
# Loading work.datapath
# Loading work.hazard_unit
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.mem_wb
# Loading altera_ver.dffeas
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading work.forward_unit
# Loading work.memory_control
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 2300 time and ran for        229 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 17:53:00 on Oct 04,2017, Elapsed time: 0:00:26
# Errors: 0, Warnings: 1
63 instructions
processing file asmFiles/search.asm (8 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:53:03 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (135) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 987 megabytes
    Info: Processing ended: Wed Oct  4 17:53:05 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:53:07 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 963 megabytes
    Info: Processing ended: Wed Oct  4 17:53:09 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 17:53:00 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:53:09 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 17:53:11 on Oct 04,2017, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:53:11 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 17:53:11 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 17:53:12 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.pipeline
# Loading work.datapath
# Loading work.hazard_unit
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.mem_wb
# Loading altera_ver.dffeas
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading work.forward_unit
# Loading work.memory_control
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 8040 time and ran for        803 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 17:53:39 on Oct 04,2017, Elapsed time: 0:00:27
# Errors: 0, Warnings: 1
278 instructions
processing file asmFiles/test.branchjump1.asm (9 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:53:42 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (15) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 983 megabytes
    Info: Processing ended: Wed Oct  4 17:53:43 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:53:46 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 952 megabytes
    Info: Processing ended: Wed Oct  4 17:53:48 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 17:53:39 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:53:48 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 17:53:50 on Oct 04,2017, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:53:50 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 17:53:50 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 17:53:50 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.forward_unit
# Loading work.hazard_unit
# Loading work.mem_wb
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 480 time and ran for         47 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 17:54:16 on Oct 04,2017, Elapsed time: 0:00:26
# Errors: 0, Warnings: 1
11 instructions
processing file asmFiles/test.ldst1.asm (10 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:54:19 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (63) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 987 megabytes
    Info: Processing ended: Wed Oct  4 17:54:21 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:54:23 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 952 megabytes
    Info: Processing ended: Wed Oct  4 17:54:25 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 17:54:16 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:54:25 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 17:54:27 on Oct 04,2017, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:54:27 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 17:54:27 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 17:54:28 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.forward_unit
# Loading work.hazard_unit
# Loading work.mem_wb
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 460 time and ran for         45 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 17:54:53 on Oct 04,2017, Elapsed time: 0:00:25
# Errors: 0, Warnings: 1
14 instructions
processing file asmFiles/test.ldst2.asm (11 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:54:56 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (963) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 987 megabytes
    Info: Processing ended: Wed Oct  4 17:54:58 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:55:00 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 952 megabytes
    Info: Processing ended: Wed Oct  4 17:55:02 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 17:54:53 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:55:03 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 17:55:04 on Oct 04,2017, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:55:04 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 17:55:04 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 17:55:05 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.pipeline
# Loading work.memory_control
# Loading work.datapath
# Loading work.forward_unit
# Loading work.hazard_unit
# Loading work.mem_wb
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 500 time and ran for         49 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 17:55:31 on Oct 04,2017, Elapsed time: 0:00:26
# Errors: 0, Warnings: 1
15 instructions
processing file asmFiles/test.loadstore.asm (12 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:55:34 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (63) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 987 megabytes
    Info: Processing ended: Wed Oct  4 17:55:36 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:55:38 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 957 megabytes
    Info: Processing ended: Wed Oct  4 17:55:40 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 17:55:31 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:55:40 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 17:55:42 on Oct 04,2017, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:55:42 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 17:55:42 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 17:55:43 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.pipeline
# Loading work.datapath
# Loading work.hazard_unit
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.mem_wb
# Loading altera_ver.dffeas
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading work.forward_unit
# Loading work.memory_control
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 440 time and ran for         43 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 17:56:08 on Oct 04,2017, Elapsed time: 0:00:25
# Errors: 0, Warnings: 1
12 instructions
processing file asmFiles/test.rtype.asm (13 of 13)
Target Clock Frequency : 50 MHz

Mapped does not contain updated meminit.hex file... FIXING THIS

Info: *******************************************************************
Info: Running Quartus II 64-Bit MIF/HEX Update
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:56:11 2017
Info: Command: quartus_cdb --update_mif system --rev=system
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (27) in the Memory Initialization File "/home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File /home/ecegrid/a/mg236/ece437/processors/._system/meminit.hex
Info: Quartus II 64-Bit MIF/HEX Update was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 987 megabytes
    Info: Processing ended: Wed Oct  4 17:56:13 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Oct  4 17:56:16 2017
Info: Command: quartus_eda system -c system
Info (204019): Generated file system.vo in folder "/home/ecegrid/a/mg236/ece437/processors/._system/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 957 megabytes
    Info: Processing ended: Wed Oct  4 17:56:18 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

	Status: done on Wed Oct 4 17:56:08 2017

	Options: 

	Update Ram File: 1

	Module: system

	Files: alu_file.sv caches.sv control_unit.sv datapath.sv ex_mem.sv forward_unit.sv hazard_unit.sv id_ex.sv if_id.sv mem_wb.sv memory_control.sv pipeline.sv ram.sv register_file.sv system.sv

	Devices: EP3C120

vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED mapped/system.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:56:19 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" mapped/system.sv 
-- Compiling module system
-- Compiling module pipeline
-- Compiling module datapath
-- Compiling module alu_file
-- Compiling module control_unit
-- Compiling module ex_mem
-- Compiling module forward_unit
-- Compiling module hazard_unit
-- Compiling module id_ex
-- Compiling module if_id
-- Compiling module mem_wb
-- Compiling module register_file
-- Compiling module memory_control
-- Compiling module ram
-- Compiling module altsyncram_1
-- Compiling module altsyncram_99f1
-- Compiling module altsyncram_fta2
-- Compiling module decode_jsa
-- Compiling module decode_jsa_1
-- Compiling module sld_mod_ram_rom
-- Compiling module sld_rom_sr

Top level modules:
	system
End time: 17:56:20 on Oct 04,2017, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog +acc -sv12compat -mfcu -lint +incdir+include +define+MAPPED testbench/system_tb.sv
QuestaSim-64 vlog 10.3b Compiler 2014.05 May 29 2014
Start time: 17:56:20 on Oct 04,2017
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" "+define+MAPPED" testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 17:56:20 on Oct 04,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.3b

# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 17:56:21 on Oct 04,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.system_tb
# Loading work.cpu_types_pkg
# Loading work.system_if
# Loading work.test
# Loading work.system
# Loading work.pipeline
# Loading work.datapath
# Loading work.hazard_unit
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.mem_wb
# Loading altera_ver.dffeas
# Loading work.ex_mem
# Loading work.id_ex
# Loading work.if_id
# Loading work.control_unit
# Loading work.register_file
# Loading work.alu_file
# Loading work.forward_unit
# Loading work.memory_control
# Loading work.ram
# Loading work.altsyncram_1
# Loading work.altsyncram_99f1
# Loading work.sld_mod_ram_rom
# Loading work.sld_rom_sr
# Loading work.altsyncram_fta2
# Loading work.decode_jsa_1
# Loading work.decode_jsa
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.PRIM_GDFF_LOW
# run -all
# Starting Processor.
# Halted at 820 time and ran for         81 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 17:56:47 on Oct 04,2017, Elapsed time: 0:00:26
# Errors: 0, Warnings: 1
27 instructions
