C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_generic.exe  -mp  4  -prjfile  C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\scratchproject.prs  -implementation  dbal_debug  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug   -part M2S060T  -package FCSBGA325  -grade STD    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -retiming -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\synlog\report\m2s010_som_premap.xml  -top_level_module  work.m2s010_som  -oedif  C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\m2s010_som.edn  -conchk_prepass  C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\m2s010_som_cck.rpt   -freq 100.000   -idc  C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\identify.idc  -tcl  C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\instr_sources\syn_dics.sdc  C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\synwork\m2s010_som_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\synwork\m2s010_som_prem.srd  -srs_instrumentation  -identify_install_path  C:\Microsemi\Libero_SoC_v11.8\SynplifyPro  -implementation  dbal_debug  -prjfile  C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\m2s010_som_syn.prj  -qsap  C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\m2s010_som.sap  -devicelib  C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\syntmp\m2s010_som.plg  -osyn  C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\synwork\m2s010_som_prem.srd  -prjdir  C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\  -prjname  m2s010_som_syn  -log  C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\synlog\m2s010_som_premap.srr 
rc:1 success:1 runtime:5
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\scratchproject.prs|io:o|time:1547999216|size:8737|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\m2s010_som.edn|io:o|time:1547999668|size:4105080|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\m2s010_som_cck.rpt|io:o|time:1549291556|size:19091|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\identify.idc|io:i|time:1547999255|size:3963|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\instr_sources\syn_dics.sdc|io:i|time:1549291546|size:0|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\synwork\m2s010_som_mult.srs|io:i|time:1549291551|size:16281|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\synwork\m2s010_som_prem.srd|io:o|time:1549291556|size:555209|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\m2s010_som_syn.prj|io:i|time:1549291543|size:10997|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\m2s010_som.sap|io:o|time:1549291556|size:18014|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1487959628|size:16359|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\syntmp\m2s010_som.plg|io:o|time:1549291552|size:0|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\synwork\m2s010_som_prem.srd|io:o|time:1549291556|size:555209|exec:0
file:C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\synlog\m2s010_som_premap.srr|io:o|time:1549291556|size:56373|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\m_generic.exe|io:i|time:1485322562|size:17958400|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_generic.exe|io:i|time:1485324114|size:32495616|exec:1
