{
  "module_name": "reg.h",
  "hash_id": "b6ba2b5f9acfd8b96e0ea81ded3295c718ed89370432da22f9eb0674bcb4a9c1",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/da9055/reg.h",
  "human_readable_source": " \n \n\n#ifndef __DA9055_REG_H\n#define __DA9055_REG_H\n\n \n  \n#define\tDA9055_REG_PAGE_CON\t\t0x00\n\n \n#define\tDA9055_REG_STATUS_A\t\t0x01\n#define\tDA9055_REG_STATUS_B\t\t0x02\n#define\tDA9055_REG_FAULT_LOG\t\t0x03\n#define\tDA9055_REG_EVENT_A\t\t0x04\n#define\tDA9055_REG_EVENT_B\t\t0x05\n#define\tDA9055_REG_EVENT_C\t\t0x06\n#define\tDA9055_REG_IRQ_MASK_A\t\t0x07\n#define\tDA9055_REG_IRQ_MASK_B\t\t0x08\n#define\tDA9055_REG_IRQ_MASK_C\t\t0x09\n#define\tDA9055_REG_CONTROL_A\t\t0x0A\n#define\tDA9055_REG_CONTROL_B\t\t0x0B\n#define\tDA9055_REG_CONTROL_C\t\t0x0C\n#define\tDA9055_REG_CONTROL_D\t\t0x0D\n#define\tDA9055_REG_CONTROL_E\t\t0x0E\n#define\tDA9055_REG_PD_DIS\t\t0x0F\n\n \n#define\tDA9055_REG_GPIO0_1\t\t0x10\n#define\tDA9055_REG_GPIO2\t\t0x11\n#define\tDA9055_REG_GPIO_MODE0_2\t\t0x12\n\n \n#define\tDA9055_REG_BCORE_CONT\t\t0x13\n#define\tDA9055_REG_BMEM_CONT\t\t0x14\n#define\tDA9055_REG_LDO1_CONT\t\t0x15\n#define\tDA9055_REG_LDO2_CONT\t\t0x16\n#define\tDA9055_REG_LDO3_CONT\t\t0x17\n#define\tDA9055_REG_LDO4_CONT\t\t0x18\n#define\tDA9055_REG_LDO5_CONT\t\t0x19\n#define\tDA9055_REG_LDO6_CONT\t\t0x1A\n\n \n#define\tDA9055_REG_ADC_MAN\t\t0x1B\n#define\tDA9055_REG_ADC_CONT\t\t0x1C\n#define\tDA9055_REG_VSYS_MON\t\t0x1D\n#define\tDA9055_REG_ADC_RES_L\t\t0x1E\n#define\tDA9055_REG_ADC_RES_H\t\t0x1F\n#define\tDA9055_REG_VSYS_RES\t\t0x20\n#define\tDA9055_REG_ADCIN1_RES\t\t0x21\n#define\tDA9055_REG_ADCIN2_RES\t\t0x22\n#define\tDA9055_REG_ADCIN3_RES\t\t0x23\n\n \n#define\tDA9055_REG_EN_32K\t\t0x35\n\n \n#define\tDA9055_REG_BUCK_LIM\t\t0x37\n#define\tDA9055_REG_BCORE_MODE\t\t0x38\n#define\tDA9055_REG_VBCORE_A\t\t0x39\n#define\tDA9055_REG_VBMEM_A\t\t0x3A\n#define\tDA9055_REG_VLDO1_A\t\t0x3B\n#define\tDA9055_REG_VLDO2_A\t\t0x3C\n#define\tDA9055_REG_VLDO3_A\t\t0x3D\n#define\tDA9055_REG_VLDO4_A\t\t0x3E\n#define\tDA9055_REG_VLDO5_A\t\t0x3F\n#define\tDA9055_REG_VLDO6_A\t\t0x40\n#define\tDA9055_REG_VBCORE_B\t\t0x41\n#define\tDA9055_REG_VBMEM_B\t\t0x42\n#define\tDA9055_REG_VLDO1_B\t\t0x43\n#define\tDA9055_REG_VLDO2_B\t\t0x44\n#define\tDA9055_REG_VLDO3_B\t\t0x45\n#define\tDA9055_REG_VLDO4_B\t\t0x46\n#define\tDA9055_REG_VLDO5_B\t\t0x47\n#define\tDA9055_REG_VLDO6_B\t\t0x48\n\n \n#define\tDA9055_REG_AUTO1_HIGH\t\t0x49\n#define\tDA9055_REG_AUTO1_LOW\t\t0x4A\n#define\tDA9055_REG_AUTO2_HIGH\t\t0x4B\n#define\tDA9055_REG_AUTO2_LOW\t\t0x4C\n#define\tDA9055_REG_AUTO3_HIGH\t\t0x4D\n#define\tDA9055_REG_AUTO3_LOW\t\t0x4E\n\n \n#define\tDA9055_REG_OPT_COUNT\t\t0x50\n#define\tDA9055_REG_OPT_ADDR\t\t0x51\n#define\tDA9055_REG_OPT_DATA\t\t0x52\n\n \n#define\tDA9055_REG_COUNT_S\t\t0x53\n#define\tDA9055_REG_COUNT_MI\t\t0x54\n#define\tDA9055_REG_COUNT_H\t\t0x55\n#define\tDA9055_REG_COUNT_D\t\t0x56\n#define\tDA9055_REG_COUNT_MO\t\t0x57\n#define\tDA9055_REG_COUNT_Y\t\t0x58\n#define\tDA9055_REG_ALARM_MI\t\t0x59\n#define\tDA9055_REG_ALARM_H\t\t0x5A\n#define\tDA9055_REG_ALARM_D\t\t0x5B\n#define\tDA9055_REG_ALARM_MO\t\t0x5C\n#define\tDA9055_REG_ALARM_Y\t\t0x5D\n#define\tDA9055_REG_SECOND_A\t\t0x5E\n#define\tDA9055_REG_SECOND_B\t\t0x5F\n#define\tDA9055_REG_SECOND_C\t\t0x60\n#define\tDA9055_REG_SECOND_D\t\t0x61\n\n \n#define\tDA9055_REG_T_OFFSET\t\t0x63\n#define\tDA9055_REG_INTERFACE\t\t0x64\n#define\tDA9055_REG_CONFIG_A\t\t0x65\n#define\tDA9055_REG_CONFIG_B\t\t0x66\n#define\tDA9055_REG_CONFIG_C\t\t0x67\n#define\tDA9055_REG_CONFIG_D\t\t0x68\n#define\tDA9055_REG_CONFIG_E\t\t0x69\n#define\tDA9055_REG_TRIM_CLDR\t\t0x6F\n\n \n#define\tDA9055_REG_GP_ID_0\t\t0x70\n#define\tDA9055_REG_GP_ID_1\t\t0x71\n#define\tDA9055_REG_GP_ID_2\t\t0x72\n#define\tDA9055_REG_GP_ID_3\t\t0x73\n#define\tDA9055_REG_GP_ID_4\t\t0x74\n#define\tDA9055_REG_GP_ID_5\t\t0x75\n#define\tDA9055_REG_GP_ID_6\t\t0x76\n#define\tDA9055_REG_GP_ID_7\t\t0x77\n#define\tDA9055_REG_GP_ID_8\t\t0x78\n#define\tDA9055_REG_GP_ID_9\t\t0x79\n#define\tDA9055_REG_GP_ID_10\t\t0x7A\n#define\tDA9055_REG_GP_ID_11\t\t0x7B\n#define\tDA9055_REG_GP_ID_12\t\t0x7C\n#define\tDA9055_REG_GP_ID_13\t\t0x7D\n#define\tDA9055_REG_GP_ID_14\t\t0x7E\n#define\tDA9055_REG_GP_ID_15\t\t0x7F\n#define\tDA9055_REG_GP_ID_16\t\t0x80\n#define\tDA9055_REG_GP_ID_17\t\t0x81\n#define\tDA9055_REG_GP_ID_18\t\t0x82\n#define\tDA9055_REG_GP_ID_19\t\t0x83\n\n#define DA9055_MAX_REGISTER_CNT\t\tDA9055_REG_GP_ID_19\n\n \n\n \n#define\tDA9055_PAGE_WRITE_MODE\t\t(0<<6)\n#define\tDA9055_REPEAT_WRITE_MODE\t(1<<6)\n\n \n#define\tDA9055_NOKEY_STS\t\t0x01\n#define\tDA9055_WAKE_STS\t\t\t0x02\n#define\tDA9055_DVC_BUSY_STS\t\t0x04\n#define\tDA9055_COMP1V2_STS\t\t0x08\n#define\tDA9055_NJIG_STS\t\t\t0x10\n#define\tDA9055_LDO5_LIM_STS\t\t0x20\n#define\tDA9055_LDO6_LIM_STS\t\t0x40\n\n \n#define\tDA9055_GPI0_STS\t\t\t0x01\n#define\tDA9055_GPI1_STS\t\t\t0x02\n#define\tDA9055_GPI2_STS\t\t\t0x04\n\n \n#define\tDA9055_TWD_ERROR_FLG\t\t0x01\n#define\tDA9055_POR_FLG\t\t\t0x02\n#define\tDA9055_VDD_FAULT_FLG\t\t0x04\n#define\tDA9055_VDD_START_FLG\t\t0x08\n#define\tDA9055_TEMP_CRIT_FLG\t\t0x10\n#define\tDA9055_KEY_RESET_FLG\t\t0x20\n#define\tDA9055_WAIT_SHUT_FLG\t\t0x80\n\n \n#define\tDA9055_NOKEY_EINT\t\t0x01\n#define\tDA9055_ALARM_EINT\t\t0x02\n#define\tDA9055_TICK_EINT\t\t0x04\n#define\tDA9055_ADC_RDY_EINT\t\t0x08\n#define\tDA9055_SEQ_RDY_EINT\t\t0x10\n#define\tDA9055_EVENTS_B_EINT\t\t0x20\n#define\tDA9055_EVENTS_C_EINT\t\t0x40\n\n \n#define\tDA9055_E_WAKE_EINT\t\t0x01\n#define\tDA9055_E_TEMP_EINT\t\t0x02\n#define\tDA9055_E_COMP1V2_EINT\t\t0x04\n#define\tDA9055_E_LDO_LIM_EINT\t\t0x08\n#define\tDA9055_E_NJIG_EINT\t\t0x20\n#define\tDA9055_E_VDD_MON_EINT\t\t0x40\n#define\tDA9055_E_VDD_WARN_EINT\t\t0x80\n\n \n#define\tDA9055_E_GPI0_EINT\t\t0x01\n#define\tDA9055_E_GPI1_EINT\t\t0x02\n#define\tDA9055_E_GPI2_EINT\t\t0x04\n\n \n#define\tDA9055_M_NONKEY_EINT\t\t0x01\n#define\tDA9055_M_ALARM_EINT\t\t0x02\n#define\tDA9055_M_TICK_EINT\t\t0x04\n#define\tDA9055_M_ADC_RDY_EINT\t\t0x08\n#define\tDA9055_M_SEQ_RDY_EINT\t\t0x10\n\n \n#define\tDA9055_M_WAKE_EINT\t\t0x01\n#define\tDA9055_M_TEMP_EINT\t\t0x02\n#define\tDA9055_M_COMP_1V2_EINT\t\t0x04\n#define\tDA9055_M_LDO_LIM_EINT\t\t0x08\n#define\tDA9055_M_NJIG_EINT\t\t0x20\n#define\tDA9055_M_VDD_MON_EINT\t\t0x40\n#define\tDA9055_M_VDD_WARN_EINT\t\t0x80\n\n \n#define\tDA9055_M_GPI0_EINT\t\t0x01\n#define\tDA9055_M_GPI1_EINT\t\t0x02\n#define\tDA9055_M_GPI2_EINT\t\t0x04\n\n \n#define\tDA9055_DEBOUNCING_SHIFT\t\t0x00\n#define\tDA9055_DEBOUNCING_MASK\t\t0x07\n#define\tDA9055_NRES_MODE_SHIFT\t\t0x03\n#define\tDA9055_NRES_MODE_MASK\t\t0x08\n#define\tDA9055_SLEW_RATE_SHIFT\t\t0x04\n#define\tDA9055_SLEW_RATE_MASK\t\t0x30\n#define\tDA9055_NOKEY_LOCK_SHIFT\t\t0x06\n#define\tDA9055_NOKEY_LOCK_MASK\t\t0x40\n\n \n#define\tDA9055_RTC_MODE_PD\t\t0x01\n#define\tDA9055_RTC_MODE_SD_SHIFT\t0x01\n#define\tDA9055_RTC_MODE_SD\t\t0x02\n#define\tDA9055_RTC_EN\t\t\t0x04\n#define\tDA9055_ECO_MODE_SHIFT\t\t0x03\n#define\tDA9055_ECO_MODE_MASK\t\t0x08\n#define\tDA9055_TWDSCALE_SHIFT\t\t4\n#define\tDA9055_TWDSCALE_MASK\t\t0x70\n#define\tDA9055_V_LOCK_SHIFT\t\t0x07\n#define\tDA9055_V_LOCK_MASK\t\t0x80\n\n \n#define\tDA9055_SYSTEM_EN_SHIFT\t\t0x00\n#define\tDA9055_SYSTEM_EN_MASK\t\t0x01\n#define\tDA9055_POWERN_EN_SHIFT\t\t0x01\n#define\tDA9055_POWERN_EN_MASK\t\t0x02\n#define\tDA9055_POWER1_EN_SHIFT\t\t0x02\n#define\tDA9055_POWER1_EN_MASK\t\t0x04\n\n \n#define\tDA9055_STANDBY_SHIFT\t\t0x02\n#define\tDA9055_STANDBY_MASK\t\t0x08\n#define\tDA9055_AUTO_BOOT_SHIFT\t\t0x03\n#define\tDA9055_AUTO_BOOT_MASK\t\t0x04\n\n \n#define\tDA9055_WATCHDOG_SHIFT\t\t0x00\n#define\tDA9055_WATCHDOG_MASK\t\t0x01\n#define\tDA9055_SHUTDOWN_SHIFT\t\t0x01\n#define\tDA9055_SHUTDOWN_MASK\t\t0x02\n#define\tDA9055_WAKE_UP_SHIFT\t\t0x02\n#define\tDA9055_WAKE_UP_MASK\t\t0x04\n\n \n#define\tDA9055_GPIO0_PIN_SHIFT\t\t0x00\n#define\tDA9055_GPIO0_PIN_MASK\t\t0x03\n#define\tDA9055_GPIO0_TYPE_SHIFT\t\t0x02\n#define\tDA9055_GPIO0_TYPE_MASK\t\t0x04\n#define\tDA9055_GPIO0_WEN_SHIFT\t\t0x03\n#define\tDA9055_GPIO0_WEN_MASK\t\t0x08\n#define\tDA9055_GPIO1_PIN_SHIFT\t\t0x04\n#define\tDA9055_GPIO1_PIN_MASK\t\t0x30\n#define\tDA9055_GPIO1_TYPE_SHIFT\t\t0x06\n#define\tDA9055_GPIO1_TYPE_MASK\t\t0x40\n#define\tDA9055_GPIO1_WEN_SHIFT\t\t0x07\n#define\tDA9055_GPIO1_WEN_MASK\t\t0x80\n#define\tDA9055_GPIO2_PIN_SHIFT\t\t0x00\n#define\tDA9055_GPIO2_PIN_MASK\t\t0x30\n#define\tDA9055_GPIO2_TYPE_SHIFT\t\t0x02\n#define\tDA9055_GPIO2_TYPE_MASK\t\t0x04\n#define\tDA9055_GPIO2_WEN_SHIFT\t\t0x03\n#define\tDA9055_GPIO2_WEN_MASK\t\t0x08\n\n \n#define\tDA9055_GPIO0_MODE_SHIFT\t\t0x00\n#define\tDA9055_GPIO0_MODE_MASK\t\t0x01\n#define\tDA9055_GPIO1_MODE_SHIFT\t\t0x01\n#define\tDA9055_GPIO1_MODE_MASK\t\t0x02\n#define\tDA9055_GPIO2_MODE_SHIFT\t\t0x02\n#define\tDA9055_GPIO2_MODE_MASK\t\t0x04\n\n \n#define\tDA9055_BCORE_EN_SHIFT\t\t0x00\n#define\tDA9055_BCORE_EN_MASK\t\t0x01\n#define\tDA9055_BCORE_GPI_SHIFT\t\t0x01\n#define\tDA9055_BCORE_GPI_MASK\t\t0x02\n#define\tDA9055_BCORE_PD_DIS_SHIFT\t0x03\n#define\tDA9055_BCORE_PD_DIS_MASK\t0x04\n#define\tDA9055_VBCORE_SEL_SHIFT\t\t0x04\n#define\tDA9055_SEL_REG_A\t\t0x0\n#define\tDA9055_SEL_REG_B\t\t0x10\n#define\tDA9055_VBCORE_SEL_MASK\t\t0x10\n#define DA9055_V_GPI_MASK\t\t0x60\n#define DA9055_V_GPI_SHIFT\t\t0x05\n#define DA9055_E_GPI_MASK\t\t0x06\n#define DA9055_E_GPI_SHIFT\t\t0x01\n#define\tDA9055_VBCORE_GPI_SHIFT\t\t0x05\n#define\tDA9055_VBCORE_GPI_MASK\t\t0x60\n#define\tDA9055_BCORE_CONF_SHIFT\t\t0x07\n#define\tDA9055_BCORE_CONF_MASK\t\t0x80\n\n \n#define\tDA9055_BMEM_EN_SHIFT\t\t0x00\n#define\tDA9055_BMEM_EN_MASK\t\t0x01\n#define\tDA9055_BMEM_GPI_SHIFT\t\t0x01\n#define\tDA9055_BMEM_GPI_MASK\t\t0x06\n#define\tDA9055_BMEM_PD_DIS_SHIFT\t0x03\n#define\tDA9055_BMEM_PD_DIS_MASK\t\t0x08\n#define\tDA9055_VBMEM_SEL_SHIT\t\t0x04\n#define\tDA9055_VBMEM_SEL_VBMEM_A\t(0<<4)\n#define\tDA9055_VBMEM_SEL_VBMEM_B\t(1<<4)\n#define\tDA9055_VBMEM_SEL_MASK\t\t0x10\n#define\tDA9055_VBMEM_GPI_SHIFT\t\t0x05\n#define\tDA9055_VBMEM_GPI_MASK\t\t0x60\n#define\tDA9055_BMEM_CONF_SHIFT\t\t0x07\n#define\tDA9055_BMEM_CONF_MASK\t\t0x80\n\n \n#define\tDA9055_LDO_EN_SHIFT\t\t0x00\n#define\tDA9055_LDO_EN_MASK\t\t0x01\n#define\tDA9055_LDO_GPI_SHIFT\t\t0x01\n#define\tDA9055_LDO_GPI_MASK\t\t0x06\n#define\tDA9055_LDO_PD_DIS_SHIFT\t\t0x03\n#define\tDA9055_LDO_PD_DIS_MASK\t\t0x08\n#define\tDA9055_VLDO_SEL_SHIFT\t\t0x04\n#define\tDA9055_VLDO_SEL_MASK\t\t0x10\n#define\tDA9055_VLDO_SEL_VLDO_A\t\t0x00\n#define\tDA9055_VLDO_SEL_VLDO_B\t\t0x01\n#define\tDA9055_VLDO_GPI_SHIFT\t\t0x05\n#define\tDA9055_VLDO_GPI_MASK\t\t0x60\n#define\tDA9055_LDO_CONF_SHIFT\t\t0x07\n#define\tDA9055_LDO_CONF_MASK\t\t0x80\n#define\tDA9055_REGUALTOR_SET_A\t\t0x00\n#define\tDA9055_REGUALTOR_SET_B\t\t0x10\n\n \n#define\tDA9055_ADC_MUX_SHIFT\t\t0\n#define\tDA9055_ADC_MUX_MASK\t\t0xF\n#define\tDA9055_ADC_MUX_VSYS\t\t0x0\n#define\tDA9055_ADC_MUX_ADCIN1\t\t0x01\n#define\tDA9055_ADC_MUX_ADCIN2\t\t0x02\n#define\tDA9055_ADC_MUX_ADCIN3\t\t0x03\n#define\tDA9055_ADC_MUX_T_SENSE\t\t0x04\n#define\tDA9055_ADC_MAN_SHIFT\t\t0x04\n#define\tDA9055_ADC_MAN_CONV\t\t0x10\n#define DA9055_ADC_LSB_MASK\t\t0X03\n#define DA9055_ADC_MODE_MASK\t\t0x20\n#define\tDA9055_ADC_MODE_SHIFT\t\t5\n#define\tDA9055_ADC_MODE_1MS\t\t(1<<5)\n#define\tDA9055_COMP1V2_EN_SHIFT\t\t7\n\n \n#define\tDA9055_ADC_AUTO_VSYS_EN_SHIFT\t0\n#define\tDA9055_ADC_AUTO_AD1_EN_SHIFT\t1\n#define\tDA9055_ADC_AUTO_AD2_EN_SHIFT\t2\n#define\tDA9055_ADC_AUTO_AD3_EN_SHIFT\t3\n#define\tDA9055_ADC_ISRC_EN_SHIFT\t4\n#define\tDA9055_ADC_ADCIN1_DEB_SHIFT\t5\n#define\tDA9055_ADC_ADCIN2_DEB_SHIFT\t6\n#define\tDA9055_ADC_ADCIN3_DEB_SHIFT\t7\n#define DA9055_AD1_ISRC_MASK\t\t0x10\n#define DA9055_AD1_ISRC_SHIFT\t\t4\n\n \n#define\tDA9055_VSYS_VAL_SHIFT\t\t0\n#define\tDA9055_VSYS_VAL_MASK\t\t0xFF\n#define\tDA9055_VSYS_VAL_BASE\t\t0x00\n#define\tDA9055_VSYS_VAL_MAX\t\tDA9055_VSYS_VAL_MASK\n#define\tDA9055_VSYS_VOLT_BASE\t\t2500\n#define\tDA9055_VSYS_VOLT_INC\t\t10\n#define\tDA9055_VSYS_STEPS\t\t255\n#define\tDA9055_VSYS_VOLT_MIN\t\t2500\n\n \n#define\tDA9055_ADC_VAL_SHIFT\t\t0\n#define\tDA9055_ADC_VAL_MASK\t\t0xFF\n#define\tDA9055_ADC_VAL_BASE\t\t0x00\n#define\tDA9055_ADC_VAL_MAX\t\tDA9055_ADC_VAL_MASK\n#define\tDA9055_ADC_VOLT_BASE\t\t0\n#define\tDA9055_ADC_VSYS_VOLT_BASE\t2500\n#define\tDA9055_ADC_VOLT_INC\t\t10\n#define\tDA9055_ADC_VSYS_VOLT_INC\t12\n#define\tDA9055_ADC_STEPS\t\t255\n\n \n#define\tDA9055_STARTUP_TIME_MASK\t0x07\n#define\tDA9055_STARTUP_TIME_0S\t\t0x0\n#define\tDA9055_STARTUP_TIME_0_52S\t0x1\n#define\tDA9055_STARTUP_TIME_1S\t\t0x2\n#define\tDA9055_CRYSTAL_EN\t\t0x08\n#define\tDA9055_DELAY_MODE_EN\t\t0x10\n#define\tDA9055_OUT_CLCK_GATED\t\t0x20\n#define\tDA9055_RTC_CLOCK_GATED\t\t0x40\n#define\tDA9055_EN_32KOUT_BUF\t\t0x80\n\n \n \n#define\tDA9055_RESET_TIMER_VAL_SHIFT\t0\n#define\tDA9055_RESET_LOW_VAL_MASK\t0x3F\n#define\tDA9055_RESET_LOW_VAL_BASE\t0\n#define\tDA9055_RESET_LOW_VAL_MAX\tDA9055_RESET_LOW_VAL_MASK\n#define\tDA9055_RESET_US_LOW_BASE\t1024  \n#define\tDA9055_RESET_US_LOW_INC\t\t1024  \n#define\tDA9055_RESET_US_LOW_STEP\t30\n\n \n#define\tDA9055_RESET_HIGH_VAL_MASK\t0x3F\n#define\tDA9055_RESET_HIGH_VAL_BASE\t0\n#define\tDA9055_RESET_HIGH_VAL_MAX\tDA9055_RESET_HIGH_VAL_MASK\n#define\tDA9055_RESET_US_HIGH_BASE\t32768  \n#define\tDA9055_RESET_US_HIGH_INC\t32768  \n#define\tDA9055_RESET_US_HIGH_STEP\t31\n\n \n#define\tDA9055_BMEM_ILIM_SHIFT\t\t0\n#define\tDA9055_ILIM_MASK\t\t0x3\n#define\tDA9055_ILIM_500MA\t\t0x0\n#define\tDA9055_ILIM_600MA\t\t0x1\n#define\tDA9055_ILIM_700MA\t\t0x2\n#define\tDA9055_ILIM_800MA\t\t0x3\n#define\tDA9055_BCORE_ILIM_SHIFT\t\t2\n\n \n#define\tDA9055_BMEM_MODE_SHIFT\t\t0\n#define\tDA9055_MODE_MASK\t\t0x3\n#define\tDA9055_MODE_AB\t\t\t0x0\n#define\tDA9055_MODE_SLEEP\t\t0x1\n#define\tDA9055_MODE_SYNCHRO\t\t0x2\n#define\tDA9055_MODE_AUTO\t\t0x3\n#define\tDA9055_BCORE_MODE_SHIFT\t\t2\n\n \n#define\tDA9055_VBCORE_VAL_SHIFT\t\t0\n#define\tDA9055_VBCORE_VAL_MASK\t\t0x3F\n#define\tDA9055_VBCORE_VAL_BASE\t\t0x09\n#define\tDA9055_VBCORE_VAL_MAX\t\tDA9055_VBCORE_VAL_MASK\n#define\tDA9055_VBCORE_VOLT_BASE\t\t750\n#define\tDA9055_VBCORE_VOLT_INC\t\t25\n#define\tDA9055_VBCORE_STEPS\t\t53\n#define\tDA9055_VBCORE_VOLT_MIN\t\tDA9055_VBCORE_VOLT_BASE\n#define\tDA9055_BCORE_SL_SYNCHRO\t\t(0<<7)\n#define\tDA9055_BCORE_SL_SLEEP\t\t(1<<7)\n\n \n#define\tDA9055_VBMEM_VAL_SHIFT\t\t0\n#define\tDA9055_VBMEM_VAL_MASK\t\t0x3F\n#define\tDA9055_VBMEM_VAL_BASE\t\t0x00\n#define\tDA9055_VBMEM_VAL_MAX\t\tDA9055_VBMEM_VAL_MASK\n#define\tDA9055_VBMEM_VOLT_BASE\t\t925\n#define\tDA9055_VBMEM_VOLT_INC\t\t25\n#define\tDA9055_VBMEM_STEPS\t\t63\n#define\tDA9055_VBMEM_VOLT_MIN\t\tDA9055_VBMEM_VOLT_BASE\n#define\tDA9055_BCMEM_SL_SYNCHRO\t\t(0<<7)\n#define\tDA9055_BCMEM_SL_SLEEP\t\t(1<<7)\n\n\n \n#define\tDA9055_VLDO_VAL_SHIFT\t\t0\n#define\tDA9055_VLDO_VAL_MASK\t\t0x3F\n#define\tDA9055_VLDO6_VAL_MASK\t\t0x7F\n#define\tDA9055_VLDO_VAL_BASE\t\t0x02\n#define\tDA9055_VLDO2_VAL_BASE\t\t0x03\n#define\tDA9055_VLDO6_VAL_BASE\t\t0x00\n#define\tDA9055_VLDO_VAL_MAX\t\tDA9055_VLDO_VAL_MASK\n#define\tDA9055_VLDO6_VAL_MAX\t\tDA9055_VLDO6_VAL_MASK\n#define\tDA9055_VLDO_VOLT_BASE\t\t900\n#define\tDA9055_VLDO_VOLT_INC\t\t50\n#define\tDA9055_VLDO6_VOLT_INC\t\t20\n#define\tDA9055_VLDO_STEPS\t\t48\n#define\tDA9055_VLDO5_STEPS\t\t37\n#define\tDA9055_VLDO6_STEPS\t\t120\n#define\tDA9055_VLDO_VOLT_MIN\t\tDA9055_VLDO_VOLT_BASE\n#define\tDA9055_LDO_MODE_SHIFT\t\t7\n#define\tDA9055_LDO_SL_NORMAL\t\t0\n#define\tDA9055_LDO_SL_SLEEP\t\t1\n\n \n#define\tDA9055_OTP_TIM_NORMAL\t\t(0<<0)\n#define\tDA9055_OTP_TIM_MARGINAL\t\t(1<<0)\n#define\tDA9055_OTP_GP_RD_SHIFT\t\t1\n#define\tDA9055_OTP_APPS_RD_SHIFT\t2\n#define\tDA9055_PC_DONE_SHIFT\t\t3\n#define\tDA9055_OTP_GP_LOCK_SHIFT\t4\n#define\tDA9055_OTP_APPS_LOCK_SHIFT\t5\n#define\tDA9055_OTP_CONF_LOCK_SHIFT\t6\n#define\tDA9055_OTP_WRITE_DIS_SHIFT\t7\n\n \n#define\tDA9055_RTC_SEC\t\t\t0x3F\n#define\tDA9055_RTC_MONITOR_EN\t\t0x40\n#define\tDA9055_RTC_READ\t\t\t0x80\n\n \n#define\tDA9055_RTC_MIN\t\t\t0x3F\n\n \n#define\tDA9055_RTC_HOUR\t\t\t0x1F\n\n \n#define\tDA9055_RTC_DAY\t\t\t0x1F\n\n \n#define\tDA9055_RTC_MONTH\t\t0x0F\n\n \n#define\tDA9055_RTC_YEAR\t\t\t0x3F\n#define\tDA9055_RTC_YEAR_BASE\t\t2000\n\n \n#define\tDA9055_RTC_ALM_MIN\t\t0x3F\n#define\tDA9055_ALARM_STATUS_SHIFT\t6\n#define\tDA9055_ALARM_STATUS_MASK\t0x3\n#define\tDA9055_ALARM_STATUS_NO_ALARM\t0x0\n#define\tDA9055_ALARM_STATUS_TICK\t0x1\n#define\tDA9055_ALARM_STATUS_TIMER_ALARM\t0x2\n#define\tDA9055_ALARM_STATUS_BOTH\t0x3\n\n \n#define\tDA9055_RTC_ALM_HOUR\t\t0x1F\n\n \n#define\tDA9055_RTC_ALM_DAY\t\t0x1F\n\n \n#define\tDA9055_RTC_ALM_MONTH\t\t0x0F\n#define\tDA9055_RTC_TICK_WAKE_MASK\t0x20\n#define\tDA9055_RTC_TICK_WAKE_SHIFT\t5\n#define\tDA9055_RTC_TICK_TYPE\t\t0x10\n#define\tDA9055_RTC_TICK_TYPE_SHIFT\t0x4\n#define\tDA9055_RTC_TICK_SEC\t\t0x0\n#define\tDA9055_RTC_TICK_MIN\t\t0x1\n#define\tDA9055_ALARAM_TICK_WAKE\t\t0x20\n\n \n#define\tDA9055_RTC_TICK_EN\t\t0x80\n#define\tDA9055_RTC_ALM_EN\t\t0x40\n#define\tDA9055_RTC_TICK_ALM_MASK\t0xC0\n#define\tDA9055_RTC_ALM_YEAR\t\t0x3F\n\n \n#define\tDA9055_TRIM_32K_SHIFT\t\t0\n#define\tDA9055_TRIM_32K_MASK\t\t0x7F\n#define\tDA9055_TRIM_DECREMENT\t\t(1<<7)\n#define\tDA9055_TRIM_INCREMENT\t\t(0<<7)\n#define\tDA9055_TRIM_VAL_BASE\t\t0x0\n#define\tDA9055_TRIM_PPM_BASE\t\t0x0  \n#define\tDA9055_TRIM_PPM_INC\t\t19  \n#define\tDA9055_TRIM_STEPS\t\t127\n\n \n#define\tDA9055_PM_I_V_VDDCORE\t\t(0<<0)\n#define\tDA9055_PM_I_V_VDD_IO\t\t(1<<0)\n#define\tDA9055_VDD_FAULT_TYPE_ACT_LOW\t(0<<1)\n#define\tDA9055_VDD_FAULT_TYPE_ACT_HIGH\t(1<<1)\n#define\tDA9055_PM_O_TYPE_PUSH_PULL\t(0<<2)\n#define\tDA9055_PM_O_TYPE_OPEN_DRAIN\t(1<<2)\n#define\tDA9055_IRQ_TYPE_ACT_LOW\t\t(0<<3)\n#define\tDA9055_IRQ_TYPE_ACT_HIGH\t(1<<3)\n#define\tDA9055_NIRQ_MODE_IMM\t\t(0<<4)\n#define\tDA9055_NIRQ_MODE_ACTIVE\t\t(1<<4)\n#define\tDA9055_GPI_V_VDDCORE\t\t(0<<5)\n#define\tDA9055_GPI_V_VDD_IO\t\t(1<<5)\n#define\tDA9055_PM_IF_V_VDDCORE\t\t(0<<6)\n#define\tDA9055_PM_IF_V_VDD_IO\t\t(1<<6)\n\n \n#define\tDA9055_VDD_FAULT_VAL_SHIFT\t0\n#define\tDA9055_VDD_FAULT_VAL_MASK\t0xF\n#define\tDA9055_VDD_FAULT_VAL_BASE\t0x0\n#define\tDA9055_VDD_FAULT_VAL_MAX\tDA9055_VDD_FAULT_VAL_MASK\n#define\tDA9055_VDD_FAULT_VOLT_BASE\t2500\n#define\tDA9055_VDD_FAULT_VOLT_INC\t50\n#define\tDA9055_VDD_FAULT_STEPS\t\t15\n\n#define\tDA9055_VDD_HYST_VAL_SHIFT\t4\n#define\tDA9055_VDD_HYST_VAL_MASK\t0x7\n#define\tDA9055_VDD_HYST_VAL_BASE\t0x0\n#define\tDA9055_VDD_HYST_VAL_MAX\t\tDA9055_VDD_HYST_VAL_MASK\n#define\tDA9055_VDD_HYST_VOLT_BASE\t100\n#define\tDA9055_VDD_HYST_VOLT_INC\t50\n#define\tDA9055_VDD_HYST_STEPS\t\t7\n#define\tDA9055_VDD_HYST_VOLT_MIN\tDA9055_VDD_HYST_VOLT_BASE\n\n#define\tDA9055_VDD_FAULT_EN_SHIFT\t7\n\n \n#define\tDA9055_BCORE_CLK_INV_SHIFT\t0\n#define\tDA9055_BMEM_CLK_INV_SHIFT\t1\n#define\tDA9055_NFAULT_CONF_SHIFT\t2\n#define\tDA9055_LDO_SD_SHIFT\t\t4\n#define\tDA9055_LDO5_BYP_SHIFT\t\t6\n#define\tDA9055_LDO6_BYP_SHIFT\t\t7\n\n \n#define\tDA9055_NONKEY_PIN_SHIFT\t\t0\n#define\tDA9055_NONKEY_PIN_MASK\t\t0x3\n#define\tDA9055_NONKEY_PIN_PORT_MODE\t0x0\n#define\tDA9055_NONKEY_PIN_KEY_MODE\t0x1\n#define\tDA9055_NONKEY_PIN_MULTI_FUNC\t0x2\n#define\tDA9055_NONKEY_PIN_DEDICT\t0x3\n#define\tDA9055_NONKEY_SD_SHIFT\t\t2\n#define\tDA9055_KEY_DELAY_SHIFT\t\t3\n#define\tDA9055_KEY_DELAY_MASK\t\t0x3\n#define\tDA9055_KEY_DELAY_4S\t\t0x0\n#define\tDA9055_KEY_DELAY_6S\t\t0x1\n#define\tDA9055_KEY_DELAY_8S\t\t0x2\n#define\tDA9055_KEY_DELAY_10S\t\t0x3\n\n \n#define\tDA9055_GPIO_PUPD_PULL_UP\t0x0\n#define\tDA9055_GPIO_PUPD_OPEN_DRAIN\t0x1\n#define\tDA9055_GPIO0_PUPD_SHIFT\t\t0\n#define\tDA9055_GPIO1_PUPD_SHIFT\t\t1\n#define\tDA9055_GPIO2_PUPD_SHIFT\t\t2\n#define\tDA9055_UVOV_DELAY_SHIFT\t\t4\n#define\tDA9055_UVOV_DELAY_MASK\t\t0x3\n#define\tDA9055_RESET_DURATION_SHIFT\t6\n#define\tDA9055_RESET_DURATION_MASK\t0x3\n#define\tDA9055_RESET_DURATION_0MS\t0x0\n#define\tDA9055_RESET_DURATION_100MS\t0x1\n#define\tDA9055_RESET_DURATION_500MS\t0x2\n#define\tDA9055_RESET_DURATION_1000MS\t0x3\n\n \n#define\tDA9055_MON_THRES_SHIFT\t\t0\n#define\tDA9055_MON_THRES_MASK\t\t0x3\n#define\tDA9055_MON_RES_SHIFT\t\t2\n#define\tDA9055_MON_DEB_SHIFT\t\t3\n#define\tDA9055_MON_MODE_SHIFT\t\t4\n#define\tDA9055_MON_MODE_MASK\t\t0x3\n#define\tDA9055_START_MAX_SHIFT\t\t6\n#define\tDA9055_START_MAX_MASK\t\t0x3\n\n \n#define\tDA9055_LDO1_MON_EN_SHIFT\t0\n#define\tDA9055_LDO2_MON_EN_SHIFT\t1\n#define\tDA9055_LDO3_MON_EN_SHIFT\t2\n#define\tDA9055_LDO4_MON_EN_SHIFT\t3\n#define\tDA9055_LDO5_MON_EN_SHIFT\t4\n#define\tDA9055_LDO6_MON_EN_SHIFT\t5\n#define\tDA9055_BCORE_MON_EN_SHIFT\t6\n#define\tDA9055_BMEM_MON_EN_SHIFT\t7\n\n \n#define\tDA9055_LDO1_DEF_SHIFT\t\t0\n#define\tDA9055_LDO2_DEF_SHIFT\t\t1\n#define\tDA9055_LDO3_DEF_SHIFT\t\t2\n#define\tDA9055_LDO4_DEF_SHIFT\t\t3\n#define\tDA9055_LDO5_DEF_SHIFT\t\t4\n#define\tDA9055_LDO6_DEF_SHIFT\t\t5\n#define\tDA9055_BCORE_DEF_SHIFT\t\t6\n#define\tDA9055_BMEM_DEF_SHIFT\t\t7\n\n \n#define\tDA9055_MON_A8_IDX_SHIFT\t\t0\n#define\tDA9055_MON_A89_IDX_MASK\t\t0x3\n#define\tDA9055_MON_A89_IDX_NONE\t\t0x0\n#define\tDA9055_MON_A89_IDX_BUCKCORE\t0x1\n#define\tDA9055_MON_A89_IDX_LDO3\t\t0x2\n#define\tDA9055_MON_A9_IDX_SHIFT\t\t5\n\n \n#define\tDA9055_MON_A10_IDX_SHIFT\t0\n#define\tDA9055_MON_A10_IDX_MASK\t\t0x3\n#define\tDA9055_MON_A10_IDX_NONE\t\t0x0\n#define\tDA9055_MON_A10_IDX_LDO1\t\t0x1\n#define\tDA9055_MON_A10_IDX_LDO2\t\t0x2\n#define\tDA9055_MON_A10_IDX_LDO5\t\t0x3\n#define\tDA9055_MON_A10_IDX_LDO6\t\t0x4\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}