
---------- Begin Simulation Statistics ----------
final_tick                               2541830834500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 222282                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   222280                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.87                       # Real time elapsed on the host
host_tick_rate                              626439812                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194449                       # Number of instructions simulated
sim_ops                                       4194449                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011821                       # Number of seconds simulated
sim_ticks                                 11820989500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.699720                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378477                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846710                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2422                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75590                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803206                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52960                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278429                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225469                       # Number of indirect misses.
system.cpu.branchPred.lookups                  975477                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64083                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26789                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194449                       # Number of instructions committed
system.cpu.committedOps                       4194449                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.633232                       # CPI: cycles per instruction
system.cpu.discardedOps                        189699                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606561                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451184                       # DTB hits
system.cpu.dtb.data_misses                       7670                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405253                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848719                       # DTB read hits
system.cpu.dtb.read_misses                       6877                       # DTB read misses
system.cpu.dtb.write_accesses                  201308                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602465                       # DTB write hits
system.cpu.dtb.write_misses                       793                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18041                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3373870                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027869                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659044                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16730037                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177518                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  955086                       # ITB accesses
system.cpu.itb.fetch_acv                          680                       # ITB acv
system.cpu.itb.fetch_hits                      948013                       # ITB hits
system.cpu.itb.fetch_misses                      7073                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4216     69.35%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.06% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.11% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6079                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14422                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2679     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5129                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10912956500     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9332500      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17671500      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               884999500      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11824960000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903322                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946968                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7983012500     67.51%     67.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3841947500     32.49%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23628306                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85394      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540532     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838982     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592378     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104835      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194449                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6898269                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312948                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22745457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22745457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22745457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22745457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116643.369231                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116643.369231                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116643.369231                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116643.369231                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12982484                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12982484                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12982484                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12982484                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66576.841026                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66576.841026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66576.841026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66576.841026                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22395960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22395960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116645.625000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116645.625000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12782987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12782987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66578.057292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66578.057292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.267860                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539415423000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.267860                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204241                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204241                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128185                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34851                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86535                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34265                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29011                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29011                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87124                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40955                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11110144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11110144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6696704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6697137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17818545                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157504                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002787                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052721                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157065     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157504                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820849530                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376354000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461939750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5571904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4477504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10049408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5571904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5571904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34851                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34851                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471356818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378775736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850132554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471356818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471356818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188686742                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188686742                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188686742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471356818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378775736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038819297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000143554750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7319                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7319                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406958                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111735                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157022                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121166                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157022                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121166                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10267                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2186                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5855                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2006568250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4758224500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13672.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32422.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103986                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80353                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157022                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121166                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.972337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.439391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.528286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34430     42.31%     42.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24259     29.81%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9897     12.16%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4615      5.67%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2360      2.90%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1475      1.81%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          939      1.15%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          606      0.74%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2790      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81371                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.050963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.417891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.886697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1296     17.71%     17.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5548     75.80%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           292      3.99%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.13%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.49%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.22%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7319                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.767022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6506     88.89%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.28%     90.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              475      6.49%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      2.38%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.85%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7319                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9392320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  657088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7613440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10049408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7754624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11820984500                       # Total gap between requests
system.mem_ctrls.avgGap                      42492.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4946560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4445760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7613440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418455663.123632729053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376090343.367617428303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644061142.258860826492                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87061                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121166                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2504116250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2254108250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289995115000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28762.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32219.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2393370.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314973960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167401245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560932680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309457260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5170278480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        185341440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7641408585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.427153                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    430353250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10995956250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266050680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141401700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486898020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311513940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5106332460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        239190720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7484411040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.145900                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    570257250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10856052250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11813789500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1629901                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1629901                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1629901                       # number of overall hits
system.cpu.icache.overall_hits::total         1629901                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87125                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87125                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87125                       # number of overall misses
system.cpu.icache.overall_misses::total         87125                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5355332000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5355332000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5355332000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5355332000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1717026                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1717026                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1717026                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1717026                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050742                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050742                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050742                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050742                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61467.225251                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61467.225251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61467.225251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61467.225251                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86535                       # number of writebacks
system.cpu.icache.writebacks::total             86535                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87125                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87125                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87125                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5268208000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5268208000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5268208000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5268208000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050742                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050742                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050742                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050742                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60467.236729                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60467.236729                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60467.236729                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60467.236729                       # average overall mshr miss latency
system.cpu.icache.replacements                  86535                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1629901                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1629901                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87125                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87125                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5355332000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5355332000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1717026                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1717026                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61467.225251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61467.225251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5268208000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5268208000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050742                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050742                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60467.236729                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60467.236729                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.805322                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1652970                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86612                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.084769                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.805322                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3521176                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3521176                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311885                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311885                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311885                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311885                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105762                       # number of overall misses
system.cpu.dcache.overall_misses::total        105762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6787242000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6787242000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6787242000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6787242000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417647                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417647                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417647                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417647                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074604                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074604                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074604                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074604                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64174.675214                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64174.675214                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64174.675214                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64174.675214                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34675                       # number of writebacks
system.cpu.dcache.writebacks::total             34675                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36679                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36679                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36679                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36679                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69083                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69083                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4405727500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4405727500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4405727500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4405727500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048731                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048731                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048731                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048731                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63774.409044                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63774.409044                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63774.409044                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63774.409044                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68937                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3309513500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3309513500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059330                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059330                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67165.513252                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67165.513252                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2682530000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2682530000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66964.477396                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66964.477396                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3477728500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3477728500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587145                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587145                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096208                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096208                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61565.792735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61565.792735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723197500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723197500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049432                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049432                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59371.468440                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59371.468440                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10291                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10291                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62990500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62990500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70380.446927                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70380.446927                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62095500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62095500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69380.446927                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69380.446927                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541830834500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.478669                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373662                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68937                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.926339                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.478669                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949865                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949865                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2601234039500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 281427                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750976                       # Number of bytes of host memory used
host_op_rate                                   281427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   135.69                       # Real time elapsed on the host
host_tick_rate                              421170841                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38186712                       # Number of instructions simulated
sim_ops                                      38186712                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057149                       # Number of seconds simulated
sim_ticks                                 57148528000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.743180                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2733521                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4817356                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             111157                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            366460                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4445096                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             207680                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1038287                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           830607                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6279486                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1070694                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        71869                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33251076                       # Number of instructions committed
system.cpu.committedOps                      33251076                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.420817                       # CPI: cycles per instruction
system.cpu.discardedOps                       2644437                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6414650                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9614642                       # DTB hits
system.cpu.dtb.data_misses                      14210                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3616824                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5413653                       # DTB read hits
system.cpu.dtb.read_misses                      12888                       # DTB read misses
system.cpu.dtb.write_accesses                 2797826                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4200989                       # DTB write hits
system.cpu.dtb.write_misses                      1322                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613559                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           25970536                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7550063                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4404603                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61458669                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292328                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10269451                       # ITB accesses
system.cpu.itb.fetch_acv                         1523                       # ITB acv
system.cpu.itb.fetch_hits                    10265574                       # ITB hits
system.cpu.itb.fetch_misses                      3877                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   323      0.57%      0.57% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15673     27.90%     28.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     718      1.28%     29.77% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.77% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.77% # number of callpals executed
system.cpu.kern.callpal::rti                     1599      2.85%     32.62% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.48% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.49% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.51%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56185                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63437                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      360                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6953     39.83%     39.83% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      58      0.33%     40.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10319     59.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17455                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6582     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.94%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       58      0.43%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6582     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13347                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              48326992500     84.56%     84.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               229282500      0.40%     84.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                67781000      0.12%     85.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8526733500     14.92%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          57150789500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946642                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637853                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1096                      
system.cpu.kern.mode_good::user                  1073                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1873                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1073                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  49                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.585158                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.469388                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731886                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32260336500     56.45%     56.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          23964056000     41.93%     98.38% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            926397000      1.62%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      323                       # number of times the context was actually changed
system.cpu.numCycles                        113745835                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       360                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2327985      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18472531     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533644      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282156      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4455184     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428361     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771585      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771874      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184237      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33251076                       # Class of committed instruction
system.cpu.quiesceCycles                       551221                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        52287166                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          762                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       745910                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1491211                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15476397099                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15476397099                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15476397099                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15476397099                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118038.616300                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118038.616300                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118038.616300                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118038.616300                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1407                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   40                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    35.175000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8913314207                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8913314207                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8913314207                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8913314207                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67981.925568                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67981.925568                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67981.925568                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67981.925568                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35047380                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35047380                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118004.646465                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118004.646465                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20197380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20197380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68004.646465                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68004.646465                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15441349719                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15441349719                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118038.693424                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118038.693424                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8893116827                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8893116827                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67981.873983                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67981.873983                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             505444                       # Transaction distribution
system.membus.trans_dist::WriteReq               2241                       # Transaction distribution
system.membus.trans_dist::WriteResp              2241                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       266952                       # Transaction distribution
system.membus.trans_dist::WritebackClean       354135                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124211                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110628                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110628                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         354136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149786                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           50                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1062391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1062391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       780334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       787860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2112484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45328320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45328320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25360000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25367641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79068633                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              359                       # Total snoops (count)
system.membus.snoopTraffic                      19776                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            749182                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001079                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032823                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  748374     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     808      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              749182                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7062000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4042552721                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1661128                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1397075250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1858666500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22663680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16647296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39311424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22663680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22663680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17084928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17084928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          354120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          260114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              614241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       266952                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             266952                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         396575044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         291298772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           7839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             687881655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    396575044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        396575044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      298956572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            298956572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      298956572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        396575044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        291298772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          7839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            986838226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    552234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    260810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    257742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000191273250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33819                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33819                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1507500                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             521974                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      614241                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     620735                       # Number of write requests accepted
system.mem_ctrls.readBursts                    614241                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   620735                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95682                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68501                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            35924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30153                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7243544000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2592795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16966525250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13968.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32718.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       494                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   375883                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  408381                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                614241                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               620735                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  482991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   34588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       286537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.168722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.085918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.474044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       118527     41.37%     41.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81455     28.43%     69.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33050     11.53%     81.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14229      4.97%     86.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8604      3.00%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4714      1.65%     90.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2870      1.00%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2305      0.80%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20783      7.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       286537                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.333481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.999778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8404     24.85%     24.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4213     12.46%     37.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         17934     53.03%     90.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1485      4.39%     94.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           661      1.95%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           363      1.07%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           213      0.63%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           147      0.43%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            98      0.29%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            86      0.25%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            52      0.15%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            25      0.07%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           27      0.08%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           27      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           16      0.05%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           16      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           23      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           18      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33819                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.329282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.296951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.428828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         30443     90.02%     90.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          2986      8.83%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           255      0.75%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            77      0.23%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            23      0.07%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            15      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33819                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33187776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6123648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35343360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39311424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39727040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       580.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       618.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    687.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    695.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57148528000                       # Total gap between requests
system.mem_ctrls.avgGap                      46275.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16691840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16495488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35343360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 292078214.158026993275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 288642395.128707468510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 7839.222035605187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 618447425.277515530586                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       354120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       260114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       620735                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8848285000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8117601750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       638500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1452685152000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24986.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31207.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     91214.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2340266.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1108070880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            588934665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1960029960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1488728340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4511457600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23515622460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2144570880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35317414785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.993429                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5347133250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1908400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49898633750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            938167440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            498632640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1743031080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1394402940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4511457600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23638883250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2040745440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34765320390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.332736                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5070314250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1908400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50175383250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133057                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133057                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          842                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7526                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7641                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382241                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               779000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5285000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683044099                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5578000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              525500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 720                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     813909.722222                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    328490.392867                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          360    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      3258500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59110197500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    293007500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13743996                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13743996                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13743996                       # number of overall hits
system.cpu.icache.overall_hits::total        13743996                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       354136                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         354136                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       354136                       # number of overall misses
system.cpu.icache.overall_misses::total        354136                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  19906173000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19906173000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  19906173000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19906173000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14098132                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14098132                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14098132                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14098132                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025119                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025119                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025119                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025119                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56210.532112                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56210.532112                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56210.532112                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56210.532112                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       354135                       # number of writebacks
system.cpu.icache.writebacks::total            354135                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       354136                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       354136                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       354136                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       354136                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19552037000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19552037000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19552037000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19552037000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025119                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025119                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025119                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025119                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55210.532112                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55210.532112                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55210.532112                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55210.532112                       # average overall mshr miss latency
system.cpu.icache.replacements                 354135                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13743996                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13743996                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       354136                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        354136                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  19906173000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19906173000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14098132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14098132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025119                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025119                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56210.532112                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56210.532112                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       354136                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       354136                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19552037000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19552037000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025119                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025119                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55210.532112                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55210.532112                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999799                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14115049                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            354135                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.857820                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999799                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28550400                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28550400                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9005443                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9005443                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9005443                       # number of overall hits
system.cpu.dcache.overall_hits::total         9005443                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       366201                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         366201                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       366201                       # number of overall misses
system.cpu.dcache.overall_misses::total        366201                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23189809000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23189809000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23189809000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23189809000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9371644                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9371644                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9371644                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9371644                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039075                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039075                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039075                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039075                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63325.356840                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63325.356840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63325.356840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63325.356840                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136136                       # number of writebacks
system.cpu.dcache.writebacks::total            136136                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107928                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107928                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107928                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107928                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258273                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258273                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16176387500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16176387500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16176387500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16176387500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256216000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256216000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027559                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027559                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027559                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027559                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62632.902007                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62632.902007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62632.902007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62632.902007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68088.227478                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68088.227478                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 260050                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5137273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5137273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151037                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151037                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10003000500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10003000500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5288310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5288310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66228.808173                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66228.808173                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3442                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3442                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       147595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       147595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9636147000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9636147000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256216000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256216000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027910                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027910                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65287.760425                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65287.760425                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168341.655716                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168341.655716                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868170                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868170                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13186808500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13186808500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083334                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083334                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61287.243684                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61287.243684                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104486                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104486                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110678                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110678                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6540240500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6540240500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59092.507093                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59092.507093                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106791                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106791                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1903                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1903                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    149083500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    149083500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017508                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017508                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78341.303205                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78341.303205                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    146831000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    146831000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017453                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017453                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77401.686874                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77401.686874                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108556                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108556                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108556                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108556                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59403205000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.603618                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9247317                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            260117                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.550606                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.603618                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999613                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999613                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          310                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19437905                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19437905                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3125345009000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 334366                       # Simulator instruction rate (inst/s)
host_mem_usage                                 759168                       # Number of bytes of host memory used
host_op_rate                                   334366                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1639.94                       # Real time elapsed on the host
host_tick_rate                              319592341                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   548339349                       # Number of instructions simulated
sim_ops                                     548339349                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.524111                       # Number of seconds simulated
sim_ticks                                524110969500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.962780                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                31186534                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             44575893                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              16814                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3983725                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          51803953                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             855319                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3444859                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2589540                       # Number of indirect misses.
system.cpu.branchPred.lookups                59973567                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2762724                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       123346                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   510152637                       # Number of instructions committed
system.cpu.committedOps                     510152637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.021964                       # CPI: cycles per instruction
system.cpu.discardedOps                      10917217                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                140882545                       # DTB accesses
system.cpu.dtb.data_acv                           109                       # DTB access violations
system.cpu.dtb.data_hits                    142993493                       # DTB hits
system.cpu.dtb.data_misses                     391340                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 99251179                       # DTB read accesses
system.cpu.dtb.read_acv                           108                       # DTB read access violations
system.cpu.dtb.read_hits                     99859914                       # DTB read hits
system.cpu.dtb.read_misses                     337664                       # DTB read misses
system.cpu.dtb.write_accesses                41631366                       # DTB write accesses
system.cpu.dtb.write_acv                            1                       # DTB write access violations
system.cpu.dtb.write_hits                    43133579                       # DTB write hits
system.cpu.dtb.write_misses                     53676                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            84264873                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          280969888                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         109803577                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         45955433                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       369551115                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.494569                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               125334392                       # ITB accesses
system.cpu.itb.fetch_acv                          717                       # ITB acv
system.cpu.itb.fetch_hits                   125319697                       # ITB hits
system.cpu.itb.fetch_misses                     14695                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   316      0.28%      0.28% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.28% # number of callpals executed
system.cpu.kern.callpal::swpipl                 18664     16.68%     16.97% # number of callpals executed
system.cpu.kern.callpal::rdps                    1287      1.15%     18.12% # number of callpals executed
system.cpu.kern.callpal::rti                     2187      1.95%     20.07% # number of callpals executed
system.cpu.kern.callpal::callsys                  555      0.50%     20.57% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     20.57% # number of callpals executed
system.cpu.kern.callpal::rdunique               88877     79.43%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 111889                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     246308                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       67                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7548     35.25%     35.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      27      0.13%     35.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     537      2.51%     37.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13303     62.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                21415                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7547     48.20%     48.20% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       27      0.17%     48.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      537      3.43%     51.80% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7547     48.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15658                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             514054568000     98.14%     98.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                50054500      0.01%     98.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               672509000      0.13%     98.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9009642000      1.72%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         523786773500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999868                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.567316                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.731170                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2142                      
system.cpu.kern.mode_good::user                  2134                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2478                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2134                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  25                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.864407                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.320000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.923873                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        25280365000      4.83%      4.83% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         489849815500     93.52%     98.35% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           8656490000      1.65%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      316                       # number of times the context was actually changed
system.cpu.numCycles                       1031510106                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        67                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            36369475      7.13%      7.13% # Class of committed instruction
system.cpu.op_class_0::IntAlu               251623383     49.32%     56.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                1805585      0.35%     56.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              51294110     10.05%     66.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11679670      2.29%     69.15% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2117249      0.42%     69.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11657558      2.29%     71.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1108707      0.22%     72.07% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.07% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               283473      0.06%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::MemRead               64741946     12.69%     84.81% # Class of committed instruction
system.cpu.op_class_0::MemWrite              37030320      7.26%     92.07% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          33061681      6.48%     98.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5863752      1.15%     99.70% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1515728      0.30%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                510152637                       # Class of committed instruction
system.cpu.quiesceCycles                     16711833                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       661958991                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   794624                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        101                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          188                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3796072                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7592096                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12451                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12451                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12451                       # number of overall misses
system.iocache.overall_misses::total            12451                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1464967842                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1464967842                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1464967842                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1464967842                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12451                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117658.649265                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117658.649265                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117658.649265                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117658.649265                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12416                       # number of writebacks
system.iocache.writebacks::total                12416                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12451                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12451                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12451                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12451                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    841738540                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    841738540                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    841738540                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    841738540                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67604.091238                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67604.091238                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67604.091238                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67604.091238                       # average overall mshr miss latency
system.iocache.replacements                     12451                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4046480                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4046480                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115613.714286                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115613.714286                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2296480                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2296480                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65613.714286                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65613.714286                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1460921362                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1460921362                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117664.413821                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117664.413821                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    839442060                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    839442060                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67609.701997                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67609.701997                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12467                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12467                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               112059                       # Number of tag accesses
system.iocache.tags.data_accesses              112059                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 310                       # Transaction distribution
system.membus.trans_dist::ReadResp            2359469                       # Transaction distribution
system.membus.trans_dist::WriteReq                940                       # Transaction distribution
system.membus.trans_dist::WriteResp               940                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1985132                       # Transaction distribution
system.membus.trans_dist::WritebackClean       515797                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1295095                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1424449                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1424449                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         515797                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1843362                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12416                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1547333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1547333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9803301                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9805801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11378036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     66018304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     66018304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5745                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    335389760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    335395505                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               402208433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              120                       # Total snoops (count)
system.membus.snoopTraffic                       7680                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3797274                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000050                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007036                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3797086    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     188      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3797274                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2629500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18562044217                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy             193981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        17349569750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2720274749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       33007296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      209135936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          242143232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     33007296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33007296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    127048448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       127048448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          515739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3267749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3783488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1985132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1985132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          62977686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         399029878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             462007563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     62977686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         62977686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      242407535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            242407535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      242407535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         62977686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        399029878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            704415098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2343490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    407934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2981464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013648525750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143389                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143389                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9222735                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2202705                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3783488                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2500833                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3783488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2500833                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 394090                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                157343                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            240364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            141010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            202293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            277765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            309609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            147434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            182231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            223825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            219190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            165560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           221192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           175109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           297174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           162455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           191645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           232542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            192370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            104321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            160272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            226762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            203629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             90843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            164616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            121826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             99142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           165057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            80763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           203106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           102741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           132575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           177916                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  40188479750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16946990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            103739692250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11857.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30607.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        48                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2525357                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1816305                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3783488                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2500833                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3259037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  125573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 143503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 147046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 144964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 144876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 145203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 143863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 144091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 144335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 144613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 143930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 143950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 143890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 143489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 143514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    127                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1391232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.727988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.926236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.099351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       548910     39.45%     39.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       379735     27.29%     66.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       143555     10.32%     77.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        74980      5.39%     82.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63785      4.58%     87.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25408      1.83%     88.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17257      1.24%     90.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14126      1.02%     91.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       123476      8.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1391232                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.637769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.961616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        143106     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          208      0.15%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           51      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143389                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.343569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.323215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.924088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        142297     99.24%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1076      0.75%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143389                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              216921472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                25221760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               149983232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               242143232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            160053312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       413.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       286.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    462.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    305.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  524109633000                       # Total gap between requests
system.mem_ctrls.avgGap                      83399.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     26107776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    190813696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    149983232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 49813450.813492275774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 364071174.053150594234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 286166939.308832764626                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       515739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3267749                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2500833                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13541268750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  90198423500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12776922205750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26256.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27602.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5109066.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5203589160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2765792205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11887150380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5653917720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41372647680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     182332004700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      47715871680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       296930973525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        566.542184                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 121994291500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17501120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 384615558000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4729750200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2513933235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12313151340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6579089640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41372647680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     183032902350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47125642080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       297667116525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.946740                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 120427244500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17501120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 386182605000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  345                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 345                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13356                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13356                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          272                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2500                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27402                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   800649                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1453000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12486000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64871842                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              876000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              194500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               64000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 134                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     124748201.492537                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    320789126.926050                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           67    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974392000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    515752840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8358129500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    126543369                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        126543369                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    126543369                       # number of overall hits
system.cpu.icache.overall_hits::total       126543369                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       515796                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         515796                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       515796                       # number of overall misses
system.cpu.icache.overall_misses::total        515796                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  29863515000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  29863515000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  29863515000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  29863515000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    127059165                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    127059165                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    127059165                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    127059165                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004059                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004059                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004059                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004059                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57897.918945                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57897.918945                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57897.918945                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57897.918945                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       515797                       # number of writebacks
system.cpu.icache.writebacks::total            515797                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       515796                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       515796                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       515796                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       515796                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  29347718000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  29347718000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  29347718000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  29347718000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004059                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004059                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004059                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004059                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56897.917006                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56897.917006                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56897.917006                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56897.917006                       # average overall mshr miss latency
system.cpu.icache.replacements                 515797                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    126543369                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       126543369                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       515796                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        515796                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  29863515000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  29863515000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    127059165                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    127059165                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004059                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004059                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57897.918945                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57897.918945                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       515796                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       515796                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  29347718000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  29347718000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004059                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004059                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56897.917006                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56897.917006                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           127071295                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            516309                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            246.114817                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          461                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         254634127                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        254634127                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    128430137                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        128430137                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    128430137                       # number of overall hits
system.cpu.dcache.overall_hits::total       128430137                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4549183                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4549183                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4549183                       # number of overall misses
system.cpu.dcache.overall_misses::total       4549183                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 274459783000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 274459783000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 274459783000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 274459783000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    132979320                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    132979320                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    132979320                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    132979320                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034210                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034210                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034210                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034210                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60331.664609                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60331.664609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60331.664609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60331.664609                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1972716                       # number of writebacks
system.cpu.dcache.writebacks::total           1972716                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1284795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1284795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1284795                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1284795                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3264388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3264388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3264388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3264388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1250                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1250                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 190776340500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 190776340500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 190776340500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 190776340500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     55505500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     55505500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024548                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024548                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024548                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024548                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58441.686619                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58441.686619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58441.686619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58441.686619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 44404.400000                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 44404.400000                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3267776                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     88275864                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        88275864                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1947998                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1947998                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 112724917500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 112724917500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     90223862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     90223862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57867.060182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57867.060182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       107940                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       107940                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1840058                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1840058                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          310                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          310                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 104586855000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 104586855000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     55505500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     55505500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020394                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020394                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56838.890405                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56838.890405                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       179050                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       179050                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     40154273                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       40154273                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2601185                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2601185                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 161734865500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 161734865500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     42755458                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42755458                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.060839                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060839                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62177.378964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62177.378964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1176855                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1176855                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1424330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1424330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          940                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          940                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  86189485500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  86189485500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033313                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033313                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60512.300871                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60512.300871                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        78797                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        78797                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3389                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3389                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    255650500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    255650500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        82186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        82186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041236                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041236                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75435.379168                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75435.379168                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3388                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3388                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    252129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    252129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041224                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041224                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74418.388430                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74418.388430                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        82058                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        82058                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        82058                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        82058                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 524110969500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           132121443                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3268800                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.418944                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          877                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         269554904                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        269554904                       # Number of data accesses

---------- End Simulation Statistics   ----------
