Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 11 10:29:19 2020
| Host         : DESKTOP-ETTLSMC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_greedy_snake_control_sets_placed.rpt
| Design       : top_greedy_snake
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    93 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            5 |
| No           | No                    | Yes                    |             165 |           60 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |           11 |
| Yes          | No                    | Yes                    |             305 |          113 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal       |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+----------------------------+------------------+------------------+----------------+--------------+
|  U4/myclk/clk_tmp        |                            | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_cnt_reg[19]_i_2_n_0 | U4/VGA/hsync_i_1_n_0       | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_cnt_reg[19]_i_2_n_0 | U4/VGA/vsync_i_1_n_0       | rst_IBUF         |                1 |              1 |         1.00 |
|  U4/VGA/snake0           |                            |                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG           | U2/E[0]                    | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U5/left_key_last           | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U6/point[11]_i_1_n_0       | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U6/point[19]_i_1_n_0       | rst_IBUF         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U6/point[23]_i_1_n_0       | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U6/point[15]_i_1_n_0       | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U6/point[27]_i_1_n_0       | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U6/point[31]_i_1_n_0       | rst_IBUF         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U6/point[7]_i_1_n_0        | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U3/cube_x[0][5]_i_1_n_0    | rst_IBUF         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG           | U3/cube_y[0][5]_i_1_n_0    | rst_IBUF         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG           | U6/seg_out[6]_i_1_n_0      | rst_IBUF         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG           | U6/addcube_state_reg_0[0]  | rst_IBUF         |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG           | U6/sel[7]_i_1_n_0          | rst_IBUF         |                6 |              8 |         1.33 |
|  clk_cnt_reg[19]_i_2_n_0 | U3/E[0]                    |                  |                4 |              8 |         2.00 |
|  clk_cnt_reg[19]_i_2_n_0 | U4/VGA/line_cnt[9]_i_1_n_0 | rst_IBUF         |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U2/apple_y[4]_i_1_n_0      | rst_IBUF         |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG           |                            |                  |                4 |             15 |         3.75 |
|  clk_cnt_reg[19]_i_2_n_0 |                            | rst_IBUF         |                6 |             20 |         3.33 |
|  clk_cnt_reg[19]_i_2_n_0 | U4/VGA/x_pos[9]_i_1_n_0    |                  |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG           | U1/clk_cnt                 | rst_IBUF         |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG           |                            | rst_IBUF         |               53 |            144 |         2.72 |
|  clk_IBUF_BUFG           | U3/cube_y[1][5]_i_1_n_0    | rst_IBUF         |               59 |            180 |         3.05 |
+--------------------------+----------------------------+------------------+------------------+----------------+--------------+


