
E12CUBE_001_CLOCKTEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a6c  080002ac  080002ac  000102ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001d18  08001d18  00011d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001d28  08001d28  00011d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001d2c  08001d2c  00011d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  24000000  08001d30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  24000010  08001d40  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000030  08001d40  00020030  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   00006e1b  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000011e0  00000000  00000000  00026e59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000630  00000000  00000000  00028040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000598  00000000  00000000  00028670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0002df15  00000000  00000000  00028c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00006d4c  00000000  00000000  00056b1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0012c429  00000000  00000000  0005d869  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  00189c92  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000177c  00000000  00000000  00189ce4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002ac <__do_global_dtors_aux>:
 80002ac:	b510      	push	{r4, lr}
 80002ae:	4c05      	ldr	r4, [pc, #20]	; (80002c4 <__do_global_dtors_aux+0x18>)
 80002b0:	7823      	ldrb	r3, [r4, #0]
 80002b2:	b933      	cbnz	r3, 80002c2 <__do_global_dtors_aux+0x16>
 80002b4:	4b04      	ldr	r3, [pc, #16]	; (80002c8 <__do_global_dtors_aux+0x1c>)
 80002b6:	b113      	cbz	r3, 80002be <__do_global_dtors_aux+0x12>
 80002b8:	4804      	ldr	r0, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x20>)
 80002ba:	f3af 8000 	nop.w
 80002be:	2301      	movs	r3, #1
 80002c0:	7023      	strb	r3, [r4, #0]
 80002c2:	bd10      	pop	{r4, pc}
 80002c4:	24000010 	.word	0x24000010
 80002c8:	00000000 	.word	0x00000000
 80002cc:	08001d00 	.word	0x08001d00

080002d0 <frame_dummy>:
 80002d0:	b508      	push	{r3, lr}
 80002d2:	4b03      	ldr	r3, [pc, #12]	; (80002e0 <frame_dummy+0x10>)
 80002d4:	b11b      	cbz	r3, 80002de <frame_dummy+0xe>
 80002d6:	4903      	ldr	r1, [pc, #12]	; (80002e4 <frame_dummy+0x14>)
 80002d8:	4803      	ldr	r0, [pc, #12]	; (80002e8 <frame_dummy+0x18>)
 80002da:	f3af 8000 	nop.w
 80002de:	bd08      	pop	{r3, pc}
 80002e0:	00000000 	.word	0x00000000
 80002e4:	24000014 	.word	0x24000014
 80002e8:	08001d00 	.word	0x08001d00

080002ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b082      	sub	sp, #8
 80002f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002f2:	f000 f9d1 	bl	8000698 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002f6:	f000 f827 	bl	8000348 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002fa:	f000 f89b 	bl	8000434 <MX_GPIO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    GPIOE->ODR &= ~(1<<3);
 80002fe:	4b10      	ldr	r3, [pc, #64]	; (8000340 <main+0x54>)
 8000300:	695b      	ldr	r3, [r3, #20]
 8000302:	4a0f      	ldr	r2, [pc, #60]	; (8000340 <main+0x54>)
 8000304:	f023 0308 	bic.w	r3, r3, #8
 8000308:	6153      	str	r3, [r2, #20]
    for(uint32_t i = 0;i<1000000;i++);
 800030a:	2300      	movs	r3, #0
 800030c:	607b      	str	r3, [r7, #4]
 800030e:	e002      	b.n	8000316 <main+0x2a>
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	3301      	adds	r3, #1
 8000314:	607b      	str	r3, [r7, #4]
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	4a0a      	ldr	r2, [pc, #40]	; (8000344 <main+0x58>)
 800031a:	4293      	cmp	r3, r2
 800031c:	d9f8      	bls.n	8000310 <main+0x24>
    GPIOE->ODR |= (1<<3);
 800031e:	4b08      	ldr	r3, [pc, #32]	; (8000340 <main+0x54>)
 8000320:	695b      	ldr	r3, [r3, #20]
 8000322:	4a07      	ldr	r2, [pc, #28]	; (8000340 <main+0x54>)
 8000324:	f043 0308 	orr.w	r3, r3, #8
 8000328:	6153      	str	r3, [r2, #20]
    for(uint32_t i = 0;i<1000000;i++);
 800032a:	2300      	movs	r3, #0
 800032c:	603b      	str	r3, [r7, #0]
 800032e:	e002      	b.n	8000336 <main+0x4a>
 8000330:	683b      	ldr	r3, [r7, #0]
 8000332:	3301      	adds	r3, #1
 8000334:	603b      	str	r3, [r7, #0]
 8000336:	683b      	ldr	r3, [r7, #0]
 8000338:	4a02      	ldr	r2, [pc, #8]	; (8000344 <main+0x58>)
 800033a:	4293      	cmp	r3, r2
 800033c:	d9f8      	bls.n	8000330 <main+0x44>
    GPIOE->ODR &= ~(1<<3);
 800033e:	e7de      	b.n	80002fe <main+0x12>
 8000340:	58021000 	.word	0x58021000
 8000344:	000f423f 	.word	0x000f423f

08000348 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b09c      	sub	sp, #112	; 0x70
 800034c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800034e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000352:	224c      	movs	r2, #76	; 0x4c
 8000354:	2100      	movs	r1, #0
 8000356:	4618      	mov	r0, r3
 8000358:	f001 fcca 	bl	8001cf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800035c:	1d3b      	adds	r3, r7, #4
 800035e:	2220      	movs	r2, #32
 8000360:	2100      	movs	r1, #0
 8000362:	4618      	mov	r0, r3
 8000364:	f001 fcc4 	bl	8001cf0 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8000368:	4b30      	ldr	r3, [pc, #192]	; (800042c <SystemClock_Config+0xe4>)
 800036a:	f04f 32ff 	mov.w	r2, #4294967295
 800036e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000372:	2002      	movs	r0, #2
 8000374:	f000 fcd0 	bl	8000d18 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000378:	2300      	movs	r3, #0
 800037a:	603b      	str	r3, [r7, #0]
 800037c:	4b2c      	ldr	r3, [pc, #176]	; (8000430 <SystemClock_Config+0xe8>)
 800037e:	699b      	ldr	r3, [r3, #24]
 8000380:	4a2b      	ldr	r2, [pc, #172]	; (8000430 <SystemClock_Config+0xe8>)
 8000382:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000386:	6193      	str	r3, [r2, #24]
 8000388:	4b29      	ldr	r3, [pc, #164]	; (8000430 <SystemClock_Config+0xe8>)
 800038a:	699b      	ldr	r3, [r3, #24]
 800038c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000390:	603b      	str	r3, [r7, #0]
 8000392:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000394:	bf00      	nop
 8000396:	4b26      	ldr	r3, [pc, #152]	; (8000430 <SystemClock_Config+0xe8>)
 8000398:	699b      	ldr	r3, [r3, #24]
 800039a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800039e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80003a2:	d1f8      	bne.n	8000396 <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003a4:	2301      	movs	r3, #1
 80003a6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003ac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003ae:	2302      	movs	r3, #2
 80003b0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003b2:	2302      	movs	r3, #2
 80003b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80003b6:	2305      	movs	r3, #5
 80003b8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 112;
 80003ba:	2370      	movs	r3, #112	; 0x70
 80003bc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80003be:	2302      	movs	r3, #2
 80003c0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80003c2:	2302      	movs	r3, #2
 80003c4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80003c6:	2302      	movs	r3, #2
 80003c8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80003ca:	2308      	movs	r3, #8
 80003cc:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80003ce:	2300      	movs	r3, #0
 80003d0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80003d2:	2300      	movs	r3, #0
 80003d4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80003da:	4618      	mov	r0, r3
 80003dc:	f000 fcd6 	bl	8000d8c <HAL_RCC_OscConfig>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d001      	beq.n	80003ea <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80003e6:	f000 f869 	bl	80004bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003ea:	233f      	movs	r3, #63	; 0x3f
 80003ec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003ee:	2303      	movs	r3, #3
 80003f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80003f2:	2300      	movs	r3, #0
 80003f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80003f6:	2300      	movs	r3, #0
 80003f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80003fa:	2340      	movs	r3, #64	; 0x40
 80003fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80003fe:	2340      	movs	r3, #64	; 0x40
 8000400:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000402:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000406:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000408:	2340      	movs	r3, #64	; 0x40
 800040a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800040c:	1d3b      	adds	r3, r7, #4
 800040e:	2107      	movs	r1, #7
 8000410:	4618      	mov	r0, r3
 8000412:	f001 f8ed 	bl	80015f0 <HAL_RCC_ClockConfig>
 8000416:	4603      	mov	r3, r0
 8000418:	2b00      	cmp	r3, #0
 800041a:	d001      	beq.n	8000420 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 800041c:	f000 f84e 	bl	80004bc <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8000420:	f001 fa9c 	bl	800195c <HAL_RCC_EnableCSS>
}
 8000424:	bf00      	nop
 8000426:	3770      	adds	r7, #112	; 0x70
 8000428:	46bd      	mov	sp, r7
 800042a:	bd80      	pop	{r7, pc}
 800042c:	58024400 	.word	0x58024400
 8000430:	58024800 	.word	0x58024800

08000434 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b088      	sub	sp, #32
 8000438:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800043a:	f107 030c 	add.w	r3, r7, #12
 800043e:	2200      	movs	r2, #0
 8000440:	601a      	str	r2, [r3, #0]
 8000442:	605a      	str	r2, [r3, #4]
 8000444:	609a      	str	r2, [r3, #8]
 8000446:	60da      	str	r2, [r3, #12]
 8000448:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800044a:	4b1a      	ldr	r3, [pc, #104]	; (80004b4 <MX_GPIO_Init+0x80>)
 800044c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000450:	4a18      	ldr	r2, [pc, #96]	; (80004b4 <MX_GPIO_Init+0x80>)
 8000452:	f043 0310 	orr.w	r3, r3, #16
 8000456:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800045a:	4b16      	ldr	r3, [pc, #88]	; (80004b4 <MX_GPIO_Init+0x80>)
 800045c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000460:	f003 0310 	and.w	r3, r3, #16
 8000464:	60bb      	str	r3, [r7, #8]
 8000466:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000468:	4b12      	ldr	r3, [pc, #72]	; (80004b4 <MX_GPIO_Init+0x80>)
 800046a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800046e:	4a11      	ldr	r2, [pc, #68]	; (80004b4 <MX_GPIO_Init+0x80>)
 8000470:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000474:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000478:	4b0e      	ldr	r3, [pc, #56]	; (80004b4 <MX_GPIO_Init+0x80>)
 800047a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800047e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000482:	607b      	str	r3, [r7, #4]
 8000484:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8000486:	2200      	movs	r2, #0
 8000488:	2108      	movs	r1, #8
 800048a:	480b      	ldr	r0, [pc, #44]	; (80004b8 <MX_GPIO_Init+0x84>)
 800048c:	f000 fc2a 	bl	8000ce4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000490:	2308      	movs	r3, #8
 8000492:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000494:	2301      	movs	r3, #1
 8000496:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000498:	2300      	movs	r3, #0
 800049a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800049c:	2300      	movs	r3, #0
 800049e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80004a0:	f107 030c 	add.w	r3, r7, #12
 80004a4:	4619      	mov	r1, r3
 80004a6:	4804      	ldr	r0, [pc, #16]	; (80004b8 <MX_GPIO_Init+0x84>)
 80004a8:	f000 fa6c 	bl	8000984 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004ac:	bf00      	nop
 80004ae:	3720      	adds	r7, #32
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}
 80004b4:	58024400 	.word	0x58024400
 80004b8:	58021000 	.word	0x58021000

080004bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004c0:	b672      	cpsid	i
}
 80004c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004c4:	e7fe      	b.n	80004c4 <Error_Handler+0x8>
	...

080004c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b083      	sub	sp, #12
 80004cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004ce:	4b0a      	ldr	r3, [pc, #40]	; (80004f8 <HAL_MspInit+0x30>)
 80004d0:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80004d4:	4a08      	ldr	r2, [pc, #32]	; (80004f8 <HAL_MspInit+0x30>)
 80004d6:	f043 0302 	orr.w	r3, r3, #2
 80004da:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 80004de:	4b06      	ldr	r3, [pc, #24]	; (80004f8 <HAL_MspInit+0x30>)
 80004e0:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80004e4:	f003 0302 	and.w	r3, r3, #2
 80004e8:	607b      	str	r3, [r7, #4]
 80004ea:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ec:	bf00      	nop
 80004ee:	370c      	adds	r7, #12
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr
 80004f8:	58024400 	.word	0x58024400

080004fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8000500:	f001 fbb6 	bl	8001c70 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000504:	e7fe      	b.n	8000504 <NMI_Handler+0x8>

08000506 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000506:	b480      	push	{r7}
 8000508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800050a:	e7fe      	b.n	800050a <HardFault_Handler+0x4>

0800050c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000510:	e7fe      	b.n	8000510 <MemManage_Handler+0x4>

08000512 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000512:	b480      	push	{r7}
 8000514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000516:	e7fe      	b.n	8000516 <BusFault_Handler+0x4>

08000518 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800051c:	e7fe      	b.n	800051c <UsageFault_Handler+0x4>

0800051e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800051e:	b480      	push	{r7}
 8000520:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000522:	bf00      	nop
 8000524:	46bd      	mov	sp, r7
 8000526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052a:	4770      	bx	lr

0800052c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr

0800053a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800053a:	b480      	push	{r7}
 800053c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800053e:	bf00      	nop
 8000540:	46bd      	mov	sp, r7
 8000542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000546:	4770      	bx	lr

08000548 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800054c:	f000 f916 	bl	800077c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000550:	bf00      	nop
 8000552:	bd80      	pop	{r7, pc}

08000554 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000554:	b480      	push	{r7}
 8000556:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000558:	4b32      	ldr	r3, [pc, #200]	; (8000624 <SystemInit+0xd0>)
 800055a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800055e:	4a31      	ldr	r2, [pc, #196]	; (8000624 <SystemInit+0xd0>)
 8000560:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000564:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000568:	4b2f      	ldr	r3, [pc, #188]	; (8000628 <SystemInit+0xd4>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	f003 030f 	and.w	r3, r3, #15
 8000570:	2b02      	cmp	r3, #2
 8000572:	d807      	bhi.n	8000584 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000574:	4b2c      	ldr	r3, [pc, #176]	; (8000628 <SystemInit+0xd4>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	f023 030f 	bic.w	r3, r3, #15
 800057c:	4a2a      	ldr	r2, [pc, #168]	; (8000628 <SystemInit+0xd4>)
 800057e:	f043 0303 	orr.w	r3, r3, #3
 8000582:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000584:	4b29      	ldr	r3, [pc, #164]	; (800062c <SystemInit+0xd8>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a28      	ldr	r2, [pc, #160]	; (800062c <SystemInit+0xd8>)
 800058a:	f043 0301 	orr.w	r3, r3, #1
 800058e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000590:	4b26      	ldr	r3, [pc, #152]	; (800062c <SystemInit+0xd8>)
 8000592:	2200      	movs	r2, #0
 8000594:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000596:	4b25      	ldr	r3, [pc, #148]	; (800062c <SystemInit+0xd8>)
 8000598:	681a      	ldr	r2, [r3, #0]
 800059a:	4924      	ldr	r1, [pc, #144]	; (800062c <SystemInit+0xd8>)
 800059c:	4b24      	ldr	r3, [pc, #144]	; (8000630 <SystemInit+0xdc>)
 800059e:	4013      	ands	r3, r2
 80005a0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005a2:	4b21      	ldr	r3, [pc, #132]	; (8000628 <SystemInit+0xd4>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	f003 030c 	and.w	r3, r3, #12
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d007      	beq.n	80005be <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80005ae:	4b1e      	ldr	r3, [pc, #120]	; (8000628 <SystemInit+0xd4>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	f023 030f 	bic.w	r3, r3, #15
 80005b6:	4a1c      	ldr	r2, [pc, #112]	; (8000628 <SystemInit+0xd4>)
 80005b8:	f043 0303 	orr.w	r3, r3, #3
 80005bc:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 80005be:	4b1b      	ldr	r3, [pc, #108]	; (800062c <SystemInit+0xd8>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 80005c4:	4b19      	ldr	r3, [pc, #100]	; (800062c <SystemInit+0xd8>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 80005ca:	4b18      	ldr	r3, [pc, #96]	; (800062c <SystemInit+0xd8>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80005d0:	4b16      	ldr	r3, [pc, #88]	; (800062c <SystemInit+0xd8>)
 80005d2:	4a18      	ldr	r2, [pc, #96]	; (8000634 <SystemInit+0xe0>)
 80005d4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80005d6:	4b15      	ldr	r3, [pc, #84]	; (800062c <SystemInit+0xd8>)
 80005d8:	4a17      	ldr	r2, [pc, #92]	; (8000638 <SystemInit+0xe4>)
 80005da:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80005dc:	4b13      	ldr	r3, [pc, #76]	; (800062c <SystemInit+0xd8>)
 80005de:	4a17      	ldr	r2, [pc, #92]	; (800063c <SystemInit+0xe8>)
 80005e0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80005e2:	4b12      	ldr	r3, [pc, #72]	; (800062c <SystemInit+0xd8>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80005e8:	4b10      	ldr	r3, [pc, #64]	; (800062c <SystemInit+0xd8>)
 80005ea:	4a14      	ldr	r2, [pc, #80]	; (800063c <SystemInit+0xe8>)
 80005ec:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80005ee:	4b0f      	ldr	r3, [pc, #60]	; (800062c <SystemInit+0xd8>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80005f4:	4b0d      	ldr	r3, [pc, #52]	; (800062c <SystemInit+0xd8>)
 80005f6:	4a11      	ldr	r2, [pc, #68]	; (800063c <SystemInit+0xe8>)
 80005f8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80005fa:	4b0c      	ldr	r3, [pc, #48]	; (800062c <SystemInit+0xd8>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000600:	4b0a      	ldr	r3, [pc, #40]	; (800062c <SystemInit+0xd8>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a09      	ldr	r2, [pc, #36]	; (800062c <SystemInit+0xd8>)
 8000606:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800060a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800060c:	4b07      	ldr	r3, [pc, #28]	; (800062c <SystemInit+0xd8>)
 800060e:	2200      	movs	r2, #0
 8000610:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000612:	4b0b      	ldr	r3, [pc, #44]	; (8000640 <SystemInit+0xec>)
 8000614:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000618:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800061a:	bf00      	nop
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr
 8000624:	e000ed00 	.word	0xe000ed00
 8000628:	52002000 	.word	0x52002000
 800062c:	58024400 	.word	0x58024400
 8000630:	eaf6ed7f 	.word	0xeaf6ed7f
 8000634:	02020200 	.word	0x02020200
 8000638:	01ff0000 	.word	0x01ff0000
 800063c:	01010280 	.word	0x01010280
 8000640:	52004000 	.word	0x52004000

08000644 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000644:	f8df d034 	ldr.w	sp, [pc, #52]	; 800067c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000648:	f7ff ff84 	bl	8000554 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800064c:	480c      	ldr	r0, [pc, #48]	; (8000680 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800064e:	490d      	ldr	r1, [pc, #52]	; (8000684 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000650:	4a0d      	ldr	r2, [pc, #52]	; (8000688 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000652:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000654:	e002      	b.n	800065c <LoopCopyDataInit>

08000656 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000656:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000658:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800065a:	3304      	adds	r3, #4

0800065c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 800065c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800065e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000660:	d3f9      	bcc.n	8000656 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000662:	4a0a      	ldr	r2, [pc, #40]	; (800068c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000664:	4c0a      	ldr	r4, [pc, #40]	; (8000690 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000666:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000668:	e001      	b.n	800066e <LoopFillZerobss>

0800066a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800066a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800066c:	3204      	adds	r2, #4

0800066e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800066e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000670:	d3fb      	bcc.n	800066a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000672:	f001 fb19 	bl	8001ca8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000676:	f7ff fe39 	bl	80002ec <main>
  bx  lr
 800067a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800067c:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8000680:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000684:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000688:	08001d30 	.word	0x08001d30
  ldr r2, =_sbss
 800068c:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000690:	24000030 	.word	0x24000030

08000694 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000694:	e7fe      	b.n	8000694 <ADC_IRQHandler>
	...

08000698 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800069e:	2003      	movs	r0, #3
 80006a0:	f000 f93e 	bl	8000920 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80006a4:	f001 f96a 	bl	800197c <HAL_RCC_GetSysClockFreq>
 80006a8:	4602      	mov	r2, r0
 80006aa:	4b15      	ldr	r3, [pc, #84]	; (8000700 <HAL_Init+0x68>)
 80006ac:	699b      	ldr	r3, [r3, #24]
 80006ae:	0a1b      	lsrs	r3, r3, #8
 80006b0:	f003 030f 	and.w	r3, r3, #15
 80006b4:	4913      	ldr	r1, [pc, #76]	; (8000704 <HAL_Init+0x6c>)
 80006b6:	5ccb      	ldrb	r3, [r1, r3]
 80006b8:	f003 031f 	and.w	r3, r3, #31
 80006bc:	fa22 f303 	lsr.w	r3, r2, r3
 80006c0:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80006c2:	4b0f      	ldr	r3, [pc, #60]	; (8000700 <HAL_Init+0x68>)
 80006c4:	699b      	ldr	r3, [r3, #24]
 80006c6:	f003 030f 	and.w	r3, r3, #15
 80006ca:	4a0e      	ldr	r2, [pc, #56]	; (8000704 <HAL_Init+0x6c>)
 80006cc:	5cd3      	ldrb	r3, [r2, r3]
 80006ce:	f003 031f 	and.w	r3, r3, #31
 80006d2:	687a      	ldr	r2, [r7, #4]
 80006d4:	fa22 f303 	lsr.w	r3, r2, r3
 80006d8:	4a0b      	ldr	r2, [pc, #44]	; (8000708 <HAL_Init+0x70>)
 80006da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80006dc:	4a0b      	ldr	r2, [pc, #44]	; (800070c <HAL_Init+0x74>)
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006e2:	200f      	movs	r0, #15
 80006e4:	f000 f814 	bl	8000710 <HAL_InitTick>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80006ee:	2301      	movs	r3, #1
 80006f0:	e002      	b.n	80006f8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80006f2:	f7ff fee9 	bl	80004c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006f6:	2300      	movs	r3, #0
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	3708      	adds	r7, #8
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	58024400 	.word	0x58024400
 8000704:	08001d18 	.word	0x08001d18
 8000708:	24000004 	.word	0x24000004
 800070c:	24000000 	.word	0x24000000

08000710 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000718:	4b15      	ldr	r3, [pc, #84]	; (8000770 <HAL_InitTick+0x60>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	2b00      	cmp	r3, #0
 800071e:	d101      	bne.n	8000724 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000720:	2301      	movs	r3, #1
 8000722:	e021      	b.n	8000768 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000724:	4b13      	ldr	r3, [pc, #76]	; (8000774 <HAL_InitTick+0x64>)
 8000726:	681a      	ldr	r2, [r3, #0]
 8000728:	4b11      	ldr	r3, [pc, #68]	; (8000770 <HAL_InitTick+0x60>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	4619      	mov	r1, r3
 800072e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000732:	fbb3 f3f1 	udiv	r3, r3, r1
 8000736:	fbb2 f3f3 	udiv	r3, r2, r3
 800073a:	4618      	mov	r0, r3
 800073c:	f000 f915 	bl	800096a <HAL_SYSTICK_Config>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000746:	2301      	movs	r3, #1
 8000748:	e00e      	b.n	8000768 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	2b0f      	cmp	r3, #15
 800074e:	d80a      	bhi.n	8000766 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000750:	2200      	movs	r2, #0
 8000752:	6879      	ldr	r1, [r7, #4]
 8000754:	f04f 30ff 	mov.w	r0, #4294967295
 8000758:	f000 f8ed 	bl	8000936 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800075c:	4a06      	ldr	r2, [pc, #24]	; (8000778 <HAL_InitTick+0x68>)
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000762:	2300      	movs	r3, #0
 8000764:	e000      	b.n	8000768 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000766:	2301      	movs	r3, #1
}
 8000768:	4618      	mov	r0, r3
 800076a:	3708      	adds	r7, #8
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	2400000c 	.word	0x2400000c
 8000774:	24000000 	.word	0x24000000
 8000778:	24000008 	.word	0x24000008

0800077c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000780:	4b06      	ldr	r3, [pc, #24]	; (800079c <HAL_IncTick+0x20>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	461a      	mov	r2, r3
 8000786:	4b06      	ldr	r3, [pc, #24]	; (80007a0 <HAL_IncTick+0x24>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4413      	add	r3, r2
 800078c:	4a04      	ldr	r2, [pc, #16]	; (80007a0 <HAL_IncTick+0x24>)
 800078e:	6013      	str	r3, [r2, #0]
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	2400000c 	.word	0x2400000c
 80007a0:	2400002c 	.word	0x2400002c

080007a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  return uwTick;
 80007a8:	4b03      	ldr	r3, [pc, #12]	; (80007b8 <HAL_GetTick+0x14>)
 80007aa:	681b      	ldr	r3, [r3, #0]
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	2400002c 	.word	0x2400002c

080007bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007bc:	b480      	push	{r7}
 80007be:	b085      	sub	sp, #20
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	f003 0307 	and.w	r3, r3, #7
 80007ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007cc:	4b0b      	ldr	r3, [pc, #44]	; (80007fc <__NVIC_SetPriorityGrouping+0x40>)
 80007ce:	68db      	ldr	r3, [r3, #12]
 80007d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007d2:	68ba      	ldr	r2, [r7, #8]
 80007d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007d8:	4013      	ands	r3, r2
 80007da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007e0:	68bb      	ldr	r3, [r7, #8]
 80007e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80007e4:	4b06      	ldr	r3, [pc, #24]	; (8000800 <__NVIC_SetPriorityGrouping+0x44>)
 80007e6:	4313      	orrs	r3, r2
 80007e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007ea:	4a04      	ldr	r2, [pc, #16]	; (80007fc <__NVIC_SetPriorityGrouping+0x40>)
 80007ec:	68bb      	ldr	r3, [r7, #8]
 80007ee:	60d3      	str	r3, [r2, #12]
}
 80007f0:	bf00      	nop
 80007f2:	3714      	adds	r7, #20
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr
 80007fc:	e000ed00 	.word	0xe000ed00
 8000800:	05fa0000 	.word	0x05fa0000

08000804 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000808:	4b04      	ldr	r3, [pc, #16]	; (800081c <__NVIC_GetPriorityGrouping+0x18>)
 800080a:	68db      	ldr	r3, [r3, #12]
 800080c:	0a1b      	lsrs	r3, r3, #8
 800080e:	f003 0307 	and.w	r3, r3, #7
}
 8000812:	4618      	mov	r0, r3
 8000814:	46bd      	mov	sp, r7
 8000816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081a:	4770      	bx	lr
 800081c:	e000ed00 	.word	0xe000ed00

08000820 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000820:	b480      	push	{r7}
 8000822:	b083      	sub	sp, #12
 8000824:	af00      	add	r7, sp, #0
 8000826:	4603      	mov	r3, r0
 8000828:	6039      	str	r1, [r7, #0]
 800082a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800082c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000830:	2b00      	cmp	r3, #0
 8000832:	db0a      	blt.n	800084a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	b2da      	uxtb	r2, r3
 8000838:	490c      	ldr	r1, [pc, #48]	; (800086c <__NVIC_SetPriority+0x4c>)
 800083a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800083e:	0112      	lsls	r2, r2, #4
 8000840:	b2d2      	uxtb	r2, r2
 8000842:	440b      	add	r3, r1
 8000844:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000848:	e00a      	b.n	8000860 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	b2da      	uxtb	r2, r3
 800084e:	4908      	ldr	r1, [pc, #32]	; (8000870 <__NVIC_SetPriority+0x50>)
 8000850:	88fb      	ldrh	r3, [r7, #6]
 8000852:	f003 030f 	and.w	r3, r3, #15
 8000856:	3b04      	subs	r3, #4
 8000858:	0112      	lsls	r2, r2, #4
 800085a:	b2d2      	uxtb	r2, r2
 800085c:	440b      	add	r3, r1
 800085e:	761a      	strb	r2, [r3, #24]
}
 8000860:	bf00      	nop
 8000862:	370c      	adds	r7, #12
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr
 800086c:	e000e100 	.word	0xe000e100
 8000870:	e000ed00 	.word	0xe000ed00

08000874 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000874:	b480      	push	{r7}
 8000876:	b089      	sub	sp, #36	; 0x24
 8000878:	af00      	add	r7, sp, #0
 800087a:	60f8      	str	r0, [r7, #12]
 800087c:	60b9      	str	r1, [r7, #8]
 800087e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	f003 0307 	and.w	r3, r3, #7
 8000886:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000888:	69fb      	ldr	r3, [r7, #28]
 800088a:	f1c3 0307 	rsb	r3, r3, #7
 800088e:	2b04      	cmp	r3, #4
 8000890:	bf28      	it	cs
 8000892:	2304      	movcs	r3, #4
 8000894:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000896:	69fb      	ldr	r3, [r7, #28]
 8000898:	3304      	adds	r3, #4
 800089a:	2b06      	cmp	r3, #6
 800089c:	d902      	bls.n	80008a4 <NVIC_EncodePriority+0x30>
 800089e:	69fb      	ldr	r3, [r7, #28]
 80008a0:	3b03      	subs	r3, #3
 80008a2:	e000      	b.n	80008a6 <NVIC_EncodePriority+0x32>
 80008a4:	2300      	movs	r3, #0
 80008a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008a8:	f04f 32ff 	mov.w	r2, #4294967295
 80008ac:	69bb      	ldr	r3, [r7, #24]
 80008ae:	fa02 f303 	lsl.w	r3, r2, r3
 80008b2:	43da      	mvns	r2, r3
 80008b4:	68bb      	ldr	r3, [r7, #8]
 80008b6:	401a      	ands	r2, r3
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008bc:	f04f 31ff 	mov.w	r1, #4294967295
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	fa01 f303 	lsl.w	r3, r1, r3
 80008c6:	43d9      	mvns	r1, r3
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008cc:	4313      	orrs	r3, r2
         );
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	3724      	adds	r7, #36	; 0x24
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
	...

080008dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	3b01      	subs	r3, #1
 80008e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008ec:	d301      	bcc.n	80008f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008ee:	2301      	movs	r3, #1
 80008f0:	e00f      	b.n	8000912 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008f2:	4a0a      	ldr	r2, [pc, #40]	; (800091c <SysTick_Config+0x40>)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	3b01      	subs	r3, #1
 80008f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008fa:	210f      	movs	r1, #15
 80008fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000900:	f7ff ff8e 	bl	8000820 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000904:	4b05      	ldr	r3, [pc, #20]	; (800091c <SysTick_Config+0x40>)
 8000906:	2200      	movs	r2, #0
 8000908:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800090a:	4b04      	ldr	r3, [pc, #16]	; (800091c <SysTick_Config+0x40>)
 800090c:	2207      	movs	r2, #7
 800090e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000910:	2300      	movs	r3, #0
}
 8000912:	4618      	mov	r0, r3
 8000914:	3708      	adds	r7, #8
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	e000e010 	.word	0xe000e010

08000920 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000928:	6878      	ldr	r0, [r7, #4]
 800092a:	f7ff ff47 	bl	80007bc <__NVIC_SetPriorityGrouping>
}
 800092e:	bf00      	nop
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}

08000936 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000936:	b580      	push	{r7, lr}
 8000938:	b086      	sub	sp, #24
 800093a:	af00      	add	r7, sp, #0
 800093c:	4603      	mov	r3, r0
 800093e:	60b9      	str	r1, [r7, #8]
 8000940:	607a      	str	r2, [r7, #4]
 8000942:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000944:	f7ff ff5e 	bl	8000804 <__NVIC_GetPriorityGrouping>
 8000948:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800094a:	687a      	ldr	r2, [r7, #4]
 800094c:	68b9      	ldr	r1, [r7, #8]
 800094e:	6978      	ldr	r0, [r7, #20]
 8000950:	f7ff ff90 	bl	8000874 <NVIC_EncodePriority>
 8000954:	4602      	mov	r2, r0
 8000956:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800095a:	4611      	mov	r1, r2
 800095c:	4618      	mov	r0, r3
 800095e:	f7ff ff5f 	bl	8000820 <__NVIC_SetPriority>
}
 8000962:	bf00      	nop
 8000964:	3718      	adds	r7, #24
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}

0800096a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800096a:	b580      	push	{r7, lr}
 800096c:	b082      	sub	sp, #8
 800096e:	af00      	add	r7, sp, #0
 8000970:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000972:	6878      	ldr	r0, [r7, #4]
 8000974:	f7ff ffb2 	bl	80008dc <SysTick_Config>
 8000978:	4603      	mov	r3, r0
}
 800097a:	4618      	mov	r0, r3
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
	...

08000984 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000984:	b480      	push	{r7}
 8000986:	b089      	sub	sp, #36	; 0x24
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
 800098c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800098e:	2300      	movs	r3, #0
 8000990:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000992:	4b89      	ldr	r3, [pc, #548]	; (8000bb8 <HAL_GPIO_Init+0x234>)
 8000994:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000996:	e194      	b.n	8000cc2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	681a      	ldr	r2, [r3, #0]
 800099c:	2101      	movs	r1, #1
 800099e:	69fb      	ldr	r3, [r7, #28]
 80009a0:	fa01 f303 	lsl.w	r3, r1, r3
 80009a4:	4013      	ands	r3, r2
 80009a6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80009a8:	693b      	ldr	r3, [r7, #16]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	f000 8186 	beq.w	8000cbc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	685b      	ldr	r3, [r3, #4]
 80009b4:	f003 0303 	and.w	r3, r3, #3
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	d005      	beq.n	80009c8 <HAL_GPIO_Init+0x44>
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	685b      	ldr	r3, [r3, #4]
 80009c0:	f003 0303 	and.w	r3, r3, #3
 80009c4:	2b02      	cmp	r3, #2
 80009c6:	d130      	bne.n	8000a2a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	689b      	ldr	r3, [r3, #8]
 80009cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80009ce:	69fb      	ldr	r3, [r7, #28]
 80009d0:	005b      	lsls	r3, r3, #1
 80009d2:	2203      	movs	r2, #3
 80009d4:	fa02 f303 	lsl.w	r3, r2, r3
 80009d8:	43db      	mvns	r3, r3
 80009da:	69ba      	ldr	r2, [r7, #24]
 80009dc:	4013      	ands	r3, r2
 80009de:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	68da      	ldr	r2, [r3, #12]
 80009e4:	69fb      	ldr	r3, [r7, #28]
 80009e6:	005b      	lsls	r3, r3, #1
 80009e8:	fa02 f303 	lsl.w	r3, r2, r3
 80009ec:	69ba      	ldr	r2, [r7, #24]
 80009ee:	4313      	orrs	r3, r2
 80009f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	69ba      	ldr	r2, [r7, #24]
 80009f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80009fe:	2201      	movs	r2, #1
 8000a00:	69fb      	ldr	r3, [r7, #28]
 8000a02:	fa02 f303 	lsl.w	r3, r2, r3
 8000a06:	43db      	mvns	r3, r3
 8000a08:	69ba      	ldr	r2, [r7, #24]
 8000a0a:	4013      	ands	r3, r2
 8000a0c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	685b      	ldr	r3, [r3, #4]
 8000a12:	091b      	lsrs	r3, r3, #4
 8000a14:	f003 0201 	and.w	r2, r3, #1
 8000a18:	69fb      	ldr	r3, [r7, #28]
 8000a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1e:	69ba      	ldr	r2, [r7, #24]
 8000a20:	4313      	orrs	r3, r2
 8000a22:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	69ba      	ldr	r2, [r7, #24]
 8000a28:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	685b      	ldr	r3, [r3, #4]
 8000a2e:	f003 0303 	and.w	r3, r3, #3
 8000a32:	2b03      	cmp	r3, #3
 8000a34:	d017      	beq.n	8000a66 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	68db      	ldr	r3, [r3, #12]
 8000a3a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000a3c:	69fb      	ldr	r3, [r7, #28]
 8000a3e:	005b      	lsls	r3, r3, #1
 8000a40:	2203      	movs	r2, #3
 8000a42:	fa02 f303 	lsl.w	r3, r2, r3
 8000a46:	43db      	mvns	r3, r3
 8000a48:	69ba      	ldr	r2, [r7, #24]
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	689a      	ldr	r2, [r3, #8]
 8000a52:	69fb      	ldr	r3, [r7, #28]
 8000a54:	005b      	lsls	r3, r3, #1
 8000a56:	fa02 f303 	lsl.w	r3, r2, r3
 8000a5a:	69ba      	ldr	r2, [r7, #24]
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	69ba      	ldr	r2, [r7, #24]
 8000a64:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	f003 0303 	and.w	r3, r3, #3
 8000a6e:	2b02      	cmp	r3, #2
 8000a70:	d123      	bne.n	8000aba <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000a72:	69fb      	ldr	r3, [r7, #28]
 8000a74:	08da      	lsrs	r2, r3, #3
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	3208      	adds	r2, #8
 8000a7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000a80:	69fb      	ldr	r3, [r7, #28]
 8000a82:	f003 0307 	and.w	r3, r3, #7
 8000a86:	009b      	lsls	r3, r3, #2
 8000a88:	220f      	movs	r2, #15
 8000a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8e:	43db      	mvns	r3, r3
 8000a90:	69ba      	ldr	r2, [r7, #24]
 8000a92:	4013      	ands	r3, r2
 8000a94:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	691a      	ldr	r2, [r3, #16]
 8000a9a:	69fb      	ldr	r3, [r7, #28]
 8000a9c:	f003 0307 	and.w	r3, r3, #7
 8000aa0:	009b      	lsls	r3, r3, #2
 8000aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa6:	69ba      	ldr	r2, [r7, #24]
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000aac:	69fb      	ldr	r3, [r7, #28]
 8000aae:	08da      	lsrs	r2, r3, #3
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	3208      	adds	r2, #8
 8000ab4:	69b9      	ldr	r1, [r7, #24]
 8000ab6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ac0:	69fb      	ldr	r3, [r7, #28]
 8000ac2:	005b      	lsls	r3, r3, #1
 8000ac4:	2203      	movs	r2, #3
 8000ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aca:	43db      	mvns	r3, r3
 8000acc:	69ba      	ldr	r2, [r7, #24]
 8000ace:	4013      	ands	r3, r2
 8000ad0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	f003 0203 	and.w	r2, r3, #3
 8000ada:	69fb      	ldr	r3, [r7, #28]
 8000adc:	005b      	lsls	r3, r3, #1
 8000ade:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae2:	69ba      	ldr	r2, [r7, #24]
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	69ba      	ldr	r2, [r7, #24]
 8000aec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	f000 80e0 	beq.w	8000cbc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000afc:	4b2f      	ldr	r3, [pc, #188]	; (8000bbc <HAL_GPIO_Init+0x238>)
 8000afe:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000b02:	4a2e      	ldr	r2, [pc, #184]	; (8000bbc <HAL_GPIO_Init+0x238>)
 8000b04:	f043 0302 	orr.w	r3, r3, #2
 8000b08:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8000b0c:	4b2b      	ldr	r3, [pc, #172]	; (8000bbc <HAL_GPIO_Init+0x238>)
 8000b0e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000b12:	f003 0302 	and.w	r3, r3, #2
 8000b16:	60fb      	str	r3, [r7, #12]
 8000b18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000b1a:	4a29      	ldr	r2, [pc, #164]	; (8000bc0 <HAL_GPIO_Init+0x23c>)
 8000b1c:	69fb      	ldr	r3, [r7, #28]
 8000b1e:	089b      	lsrs	r3, r3, #2
 8000b20:	3302      	adds	r3, #2
 8000b22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000b28:	69fb      	ldr	r3, [r7, #28]
 8000b2a:	f003 0303 	and.w	r3, r3, #3
 8000b2e:	009b      	lsls	r3, r3, #2
 8000b30:	220f      	movs	r2, #15
 8000b32:	fa02 f303 	lsl.w	r3, r2, r3
 8000b36:	43db      	mvns	r3, r3
 8000b38:	69ba      	ldr	r2, [r7, #24]
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4a20      	ldr	r2, [pc, #128]	; (8000bc4 <HAL_GPIO_Init+0x240>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d052      	beq.n	8000bec <HAL_GPIO_Init+0x268>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4a1f      	ldr	r2, [pc, #124]	; (8000bc8 <HAL_GPIO_Init+0x244>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d031      	beq.n	8000bb2 <HAL_GPIO_Init+0x22e>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4a1e      	ldr	r2, [pc, #120]	; (8000bcc <HAL_GPIO_Init+0x248>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d02b      	beq.n	8000bae <HAL_GPIO_Init+0x22a>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	4a1d      	ldr	r2, [pc, #116]	; (8000bd0 <HAL_GPIO_Init+0x24c>)
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	d025      	beq.n	8000baa <HAL_GPIO_Init+0x226>
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	4a1c      	ldr	r2, [pc, #112]	; (8000bd4 <HAL_GPIO_Init+0x250>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d01f      	beq.n	8000ba6 <HAL_GPIO_Init+0x222>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	4a1b      	ldr	r2, [pc, #108]	; (8000bd8 <HAL_GPIO_Init+0x254>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d019      	beq.n	8000ba2 <HAL_GPIO_Init+0x21e>
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4a1a      	ldr	r2, [pc, #104]	; (8000bdc <HAL_GPIO_Init+0x258>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d013      	beq.n	8000b9e <HAL_GPIO_Init+0x21a>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4a19      	ldr	r2, [pc, #100]	; (8000be0 <HAL_GPIO_Init+0x25c>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d00d      	beq.n	8000b9a <HAL_GPIO_Init+0x216>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	4a18      	ldr	r2, [pc, #96]	; (8000be4 <HAL_GPIO_Init+0x260>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d007      	beq.n	8000b96 <HAL_GPIO_Init+0x212>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	4a17      	ldr	r2, [pc, #92]	; (8000be8 <HAL_GPIO_Init+0x264>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d101      	bne.n	8000b92 <HAL_GPIO_Init+0x20e>
 8000b8e:	2309      	movs	r3, #9
 8000b90:	e02d      	b.n	8000bee <HAL_GPIO_Init+0x26a>
 8000b92:	230a      	movs	r3, #10
 8000b94:	e02b      	b.n	8000bee <HAL_GPIO_Init+0x26a>
 8000b96:	2308      	movs	r3, #8
 8000b98:	e029      	b.n	8000bee <HAL_GPIO_Init+0x26a>
 8000b9a:	2307      	movs	r3, #7
 8000b9c:	e027      	b.n	8000bee <HAL_GPIO_Init+0x26a>
 8000b9e:	2306      	movs	r3, #6
 8000ba0:	e025      	b.n	8000bee <HAL_GPIO_Init+0x26a>
 8000ba2:	2305      	movs	r3, #5
 8000ba4:	e023      	b.n	8000bee <HAL_GPIO_Init+0x26a>
 8000ba6:	2304      	movs	r3, #4
 8000ba8:	e021      	b.n	8000bee <HAL_GPIO_Init+0x26a>
 8000baa:	2303      	movs	r3, #3
 8000bac:	e01f      	b.n	8000bee <HAL_GPIO_Init+0x26a>
 8000bae:	2302      	movs	r3, #2
 8000bb0:	e01d      	b.n	8000bee <HAL_GPIO_Init+0x26a>
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	e01b      	b.n	8000bee <HAL_GPIO_Init+0x26a>
 8000bb6:	bf00      	nop
 8000bb8:	58000080 	.word	0x58000080
 8000bbc:	58024400 	.word	0x58024400
 8000bc0:	58000400 	.word	0x58000400
 8000bc4:	58020000 	.word	0x58020000
 8000bc8:	58020400 	.word	0x58020400
 8000bcc:	58020800 	.word	0x58020800
 8000bd0:	58020c00 	.word	0x58020c00
 8000bd4:	58021000 	.word	0x58021000
 8000bd8:	58021400 	.word	0x58021400
 8000bdc:	58021800 	.word	0x58021800
 8000be0:	58021c00 	.word	0x58021c00
 8000be4:	58022000 	.word	0x58022000
 8000be8:	58022400 	.word	0x58022400
 8000bec:	2300      	movs	r3, #0
 8000bee:	69fa      	ldr	r2, [r7, #28]
 8000bf0:	f002 0203 	and.w	r2, r2, #3
 8000bf4:	0092      	lsls	r2, r2, #2
 8000bf6:	4093      	lsls	r3, r2
 8000bf8:	69ba      	ldr	r2, [r7, #24]
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000bfe:	4938      	ldr	r1, [pc, #224]	; (8000ce0 <HAL_GPIO_Init+0x35c>)
 8000c00:	69fb      	ldr	r3, [r7, #28]
 8000c02:	089b      	lsrs	r3, r3, #2
 8000c04:	3302      	adds	r3, #2
 8000c06:	69ba      	ldr	r2, [r7, #24]
 8000c08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000c0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000c14:	693b      	ldr	r3, [r7, #16]
 8000c16:	43db      	mvns	r3, r3
 8000c18:	69ba      	ldr	r2, [r7, #24]
 8000c1a:	4013      	ands	r3, r2
 8000c1c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d003      	beq.n	8000c32 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000c2a:	69ba      	ldr	r2, [r7, #24]
 8000c2c:	693b      	ldr	r3, [r7, #16]
 8000c2e:	4313      	orrs	r3, r2
 8000c30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8000c32:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000c36:	69bb      	ldr	r3, [r7, #24]
 8000c38:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000c3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	43db      	mvns	r3, r3
 8000c46:	69ba      	ldr	r2, [r7, #24]
 8000c48:	4013      	ands	r3, r2
 8000c4a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d003      	beq.n	8000c60 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000c58:	69ba      	ldr	r2, [r7, #24]
 8000c5a:	693b      	ldr	r3, [r7, #16]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8000c60:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000c64:	69bb      	ldr	r3, [r7, #24]
 8000c66:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000c6e:	693b      	ldr	r3, [r7, #16]
 8000c70:	43db      	mvns	r3, r3
 8000c72:	69ba      	ldr	r2, [r7, #24]
 8000c74:	4013      	ands	r3, r2
 8000c76:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d003      	beq.n	8000c8c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8000c84:	69ba      	ldr	r2, [r7, #24]
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	69ba      	ldr	r2, [r7, #24]
 8000c90:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	43db      	mvns	r3, r3
 8000c9c:	69ba      	ldr	r2, [r7, #24]
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d003      	beq.n	8000cb6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8000cae:	69ba      	ldr	r2, [r7, #24]
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	69ba      	ldr	r2, [r7, #24]
 8000cba:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000cbc:	69fb      	ldr	r3, [r7, #28]
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	69fb      	ldr	r3, [r7, #28]
 8000cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	f47f ae63 	bne.w	8000998 <HAL_GPIO_Init+0x14>
  }
}
 8000cd2:	bf00      	nop
 8000cd4:	bf00      	nop
 8000cd6:	3724      	adds	r7, #36	; 0x24
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr
 8000ce0:	58000400 	.word	0x58000400

08000ce4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	460b      	mov	r3, r1
 8000cee:	807b      	strh	r3, [r7, #2]
 8000cf0:	4613      	mov	r3, r2
 8000cf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cf4:	787b      	ldrb	r3, [r7, #1]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d003      	beq.n	8000d02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000cfa:	887a      	ldrh	r2, [r7, #2]
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8000d00:	e003      	b.n	8000d0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000d02:	887b      	ldrh	r3, [r7, #2]
 8000d04:	041a      	lsls	r2, r3, #16
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	619a      	str	r2, [r3, #24]
}
 8000d0a:	bf00      	nop
 8000d0c:	370c      	adds	r7, #12
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
	...

08000d18 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b084      	sub	sp, #16
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8000d20:	4b19      	ldr	r3, [pc, #100]	; (8000d88 <HAL_PWREx_ConfigSupply+0x70>)
 8000d22:	68db      	ldr	r3, [r3, #12]
 8000d24:	f003 0304 	and.w	r3, r3, #4
 8000d28:	2b04      	cmp	r3, #4
 8000d2a:	d00a      	beq.n	8000d42 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8000d2c:	4b16      	ldr	r3, [pc, #88]	; (8000d88 <HAL_PWREx_ConfigSupply+0x70>)
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	f003 0307 	and.w	r3, r3, #7
 8000d34:	687a      	ldr	r2, [r7, #4]
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d001      	beq.n	8000d3e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	e01f      	b.n	8000d7e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	e01d      	b.n	8000d7e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8000d42:	4b11      	ldr	r3, [pc, #68]	; (8000d88 <HAL_PWREx_ConfigSupply+0x70>)
 8000d44:	68db      	ldr	r3, [r3, #12]
 8000d46:	f023 0207 	bic.w	r2, r3, #7
 8000d4a:	490f      	ldr	r1, [pc, #60]	; (8000d88 <HAL_PWREx_ConfigSupply+0x70>)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	4313      	orrs	r3, r2
 8000d50:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8000d52:	f7ff fd27 	bl	80007a4 <HAL_GetTick>
 8000d56:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000d58:	e009      	b.n	8000d6e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8000d5a:	f7ff fd23 	bl	80007a4 <HAL_GetTick>
 8000d5e:	4602      	mov	r2, r0
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	1ad3      	subs	r3, r2, r3
 8000d64:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d68:	d901      	bls.n	8000d6e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	e007      	b.n	8000d7e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000d6e:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <HAL_PWREx_ConfigSupply+0x70>)
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000d76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000d7a:	d1ee      	bne.n	8000d5a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8000d7c:	2300      	movs	r3, #0
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	3710      	adds	r7, #16
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	58024800 	.word	0x58024800

08000d8c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b08c      	sub	sp, #48	; 0x30
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d102      	bne.n	8000da0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	f000 bc1f 	b.w	80015de <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f003 0301 	and.w	r3, r3, #1
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	f000 80b3 	beq.w	8000f14 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000dae:	4b95      	ldr	r3, [pc, #596]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000db0:	691b      	ldr	r3, [r3, #16]
 8000db2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000db6:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000db8:	4b92      	ldr	r3, [pc, #584]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dbc:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8000dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dc0:	2b10      	cmp	r3, #16
 8000dc2:	d007      	beq.n	8000dd4 <HAL_RCC_OscConfig+0x48>
 8000dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dc6:	2b18      	cmp	r3, #24
 8000dc8:	d112      	bne.n	8000df0 <HAL_RCC_OscConfig+0x64>
 8000dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dcc:	f003 0303 	and.w	r3, r3, #3
 8000dd0:	2b02      	cmp	r3, #2
 8000dd2:	d10d      	bne.n	8000df0 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dd4:	4b8b      	ldr	r3, [pc, #556]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	f000 8098 	beq.w	8000f12 <HAL_RCC_OscConfig+0x186>
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	f040 8093 	bne.w	8000f12 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8000dec:	2301      	movs	r3, #1
 8000dee:	e3f6      	b.n	80015de <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000df8:	d106      	bne.n	8000e08 <HAL_RCC_OscConfig+0x7c>
 8000dfa:	4b82      	ldr	r3, [pc, #520]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4a81      	ldr	r2, [pc, #516]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e04:	6013      	str	r3, [r2, #0]
 8000e06:	e058      	b.n	8000eba <HAL_RCC_OscConfig+0x12e>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d112      	bne.n	8000e36 <HAL_RCC_OscConfig+0xaa>
 8000e10:	4b7c      	ldr	r3, [pc, #496]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a7b      	ldr	r2, [pc, #492]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e1a:	6013      	str	r3, [r2, #0]
 8000e1c:	4b79      	ldr	r3, [pc, #484]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a78      	ldr	r2, [pc, #480]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e22:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000e26:	6013      	str	r3, [r2, #0]
 8000e28:	4b76      	ldr	r3, [pc, #472]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a75      	ldr	r2, [pc, #468]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e32:	6013      	str	r3, [r2, #0]
 8000e34:	e041      	b.n	8000eba <HAL_RCC_OscConfig+0x12e>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e3e:	d112      	bne.n	8000e66 <HAL_RCC_OscConfig+0xda>
 8000e40:	4b70      	ldr	r3, [pc, #448]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a6f      	ldr	r2, [pc, #444]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e46:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e4a:	6013      	str	r3, [r2, #0]
 8000e4c:	4b6d      	ldr	r3, [pc, #436]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a6c      	ldr	r2, [pc, #432]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e52:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000e56:	6013      	str	r3, [r2, #0]
 8000e58:	4b6a      	ldr	r3, [pc, #424]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a69      	ldr	r2, [pc, #420]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e62:	6013      	str	r3, [r2, #0]
 8000e64:	e029      	b.n	8000eba <HAL_RCC_OscConfig+0x12e>
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8000e6e:	d112      	bne.n	8000e96 <HAL_RCC_OscConfig+0x10a>
 8000e70:	4b64      	ldr	r3, [pc, #400]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a63      	ldr	r2, [pc, #396]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e76:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e7a:	6013      	str	r3, [r2, #0]
 8000e7c:	4b61      	ldr	r3, [pc, #388]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a60      	ldr	r2, [pc, #384]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000e86:	6013      	str	r3, [r2, #0]
 8000e88:	4b5e      	ldr	r3, [pc, #376]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a5d      	ldr	r2, [pc, #372]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e92:	6013      	str	r3, [r2, #0]
 8000e94:	e011      	b.n	8000eba <HAL_RCC_OscConfig+0x12e>
 8000e96:	4b5b      	ldr	r3, [pc, #364]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a5a      	ldr	r2, [pc, #360]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000e9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ea0:	6013      	str	r3, [r2, #0]
 8000ea2:	4b58      	ldr	r3, [pc, #352]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a57      	ldr	r2, [pc, #348]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000ea8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000eac:	6013      	str	r3, [r2, #0]
 8000eae:	4b55      	ldr	r3, [pc, #340]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a54      	ldr	r2, [pc, #336]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000eb4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000eb8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d013      	beq.n	8000eea <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ec2:	f7ff fc6f 	bl	80007a4 <HAL_GetTick>
 8000ec6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000ec8:	e008      	b.n	8000edc <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000eca:	f7ff fc6b 	bl	80007a4 <HAL_GetTick>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed2:	1ad3      	subs	r3, r2, r3
 8000ed4:	2b64      	cmp	r3, #100	; 0x64
 8000ed6:	d901      	bls.n	8000edc <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8000ed8:	2303      	movs	r3, #3
 8000eda:	e380      	b.n	80015de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000edc:	4b49      	ldr	r3, [pc, #292]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d0f0      	beq.n	8000eca <HAL_RCC_OscConfig+0x13e>
 8000ee8:	e014      	b.n	8000f14 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000eea:	f7ff fc5b 	bl	80007a4 <HAL_GetTick>
 8000eee:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000ef0:	e008      	b.n	8000f04 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ef2:	f7ff fc57 	bl	80007a4 <HAL_GetTick>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	2b64      	cmp	r3, #100	; 0x64
 8000efe:	d901      	bls.n	8000f04 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8000f00:	2303      	movs	r3, #3
 8000f02:	e36c      	b.n	80015de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000f04:	4b3f      	ldr	r3, [pc, #252]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d1f0      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x166>
 8000f10:	e000      	b.n	8000f14 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f12:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f003 0302 	and.w	r3, r3, #2
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	f000 808c 	beq.w	800103a <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f22:	4b38      	ldr	r3, [pc, #224]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000f24:	691b      	ldr	r3, [r3, #16]
 8000f26:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000f2a:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000f2c:	4b35      	ldr	r3, [pc, #212]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f30:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8000f32:	6a3b      	ldr	r3, [r7, #32]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d007      	beq.n	8000f48 <HAL_RCC_OscConfig+0x1bc>
 8000f38:	6a3b      	ldr	r3, [r7, #32]
 8000f3a:	2b18      	cmp	r3, #24
 8000f3c:	d137      	bne.n	8000fae <HAL_RCC_OscConfig+0x222>
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	f003 0303 	and.w	r3, r3, #3
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d132      	bne.n	8000fae <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f48:	4b2e      	ldr	r3, [pc, #184]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f003 0304 	and.w	r3, r3, #4
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d005      	beq.n	8000f60 <HAL_RCC_OscConfig+0x1d4>
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d101      	bne.n	8000f60 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	e33e      	b.n	80015de <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000f60:	4b28      	ldr	r3, [pc, #160]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f023 0219 	bic.w	r2, r3, #25
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	4925      	ldr	r1, [pc, #148]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f72:	f7ff fc17 	bl	80007a4 <HAL_GetTick>
 8000f76:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000f78:	e008      	b.n	8000f8c <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f7a:	f7ff fc13 	bl	80007a4 <HAL_GetTick>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f82:	1ad3      	subs	r3, r2, r3
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	d901      	bls.n	8000f8c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8000f88:	2303      	movs	r3, #3
 8000f8a:	e328      	b.n	80015de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000f8c:	4b1d      	ldr	r3, [pc, #116]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f003 0304 	and.w	r3, r3, #4
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d0f0      	beq.n	8000f7a <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f98:	4b1a      	ldr	r3, [pc, #104]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	691b      	ldr	r3, [r3, #16]
 8000fa4:	061b      	lsls	r3, r3, #24
 8000fa6:	4917      	ldr	r1, [pc, #92]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000fac:	e045      	b.n	800103a <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	68db      	ldr	r3, [r3, #12]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d028      	beq.n	8001008 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000fb6:	4b13      	ldr	r3, [pc, #76]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f023 0219 	bic.w	r2, r3, #25
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	68db      	ldr	r3, [r3, #12]
 8000fc2:	4910      	ldr	r1, [pc, #64]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fc8:	f7ff fbec 	bl	80007a4 <HAL_GetTick>
 8000fcc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000fce:	e008      	b.n	8000fe2 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fd0:	f7ff fbe8 	bl	80007a4 <HAL_GetTick>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	2b02      	cmp	r3, #2
 8000fdc:	d901      	bls.n	8000fe2 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	e2fd      	b.n	80015de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000fe2:	4b08      	ldr	r3, [pc, #32]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f003 0304 	and.w	r3, r3, #4
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d0f0      	beq.n	8000fd0 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fee:	4b05      	ldr	r3, [pc, #20]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	691b      	ldr	r3, [r3, #16]
 8000ffa:	061b      	lsls	r3, r3, #24
 8000ffc:	4901      	ldr	r1, [pc, #4]	; (8001004 <HAL_RCC_OscConfig+0x278>)
 8000ffe:	4313      	orrs	r3, r2
 8001000:	604b      	str	r3, [r1, #4]
 8001002:	e01a      	b.n	800103a <HAL_RCC_OscConfig+0x2ae>
 8001004:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001008:	4b97      	ldr	r3, [pc, #604]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a96      	ldr	r2, [pc, #600]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 800100e:	f023 0301 	bic.w	r3, r3, #1
 8001012:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001014:	f7ff fbc6 	bl	80007a4 <HAL_GetTick>
 8001018:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800101a:	e008      	b.n	800102e <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800101c:	f7ff fbc2 	bl	80007a4 <HAL_GetTick>
 8001020:	4602      	mov	r2, r0
 8001022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	2b02      	cmp	r3, #2
 8001028:	d901      	bls.n	800102e <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 800102a:	2303      	movs	r3, #3
 800102c:	e2d7      	b.n	80015de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800102e:	4b8e      	ldr	r3, [pc, #568]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f003 0304 	and.w	r3, r3, #4
 8001036:	2b00      	cmp	r3, #0
 8001038:	d1f0      	bne.n	800101c <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f003 0310 	and.w	r3, r3, #16
 8001042:	2b00      	cmp	r3, #0
 8001044:	d06a      	beq.n	800111c <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001046:	4b88      	ldr	r3, [pc, #544]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 8001048:	691b      	ldr	r3, [r3, #16]
 800104a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800104e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001050:	4b85      	ldr	r3, [pc, #532]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 8001052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001054:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001056:	69bb      	ldr	r3, [r7, #24]
 8001058:	2b08      	cmp	r3, #8
 800105a:	d007      	beq.n	800106c <HAL_RCC_OscConfig+0x2e0>
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	2b18      	cmp	r3, #24
 8001060:	d11b      	bne.n	800109a <HAL_RCC_OscConfig+0x30e>
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	f003 0303 	and.w	r3, r3, #3
 8001068:	2b01      	cmp	r3, #1
 800106a:	d116      	bne.n	800109a <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800106c:	4b7e      	ldr	r3, [pc, #504]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001074:	2b00      	cmp	r3, #0
 8001076:	d005      	beq.n	8001084 <HAL_RCC_OscConfig+0x2f8>
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	69db      	ldr	r3, [r3, #28]
 800107c:	2b80      	cmp	r3, #128	; 0x80
 800107e:	d001      	beq.n	8001084 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8001080:	2301      	movs	r3, #1
 8001082:	e2ac      	b.n	80015de <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001084:	4b78      	ldr	r3, [pc, #480]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6a1b      	ldr	r3, [r3, #32]
 8001090:	061b      	lsls	r3, r3, #24
 8001092:	4975      	ldr	r1, [pc, #468]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 8001094:	4313      	orrs	r3, r2
 8001096:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001098:	e040      	b.n	800111c <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	69db      	ldr	r3, [r3, #28]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d023      	beq.n	80010ea <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80010a2:	4b71      	ldr	r3, [pc, #452]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4a70      	ldr	r2, [pc, #448]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 80010a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010ae:	f7ff fb79 	bl	80007a4 <HAL_GetTick>
 80010b2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80010b4:	e008      	b.n	80010c8 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80010b6:	f7ff fb75 	bl	80007a4 <HAL_GetTick>
 80010ba:	4602      	mov	r2, r0
 80010bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010be:	1ad3      	subs	r3, r2, r3
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	d901      	bls.n	80010c8 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 80010c4:	2303      	movs	r3, #3
 80010c6:	e28a      	b.n	80015de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80010c8:	4b67      	ldr	r3, [pc, #412]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d0f0      	beq.n	80010b6 <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80010d4:	4b64      	ldr	r3, [pc, #400]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6a1b      	ldr	r3, [r3, #32]
 80010e0:	061b      	lsls	r3, r3, #24
 80010e2:	4961      	ldr	r1, [pc, #388]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 80010e4:	4313      	orrs	r3, r2
 80010e6:	60cb      	str	r3, [r1, #12]
 80010e8:	e018      	b.n	800111c <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80010ea:	4b5f      	ldr	r3, [pc, #380]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a5e      	ldr	r2, [pc, #376]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 80010f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010f6:	f7ff fb55 	bl	80007a4 <HAL_GetTick>
 80010fa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80010fc:	e008      	b.n	8001110 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80010fe:	f7ff fb51 	bl	80007a4 <HAL_GetTick>
 8001102:	4602      	mov	r2, r0
 8001104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001106:	1ad3      	subs	r3, r2, r3
 8001108:	2b02      	cmp	r3, #2
 800110a:	d901      	bls.n	8001110 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 800110c:	2303      	movs	r3, #3
 800110e:	e266      	b.n	80015de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001110:	4b55      	ldr	r3, [pc, #340]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001118:	2b00      	cmp	r3, #0
 800111a:	d1f0      	bne.n	80010fe <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f003 0308 	and.w	r3, r3, #8
 8001124:	2b00      	cmp	r3, #0
 8001126:	d036      	beq.n	8001196 <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	695b      	ldr	r3, [r3, #20]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d019      	beq.n	8001164 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001130:	4b4d      	ldr	r3, [pc, #308]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 8001132:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001134:	4a4c      	ldr	r2, [pc, #304]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 8001136:	f043 0301 	orr.w	r3, r3, #1
 800113a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800113c:	f7ff fb32 	bl	80007a4 <HAL_GetTick>
 8001140:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001142:	e008      	b.n	8001156 <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001144:	f7ff fb2e 	bl	80007a4 <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	2b02      	cmp	r3, #2
 8001150:	d901      	bls.n	8001156 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001152:	2303      	movs	r3, #3
 8001154:	e243      	b.n	80015de <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001156:	4b44      	ldr	r3, [pc, #272]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 8001158:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800115a:	f003 0302 	and.w	r3, r3, #2
 800115e:	2b00      	cmp	r3, #0
 8001160:	d0f0      	beq.n	8001144 <HAL_RCC_OscConfig+0x3b8>
 8001162:	e018      	b.n	8001196 <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001164:	4b40      	ldr	r3, [pc, #256]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 8001166:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001168:	4a3f      	ldr	r2, [pc, #252]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 800116a:	f023 0301 	bic.w	r3, r3, #1
 800116e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001170:	f7ff fb18 	bl	80007a4 <HAL_GetTick>
 8001174:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001176:	e008      	b.n	800118a <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001178:	f7ff fb14 	bl	80007a4 <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	2b02      	cmp	r3, #2
 8001184:	d901      	bls.n	800118a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e229      	b.n	80015de <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800118a:	4b37      	ldr	r3, [pc, #220]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 800118c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800118e:	f003 0302 	and.w	r3, r3, #2
 8001192:	2b00      	cmp	r3, #0
 8001194:	d1f0      	bne.n	8001178 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f003 0320 	and.w	r3, r3, #32
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d036      	beq.n	8001210 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	699b      	ldr	r3, [r3, #24]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d019      	beq.n	80011de <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80011aa:	4b2f      	ldr	r3, [pc, #188]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a2e      	ldr	r2, [pc, #184]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 80011b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80011b4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80011b6:	f7ff faf5 	bl	80007a4 <HAL_GetTick>
 80011ba:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80011bc:	e008      	b.n	80011d0 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80011be:	f7ff faf1 	bl	80007a4 <HAL_GetTick>
 80011c2:	4602      	mov	r2, r0
 80011c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	2b02      	cmp	r3, #2
 80011ca:	d901      	bls.n	80011d0 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80011cc:	2303      	movs	r3, #3
 80011ce:	e206      	b.n	80015de <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80011d0:	4b25      	ldr	r3, [pc, #148]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d0f0      	beq.n	80011be <HAL_RCC_OscConfig+0x432>
 80011dc:	e018      	b.n	8001210 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80011de:	4b22      	ldr	r3, [pc, #136]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4a21      	ldr	r2, [pc, #132]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 80011e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80011e8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80011ea:	f7ff fadb 	bl	80007a4 <HAL_GetTick>
 80011ee:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80011f0:	e008      	b.n	8001204 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80011f2:	f7ff fad7 	bl	80007a4 <HAL_GetTick>
 80011f6:	4602      	mov	r2, r0
 80011f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d901      	bls.n	8001204 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8001200:	2303      	movs	r3, #3
 8001202:	e1ec      	b.n	80015de <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001204:	4b18      	ldr	r3, [pc, #96]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800120c:	2b00      	cmp	r3, #0
 800120e:	d1f0      	bne.n	80011f2 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 0304 	and.w	r3, r3, #4
 8001218:	2b00      	cmp	r3, #0
 800121a:	f000 80af 	beq.w	800137c <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800121e:	4b13      	ldr	r3, [pc, #76]	; (800126c <HAL_RCC_OscConfig+0x4e0>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a12      	ldr	r2, [pc, #72]	; (800126c <HAL_RCC_OscConfig+0x4e0>)
 8001224:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001228:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800122a:	f7ff fabb 	bl	80007a4 <HAL_GetTick>
 800122e:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001230:	e008      	b.n	8001244 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001232:	f7ff fab7 	bl	80007a4 <HAL_GetTick>
 8001236:	4602      	mov	r2, r0
 8001238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	2b64      	cmp	r3, #100	; 0x64
 800123e:	d901      	bls.n	8001244 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8001240:	2303      	movs	r3, #3
 8001242:	e1cc      	b.n	80015de <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001244:	4b09      	ldr	r3, [pc, #36]	; (800126c <HAL_RCC_OscConfig+0x4e0>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800124c:	2b00      	cmp	r3, #0
 800124e:	d0f0      	beq.n	8001232 <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	2b01      	cmp	r3, #1
 8001256:	d10b      	bne.n	8001270 <HAL_RCC_OscConfig+0x4e4>
 8001258:	4b03      	ldr	r3, [pc, #12]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 800125a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800125c:	4a02      	ldr	r2, [pc, #8]	; (8001268 <HAL_RCC_OscConfig+0x4dc>)
 800125e:	f043 0301 	orr.w	r3, r3, #1
 8001262:	6713      	str	r3, [r2, #112]	; 0x70
 8001264:	e05b      	b.n	800131e <HAL_RCC_OscConfig+0x592>
 8001266:	bf00      	nop
 8001268:	58024400 	.word	0x58024400
 800126c:	58024800 	.word	0x58024800
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d112      	bne.n	800129e <HAL_RCC_OscConfig+0x512>
 8001278:	4b9d      	ldr	r3, [pc, #628]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 800127a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800127c:	4a9c      	ldr	r2, [pc, #624]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 800127e:	f023 0301 	bic.w	r3, r3, #1
 8001282:	6713      	str	r3, [r2, #112]	; 0x70
 8001284:	4b9a      	ldr	r3, [pc, #616]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001288:	4a99      	ldr	r2, [pc, #612]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 800128a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800128e:	6713      	str	r3, [r2, #112]	; 0x70
 8001290:	4b97      	ldr	r3, [pc, #604]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001292:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001294:	4a96      	ldr	r2, [pc, #600]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001296:	f023 0304 	bic.w	r3, r3, #4
 800129a:	6713      	str	r3, [r2, #112]	; 0x70
 800129c:	e03f      	b.n	800131e <HAL_RCC_OscConfig+0x592>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	2b05      	cmp	r3, #5
 80012a4:	d112      	bne.n	80012cc <HAL_RCC_OscConfig+0x540>
 80012a6:	4b92      	ldr	r3, [pc, #584]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80012a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012aa:	4a91      	ldr	r2, [pc, #580]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80012ac:	f043 0304 	orr.w	r3, r3, #4
 80012b0:	6713      	str	r3, [r2, #112]	; 0x70
 80012b2:	4b8f      	ldr	r3, [pc, #572]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80012b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012b6:	4a8e      	ldr	r2, [pc, #568]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80012b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80012bc:	6713      	str	r3, [r2, #112]	; 0x70
 80012be:	4b8c      	ldr	r3, [pc, #560]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80012c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012c2:	4a8b      	ldr	r2, [pc, #556]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	6713      	str	r3, [r2, #112]	; 0x70
 80012ca:	e028      	b.n	800131e <HAL_RCC_OscConfig+0x592>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	2b85      	cmp	r3, #133	; 0x85
 80012d2:	d112      	bne.n	80012fa <HAL_RCC_OscConfig+0x56e>
 80012d4:	4b86      	ldr	r3, [pc, #536]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80012d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012d8:	4a85      	ldr	r2, [pc, #532]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80012da:	f043 0304 	orr.w	r3, r3, #4
 80012de:	6713      	str	r3, [r2, #112]	; 0x70
 80012e0:	4b83      	ldr	r3, [pc, #524]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80012e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012e4:	4a82      	ldr	r2, [pc, #520]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80012e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012ea:	6713      	str	r3, [r2, #112]	; 0x70
 80012ec:	4b80      	ldr	r3, [pc, #512]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80012ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012f0:	4a7f      	ldr	r2, [pc, #508]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80012f2:	f043 0301 	orr.w	r3, r3, #1
 80012f6:	6713      	str	r3, [r2, #112]	; 0x70
 80012f8:	e011      	b.n	800131e <HAL_RCC_OscConfig+0x592>
 80012fa:	4b7d      	ldr	r3, [pc, #500]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80012fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012fe:	4a7c      	ldr	r2, [pc, #496]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001300:	f023 0301 	bic.w	r3, r3, #1
 8001304:	6713      	str	r3, [r2, #112]	; 0x70
 8001306:	4b7a      	ldr	r3, [pc, #488]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001308:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800130a:	4a79      	ldr	r2, [pc, #484]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 800130c:	f023 0304 	bic.w	r3, r3, #4
 8001310:	6713      	str	r3, [r2, #112]	; 0x70
 8001312:	4b77      	ldr	r3, [pc, #476]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001316:	4a76      	ldr	r2, [pc, #472]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001318:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800131c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d015      	beq.n	8001352 <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001326:	f7ff fa3d 	bl	80007a4 <HAL_GetTick>
 800132a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800132c:	e00a      	b.n	8001344 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800132e:	f7ff fa39 	bl	80007a4 <HAL_GetTick>
 8001332:	4602      	mov	r2, r0
 8001334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	f241 3288 	movw	r2, #5000	; 0x1388
 800133c:	4293      	cmp	r3, r2
 800133e:	d901      	bls.n	8001344 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8001340:	2303      	movs	r3, #3
 8001342:	e14c      	b.n	80015de <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001344:	4b6a      	ldr	r3, [pc, #424]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001346:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001348:	f003 0302 	and.w	r3, r3, #2
 800134c:	2b00      	cmp	r3, #0
 800134e:	d0ee      	beq.n	800132e <HAL_RCC_OscConfig+0x5a2>
 8001350:	e014      	b.n	800137c <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001352:	f7ff fa27 	bl	80007a4 <HAL_GetTick>
 8001356:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001358:	e00a      	b.n	8001370 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800135a:	f7ff fa23 	bl	80007a4 <HAL_GetTick>
 800135e:	4602      	mov	r2, r0
 8001360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	f241 3288 	movw	r2, #5000	; 0x1388
 8001368:	4293      	cmp	r3, r2
 800136a:	d901      	bls.n	8001370 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 800136c:	2303      	movs	r3, #3
 800136e:	e136      	b.n	80015de <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001370:	4b5f      	ldr	r3, [pc, #380]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001374:	f003 0302 	and.w	r3, r3, #2
 8001378:	2b00      	cmp	r3, #0
 800137a:	d1ee      	bne.n	800135a <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001380:	2b00      	cmp	r3, #0
 8001382:	f000 812b 	beq.w	80015dc <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001386:	4b5a      	ldr	r3, [pc, #360]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001388:	691b      	ldr	r3, [r3, #16]
 800138a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800138e:	2b18      	cmp	r3, #24
 8001390:	f000 80bb 	beq.w	800150a <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001398:	2b02      	cmp	r3, #2
 800139a:	f040 8095 	bne.w	80014c8 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800139e:	4b54      	ldr	r3, [pc, #336]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a53      	ldr	r2, [pc, #332]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80013a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80013a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013aa:	f7ff f9fb 	bl	80007a4 <HAL_GetTick>
 80013ae:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80013b0:	e008      	b.n	80013c4 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013b2:	f7ff f9f7 	bl	80007a4 <HAL_GetTick>
 80013b6:	4602      	mov	r2, r0
 80013b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d901      	bls.n	80013c4 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 80013c0:	2303      	movs	r3, #3
 80013c2:	e10c      	b.n	80015de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80013c4:	4b4a      	ldr	r3, [pc, #296]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d1f0      	bne.n	80013b2 <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013d0:	4b47      	ldr	r3, [pc, #284]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80013d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013d4:	4b47      	ldr	r3, [pc, #284]	; (80014f4 <HAL_RCC_OscConfig+0x768>)
 80013d6:	4013      	ands	r3, r2
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80013e0:	0112      	lsls	r2, r2, #4
 80013e2:	430a      	orrs	r2, r1
 80013e4:	4942      	ldr	r1, [pc, #264]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80013e6:	4313      	orrs	r3, r2
 80013e8:	628b      	str	r3, [r1, #40]	; 0x28
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	3b01      	subs	r3, #1
 80013f0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013f8:	3b01      	subs	r3, #1
 80013fa:	025b      	lsls	r3, r3, #9
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	431a      	orrs	r2, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001404:	3b01      	subs	r3, #1
 8001406:	041b      	lsls	r3, r3, #16
 8001408:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800140c:	431a      	orrs	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001412:	3b01      	subs	r3, #1
 8001414:	061b      	lsls	r3, r3, #24
 8001416:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800141a:	4935      	ldr	r1, [pc, #212]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 800141c:	4313      	orrs	r3, r2
 800141e:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001420:	4b33      	ldr	r3, [pc, #204]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001424:	4a32      	ldr	r2, [pc, #200]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001426:	f023 0301 	bic.w	r3, r3, #1
 800142a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800142c:	4b30      	ldr	r3, [pc, #192]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 800142e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001430:	4b31      	ldr	r3, [pc, #196]	; (80014f8 <HAL_RCC_OscConfig+0x76c>)
 8001432:	4013      	ands	r3, r2
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001438:	00d2      	lsls	r2, r2, #3
 800143a:	492d      	ldr	r1, [pc, #180]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 800143c:	4313      	orrs	r3, r2
 800143e:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001440:	4b2b      	ldr	r3, [pc, #172]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001444:	f023 020c 	bic.w	r2, r3, #12
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144c:	4928      	ldr	r1, [pc, #160]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 800144e:	4313      	orrs	r3, r2
 8001450:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001452:	4b27      	ldr	r3, [pc, #156]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001456:	f023 0202 	bic.w	r2, r3, #2
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800145e:	4924      	ldr	r1, [pc, #144]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001460:	4313      	orrs	r3, r2
 8001462:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001464:	4b22      	ldr	r3, [pc, #136]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001468:	4a21      	ldr	r2, [pc, #132]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 800146a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800146e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001470:	4b1f      	ldr	r3, [pc, #124]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001474:	4a1e      	ldr	r2, [pc, #120]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001476:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800147a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800147c:	4b1c      	ldr	r3, [pc, #112]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 800147e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001480:	4a1b      	ldr	r2, [pc, #108]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001482:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001486:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001488:	4b19      	ldr	r3, [pc, #100]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 800148a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800148c:	4a18      	ldr	r2, [pc, #96]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 800148e:	f043 0301 	orr.w	r3, r3, #1
 8001492:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001494:	4b16      	ldr	r3, [pc, #88]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a15      	ldr	r2, [pc, #84]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 800149a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800149e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014a0:	f7ff f980 	bl	80007a4 <HAL_GetTick>
 80014a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80014a6:	e008      	b.n	80014ba <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014a8:	f7ff f97c 	bl	80007a4 <HAL_GetTick>
 80014ac:	4602      	mov	r2, r0
 80014ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d901      	bls.n	80014ba <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 80014b6:	2303      	movs	r3, #3
 80014b8:	e091      	b.n	80015de <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80014ba:	4b0d      	ldr	r3, [pc, #52]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d0f0      	beq.n	80014a8 <HAL_RCC_OscConfig+0x71c>
 80014c6:	e089      	b.n	80015dc <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c8:	4b09      	ldr	r3, [pc, #36]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a08      	ldr	r2, [pc, #32]	; (80014f0 <HAL_RCC_OscConfig+0x764>)
 80014ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80014d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d4:	f7ff f966 	bl	80007a4 <HAL_GetTick>
 80014d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80014da:	e00f      	b.n	80014fc <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014dc:	f7ff f962 	bl	80007a4 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d908      	bls.n	80014fc <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e077      	b.n	80015de <HAL_RCC_OscConfig+0x852>
 80014ee:	bf00      	nop
 80014f0:	58024400 	.word	0x58024400
 80014f4:	fffffc0c 	.word	0xfffffc0c
 80014f8:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80014fc:	4b3a      	ldr	r3, [pc, #232]	; (80015e8 <HAL_RCC_OscConfig+0x85c>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001504:	2b00      	cmp	r3, #0
 8001506:	d1e9      	bne.n	80014dc <HAL_RCC_OscConfig+0x750>
 8001508:	e068      	b.n	80015dc <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800150a:	4b37      	ldr	r3, [pc, #220]	; (80015e8 <HAL_RCC_OscConfig+0x85c>)
 800150c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800150e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001510:	4b35      	ldr	r3, [pc, #212]	; (80015e8 <HAL_RCC_OscConfig+0x85c>)
 8001512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001514:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800151a:	2b01      	cmp	r3, #1
 800151c:	d031      	beq.n	8001582 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	f003 0203 	and.w	r2, r3, #3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001528:	429a      	cmp	r2, r3
 800152a:	d12a      	bne.n	8001582 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	091b      	lsrs	r3, r3, #4
 8001530:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001538:	429a      	cmp	r2, r3
 800153a:	d122      	bne.n	8001582 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001548:	429a      	cmp	r2, r3
 800154a:	d11a      	bne.n	8001582 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	0a5b      	lsrs	r3, r3, #9
 8001550:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001558:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800155a:	429a      	cmp	r2, r3
 800155c:	d111      	bne.n	8001582 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	0c1b      	lsrs	r3, r3, #16
 8001562:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800156a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800156c:	429a      	cmp	r2, r3
 800156e:	d108      	bne.n	8001582 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	0e1b      	lsrs	r3, r3, #24
 8001574:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800157c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800157e:	429a      	cmp	r2, r3
 8001580:	d001      	beq.n	8001586 <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	e02b      	b.n	80015de <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001586:	4b18      	ldr	r3, [pc, #96]	; (80015e8 <HAL_RCC_OscConfig+0x85c>)
 8001588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800158a:	08db      	lsrs	r3, r3, #3
 800158c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001590:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	429a      	cmp	r2, r3
 800159a:	d01f      	beq.n	80015dc <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800159c:	4b12      	ldr	r3, [pc, #72]	; (80015e8 <HAL_RCC_OscConfig+0x85c>)
 800159e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015a0:	4a11      	ldr	r2, [pc, #68]	; (80015e8 <HAL_RCC_OscConfig+0x85c>)
 80015a2:	f023 0301 	bic.w	r3, r3, #1
 80015a6:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80015a8:	f7ff f8fc 	bl	80007a4 <HAL_GetTick>
 80015ac:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80015ae:	bf00      	nop
 80015b0:	f7ff f8f8 	bl	80007a4 <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d0f9      	beq.n	80015b0 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80015bc:	4b0a      	ldr	r3, [pc, #40]	; (80015e8 <HAL_RCC_OscConfig+0x85c>)
 80015be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015c0:	4b0a      	ldr	r3, [pc, #40]	; (80015ec <HAL_RCC_OscConfig+0x860>)
 80015c2:	4013      	ands	r3, r2
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80015c8:	00d2      	lsls	r2, r2, #3
 80015ca:	4907      	ldr	r1, [pc, #28]	; (80015e8 <HAL_RCC_OscConfig+0x85c>)
 80015cc:	4313      	orrs	r3, r2
 80015ce:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80015d0:	4b05      	ldr	r3, [pc, #20]	; (80015e8 <HAL_RCC_OscConfig+0x85c>)
 80015d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015d4:	4a04      	ldr	r2, [pc, #16]	; (80015e8 <HAL_RCC_OscConfig+0x85c>)
 80015d6:	f043 0301 	orr.w	r3, r3, #1
 80015da:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80015dc:	2300      	movs	r3, #0
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3730      	adds	r7, #48	; 0x30
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	58024400 	.word	0x58024400
 80015ec:	ffff0007 	.word	0xffff0007

080015f0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d101      	bne.n	8001604 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e19c      	b.n	800193e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001604:	4b8a      	ldr	r3, [pc, #552]	; (8001830 <HAL_RCC_ClockConfig+0x240>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 030f 	and.w	r3, r3, #15
 800160c:	683a      	ldr	r2, [r7, #0]
 800160e:	429a      	cmp	r2, r3
 8001610:	d910      	bls.n	8001634 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001612:	4b87      	ldr	r3, [pc, #540]	; (8001830 <HAL_RCC_ClockConfig+0x240>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f023 020f 	bic.w	r2, r3, #15
 800161a:	4985      	ldr	r1, [pc, #532]	; (8001830 <HAL_RCC_ClockConfig+0x240>)
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	4313      	orrs	r3, r2
 8001620:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001622:	4b83      	ldr	r3, [pc, #524]	; (8001830 <HAL_RCC_ClockConfig+0x240>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 030f 	and.w	r3, r3, #15
 800162a:	683a      	ldr	r2, [r7, #0]
 800162c:	429a      	cmp	r2, r3
 800162e:	d001      	beq.n	8001634 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e184      	b.n	800193e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0304 	and.w	r3, r3, #4
 800163c:	2b00      	cmp	r3, #0
 800163e:	d010      	beq.n	8001662 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	691a      	ldr	r2, [r3, #16]
 8001644:	4b7b      	ldr	r3, [pc, #492]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800164c:	429a      	cmp	r2, r3
 800164e:	d908      	bls.n	8001662 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001650:	4b78      	ldr	r3, [pc, #480]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	691b      	ldr	r3, [r3, #16]
 800165c:	4975      	ldr	r1, [pc, #468]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 800165e:	4313      	orrs	r3, r2
 8001660:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0308 	and.w	r3, r3, #8
 800166a:	2b00      	cmp	r3, #0
 800166c:	d010      	beq.n	8001690 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	695a      	ldr	r2, [r3, #20]
 8001672:	4b70      	ldr	r3, [pc, #448]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 8001674:	69db      	ldr	r3, [r3, #28]
 8001676:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800167a:	429a      	cmp	r2, r3
 800167c:	d908      	bls.n	8001690 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800167e:	4b6d      	ldr	r3, [pc, #436]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 8001680:	69db      	ldr	r3, [r3, #28]
 8001682:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	695b      	ldr	r3, [r3, #20]
 800168a:	496a      	ldr	r1, [pc, #424]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 800168c:	4313      	orrs	r3, r2
 800168e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0310 	and.w	r3, r3, #16
 8001698:	2b00      	cmp	r3, #0
 800169a:	d010      	beq.n	80016be <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	699a      	ldr	r2, [r3, #24]
 80016a0:	4b64      	ldr	r3, [pc, #400]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 80016a2:	69db      	ldr	r3, [r3, #28]
 80016a4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d908      	bls.n	80016be <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80016ac:	4b61      	ldr	r3, [pc, #388]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 80016ae:	69db      	ldr	r3, [r3, #28]
 80016b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	699b      	ldr	r3, [r3, #24]
 80016b8:	495e      	ldr	r1, [pc, #376]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 80016ba:	4313      	orrs	r3, r2
 80016bc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 0320 	and.w	r3, r3, #32
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d010      	beq.n	80016ec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	69da      	ldr	r2, [r3, #28]
 80016ce:	4b59      	ldr	r3, [pc, #356]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 80016d0:	6a1b      	ldr	r3, [r3, #32]
 80016d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d908      	bls.n	80016ec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80016da:	4b56      	ldr	r3, [pc, #344]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 80016dc:	6a1b      	ldr	r3, [r3, #32]
 80016de:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	69db      	ldr	r3, [r3, #28]
 80016e6:	4953      	ldr	r1, [pc, #332]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 80016e8:	4313      	orrs	r3, r2
 80016ea:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 0302 	and.w	r3, r3, #2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d010      	beq.n	800171a <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	68da      	ldr	r2, [r3, #12]
 80016fc:	4b4d      	ldr	r3, [pc, #308]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 80016fe:	699b      	ldr	r3, [r3, #24]
 8001700:	f003 030f 	and.w	r3, r3, #15
 8001704:	429a      	cmp	r2, r3
 8001706:	d908      	bls.n	800171a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001708:	4b4a      	ldr	r3, [pc, #296]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 800170a:	699b      	ldr	r3, [r3, #24]
 800170c:	f023 020f 	bic.w	r2, r3, #15
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	4947      	ldr	r1, [pc, #284]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 8001716:	4313      	orrs	r3, r2
 8001718:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	2b00      	cmp	r3, #0
 8001724:	d055      	beq.n	80017d2 <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001726:	4b43      	ldr	r3, [pc, #268]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 8001728:	699b      	ldr	r3, [r3, #24]
 800172a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	4940      	ldr	r1, [pc, #256]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 8001734:	4313      	orrs	r3, r2
 8001736:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	2b02      	cmp	r3, #2
 800173e:	d107      	bne.n	8001750 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001740:	4b3c      	ldr	r3, [pc, #240]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d121      	bne.n	8001790 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	e0f6      	b.n	800193e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	2b03      	cmp	r3, #3
 8001756:	d107      	bne.n	8001768 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001758:	4b36      	ldr	r3, [pc, #216]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001760:	2b00      	cmp	r3, #0
 8001762:	d115      	bne.n	8001790 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e0ea      	b.n	800193e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	2b01      	cmp	r3, #1
 800176e:	d107      	bne.n	8001780 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001770:	4b30      	ldr	r3, [pc, #192]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001778:	2b00      	cmp	r3, #0
 800177a:	d109      	bne.n	8001790 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e0de      	b.n	800193e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001780:	4b2c      	ldr	r3, [pc, #176]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 0304 	and.w	r3, r3, #4
 8001788:	2b00      	cmp	r3, #0
 800178a:	d101      	bne.n	8001790 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e0d6      	b.n	800193e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001790:	4b28      	ldr	r3, [pc, #160]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 8001792:	691b      	ldr	r3, [r3, #16]
 8001794:	f023 0207 	bic.w	r2, r3, #7
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	4925      	ldr	r1, [pc, #148]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 800179e:	4313      	orrs	r3, r2
 80017a0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80017a2:	f7fe ffff 	bl	80007a4 <HAL_GetTick>
 80017a6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017a8:	e00a      	b.n	80017c0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017aa:	f7fe fffb 	bl	80007a4 <HAL_GetTick>
 80017ae:	4602      	mov	r2, r0
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d901      	bls.n	80017c0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80017bc:	2303      	movs	r3, #3
 80017be:	e0be      	b.n	800193e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017c0:	4b1c      	ldr	r3, [pc, #112]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 80017c2:	691b      	ldr	r3, [r3, #16]
 80017c4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	00db      	lsls	r3, r3, #3
 80017ce:	429a      	cmp	r2, r3
 80017d0:	d1eb      	bne.n	80017aa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 0302 	and.w	r3, r3, #2
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d010      	beq.n	8001800 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	68da      	ldr	r2, [r3, #12]
 80017e2:	4b14      	ldr	r3, [pc, #80]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	f003 030f 	and.w	r3, r3, #15
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d208      	bcs.n	8001800 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017ee:	4b11      	ldr	r3, [pc, #68]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 80017f0:	699b      	ldr	r3, [r3, #24]
 80017f2:	f023 020f 	bic.w	r2, r3, #15
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	68db      	ldr	r3, [r3, #12]
 80017fa:	490e      	ldr	r1, [pc, #56]	; (8001834 <HAL_RCC_ClockConfig+0x244>)
 80017fc:	4313      	orrs	r3, r2
 80017fe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001800:	4b0b      	ldr	r3, [pc, #44]	; (8001830 <HAL_RCC_ClockConfig+0x240>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 030f 	and.w	r3, r3, #15
 8001808:	683a      	ldr	r2, [r7, #0]
 800180a:	429a      	cmp	r2, r3
 800180c:	d214      	bcs.n	8001838 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800180e:	4b08      	ldr	r3, [pc, #32]	; (8001830 <HAL_RCC_ClockConfig+0x240>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f023 020f 	bic.w	r2, r3, #15
 8001816:	4906      	ldr	r1, [pc, #24]	; (8001830 <HAL_RCC_ClockConfig+0x240>)
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	4313      	orrs	r3, r2
 800181c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800181e:	4b04      	ldr	r3, [pc, #16]	; (8001830 <HAL_RCC_ClockConfig+0x240>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 030f 	and.w	r3, r3, #15
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	429a      	cmp	r2, r3
 800182a:	d005      	beq.n	8001838 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e086      	b.n	800193e <HAL_RCC_ClockConfig+0x34e>
 8001830:	52002000 	.word	0x52002000
 8001834:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0304 	and.w	r3, r3, #4
 8001840:	2b00      	cmp	r3, #0
 8001842:	d010      	beq.n	8001866 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	691a      	ldr	r2, [r3, #16]
 8001848:	4b3f      	ldr	r3, [pc, #252]	; (8001948 <HAL_RCC_ClockConfig+0x358>)
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001850:	429a      	cmp	r2, r3
 8001852:	d208      	bcs.n	8001866 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001854:	4b3c      	ldr	r3, [pc, #240]	; (8001948 <HAL_RCC_ClockConfig+0x358>)
 8001856:	699b      	ldr	r3, [r3, #24]
 8001858:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	691b      	ldr	r3, [r3, #16]
 8001860:	4939      	ldr	r1, [pc, #228]	; (8001948 <HAL_RCC_ClockConfig+0x358>)
 8001862:	4313      	orrs	r3, r2
 8001864:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0308 	and.w	r3, r3, #8
 800186e:	2b00      	cmp	r3, #0
 8001870:	d010      	beq.n	8001894 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	695a      	ldr	r2, [r3, #20]
 8001876:	4b34      	ldr	r3, [pc, #208]	; (8001948 <HAL_RCC_ClockConfig+0x358>)
 8001878:	69db      	ldr	r3, [r3, #28]
 800187a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800187e:	429a      	cmp	r2, r3
 8001880:	d208      	bcs.n	8001894 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001882:	4b31      	ldr	r3, [pc, #196]	; (8001948 <HAL_RCC_ClockConfig+0x358>)
 8001884:	69db      	ldr	r3, [r3, #28]
 8001886:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	492e      	ldr	r1, [pc, #184]	; (8001948 <HAL_RCC_ClockConfig+0x358>)
 8001890:	4313      	orrs	r3, r2
 8001892:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 0310 	and.w	r3, r3, #16
 800189c:	2b00      	cmp	r3, #0
 800189e:	d010      	beq.n	80018c2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	699a      	ldr	r2, [r3, #24]
 80018a4:	4b28      	ldr	r3, [pc, #160]	; (8001948 <HAL_RCC_ClockConfig+0x358>)
 80018a6:	69db      	ldr	r3, [r3, #28]
 80018a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d208      	bcs.n	80018c2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80018b0:	4b25      	ldr	r3, [pc, #148]	; (8001948 <HAL_RCC_ClockConfig+0x358>)
 80018b2:	69db      	ldr	r3, [r3, #28]
 80018b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	4922      	ldr	r1, [pc, #136]	; (8001948 <HAL_RCC_ClockConfig+0x358>)
 80018be:	4313      	orrs	r3, r2
 80018c0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0320 	and.w	r3, r3, #32
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d010      	beq.n	80018f0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	69da      	ldr	r2, [r3, #28]
 80018d2:	4b1d      	ldr	r3, [pc, #116]	; (8001948 <HAL_RCC_ClockConfig+0x358>)
 80018d4:	6a1b      	ldr	r3, [r3, #32]
 80018d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80018da:	429a      	cmp	r2, r3
 80018dc:	d208      	bcs.n	80018f0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80018de:	4b1a      	ldr	r3, [pc, #104]	; (8001948 <HAL_RCC_ClockConfig+0x358>)
 80018e0:	6a1b      	ldr	r3, [r3, #32]
 80018e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	4917      	ldr	r1, [pc, #92]	; (8001948 <HAL_RCC_ClockConfig+0x358>)
 80018ec:	4313      	orrs	r3, r2
 80018ee:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80018f0:	f000 f844 	bl	800197c <HAL_RCC_GetSysClockFreq>
 80018f4:	4602      	mov	r2, r0
 80018f6:	4b14      	ldr	r3, [pc, #80]	; (8001948 <HAL_RCC_ClockConfig+0x358>)
 80018f8:	699b      	ldr	r3, [r3, #24]
 80018fa:	0a1b      	lsrs	r3, r3, #8
 80018fc:	f003 030f 	and.w	r3, r3, #15
 8001900:	4912      	ldr	r1, [pc, #72]	; (800194c <HAL_RCC_ClockConfig+0x35c>)
 8001902:	5ccb      	ldrb	r3, [r1, r3]
 8001904:	f003 031f 	and.w	r3, r3, #31
 8001908:	fa22 f303 	lsr.w	r3, r2, r3
 800190c:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800190e:	4b0e      	ldr	r3, [pc, #56]	; (8001948 <HAL_RCC_ClockConfig+0x358>)
 8001910:	699b      	ldr	r3, [r3, #24]
 8001912:	f003 030f 	and.w	r3, r3, #15
 8001916:	4a0d      	ldr	r2, [pc, #52]	; (800194c <HAL_RCC_ClockConfig+0x35c>)
 8001918:	5cd3      	ldrb	r3, [r2, r3]
 800191a:	f003 031f 	and.w	r3, r3, #31
 800191e:	693a      	ldr	r2, [r7, #16]
 8001920:	fa22 f303 	lsr.w	r3, r2, r3
 8001924:	4a0a      	ldr	r2, [pc, #40]	; (8001950 <HAL_RCC_ClockConfig+0x360>)
 8001926:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001928:	4a0a      	ldr	r2, [pc, #40]	; (8001954 <HAL_RCC_ClockConfig+0x364>)
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800192e:	4b0a      	ldr	r3, [pc, #40]	; (8001958 <HAL_RCC_ClockConfig+0x368>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f7fe feec 	bl	8000710 <HAL_InitTick>
 8001938:	4603      	mov	r3, r0
 800193a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800193c:	7bfb      	ldrb	r3, [r7, #15]
}
 800193e:	4618      	mov	r0, r3
 8001940:	3718      	adds	r7, #24
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	58024400 	.word	0x58024400
 800194c:	08001d18 	.word	0x08001d18
 8001950:	24000004 	.word	0x24000004
 8001954:	24000000 	.word	0x24000000
 8001958:	24000008 	.word	0x24000008

0800195c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 8001960:	4b05      	ldr	r3, [pc, #20]	; (8001978 <HAL_RCC_EnableCSS+0x1c>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a04      	ldr	r2, [pc, #16]	; (8001978 <HAL_RCC_EnableCSS+0x1c>)
 8001966:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800196a:	6013      	str	r3, [r2, #0]
}
 800196c:	bf00      	nop
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	58024400 	.word	0x58024400

0800197c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800197c:	b480      	push	{r7}
 800197e:	b089      	sub	sp, #36	; 0x24
 8001980:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001982:	4bb3      	ldr	r3, [pc, #716]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001984:	691b      	ldr	r3, [r3, #16]
 8001986:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800198a:	2b18      	cmp	r3, #24
 800198c:	f200 8155 	bhi.w	8001c3a <HAL_RCC_GetSysClockFreq+0x2be>
 8001990:	a201      	add	r2, pc, #4	; (adr r2, 8001998 <HAL_RCC_GetSysClockFreq+0x1c>)
 8001992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001996:	bf00      	nop
 8001998:	080019fd 	.word	0x080019fd
 800199c:	08001c3b 	.word	0x08001c3b
 80019a0:	08001c3b 	.word	0x08001c3b
 80019a4:	08001c3b 	.word	0x08001c3b
 80019a8:	08001c3b 	.word	0x08001c3b
 80019ac:	08001c3b 	.word	0x08001c3b
 80019b0:	08001c3b 	.word	0x08001c3b
 80019b4:	08001c3b 	.word	0x08001c3b
 80019b8:	08001a23 	.word	0x08001a23
 80019bc:	08001c3b 	.word	0x08001c3b
 80019c0:	08001c3b 	.word	0x08001c3b
 80019c4:	08001c3b 	.word	0x08001c3b
 80019c8:	08001c3b 	.word	0x08001c3b
 80019cc:	08001c3b 	.word	0x08001c3b
 80019d0:	08001c3b 	.word	0x08001c3b
 80019d4:	08001c3b 	.word	0x08001c3b
 80019d8:	08001a29 	.word	0x08001a29
 80019dc:	08001c3b 	.word	0x08001c3b
 80019e0:	08001c3b 	.word	0x08001c3b
 80019e4:	08001c3b 	.word	0x08001c3b
 80019e8:	08001c3b 	.word	0x08001c3b
 80019ec:	08001c3b 	.word	0x08001c3b
 80019f0:	08001c3b 	.word	0x08001c3b
 80019f4:	08001c3b 	.word	0x08001c3b
 80019f8:	08001a2f 	.word	0x08001a2f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80019fc:	4b94      	ldr	r3, [pc, #592]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 0320 	and.w	r3, r3, #32
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d009      	beq.n	8001a1c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001a08:	4b91      	ldr	r3, [pc, #580]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	08db      	lsrs	r3, r3, #3
 8001a0e:	f003 0303 	and.w	r3, r3, #3
 8001a12:	4a90      	ldr	r2, [pc, #576]	; (8001c54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001a14:	fa22 f303 	lsr.w	r3, r2, r3
 8001a18:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8001a1a:	e111      	b.n	8001c40 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001a1c:	4b8d      	ldr	r3, [pc, #564]	; (8001c54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001a1e:	61bb      	str	r3, [r7, #24]
      break;
 8001a20:	e10e      	b.n	8001c40 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8001a22:	4b8d      	ldr	r3, [pc, #564]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001a24:	61bb      	str	r3, [r7, #24]
      break;
 8001a26:	e10b      	b.n	8001c40 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8001a28:	4b8c      	ldr	r3, [pc, #560]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8001a2a:	61bb      	str	r3, [r7, #24]
      break;
 8001a2c:	e108      	b.n	8001c40 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001a2e:	4b88      	ldr	r3, [pc, #544]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a32:	f003 0303 	and.w	r3, r3, #3
 8001a36:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8001a38:	4b85      	ldr	r3, [pc, #532]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a3c:	091b      	lsrs	r3, r3, #4
 8001a3e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a42:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001a44:	4b82      	ldr	r3, [pc, #520]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a48:	f003 0301 	and.w	r3, r3, #1
 8001a4c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8001a4e:	4b80      	ldr	r3, [pc, #512]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001a50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a52:	08db      	lsrs	r3, r3, #3
 8001a54:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001a58:	68fa      	ldr	r2, [r7, #12]
 8001a5a:	fb02 f303 	mul.w	r3, r2, r3
 8001a5e:	ee07 3a90 	vmov	s15, r3
 8001a62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a66:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	f000 80e1 	beq.w	8001c34 <HAL_RCC_GetSysClockFreq+0x2b8>
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	f000 8083 	beq.w	8001b80 <HAL_RCC_GetSysClockFreq+0x204>
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	f200 80a1 	bhi.w	8001bc4 <HAL_RCC_GetSysClockFreq+0x248>
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d003      	beq.n	8001a90 <HAL_RCC_GetSysClockFreq+0x114>
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d056      	beq.n	8001b3c <HAL_RCC_GetSysClockFreq+0x1c0>
 8001a8e:	e099      	b.n	8001bc4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001a90:	4b6f      	ldr	r3, [pc, #444]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 0320 	and.w	r3, r3, #32
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d02d      	beq.n	8001af8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001a9c:	4b6c      	ldr	r3, [pc, #432]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	08db      	lsrs	r3, r3, #3
 8001aa2:	f003 0303 	and.w	r3, r3, #3
 8001aa6:	4a6b      	ldr	r2, [pc, #428]	; (8001c54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001aa8:	fa22 f303 	lsr.w	r3, r2, r3
 8001aac:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	ee07 3a90 	vmov	s15, r3
 8001ab4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	ee07 3a90 	vmov	s15, r3
 8001abe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ac2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ac6:	4b62      	ldr	r3, [pc, #392]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ace:	ee07 3a90 	vmov	s15, r3
 8001ad2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ad6:	ed97 6a02 	vldr	s12, [r7, #8]
 8001ada:	eddf 5a61 	vldr	s11, [pc, #388]	; 8001c60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001ade:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001ae2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001ae6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001aea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001af2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8001af6:	e087      	b.n	8001c08 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	ee07 3a90 	vmov	s15, r3
 8001afe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b02:	eddf 6a58 	vldr	s13, [pc, #352]	; 8001c64 <HAL_RCC_GetSysClockFreq+0x2e8>
 8001b06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001b0a:	4b51      	ldr	r3, [pc, #324]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b12:	ee07 3a90 	vmov	s15, r3
 8001b16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001b1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8001b1e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8001c60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001b22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001b26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001b2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001b2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001b32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001b3a:	e065      	b.n	8001c08 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	ee07 3a90 	vmov	s15, r3
 8001b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b46:	eddf 6a48 	vldr	s13, [pc, #288]	; 8001c68 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001b4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001b4e:	4b40      	ldr	r3, [pc, #256]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b56:	ee07 3a90 	vmov	s15, r3
 8001b5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001b5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8001b62:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8001c60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001b66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001b6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001b6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001b72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001b76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b7a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001b7e:	e043      	b.n	8001c08 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	ee07 3a90 	vmov	s15, r3
 8001b86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b8a:	eddf 6a38 	vldr	s13, [pc, #224]	; 8001c6c <HAL_RCC_GetSysClockFreq+0x2f0>
 8001b8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001b92:	4b2f      	ldr	r3, [pc, #188]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b9a:	ee07 3a90 	vmov	s15, r3
 8001b9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ba2:	ed97 6a02 	vldr	s12, [r7, #8]
 8001ba6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8001c60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001baa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001bae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001bb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001bb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bbe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001bc2:	e021      	b.n	8001c08 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	ee07 3a90 	vmov	s15, r3
 8001bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bce:	eddf 6a26 	vldr	s13, [pc, #152]	; 8001c68 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001bd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001bd6:	4b1e      	ldr	r3, [pc, #120]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bde:	ee07 3a90 	vmov	s15, r3
 8001be2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001be6:	ed97 6a02 	vldr	s12, [r7, #8]
 8001bea:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8001c60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001bee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001bf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001bf6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001bfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001bfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001c06:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8001c08:	4b11      	ldr	r3, [pc, #68]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0c:	0a5b      	lsrs	r3, r3, #9
 8001c0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c12:	3301      	adds	r3, #1
 8001c14:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	ee07 3a90 	vmov	s15, r3
 8001c1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c20:	edd7 6a07 	vldr	s13, [r7, #28]
 8001c24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c2c:	ee17 3a90 	vmov	r3, s15
 8001c30:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8001c32:	e005      	b.n	8001c40 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8001c34:	2300      	movs	r3, #0
 8001c36:	61bb      	str	r3, [r7, #24]
      break;
 8001c38:	e002      	b.n	8001c40 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8001c3a:	4b07      	ldr	r3, [pc, #28]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001c3c:	61bb      	str	r3, [r7, #24]
      break;
 8001c3e:	bf00      	nop
  }

  return sysclockfreq;
 8001c40:	69bb      	ldr	r3, [r7, #24]
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3724      	adds	r7, #36	; 0x24
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	58024400 	.word	0x58024400
 8001c54:	03d09000 	.word	0x03d09000
 8001c58:	003d0900 	.word	0x003d0900
 8001c5c:	017d7840 	.word	0x017d7840
 8001c60:	46000000 	.word	0x46000000
 8001c64:	4c742400 	.word	0x4c742400
 8001c68:	4a742400 	.word	0x4a742400
 8001c6c:	4bbebc20 	.word	0x4bbebc20

08001c70 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8001c74:	4b07      	ldr	r3, [pc, #28]	; (8001c94 <HAL_RCC_NMI_IRQHandler+0x24>)
 8001c76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001c78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c80:	d105      	bne.n	8001c8e <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8001c82:	f000 f809 	bl	8001c98 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8001c86:	4b03      	ldr	r3, [pc, #12]	; (8001c94 <HAL_RCC_NMI_IRQHandler+0x24>)
 8001c88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c8c:	669a      	str	r2, [r3, #104]	; 0x68
  }
}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	58024400 	.word	0x58024400

08001c98 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8001c9c:	bf00      	nop
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
	...

08001ca8 <__libc_init_array>:
 8001ca8:	b570      	push	{r4, r5, r6, lr}
 8001caa:	4d0d      	ldr	r5, [pc, #52]	; (8001ce0 <__libc_init_array+0x38>)
 8001cac:	4c0d      	ldr	r4, [pc, #52]	; (8001ce4 <__libc_init_array+0x3c>)
 8001cae:	1b64      	subs	r4, r4, r5
 8001cb0:	10a4      	asrs	r4, r4, #2
 8001cb2:	2600      	movs	r6, #0
 8001cb4:	42a6      	cmp	r6, r4
 8001cb6:	d109      	bne.n	8001ccc <__libc_init_array+0x24>
 8001cb8:	4d0b      	ldr	r5, [pc, #44]	; (8001ce8 <__libc_init_array+0x40>)
 8001cba:	4c0c      	ldr	r4, [pc, #48]	; (8001cec <__libc_init_array+0x44>)
 8001cbc:	f000 f820 	bl	8001d00 <_init>
 8001cc0:	1b64      	subs	r4, r4, r5
 8001cc2:	10a4      	asrs	r4, r4, #2
 8001cc4:	2600      	movs	r6, #0
 8001cc6:	42a6      	cmp	r6, r4
 8001cc8:	d105      	bne.n	8001cd6 <__libc_init_array+0x2e>
 8001cca:	bd70      	pop	{r4, r5, r6, pc}
 8001ccc:	f855 3b04 	ldr.w	r3, [r5], #4
 8001cd0:	4798      	blx	r3
 8001cd2:	3601      	adds	r6, #1
 8001cd4:	e7ee      	b.n	8001cb4 <__libc_init_array+0xc>
 8001cd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8001cda:	4798      	blx	r3
 8001cdc:	3601      	adds	r6, #1
 8001cde:	e7f2      	b.n	8001cc6 <__libc_init_array+0x1e>
 8001ce0:	08001d28 	.word	0x08001d28
 8001ce4:	08001d28 	.word	0x08001d28
 8001ce8:	08001d28 	.word	0x08001d28
 8001cec:	08001d2c 	.word	0x08001d2c

08001cf0 <memset>:
 8001cf0:	4402      	add	r2, r0
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d100      	bne.n	8001cfa <memset+0xa>
 8001cf8:	4770      	bx	lr
 8001cfa:	f803 1b01 	strb.w	r1, [r3], #1
 8001cfe:	e7f9      	b.n	8001cf4 <memset+0x4>

08001d00 <_init>:
 8001d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d02:	bf00      	nop
 8001d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d06:	bc08      	pop	{r3}
 8001d08:	469e      	mov	lr, r3
 8001d0a:	4770      	bx	lr

08001d0c <_fini>:
 8001d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d0e:	bf00      	nop
 8001d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d12:	bc08      	pop	{r3}
 8001d14:	469e      	mov	lr, r3
 8001d16:	4770      	bx	lr
