Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/cccitron/mastersThesis/absDiff/tb_absDiff_isim_beh.exe -prj /home/cccitron/mastersThesis/absDiff/tb_absDiff_beh.prj work.tb_absDiff 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/cccitron/mastersThesis/absDiff/absDiff.vhd" into library work
Parsing VHDL file "/home/cccitron/mastersThesis/absDiff/tb_absDiff.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97140 KB
Fuse CPU Usage: 1150 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_textio
Compiling package numeric_std
Compiling architecture behavioral of entity absDiff [absdiff_default]
Compiling architecture behavior of entity tb_absdiff
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable /home/cccitron/mastersThesis/absDiff/tb_absDiff_isim_beh.exe
Fuse Memory Usage: 672944 KB
Fuse CPU Usage: 1300 ms
GCC CPU Usage: 3480 ms
