RIVATE__PRESENCE_DETECT_STATE_PRIVATE_MASK 0x40
#define D3F2_PCIEP_HPGI_PRIVATE__PRESENCE_DETECT_STATE_PRIVATE__SHIFT 0x6
#define D3F2_PCIEP_HPGI__REG_HPGI_ASSERT_TO_SMI_EN_MASK 0x1
#define D3F2_PCIEP_HPGI__REG_HPGI_ASSERT_TO_SMI_EN__SHIFT 0x0
#define D3F2_PCIEP_HPGI__REG_HPGI_ASSERT_TO_SCI_EN_MASK 0x2
#define D3F2_PCIEP_HPGI__REG_HPGI_ASSERT_TO_SCI_EN__SHIFT 0x1
#define D3F2_PCIEP_HPGI__REG_HPGI_DEASSERT_TO_SMI_EN_MASK 0x4
#define D3F2_PCIEP_HPGI__REG_HPGI_DEASSERT_TO_SMI_EN__SHIFT 0x2
#define D3F2_PCIEP_HPGI__REG_HPGI_DEASSERT_TO_SCI_EN_MASK 0x8
#define D3F2_PCIEP_HPGI__REG_HPGI_DEASSERT_TO_SCI_EN__SHIFT 0x3
#define D3F2_PCIEP_HPGI__REG_HPGI_HOOK_MASK 0x80
#define D3F2_PCIEP_HPGI__REG_HPGI_HOOK__SHIFT 0x7
#define D3F2_PCIEP_HPGI__HPGI_REG_ASSERT_TO_SMI_STATUS_MASK 0x100
#define D3F2_PCIEP_HPGI__HPGI_REG_ASSERT_TO_SMI_STATUS__SHIFT 0x8
#define D3F2_PCIEP_HPGI__HPGI_REG_ASSERT_TO_SCI_STATUS_MASK 0x200
#define D3F2_PCIEP_HPGI__HPGI_REG_ASSERT_TO_SCI_STATUS__SHIFT 0x9
#define D3F2_PCIEP_HPGI__HPGI_REG_DEASSERT_TO_SMI_STATUS_MASK 0x400
#define D3F2_PCIEP_HPGI__HPGI_REG_DEASSERT_TO_SMI_STATUS__SHIFT 0xa
#define D3F2_PCIEP_HPGI__HPGI_REG_DEASSERT_TO_SCI_STATUS_MASK 0x800
#define D3F2_PCIEP_HPGI__HPGI_REG_DEASSERT_TO_SCI_STATUS__SHIFT 0xb
#define D3F2_PCIEP_HPGI__HPGI_REG_PRESENCE_DETECT_STATE_CHANGE_STATUS_MASK 0x8000
#define D3F2_PCIEP_HPGI__HPGI_REG_PRESENCE_DETECT_STATE_CHANGE_STATUS__SHIFT 0xf
#define D3F2_PCIEP_HPGI__REG_HPGI_PRESENCE_DETECT_STATE_CHANGE_EN_MASK 0x10000
#define D3F2_PCIEP_HPGI__REG_HPGI_PRESENCE_DETECT_STATE_CHANGE_EN__SHIFT 0x10
#define D3F2_VENDOR_ID__VENDOR_ID_MASK 0xffff
#define D3F2_VENDOR_ID__VENDOR_ID__SHIFT 0x0
#define D3F2_DEVICE_ID__DEVICE_ID_MASK 0xffff0000
#define D3F2_DEVICE_ID__DEVICE_ID__SHIFT 0x10
#define D3F2_COMMAND__IO_ACCESS_EN_MASK 0x1
#define D3F2_COMMAND__IO_ACCESS_EN__SHIFT 0x0
#define D3F2_COMMAND__MEM_ACCESS_EN_MASK 0x2
#define D3F2_COMMAND__MEM_ACCESS_EN__SHIFT 0x1
#define D3F2_COMMAND__BUS_MASTER_EN_MASK 0x4
#define D3F2_COMMAND__BUS_MASTER_EN__SHIFT 0x2
#define D3F2_COMMAND__SPECIAL_CYCLE_EN_MASK 0x8
#define D3F2_COMMAND__SPECIAL_CYCLE_EN__SHIFT 0x3
#define D3F2_COMMAND__MEM_WRITE_INVALIDATE_EN_MASK 0x10
#define D3F2_COMMAND__MEM_WRITE_INVALIDATE_EN__SHIFT 0x4
#define D3F2_COMMAND__PAL_SNOOP_EN_MASK 0x20
#define D3F2_COMMAND__PAL_SNOOP_EN__SHIFT 0x5
#define D3F2_COMMAND__PARITY_ERROR_RESPONSE_MASK 0x40
#define D3F2_COMMAND__PARITY_ERROR_RESPONSE__SHIFT 0x6
#define D3F2_COMMAND__AD_STEPPING_MASK 0x80
#define D3F2_COMMAND__AD_STEPPING__SHIFT 0x7
#define D3F2_COMMAND__SERR_EN_MASK 0x100
#define D3F2_COMMAND__SERR_EN__SHIFT 0x8
#define D3F2_COMMAND__FAST_B2B_EN_MASK 0x200
#define D3F2_COMMAND__FAST_B2B_EN__SHIFT 0x9
#define D3F2_COMMAND__INT_DIS_MASK 0x400
#define D3F2_COMMAND__INT_DIS__SHIFT 0xa
#define D3F2_STATUS__INT_STATUS_MASK 0x80000
#define D3F2_STATUS__INT_STATUS__SHIFT 0x13
#define D3F2_STATUS__CAP_LIST_MASK 0x100000
#define D3F2_STATUS__CAP_LIST__SHIFT 0x14
#define D3F2_STATUS__PCI_66_EN_MASK 0x200000
#define D3F2_STATUS__PCI_66_EN__SHIFT 0x15
#define D3F2_STATUS__FAST_BACK_CAPABLE_MASK 0x800000
#define D3F2_STATUS__FAST_BACK_CAPABLE__SHIFT 0x17
#define D3F2_STATUS__MASTER_DATA_PARITY_ERROR_MASK 0x1000000
#define D3F2_STATUS__MASTER_DATA_PARITY_ERROR__SHIFT 0x18
#define D3F2_STATUS__DEVSEL_TIMING_MASK 0x6000000
#define D3F2_STATUS__DEVSEL_TIMING__SHIFT 0x19
#define D3F2_STATUS__SIGNAL_TARGET_ABORT_MASK 0x8000000
#define D3F2_STATUS__SIGNAL_TARGET_ABORT__SHIFT 0x1b
#define D3F2_STATUS__RECEIVED_TARGET_ABORT_MASK 0x10000000
#define D3F2_STATUS__RECEIVED_TARGET_ABORT__SHIFT 0x1c
#define D3F2_STATUS__RECEIVED_MASTER_ABORT_MASK 0x20000000
#define D3F2_STATUS__RECEIVED_MASTER_ABORT__SHIFT 0x1d
#define D3F2_STATUS__SIGNALED_SYSTEM_ERROR_MASK 0x40000000
#define D3F2_STATUS__SIGNALED_SYSTEM_ERROR__SHIFT 0x1e
#define D3F2_STATUS__PARITY_ERROR_DETECTED_MASK 0x80000000
#define D3F2_STATUS__PARITY_ERROR_DETECTED__SHIFT 0x1f
#define D3F2_REVISION_ID__MINOR_REV_ID_MASK 0xf
#define D3F2_REVISION_ID__MINOR_REV_ID__SHIFT 0x0
#define D3F2_REVISION_ID__MAJOR_REV_ID_MASK 0xf0
#define D3F2_REVISION_ID__MAJOR_REV_ID__SHIFT 0x4
#define D3F2_PROG_INTERFACE__PROG_INTERFACE_MASK 0xff00
#define D3F2_PROG_INTERFACE__PROG_INTERFACE__SHIFT 0x8
#define D3F2_SUB_CLASS__SUB_CLASS_MASK 0xff0000
#define D3F2_SUB_CLASS__SUB_CLASS__SHIFT 0x10
#define D3F2_BASE_CLASS__BASE_CLASS_MASK 0xff000000
#define D3F2_BASE_CLASS__BASE_CLASS__SHIFT 0x18
#define D3F2_CACHE_LINE__CACHE_LINE_SIZE_MASK 0xff
#define D3F2_CACHE_LINE__CACHE_LINE_SIZE__SHIFT 0x0
#define D3F2_LATENCY__LATENCY_TIMER_MASK 0xff00
#define D3F2_LATENCY__LATENCY_TIMER__SHIFT 0x8
#define D3F2_HEADER__HEADER_TYPE_MASK 0x7f0000
#define D3F2_HEADER__HEADER_TYPE__SHIFT 0x10
#define D3F2_HEADER__DEVICE_TYPE_MASK 0x800000
#define D3F2_HEADER__DEVICE_TYPE__SHIFT 0x17
#define D3F2_BIST__BIST_COMP_MASK 0xf000000
#define D3F2_BIST__BIST_COMP__SHIFT 0x18
#define D3F2_BIST__BIST_STRT_MASK 0x40000000
#define D3F2_BIST__BIST_STRT__SHIFT 0x1e
#define D3F2_BIST__BIST_CAP_MASK 0x80000000
#define D3F2_BIST__BIST_CAP__SHIFT 0x1f
#define D3F2_SUB_BUS_NUMBER_LATENCY__PRIMARY_BUS_MASK 0xff
#define D3F2_SUB_BUS_NUMBER_LATENCY__PRIMARY_BUS__SHIFT 0x0
#define D3F2_SUB_BUS_NUMBER_LATENCY__SECONDARY_BUS_MASK 0xff00
#define D3F2_SUB_BUS_NUMBER_LATENCY__SECONDARY_BUS__SHIFT 0x8
#define D3F2_SUB_BUS_NUMBER_LATENCY__SUB_BUS_NUM_MASK 0xff0000
#define D3F2_SUB_BUS_NUMBER_LATENCY__SUB_BUS_NUM__SHIFT 0x10
#define D3F2_SUB_BUS_NUMBER_LATENCY__SECONDARY_LATENCY_TIMER_MASK 0xff000000
#define D3F2_SUB_BUS_NUMBER_LATENCY__SECON