

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s'
================================================================
* Date:           Mon Mar 10 19:11:47 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.016 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  36.096 ns|  36.096 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.01>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_31_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_31_val" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 8 'read' 'data_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_28_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_28_val" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 9 'read' 'data_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_27_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_27_val" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 10 'read' 'data_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_19_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_19_val" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 11 'read' 'data_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_16_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_16_val" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 12 'read' 'data_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_15_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_15_val" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 13 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_14_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_14_val" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 14 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_12_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %data_12_val" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 15 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_11_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %data_11_val" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 16 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_9_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_9_val" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 17 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_5_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_5_val" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 18 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_0_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %data_0_val" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 19 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln42_12 = zext i7 %data_11_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'zext' 'zext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [5/5] (6.01ns)   --->   "%mul_ln42 = mul i12 %zext_ln42_12, i12 19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.01> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i9 %data_15_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [5/5] (5.74ns)   --->   "%mul_ln42_1 = mul i14 %zext_ln73, i14 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.01>
ST_2 : Operation 24 [4/5] (6.01ns)   --->   "%mul_ln42 = mul i12 %zext_ln42_12, i12 19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.01> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [4/5] (5.74ns)   --->   "%mul_ln42_1 = mul i14 %zext_ln73, i14 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.01>
ST_3 : Operation 26 [3/5] (6.01ns)   --->   "%mul_ln42 = mul i12 %zext_ln42_12, i12 19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.01> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [3/5] (5.74ns)   --->   "%mul_ln42_1 = mul i14 %zext_ln73, i14 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.01>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i7 %data_0_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i7 %data_0_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i7 %data_0_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %data_0_val_read, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.82ns)   --->   "%sub_ln42 = sub i9 %p_shl1, i9 %zext_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'sub' 'sub_ln42' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i9 %sub_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %data_0_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i11 %tmp_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i9 %p_shl1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'zext' 'zext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.63ns)   --->   "%add_ln42 = add i12 %zext_ln42_4, i12 %zext_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'add' 'add_ln42' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %data_0_val_read, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.73ns)   --->   "%sub_ln42_1 = sub i10 %p_shl2, i10 %zext_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'sub' 'sub_ln42_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i10 %sub_ln42_1" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i6 %data_5_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_5_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_5_val_read, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln42_7 = zext i8 %tmp_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'zext' 'zext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.73ns)   --->   "%sub_ln42_2 = sub i10 %p_shl3, i10 %zext_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'sub' 'sub_ln42_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln42_8 = zext i10 %sub_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'zext' 'zext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %data_5_val_read, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln42_13 = zext i12 %tmp_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'zext' 'zext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln42_14 = zext i10 %p_shl3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'zext' 'zext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.54ns)   --->   "%sub_ln42_3 = sub i13 %zext_ln42_14, i13 %zext_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'sub' 'sub_ln42_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln42_9 = zext i6 %data_9_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'zext' 'zext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_9_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_9_val_read, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln42_19 = zext i8 %tmp_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'zext' 'zext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.73ns)   --->   "%sub_ln42_4 = sub i10 %p_shl4, i10 %zext_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'sub' 'sub_ln42_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln42_11 = zext i10 %sub_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'zext' 'zext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln42_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_9_val_read, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'bitconcatenate' 'shl_ln42_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i9 %shl_ln42_2" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %data_11_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %data_11_val_read, i1 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln42_20 = zext i8 %tmp_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'zext' 'zext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.63ns)   --->   "%sub_ln42_5 = sub i11 %p_shl5, i11 %zext_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'sub' 'sub_ln42_5' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln42_15 = zext i11 %sub_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'zext' 'zext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %data_11_val_read, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln42_21 = zext i8 %tmp_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'zext' 'zext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.73ns)   --->   "%sub_ln42_6 = sub i10 %p_shl6, i10 %zext_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'sub' 'sub_ln42_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln42_29 = zext i10 %p_shl6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'zext' 'zext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.73ns)   --->   "%sub_ln42_7 = sub i11 %zext_ln42_20, i11 %zext_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'sub' 'sub_ln42_7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [2/5] (6.01ns)   --->   "%mul_ln42 = mul i12 %zext_ln42_12, i12 19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.01> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln42_17 = zext i7 %data_12_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'zext' 'zext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln42_25 = zext i9 %data_15_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'zext' 'zext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/5] (5.74ns)   --->   "%mul_ln42_1 = mul i14 %zext_ln73, i14 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln42_26 = zext i6 %data_16_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'zext' 'zext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln42_27 = zext i6 %data_16_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'zext' 'zext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln42_28 = zext i6 %data_16_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'zext' 'zext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln42_30 = zext i6 %data_19_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'zext' 'zext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln42_32 = zext i6 %data_27_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'zext' 'zext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln42_35 = zext i6 %data_28_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'zext' 'zext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln42_37 = zext i6 %data_31_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'zext' 'zext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.82ns)   --->   "%tmp = sub i7 %zext_ln42_37, i7 %zext_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'sub' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %tmp, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl60 = sext i11 %tmp_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'sext' 'p_shl60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %tmp, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl61 = sext i9 %tmp_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'sext' 'p_shl61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.63ns)   --->   "%tmp3 = add i12 %p_shl60, i12 %p_shl61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'add' 'tmp3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.82ns)   --->   "%tmp4 = add i7 %zext_ln42_30, i7 %zext_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'add' 'tmp4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.73ns)   --->   "%add_ln58 = add i11 %zext_ln42_3, i11 %zext_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 87 'add' 'add_ln58' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.63ns)   --->   "%add_ln58_1 = add i12 %zext_ln42_15, i12 3918" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 88 'add' 'add_ln58_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.82ns)   --->   "%tmp6 = add i7 %zext_ln42_37, i7 %zext_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'add' 'tmp6' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.87ns)   --->   "%tmp8 = add i8 %zext_ln42_27, i8 %zext_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'add' 'tmp8' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.54ns)   --->   "%add_ln58_9 = add i12 %add_ln42, i12 %zext_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 91 'add' 'add_ln58_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.82ns)   --->   "%tmp16 = add i10 %zext_ln42_26, i10 %zext_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'add' 'tmp16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.87ns)   --->   "%tmp19 = sub i8 %zext_ln42_17, i8 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'sub' 'tmp19' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp19, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl52 = sext i12 %tmp_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'sext' 'p_shl52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp19, i1 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl53 = sext i9 %tmp_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'sext' 'p_shl53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.54ns)   --->   "%tmp20 = sub i13 %p_shl52, i13 %p_shl53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'sub' 'tmp20' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.63ns)   --->   "%add_ln58_16 = add i11 %zext_ln70_1, i11 %sub_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 99 'add' 'add_ln58_16' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.82ns)   --->   "%tmp24 = sub i7 %zext_ln42_28, i7 %zext_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'sub' 'tmp24' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp24, i5 0" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 101 'bitconcatenate' 'p_shl9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %tmp24, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 102 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln58_20 = sext i10 %tmp_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 103 'sext' 'sext_ln58_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.54ns)   --->   "%sub_ln58_2 = sub i12 %p_shl9, i12 %sext_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 104 'sub' 'sub_ln58_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.67ns)   --->   "%add_ln58_23 = add i13 %zext_ln70, i13 %sub_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 105 'add' 'add_ln58_23' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.82ns)   --->   "%tmp26 = add i7 %zext_ln42_32, i7 %zext_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'add' 'tmp26' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.82ns)   --->   "%tmp30 = add i7 %zext_ln42_35, i7 %zext_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'add' 'tmp30' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_78 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %tmp30, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'bitconcatenate' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl44 = zext i11 %tmp_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'zext' 'p_shl44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_79 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %tmp30, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl45 = zext i9 %tmp_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'zext' 'p_shl45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.63ns)   --->   "%tmp31 = add i12 %p_shl44, i12 %p_shl45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'add' 'tmp31' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.82ns)   --->   "%tmp33 = sub i10 %zext_ln42_1, i10 %zext_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'sub' 'tmp33' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.01>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln42_10 = zext i6 %data_9_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'zext' 'zext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln42_16 = zext i10 %sub_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'zext' 'zext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/5] (6.01ns)   --->   "%mul_ln42 = mul i12 %zext_ln42_12, i12 19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.01> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln42_18 = zext i7 %data_12_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'zext' 'zext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %data_12_val_read, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln42_31 = zext i9 %tmp_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'zext' 'zext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (1.82ns)   --->   "%sub_ln42_8 = sub i10 0, i10 %zext_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'sub' 'sub_ln42_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i10 %sub_ln42_8" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i10 %sub_ln42_8" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_14_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln42_23 = zext i10 %shl_ln" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'zext' 'zext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln42_24 = zext i10 %shl_ln" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'zext' 'zext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (1.73ns)   --->   "%sub_ln42_9 = sub i11 0, i11 %zext_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'sub' 'sub_ln42_9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i11 %sub_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_14_val_read, i5 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln42_38 = zext i11 %tmp_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'zext' 'zext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/5] (5.74ns)   --->   "%mul_ln42_1 = mul i14 %zext_ln73, i14 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_16_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln42_39 = zext i10 %tmp_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'zext' 'zext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_16_val_read, i1 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln42_40 = zext i7 %tmp_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'zext' 'zext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.73ns)   --->   "%add_ln42_1 = add i11 %zext_ln42_39, i11 %zext_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'add' 'add_ln42_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i11 %add_ln42_1" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_19_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_19_val_read, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln42_41 = zext i8 %tmp_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'zext' 'zext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (1.73ns)   --->   "%sub_ln42_10 = sub i10 %p_shl7, i10 %zext_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'sub' 'sub_ln42_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i10 %sub_ln42_10" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'zext' 'zext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln42_33 = zext i6 %data_27_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'zext' 'zext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln42_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_27_val_read, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'bitconcatenate' 'shl_ln42_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln42_34 = zext i10 %shl_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'zext' 'zext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_27_val_read, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln42_42 = zext i8 %tmp_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'zext' 'zext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (1.73ns)   --->   "%sub_ln42_11 = sub i10 %shl_ln42_4, i10 %zext_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'sub' 'sub_ln42_11' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i10 %sub_ln42_11" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'zext' 'zext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln42_36 = zext i6 %data_28_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'zext' 'zext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln42_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_28_val_read, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'bitconcatenate' 'shl_ln42_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln70_7 = zext i8 %shl_ln42_1" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'zext' 'zext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_31_val_read, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln42_43 = zext i9 %tmp_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'zext' 'zext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (1.82ns)   --->   "%sub_ln42_12 = sub i10 0, i10 %zext_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'sub' 'sub_ln42_12' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%mul_ln42_17_cast1 = sext i10 %sub_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'sext' 'mul_ln42_17_cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%tmp5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %tmp4, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'bitconcatenate' 'tmp5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i10 %tmp5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 157 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i11 %add_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 158 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i12 %add_ln58_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 159 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (1.54ns)   --->   "%add_ln58_2 = add i13 %sext_ln58, i13 %zext_ln58_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 160 'add' 'add_ln58_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (1.67ns)   --->   "%sub_ln58 = sub i13 %add_ln58_2, i13 %zext_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 161 'sub' 'sub_ln58' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (1.73ns)   --->   "%add_ln58_5 = add i11 %zext_ln42_34, i11 %zext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 162 'add' 'add_ln58_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i11 %add_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 163 'zext' 'zext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (1.54ns)   --->   "%add_ln58_6 = add i12 %zext_ln70_7, i12 %tmp3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 164 'add' 'add_ln58_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln58_2 = sext i12 %add_ln58_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 165 'sext' 'sext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (1.54ns)   --->   "%add_ln58_7 = add i13 %sext_ln58_2, i13 %zext_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 166 'add' 'add_ln58_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp6, i1 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%p_shl58 = zext i8 %tmp_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'zext' 'p_shl58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp8, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%p_shl56 = zext i11 %tmp_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'zext' 'p_shl56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (1.63ns)   --->   "%tmp9 = sub i12 0, i12 %p_shl56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'sub' 'tmp9' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%tmp9_cast = sext i12 %tmp9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'sext' 'tmp9_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (1.82ns)   --->   "%tmp109 = add i10 %zext_ln42_25, i10 %zext_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'add' 'tmp109' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%tmp11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %tmp109, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'bitconcatenate' 'tmp11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i12 %tmp11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 175 'zext' 'zext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln58_4 = zext i12 %add_ln58_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 176 'zext' 'zext_ln58_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (1.73ns)   --->   "%add_ln58_10 = add i11 %zext_ln42_16, i11 %zext_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 177 'add' 'add_ln58_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln58_5 = zext i11 %add_ln58_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 178 'zext' 'zext_ln58_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (1.54ns)   --->   "%add_ln58_11 = add i13 %zext_ln58_5, i13 %zext_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 179 'add' 'add_ln58_11' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (1.54ns)   --->   "%add_ln58_12 = add i13 %zext_ln58_3, i13 %tmp9_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 180 'add' 'add_ln58_12' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (1.91ns)   --->   "%sub_ln58_1 = sub i9 94, i9 %p_shl58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 181 'sub' 'sub_ln58_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%tmp4_cast27 = zext i7 %tmp4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'zext' 'tmp4_cast27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (1.87ns)   --->   "%tmp147 = sub i8 %tmp4_cast27, i8 %zext_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'sub' 'tmp147' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp16, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp16, i1 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%p_shl55 = zext i11 %tmp_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'zext' 'p_shl55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (1.67ns)   --->   "%tmp17 = add i13 %p_shl8, i13 %p_shl55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'add' 'tmp17' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln58_7 = sext i11 %add_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 188 'sext' 'sext_ln58_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (1.67ns)   --->   "%add_ln58_17 = add i13 %zext_ln42_23, i13 %tmp20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 189 'add' 'add_ln58_17' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (1.67ns)   --->   "%add_ln58_18 = add i13 %add_ln58_17, i13 %sext_ln58_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 190 'add' 'add_ln58_18' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (1.67ns)   --->   "%add_ln58_19 = add i13 %tmp17, i13 %zext_ln70_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 191 'add' 'add_ln58_19' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp147, i4 14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 192 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln58_9 = sext i12 %tmp_s" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 193 'sext' 'sext_ln58_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (1.54ns)   --->   "%add_ln58_20 = add i13 %sext_ln58_9, i13 %mul_ln42_17_cast1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 194 'add' 'add_ln58_20' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (1.82ns)   --->   "%tmp21 = add i10 %zext_ln42_33, i10 %zext_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'add' 'tmp21' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_74 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp21, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'bitconcatenate' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%p_shl50 = zext i13 %tmp_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'zext' 'p_shl50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (1.63ns)   --->   "%add_ln58_24 = add i12 %sext_ln70_1, i12 %sext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 198 'add' 'add_ln58_24' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (1.54ns)   --->   "%add_ln58_27 = add i12 %sub_ln58_2, i12 %zext_ln70_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 199 'add' 'add_ln58_27' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln58_13 = sext i12 %add_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 200 'sext' 'sext_ln58_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (1.54ns)   --->   "%add_ln58_28 = add i13 %sext_ln58_13, i13 %zext_ln70_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 201 'add' 'add_ln58_28' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (1.82ns)   --->   "%sub_ln58_3 = sub i10 36, i10 %zext_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 202 'sub' 'sub_ln58_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln58_15 = sext i10 %sub_ln58_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 203 'sext' 'sext_ln58_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (1.67ns)   --->   "%sub_ln58_4 = sub i14 %sext_ln58_15, i14 %p_shl50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 204 'sub' 'sub_ln58_4' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp26, i5 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%p_shl46 = zext i12 %tmp_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'zext' 'p_shl46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %tmp26, i2 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%p_shl47 = zext i9 %tmp_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'zext' 'p_shl47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (1.54ns)   --->   "%tmp27 = sub i13 %p_shl47, i13 %p_shl46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'sub' 'tmp27' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%tmp27_cast = sext i13 %tmp27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'sext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%data_9_val_cast35 = zext i6 %data_9_val_read" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 211 'zext' 'data_9_val_cast35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%data_11_val_cast34 = zext i7 %data_11_val_read" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 212 'zext' 'data_11_val_cast34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (1.87ns)   --->   "%tmp285 = add i8 %data_11_val_cast34, i8 %data_9_val_cast35" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 213 'add' 'tmp285' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%tmp29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp285, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 214 'bitconcatenate' 'tmp29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%tmp29_cast = zext i12 %tmp29" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 215 'zext' 'tmp29_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_80 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp33, i3 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'bitconcatenate' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%p_shl = sext i13 %tmp_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'sext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_81 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp33, i1 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%p_shl43 = sext i11 %tmp_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'sext' 'p_shl43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (1.67ns)   --->   "%tmp34 = sub i14 %p_shl, i14 %p_shl43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'sub' 'tmp34' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (1.54ns)   --->   "%add_ln58_31 = add i13 %sext_ln70, i13 %tmp29_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 221 'add' 'add_ln58_31' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (1.63ns)   --->   "%sub_ln58_5 = sub i12 %zext_ln70_3, i12 %zext_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 222 'sub' 'sub_ln58_5' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (1.81ns)   --->   "%add_ln58_33 = add i14 %tmp34, i14 %tmp27_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 223 'add' 'add_ln58_33' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (1.54ns)   --->   "%add_ln58_34 = add i12 %tmp31, i12 46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 224 'add' 'add_ln58_34' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln58_8 = zext i12 %add_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 225 'zext' 'zext_ln58_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (1.54ns)   --->   "%add_ln58_35 = add i13 %zext_ln58_8, i13 %mul_ln42_17_cast1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 226 'add' 'add_ln58_35' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.62>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i12 %mul_ln42" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln42_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_14_val_read, i1 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'bitconcatenate' 'shl_ln42_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln42_22 = zext i7 %shl_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'zext' 'zext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln70_6 = zext i8 %shl_ln42_1" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'zext' 'zext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i13 %sub_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 231 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (1.81ns)   --->   "%add_ln58_3 = add i14 %zext_ln42_22, i14 %mul_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 232 'add' 'add_ln58_3' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (1.81ns)   --->   "%add_ln58_4 = add i14 %add_ln58_3, i14 %sext_ln58_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 233 'add' 'add_ln58_4' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln58_4 = sext i9 %sub_ln58_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 234 'sext' 'sext_ln58_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (1.82ns)   --->   "%add_ln58_13 = add i10 %sext_ln58_4, i10 %zext_ln70_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 235 'add' 'add_ln58_13' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln58_5 = sext i10 %add_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 236 'sext' 'sext_ln58_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (1.67ns)   --->   "%add_ln58_14 = add i13 %sext_ln58_5, i13 %add_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 237 'add' 'add_ln58_14' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln58_8 = sext i13 %add_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 238 'sext' 'sext_ln58_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln58_7 = zext i13 %add_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 239 'zext' 'zext_ln58_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln58_19 = sext i13 %add_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 240 'sext' 'sext_ln58_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (1.67ns)   --->   "%add_ln58_21 = add i14 %sext_ln58_19, i14 %zext_ln58_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 241 'add' 'add_ln58_21' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (1.81ns)   --->   "%x_2 = add i14 %add_ln58_21, i14 %sext_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 242 'add' 'x_2' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln58_10 = sext i13 %add_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 243 'sext' 'sext_ln58_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln58_11 = sext i12 %add_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 244 'sext' 'sext_ln58_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (1.54ns)   --->   "%add_ln58_25 = add i13 %sext_ln58_11, i13 %zext_ln70_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 245 'add' 'add_ln58_25' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln58_12 = sext i13 %add_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 246 'sext' 'sext_ln58_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (1.67ns)   --->   "%add_ln58_26 = add i14 %sext_ln58_12, i14 %sext_ln58_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 247 'add' 'add_ln58_26' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln58_14 = sext i13 %add_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 248 'sext' 'sext_ln58_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (1.81ns)   --->   "%add_ln58_29 = add i14 %sub_ln58_4, i14 %sext_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 249 'add' 'add_ln58_29' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln58_16 = sext i13 %add_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 250 'sext' 'sext_ln58_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln58_17 = sext i12 %sub_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 251 'sext' 'sext_ln58_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (1.67ns)   --->   "%add_ln58_32 = add i14 %sext_ln58_17, i14 %sext_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 252 'add' 'add_ln58_32' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln58_18 = sext i13 %add_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 253 'sext' 'sext_ln58_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (1.81ns)   --->   "%add_ln58_36 = add i14 %sext_ln58_18, i14 %add_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 254 'add' 'add_ln58_36' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (1.81ns)   --->   "%x_4 = add i14 %add_ln58_36, i14 %add_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 255 'add' 'x_4' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln111_2 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %x_2, i32 2, i32 13" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 256 'partselect' 'trunc_ln111_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln111_4 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %x_4, i32 2, i32 13" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 257 'partselect' 'trunc_ln111_4' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.81>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 258 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 70, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 259 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln58_3 = sext i13 %add_ln58_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 260 'sext' 'sext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (1.81ns)   --->   "%x = add i14 %sext_ln58_3, i14 %add_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 261 'add' 'x' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln58_6 = zext i13 %add_ln58_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 262 'zext' 'zext_ln58_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln58_6 = sext i13 %add_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 263 'sext' 'sext_ln58_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (1.67ns)   --->   "%x_1 = add i14 %sext_ln58_6, i14 %zext_ln58_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 264 'add' 'x_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (1.81ns)   --->   "%x_3 = add i14 %add_ln58_29, i14 %add_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 265 'add' 'x_3' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %x, i32 2, i32 13" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 266 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln111_1 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %x_1, i32 2, i32 13" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 267 'partselect' 'trunc_ln111_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln111_3 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %x_3, i32 2, i32 13" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 268 'partselect' 'trunc_ln111_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%mrv = insertvalue i60 <undef>, i12 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 269 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i60 %mrv, i12 %trunc_ln111_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 270 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i60 %mrv_1, i12 %trunc_ln111_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 271 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i60 %mrv_2, i12 %trunc_ln111_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 272 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i60 %mrv_3, i12 %trunc_ln111_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 273 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i60 %mrv_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 274 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 6.016ns
The critical path consists of the following:
	wire read operation ('data_11_val_read', firmware/nnet_utils/nnet_dense_latency.h:13) on port 'data_11_val' (firmware/nnet_utils/nnet_dense_latency.h:13) [21]  (0.000 ns)
	'mul' operation 12 bit ('mul_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [71]  (6.016 ns)

 <State 2>: 6.016ns
The critical path consists of the following:
	'mul' operation 12 bit ('mul_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [71]  (6.016 ns)

 <State 3>: 6.016ns
The critical path consists of the following:
	'mul' operation 12 bit ('mul_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [71]  (6.016 ns)

 <State 4>: 6.016ns
The critical path consists of the following:
	'mul' operation 12 bit ('mul_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [71]  (6.016 ns)

 <State 5>: 6.016ns
The critical path consists of the following:
	'mul' operation 12 bit ('mul_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [71]  (6.016 ns)

 <State 6>: 3.624ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58_3', firmware/nnet_utils/nnet_dense_latency.h:58) [141]  (1.812 ns)
	'add' operation 14 bit ('add_ln58_4', firmware/nnet_utils/nnet_dense_latency.h:58) [142]  (1.812 ns)

 <State 7>: 1.812ns
The critical path consists of the following:
	'add' operation 14 bit ('x', firmware/nnet_utils/nnet_dense_latency.h:58) [149]  (1.812 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
