///*** 1_main ***///
START: main_bb6;



FROM: main_bb6;
LOCK := 0;
v4 := nondet();
var__temp_vnew.0 := 0;
TO: main_bb6_end;

FROM: main_bb6_end;
assume(v4 != 0);
TO: main_bb7;

FROM: main_bb6_end;
assume(v4 == 0);
TO: main_bb12;

FROM: main_bb7;
v6 := nondet();
var__temp_vgot_lock.0 := 0;
TO: main_bb7_end;

FROM: main_bb7_end;
assume(v6 != 0);
TO: main_bb8;

FROM: main_bb7_end;
assume(v6 == 0);
TO: main_bb10;

FROM: main_bb8;
v8 := LOCK;
TO: main_bb8_end;

FROM: main_bb8_end;
assume(v8 == 0);
TO: main_bb9;

FROM: main_bb8_end;
assume(v8 != 0);
TO: main_lock.exit;

FROM: main_bb9;
LOCK := 1;
TO: main_lock.exit;

FROM: main_lock.exit;
v10 := 0 + 1;
var__temp_vgot_lock.0 := v10;
TO: main_bb10;

FROM: main_bb10;
vgot_lock.0 := var__temp_vgot_lock.0;
v12 := LOCK;
TO: main_bb10_end;

FROM: main_bb10_end;
assume((vgot_lock.0 != 0) && (v12 == 1));
TO: main_bb11;

FROM: main_bb10_end;
assume((vgot_lock.0 == 0) || (v12 != 1));
TO: main_unlock.exit3;

FROM: main_bb11;
LOCK := 0;
TO: main_unlock.exit3;

FROM: main_unlock.exit3;
v14 := nondet();
var__temp_vnew.0 := 0;
TO: main_unlock.exit3_end;

FROM: main_unlock.exit3_end;
assume(v14 != 0);
TO: main_bb7;

FROM: main_unlock.exit3_end;
assume(v14 == 0);
TO: main_bb12;

FROM: main_bb12;
vnew.0 := var__temp_vnew.0;
v16 := LOCK;
TO: main_bb12_end;

FROM: main_bb12_end;
assume(v16 == 0);
TO: main_bb13;

FROM: main_bb12_end;
assume(v16 != 0);
TO: main_lock.exit2;

FROM: main_bb13;
LOCK := 1;
TO: main_lock.exit2;

FROM: main_lock.exit2;
v18 := nondet();
var__temp_vnew.1 := vnew.0;
TO: main_lock.exit2_end;

FROM: main_lock.exit2_end;
assume(v18 != 0);
TO: main_bb14;

FROM: main_lock.exit2_end;
assume(v18 == 0);
TO: main_bb16;

FROM: main_bb14;
v20 := LOCK;
TO: main_bb14_end;

FROM: main_bb14_end;
assume(v20 == 1);
TO: main_bb15;

FROM: main_bb14_end;
assume(v20 != 1);
TO: main_unlock.exit1;

FROM: main_bb15;
LOCK := 0;
TO: main_unlock.exit1;

FROM: main_unlock.exit1;
v22 := vnew.0 + 1;
var__temp_vnew.1 := v22;
TO: main_bb16;

FROM: main_bb16;
vnew.1 := var__temp_vnew.1;
var__temp_vnew.0 := vnew.1;
TO: main_bb16_end;

FROM: main_bb16_end;
assume(vnew.1 != vnew.0);
TO: main_bb12;

FROM: main_bb16_end;
assume(vnew.1 == vnew.0);
TO: main_bb17;

FROM: main_bb17;
v24 := LOCK;
TO: main_bb17_end;

FROM: main_bb17_end;
assume(v24 == 1);
TO: main_bb18;

FROM: main_bb17_end;
assume(v24 != 1);
TO: main_unlock.exit;

FROM: main_bb18;
LOCK := 0;
TO: main_unlock.exit;

FROM: main_unlock.exit;
TO: main_unlock.exit_ret;

