{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653056157899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653056157899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 16:15:56 2022 " "Processing started: Fri May 20 16:15:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653056157899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056157899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES -c AES " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056157899 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1653056158255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRows " "Found entity 1: ShiftRows" {  } { { "ShiftRows.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/ShiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.v 3 3 " "Found 3 design units, including 3 entities, in source file mixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164252 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplytwo " "Found entity 2: multiplytwo" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164252 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplythree " "Found entity 3: multiplythree" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invmixcolumns.v 5 5 " "Found 5 design units, including 5 entities, in source file invmixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvMixColumns " "Found entity 1: InvMixColumns" {  } { { "InvMixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164254 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplynine " "Found entity 2: multiplynine" {  } { { "InvMixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164254 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplyeleven " "Found entity 3: multiplyeleven" {  } { { "InvMixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164254 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplythirteen " "Found entity 4: multiplythirteen" {  } { { "InvMixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164254 ""} { "Info" "ISGN_ENTITY_NAME" "5 multiplyfourteen " "Found entity 5: multiplyfourteen" {  } { { "InvMixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverseshiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file inverseshiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 InverseShiftRows " "Found entity 1: InverseShiftRows" {  } { { "InverseShiftRows.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InverseShiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.v 3 3 " "Found 3 design units, including 3 entities, in source file subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes_state " "Found entity 1: subBytes_state" {  } { { "subBytes.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164256 ""} { "Info" "ISGN_ENTITY_NAME" "2 subBytes " "Found entity 2: subBytes" {  } { { "subBytes.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164256 ""} { "Info" "ISGN_ENTITY_NAME" "3 s_box " "Found entity 3: s_box" {  } { { "subBytes.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes_inv.v 2 2 " "Found 2 design units, including 2 entities, in source file subbytes_inv.v" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes_inv " "Found entity 1: subBytes_inv" {  } { { "subBytes_inv.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes_inv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164257 ""} { "Info" "ISGN_ENTITY_NAME" "2 s_box_inv " "Found entity 2: s_box_inv" {  } { { "subBytes_inv.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes_inv.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164257 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "KeyExpansion.v(14) " "Verilog HDL information at KeyExpansion.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "KeyExpansion.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653056164258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexpansion.v 1 1 " "Found 1 design units, including 1 entities, in source file keyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExpansion " "Found entity 1: KeyExpansion" {  } { { "KeyExpansion.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotword.v 2 2 " "Found 2 design units, including 2 entities, in source file rotword.v" { { "Info" "ISGN_ENTITY_NAME" "1 RotWord " "Found entity 1: RotWord" {  } { { "RotWord.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/RotWord.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164259 ""} { "Info" "ISGN_ENTITY_NAME" "2 rcon " "Found entity 2: rcon" {  } { { "RotWord.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/RotWord.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164259 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Test_bench.v(40) " "Verilog HDL Expression warning at Test_bench.v(40): truncated literal to match 32 bits" {  } { { "Test_bench.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Test_bench.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1653056164260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 3 3 " "Found 3 design units, including 3 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_bench " "Found entity 1: Test_bench" {  } { { "Test_bench.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164260 ""} { "Info" "ISGN_ENTITY_NAME" "2 Test_bench_cipher " "Found entity 2: Test_bench_cipher" {  } { { "Test_bench.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Test_bench.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164260 ""} { "Info" "ISGN_ENTITY_NAME" "3 Test_bench_key " "Found entity 3: Test_bench_key" {  } { { "Test_bench.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Test_bench.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.v 1 1 " "Found 1 design units, including 1 entities, in source file addroundkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "AddRoundKey.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/AddRoundKey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164261 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cipher.v(18) " "Verilog HDL information at cipher.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653056164262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cipher.v 1 1 " "Found 1 design units, including 1 entities, in source file cipher.v" { { "Info" "ISGN_ENTITY_NAME" "1 cipher " "Found entity 1: cipher" {  } { { "cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocktostate.v 1 1 " "Found 1 design units, including 1 entities, in source file blocktostate.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlockTostate " "Found entity 1: BlockTostate" {  } { { "BlockTostate.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/BlockTostate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164263 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Inv_cipher.v(18) " "Verilog HDL information at Inv_cipher.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "Inv_cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653056164264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_cipher.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_cipher.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inv_cipher " "Found entity 1: Inv_cipher" {  } { { "Inv_cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164264 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final Wrapper.v(7) " "Verilog HDL Declaration warning at Wrapper.v(7): \"final\" is SystemVerilog-2005 keyword" {  } { { "Wrapper.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1653056164264 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Wrapper.v(22) " "Verilog HDL Expression warning at Wrapper.v(22): truncated literal to match 32 bits" {  } { { "Wrapper.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1653056164264 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 Wrapper.v(23) " "Verilog HDL Expression warning at Wrapper.v(23): truncated literal to match 32 bits" {  } { { "Wrapper.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1653056164265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper " "Found entity 1: Wrapper" {  } { { "Wrapper.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653056164265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counter cipher.v(17) " "Verilog HDL Implicit Net warning at cipher.v(17): created implicit net for \"counter\"" {  } { { "cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056164265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counter Inv_cipher.v(15) " "Verilog HDL Implicit Net warning at Inv_cipher.v(15): created implicit net for \"counter\"" {  } { { "Inv_cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056164265 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Wrapper " "Elaborating entity \"Wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653056164294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Wrapper.v(26) " "Verilog HDL assignment warning at Wrapper.v(26): truncated value with size 32 to match size of target (4)" {  } { { "Wrapper.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653056164296 "|Wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cipher cipher:encrypt " "Elaborating entity \"cipher\" for hierarchy \"cipher:encrypt\"" {  } { { "Wrapper.v" "encrypt" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056164297 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter cipher.v(17) " "Verilog HDL or VHDL warning at cipher.v(17): object \"counter\" assigned a value but never read" {  } { { "cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653056164369 "|Wrapper|cipher:encrypt"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "cipher.v(14) " "Verilog HDL warning at cipher.v(14): ignoring unsupported system task" {  } { { "cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 14 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1653056164369 "|Wrapper|cipher:encrypt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cipher.v(17) " "Verilog HDL assignment warning at cipher.v(17): truncated value with size 32 to match size of target (1)" {  } { { "cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653056164369 "|Wrapper|cipher:encrypt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyExpansion cipher:encrypt\|KeyExpansion:keys " "Elaborating entity \"KeyExpansion\" for hierarchy \"cipher:encrypt\|KeyExpansion:keys\"" {  } { { "cipher.v" "keys" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056164369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RotWord cipher:encrypt\|KeyExpansion:keys\|RotWord:rotateFunc " "Elaborating entity \"RotWord\" for hierarchy \"cipher:encrypt\|KeyExpansion:keys\|RotWord:rotateFunc\"" {  } { { "KeyExpansion.v" "rotateFunc" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056164433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subBytes cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc " "Elaborating entity \"subBytes\" for hierarchy \"cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\"" {  } { { "KeyExpansion.v" "subFunc" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056164434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_box cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[31\].sbox " "Elaborating entity \"s_box\" for hierarchy \"cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[31\].sbox\"" {  } { { "subBytes.v" "subBytes\[31\].sbox" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056164435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcon cipher:encrypt\|KeyExpansion:keys\|rcon:rconFunc " "Elaborating entity \"rcon\" for hierarchy \"cipher:encrypt\|KeyExpansion:keys\|rcon:rconFunc\"" {  } { { "KeyExpansion.v" "rconFunc" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056164438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subBytes_state cipher:encrypt\|subBytes_state:subbing " "Elaborating entity \"subBytes_state\" for hierarchy \"cipher:encrypt\|subBytes_state:subbing\"" {  } { { "cipher.v" "subbing" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056164439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRows cipher:encrypt\|ShiftRows:shifting " "Elaborating entity \"ShiftRows\" for hierarchy \"cipher:encrypt\|ShiftRows:shifting\"" {  } { { "cipher.v" "shifting" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056164444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockTostate cipher:encrypt\|ShiftRows:shifting\|BlockTostate:obj " "Elaborating entity \"BlockTostate\" for hierarchy \"cipher:encrypt\|ShiftRows:shifting\|BlockTostate:obj\"" {  } { { "ShiftRows.v" "obj" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/ShiftRows.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056164445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns cipher:encrypt\|MixColumns:mixing " "Elaborating entity \"MixColumns\" for hierarchy \"cipher:encrypt\|MixColumns:mixing\"" {  } { { "cipher.v" "mixing" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056164446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplytwo cipher:encrypt\|MixColumns:mixing\|multiplytwo:obj1 " "Elaborating entity \"multiplytwo\" for hierarchy \"cipher:encrypt\|MixColumns:mixing\|multiplytwo:obj1\"" {  } { { "MixColumns.v" "obj1" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056164448 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MixColumns.v(93) " "Verilog HDL Always Construct warning at MixColumns.v(93): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653056164448 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp MixColumns.v(93) " "Verilog HDL Always Construct warning at MixColumns.v(93): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653056164448 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MixColumns.v(97) " "Inferred latch for \"out\[0\]\" at MixColumns.v(97)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164448 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MixColumns.v(97) " "Inferred latch for \"out\[1\]\" at MixColumns.v(97)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164448 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MixColumns.v(97) " "Inferred latch for \"out\[2\]\" at MixColumns.v(97)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164448 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MixColumns.v(97) " "Inferred latch for \"out\[3\]\" at MixColumns.v(97)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164448 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MixColumns.v(97) " "Inferred latch for \"out\[4\]\" at MixColumns.v(97)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164448 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MixColumns.v(97) " "Inferred latch for \"out\[5\]\" at MixColumns.v(97)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164448 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MixColumns.v(97) " "Inferred latch for \"out\[6\]\" at MixColumns.v(97)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164449 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MixColumns.v(97) " "Inferred latch for \"out\[7\]\" at MixColumns.v(97)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164449 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplytwo:obj1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplythree cipher:encrypt\|MixColumns:mixing\|multiplythree:obj2 " "Elaborating entity \"multiplythree\" for hierarchy \"cipher:encrypt\|MixColumns:mixing\|multiplythree:obj2\"" {  } { { "MixColumns.v" "obj2" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056164449 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MixColumns.v(123) " "Verilog HDL Always Construct warning at MixColumns.v(123): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653056164449 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp MixColumns.v(123) " "Verilog HDL Always Construct warning at MixColumns.v(123): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653056164449 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MixColumns.v(127) " "Inferred latch for \"out\[0\]\" at MixColumns.v(127)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164449 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MixColumns.v(127) " "Inferred latch for \"out\[1\]\" at MixColumns.v(127)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164449 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MixColumns.v(127) " "Inferred latch for \"out\[2\]\" at MixColumns.v(127)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164449 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MixColumns.v(127) " "Inferred latch for \"out\[3\]\" at MixColumns.v(127)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164449 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MixColumns.v(127) " "Inferred latch for \"out\[4\]\" at MixColumns.v(127)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164449 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MixColumns.v(127) " "Inferred latch for \"out\[5\]\" at MixColumns.v(127)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164449 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MixColumns.v(127) " "Inferred latch for \"out\[6\]\" at MixColumns.v(127)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164449 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MixColumns.v(127) " "Inferred latch for \"out\[7\]\" at MixColumns.v(127)" {  } { { "MixColumns.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/MixColumns.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056164449 "|Wrapper|cipher:encrypt|MixColumns:mixing|multiplythree:obj2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddRoundKey cipher:encrypt\|AddRoundKey:rounding " "Elaborating entity \"AddRoundKey\" for hierarchy \"cipher:encrypt\|AddRoundKey:rounding\"" {  } { { "cipher.v" "rounding" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/cipher.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056164455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inv_cipher Inv_cipher:decrypt " "Elaborating entity \"Inv_cipher\" for hierarchy \"Inv_cipher:decrypt\"" {  } { { "Wrapper.v" "decrypt" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Wrapper.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056164457 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter Inv_cipher.v(15) " "Verilog HDL or VHDL warning at Inv_cipher.v(15): object \"counter\" assigned a value but never read" {  } { { "Inv_cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653056164528 "|Wrapper|Inv_cipher:decrypt"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Inv_cipher.v(13) " "Verilog HDL warning at Inv_cipher.v(13): ignoring unsupported system task" {  } { { "Inv_cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 13 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1653056164528 "|Wrapper|Inv_cipher:decrypt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Inv_cipher.v(15) " "Verilog HDL assignment warning at Inv_cipher.v(15): truncated value with size 32 to match size of target (1)" {  } { { "Inv_cipher.v" "" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653056164528 "|Wrapper|Inv_cipher:decrypt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InverseShiftRows Inv_cipher:decrypt\|InverseShiftRows:shifting " "Elaborating entity \"InverseShiftRows\" for hierarchy \"Inv_cipher:decrypt\|InverseShiftRows:shifting\"" {  } { { "Inv_cipher.v" "shifting" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056165044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subBytes_inv Inv_cipher:decrypt\|subBytes_inv:subbing " "Elaborating entity \"subBytes_inv\" for hierarchy \"Inv_cipher:decrypt\|subBytes_inv:subbing\"" {  } { { "Inv_cipher.v" "subbing" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056165045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_box_inv Inv_cipher:decrypt\|subBytes_inv:subbing\|s_box_inv:subbytesinv\[127\].sboxinv " "Elaborating entity \"s_box_inv\" for hierarchy \"Inv_cipher:decrypt\|subBytes_inv:subbing\|s_box_inv:subbytesinv\[127\].sboxinv\"" {  } { { "subBytes_inv.v" "subbytesinv\[127\].sboxinv" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes_inv.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056165047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvMixColumns Inv_cipher:decrypt\|InvMixColumns:mixing " "Elaborating entity \"InvMixColumns\" for hierarchy \"Inv_cipher:decrypt\|InvMixColumns:mixing\"" {  } { { "Inv_cipher.v" "mixing" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/Inv_cipher.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056165051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplyfourteen Inv_cipher:decrypt\|InvMixColumns:mixing\|multiplyfourteen:obj1 " "Elaborating entity \"multiplyfourteen\" for hierarchy \"Inv_cipher:decrypt\|InvMixColumns:mixing\|multiplyfourteen:obj1\"" {  } { { "InvMixColumns.v" "obj1" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056165054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplyeleven Inv_cipher:decrypt\|InvMixColumns:mixing\|multiplyeleven:obj2 " "Elaborating entity \"multiplyeleven\" for hierarchy \"Inv_cipher:decrypt\|InvMixColumns:mixing\|multiplyeleven:obj2\"" {  } { { "InvMixColumns.v" "obj2" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056165055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplythirteen Inv_cipher:decrypt\|InvMixColumns:mixing\|multiplythirteen:obj3 " "Elaborating entity \"multiplythirteen\" for hierarchy \"Inv_cipher:decrypt\|InvMixColumns:mixing\|multiplythirteen:obj3\"" {  } { { "InvMixColumns.v" "obj3" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056165057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplynine Inv_cipher:decrypt\|InvMixColumns:mixing\|multiplynine:obj4 " "Elaborating entity \"multiplynine\" for hierarchy \"Inv_cipher:decrypt\|InvMixColumns:mixing\|multiplynine:obj4\"" {  } { { "InvMixColumns.v" "obj4" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/InvMixColumns.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056165058 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 rconFunc 32 4 " "Port \"ordered port 0\" on the entity instantiation of \"rconFunc\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "KeyExpansion.v" "rconFunc" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/KeyExpansion.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1653056165918 "|Wrapper|cipher:encrypt|KeyExpansion:keys|rcon:rconFunc"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Inv_cipher:decrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[7\].sbox\|Ram0 " "RAM logic \"Inv_cipher:decrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[7\].sbox\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.v" "Ram0" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653056168331 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Inv_cipher:decrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[15\].sbox\|Ram0 " "RAM logic \"Inv_cipher:decrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[15\].sbox\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.v" "Ram0" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653056168331 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Inv_cipher:decrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[23\].sbox\|Ram0 " "RAM logic \"Inv_cipher:decrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[23\].sbox\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.v" "Ram0" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653056168331 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Inv_cipher:decrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[31\].sbox\|Ram0 " "RAM logic \"Inv_cipher:decrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[31\].sbox\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.v" "Ram0" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653056168331 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[7\].sbox\|Ram0 " "RAM logic \"cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[7\].sbox\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.v" "Ram0" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653056168331 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[15\].sbox\|Ram0 " "RAM logic \"cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[15\].sbox\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.v" "Ram0" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653056168331 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[23\].sbox\|Ram0 " "RAM logic \"cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[23\].sbox\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.v" "Ram0" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653056168331 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[31\].sbox\|Ram0 " "RAM logic \"cipher:encrypt\|KeyExpansion:keys\|subBytes:subFunc\|s_box:subBytes\[31\].sbox\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "subBytes.v" "Ram0" { Text "E:/CUFE/2nd term/Advanced logic design/Logic Project/subBytes.v" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653056168331 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653056168331 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653056177227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653056183005 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "128 " "128 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653056197730 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CUFE/2nd term/Advanced logic design/Logic Project/output_files/AES.map.smsg " "Generated suppressed messages file E:/CUFE/2nd term/Advanced logic design/Logic Project/output_files/AES.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056197978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653056198357 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653056198357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10769 " "Implemented 10769 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653056198942 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653056198942 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10766 " "Implemented 10766 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653056198942 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653056198942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5106 " "Peak virtual memory: 5106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653056198972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 16:16:38 2022 " "Processing ended: Fri May 20 16:16:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653056198972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653056198972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653056198972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653056198972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653056200948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653056200948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 16:16:39 2022 " "Processing started: Fri May 20 16:16:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653056200948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653056200948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AES -c AES " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653056200948 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653056201028 ""}
{ "Info" "0" "" "Project  = AES" {  } {  } 0 0 "Project  = AES" 0 0 "Fitter" 0 0 1653056201028 ""}
{ "Info" "0" "" "Revision = AES" {  } {  } 0 0 "Revision = AES" 0 0 "Fitter" 0 0 1653056201028 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1653056201198 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AES 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"AES\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653056201257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653056201291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653056201291 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653056201646 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653056201664 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653056201914 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1653056210616 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 3731 global CLKCTRL_G6 " "clk~inputCLKENA0 with 3731 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1653056210845 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1653056210845 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653056210846 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653056210896 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653056210909 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653056210934 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653056210960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653056210960 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653056210972 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AES.sdc " "Synopsys Design Constraints File file not found: 'AES.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653056211690 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653056211690 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653056211843 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653056211844 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653056211845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653056212485 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653056212498 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653056212498 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653056212663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653056216490 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1653056217647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:32 " "Fitter placement preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653056248229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653056267291 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653056277912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653056277912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653056279665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X67_Y11 X77_Y22 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22" {  } { { "loc" "" { Generic "E:/CUFE/2nd term/Advanced logic design/Logic Project/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22"} { { 12 { 0 ""} 67 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653056288036 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653056288036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653056317409 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653056317409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:35 " "Fitter routing operations ending: elapsed time is 00:00:35" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653056317415 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.04 " "Total time spent on timing analysis during the Fitter is 11.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653056337012 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653056337105 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653056338945 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653056338952 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653056340717 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653056354957 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CUFE/2nd term/Advanced logic design/Logic Project/output_files/AES.fit.smsg " "Generated suppressed messages file E:/CUFE/2nd term/Advanced logic design/Logic Project/output_files/AES.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653056356122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7957 " "Peak virtual memory: 7957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653056358885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 16:19:18 2022 " "Processing ended: Fri May 20 16:19:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653056358885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:39 " "Elapsed time: 00:02:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653056358885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:32 " "Total CPU time (on all processors): 00:11:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653056358885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653056358885 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653056360845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653056360845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 16:19:19 2022 " "Processing started: Fri May 20 16:19:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653056360845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653056360845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AES -c AES " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653056360845 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653056369159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4962 " "Peak virtual memory: 4962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653056369959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 16:19:29 2022 " "Processing ended: Fri May 20 16:19:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653056369959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653056369959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653056369959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653056369959 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653056370596 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653056371933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653056371933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 16:19:30 2022 " "Processing started: Fri May 20 16:19:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653056371933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653056371933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AES -c AES " "Command: quartus_sta AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653056371934 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653056372019 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1653056372965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653056373001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653056373001 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AES.sdc " "Synopsys Design Constraints File file not found: 'AES.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653056373915 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653056373915 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653056373936 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653056373936 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653056374064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653056374064 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653056374068 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653056374079 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653056375798 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653056375798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.606 " "Worst-case setup slack is -7.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056375800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056375800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.606          -26637.631 clk  " "   -7.606          -26637.631 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056375800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653056375800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.364 " "Worst-case hold slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056375903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056375903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 clk  " "    0.364               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056375903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653056375903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653056375907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653056375910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056375915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056375915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394           -2193.571 clk  " "   -0.394           -2193.571 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056375915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653056375915 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653056376009 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653056376062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653056378459 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653056378959 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653056379177 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653056379177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.486 " "Worst-case setup slack is -7.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056379179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056379179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.486          -26212.802 clk  " "   -7.486          -26212.802 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056379179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653056379179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056379264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056379264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 clk  " "    0.345               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056379264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653056379264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653056379268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653056379271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056379276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056379276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394           -2382.743 clk  " "   -0.394           -2382.743 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056379276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653056379276 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653056379355 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653056379516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653056381680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653056382180 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653056382263 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653056382263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.469 " "Worst-case setup slack is -4.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056382266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056382266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.469          -14827.587 clk  " "   -4.469          -14827.587 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056382266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653056382266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056382353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056382353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056382353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653056382353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653056382356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653056382358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.094 " "Worst-case minimum pulse width slack is -0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056382363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056382363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094            -352.947 clk  " "   -0.094            -352.947 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056382363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653056382363 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653056382446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653056382839 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653056382928 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653056382928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.887 " "Worst-case setup slack is -3.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056382931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056382931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.887          -12927.701 clk  " "   -3.887          -12927.701 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056382931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653056382931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056383017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056383017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 clk  " "    0.171               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056383017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653056383017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653056383019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653056383022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.093 " "Worst-case minimum pulse width slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056383032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056383032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093            -351.837 clk  " "   -0.093            -351.837 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653056383032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653056383032 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653056384136 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653056384139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5476 " "Peak virtual memory: 5476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653056384260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 16:19:44 2022 " "Processing ended: Fri May 20 16:19:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653056384260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653056384260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653056384260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653056384260 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1653056386206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653056386206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 16:19:45 2022 " "Processing started: Fri May 20 16:19:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653056386206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653056386206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AES -c AES " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653056386206 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AES.vo E:/CUFE/2nd term/Advanced logic design/Logic Project/simulation/modelsim/ simulation " "Generated file AES.vo in folder \"E:/CUFE/2nd term/Advanced logic design/Logic Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653056390065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653056390195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 16:19:50 2022 " "Processing ended: Fri May 20 16:19:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653056390195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653056390195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653056390195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1653056390195 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1653056390868 ""}
