
# List of papers for training accelerators

(2017) An automatic RTL compiler for high-throughput FPGA implementation of diverse deep convolutional neural networks([link](https://arxiv.org/pdf/1908.06724.pdf))

(2019) Backprop with Approximate Activations for Memory-efficient Network Training([link](https://arxiv.org/abs/1901.07988))

(2019) Automatic Compiler Based FPGA Accelerator for CNN Training([link](https://arxiv.org/abs/1908.06724))

(2020) Deep Neural Network Training Accelerator Designs in ASIC and FPGA([link](https://ieeexplore.ieee.org/document/9333063))

(2020) A 2.6 TOPS/W 16-Bit Fixed-Point Convolutional Neural Network Learning Processor in 65-nm CMOS ([link](https://ieeexplore.ieee.org/document/8907458))

(2021) RaPiD: AI Accelerator for Ultra-low Precision Training and Inference ([link](https://ieeexplore.ieee.org/document/9499865))
