# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"lab2_1_tb_func_synth.v" \
"../../../../../lab2_1.srcs/sim_1/new/lab2_1_tb.v" \

# Do not sort compile order
nosort
