
---------- Begin Simulation Statistics ----------
final_tick                                74216348000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82882                       # Simulator instruction rate (inst/s)
host_mem_usage                                 856600                       # Number of bytes of host memory used
host_op_rate                                    85329                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2413.06                       # Real time elapsed on the host
host_tick_rate                               30756087                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   200000000                       # Number of instructions simulated
sim_ops                                     205903564                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074216                       # Number of seconds simulated
sim_ticks                                 74216348000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.989303                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                25472165                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             25474890                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2414537                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          39662990                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                251                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             472                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              221                       # Number of indirect misses.
system.cpu.branchPred.lookups                49332473                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect         3340                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong          130                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect       530838                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong       470533                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect       229410                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong        85965                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0      3464533                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2       600677                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4       553252                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6       420093                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7       734367                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8       423219                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9       555415                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10       601855                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11       441422                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12       381967                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13       376333                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14       400799                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15       366185                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16       191089                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17       236588                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18       256722                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19       269589                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20       339326                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22       336429                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24       193770                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26       114185                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28       125873                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect       464714                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit       309048                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong       164554                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect     11008317                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong       542133                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2       690967                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4       562775                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6       527406                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7       764108                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8       705661                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9       734763                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10       895557                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11       640588                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12       590148                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13       615629                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14       535361                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15       502704                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16       349057                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17       340051                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18       373173                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19       487560                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20       471681                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22       497043                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24       434115                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26       255525                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28       125651                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30       284165                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect      9791191                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit       150566                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong       963229                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                 1923005                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  74504649                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 75568449                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           2414156                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   30242242                       # Number of branches committed
system.cpu.commit.bw_lim_events              10267868                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        68425336                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            200352122                       # Number of instructions committed
system.cpu.commit.committedOps              206255686                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    138384887                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.490450                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.418039                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     75569638     54.61%     54.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     25750703     18.61%     73.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9361282      6.76%     79.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5428390      3.92%     83.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3417536      2.47%     86.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3763145      2.72%     89.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2915839      2.11%     91.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1910486      1.38%     92.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10267868      7.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    138384887                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1007397                       # Number of function calls committed.
system.cpu.commit.int_insts                 183490913                       # Number of committed integer instructions.
system.cpu.commit.loads                      57613337                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        125456405     60.83%     60.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           20564      0.01%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               10      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     60.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        57613337     27.93%     88.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       23165235     11.23%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         206255686                       # Class of committed instruction
system.cpu.commit.refs                       80778572                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       227                       # Number of committed Vector instructions.
system.cpu.committedInsts                   200000000                       # Number of Instructions Simulated
system.cpu.committedOps                     205903564                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.742163                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.742163                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              59899632                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   396                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             24238694                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              295200176                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 33365815                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  40143660                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                2423550                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1351                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              12536683                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    49332473                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  44115162                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     100710606                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                975768                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      301979381                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                 4847862                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.332356                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           45234751                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           27395421                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.034453                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          148369340                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.088834                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.996583                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 83604498     56.35%     56.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 12954834      8.73%     65.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5842352      3.94%     69.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6004550      4.05%     73.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  6352571      4.28%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  6140185      4.14%     81.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2582083      1.74%     83.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3444128      2.32%     85.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 21444139     14.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            148369340                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           63358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3052109                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 36523893                       # Number of branches executed
system.cpu.iew.exec_nop                        571578                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.743606                       # Inst execution rate
system.cpu.iew.exec_refs                    104777073                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   25664436                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                20140821                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              73825903                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 81                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            747526                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             27880168                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           274698940                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              79112637                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3834717                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             258808083                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 352747                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                447787                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2423550                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1189935                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        896673                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          9129732                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        16713                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         8793                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      3395762                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     16212549                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      4714915                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           8793                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1567489                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1484620                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 247417155                       # num instructions consuming a value
system.cpu.iew.wb_count                     243800499                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.631424                       # average fanout of values written-back
system.cpu.iew.wb_producers                 156225236                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.642499                       # insts written-back per cycle
system.cpu.iew.wb_sent                      244609777                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                348771083                       # number of integer regfile reads
system.cpu.int_regfile_writes               186934871                       # number of integer regfile writes
system.cpu.ipc                               1.347412                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.347412                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             155949688     59.38%     59.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20610      0.01%     59.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    24      0.00%     59.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     59.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     59.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     59.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.00%     59.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.00%     59.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    2      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     59.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             80549906     30.67%     90.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            26122417      9.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              262642803                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           1                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000000                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              262642213                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          675676240                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    243800186                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         342358531                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  274127281                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 262642803                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  81                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        68223715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2022485                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             21                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     55298697                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     148369340                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.770196                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.610859                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            51073702     34.42%     34.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            22562220     15.21%     49.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            21801230     14.69%     64.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            15250629     10.28%     74.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            37681559     25.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       148369340                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.769440                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    581                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1189                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          313                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1085                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads          14321317                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          7949920                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             73825903                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            27880168                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               182278689                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                        148432698                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                27743430                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             217987056                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               20584498                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 38286475                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                3444512                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 15520                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             482886181                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              287903851                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           313898895                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  47212938                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                8154535                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                2423550                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              32693419                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 95911768                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        387453924                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9528                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                205                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  53259318                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             81                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              784                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    402775564                       # The number of ROB reads
system.cpu.rob.rob_writes                   559369132                       # The number of ROB writes
system.cpu.timesIdled                             592                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      632                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     176                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       198311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        429870                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2866822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          645                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5734638                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            645                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             106418                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       131157                       # Transaction distribution
system.membus.trans_dist::CleanEvict            67154                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125134                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125134                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        106418                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       661422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 661422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23213376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23213376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            231559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  231559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              231559                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1013098500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1236777250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  74216348000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2159889                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1498721                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          315                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1566742                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           707912                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          707910                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           795                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2159094                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8600547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8602452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        71040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    271012352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271083392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          198956                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8394048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3066772                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000211                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014512                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3066126     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    646      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3066772                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4235198000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4300513500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1192999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  74216348000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   24                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2636225                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2636249                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  24                       # number of overall hits
system.l2.overall_hits::.cpu.data             2636225                       # number of overall hits
system.l2.overall_hits::total                 2636249                       # number of overall hits
system.l2.demand_misses::.cpu.inst                771                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             230781                       # number of demand (read+write) misses
system.l2.demand_misses::total                 231552                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               771                       # number of overall misses
system.l2.overall_misses::.cpu.data            230781                       # number of overall misses
system.l2.overall_misses::total                231552                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61708500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19967213000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20028921500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61708500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19967213000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20028921500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              795                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2867006                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2867801                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             795                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2867006                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2867801                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.969811                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.080495                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080742                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.969811                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.080495                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080742                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80036.964981                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86520.177138                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86498.589950                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80036.964981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86520.177138                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86498.589950                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              131157                       # number of writebacks
system.l2.writebacks::total                    131157                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        230781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            231552                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       230781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           231552                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53998500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17659403000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17713401500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53998500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17659403000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17713401500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.969811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.080495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080742                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.969811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.080495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.080742                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70036.964981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76520.177138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76498.589950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70036.964981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76520.177138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76498.589950                       # average overall mshr miss latency
system.l2.replacements                         198956                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1367564                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1367564                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1367564                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1367564                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          315                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              315                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          315                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          315                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            582778                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                582778                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          125134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125134                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11143718500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11143718500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        707912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            707912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.176765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.176765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89054.281810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89054.281810                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       125134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9892378500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9892378500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.176765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.176765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79054.281810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79054.281810                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          771                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              771                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61708500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61708500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          795                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            795                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.969811                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.969811                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80036.964981                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80036.964981                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          771                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          771                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53998500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53998500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.969811                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.969811                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70036.964981                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70036.964981                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       2053447                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2053447                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       105647                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          105647                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8823494500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8823494500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      2159094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2159094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.048931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83518.647004                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83518.647004                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       105647                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       105647                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7767024500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7767024500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.048931                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048931                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73518.647004                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73518.647004                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.466667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.466667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.466667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.466667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  74216348000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30849.592260                       # Cycle average of tags in use
system.l2.tags.total_refs                     5734630                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    231732                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.746820                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.906584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        83.904243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30741.781433                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.938165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.941455                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          908                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5697                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19360                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6694                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46108828                       # Number of tag accesses
system.l2.tags.data_accesses                 46108828                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74216348000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          49344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14769984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14819328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8394048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8394048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          230781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              231552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       131157                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             131157                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            664867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         199012541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             199677408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       664867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           664867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113102412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113102412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113102412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           664867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        199012541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            312779820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    131157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    230431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013524318500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7774                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7774                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              591688                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             123551                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      231552                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     131157                       # Number of write requests accepted
system.mem_ctrls.readBursts                    231552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   131157                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    350                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7954                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3843964250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1156010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8179001750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16626.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35376.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   151198                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   67705                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                231552                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               131157                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  173962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   37385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       143430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    161.675967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.349587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.550438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        97762     68.16%     68.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23652     16.49%     84.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6019      4.20%     88.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3309      2.31%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3193      2.23%     93.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1739      1.21%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1227      0.86%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          952      0.66%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5577      3.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       143430                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7774                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.739774                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.441142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.620223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7576     97.45%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           57      0.73%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          107      1.38%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            6      0.08%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            6      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.03%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7774                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7774                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.869179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.829984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.173595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4751     61.11%     61.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              205      2.64%     63.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2118     27.24%     91.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              521      6.70%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              147      1.89%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               29      0.37%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7774                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14796928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8393024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14819328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8394048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       199.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    199.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74216131500                       # Total gap between requests
system.mem_ctrls.avgGap                     204616.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14747584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8393024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 664866.991299544927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 198710720.716141939163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113088614.923493668437                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          771                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       230781                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       131157                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22263750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8156738000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1804425123750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28876.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35344.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13757749.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            512751960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            272518950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           806413020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          343141920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5858133840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13948563480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      16752919200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        38494442370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        518.678747                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  43383135000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2478060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28355153000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            511409640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            271797900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           844369260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          341414100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5858133840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14598454110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16205642880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        38631221730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        520.521728                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41953661250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2478060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29784626750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  74216348000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     44113957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         44113957                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     44113957                       # number of overall hits
system.cpu.icache.overall_hits::total        44113957                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1205                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1205                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1205                       # number of overall misses
system.cpu.icache.overall_misses::total          1205                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     87108499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     87108499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     87108499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     87108499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     44115162                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     44115162                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     44115162                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     44115162                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72289.210788                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72289.210788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72289.210788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72289.210788                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          498                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    71.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          315                       # number of writebacks
system.cpu.icache.writebacks::total               315                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          410                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          410                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          410                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          410                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          795                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          795                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          795                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          795                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63168999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63168999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63168999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63168999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79457.860377                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79457.860377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79457.860377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79457.860377                       # average overall mshr miss latency
system.cpu.icache.replacements                    315                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     44113957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        44113957                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1205                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1205                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     87108499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     87108499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     44115162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     44115162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72289.210788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72289.210788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          410                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          410                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          795                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          795                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63168999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63168999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79457.860377                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79457.860377                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  74216348000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           434.749991                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            44114752                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               795                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          55490.254088                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   434.749991                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.849121                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.849121                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          88231119                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         88231119                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74216348000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74216348000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74216348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74216348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74216348000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     75985102                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75985102                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75985356                       # number of overall hits
system.cpu.dcache.overall_hits::total        75985356                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5045207                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5045207                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5045210                       # number of overall misses
system.cpu.dcache.overall_misses::total       5045210                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 138004239425                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 138004239425                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 138004239425                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 138004239425                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     81030309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     81030309                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     81030566                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     81030566                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062263                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062263                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062263                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062263                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27353.533646                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27353.533646                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 27353.517381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27353.517381                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8726064                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4434                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            998051                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              44                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.743104                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.772727                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1367564                       # number of writebacks
system.cpu.dcache.writebacks::total           1367564                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2178189                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2178189                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2178189                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2178189                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2867018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2867018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2867021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2867021                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  53020570933                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  53020570933                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  53020892933                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  53020892933                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035382                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035382                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035382                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035382                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18493.281498                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18493.281498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18493.374458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18493.374458                       # average overall mshr miss latency
system.cpu.dcache.replacements                2866507                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     54297151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        54297151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3567956                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3567956                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  80180688500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  80180688500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     57865107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     57865107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061660                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061660                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22472.443186                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22472.443186                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1408861                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1408861                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2159095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2159095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  34153781000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  34153781000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15818.563333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15818.563333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     21687951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21687951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1477244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1477244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  57823328427                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  57823328427                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23165195                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23165195                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.063770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.063770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 39142.706572                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39142.706572                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       769328                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       769328                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       707916                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       707916                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18866574435                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18866574435                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26650.865971                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26650.865971                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          254                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           254                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          257                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          257                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011673                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011673                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011673                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011673                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           46                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           46                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.021277                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.021277                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  74216348000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.427369                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            78852457                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2867019                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.503291                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.427369                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         164928317                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        164928317                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74216348000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  74216348000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
