{"related:sjck_v2oaQsJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5":[{"title":"Relaxing non-volatility for fast and energy-efficient STT-RAM caches","url":"https://ieeexplore.ieee.org/abstract/document/5749716/","authors":["CW Smullen","CW Smullen V Mohan","CW Smullen V Mohan A Nigam…"],"year":2011,"numCitations":416,"pdf":"https://www.researchgate.net/profile/Mircea_Stan/publication/221574223_Relaxing_non-volatility_for_fast_and_energy-efficient_STT-RAM_caches/links/0912f5134a7267dcb3000000/Relaxing-non-volatility-for-fast-and-energy-efficient-STT-RAM-caches.pdf","citationUrl":"http://scholar.google.com/scholar?cites=822374215815804850&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:sjck_v2oaQsJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=822374215815804850&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org","p":1,"exp":1596896409587},{"title":"Energy reduction for STT-RAM using early write termination","url":"https://ieeexplore.ieee.org/abstract/document/5361281/","authors":["P Zhou","P Zhou B Zhao","P Zhou B Zhao J Yang","P Zhou B Zhao J Yang Y Zhang"],"year":2009,"numCitations":361,"pdf":"http://www.pitt.edu/~juy9/papers/ping_iccad_318.pdf","citationUrl":"http://scholar.google.com/scholar?cites=10230251561047507230&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:HkEfs5cn-Y0J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=10230251561047507230&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Multi retention level STT-RAM cache designs with a dynamic refresh scheme","url":"https://dl.acm.org/doi/abs/10.1145/2155620.2155659","authors":["Z Sun","Z Sun X Bi","Z Sun X Bi H Li","Z Sun X Bi H Li WF Wong","Z Sun X Bi H Li WF Wong ZL Ong","Z Sun X Bi H Li WF Wong ZL Ong X Zhu…"],"year":2011,"numCitations":240,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.939.9091&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=15812441524124661226&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:6jUWzckTcdsJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15812441524124661226&hl=en&as_sdt=0,5","publication":"dl.acm.org"},{"title":"Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs","url":"https://ieeexplore.ieee.org/abstract/document/6241517/","authors":["A Jog","A Jog AK Mishra","A Jog AK Mishra C Xu","A Jog AK Mishra C Xu Y Xie…"],"year":2012,"numCitations":282,"pdf":"https://seal.ece.ucsb.edu/sites/default/files/publications/06241517.pdf","citationUrl":"http://scholar.google.com/scholar?cites=2847761355335109049&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:uYnVVd1HhScJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2847761355335109049&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"A novel architecture of the 3D stacked MRAM L2 cache for CMPs","url":"https://ieeexplore.ieee.org/abstract/document/4798259/","authors":["G Sun","G Sun X Dong","G Sun X Dong Y Xie","G Sun X Dong Y Xie J Li…"],"year":2009,"numCitations":462,"pdf":"https://seal.ece.ucsb.edu/sites/seal.ece.ucsb.edu/files/publications/04798259.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15340818427040798350&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:jpaIixSJ5dQJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15340818427040798350&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"An energy efficient cache design using spin torque transfer (STT) RAM","url":"https://ieeexplore.ieee.org/abstract/document/5599037/","authors":["M Rasquinha","M Rasquinha D Choudhary…"],"year":2010,"numCitations":113,"pdf":"https://www.researchgate.net/profile/Subho_Chatterjee/publication/220847305_An_energy_efficient_cache_design_using_spin_torque_transfer_STT_RAM/links/5457c6e90cf26d5090ab519d/An-energy-efficient-cache-design-using-spin-torque-transfer-STT-RAM.pdf","citationUrl":"http://scholar.google.com/scholar?cites=13597571415862619092&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:1Ct_4ihHtLwJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13597571415862619092&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","url":"https://ieeexplore.ieee.org/abstract/document/6218223/","authors":["X Dong","X Dong C Xu","X Dong C Xu Y Xie","X Dong C Xu Y Xie NP Jouppi"],"year":2012,"numCitations":844,"pdf":"https://seal.ece.ucsb.edu/sites/seal.ece.ucsb.edu/files/publications/2012-NVsim-TCAD.pdf","citationUrl":"http://scholar.google.com/scholar?cites=14816856323930651572&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:tPvi01IMoM0J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14816856323930651572&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Hybrid cache architecture with disparate memory technologies","url":"https://dl.acm.org/doi/abs/10.1145/1555815.1555761","authors":["X Wu","X Wu J Li","X Wu J Li L Zhang","X Wu J Li L Zhang E Speight","X Wu J Li L Zhang E Speight R Rajamony…"],"year":2009,"numCitations":413,"pdf":"https://seal.ece.ucsb.edu/sites/seal.ece.ucsb.edu/files/publications/2009-ISCA.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12466897642247448043&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:62VQaVpRA60J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12466897642247448043&hl=en&as_sdt=0,5","publication":"dl.acm.org"},{"title":"Design of last-level on-chip cache using spin-torque transfer RAM (STT RAM)","url":"https://ieeexplore.ieee.org/abstract/document/5352236/","authors":["W Xu","W Xu H Sun","W Xu H Sun X Wang","W Xu H Sun X Wang Y Chen…"],"year":2009,"numCitations":142,"pdf":"https://ecse.rpi.edu/~tzhang/pub/STTTVLSI2011.pdf","citationUrl":"http://scholar.google.com/scholar?cites=16525225234825065508&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:JLQR88tkVeUJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=16525225234825065508&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement","url":"https://ieeexplore.ieee.org/abstract/document/4555878/","authors":["X Dong","X Dong X Wu","X Dong X Wu G Sun","X Dong X Wu G Sun Y Xie","X Dong X Wu G Sun Y Xie H Li…"],"year":2008,"numCitations":361,"pdf":"https://seal.ece.ucsb.edu/sites/default/files/publications/2008_04555878.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15749607114445889784&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:-CCDwDnYkdoJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15749607114445889784&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"}]}