Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun May 25 01:46:25 2025
| Host         : Zephyrus-G16 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MainProgram_control_sets_placed.rpt
| Design       : MainProgram
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------+------------------+------------------+----------------+
|                                             Clock Signal                                            |                    Enable Signal                    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------+------------------+------------------+----------------+
|  Slow_Clk_0/U_BinCounter/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[25] | Nanoprocessor_0/Program_Counter_0/Regs_reg[7][3][0] | Reset_IBUF       |                1 |              8 |
|  Slow_Clk_0/U_BinCounter/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[25] | Nanoprocessor_0/Program_Counter_0/Regs_reg[1][3][0] | Reset_IBUF       |                2 |              8 |
|  Slow_Clk_0/U_BinCounter/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[25] | Nanoprocessor_0/Program_Counter_0/E[0]              | Reset_IBUF       |                2 |              8 |
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------+------------------+------------------+----------------+


