#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/core/mpsoc_dbg_bus_module_core.sv
#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/core/mpsoc_dbg_bytefifo.sv
read_verilog -I rtl/verilog/pkg -sv rtl/verilog/core/mpsoc_dbg_crc32.sv
#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/core/mpsoc_dbg_jsp_module_core.sv
#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/core/mpsoc_dbg_or1k_biu.sv
#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/core/mpsoc_dbg_or1k_module.sv
#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/core/mpsoc_dbg_or1k_status_reg.sv
#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/core/mpsoc_dbg_syncflop.sv
#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/core/mpsoc_dbg_syncreg.sv

#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/ahb3/mpsoc_dbg_ahb3_biu.sv
#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/ahb3/mpsoc_dbg_ahb3_module.sv
#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/ahb3/mpsoc_dbg_jsp_apb_biu.sv
#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/ahb3/mpsoc_dbg_jsp_apb_module.sv
#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/ahb3/mpsoc_dbg_top_ahb3.sv

#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/wb/mpsoc_dbg_jsp_wb_biu.sv
#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/wb/mpsoc_dbg_jsp_wb_module.sv
#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/wb/mpsoc_dbg_top_wb.sv
#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/wb/mpsoc_dbg_wb_biu.sv
#read_verilog -I rtl/verilog/pkg -sv rtl/verilog/wb/mpsoc_dbg_wb_module.sv

#read_verilog -I rtl/verilog/pkg -sv bench/verilog/regression/mpsoc_dbg_testbench.sv
