vivado_path="/tools/Xilinx/Vivado/2024.1/bin/vivado"
vivado_project_path="/home/kiya/Repos/temp/xilinx-bram-evaluation/vivado_project/te0802_cg/read_bram_te0802"
pblock="pblock_3"
bram_row_x_position=3
bram36_min_y_position=10
bram36_max_y_position=10
reads=1000
output_path="/home/kiya/Repos/temp/xilinx-bram-evaluation/measurements/auto/single_18k_bram"
use_previous_value_ff=""
uart_sn="A801TJLF"
programming_interface="Digilent/25163300A212"
fpga="xczu2cg"
board_name="read_bram_te0802_zu2cg"
wait_time=0
