INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_decode_execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_execute_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_memory_writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_reg_fetch_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/register_nb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-2938] 'pcSource_E' is already implicitly declared on line 40 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:131]
WARNING: [VRFC 10-2938] 'memWrite_M' is already implicitly declared on line 58 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:186]
WARNING: [VRFC 10-2938] 'memWrite_size_M' is already implicitly declared on line 62 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:188]
WARNING: [VRFC 10-2938] 'rd_M' is already implicitly declared on line 61 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:189]
WARNING: [VRFC 10-2938] 'ALU_result_M' is already implicitly declared on line 60 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:190]
WARNING: [VRFC 10-2938] 'memRead_data_M' is already implicitly declared on line 67 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:193]
WARNING: [VRFC 10-2938] 'regWrite_W' is already implicitly declared on line 106 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:221]
WARNING: [VRFC 10-2938] 'rd_W' is already implicitly declared on line 109 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:223]
WARNING: [VRFC 10-2938] 'rf_write_data_W' is already implicitly declared on line 104 [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
