--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Display_Controller.twx Display_Controller.ncd -o
Display_Controller.twr Display_Controller.pcf -ucf Lab4_ucf.ucf

Design file:              Display_Controller.ncd
Physical constraint file: Display_Controller.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    7.298(R)|      SLOW  |    0.004(R)|      SLOW  |clock_BUFGP       |   0.000|
switches<0> |    3.254(R)|      SLOW  |   -1.350(R)|      FAST  |clock_BUFGP       |   0.000|
switches<1> |    3.444(R)|      SLOW  |   -1.481(R)|      FAST  |clock_BUFGP       |   0.000|
switches<2> |    2.944(R)|      SLOW  |   -1.026(R)|      FAST  |clock_BUFGP       |   0.000|
switches<3> |    3.051(R)|      SLOW  |   -1.193(R)|      FAST  |clock_BUFGP       |   0.000|
switches<4> |    3.206(R)|      SLOW  |   -1.239(R)|      FAST  |clock_BUFGP       |   0.000|
switches<5> |    3.224(R)|      SLOW  |   -1.297(R)|      FAST  |clock_BUFGP       |   0.000|
switches<6> |    3.183(R)|      SLOW  |   -1.223(R)|      FAST  |clock_BUFGP       |   0.000|
switches<7> |    2.839(R)|      SLOW  |   -0.996(R)|      FAST  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |        16.538(R)|      SLOW  |         6.818(R)|      FAST  |clock_BUFGP       |   0.000|
b           |        16.277(R)|      SLOW  |         6.770(R)|      FAST  |clock_BUFGP       |   0.000|
c           |        16.500(R)|      SLOW  |         6.888(R)|      FAST  |clock_BUFGP       |   0.000|
d           |        16.714(R)|      SLOW  |         6.948(R)|      FAST  |clock_BUFGP       |   0.000|
e           |        16.833(R)|      SLOW  |         6.824(R)|      FAST  |clock_BUFGP       |   0.000|
f           |        16.841(R)|      SLOW  |         7.062(R)|      FAST  |clock_BUFGP       |   0.000|
g           |        16.951(R)|      SLOW  |         6.886(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    6.467|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sel            |a              |   16.327|
sel            |b              |   16.396|
sel            |c              |   16.445|
sel            |d              |   16.503|
sel            |e              |   16.321|
sel            |f              |   16.786|
sel            |g              |   16.439|
---------------+---------------+---------+


Analysis completed Mon Oct 10 00:11:53 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 248 MB



