{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566843699999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566843700000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 15:21:39 2019 " "Processing started: Mon Aug 26 15:21:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566843700000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1566843700000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Demux -c Demux " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Demux -c Demux" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1566843700001 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Demux_7_1200mv_85c_slow.vo /home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/simulation/modelsim/ simulation " "Generated file Demux_7_1200mv_85c_slow.vo in folder \"/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566843700501 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Demux_7_1200mv_0c_slow.vo /home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/simulation/modelsim/ simulation " "Generated file Demux_7_1200mv_0c_slow.vo in folder \"/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566843700518 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Demux_min_1200mv_0c_fast.vo /home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/simulation/modelsim/ simulation " "Generated file Demux_min_1200mv_0c_fast.vo in folder \"/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566843700536 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Demux.vo /home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/simulation/modelsim/ simulation " "Generated file Demux.vo in folder \"/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566843700553 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Demux_7_1200mv_85c_v_slow.sdo /home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/simulation/modelsim/ simulation " "Generated file Demux_7_1200mv_85c_v_slow.sdo in folder \"/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566843700572 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Demux_7_1200mv_0c_v_slow.sdo /home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/simulation/modelsim/ simulation " "Generated file Demux_7_1200mv_0c_v_slow.sdo in folder \"/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566843700588 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Demux_min_1200mv_0c_v_fast.sdo /home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/simulation/modelsim/ simulation " "Generated file Demux_min_1200mv_0c_v_fast.sdo in folder \"/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566843700605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Demux_v.sdo /home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/simulation/modelsim/ simulation " "Generated file Demux_v.sdo in folder \"/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1566843700622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1059 " "Peak virtual memory: 1059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566843700655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 15:21:40 2019 " "Processing ended: Mon Aug 26 15:21:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566843700655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566843700655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566843700655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1566843700655 ""}
