
103C8T6_Remote_Transmitter_Ver_006.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c18  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bac  08006d24  08006d24  00007d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078d0  080078d0  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080078d0  080078d0  000088d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078d8  080078d8  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078d8  080078d8  000088d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080078dc  080078dc  000088dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080078e0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000854  20000060  08007940  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008b4  08007940  000098b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e04f  00000000  00000000  00009089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000228f  00000000  00000000  000170d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d70  00000000  00000000  00019368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aa3  00000000  00000000  0001a0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000184e1  00000000  00000000  0001ab7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011146  00000000  00000000  0003305c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ba7a  00000000  00000000  000441a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cfc1c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e5c  00000000  00000000  000cfc60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  000d3abc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	08006d0c 	.word	0x08006d0c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	08006d0c 	.word	0x08006d0c

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000170:	b580      	push	{r7, lr}
 8000172:	b0b0      	sub	sp, #192	@ 0xc0
 8000174:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000176:	f002 f9dd 	bl	8002534 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800017a:	f000 fca7 	bl	8000acc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800017e:	f000 fdeb 	bl	8000d58 <MX_GPIO_Init>
	MX_ADC1_Init();
 8000182:	f000 fcf3 	bl	8000b6c <MX_ADC1_Init>
	MX_I2C1_Init();
 8000186:	f000 fd2f 	bl	8000be8 <MX_I2C1_Init>
	MX_SPI1_Init();
 800018a:	f000 fd5b 	bl	8000c44 <MX_SPI1_Init>
	MX_USART2_UART_Init();
 800018e:	f000 fd8f 	bl	8000cb0 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8000192:	f000 fdb7 	bl	8000d04 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */

	HAL_UART_Receive_IT(&huart3, &rx3_byte, 1);
 8000196:	2201      	movs	r2, #1
 8000198:	49b6      	ldr	r1, [pc, #728]	@ (8000474 <main+0x304>)
 800019a:	48b7      	ldr	r0, [pc, #732]	@ (8000478 <main+0x308>)
 800019c:	f005 faa6 	bl	80056ec <HAL_UART_Receive_IT>

	// init SSD1306
	SSD1306_Init();
 80001a0:	f001 fe7a 	bl	8001e98 <SSD1306_Init>

	// startup banner on OLED and UART2
	SSD1306_Clear();
 80001a4:	f001 ff0a 	bl	8001fbc <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "Rover Transmitter:");
 80001a8:	4ab4      	ldr	r2, [pc, #720]	@ (800047c <main+0x30c>)
 80001aa:	2100      	movs	r1, #0
 80001ac:	2000      	movs	r0, #0
 80001ae:	f001 ff73 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 20, "ESP32 <-> STM32");     // increased gap
 80001b2:	4ab3      	ldr	r2, [pc, #716]	@ (8000480 <main+0x310>)
 80001b4:	2114      	movs	r1, #20
 80001b6:	2000      	movs	r0, #0
 80001b8:	f001 ff6e 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_Update();
 80001bc:	f001 fec2 	bl	8001f44 <SSD1306_Update>

	HAL_Delay(5000);
 80001c0:	f241 3088 	movw	r0, #5000	@ 0x1388
 80001c4:	f002 fa18 	bl	80025f8 <HAL_Delay>

	UART2_Print("=====================================\r\n");
 80001c8:	48ae      	ldr	r0, [pc, #696]	@ (8000484 <main+0x314>)
 80001ca:	f000 fe1d 	bl	8000e08 <UART2_Print>
	UART2_Print("Serial Communication of ESP32 and STM32\r\n");
 80001ce:	48ae      	ldr	r0, [pc, #696]	@ (8000488 <main+0x318>)
 80001d0:	f000 fe1a 	bl	8000e08 <UART2_Print>
	UART2_Print("RX = PB11   (STM32 RX <- ESP TX)\r\n");
 80001d4:	48ad      	ldr	r0, [pc, #692]	@ (800048c <main+0x31c>)
 80001d6:	f000 fe17 	bl	8000e08 <UART2_Print>
	UART2_Print("TX = PB10   (STM32 TX -> ESP RX)\r\n");
 80001da:	48ad      	ldr	r0, [pc, #692]	@ (8000490 <main+0x320>)
 80001dc:	f000 fe14 	bl	8000e08 <UART2_Print>
	UART2_Print("=====================================\r\n");
 80001e0:	48a8      	ldr	r0, [pc, #672]	@ (8000484 <main+0x314>)
 80001e2:	f000 fe11 	bl	8000e08 <UART2_Print>

	// Initial locked pass screen
	memset(btn_counts, 0, sizeof(btn_counts));
 80001e6:	2228      	movs	r2, #40	@ 0x28
 80001e8:	2100      	movs	r1, #0
 80001ea:	48aa      	ldr	r0, [pc, #680]	@ (8000494 <main+0x324>)
 80001ec:	f006 f8ee 	bl	80063cc <memset>
	ui_state = 0; // locked idle
 80001f0:	4ba9      	ldr	r3, [pc, #676]	@ (8000498 <main+0x328>)
 80001f2:	2200      	movs	r2, #0
 80001f4:	601a      	str	r2, [r3, #0]
	memset(passbuf, 0, sizeof(passbuf));
 80001f6:	2205      	movs	r2, #5
 80001f8:	2100      	movs	r1, #0
 80001fa:	48a8      	ldr	r0, [pc, #672]	@ (800049c <main+0x32c>)
 80001fc:	f006 f8e6 	bl	80063cc <memset>
	passlen = 0;
 8000200:	4ba7      	ldr	r3, [pc, #668]	@ (80004a0 <main+0x330>)
 8000202:	2200      	movs	r2, #0
 8000204:	701a      	strb	r2, [r3, #0]

	SSD1306_Clear();
 8000206:	f001 fed9 	bl	8001fbc <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "Welcome");
 800020a:	4aa6      	ldr	r2, [pc, #664]	@ (80004a4 <main+0x334>)
 800020c:	2100      	movs	r1, #0
 800020e:	2000      	movs	r0, #0
 8000210:	f001 ff42 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 12, "Press BTN:3 x5 ->");
 8000214:	4aa4      	ldr	r2, [pc, #656]	@ (80004a8 <main+0x338>)
 8000216:	210c      	movs	r1, #12
 8000218:	2000      	movs	r0, #0
 800021a:	f001 ff3d 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 24, "Number Mode");
 800021e:	4aa3      	ldr	r2, [pc, #652]	@ (80004ac <main+0x33c>)
 8000220:	2118      	movs	r1, #24
 8000222:	2000      	movs	r0, #0
 8000224:	f001 ff38 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 36, "Press BTN:1 x5 ->");
 8000228:	4aa1      	ldr	r2, [pc, #644]	@ (80004b0 <main+0x340>)
 800022a:	2124      	movs	r1, #36	@ 0x24
 800022c:	2000      	movs	r0, #0
 800022e:	f001 ff33 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 48, "Arrow Mode");
 8000232:	4aa0      	ldr	r2, [pc, #640]	@ (80004b4 <main+0x344>)
 8000234:	2130      	movs	r1, #48	@ 0x30
 8000236:	2000      	movs	r0, #0
 8000238:	f001 ff2e 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_Update();
 800023c:	f001 fe82 	bl	8001f44 <SSD1306_Update>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		uint8_t ch;
		while (rbuf_pop(&ch)) {
 8000240:	e2bb      	b.n	80007ba <main+0x64a>
			// build a line until newline
			if (ch == '\n') {
 8000242:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8000246:	2b0a      	cmp	r3, #10
 8000248:	f040 82a0 	bne.w	800078c <main+0x61c>
				line[line_idx] = 0;
 800024c:	4b9a      	ldr	r3, [pc, #616]	@ (80004b8 <main+0x348>)
 800024e:	781b      	ldrb	r3, [r3, #0]
 8000250:	461a      	mov	r2, r3
 8000252:	4b9a      	ldr	r3, [pc, #616]	@ (80004bc <main+0x34c>)
 8000254:	2100      	movs	r1, #0
 8000256:	5499      	strb	r1, [r3, r2]
				line_idx = 0;
 8000258:	4b97      	ldr	r3, [pc, #604]	@ (80004b8 <main+0x348>)
 800025a:	2200      	movs	r2, #0
 800025c:	701a      	strb	r2, [r3, #0]

				// print raw received line to UART2 as monitor
				char outline[64];
				snprintf(outline, sizeof(outline), "RX3: %s\r\n", line);
 800025e:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8000262:	4b96      	ldr	r3, [pc, #600]	@ (80004bc <main+0x34c>)
 8000264:	4a96      	ldr	r2, [pc, #600]	@ (80004c0 <main+0x350>)
 8000266:	2140      	movs	r1, #64	@ 0x40
 8000268:	f006 f858 	bl	800631c <sniprintf>
				UART2_Print(outline);
 800026c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000270:	4618      	mov	r0, r3
 8000272:	f000 fdc9 	bl	8000e08 <UART2_Print>

				// handle BTN: messages
				if (strncmp(line, "BTN:", 4) == 0) {
 8000276:	2204      	movs	r2, #4
 8000278:	4992      	ldr	r1, [pc, #584]	@ (80004c4 <main+0x354>)
 800027a:	4890      	ldr	r0, [pc, #576]	@ (80004bc <main+0x34c>)
 800027c:	f006 f8ae 	bl	80063dc <strncmp>
 8000280:	4603      	mov	r3, r0
 8000282:	2b00      	cmp	r3, #0
 8000284:	f040 8299 	bne.w	80007ba <main+0x64a>
					if (btn_counts[9] >= 10) {
 8000288:	4b82      	ldr	r3, [pc, #520]	@ (8000494 <main+0x324>)
 800028a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800028c:	2b09      	cmp	r3, #9
 800028e:	dd02      	ble.n	8000296 <main+0x126>
						ResetToPasscodeScreen();
 8000290:	f000 ffc4 	bl	800121c <ResetToPasscodeScreen>
						continue;
 8000294:	e291      	b.n	80007ba <main+0x64a>
					}

					int bid = atoi(&line[4]);
 8000296:	488c      	ldr	r0, [pc, #560]	@ (80004c8 <main+0x358>)
 8000298:	f005 ffb8 	bl	800620c <atoi>
 800029c:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
					if (bid >= 1 && bid <= 9) {
 80002a0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	f340 8288 	ble.w	80007ba <main+0x64a>
 80002aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80002ae:	2b09      	cmp	r3, #9
 80002b0:	f300 8283 	bgt.w	80007ba <main+0x64a>
						// increment counter for that button (trigger counters)
						btn_counts[bid]++;
 80002b4:	4a77      	ldr	r2, [pc, #476]	@ (8000494 <main+0x324>)
 80002b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80002ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002be:	1c5a      	adds	r2, r3, #1
 80002c0:	4974      	ldr	r1, [pc, #464]	@ (8000494 <main+0x324>)
 80002c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80002c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

						// print counter
						char tmp[48];
						snprintf(tmp, sizeof(tmp), "BTN %d count=%d\r\n", bid,
 80002ca:	4a72      	ldr	r2, [pc, #456]	@ (8000494 <main+0x324>)
 80002cc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80002d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002d4:	f107 0020 	add.w	r0, r7, #32
 80002d8:	9300      	str	r3, [sp, #0]
 80002da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80002de:	4a7b      	ldr	r2, [pc, #492]	@ (80004cc <main+0x35c>)
 80002e0:	2130      	movs	r1, #48	@ 0x30
 80002e2:	f006 f81b 	bl	800631c <sniprintf>
								btn_counts[bid]);
						UART2_Print(tmp);
 80002e6:	f107 0320 	add.w	r3, r7, #32
 80002ea:	4618      	mov	r0, r3
 80002ec:	f000 fd8c 	bl	8000e08 <UART2_Print>

						// check triggers for mode switching
						if (btn_counts[1] >= 5) {
 80002f0:	4b68      	ldr	r3, [pc, #416]	@ (8000494 <main+0x324>)
 80002f2:	685b      	ldr	r3, [r3, #4]
 80002f4:	2b04      	cmp	r3, #4
 80002f6:	dd22      	ble.n	800033e <main+0x1ce>
							ui_state = 2; // Arrow Mode
 80002f8:	4b67      	ldr	r3, [pc, #412]	@ (8000498 <main+0x328>)
 80002fa:	2202      	movs	r2, #2
 80002fc:	601a      	str	r2, [r3, #0]
							btn_counts[1] = 0; // reset trigger counter only
 80002fe:	4b65      	ldr	r3, [pc, #404]	@ (8000494 <main+0x324>)
 8000300:	2200      	movs	r2, #0
 8000302:	605a      	str	r2, [r3, #4]
							UART2_Print("Mode -> ARROW MODE\r\n");
 8000304:	4872      	ldr	r0, [pc, #456]	@ (80004d0 <main+0x360>)
 8000306:	f000 fd7f 	bl	8000e08 <UART2_Print>
							SSD1306_Clear();
 800030a:	f001 fe57 	bl	8001fbc <SSD1306_Clear>
							SSD1306_WriteStringXY(0, 0, "MODE: ARROW");
 800030e:	4a71      	ldr	r2, [pc, #452]	@ (80004d4 <main+0x364>)
 8000310:	2100      	movs	r1, #0
 8000312:	2000      	movs	r0, #0
 8000314:	f001 fec0 	bl	8002098 <SSD1306_WriteStringXY>
							SSD1306_WriteStringXY(0, 14,
 8000318:	4a6f      	ldr	r2, [pc, #444]	@ (80004d8 <main+0x368>)
 800031a:	210e      	movs	r1, #14
 800031c:	2000      	movs	r0, #0
 800031e:	f001 febb 	bl	8002098 <SSD1306_WriteStringXY>
									"Buttons act as arrows");
							SSD1306_Update();
 8000322:	f001 fe0f 	bl	8001f44 <SSD1306_Update>
							HAL_Delay(600);
 8000326:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800032a:	f002 f965 	bl	80025f8 <HAL_Delay>
							ShowMainMenu(cursor);
 800032e:	4b6b      	ldr	r3, [pc, #428]	@ (80004dc <main+0x36c>)
 8000330:	781b      	ldrb	r3, [r3, #0]
 8000332:	4618      	mov	r0, r3
 8000334:	f000 fe42 	bl	8000fbc <ShowMainMenu>
							reset_all_btn_counts();
 8000338:	f000 ff56 	bl	80011e8 <reset_all_btn_counts>
							continue;
 800033c:	e23d      	b.n	80007ba <main+0x64a>
						}
						if (btn_counts[3] >= 5) {
 800033e:	4b55      	ldr	r3, [pc, #340]	@ (8000494 <main+0x324>)
 8000340:	68db      	ldr	r3, [r3, #12]
 8000342:	2b04      	cmp	r3, #4
 8000344:	dd15      	ble.n	8000372 <main+0x202>
							ui_state = 1; // Number Mode
 8000346:	4b54      	ldr	r3, [pc, #336]	@ (8000498 <main+0x328>)
 8000348:	2201      	movs	r2, #1
 800034a:	601a      	str	r2, [r3, #0]
							btn_counts[3] = 0;
 800034c:	4b51      	ldr	r3, [pc, #324]	@ (8000494 <main+0x324>)
 800034e:	2200      	movs	r2, #0
 8000350:	60da      	str	r2, [r3, #12]
							UART2_Print("Mode -> NUMBER MODE\r\n");
 8000352:	4863      	ldr	r0, [pc, #396]	@ (80004e0 <main+0x370>)
 8000354:	f000 fd58 	bl	8000e08 <UART2_Print>
							passlen = 0;
 8000358:	4b51      	ldr	r3, [pc, #324]	@ (80004a0 <main+0x330>)
 800035a:	2200      	movs	r2, #0
 800035c:	701a      	strb	r2, [r3, #0]
							memset(passbuf, 0, sizeof(passbuf));
 800035e:	2205      	movs	r2, #5
 8000360:	2100      	movs	r1, #0
 8000362:	484e      	ldr	r0, [pc, #312]	@ (800049c <main+0x32c>)
 8000364:	f006 f832 	bl	80063cc <memset>
							DrawPassScreen();
 8000368:	f000 fdd6 	bl	8000f18 <DrawPassScreen>
							reset_all_btn_counts();
 800036c:	f000 ff3c 	bl	80011e8 <reset_all_btn_counts>
							continue;
 8000370:	e1f5      	b.n	800075e <main+0x5ee>
						}

						// If currently in Number Mode: append digits to pass
						if (ui_state == 1) {
 8000372:	4b49      	ldr	r3, [pc, #292]	@ (8000498 <main+0x328>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	2b01      	cmp	r3, #1
 8000378:	f040 80c4 	bne.w	8000504 <main+0x394>
							uint32_t now = HAL_GetTick();
 800037c:	f002 f932 	bl	80025e4 <HAL_GetTick>
 8000380:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
							if (now - last_digit_time >= 200) { // 200ms rate limit
 8000384:	4b57      	ldr	r3, [pc, #348]	@ (80004e4 <main+0x374>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800038c:	1ad3      	subs	r3, r2, r3
 800038e:	2bc7      	cmp	r3, #199	@ 0xc7
 8000390:	f240 81e4 	bls.w	800075c <main+0x5ec>
								if (passlen < 4) {
 8000394:	4b42      	ldr	r3, [pc, #264]	@ (80004a0 <main+0x330>)
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	2b03      	cmp	r3, #3
 800039a:	d825      	bhi.n	80003e8 <main+0x278>
									passbuf[passlen++] = '0' + bid;
 800039c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80003a0:	b2da      	uxtb	r2, r3
 80003a2:	4b3f      	ldr	r3, [pc, #252]	@ (80004a0 <main+0x330>)
 80003a4:	781b      	ldrb	r3, [r3, #0]
 80003a6:	1c59      	adds	r1, r3, #1
 80003a8:	b2c8      	uxtb	r0, r1
 80003aa:	493d      	ldr	r1, [pc, #244]	@ (80004a0 <main+0x330>)
 80003ac:	7008      	strb	r0, [r1, #0]
 80003ae:	4619      	mov	r1, r3
 80003b0:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 80003b4:	b2da      	uxtb	r2, r3
 80003b6:	4b39      	ldr	r3, [pc, #228]	@ (800049c <main+0x32c>)
 80003b8:	545a      	strb	r2, [r3, r1]
									passbuf[passlen] = 0;
 80003ba:	4b39      	ldr	r3, [pc, #228]	@ (80004a0 <main+0x330>)
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	461a      	mov	r2, r3
 80003c0:	4b36      	ldr	r3, [pc, #216]	@ (800049c <main+0x32c>)
 80003c2:	2100      	movs	r1, #0
 80003c4:	5499      	strb	r1, [r3, r2]
									last_digit_time = now;
 80003c6:	4a47      	ldr	r2, [pc, #284]	@ (80004e4 <main+0x374>)
 80003c8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80003cc:	6013      	str	r3, [r2, #0]
									char t[32];
									snprintf(t, sizeof(t),
 80003ce:	4638      	mov	r0, r7
 80003d0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80003d4:	4a44      	ldr	r2, [pc, #272]	@ (80004e8 <main+0x378>)
 80003d6:	2120      	movs	r1, #32
 80003d8:	f005 ffa0 	bl	800631c <sniprintf>
											"Digit %d appended\r\n", bid);
									UART2_Print(t);
 80003dc:	463b      	mov	r3, r7
 80003de:	4618      	mov	r0, r3
 80003e0:	f000 fd12 	bl	8000e08 <UART2_Print>
									DrawPassScreen();
 80003e4:	f000 fd98 	bl	8000f18 <DrawPassScreen>
								}
								if (passlen == 4) {
 80003e8:	4b2d      	ldr	r3, [pc, #180]	@ (80004a0 <main+0x330>)
 80003ea:	781b      	ldrb	r3, [r3, #0]
 80003ec:	2b04      	cmp	r3, #4
 80003ee:	f040 81b5 	bne.w	800075c <main+0x5ec>
									if (strcmp(passbuf, "9985") == 0) {
 80003f2:	493e      	ldr	r1, [pc, #248]	@ (80004ec <main+0x37c>)
 80003f4:	4829      	ldr	r0, [pc, #164]	@ (800049c <main+0x32c>)
 80003f6:	f7ff fea9 	bl	800014c <strcmp>
 80003fa:	4603      	mov	r3, r0
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d11e      	bne.n	800043e <main+0x2ce>
										UART2_Print(
 8000400:	483b      	ldr	r0, [pc, #236]	@ (80004f0 <main+0x380>)
 8000402:	f000 fd01 	bl	8000e08 <UART2_Print>
												"PASSCODE OK - UNLOCKED\r\n");
										SSD1306_Clear();
 8000406:	f001 fdd9 	bl	8001fbc <SSD1306_Clear>
										SSD1306_WriteStringXY(0, 0,
 800040a:	4a3a      	ldr	r2, [pc, #232]	@ (80004f4 <main+0x384>)
 800040c:	2100      	movs	r1, #0
 800040e:	2000      	movs	r0, #0
 8000410:	f001 fe42 	bl	8002098 <SSD1306_WriteStringXY>
												"PASSCODE OK");
										SSD1306_Update();
 8000414:	f001 fd96 	bl	8001f44 <SSD1306_Update>
										HAL_Delay(600);
 8000418:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800041c:	f002 f8ec 	bl	80025f8 <HAL_Delay>
										ui_state = 3;
 8000420:	4b1d      	ldr	r3, [pc, #116]	@ (8000498 <main+0x328>)
 8000422:	2203      	movs	r2, #3
 8000424:	601a      	str	r2, [r3, #0]
										menu = 0;
 8000426:	4b34      	ldr	r3, [pc, #208]	@ (80004f8 <main+0x388>)
 8000428:	2200      	movs	r2, #0
 800042a:	701a      	strb	r2, [r3, #0]
										cursor = 1;
 800042c:	4b2b      	ldr	r3, [pc, #172]	@ (80004dc <main+0x36c>)
 800042e:	2201      	movs	r2, #1
 8000430:	701a      	strb	r2, [r3, #0]
										ShowMainMenu(cursor);
 8000432:	4b2a      	ldr	r3, [pc, #168]	@ (80004dc <main+0x36c>)
 8000434:	781b      	ldrb	r3, [r3, #0]
 8000436:	4618      	mov	r0, r3
 8000438:	f000 fdc0 	bl	8000fbc <ShowMainMenu>
										memset(passbuf, 0, sizeof(passbuf));
										DrawPassScreen();
									}
								}
							}
							continue;
 800043c:	e18e      	b.n	800075c <main+0x5ec>
										UART2_Print("PASSCODE WRONG\r\n");
 800043e:	482f      	ldr	r0, [pc, #188]	@ (80004fc <main+0x38c>)
 8000440:	f000 fce2 	bl	8000e08 <UART2_Print>
										SSD1306_Clear();
 8000444:	f001 fdba 	bl	8001fbc <SSD1306_Clear>
										SSD1306_WriteStringXY(0, 0,
 8000448:	4a2d      	ldr	r2, [pc, #180]	@ (8000500 <main+0x390>)
 800044a:	2100      	movs	r1, #0
 800044c:	2000      	movs	r0, #0
 800044e:	f001 fe23 	bl	8002098 <SSD1306_WriteStringXY>
										SSD1306_Update();
 8000452:	f001 fd77 	bl	8001f44 <SSD1306_Update>
										HAL_Delay(800);
 8000456:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800045a:	f002 f8cd 	bl	80025f8 <HAL_Delay>
										passlen = 0;
 800045e:	4b10      	ldr	r3, [pc, #64]	@ (80004a0 <main+0x330>)
 8000460:	2200      	movs	r2, #0
 8000462:	701a      	strb	r2, [r3, #0]
										memset(passbuf, 0, sizeof(passbuf));
 8000464:	2205      	movs	r2, #5
 8000466:	2100      	movs	r1, #0
 8000468:	480c      	ldr	r0, [pc, #48]	@ (800049c <main+0x32c>)
 800046a:	f005 ffaf 	bl	80063cc <memset>
										DrawPassScreen();
 800046e:	f000 fd53 	bl	8000f18 <DrawPassScreen>
							continue;
 8000472:	e173      	b.n	800075c <main+0x5ec>
 8000474:	200002ec 	.word	0x200002ec
 8000478:	200001a0 	.word	0x200001a0
 800047c:	08006d24 	.word	0x08006d24
 8000480:	08006d38 	.word	0x08006d38
 8000484:	08006d48 	.word	0x08006d48
 8000488:	08006d70 	.word	0x08006d70
 800048c:	08006d9c 	.word	0x08006d9c
 8000490:	08006dc0 	.word	0x08006dc0
 8000494:	20000328 	.word	0x20000328
 8000498:	20000324 	.word	0x20000324
 800049c:	20000354 	.word	0x20000354
 80004a0:	20000359 	.word	0x20000359
 80004a4:	08006de4 	.word	0x08006de4
 80004a8:	08006dec 	.word	0x08006dec
 80004ac:	08006e00 	.word	0x08006e00
 80004b0:	08006e0c 	.word	0x08006e0c
 80004b4:	08006e20 	.word	0x08006e20
 80004b8:	20000320 	.word	0x20000320
 80004bc:	200002f0 	.word	0x200002f0
 80004c0:	08006e2c 	.word	0x08006e2c
 80004c4:	08006e38 	.word	0x08006e38
 80004c8:	200002f4 	.word	0x200002f4
 80004cc:	08006e40 	.word	0x08006e40
 80004d0:	08006e54 	.word	0x08006e54
 80004d4:	08006e6c 	.word	0x08006e6c
 80004d8:	08006e78 	.word	0x08006e78
 80004dc:	20000000 	.word	0x20000000
 80004e0:	08006e90 	.word	0x08006e90
 80004e4:	20000350 	.word	0x20000350
 80004e8:	08006ea8 	.word	0x08006ea8
 80004ec:	08006ebc 	.word	0x08006ebc
 80004f0:	08006ec4 	.word	0x08006ec4
 80004f4:	08006ee0 	.word	0x08006ee0
 80004f8:	20000321 	.word	0x20000321
 80004fc:	08006eec 	.word	0x08006eec
 8000500:	08006f00 	.word	0x08006f00
						}

						// ARROW MODE or UNLOCKED MENU
						if (ui_state == 2 || ui_state == 3) {
 8000504:	4b96      	ldr	r3, [pc, #600]	@ (8000760 <main+0x5f0>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	2b02      	cmp	r3, #2
 800050a:	d004      	beq.n	8000516 <main+0x3a6>
 800050c:	4b94      	ldr	r3, [pc, #592]	@ (8000760 <main+0x5f0>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	2b03      	cmp	r3, #3
 8000512:	f040 8152 	bne.w	80007ba <main+0x64a>

							switch (bid) {
 8000516:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800051a:	3b02      	subs	r3, #2
 800051c:	2b06      	cmp	r3, #6
 800051e:	f200 8111 	bhi.w	8000744 <main+0x5d4>
 8000522:	a201      	add	r2, pc, #4	@ (adr r2, 8000528 <main+0x3b8>)
 8000524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000528:	08000545 	.word	0x08000545
 800052c:	08000745 	.word	0x08000745
 8000530:	08000621 	.word	0x08000621
 8000534:	0800065b 	.word	0x0800065b
 8000538:	08000653 	.word	0x08000653
 800053c:	08000717 	.word	0x08000717
 8000540:	080005b3 	.word	0x080005b3

							case 2: // UP
								UART2_Print("ACTION: UP\r\n");
 8000544:	4887      	ldr	r0, [pc, #540]	@ (8000764 <main+0x5f4>)
 8000546:	f000 fc5f 	bl	8000e08 <UART2_Print>

								if (ui_state == 3) {
 800054a:	4b85      	ldr	r3, [pc, #532]	@ (8000760 <main+0x5f0>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	2b03      	cmp	r3, #3
 8000550:	f040 80fa 	bne.w	8000748 <main+0x5d8>

									if (menu == 0) {
 8000554:	4b84      	ldr	r3, [pc, #528]	@ (8000768 <main+0x5f8>)
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	2b00      	cmp	r3, #0
 800055a:	d112      	bne.n	8000582 <main+0x412>
										cursor--;
 800055c:	4b83      	ldr	r3, [pc, #524]	@ (800076c <main+0x5fc>)
 800055e:	781b      	ldrb	r3, [r3, #0]
 8000560:	3b01      	subs	r3, #1
 8000562:	b2da      	uxtb	r2, r3
 8000564:	4b81      	ldr	r3, [pc, #516]	@ (800076c <main+0x5fc>)
 8000566:	701a      	strb	r2, [r3, #0]
										if (cursor < 1)
 8000568:	4b80      	ldr	r3, [pc, #512]	@ (800076c <main+0x5fc>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d102      	bne.n	8000576 <main+0x406>
											cursor = 3;
 8000570:	4b7e      	ldr	r3, [pc, #504]	@ (800076c <main+0x5fc>)
 8000572:	2203      	movs	r2, #3
 8000574:	701a      	strb	r2, [r3, #0]
										ShowMainMenu(cursor);
 8000576:	4b7d      	ldr	r3, [pc, #500]	@ (800076c <main+0x5fc>)
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	4618      	mov	r0, r3
 800057c:	f000 fd1e 	bl	8000fbc <ShowMainMenu>
										if (cursor < 1)
											cursor = 6;
										ShowTestEquipmentMenu(cursor);
									}
								}
								break;
 8000580:	e0e2      	b.n	8000748 <main+0x5d8>
									else if (menu == 1) {
 8000582:	4b79      	ldr	r3, [pc, #484]	@ (8000768 <main+0x5f8>)
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	2b01      	cmp	r3, #1
 8000588:	f040 80de 	bne.w	8000748 <main+0x5d8>
										cursor--;
 800058c:	4b77      	ldr	r3, [pc, #476]	@ (800076c <main+0x5fc>)
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	3b01      	subs	r3, #1
 8000592:	b2da      	uxtb	r2, r3
 8000594:	4b75      	ldr	r3, [pc, #468]	@ (800076c <main+0x5fc>)
 8000596:	701a      	strb	r2, [r3, #0]
										if (cursor < 1)
 8000598:	4b74      	ldr	r3, [pc, #464]	@ (800076c <main+0x5fc>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d102      	bne.n	80005a6 <main+0x436>
											cursor = 6;
 80005a0:	4b72      	ldr	r3, [pc, #456]	@ (800076c <main+0x5fc>)
 80005a2:	2206      	movs	r2, #6
 80005a4:	701a      	strb	r2, [r3, #0]
										ShowTestEquipmentMenu(cursor);
 80005a6:	4b71      	ldr	r3, [pc, #452]	@ (800076c <main+0x5fc>)
 80005a8:	781b      	ldrb	r3, [r3, #0]
 80005aa:	4618      	mov	r0, r3
 80005ac:	f000 fd40 	bl	8001030 <ShowTestEquipmentMenu>
								break;
 80005b0:	e0ca      	b.n	8000748 <main+0x5d8>

							case 8: // DOWN
								UART2_Print("ACTION: DOWN\r\n");
 80005b2:	486f      	ldr	r0, [pc, #444]	@ (8000770 <main+0x600>)
 80005b4:	f000 fc28 	bl	8000e08 <UART2_Print>

								if (ui_state == 3) {
 80005b8:	4b69      	ldr	r3, [pc, #420]	@ (8000760 <main+0x5f0>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	2b03      	cmp	r3, #3
 80005be:	f040 80c5 	bne.w	800074c <main+0x5dc>

									if (menu == 0) {
 80005c2:	4b69      	ldr	r3, [pc, #420]	@ (8000768 <main+0x5f8>)
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d112      	bne.n	80005f0 <main+0x480>
										cursor++;
 80005ca:	4b68      	ldr	r3, [pc, #416]	@ (800076c <main+0x5fc>)
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	3301      	adds	r3, #1
 80005d0:	b2da      	uxtb	r2, r3
 80005d2:	4b66      	ldr	r3, [pc, #408]	@ (800076c <main+0x5fc>)
 80005d4:	701a      	strb	r2, [r3, #0]
										if (cursor > 3)
 80005d6:	4b65      	ldr	r3, [pc, #404]	@ (800076c <main+0x5fc>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	2b03      	cmp	r3, #3
 80005dc:	d902      	bls.n	80005e4 <main+0x474>
											cursor = 1;
 80005de:	4b63      	ldr	r3, [pc, #396]	@ (800076c <main+0x5fc>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	701a      	strb	r2, [r3, #0]
										ShowMainMenu(cursor);
 80005e4:	4b61      	ldr	r3, [pc, #388]	@ (800076c <main+0x5fc>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	4618      	mov	r0, r3
 80005ea:	f000 fce7 	bl	8000fbc <ShowMainMenu>
										if (cursor > 6)
											cursor = 1;
										ShowTestEquipmentMenu(cursor);
									}
								}
								break;
 80005ee:	e0ad      	b.n	800074c <main+0x5dc>
									else if (menu == 1) {
 80005f0:	4b5d      	ldr	r3, [pc, #372]	@ (8000768 <main+0x5f8>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	2b01      	cmp	r3, #1
 80005f6:	f040 80a9 	bne.w	800074c <main+0x5dc>
										cursor++;
 80005fa:	4b5c      	ldr	r3, [pc, #368]	@ (800076c <main+0x5fc>)
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	3301      	adds	r3, #1
 8000600:	b2da      	uxtb	r2, r3
 8000602:	4b5a      	ldr	r3, [pc, #360]	@ (800076c <main+0x5fc>)
 8000604:	701a      	strb	r2, [r3, #0]
										if (cursor > 6)
 8000606:	4b59      	ldr	r3, [pc, #356]	@ (800076c <main+0x5fc>)
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	2b06      	cmp	r3, #6
 800060c:	d902      	bls.n	8000614 <main+0x4a4>
											cursor = 1;
 800060e:	4b57      	ldr	r3, [pc, #348]	@ (800076c <main+0x5fc>)
 8000610:	2201      	movs	r2, #1
 8000612:	701a      	strb	r2, [r3, #0]
										ShowTestEquipmentMenu(cursor);
 8000614:	4b55      	ldr	r3, [pc, #340]	@ (800076c <main+0x5fc>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	4618      	mov	r0, r3
 800061a:	f000 fd09 	bl	8001030 <ShowTestEquipmentMenu>
								break;
 800061e:	e095      	b.n	800074c <main+0x5dc>

							case 4: // LEFT
								UART2_Print("ACTION: LEFT\r\n");
 8000620:	4854      	ldr	r0, [pc, #336]	@ (8000774 <main+0x604>)
 8000622:	f000 fbf1 	bl	8000e08 <UART2_Print>
								if (ui_state == 3 && menu == 1) {
 8000626:	4b4e      	ldr	r3, [pc, #312]	@ (8000760 <main+0x5f0>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	2b03      	cmp	r3, #3
 800062c:	f040 8090 	bne.w	8000750 <main+0x5e0>
 8000630:	4b4d      	ldr	r3, [pc, #308]	@ (8000768 <main+0x5f8>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b01      	cmp	r3, #1
 8000636:	f040 808b 	bne.w	8000750 <main+0x5e0>
									menu = 0;
 800063a:	4b4b      	ldr	r3, [pc, #300]	@ (8000768 <main+0x5f8>)
 800063c:	2200      	movs	r2, #0
 800063e:	701a      	strb	r2, [r3, #0]
									cursor = 1;
 8000640:	4b4a      	ldr	r3, [pc, #296]	@ (800076c <main+0x5fc>)
 8000642:	2201      	movs	r2, #1
 8000644:	701a      	strb	r2, [r3, #0]
									ShowMainMenu(cursor);
 8000646:	4b49      	ldr	r3, [pc, #292]	@ (800076c <main+0x5fc>)
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	4618      	mov	r0, r3
 800064c:	f000 fcb6 	bl	8000fbc <ShowMainMenu>
								}
								break;
 8000650:	e07e      	b.n	8000750 <main+0x5e0>

							case 6: // RIGHT
								UART2_Print("ACTION: RIGHT\r\n");
 8000652:	4849      	ldr	r0, [pc, #292]	@ (8000778 <main+0x608>)
 8000654:	f000 fbd8 	bl	8000e08 <UART2_Print>
								break;
 8000658:	e07f      	b.n	800075a <main+0x5ea>

							case 5: // ENTER
								UART2_Print("ACTION: ENTER\r\n");
 800065a:	4848      	ldr	r0, [pc, #288]	@ (800077c <main+0x60c>)
 800065c:	f000 fbd4 	bl	8000e08 <UART2_Print>

								if (ui_state == 3) {
 8000660:	4b3f      	ldr	r3, [pc, #252]	@ (8000760 <main+0x5f0>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	2b03      	cmp	r3, #3
 8000666:	d175      	bne.n	8000754 <main+0x5e4>
									if (menu == 0) {
 8000668:	4b3f      	ldr	r3, [pc, #252]	@ (8000768 <main+0x5f8>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d11f      	bne.n	80006b0 <main+0x540>
										if (cursor == 1) {
 8000670:	4b3e      	ldr	r3, [pc, #248]	@ (800076c <main+0x5fc>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	2b01      	cmp	r3, #1
 8000676:	d10b      	bne.n	8000690 <main+0x520>
											menu = 1;
 8000678:	4b3b      	ldr	r3, [pc, #236]	@ (8000768 <main+0x5f8>)
 800067a:	2201      	movs	r2, #1
 800067c:	701a      	strb	r2, [r3, #0]
											cursor = 1;
 800067e:	4b3b      	ldr	r3, [pc, #236]	@ (800076c <main+0x5fc>)
 8000680:	2201      	movs	r2, #1
 8000682:	701a      	strb	r2, [r3, #0]
											ShowTestEquipmentMenu(cursor);
 8000684:	4b39      	ldr	r3, [pc, #228]	@ (800076c <main+0x5fc>)
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	4618      	mov	r0, r3
 800068a:	f000 fcd1 	bl	8001030 <ShowTestEquipmentMenu>
											Run_Buzzer_Test();

										ShowTestEquipmentMenu(cursor);
									}
								}
								break;
 800068e:	e061      	b.n	8000754 <main+0x5e4>
										} else if (cursor == 2) {
 8000690:	4b36      	ldr	r3, [pc, #216]	@ (800076c <main+0x5fc>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	2b02      	cmp	r3, #2
 8000696:	d103      	bne.n	80006a0 <main+0x530>
											UART2_Print("Open NRF Control\n");
 8000698:	4839      	ldr	r0, [pc, #228]	@ (8000780 <main+0x610>)
 800069a:	f000 fbb5 	bl	8000e08 <UART2_Print>
								break;
 800069e:	e059      	b.n	8000754 <main+0x5e4>
										} else if (cursor == 3) {
 80006a0:	4b32      	ldr	r3, [pc, #200]	@ (800076c <main+0x5fc>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	2b03      	cmp	r3, #3
 80006a6:	d155      	bne.n	8000754 <main+0x5e4>
											UART2_Print("Open Autonomous\n");
 80006a8:	4836      	ldr	r0, [pc, #216]	@ (8000784 <main+0x614>)
 80006aa:	f000 fbad 	bl	8000e08 <UART2_Print>
								break;
 80006ae:	e051      	b.n	8000754 <main+0x5e4>
									else if (menu == 1) {
 80006b0:	4b2d      	ldr	r3, [pc, #180]	@ (8000768 <main+0x5f8>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	2b01      	cmp	r3, #1
 80006b6:	d14d      	bne.n	8000754 <main+0x5e4>
										if (cursor == 1)
 80006b8:	4b2c      	ldr	r3, [pc, #176]	@ (800076c <main+0x5fc>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	2b01      	cmp	r3, #1
 80006be:	d102      	bne.n	80006c6 <main+0x556>
											Run_Joystick_Test();
 80006c0:	f000 fe54 	bl	800136c <Run_Joystick_Test>
 80006c4:	e021      	b.n	800070a <main+0x59a>
										else if (cursor == 2)
 80006c6:	4b29      	ldr	r3, [pc, #164]	@ (800076c <main+0x5fc>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	2b02      	cmp	r3, #2
 80006cc:	d102      	bne.n	80006d4 <main+0x564>
											Run_ESP32_Serial_Test();
 80006ce:	f000 ffe1 	bl	8001694 <Run_ESP32_Serial_Test>
 80006d2:	e01a      	b.n	800070a <main+0x59a>
										else if (cursor == 3)
 80006d4:	4b25      	ldr	r3, [pc, #148]	@ (800076c <main+0x5fc>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	2b03      	cmp	r3, #3
 80006da:	d102      	bne.n	80006e2 <main+0x572>
											Run_NRF24_Test();
 80006dc:	f001 f898 	bl	8001810 <Run_NRF24_Test>
 80006e0:	e013      	b.n	800070a <main+0x59a>
										else if (cursor == 4)
 80006e2:	4b22      	ldr	r3, [pc, #136]	@ (800076c <main+0x5fc>)
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	2b04      	cmp	r3, #4
 80006e8:	d102      	bne.n	80006f0 <main+0x580>
											Run_Pot_Test();
 80006ea:	f001 f9ad 	bl	8001a48 <Run_Pot_Test>
 80006ee:	e00c      	b.n	800070a <main+0x59a>
										else if (cursor == 5)
 80006f0:	4b1e      	ldr	r3, [pc, #120]	@ (800076c <main+0x5fc>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2b05      	cmp	r3, #5
 80006f6:	d102      	bne.n	80006fe <main+0x58e>
											Run_LED_Test();
 80006f8:	f001 fa9e 	bl	8001c38 <Run_LED_Test>
 80006fc:	e005      	b.n	800070a <main+0x59a>
										else if (cursor == 6)
 80006fe:	4b1b      	ldr	r3, [pc, #108]	@ (800076c <main+0x5fc>)
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	2b06      	cmp	r3, #6
 8000704:	d101      	bne.n	800070a <main+0x59a>
											Run_Buzzer_Test();
 8000706:	f001 fb1f 	bl	8001d48 <Run_Buzzer_Test>
										ShowTestEquipmentMenu(cursor);
 800070a:	4b18      	ldr	r3, [pc, #96]	@ (800076c <main+0x5fc>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	4618      	mov	r0, r3
 8000710:	f000 fc8e 	bl	8001030 <ShowTestEquipmentMenu>
								break;
 8000714:	e01e      	b.n	8000754 <main+0x5e4>

							case 7: // BACK
								UART2_Print("ACTION: BACK\r\n");
 8000716:	481c      	ldr	r0, [pc, #112]	@ (8000788 <main+0x618>)
 8000718:	f000 fb76 	bl	8000e08 <UART2_Print>
								if (ui_state == 3 && menu == 1) {
 800071c:	4b10      	ldr	r3, [pc, #64]	@ (8000760 <main+0x5f0>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	2b03      	cmp	r3, #3
 8000722:	d119      	bne.n	8000758 <main+0x5e8>
 8000724:	4b10      	ldr	r3, [pc, #64]	@ (8000768 <main+0x5f8>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	2b01      	cmp	r3, #1
 800072a:	d115      	bne.n	8000758 <main+0x5e8>
									menu = 0;
 800072c:	4b0e      	ldr	r3, [pc, #56]	@ (8000768 <main+0x5f8>)
 800072e:	2200      	movs	r2, #0
 8000730:	701a      	strb	r2, [r3, #0]
									cursor = 1;
 8000732:	4b0e      	ldr	r3, [pc, #56]	@ (800076c <main+0x5fc>)
 8000734:	2201      	movs	r2, #1
 8000736:	701a      	strb	r2, [r3, #0]
									ShowMainMenu(cursor);
 8000738:	4b0c      	ldr	r3, [pc, #48]	@ (800076c <main+0x5fc>)
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	4618      	mov	r0, r3
 800073e:	f000 fc3d 	bl	8000fbc <ShowMainMenu>
								}
								break;
 8000742:	e009      	b.n	8000758 <main+0x5e8>

							default:
								break;
 8000744:	bf00      	nop
 8000746:	e00a      	b.n	800075e <main+0x5ee>
								break;
 8000748:	bf00      	nop
 800074a:	e008      	b.n	800075e <main+0x5ee>
								break;
 800074c:	bf00      	nop
 800074e:	e006      	b.n	800075e <main+0x5ee>
								break;
 8000750:	bf00      	nop
 8000752:	e004      	b.n	800075e <main+0x5ee>
								break;
 8000754:	bf00      	nop
 8000756:	e002      	b.n	800075e <main+0x5ee>
								break;
 8000758:	bf00      	nop
							}

							continue;
 800075a:	e000      	b.n	800075e <main+0x5ee>
							continue;
 800075c:	bf00      	nop
						continue;
 800075e:	e02c      	b.n	80007ba <main+0x64a>
 8000760:	20000324 	.word	0x20000324
 8000764:	08006f10 	.word	0x08006f10
 8000768:	20000321 	.word	0x20000321
 800076c:	20000000 	.word	0x20000000
 8000770:	08006f20 	.word	0x08006f20
 8000774:	08006f30 	.word	0x08006f30
 8000778:	08006f40 	.word	0x08006f40
 800077c:	08006f50 	.word	0x08006f50
 8000780:	08006f60 	.word	0x08006f60
 8000784:	08006f74 	.word	0x08006f74
 8000788:	08006f88 	.word	0x08006f88
						}
					}
				}
			} else if (ch != '\r') {
 800078c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8000790:	2b0d      	cmp	r3, #13
 8000792:	d012      	beq.n	80007ba <main+0x64a>
				if (line_idx < (sizeof(line) - 1)) {
 8000794:	4baa      	ldr	r3, [pc, #680]	@ (8000a40 <main+0x8d0>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	2b2e      	cmp	r3, #46	@ 0x2e
 800079a:	d80b      	bhi.n	80007b4 <main+0x644>
					line[line_idx++] = ch;
 800079c:	4ba8      	ldr	r3, [pc, #672]	@ (8000a40 <main+0x8d0>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	1c5a      	adds	r2, r3, #1
 80007a2:	b2d1      	uxtb	r1, r2
 80007a4:	4aa6      	ldr	r2, [pc, #664]	@ (8000a40 <main+0x8d0>)
 80007a6:	7011      	strb	r1, [r2, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	f897 109f 	ldrb.w	r1, [r7, #159]	@ 0x9f
 80007ae:	4ba5      	ldr	r3, [pc, #660]	@ (8000a44 <main+0x8d4>)
 80007b0:	5499      	strb	r1, [r3, r2]
 80007b2:	e002      	b.n	80007ba <main+0x64a>
				} else {
					line_idx = 0;
 80007b4:	4ba2      	ldr	r3, [pc, #648]	@ (8000a40 <main+0x8d0>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	701a      	strb	r2, [r3, #0]
		while (rbuf_pop(&ch)) {
 80007ba:	f107 039f 	add.w	r3, r7, #159	@ 0x9f
 80007be:	4618      	mov	r0, r3
 80007c0:	f000 fb60 	bl	8000e84 <rbuf_pop>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	f47f ad3b 	bne.w	8000242 <main+0xd2>
		}

		/* =======================================
		 JOYSTICK MENU CONTROL (ALWAYS ACTIVE)
		 ======================================= */
		if (ui_state == 3)   // ONLY when unlocked
 80007cc:	4b9e      	ldr	r3, [pc, #632]	@ (8000a48 <main+0x8d8>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	2b03      	cmp	r3, #3
 80007d2:	f47f ad35 	bne.w	8000240 <main+0xd0>
				{
			ADC_ChannelConfTypeDef sConfig = { 0 };
 80007d6:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80007da:	2200      	movs	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	605a      	str	r2, [r3, #4]
 80007e0:	609a      	str	r2, [r3, #8]

			/* ==============================
			 READ Y-AXIS (UP/DOWN)
			 ============================== */
			sConfig.Channel = ADC_CHANNEL_0;   // Y-axis
 80007e2:	2300      	movs	r3, #0
 80007e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
			sConfig.Rank = ADC_REGULAR_RANK_1;
 80007e8:	2301      	movs	r3, #1
 80007ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
			sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80007ee:	2305      	movs	r3, #5
 80007f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
			HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80007f4:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80007f8:	4619      	mov	r1, r3
 80007fa:	4894      	ldr	r0, [pc, #592]	@ (8000a4c <main+0x8dc>)
 80007fc:	f002 f9e4 	bl	8002bc8 <HAL_ADC_ConfigChannel>

			HAL_ADC_Start(&hadc1);
 8000800:	4892      	ldr	r0, [pc, #584]	@ (8000a4c <main+0x8dc>)
 8000802:	f001 fff5 	bl	80027f0 <HAL_ADC_Start>
			HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000806:	f04f 31ff 	mov.w	r1, #4294967295
 800080a:	4890      	ldr	r0, [pc, #576]	@ (8000a4c <main+0x8dc>)
 800080c:	f002 f8ca 	bl	80029a4 <HAL_ADC_PollForConversion>
			uint16_t joyY = HAL_ADC_GetValue(&hadc1);
 8000810:	488e      	ldr	r0, [pc, #568]	@ (8000a4c <main+0x8dc>)
 8000812:	f002 f9cd 	bl	8002bb0 <HAL_ADC_GetValue>
 8000816:	4603      	mov	r3, r0
 8000818:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
			HAL_ADC_Stop(&hadc1);
 800081c:	488b      	ldr	r0, [pc, #556]	@ (8000a4c <main+0x8dc>)
 800081e:	f002 f895 	bl	800294c <HAL_ADC_Stop>

			int16_t dy = joyY - 2700;
 8000822:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 8000826:	f6a3 238c 	subw	r3, r3, #2700	@ 0xa8c
 800082a:	b29b      	uxth	r3, r3
 800082c:	f8a7 30b4 	strh.w	r3, [r7, #180]	@ 0xb4
			const int threshold = 600;
 8000830:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8000834:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

			static uint32_t lastJoyMove = 0;
			uint32_t now = HAL_GetTick();
 8000838:	f001 fed4 	bl	80025e4 <HAL_GetTick>
 800083c:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

			/* ==============================
			 UP / DOWN MOVEMENT
			 ============================== */
			if (now - lastJoyMove > 250) {
 8000840:	4b83      	ldr	r3, [pc, #524]	@ (8000a50 <main+0x8e0>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8000848:	1ad3      	subs	r3, r2, r3
 800084a:	2bfa      	cmp	r3, #250	@ 0xfa
 800084c:	d96d      	bls.n	800092a <main+0x7ba>
				if (dy < -threshold) {
 800084e:	f9b7 20b4 	ldrsh.w	r2, [r7, #180]	@ 0xb4
 8000852:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000856:	425b      	negs	r3, r3
 8000858:	429a      	cmp	r2, r3
 800085a:	da30      	bge.n	80008be <main+0x74e>
					UART2_Print("JOY UP\r\n");
 800085c:	487d      	ldr	r0, [pc, #500]	@ (8000a54 <main+0x8e4>)
 800085e:	f000 fad3 	bl	8000e08 <UART2_Print>

					if (menu == 0) {
 8000862:	4b7d      	ldr	r3, [pc, #500]	@ (8000a58 <main+0x8e8>)
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d112      	bne.n	8000890 <main+0x720>
						cursor--;
 800086a:	4b7c      	ldr	r3, [pc, #496]	@ (8000a5c <main+0x8ec>)
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	3b01      	subs	r3, #1
 8000870:	b2da      	uxtb	r2, r3
 8000872:	4b7a      	ldr	r3, [pc, #488]	@ (8000a5c <main+0x8ec>)
 8000874:	701a      	strb	r2, [r3, #0]
						if (cursor < 1)
 8000876:	4b79      	ldr	r3, [pc, #484]	@ (8000a5c <main+0x8ec>)
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d102      	bne.n	8000884 <main+0x714>
							cursor = 3;
 800087e:	4b77      	ldr	r3, [pc, #476]	@ (8000a5c <main+0x8ec>)
 8000880:	2203      	movs	r2, #3
 8000882:	701a      	strb	r2, [r3, #0]
						ShowMainMenu(cursor);
 8000884:	4b75      	ldr	r3, [pc, #468]	@ (8000a5c <main+0x8ec>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	4618      	mov	r0, r3
 800088a:	f000 fb97 	bl	8000fbc <ShowMainMenu>
 800088e:	e011      	b.n	80008b4 <main+0x744>
					} else {
						cursor--;
 8000890:	4b72      	ldr	r3, [pc, #456]	@ (8000a5c <main+0x8ec>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	3b01      	subs	r3, #1
 8000896:	b2da      	uxtb	r2, r3
 8000898:	4b70      	ldr	r3, [pc, #448]	@ (8000a5c <main+0x8ec>)
 800089a:	701a      	strb	r2, [r3, #0]
						if (cursor < 1)
 800089c:	4b6f      	ldr	r3, [pc, #444]	@ (8000a5c <main+0x8ec>)
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d102      	bne.n	80008aa <main+0x73a>
							cursor = 6;
 80008a4:	4b6d      	ldr	r3, [pc, #436]	@ (8000a5c <main+0x8ec>)
 80008a6:	2206      	movs	r2, #6
 80008a8:	701a      	strb	r2, [r3, #0]
						ShowTestEquipmentMenu(cursor);
 80008aa:	4b6c      	ldr	r3, [pc, #432]	@ (8000a5c <main+0x8ec>)
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	4618      	mov	r0, r3
 80008b0:	f000 fbbe 	bl	8001030 <ShowTestEquipmentMenu>
					}

					lastJoyMove = now;
 80008b4:	4a66      	ldr	r2, [pc, #408]	@ (8000a50 <main+0x8e0>)
 80008b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80008ba:	6013      	str	r3, [r2, #0]
 80008bc:	e035      	b.n	800092a <main+0x7ba>
				} else if (dy > threshold) {
 80008be:	f9b7 30b4 	ldrsh.w	r3, [r7, #180]	@ 0xb4
 80008c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80008c6:	429a      	cmp	r2, r3
 80008c8:	da2f      	bge.n	800092a <main+0x7ba>
					UART2_Print("JOY DOWN\r\n");
 80008ca:	4865      	ldr	r0, [pc, #404]	@ (8000a60 <main+0x8f0>)
 80008cc:	f000 fa9c 	bl	8000e08 <UART2_Print>

					if (menu == 0) {
 80008d0:	4b61      	ldr	r3, [pc, #388]	@ (8000a58 <main+0x8e8>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d112      	bne.n	80008fe <main+0x78e>
						cursor++;
 80008d8:	4b60      	ldr	r3, [pc, #384]	@ (8000a5c <main+0x8ec>)
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	3301      	adds	r3, #1
 80008de:	b2da      	uxtb	r2, r3
 80008e0:	4b5e      	ldr	r3, [pc, #376]	@ (8000a5c <main+0x8ec>)
 80008e2:	701a      	strb	r2, [r3, #0]
						if (cursor > 3)
 80008e4:	4b5d      	ldr	r3, [pc, #372]	@ (8000a5c <main+0x8ec>)
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	2b03      	cmp	r3, #3
 80008ea:	d902      	bls.n	80008f2 <main+0x782>
							cursor = 1;
 80008ec:	4b5b      	ldr	r3, [pc, #364]	@ (8000a5c <main+0x8ec>)
 80008ee:	2201      	movs	r2, #1
 80008f0:	701a      	strb	r2, [r3, #0]
						ShowMainMenu(cursor);
 80008f2:	4b5a      	ldr	r3, [pc, #360]	@ (8000a5c <main+0x8ec>)
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	4618      	mov	r0, r3
 80008f8:	f000 fb60 	bl	8000fbc <ShowMainMenu>
 80008fc:	e011      	b.n	8000922 <main+0x7b2>
					} else {
						cursor++;
 80008fe:	4b57      	ldr	r3, [pc, #348]	@ (8000a5c <main+0x8ec>)
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	3301      	adds	r3, #1
 8000904:	b2da      	uxtb	r2, r3
 8000906:	4b55      	ldr	r3, [pc, #340]	@ (8000a5c <main+0x8ec>)
 8000908:	701a      	strb	r2, [r3, #0]
						if (cursor > 6)
 800090a:	4b54      	ldr	r3, [pc, #336]	@ (8000a5c <main+0x8ec>)
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	2b06      	cmp	r3, #6
 8000910:	d902      	bls.n	8000918 <main+0x7a8>
							cursor = 1;
 8000912:	4b52      	ldr	r3, [pc, #328]	@ (8000a5c <main+0x8ec>)
 8000914:	2201      	movs	r2, #1
 8000916:	701a      	strb	r2, [r3, #0]
						ShowTestEquipmentMenu(cursor);
 8000918:	4b50      	ldr	r3, [pc, #320]	@ (8000a5c <main+0x8ec>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	4618      	mov	r0, r3
 800091e:	f000 fb87 	bl	8001030 <ShowTestEquipmentMenu>
					}

					lastJoyMove = now;
 8000922:	4a4b      	ldr	r2, [pc, #300]	@ (8000a50 <main+0x8e0>)
 8000924:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000928:	6013      	str	r3, [r2, #0]
			}

			/* ==============================
			 READ X-AXIS (LEFT / RIGHT)
			 ============================== */
			sConfig.Channel = ADC_CHANNEL_1;  // X-axis
 800092a:	2301      	movs	r3, #1
 800092c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
			sConfig.Rank = ADC_REGULAR_RANK_1;
 8000930:	2301      	movs	r3, #1
 8000932:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
			HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000936:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800093a:	4619      	mov	r1, r3
 800093c:	4843      	ldr	r0, [pc, #268]	@ (8000a4c <main+0x8dc>)
 800093e:	f002 f943 	bl	8002bc8 <HAL_ADC_ConfigChannel>

			HAL_ADC_Start(&hadc1);
 8000942:	4842      	ldr	r0, [pc, #264]	@ (8000a4c <main+0x8dc>)
 8000944:	f001 ff54 	bl	80027f0 <HAL_ADC_Start>
			HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000948:	f04f 31ff 	mov.w	r1, #4294967295
 800094c:	483f      	ldr	r0, [pc, #252]	@ (8000a4c <main+0x8dc>)
 800094e:	f002 f829 	bl	80029a4 <HAL_ADC_PollForConversion>
			uint16_t joyX = HAL_ADC_GetValue(&hadc1);
 8000952:	483e      	ldr	r0, [pc, #248]	@ (8000a4c <main+0x8dc>)
 8000954:	f002 f92c 	bl	8002bb0 <HAL_ADC_GetValue>
 8000958:	4603      	mov	r3, r0
 800095a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
			HAL_ADC_Stop(&hadc1);
 800095e:	483b      	ldr	r0, [pc, #236]	@ (8000a4c <main+0x8dc>)
 8000960:	f001 fff4 	bl	800294c <HAL_ADC_Stop>

			int16_t dx = joyX - 3150;   // X center value
 8000964:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8000968:	f6a3 434e 	subw	r3, r3, #3150	@ 0xc4e
 800096c:	b29b      	uxth	r3, r3
 800096e:	f8a7 30a8 	strh.w	r3, [r7, #168]	@ 0xa8

			/* ==============================
			 LEFT = BACK  (like BTN 7)
			 ============================== */
			if (dx < -threshold && (now - lastJoyMove > 300)) {
 8000972:	f9b7 20a8 	ldrsh.w	r2, [r7, #168]	@ 0xa8
 8000976:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800097a:	425b      	negs	r3, r3
 800097c:	429a      	cmp	r2, r3
 800097e:	da1d      	bge.n	80009bc <main+0x84c>
 8000980:	4b33      	ldr	r3, [pc, #204]	@ (8000a50 <main+0x8e0>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8000988:	1ad3      	subs	r3, r2, r3
 800098a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800098e:	d915      	bls.n	80009bc <main+0x84c>
				UART2_Print("JOY LEFT = BACK\r\n");
 8000990:	4834      	ldr	r0, [pc, #208]	@ (8000a64 <main+0x8f4>)
 8000992:	f000 fa39 	bl	8000e08 <UART2_Print>

				if (menu == 1) {
 8000996:	4b30      	ldr	r3, [pc, #192]	@ (8000a58 <main+0x8e8>)
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	2b01      	cmp	r3, #1
 800099c:	d10a      	bne.n	80009b4 <main+0x844>
					menu = 0;
 800099e:	4b2e      	ldr	r3, [pc, #184]	@ (8000a58 <main+0x8e8>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	701a      	strb	r2, [r3, #0]
					cursor = 1;
 80009a4:	4b2d      	ldr	r3, [pc, #180]	@ (8000a5c <main+0x8ec>)
 80009a6:	2201      	movs	r2, #1
 80009a8:	701a      	strb	r2, [r3, #0]
					ShowMainMenu(cursor);
 80009aa:	4b2c      	ldr	r3, [pc, #176]	@ (8000a5c <main+0x8ec>)
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	4618      	mov	r0, r3
 80009b0:	f000 fb04 	bl	8000fbc <ShowMainMenu>
				}

				lastJoyMove = now;
 80009b4:	4a26      	ldr	r2, [pc, #152]	@ (8000a50 <main+0x8e0>)
 80009b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80009ba:	6013      	str	r3, [r2, #0]
			}

			/* ==============================
			 RIGHT = ENTER (like BTN 5)
			 ============================== */
			if (dx > threshold && (now - lastJoyMove > 300)) {
 80009bc:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	@ 0xa8
 80009c0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80009c4:	429a      	cmp	r2, r3
 80009c6:	f6bf ac3b 	bge.w	8000240 <main+0xd0>
 80009ca:	4b21      	ldr	r3, [pc, #132]	@ (8000a50 <main+0x8e0>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80009d2:	1ad3      	subs	r3, r2, r3
 80009d4:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80009d8:	f67f ac32 	bls.w	8000240 <main+0xd0>
				UART2_Print("JOY RIGHT = ENTER\r\n");
 80009dc:	4822      	ldr	r0, [pc, #136]	@ (8000a68 <main+0x8f8>)
 80009de:	f000 fa13 	bl	8000e08 <UART2_Print>

				if (menu == 0) {
 80009e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a58 <main+0x8e8>)
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d11f      	bne.n	8000a2a <main+0x8ba>
					if (cursor == 1) {
 80009ea:	4b1c      	ldr	r3, [pc, #112]	@ (8000a5c <main+0x8ec>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d10b      	bne.n	8000a0a <main+0x89a>
						menu = 1;
 80009f2:	4b19      	ldr	r3, [pc, #100]	@ (8000a58 <main+0x8e8>)
 80009f4:	2201      	movs	r2, #1
 80009f6:	701a      	strb	r2, [r3, #0]
						cursor = 1;
 80009f8:	4b18      	ldr	r3, [pc, #96]	@ (8000a5c <main+0x8ec>)
 80009fa:	2201      	movs	r2, #1
 80009fc:	701a      	strb	r2, [r3, #0]
						ShowTestEquipmentMenu(cursor);
 80009fe:	4b17      	ldr	r3, [pc, #92]	@ (8000a5c <main+0x8ec>)
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	4618      	mov	r0, r3
 8000a04:	f000 fb14 	bl	8001030 <ShowTestEquipmentMenu>
 8000a08:	e056      	b.n	8000ab8 <main+0x948>
					} else if (cursor == 2) {
 8000a0a:	4b14      	ldr	r3, [pc, #80]	@ (8000a5c <main+0x8ec>)
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	2b02      	cmp	r3, #2
 8000a10:	d103      	bne.n	8000a1a <main+0x8aa>
						UART2_Print("Open NRF Control\n");
 8000a12:	4816      	ldr	r0, [pc, #88]	@ (8000a6c <main+0x8fc>)
 8000a14:	f000 f9f8 	bl	8000e08 <UART2_Print>
 8000a18:	e04e      	b.n	8000ab8 <main+0x948>
					} else if (cursor == 3) {
 8000a1a:	4b10      	ldr	r3, [pc, #64]	@ (8000a5c <main+0x8ec>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b03      	cmp	r3, #3
 8000a20:	d14a      	bne.n	8000ab8 <main+0x948>
						UART2_Print("Open Autonomous\n");
 8000a22:	4813      	ldr	r0, [pc, #76]	@ (8000a70 <main+0x900>)
 8000a24:	f000 f9f0 	bl	8000e08 <UART2_Print>
 8000a28:	e046      	b.n	8000ab8 <main+0x948>
					}
				} else if (menu == 1) {
 8000a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a58 <main+0x8e8>)
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	2b01      	cmp	r3, #1
 8000a30:	d142      	bne.n	8000ab8 <main+0x948>
					if (cursor == 1)
 8000a32:	4b0a      	ldr	r3, [pc, #40]	@ (8000a5c <main+0x8ec>)
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	2b01      	cmp	r3, #1
 8000a38:	d11c      	bne.n	8000a74 <main+0x904>
						Run_Joystick_Test();
 8000a3a:	f000 fc97 	bl	800136c <Run_Joystick_Test>
 8000a3e:	e03b      	b.n	8000ab8 <main+0x948>
 8000a40:	20000320 	.word	0x20000320
 8000a44:	200002f0 	.word	0x200002f0
 8000a48:	20000324 	.word	0x20000324
 8000a4c:	2000007c 	.word	0x2000007c
 8000a50:	2000035c 	.word	0x2000035c
 8000a54:	08006f98 	.word	0x08006f98
 8000a58:	20000321 	.word	0x20000321
 8000a5c:	20000000 	.word	0x20000000
 8000a60:	08006fa4 	.word	0x08006fa4
 8000a64:	08006fb0 	.word	0x08006fb0
 8000a68:	08006fc4 	.word	0x08006fc4
 8000a6c:	08006f60 	.word	0x08006f60
 8000a70:	08006f74 	.word	0x08006f74
					else if (cursor == 2)
 8000a74:	4b13      	ldr	r3, [pc, #76]	@ (8000ac4 <main+0x954>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	2b02      	cmp	r3, #2
 8000a7a:	d102      	bne.n	8000a82 <main+0x912>
						Run_ESP32_Serial_Test();
 8000a7c:	f000 fe0a 	bl	8001694 <Run_ESP32_Serial_Test>
 8000a80:	e01a      	b.n	8000ab8 <main+0x948>
					else if (cursor == 3)
 8000a82:	4b10      	ldr	r3, [pc, #64]	@ (8000ac4 <main+0x954>)
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	2b03      	cmp	r3, #3
 8000a88:	d102      	bne.n	8000a90 <main+0x920>
						Run_NRF24_Test();
 8000a8a:	f000 fec1 	bl	8001810 <Run_NRF24_Test>
 8000a8e:	e013      	b.n	8000ab8 <main+0x948>
					else if (cursor == 4)
 8000a90:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac4 <main+0x954>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	2b04      	cmp	r3, #4
 8000a96:	d102      	bne.n	8000a9e <main+0x92e>
						Run_Pot_Test();
 8000a98:	f000 ffd6 	bl	8001a48 <Run_Pot_Test>
 8000a9c:	e00c      	b.n	8000ab8 <main+0x948>
					else if (cursor == 5)
 8000a9e:	4b09      	ldr	r3, [pc, #36]	@ (8000ac4 <main+0x954>)
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	2b05      	cmp	r3, #5
 8000aa4:	d102      	bne.n	8000aac <main+0x93c>
						Run_LED_Test();
 8000aa6:	f001 f8c7 	bl	8001c38 <Run_LED_Test>
 8000aaa:	e005      	b.n	8000ab8 <main+0x948>
					else if (cursor == 6)
 8000aac:	4b05      	ldr	r3, [pc, #20]	@ (8000ac4 <main+0x954>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	2b06      	cmp	r3, #6
 8000ab2:	d101      	bne.n	8000ab8 <main+0x948>
						Run_Buzzer_Test();
 8000ab4:	f001 f948 	bl	8001d48 <Run_Buzzer_Test>
				}

				lastJoyMove = now;
 8000ab8:	4a03      	ldr	r2, [pc, #12]	@ (8000ac8 <main+0x958>)
 8000aba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000abe:	6013      	str	r3, [r2, #0]
	while (1) {
 8000ac0:	f7ff bbbe 	b.w	8000240 <main+0xd0>
 8000ac4:	20000000 	.word	0x20000000
 8000ac8:	2000035c 	.word	0x2000035c

08000acc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b094      	sub	sp, #80	@ 0x50
 8000ad0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000ad2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ad6:	2228      	movs	r2, #40	@ 0x28
 8000ad8:	2100      	movs	r1, #0
 8000ada:	4618      	mov	r0, r3
 8000adc:	f005 fc76 	bl	80063cc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000ae0:	f107 0314 	add.w	r3, r7, #20
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
 8000ae8:	605a      	str	r2, [r3, #4]
 8000aea:	609a      	str	r2, [r3, #8]
 8000aec:	60da      	str	r2, [r3, #12]
 8000aee:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000af0:	1d3b      	adds	r3, r7, #4
 8000af2:	2200      	movs	r2, #0
 8000af4:	601a      	str	r2, [r3, #0]
 8000af6:	605a      	str	r2, [r3, #4]
 8000af8:	609a      	str	r2, [r3, #8]
 8000afa:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000afc:	2302      	movs	r3, #2
 8000afe:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b00:	2301      	movs	r3, #1
 8000b02:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b04:	2310      	movs	r3, #16
 8000b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	647b      	str	r3, [r7, #68]	@ 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000b0c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b10:	4618      	mov	r0, r3
 8000b12:	f003 f9ff 	bl	8003f14 <HAL_RCC_OscConfig>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <SystemClock_Config+0x54>
		Error_Handler();
 8000b1c:	f001 f99e 	bl	8001e5c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000b20:	230f      	movs	r3, #15
 8000b22:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b24:	2300      	movs	r3, #0
 8000b26:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b30:	2300      	movs	r3, #0
 8000b32:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000b34:	f107 0314 	add.w	r3, r7, #20
 8000b38:	2100      	movs	r1, #0
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f003 fc6c 	bl	8004418 <HAL_RCC_ClockConfig>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <SystemClock_Config+0x7e>
		Error_Handler();
 8000b46:	f001 f989 	bl	8001e5c <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000b52:	1d3b      	adds	r3, r7, #4
 8000b54:	4618      	mov	r0, r3
 8000b56:	f003 fded 	bl	8004734 <HAL_RCCEx_PeriphCLKConfig>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <SystemClock_Config+0x98>
		Error_Handler();
 8000b60:	f001 f97c 	bl	8001e5c <Error_Handler>
	}
}
 8000b64:	bf00      	nop
 8000b66:	3750      	adds	r7, #80	@ 0x50
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b084      	sub	sp, #16
 8000b70:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000b72:	1d3b      	adds	r3, r7, #4
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	609a      	str	r2, [r3, #8]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 8000b7c:	4b18      	ldr	r3, [pc, #96]	@ (8000be0 <MX_ADC1_Init+0x74>)
 8000b7e:	4a19      	ldr	r2, [pc, #100]	@ (8000be4 <MX_ADC1_Init+0x78>)
 8000b80:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b82:	4b17      	ldr	r3, [pc, #92]	@ (8000be0 <MX_ADC1_Init+0x74>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8000b88:	4b15      	ldr	r3, [pc, #84]	@ (8000be0 <MX_ADC1_Init+0x74>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b8e:	4b14      	ldr	r3, [pc, #80]	@ (8000be0 <MX_ADC1_Init+0x74>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b94:	4b12      	ldr	r3, [pc, #72]	@ (8000be0 <MX_ADC1_Init+0x74>)
 8000b96:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000b9a:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b9c:	4b10      	ldr	r3, [pc, #64]	@ (8000be0 <MX_ADC1_Init+0x74>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 1;
 8000ba2:	4b0f      	ldr	r3, [pc, #60]	@ (8000be0 <MX_ADC1_Init+0x74>)
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8000ba8:	480d      	ldr	r0, [pc, #52]	@ (8000be0 <MX_ADC1_Init+0x74>)
 8000baa:	f001 fd49 	bl	8002640 <HAL_ADC_Init>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_ADC1_Init+0x4c>
		Error_Handler();
 8000bb4:	f001 f952 	bl	8001e5c <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000bc0:	2307      	movs	r3, #7
 8000bc2:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000bc4:	1d3b      	adds	r3, r7, #4
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	4805      	ldr	r0, [pc, #20]	@ (8000be0 <MX_ADC1_Init+0x74>)
 8000bca:	f001 fffd 	bl	8002bc8 <HAL_ADC_ConfigChannel>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <MX_ADC1_Init+0x6c>
		Error_Handler();
 8000bd4:	f001 f942 	bl	8001e5c <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8000bd8:	bf00      	nop
 8000bda:	3710      	adds	r7, #16
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	2000007c 	.word	0x2000007c
 8000be4:	40012400 	.word	0x40012400

08000be8 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000bec:	4b12      	ldr	r3, [pc, #72]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000bee:	4a13      	ldr	r2, [pc, #76]	@ (8000c3c <MX_I2C1_Init+0x54>)
 8000bf0:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8000bf2:	4b11      	ldr	r3, [pc, #68]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000bf4:	4a12      	ldr	r2, [pc, #72]	@ (8000c40 <MX_I2C1_Init+0x58>)
 8000bf6:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8000bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c04:	4b0c      	ldr	r3, [pc, #48]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000c06:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c0a:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8000c12:	4b09      	ldr	r3, [pc, #36]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c18:	4b07      	ldr	r3, [pc, #28]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c1e:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000c24:	4804      	ldr	r0, [pc, #16]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000c26:	f002 fcd9 	bl	80035dc <HAL_I2C_Init>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8000c30:	f001 f914 	bl	8001e5c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000c34:	bf00      	nop
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	200000ac 	.word	0x200000ac
 8000c3c:	40005400 	.word	0x40005400
 8000c40:	000186a0 	.word	0x000186a0

08000c44 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000c48:	4b17      	ldr	r3, [pc, #92]	@ (8000ca8 <MX_SPI1_Init+0x64>)
 8000c4a:	4a18      	ldr	r2, [pc, #96]	@ (8000cac <MX_SPI1_Init+0x68>)
 8000c4c:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c4e:	4b16      	ldr	r3, [pc, #88]	@ (8000ca8 <MX_SPI1_Init+0x64>)
 8000c50:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c54:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c56:	4b14      	ldr	r3, [pc, #80]	@ (8000ca8 <MX_SPI1_Init+0x64>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ca8 <MX_SPI1_Init+0x64>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c62:	4b11      	ldr	r3, [pc, #68]	@ (8000ca8 <MX_SPI1_Init+0x64>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c68:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca8 <MX_SPI1_Init+0x64>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca8 <MX_SPI1_Init+0x64>)
 8000c70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c74:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c76:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca8 <MX_SPI1_Init+0x64>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca8 <MX_SPI1_Init+0x64>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c82:	4b09      	ldr	r3, [pc, #36]	@ (8000ca8 <MX_SPI1_Init+0x64>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c88:	4b07      	ldr	r3, [pc, #28]	@ (8000ca8 <MX_SPI1_Init+0x64>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 8000c8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ca8 <MX_SPI1_Init+0x64>)
 8000c90:	220a      	movs	r2, #10
 8000c92:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000c94:	4804      	ldr	r0, [pc, #16]	@ (8000ca8 <MX_SPI1_Init+0x64>)
 8000c96:	f003 feb9 	bl	8004a0c <HAL_SPI_Init>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <MX_SPI1_Init+0x60>
		Error_Handler();
 8000ca0:	f001 f8dc 	bl	8001e5c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000ca4:	bf00      	nop
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	20000100 	.word	0x20000100
 8000cac:	40013000 	.word	0x40013000

08000cb0 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000cb4:	4b11      	ldr	r3, [pc, #68]	@ (8000cfc <MX_USART2_UART_Init+0x4c>)
 8000cb6:	4a12      	ldr	r2, [pc, #72]	@ (8000d00 <MX_USART2_UART_Init+0x50>)
 8000cb8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000cba:	4b10      	ldr	r3, [pc, #64]	@ (8000cfc <MX_USART2_UART_Init+0x4c>)
 8000cbc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000cc0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cc2:	4b0e      	ldr	r3, [pc, #56]	@ (8000cfc <MX_USART2_UART_Init+0x4c>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <MX_USART2_UART_Init+0x4c>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000cce:	4b0b      	ldr	r3, [pc, #44]	@ (8000cfc <MX_USART2_UART_Init+0x4c>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000cd4:	4b09      	ldr	r3, [pc, #36]	@ (8000cfc <MX_USART2_UART_Init+0x4c>)
 8000cd6:	220c      	movs	r2, #12
 8000cd8:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cda:	4b08      	ldr	r3, [pc, #32]	@ (8000cfc <MX_USART2_UART_Init+0x4c>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ce0:	4b06      	ldr	r3, [pc, #24]	@ (8000cfc <MX_USART2_UART_Init+0x4c>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000ce6:	4805      	ldr	r0, [pc, #20]	@ (8000cfc <MX_USART2_UART_Init+0x4c>)
 8000ce8:	f004 fc25 	bl	8005536 <HAL_UART_Init>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8000cf2:	f001 f8b3 	bl	8001e5c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000cf6:	bf00      	nop
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	20000158 	.word	0x20000158
 8000d00:	40004400 	.word	0x40004400

08000d04 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8000d08:	4b11      	ldr	r3, [pc, #68]	@ (8000d50 <MX_USART3_UART_Init+0x4c>)
 8000d0a:	4a12      	ldr	r2, [pc, #72]	@ (8000d54 <MX_USART3_UART_Init+0x50>)
 8000d0c:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8000d0e:	4b10      	ldr	r3, [pc, #64]	@ (8000d50 <MX_USART3_UART_Init+0x4c>)
 8000d10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d14:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d16:	4b0e      	ldr	r3, [pc, #56]	@ (8000d50 <MX_USART3_UART_Init+0x4c>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d50 <MX_USART3_UART_Init+0x4c>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8000d22:	4b0b      	ldr	r3, [pc, #44]	@ (8000d50 <MX_USART3_UART_Init+0x4c>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000d28:	4b09      	ldr	r3, [pc, #36]	@ (8000d50 <MX_USART3_UART_Init+0x4c>)
 8000d2a:	220c      	movs	r2, #12
 8000d2c:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d2e:	4b08      	ldr	r3, [pc, #32]	@ (8000d50 <MX_USART3_UART_Init+0x4c>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d34:	4b06      	ldr	r3, [pc, #24]	@ (8000d50 <MX_USART3_UART_Init+0x4c>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8000d3a:	4805      	ldr	r0, [pc, #20]	@ (8000d50 <MX_USART3_UART_Init+0x4c>)
 8000d3c:	f004 fbfb 	bl	8005536 <HAL_UART_Init>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <MX_USART3_UART_Init+0x46>
		Error_Handler();
 8000d46:	f001 f889 	bl	8001e5c <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8000d4a:	bf00      	nop
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	200001a0 	.word	0x200001a0
 8000d54:	40004800 	.word	0x40004800

08000d58 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b088      	sub	sp, #32
 8000d5c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000d5e:	f107 0310 	add.w	r3, r7, #16
 8000d62:	2200      	movs	r2, #0
 8000d64:	601a      	str	r2, [r3, #0]
 8000d66:	605a      	str	r2, [r3, #4]
 8000d68:	609a      	str	r2, [r3, #8]
 8000d6a:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000d6c:	4b24      	ldr	r3, [pc, #144]	@ (8000e00 <MX_GPIO_Init+0xa8>)
 8000d6e:	699b      	ldr	r3, [r3, #24]
 8000d70:	4a23      	ldr	r2, [pc, #140]	@ (8000e00 <MX_GPIO_Init+0xa8>)
 8000d72:	f043 0310 	orr.w	r3, r3, #16
 8000d76:	6193      	str	r3, [r2, #24]
 8000d78:	4b21      	ldr	r3, [pc, #132]	@ (8000e00 <MX_GPIO_Init+0xa8>)
 8000d7a:	699b      	ldr	r3, [r3, #24]
 8000d7c:	f003 0310 	and.w	r3, r3, #16
 8000d80:	60fb      	str	r3, [r7, #12]
 8000d82:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000d84:	4b1e      	ldr	r3, [pc, #120]	@ (8000e00 <MX_GPIO_Init+0xa8>)
 8000d86:	699b      	ldr	r3, [r3, #24]
 8000d88:	4a1d      	ldr	r2, [pc, #116]	@ (8000e00 <MX_GPIO_Init+0xa8>)
 8000d8a:	f043 0320 	orr.w	r3, r3, #32
 8000d8e:	6193      	str	r3, [r2, #24]
 8000d90:	4b1b      	ldr	r3, [pc, #108]	@ (8000e00 <MX_GPIO_Init+0xa8>)
 8000d92:	699b      	ldr	r3, [r3, #24]
 8000d94:	f003 0320 	and.w	r3, r3, #32
 8000d98:	60bb      	str	r3, [r7, #8]
 8000d9a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000d9c:	4b18      	ldr	r3, [pc, #96]	@ (8000e00 <MX_GPIO_Init+0xa8>)
 8000d9e:	699b      	ldr	r3, [r3, #24]
 8000da0:	4a17      	ldr	r2, [pc, #92]	@ (8000e00 <MX_GPIO_Init+0xa8>)
 8000da2:	f043 0304 	orr.w	r3, r3, #4
 8000da6:	6193      	str	r3, [r2, #24]
 8000da8:	4b15      	ldr	r3, [pc, #84]	@ (8000e00 <MX_GPIO_Init+0xa8>)
 8000daa:	699b      	ldr	r3, [r3, #24]
 8000dac:	f003 0304 	and.w	r3, r3, #4
 8000db0:	607b      	str	r3, [r7, #4]
 8000db2:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000db4:	4b12      	ldr	r3, [pc, #72]	@ (8000e00 <MX_GPIO_Init+0xa8>)
 8000db6:	699b      	ldr	r3, [r3, #24]
 8000db8:	4a11      	ldr	r2, [pc, #68]	@ (8000e00 <MX_GPIO_Init+0xa8>)
 8000dba:	f043 0308 	orr.w	r3, r3, #8
 8000dbe:	6193      	str	r3, [r2, #24]
 8000dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e00 <MX_GPIO_Init+0xa8>)
 8000dc2:	699b      	ldr	r3, [r3, #24]
 8000dc4:	f003 0308 	and.w	r3, r3, #8
 8000dc8:	603b      	str	r3, [r7, #0]
 8000dca:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8000dcc:	2200      	movs	r2, #0
 8000dce:	f24b 0110 	movw	r1, #45072	@ 0xb010
 8000dd2:	480c      	ldr	r0, [pc, #48]	@ (8000e04 <MX_GPIO_Init+0xac>)
 8000dd4:	f002 fbd0 	bl	8003578 <HAL_GPIO_WritePin>
	GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_15 | GPIO_PIN_4, GPIO_PIN_RESET);

	/*Configure GPIO pins : PB12 PB13 PB15 PB4 */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_15 | GPIO_PIN_4;
 8000dd8:	f24b 0310 	movw	r3, #45072	@ 0xb010
 8000ddc:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dde:	2301      	movs	r3, #1
 8000de0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de6:	2302      	movs	r3, #2
 8000de8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dea:	f107 0310 	add.w	r3, r7, #16
 8000dee:	4619      	mov	r1, r3
 8000df0:	4804      	ldr	r0, [pc, #16]	@ (8000e04 <MX_GPIO_Init+0xac>)
 8000df2:	f002 fa3d 	bl	8003270 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000df6:	bf00      	nop
 8000df8:	3720      	adds	r7, #32
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40021000 	.word	0x40021000
 8000e04:	40010c00 	.word	0x40010c00

08000e08 <UART2_Print>:

/* USER CODE BEGIN 4 */

static inline void UART2_Print(const char *s) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f7ff f9a5 	bl	8000160 <strlen>
 8000e16:	4603      	mov	r3, r0
 8000e18:	b29a      	uxth	r2, r3
 8000e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e1e:	6879      	ldr	r1, [r7, #4]
 8000e20:	4803      	ldr	r0, [pc, #12]	@ (8000e30 <UART2_Print+0x28>)
 8000e22:	f004 fbd8 	bl	80055d6 <HAL_UART_Transmit>
}
 8000e26:	bf00      	nop
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	20000158 	.word	0x20000158

08000e34 <rbuf_push>:

/* ---------- ring buffer helpers ---------- */
static inline void rbuf_push(uint8_t b) {
 8000e34:	b480      	push	{r7}
 8000e36:	b085      	sub	sp, #20
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	71fb      	strb	r3, [r7, #7]
	uint16_t next = (rhead + 1) & (RBUF_SIZE - 1);
 8000e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e78 <rbuf_push+0x44>)
 8000e40:	881b      	ldrh	r3, [r3, #0]
 8000e42:	b29b      	uxth	r3, r3
 8000e44:	3301      	adds	r3, #1
 8000e46:	b29b      	uxth	r3, r3
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	81fb      	strh	r3, [r7, #14]
	if (next != rtail) {
 8000e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e7c <rbuf_push+0x48>)
 8000e4e:	881b      	ldrh	r3, [r3, #0]
 8000e50:	b29b      	uxth	r3, r3
 8000e52:	89fa      	ldrh	r2, [r7, #14]
 8000e54:	429a      	cmp	r2, r3
 8000e56:	d009      	beq.n	8000e6c <rbuf_push+0x38>
		rbuf[rhead] = b;
 8000e58:	4b07      	ldr	r3, [pc, #28]	@ (8000e78 <rbuf_push+0x44>)
 8000e5a:	881b      	ldrh	r3, [r3, #0]
 8000e5c:	b29b      	uxth	r3, r3
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4a07      	ldr	r2, [pc, #28]	@ (8000e80 <rbuf_push+0x4c>)
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	5453      	strb	r3, [r2, r1]
		rhead = next;
 8000e66:	4a04      	ldr	r2, [pc, #16]	@ (8000e78 <rbuf_push+0x44>)
 8000e68:	89fb      	ldrh	r3, [r7, #14]
 8000e6a:	8013      	strh	r3, [r2, #0]
	}
}
 8000e6c:	bf00      	nop
 8000e6e:	3714      	adds	r7, #20
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bc80      	pop	{r7}
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	200002e8 	.word	0x200002e8
 8000e7c:	200002ea 	.word	0x200002ea
 8000e80:	200001e8 	.word	0x200001e8

08000e84 <rbuf_pop>:

static inline int rbuf_pop(uint8_t *out) {
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	if (rtail == rhead)
 8000e8c:	4b10      	ldr	r3, [pc, #64]	@ (8000ed0 <rbuf_pop+0x4c>)
 8000e8e:	881b      	ldrh	r3, [r3, #0]
 8000e90:	b29a      	uxth	r2, r3
 8000e92:	4b10      	ldr	r3, [pc, #64]	@ (8000ed4 <rbuf_pop+0x50>)
 8000e94:	881b      	ldrh	r3, [r3, #0]
 8000e96:	b29b      	uxth	r3, r3
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d101      	bne.n	8000ea0 <rbuf_pop+0x1c>
		return 0;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	e012      	b.n	8000ec6 <rbuf_pop+0x42>
	*out = rbuf[rtail];
 8000ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed0 <rbuf_pop+0x4c>)
 8000ea2:	881b      	ldrh	r3, [r3, #0]
 8000ea4:	b29b      	uxth	r3, r3
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed8 <rbuf_pop+0x54>)
 8000eaa:	5c9b      	ldrb	r3, [r3, r2]
 8000eac:	b2da      	uxtb	r2, r3
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	701a      	strb	r2, [r3, #0]
	rtail = (rtail + 1) & (RBUF_SIZE - 1);
 8000eb2:	4b07      	ldr	r3, [pc, #28]	@ (8000ed0 <rbuf_pop+0x4c>)
 8000eb4:	881b      	ldrh	r3, [r3, #0]
 8000eb6:	b29b      	uxth	r3, r3
 8000eb8:	3301      	adds	r3, #1
 8000eba:	b29b      	uxth	r3, r3
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	b29a      	uxth	r2, r3
 8000ec0:	4b03      	ldr	r3, [pc, #12]	@ (8000ed0 <rbuf_pop+0x4c>)
 8000ec2:	801a      	strh	r2, [r3, #0]
	return 1;
 8000ec4:	2301      	movs	r3, #1
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bc80      	pop	{r7}
 8000ece:	4770      	bx	lr
 8000ed0:	200002ea 	.word	0x200002ea
 8000ed4:	200002e8 	.word	0x200002e8
 8000ed8:	200001e8 	.word	0x200001e8

08000edc <HAL_UART_RxCpltCallback>:

/* UART3 RX complete callback */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a08      	ldr	r2, [pc, #32]	@ (8000f0c <HAL_UART_RxCpltCallback+0x30>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d109      	bne.n	8000f02 <HAL_UART_RxCpltCallback+0x26>
		rbuf_push(rx3_byte);
 8000eee:	4b08      	ldr	r3, [pc, #32]	@ (8000f10 <HAL_UART_RxCpltCallback+0x34>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff ff9e 	bl	8000e34 <rbuf_push>
		HAL_UART_Receive_IT(&huart3, &rx3_byte, 1);
 8000ef8:	2201      	movs	r2, #1
 8000efa:	4905      	ldr	r1, [pc, #20]	@ (8000f10 <HAL_UART_RxCpltCallback+0x34>)
 8000efc:	4805      	ldr	r0, [pc, #20]	@ (8000f14 <HAL_UART_RxCpltCallback+0x38>)
 8000efe:	f004 fbf5 	bl	80056ec <HAL_UART_Receive_IT>
	}
}
 8000f02:	bf00      	nop
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40004800 	.word	0x40004800
 8000f10:	200002ec 	.word	0x200002ec
 8000f14:	200001a0 	.word	0x200001a0

08000f18 <DrawPassScreen>:
	HAL_UART_Transmit(&huart3, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
}

/* ---------- SSD1306 UI helpers ---------- */

void DrawPassScreen(void) {
 8000f18:	b590      	push	{r4, r7, lr}
 8000f1a:	b089      	sub	sp, #36	@ 0x24
 8000f1c:	af04      	add	r7, sp, #16
	SSD1306_Clear();
 8000f1e:	f001 f84d 	bl	8001fbc <SSD1306_Clear>

	SSD1306_WriteStringXY(0, 0, "MODE: NUMBER");
 8000f22:	4a21      	ldr	r2, [pc, #132]	@ (8000fa8 <DrawPassScreen+0x90>)
 8000f24:	2100      	movs	r1, #0
 8000f26:	2000      	movs	r0, #0
 8000f28:	f001 f8b6 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 12, "Enter Pass:");
 8000f2c:	4a1f      	ldr	r2, [pc, #124]	@ (8000fac <DrawPassScreen+0x94>)
 8000f2e:	210c      	movs	r1, #12
 8000f30:	2000      	movs	r0, #0
 8000f32:	f001 f8b1 	bl	8002098 <SSD1306_WriteStringXY>

	char disp[16];
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
			(passlen > 0 ? passbuf[0] : '_'), (passlen > 1 ? passbuf[1] : '_'),
 8000f36:	4b1e      	ldr	r3, [pc, #120]	@ (8000fb0 <DrawPassScreen+0x98>)
 8000f38:	781b      	ldrb	r3, [r3, #0]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d003      	beq.n	8000f46 <DrawPassScreen+0x2e>
			(passlen > 0 ? passbuf[0] : '_'), (passlen > 1 ? passbuf[1] : '_'),
 8000f3e:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb4 <DrawPassScreen+0x9c>)
 8000f40:	781b      	ldrb	r3, [r3, #0]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000f42:	461c      	mov	r4, r3
 8000f44:	e000      	b.n	8000f48 <DrawPassScreen+0x30>
 8000f46:	245f      	movs	r4, #95	@ 0x5f
			(passlen > 0 ? passbuf[0] : '_'), (passlen > 1 ? passbuf[1] : '_'),
 8000f48:	4b19      	ldr	r3, [pc, #100]	@ (8000fb0 <DrawPassScreen+0x98>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000f4c:	2b01      	cmp	r3, #1
 8000f4e:	d903      	bls.n	8000f58 <DrawPassScreen+0x40>
			(passlen > 0 ? passbuf[0] : '_'), (passlen > 1 ? passbuf[1] : '_'),
 8000f50:	4b18      	ldr	r3, [pc, #96]	@ (8000fb4 <DrawPassScreen+0x9c>)
 8000f52:	785b      	ldrb	r3, [r3, #1]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000f54:	461a      	mov	r2, r3
 8000f56:	e000      	b.n	8000f5a <DrawPassScreen+0x42>
 8000f58:	225f      	movs	r2, #95	@ 0x5f
			(passlen > 2 ? passbuf[2] : '_'), (passlen > 3 ? passbuf[3] : '_'));
 8000f5a:	4b15      	ldr	r3, [pc, #84]	@ (8000fb0 <DrawPassScreen+0x98>)
 8000f5c:	781b      	ldrb	r3, [r3, #0]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000f5e:	2b02      	cmp	r3, #2
 8000f60:	d903      	bls.n	8000f6a <DrawPassScreen+0x52>
			(passlen > 2 ? passbuf[2] : '_'), (passlen > 3 ? passbuf[3] : '_'));
 8000f62:	4b14      	ldr	r3, [pc, #80]	@ (8000fb4 <DrawPassScreen+0x9c>)
 8000f64:	789b      	ldrb	r3, [r3, #2]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000f66:	4619      	mov	r1, r3
 8000f68:	e000      	b.n	8000f6c <DrawPassScreen+0x54>
 8000f6a:	215f      	movs	r1, #95	@ 0x5f
			(passlen > 2 ? passbuf[2] : '_'), (passlen > 3 ? passbuf[3] : '_'));
 8000f6c:	4b10      	ldr	r3, [pc, #64]	@ (8000fb0 <DrawPassScreen+0x98>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000f70:	2b03      	cmp	r3, #3
 8000f72:	d902      	bls.n	8000f7a <DrawPassScreen+0x62>
			(passlen > 2 ? passbuf[2] : '_'), (passlen > 3 ? passbuf[3] : '_'));
 8000f74:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb4 <DrawPassScreen+0x9c>)
 8000f76:	78db      	ldrb	r3, [r3, #3]
 8000f78:	e000      	b.n	8000f7c <DrawPassScreen+0x64>
	snprintf(disp, sizeof(disp), "PASS: %c%c%c%c",
 8000f7a:	235f      	movs	r3, #95	@ 0x5f
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	9302      	str	r3, [sp, #8]
 8000f80:	9101      	str	r1, [sp, #4]
 8000f82:	9200      	str	r2, [sp, #0]
 8000f84:	4623      	mov	r3, r4
 8000f86:	4a0c      	ldr	r2, [pc, #48]	@ (8000fb8 <DrawPassScreen+0xa0>)
 8000f88:	2110      	movs	r1, #16
 8000f8a:	f005 f9c7 	bl	800631c <sniprintf>

	SSD1306_WriteStringXY(0, 28, disp);
 8000f8e:	463b      	mov	r3, r7
 8000f90:	461a      	mov	r2, r3
 8000f92:	211c      	movs	r1, #28
 8000f94:	2000      	movs	r0, #0
 8000f96:	f001 f87f 	bl	8002098 <SSD1306_WriteStringXY>

	SSD1306_Update();
 8000f9a:	f000 ffd3 	bl	8001f44 <SSD1306_Update>
}
 8000f9e:	bf00      	nop
 8000fa0:	3714      	adds	r7, #20
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd90      	pop	{r4, r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	08006fd8 	.word	0x08006fd8
 8000fac:	08006fe8 	.word	0x08006fe8
 8000fb0:	20000359 	.word	0x20000359
 8000fb4:	20000354 	.word	0x20000354
 8000fb8:	08006ff4 	.word	0x08006ff4

08000fbc <ShowMainMenu>:

void ShowMainMenu(uint8_t sel) {
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	71fb      	strb	r3, [r7, #7]
	SSD1306_Clear();
 8000fc6:	f000 fff9 	bl	8001fbc <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 5,
 8000fca:	79fb      	ldrb	r3, [r7, #7]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d101      	bne.n	8000fd4 <ShowMainMenu+0x18>
 8000fd0:	4b11      	ldr	r3, [pc, #68]	@ (8001018 <ShowMainMenu+0x5c>)
 8000fd2:	e000      	b.n	8000fd6 <ShowMainMenu+0x1a>
 8000fd4:	4b11      	ldr	r3, [pc, #68]	@ (800101c <ShowMainMenu+0x60>)
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	2105      	movs	r1, #5
 8000fda:	2000      	movs	r0, #0
 8000fdc:	f001 f85c 	bl	8002098 <SSD1306_WriteStringXY>
			(sel == 1) ? "> 1) Test Equipment" : "  1) Test Equipment");
	SSD1306_WriteStringXY(0, 20,
 8000fe0:	79fb      	ldrb	r3, [r7, #7]
 8000fe2:	2b02      	cmp	r3, #2
 8000fe4:	d101      	bne.n	8000fea <ShowMainMenu+0x2e>
 8000fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8001020 <ShowMainMenu+0x64>)
 8000fe8:	e000      	b.n	8000fec <ShowMainMenu+0x30>
 8000fea:	4b0e      	ldr	r3, [pc, #56]	@ (8001024 <ShowMainMenu+0x68>)
 8000fec:	461a      	mov	r2, r3
 8000fee:	2114      	movs	r1, #20
 8000ff0:	2000      	movs	r0, #0
 8000ff2:	f001 f851 	bl	8002098 <SSD1306_WriteStringXY>
			(sel == 2) ? "> 2) NRF Control" : "  2) NRF Control");
	SSD1306_WriteStringXY(0, 35,
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	2b03      	cmp	r3, #3
 8000ffa:	d101      	bne.n	8001000 <ShowMainMenu+0x44>
 8000ffc:	4b0a      	ldr	r3, [pc, #40]	@ (8001028 <ShowMainMenu+0x6c>)
 8000ffe:	e000      	b.n	8001002 <ShowMainMenu+0x46>
 8001000:	4b0a      	ldr	r3, [pc, #40]	@ (800102c <ShowMainMenu+0x70>)
 8001002:	461a      	mov	r2, r3
 8001004:	2123      	movs	r1, #35	@ 0x23
 8001006:	2000      	movs	r0, #0
 8001008:	f001 f846 	bl	8002098 <SSD1306_WriteStringXY>
			(sel == 3) ? "> 3) Autonomous Ctrl" : "  3) Autonomous Ctrl");
	SSD1306_Update();
 800100c:	f000 ff9a 	bl	8001f44 <SSD1306_Update>
}
 8001010:	bf00      	nop
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	08007004 	.word	0x08007004
 800101c:	08007018 	.word	0x08007018
 8001020:	0800702c 	.word	0x0800702c
 8001024:	08007040 	.word	0x08007040
 8001028:	08007054 	.word	0x08007054
 800102c:	0800706c 	.word	0x0800706c

08001030 <ShowTestEquipmentMenu>:

void ShowTestEquipmentMenu(uint8_t sel) {
 8001030:	b580      	push	{r7, lr}
 8001032:	b08a      	sub	sp, #40	@ 0x28
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
	const uint8_t total = 6;
 800103a:	2306      	movs	r3, #6
 800103c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	const uint8_t items_on_screen = 3;     // show 3 items with big spacing
 8001040:	2303      	movs	r3, #3
 8001042:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

	SSD1306_Clear();
 8001046:	f000 ffb9 	bl	8001fbc <SSD1306_Clear>

	// ---- Determine window start ----
	uint8_t start;

	if (sel == 1)
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	2b01      	cmp	r3, #1
 800104e:	d103      	bne.n	8001058 <ShowTestEquipmentMenu+0x28>
		start = 1;
 8001050:	2301      	movs	r3, #1
 8001052:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001056:	e00e      	b.n	8001076 <ShowTestEquipmentMenu+0x46>
	else if (sel == total)
 8001058:	79fa      	ldrb	r2, [r7, #7]
 800105a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800105e:	429a      	cmp	r2, r3
 8001060:	d105      	bne.n	800106e <ShowTestEquipmentMenu+0x3e>
		start = total - 2;
 8001062:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001066:	3b02      	subs	r3, #2
 8001068:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800106c:	e003      	b.n	8001076 <ShowTestEquipmentMenu+0x46>
	else
		start = sel - 1;
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	3b01      	subs	r3, #1
 8001072:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	// ---- Draw visible 3 items ----
	for (uint8_t i = 0; i < items_on_screen; i++) {
 8001076:	2300      	movs	r3, #0
 8001078:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800107c:	e095      	b.n	80011aa <ShowTestEquipmentMenu+0x17a>

		uint8_t item = start + i;
 800107e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001082:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001086:	4413      	add	r3, r2
 8001088:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		if (item > total)
 800108c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001090:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001094:	429a      	cmp	r2, r3
 8001096:	f200 8090 	bhi.w	80011ba <ShowTestEquipmentMenu+0x18a>
			break;

		uint8_t y = i * 21;    // <<< 2-line gap spacing
 800109a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800109e:	461a      	mov	r2, r3
 80010a0:	0052      	lsls	r2, r2, #1
 80010a2:	4413      	add	r3, r2
 80010a4:	461a      	mov	r2, r3
 80010a6:	00d2      	lsls	r2, r2, #3
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		char text[22];

		if (item == 1)
 80010ae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d10e      	bne.n	80010d4 <ShowTestEquipmentMenu+0xa4>
			sprintf(text, "%s 1) Test Joystick", (sel == item ? ">" : " "));
 80010b6:	79fa      	ldrb	r2, [r7, #7]
 80010b8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80010bc:	429a      	cmp	r2, r3
 80010be:	d101      	bne.n	80010c4 <ShowTestEquipmentMenu+0x94>
 80010c0:	4a41      	ldr	r2, [pc, #260]	@ (80011c8 <ShowTestEquipmentMenu+0x198>)
 80010c2:	e000      	b.n	80010c6 <ShowTestEquipmentMenu+0x96>
 80010c4:	4a41      	ldr	r2, [pc, #260]	@ (80011cc <ShowTestEquipmentMenu+0x19c>)
 80010c6:	f107 030c 	add.w	r3, r7, #12
 80010ca:	4941      	ldr	r1, [pc, #260]	@ (80011d0 <ShowTestEquipmentMenu+0x1a0>)
 80010cc:	4618      	mov	r0, r3
 80010ce:	f005 f95b 	bl	8006388 <siprintf>
 80010d2:	e05d      	b.n	8001190 <ShowTestEquipmentMenu+0x160>
		else if (item == 2)
 80010d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80010d8:	2b02      	cmp	r3, #2
 80010da:	d10e      	bne.n	80010fa <ShowTestEquipmentMenu+0xca>
			sprintf(text, "%s 2) ESP32 Serial", (sel == item ? ">" : " "));
 80010dc:	79fa      	ldrb	r2, [r7, #7]
 80010de:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80010e2:	429a      	cmp	r2, r3
 80010e4:	d101      	bne.n	80010ea <ShowTestEquipmentMenu+0xba>
 80010e6:	4a38      	ldr	r2, [pc, #224]	@ (80011c8 <ShowTestEquipmentMenu+0x198>)
 80010e8:	e000      	b.n	80010ec <ShowTestEquipmentMenu+0xbc>
 80010ea:	4a38      	ldr	r2, [pc, #224]	@ (80011cc <ShowTestEquipmentMenu+0x19c>)
 80010ec:	f107 030c 	add.w	r3, r7, #12
 80010f0:	4938      	ldr	r1, [pc, #224]	@ (80011d4 <ShowTestEquipmentMenu+0x1a4>)
 80010f2:	4618      	mov	r0, r3
 80010f4:	f005 f948 	bl	8006388 <siprintf>
 80010f8:	e04a      	b.n	8001190 <ShowTestEquipmentMenu+0x160>
		else if (item == 3)
 80010fa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80010fe:	2b03      	cmp	r3, #3
 8001100:	d10e      	bne.n	8001120 <ShowTestEquipmentMenu+0xf0>
			sprintf(text, "%s 3) NRF Module", (sel == item ? ">" : " "));
 8001102:	79fa      	ldrb	r2, [r7, #7]
 8001104:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001108:	429a      	cmp	r2, r3
 800110a:	d101      	bne.n	8001110 <ShowTestEquipmentMenu+0xe0>
 800110c:	4a2e      	ldr	r2, [pc, #184]	@ (80011c8 <ShowTestEquipmentMenu+0x198>)
 800110e:	e000      	b.n	8001112 <ShowTestEquipmentMenu+0xe2>
 8001110:	4a2e      	ldr	r2, [pc, #184]	@ (80011cc <ShowTestEquipmentMenu+0x19c>)
 8001112:	f107 030c 	add.w	r3, r7, #12
 8001116:	4930      	ldr	r1, [pc, #192]	@ (80011d8 <ShowTestEquipmentMenu+0x1a8>)
 8001118:	4618      	mov	r0, r3
 800111a:	f005 f935 	bl	8006388 <siprintf>
 800111e:	e037      	b.n	8001190 <ShowTestEquipmentMenu+0x160>
		else if (item == 4)
 8001120:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001124:	2b04      	cmp	r3, #4
 8001126:	d10e      	bne.n	8001146 <ShowTestEquipmentMenu+0x116>
			sprintf(text, "%s 4) Potentiometer", (sel == item ? ">" : " "));
 8001128:	79fa      	ldrb	r2, [r7, #7]
 800112a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800112e:	429a      	cmp	r2, r3
 8001130:	d101      	bne.n	8001136 <ShowTestEquipmentMenu+0x106>
 8001132:	4a25      	ldr	r2, [pc, #148]	@ (80011c8 <ShowTestEquipmentMenu+0x198>)
 8001134:	e000      	b.n	8001138 <ShowTestEquipmentMenu+0x108>
 8001136:	4a25      	ldr	r2, [pc, #148]	@ (80011cc <ShowTestEquipmentMenu+0x19c>)
 8001138:	f107 030c 	add.w	r3, r7, #12
 800113c:	4927      	ldr	r1, [pc, #156]	@ (80011dc <ShowTestEquipmentMenu+0x1ac>)
 800113e:	4618      	mov	r0, r3
 8001140:	f005 f922 	bl	8006388 <siprintf>
 8001144:	e024      	b.n	8001190 <ShowTestEquipmentMenu+0x160>
		else if (item == 5)
 8001146:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800114a:	2b05      	cmp	r3, #5
 800114c:	d10e      	bne.n	800116c <ShowTestEquipmentMenu+0x13c>
			sprintf(text, "%s 5) Blink LED", (sel == item ? ">" : " "));
 800114e:	79fa      	ldrb	r2, [r7, #7]
 8001150:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001154:	429a      	cmp	r2, r3
 8001156:	d101      	bne.n	800115c <ShowTestEquipmentMenu+0x12c>
 8001158:	4a1b      	ldr	r2, [pc, #108]	@ (80011c8 <ShowTestEquipmentMenu+0x198>)
 800115a:	e000      	b.n	800115e <ShowTestEquipmentMenu+0x12e>
 800115c:	4a1b      	ldr	r2, [pc, #108]	@ (80011cc <ShowTestEquipmentMenu+0x19c>)
 800115e:	f107 030c 	add.w	r3, r7, #12
 8001162:	491f      	ldr	r1, [pc, #124]	@ (80011e0 <ShowTestEquipmentMenu+0x1b0>)
 8001164:	4618      	mov	r0, r3
 8001166:	f005 f90f 	bl	8006388 <siprintf>
 800116a:	e011      	b.n	8001190 <ShowTestEquipmentMenu+0x160>
		else if (item == 6)
 800116c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001170:	2b06      	cmp	r3, #6
 8001172:	d10d      	bne.n	8001190 <ShowTestEquipmentMenu+0x160>
			sprintf(text, "%s 6) Buzzer", (sel == item ? ">" : " "));
 8001174:	79fa      	ldrb	r2, [r7, #7]
 8001176:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800117a:	429a      	cmp	r2, r3
 800117c:	d101      	bne.n	8001182 <ShowTestEquipmentMenu+0x152>
 800117e:	4a12      	ldr	r2, [pc, #72]	@ (80011c8 <ShowTestEquipmentMenu+0x198>)
 8001180:	e000      	b.n	8001184 <ShowTestEquipmentMenu+0x154>
 8001182:	4a12      	ldr	r2, [pc, #72]	@ (80011cc <ShowTestEquipmentMenu+0x19c>)
 8001184:	f107 030c 	add.w	r3, r7, #12
 8001188:	4916      	ldr	r1, [pc, #88]	@ (80011e4 <ShowTestEquipmentMenu+0x1b4>)
 800118a:	4618      	mov	r0, r3
 800118c:	f005 f8fc 	bl	8006388 <siprintf>

		SSD1306_WriteStringXY(0, y, text);
 8001190:	f107 020c 	add.w	r2, r7, #12
 8001194:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001198:	4619      	mov	r1, r3
 800119a:	2000      	movs	r0, #0
 800119c:	f000 ff7c 	bl	8002098 <SSD1306_WriteStringXY>
	for (uint8_t i = 0; i < items_on_screen; i++) {
 80011a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80011a4:	3301      	adds	r3, #1
 80011a6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80011aa:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80011ae:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80011b2:	429a      	cmp	r2, r3
 80011b4:	f4ff af63 	bcc.w	800107e <ShowTestEquipmentMenu+0x4e>
 80011b8:	e000      	b.n	80011bc <ShowTestEquipmentMenu+0x18c>
			break;
 80011ba:	bf00      	nop
	}

	SSD1306_Update();
 80011bc:	f000 fec2 	bl	8001f44 <SSD1306_Update>
}
 80011c0:	bf00      	nop
 80011c2:	3728      	adds	r7, #40	@ 0x28
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	08007084 	.word	0x08007084
 80011cc:	08007088 	.word	0x08007088
 80011d0:	0800708c 	.word	0x0800708c
 80011d4:	080070a0 	.word	0x080070a0
 80011d8:	080070b4 	.word	0x080070b4
 80011dc:	080070c8 	.word	0x080070c8
 80011e0:	080070dc 	.word	0x080070dc
 80011e4:	080070ec 	.word	0x080070ec

080011e8 <reset_all_btn_counts>:
	SSD1306_WriteStringXY((128 - strlen(s) * 6) / 2, y, s);
	SSD1306_Update();
}

/* ---------- utility: reset mode counters ---------- */
void reset_all_btn_counts(void) {
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
	for (int i = 0; i < 10; i++)
 80011ee:	2300      	movs	r3, #0
 80011f0:	607b      	str	r3, [r7, #4]
 80011f2:	e007      	b.n	8001204 <reset_all_btn_counts+0x1c>
		btn_counts[i] = 0;
 80011f4:	4a08      	ldr	r2, [pc, #32]	@ (8001218 <reset_all_btn_counts+0x30>)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2100      	movs	r1, #0
 80011fa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 10; i++)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	3301      	adds	r3, #1
 8001202:	607b      	str	r3, [r7, #4]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2b09      	cmp	r3, #9
 8001208:	ddf4      	ble.n	80011f4 <reset_all_btn_counts+0xc>
}
 800120a:	bf00      	nop
 800120c:	bf00      	nop
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	bc80      	pop	{r7}
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	20000328 	.word	0x20000328

0800121c <ResetToPasscodeScreen>:
void ResetToPasscodeScreen(void) {
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
	// Reset all states
	ui_state = 1;   // Number mode
 8001220:	4b18      	ldr	r3, [pc, #96]	@ (8001284 <ResetToPasscodeScreen+0x68>)
 8001222:	2201      	movs	r2, #1
 8001224:	601a      	str	r2, [r3, #0]
	menu = 0;
 8001226:	4b18      	ldr	r3, [pc, #96]	@ (8001288 <ResetToPasscodeScreen+0x6c>)
 8001228:	2200      	movs	r2, #0
 800122a:	701a      	strb	r2, [r3, #0]
	cursor = 1;
 800122c:	4b17      	ldr	r3, [pc, #92]	@ (800128c <ResetToPasscodeScreen+0x70>)
 800122e:	2201      	movs	r2, #1
 8001230:	701a      	strb	r2, [r3, #0]

	// Reset password buffer
	passlen = 0;
 8001232:	4b17      	ldr	r3, [pc, #92]	@ (8001290 <ResetToPasscodeScreen+0x74>)
 8001234:	2200      	movs	r2, #0
 8001236:	701a      	strb	r2, [r3, #0]
	memset(passbuf, 0, sizeof(passbuf));
 8001238:	2205      	movs	r2, #5
 800123a:	2100      	movs	r1, #0
 800123c:	4815      	ldr	r0, [pc, #84]	@ (8001294 <ResetToPasscodeScreen+0x78>)
 800123e:	f005 f8c5 	bl	80063cc <memset>

	// Clear button counters
	reset_all_btn_counts();
 8001242:	f7ff ffd1 	bl	80011e8 <reset_all_btn_counts>

	// OLED message
	SSD1306_Clear();
 8001246:	f000 feb9 	bl	8001fbc <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "RESET TRIGGERED");
 800124a:	4a13      	ldr	r2, [pc, #76]	@ (8001298 <ResetToPasscodeScreen+0x7c>)
 800124c:	2100      	movs	r1, #0
 800124e:	2000      	movs	r0, #0
 8001250:	f000 ff22 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 14, "Returning to");
 8001254:	4a11      	ldr	r2, [pc, #68]	@ (800129c <ResetToPasscodeScreen+0x80>)
 8001256:	210e      	movs	r1, #14
 8001258:	2000      	movs	r0, #0
 800125a:	f000 ff1d 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 26, "Passcode Screen...");
 800125e:	4a10      	ldr	r2, [pc, #64]	@ (80012a0 <ResetToPasscodeScreen+0x84>)
 8001260:	211a      	movs	r1, #26
 8001262:	2000      	movs	r0, #0
 8001264:	f000 ff18 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_Update();
 8001268:	f000 fe6c 	bl	8001f44 <SSD1306_Update>
	HAL_Delay(800);
 800126c:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001270:	f001 f9c2 	bl	80025f8 <HAL_Delay>

	// Now show enter-pass screen
	DrawPassScreen();
 8001274:	f7ff fe50 	bl	8000f18 <DrawPassScreen>

	// Debug serial print
	UART2_Print("RESET  PASSCODE SCREEN\r\n");
 8001278:	480a      	ldr	r0, [pc, #40]	@ (80012a4 <ResetToPasscodeScreen+0x88>)
 800127a:	f7ff fdc5 	bl	8000e08 <UART2_Print>
}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20000324 	.word	0x20000324
 8001288:	20000321 	.word	0x20000321
 800128c:	20000000 	.word	0x20000000
 8001290:	20000359 	.word	0x20000359
 8001294:	20000354 	.word	0x20000354
 8001298:	080070fc 	.word	0x080070fc
 800129c:	0800710c 	.word	0x0800710c
 80012a0:	0800711c 	.word	0x0800711c
 80012a4:	08007130 	.word	0x08007130

080012a8 <nrf24_read_reg>:

// ---------- nRF24 SPI helpers ----------

uint8_t nrf24_read_reg(uint8_t reg) {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = NRF_CMD_R_REGISTER | (reg & 0x1F);
 80012b2:	79fb      	ldrb	r3, [r7, #7]
 80012b4:	f003 031f 	and.w	r3, r3, #31
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	73fb      	strb	r3, [r7, #15]
	uint8_t val = 0xFF;
 80012bc:	23ff      	movs	r3, #255	@ 0xff
 80012be:	73bb      	strb	r3, [r7, #14]

	CSN_LOW();  // CSN LOW = start SPI transaction
 80012c0:	2200      	movs	r2, #0
 80012c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012c6:	480f      	ldr	r0, [pc, #60]	@ (8001304 <nrf24_read_reg+0x5c>)
 80012c8:	f002 f956 	bl	8003578 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 80012cc:	f107 010f 	add.w	r1, r7, #15
 80012d0:	f04f 33ff 	mov.w	r3, #4294967295
 80012d4:	2201      	movs	r2, #1
 80012d6:	480c      	ldr	r0, [pc, #48]	@ (8001308 <nrf24_read_reg+0x60>)
 80012d8:	f003 fc1c 	bl	8004b14 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &val, 1, HAL_MAX_DELAY);
 80012dc:	f107 010e 	add.w	r1, r7, #14
 80012e0:	f04f 33ff 	mov.w	r3, #4294967295
 80012e4:	2201      	movs	r2, #1
 80012e6:	4808      	ldr	r0, [pc, #32]	@ (8001308 <nrf24_read_reg+0x60>)
 80012e8:	f003 fd58 	bl	8004d9c <HAL_SPI_Receive>

	CSN_HIGH(); // CSN HIGH = end SPI transaction
 80012ec:	2201      	movs	r2, #1
 80012ee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012f2:	4804      	ldr	r0, [pc, #16]	@ (8001304 <nrf24_read_reg+0x5c>)
 80012f4:	f002 f940 	bl	8003578 <HAL_GPIO_WritePin>

	return val;
 80012f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40010c00 	.word	0x40010c00
 8001308:	20000100 	.word	0x20000100

0800130c <nrf24_write_reg>:

void nrf24_write_reg(uint8_t reg, uint8_t value) {
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	460a      	mov	r2, r1
 8001316:	71fb      	strb	r3, [r7, #7]
 8001318:	4613      	mov	r3, r2
 800131a:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0] = NRF_CMD_W_REGISTER | (reg & 0x1F);
 800131c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001320:	f003 031f 	and.w	r3, r3, #31
 8001324:	b25b      	sxtb	r3, r3
 8001326:	f043 0320 	orr.w	r3, r3, #32
 800132a:	b25b      	sxtb	r3, r3
 800132c:	b2db      	uxtb	r3, r3
 800132e:	733b      	strb	r3, [r7, #12]
	buf[1] = value;
 8001330:	79bb      	ldrb	r3, [r7, #6]
 8001332:	737b      	strb	r3, [r7, #13]

	CSN_LOW();
 8001334:	2200      	movs	r2, #0
 8001336:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800133a:	480a      	ldr	r0, [pc, #40]	@ (8001364 <nrf24_write_reg+0x58>)
 800133c:	f002 f91c 	bl	8003578 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, buf, 2, HAL_MAX_DELAY);
 8001340:	f107 010c 	add.w	r1, r7, #12
 8001344:	f04f 33ff 	mov.w	r3, #4294967295
 8001348:	2202      	movs	r2, #2
 800134a:	4807      	ldr	r0, [pc, #28]	@ (8001368 <nrf24_write_reg+0x5c>)
 800134c:	f003 fbe2 	bl	8004b14 <HAL_SPI_Transmit>
	CSN_HIGH();
 8001350:	2201      	movs	r2, #1
 8001352:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001356:	4803      	ldr	r0, [pc, #12]	@ (8001364 <nrf24_write_reg+0x58>)
 8001358:	f002 f90e 	bl	8003578 <HAL_GPIO_WritePin>
}
 800135c:	bf00      	nop
 800135e:	3710      	adds	r7, #16
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40010c00 	.word	0x40010c00
 8001368:	20000100 	.word	0x20000100

0800136c <Run_Joystick_Test>:

void Run_Joystick_Test(void) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b0a2      	sub	sp, #136	@ 0x88
 8001370:	af00      	add	r7, sp, #0
	UART2_Print("=== JOYSTICK TEST STARTED ===\r\n");
 8001372:	48b3      	ldr	r0, [pc, #716]	@ (8001640 <Run_Joystick_Test+0x2d4>)
 8001374:	f7ff fd48 	bl	8000e08 <UART2_Print>

	SSD1306_Clear();
 8001378:	f000 fe20 	bl	8001fbc <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "Joystick Test");
 800137c:	4ab1      	ldr	r2, [pc, #708]	@ (8001644 <Run_Joystick_Test+0x2d8>)
 800137e:	2100      	movs	r1, #0
 8001380:	2000      	movs	r0, #0
 8001382:	f000 fe89 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 14, "Reading values...");
 8001386:	4ab0      	ldr	r2, [pc, #704]	@ (8001648 <Run_Joystick_Test+0x2dc>)
 8001388:	210e      	movs	r1, #14
 800138a:	2000      	movs	r0, #0
 800138c:	f000 fe84 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_Update();
 8001390:	f000 fdd8 	bl	8001f44 <SSD1306_Update>

	uint16_t centerY = 2700;
 8001394:	f640 238c 	movw	r3, #2700	@ 0xa8c
 8001398:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
	uint16_t centerX = 3150;
 800139c:	f640 434e 	movw	r3, #3150	@ 0xc4e
 80013a0:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80

	const int deadzone = 300;
 80013a4:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80013a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const int threshold = 600;
 80013aa:	f44f 7316 	mov.w	r3, #600	@ 0x258
 80013ae:	67bb      	str	r3, [r7, #120]	@ 0x78

	while (1) {

		/* ========== READ BTN FROM ESP32 ========== */
		uint8_t ch;
		while (rbuf_pop(&ch)) {
 80013b0:	e04f      	b.n	8001452 <Run_Joystick_Test+0xe6>

			if (ch == '\n') {
 80013b2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80013b6:	2b0a      	cmp	r3, #10
 80013b8:	d134      	bne.n	8001424 <Run_Joystick_Test+0xb8>
				line[line_idx] = 0;
 80013ba:	4ba4      	ldr	r3, [pc, #656]	@ (800164c <Run_Joystick_Test+0x2e0>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	461a      	mov	r2, r3
 80013c0:	4ba3      	ldr	r3, [pc, #652]	@ (8001650 <Run_Joystick_Test+0x2e4>)
 80013c2:	2100      	movs	r1, #0
 80013c4:	5499      	strb	r1, [r3, r2]
				line_idx = 0;
 80013c6:	4ba1      	ldr	r3, [pc, #644]	@ (800164c <Run_Joystick_Test+0x2e0>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	701a      	strb	r2, [r3, #0]

				if (strncmp(line, "BTN:", 4) == 0) {
 80013cc:	2204      	movs	r2, #4
 80013ce:	49a1      	ldr	r1, [pc, #644]	@ (8001654 <Run_Joystick_Test+0x2e8>)
 80013d0:	489f      	ldr	r0, [pc, #636]	@ (8001650 <Run_Joystick_Test+0x2e4>)
 80013d2:	f005 f803 	bl	80063dc <strncmp>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d13a      	bne.n	8001452 <Run_Joystick_Test+0xe6>
					int bid = atoi(&line[4]);
 80013dc:	489e      	ldr	r0, [pc, #632]	@ (8001658 <Run_Joystick_Test+0x2ec>)
 80013de:	f004 ff15 	bl	800620c <atoi>
 80013e2:	6738      	str	r0, [r7, #112]	@ 0x70
					btn_counts[bid]++;
 80013e4:	4a9d      	ldr	r2, [pc, #628]	@ (800165c <Run_Joystick_Test+0x2f0>)
 80013e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80013e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ec:	1c5a      	adds	r2, r3, #1
 80013ee:	499b      	ldr	r1, [pc, #620]	@ (800165c <Run_Joystick_Test+0x2f0>)
 80013f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80013f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

					/* EXIT ON BUTTON 7 */
					if (bid == 7) {
 80013f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80013f8:	2b07      	cmp	r3, #7
 80013fa:	d12a      	bne.n	8001452 <Run_Joystick_Test+0xe6>
						btn_counts[7] = 0;
 80013fc:	4b97      	ldr	r3, [pc, #604]	@ (800165c <Run_Joystick_Test+0x2f0>)
 80013fe:	2200      	movs	r2, #0
 8001400:	61da      	str	r2, [r3, #28]
						UART2_Print("Exiting Joystick Test...\r\n");
 8001402:	4897      	ldr	r0, [pc, #604]	@ (8001660 <Run_Joystick_Test+0x2f4>)
 8001404:	f7ff fd00 	bl	8000e08 <UART2_Print>

						SSD1306_Clear();
 8001408:	f000 fdd8 	bl	8001fbc <SSD1306_Clear>
						SSD1306_WriteStringXY(0, 0, "Exiting...");
 800140c:	4a95      	ldr	r2, [pc, #596]	@ (8001664 <Run_Joystick_Test+0x2f8>)
 800140e:	2100      	movs	r1, #0
 8001410:	2000      	movs	r0, #0
 8001412:	f000 fe41 	bl	8002098 <SSD1306_WriteStringXY>
						SSD1306_Update();
 8001416:	f000 fd95 	bl	8001f44 <SSD1306_Update>

						HAL_Delay(300);
 800141a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800141e:	f001 f8eb 	bl	80025f8 <HAL_Delay>
						return;
 8001422:	e10a      	b.n	800163a <Run_Joystick_Test+0x2ce>
					}
				}
			} else if (ch != '\r') {
 8001424:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001428:	2b0d      	cmp	r3, #13
 800142a:	d012      	beq.n	8001452 <Run_Joystick_Test+0xe6>
				if (line_idx < sizeof(line) - 1)
 800142c:	4b87      	ldr	r3, [pc, #540]	@ (800164c <Run_Joystick_Test+0x2e0>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	2b2e      	cmp	r3, #46	@ 0x2e
 8001432:	d80b      	bhi.n	800144c <Run_Joystick_Test+0xe0>
					line[line_idx++] = ch;
 8001434:	4b85      	ldr	r3, [pc, #532]	@ (800164c <Run_Joystick_Test+0x2e0>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	1c5a      	adds	r2, r3, #1
 800143a:	b2d1      	uxtb	r1, r2
 800143c:	4a83      	ldr	r2, [pc, #524]	@ (800164c <Run_Joystick_Test+0x2e0>)
 800143e:	7011      	strb	r1, [r2, #0]
 8001440:	461a      	mov	r2, r3
 8001442:	f897 1033 	ldrb.w	r1, [r7, #51]	@ 0x33
 8001446:	4b82      	ldr	r3, [pc, #520]	@ (8001650 <Run_Joystick_Test+0x2e4>)
 8001448:	5499      	strb	r1, [r3, r2]
 800144a:	e002      	b.n	8001452 <Run_Joystick_Test+0xe6>
				else
					line_idx = 0;
 800144c:	4b7f      	ldr	r3, [pc, #508]	@ (800164c <Run_Joystick_Test+0x2e0>)
 800144e:	2200      	movs	r2, #0
 8001450:	701a      	strb	r2, [r3, #0]
		while (rbuf_pop(&ch)) {
 8001452:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff fd14 	bl	8000e84 <rbuf_pop>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1a7      	bne.n	80013b2 <Run_Joystick_Test+0x46>
			}
		}

		/* ========== READ ADC Y ========== */
		ADC_ChannelConfTypeDef sConfig = { 0 };
 8001462:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	605a      	str	r2, [r3, #4]
 800146c:	609a      	str	r2, [r3, #8]
		sConfig.Channel = ADC_CHANNEL_0;
 800146e:	2300      	movs	r3, #0
 8001470:	627b      	str	r3, [r7, #36]	@ 0x24
		sConfig.Rank = ADC_REGULAR_RANK_1;
 8001472:	2301      	movs	r3, #1
 8001474:	62bb      	str	r3, [r7, #40]	@ 0x28
		sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001476:	2305      	movs	r3, #5
 8001478:	62fb      	str	r3, [r7, #44]	@ 0x2c
		HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800147a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800147e:	4619      	mov	r1, r3
 8001480:	4879      	ldr	r0, [pc, #484]	@ (8001668 <Run_Joystick_Test+0x2fc>)
 8001482:	f001 fba1 	bl	8002bc8 <HAL_ADC_ConfigChannel>

		HAL_ADC_Start(&hadc1);
 8001486:	4878      	ldr	r0, [pc, #480]	@ (8001668 <Run_Joystick_Test+0x2fc>)
 8001488:	f001 f9b2 	bl	80027f0 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800148c:	f04f 31ff 	mov.w	r1, #4294967295
 8001490:	4875      	ldr	r0, [pc, #468]	@ (8001668 <Run_Joystick_Test+0x2fc>)
 8001492:	f001 fa87 	bl	80029a4 <HAL_ADC_PollForConversion>
		joyY = HAL_ADC_GetValue(&hadc1);
 8001496:	4874      	ldr	r0, [pc, #464]	@ (8001668 <Run_Joystick_Test+0x2fc>)
 8001498:	f001 fb8a 	bl	8002bb0 <HAL_ADC_GetValue>
 800149c:	4603      	mov	r3, r0
 800149e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

		/* ========== READ ADC X ========== */
		sConfig.Channel = ADC_CHANNEL_1;
 80014a2:	2301      	movs	r3, #1
 80014a4:	627b      	str	r3, [r7, #36]	@ 0x24
		HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80014a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014aa:	4619      	mov	r1, r3
 80014ac:	486e      	ldr	r0, [pc, #440]	@ (8001668 <Run_Joystick_Test+0x2fc>)
 80014ae:	f001 fb8b 	bl	8002bc8 <HAL_ADC_ConfigChannel>

		HAL_ADC_Start(&hadc1);
 80014b2:	486d      	ldr	r0, [pc, #436]	@ (8001668 <Run_Joystick_Test+0x2fc>)
 80014b4:	f001 f99c 	bl	80027f0 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80014b8:	f04f 31ff 	mov.w	r1, #4294967295
 80014bc:	486a      	ldr	r0, [pc, #424]	@ (8001668 <Run_Joystick_Test+0x2fc>)
 80014be:	f001 fa71 	bl	80029a4 <HAL_ADC_PollForConversion>
		joyX = HAL_ADC_GetValue(&hadc1);
 80014c2:	4869      	ldr	r0, [pc, #420]	@ (8001668 <Run_Joystick_Test+0x2fc>)
 80014c4:	f001 fb74 	bl	8002bb0 <HAL_ADC_GetValue>
 80014c8:	4603      	mov	r3, r0
 80014ca:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
		HAL_ADC_Stop(&hadc1);
 80014ce:	4866      	ldr	r0, [pc, #408]	@ (8001668 <Run_Joystick_Test+0x2fc>)
 80014d0:	f001 fa3c 	bl	800294c <HAL_ADC_Stop>

		/* ---------- PROCESS ---------- */
		dy = joyY - centerY;
 80014d4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80014d8:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	b29b      	uxth	r3, r3
 80014e0:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
		dx = joyX - centerX;
 80014e4:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 80014e8:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	b29b      	uxth	r3, r3
 80014f0:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84

		if (abs(dy) < deadzone)
 80014f4:	f9b7 3086 	ldrsh.w	r3, [r7, #134]	@ 0x86
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	bfb8      	it	lt
 80014fc:	425b      	neglt	r3, r3
 80014fe:	b29b      	uxth	r3, r3
 8001500:	461a      	mov	r2, r3
 8001502:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001504:	4293      	cmp	r3, r2
 8001506:	dd02      	ble.n	800150e <Run_Joystick_Test+0x1a2>
			dy = 0;
 8001508:	2300      	movs	r3, #0
 800150a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
		if (abs(dx) < deadzone)
 800150e:	f9b7 3084 	ldrsh.w	r3, [r7, #132]	@ 0x84
 8001512:	2b00      	cmp	r3, #0
 8001514:	bfb8      	it	lt
 8001516:	425b      	neglt	r3, r3
 8001518:	b29b      	uxth	r3, r3
 800151a:	461a      	mov	r2, r3
 800151c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800151e:	4293      	cmp	r3, r2
 8001520:	dd02      	ble.n	8001528 <Run_Joystick_Test+0x1bc>
			dx = 0;
 8001522:	2300      	movs	r3, #0
 8001524:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84

		if (dy < -threshold)
 8001528:	f9b7 2086 	ldrsh.w	r2, [r7, #134]	@ 0x86
 800152c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800152e:	425b      	negs	r3, r3
 8001530:	429a      	cmp	r2, r3
 8001532:	da06      	bge.n	8001542 <Run_Joystick_Test+0x1d6>
			sprintf(buffer, "UP      Value: 0\r\n");
 8001534:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001538:	494c      	ldr	r1, [pc, #304]	@ (800166c <Run_Joystick_Test+0x300>)
 800153a:	4618      	mov	r0, r3
 800153c:	f004 ff24 	bl	8006388 <siprintf>
 8001540:	e02d      	b.n	800159e <Run_Joystick_Test+0x232>
		else if (dy > threshold)
 8001542:	f9b7 3086 	ldrsh.w	r3, [r7, #134]	@ 0x86
 8001546:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001548:	429a      	cmp	r2, r3
 800154a:	da06      	bge.n	800155a <Run_Joystick_Test+0x1ee>
			sprintf(buffer, "DOWN    Value: 4095\r\n");
 800154c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001550:	4947      	ldr	r1, [pc, #284]	@ (8001670 <Run_Joystick_Test+0x304>)
 8001552:	4618      	mov	r0, r3
 8001554:	f004 ff18 	bl	8006388 <siprintf>
 8001558:	e021      	b.n	800159e <Run_Joystick_Test+0x232>
		else if (dx < -threshold)
 800155a:	f9b7 2084 	ldrsh.w	r2, [r7, #132]	@ 0x84
 800155e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001560:	425b      	negs	r3, r3
 8001562:	429a      	cmp	r2, r3
 8001564:	da06      	bge.n	8001574 <Run_Joystick_Test+0x208>
			sprintf(buffer, "RIGHT    Value: 0\r\n");
 8001566:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800156a:	4942      	ldr	r1, [pc, #264]	@ (8001674 <Run_Joystick_Test+0x308>)
 800156c:	4618      	mov	r0, r3
 800156e:	f004 ff0b 	bl	8006388 <siprintf>
 8001572:	e014      	b.n	800159e <Run_Joystick_Test+0x232>
		else if (dx > threshold)
 8001574:	f9b7 3084 	ldrsh.w	r3, [r7, #132]	@ 0x84
 8001578:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800157a:	429a      	cmp	r2, r3
 800157c:	da06      	bge.n	800158c <Run_Joystick_Test+0x220>
			sprintf(buffer, "LEFT   Value: 4095\r\n");
 800157e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001582:	493d      	ldr	r1, [pc, #244]	@ (8001678 <Run_Joystick_Test+0x30c>)
 8001584:	4618      	mov	r0, r3
 8001586:	f004 feff 	bl	8006388 <siprintf>
 800158a:	e008      	b.n	800159e <Run_Joystick_Test+0x232>
		else
			sprintf(buffer, "CENTER  Y=%u  X=%u\r\n", joyY, joyX);
 800158c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8001590:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8001594:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8001598:	4938      	ldr	r1, [pc, #224]	@ (800167c <Run_Joystick_Test+0x310>)
 800159a:	f004 fef5 	bl	8006388 <siprintf>

		UART2_Print(buffer);
 800159e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7ff fc30 	bl	8000e08 <UART2_Print>

		/* ---------- OLED UPDATE ---------- */
		SSD1306_Clear();
 80015a8:	f000 fd08 	bl	8001fbc <SSD1306_Clear>
		SSD1306_WriteStringXY(0, 0, "Joystick Test");
 80015ac:	4a25      	ldr	r2, [pc, #148]	@ (8001644 <Run_Joystick_Test+0x2d8>)
 80015ae:	2100      	movs	r1, #0
 80015b0:	2000      	movs	r0, #0
 80015b2:	f000 fd71 	bl	8002098 <SSD1306_WriteStringXY>

		if (dy < -threshold)
 80015b6:	f9b7 2086 	ldrsh.w	r2, [r7, #134]	@ 0x86
 80015ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80015bc:	425b      	negs	r3, r3
 80015be:	429a      	cmp	r2, r3
 80015c0:	da05      	bge.n	80015ce <Run_Joystick_Test+0x262>
			SSD1306_WriteStringXY(0, 16, "UP      Val:0");
 80015c2:	4a2f      	ldr	r2, [pc, #188]	@ (8001680 <Run_Joystick_Test+0x314>)
 80015c4:	2110      	movs	r1, #16
 80015c6:	2000      	movs	r0, #0
 80015c8:	f000 fd66 	bl	8002098 <SSD1306_WriteStringXY>
 80015cc:	e02f      	b.n	800162e <Run_Joystick_Test+0x2c2>
		else if (dy > threshold)
 80015ce:	f9b7 3086 	ldrsh.w	r3, [r7, #134]	@ 0x86
 80015d2:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80015d4:	429a      	cmp	r2, r3
 80015d6:	da05      	bge.n	80015e4 <Run_Joystick_Test+0x278>
			SSD1306_WriteStringXY(0, 16, "DOWN    Val:4095");
 80015d8:	4a2a      	ldr	r2, [pc, #168]	@ (8001684 <Run_Joystick_Test+0x318>)
 80015da:	2110      	movs	r1, #16
 80015dc:	2000      	movs	r0, #0
 80015de:	f000 fd5b 	bl	8002098 <SSD1306_WriteStringXY>
 80015e2:	e024      	b.n	800162e <Run_Joystick_Test+0x2c2>
		else if (dx < -threshold)
 80015e4:	f9b7 2084 	ldrsh.w	r2, [r7, #132]	@ 0x84
 80015e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80015ea:	425b      	negs	r3, r3
 80015ec:	429a      	cmp	r2, r3
 80015ee:	da05      	bge.n	80015fc <Run_Joystick_Test+0x290>
			SSD1306_WriteStringXY(0, 16, "RIGHT    Val:0");
 80015f0:	4a25      	ldr	r2, [pc, #148]	@ (8001688 <Run_Joystick_Test+0x31c>)
 80015f2:	2110      	movs	r1, #16
 80015f4:	2000      	movs	r0, #0
 80015f6:	f000 fd4f 	bl	8002098 <SSD1306_WriteStringXY>
 80015fa:	e018      	b.n	800162e <Run_Joystick_Test+0x2c2>
		else if (dx > threshold)
 80015fc:	f9b7 3084 	ldrsh.w	r3, [r7, #132]	@ 0x84
 8001600:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001602:	429a      	cmp	r2, r3
 8001604:	da05      	bge.n	8001612 <Run_Joystick_Test+0x2a6>
			SSD1306_WriteStringXY(0, 16, "LEFT   Val:4095");
 8001606:	4a21      	ldr	r2, [pc, #132]	@ (800168c <Run_Joystick_Test+0x320>)
 8001608:	2110      	movs	r1, #16
 800160a:	2000      	movs	r0, #0
 800160c:	f000 fd44 	bl	8002098 <SSD1306_WriteStringXY>
 8001610:	e00d      	b.n	800162e <Run_Joystick_Test+0x2c2>
		else {
			char mid[32];
			sprintf(mid, "CEN Y=%u X=%u", joyY, joyX);
 8001612:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8001616:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 800161a:	1d38      	adds	r0, r7, #4
 800161c:	491c      	ldr	r1, [pc, #112]	@ (8001690 <Run_Joystick_Test+0x324>)
 800161e:	f004 feb3 	bl	8006388 <siprintf>
			SSD1306_WriteStringXY(0, 16, mid);
 8001622:	1d3b      	adds	r3, r7, #4
 8001624:	461a      	mov	r2, r3
 8001626:	2110      	movs	r1, #16
 8001628:	2000      	movs	r0, #0
 800162a:	f000 fd35 	bl	8002098 <SSD1306_WriteStringXY>
		}

		SSD1306_Update();
 800162e:	f000 fc89 	bl	8001f44 <SSD1306_Update>

		HAL_Delay(120);
 8001632:	2078      	movs	r0, #120	@ 0x78
 8001634:	f000 ffe0 	bl	80025f8 <HAL_Delay>
	while (1) {
 8001638:	e6ba      	b.n	80013b0 <Run_Joystick_Test+0x44>
	}
}
 800163a:	3788      	adds	r7, #136	@ 0x88
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	0800714c 	.word	0x0800714c
 8001644:	0800716c 	.word	0x0800716c
 8001648:	0800717c 	.word	0x0800717c
 800164c:	20000320 	.word	0x20000320
 8001650:	200002f0 	.word	0x200002f0
 8001654:	08006e38 	.word	0x08006e38
 8001658:	200002f4 	.word	0x200002f4
 800165c:	20000328 	.word	0x20000328
 8001660:	08007190 	.word	0x08007190
 8001664:	080071ac 	.word	0x080071ac
 8001668:	2000007c 	.word	0x2000007c
 800166c:	080071b8 	.word	0x080071b8
 8001670:	080071cc 	.word	0x080071cc
 8001674:	080071e4 	.word	0x080071e4
 8001678:	080071f8 	.word	0x080071f8
 800167c:	08007210 	.word	0x08007210
 8001680:	08007228 	.word	0x08007228
 8001684:	08007238 	.word	0x08007238
 8001688:	0800724c 	.word	0x0800724c
 800168c:	0800725c 	.word	0x0800725c
 8001690:	0800726c 	.word	0x0800726c

08001694 <Run_ESP32_Serial_Test>:

void Run_ESP32_Serial_Test(void) {
 8001694:	b580      	push	{r7, lr}
 8001696:	b090      	sub	sp, #64	@ 0x40
 8001698:	af00      	add	r7, sp, #0

	UART2_Print("=== ESP32 SERIAL TEST STARTED ===\r\n");
 800169a:	4850      	ldr	r0, [pc, #320]	@ (80017dc <Run_ESP32_Serial_Test+0x148>)
 800169c:	f7ff fbb4 	bl	8000e08 <UART2_Print>

	SSD1306_Clear();
 80016a0:	f000 fc8c 	bl	8001fbc <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "ESP32 Serial Test");
 80016a4:	4a4e      	ldr	r2, [pc, #312]	@ (80017e0 <Run_ESP32_Serial_Test+0x14c>)
 80016a6:	2100      	movs	r1, #0
 80016a8:	2000      	movs	r0, #0
 80016aa:	f000 fcf5 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 14, "Send 1-9 from ESP");
 80016ae:	4a4d      	ldr	r2, [pc, #308]	@ (80017e4 <Run_ESP32_Serial_Test+0x150>)
 80016b0:	210e      	movs	r1, #14
 80016b2:	2000      	movs	r0, #0
 80016b4:	f000 fcf0 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 26, "5x2 = Exit");
 80016b8:	4a4b      	ldr	r2, [pc, #300]	@ (80017e8 <Run_ESP32_Serial_Test+0x154>)
 80016ba:	211a      	movs	r1, #26
 80016bc:	2000      	movs	r0, #0
 80016be:	f000 fceb 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_Update();
 80016c2:	f000 fc3f 	bl	8001f44 <SSD1306_Update>

	int five_press = 0;  // counter for EXIT
 80016c6:	2300      	movs	r3, #0
 80016c8:	63fb      	str	r3, [r7, #60]	@ 0x3c

	line_idx = 0;
 80016ca:	4b48      	ldr	r3, [pc, #288]	@ (80017ec <Run_ESP32_Serial_Test+0x158>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	701a      	strb	r2, [r3, #0]

	while (1) {

		uint8_t ch;
		while (rbuf_pop(&ch)) {
 80016d0:	e074      	b.n	80017bc <Run_ESP32_Serial_Test+0x128>

			if (ch == '\n') {
 80016d2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80016d6:	2b0a      	cmp	r3, #10
 80016d8:	d159      	bne.n	800178e <Run_ESP32_Serial_Test+0xfa>
				line[line_idx] = 0;
 80016da:	4b44      	ldr	r3, [pc, #272]	@ (80017ec <Run_ESP32_Serial_Test+0x158>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	461a      	mov	r2, r3
 80016e0:	4b43      	ldr	r3, [pc, #268]	@ (80017f0 <Run_ESP32_Serial_Test+0x15c>)
 80016e2:	2100      	movs	r1, #0
 80016e4:	5499      	strb	r1, [r3, r2]
				line_idx = 0;
 80016e6:	4b41      	ldr	r3, [pc, #260]	@ (80017ec <Run_ESP32_Serial_Test+0x158>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	701a      	strb	r2, [r3, #0]

				// expecting BTN:X
				if (strncmp(line, "BTN:", 4) == 0) {
 80016ec:	2204      	movs	r2, #4
 80016ee:	4941      	ldr	r1, [pc, #260]	@ (80017f4 <Run_ESP32_Serial_Test+0x160>)
 80016f0:	483f      	ldr	r0, [pc, #252]	@ (80017f0 <Run_ESP32_Serial_Test+0x15c>)
 80016f2:	f004 fe73 	bl	80063dc <strncmp>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d15f      	bne.n	80017bc <Run_ESP32_Serial_Test+0x128>

					int bid = atoi(&line[4]);
 80016fc:	483e      	ldr	r0, [pc, #248]	@ (80017f8 <Run_ESP32_Serial_Test+0x164>)
 80016fe:	f004 fd85 	bl	800620c <atoi>
 8001702:	63b8      	str	r0, [r7, #56]	@ 0x38

					char msg[32];
					snprintf(msg, sizeof(msg), "ESP Sent: %d\r\n", bid);
 8001704:	1d38      	adds	r0, r7, #4
 8001706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001708:	4a3c      	ldr	r2, [pc, #240]	@ (80017fc <Run_ESP32_Serial_Test+0x168>)
 800170a:	2120      	movs	r1, #32
 800170c:	f004 fe06 	bl	800631c <sniprintf>
					UART2_Print(msg);
 8001710:	1d3b      	adds	r3, r7, #4
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff fb78 	bl	8000e08 <UART2_Print>

					// display on OLED
					SSD1306_Clear();
 8001718:	f000 fc50 	bl	8001fbc <SSD1306_Clear>
					SSD1306_WriteStringXY(0, 0, "ESP32 Serial Test");
 800171c:	4a30      	ldr	r2, [pc, #192]	@ (80017e0 <Run_ESP32_Serial_Test+0x14c>)
 800171e:	2100      	movs	r1, #0
 8001720:	2000      	movs	r0, #0
 8001722:	f000 fcb9 	bl	8002098 <SSD1306_WriteStringXY>

					char num[16];
					sprintf(num, "Number: %d", bid);
 8001726:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800172a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800172c:	4934      	ldr	r1, [pc, #208]	@ (8001800 <Run_ESP32_Serial_Test+0x16c>)
 800172e:	4618      	mov	r0, r3
 8001730:	f004 fe2a 	bl	8006388 <siprintf>
					SSD1306_WriteStringXY(0, 16, num);
 8001734:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001738:	461a      	mov	r2, r3
 800173a:	2110      	movs	r1, #16
 800173c:	2000      	movs	r0, #0
 800173e:	f000 fcab 	bl	8002098 <SSD1306_WriteStringXY>
					SSD1306_WriteStringXY(0, 32, "Press 5 two times");
 8001742:	4a30      	ldr	r2, [pc, #192]	@ (8001804 <Run_ESP32_Serial_Test+0x170>)
 8001744:	2120      	movs	r1, #32
 8001746:	2000      	movs	r0, #0
 8001748:	f000 fca6 	bl	8002098 <SSD1306_WriteStringXY>
					SSD1306_Update();
 800174c:	f000 fbfa 	bl	8001f44 <SSD1306_Update>

					/* ===== EXIT LOGIC ===== */
					if (bid == 5) {
 8001750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001752:	2b05      	cmp	r3, #5
 8001754:	d118      	bne.n	8001788 <Run_ESP32_Serial_Test+0xf4>
						five_press++;
 8001756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001758:	3301      	adds	r3, #1
 800175a:	63fb      	str	r3, [r7, #60]	@ 0x3c
						if (five_press >= 2) {
 800175c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800175e:	2b01      	cmp	r3, #1
 8001760:	dd2c      	ble.n	80017bc <Run_ESP32_Serial_Test+0x128>
							five_press = 0;
 8001762:	2300      	movs	r3, #0
 8001764:	63fb      	str	r3, [r7, #60]	@ 0x3c

							UART2_Print("Exiting ESP32 Serial Test...\r\n");
 8001766:	4828      	ldr	r0, [pc, #160]	@ (8001808 <Run_ESP32_Serial_Test+0x174>)
 8001768:	f7ff fb4e 	bl	8000e08 <UART2_Print>

							SSD1306_Clear();
 800176c:	f000 fc26 	bl	8001fbc <SSD1306_Clear>
							SSD1306_WriteStringXY(0, 0, "Exiting...");
 8001770:	4a26      	ldr	r2, [pc, #152]	@ (800180c <Run_ESP32_Serial_Test+0x178>)
 8001772:	2100      	movs	r1, #0
 8001774:	2000      	movs	r0, #0
 8001776:	f000 fc8f 	bl	8002098 <SSD1306_WriteStringXY>
							SSD1306_Update();
 800177a:	f000 fbe3 	bl	8001f44 <SSD1306_Update>

							HAL_Delay(300);
 800177e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001782:	f000 ff39 	bl	80025f8 <HAL_Delay>
							return;
 8001786:	e025      	b.n	80017d4 <Run_ESP32_Serial_Test+0x140>
						}
					} else {
						// print all other numbers unlimited times
						five_press = 0; // reset exit counter
 8001788:	2300      	movs	r3, #0
 800178a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800178c:	e016      	b.n	80017bc <Run_ESP32_Serial_Test+0x128>
					}
				}
			} else if (ch != '\r') {
 800178e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001792:	2b0d      	cmp	r3, #13
 8001794:	d012      	beq.n	80017bc <Run_ESP32_Serial_Test+0x128>
				if (line_idx < sizeof(line) - 1)
 8001796:	4b15      	ldr	r3, [pc, #84]	@ (80017ec <Run_ESP32_Serial_Test+0x158>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2b2e      	cmp	r3, #46	@ 0x2e
 800179c:	d80b      	bhi.n	80017b6 <Run_ESP32_Serial_Test+0x122>
					line[line_idx++] = ch;
 800179e:	4b13      	ldr	r3, [pc, #76]	@ (80017ec <Run_ESP32_Serial_Test+0x158>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	1c5a      	adds	r2, r3, #1
 80017a4:	b2d1      	uxtb	r1, r2
 80017a6:	4a11      	ldr	r2, [pc, #68]	@ (80017ec <Run_ESP32_Serial_Test+0x158>)
 80017a8:	7011      	strb	r1, [r2, #0]
 80017aa:	461a      	mov	r2, r3
 80017ac:	f897 1037 	ldrb.w	r1, [r7, #55]	@ 0x37
 80017b0:	4b0f      	ldr	r3, [pc, #60]	@ (80017f0 <Run_ESP32_Serial_Test+0x15c>)
 80017b2:	5499      	strb	r1, [r3, r2]
 80017b4:	e002      	b.n	80017bc <Run_ESP32_Serial_Test+0x128>
				else
					line_idx = 0;
 80017b6:	4b0d      	ldr	r3, [pc, #52]	@ (80017ec <Run_ESP32_Serial_Test+0x158>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	701a      	strb	r2, [r3, #0]
		while (rbuf_pop(&ch)) {
 80017bc:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff fb5f 	bl	8000e84 <rbuf_pop>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d182      	bne.n	80016d2 <Run_ESP32_Serial_Test+0x3e>
			}
		}

		HAL_Delay(5);
 80017cc:	2005      	movs	r0, #5
 80017ce:	f000 ff13 	bl	80025f8 <HAL_Delay>
	while (1) {
 80017d2:	e77d      	b.n	80016d0 <Run_ESP32_Serial_Test+0x3c>
	}
}
 80017d4:	3740      	adds	r7, #64	@ 0x40
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	0800727c 	.word	0x0800727c
 80017e0:	080072a0 	.word	0x080072a0
 80017e4:	080072b4 	.word	0x080072b4
 80017e8:	080072c8 	.word	0x080072c8
 80017ec:	20000320 	.word	0x20000320
 80017f0:	200002f0 	.word	0x200002f0
 80017f4:	08006e38 	.word	0x08006e38
 80017f8:	200002f4 	.word	0x200002f4
 80017fc:	080072d4 	.word	0x080072d4
 8001800:	080072e4 	.word	0x080072e4
 8001804:	080072f0 	.word	0x080072f0
 8001808:	08007304 	.word	0x08007304
 800180c:	080071ac 	.word	0x080071ac

08001810 <Run_NRF24_Test>:

void Run_NRF24_Test(void) {
 8001810:	b580      	push	{r7, lr}
 8001812:	b0a0      	sub	sp, #128	@ 0x80
 8001814:	af02      	add	r7, sp, #8
	UART2_Print("=== nRF24 SELF TEST ===\r\n");
 8001816:	487a      	ldr	r0, [pc, #488]	@ (8001a00 <Run_NRF24_Test+0x1f0>)
 8001818:	f7ff faf6 	bl	8000e08 <UART2_Print>

	// Ensure correct idle states
	CSN_HIGH();
 800181c:	2201      	movs	r2, #1
 800181e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001822:	4878      	ldr	r0, [pc, #480]	@ (8001a04 <Run_NRF24_Test+0x1f4>)
 8001824:	f001 fea8 	bl	8003578 <HAL_GPIO_WritePin>
	CE_LOW();
 8001828:	2200      	movs	r2, #0
 800182a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800182e:	4875      	ldr	r0, [pc, #468]	@ (8001a04 <Run_NRF24_Test+0x1f4>)
 8001830:	f001 fea2 	bl	8003578 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001834:	2005      	movs	r0, #5
 8001836:	f000 fedf 	bl	80025f8 <HAL_Delay>

	// Write CONFIG = PWR_UP + CRC (0x0A) like your working test code
	nrf24_write_reg(NRF_REG_CONFIG, 0x0A);
 800183a:	210a      	movs	r1, #10
 800183c:	2000      	movs	r0, #0
 800183e:	f7ff fd65 	bl	800130c <nrf24_write_reg>
	HAL_Delay(5);
 8001842:	2005      	movs	r0, #5
 8001844:	f000 fed8 	bl	80025f8 <HAL_Delay>

	// Read back registers
	uint8_t cfg = nrf24_read_reg(NRF_REG_CONFIG);
 8001848:	2000      	movs	r0, #0
 800184a:	f7ff fd2d 	bl	80012a8 <nrf24_read_reg>
 800184e:	4603      	mov	r3, r0
 8001850:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	uint8_t rfch = nrf24_read_reg(NRF_REG_RF_CH);
 8001854:	2005      	movs	r0, #5
 8001856:	f7ff fd27 	bl	80012a8 <nrf24_read_reg>
 800185a:	4603      	mov	r3, r0
 800185c:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
	uint8_t rfst = nrf24_read_reg(NRF_REG_RF_SETUP);
 8001860:	2006      	movs	r0, #6
 8001862:	f7ff fd21 	bl	80012a8 <nrf24_read_reg>
 8001866:	4603      	mov	r3, r0
 8001868:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
	uint8_t stat = nrf24_read_reg(NRF_REG_STATUS);
 800186c:	2007      	movs	r0, #7
 800186e:	f7ff fd1b 	bl	80012a8 <nrf24_read_reg>
 8001872:	4603      	mov	r3, r0
 8001874:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74

	// Print to UART (TeraTerm)
	char msg[64];

	snprintf(msg, sizeof(msg), "CONFIG   = 0x%02X\r\n", cfg);
 8001878:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800187c:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001880:	4a61      	ldr	r2, [pc, #388]	@ (8001a08 <Run_NRF24_Test+0x1f8>)
 8001882:	2140      	movs	r1, #64	@ 0x40
 8001884:	f004 fd4a 	bl	800631c <sniprintf>
	UART2_Print(msg);
 8001888:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff fabb 	bl	8000e08 <UART2_Print>

	snprintf(msg, sizeof(msg), "RF_CH    = 0x%02X\r\n", rfch);
 8001892:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001896:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 800189a:	4a5c      	ldr	r2, [pc, #368]	@ (8001a0c <Run_NRF24_Test+0x1fc>)
 800189c:	2140      	movs	r1, #64	@ 0x40
 800189e:	f004 fd3d 	bl	800631c <sniprintf>
	UART2_Print(msg);
 80018a2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff faae 	bl	8000e08 <UART2_Print>

	snprintf(msg, sizeof(msg), "RF_SETUP = 0x%02X\r\n", rfst);
 80018ac:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80018b0:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80018b4:	4a56      	ldr	r2, [pc, #344]	@ (8001a10 <Run_NRF24_Test+0x200>)
 80018b6:	2140      	movs	r1, #64	@ 0x40
 80018b8:	f004 fd30 	bl	800631c <sniprintf>
	UART2_Print(msg);
 80018bc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7ff faa1 	bl	8000e08 <UART2_Print>

	snprintf(msg, sizeof(msg), "STATUS   = 0x%02X\r\n", stat);
 80018c6:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80018ca:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80018ce:	4a51      	ldr	r2, [pc, #324]	@ (8001a14 <Run_NRF24_Test+0x204>)
 80018d0:	2140      	movs	r1, #64	@ 0x40
 80018d2:	f004 fd23 	bl	800631c <sniprintf>
	UART2_Print(msg);
 80018d6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80018da:	4618      	mov	r0, r3
 80018dc:	f7ff fa94 	bl	8000e08 <UART2_Print>

	if (cfg == 0x0A)
 80018e0:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80018e4:	2b0a      	cmp	r3, #10
 80018e6:	d103      	bne.n	80018f0 <Run_NRF24_Test+0xe0>
		UART2_Print("nRF24 DETECTED OK\r\n");
 80018e8:	484b      	ldr	r0, [pc, #300]	@ (8001a18 <Run_NRF24_Test+0x208>)
 80018ea:	f7ff fa8d 	bl	8000e08 <UART2_Print>
 80018ee:	e002      	b.n	80018f6 <Run_NRF24_Test+0xe6>
	else
		UART2_Print("nRF24 NOT RESPONDING\r\n");
 80018f0:	484a      	ldr	r0, [pc, #296]	@ (8001a1c <Run_NRF24_Test+0x20c>)
 80018f2:	f7ff fa89 	bl	8000e08 <UART2_Print>

	// ---------- OLED DISPLAY ----------
	SSD1306_Clear();
 80018f6:	f000 fb61 	bl	8001fbc <SSD1306_Clear>

	char line1[20];
	char line2[20];

	snprintf(line1, sizeof(line1), "CFG:%02X CH:%02X", cfg, rfch);
 80018fa:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 80018fe:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001902:	f107 001c 	add.w	r0, r7, #28
 8001906:	9300      	str	r3, [sp, #0]
 8001908:	4613      	mov	r3, r2
 800190a:	4a45      	ldr	r2, [pc, #276]	@ (8001a20 <Run_NRF24_Test+0x210>)
 800190c:	2114      	movs	r1, #20
 800190e:	f004 fd05 	bl	800631c <sniprintf>
	snprintf(line2, sizeof(line2), "SET:%02X ST:%02X", rfst, stat);
 8001912:	f897 2075 	ldrb.w	r2, [r7, #117]	@ 0x75
 8001916:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 800191a:	f107 0008 	add.w	r0, r7, #8
 800191e:	9300      	str	r3, [sp, #0]
 8001920:	4613      	mov	r3, r2
 8001922:	4a40      	ldr	r2, [pc, #256]	@ (8001a24 <Run_NRF24_Test+0x214>)
 8001924:	2114      	movs	r1, #20
 8001926:	f004 fcf9 	bl	800631c <sniprintf>

	SSD1306_WriteStringXY(0, 14, line1);
 800192a:	f107 031c 	add.w	r3, r7, #28
 800192e:	461a      	mov	r2, r3
 8001930:	210e      	movs	r1, #14
 8001932:	2000      	movs	r0, #0
 8001934:	f000 fbb0 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 28, line2);
 8001938:	f107 0308 	add.w	r3, r7, #8
 800193c:	461a      	mov	r2, r3
 800193e:	211c      	movs	r1, #28
 8001940:	2000      	movs	r0, #0
 8001942:	f000 fba9 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 42, (cfg == 0x0A) ? "DETECTED OK" : "NO RESPONSE");
 8001946:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800194a:	2b0a      	cmp	r3, #10
 800194c:	d101      	bne.n	8001952 <Run_NRF24_Test+0x142>
 800194e:	4b36      	ldr	r3, [pc, #216]	@ (8001a28 <Run_NRF24_Test+0x218>)
 8001950:	e000      	b.n	8001954 <Run_NRF24_Test+0x144>
 8001952:	4b36      	ldr	r3, [pc, #216]	@ (8001a2c <Run_NRF24_Test+0x21c>)
 8001954:	461a      	mov	r2, r3
 8001956:	212a      	movs	r1, #42	@ 0x2a
 8001958:	2000      	movs	r0, #0
 800195a:	f000 fb9d 	bl	8002098 <SSD1306_WriteStringXY>

	SSD1306_Update();
 800195e:	f000 faf1 	bl	8001f44 <SSD1306_Update>

	// ---------- WAIT FOR BUTTON 7 (BACK) ----------
	memset(btn_counts, 0, sizeof(btn_counts));
 8001962:	2228      	movs	r2, #40	@ 0x28
 8001964:	2100      	movs	r1, #0
 8001966:	4832      	ldr	r0, [pc, #200]	@ (8001a30 <Run_NRF24_Test+0x220>)
 8001968:	f004 fd30 	bl	80063cc <memset>
	line_idx = 0;
 800196c:	4b31      	ldr	r3, [pc, #196]	@ (8001a34 <Run_NRF24_Test+0x224>)
 800196e:	2200      	movs	r2, #0
 8001970:	701a      	strb	r2, [r3, #0]

	while (1) {
		uint8_t ch;
		while (rbuf_pop(&ch)) {
 8001972:	e036      	b.n	80019e2 <Run_NRF24_Test+0x1d2>
			if (ch == '\n') {
 8001974:	79fb      	ldrb	r3, [r7, #7]
 8001976:	2b0a      	cmp	r3, #10
 8001978:	d11e      	bne.n	80019b8 <Run_NRF24_Test+0x1a8>
				line[line_idx] = 0;
 800197a:	4b2e      	ldr	r3, [pc, #184]	@ (8001a34 <Run_NRF24_Test+0x224>)
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	461a      	mov	r2, r3
 8001980:	4b2d      	ldr	r3, [pc, #180]	@ (8001a38 <Run_NRF24_Test+0x228>)
 8001982:	2100      	movs	r1, #0
 8001984:	5499      	strb	r1, [r3, r2]
				line_idx = 0;
 8001986:	4b2b      	ldr	r3, [pc, #172]	@ (8001a34 <Run_NRF24_Test+0x224>)
 8001988:	2200      	movs	r2, #0
 800198a:	701a      	strb	r2, [r3, #0]

				if (strncmp(line, "BTN:", 4) == 0) {
 800198c:	2204      	movs	r2, #4
 800198e:	492b      	ldr	r1, [pc, #172]	@ (8001a3c <Run_NRF24_Test+0x22c>)
 8001990:	4829      	ldr	r0, [pc, #164]	@ (8001a38 <Run_NRF24_Test+0x228>)
 8001992:	f004 fd23 	bl	80063dc <strncmp>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d122      	bne.n	80019e2 <Run_NRF24_Test+0x1d2>
					int bid = atoi(&line[4]);
 800199c:	4828      	ldr	r0, [pc, #160]	@ (8001a40 <Run_NRF24_Test+0x230>)
 800199e:	f004 fc35 	bl	800620c <atoi>
 80019a2:	6738      	str	r0, [r7, #112]	@ 0x70
					if (bid == 7)   // BACK button
 80019a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80019a6:	2b07      	cmp	r3, #7
 80019a8:	d11b      	bne.n	80019e2 <Run_NRF24_Test+0x1d2>
							{
						UART2_Print("Exiting nRF24 Test...\r\n");
 80019aa:	4826      	ldr	r0, [pc, #152]	@ (8001a44 <Run_NRF24_Test+0x234>)
 80019ac:	f7ff fa2c 	bl	8000e08 <UART2_Print>
						HAL_Delay(200);
 80019b0:	20c8      	movs	r0, #200	@ 0xc8
 80019b2:	f000 fe21 	bl	80025f8 <HAL_Delay>
						return;     // go back to menu
 80019b6:	e01f      	b.n	80019f8 <Run_NRF24_Test+0x1e8>
					}
				}
			} else if (ch != '\r') {
 80019b8:	79fb      	ldrb	r3, [r7, #7]
 80019ba:	2b0d      	cmp	r3, #13
 80019bc:	d011      	beq.n	80019e2 <Run_NRF24_Test+0x1d2>
				if (line_idx < sizeof(line) - 1)
 80019be:	4b1d      	ldr	r3, [pc, #116]	@ (8001a34 <Run_NRF24_Test+0x224>)
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80019c4:	d80a      	bhi.n	80019dc <Run_NRF24_Test+0x1cc>
					line[line_idx++] = ch;
 80019c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a34 <Run_NRF24_Test+0x224>)
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	1c5a      	adds	r2, r3, #1
 80019cc:	b2d1      	uxtb	r1, r2
 80019ce:	4a19      	ldr	r2, [pc, #100]	@ (8001a34 <Run_NRF24_Test+0x224>)
 80019d0:	7011      	strb	r1, [r2, #0]
 80019d2:	461a      	mov	r2, r3
 80019d4:	79f9      	ldrb	r1, [r7, #7]
 80019d6:	4b18      	ldr	r3, [pc, #96]	@ (8001a38 <Run_NRF24_Test+0x228>)
 80019d8:	5499      	strb	r1, [r3, r2]
 80019da:	e002      	b.n	80019e2 <Run_NRF24_Test+0x1d2>
				else
					line_idx = 0;
 80019dc:	4b15      	ldr	r3, [pc, #84]	@ (8001a34 <Run_NRF24_Test+0x224>)
 80019de:	2200      	movs	r2, #0
 80019e0:	701a      	strb	r2, [r3, #0]
		while (rbuf_pop(&ch)) {
 80019e2:	1dfb      	adds	r3, r7, #7
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff fa4d 	bl	8000e84 <rbuf_pop>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d1c1      	bne.n	8001974 <Run_NRF24_Test+0x164>
			}
		}

		HAL_Delay(1);
 80019f0:	2001      	movs	r0, #1
 80019f2:	f000 fe01 	bl	80025f8 <HAL_Delay>
	while (1) {
 80019f6:	e7bc      	b.n	8001972 <Run_NRF24_Test+0x162>
	}
}
 80019f8:	3778      	adds	r7, #120	@ 0x78
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	08007324 	.word	0x08007324
 8001a04:	40010c00 	.word	0x40010c00
 8001a08:	08007340 	.word	0x08007340
 8001a0c:	08007354 	.word	0x08007354
 8001a10:	08007368 	.word	0x08007368
 8001a14:	0800737c 	.word	0x0800737c
 8001a18:	08007390 	.word	0x08007390
 8001a1c:	080073a4 	.word	0x080073a4
 8001a20:	080073bc 	.word	0x080073bc
 8001a24:	080073d0 	.word	0x080073d0
 8001a28:	080073e4 	.word	0x080073e4
 8001a2c:	080073f0 	.word	0x080073f0
 8001a30:	20000328 	.word	0x20000328
 8001a34:	20000320 	.word	0x20000320
 8001a38:	200002f0 	.word	0x200002f0
 8001a3c:	08006e38 	.word	0x08006e38
 8001a40:	200002f4 	.word	0x200002f4
 8001a44:	080073fc 	.word	0x080073fc

08001a48 <Run_Pot_Test>:
void Run_Pot_Test(void) {
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b09a      	sub	sp, #104	@ 0x68
 8001a4c:	af00      	add	r7, sp, #0
	UART2_Print("=== POTENTIOMETER TEST STARTED ===\r\n");
 8001a4e:	486a      	ldr	r0, [pc, #424]	@ (8001bf8 <Run_Pot_Test+0x1b0>)
 8001a50:	f7ff f9da 	bl	8000e08 <UART2_Print>

	SSD1306_Clear();
 8001a54:	f000 fab2 	bl	8001fbc <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "Potentiometer Test");
 8001a58:	4a68      	ldr	r2, [pc, #416]	@ (8001bfc <Run_Pot_Test+0x1b4>)
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	f000 fb1b 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 14, "Reading A4...");
 8001a62:	4a67      	ldr	r2, [pc, #412]	@ (8001c00 <Run_Pot_Test+0x1b8>)
 8001a64:	210e      	movs	r1, #14
 8001a66:	2000      	movs	r0, #0
 8001a68:	f000 fb16 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_Update();
 8001a6c:	f000 fa6a 	bl	8001f44 <SSD1306_Update>

	line_idx = 0;
 8001a70:	4b64      	ldr	r3, [pc, #400]	@ (8001c04 <Run_Pot_Test+0x1bc>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	701a      	strb	r2, [r3, #0]
	memset(btn_counts, 0, sizeof(btn_counts));
 8001a76:	2228      	movs	r2, #40	@ 0x28
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4863      	ldr	r0, [pc, #396]	@ (8001c08 <Run_Pot_Test+0x1c0>)
 8001a7c:	f004 fca6 	bl	80063cc <memset>

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001a80:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	605a      	str	r2, [r3, #4]
 8001a8a:	609a      	str	r2, [r3, #8]

	while (1) {
		/* ---------- CHECK FOR BACK BUTTON ---------- */
		uint8_t ch;
		while (rbuf_pop(&ch)) {
 8001a8c:	e043      	b.n	8001b16 <Run_Pot_Test+0xce>
			if (ch == '\n') {
 8001a8e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001a92:	2b0a      	cmp	r3, #10
 8001a94:	d128      	bne.n	8001ae8 <Run_Pot_Test+0xa0>
				line[line_idx] = 0;
 8001a96:	4b5b      	ldr	r3, [pc, #364]	@ (8001c04 <Run_Pot_Test+0x1bc>)
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	4b5b      	ldr	r3, [pc, #364]	@ (8001c0c <Run_Pot_Test+0x1c4>)
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	5499      	strb	r1, [r3, r2]
				line_idx = 0;
 8001aa2:	4b58      	ldr	r3, [pc, #352]	@ (8001c04 <Run_Pot_Test+0x1bc>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	701a      	strb	r2, [r3, #0]

				if (strncmp(line, "BTN:", 4) == 0) {
 8001aa8:	2204      	movs	r2, #4
 8001aaa:	4959      	ldr	r1, [pc, #356]	@ (8001c10 <Run_Pot_Test+0x1c8>)
 8001aac:	4857      	ldr	r0, [pc, #348]	@ (8001c0c <Run_Pot_Test+0x1c4>)
 8001aae:	f004 fc95 	bl	80063dc <strncmp>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d12e      	bne.n	8001b16 <Run_Pot_Test+0xce>
					int bid = atoi(&line[4]);
 8001ab8:	4856      	ldr	r0, [pc, #344]	@ (8001c14 <Run_Pot_Test+0x1cc>)
 8001aba:	f004 fba7 	bl	800620c <atoi>
 8001abe:	6638      	str	r0, [r7, #96]	@ 0x60

					if (bid == 7) {
 8001ac0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001ac2:	2b07      	cmp	r3, #7
 8001ac4:	d127      	bne.n	8001b16 <Run_Pot_Test+0xce>
						UART2_Print("Exiting Pot Test...\r\n");
 8001ac6:	4854      	ldr	r0, [pc, #336]	@ (8001c18 <Run_Pot_Test+0x1d0>)
 8001ac8:	f7ff f99e 	bl	8000e08 <UART2_Print>

						SSD1306_Clear();
 8001acc:	f000 fa76 	bl	8001fbc <SSD1306_Clear>
						SSD1306_WriteStringXY(0, 0, "Exiting...");
 8001ad0:	4a52      	ldr	r2, [pc, #328]	@ (8001c1c <Run_Pot_Test+0x1d4>)
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	2000      	movs	r0, #0
 8001ad6:	f000 fadf 	bl	8002098 <SSD1306_WriteStringXY>
						SSD1306_Update();
 8001ada:	f000 fa33 	bl	8001f44 <SSD1306_Update>

						HAL_Delay(300);
 8001ade:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001ae2:	f000 fd89 	bl	80025f8 <HAL_Delay>
						return;
 8001ae6:	e084      	b.n	8001bf2 <Run_Pot_Test+0x1aa>
					}
				}
			} else if (ch != '\r') {
 8001ae8:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001aec:	2b0d      	cmp	r3, #13
 8001aee:	d012      	beq.n	8001b16 <Run_Pot_Test+0xce>
				if (line_idx < sizeof(line) - 1)
 8001af0:	4b44      	ldr	r3, [pc, #272]	@ (8001c04 <Run_Pot_Test+0x1bc>)
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	2b2e      	cmp	r3, #46	@ 0x2e
 8001af6:	d80b      	bhi.n	8001b10 <Run_Pot_Test+0xc8>
					line[line_idx++] = ch;
 8001af8:	4b42      	ldr	r3, [pc, #264]	@ (8001c04 <Run_Pot_Test+0x1bc>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	1c5a      	adds	r2, r3, #1
 8001afe:	b2d1      	uxtb	r1, r2
 8001b00:	4a40      	ldr	r2, [pc, #256]	@ (8001c04 <Run_Pot_Test+0x1bc>)
 8001b02:	7011      	strb	r1, [r2, #0]
 8001b04:	461a      	mov	r2, r3
 8001b06:	f897 1053 	ldrb.w	r1, [r7, #83]	@ 0x53
 8001b0a:	4b40      	ldr	r3, [pc, #256]	@ (8001c0c <Run_Pot_Test+0x1c4>)
 8001b0c:	5499      	strb	r1, [r3, r2]
 8001b0e:	e002      	b.n	8001b16 <Run_Pot_Test+0xce>
				else
					line_idx = 0;
 8001b10:	4b3c      	ldr	r3, [pc, #240]	@ (8001c04 <Run_Pot_Test+0x1bc>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	701a      	strb	r2, [r3, #0]
		while (rbuf_pop(&ch)) {
 8001b16:	f107 0353 	add.w	r3, r7, #83	@ 0x53
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff f9b2 	bl	8000e84 <rbuf_pop>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d1b3      	bne.n	8001a8e <Run_Pot_Test+0x46>
			}
		}

		/* ---------- ADC READ (A4 = ADC1_IN4) ---------- */
		sConfig.Channel = ADC_CHANNEL_4;
 8001b26:	2304      	movs	r3, #4
 8001b28:	657b      	str	r3, [r7, #84]	@ 0x54
		sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	65bb      	str	r3, [r7, #88]	@ 0x58
		sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001b2e:	2305      	movs	r3, #5
 8001b30:	65fb      	str	r3, [r7, #92]	@ 0x5c
		HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001b32:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b36:	4619      	mov	r1, r3
 8001b38:	4839      	ldr	r0, [pc, #228]	@ (8001c20 <Run_Pot_Test+0x1d8>)
 8001b3a:	f001 f845 	bl	8002bc8 <HAL_ADC_ConfigChannel>

		HAL_ADC_Start(&hadc1);
 8001b3e:	4838      	ldr	r0, [pc, #224]	@ (8001c20 <Run_Pot_Test+0x1d8>)
 8001b40:	f000 fe56 	bl	80027f0 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001b44:	f04f 31ff 	mov.w	r1, #4294967295
 8001b48:	4835      	ldr	r0, [pc, #212]	@ (8001c20 <Run_Pot_Test+0x1d8>)
 8001b4a:	f000 ff2b 	bl	80029a4 <HAL_ADC_PollForConversion>
		uint16_t pot = HAL_ADC_GetValue(&hadc1);
 8001b4e:	4834      	ldr	r0, [pc, #208]	@ (8001c20 <Run_Pot_Test+0x1d8>)
 8001b50:	f001 f82e 	bl	8002bb0 <HAL_ADC_GetValue>
 8001b54:	4603      	mov	r3, r0
 8001b56:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
		HAL_ADC_Stop(&hadc1);
 8001b5a:	4831      	ldr	r0, [pc, #196]	@ (8001c20 <Run_Pot_Test+0x1d8>)
 8001b5c:	f000 fef6 	bl	800294c <HAL_ADC_Stop>

		/* ---------- SERIAL PRINT ---------- */
		char msg[40];
		snprintf(msg, sizeof(msg), "POT Value = %u\r\n", pot);
 8001b60:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001b64:	4638      	mov	r0, r7
 8001b66:	4a2f      	ldr	r2, [pc, #188]	@ (8001c24 <Run_Pot_Test+0x1dc>)
 8001b68:	2128      	movs	r1, #40	@ 0x28
 8001b6a:	f004 fbd7 	bl	800631c <sniprintf>
		UART2_Print(msg);
 8001b6e:	463b      	mov	r3, r7
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7ff f949 	bl	8000e08 <UART2_Print>

		/* ---------- OLED UPDATE ---------- */
		SSD1306_Clear();
 8001b76:	f000 fa21 	bl	8001fbc <SSD1306_Clear>
		SSD1306_WriteStringXY(0, 0, "Potentiometer Test");
 8001b7a:	4a20      	ldr	r2, [pc, #128]	@ (8001bfc <Run_Pot_Test+0x1b4>)
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	2000      	movs	r0, #0
 8001b80:	f000 fa8a 	bl	8002098 <SSD1306_WriteStringXY>

		char line1[20];
		sprintf(line1, "RAW: %u", pot);
 8001b84:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8001b88:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001b8c:	4926      	ldr	r1, [pc, #152]	@ (8001c28 <Run_Pot_Test+0x1e0>)
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f004 fbfa 	bl	8006388 <siprintf>
		SSD1306_WriteStringXY(0, 16, line1);
 8001b94:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001b98:	461a      	mov	r2, r3
 8001b9a:	2110      	movs	r1, #16
 8001b9c:	2000      	movs	r0, #0
 8001b9e:	f000 fa7b 	bl	8002098 <SSD1306_WriteStringXY>

		/* Percentage (04095) */
		uint8_t percent = (pot * 100) / 4095;
 8001ba2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001ba6:	2264      	movs	r2, #100	@ 0x64
 8001ba8:	fb02 f303 	mul.w	r3, r2, r3
 8001bac:	4a1f      	ldr	r2, [pc, #124]	@ (8001c2c <Run_Pot_Test+0x1e4>)
 8001bae:	fb82 1203 	smull	r1, r2, r2, r3
 8001bb2:	441a      	add	r2, r3
 8001bb4:	12d2      	asrs	r2, r2, #11
 8001bb6:	17db      	asrs	r3, r3, #31
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

		char line2[20];
		sprintf(line2, "PERC: %d%%", percent);
 8001bbe:	f897 2065 	ldrb.w	r2, [r7, #101]	@ 0x65
 8001bc2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001bc6:	491a      	ldr	r1, [pc, #104]	@ (8001c30 <Run_Pot_Test+0x1e8>)
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f004 fbdd 	bl	8006388 <siprintf>
		SSD1306_WriteStringXY(0, 32, line2);
 8001bce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	2120      	movs	r1, #32
 8001bd6:	2000      	movs	r0, #0
 8001bd8:	f000 fa5e 	bl	8002098 <SSD1306_WriteStringXY>

		SSD1306_WriteStringXY(0, 50, "Press 7 to Back");
 8001bdc:	4a15      	ldr	r2, [pc, #84]	@ (8001c34 <Run_Pot_Test+0x1ec>)
 8001bde:	2132      	movs	r1, #50	@ 0x32
 8001be0:	2000      	movs	r0, #0
 8001be2:	f000 fa59 	bl	8002098 <SSD1306_WriteStringXY>

		SSD1306_Update();
 8001be6:	f000 f9ad 	bl	8001f44 <SSD1306_Update>

		HAL_Delay(150);
 8001bea:	2096      	movs	r0, #150	@ 0x96
 8001bec:	f000 fd04 	bl	80025f8 <HAL_Delay>
	while (1) {
 8001bf0:	e74c      	b.n	8001a8c <Run_Pot_Test+0x44>
	}
}
 8001bf2:	3768      	adds	r7, #104	@ 0x68
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	08007414 	.word	0x08007414
 8001bfc:	0800743c 	.word	0x0800743c
 8001c00:	08007450 	.word	0x08007450
 8001c04:	20000320 	.word	0x20000320
 8001c08:	20000328 	.word	0x20000328
 8001c0c:	200002f0 	.word	0x200002f0
 8001c10:	08006e38 	.word	0x08006e38
 8001c14:	200002f4 	.word	0x200002f4
 8001c18:	08007460 	.word	0x08007460
 8001c1c:	080071ac 	.word	0x080071ac
 8001c20:	2000007c 	.word	0x2000007c
 8001c24:	08007478 	.word	0x08007478
 8001c28:	0800748c 	.word	0x0800748c
 8001c2c:	80080081 	.word	0x80080081
 8001c30:	08007494 	.word	0x08007494
 8001c34:	080074a0 	.word	0x080074a0

08001c38 <Run_LED_Test>:
void Run_LED_Test(void) {
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
	UART2_Print("=== LED TEST STARTED ===\r\n");
 8001c3e:	4837      	ldr	r0, [pc, #220]	@ (8001d1c <Run_LED_Test+0xe4>)
 8001c40:	f7ff f8e2 	bl	8000e08 <UART2_Print>

	SSD1306_Clear();
 8001c44:	f000 f9ba 	bl	8001fbc <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "LED Test (PB4)");
 8001c48:	4a35      	ldr	r2, [pc, #212]	@ (8001d20 <Run_LED_Test+0xe8>)
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	2000      	movs	r0, #0
 8001c4e:	f000 fa23 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 14, "Blinking every");
 8001c52:	4a34      	ldr	r2, [pc, #208]	@ (8001d24 <Run_LED_Test+0xec>)
 8001c54:	210e      	movs	r1, #14
 8001c56:	2000      	movs	r0, #0
 8001c58:	f000 fa1e 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 28, "500 ms...");
 8001c5c:	4a32      	ldr	r2, [pc, #200]	@ (8001d28 <Run_LED_Test+0xf0>)
 8001c5e:	211c      	movs	r1, #28
 8001c60:	2000      	movs	r0, #0
 8001c62:	f000 fa19 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 50, "Press 7 to Exit");
 8001c66:	4a31      	ldr	r2, [pc, #196]	@ (8001d2c <Run_LED_Test+0xf4>)
 8001c68:	2132      	movs	r1, #50	@ 0x32
 8001c6a:	2000      	movs	r0, #0
 8001c6c:	f000 fa14 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_Update();
 8001c70:	f000 f968 	bl	8001f44 <SSD1306_Update>

	line_idx = 0;
 8001c74:	4b2e      	ldr	r3, [pc, #184]	@ (8001d30 <Run_LED_Test+0xf8>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	701a      	strb	r2, [r3, #0]

	while (1) {
// Read ESP32 BTN input
		uint8_t ch;
		while (rbuf_pop(&ch)) {
 8001c7a:	e03b      	b.n	8001cf4 <Run_LED_Test+0xbc>
			if (ch == '\n') {
 8001c7c:	78fb      	ldrb	r3, [r7, #3]
 8001c7e:	2b0a      	cmp	r3, #10
 8001c80:	d123      	bne.n	8001cca <Run_LED_Test+0x92>
				line[line_idx] = 0;
 8001c82:	4b2b      	ldr	r3, [pc, #172]	@ (8001d30 <Run_LED_Test+0xf8>)
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	461a      	mov	r2, r3
 8001c88:	4b2a      	ldr	r3, [pc, #168]	@ (8001d34 <Run_LED_Test+0xfc>)
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	5499      	strb	r1, [r3, r2]
				line_idx = 0;
 8001c8e:	4b28      	ldr	r3, [pc, #160]	@ (8001d30 <Run_LED_Test+0xf8>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	701a      	strb	r2, [r3, #0]

				if (strncmp(line, "BTN:", 4) == 0) {
 8001c94:	2204      	movs	r2, #4
 8001c96:	4928      	ldr	r1, [pc, #160]	@ (8001d38 <Run_LED_Test+0x100>)
 8001c98:	4826      	ldr	r0, [pc, #152]	@ (8001d34 <Run_LED_Test+0xfc>)
 8001c9a:	f004 fb9f 	bl	80063dc <strncmp>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d127      	bne.n	8001cf4 <Run_LED_Test+0xbc>
					int bid = atoi(&line[4]);
 8001ca4:	4825      	ldr	r0, [pc, #148]	@ (8001d3c <Run_LED_Test+0x104>)
 8001ca6:	f004 fab1 	bl	800620c <atoi>
 8001caa:	6078      	str	r0, [r7, #4]
					if (bid == 7) {
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2b07      	cmp	r3, #7
 8001cb0:	d120      	bne.n	8001cf4 <Run_LED_Test+0xbc>
						UART2_Print("Exiting LED Test...\r\n");
 8001cb2:	4823      	ldr	r0, [pc, #140]	@ (8001d40 <Run_LED_Test+0x108>)
 8001cb4:	f7ff f8a8 	bl	8000e08 <UART2_Print>
						HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET);
 8001cb8:	2200      	movs	r2, #0
 8001cba:	2110      	movs	r1, #16
 8001cbc:	4821      	ldr	r0, [pc, #132]	@ (8001d44 <Run_LED_Test+0x10c>)
 8001cbe:	f001 fc5b 	bl	8003578 <HAL_GPIO_WritePin>
						HAL_Delay(200);
 8001cc2:	20c8      	movs	r0, #200	@ 0xc8
 8001cc4:	f000 fc98 	bl	80025f8 <HAL_Delay>
						return;
 8001cc8:	e024      	b.n	8001d14 <Run_LED_Test+0xdc>
					}
				}
			} else if (ch != '\r') {
 8001cca:	78fb      	ldrb	r3, [r7, #3]
 8001ccc:	2b0d      	cmp	r3, #13
 8001cce:	d011      	beq.n	8001cf4 <Run_LED_Test+0xbc>
				if (line_idx < sizeof(line) - 1)
 8001cd0:	4b17      	ldr	r3, [pc, #92]	@ (8001d30 <Run_LED_Test+0xf8>)
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	2b2e      	cmp	r3, #46	@ 0x2e
 8001cd6:	d80a      	bhi.n	8001cee <Run_LED_Test+0xb6>
					line[line_idx++] = ch;
 8001cd8:	4b15      	ldr	r3, [pc, #84]	@ (8001d30 <Run_LED_Test+0xf8>)
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	1c5a      	adds	r2, r3, #1
 8001cde:	b2d1      	uxtb	r1, r2
 8001ce0:	4a13      	ldr	r2, [pc, #76]	@ (8001d30 <Run_LED_Test+0xf8>)
 8001ce2:	7011      	strb	r1, [r2, #0]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	78f9      	ldrb	r1, [r7, #3]
 8001ce8:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <Run_LED_Test+0xfc>)
 8001cea:	5499      	strb	r1, [r3, r2]
 8001cec:	e002      	b.n	8001cf4 <Run_LED_Test+0xbc>
				else
					line_idx = 0;
 8001cee:	4b10      	ldr	r3, [pc, #64]	@ (8001d30 <Run_LED_Test+0xf8>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	701a      	strb	r2, [r3, #0]
		while (rbuf_pop(&ch)) {
 8001cf4:	1cfb      	adds	r3, r7, #3
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7ff f8c4 	bl	8000e84 <rbuf_pop>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d1bc      	bne.n	8001c7c <Run_LED_Test+0x44>
			}
		}

		HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 8001d02:	2110      	movs	r1, #16
 8001d04:	480f      	ldr	r0, [pc, #60]	@ (8001d44 <Run_LED_Test+0x10c>)
 8001d06:	f001 fc4f 	bl	80035a8 <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 8001d0a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d0e:	f000 fc73 	bl	80025f8 <HAL_Delay>
	while (1) {
 8001d12:	e7b2      	b.n	8001c7a <Run_LED_Test+0x42>
	}
}
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	080074b0 	.word	0x080074b0
 8001d20:	080074cc 	.word	0x080074cc
 8001d24:	080074dc 	.word	0x080074dc
 8001d28:	080074ec 	.word	0x080074ec
 8001d2c:	080074f8 	.word	0x080074f8
 8001d30:	20000320 	.word	0x20000320
 8001d34:	200002f0 	.word	0x200002f0
 8001d38:	08006e38 	.word	0x08006e38
 8001d3c:	200002f4 	.word	0x200002f4
 8001d40:	08007508 	.word	0x08007508
 8001d44:	40010c00 	.word	0x40010c00

08001d48 <Run_Buzzer_Test>:

void Run_Buzzer_Test(void) {
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
	UART2_Print("=== BUZZER TEST STARTED ===\r\n");
 8001d4e:	4838      	ldr	r0, [pc, #224]	@ (8001e30 <Run_Buzzer_Test+0xe8>)
 8001d50:	f7ff f85a 	bl	8000e08 <UART2_Print>

	SSD1306_Clear();
 8001d54:	f000 f932 	bl	8001fbc <SSD1306_Clear>
	SSD1306_WriteStringXY(0, 0, "Buzzer Test (PB15)");
 8001d58:	4a36      	ldr	r2, [pc, #216]	@ (8001e34 <Run_Buzzer_Test+0xec>)
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	2000      	movs	r0, #0
 8001d5e:	f000 f99b 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 14, "Buzzing every");
 8001d62:	4a35      	ldr	r2, [pc, #212]	@ (8001e38 <Run_Buzzer_Test+0xf0>)
 8001d64:	210e      	movs	r1, #14
 8001d66:	2000      	movs	r0, #0
 8001d68:	f000 f996 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 28, "500 ms...");
 8001d6c:	4a33      	ldr	r2, [pc, #204]	@ (8001e3c <Run_Buzzer_Test+0xf4>)
 8001d6e:	211c      	movs	r1, #28
 8001d70:	2000      	movs	r0, #0
 8001d72:	f000 f991 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_WriteStringXY(0, 50, "Press 7 to Exit");
 8001d76:	4a32      	ldr	r2, [pc, #200]	@ (8001e40 <Run_Buzzer_Test+0xf8>)
 8001d78:	2132      	movs	r1, #50	@ 0x32
 8001d7a:	2000      	movs	r0, #0
 8001d7c:	f000 f98c 	bl	8002098 <SSD1306_WriteStringXY>
	SSD1306_Update();
 8001d80:	f000 f8e0 	bl	8001f44 <SSD1306_Update>

	line_idx = 0;
 8001d84:	4b2f      	ldr	r3, [pc, #188]	@ (8001e44 <Run_Buzzer_Test+0xfc>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	701a      	strb	r2, [r3, #0]

	while (1) {
		uint8_t ch;
		while (rbuf_pop(&ch)) {
 8001d8a:	e03c      	b.n	8001e06 <Run_Buzzer_Test+0xbe>
			if (ch == '\n') {
 8001d8c:	78fb      	ldrb	r3, [r7, #3]
 8001d8e:	2b0a      	cmp	r3, #10
 8001d90:	d124      	bne.n	8001ddc <Run_Buzzer_Test+0x94>
				line[line_idx] = 0;
 8001d92:	4b2c      	ldr	r3, [pc, #176]	@ (8001e44 <Run_Buzzer_Test+0xfc>)
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	461a      	mov	r2, r3
 8001d98:	4b2b      	ldr	r3, [pc, #172]	@ (8001e48 <Run_Buzzer_Test+0x100>)
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	5499      	strb	r1, [r3, r2]
				line_idx = 0;
 8001d9e:	4b29      	ldr	r3, [pc, #164]	@ (8001e44 <Run_Buzzer_Test+0xfc>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	701a      	strb	r2, [r3, #0]

				if (strncmp(line, "BTN:", 4) == 0) {
 8001da4:	2204      	movs	r2, #4
 8001da6:	4929      	ldr	r1, [pc, #164]	@ (8001e4c <Run_Buzzer_Test+0x104>)
 8001da8:	4827      	ldr	r0, [pc, #156]	@ (8001e48 <Run_Buzzer_Test+0x100>)
 8001daa:	f004 fb17 	bl	80063dc <strncmp>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d128      	bne.n	8001e06 <Run_Buzzer_Test+0xbe>
					int bid = atoi(&line[4]);
 8001db4:	4826      	ldr	r0, [pc, #152]	@ (8001e50 <Run_Buzzer_Test+0x108>)
 8001db6:	f004 fa29 	bl	800620c <atoi>
 8001dba:	6078      	str	r0, [r7, #4]
					if (bid == 7) {
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2b07      	cmp	r3, #7
 8001dc0:	d121      	bne.n	8001e06 <Run_Buzzer_Test+0xbe>
						UART2_Print("Exiting Buzzer Test...\r\n");
 8001dc2:	4824      	ldr	r0, [pc, #144]	@ (8001e54 <Run_Buzzer_Test+0x10c>)
 8001dc4:	f7ff f820 	bl	8000e08 <UART2_Print>
						HAL_GPIO_WritePin(BUZZ_PORT, BUZZ_PIN, GPIO_PIN_RESET);
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001dce:	4822      	ldr	r0, [pc, #136]	@ (8001e58 <Run_Buzzer_Test+0x110>)
 8001dd0:	f001 fbd2 	bl	8003578 <HAL_GPIO_WritePin>
						HAL_Delay(200);
 8001dd4:	20c8      	movs	r0, #200	@ 0xc8
 8001dd6:	f000 fc0f 	bl	80025f8 <HAL_Delay>
						return;
 8001dda:	e025      	b.n	8001e28 <Run_Buzzer_Test+0xe0>
					}
				}
			} else if (ch != '\r') {
 8001ddc:	78fb      	ldrb	r3, [r7, #3]
 8001dde:	2b0d      	cmp	r3, #13
 8001de0:	d011      	beq.n	8001e06 <Run_Buzzer_Test+0xbe>
				if (line_idx < sizeof(line) - 1)
 8001de2:	4b18      	ldr	r3, [pc, #96]	@ (8001e44 <Run_Buzzer_Test+0xfc>)
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	2b2e      	cmp	r3, #46	@ 0x2e
 8001de8:	d80a      	bhi.n	8001e00 <Run_Buzzer_Test+0xb8>
					line[line_idx++] = ch;
 8001dea:	4b16      	ldr	r3, [pc, #88]	@ (8001e44 <Run_Buzzer_Test+0xfc>)
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	1c5a      	adds	r2, r3, #1
 8001df0:	b2d1      	uxtb	r1, r2
 8001df2:	4a14      	ldr	r2, [pc, #80]	@ (8001e44 <Run_Buzzer_Test+0xfc>)
 8001df4:	7011      	strb	r1, [r2, #0]
 8001df6:	461a      	mov	r2, r3
 8001df8:	78f9      	ldrb	r1, [r7, #3]
 8001dfa:	4b13      	ldr	r3, [pc, #76]	@ (8001e48 <Run_Buzzer_Test+0x100>)
 8001dfc:	5499      	strb	r1, [r3, r2]
 8001dfe:	e002      	b.n	8001e06 <Run_Buzzer_Test+0xbe>
				else
					line_idx = 0;
 8001e00:	4b10      	ldr	r3, [pc, #64]	@ (8001e44 <Run_Buzzer_Test+0xfc>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	701a      	strb	r2, [r3, #0]
		while (rbuf_pop(&ch)) {
 8001e06:	1cfb      	adds	r3, r7, #3
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff f83b 	bl	8000e84 <rbuf_pop>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d1bb      	bne.n	8001d8c <Run_Buzzer_Test+0x44>
			}
		}

		HAL_GPIO_TogglePin(BUZZ_PORT, BUZZ_PIN);
 8001e14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001e18:	480f      	ldr	r0, [pc, #60]	@ (8001e58 <Run_Buzzer_Test+0x110>)
 8001e1a:	f001 fbc5 	bl	80035a8 <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 8001e1e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001e22:	f000 fbe9 	bl	80025f8 <HAL_Delay>
	while (1) {
 8001e26:	e7b0      	b.n	8001d8a <Run_Buzzer_Test+0x42>
	}
}
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	08007520 	.word	0x08007520
 8001e34:	08007540 	.word	0x08007540
 8001e38:	08007554 	.word	0x08007554
 8001e3c:	080074ec 	.word	0x080074ec
 8001e40:	080074f8 	.word	0x080074f8
 8001e44:	20000320 	.word	0x20000320
 8001e48:	200002f0 	.word	0x200002f0
 8001e4c:	08006e38 	.word	0x08006e38
 8001e50:	200002f4 	.word	0x200002f4
 8001e54:	08007564 	.word	0x08007564
 8001e58:	40010c00 	.word	0x40010c00

08001e5c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e60:	b672      	cpsid	i
}
 8001e62:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001e64:	bf00      	nop
 8001e66:	e7fd      	b.n	8001e64 <Error_Handler+0x8>

08001e68 <cmd>:
{0x00,0x41,0x36,0x08,0x00}, // }
{0x08,0x04,0x08,0x10,0x08}, // ~
};


static void cmd(uint8_t c) {
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af02      	add	r7, sp, #8
 8001e6e:	4603      	mov	r3, r0
 8001e70:	71fb      	strb	r3, [r7, #7]
    uint8_t d[2] = {0x00, c};
 8001e72:	2300      	movs	r3, #0
 8001e74:	733b      	strb	r3, [r7, #12]
 8001e76:	79fb      	ldrb	r3, [r7, #7]
 8001e78:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, SSD1306_ADDR, d, 2, 50);
 8001e7a:	f107 020c 	add.w	r2, r7, #12
 8001e7e:	2332      	movs	r3, #50	@ 0x32
 8001e80:	9300      	str	r3, [sp, #0]
 8001e82:	2302      	movs	r3, #2
 8001e84:	2178      	movs	r1, #120	@ 0x78
 8001e86:	4803      	ldr	r0, [pc, #12]	@ (8001e94 <cmd+0x2c>)
 8001e88:	f001 fcec 	bl	8003864 <HAL_I2C_Master_Transmit>
}
 8001e8c:	bf00      	nop
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	200000ac 	.word	0x200000ac

08001e98 <SSD1306_Init>:

void SSD1306_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
    HAL_Delay(100);
 8001e9c:	2064      	movs	r0, #100	@ 0x64
 8001e9e:	f000 fbab 	bl	80025f8 <HAL_Delay>

    cmd(0xAE);
 8001ea2:	20ae      	movs	r0, #174	@ 0xae
 8001ea4:	f7ff ffe0 	bl	8001e68 <cmd>
    cmd(0x20); cmd(0x00); // HORIZONTAL (Adafruit uses this!)
 8001ea8:	2020      	movs	r0, #32
 8001eaa:	f7ff ffdd 	bl	8001e68 <cmd>
 8001eae:	2000      	movs	r0, #0
 8001eb0:	f7ff ffda 	bl	8001e68 <cmd>
    cmd(0x40);
 8001eb4:	2040      	movs	r0, #64	@ 0x40
 8001eb6:	f7ff ffd7 	bl	8001e68 <cmd>
    cmd(0xA1);
 8001eba:	20a1      	movs	r0, #161	@ 0xa1
 8001ebc:	f7ff ffd4 	bl	8001e68 <cmd>
    cmd(0xC8);
 8001ec0:	20c8      	movs	r0, #200	@ 0xc8
 8001ec2:	f7ff ffd1 	bl	8001e68 <cmd>
    cmd(0x81); cmd(0x7F);
 8001ec6:	2081      	movs	r0, #129	@ 0x81
 8001ec8:	f7ff ffce 	bl	8001e68 <cmd>
 8001ecc:	207f      	movs	r0, #127	@ 0x7f
 8001ece:	f7ff ffcb 	bl	8001e68 <cmd>
    cmd(0xA6);
 8001ed2:	20a6      	movs	r0, #166	@ 0xa6
 8001ed4:	f7ff ffc8 	bl	8001e68 <cmd>
    cmd(0xA8); cmd(0x3F);
 8001ed8:	20a8      	movs	r0, #168	@ 0xa8
 8001eda:	f7ff ffc5 	bl	8001e68 <cmd>
 8001ede:	203f      	movs	r0, #63	@ 0x3f
 8001ee0:	f7ff ffc2 	bl	8001e68 <cmd>
    cmd(0xD3); cmd(0x00);
 8001ee4:	20d3      	movs	r0, #211	@ 0xd3
 8001ee6:	f7ff ffbf 	bl	8001e68 <cmd>
 8001eea:	2000      	movs	r0, #0
 8001eec:	f7ff ffbc 	bl	8001e68 <cmd>
    cmd(0xD5); cmd(0x80);
 8001ef0:	20d5      	movs	r0, #213	@ 0xd5
 8001ef2:	f7ff ffb9 	bl	8001e68 <cmd>
 8001ef6:	2080      	movs	r0, #128	@ 0x80
 8001ef8:	f7ff ffb6 	bl	8001e68 <cmd>
    cmd(0xD9); cmd(0xF1);
 8001efc:	20d9      	movs	r0, #217	@ 0xd9
 8001efe:	f7ff ffb3 	bl	8001e68 <cmd>
 8001f02:	20f1      	movs	r0, #241	@ 0xf1
 8001f04:	f7ff ffb0 	bl	8001e68 <cmd>
    cmd(0xDA); cmd(0x12);
 8001f08:	20da      	movs	r0, #218	@ 0xda
 8001f0a:	f7ff ffad 	bl	8001e68 <cmd>
 8001f0e:	2012      	movs	r0, #18
 8001f10:	f7ff ffaa 	bl	8001e68 <cmd>
    cmd(0xDB); cmd(0x40);
 8001f14:	20db      	movs	r0, #219	@ 0xdb
 8001f16:	f7ff ffa7 	bl	8001e68 <cmd>
 8001f1a:	2040      	movs	r0, #64	@ 0x40
 8001f1c:	f7ff ffa4 	bl	8001e68 <cmd>
    cmd(0x8D); cmd(0x14);
 8001f20:	208d      	movs	r0, #141	@ 0x8d
 8001f22:	f7ff ffa1 	bl	8001e68 <cmd>
 8001f26:	2014      	movs	r0, #20
 8001f28:	f7ff ff9e 	bl	8001e68 <cmd>
    cmd(0xA4);
 8001f2c:	20a4      	movs	r0, #164	@ 0xa4
 8001f2e:	f7ff ff9b 	bl	8001e68 <cmd>
    cmd(0xAF);
 8001f32:	20af      	movs	r0, #175	@ 0xaf
 8001f34:	f7ff ff98 	bl	8001e68 <cmd>

    SSD1306_Clear();
 8001f38:	f000 f840 	bl	8001fbc <SSD1306_Clear>
    SSD1306_Update();
 8001f3c:	f000 f802 	bl	8001f44 <SSD1306_Update>
}
 8001f40:	bf00      	nop
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <SSD1306_Update>:

void SSD1306_Update(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b0a4      	sub	sp, #144	@ 0x90
 8001f48:	af02      	add	r7, sp, #8
    for (uint8_t page = 0; page < 8; page++)
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8001f50:	e026      	b.n	8001fa0 <SSD1306_Update+0x5c>
    {
        cmd(0xB0 + page);
 8001f52:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001f56:	3b50      	subs	r3, #80	@ 0x50
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7ff ff84 	bl	8001e68 <cmd>
        cmd(0x00);
 8001f60:	2000      	movs	r0, #0
 8001f62:	f7ff ff81 	bl	8001e68 <cmd>
        cmd(0x10);
 8001f66:	2010      	movs	r0, #16
 8001f68:	f7ff ff7e 	bl	8001e68 <cmd>

        uint8_t data[129];
        data[0] = 0x40;
 8001f6c:	2340      	movs	r3, #64	@ 0x40
 8001f6e:	713b      	strb	r3, [r7, #4]
        memcpy(&data[1], &buffer[page * 128], 128);
 8001f70:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001f74:	01db      	lsls	r3, r3, #7
 8001f76:	4a0f      	ldr	r2, [pc, #60]	@ (8001fb4 <SSD1306_Update+0x70>)
 8001f78:	1899      	adds	r1, r3, r2
 8001f7a:	1d3b      	adds	r3, r7, #4
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	2280      	movs	r2, #128	@ 0x80
 8001f80:	4618      	mov	r0, r3
 8001f82:	f004 fa69 	bl	8006458 <memcpy>
        HAL_I2C_Master_Transmit(&hi2c1, SSD1306_ADDR, data, sizeof(data), 100);
 8001f86:	1d3a      	adds	r2, r7, #4
 8001f88:	2364      	movs	r3, #100	@ 0x64
 8001f8a:	9300      	str	r3, [sp, #0]
 8001f8c:	2381      	movs	r3, #129	@ 0x81
 8001f8e:	2178      	movs	r1, #120	@ 0x78
 8001f90:	4809      	ldr	r0, [pc, #36]	@ (8001fb8 <SSD1306_Update+0x74>)
 8001f92:	f001 fc67 	bl	8003864 <HAL_I2C_Master_Transmit>
    for (uint8_t page = 0; page < 8; page++)
 8001f96:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8001fa0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001fa4:	2b07      	cmp	r3, #7
 8001fa6:	d9d4      	bls.n	8001f52 <SSD1306_Update+0xe>
    }
}
 8001fa8:	bf00      	nop
 8001faa:	bf00      	nop
 8001fac:	3788      	adds	r7, #136	@ 0x88
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	20000360 	.word	0x20000360
 8001fb8:	200000ac 	.word	0x200000ac

08001fbc <SSD1306_Clear>:

void SSD1306_Clear(void) {
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
    memset(buffer, 0, sizeof(buffer));
 8001fc0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fc4:	2100      	movs	r1, #0
 8001fc6:	4802      	ldr	r0, [pc, #8]	@ (8001fd0 <SSD1306_Clear+0x14>)
 8001fc8:	f004 fa00 	bl	80063cc <memset>
}
 8001fcc:	bf00      	nop
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	20000360 	.word	0x20000360

08001fd4 <SSD1306_SetCursor>:

void SSD1306_SetCursor(uint8_t x, uint8_t y) {
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	4603      	mov	r3, r0
 8001fdc:	460a      	mov	r2, r1
 8001fde:	71fb      	strb	r3, [r7, #7]
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	71bb      	strb	r3, [r7, #6]
    posX = x;
 8001fe4:	4a05      	ldr	r2, [pc, #20]	@ (8001ffc <SSD1306_SetCursor+0x28>)
 8001fe6:	79fb      	ldrb	r3, [r7, #7]
 8001fe8:	7013      	strb	r3, [r2, #0]
    posY = y;
 8001fea:	4a05      	ldr	r2, [pc, #20]	@ (8002000 <SSD1306_SetCursor+0x2c>)
 8001fec:	79bb      	ldrb	r3, [r7, #6]
 8001fee:	7013      	strb	r3, [r2, #0]
}
 8001ff0:	bf00      	nop
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bc80      	pop	{r7}
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	20000760 	.word	0x20000760
 8002000:	20000761 	.word	0x20000761

08002004 <SSD1306_WriteChar>:

void SSD1306_WriteChar(char c)
{
 8002004:	b490      	push	{r4, r7}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	4603      	mov	r3, r0
 800200c:	71fb      	strb	r3, [r7, #7]
    if (c < 32 || c > 126) c = ' ';
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	2b1f      	cmp	r3, #31
 8002012:	d902      	bls.n	800201a <SSD1306_WriteChar+0x16>
 8002014:	79fb      	ldrb	r3, [r7, #7]
 8002016:	2b7e      	cmp	r3, #126	@ 0x7e
 8002018:	d901      	bls.n	800201e <SSD1306_WriteChar+0x1a>
 800201a:	2320      	movs	r3, #32
 800201c:	71fb      	strb	r3, [r7, #7]

    uint16_t index = posX + (posY/8)*128;
 800201e:	4b1a      	ldr	r3, [pc, #104]	@ (8002088 <SSD1306_WriteChar+0x84>)
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	461a      	mov	r2, r3
 8002024:	4b19      	ldr	r3, [pc, #100]	@ (800208c <SSD1306_WriteChar+0x88>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	08db      	lsrs	r3, r3, #3
 800202a:	b2db      	uxtb	r3, r3
 800202c:	01db      	lsls	r3, r3, #7
 800202e:	b29b      	uxth	r3, r3
 8002030:	4413      	add	r3, r2
 8002032:	81bb      	strh	r3, [r7, #12]

    for (uint8_t i=0;i<5;i++)
 8002034:	2300      	movs	r3, #0
 8002036:	73fb      	strb	r3, [r7, #15]
 8002038:	e012      	b.n	8002060 <SSD1306_WriteChar+0x5c>
        buffer[index+i] = font5x7[c-32][i];
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	f1a3 0220 	sub.w	r2, r3, #32
 8002040:	7bf8      	ldrb	r0, [r7, #15]
 8002042:	89b9      	ldrh	r1, [r7, #12]
 8002044:	7bfb      	ldrb	r3, [r7, #15]
 8002046:	4419      	add	r1, r3
 8002048:	4c11      	ldr	r4, [pc, #68]	@ (8002090 <SSD1306_WriteChar+0x8c>)
 800204a:	4613      	mov	r3, r2
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	4413      	add	r3, r2
 8002050:	4423      	add	r3, r4
 8002052:	4403      	add	r3, r0
 8002054:	781a      	ldrb	r2, [r3, #0]
 8002056:	4b0f      	ldr	r3, [pc, #60]	@ (8002094 <SSD1306_WriteChar+0x90>)
 8002058:	545a      	strb	r2, [r3, r1]
    for (uint8_t i=0;i<5;i++)
 800205a:	7bfb      	ldrb	r3, [r7, #15]
 800205c:	3301      	adds	r3, #1
 800205e:	73fb      	strb	r3, [r7, #15]
 8002060:	7bfb      	ldrb	r3, [r7, #15]
 8002062:	2b04      	cmp	r3, #4
 8002064:	d9e9      	bls.n	800203a <SSD1306_WriteChar+0x36>

    buffer[index+5] = 0x00;
 8002066:	89bb      	ldrh	r3, [r7, #12]
 8002068:	3305      	adds	r3, #5
 800206a:	4a0a      	ldr	r2, [pc, #40]	@ (8002094 <SSD1306_WriteChar+0x90>)
 800206c:	2100      	movs	r1, #0
 800206e:	54d1      	strb	r1, [r2, r3]

    posX += 6;
 8002070:	4b05      	ldr	r3, [pc, #20]	@ (8002088 <SSD1306_WriteChar+0x84>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	3306      	adds	r3, #6
 8002076:	b2da      	uxtb	r2, r3
 8002078:	4b03      	ldr	r3, [pc, #12]	@ (8002088 <SSD1306_WriteChar+0x84>)
 800207a:	701a      	strb	r2, [r3, #0]
}
 800207c:	bf00      	nop
 800207e:	3710      	adds	r7, #16
 8002080:	46bd      	mov	sp, r7
 8002082:	bc90      	pop	{r4, r7}
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	20000760 	.word	0x20000760
 800208c:	20000761 	.word	0x20000761
 8002090:	08007580 	.word	0x08007580
 8002094:	20000360 	.word	0x20000360

08002098 <SSD1306_WriteStringXY>:
void SSD1306_WriteString(const char *s)
{
    while(*s) SSD1306_WriteChar(*s++);
}
void SSD1306_WriteStringXY(uint8_t x, uint8_t y, const char *s)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	603a      	str	r2, [r7, #0]
 80020a2:	71fb      	strb	r3, [r7, #7]
 80020a4:	460b      	mov	r3, r1
 80020a6:	71bb      	strb	r3, [r7, #6]
    SSD1306_SetCursor(x, y);
 80020a8:	79ba      	ldrb	r2, [r7, #6]
 80020aa:	79fb      	ldrb	r3, [r7, #7]
 80020ac:	4611      	mov	r1, r2
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7ff ff90 	bl	8001fd4 <SSD1306_SetCursor>
    while (*s) SSD1306_WriteChar(*s++);
 80020b4:	e006      	b.n	80020c4 <SSD1306_WriteStringXY+0x2c>
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	1c5a      	adds	r2, r3, #1
 80020ba:	603a      	str	r2, [r7, #0]
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f7ff ffa0 	bl	8002004 <SSD1306_WriteChar>
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d1f4      	bne.n	80020b6 <SSD1306_WriteStringXY+0x1e>
}
 80020cc:	bf00      	nop
 80020ce:	bf00      	nop
 80020d0:	3708      	adds	r7, #8
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
	...

080020d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	b085      	sub	sp, #20
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80020de:	4b15      	ldr	r3, [pc, #84]	@ (8002134 <HAL_MspInit+0x5c>)
 80020e0:	699b      	ldr	r3, [r3, #24]
 80020e2:	4a14      	ldr	r2, [pc, #80]	@ (8002134 <HAL_MspInit+0x5c>)
 80020e4:	f043 0301 	orr.w	r3, r3, #1
 80020e8:	6193      	str	r3, [r2, #24]
 80020ea:	4b12      	ldr	r3, [pc, #72]	@ (8002134 <HAL_MspInit+0x5c>)
 80020ec:	699b      	ldr	r3, [r3, #24]
 80020ee:	f003 0301 	and.w	r3, r3, #1
 80020f2:	60bb      	str	r3, [r7, #8]
 80020f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002134 <HAL_MspInit+0x5c>)
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002134 <HAL_MspInit+0x5c>)
 80020fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002100:	61d3      	str	r3, [r2, #28]
 8002102:	4b0c      	ldr	r3, [pc, #48]	@ (8002134 <HAL_MspInit+0x5c>)
 8002104:	69db      	ldr	r3, [r3, #28]
 8002106:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800210a:	607b      	str	r3, [r7, #4]
 800210c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800210e:	4b0a      	ldr	r3, [pc, #40]	@ (8002138 <HAL_MspInit+0x60>)
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	4a04      	ldr	r2, [pc, #16]	@ (8002138 <HAL_MspInit+0x60>)
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800212a:	bf00      	nop
 800212c:	3714      	adds	r7, #20
 800212e:	46bd      	mov	sp, r7
 8002130:	bc80      	pop	{r7}
 8002132:	4770      	bx	lr
 8002134:	40021000 	.word	0x40021000
 8002138:	40010000 	.word	0x40010000

0800213c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b088      	sub	sp, #32
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002144:	f107 0310 	add.w	r3, r7, #16
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a14      	ldr	r2, [pc, #80]	@ (80021a8 <HAL_ADC_MspInit+0x6c>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d121      	bne.n	80021a0 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800215c:	4b13      	ldr	r3, [pc, #76]	@ (80021ac <HAL_ADC_MspInit+0x70>)
 800215e:	699b      	ldr	r3, [r3, #24]
 8002160:	4a12      	ldr	r2, [pc, #72]	@ (80021ac <HAL_ADC_MspInit+0x70>)
 8002162:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002166:	6193      	str	r3, [r2, #24]
 8002168:	4b10      	ldr	r3, [pc, #64]	@ (80021ac <HAL_ADC_MspInit+0x70>)
 800216a:	699b      	ldr	r3, [r3, #24]
 800216c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002170:	60fb      	str	r3, [r7, #12]
 8002172:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002174:	4b0d      	ldr	r3, [pc, #52]	@ (80021ac <HAL_ADC_MspInit+0x70>)
 8002176:	699b      	ldr	r3, [r3, #24]
 8002178:	4a0c      	ldr	r2, [pc, #48]	@ (80021ac <HAL_ADC_MspInit+0x70>)
 800217a:	f043 0304 	orr.w	r3, r3, #4
 800217e:	6193      	str	r3, [r2, #24]
 8002180:	4b0a      	ldr	r3, [pc, #40]	@ (80021ac <HAL_ADC_MspInit+0x70>)
 8002182:	699b      	ldr	r3, [r3, #24]
 8002184:	f003 0304 	and.w	r3, r3, #4
 8002188:	60bb      	str	r3, [r7, #8]
 800218a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 800218c:	2313      	movs	r3, #19
 800218e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002190:	2303      	movs	r3, #3
 8002192:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002194:	f107 0310 	add.w	r3, r7, #16
 8002198:	4619      	mov	r1, r3
 800219a:	4805      	ldr	r0, [pc, #20]	@ (80021b0 <HAL_ADC_MspInit+0x74>)
 800219c:	f001 f868 	bl	8003270 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80021a0:	bf00      	nop
 80021a2:	3720      	adds	r7, #32
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	40012400 	.word	0x40012400
 80021ac:	40021000 	.word	0x40021000
 80021b0:	40010800 	.word	0x40010800

080021b4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b08a      	sub	sp, #40	@ 0x28
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021bc:	f107 0314 	add.w	r3, r7, #20
 80021c0:	2200      	movs	r2, #0
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	609a      	str	r2, [r3, #8]
 80021c8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a1d      	ldr	r2, [pc, #116]	@ (8002244 <HAL_I2C_MspInit+0x90>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d132      	bne.n	800223a <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002248 <HAL_I2C_MspInit+0x94>)
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	4a1b      	ldr	r2, [pc, #108]	@ (8002248 <HAL_I2C_MspInit+0x94>)
 80021da:	f043 0308 	orr.w	r3, r3, #8
 80021de:	6193      	str	r3, [r2, #24]
 80021e0:	4b19      	ldr	r3, [pc, #100]	@ (8002248 <HAL_I2C_MspInit+0x94>)
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	f003 0308 	and.w	r3, r3, #8
 80021e8:	613b      	str	r3, [r7, #16]
 80021ea:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021ec:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021f2:	2312      	movs	r3, #18
 80021f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021f6:	2303      	movs	r3, #3
 80021f8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021fa:	f107 0314 	add.w	r3, r7, #20
 80021fe:	4619      	mov	r1, r3
 8002200:	4812      	ldr	r0, [pc, #72]	@ (800224c <HAL_I2C_MspInit+0x98>)
 8002202:	f001 f835 	bl	8003270 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8002206:	4b12      	ldr	r3, [pc, #72]	@ (8002250 <HAL_I2C_MspInit+0x9c>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	627b      	str	r3, [r7, #36]	@ 0x24
 800220c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800220e:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002212:	627b      	str	r3, [r7, #36]	@ 0x24
 8002214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002216:	f043 0302 	orr.w	r3, r3, #2
 800221a:	627b      	str	r3, [r7, #36]	@ 0x24
 800221c:	4a0c      	ldr	r2, [pc, #48]	@ (8002250 <HAL_I2C_MspInit+0x9c>)
 800221e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002220:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002222:	4b09      	ldr	r3, [pc, #36]	@ (8002248 <HAL_I2C_MspInit+0x94>)
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	4a08      	ldr	r2, [pc, #32]	@ (8002248 <HAL_I2C_MspInit+0x94>)
 8002228:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800222c:	61d3      	str	r3, [r2, #28]
 800222e:	4b06      	ldr	r3, [pc, #24]	@ (8002248 <HAL_I2C_MspInit+0x94>)
 8002230:	69db      	ldr	r3, [r3, #28]
 8002232:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002236:	60fb      	str	r3, [r7, #12]
 8002238:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800223a:	bf00      	nop
 800223c:	3728      	adds	r7, #40	@ 0x28
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	40005400 	.word	0x40005400
 8002248:	40021000 	.word	0x40021000
 800224c:	40010c00 	.word	0x40010c00
 8002250:	40010000 	.word	0x40010000

08002254 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b088      	sub	sp, #32
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800225c:	f107 0310 	add.w	r3, r7, #16
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	605a      	str	r2, [r3, #4]
 8002266:	609a      	str	r2, [r3, #8]
 8002268:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a1b      	ldr	r2, [pc, #108]	@ (80022dc <HAL_SPI_MspInit+0x88>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d12f      	bne.n	80022d4 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002274:	4b1a      	ldr	r3, [pc, #104]	@ (80022e0 <HAL_SPI_MspInit+0x8c>)
 8002276:	699b      	ldr	r3, [r3, #24]
 8002278:	4a19      	ldr	r2, [pc, #100]	@ (80022e0 <HAL_SPI_MspInit+0x8c>)
 800227a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800227e:	6193      	str	r3, [r2, #24]
 8002280:	4b17      	ldr	r3, [pc, #92]	@ (80022e0 <HAL_SPI_MspInit+0x8c>)
 8002282:	699b      	ldr	r3, [r3, #24]
 8002284:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002288:	60fb      	str	r3, [r7, #12]
 800228a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800228c:	4b14      	ldr	r3, [pc, #80]	@ (80022e0 <HAL_SPI_MspInit+0x8c>)
 800228e:	699b      	ldr	r3, [r3, #24]
 8002290:	4a13      	ldr	r2, [pc, #76]	@ (80022e0 <HAL_SPI_MspInit+0x8c>)
 8002292:	f043 0304 	orr.w	r3, r3, #4
 8002296:	6193      	str	r3, [r2, #24]
 8002298:	4b11      	ldr	r3, [pc, #68]	@ (80022e0 <HAL_SPI_MspInit+0x8c>)
 800229a:	699b      	ldr	r3, [r3, #24]
 800229c:	f003 0304 	and.w	r3, r3, #4
 80022a0:	60bb      	str	r3, [r7, #8]
 80022a2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80022a4:	23a0      	movs	r3, #160	@ 0xa0
 80022a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a8:	2302      	movs	r3, #2
 80022aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022ac:	2303      	movs	r3, #3
 80022ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022b0:	f107 0310 	add.w	r3, r7, #16
 80022b4:	4619      	mov	r1, r3
 80022b6:	480b      	ldr	r0, [pc, #44]	@ (80022e4 <HAL_SPI_MspInit+0x90>)
 80022b8:	f000 ffda 	bl	8003270 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80022bc:	2340      	movs	r3, #64	@ 0x40
 80022be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022c0:	2300      	movs	r3, #0
 80022c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022c8:	f107 0310 	add.w	r3, r7, #16
 80022cc:	4619      	mov	r1, r3
 80022ce:	4805      	ldr	r0, [pc, #20]	@ (80022e4 <HAL_SPI_MspInit+0x90>)
 80022d0:	f000 ffce 	bl	8003270 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80022d4:	bf00      	nop
 80022d6:	3720      	adds	r7, #32
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	40013000 	.word	0x40013000
 80022e0:	40021000 	.word	0x40021000
 80022e4:	40010800 	.word	0x40010800

080022e8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b08a      	sub	sp, #40	@ 0x28
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f0:	f107 0318 	add.w	r3, r7, #24
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]
 80022f8:	605a      	str	r2, [r3, #4]
 80022fa:	609a      	str	r2, [r3, #8]
 80022fc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a3b      	ldr	r2, [pc, #236]	@ (80023f0 <HAL_UART_MspInit+0x108>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d130      	bne.n	800236a <HAL_UART_MspInit+0x82>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002308:	4b3a      	ldr	r3, [pc, #232]	@ (80023f4 <HAL_UART_MspInit+0x10c>)
 800230a:	69db      	ldr	r3, [r3, #28]
 800230c:	4a39      	ldr	r2, [pc, #228]	@ (80023f4 <HAL_UART_MspInit+0x10c>)
 800230e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002312:	61d3      	str	r3, [r2, #28]
 8002314:	4b37      	ldr	r3, [pc, #220]	@ (80023f4 <HAL_UART_MspInit+0x10c>)
 8002316:	69db      	ldr	r3, [r3, #28]
 8002318:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800231c:	617b      	str	r3, [r7, #20]
 800231e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002320:	4b34      	ldr	r3, [pc, #208]	@ (80023f4 <HAL_UART_MspInit+0x10c>)
 8002322:	699b      	ldr	r3, [r3, #24]
 8002324:	4a33      	ldr	r2, [pc, #204]	@ (80023f4 <HAL_UART_MspInit+0x10c>)
 8002326:	f043 0304 	orr.w	r3, r3, #4
 800232a:	6193      	str	r3, [r2, #24]
 800232c:	4b31      	ldr	r3, [pc, #196]	@ (80023f4 <HAL_UART_MspInit+0x10c>)
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	613b      	str	r3, [r7, #16]
 8002336:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002338:	2304      	movs	r3, #4
 800233a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233c:	2302      	movs	r3, #2
 800233e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002340:	2303      	movs	r3, #3
 8002342:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002344:	f107 0318 	add.w	r3, r7, #24
 8002348:	4619      	mov	r1, r3
 800234a:	482b      	ldr	r0, [pc, #172]	@ (80023f8 <HAL_UART_MspInit+0x110>)
 800234c:	f000 ff90 	bl	8003270 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002350:	2308      	movs	r3, #8
 8002352:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002354:	2300      	movs	r3, #0
 8002356:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002358:	2300      	movs	r3, #0
 800235a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800235c:	f107 0318 	add.w	r3, r7, #24
 8002360:	4619      	mov	r1, r3
 8002362:	4825      	ldr	r0, [pc, #148]	@ (80023f8 <HAL_UART_MspInit+0x110>)
 8002364:	f000 ff84 	bl	8003270 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8002368:	e03e      	b.n	80023e8 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART3)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a23      	ldr	r2, [pc, #140]	@ (80023fc <HAL_UART_MspInit+0x114>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d139      	bne.n	80023e8 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002374:	4b1f      	ldr	r3, [pc, #124]	@ (80023f4 <HAL_UART_MspInit+0x10c>)
 8002376:	69db      	ldr	r3, [r3, #28]
 8002378:	4a1e      	ldr	r2, [pc, #120]	@ (80023f4 <HAL_UART_MspInit+0x10c>)
 800237a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800237e:	61d3      	str	r3, [r2, #28]
 8002380:	4b1c      	ldr	r3, [pc, #112]	@ (80023f4 <HAL_UART_MspInit+0x10c>)
 8002382:	69db      	ldr	r3, [r3, #28]
 8002384:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002388:	60fb      	str	r3, [r7, #12]
 800238a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800238c:	4b19      	ldr	r3, [pc, #100]	@ (80023f4 <HAL_UART_MspInit+0x10c>)
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	4a18      	ldr	r2, [pc, #96]	@ (80023f4 <HAL_UART_MspInit+0x10c>)
 8002392:	f043 0308 	orr.w	r3, r3, #8
 8002396:	6193      	str	r3, [r2, #24]
 8002398:	4b16      	ldr	r3, [pc, #88]	@ (80023f4 <HAL_UART_MspInit+0x10c>)
 800239a:	699b      	ldr	r3, [r3, #24]
 800239c:	f003 0308 	and.w	r3, r3, #8
 80023a0:	60bb      	str	r3, [r7, #8]
 80023a2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80023a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023aa:	2302      	movs	r3, #2
 80023ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023ae:	2303      	movs	r3, #3
 80023b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023b2:	f107 0318 	add.w	r3, r7, #24
 80023b6:	4619      	mov	r1, r3
 80023b8:	4811      	ldr	r0, [pc, #68]	@ (8002400 <HAL_UART_MspInit+0x118>)
 80023ba:	f000 ff59 	bl	8003270 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80023be:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80023c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023c4:	2300      	movs	r3, #0
 80023c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c8:	2300      	movs	r3, #0
 80023ca:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023cc:	f107 0318 	add.w	r3, r7, #24
 80023d0:	4619      	mov	r1, r3
 80023d2:	480b      	ldr	r0, [pc, #44]	@ (8002400 <HAL_UART_MspInit+0x118>)
 80023d4:	f000 ff4c 	bl	8003270 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80023d8:	2200      	movs	r2, #0
 80023da:	2100      	movs	r1, #0
 80023dc:	2027      	movs	r0, #39	@ 0x27
 80023de:	f000 fe5e 	bl	800309e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80023e2:	2027      	movs	r0, #39	@ 0x27
 80023e4:	f000 fe77 	bl	80030d6 <HAL_NVIC_EnableIRQ>
}
 80023e8:	bf00      	nop
 80023ea:	3728      	adds	r7, #40	@ 0x28
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	40004400 	.word	0x40004400
 80023f4:	40021000 	.word	0x40021000
 80023f8:	40010800 	.word	0x40010800
 80023fc:	40004800 	.word	0x40004800
 8002400:	40010c00 	.word	0x40010c00

08002404 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002408:	bf00      	nop
 800240a:	e7fd      	b.n	8002408 <NMI_Handler+0x4>

0800240c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002410:	bf00      	nop
 8002412:	e7fd      	b.n	8002410 <HardFault_Handler+0x4>

08002414 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002418:	bf00      	nop
 800241a:	e7fd      	b.n	8002418 <MemManage_Handler+0x4>

0800241c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002420:	bf00      	nop
 8002422:	e7fd      	b.n	8002420 <BusFault_Handler+0x4>

08002424 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002428:	bf00      	nop
 800242a:	e7fd      	b.n	8002428 <UsageFault_Handler+0x4>

0800242c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	bc80      	pop	{r7}
 8002436:	4770      	bx	lr

08002438 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr

08002444 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002448:	bf00      	nop
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr

08002450 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002454:	f000 f8b4 	bl	80025c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002458:	bf00      	nop
 800245a:	bd80      	pop	{r7, pc}

0800245c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002460:	4802      	ldr	r0, [pc, #8]	@ (800246c <USART3_IRQHandler+0x10>)
 8002462:	f003 f969 	bl	8005738 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002466:	bf00      	nop
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	200001a0 	.word	0x200001a0

08002470 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b086      	sub	sp, #24
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002478:	4a14      	ldr	r2, [pc, #80]	@ (80024cc <_sbrk+0x5c>)
 800247a:	4b15      	ldr	r3, [pc, #84]	@ (80024d0 <_sbrk+0x60>)
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002484:	4b13      	ldr	r3, [pc, #76]	@ (80024d4 <_sbrk+0x64>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d102      	bne.n	8002492 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800248c:	4b11      	ldr	r3, [pc, #68]	@ (80024d4 <_sbrk+0x64>)
 800248e:	4a12      	ldr	r2, [pc, #72]	@ (80024d8 <_sbrk+0x68>)
 8002490:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002492:	4b10      	ldr	r3, [pc, #64]	@ (80024d4 <_sbrk+0x64>)
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4413      	add	r3, r2
 800249a:	693a      	ldr	r2, [r7, #16]
 800249c:	429a      	cmp	r2, r3
 800249e:	d207      	bcs.n	80024b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024a0:	f003 ffae 	bl	8006400 <__errno>
 80024a4:	4603      	mov	r3, r0
 80024a6:	220c      	movs	r2, #12
 80024a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024aa:	f04f 33ff 	mov.w	r3, #4294967295
 80024ae:	e009      	b.n	80024c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024b0:	4b08      	ldr	r3, [pc, #32]	@ (80024d4 <_sbrk+0x64>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024b6:	4b07      	ldr	r3, [pc, #28]	@ (80024d4 <_sbrk+0x64>)
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4413      	add	r3, r2
 80024be:	4a05      	ldr	r2, [pc, #20]	@ (80024d4 <_sbrk+0x64>)
 80024c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024c2:	68fb      	ldr	r3, [r7, #12]
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3718      	adds	r7, #24
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	20005000 	.word	0x20005000
 80024d0:	00000400 	.word	0x00000400
 80024d4:	20000764 	.word	0x20000764
 80024d8:	200008b8 	.word	0x200008b8

080024dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024e0:	bf00      	nop
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr

080024e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024e8:	f7ff fff8 	bl	80024dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024ec:	480b      	ldr	r0, [pc, #44]	@ (800251c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80024ee:	490c      	ldr	r1, [pc, #48]	@ (8002520 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80024f0:	4a0c      	ldr	r2, [pc, #48]	@ (8002524 <LoopFillZerobss+0x16>)
  movs r3, #0
 80024f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024f4:	e002      	b.n	80024fc <LoopCopyDataInit>

080024f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024fa:	3304      	adds	r3, #4

080024fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002500:	d3f9      	bcc.n	80024f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002502:	4a09      	ldr	r2, [pc, #36]	@ (8002528 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002504:	4c09      	ldr	r4, [pc, #36]	@ (800252c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002506:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002508:	e001      	b.n	800250e <LoopFillZerobss>

0800250a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800250a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800250c:	3204      	adds	r2, #4

0800250e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800250e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002510:	d3fb      	bcc.n	800250a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002512:	f003 ff7b 	bl	800640c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002516:	f7fd fe2b 	bl	8000170 <main>
  bx lr
 800251a:	4770      	bx	lr
  ldr r0, =_sdata
 800251c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002520:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002524:	080078e0 	.word	0x080078e0
  ldr r2, =_sbss
 8002528:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800252c:	200008b4 	.word	0x200008b4

08002530 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002530:	e7fe      	b.n	8002530 <ADC1_2_IRQHandler>
	...

08002534 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002538:	4b08      	ldr	r3, [pc, #32]	@ (800255c <HAL_Init+0x28>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a07      	ldr	r2, [pc, #28]	@ (800255c <HAL_Init+0x28>)
 800253e:	f043 0310 	orr.w	r3, r3, #16
 8002542:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002544:	2003      	movs	r0, #3
 8002546:	f000 fd9f 	bl	8003088 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800254a:	200f      	movs	r0, #15
 800254c:	f000 f808 	bl	8002560 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002550:	f7ff fdc2 	bl	80020d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002554:	2300      	movs	r3, #0
}
 8002556:	4618      	mov	r0, r3
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	40022000 	.word	0x40022000

08002560 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002568:	4b12      	ldr	r3, [pc, #72]	@ (80025b4 <HAL_InitTick+0x54>)
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	4b12      	ldr	r3, [pc, #72]	@ (80025b8 <HAL_InitTick+0x58>)
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	4619      	mov	r1, r3
 8002572:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002576:	fbb3 f3f1 	udiv	r3, r3, r1
 800257a:	fbb2 f3f3 	udiv	r3, r2, r3
 800257e:	4618      	mov	r0, r3
 8002580:	f000 fdb7 	bl	80030f2 <HAL_SYSTICK_Config>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e00e      	b.n	80025ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2b0f      	cmp	r3, #15
 8002592:	d80a      	bhi.n	80025aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002594:	2200      	movs	r2, #0
 8002596:	6879      	ldr	r1, [r7, #4]
 8002598:	f04f 30ff 	mov.w	r0, #4294967295
 800259c:	f000 fd7f 	bl	800309e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025a0:	4a06      	ldr	r2, [pc, #24]	@ (80025bc <HAL_InitTick+0x5c>)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025a6:	2300      	movs	r3, #0
 80025a8:	e000      	b.n	80025ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3708      	adds	r7, #8
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	20000004 	.word	0x20000004
 80025b8:	2000000c 	.word	0x2000000c
 80025bc:	20000008 	.word	0x20000008

080025c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025c4:	4b05      	ldr	r3, [pc, #20]	@ (80025dc <HAL_IncTick+0x1c>)
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	461a      	mov	r2, r3
 80025ca:	4b05      	ldr	r3, [pc, #20]	@ (80025e0 <HAL_IncTick+0x20>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4413      	add	r3, r2
 80025d0:	4a03      	ldr	r2, [pc, #12]	@ (80025e0 <HAL_IncTick+0x20>)
 80025d2:	6013      	str	r3, [r2, #0]
}
 80025d4:	bf00      	nop
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bc80      	pop	{r7}
 80025da:	4770      	bx	lr
 80025dc:	2000000c 	.word	0x2000000c
 80025e0:	20000768 	.word	0x20000768

080025e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  return uwTick;
 80025e8:	4b02      	ldr	r3, [pc, #8]	@ (80025f4 <HAL_GetTick+0x10>)
 80025ea:	681b      	ldr	r3, [r3, #0]
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bc80      	pop	{r7}
 80025f2:	4770      	bx	lr
 80025f4:	20000768 	.word	0x20000768

080025f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002600:	f7ff fff0 	bl	80025e4 <HAL_GetTick>
 8002604:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002610:	d005      	beq.n	800261e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002612:	4b0a      	ldr	r3, [pc, #40]	@ (800263c <HAL_Delay+0x44>)
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	461a      	mov	r2, r3
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	4413      	add	r3, r2
 800261c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800261e:	bf00      	nop
 8002620:	f7ff ffe0 	bl	80025e4 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	68fa      	ldr	r2, [r7, #12]
 800262c:	429a      	cmp	r2, r3
 800262e:	d8f7      	bhi.n	8002620 <HAL_Delay+0x28>
  {
  }
}
 8002630:	bf00      	nop
 8002632:	bf00      	nop
 8002634:	3710      	adds	r7, #16
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	2000000c 	.word	0x2000000c

08002640 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002648:	2300      	movs	r3, #0
 800264a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800264c:	2300      	movs	r3, #0
 800264e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002650:	2300      	movs	r3, #0
 8002652:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002654:	2300      	movs	r3, #0
 8002656:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d101      	bne.n	8002662 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e0be      	b.n	80027e0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800266c:	2b00      	cmp	r3, #0
 800266e:	d109      	bne.n	8002684 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f7ff fd5c 	bl	800213c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f000 fbf1 	bl	8002e6c <ADC_ConversionStop_Disable>
 800268a:	4603      	mov	r3, r0
 800268c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002692:	f003 0310 	and.w	r3, r3, #16
 8002696:	2b00      	cmp	r3, #0
 8002698:	f040 8099 	bne.w	80027ce <HAL_ADC_Init+0x18e>
 800269c:	7dfb      	ldrb	r3, [r7, #23]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	f040 8095 	bne.w	80027ce <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80026ac:	f023 0302 	bic.w	r3, r3, #2
 80026b0:	f043 0202 	orr.w	r2, r3, #2
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80026c0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	7b1b      	ldrb	r3, [r3, #12]
 80026c6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80026c8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80026ca:	68ba      	ldr	r2, [r7, #8]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80026d8:	d003      	beq.n	80026e2 <HAL_ADC_Init+0xa2>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d102      	bne.n	80026e8 <HAL_ADC_Init+0xa8>
 80026e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026e6:	e000      	b.n	80026ea <HAL_ADC_Init+0xaa>
 80026e8:	2300      	movs	r3, #0
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	7d1b      	ldrb	r3, [r3, #20]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d119      	bne.n	800272c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	7b1b      	ldrb	r3, [r3, #12]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d109      	bne.n	8002714 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	699b      	ldr	r3, [r3, #24]
 8002704:	3b01      	subs	r3, #1
 8002706:	035a      	lsls	r2, r3, #13
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	4313      	orrs	r3, r2
 800270c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002710:	613b      	str	r3, [r7, #16]
 8002712:	e00b      	b.n	800272c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002718:	f043 0220 	orr.w	r2, r3, #32
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002724:	f043 0201 	orr.w	r2, r3, #1
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	693a      	ldr	r2, [r7, #16]
 800273c:	430a      	orrs	r2, r1
 800273e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	689a      	ldr	r2, [r3, #8]
 8002746:	4b28      	ldr	r3, [pc, #160]	@ (80027e8 <HAL_ADC_Init+0x1a8>)
 8002748:	4013      	ands	r3, r2
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	6812      	ldr	r2, [r2, #0]
 800274e:	68b9      	ldr	r1, [r7, #8]
 8002750:	430b      	orrs	r3, r1
 8002752:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800275c:	d003      	beq.n	8002766 <HAL_ADC_Init+0x126>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	2b01      	cmp	r3, #1
 8002764:	d104      	bne.n	8002770 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	691b      	ldr	r3, [r3, #16]
 800276a:	3b01      	subs	r3, #1
 800276c:	051b      	lsls	r3, r3, #20
 800276e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002776:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68fa      	ldr	r2, [r7, #12]
 8002780:	430a      	orrs	r2, r1
 8002782:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	689a      	ldr	r2, [r3, #8]
 800278a:	4b18      	ldr	r3, [pc, #96]	@ (80027ec <HAL_ADC_Init+0x1ac>)
 800278c:	4013      	ands	r3, r2
 800278e:	68ba      	ldr	r2, [r7, #8]
 8002790:	429a      	cmp	r2, r3
 8002792:	d10b      	bne.n	80027ac <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800279e:	f023 0303 	bic.w	r3, r3, #3
 80027a2:	f043 0201 	orr.w	r2, r3, #1
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80027aa:	e018      	b.n	80027de <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b0:	f023 0312 	bic.w	r3, r3, #18
 80027b4:	f043 0210 	orr.w	r2, r3, #16
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c0:	f043 0201 	orr.w	r2, r3, #1
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80027cc:	e007      	b.n	80027de <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d2:	f043 0210 	orr.w	r2, r3, #16
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80027de:	7dfb      	ldrb	r3, [r7, #23]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3718      	adds	r7, #24
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	ffe1f7fd 	.word	0xffe1f7fd
 80027ec:	ff1f0efe 	.word	0xff1f0efe

080027f0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027f8:	2300      	movs	r3, #0
 80027fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002802:	2b01      	cmp	r3, #1
 8002804:	d101      	bne.n	800280a <HAL_ADC_Start+0x1a>
 8002806:	2302      	movs	r3, #2
 8002808:	e098      	b.n	800293c <HAL_ADC_Start+0x14c>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 fad0 	bl	8002db8 <ADC_Enable>
 8002818:	4603      	mov	r3, r0
 800281a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800281c:	7bfb      	ldrb	r3, [r7, #15]
 800281e:	2b00      	cmp	r3, #0
 8002820:	f040 8087 	bne.w	8002932 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002828:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800282c:	f023 0301 	bic.w	r3, r3, #1
 8002830:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a41      	ldr	r2, [pc, #260]	@ (8002944 <HAL_ADC_Start+0x154>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d105      	bne.n	800284e <HAL_ADC_Start+0x5e>
 8002842:	4b41      	ldr	r3, [pc, #260]	@ (8002948 <HAL_ADC_Start+0x158>)
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d115      	bne.n	800287a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002852:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002864:	2b00      	cmp	r3, #0
 8002866:	d026      	beq.n	80028b6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800286c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002870:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002878:	e01d      	b.n	80028b6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800287e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a2f      	ldr	r2, [pc, #188]	@ (8002948 <HAL_ADC_Start+0x158>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d004      	beq.n	800289a <HAL_ADC_Start+0xaa>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a2b      	ldr	r2, [pc, #172]	@ (8002944 <HAL_ADC_Start+0x154>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d10d      	bne.n	80028b6 <HAL_ADC_Start+0xc6>
 800289a:	4b2b      	ldr	r3, [pc, #172]	@ (8002948 <HAL_ADC_Start+0x158>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d007      	beq.n	80028b6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028aa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80028ae:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d006      	beq.n	80028d0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c6:	f023 0206 	bic.w	r2, r3, #6
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80028ce:	e002      	b.n	80028d6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f06f 0202 	mvn.w	r2, #2
 80028e6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80028f2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80028f6:	d113      	bne.n	8002920 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80028fc:	4a11      	ldr	r2, [pc, #68]	@ (8002944 <HAL_ADC_Start+0x154>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d105      	bne.n	800290e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002902:	4b11      	ldr	r3, [pc, #68]	@ (8002948 <HAL_ADC_Start+0x158>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800290a:	2b00      	cmp	r3, #0
 800290c:	d108      	bne.n	8002920 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800291c:	609a      	str	r2, [r3, #8]
 800291e:	e00c      	b.n	800293a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	689a      	ldr	r2, [r3, #8]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800292e:	609a      	str	r2, [r3, #8]
 8002930:	e003      	b.n	800293a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800293a:	7bfb      	ldrb	r3, [r7, #15]
}
 800293c:	4618      	mov	r0, r3
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	40012800 	.word	0x40012800
 8002948:	40012400 	.word	0x40012400

0800294c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002954:	2300      	movs	r3, #0
 8002956:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800295e:	2b01      	cmp	r3, #1
 8002960:	d101      	bne.n	8002966 <HAL_ADC_Stop+0x1a>
 8002962:	2302      	movs	r3, #2
 8002964:	e01a      	b.n	800299c <HAL_ADC_Stop+0x50>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f000 fa7c 	bl	8002e6c <ADC_ConversionStop_Disable>
 8002974:	4603      	mov	r3, r0
 8002976:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002978:	7bfb      	ldrb	r3, [r7, #15]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d109      	bne.n	8002992 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002982:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002986:	f023 0301 	bic.w	r3, r3, #1
 800298a:	f043 0201 	orr.w	r2, r3, #1
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800299a:	7bfb      	ldrb	r3, [r7, #15]
}
 800299c:	4618      	mov	r0, r3
 800299e:	3710      	adds	r7, #16
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}

080029a4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80029a4:	b590      	push	{r4, r7, lr}
 80029a6:	b087      	sub	sp, #28
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80029b2:	2300      	movs	r3, #0
 80029b4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80029b6:	2300      	movs	r3, #0
 80029b8:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80029ba:	f7ff fe13 	bl	80025e4 <HAL_GetTick>
 80029be:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00b      	beq.n	80029e6 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d2:	f043 0220 	orr.w	r2, r3, #32
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e0d3      	b.n	8002b8e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d131      	bne.n	8002a58 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029fa:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d12a      	bne.n	8002a58 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002a02:	e021      	b.n	8002a48 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a0a:	d01d      	beq.n	8002a48 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d007      	beq.n	8002a22 <HAL_ADC_PollForConversion+0x7e>
 8002a12:	f7ff fde7 	bl	80025e4 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d212      	bcs.n	8002a48 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0302 	and.w	r3, r3, #2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d10b      	bne.n	8002a48 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a34:	f043 0204 	orr.w	r2, r3, #4
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e0a2      	b.n	8002b8e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d0d6      	beq.n	8002a04 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002a56:	e070      	b.n	8002b3a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002a58:	4b4f      	ldr	r3, [pc, #316]	@ (8002b98 <HAL_ADC_PollForConversion+0x1f4>)
 8002a5a:	681c      	ldr	r4, [r3, #0]
 8002a5c:	2002      	movs	r0, #2
 8002a5e:	f001 ff1f 	bl	80048a0 <HAL_RCCEx_GetPeriphCLKFreq>
 8002a62:	4603      	mov	r3, r0
 8002a64:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	6919      	ldr	r1, [r3, #16]
 8002a6e:	4b4b      	ldr	r3, [pc, #300]	@ (8002b9c <HAL_ADC_PollForConversion+0x1f8>)
 8002a70:	400b      	ands	r3, r1
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d118      	bne.n	8002aa8 <HAL_ADC_PollForConversion+0x104>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	68d9      	ldr	r1, [r3, #12]
 8002a7c:	4b48      	ldr	r3, [pc, #288]	@ (8002ba0 <HAL_ADC_PollForConversion+0x1fc>)
 8002a7e:	400b      	ands	r3, r1
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d111      	bne.n	8002aa8 <HAL_ADC_PollForConversion+0x104>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	6919      	ldr	r1, [r3, #16]
 8002a8a:	4b46      	ldr	r3, [pc, #280]	@ (8002ba4 <HAL_ADC_PollForConversion+0x200>)
 8002a8c:	400b      	ands	r3, r1
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d108      	bne.n	8002aa4 <HAL_ADC_PollForConversion+0x100>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	68d9      	ldr	r1, [r3, #12]
 8002a98:	4b43      	ldr	r3, [pc, #268]	@ (8002ba8 <HAL_ADC_PollForConversion+0x204>)
 8002a9a:	400b      	ands	r3, r1
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d101      	bne.n	8002aa4 <HAL_ADC_PollForConversion+0x100>
 8002aa0:	2314      	movs	r3, #20
 8002aa2:	e020      	b.n	8002ae6 <HAL_ADC_PollForConversion+0x142>
 8002aa4:	2329      	movs	r3, #41	@ 0x29
 8002aa6:	e01e      	b.n	8002ae6 <HAL_ADC_PollForConversion+0x142>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	6919      	ldr	r1, [r3, #16]
 8002aae:	4b3d      	ldr	r3, [pc, #244]	@ (8002ba4 <HAL_ADC_PollForConversion+0x200>)
 8002ab0:	400b      	ands	r3, r1
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d106      	bne.n	8002ac4 <HAL_ADC_PollForConversion+0x120>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	68d9      	ldr	r1, [r3, #12]
 8002abc:	4b3a      	ldr	r3, [pc, #232]	@ (8002ba8 <HAL_ADC_PollForConversion+0x204>)
 8002abe:	400b      	ands	r3, r1
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d00d      	beq.n	8002ae0 <HAL_ADC_PollForConversion+0x13c>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	6919      	ldr	r1, [r3, #16]
 8002aca:	4b38      	ldr	r3, [pc, #224]	@ (8002bac <HAL_ADC_PollForConversion+0x208>)
 8002acc:	400b      	ands	r3, r1
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d108      	bne.n	8002ae4 <HAL_ADC_PollForConversion+0x140>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	68d9      	ldr	r1, [r3, #12]
 8002ad8:	4b34      	ldr	r3, [pc, #208]	@ (8002bac <HAL_ADC_PollForConversion+0x208>)
 8002ada:	400b      	ands	r3, r1
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d101      	bne.n	8002ae4 <HAL_ADC_PollForConversion+0x140>
 8002ae0:	2354      	movs	r3, #84	@ 0x54
 8002ae2:	e000      	b.n	8002ae6 <HAL_ADC_PollForConversion+0x142>
 8002ae4:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002ae6:	fb02 f303 	mul.w	r3, r2, r3
 8002aea:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002aec:	e021      	b.n	8002b32 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002af4:	d01a      	beq.n	8002b2c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d007      	beq.n	8002b0c <HAL_ADC_PollForConversion+0x168>
 8002afc:	f7ff fd72 	bl	80025e4 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	683a      	ldr	r2, [r7, #0]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d20f      	bcs.n	8002b2c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	693a      	ldr	r2, [r7, #16]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d90b      	bls.n	8002b2c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b18:	f043 0204 	orr.w	r2, r3, #4
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e030      	b.n	8002b8e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	3301      	adds	r3, #1
 8002b30:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	693a      	ldr	r2, [r7, #16]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d8d9      	bhi.n	8002aee <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f06f 0212 	mvn.w	r2, #18
 8002b42:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b48:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002b5a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002b5e:	d115      	bne.n	8002b8c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d111      	bne.n	8002b8c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d105      	bne.n	8002b8c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b84:	f043 0201 	orr.w	r2, r3, #1
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	371c      	adds	r7, #28
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd90      	pop	{r4, r7, pc}
 8002b96:	bf00      	nop
 8002b98:	20000004 	.word	0x20000004
 8002b9c:	24924924 	.word	0x24924924
 8002ba0:	00924924 	.word	0x00924924
 8002ba4:	12492492 	.word	0x12492492
 8002ba8:	00492492 	.word	0x00492492
 8002bac:	00249249 	.word	0x00249249

08002bb0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr

08002bc8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002bc8:	b480      	push	{r7}
 8002bca:	b085      	sub	sp, #20
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d101      	bne.n	8002be8 <HAL_ADC_ConfigChannel+0x20>
 8002be4:	2302      	movs	r3, #2
 8002be6:	e0dc      	b.n	8002da2 <HAL_ADC_ConfigChannel+0x1da>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	2b06      	cmp	r3, #6
 8002bf6:	d81c      	bhi.n	8002c32 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	4613      	mov	r3, r2
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	4413      	add	r3, r2
 8002c08:	3b05      	subs	r3, #5
 8002c0a:	221f      	movs	r2, #31
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	43db      	mvns	r3, r3
 8002c12:	4019      	ands	r1, r3
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	6818      	ldr	r0, [r3, #0]
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685a      	ldr	r2, [r3, #4]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	4413      	add	r3, r2
 8002c22:	3b05      	subs	r3, #5
 8002c24:	fa00 f203 	lsl.w	r2, r0, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	430a      	orrs	r2, r1
 8002c2e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c30:	e03c      	b.n	8002cac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	2b0c      	cmp	r3, #12
 8002c38:	d81c      	bhi.n	8002c74 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685a      	ldr	r2, [r3, #4]
 8002c44:	4613      	mov	r3, r2
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	4413      	add	r3, r2
 8002c4a:	3b23      	subs	r3, #35	@ 0x23
 8002c4c:	221f      	movs	r2, #31
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	43db      	mvns	r3, r3
 8002c54:	4019      	ands	r1, r3
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	6818      	ldr	r0, [r3, #0]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	685a      	ldr	r2, [r3, #4]
 8002c5e:	4613      	mov	r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	4413      	add	r3, r2
 8002c64:	3b23      	subs	r3, #35	@ 0x23
 8002c66:	fa00 f203 	lsl.w	r2, r0, r3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	430a      	orrs	r2, r1
 8002c70:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c72:	e01b      	b.n	8002cac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	685a      	ldr	r2, [r3, #4]
 8002c7e:	4613      	mov	r3, r2
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	4413      	add	r3, r2
 8002c84:	3b41      	subs	r3, #65	@ 0x41
 8002c86:	221f      	movs	r2, #31
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	43db      	mvns	r3, r3
 8002c8e:	4019      	ands	r1, r3
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	6818      	ldr	r0, [r3, #0]
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685a      	ldr	r2, [r3, #4]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	4413      	add	r3, r2
 8002c9e:	3b41      	subs	r3, #65	@ 0x41
 8002ca0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	2b09      	cmp	r3, #9
 8002cb2:	d91c      	bls.n	8002cee <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	68d9      	ldr	r1, [r3, #12]
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	4413      	add	r3, r2
 8002cc4:	3b1e      	subs	r3, #30
 8002cc6:	2207      	movs	r2, #7
 8002cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ccc:	43db      	mvns	r3, r3
 8002cce:	4019      	ands	r1, r3
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	6898      	ldr	r0, [r3, #8]
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	4413      	add	r3, r2
 8002cde:	3b1e      	subs	r3, #30
 8002ce0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	430a      	orrs	r2, r1
 8002cea:	60da      	str	r2, [r3, #12]
 8002cec:	e019      	b.n	8002d22 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	6919      	ldr	r1, [r3, #16]
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	005b      	lsls	r3, r3, #1
 8002cfc:	4413      	add	r3, r2
 8002cfe:	2207      	movs	r2, #7
 8002d00:	fa02 f303 	lsl.w	r3, r2, r3
 8002d04:	43db      	mvns	r3, r3
 8002d06:	4019      	ands	r1, r3
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	6898      	ldr	r0, [r3, #8]
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	4613      	mov	r3, r2
 8002d12:	005b      	lsls	r3, r3, #1
 8002d14:	4413      	add	r3, r2
 8002d16:	fa00 f203 	lsl.w	r2, r0, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	430a      	orrs	r2, r1
 8002d20:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2b10      	cmp	r3, #16
 8002d28:	d003      	beq.n	8002d32 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002d2e:	2b11      	cmp	r3, #17
 8002d30:	d132      	bne.n	8002d98 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a1d      	ldr	r2, [pc, #116]	@ (8002dac <HAL_ADC_ConfigChannel+0x1e4>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d125      	bne.n	8002d88 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d126      	bne.n	8002d98 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002d58:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2b10      	cmp	r3, #16
 8002d60:	d11a      	bne.n	8002d98 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d62:	4b13      	ldr	r3, [pc, #76]	@ (8002db0 <HAL_ADC_ConfigChannel+0x1e8>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a13      	ldr	r2, [pc, #76]	@ (8002db4 <HAL_ADC_ConfigChannel+0x1ec>)
 8002d68:	fba2 2303 	umull	r2, r3, r2, r3
 8002d6c:	0c9a      	lsrs	r2, r3, #18
 8002d6e:	4613      	mov	r3, r2
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	4413      	add	r3, r2
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d78:	e002      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	3b01      	subs	r3, #1
 8002d7e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1f9      	bne.n	8002d7a <HAL_ADC_ConfigChannel+0x1b2>
 8002d86:	e007      	b.n	8002d98 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d8c:	f043 0220 	orr.w	r2, r3, #32
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3714      	adds	r7, #20
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bc80      	pop	{r7}
 8002daa:	4770      	bx	lr
 8002dac:	40012400 	.word	0x40012400
 8002db0:	20000004 	.word	0x20000004
 8002db4:	431bde83 	.word	0x431bde83

08002db8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d040      	beq.n	8002e58 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f042 0201 	orr.w	r2, r2, #1
 8002de4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002de6:	4b1f      	ldr	r3, [pc, #124]	@ (8002e64 <ADC_Enable+0xac>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a1f      	ldr	r2, [pc, #124]	@ (8002e68 <ADC_Enable+0xb0>)
 8002dec:	fba2 2303 	umull	r2, r3, r2, r3
 8002df0:	0c9b      	lsrs	r3, r3, #18
 8002df2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002df4:	e002      	b.n	8002dfc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1f9      	bne.n	8002df6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e02:	f7ff fbef 	bl	80025e4 <HAL_GetTick>
 8002e06:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002e08:	e01f      	b.n	8002e4a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002e0a:	f7ff fbeb 	bl	80025e4 <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d918      	bls.n	8002e4a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	f003 0301 	and.w	r3, r3, #1
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d011      	beq.n	8002e4a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e2a:	f043 0210 	orr.w	r2, r3, #16
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e36:	f043 0201 	orr.w	r2, r3, #1
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2200      	movs	r2, #0
 8002e42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e007      	b.n	8002e5a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d1d8      	bne.n	8002e0a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3710      	adds	r7, #16
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	20000004 	.word	0x20000004
 8002e68:	431bde83 	.word	0x431bde83

08002e6c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e74:	2300      	movs	r3, #0
 8002e76:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d12e      	bne.n	8002ee4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f022 0201 	bic.w	r2, r2, #1
 8002e94:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e96:	f7ff fba5 	bl	80025e4 <HAL_GetTick>
 8002e9a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e9c:	e01b      	b.n	8002ed6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e9e:	f7ff fba1 	bl	80025e4 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d914      	bls.n	8002ed6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d10d      	bne.n	8002ed6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ebe:	f043 0210 	orr.w	r2, r3, #16
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eca:	f043 0201 	orr.w	r2, r3, #1
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e007      	b.n	8002ee6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	f003 0301 	and.w	r3, r3, #1
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d0dc      	beq.n	8002e9e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3710      	adds	r7, #16
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
	...

08002ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f003 0307 	and.w	r3, r3, #7
 8002efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f00:	4b0c      	ldr	r3, [pc, #48]	@ (8002f34 <__NVIC_SetPriorityGrouping+0x44>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f06:	68ba      	ldr	r2, [r7, #8]
 8002f08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f22:	4a04      	ldr	r2, [pc, #16]	@ (8002f34 <__NVIC_SetPriorityGrouping+0x44>)
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	60d3      	str	r3, [r2, #12]
}
 8002f28:	bf00      	nop
 8002f2a:	3714      	adds	r7, #20
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bc80      	pop	{r7}
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	e000ed00 	.word	0xe000ed00

08002f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f3c:	4b04      	ldr	r3, [pc, #16]	@ (8002f50 <__NVIC_GetPriorityGrouping+0x18>)
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	0a1b      	lsrs	r3, r3, #8
 8002f42:	f003 0307 	and.w	r3, r3, #7
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bc80      	pop	{r7}
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	e000ed00 	.word	0xe000ed00

08002f54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	db0b      	blt.n	8002f7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f66:	79fb      	ldrb	r3, [r7, #7]
 8002f68:	f003 021f 	and.w	r2, r3, #31
 8002f6c:	4906      	ldr	r1, [pc, #24]	@ (8002f88 <__NVIC_EnableIRQ+0x34>)
 8002f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f72:	095b      	lsrs	r3, r3, #5
 8002f74:	2001      	movs	r0, #1
 8002f76:	fa00 f202 	lsl.w	r2, r0, r2
 8002f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f7e:	bf00      	nop
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bc80      	pop	{r7}
 8002f86:	4770      	bx	lr
 8002f88:	e000e100 	.word	0xe000e100

08002f8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	4603      	mov	r3, r0
 8002f94:	6039      	str	r1, [r7, #0]
 8002f96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	db0a      	blt.n	8002fb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	490c      	ldr	r1, [pc, #48]	@ (8002fd8 <__NVIC_SetPriority+0x4c>)
 8002fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002faa:	0112      	lsls	r2, r2, #4
 8002fac:	b2d2      	uxtb	r2, r2
 8002fae:	440b      	add	r3, r1
 8002fb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fb4:	e00a      	b.n	8002fcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	b2da      	uxtb	r2, r3
 8002fba:	4908      	ldr	r1, [pc, #32]	@ (8002fdc <__NVIC_SetPriority+0x50>)
 8002fbc:	79fb      	ldrb	r3, [r7, #7]
 8002fbe:	f003 030f 	and.w	r3, r3, #15
 8002fc2:	3b04      	subs	r3, #4
 8002fc4:	0112      	lsls	r2, r2, #4
 8002fc6:	b2d2      	uxtb	r2, r2
 8002fc8:	440b      	add	r3, r1
 8002fca:	761a      	strb	r2, [r3, #24]
}
 8002fcc:	bf00      	nop
 8002fce:	370c      	adds	r7, #12
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bc80      	pop	{r7}
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	e000e100 	.word	0xe000e100
 8002fdc:	e000ed00 	.word	0xe000ed00

08002fe0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b089      	sub	sp, #36	@ 0x24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f003 0307 	and.w	r3, r3, #7
 8002ff2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	f1c3 0307 	rsb	r3, r3, #7
 8002ffa:	2b04      	cmp	r3, #4
 8002ffc:	bf28      	it	cs
 8002ffe:	2304      	movcs	r3, #4
 8003000:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	3304      	adds	r3, #4
 8003006:	2b06      	cmp	r3, #6
 8003008:	d902      	bls.n	8003010 <NVIC_EncodePriority+0x30>
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	3b03      	subs	r3, #3
 800300e:	e000      	b.n	8003012 <NVIC_EncodePriority+0x32>
 8003010:	2300      	movs	r3, #0
 8003012:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003014:	f04f 32ff 	mov.w	r2, #4294967295
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	fa02 f303 	lsl.w	r3, r2, r3
 800301e:	43da      	mvns	r2, r3
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	401a      	ands	r2, r3
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003028:	f04f 31ff 	mov.w	r1, #4294967295
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	fa01 f303 	lsl.w	r3, r1, r3
 8003032:	43d9      	mvns	r1, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003038:	4313      	orrs	r3, r2
         );
}
 800303a:	4618      	mov	r0, r3
 800303c:	3724      	adds	r7, #36	@ 0x24
 800303e:	46bd      	mov	sp, r7
 8003040:	bc80      	pop	{r7}
 8003042:	4770      	bx	lr

08003044 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	3b01      	subs	r3, #1
 8003050:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003054:	d301      	bcc.n	800305a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003056:	2301      	movs	r3, #1
 8003058:	e00f      	b.n	800307a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800305a:	4a0a      	ldr	r2, [pc, #40]	@ (8003084 <SysTick_Config+0x40>)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	3b01      	subs	r3, #1
 8003060:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003062:	210f      	movs	r1, #15
 8003064:	f04f 30ff 	mov.w	r0, #4294967295
 8003068:	f7ff ff90 	bl	8002f8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800306c:	4b05      	ldr	r3, [pc, #20]	@ (8003084 <SysTick_Config+0x40>)
 800306e:	2200      	movs	r2, #0
 8003070:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003072:	4b04      	ldr	r3, [pc, #16]	@ (8003084 <SysTick_Config+0x40>)
 8003074:	2207      	movs	r2, #7
 8003076:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	e000e010 	.word	0xe000e010

08003088 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f7ff ff2d 	bl	8002ef0 <__NVIC_SetPriorityGrouping>
}
 8003096:	bf00      	nop
 8003098:	3708      	adds	r7, #8
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}

0800309e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800309e:	b580      	push	{r7, lr}
 80030a0:	b086      	sub	sp, #24
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	4603      	mov	r3, r0
 80030a6:	60b9      	str	r1, [r7, #8]
 80030a8:	607a      	str	r2, [r7, #4]
 80030aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030ac:	2300      	movs	r3, #0
 80030ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030b0:	f7ff ff42 	bl	8002f38 <__NVIC_GetPriorityGrouping>
 80030b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	68b9      	ldr	r1, [r7, #8]
 80030ba:	6978      	ldr	r0, [r7, #20]
 80030bc:	f7ff ff90 	bl	8002fe0 <NVIC_EncodePriority>
 80030c0:	4602      	mov	r2, r0
 80030c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030c6:	4611      	mov	r1, r2
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7ff ff5f 	bl	8002f8c <__NVIC_SetPriority>
}
 80030ce:	bf00      	nop
 80030d0:	3718      	adds	r7, #24
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b082      	sub	sp, #8
 80030da:	af00      	add	r7, sp, #0
 80030dc:	4603      	mov	r3, r0
 80030de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7ff ff35 	bl	8002f54 <__NVIC_EnableIRQ>
}
 80030ea:	bf00      	nop
 80030ec:	3708      	adds	r7, #8
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b082      	sub	sp, #8
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f7ff ffa2 	bl	8003044 <SysTick_Config>
 8003100:	4603      	mov	r3, r0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3708      	adds	r7, #8
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}

0800310a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800310a:	b480      	push	{r7}
 800310c:	b085      	sub	sp, #20
 800310e:	af00      	add	r7, sp, #0
 8003110:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003112:	2300      	movs	r3, #0
 8003114:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b02      	cmp	r3, #2
 8003120:	d008      	beq.n	8003134 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2204      	movs	r2, #4
 8003126:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e020      	b.n	8003176 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f022 020e 	bic.w	r2, r2, #14
 8003142:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f022 0201 	bic.w	r2, r2, #1
 8003152:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800315c:	2101      	movs	r1, #1
 800315e:	fa01 f202 	lsl.w	r2, r1, r2
 8003162:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003174:	7bfb      	ldrb	r3, [r7, #15]
}
 8003176:	4618      	mov	r0, r3
 8003178:	3714      	adds	r7, #20
 800317a:	46bd      	mov	sp, r7
 800317c:	bc80      	pop	{r7}
 800317e:	4770      	bx	lr

08003180 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003188:	2300      	movs	r3, #0
 800318a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003192:	b2db      	uxtb	r3, r3
 8003194:	2b02      	cmp	r3, #2
 8003196:	d005      	beq.n	80031a4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2204      	movs	r2, #4
 800319c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	73fb      	strb	r3, [r7, #15]
 80031a2:	e051      	b.n	8003248 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f022 020e 	bic.w	r2, r2, #14
 80031b2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f022 0201 	bic.w	r2, r2, #1
 80031c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a22      	ldr	r2, [pc, #136]	@ (8003254 <HAL_DMA_Abort_IT+0xd4>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d029      	beq.n	8003222 <HAL_DMA_Abort_IT+0xa2>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a21      	ldr	r2, [pc, #132]	@ (8003258 <HAL_DMA_Abort_IT+0xd8>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d022      	beq.n	800321e <HAL_DMA_Abort_IT+0x9e>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a1f      	ldr	r2, [pc, #124]	@ (800325c <HAL_DMA_Abort_IT+0xdc>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d01a      	beq.n	8003218 <HAL_DMA_Abort_IT+0x98>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a1e      	ldr	r2, [pc, #120]	@ (8003260 <HAL_DMA_Abort_IT+0xe0>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d012      	beq.n	8003212 <HAL_DMA_Abort_IT+0x92>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a1c      	ldr	r2, [pc, #112]	@ (8003264 <HAL_DMA_Abort_IT+0xe4>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d00a      	beq.n	800320c <HAL_DMA_Abort_IT+0x8c>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a1b      	ldr	r2, [pc, #108]	@ (8003268 <HAL_DMA_Abort_IT+0xe8>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d102      	bne.n	8003206 <HAL_DMA_Abort_IT+0x86>
 8003200:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003204:	e00e      	b.n	8003224 <HAL_DMA_Abort_IT+0xa4>
 8003206:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800320a:	e00b      	b.n	8003224 <HAL_DMA_Abort_IT+0xa4>
 800320c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003210:	e008      	b.n	8003224 <HAL_DMA_Abort_IT+0xa4>
 8003212:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003216:	e005      	b.n	8003224 <HAL_DMA_Abort_IT+0xa4>
 8003218:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800321c:	e002      	b.n	8003224 <HAL_DMA_Abort_IT+0xa4>
 800321e:	2310      	movs	r3, #16
 8003220:	e000      	b.n	8003224 <HAL_DMA_Abort_IT+0xa4>
 8003222:	2301      	movs	r3, #1
 8003224:	4a11      	ldr	r2, [pc, #68]	@ (800326c <HAL_DMA_Abort_IT+0xec>)
 8003226:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800323c:	2b00      	cmp	r3, #0
 800323e:	d003      	beq.n	8003248 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	4798      	blx	r3
    } 
  }
  return status;
 8003248:	7bfb      	ldrb	r3, [r7, #15]
}
 800324a:	4618      	mov	r0, r3
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	40020008 	.word	0x40020008
 8003258:	4002001c 	.word	0x4002001c
 800325c:	40020030 	.word	0x40020030
 8003260:	40020044 	.word	0x40020044
 8003264:	40020058 	.word	0x40020058
 8003268:	4002006c 	.word	0x4002006c
 800326c:	40020000 	.word	0x40020000

08003270 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003270:	b480      	push	{r7}
 8003272:	b08b      	sub	sp, #44	@ 0x2c
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800327a:	2300      	movs	r3, #0
 800327c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800327e:	2300      	movs	r3, #0
 8003280:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003282:	e169      	b.n	8003558 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003284:	2201      	movs	r2, #1
 8003286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	69fa      	ldr	r2, [r7, #28]
 8003294:	4013      	ands	r3, r2
 8003296:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	429a      	cmp	r2, r3
 800329e:	f040 8158 	bne.w	8003552 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	4a9a      	ldr	r2, [pc, #616]	@ (8003510 <HAL_GPIO_Init+0x2a0>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d05e      	beq.n	800336a <HAL_GPIO_Init+0xfa>
 80032ac:	4a98      	ldr	r2, [pc, #608]	@ (8003510 <HAL_GPIO_Init+0x2a0>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d875      	bhi.n	800339e <HAL_GPIO_Init+0x12e>
 80032b2:	4a98      	ldr	r2, [pc, #608]	@ (8003514 <HAL_GPIO_Init+0x2a4>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d058      	beq.n	800336a <HAL_GPIO_Init+0xfa>
 80032b8:	4a96      	ldr	r2, [pc, #600]	@ (8003514 <HAL_GPIO_Init+0x2a4>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d86f      	bhi.n	800339e <HAL_GPIO_Init+0x12e>
 80032be:	4a96      	ldr	r2, [pc, #600]	@ (8003518 <HAL_GPIO_Init+0x2a8>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d052      	beq.n	800336a <HAL_GPIO_Init+0xfa>
 80032c4:	4a94      	ldr	r2, [pc, #592]	@ (8003518 <HAL_GPIO_Init+0x2a8>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d869      	bhi.n	800339e <HAL_GPIO_Init+0x12e>
 80032ca:	4a94      	ldr	r2, [pc, #592]	@ (800351c <HAL_GPIO_Init+0x2ac>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d04c      	beq.n	800336a <HAL_GPIO_Init+0xfa>
 80032d0:	4a92      	ldr	r2, [pc, #584]	@ (800351c <HAL_GPIO_Init+0x2ac>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d863      	bhi.n	800339e <HAL_GPIO_Init+0x12e>
 80032d6:	4a92      	ldr	r2, [pc, #584]	@ (8003520 <HAL_GPIO_Init+0x2b0>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d046      	beq.n	800336a <HAL_GPIO_Init+0xfa>
 80032dc:	4a90      	ldr	r2, [pc, #576]	@ (8003520 <HAL_GPIO_Init+0x2b0>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d85d      	bhi.n	800339e <HAL_GPIO_Init+0x12e>
 80032e2:	2b12      	cmp	r3, #18
 80032e4:	d82a      	bhi.n	800333c <HAL_GPIO_Init+0xcc>
 80032e6:	2b12      	cmp	r3, #18
 80032e8:	d859      	bhi.n	800339e <HAL_GPIO_Init+0x12e>
 80032ea:	a201      	add	r2, pc, #4	@ (adr r2, 80032f0 <HAL_GPIO_Init+0x80>)
 80032ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f0:	0800336b 	.word	0x0800336b
 80032f4:	08003345 	.word	0x08003345
 80032f8:	08003357 	.word	0x08003357
 80032fc:	08003399 	.word	0x08003399
 8003300:	0800339f 	.word	0x0800339f
 8003304:	0800339f 	.word	0x0800339f
 8003308:	0800339f 	.word	0x0800339f
 800330c:	0800339f 	.word	0x0800339f
 8003310:	0800339f 	.word	0x0800339f
 8003314:	0800339f 	.word	0x0800339f
 8003318:	0800339f 	.word	0x0800339f
 800331c:	0800339f 	.word	0x0800339f
 8003320:	0800339f 	.word	0x0800339f
 8003324:	0800339f 	.word	0x0800339f
 8003328:	0800339f 	.word	0x0800339f
 800332c:	0800339f 	.word	0x0800339f
 8003330:	0800339f 	.word	0x0800339f
 8003334:	0800334d 	.word	0x0800334d
 8003338:	08003361 	.word	0x08003361
 800333c:	4a79      	ldr	r2, [pc, #484]	@ (8003524 <HAL_GPIO_Init+0x2b4>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d013      	beq.n	800336a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003342:	e02c      	b.n	800339e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	623b      	str	r3, [r7, #32]
          break;
 800334a:	e029      	b.n	80033a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	3304      	adds	r3, #4
 8003352:	623b      	str	r3, [r7, #32]
          break;
 8003354:	e024      	b.n	80033a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	3308      	adds	r3, #8
 800335c:	623b      	str	r3, [r7, #32]
          break;
 800335e:	e01f      	b.n	80033a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	330c      	adds	r3, #12
 8003366:	623b      	str	r3, [r7, #32]
          break;
 8003368:	e01a      	b.n	80033a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d102      	bne.n	8003378 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003372:	2304      	movs	r3, #4
 8003374:	623b      	str	r3, [r7, #32]
          break;
 8003376:	e013      	b.n	80033a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	2b01      	cmp	r3, #1
 800337e:	d105      	bne.n	800338c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003380:	2308      	movs	r3, #8
 8003382:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	69fa      	ldr	r2, [r7, #28]
 8003388:	611a      	str	r2, [r3, #16]
          break;
 800338a:	e009      	b.n	80033a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800338c:	2308      	movs	r3, #8
 800338e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	69fa      	ldr	r2, [r7, #28]
 8003394:	615a      	str	r2, [r3, #20]
          break;
 8003396:	e003      	b.n	80033a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003398:	2300      	movs	r3, #0
 800339a:	623b      	str	r3, [r7, #32]
          break;
 800339c:	e000      	b.n	80033a0 <HAL_GPIO_Init+0x130>
          break;
 800339e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80033a0:	69bb      	ldr	r3, [r7, #24]
 80033a2:	2bff      	cmp	r3, #255	@ 0xff
 80033a4:	d801      	bhi.n	80033aa <HAL_GPIO_Init+0x13a>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	e001      	b.n	80033ae <HAL_GPIO_Init+0x13e>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	3304      	adds	r3, #4
 80033ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	2bff      	cmp	r3, #255	@ 0xff
 80033b4:	d802      	bhi.n	80033bc <HAL_GPIO_Init+0x14c>
 80033b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	e002      	b.n	80033c2 <HAL_GPIO_Init+0x152>
 80033bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033be:	3b08      	subs	r3, #8
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	210f      	movs	r1, #15
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	fa01 f303 	lsl.w	r3, r1, r3
 80033d0:	43db      	mvns	r3, r3
 80033d2:	401a      	ands	r2, r3
 80033d4:	6a39      	ldr	r1, [r7, #32]
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	fa01 f303 	lsl.w	r3, r1, r3
 80033dc:	431a      	orrs	r2, r3
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	f000 80b1 	beq.w	8003552 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80033f0:	4b4d      	ldr	r3, [pc, #308]	@ (8003528 <HAL_GPIO_Init+0x2b8>)
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	4a4c      	ldr	r2, [pc, #304]	@ (8003528 <HAL_GPIO_Init+0x2b8>)
 80033f6:	f043 0301 	orr.w	r3, r3, #1
 80033fa:	6193      	str	r3, [r2, #24]
 80033fc:	4b4a      	ldr	r3, [pc, #296]	@ (8003528 <HAL_GPIO_Init+0x2b8>)
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	f003 0301 	and.w	r3, r3, #1
 8003404:	60bb      	str	r3, [r7, #8]
 8003406:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003408:	4a48      	ldr	r2, [pc, #288]	@ (800352c <HAL_GPIO_Init+0x2bc>)
 800340a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340c:	089b      	lsrs	r3, r3, #2
 800340e:	3302      	adds	r3, #2
 8003410:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003414:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003418:	f003 0303 	and.w	r3, r3, #3
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	220f      	movs	r2, #15
 8003420:	fa02 f303 	lsl.w	r3, r2, r3
 8003424:	43db      	mvns	r3, r3
 8003426:	68fa      	ldr	r2, [r7, #12]
 8003428:	4013      	ands	r3, r2
 800342a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a40      	ldr	r2, [pc, #256]	@ (8003530 <HAL_GPIO_Init+0x2c0>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d013      	beq.n	800345c <HAL_GPIO_Init+0x1ec>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a3f      	ldr	r2, [pc, #252]	@ (8003534 <HAL_GPIO_Init+0x2c4>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d00d      	beq.n	8003458 <HAL_GPIO_Init+0x1e8>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a3e      	ldr	r2, [pc, #248]	@ (8003538 <HAL_GPIO_Init+0x2c8>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d007      	beq.n	8003454 <HAL_GPIO_Init+0x1e4>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a3d      	ldr	r2, [pc, #244]	@ (800353c <HAL_GPIO_Init+0x2cc>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d101      	bne.n	8003450 <HAL_GPIO_Init+0x1e0>
 800344c:	2303      	movs	r3, #3
 800344e:	e006      	b.n	800345e <HAL_GPIO_Init+0x1ee>
 8003450:	2304      	movs	r3, #4
 8003452:	e004      	b.n	800345e <HAL_GPIO_Init+0x1ee>
 8003454:	2302      	movs	r3, #2
 8003456:	e002      	b.n	800345e <HAL_GPIO_Init+0x1ee>
 8003458:	2301      	movs	r3, #1
 800345a:	e000      	b.n	800345e <HAL_GPIO_Init+0x1ee>
 800345c:	2300      	movs	r3, #0
 800345e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003460:	f002 0203 	and.w	r2, r2, #3
 8003464:	0092      	lsls	r2, r2, #2
 8003466:	4093      	lsls	r3, r2
 8003468:	68fa      	ldr	r2, [r7, #12]
 800346a:	4313      	orrs	r3, r2
 800346c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800346e:	492f      	ldr	r1, [pc, #188]	@ (800352c <HAL_GPIO_Init+0x2bc>)
 8003470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003472:	089b      	lsrs	r3, r3, #2
 8003474:	3302      	adds	r3, #2
 8003476:	68fa      	ldr	r2, [r7, #12]
 8003478:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d006      	beq.n	8003496 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003488:	4b2d      	ldr	r3, [pc, #180]	@ (8003540 <HAL_GPIO_Init+0x2d0>)
 800348a:	689a      	ldr	r2, [r3, #8]
 800348c:	492c      	ldr	r1, [pc, #176]	@ (8003540 <HAL_GPIO_Init+0x2d0>)
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	4313      	orrs	r3, r2
 8003492:	608b      	str	r3, [r1, #8]
 8003494:	e006      	b.n	80034a4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003496:	4b2a      	ldr	r3, [pc, #168]	@ (8003540 <HAL_GPIO_Init+0x2d0>)
 8003498:	689a      	ldr	r2, [r3, #8]
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	43db      	mvns	r3, r3
 800349e:	4928      	ldr	r1, [pc, #160]	@ (8003540 <HAL_GPIO_Init+0x2d0>)
 80034a0:	4013      	ands	r3, r2
 80034a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d006      	beq.n	80034be <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80034b0:	4b23      	ldr	r3, [pc, #140]	@ (8003540 <HAL_GPIO_Init+0x2d0>)
 80034b2:	68da      	ldr	r2, [r3, #12]
 80034b4:	4922      	ldr	r1, [pc, #136]	@ (8003540 <HAL_GPIO_Init+0x2d0>)
 80034b6:	69bb      	ldr	r3, [r7, #24]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	60cb      	str	r3, [r1, #12]
 80034bc:	e006      	b.n	80034cc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80034be:	4b20      	ldr	r3, [pc, #128]	@ (8003540 <HAL_GPIO_Init+0x2d0>)
 80034c0:	68da      	ldr	r2, [r3, #12]
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	43db      	mvns	r3, r3
 80034c6:	491e      	ldr	r1, [pc, #120]	@ (8003540 <HAL_GPIO_Init+0x2d0>)
 80034c8:	4013      	ands	r3, r2
 80034ca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d006      	beq.n	80034e6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80034d8:	4b19      	ldr	r3, [pc, #100]	@ (8003540 <HAL_GPIO_Init+0x2d0>)
 80034da:	685a      	ldr	r2, [r3, #4]
 80034dc:	4918      	ldr	r1, [pc, #96]	@ (8003540 <HAL_GPIO_Init+0x2d0>)
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	604b      	str	r3, [r1, #4]
 80034e4:	e006      	b.n	80034f4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80034e6:	4b16      	ldr	r3, [pc, #88]	@ (8003540 <HAL_GPIO_Init+0x2d0>)
 80034e8:	685a      	ldr	r2, [r3, #4]
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	43db      	mvns	r3, r3
 80034ee:	4914      	ldr	r1, [pc, #80]	@ (8003540 <HAL_GPIO_Init+0x2d0>)
 80034f0:	4013      	ands	r3, r2
 80034f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d021      	beq.n	8003544 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003500:	4b0f      	ldr	r3, [pc, #60]	@ (8003540 <HAL_GPIO_Init+0x2d0>)
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	490e      	ldr	r1, [pc, #56]	@ (8003540 <HAL_GPIO_Init+0x2d0>)
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	4313      	orrs	r3, r2
 800350a:	600b      	str	r3, [r1, #0]
 800350c:	e021      	b.n	8003552 <HAL_GPIO_Init+0x2e2>
 800350e:	bf00      	nop
 8003510:	10320000 	.word	0x10320000
 8003514:	10310000 	.word	0x10310000
 8003518:	10220000 	.word	0x10220000
 800351c:	10210000 	.word	0x10210000
 8003520:	10120000 	.word	0x10120000
 8003524:	10110000 	.word	0x10110000
 8003528:	40021000 	.word	0x40021000
 800352c:	40010000 	.word	0x40010000
 8003530:	40010800 	.word	0x40010800
 8003534:	40010c00 	.word	0x40010c00
 8003538:	40011000 	.word	0x40011000
 800353c:	40011400 	.word	0x40011400
 8003540:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003544:	4b0b      	ldr	r3, [pc, #44]	@ (8003574 <HAL_GPIO_Init+0x304>)
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	43db      	mvns	r3, r3
 800354c:	4909      	ldr	r1, [pc, #36]	@ (8003574 <HAL_GPIO_Init+0x304>)
 800354e:	4013      	ands	r3, r2
 8003550:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003554:	3301      	adds	r3, #1
 8003556:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355e:	fa22 f303 	lsr.w	r3, r2, r3
 8003562:	2b00      	cmp	r3, #0
 8003564:	f47f ae8e 	bne.w	8003284 <HAL_GPIO_Init+0x14>
  }
}
 8003568:	bf00      	nop
 800356a:	bf00      	nop
 800356c:	372c      	adds	r7, #44	@ 0x2c
 800356e:	46bd      	mov	sp, r7
 8003570:	bc80      	pop	{r7}
 8003572:	4770      	bx	lr
 8003574:	40010400 	.word	0x40010400

08003578 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	460b      	mov	r3, r1
 8003582:	807b      	strh	r3, [r7, #2]
 8003584:	4613      	mov	r3, r2
 8003586:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003588:	787b      	ldrb	r3, [r7, #1]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d003      	beq.n	8003596 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800358e:	887a      	ldrh	r2, [r7, #2]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003594:	e003      	b.n	800359e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003596:	887b      	ldrh	r3, [r7, #2]
 8003598:	041a      	lsls	r2, r3, #16
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	611a      	str	r2, [r3, #16]
}
 800359e:	bf00      	nop
 80035a0:	370c      	adds	r7, #12
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bc80      	pop	{r7}
 80035a6:	4770      	bx	lr

080035a8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	460b      	mov	r3, r1
 80035b2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80035ba:	887a      	ldrh	r2, [r7, #2]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	4013      	ands	r3, r2
 80035c0:	041a      	lsls	r2, r3, #16
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	43d9      	mvns	r1, r3
 80035c6:	887b      	ldrh	r3, [r7, #2]
 80035c8:	400b      	ands	r3, r1
 80035ca:	431a      	orrs	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	611a      	str	r2, [r3, #16]
}
 80035d0:	bf00      	nop
 80035d2:	3714      	adds	r7, #20
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bc80      	pop	{r7}
 80035d8:	4770      	bx	lr
	...

080035dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d101      	bne.n	80035ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e12b      	b.n	8003846 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d106      	bne.n	8003608 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f7fe fdd6 	bl	80021b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2224      	movs	r2, #36	@ 0x24
 800360c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f022 0201 	bic.w	r2, r2, #1
 800361e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800362e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800363e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003640:	f001 f832 	bl	80046a8 <HAL_RCC_GetPCLK1Freq>
 8003644:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	4a81      	ldr	r2, [pc, #516]	@ (8003850 <HAL_I2C_Init+0x274>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d807      	bhi.n	8003660 <HAL_I2C_Init+0x84>
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	4a80      	ldr	r2, [pc, #512]	@ (8003854 <HAL_I2C_Init+0x278>)
 8003654:	4293      	cmp	r3, r2
 8003656:	bf94      	ite	ls
 8003658:	2301      	movls	r3, #1
 800365a:	2300      	movhi	r3, #0
 800365c:	b2db      	uxtb	r3, r3
 800365e:	e006      	b.n	800366e <HAL_I2C_Init+0x92>
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	4a7d      	ldr	r2, [pc, #500]	@ (8003858 <HAL_I2C_Init+0x27c>)
 8003664:	4293      	cmp	r3, r2
 8003666:	bf94      	ite	ls
 8003668:	2301      	movls	r3, #1
 800366a:	2300      	movhi	r3, #0
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e0e7      	b.n	8003846 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	4a78      	ldr	r2, [pc, #480]	@ (800385c <HAL_I2C_Init+0x280>)
 800367a:	fba2 2303 	umull	r2, r3, r2, r3
 800367e:	0c9b      	lsrs	r3, r3, #18
 8003680:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68ba      	ldr	r2, [r7, #8]
 8003692:	430a      	orrs	r2, r1
 8003694:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	6a1b      	ldr	r3, [r3, #32]
 800369c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	4a6a      	ldr	r2, [pc, #424]	@ (8003850 <HAL_I2C_Init+0x274>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d802      	bhi.n	80036b0 <HAL_I2C_Init+0xd4>
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	3301      	adds	r3, #1
 80036ae:	e009      	b.n	80036c4 <HAL_I2C_Init+0xe8>
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80036b6:	fb02 f303 	mul.w	r3, r2, r3
 80036ba:	4a69      	ldr	r2, [pc, #420]	@ (8003860 <HAL_I2C_Init+0x284>)
 80036bc:	fba2 2303 	umull	r2, r3, r2, r3
 80036c0:	099b      	lsrs	r3, r3, #6
 80036c2:	3301      	adds	r3, #1
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	6812      	ldr	r2, [r2, #0]
 80036c8:	430b      	orrs	r3, r1
 80036ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	69db      	ldr	r3, [r3, #28]
 80036d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80036d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	495c      	ldr	r1, [pc, #368]	@ (8003850 <HAL_I2C_Init+0x274>)
 80036e0:	428b      	cmp	r3, r1
 80036e2:	d819      	bhi.n	8003718 <HAL_I2C_Init+0x13c>
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	1e59      	subs	r1, r3, #1
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	005b      	lsls	r3, r3, #1
 80036ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80036f2:	1c59      	adds	r1, r3, #1
 80036f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80036f8:	400b      	ands	r3, r1
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00a      	beq.n	8003714 <HAL_I2C_Init+0x138>
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	1e59      	subs	r1, r3, #1
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	fbb1 f3f3 	udiv	r3, r1, r3
 800370c:	3301      	adds	r3, #1
 800370e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003712:	e051      	b.n	80037b8 <HAL_I2C_Init+0x1dc>
 8003714:	2304      	movs	r3, #4
 8003716:	e04f      	b.n	80037b8 <HAL_I2C_Init+0x1dc>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d111      	bne.n	8003744 <HAL_I2C_Init+0x168>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	1e58      	subs	r0, r3, #1
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6859      	ldr	r1, [r3, #4]
 8003728:	460b      	mov	r3, r1
 800372a:	005b      	lsls	r3, r3, #1
 800372c:	440b      	add	r3, r1
 800372e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003732:	3301      	adds	r3, #1
 8003734:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003738:	2b00      	cmp	r3, #0
 800373a:	bf0c      	ite	eq
 800373c:	2301      	moveq	r3, #1
 800373e:	2300      	movne	r3, #0
 8003740:	b2db      	uxtb	r3, r3
 8003742:	e012      	b.n	800376a <HAL_I2C_Init+0x18e>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	1e58      	subs	r0, r3, #1
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6859      	ldr	r1, [r3, #4]
 800374c:	460b      	mov	r3, r1
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	440b      	add	r3, r1
 8003752:	0099      	lsls	r1, r3, #2
 8003754:	440b      	add	r3, r1
 8003756:	fbb0 f3f3 	udiv	r3, r0, r3
 800375a:	3301      	adds	r3, #1
 800375c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003760:	2b00      	cmp	r3, #0
 8003762:	bf0c      	ite	eq
 8003764:	2301      	moveq	r3, #1
 8003766:	2300      	movne	r3, #0
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b00      	cmp	r3, #0
 800376c:	d001      	beq.n	8003772 <HAL_I2C_Init+0x196>
 800376e:	2301      	movs	r3, #1
 8003770:	e022      	b.n	80037b8 <HAL_I2C_Init+0x1dc>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10e      	bne.n	8003798 <HAL_I2C_Init+0x1bc>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	1e58      	subs	r0, r3, #1
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6859      	ldr	r1, [r3, #4]
 8003782:	460b      	mov	r3, r1
 8003784:	005b      	lsls	r3, r3, #1
 8003786:	440b      	add	r3, r1
 8003788:	fbb0 f3f3 	udiv	r3, r0, r3
 800378c:	3301      	adds	r3, #1
 800378e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003792:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003796:	e00f      	b.n	80037b8 <HAL_I2C_Init+0x1dc>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	1e58      	subs	r0, r3, #1
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6859      	ldr	r1, [r3, #4]
 80037a0:	460b      	mov	r3, r1
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	0099      	lsls	r1, r3, #2
 80037a8:	440b      	add	r3, r1
 80037aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80037ae:	3301      	adds	r3, #1
 80037b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80037b8:	6879      	ldr	r1, [r7, #4]
 80037ba:	6809      	ldr	r1, [r1, #0]
 80037bc:	4313      	orrs	r3, r2
 80037be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	69da      	ldr	r2, [r3, #28]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a1b      	ldr	r3, [r3, #32]
 80037d2:	431a      	orrs	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	430a      	orrs	r2, r1
 80037da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80037e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	6911      	ldr	r1, [r2, #16]
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	68d2      	ldr	r2, [r2, #12]
 80037f2:	4311      	orrs	r1, r2
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	6812      	ldr	r2, [r2, #0]
 80037f8:	430b      	orrs	r3, r1
 80037fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	695a      	ldr	r2, [r3, #20]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	431a      	orrs	r2, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	430a      	orrs	r2, r1
 8003816:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f042 0201 	orr.w	r2, r2, #1
 8003826:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2220      	movs	r2, #32
 8003832:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003844:	2300      	movs	r3, #0
}
 8003846:	4618      	mov	r0, r3
 8003848:	3710      	adds	r7, #16
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	000186a0 	.word	0x000186a0
 8003854:	001e847f 	.word	0x001e847f
 8003858:	003d08ff 	.word	0x003d08ff
 800385c:	431bde83 	.word	0x431bde83
 8003860:	10624dd3 	.word	0x10624dd3

08003864 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b088      	sub	sp, #32
 8003868:	af02      	add	r7, sp, #8
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	607a      	str	r2, [r7, #4]
 800386e:	461a      	mov	r2, r3
 8003870:	460b      	mov	r3, r1
 8003872:	817b      	strh	r3, [r7, #10]
 8003874:	4613      	mov	r3, r2
 8003876:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003878:	f7fe feb4 	bl	80025e4 <HAL_GetTick>
 800387c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b20      	cmp	r3, #32
 8003888:	f040 80e0 	bne.w	8003a4c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	9300      	str	r3, [sp, #0]
 8003890:	2319      	movs	r3, #25
 8003892:	2201      	movs	r2, #1
 8003894:	4970      	ldr	r1, [pc, #448]	@ (8003a58 <HAL_I2C_Master_Transmit+0x1f4>)
 8003896:	68f8      	ldr	r0, [r7, #12]
 8003898:	f000 f964 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d001      	beq.n	80038a6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80038a2:	2302      	movs	r3, #2
 80038a4:	e0d3      	b.n	8003a4e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d101      	bne.n	80038b4 <HAL_I2C_Master_Transmit+0x50>
 80038b0:	2302      	movs	r3, #2
 80038b2:	e0cc      	b.n	8003a4e <HAL_I2C_Master_Transmit+0x1ea>
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0301 	and.w	r3, r3, #1
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d007      	beq.n	80038da <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f042 0201 	orr.w	r2, r2, #1
 80038d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2221      	movs	r2, #33	@ 0x21
 80038ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2210      	movs	r2, #16
 80038f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2200      	movs	r2, #0
 80038fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	893a      	ldrh	r2, [r7, #8]
 800390a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003910:	b29a      	uxth	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	4a50      	ldr	r2, [pc, #320]	@ (8003a5c <HAL_I2C_Master_Transmit+0x1f8>)
 800391a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800391c:	8979      	ldrh	r1, [r7, #10]
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	6a3a      	ldr	r2, [r7, #32]
 8003922:	68f8      	ldr	r0, [r7, #12]
 8003924:	f000 f89c 	bl	8003a60 <I2C_MasterRequestWrite>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d001      	beq.n	8003932 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e08d      	b.n	8003a4e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003932:	2300      	movs	r3, #0
 8003934:	613b      	str	r3, [r7, #16]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	695b      	ldr	r3, [r3, #20]
 800393c:	613b      	str	r3, [r7, #16]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	699b      	ldr	r3, [r3, #24]
 8003944:	613b      	str	r3, [r7, #16]
 8003946:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003948:	e066      	b.n	8003a18 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800394a:	697a      	ldr	r2, [r7, #20]
 800394c:	6a39      	ldr	r1, [r7, #32]
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	f000 fa22 	bl	8003d98 <I2C_WaitOnTXEFlagUntilTimeout>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00d      	beq.n	8003976 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395e:	2b04      	cmp	r3, #4
 8003960:	d107      	bne.n	8003972 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003970:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e06b      	b.n	8003a4e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397a:	781a      	ldrb	r2, [r3, #0]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003986:	1c5a      	adds	r2, r3, #1
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003990:	b29b      	uxth	r3, r3
 8003992:	3b01      	subs	r3, #1
 8003994:	b29a      	uxth	r2, r3
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800399e:	3b01      	subs	r3, #1
 80039a0:	b29a      	uxth	r2, r3
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	695b      	ldr	r3, [r3, #20]
 80039ac:	f003 0304 	and.w	r3, r3, #4
 80039b0:	2b04      	cmp	r3, #4
 80039b2:	d11b      	bne.n	80039ec <HAL_I2C_Master_Transmit+0x188>
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d017      	beq.n	80039ec <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c0:	781a      	ldrb	r2, [r3, #0]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039cc:	1c5a      	adds	r2, r3, #1
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	3b01      	subs	r3, #1
 80039da:	b29a      	uxth	r2, r3
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039e4:	3b01      	subs	r3, #1
 80039e6:	b29a      	uxth	r2, r3
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039ec:	697a      	ldr	r2, [r7, #20]
 80039ee:	6a39      	ldr	r1, [r7, #32]
 80039f0:	68f8      	ldr	r0, [r7, #12]
 80039f2:	f000 fa19 	bl	8003e28 <I2C_WaitOnBTFFlagUntilTimeout>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d00d      	beq.n	8003a18 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a00:	2b04      	cmp	r3, #4
 8003a02:	d107      	bne.n	8003a14 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a12:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e01a      	b.n	8003a4e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d194      	bne.n	800394a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2220      	movs	r2, #32
 8003a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	e000      	b.n	8003a4e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a4c:	2302      	movs	r3, #2
  }
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3718      	adds	r7, #24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	00100002 	.word	0x00100002
 8003a5c:	ffff0000 	.word	0xffff0000

08003a60 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b088      	sub	sp, #32
 8003a64:	af02      	add	r7, sp, #8
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	607a      	str	r2, [r7, #4]
 8003a6a:	603b      	str	r3, [r7, #0]
 8003a6c:	460b      	mov	r3, r1
 8003a6e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a74:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	2b08      	cmp	r3, #8
 8003a7a:	d006      	beq.n	8003a8a <I2C_MasterRequestWrite+0x2a>
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d003      	beq.n	8003a8a <I2C_MasterRequestWrite+0x2a>
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a88:	d108      	bne.n	8003a9c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a98:	601a      	str	r2, [r3, #0]
 8003a9a:	e00b      	b.n	8003ab4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa0:	2b12      	cmp	r3, #18
 8003aa2:	d107      	bne.n	8003ab4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ab2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	9300      	str	r3, [sp, #0]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ac0:	68f8      	ldr	r0, [r7, #12]
 8003ac2:	f000 f84f 	bl	8003b64 <I2C_WaitOnFlagUntilTimeout>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d00d      	beq.n	8003ae8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ada:	d103      	bne.n	8003ae4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ae2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e035      	b.n	8003b54 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	691b      	ldr	r3, [r3, #16]
 8003aec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003af0:	d108      	bne.n	8003b04 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003af2:	897b      	ldrh	r3, [r7, #10]
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	461a      	mov	r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003b00:	611a      	str	r2, [r3, #16]
 8003b02:	e01b      	b.n	8003b3c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b04:	897b      	ldrh	r3, [r7, #10]
 8003b06:	11db      	asrs	r3, r3, #7
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	f003 0306 	and.w	r3, r3, #6
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	f063 030f 	orn	r3, r3, #15
 8003b14:	b2da      	uxtb	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	490e      	ldr	r1, [pc, #56]	@ (8003b5c <I2C_MasterRequestWrite+0xfc>)
 8003b22:	68f8      	ldr	r0, [r7, #12]
 8003b24:	f000 f898 	bl	8003c58 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d001      	beq.n	8003b32 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e010      	b.n	8003b54 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b32:	897b      	ldrh	r3, [r7, #10]
 8003b34:	b2da      	uxtb	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	4907      	ldr	r1, [pc, #28]	@ (8003b60 <I2C_MasterRequestWrite+0x100>)
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	f000 f888 	bl	8003c58 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e000      	b.n	8003b54 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3718      	adds	r7, #24
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	00010008 	.word	0x00010008
 8003b60:	00010002 	.word	0x00010002

08003b64 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	60f8      	str	r0, [r7, #12]
 8003b6c:	60b9      	str	r1, [r7, #8]
 8003b6e:	603b      	str	r3, [r7, #0]
 8003b70:	4613      	mov	r3, r2
 8003b72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b74:	e048      	b.n	8003c08 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b7c:	d044      	beq.n	8003c08 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b7e:	f7fe fd31 	bl	80025e4 <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	683a      	ldr	r2, [r7, #0]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d302      	bcc.n	8003b94 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d139      	bne.n	8003c08 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	0c1b      	lsrs	r3, r3, #16
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d10d      	bne.n	8003bba <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	43da      	mvns	r2, r3
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	4013      	ands	r3, r2
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	bf0c      	ite	eq
 8003bb0:	2301      	moveq	r3, #1
 8003bb2:	2300      	movne	r3, #0
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	e00c      	b.n	8003bd4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	43da      	mvns	r2, r3
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	bf0c      	ite	eq
 8003bcc:	2301      	moveq	r3, #1
 8003bce:	2300      	movne	r3, #0
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	79fb      	ldrb	r3, [r7, #7]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d116      	bne.n	8003c08 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2220      	movs	r2, #32
 8003be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf4:	f043 0220 	orr.w	r2, r3, #32
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e023      	b.n	8003c50 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	0c1b      	lsrs	r3, r3, #16
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d10d      	bne.n	8003c2e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	43da      	mvns	r2, r3
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	bf0c      	ite	eq
 8003c24:	2301      	moveq	r3, #1
 8003c26:	2300      	movne	r3, #0
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	e00c      	b.n	8003c48 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	43da      	mvns	r2, r3
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	4013      	ands	r3, r2
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	bf0c      	ite	eq
 8003c40:	2301      	moveq	r3, #1
 8003c42:	2300      	movne	r3, #0
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	461a      	mov	r2, r3
 8003c48:	79fb      	ldrb	r3, [r7, #7]
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d093      	beq.n	8003b76 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
 8003c64:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c66:	e071      	b.n	8003d4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c76:	d123      	bne.n	8003cc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c86:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c90:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2200      	movs	r2, #0
 8003c96:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2220      	movs	r2, #32
 8003c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cac:	f043 0204 	orr.w	r2, r3, #4
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e067      	b.n	8003d90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cc6:	d041      	beq.n	8003d4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cc8:	f7fe fc8c 	bl	80025e4 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	687a      	ldr	r2, [r7, #4]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d302      	bcc.n	8003cde <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d136      	bne.n	8003d4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	0c1b      	lsrs	r3, r3, #16
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d10c      	bne.n	8003d02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	695b      	ldr	r3, [r3, #20]
 8003cee:	43da      	mvns	r2, r3
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	bf14      	ite	ne
 8003cfa:	2301      	movne	r3, #1
 8003cfc:	2300      	moveq	r3, #0
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	e00b      	b.n	8003d1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	699b      	ldr	r3, [r3, #24]
 8003d08:	43da      	mvns	r2, r3
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	bf14      	ite	ne
 8003d14:	2301      	movne	r3, #1
 8003d16:	2300      	moveq	r3, #0
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d016      	beq.n	8003d4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2220      	movs	r2, #32
 8003d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d38:	f043 0220 	orr.w	r2, r3, #32
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e021      	b.n	8003d90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	0c1b      	lsrs	r3, r3, #16
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d10c      	bne.n	8003d70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	695b      	ldr	r3, [r3, #20]
 8003d5c:	43da      	mvns	r2, r3
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	4013      	ands	r3, r2
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	bf14      	ite	ne
 8003d68:	2301      	movne	r3, #1
 8003d6a:	2300      	moveq	r3, #0
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	e00b      	b.n	8003d88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	699b      	ldr	r3, [r3, #24]
 8003d76:	43da      	mvns	r2, r3
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	bf14      	ite	ne
 8003d82:	2301      	movne	r3, #1
 8003d84:	2300      	moveq	r3, #0
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	f47f af6d 	bne.w	8003c68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003d8e:	2300      	movs	r3, #0
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3710      	adds	r7, #16
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003da4:	e034      	b.n	8003e10 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003da6:	68f8      	ldr	r0, [r7, #12]
 8003da8:	f000 f886 	bl	8003eb8 <I2C_IsAcknowledgeFailed>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d001      	beq.n	8003db6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e034      	b.n	8003e20 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dbc:	d028      	beq.n	8003e10 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dbe:	f7fe fc11 	bl	80025e4 <HAL_GetTick>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	68ba      	ldr	r2, [r7, #8]
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d302      	bcc.n	8003dd4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d11d      	bne.n	8003e10 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dde:	2b80      	cmp	r3, #128	@ 0x80
 8003de0:	d016      	beq.n	8003e10 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2220      	movs	r2, #32
 8003dec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfc:	f043 0220 	orr.w	r2, r3, #32
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e007      	b.n	8003e20 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e1a:	2b80      	cmp	r3, #128	@ 0x80
 8003e1c:	d1c3      	bne.n	8003da6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e1e:	2300      	movs	r3, #0
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3710      	adds	r7, #16
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e34:	e034      	b.n	8003ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e36:	68f8      	ldr	r0, [r7, #12]
 8003e38:	f000 f83e 	bl	8003eb8 <I2C_IsAcknowledgeFailed>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d001      	beq.n	8003e46 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e034      	b.n	8003eb0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e4c:	d028      	beq.n	8003ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e4e:	f7fe fbc9 	bl	80025e4 <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	68ba      	ldr	r2, [r7, #8]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d302      	bcc.n	8003e64 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d11d      	bne.n	8003ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	f003 0304 	and.w	r3, r3, #4
 8003e6e:	2b04      	cmp	r3, #4
 8003e70:	d016      	beq.n	8003ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2220      	movs	r2, #32
 8003e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8c:	f043 0220 	orr.w	r2, r3, #32
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e007      	b.n	8003eb0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	f003 0304 	and.w	r3, r3, #4
 8003eaa:	2b04      	cmp	r3, #4
 8003eac:	d1c3      	bne.n	8003e36 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3710      	adds	r7, #16
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	695b      	ldr	r3, [r3, #20]
 8003ec6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ece:	d11b      	bne.n	8003f08 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ed8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2220      	movs	r2, #32
 8003ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef4:	f043 0204 	orr.w	r2, r3, #4
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e000      	b.n	8003f0a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	370c      	adds	r7, #12
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bc80      	pop	{r7}
 8003f12:	4770      	bx	lr

08003f14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b086      	sub	sp, #24
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d101      	bne.n	8003f26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e272      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0301 	and.w	r3, r3, #1
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	f000 8087 	beq.w	8004042 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f34:	4b92      	ldr	r3, [pc, #584]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f003 030c 	and.w	r3, r3, #12
 8003f3c:	2b04      	cmp	r3, #4
 8003f3e:	d00c      	beq.n	8003f5a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003f40:	4b8f      	ldr	r3, [pc, #572]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	f003 030c 	and.w	r3, r3, #12
 8003f48:	2b08      	cmp	r3, #8
 8003f4a:	d112      	bne.n	8003f72 <HAL_RCC_OscConfig+0x5e>
 8003f4c:	4b8c      	ldr	r3, [pc, #560]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f58:	d10b      	bne.n	8003f72 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f5a:	4b89      	ldr	r3, [pc, #548]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d06c      	beq.n	8004040 <HAL_RCC_OscConfig+0x12c>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d168      	bne.n	8004040 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e24c      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f7a:	d106      	bne.n	8003f8a <HAL_RCC_OscConfig+0x76>
 8003f7c:	4b80      	ldr	r3, [pc, #512]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a7f      	ldr	r2, [pc, #508]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003f82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f86:	6013      	str	r3, [r2, #0]
 8003f88:	e02e      	b.n	8003fe8 <HAL_RCC_OscConfig+0xd4>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d10c      	bne.n	8003fac <HAL_RCC_OscConfig+0x98>
 8003f92:	4b7b      	ldr	r3, [pc, #492]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a7a      	ldr	r2, [pc, #488]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003f98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f9c:	6013      	str	r3, [r2, #0]
 8003f9e:	4b78      	ldr	r3, [pc, #480]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a77      	ldr	r2, [pc, #476]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003fa4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fa8:	6013      	str	r3, [r2, #0]
 8003faa:	e01d      	b.n	8003fe8 <HAL_RCC_OscConfig+0xd4>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fb4:	d10c      	bne.n	8003fd0 <HAL_RCC_OscConfig+0xbc>
 8003fb6:	4b72      	ldr	r3, [pc, #456]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a71      	ldr	r2, [pc, #452]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003fbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003fc0:	6013      	str	r3, [r2, #0]
 8003fc2:	4b6f      	ldr	r3, [pc, #444]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a6e      	ldr	r2, [pc, #440]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fcc:	6013      	str	r3, [r2, #0]
 8003fce:	e00b      	b.n	8003fe8 <HAL_RCC_OscConfig+0xd4>
 8003fd0:	4b6b      	ldr	r3, [pc, #428]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a6a      	ldr	r2, [pc, #424]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003fd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fda:	6013      	str	r3, [r2, #0]
 8003fdc:	4b68      	ldr	r3, [pc, #416]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a67      	ldr	r2, [pc, #412]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8003fe2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fe6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d013      	beq.n	8004018 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ff0:	f7fe faf8 	bl	80025e4 <HAL_GetTick>
 8003ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ff6:	e008      	b.n	800400a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ff8:	f7fe faf4 	bl	80025e4 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	2b64      	cmp	r3, #100	@ 0x64
 8004004:	d901      	bls.n	800400a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e200      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800400a:	4b5d      	ldr	r3, [pc, #372]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d0f0      	beq.n	8003ff8 <HAL_RCC_OscConfig+0xe4>
 8004016:	e014      	b.n	8004042 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004018:	f7fe fae4 	bl	80025e4 <HAL_GetTick>
 800401c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800401e:	e008      	b.n	8004032 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004020:	f7fe fae0 	bl	80025e4 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	2b64      	cmp	r3, #100	@ 0x64
 800402c:	d901      	bls.n	8004032 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800402e:	2303      	movs	r3, #3
 8004030:	e1ec      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004032:	4b53      	ldr	r3, [pc, #332]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d1f0      	bne.n	8004020 <HAL_RCC_OscConfig+0x10c>
 800403e:	e000      	b.n	8004042 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004040:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0302 	and.w	r3, r3, #2
 800404a:	2b00      	cmp	r3, #0
 800404c:	d063      	beq.n	8004116 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800404e:	4b4c      	ldr	r3, [pc, #304]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f003 030c 	and.w	r3, r3, #12
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00b      	beq.n	8004072 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800405a:	4b49      	ldr	r3, [pc, #292]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	f003 030c 	and.w	r3, r3, #12
 8004062:	2b08      	cmp	r3, #8
 8004064:	d11c      	bne.n	80040a0 <HAL_RCC_OscConfig+0x18c>
 8004066:	4b46      	ldr	r3, [pc, #280]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d116      	bne.n	80040a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004072:	4b43      	ldr	r3, [pc, #268]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d005      	beq.n	800408a <HAL_RCC_OscConfig+0x176>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	691b      	ldr	r3, [r3, #16]
 8004082:	2b01      	cmp	r3, #1
 8004084:	d001      	beq.n	800408a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e1c0      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800408a:	4b3d      	ldr	r3, [pc, #244]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	00db      	lsls	r3, r3, #3
 8004098:	4939      	ldr	r1, [pc, #228]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 800409a:	4313      	orrs	r3, r2
 800409c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800409e:	e03a      	b.n	8004116 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	691b      	ldr	r3, [r3, #16]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d020      	beq.n	80040ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040a8:	4b36      	ldr	r3, [pc, #216]	@ (8004184 <HAL_RCC_OscConfig+0x270>)
 80040aa:	2201      	movs	r2, #1
 80040ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ae:	f7fe fa99 	bl	80025e4 <HAL_GetTick>
 80040b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040b4:	e008      	b.n	80040c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040b6:	f7fe fa95 	bl	80025e4 <HAL_GetTick>
 80040ba:	4602      	mov	r2, r0
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d901      	bls.n	80040c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80040c4:	2303      	movs	r3, #3
 80040c6:	e1a1      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c8:	4b2d      	ldr	r3, [pc, #180]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0302 	and.w	r3, r3, #2
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d0f0      	beq.n	80040b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040d4:	4b2a      	ldr	r3, [pc, #168]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	00db      	lsls	r3, r3, #3
 80040e2:	4927      	ldr	r1, [pc, #156]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	600b      	str	r3, [r1, #0]
 80040e8:	e015      	b.n	8004116 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040ea:	4b26      	ldr	r3, [pc, #152]	@ (8004184 <HAL_RCC_OscConfig+0x270>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040f0:	f7fe fa78 	bl	80025e4 <HAL_GetTick>
 80040f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040f6:	e008      	b.n	800410a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040f8:	f7fe fa74 	bl	80025e4 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	2b02      	cmp	r3, #2
 8004104:	d901      	bls.n	800410a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	e180      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800410a:	4b1d      	ldr	r3, [pc, #116]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	2b00      	cmp	r3, #0
 8004114:	d1f0      	bne.n	80040f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0308 	and.w	r3, r3, #8
 800411e:	2b00      	cmp	r3, #0
 8004120:	d03a      	beq.n	8004198 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d019      	beq.n	800415e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800412a:	4b17      	ldr	r3, [pc, #92]	@ (8004188 <HAL_RCC_OscConfig+0x274>)
 800412c:	2201      	movs	r2, #1
 800412e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004130:	f7fe fa58 	bl	80025e4 <HAL_GetTick>
 8004134:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004136:	e008      	b.n	800414a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004138:	f7fe fa54 	bl	80025e4 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b02      	cmp	r3, #2
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e160      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800414a:	4b0d      	ldr	r3, [pc, #52]	@ (8004180 <HAL_RCC_OscConfig+0x26c>)
 800414c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d0f0      	beq.n	8004138 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004156:	2001      	movs	r0, #1
 8004158:	f000 face 	bl	80046f8 <RCC_Delay>
 800415c:	e01c      	b.n	8004198 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800415e:	4b0a      	ldr	r3, [pc, #40]	@ (8004188 <HAL_RCC_OscConfig+0x274>)
 8004160:	2200      	movs	r2, #0
 8004162:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004164:	f7fe fa3e 	bl	80025e4 <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800416a:	e00f      	b.n	800418c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800416c:	f7fe fa3a 	bl	80025e4 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b02      	cmp	r3, #2
 8004178:	d908      	bls.n	800418c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e146      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>
 800417e:	bf00      	nop
 8004180:	40021000 	.word	0x40021000
 8004184:	42420000 	.word	0x42420000
 8004188:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800418c:	4b92      	ldr	r3, [pc, #584]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 800418e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004190:	f003 0302 	and.w	r3, r3, #2
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1e9      	bne.n	800416c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0304 	and.w	r3, r3, #4
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	f000 80a6 	beq.w	80042f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041a6:	2300      	movs	r3, #0
 80041a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041aa:	4b8b      	ldr	r3, [pc, #556]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 80041ac:	69db      	ldr	r3, [r3, #28]
 80041ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d10d      	bne.n	80041d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041b6:	4b88      	ldr	r3, [pc, #544]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 80041b8:	69db      	ldr	r3, [r3, #28]
 80041ba:	4a87      	ldr	r2, [pc, #540]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 80041bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041c0:	61d3      	str	r3, [r2, #28]
 80041c2:	4b85      	ldr	r3, [pc, #532]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 80041c4:	69db      	ldr	r3, [r3, #28]
 80041c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041ca:	60bb      	str	r3, [r7, #8]
 80041cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041ce:	2301      	movs	r3, #1
 80041d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041d2:	4b82      	ldr	r3, [pc, #520]	@ (80043dc <HAL_RCC_OscConfig+0x4c8>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d118      	bne.n	8004210 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041de:	4b7f      	ldr	r3, [pc, #508]	@ (80043dc <HAL_RCC_OscConfig+0x4c8>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a7e      	ldr	r2, [pc, #504]	@ (80043dc <HAL_RCC_OscConfig+0x4c8>)
 80041e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041ea:	f7fe f9fb 	bl	80025e4 <HAL_GetTick>
 80041ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041f0:	e008      	b.n	8004204 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041f2:	f7fe f9f7 	bl	80025e4 <HAL_GetTick>
 80041f6:	4602      	mov	r2, r0
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	2b64      	cmp	r3, #100	@ 0x64
 80041fe:	d901      	bls.n	8004204 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	e103      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004204:	4b75      	ldr	r3, [pc, #468]	@ (80043dc <HAL_RCC_OscConfig+0x4c8>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800420c:	2b00      	cmp	r3, #0
 800420e:	d0f0      	beq.n	80041f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	68db      	ldr	r3, [r3, #12]
 8004214:	2b01      	cmp	r3, #1
 8004216:	d106      	bne.n	8004226 <HAL_RCC_OscConfig+0x312>
 8004218:	4b6f      	ldr	r3, [pc, #444]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 800421a:	6a1b      	ldr	r3, [r3, #32]
 800421c:	4a6e      	ldr	r2, [pc, #440]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 800421e:	f043 0301 	orr.w	r3, r3, #1
 8004222:	6213      	str	r3, [r2, #32]
 8004224:	e02d      	b.n	8004282 <HAL_RCC_OscConfig+0x36e>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d10c      	bne.n	8004248 <HAL_RCC_OscConfig+0x334>
 800422e:	4b6a      	ldr	r3, [pc, #424]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 8004230:	6a1b      	ldr	r3, [r3, #32]
 8004232:	4a69      	ldr	r2, [pc, #420]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 8004234:	f023 0301 	bic.w	r3, r3, #1
 8004238:	6213      	str	r3, [r2, #32]
 800423a:	4b67      	ldr	r3, [pc, #412]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 800423c:	6a1b      	ldr	r3, [r3, #32]
 800423e:	4a66      	ldr	r2, [pc, #408]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 8004240:	f023 0304 	bic.w	r3, r3, #4
 8004244:	6213      	str	r3, [r2, #32]
 8004246:	e01c      	b.n	8004282 <HAL_RCC_OscConfig+0x36e>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	2b05      	cmp	r3, #5
 800424e:	d10c      	bne.n	800426a <HAL_RCC_OscConfig+0x356>
 8004250:	4b61      	ldr	r3, [pc, #388]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 8004252:	6a1b      	ldr	r3, [r3, #32]
 8004254:	4a60      	ldr	r2, [pc, #384]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 8004256:	f043 0304 	orr.w	r3, r3, #4
 800425a:	6213      	str	r3, [r2, #32]
 800425c:	4b5e      	ldr	r3, [pc, #376]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 800425e:	6a1b      	ldr	r3, [r3, #32]
 8004260:	4a5d      	ldr	r2, [pc, #372]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 8004262:	f043 0301 	orr.w	r3, r3, #1
 8004266:	6213      	str	r3, [r2, #32]
 8004268:	e00b      	b.n	8004282 <HAL_RCC_OscConfig+0x36e>
 800426a:	4b5b      	ldr	r3, [pc, #364]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 800426c:	6a1b      	ldr	r3, [r3, #32]
 800426e:	4a5a      	ldr	r2, [pc, #360]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 8004270:	f023 0301 	bic.w	r3, r3, #1
 8004274:	6213      	str	r3, [r2, #32]
 8004276:	4b58      	ldr	r3, [pc, #352]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 8004278:	6a1b      	ldr	r3, [r3, #32]
 800427a:	4a57      	ldr	r2, [pc, #348]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 800427c:	f023 0304 	bic.w	r3, r3, #4
 8004280:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d015      	beq.n	80042b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800428a:	f7fe f9ab 	bl	80025e4 <HAL_GetTick>
 800428e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004290:	e00a      	b.n	80042a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004292:	f7fe f9a7 	bl	80025e4 <HAL_GetTick>
 8004296:	4602      	mov	r2, r0
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d901      	bls.n	80042a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80042a4:	2303      	movs	r3, #3
 80042a6:	e0b1      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042a8:	4b4b      	ldr	r3, [pc, #300]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 80042aa:	6a1b      	ldr	r3, [r3, #32]
 80042ac:	f003 0302 	and.w	r3, r3, #2
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d0ee      	beq.n	8004292 <HAL_RCC_OscConfig+0x37e>
 80042b4:	e014      	b.n	80042e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042b6:	f7fe f995 	bl	80025e4 <HAL_GetTick>
 80042ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042bc:	e00a      	b.n	80042d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042be:	f7fe f991 	bl	80025e4 <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d901      	bls.n	80042d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80042d0:	2303      	movs	r3, #3
 80042d2:	e09b      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042d4:	4b40      	ldr	r3, [pc, #256]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 80042d6:	6a1b      	ldr	r3, [r3, #32]
 80042d8:	f003 0302 	and.w	r3, r3, #2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d1ee      	bne.n	80042be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80042e0:	7dfb      	ldrb	r3, [r7, #23]
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d105      	bne.n	80042f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042e6:	4b3c      	ldr	r3, [pc, #240]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 80042e8:	69db      	ldr	r3, [r3, #28]
 80042ea:	4a3b      	ldr	r2, [pc, #236]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 80042ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	69db      	ldr	r3, [r3, #28]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	f000 8087 	beq.w	800440a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042fc:	4b36      	ldr	r3, [pc, #216]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	f003 030c 	and.w	r3, r3, #12
 8004304:	2b08      	cmp	r3, #8
 8004306:	d061      	beq.n	80043cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	69db      	ldr	r3, [r3, #28]
 800430c:	2b02      	cmp	r3, #2
 800430e:	d146      	bne.n	800439e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004310:	4b33      	ldr	r3, [pc, #204]	@ (80043e0 <HAL_RCC_OscConfig+0x4cc>)
 8004312:	2200      	movs	r2, #0
 8004314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004316:	f7fe f965 	bl	80025e4 <HAL_GetTick>
 800431a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800431c:	e008      	b.n	8004330 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800431e:	f7fe f961 	bl	80025e4 <HAL_GetTick>
 8004322:	4602      	mov	r2, r0
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	2b02      	cmp	r3, #2
 800432a:	d901      	bls.n	8004330 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800432c:	2303      	movs	r3, #3
 800432e:	e06d      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004330:	4b29      	ldr	r3, [pc, #164]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d1f0      	bne.n	800431e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6a1b      	ldr	r3, [r3, #32]
 8004340:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004344:	d108      	bne.n	8004358 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004346:	4b24      	ldr	r3, [pc, #144]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	4921      	ldr	r1, [pc, #132]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 8004354:	4313      	orrs	r3, r2
 8004356:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004358:	4b1f      	ldr	r3, [pc, #124]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a19      	ldr	r1, [r3, #32]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004368:	430b      	orrs	r3, r1
 800436a:	491b      	ldr	r1, [pc, #108]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 800436c:	4313      	orrs	r3, r2
 800436e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004370:	4b1b      	ldr	r3, [pc, #108]	@ (80043e0 <HAL_RCC_OscConfig+0x4cc>)
 8004372:	2201      	movs	r2, #1
 8004374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004376:	f7fe f935 	bl	80025e4 <HAL_GetTick>
 800437a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800437c:	e008      	b.n	8004390 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800437e:	f7fe f931 	bl	80025e4 <HAL_GetTick>
 8004382:	4602      	mov	r2, r0
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	2b02      	cmp	r3, #2
 800438a:	d901      	bls.n	8004390 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e03d      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004390:	4b11      	ldr	r3, [pc, #68]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d0f0      	beq.n	800437e <HAL_RCC_OscConfig+0x46a>
 800439c:	e035      	b.n	800440a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800439e:	4b10      	ldr	r3, [pc, #64]	@ (80043e0 <HAL_RCC_OscConfig+0x4cc>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043a4:	f7fe f91e 	bl	80025e4 <HAL_GetTick>
 80043a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043aa:	e008      	b.n	80043be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ac:	f7fe f91a 	bl	80025e4 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e026      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043be:	4b06      	ldr	r3, [pc, #24]	@ (80043d8 <HAL_RCC_OscConfig+0x4c4>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d1f0      	bne.n	80043ac <HAL_RCC_OscConfig+0x498>
 80043ca:	e01e      	b.n	800440a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	69db      	ldr	r3, [r3, #28]
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d107      	bne.n	80043e4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e019      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>
 80043d8:	40021000 	.word	0x40021000
 80043dc:	40007000 	.word	0x40007000
 80043e0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80043e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004414 <HAL_RCC_OscConfig+0x500>)
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a1b      	ldr	r3, [r3, #32]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d106      	bne.n	8004406 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004402:	429a      	cmp	r2, r3
 8004404:	d001      	beq.n	800440a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e000      	b.n	800440c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800440a:	2300      	movs	r3, #0
}
 800440c:	4618      	mov	r0, r3
 800440e:	3718      	adds	r7, #24
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	40021000 	.word	0x40021000

08004418 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d101      	bne.n	800442c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e0d0      	b.n	80045ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800442c:	4b6a      	ldr	r3, [pc, #424]	@ (80045d8 <HAL_RCC_ClockConfig+0x1c0>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 0307 	and.w	r3, r3, #7
 8004434:	683a      	ldr	r2, [r7, #0]
 8004436:	429a      	cmp	r2, r3
 8004438:	d910      	bls.n	800445c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800443a:	4b67      	ldr	r3, [pc, #412]	@ (80045d8 <HAL_RCC_ClockConfig+0x1c0>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f023 0207 	bic.w	r2, r3, #7
 8004442:	4965      	ldr	r1, [pc, #404]	@ (80045d8 <HAL_RCC_ClockConfig+0x1c0>)
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	4313      	orrs	r3, r2
 8004448:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800444a:	4b63      	ldr	r3, [pc, #396]	@ (80045d8 <HAL_RCC_ClockConfig+0x1c0>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0307 	and.w	r3, r3, #7
 8004452:	683a      	ldr	r2, [r7, #0]
 8004454:	429a      	cmp	r2, r3
 8004456:	d001      	beq.n	800445c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e0b8      	b.n	80045ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0302 	and.w	r3, r3, #2
 8004464:	2b00      	cmp	r3, #0
 8004466:	d020      	beq.n	80044aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 0304 	and.w	r3, r3, #4
 8004470:	2b00      	cmp	r3, #0
 8004472:	d005      	beq.n	8004480 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004474:	4b59      	ldr	r3, [pc, #356]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	4a58      	ldr	r2, [pc, #352]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 800447a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800447e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0308 	and.w	r3, r3, #8
 8004488:	2b00      	cmp	r3, #0
 800448a:	d005      	beq.n	8004498 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800448c:	4b53      	ldr	r3, [pc, #332]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	4a52      	ldr	r2, [pc, #328]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 8004492:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004496:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004498:	4b50      	ldr	r3, [pc, #320]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	494d      	ldr	r1, [pc, #308]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0301 	and.w	r3, r3, #1
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d040      	beq.n	8004538 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d107      	bne.n	80044ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044be:	4b47      	ldr	r3, [pc, #284]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d115      	bne.n	80044f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e07f      	b.n	80045ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d107      	bne.n	80044e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044d6:	4b41      	ldr	r3, [pc, #260]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d109      	bne.n	80044f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e073      	b.n	80045ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044e6:	4b3d      	ldr	r3, [pc, #244]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0302 	and.w	r3, r3, #2
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d101      	bne.n	80044f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e06b      	b.n	80045ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044f6:	4b39      	ldr	r3, [pc, #228]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f023 0203 	bic.w	r2, r3, #3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	4936      	ldr	r1, [pc, #216]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 8004504:	4313      	orrs	r3, r2
 8004506:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004508:	f7fe f86c 	bl	80025e4 <HAL_GetTick>
 800450c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800450e:	e00a      	b.n	8004526 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004510:	f7fe f868 	bl	80025e4 <HAL_GetTick>
 8004514:	4602      	mov	r2, r0
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800451e:	4293      	cmp	r3, r2
 8004520:	d901      	bls.n	8004526 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e053      	b.n	80045ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004526:	4b2d      	ldr	r3, [pc, #180]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	f003 020c 	and.w	r2, r3, #12
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	429a      	cmp	r2, r3
 8004536:	d1eb      	bne.n	8004510 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004538:	4b27      	ldr	r3, [pc, #156]	@ (80045d8 <HAL_RCC_ClockConfig+0x1c0>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0307 	and.w	r3, r3, #7
 8004540:	683a      	ldr	r2, [r7, #0]
 8004542:	429a      	cmp	r2, r3
 8004544:	d210      	bcs.n	8004568 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004546:	4b24      	ldr	r3, [pc, #144]	@ (80045d8 <HAL_RCC_ClockConfig+0x1c0>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f023 0207 	bic.w	r2, r3, #7
 800454e:	4922      	ldr	r1, [pc, #136]	@ (80045d8 <HAL_RCC_ClockConfig+0x1c0>)
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	4313      	orrs	r3, r2
 8004554:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004556:	4b20      	ldr	r3, [pc, #128]	@ (80045d8 <HAL_RCC_ClockConfig+0x1c0>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0307 	and.w	r3, r3, #7
 800455e:	683a      	ldr	r2, [r7, #0]
 8004560:	429a      	cmp	r2, r3
 8004562:	d001      	beq.n	8004568 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e032      	b.n	80045ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0304 	and.w	r3, r3, #4
 8004570:	2b00      	cmp	r3, #0
 8004572:	d008      	beq.n	8004586 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004574:	4b19      	ldr	r3, [pc, #100]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	4916      	ldr	r1, [pc, #88]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 8004582:	4313      	orrs	r3, r2
 8004584:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	2b00      	cmp	r3, #0
 8004590:	d009      	beq.n	80045a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004592:	4b12      	ldr	r3, [pc, #72]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	00db      	lsls	r3, r3, #3
 80045a0:	490e      	ldr	r1, [pc, #56]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 80045a2:	4313      	orrs	r3, r2
 80045a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045a6:	f000 f821 	bl	80045ec <HAL_RCC_GetSysClockFreq>
 80045aa:	4602      	mov	r2, r0
 80045ac:	4b0b      	ldr	r3, [pc, #44]	@ (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	091b      	lsrs	r3, r3, #4
 80045b2:	f003 030f 	and.w	r3, r3, #15
 80045b6:	490a      	ldr	r1, [pc, #40]	@ (80045e0 <HAL_RCC_ClockConfig+0x1c8>)
 80045b8:	5ccb      	ldrb	r3, [r1, r3]
 80045ba:	fa22 f303 	lsr.w	r3, r2, r3
 80045be:	4a09      	ldr	r2, [pc, #36]	@ (80045e4 <HAL_RCC_ClockConfig+0x1cc>)
 80045c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80045c2:	4b09      	ldr	r3, [pc, #36]	@ (80045e8 <HAL_RCC_ClockConfig+0x1d0>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4618      	mov	r0, r3
 80045c8:	f7fd ffca 	bl	8002560 <HAL_InitTick>

  return HAL_OK;
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3710      	adds	r7, #16
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	40022000 	.word	0x40022000
 80045dc:	40021000 	.word	0x40021000
 80045e0:	0800775c 	.word	0x0800775c
 80045e4:	20000004 	.word	0x20000004
 80045e8:	20000008 	.word	0x20000008

080045ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b087      	sub	sp, #28
 80045f0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80045f2:	2300      	movs	r3, #0
 80045f4:	60fb      	str	r3, [r7, #12]
 80045f6:	2300      	movs	r3, #0
 80045f8:	60bb      	str	r3, [r7, #8]
 80045fa:	2300      	movs	r3, #0
 80045fc:	617b      	str	r3, [r7, #20]
 80045fe:	2300      	movs	r3, #0
 8004600:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004602:	2300      	movs	r3, #0
 8004604:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004606:	4b1e      	ldr	r3, [pc, #120]	@ (8004680 <HAL_RCC_GetSysClockFreq+0x94>)
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f003 030c 	and.w	r3, r3, #12
 8004612:	2b04      	cmp	r3, #4
 8004614:	d002      	beq.n	800461c <HAL_RCC_GetSysClockFreq+0x30>
 8004616:	2b08      	cmp	r3, #8
 8004618:	d003      	beq.n	8004622 <HAL_RCC_GetSysClockFreq+0x36>
 800461a:	e027      	b.n	800466c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800461c:	4b19      	ldr	r3, [pc, #100]	@ (8004684 <HAL_RCC_GetSysClockFreq+0x98>)
 800461e:	613b      	str	r3, [r7, #16]
      break;
 8004620:	e027      	b.n	8004672 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	0c9b      	lsrs	r3, r3, #18
 8004626:	f003 030f 	and.w	r3, r3, #15
 800462a:	4a17      	ldr	r2, [pc, #92]	@ (8004688 <HAL_RCC_GetSysClockFreq+0x9c>)
 800462c:	5cd3      	ldrb	r3, [r2, r3]
 800462e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004636:	2b00      	cmp	r3, #0
 8004638:	d010      	beq.n	800465c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800463a:	4b11      	ldr	r3, [pc, #68]	@ (8004680 <HAL_RCC_GetSysClockFreq+0x94>)
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	0c5b      	lsrs	r3, r3, #17
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	4a11      	ldr	r2, [pc, #68]	@ (800468c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004646:	5cd3      	ldrb	r3, [r2, r3]
 8004648:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a0d      	ldr	r2, [pc, #52]	@ (8004684 <HAL_RCC_GetSysClockFreq+0x98>)
 800464e:	fb03 f202 	mul.w	r2, r3, r2
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	fbb2 f3f3 	udiv	r3, r2, r3
 8004658:	617b      	str	r3, [r7, #20]
 800465a:	e004      	b.n	8004666 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4a0c      	ldr	r2, [pc, #48]	@ (8004690 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004660:	fb02 f303 	mul.w	r3, r2, r3
 8004664:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	613b      	str	r3, [r7, #16]
      break;
 800466a:	e002      	b.n	8004672 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800466c:	4b05      	ldr	r3, [pc, #20]	@ (8004684 <HAL_RCC_GetSysClockFreq+0x98>)
 800466e:	613b      	str	r3, [r7, #16]
      break;
 8004670:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004672:	693b      	ldr	r3, [r7, #16]
}
 8004674:	4618      	mov	r0, r3
 8004676:	371c      	adds	r7, #28
 8004678:	46bd      	mov	sp, r7
 800467a:	bc80      	pop	{r7}
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	40021000 	.word	0x40021000
 8004684:	007a1200 	.word	0x007a1200
 8004688:	08007774 	.word	0x08007774
 800468c:	08007784 	.word	0x08007784
 8004690:	003d0900 	.word	0x003d0900

08004694 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004694:	b480      	push	{r7}
 8004696:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004698:	4b02      	ldr	r3, [pc, #8]	@ (80046a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800469a:	681b      	ldr	r3, [r3, #0]
}
 800469c:	4618      	mov	r0, r3
 800469e:	46bd      	mov	sp, r7
 80046a0:	bc80      	pop	{r7}
 80046a2:	4770      	bx	lr
 80046a4:	20000004 	.word	0x20000004

080046a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80046ac:	f7ff fff2 	bl	8004694 <HAL_RCC_GetHCLKFreq>
 80046b0:	4602      	mov	r2, r0
 80046b2:	4b05      	ldr	r3, [pc, #20]	@ (80046c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	0a1b      	lsrs	r3, r3, #8
 80046b8:	f003 0307 	and.w	r3, r3, #7
 80046bc:	4903      	ldr	r1, [pc, #12]	@ (80046cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80046be:	5ccb      	ldrb	r3, [r1, r3]
 80046c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	40021000 	.word	0x40021000
 80046cc:	0800776c 	.word	0x0800776c

080046d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80046d4:	f7ff ffde 	bl	8004694 <HAL_RCC_GetHCLKFreq>
 80046d8:	4602      	mov	r2, r0
 80046da:	4b05      	ldr	r3, [pc, #20]	@ (80046f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	0adb      	lsrs	r3, r3, #11
 80046e0:	f003 0307 	and.w	r3, r3, #7
 80046e4:	4903      	ldr	r1, [pc, #12]	@ (80046f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046e6:	5ccb      	ldrb	r3, [r1, r3]
 80046e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	40021000 	.word	0x40021000
 80046f4:	0800776c 	.word	0x0800776c

080046f8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b085      	sub	sp, #20
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004700:	4b0a      	ldr	r3, [pc, #40]	@ (800472c <RCC_Delay+0x34>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a0a      	ldr	r2, [pc, #40]	@ (8004730 <RCC_Delay+0x38>)
 8004706:	fba2 2303 	umull	r2, r3, r2, r3
 800470a:	0a5b      	lsrs	r3, r3, #9
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	fb02 f303 	mul.w	r3, r2, r3
 8004712:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004714:	bf00      	nop
  }
  while (Delay --);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	1e5a      	subs	r2, r3, #1
 800471a:	60fa      	str	r2, [r7, #12]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d1f9      	bne.n	8004714 <RCC_Delay+0x1c>
}
 8004720:	bf00      	nop
 8004722:	bf00      	nop
 8004724:	3714      	adds	r7, #20
 8004726:	46bd      	mov	sp, r7
 8004728:	bc80      	pop	{r7}
 800472a:	4770      	bx	lr
 800472c:	20000004 	.word	0x20000004
 8004730:	10624dd3 	.word	0x10624dd3

08004734 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b086      	sub	sp, #24
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800473c:	2300      	movs	r3, #0
 800473e:	613b      	str	r3, [r7, #16]
 8004740:	2300      	movs	r3, #0
 8004742:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f003 0301 	and.w	r3, r3, #1
 800474c:	2b00      	cmp	r3, #0
 800474e:	d07d      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004750:	2300      	movs	r3, #0
 8004752:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004754:	4b4f      	ldr	r3, [pc, #316]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004756:	69db      	ldr	r3, [r3, #28]
 8004758:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800475c:	2b00      	cmp	r3, #0
 800475e:	d10d      	bne.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004760:	4b4c      	ldr	r3, [pc, #304]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004762:	69db      	ldr	r3, [r3, #28]
 8004764:	4a4b      	ldr	r2, [pc, #300]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004766:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800476a:	61d3      	str	r3, [r2, #28]
 800476c:	4b49      	ldr	r3, [pc, #292]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800476e:	69db      	ldr	r3, [r3, #28]
 8004770:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004774:	60bb      	str	r3, [r7, #8]
 8004776:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004778:	2301      	movs	r3, #1
 800477a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800477c:	4b46      	ldr	r3, [pc, #280]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004784:	2b00      	cmp	r3, #0
 8004786:	d118      	bne.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004788:	4b43      	ldr	r3, [pc, #268]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a42      	ldr	r2, [pc, #264]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800478e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004792:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004794:	f7fd ff26 	bl	80025e4 <HAL_GetTick>
 8004798:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800479a:	e008      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800479c:	f7fd ff22 	bl	80025e4 <HAL_GetTick>
 80047a0:	4602      	mov	r2, r0
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	2b64      	cmp	r3, #100	@ 0x64
 80047a8:	d901      	bls.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	e06d      	b.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047ae:	4b3a      	ldr	r3, [pc, #232]	@ (8004898 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d0f0      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80047ba:	4b36      	ldr	r3, [pc, #216]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047bc:	6a1b      	ldr	r3, [r3, #32]
 80047be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047c2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d02e      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047d2:	68fa      	ldr	r2, [r7, #12]
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d027      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80047d8:	4b2e      	ldr	r3, [pc, #184]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047da:	6a1b      	ldr	r3, [r3, #32]
 80047dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047e0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80047e2:	4b2e      	ldr	r3, [pc, #184]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80047e4:	2201      	movs	r2, #1
 80047e6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80047e8:	4b2c      	ldr	r3, [pc, #176]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80047ea:	2200      	movs	r2, #0
 80047ec:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80047ee:	4a29      	ldr	r2, [pc, #164]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f003 0301 	and.w	r3, r3, #1
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d014      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047fe:	f7fd fef1 	bl	80025e4 <HAL_GetTick>
 8004802:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004804:	e00a      	b.n	800481c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004806:	f7fd feed 	bl	80025e4 <HAL_GetTick>
 800480a:	4602      	mov	r2, r0
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004814:	4293      	cmp	r3, r2
 8004816:	d901      	bls.n	800481c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004818:	2303      	movs	r3, #3
 800481a:	e036      	b.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800481c:	4b1d      	ldr	r3, [pc, #116]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800481e:	6a1b      	ldr	r3, [r3, #32]
 8004820:	f003 0302 	and.w	r3, r3, #2
 8004824:	2b00      	cmp	r3, #0
 8004826:	d0ee      	beq.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004828:	4b1a      	ldr	r3, [pc, #104]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800482a:	6a1b      	ldr	r3, [r3, #32]
 800482c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	4917      	ldr	r1, [pc, #92]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004836:	4313      	orrs	r3, r2
 8004838:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800483a:	7dfb      	ldrb	r3, [r7, #23]
 800483c:	2b01      	cmp	r3, #1
 800483e:	d105      	bne.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004840:	4b14      	ldr	r3, [pc, #80]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004842:	69db      	ldr	r3, [r3, #28]
 8004844:	4a13      	ldr	r2, [pc, #76]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004846:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800484a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 0302 	and.w	r3, r3, #2
 8004854:	2b00      	cmp	r3, #0
 8004856:	d008      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004858:	4b0e      	ldr	r3, [pc, #56]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	490b      	ldr	r1, [pc, #44]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004866:	4313      	orrs	r3, r2
 8004868:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0310 	and.w	r3, r3, #16
 8004872:	2b00      	cmp	r3, #0
 8004874:	d008      	beq.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004876:	4b07      	ldr	r3, [pc, #28]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	4904      	ldr	r1, [pc, #16]	@ (8004894 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004884:	4313      	orrs	r3, r2
 8004886:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004888:	2300      	movs	r3, #0
}
 800488a:	4618      	mov	r0, r3
 800488c:	3718      	adds	r7, #24
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	40021000 	.word	0x40021000
 8004898:	40007000 	.word	0x40007000
 800489c:	42420440 	.word	0x42420440

080048a0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b088      	sub	sp, #32
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80048a8:	2300      	movs	r3, #0
 80048aa:	617b      	str	r3, [r7, #20]
 80048ac:	2300      	movs	r3, #0
 80048ae:	61fb      	str	r3, [r7, #28]
 80048b0:	2300      	movs	r3, #0
 80048b2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80048b4:	2300      	movs	r3, #0
 80048b6:	60fb      	str	r3, [r7, #12]
 80048b8:	2300      	movs	r3, #0
 80048ba:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2b10      	cmp	r3, #16
 80048c0:	d00a      	beq.n	80048d8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2b10      	cmp	r3, #16
 80048c6:	f200 808a 	bhi.w	80049de <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d045      	beq.n	800495c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d075      	beq.n	80049c2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80048d6:	e082      	b.n	80049de <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80048d8:	4b46      	ldr	r3, [pc, #280]	@ (80049f4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80048de:	4b45      	ldr	r3, [pc, #276]	@ (80049f4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d07b      	beq.n	80049e2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	0c9b      	lsrs	r3, r3, #18
 80048ee:	f003 030f 	and.w	r3, r3, #15
 80048f2:	4a41      	ldr	r2, [pc, #260]	@ (80049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80048f4:	5cd3      	ldrb	r3, [r2, r3]
 80048f6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d015      	beq.n	800492e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004902:	4b3c      	ldr	r3, [pc, #240]	@ (80049f4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	0c5b      	lsrs	r3, r3, #17
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	4a3b      	ldr	r2, [pc, #236]	@ (80049fc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800490e:	5cd3      	ldrb	r3, [r2, r3]
 8004910:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d00d      	beq.n	8004938 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800491c:	4a38      	ldr	r2, [pc, #224]	@ (8004a00 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	fbb2 f2f3 	udiv	r2, r2, r3
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	fb02 f303 	mul.w	r3, r2, r3
 800492a:	61fb      	str	r3, [r7, #28]
 800492c:	e004      	b.n	8004938 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	4a34      	ldr	r2, [pc, #208]	@ (8004a04 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004932:	fb02 f303 	mul.w	r3, r2, r3
 8004936:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004938:	4b2e      	ldr	r3, [pc, #184]	@ (80049f4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004940:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004944:	d102      	bne.n	800494c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	61bb      	str	r3, [r7, #24]
      break;
 800494a:	e04a      	b.n	80049e2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	005b      	lsls	r3, r3, #1
 8004950:	4a2d      	ldr	r2, [pc, #180]	@ (8004a08 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004952:	fba2 2303 	umull	r2, r3, r2, r3
 8004956:	085b      	lsrs	r3, r3, #1
 8004958:	61bb      	str	r3, [r7, #24]
      break;
 800495a:	e042      	b.n	80049e2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800495c:	4b25      	ldr	r3, [pc, #148]	@ (80049f4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800495e:	6a1b      	ldr	r3, [r3, #32]
 8004960:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004968:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800496c:	d108      	bne.n	8004980 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f003 0302 	and.w	r3, r3, #2
 8004974:	2b00      	cmp	r3, #0
 8004976:	d003      	beq.n	8004980 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004978:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800497c:	61bb      	str	r3, [r7, #24]
 800497e:	e01f      	b.n	80049c0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004986:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800498a:	d109      	bne.n	80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800498c:	4b19      	ldr	r3, [pc, #100]	@ (80049f4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800498e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004990:	f003 0302 	and.w	r3, r3, #2
 8004994:	2b00      	cmp	r3, #0
 8004996:	d003      	beq.n	80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004998:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800499c:	61bb      	str	r3, [r7, #24]
 800499e:	e00f      	b.n	80049c0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049aa:	d11c      	bne.n	80049e6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80049ac:	4b11      	ldr	r3, [pc, #68]	@ (80049f4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d016      	beq.n	80049e6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80049b8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80049bc:	61bb      	str	r3, [r7, #24]
      break;
 80049be:	e012      	b.n	80049e6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80049c0:	e011      	b.n	80049e6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80049c2:	f7ff fe85 	bl	80046d0 <HAL_RCC_GetPCLK2Freq>
 80049c6:	4602      	mov	r2, r0
 80049c8:	4b0a      	ldr	r3, [pc, #40]	@ (80049f4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	0b9b      	lsrs	r3, r3, #14
 80049ce:	f003 0303 	and.w	r3, r3, #3
 80049d2:	3301      	adds	r3, #1
 80049d4:	005b      	lsls	r3, r3, #1
 80049d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80049da:	61bb      	str	r3, [r7, #24]
      break;
 80049dc:	e004      	b.n	80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80049de:	bf00      	nop
 80049e0:	e002      	b.n	80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80049e2:	bf00      	nop
 80049e4:	e000      	b.n	80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80049e6:	bf00      	nop
    }
  }
  return (frequency);
 80049e8:	69bb      	ldr	r3, [r7, #24]
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3720      	adds	r7, #32
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	40021000 	.word	0x40021000
 80049f8:	08007788 	.word	0x08007788
 80049fc:	08007798 	.word	0x08007798
 8004a00:	007a1200 	.word	0x007a1200
 8004a04:	003d0900 	.word	0x003d0900
 8004a08:	aaaaaaab 	.word	0xaaaaaaab

08004a0c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d101      	bne.n	8004a1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e076      	b.n	8004b0c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d108      	bne.n	8004a38 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a2e:	d009      	beq.n	8004a44 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	61da      	str	r2, [r3, #28]
 8004a36:	e005      	b.n	8004a44 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d106      	bne.n	8004a64 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f7fd fbf8 	bl	8002254 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2202      	movs	r2, #2
 8004a68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a7a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004a8c:	431a      	orrs	r2, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	68db      	ldr	r3, [r3, #12]
 8004a92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a96:	431a      	orrs	r2, r3
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	691b      	ldr	r3, [r3, #16]
 8004a9c:	f003 0302 	and.w	r3, r3, #2
 8004aa0:	431a      	orrs	r2, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	695b      	ldr	r3, [r3, #20]
 8004aa6:	f003 0301 	and.w	r3, r3, #1
 8004aaa:	431a      	orrs	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	699b      	ldr	r3, [r3, #24]
 8004ab0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ab4:	431a      	orrs	r2, r3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	69db      	ldr	r3, [r3, #28]
 8004aba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004abe:	431a      	orrs	r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a1b      	ldr	r3, [r3, #32]
 8004ac4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ac8:	ea42 0103 	orr.w	r1, r2, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ad0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	430a      	orrs	r2, r1
 8004ada:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	699b      	ldr	r3, [r3, #24]
 8004ae0:	0c1a      	lsrs	r2, r3, #16
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f002 0204 	and.w	r2, r2, #4
 8004aea:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	69da      	ldr	r2, [r3, #28]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004afa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2200      	movs	r2, #0
 8004b00:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2201      	movs	r2, #1
 8004b06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3708      	adds	r7, #8
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b088      	sub	sp, #32
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	603b      	str	r3, [r7, #0]
 8004b20:	4613      	mov	r3, r2
 8004b22:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b24:	f7fd fd5e 	bl	80025e4 <HAL_GetTick>
 8004b28:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004b2a:	88fb      	ldrh	r3, [r7, #6]
 8004b2c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d001      	beq.n	8004b3e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	e12a      	b.n	8004d94 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d002      	beq.n	8004b4a <HAL_SPI_Transmit+0x36>
 8004b44:	88fb      	ldrh	r3, [r7, #6]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d101      	bne.n	8004b4e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e122      	b.n	8004d94 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d101      	bne.n	8004b5c <HAL_SPI_Transmit+0x48>
 8004b58:	2302      	movs	r3, #2
 8004b5a:	e11b      	b.n	8004d94 <HAL_SPI_Transmit+0x280>
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2203      	movs	r2, #3
 8004b68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	68ba      	ldr	r2, [r7, #8]
 8004b76:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	88fa      	ldrh	r2, [r7, #6]
 8004b7c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	88fa      	ldrh	r2, [r7, #6]
 8004b82:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2200      	movs	r2, #0
 8004b94:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004baa:	d10f      	bne.n	8004bcc <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004bca:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bd6:	2b40      	cmp	r3, #64	@ 0x40
 8004bd8:	d007      	beq.n	8004bea <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004be8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bf2:	d152      	bne.n	8004c9a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d002      	beq.n	8004c02 <HAL_SPI_Transmit+0xee>
 8004bfc:	8b7b      	ldrh	r3, [r7, #26]
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d145      	bne.n	8004c8e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c06:	881a      	ldrh	r2, [r3, #0]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c12:	1c9a      	adds	r2, r3, #2
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	3b01      	subs	r3, #1
 8004c20:	b29a      	uxth	r2, r3
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004c26:	e032      	b.n	8004c8e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	f003 0302 	and.w	r3, r3, #2
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d112      	bne.n	8004c5c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c3a:	881a      	ldrh	r2, [r3, #0]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c46:	1c9a      	adds	r2, r3, #2
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	3b01      	subs	r3, #1
 8004c54:	b29a      	uxth	r2, r3
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004c5a:	e018      	b.n	8004c8e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c5c:	f7fd fcc2 	bl	80025e4 <HAL_GetTick>
 8004c60:	4602      	mov	r2, r0
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	683a      	ldr	r2, [r7, #0]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d803      	bhi.n	8004c74 <HAL_SPI_Transmit+0x160>
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c72:	d102      	bne.n	8004c7a <HAL_SPI_Transmit+0x166>
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d109      	bne.n	8004c8e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2200      	movs	r2, #0
 8004c86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e082      	b.n	8004d94 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c92:	b29b      	uxth	r3, r3
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1c7      	bne.n	8004c28 <HAL_SPI_Transmit+0x114>
 8004c98:	e053      	b.n	8004d42 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d002      	beq.n	8004ca8 <HAL_SPI_Transmit+0x194>
 8004ca2:	8b7b      	ldrh	r3, [r7, #26]
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d147      	bne.n	8004d38 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	330c      	adds	r3, #12
 8004cb2:	7812      	ldrb	r2, [r2, #0]
 8004cb4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cba:	1c5a      	adds	r2, r3, #1
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	3b01      	subs	r3, #1
 8004cc8:	b29a      	uxth	r2, r3
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004cce:	e033      	b.n	8004d38 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f003 0302 	and.w	r3, r3, #2
 8004cda:	2b02      	cmp	r3, #2
 8004cdc:	d113      	bne.n	8004d06 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	330c      	adds	r3, #12
 8004ce8:	7812      	ldrb	r2, [r2, #0]
 8004cea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf0:	1c5a      	adds	r2, r3, #1
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	3b01      	subs	r3, #1
 8004cfe:	b29a      	uxth	r2, r3
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004d04:	e018      	b.n	8004d38 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d06:	f7fd fc6d 	bl	80025e4 <HAL_GetTick>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	683a      	ldr	r2, [r7, #0]
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d803      	bhi.n	8004d1e <HAL_SPI_Transmit+0x20a>
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d1c:	d102      	bne.n	8004d24 <HAL_SPI_Transmit+0x210>
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d109      	bne.n	8004d38 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e02d      	b.n	8004d94 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d1c6      	bne.n	8004cd0 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d42:	69fa      	ldr	r2, [r7, #28]
 8004d44:	6839      	ldr	r1, [r7, #0]
 8004d46:	68f8      	ldr	r0, [r7, #12]
 8004d48:	f000 fbc4 	bl	80054d4 <SPI_EndRxTxTransaction>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d002      	beq.n	8004d58 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2220      	movs	r2, #32
 8004d56:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d10a      	bne.n	8004d76 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d60:	2300      	movs	r3, #0
 8004d62:	617b      	str	r3, [r7, #20]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	617b      	str	r3, [r7, #20]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	617b      	str	r3, [r7, #20]
 8004d74:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2201      	movs	r2, #1
 8004d7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d001      	beq.n	8004d92 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e000      	b.n	8004d94 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004d92:	2300      	movs	r3, #0
  }
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3720      	adds	r7, #32
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b088      	sub	sp, #32
 8004da0:	af02      	add	r7, sp, #8
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	603b      	str	r3, [r7, #0]
 8004da8:	4613      	mov	r3, r2
 8004daa:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d001      	beq.n	8004dbc <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004db8:	2302      	movs	r3, #2
 8004dba:	e104      	b.n	8004fc6 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004dc4:	d112      	bne.n	8004dec <HAL_SPI_Receive+0x50>
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d10e      	bne.n	8004dec <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2204      	movs	r2, #4
 8004dd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004dd6:	88fa      	ldrh	r2, [r7, #6]
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	9300      	str	r3, [sp, #0]
 8004ddc:	4613      	mov	r3, r2
 8004dde:	68ba      	ldr	r2, [r7, #8]
 8004de0:	68b9      	ldr	r1, [r7, #8]
 8004de2:	68f8      	ldr	r0, [r7, #12]
 8004de4:	f000 f8f3 	bl	8004fce <HAL_SPI_TransmitReceive>
 8004de8:	4603      	mov	r3, r0
 8004dea:	e0ec      	b.n	8004fc6 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dec:	f7fd fbfa 	bl	80025e4 <HAL_GetTick>
 8004df0:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d002      	beq.n	8004dfe <HAL_SPI_Receive+0x62>
 8004df8:	88fb      	ldrh	r3, [r7, #6]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e0e1      	b.n	8004fc6 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d101      	bne.n	8004e10 <HAL_SPI_Receive+0x74>
 8004e0c:	2302      	movs	r3, #2
 8004e0e:	e0da      	b.n	8004fc6 <HAL_SPI_Receive+0x22a>
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2204      	movs	r2, #4
 8004e1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2200      	movs	r2, #0
 8004e24:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	68ba      	ldr	r2, [r7, #8]
 8004e2a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	88fa      	ldrh	r2, [r7, #6]
 8004e30:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	88fa      	ldrh	r2, [r7, #6]
 8004e36:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2200      	movs	r2, #0
 8004e42:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2200      	movs	r2, #0
 8004e54:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e5e:	d10f      	bne.n	8004e80 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e6e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004e7e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e8a:	2b40      	cmp	r3, #64	@ 0x40
 8004e8c:	d007      	beq.n	8004e9e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e9c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d170      	bne.n	8004f88 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004ea6:	e035      	b.n	8004f14 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d115      	bne.n	8004ee2 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f103 020c 	add.w	r2, r3, #12
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec2:	7812      	ldrb	r2, [r2, #0]
 8004ec4:	b2d2      	uxtb	r2, r2
 8004ec6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ecc:	1c5a      	adds	r2, r3, #1
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	b29a      	uxth	r2, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ee0:	e018      	b.n	8004f14 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ee2:	f7fd fb7f 	bl	80025e4 <HAL_GetTick>
 8004ee6:	4602      	mov	r2, r0
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	1ad3      	subs	r3, r2, r3
 8004eec:	683a      	ldr	r2, [r7, #0]
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d803      	bhi.n	8004efa <HAL_SPI_Receive+0x15e>
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ef8:	d102      	bne.n	8004f00 <HAL_SPI_Receive+0x164>
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d109      	bne.n	8004f14 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e058      	b.n	8004fc6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1c4      	bne.n	8004ea8 <HAL_SPI_Receive+0x10c>
 8004f1e:	e038      	b.n	8004f92 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	f003 0301 	and.w	r3, r3, #1
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d113      	bne.n	8004f56 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	68da      	ldr	r2, [r3, #12]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f38:	b292      	uxth	r2, r2
 8004f3a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f40:	1c9a      	adds	r2, r3, #2
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	3b01      	subs	r3, #1
 8004f4e:	b29a      	uxth	r2, r3
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f54:	e018      	b.n	8004f88 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f56:	f7fd fb45 	bl	80025e4 <HAL_GetTick>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	1ad3      	subs	r3, r2, r3
 8004f60:	683a      	ldr	r2, [r7, #0]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d803      	bhi.n	8004f6e <HAL_SPI_Receive+0x1d2>
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f6c:	d102      	bne.n	8004f74 <HAL_SPI_Receive+0x1d8>
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d109      	bne.n	8004f88 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	e01e      	b.n	8004fc6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f8c:	b29b      	uxth	r3, r3
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d1c6      	bne.n	8004f20 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f92:	697a      	ldr	r2, [r7, #20]
 8004f94:	6839      	ldr	r1, [r7, #0]
 8004f96:	68f8      	ldr	r0, [r7, #12]
 8004f98:	f000 fa4a 	bl	8005430 <SPI_EndRxTransaction>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d002      	beq.n	8004fa8 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2220      	movs	r2, #32
 8004fa6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d001      	beq.n	8004fc4 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e000      	b.n	8004fc6 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
  }
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3718      	adds	r7, #24
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}

08004fce <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004fce:	b580      	push	{r7, lr}
 8004fd0:	b08a      	sub	sp, #40	@ 0x28
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	60f8      	str	r0, [r7, #12]
 8004fd6:	60b9      	str	r1, [r7, #8]
 8004fd8:	607a      	str	r2, [r7, #4]
 8004fda:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fe0:	f7fd fb00 	bl	80025e4 <HAL_GetTick>
 8004fe4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fec:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004ff4:	887b      	ldrh	r3, [r7, #2]
 8004ff6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004ff8:	7ffb      	ldrb	r3, [r7, #31]
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d00c      	beq.n	8005018 <HAL_SPI_TransmitReceive+0x4a>
 8004ffe:	69bb      	ldr	r3, [r7, #24]
 8005000:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005004:	d106      	bne.n	8005014 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d102      	bne.n	8005014 <HAL_SPI_TransmitReceive+0x46>
 800500e:	7ffb      	ldrb	r3, [r7, #31]
 8005010:	2b04      	cmp	r3, #4
 8005012:	d001      	beq.n	8005018 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005014:	2302      	movs	r3, #2
 8005016:	e17f      	b.n	8005318 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d005      	beq.n	800502a <HAL_SPI_TransmitReceive+0x5c>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d002      	beq.n	800502a <HAL_SPI_TransmitReceive+0x5c>
 8005024:	887b      	ldrh	r3, [r7, #2]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d101      	bne.n	800502e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e174      	b.n	8005318 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005034:	2b01      	cmp	r3, #1
 8005036:	d101      	bne.n	800503c <HAL_SPI_TransmitReceive+0x6e>
 8005038:	2302      	movs	r3, #2
 800503a:	e16d      	b.n	8005318 <HAL_SPI_TransmitReceive+0x34a>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800504a:	b2db      	uxtb	r3, r3
 800504c:	2b04      	cmp	r3, #4
 800504e:	d003      	beq.n	8005058 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	2205      	movs	r2, #5
 8005054:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2200      	movs	r2, #0
 800505c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	887a      	ldrh	r2, [r7, #2]
 8005068:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	887a      	ldrh	r2, [r7, #2]
 800506e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	68ba      	ldr	r2, [r7, #8]
 8005074:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	887a      	ldrh	r2, [r7, #2]
 800507a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	887a      	ldrh	r2, [r7, #2]
 8005080:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2200      	movs	r2, #0
 8005086:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2200      	movs	r2, #0
 800508c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005098:	2b40      	cmp	r3, #64	@ 0x40
 800509a:	d007      	beq.n	80050ac <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050aa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050b4:	d17e      	bne.n	80051b4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d002      	beq.n	80050c4 <HAL_SPI_TransmitReceive+0xf6>
 80050be:	8afb      	ldrh	r3, [r7, #22]
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d16c      	bne.n	800519e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050c8:	881a      	ldrh	r2, [r3, #0]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050d4:	1c9a      	adds	r2, r3, #2
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050de:	b29b      	uxth	r3, r3
 80050e0:	3b01      	subs	r3, #1
 80050e2:	b29a      	uxth	r2, r3
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050e8:	e059      	b.n	800519e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f003 0302 	and.w	r3, r3, #2
 80050f4:	2b02      	cmp	r3, #2
 80050f6:	d11b      	bne.n	8005130 <HAL_SPI_TransmitReceive+0x162>
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d016      	beq.n	8005130 <HAL_SPI_TransmitReceive+0x162>
 8005102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005104:	2b01      	cmp	r3, #1
 8005106:	d113      	bne.n	8005130 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800510c:	881a      	ldrh	r2, [r3, #0]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005118:	1c9a      	adds	r2, r3, #2
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005122:	b29b      	uxth	r3, r3
 8005124:	3b01      	subs	r3, #1
 8005126:	b29a      	uxth	r2, r3
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800512c:	2300      	movs	r3, #0
 800512e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	2b01      	cmp	r3, #1
 800513c:	d119      	bne.n	8005172 <HAL_SPI_TransmitReceive+0x1a4>
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005142:	b29b      	uxth	r3, r3
 8005144:	2b00      	cmp	r3, #0
 8005146:	d014      	beq.n	8005172 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	68da      	ldr	r2, [r3, #12]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005152:	b292      	uxth	r2, r2
 8005154:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800515a:	1c9a      	adds	r2, r3, #2
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005164:	b29b      	uxth	r3, r3
 8005166:	3b01      	subs	r3, #1
 8005168:	b29a      	uxth	r2, r3
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800516e:	2301      	movs	r3, #1
 8005170:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005172:	f7fd fa37 	bl	80025e4 <HAL_GetTick>
 8005176:	4602      	mov	r2, r0
 8005178:	6a3b      	ldr	r3, [r7, #32]
 800517a:	1ad3      	subs	r3, r2, r3
 800517c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800517e:	429a      	cmp	r2, r3
 8005180:	d80d      	bhi.n	800519e <HAL_SPI_TransmitReceive+0x1d0>
 8005182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005188:	d009      	beq.n	800519e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2201      	movs	r2, #1
 800518e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800519a:	2303      	movs	r3, #3
 800519c:	e0bc      	b.n	8005318 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d1a0      	bne.n	80050ea <HAL_SPI_TransmitReceive+0x11c>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d19b      	bne.n	80050ea <HAL_SPI_TransmitReceive+0x11c>
 80051b2:	e082      	b.n	80052ba <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d002      	beq.n	80051c2 <HAL_SPI_TransmitReceive+0x1f4>
 80051bc:	8afb      	ldrh	r3, [r7, #22]
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d171      	bne.n	80052a6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	330c      	adds	r3, #12
 80051cc:	7812      	ldrb	r2, [r2, #0]
 80051ce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051d4:	1c5a      	adds	r2, r3, #1
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051de:	b29b      	uxth	r3, r3
 80051e0:	3b01      	subs	r3, #1
 80051e2:	b29a      	uxth	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051e8:	e05d      	b.n	80052a6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	f003 0302 	and.w	r3, r3, #2
 80051f4:	2b02      	cmp	r3, #2
 80051f6:	d11c      	bne.n	8005232 <HAL_SPI_TransmitReceive+0x264>
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d017      	beq.n	8005232 <HAL_SPI_TransmitReceive+0x264>
 8005202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005204:	2b01      	cmp	r3, #1
 8005206:	d114      	bne.n	8005232 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	330c      	adds	r3, #12
 8005212:	7812      	ldrb	r2, [r2, #0]
 8005214:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800521a:	1c5a      	adds	r2, r3, #1
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005224:	b29b      	uxth	r3, r3
 8005226:	3b01      	subs	r3, #1
 8005228:	b29a      	uxth	r2, r3
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800522e:	2300      	movs	r3, #0
 8005230:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	f003 0301 	and.w	r3, r3, #1
 800523c:	2b01      	cmp	r3, #1
 800523e:	d119      	bne.n	8005274 <HAL_SPI_TransmitReceive+0x2a6>
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005244:	b29b      	uxth	r3, r3
 8005246:	2b00      	cmp	r3, #0
 8005248:	d014      	beq.n	8005274 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68da      	ldr	r2, [r3, #12]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005254:	b2d2      	uxtb	r2, r2
 8005256:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800525c:	1c5a      	adds	r2, r3, #1
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005266:	b29b      	uxth	r3, r3
 8005268:	3b01      	subs	r3, #1
 800526a:	b29a      	uxth	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005270:	2301      	movs	r3, #1
 8005272:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005274:	f7fd f9b6 	bl	80025e4 <HAL_GetTick>
 8005278:	4602      	mov	r2, r0
 800527a:	6a3b      	ldr	r3, [r7, #32]
 800527c:	1ad3      	subs	r3, r2, r3
 800527e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005280:	429a      	cmp	r2, r3
 8005282:	d803      	bhi.n	800528c <HAL_SPI_TransmitReceive+0x2be>
 8005284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800528a:	d102      	bne.n	8005292 <HAL_SPI_TransmitReceive+0x2c4>
 800528c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800528e:	2b00      	cmp	r3, #0
 8005290:	d109      	bne.n	80052a6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2201      	movs	r2, #1
 8005296:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e038      	b.n	8005318 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052aa:	b29b      	uxth	r3, r3
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d19c      	bne.n	80051ea <HAL_SPI_TransmitReceive+0x21c>
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d197      	bne.n	80051ea <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052ba:	6a3a      	ldr	r2, [r7, #32]
 80052bc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80052be:	68f8      	ldr	r0, [r7, #12]
 80052c0:	f000 f908 	bl	80054d4 <SPI_EndRxTxTransaction>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d008      	beq.n	80052dc <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2220      	movs	r2, #32
 80052ce:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2200      	movs	r2, #0
 80052d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	e01d      	b.n	8005318 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d10a      	bne.n	80052fa <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052e4:	2300      	movs	r3, #0
 80052e6:	613b      	str	r3, [r7, #16]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	613b      	str	r3, [r7, #16]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	613b      	str	r3, [r7, #16]
 80052f8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800530e:	2b00      	cmp	r3, #0
 8005310:	d001      	beq.n	8005316 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e000      	b.n	8005318 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005316:	2300      	movs	r3, #0
  }
}
 8005318:	4618      	mov	r0, r3
 800531a:	3728      	adds	r7, #40	@ 0x28
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}

08005320 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b088      	sub	sp, #32
 8005324:	af00      	add	r7, sp, #0
 8005326:	60f8      	str	r0, [r7, #12]
 8005328:	60b9      	str	r1, [r7, #8]
 800532a:	603b      	str	r3, [r7, #0]
 800532c:	4613      	mov	r3, r2
 800532e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005330:	f7fd f958 	bl	80025e4 <HAL_GetTick>
 8005334:	4602      	mov	r2, r0
 8005336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005338:	1a9b      	subs	r3, r3, r2
 800533a:	683a      	ldr	r2, [r7, #0]
 800533c:	4413      	add	r3, r2
 800533e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005340:	f7fd f950 	bl	80025e4 <HAL_GetTick>
 8005344:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005346:	4b39      	ldr	r3, [pc, #228]	@ (800542c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	015b      	lsls	r3, r3, #5
 800534c:	0d1b      	lsrs	r3, r3, #20
 800534e:	69fa      	ldr	r2, [r7, #28]
 8005350:	fb02 f303 	mul.w	r3, r2, r3
 8005354:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005356:	e054      	b.n	8005402 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800535e:	d050      	beq.n	8005402 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005360:	f7fd f940 	bl	80025e4 <HAL_GetTick>
 8005364:	4602      	mov	r2, r0
 8005366:	69bb      	ldr	r3, [r7, #24]
 8005368:	1ad3      	subs	r3, r2, r3
 800536a:	69fa      	ldr	r2, [r7, #28]
 800536c:	429a      	cmp	r2, r3
 800536e:	d902      	bls.n	8005376 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d13d      	bne.n	80053f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	685a      	ldr	r2, [r3, #4]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005384:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800538e:	d111      	bne.n	80053b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005398:	d004      	beq.n	80053a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053a2:	d107      	bne.n	80053b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053bc:	d10f      	bne.n	80053de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80053cc:	601a      	str	r2, [r3, #0]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80053dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2201      	movs	r2, #1
 80053e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e017      	b.n	8005422 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d101      	bne.n	80053fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80053f8:	2300      	movs	r3, #0
 80053fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	3b01      	subs	r3, #1
 8005400:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	689a      	ldr	r2, [r3, #8]
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	4013      	ands	r3, r2
 800540c:	68ba      	ldr	r2, [r7, #8]
 800540e:	429a      	cmp	r2, r3
 8005410:	bf0c      	ite	eq
 8005412:	2301      	moveq	r3, #1
 8005414:	2300      	movne	r3, #0
 8005416:	b2db      	uxtb	r3, r3
 8005418:	461a      	mov	r2, r3
 800541a:	79fb      	ldrb	r3, [r7, #7]
 800541c:	429a      	cmp	r2, r3
 800541e:	d19b      	bne.n	8005358 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005420:	2300      	movs	r3, #0
}
 8005422:	4618      	mov	r0, r3
 8005424:	3720      	adds	r7, #32
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
 800542a:	bf00      	nop
 800542c:	20000004 	.word	0x20000004

08005430 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b086      	sub	sp, #24
 8005434:	af02      	add	r7, sp, #8
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005444:	d111      	bne.n	800546a <SPI_EndRxTransaction+0x3a>
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800544e:	d004      	beq.n	800545a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005458:	d107      	bne.n	800546a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005468:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005472:	d117      	bne.n	80054a4 <SPI_EndRxTransaction+0x74>
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800547c:	d112      	bne.n	80054a4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	9300      	str	r3, [sp, #0]
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	2200      	movs	r2, #0
 8005486:	2101      	movs	r1, #1
 8005488:	68f8      	ldr	r0, [r7, #12]
 800548a:	f7ff ff49 	bl	8005320 <SPI_WaitFlagStateUntilTimeout>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d01a      	beq.n	80054ca <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005498:	f043 0220 	orr.w	r2, r3, #32
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e013      	b.n	80054cc <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	9300      	str	r3, [sp, #0]
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	2200      	movs	r2, #0
 80054ac:	2180      	movs	r1, #128	@ 0x80
 80054ae:	68f8      	ldr	r0, [r7, #12]
 80054b0:	f7ff ff36 	bl	8005320 <SPI_WaitFlagStateUntilTimeout>
 80054b4:	4603      	mov	r3, r0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d007      	beq.n	80054ca <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054be:	f043 0220 	orr.w	r2, r3, #32
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e000      	b.n	80054cc <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3710      	adds	r7, #16
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b086      	sub	sp, #24
 80054d8:	af02      	add	r7, sp, #8
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	9300      	str	r3, [sp, #0]
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	2201      	movs	r2, #1
 80054e8:	2102      	movs	r1, #2
 80054ea:	68f8      	ldr	r0, [r7, #12]
 80054ec:	f7ff ff18 	bl	8005320 <SPI_WaitFlagStateUntilTimeout>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d007      	beq.n	8005506 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054fa:	f043 0220 	orr.w	r2, r3, #32
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005502:	2303      	movs	r3, #3
 8005504:	e013      	b.n	800552e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	9300      	str	r3, [sp, #0]
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	2200      	movs	r2, #0
 800550e:	2180      	movs	r1, #128	@ 0x80
 8005510:	68f8      	ldr	r0, [r7, #12]
 8005512:	f7ff ff05 	bl	8005320 <SPI_WaitFlagStateUntilTimeout>
 8005516:	4603      	mov	r3, r0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d007      	beq.n	800552c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005520:	f043 0220 	orr.w	r2, r3, #32
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005528:	2303      	movs	r3, #3
 800552a:	e000      	b.n	800552e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3710      	adds	r7, #16
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}

08005536 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005536:	b580      	push	{r7, lr}
 8005538:	b082      	sub	sp, #8
 800553a:	af00      	add	r7, sp, #0
 800553c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d101      	bne.n	8005548 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	e042      	b.n	80055ce <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800554e:	b2db      	uxtb	r3, r3
 8005550:	2b00      	cmp	r3, #0
 8005552:	d106      	bne.n	8005562 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f7fc fec3 	bl	80022e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2224      	movs	r2, #36	@ 0x24
 8005566:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	68da      	ldr	r2, [r3, #12]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005578:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 fdb8 	bl	80060f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	691a      	ldr	r2, [r3, #16]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800558e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	695a      	ldr	r2, [r3, #20]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800559e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	68da      	ldr	r2, [r3, #12]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80055ae:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2200      	movs	r2, #0
 80055b4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2220      	movs	r2, #32
 80055ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2220      	movs	r2, #32
 80055c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3708      	adds	r7, #8
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}

080055d6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055d6:	b580      	push	{r7, lr}
 80055d8:	b08a      	sub	sp, #40	@ 0x28
 80055da:	af02      	add	r7, sp, #8
 80055dc:	60f8      	str	r0, [r7, #12]
 80055de:	60b9      	str	r1, [r7, #8]
 80055e0:	603b      	str	r3, [r7, #0]
 80055e2:	4613      	mov	r3, r2
 80055e4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055e6:	2300      	movs	r3, #0
 80055e8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	2b20      	cmp	r3, #32
 80055f4:	d175      	bne.n	80056e2 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d002      	beq.n	8005602 <HAL_UART_Transmit+0x2c>
 80055fc:	88fb      	ldrh	r3, [r7, #6]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d101      	bne.n	8005606 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e06e      	b.n	80056e4 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2221      	movs	r2, #33	@ 0x21
 8005610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005614:	f7fc ffe6 	bl	80025e4 <HAL_GetTick>
 8005618:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	88fa      	ldrh	r2, [r7, #6]
 800561e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	88fa      	ldrh	r2, [r7, #6]
 8005624:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800562e:	d108      	bne.n	8005642 <HAL_UART_Transmit+0x6c>
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	691b      	ldr	r3, [r3, #16]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d104      	bne.n	8005642 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005638:	2300      	movs	r3, #0
 800563a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	61bb      	str	r3, [r7, #24]
 8005640:	e003      	b.n	800564a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005646:	2300      	movs	r3, #0
 8005648:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800564a:	e02e      	b.n	80056aa <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	9300      	str	r3, [sp, #0]
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	2200      	movs	r2, #0
 8005654:	2180      	movs	r1, #128	@ 0x80
 8005656:	68f8      	ldr	r0, [r7, #12]
 8005658:	f000 fb1d 	bl	8005c96 <UART_WaitOnFlagUntilTimeout>
 800565c:	4603      	mov	r3, r0
 800565e:	2b00      	cmp	r3, #0
 8005660:	d005      	beq.n	800566e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2220      	movs	r2, #32
 8005666:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800566a:	2303      	movs	r3, #3
 800566c:	e03a      	b.n	80056e4 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800566e:	69fb      	ldr	r3, [r7, #28]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d10b      	bne.n	800568c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005674:	69bb      	ldr	r3, [r7, #24]
 8005676:	881b      	ldrh	r3, [r3, #0]
 8005678:	461a      	mov	r2, r3
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005682:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005684:	69bb      	ldr	r3, [r7, #24]
 8005686:	3302      	adds	r3, #2
 8005688:	61bb      	str	r3, [r7, #24]
 800568a:	e007      	b.n	800569c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	781a      	ldrb	r2, [r3, #0]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	3301      	adds	r3, #1
 800569a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	3b01      	subs	r3, #1
 80056a4:	b29a      	uxth	r2, r3
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d1cb      	bne.n	800564c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	9300      	str	r3, [sp, #0]
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	2200      	movs	r2, #0
 80056bc:	2140      	movs	r1, #64	@ 0x40
 80056be:	68f8      	ldr	r0, [r7, #12]
 80056c0:	f000 fae9 	bl	8005c96 <UART_WaitOnFlagUntilTimeout>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d005      	beq.n	80056d6 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2220      	movs	r2, #32
 80056ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e006      	b.n	80056e4 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2220      	movs	r2, #32
 80056da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80056de:	2300      	movs	r3, #0
 80056e0:	e000      	b.n	80056e4 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80056e2:	2302      	movs	r3, #2
  }
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3720      	adds	r7, #32
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}

080056ec <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	4613      	mov	r3, r2
 80056f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005700:	b2db      	uxtb	r3, r3
 8005702:	2b20      	cmp	r3, #32
 8005704:	d112      	bne.n	800572c <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d002      	beq.n	8005712 <HAL_UART_Receive_IT+0x26>
 800570c:	88fb      	ldrh	r3, [r7, #6]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d101      	bne.n	8005716 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e00b      	b.n	800572e <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2200      	movs	r2, #0
 800571a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800571c:	88fb      	ldrh	r3, [r7, #6]
 800571e:	461a      	mov	r2, r3
 8005720:	68b9      	ldr	r1, [r7, #8]
 8005722:	68f8      	ldr	r0, [r7, #12]
 8005724:	f000 fb10 	bl	8005d48 <UART_Start_Receive_IT>
 8005728:	4603      	mov	r3, r0
 800572a:	e000      	b.n	800572e <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800572c:	2302      	movs	r3, #2
  }
}
 800572e:	4618      	mov	r0, r3
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
	...

08005738 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b0ba      	sub	sp, #232	@ 0xe8
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	695b      	ldr	r3, [r3, #20]
 800575a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800575e:	2300      	movs	r3, #0
 8005760:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005764:	2300      	movs	r3, #0
 8005766:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800576a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800576e:	f003 030f 	and.w	r3, r3, #15
 8005772:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005776:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800577a:	2b00      	cmp	r3, #0
 800577c:	d10f      	bne.n	800579e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800577e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005782:	f003 0320 	and.w	r3, r3, #32
 8005786:	2b00      	cmp	r3, #0
 8005788:	d009      	beq.n	800579e <HAL_UART_IRQHandler+0x66>
 800578a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800578e:	f003 0320 	and.w	r3, r3, #32
 8005792:	2b00      	cmp	r3, #0
 8005794:	d003      	beq.n	800579e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 fbec 	bl	8005f74 <UART_Receive_IT>
      return;
 800579c:	e25b      	b.n	8005c56 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800579e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	f000 80de 	beq.w	8005964 <HAL_UART_IRQHandler+0x22c>
 80057a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057ac:	f003 0301 	and.w	r3, r3, #1
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d106      	bne.n	80057c2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80057b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057b8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f000 80d1 	beq.w	8005964 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80057c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057c6:	f003 0301 	and.w	r3, r3, #1
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00b      	beq.n	80057e6 <HAL_UART_IRQHandler+0xae>
 80057ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d005      	beq.n	80057e6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057de:	f043 0201 	orr.w	r2, r3, #1
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057ea:	f003 0304 	and.w	r3, r3, #4
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00b      	beq.n	800580a <HAL_UART_IRQHandler+0xd2>
 80057f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d005      	beq.n	800580a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005802:	f043 0202 	orr.w	r2, r3, #2
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800580a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800580e:	f003 0302 	and.w	r3, r3, #2
 8005812:	2b00      	cmp	r3, #0
 8005814:	d00b      	beq.n	800582e <HAL_UART_IRQHandler+0xf6>
 8005816:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800581a:	f003 0301 	and.w	r3, r3, #1
 800581e:	2b00      	cmp	r3, #0
 8005820:	d005      	beq.n	800582e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005826:	f043 0204 	orr.w	r2, r3, #4
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800582e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005832:	f003 0308 	and.w	r3, r3, #8
 8005836:	2b00      	cmp	r3, #0
 8005838:	d011      	beq.n	800585e <HAL_UART_IRQHandler+0x126>
 800583a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800583e:	f003 0320 	and.w	r3, r3, #32
 8005842:	2b00      	cmp	r3, #0
 8005844:	d105      	bne.n	8005852 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005846:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800584a:	f003 0301 	and.w	r3, r3, #1
 800584e:	2b00      	cmp	r3, #0
 8005850:	d005      	beq.n	800585e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005856:	f043 0208 	orr.w	r2, r3, #8
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005862:	2b00      	cmp	r3, #0
 8005864:	f000 81f2 	beq.w	8005c4c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005868:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800586c:	f003 0320 	and.w	r3, r3, #32
 8005870:	2b00      	cmp	r3, #0
 8005872:	d008      	beq.n	8005886 <HAL_UART_IRQHandler+0x14e>
 8005874:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005878:	f003 0320 	and.w	r3, r3, #32
 800587c:	2b00      	cmp	r3, #0
 800587e:	d002      	beq.n	8005886 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f000 fb77 	bl	8005f74 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	695b      	ldr	r3, [r3, #20]
 800588c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005890:	2b00      	cmp	r3, #0
 8005892:	bf14      	ite	ne
 8005894:	2301      	movne	r3, #1
 8005896:	2300      	moveq	r3, #0
 8005898:	b2db      	uxtb	r3, r3
 800589a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058a2:	f003 0308 	and.w	r3, r3, #8
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d103      	bne.n	80058b2 <HAL_UART_IRQHandler+0x17a>
 80058aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d04f      	beq.n	8005952 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f000 fa81 	bl	8005dba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d041      	beq.n	800594a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	3314      	adds	r3, #20
 80058cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80058d4:	e853 3f00 	ldrex	r3, [r3]
 80058d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80058dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80058e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	3314      	adds	r3, #20
 80058ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80058f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80058f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80058fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005902:	e841 2300 	strex	r3, r2, [r1]
 8005906:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800590a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1d9      	bne.n	80058c6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005916:	2b00      	cmp	r3, #0
 8005918:	d013      	beq.n	8005942 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800591e:	4a7e      	ldr	r2, [pc, #504]	@ (8005b18 <HAL_UART_IRQHandler+0x3e0>)
 8005920:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005926:	4618      	mov	r0, r3
 8005928:	f7fd fc2a 	bl	8003180 <HAL_DMA_Abort_IT>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d016      	beq.n	8005960 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005936:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005938:	687a      	ldr	r2, [r7, #4]
 800593a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800593c:	4610      	mov	r0, r2
 800593e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005940:	e00e      	b.n	8005960 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f000 f993 	bl	8005c6e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005948:	e00a      	b.n	8005960 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 f98f 	bl	8005c6e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005950:	e006      	b.n	8005960 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f000 f98b 	bl	8005c6e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800595e:	e175      	b.n	8005c4c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005960:	bf00      	nop
    return;
 8005962:	e173      	b.n	8005c4c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005968:	2b01      	cmp	r3, #1
 800596a:	f040 814f 	bne.w	8005c0c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800596e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005972:	f003 0310 	and.w	r3, r3, #16
 8005976:	2b00      	cmp	r3, #0
 8005978:	f000 8148 	beq.w	8005c0c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800597c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005980:	f003 0310 	and.w	r3, r3, #16
 8005984:	2b00      	cmp	r3, #0
 8005986:	f000 8141 	beq.w	8005c0c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800598a:	2300      	movs	r3, #0
 800598c:	60bb      	str	r3, [r7, #8]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	60bb      	str	r3, [r7, #8]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	60bb      	str	r3, [r7, #8]
 800599e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	695b      	ldr	r3, [r3, #20]
 80059a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	f000 80b6 	beq.w	8005b1c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80059bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	f000 8145 	beq.w	8005c50 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80059ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80059ce:	429a      	cmp	r2, r3
 80059d0:	f080 813e 	bcs.w	8005c50 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80059da:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059e0:	699b      	ldr	r3, [r3, #24]
 80059e2:	2b20      	cmp	r3, #32
 80059e4:	f000 8088 	beq.w	8005af8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	330c      	adds	r3, #12
 80059ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80059f6:	e853 3f00 	ldrex	r3, [r3]
 80059fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80059fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a02:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a06:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	330c      	adds	r3, #12
 8005a10:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005a14:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005a18:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005a20:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005a24:	e841 2300 	strex	r3, r2, [r1]
 8005a28:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005a2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d1d9      	bne.n	80059e8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	3314      	adds	r3, #20
 8005a3a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a3e:	e853 3f00 	ldrex	r3, [r3]
 8005a42:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005a44:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a46:	f023 0301 	bic.w	r3, r3, #1
 8005a4a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	3314      	adds	r3, #20
 8005a54:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005a58:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005a5c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a5e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005a60:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005a64:	e841 2300 	strex	r3, r2, [r1]
 8005a68:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005a6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d1e1      	bne.n	8005a34 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	3314      	adds	r3, #20
 8005a76:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a78:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005a7a:	e853 3f00 	ldrex	r3, [r3]
 8005a7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005a80:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	3314      	adds	r3, #20
 8005a90:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005a94:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005a96:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a98:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005a9a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005a9c:	e841 2300 	strex	r3, r2, [r1]
 8005aa0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005aa2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d1e3      	bne.n	8005a70 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2220      	movs	r2, #32
 8005aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	330c      	adds	r3, #12
 8005abc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005abe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ac0:	e853 3f00 	ldrex	r3, [r3]
 8005ac4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005ac6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ac8:	f023 0310 	bic.w	r3, r3, #16
 8005acc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	330c      	adds	r3, #12
 8005ad6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005ada:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005adc:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ade:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005ae0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005ae2:	e841 2300 	strex	r3, r2, [r1]
 8005ae6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005ae8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d1e3      	bne.n	8005ab6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7fd fb09 	bl	800310a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2202      	movs	r2, #2
 8005afc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b06:	b29b      	uxth	r3, r3
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	b29b      	uxth	r3, r3
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f000 f8b6 	bl	8005c80 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b14:	e09c      	b.n	8005c50 <HAL_UART_IRQHandler+0x518>
 8005b16:	bf00      	nop
 8005b18:	08005e7f 	.word	0x08005e7f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	1ad3      	subs	r3, r2, r3
 8005b28:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b30:	b29b      	uxth	r3, r3
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	f000 808e 	beq.w	8005c54 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005b38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	f000 8089 	beq.w	8005c54 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	330c      	adds	r3, #12
 8005b48:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b4c:	e853 3f00 	ldrex	r3, [r3]
 8005b50:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	330c      	adds	r3, #12
 8005b62:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005b66:	647a      	str	r2, [r7, #68]	@ 0x44
 8005b68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b6e:	e841 2300 	strex	r3, r2, [r1]
 8005b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d1e3      	bne.n	8005b42 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	3314      	adds	r3, #20
 8005b80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b84:	e853 3f00 	ldrex	r3, [r3]
 8005b88:	623b      	str	r3, [r7, #32]
   return(result);
 8005b8a:	6a3b      	ldr	r3, [r7, #32]
 8005b8c:	f023 0301 	bic.w	r3, r3, #1
 8005b90:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	3314      	adds	r3, #20
 8005b9a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005b9e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ba4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ba6:	e841 2300 	strex	r3, r2, [r1]
 8005baa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1e3      	bne.n	8005b7a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2220      	movs	r2, #32
 8005bb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	330c      	adds	r3, #12
 8005bc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	e853 3f00 	ldrex	r3, [r3]
 8005bce:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	f023 0310 	bic.w	r3, r3, #16
 8005bd6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	330c      	adds	r3, #12
 8005be0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005be4:	61fa      	str	r2, [r7, #28]
 8005be6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be8:	69b9      	ldr	r1, [r7, #24]
 8005bea:	69fa      	ldr	r2, [r7, #28]
 8005bec:	e841 2300 	strex	r3, r2, [r1]
 8005bf0:	617b      	str	r3, [r7, #20]
   return(result);
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d1e3      	bne.n	8005bc0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2202      	movs	r2, #2
 8005bfc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005bfe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005c02:	4619      	mov	r1, r3
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f000 f83b 	bl	8005c80 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005c0a:	e023      	b.n	8005c54 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005c0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d009      	beq.n	8005c2c <HAL_UART_IRQHandler+0x4f4>
 8005c18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d003      	beq.n	8005c2c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f000 f93e 	bl	8005ea6 <UART_Transmit_IT>
    return;
 8005c2a:	e014      	b.n	8005c56 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005c2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d00e      	beq.n	8005c56 <HAL_UART_IRQHandler+0x51e>
 8005c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d008      	beq.n	8005c56 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f000 f97d 	bl	8005f44 <UART_EndTransmit_IT>
    return;
 8005c4a:	e004      	b.n	8005c56 <HAL_UART_IRQHandler+0x51e>
    return;
 8005c4c:	bf00      	nop
 8005c4e:	e002      	b.n	8005c56 <HAL_UART_IRQHandler+0x51e>
      return;
 8005c50:	bf00      	nop
 8005c52:	e000      	b.n	8005c56 <HAL_UART_IRQHandler+0x51e>
      return;
 8005c54:	bf00      	nop
  }
}
 8005c56:	37e8      	adds	r7, #232	@ 0xe8
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}

08005c5c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b083      	sub	sp, #12
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005c64:	bf00      	nop
 8005c66:	370c      	adds	r7, #12
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bc80      	pop	{r7}
 8005c6c:	4770      	bx	lr

08005c6e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c6e:	b480      	push	{r7}
 8005c70:	b083      	sub	sp, #12
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005c76:	bf00      	nop
 8005c78:	370c      	adds	r7, #12
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bc80      	pop	{r7}
 8005c7e:	4770      	bx	lr

08005c80 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	460b      	mov	r3, r1
 8005c8a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005c8c:	bf00      	nop
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bc80      	pop	{r7}
 8005c94:	4770      	bx	lr

08005c96 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005c96:	b580      	push	{r7, lr}
 8005c98:	b086      	sub	sp, #24
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	60f8      	str	r0, [r7, #12]
 8005c9e:	60b9      	str	r1, [r7, #8]
 8005ca0:	603b      	str	r3, [r7, #0]
 8005ca2:	4613      	mov	r3, r2
 8005ca4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ca6:	e03b      	b.n	8005d20 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ca8:	6a3b      	ldr	r3, [r7, #32]
 8005caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cae:	d037      	beq.n	8005d20 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cb0:	f7fc fc98 	bl	80025e4 <HAL_GetTick>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	1ad3      	subs	r3, r2, r3
 8005cba:	6a3a      	ldr	r2, [r7, #32]
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d302      	bcc.n	8005cc6 <UART_WaitOnFlagUntilTimeout+0x30>
 8005cc0:	6a3b      	ldr	r3, [r7, #32]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d101      	bne.n	8005cca <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e03a      	b.n	8005d40 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68db      	ldr	r3, [r3, #12]
 8005cd0:	f003 0304 	and.w	r3, r3, #4
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d023      	beq.n	8005d20 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	2b80      	cmp	r3, #128	@ 0x80
 8005cdc:	d020      	beq.n	8005d20 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	2b40      	cmp	r3, #64	@ 0x40
 8005ce2:	d01d      	beq.n	8005d20 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f003 0308 	and.w	r3, r3, #8
 8005cee:	2b08      	cmp	r3, #8
 8005cf0:	d116      	bne.n	8005d20 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	617b      	str	r3, [r7, #20]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	617b      	str	r3, [r7, #20]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	617b      	str	r3, [r7, #20]
 8005d06:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d08:	68f8      	ldr	r0, [r7, #12]
 8005d0a:	f000 f856 	bl	8005dba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2208      	movs	r2, #8
 8005d12:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e00f      	b.n	8005d40 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	4013      	ands	r3, r2
 8005d2a:	68ba      	ldr	r2, [r7, #8]
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	bf0c      	ite	eq
 8005d30:	2301      	moveq	r3, #1
 8005d32:	2300      	movne	r3, #0
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	461a      	mov	r2, r3
 8005d38:	79fb      	ldrb	r3, [r7, #7]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d0b4      	beq.n	8005ca8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d3e:	2300      	movs	r3, #0
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3718      	adds	r7, #24
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}

08005d48 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b085      	sub	sp, #20
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	60b9      	str	r1, [r7, #8]
 8005d52:	4613      	mov	r3, r2
 8005d54:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	68ba      	ldr	r2, [r7, #8]
 8005d5a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	88fa      	ldrh	r2, [r7, #6]
 8005d60:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	88fa      	ldrh	r2, [r7, #6]
 8005d66:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2222      	movs	r2, #34	@ 0x22
 8005d72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d007      	beq.n	8005d8e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68da      	ldr	r2, [r3, #12]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d8c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	695a      	ldr	r2, [r3, #20]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f042 0201 	orr.w	r2, r2, #1
 8005d9c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	68da      	ldr	r2, [r3, #12]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f042 0220 	orr.w	r2, r2, #32
 8005dac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005dae:	2300      	movs	r3, #0
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3714      	adds	r7, #20
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bc80      	pop	{r7}
 8005db8:	4770      	bx	lr

08005dba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005dba:	b480      	push	{r7}
 8005dbc:	b095      	sub	sp, #84	@ 0x54
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	330c      	adds	r3, #12
 8005dc8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dcc:	e853 3f00 	ldrex	r3, [r3]
 8005dd0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005dd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	330c      	adds	r3, #12
 8005de0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005de2:	643a      	str	r2, [r7, #64]	@ 0x40
 8005de4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005de8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005dea:	e841 2300 	strex	r3, r2, [r1]
 8005dee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d1e5      	bne.n	8005dc2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	3314      	adds	r3, #20
 8005dfc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dfe:	6a3b      	ldr	r3, [r7, #32]
 8005e00:	e853 3f00 	ldrex	r3, [r3]
 8005e04:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e06:	69fb      	ldr	r3, [r7, #28]
 8005e08:	f023 0301 	bic.w	r3, r3, #1
 8005e0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	3314      	adds	r3, #20
 8005e14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e16:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e18:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e1a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e1e:	e841 2300 	strex	r3, r2, [r1]
 8005e22:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d1e5      	bne.n	8005df6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d119      	bne.n	8005e66 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	330c      	adds	r3, #12
 8005e38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	e853 3f00 	ldrex	r3, [r3]
 8005e40:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	f023 0310 	bic.w	r3, r3, #16
 8005e48:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	330c      	adds	r3, #12
 8005e50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e52:	61ba      	str	r2, [r7, #24]
 8005e54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e56:	6979      	ldr	r1, [r7, #20]
 8005e58:	69ba      	ldr	r2, [r7, #24]
 8005e5a:	e841 2300 	strex	r3, r2, [r1]
 8005e5e:	613b      	str	r3, [r7, #16]
   return(result);
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d1e5      	bne.n	8005e32 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2220      	movs	r2, #32
 8005e6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005e74:	bf00      	nop
 8005e76:	3754      	adds	r7, #84	@ 0x54
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bc80      	pop	{r7}
 8005e7c:	4770      	bx	lr

08005e7e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005e7e:	b580      	push	{r7, lr}
 8005e80:	b084      	sub	sp, #16
 8005e82:	af00      	add	r7, sp, #0
 8005e84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e8a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2200      	movs	r2, #0
 8005e96:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e98:	68f8      	ldr	r0, [r7, #12]
 8005e9a:	f7ff fee8 	bl	8005c6e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e9e:	bf00      	nop
 8005ea0:	3710      	adds	r7, #16
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	b085      	sub	sp, #20
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b21      	cmp	r3, #33	@ 0x21
 8005eb8:	d13e      	bne.n	8005f38 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ec2:	d114      	bne.n	8005eee <UART_Transmit_IT+0x48>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	691b      	ldr	r3, [r3, #16]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d110      	bne.n	8005eee <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6a1b      	ldr	r3, [r3, #32]
 8005ed0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	881b      	ldrh	r3, [r3, #0]
 8005ed6:	461a      	mov	r2, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ee0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6a1b      	ldr	r3, [r3, #32]
 8005ee6:	1c9a      	adds	r2, r3, #2
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	621a      	str	r2, [r3, #32]
 8005eec:	e008      	b.n	8005f00 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6a1b      	ldr	r3, [r3, #32]
 8005ef2:	1c59      	adds	r1, r3, #1
 8005ef4:	687a      	ldr	r2, [r7, #4]
 8005ef6:	6211      	str	r1, [r2, #32]
 8005ef8:	781a      	ldrb	r2, [r3, #0]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005f04:	b29b      	uxth	r3, r3
 8005f06:	3b01      	subs	r3, #1
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	687a      	ldr	r2, [r7, #4]
 8005f0c:	4619      	mov	r1, r3
 8005f0e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d10f      	bne.n	8005f34 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	68da      	ldr	r2, [r3, #12]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f22:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68da      	ldr	r2, [r3, #12]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f32:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005f34:	2300      	movs	r3, #0
 8005f36:	e000      	b.n	8005f3a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005f38:	2302      	movs	r3, #2
  }
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	3714      	adds	r7, #20
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bc80      	pop	{r7}
 8005f42:	4770      	bx	lr

08005f44 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b082      	sub	sp, #8
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	68da      	ldr	r2, [r3, #12]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f5a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2220      	movs	r2, #32
 8005f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f7ff fe79 	bl	8005c5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005f6a:	2300      	movs	r3, #0
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3708      	adds	r7, #8
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b08c      	sub	sp, #48	@ 0x30
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005f82:	b2db      	uxtb	r3, r3
 8005f84:	2b22      	cmp	r3, #34	@ 0x22
 8005f86:	f040 80ae 	bne.w	80060e6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f92:	d117      	bne.n	8005fc4 <UART_Receive_IT+0x50>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	691b      	ldr	r3, [r3, #16]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d113      	bne.n	8005fc4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fb2:	b29a      	uxth	r2, r3
 8005fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fbc:	1c9a      	adds	r2, r3, #2
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	629a      	str	r2, [r3, #40]	@ 0x28
 8005fc2:	e026      	b.n	8006012 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fd6:	d007      	beq.n	8005fe8 <UART_Receive_IT+0x74>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d10a      	bne.n	8005ff6 <UART_Receive_IT+0x82>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d106      	bne.n	8005ff6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	b2da      	uxtb	r2, r3
 8005ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff2:	701a      	strb	r2, [r3, #0]
 8005ff4:	e008      	b.n	8006008 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	b2db      	uxtb	r3, r3
 8005ffe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006002:	b2da      	uxtb	r2, r3
 8006004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006006:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800600c:	1c5a      	adds	r2, r3, #1
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006016:	b29b      	uxth	r3, r3
 8006018:	3b01      	subs	r3, #1
 800601a:	b29b      	uxth	r3, r3
 800601c:	687a      	ldr	r2, [r7, #4]
 800601e:	4619      	mov	r1, r3
 8006020:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006022:	2b00      	cmp	r3, #0
 8006024:	d15d      	bne.n	80060e2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	68da      	ldr	r2, [r3, #12]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f022 0220 	bic.w	r2, r2, #32
 8006034:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	68da      	ldr	r2, [r3, #12]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006044:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	695a      	ldr	r2, [r3, #20]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f022 0201 	bic.w	r2, r2, #1
 8006054:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2220      	movs	r2, #32
 800605a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006068:	2b01      	cmp	r3, #1
 800606a:	d135      	bne.n	80060d8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	330c      	adds	r3, #12
 8006078:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	e853 3f00 	ldrex	r3, [r3]
 8006080:	613b      	str	r3, [r7, #16]
   return(result);
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	f023 0310 	bic.w	r3, r3, #16
 8006088:	627b      	str	r3, [r7, #36]	@ 0x24
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	330c      	adds	r3, #12
 8006090:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006092:	623a      	str	r2, [r7, #32]
 8006094:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006096:	69f9      	ldr	r1, [r7, #28]
 8006098:	6a3a      	ldr	r2, [r7, #32]
 800609a:	e841 2300 	strex	r3, r2, [r1]
 800609e:	61bb      	str	r3, [r7, #24]
   return(result);
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d1e5      	bne.n	8006072 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f003 0310 	and.w	r3, r3, #16
 80060b0:	2b10      	cmp	r3, #16
 80060b2:	d10a      	bne.n	80060ca <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80060b4:	2300      	movs	r3, #0
 80060b6:	60fb      	str	r3, [r7, #12]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	60fb      	str	r3, [r7, #12]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	60fb      	str	r3, [r7, #12]
 80060c8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80060ce:	4619      	mov	r1, r3
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f7ff fdd5 	bl	8005c80 <HAL_UARTEx_RxEventCallback>
 80060d6:	e002      	b.n	80060de <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f7fa feff 	bl	8000edc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80060de:	2300      	movs	r3, #0
 80060e0:	e002      	b.n	80060e8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80060e2:	2300      	movs	r3, #0
 80060e4:	e000      	b.n	80060e8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80060e6:	2302      	movs	r3, #2
  }
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3730      	adds	r7, #48	@ 0x30
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b084      	sub	sp, #16
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	691b      	ldr	r3, [r3, #16]
 80060fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	68da      	ldr	r2, [r3, #12]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	430a      	orrs	r2, r1
 800610c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	689a      	ldr	r2, [r3, #8]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	691b      	ldr	r3, [r3, #16]
 8006116:	431a      	orrs	r2, r3
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	695b      	ldr	r3, [r3, #20]
 800611c:	4313      	orrs	r3, r2
 800611e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800612a:	f023 030c 	bic.w	r3, r3, #12
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	6812      	ldr	r2, [r2, #0]
 8006132:	68b9      	ldr	r1, [r7, #8]
 8006134:	430b      	orrs	r3, r1
 8006136:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	695b      	ldr	r3, [r3, #20]
 800613e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	699a      	ldr	r2, [r3, #24]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	430a      	orrs	r2, r1
 800614c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a2c      	ldr	r2, [pc, #176]	@ (8006204 <UART_SetConfig+0x114>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d103      	bne.n	8006160 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006158:	f7fe faba 	bl	80046d0 <HAL_RCC_GetPCLK2Freq>
 800615c:	60f8      	str	r0, [r7, #12]
 800615e:	e002      	b.n	8006166 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006160:	f7fe faa2 	bl	80046a8 <HAL_RCC_GetPCLK1Freq>
 8006164:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	4613      	mov	r3, r2
 800616a:	009b      	lsls	r3, r3, #2
 800616c:	4413      	add	r3, r2
 800616e:	009a      	lsls	r2, r3, #2
 8006170:	441a      	add	r2, r3
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	009b      	lsls	r3, r3, #2
 8006178:	fbb2 f3f3 	udiv	r3, r2, r3
 800617c:	4a22      	ldr	r2, [pc, #136]	@ (8006208 <UART_SetConfig+0x118>)
 800617e:	fba2 2303 	umull	r2, r3, r2, r3
 8006182:	095b      	lsrs	r3, r3, #5
 8006184:	0119      	lsls	r1, r3, #4
 8006186:	68fa      	ldr	r2, [r7, #12]
 8006188:	4613      	mov	r3, r2
 800618a:	009b      	lsls	r3, r3, #2
 800618c:	4413      	add	r3, r2
 800618e:	009a      	lsls	r2, r3, #2
 8006190:	441a      	add	r2, r3
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	009b      	lsls	r3, r3, #2
 8006198:	fbb2 f2f3 	udiv	r2, r2, r3
 800619c:	4b1a      	ldr	r3, [pc, #104]	@ (8006208 <UART_SetConfig+0x118>)
 800619e:	fba3 0302 	umull	r0, r3, r3, r2
 80061a2:	095b      	lsrs	r3, r3, #5
 80061a4:	2064      	movs	r0, #100	@ 0x64
 80061a6:	fb00 f303 	mul.w	r3, r0, r3
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	011b      	lsls	r3, r3, #4
 80061ae:	3332      	adds	r3, #50	@ 0x32
 80061b0:	4a15      	ldr	r2, [pc, #84]	@ (8006208 <UART_SetConfig+0x118>)
 80061b2:	fba2 2303 	umull	r2, r3, r2, r3
 80061b6:	095b      	lsrs	r3, r3, #5
 80061b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061bc:	4419      	add	r1, r3
 80061be:	68fa      	ldr	r2, [r7, #12]
 80061c0:	4613      	mov	r3, r2
 80061c2:	009b      	lsls	r3, r3, #2
 80061c4:	4413      	add	r3, r2
 80061c6:	009a      	lsls	r2, r3, #2
 80061c8:	441a      	add	r2, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80061d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006208 <UART_SetConfig+0x118>)
 80061d6:	fba3 0302 	umull	r0, r3, r3, r2
 80061da:	095b      	lsrs	r3, r3, #5
 80061dc:	2064      	movs	r0, #100	@ 0x64
 80061de:	fb00 f303 	mul.w	r3, r0, r3
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	011b      	lsls	r3, r3, #4
 80061e6:	3332      	adds	r3, #50	@ 0x32
 80061e8:	4a07      	ldr	r2, [pc, #28]	@ (8006208 <UART_SetConfig+0x118>)
 80061ea:	fba2 2303 	umull	r2, r3, r2, r3
 80061ee:	095b      	lsrs	r3, r3, #5
 80061f0:	f003 020f 	and.w	r2, r3, #15
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	440a      	add	r2, r1
 80061fa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80061fc:	bf00      	nop
 80061fe:	3710      	adds	r7, #16
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}
 8006204:	40013800 	.word	0x40013800
 8006208:	51eb851f 	.word	0x51eb851f

0800620c <atoi>:
 800620c:	220a      	movs	r2, #10
 800620e:	2100      	movs	r1, #0
 8006210:	f000 b87a 	b.w	8006308 <strtol>

08006214 <_strtol_l.isra.0>:
 8006214:	2b24      	cmp	r3, #36	@ 0x24
 8006216:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800621a:	4686      	mov	lr, r0
 800621c:	4690      	mov	r8, r2
 800621e:	d801      	bhi.n	8006224 <_strtol_l.isra.0+0x10>
 8006220:	2b01      	cmp	r3, #1
 8006222:	d106      	bne.n	8006232 <_strtol_l.isra.0+0x1e>
 8006224:	f000 f8ec 	bl	8006400 <__errno>
 8006228:	2316      	movs	r3, #22
 800622a:	6003      	str	r3, [r0, #0]
 800622c:	2000      	movs	r0, #0
 800622e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006232:	460d      	mov	r5, r1
 8006234:	4833      	ldr	r0, [pc, #204]	@ (8006304 <_strtol_l.isra.0+0xf0>)
 8006236:	462a      	mov	r2, r5
 8006238:	f815 4b01 	ldrb.w	r4, [r5], #1
 800623c:	5d06      	ldrb	r6, [r0, r4]
 800623e:	f016 0608 	ands.w	r6, r6, #8
 8006242:	d1f8      	bne.n	8006236 <_strtol_l.isra.0+0x22>
 8006244:	2c2d      	cmp	r4, #45	@ 0x2d
 8006246:	d110      	bne.n	800626a <_strtol_l.isra.0+0x56>
 8006248:	2601      	movs	r6, #1
 800624a:	782c      	ldrb	r4, [r5, #0]
 800624c:	1c95      	adds	r5, r2, #2
 800624e:	f033 0210 	bics.w	r2, r3, #16
 8006252:	d115      	bne.n	8006280 <_strtol_l.isra.0+0x6c>
 8006254:	2c30      	cmp	r4, #48	@ 0x30
 8006256:	d10d      	bne.n	8006274 <_strtol_l.isra.0+0x60>
 8006258:	782a      	ldrb	r2, [r5, #0]
 800625a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800625e:	2a58      	cmp	r2, #88	@ 0x58
 8006260:	d108      	bne.n	8006274 <_strtol_l.isra.0+0x60>
 8006262:	786c      	ldrb	r4, [r5, #1]
 8006264:	3502      	adds	r5, #2
 8006266:	2310      	movs	r3, #16
 8006268:	e00a      	b.n	8006280 <_strtol_l.isra.0+0x6c>
 800626a:	2c2b      	cmp	r4, #43	@ 0x2b
 800626c:	bf04      	itt	eq
 800626e:	782c      	ldrbeq	r4, [r5, #0]
 8006270:	1c95      	addeq	r5, r2, #2
 8006272:	e7ec      	b.n	800624e <_strtol_l.isra.0+0x3a>
 8006274:	2b00      	cmp	r3, #0
 8006276:	d1f6      	bne.n	8006266 <_strtol_l.isra.0+0x52>
 8006278:	2c30      	cmp	r4, #48	@ 0x30
 800627a:	bf14      	ite	ne
 800627c:	230a      	movne	r3, #10
 800627e:	2308      	moveq	r3, #8
 8006280:	2200      	movs	r2, #0
 8006282:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006286:	f10c 3cff 	add.w	ip, ip, #4294967295
 800628a:	fbbc f9f3 	udiv	r9, ip, r3
 800628e:	4610      	mov	r0, r2
 8006290:	fb03 ca19 	mls	sl, r3, r9, ip
 8006294:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006298:	2f09      	cmp	r7, #9
 800629a:	d80f      	bhi.n	80062bc <_strtol_l.isra.0+0xa8>
 800629c:	463c      	mov	r4, r7
 800629e:	42a3      	cmp	r3, r4
 80062a0:	dd1b      	ble.n	80062da <_strtol_l.isra.0+0xc6>
 80062a2:	1c57      	adds	r7, r2, #1
 80062a4:	d007      	beq.n	80062b6 <_strtol_l.isra.0+0xa2>
 80062a6:	4581      	cmp	r9, r0
 80062a8:	d314      	bcc.n	80062d4 <_strtol_l.isra.0+0xc0>
 80062aa:	d101      	bne.n	80062b0 <_strtol_l.isra.0+0x9c>
 80062ac:	45a2      	cmp	sl, r4
 80062ae:	db11      	blt.n	80062d4 <_strtol_l.isra.0+0xc0>
 80062b0:	2201      	movs	r2, #1
 80062b2:	fb00 4003 	mla	r0, r0, r3, r4
 80062b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80062ba:	e7eb      	b.n	8006294 <_strtol_l.isra.0+0x80>
 80062bc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80062c0:	2f19      	cmp	r7, #25
 80062c2:	d801      	bhi.n	80062c8 <_strtol_l.isra.0+0xb4>
 80062c4:	3c37      	subs	r4, #55	@ 0x37
 80062c6:	e7ea      	b.n	800629e <_strtol_l.isra.0+0x8a>
 80062c8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80062cc:	2f19      	cmp	r7, #25
 80062ce:	d804      	bhi.n	80062da <_strtol_l.isra.0+0xc6>
 80062d0:	3c57      	subs	r4, #87	@ 0x57
 80062d2:	e7e4      	b.n	800629e <_strtol_l.isra.0+0x8a>
 80062d4:	f04f 32ff 	mov.w	r2, #4294967295
 80062d8:	e7ed      	b.n	80062b6 <_strtol_l.isra.0+0xa2>
 80062da:	1c53      	adds	r3, r2, #1
 80062dc:	d108      	bne.n	80062f0 <_strtol_l.isra.0+0xdc>
 80062de:	2322      	movs	r3, #34	@ 0x22
 80062e0:	4660      	mov	r0, ip
 80062e2:	f8ce 3000 	str.w	r3, [lr]
 80062e6:	f1b8 0f00 	cmp.w	r8, #0
 80062ea:	d0a0      	beq.n	800622e <_strtol_l.isra.0+0x1a>
 80062ec:	1e69      	subs	r1, r5, #1
 80062ee:	e006      	b.n	80062fe <_strtol_l.isra.0+0xea>
 80062f0:	b106      	cbz	r6, 80062f4 <_strtol_l.isra.0+0xe0>
 80062f2:	4240      	negs	r0, r0
 80062f4:	f1b8 0f00 	cmp.w	r8, #0
 80062f8:	d099      	beq.n	800622e <_strtol_l.isra.0+0x1a>
 80062fa:	2a00      	cmp	r2, #0
 80062fc:	d1f6      	bne.n	80062ec <_strtol_l.isra.0+0xd8>
 80062fe:	f8c8 1000 	str.w	r1, [r8]
 8006302:	e794      	b.n	800622e <_strtol_l.isra.0+0x1a>
 8006304:	0800779b 	.word	0x0800779b

08006308 <strtol>:
 8006308:	4613      	mov	r3, r2
 800630a:	460a      	mov	r2, r1
 800630c:	4601      	mov	r1, r0
 800630e:	4802      	ldr	r0, [pc, #8]	@ (8006318 <strtol+0x10>)
 8006310:	6800      	ldr	r0, [r0, #0]
 8006312:	f7ff bf7f 	b.w	8006214 <_strtol_l.isra.0>
 8006316:	bf00      	nop
 8006318:	20000010 	.word	0x20000010

0800631c <sniprintf>:
 800631c:	b40c      	push	{r2, r3}
 800631e:	b530      	push	{r4, r5, lr}
 8006320:	4b18      	ldr	r3, [pc, #96]	@ (8006384 <sniprintf+0x68>)
 8006322:	1e0c      	subs	r4, r1, #0
 8006324:	681d      	ldr	r5, [r3, #0]
 8006326:	b09d      	sub	sp, #116	@ 0x74
 8006328:	da08      	bge.n	800633c <sniprintf+0x20>
 800632a:	238b      	movs	r3, #139	@ 0x8b
 800632c:	f04f 30ff 	mov.w	r0, #4294967295
 8006330:	602b      	str	r3, [r5, #0]
 8006332:	b01d      	add	sp, #116	@ 0x74
 8006334:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006338:	b002      	add	sp, #8
 800633a:	4770      	bx	lr
 800633c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006340:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006344:	f04f 0300 	mov.w	r3, #0
 8006348:	931b      	str	r3, [sp, #108]	@ 0x6c
 800634a:	bf0c      	ite	eq
 800634c:	4623      	moveq	r3, r4
 800634e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006352:	9304      	str	r3, [sp, #16]
 8006354:	9307      	str	r3, [sp, #28]
 8006356:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800635a:	9002      	str	r0, [sp, #8]
 800635c:	9006      	str	r0, [sp, #24]
 800635e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006362:	4628      	mov	r0, r5
 8006364:	ab21      	add	r3, sp, #132	@ 0x84
 8006366:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006368:	a902      	add	r1, sp, #8
 800636a:	9301      	str	r3, [sp, #4]
 800636c:	f000 f9d4 	bl	8006718 <_svfiprintf_r>
 8006370:	1c43      	adds	r3, r0, #1
 8006372:	bfbc      	itt	lt
 8006374:	238b      	movlt	r3, #139	@ 0x8b
 8006376:	602b      	strlt	r3, [r5, #0]
 8006378:	2c00      	cmp	r4, #0
 800637a:	d0da      	beq.n	8006332 <sniprintf+0x16>
 800637c:	2200      	movs	r2, #0
 800637e:	9b02      	ldr	r3, [sp, #8]
 8006380:	701a      	strb	r2, [r3, #0]
 8006382:	e7d6      	b.n	8006332 <sniprintf+0x16>
 8006384:	20000010 	.word	0x20000010

08006388 <siprintf>:
 8006388:	b40e      	push	{r1, r2, r3}
 800638a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800638e:	b510      	push	{r4, lr}
 8006390:	2400      	movs	r4, #0
 8006392:	b09d      	sub	sp, #116	@ 0x74
 8006394:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006396:	9002      	str	r0, [sp, #8]
 8006398:	9006      	str	r0, [sp, #24]
 800639a:	9107      	str	r1, [sp, #28]
 800639c:	9104      	str	r1, [sp, #16]
 800639e:	4809      	ldr	r0, [pc, #36]	@ (80063c4 <siprintf+0x3c>)
 80063a0:	4909      	ldr	r1, [pc, #36]	@ (80063c8 <siprintf+0x40>)
 80063a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80063a6:	9105      	str	r1, [sp, #20]
 80063a8:	6800      	ldr	r0, [r0, #0]
 80063aa:	a902      	add	r1, sp, #8
 80063ac:	9301      	str	r3, [sp, #4]
 80063ae:	941b      	str	r4, [sp, #108]	@ 0x6c
 80063b0:	f000 f9b2 	bl	8006718 <_svfiprintf_r>
 80063b4:	9b02      	ldr	r3, [sp, #8]
 80063b6:	701c      	strb	r4, [r3, #0]
 80063b8:	b01d      	add	sp, #116	@ 0x74
 80063ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063be:	b003      	add	sp, #12
 80063c0:	4770      	bx	lr
 80063c2:	bf00      	nop
 80063c4:	20000010 	.word	0x20000010
 80063c8:	ffff0208 	.word	0xffff0208

080063cc <memset>:
 80063cc:	4603      	mov	r3, r0
 80063ce:	4402      	add	r2, r0
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d100      	bne.n	80063d6 <memset+0xa>
 80063d4:	4770      	bx	lr
 80063d6:	f803 1b01 	strb.w	r1, [r3], #1
 80063da:	e7f9      	b.n	80063d0 <memset+0x4>

080063dc <strncmp>:
 80063dc:	b510      	push	{r4, lr}
 80063de:	b16a      	cbz	r2, 80063fc <strncmp+0x20>
 80063e0:	3901      	subs	r1, #1
 80063e2:	1884      	adds	r4, r0, r2
 80063e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063e8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80063ec:	429a      	cmp	r2, r3
 80063ee:	d103      	bne.n	80063f8 <strncmp+0x1c>
 80063f0:	42a0      	cmp	r0, r4
 80063f2:	d001      	beq.n	80063f8 <strncmp+0x1c>
 80063f4:	2a00      	cmp	r2, #0
 80063f6:	d1f5      	bne.n	80063e4 <strncmp+0x8>
 80063f8:	1ad0      	subs	r0, r2, r3
 80063fa:	bd10      	pop	{r4, pc}
 80063fc:	4610      	mov	r0, r2
 80063fe:	e7fc      	b.n	80063fa <strncmp+0x1e>

08006400 <__errno>:
 8006400:	4b01      	ldr	r3, [pc, #4]	@ (8006408 <__errno+0x8>)
 8006402:	6818      	ldr	r0, [r3, #0]
 8006404:	4770      	bx	lr
 8006406:	bf00      	nop
 8006408:	20000010 	.word	0x20000010

0800640c <__libc_init_array>:
 800640c:	b570      	push	{r4, r5, r6, lr}
 800640e:	2600      	movs	r6, #0
 8006410:	4d0c      	ldr	r5, [pc, #48]	@ (8006444 <__libc_init_array+0x38>)
 8006412:	4c0d      	ldr	r4, [pc, #52]	@ (8006448 <__libc_init_array+0x3c>)
 8006414:	1b64      	subs	r4, r4, r5
 8006416:	10a4      	asrs	r4, r4, #2
 8006418:	42a6      	cmp	r6, r4
 800641a:	d109      	bne.n	8006430 <__libc_init_array+0x24>
 800641c:	f000 fc76 	bl	8006d0c <_init>
 8006420:	2600      	movs	r6, #0
 8006422:	4d0a      	ldr	r5, [pc, #40]	@ (800644c <__libc_init_array+0x40>)
 8006424:	4c0a      	ldr	r4, [pc, #40]	@ (8006450 <__libc_init_array+0x44>)
 8006426:	1b64      	subs	r4, r4, r5
 8006428:	10a4      	asrs	r4, r4, #2
 800642a:	42a6      	cmp	r6, r4
 800642c:	d105      	bne.n	800643a <__libc_init_array+0x2e>
 800642e:	bd70      	pop	{r4, r5, r6, pc}
 8006430:	f855 3b04 	ldr.w	r3, [r5], #4
 8006434:	4798      	blx	r3
 8006436:	3601      	adds	r6, #1
 8006438:	e7ee      	b.n	8006418 <__libc_init_array+0xc>
 800643a:	f855 3b04 	ldr.w	r3, [r5], #4
 800643e:	4798      	blx	r3
 8006440:	3601      	adds	r6, #1
 8006442:	e7f2      	b.n	800642a <__libc_init_array+0x1e>
 8006444:	080078d8 	.word	0x080078d8
 8006448:	080078d8 	.word	0x080078d8
 800644c:	080078d8 	.word	0x080078d8
 8006450:	080078dc 	.word	0x080078dc

08006454 <__retarget_lock_acquire_recursive>:
 8006454:	4770      	bx	lr

08006456 <__retarget_lock_release_recursive>:
 8006456:	4770      	bx	lr

08006458 <memcpy>:
 8006458:	440a      	add	r2, r1
 800645a:	4291      	cmp	r1, r2
 800645c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006460:	d100      	bne.n	8006464 <memcpy+0xc>
 8006462:	4770      	bx	lr
 8006464:	b510      	push	{r4, lr}
 8006466:	f811 4b01 	ldrb.w	r4, [r1], #1
 800646a:	4291      	cmp	r1, r2
 800646c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006470:	d1f9      	bne.n	8006466 <memcpy+0xe>
 8006472:	bd10      	pop	{r4, pc}

08006474 <_free_r>:
 8006474:	b538      	push	{r3, r4, r5, lr}
 8006476:	4605      	mov	r5, r0
 8006478:	2900      	cmp	r1, #0
 800647a:	d040      	beq.n	80064fe <_free_r+0x8a>
 800647c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006480:	1f0c      	subs	r4, r1, #4
 8006482:	2b00      	cmp	r3, #0
 8006484:	bfb8      	it	lt
 8006486:	18e4      	addlt	r4, r4, r3
 8006488:	f000 f8de 	bl	8006648 <__malloc_lock>
 800648c:	4a1c      	ldr	r2, [pc, #112]	@ (8006500 <_free_r+0x8c>)
 800648e:	6813      	ldr	r3, [r2, #0]
 8006490:	b933      	cbnz	r3, 80064a0 <_free_r+0x2c>
 8006492:	6063      	str	r3, [r4, #4]
 8006494:	6014      	str	r4, [r2, #0]
 8006496:	4628      	mov	r0, r5
 8006498:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800649c:	f000 b8da 	b.w	8006654 <__malloc_unlock>
 80064a0:	42a3      	cmp	r3, r4
 80064a2:	d908      	bls.n	80064b6 <_free_r+0x42>
 80064a4:	6820      	ldr	r0, [r4, #0]
 80064a6:	1821      	adds	r1, r4, r0
 80064a8:	428b      	cmp	r3, r1
 80064aa:	bf01      	itttt	eq
 80064ac:	6819      	ldreq	r1, [r3, #0]
 80064ae:	685b      	ldreq	r3, [r3, #4]
 80064b0:	1809      	addeq	r1, r1, r0
 80064b2:	6021      	streq	r1, [r4, #0]
 80064b4:	e7ed      	b.n	8006492 <_free_r+0x1e>
 80064b6:	461a      	mov	r2, r3
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	b10b      	cbz	r3, 80064c0 <_free_r+0x4c>
 80064bc:	42a3      	cmp	r3, r4
 80064be:	d9fa      	bls.n	80064b6 <_free_r+0x42>
 80064c0:	6811      	ldr	r1, [r2, #0]
 80064c2:	1850      	adds	r0, r2, r1
 80064c4:	42a0      	cmp	r0, r4
 80064c6:	d10b      	bne.n	80064e0 <_free_r+0x6c>
 80064c8:	6820      	ldr	r0, [r4, #0]
 80064ca:	4401      	add	r1, r0
 80064cc:	1850      	adds	r0, r2, r1
 80064ce:	4283      	cmp	r3, r0
 80064d0:	6011      	str	r1, [r2, #0]
 80064d2:	d1e0      	bne.n	8006496 <_free_r+0x22>
 80064d4:	6818      	ldr	r0, [r3, #0]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	4408      	add	r0, r1
 80064da:	6010      	str	r0, [r2, #0]
 80064dc:	6053      	str	r3, [r2, #4]
 80064de:	e7da      	b.n	8006496 <_free_r+0x22>
 80064e0:	d902      	bls.n	80064e8 <_free_r+0x74>
 80064e2:	230c      	movs	r3, #12
 80064e4:	602b      	str	r3, [r5, #0]
 80064e6:	e7d6      	b.n	8006496 <_free_r+0x22>
 80064e8:	6820      	ldr	r0, [r4, #0]
 80064ea:	1821      	adds	r1, r4, r0
 80064ec:	428b      	cmp	r3, r1
 80064ee:	bf01      	itttt	eq
 80064f0:	6819      	ldreq	r1, [r3, #0]
 80064f2:	685b      	ldreq	r3, [r3, #4]
 80064f4:	1809      	addeq	r1, r1, r0
 80064f6:	6021      	streq	r1, [r4, #0]
 80064f8:	6063      	str	r3, [r4, #4]
 80064fa:	6054      	str	r4, [r2, #4]
 80064fc:	e7cb      	b.n	8006496 <_free_r+0x22>
 80064fe:	bd38      	pop	{r3, r4, r5, pc}
 8006500:	200008b0 	.word	0x200008b0

08006504 <sbrk_aligned>:
 8006504:	b570      	push	{r4, r5, r6, lr}
 8006506:	4e0f      	ldr	r6, [pc, #60]	@ (8006544 <sbrk_aligned+0x40>)
 8006508:	460c      	mov	r4, r1
 800650a:	6831      	ldr	r1, [r6, #0]
 800650c:	4605      	mov	r5, r0
 800650e:	b911      	cbnz	r1, 8006516 <sbrk_aligned+0x12>
 8006510:	f000 fba8 	bl	8006c64 <_sbrk_r>
 8006514:	6030      	str	r0, [r6, #0]
 8006516:	4621      	mov	r1, r4
 8006518:	4628      	mov	r0, r5
 800651a:	f000 fba3 	bl	8006c64 <_sbrk_r>
 800651e:	1c43      	adds	r3, r0, #1
 8006520:	d103      	bne.n	800652a <sbrk_aligned+0x26>
 8006522:	f04f 34ff 	mov.w	r4, #4294967295
 8006526:	4620      	mov	r0, r4
 8006528:	bd70      	pop	{r4, r5, r6, pc}
 800652a:	1cc4      	adds	r4, r0, #3
 800652c:	f024 0403 	bic.w	r4, r4, #3
 8006530:	42a0      	cmp	r0, r4
 8006532:	d0f8      	beq.n	8006526 <sbrk_aligned+0x22>
 8006534:	1a21      	subs	r1, r4, r0
 8006536:	4628      	mov	r0, r5
 8006538:	f000 fb94 	bl	8006c64 <_sbrk_r>
 800653c:	3001      	adds	r0, #1
 800653e:	d1f2      	bne.n	8006526 <sbrk_aligned+0x22>
 8006540:	e7ef      	b.n	8006522 <sbrk_aligned+0x1e>
 8006542:	bf00      	nop
 8006544:	200008ac 	.word	0x200008ac

08006548 <_malloc_r>:
 8006548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800654c:	1ccd      	adds	r5, r1, #3
 800654e:	f025 0503 	bic.w	r5, r5, #3
 8006552:	3508      	adds	r5, #8
 8006554:	2d0c      	cmp	r5, #12
 8006556:	bf38      	it	cc
 8006558:	250c      	movcc	r5, #12
 800655a:	2d00      	cmp	r5, #0
 800655c:	4606      	mov	r6, r0
 800655e:	db01      	blt.n	8006564 <_malloc_r+0x1c>
 8006560:	42a9      	cmp	r1, r5
 8006562:	d904      	bls.n	800656e <_malloc_r+0x26>
 8006564:	230c      	movs	r3, #12
 8006566:	6033      	str	r3, [r6, #0]
 8006568:	2000      	movs	r0, #0
 800656a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800656e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006644 <_malloc_r+0xfc>
 8006572:	f000 f869 	bl	8006648 <__malloc_lock>
 8006576:	f8d8 3000 	ldr.w	r3, [r8]
 800657a:	461c      	mov	r4, r3
 800657c:	bb44      	cbnz	r4, 80065d0 <_malloc_r+0x88>
 800657e:	4629      	mov	r1, r5
 8006580:	4630      	mov	r0, r6
 8006582:	f7ff ffbf 	bl	8006504 <sbrk_aligned>
 8006586:	1c43      	adds	r3, r0, #1
 8006588:	4604      	mov	r4, r0
 800658a:	d158      	bne.n	800663e <_malloc_r+0xf6>
 800658c:	f8d8 4000 	ldr.w	r4, [r8]
 8006590:	4627      	mov	r7, r4
 8006592:	2f00      	cmp	r7, #0
 8006594:	d143      	bne.n	800661e <_malloc_r+0xd6>
 8006596:	2c00      	cmp	r4, #0
 8006598:	d04b      	beq.n	8006632 <_malloc_r+0xea>
 800659a:	6823      	ldr	r3, [r4, #0]
 800659c:	4639      	mov	r1, r7
 800659e:	4630      	mov	r0, r6
 80065a0:	eb04 0903 	add.w	r9, r4, r3
 80065a4:	f000 fb5e 	bl	8006c64 <_sbrk_r>
 80065a8:	4581      	cmp	r9, r0
 80065aa:	d142      	bne.n	8006632 <_malloc_r+0xea>
 80065ac:	6821      	ldr	r1, [r4, #0]
 80065ae:	4630      	mov	r0, r6
 80065b0:	1a6d      	subs	r5, r5, r1
 80065b2:	4629      	mov	r1, r5
 80065b4:	f7ff ffa6 	bl	8006504 <sbrk_aligned>
 80065b8:	3001      	adds	r0, #1
 80065ba:	d03a      	beq.n	8006632 <_malloc_r+0xea>
 80065bc:	6823      	ldr	r3, [r4, #0]
 80065be:	442b      	add	r3, r5
 80065c0:	6023      	str	r3, [r4, #0]
 80065c2:	f8d8 3000 	ldr.w	r3, [r8]
 80065c6:	685a      	ldr	r2, [r3, #4]
 80065c8:	bb62      	cbnz	r2, 8006624 <_malloc_r+0xdc>
 80065ca:	f8c8 7000 	str.w	r7, [r8]
 80065ce:	e00f      	b.n	80065f0 <_malloc_r+0xa8>
 80065d0:	6822      	ldr	r2, [r4, #0]
 80065d2:	1b52      	subs	r2, r2, r5
 80065d4:	d420      	bmi.n	8006618 <_malloc_r+0xd0>
 80065d6:	2a0b      	cmp	r2, #11
 80065d8:	d917      	bls.n	800660a <_malloc_r+0xc2>
 80065da:	1961      	adds	r1, r4, r5
 80065dc:	42a3      	cmp	r3, r4
 80065de:	6025      	str	r5, [r4, #0]
 80065e0:	bf18      	it	ne
 80065e2:	6059      	strne	r1, [r3, #4]
 80065e4:	6863      	ldr	r3, [r4, #4]
 80065e6:	bf08      	it	eq
 80065e8:	f8c8 1000 	streq.w	r1, [r8]
 80065ec:	5162      	str	r2, [r4, r5]
 80065ee:	604b      	str	r3, [r1, #4]
 80065f0:	4630      	mov	r0, r6
 80065f2:	f000 f82f 	bl	8006654 <__malloc_unlock>
 80065f6:	f104 000b 	add.w	r0, r4, #11
 80065fa:	1d23      	adds	r3, r4, #4
 80065fc:	f020 0007 	bic.w	r0, r0, #7
 8006600:	1ac2      	subs	r2, r0, r3
 8006602:	bf1c      	itt	ne
 8006604:	1a1b      	subne	r3, r3, r0
 8006606:	50a3      	strne	r3, [r4, r2]
 8006608:	e7af      	b.n	800656a <_malloc_r+0x22>
 800660a:	6862      	ldr	r2, [r4, #4]
 800660c:	42a3      	cmp	r3, r4
 800660e:	bf0c      	ite	eq
 8006610:	f8c8 2000 	streq.w	r2, [r8]
 8006614:	605a      	strne	r2, [r3, #4]
 8006616:	e7eb      	b.n	80065f0 <_malloc_r+0xa8>
 8006618:	4623      	mov	r3, r4
 800661a:	6864      	ldr	r4, [r4, #4]
 800661c:	e7ae      	b.n	800657c <_malloc_r+0x34>
 800661e:	463c      	mov	r4, r7
 8006620:	687f      	ldr	r7, [r7, #4]
 8006622:	e7b6      	b.n	8006592 <_malloc_r+0x4a>
 8006624:	461a      	mov	r2, r3
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	42a3      	cmp	r3, r4
 800662a:	d1fb      	bne.n	8006624 <_malloc_r+0xdc>
 800662c:	2300      	movs	r3, #0
 800662e:	6053      	str	r3, [r2, #4]
 8006630:	e7de      	b.n	80065f0 <_malloc_r+0xa8>
 8006632:	230c      	movs	r3, #12
 8006634:	4630      	mov	r0, r6
 8006636:	6033      	str	r3, [r6, #0]
 8006638:	f000 f80c 	bl	8006654 <__malloc_unlock>
 800663c:	e794      	b.n	8006568 <_malloc_r+0x20>
 800663e:	6005      	str	r5, [r0, #0]
 8006640:	e7d6      	b.n	80065f0 <_malloc_r+0xa8>
 8006642:	bf00      	nop
 8006644:	200008b0 	.word	0x200008b0

08006648 <__malloc_lock>:
 8006648:	4801      	ldr	r0, [pc, #4]	@ (8006650 <__malloc_lock+0x8>)
 800664a:	f7ff bf03 	b.w	8006454 <__retarget_lock_acquire_recursive>
 800664e:	bf00      	nop
 8006650:	200008a8 	.word	0x200008a8

08006654 <__malloc_unlock>:
 8006654:	4801      	ldr	r0, [pc, #4]	@ (800665c <__malloc_unlock+0x8>)
 8006656:	f7ff befe 	b.w	8006456 <__retarget_lock_release_recursive>
 800665a:	bf00      	nop
 800665c:	200008a8 	.word	0x200008a8

08006660 <__ssputs_r>:
 8006660:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006664:	461f      	mov	r7, r3
 8006666:	688e      	ldr	r6, [r1, #8]
 8006668:	4682      	mov	sl, r0
 800666a:	42be      	cmp	r6, r7
 800666c:	460c      	mov	r4, r1
 800666e:	4690      	mov	r8, r2
 8006670:	680b      	ldr	r3, [r1, #0]
 8006672:	d82d      	bhi.n	80066d0 <__ssputs_r+0x70>
 8006674:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006678:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800667c:	d026      	beq.n	80066cc <__ssputs_r+0x6c>
 800667e:	6965      	ldr	r5, [r4, #20]
 8006680:	6909      	ldr	r1, [r1, #16]
 8006682:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006686:	eba3 0901 	sub.w	r9, r3, r1
 800668a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800668e:	1c7b      	adds	r3, r7, #1
 8006690:	444b      	add	r3, r9
 8006692:	106d      	asrs	r5, r5, #1
 8006694:	429d      	cmp	r5, r3
 8006696:	bf38      	it	cc
 8006698:	461d      	movcc	r5, r3
 800669a:	0553      	lsls	r3, r2, #21
 800669c:	d527      	bpl.n	80066ee <__ssputs_r+0x8e>
 800669e:	4629      	mov	r1, r5
 80066a0:	f7ff ff52 	bl	8006548 <_malloc_r>
 80066a4:	4606      	mov	r6, r0
 80066a6:	b360      	cbz	r0, 8006702 <__ssputs_r+0xa2>
 80066a8:	464a      	mov	r2, r9
 80066aa:	6921      	ldr	r1, [r4, #16]
 80066ac:	f7ff fed4 	bl	8006458 <memcpy>
 80066b0:	89a3      	ldrh	r3, [r4, #12]
 80066b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80066b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066ba:	81a3      	strh	r3, [r4, #12]
 80066bc:	6126      	str	r6, [r4, #16]
 80066be:	444e      	add	r6, r9
 80066c0:	6026      	str	r6, [r4, #0]
 80066c2:	463e      	mov	r6, r7
 80066c4:	6165      	str	r5, [r4, #20]
 80066c6:	eba5 0509 	sub.w	r5, r5, r9
 80066ca:	60a5      	str	r5, [r4, #8]
 80066cc:	42be      	cmp	r6, r7
 80066ce:	d900      	bls.n	80066d2 <__ssputs_r+0x72>
 80066d0:	463e      	mov	r6, r7
 80066d2:	4632      	mov	r2, r6
 80066d4:	4641      	mov	r1, r8
 80066d6:	6820      	ldr	r0, [r4, #0]
 80066d8:	f000 faaa 	bl	8006c30 <memmove>
 80066dc:	2000      	movs	r0, #0
 80066de:	68a3      	ldr	r3, [r4, #8]
 80066e0:	1b9b      	subs	r3, r3, r6
 80066e2:	60a3      	str	r3, [r4, #8]
 80066e4:	6823      	ldr	r3, [r4, #0]
 80066e6:	4433      	add	r3, r6
 80066e8:	6023      	str	r3, [r4, #0]
 80066ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066ee:	462a      	mov	r2, r5
 80066f0:	f000 fad6 	bl	8006ca0 <_realloc_r>
 80066f4:	4606      	mov	r6, r0
 80066f6:	2800      	cmp	r0, #0
 80066f8:	d1e0      	bne.n	80066bc <__ssputs_r+0x5c>
 80066fa:	4650      	mov	r0, sl
 80066fc:	6921      	ldr	r1, [r4, #16]
 80066fe:	f7ff feb9 	bl	8006474 <_free_r>
 8006702:	230c      	movs	r3, #12
 8006704:	f8ca 3000 	str.w	r3, [sl]
 8006708:	89a3      	ldrh	r3, [r4, #12]
 800670a:	f04f 30ff 	mov.w	r0, #4294967295
 800670e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006712:	81a3      	strh	r3, [r4, #12]
 8006714:	e7e9      	b.n	80066ea <__ssputs_r+0x8a>
	...

08006718 <_svfiprintf_r>:
 8006718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800671c:	4698      	mov	r8, r3
 800671e:	898b      	ldrh	r3, [r1, #12]
 8006720:	4607      	mov	r7, r0
 8006722:	061b      	lsls	r3, r3, #24
 8006724:	460d      	mov	r5, r1
 8006726:	4614      	mov	r4, r2
 8006728:	b09d      	sub	sp, #116	@ 0x74
 800672a:	d510      	bpl.n	800674e <_svfiprintf_r+0x36>
 800672c:	690b      	ldr	r3, [r1, #16]
 800672e:	b973      	cbnz	r3, 800674e <_svfiprintf_r+0x36>
 8006730:	2140      	movs	r1, #64	@ 0x40
 8006732:	f7ff ff09 	bl	8006548 <_malloc_r>
 8006736:	6028      	str	r0, [r5, #0]
 8006738:	6128      	str	r0, [r5, #16]
 800673a:	b930      	cbnz	r0, 800674a <_svfiprintf_r+0x32>
 800673c:	230c      	movs	r3, #12
 800673e:	603b      	str	r3, [r7, #0]
 8006740:	f04f 30ff 	mov.w	r0, #4294967295
 8006744:	b01d      	add	sp, #116	@ 0x74
 8006746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800674a:	2340      	movs	r3, #64	@ 0x40
 800674c:	616b      	str	r3, [r5, #20]
 800674e:	2300      	movs	r3, #0
 8006750:	9309      	str	r3, [sp, #36]	@ 0x24
 8006752:	2320      	movs	r3, #32
 8006754:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006758:	2330      	movs	r3, #48	@ 0x30
 800675a:	f04f 0901 	mov.w	r9, #1
 800675e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006762:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80068fc <_svfiprintf_r+0x1e4>
 8006766:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800676a:	4623      	mov	r3, r4
 800676c:	469a      	mov	sl, r3
 800676e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006772:	b10a      	cbz	r2, 8006778 <_svfiprintf_r+0x60>
 8006774:	2a25      	cmp	r2, #37	@ 0x25
 8006776:	d1f9      	bne.n	800676c <_svfiprintf_r+0x54>
 8006778:	ebba 0b04 	subs.w	fp, sl, r4
 800677c:	d00b      	beq.n	8006796 <_svfiprintf_r+0x7e>
 800677e:	465b      	mov	r3, fp
 8006780:	4622      	mov	r2, r4
 8006782:	4629      	mov	r1, r5
 8006784:	4638      	mov	r0, r7
 8006786:	f7ff ff6b 	bl	8006660 <__ssputs_r>
 800678a:	3001      	adds	r0, #1
 800678c:	f000 80a7 	beq.w	80068de <_svfiprintf_r+0x1c6>
 8006790:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006792:	445a      	add	r2, fp
 8006794:	9209      	str	r2, [sp, #36]	@ 0x24
 8006796:	f89a 3000 	ldrb.w	r3, [sl]
 800679a:	2b00      	cmp	r3, #0
 800679c:	f000 809f 	beq.w	80068de <_svfiprintf_r+0x1c6>
 80067a0:	2300      	movs	r3, #0
 80067a2:	f04f 32ff 	mov.w	r2, #4294967295
 80067a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80067aa:	f10a 0a01 	add.w	sl, sl, #1
 80067ae:	9304      	str	r3, [sp, #16]
 80067b0:	9307      	str	r3, [sp, #28]
 80067b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80067b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80067b8:	4654      	mov	r4, sl
 80067ba:	2205      	movs	r2, #5
 80067bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067c0:	484e      	ldr	r0, [pc, #312]	@ (80068fc <_svfiprintf_r+0x1e4>)
 80067c2:	f000 fa5f 	bl	8006c84 <memchr>
 80067c6:	9a04      	ldr	r2, [sp, #16]
 80067c8:	b9d8      	cbnz	r0, 8006802 <_svfiprintf_r+0xea>
 80067ca:	06d0      	lsls	r0, r2, #27
 80067cc:	bf44      	itt	mi
 80067ce:	2320      	movmi	r3, #32
 80067d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067d4:	0711      	lsls	r1, r2, #28
 80067d6:	bf44      	itt	mi
 80067d8:	232b      	movmi	r3, #43	@ 0x2b
 80067da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067de:	f89a 3000 	ldrb.w	r3, [sl]
 80067e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80067e4:	d015      	beq.n	8006812 <_svfiprintf_r+0xfa>
 80067e6:	4654      	mov	r4, sl
 80067e8:	2000      	movs	r0, #0
 80067ea:	f04f 0c0a 	mov.w	ip, #10
 80067ee:	9a07      	ldr	r2, [sp, #28]
 80067f0:	4621      	mov	r1, r4
 80067f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067f6:	3b30      	subs	r3, #48	@ 0x30
 80067f8:	2b09      	cmp	r3, #9
 80067fa:	d94b      	bls.n	8006894 <_svfiprintf_r+0x17c>
 80067fc:	b1b0      	cbz	r0, 800682c <_svfiprintf_r+0x114>
 80067fe:	9207      	str	r2, [sp, #28]
 8006800:	e014      	b.n	800682c <_svfiprintf_r+0x114>
 8006802:	eba0 0308 	sub.w	r3, r0, r8
 8006806:	fa09 f303 	lsl.w	r3, r9, r3
 800680a:	4313      	orrs	r3, r2
 800680c:	46a2      	mov	sl, r4
 800680e:	9304      	str	r3, [sp, #16]
 8006810:	e7d2      	b.n	80067b8 <_svfiprintf_r+0xa0>
 8006812:	9b03      	ldr	r3, [sp, #12]
 8006814:	1d19      	adds	r1, r3, #4
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	9103      	str	r1, [sp, #12]
 800681a:	2b00      	cmp	r3, #0
 800681c:	bfbb      	ittet	lt
 800681e:	425b      	neglt	r3, r3
 8006820:	f042 0202 	orrlt.w	r2, r2, #2
 8006824:	9307      	strge	r3, [sp, #28]
 8006826:	9307      	strlt	r3, [sp, #28]
 8006828:	bfb8      	it	lt
 800682a:	9204      	strlt	r2, [sp, #16]
 800682c:	7823      	ldrb	r3, [r4, #0]
 800682e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006830:	d10a      	bne.n	8006848 <_svfiprintf_r+0x130>
 8006832:	7863      	ldrb	r3, [r4, #1]
 8006834:	2b2a      	cmp	r3, #42	@ 0x2a
 8006836:	d132      	bne.n	800689e <_svfiprintf_r+0x186>
 8006838:	9b03      	ldr	r3, [sp, #12]
 800683a:	3402      	adds	r4, #2
 800683c:	1d1a      	adds	r2, r3, #4
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	9203      	str	r2, [sp, #12]
 8006842:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006846:	9305      	str	r3, [sp, #20]
 8006848:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006900 <_svfiprintf_r+0x1e8>
 800684c:	2203      	movs	r2, #3
 800684e:	4650      	mov	r0, sl
 8006850:	7821      	ldrb	r1, [r4, #0]
 8006852:	f000 fa17 	bl	8006c84 <memchr>
 8006856:	b138      	cbz	r0, 8006868 <_svfiprintf_r+0x150>
 8006858:	2240      	movs	r2, #64	@ 0x40
 800685a:	9b04      	ldr	r3, [sp, #16]
 800685c:	eba0 000a 	sub.w	r0, r0, sl
 8006860:	4082      	lsls	r2, r0
 8006862:	4313      	orrs	r3, r2
 8006864:	3401      	adds	r4, #1
 8006866:	9304      	str	r3, [sp, #16]
 8006868:	f814 1b01 	ldrb.w	r1, [r4], #1
 800686c:	2206      	movs	r2, #6
 800686e:	4825      	ldr	r0, [pc, #148]	@ (8006904 <_svfiprintf_r+0x1ec>)
 8006870:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006874:	f000 fa06 	bl	8006c84 <memchr>
 8006878:	2800      	cmp	r0, #0
 800687a:	d036      	beq.n	80068ea <_svfiprintf_r+0x1d2>
 800687c:	4b22      	ldr	r3, [pc, #136]	@ (8006908 <_svfiprintf_r+0x1f0>)
 800687e:	bb1b      	cbnz	r3, 80068c8 <_svfiprintf_r+0x1b0>
 8006880:	9b03      	ldr	r3, [sp, #12]
 8006882:	3307      	adds	r3, #7
 8006884:	f023 0307 	bic.w	r3, r3, #7
 8006888:	3308      	adds	r3, #8
 800688a:	9303      	str	r3, [sp, #12]
 800688c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800688e:	4433      	add	r3, r6
 8006890:	9309      	str	r3, [sp, #36]	@ 0x24
 8006892:	e76a      	b.n	800676a <_svfiprintf_r+0x52>
 8006894:	460c      	mov	r4, r1
 8006896:	2001      	movs	r0, #1
 8006898:	fb0c 3202 	mla	r2, ip, r2, r3
 800689c:	e7a8      	b.n	80067f0 <_svfiprintf_r+0xd8>
 800689e:	2300      	movs	r3, #0
 80068a0:	f04f 0c0a 	mov.w	ip, #10
 80068a4:	4619      	mov	r1, r3
 80068a6:	3401      	adds	r4, #1
 80068a8:	9305      	str	r3, [sp, #20]
 80068aa:	4620      	mov	r0, r4
 80068ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068b0:	3a30      	subs	r2, #48	@ 0x30
 80068b2:	2a09      	cmp	r2, #9
 80068b4:	d903      	bls.n	80068be <_svfiprintf_r+0x1a6>
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d0c6      	beq.n	8006848 <_svfiprintf_r+0x130>
 80068ba:	9105      	str	r1, [sp, #20]
 80068bc:	e7c4      	b.n	8006848 <_svfiprintf_r+0x130>
 80068be:	4604      	mov	r4, r0
 80068c0:	2301      	movs	r3, #1
 80068c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80068c6:	e7f0      	b.n	80068aa <_svfiprintf_r+0x192>
 80068c8:	ab03      	add	r3, sp, #12
 80068ca:	9300      	str	r3, [sp, #0]
 80068cc:	462a      	mov	r2, r5
 80068ce:	4638      	mov	r0, r7
 80068d0:	4b0e      	ldr	r3, [pc, #56]	@ (800690c <_svfiprintf_r+0x1f4>)
 80068d2:	a904      	add	r1, sp, #16
 80068d4:	f3af 8000 	nop.w
 80068d8:	1c42      	adds	r2, r0, #1
 80068da:	4606      	mov	r6, r0
 80068dc:	d1d6      	bne.n	800688c <_svfiprintf_r+0x174>
 80068de:	89ab      	ldrh	r3, [r5, #12]
 80068e0:	065b      	lsls	r3, r3, #25
 80068e2:	f53f af2d 	bmi.w	8006740 <_svfiprintf_r+0x28>
 80068e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80068e8:	e72c      	b.n	8006744 <_svfiprintf_r+0x2c>
 80068ea:	ab03      	add	r3, sp, #12
 80068ec:	9300      	str	r3, [sp, #0]
 80068ee:	462a      	mov	r2, r5
 80068f0:	4638      	mov	r0, r7
 80068f2:	4b06      	ldr	r3, [pc, #24]	@ (800690c <_svfiprintf_r+0x1f4>)
 80068f4:	a904      	add	r1, sp, #16
 80068f6:	f000 f87d 	bl	80069f4 <_printf_i>
 80068fa:	e7ed      	b.n	80068d8 <_svfiprintf_r+0x1c0>
 80068fc:	0800789b 	.word	0x0800789b
 8006900:	080078a1 	.word	0x080078a1
 8006904:	080078a5 	.word	0x080078a5
 8006908:	00000000 	.word	0x00000000
 800690c:	08006661 	.word	0x08006661

08006910 <_printf_common>:
 8006910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006914:	4616      	mov	r6, r2
 8006916:	4698      	mov	r8, r3
 8006918:	688a      	ldr	r2, [r1, #8]
 800691a:	690b      	ldr	r3, [r1, #16]
 800691c:	4607      	mov	r7, r0
 800691e:	4293      	cmp	r3, r2
 8006920:	bfb8      	it	lt
 8006922:	4613      	movlt	r3, r2
 8006924:	6033      	str	r3, [r6, #0]
 8006926:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800692a:	460c      	mov	r4, r1
 800692c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006930:	b10a      	cbz	r2, 8006936 <_printf_common+0x26>
 8006932:	3301      	adds	r3, #1
 8006934:	6033      	str	r3, [r6, #0]
 8006936:	6823      	ldr	r3, [r4, #0]
 8006938:	0699      	lsls	r1, r3, #26
 800693a:	bf42      	ittt	mi
 800693c:	6833      	ldrmi	r3, [r6, #0]
 800693e:	3302      	addmi	r3, #2
 8006940:	6033      	strmi	r3, [r6, #0]
 8006942:	6825      	ldr	r5, [r4, #0]
 8006944:	f015 0506 	ands.w	r5, r5, #6
 8006948:	d106      	bne.n	8006958 <_printf_common+0x48>
 800694a:	f104 0a19 	add.w	sl, r4, #25
 800694e:	68e3      	ldr	r3, [r4, #12]
 8006950:	6832      	ldr	r2, [r6, #0]
 8006952:	1a9b      	subs	r3, r3, r2
 8006954:	42ab      	cmp	r3, r5
 8006956:	dc2b      	bgt.n	80069b0 <_printf_common+0xa0>
 8006958:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800695c:	6822      	ldr	r2, [r4, #0]
 800695e:	3b00      	subs	r3, #0
 8006960:	bf18      	it	ne
 8006962:	2301      	movne	r3, #1
 8006964:	0692      	lsls	r2, r2, #26
 8006966:	d430      	bmi.n	80069ca <_printf_common+0xba>
 8006968:	4641      	mov	r1, r8
 800696a:	4638      	mov	r0, r7
 800696c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006970:	47c8      	blx	r9
 8006972:	3001      	adds	r0, #1
 8006974:	d023      	beq.n	80069be <_printf_common+0xae>
 8006976:	6823      	ldr	r3, [r4, #0]
 8006978:	6922      	ldr	r2, [r4, #16]
 800697a:	f003 0306 	and.w	r3, r3, #6
 800697e:	2b04      	cmp	r3, #4
 8006980:	bf14      	ite	ne
 8006982:	2500      	movne	r5, #0
 8006984:	6833      	ldreq	r3, [r6, #0]
 8006986:	f04f 0600 	mov.w	r6, #0
 800698a:	bf08      	it	eq
 800698c:	68e5      	ldreq	r5, [r4, #12]
 800698e:	f104 041a 	add.w	r4, r4, #26
 8006992:	bf08      	it	eq
 8006994:	1aed      	subeq	r5, r5, r3
 8006996:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800699a:	bf08      	it	eq
 800699c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069a0:	4293      	cmp	r3, r2
 80069a2:	bfc4      	itt	gt
 80069a4:	1a9b      	subgt	r3, r3, r2
 80069a6:	18ed      	addgt	r5, r5, r3
 80069a8:	42b5      	cmp	r5, r6
 80069aa:	d11a      	bne.n	80069e2 <_printf_common+0xd2>
 80069ac:	2000      	movs	r0, #0
 80069ae:	e008      	b.n	80069c2 <_printf_common+0xb2>
 80069b0:	2301      	movs	r3, #1
 80069b2:	4652      	mov	r2, sl
 80069b4:	4641      	mov	r1, r8
 80069b6:	4638      	mov	r0, r7
 80069b8:	47c8      	blx	r9
 80069ba:	3001      	adds	r0, #1
 80069bc:	d103      	bne.n	80069c6 <_printf_common+0xb6>
 80069be:	f04f 30ff 	mov.w	r0, #4294967295
 80069c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069c6:	3501      	adds	r5, #1
 80069c8:	e7c1      	b.n	800694e <_printf_common+0x3e>
 80069ca:	2030      	movs	r0, #48	@ 0x30
 80069cc:	18e1      	adds	r1, r4, r3
 80069ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80069d2:	1c5a      	adds	r2, r3, #1
 80069d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80069d8:	4422      	add	r2, r4
 80069da:	3302      	adds	r3, #2
 80069dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80069e0:	e7c2      	b.n	8006968 <_printf_common+0x58>
 80069e2:	2301      	movs	r3, #1
 80069e4:	4622      	mov	r2, r4
 80069e6:	4641      	mov	r1, r8
 80069e8:	4638      	mov	r0, r7
 80069ea:	47c8      	blx	r9
 80069ec:	3001      	adds	r0, #1
 80069ee:	d0e6      	beq.n	80069be <_printf_common+0xae>
 80069f0:	3601      	adds	r6, #1
 80069f2:	e7d9      	b.n	80069a8 <_printf_common+0x98>

080069f4 <_printf_i>:
 80069f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069f8:	7e0f      	ldrb	r7, [r1, #24]
 80069fa:	4691      	mov	r9, r2
 80069fc:	2f78      	cmp	r7, #120	@ 0x78
 80069fe:	4680      	mov	r8, r0
 8006a00:	460c      	mov	r4, r1
 8006a02:	469a      	mov	sl, r3
 8006a04:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a0a:	d807      	bhi.n	8006a1c <_printf_i+0x28>
 8006a0c:	2f62      	cmp	r7, #98	@ 0x62
 8006a0e:	d80a      	bhi.n	8006a26 <_printf_i+0x32>
 8006a10:	2f00      	cmp	r7, #0
 8006a12:	f000 80d1 	beq.w	8006bb8 <_printf_i+0x1c4>
 8006a16:	2f58      	cmp	r7, #88	@ 0x58
 8006a18:	f000 80b8 	beq.w	8006b8c <_printf_i+0x198>
 8006a1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a24:	e03a      	b.n	8006a9c <_printf_i+0xa8>
 8006a26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a2a:	2b15      	cmp	r3, #21
 8006a2c:	d8f6      	bhi.n	8006a1c <_printf_i+0x28>
 8006a2e:	a101      	add	r1, pc, #4	@ (adr r1, 8006a34 <_printf_i+0x40>)
 8006a30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a34:	08006a8d 	.word	0x08006a8d
 8006a38:	08006aa1 	.word	0x08006aa1
 8006a3c:	08006a1d 	.word	0x08006a1d
 8006a40:	08006a1d 	.word	0x08006a1d
 8006a44:	08006a1d 	.word	0x08006a1d
 8006a48:	08006a1d 	.word	0x08006a1d
 8006a4c:	08006aa1 	.word	0x08006aa1
 8006a50:	08006a1d 	.word	0x08006a1d
 8006a54:	08006a1d 	.word	0x08006a1d
 8006a58:	08006a1d 	.word	0x08006a1d
 8006a5c:	08006a1d 	.word	0x08006a1d
 8006a60:	08006b9f 	.word	0x08006b9f
 8006a64:	08006acb 	.word	0x08006acb
 8006a68:	08006b59 	.word	0x08006b59
 8006a6c:	08006a1d 	.word	0x08006a1d
 8006a70:	08006a1d 	.word	0x08006a1d
 8006a74:	08006bc1 	.word	0x08006bc1
 8006a78:	08006a1d 	.word	0x08006a1d
 8006a7c:	08006acb 	.word	0x08006acb
 8006a80:	08006a1d 	.word	0x08006a1d
 8006a84:	08006a1d 	.word	0x08006a1d
 8006a88:	08006b61 	.word	0x08006b61
 8006a8c:	6833      	ldr	r3, [r6, #0]
 8006a8e:	1d1a      	adds	r2, r3, #4
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	6032      	str	r2, [r6, #0]
 8006a94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e09c      	b.n	8006bda <_printf_i+0x1e6>
 8006aa0:	6833      	ldr	r3, [r6, #0]
 8006aa2:	6820      	ldr	r0, [r4, #0]
 8006aa4:	1d19      	adds	r1, r3, #4
 8006aa6:	6031      	str	r1, [r6, #0]
 8006aa8:	0606      	lsls	r6, r0, #24
 8006aaa:	d501      	bpl.n	8006ab0 <_printf_i+0xbc>
 8006aac:	681d      	ldr	r5, [r3, #0]
 8006aae:	e003      	b.n	8006ab8 <_printf_i+0xc4>
 8006ab0:	0645      	lsls	r5, r0, #25
 8006ab2:	d5fb      	bpl.n	8006aac <_printf_i+0xb8>
 8006ab4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006ab8:	2d00      	cmp	r5, #0
 8006aba:	da03      	bge.n	8006ac4 <_printf_i+0xd0>
 8006abc:	232d      	movs	r3, #45	@ 0x2d
 8006abe:	426d      	negs	r5, r5
 8006ac0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ac4:	230a      	movs	r3, #10
 8006ac6:	4858      	ldr	r0, [pc, #352]	@ (8006c28 <_printf_i+0x234>)
 8006ac8:	e011      	b.n	8006aee <_printf_i+0xfa>
 8006aca:	6821      	ldr	r1, [r4, #0]
 8006acc:	6833      	ldr	r3, [r6, #0]
 8006ace:	0608      	lsls	r0, r1, #24
 8006ad0:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ad4:	d402      	bmi.n	8006adc <_printf_i+0xe8>
 8006ad6:	0649      	lsls	r1, r1, #25
 8006ad8:	bf48      	it	mi
 8006ada:	b2ad      	uxthmi	r5, r5
 8006adc:	2f6f      	cmp	r7, #111	@ 0x6f
 8006ade:	6033      	str	r3, [r6, #0]
 8006ae0:	bf14      	ite	ne
 8006ae2:	230a      	movne	r3, #10
 8006ae4:	2308      	moveq	r3, #8
 8006ae6:	4850      	ldr	r0, [pc, #320]	@ (8006c28 <_printf_i+0x234>)
 8006ae8:	2100      	movs	r1, #0
 8006aea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006aee:	6866      	ldr	r6, [r4, #4]
 8006af0:	2e00      	cmp	r6, #0
 8006af2:	60a6      	str	r6, [r4, #8]
 8006af4:	db05      	blt.n	8006b02 <_printf_i+0x10e>
 8006af6:	6821      	ldr	r1, [r4, #0]
 8006af8:	432e      	orrs	r6, r5
 8006afa:	f021 0104 	bic.w	r1, r1, #4
 8006afe:	6021      	str	r1, [r4, #0]
 8006b00:	d04b      	beq.n	8006b9a <_printf_i+0x1a6>
 8006b02:	4616      	mov	r6, r2
 8006b04:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b08:	fb03 5711 	mls	r7, r3, r1, r5
 8006b0c:	5dc7      	ldrb	r7, [r0, r7]
 8006b0e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b12:	462f      	mov	r7, r5
 8006b14:	42bb      	cmp	r3, r7
 8006b16:	460d      	mov	r5, r1
 8006b18:	d9f4      	bls.n	8006b04 <_printf_i+0x110>
 8006b1a:	2b08      	cmp	r3, #8
 8006b1c:	d10b      	bne.n	8006b36 <_printf_i+0x142>
 8006b1e:	6823      	ldr	r3, [r4, #0]
 8006b20:	07df      	lsls	r7, r3, #31
 8006b22:	d508      	bpl.n	8006b36 <_printf_i+0x142>
 8006b24:	6923      	ldr	r3, [r4, #16]
 8006b26:	6861      	ldr	r1, [r4, #4]
 8006b28:	4299      	cmp	r1, r3
 8006b2a:	bfde      	ittt	le
 8006b2c:	2330      	movle	r3, #48	@ 0x30
 8006b2e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b32:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006b36:	1b92      	subs	r2, r2, r6
 8006b38:	6122      	str	r2, [r4, #16]
 8006b3a:	464b      	mov	r3, r9
 8006b3c:	4621      	mov	r1, r4
 8006b3e:	4640      	mov	r0, r8
 8006b40:	f8cd a000 	str.w	sl, [sp]
 8006b44:	aa03      	add	r2, sp, #12
 8006b46:	f7ff fee3 	bl	8006910 <_printf_common>
 8006b4a:	3001      	adds	r0, #1
 8006b4c:	d14a      	bne.n	8006be4 <_printf_i+0x1f0>
 8006b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8006b52:	b004      	add	sp, #16
 8006b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b58:	6823      	ldr	r3, [r4, #0]
 8006b5a:	f043 0320 	orr.w	r3, r3, #32
 8006b5e:	6023      	str	r3, [r4, #0]
 8006b60:	2778      	movs	r7, #120	@ 0x78
 8006b62:	4832      	ldr	r0, [pc, #200]	@ (8006c2c <_printf_i+0x238>)
 8006b64:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006b68:	6823      	ldr	r3, [r4, #0]
 8006b6a:	6831      	ldr	r1, [r6, #0]
 8006b6c:	061f      	lsls	r7, r3, #24
 8006b6e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006b72:	d402      	bmi.n	8006b7a <_printf_i+0x186>
 8006b74:	065f      	lsls	r7, r3, #25
 8006b76:	bf48      	it	mi
 8006b78:	b2ad      	uxthmi	r5, r5
 8006b7a:	6031      	str	r1, [r6, #0]
 8006b7c:	07d9      	lsls	r1, r3, #31
 8006b7e:	bf44      	itt	mi
 8006b80:	f043 0320 	orrmi.w	r3, r3, #32
 8006b84:	6023      	strmi	r3, [r4, #0]
 8006b86:	b11d      	cbz	r5, 8006b90 <_printf_i+0x19c>
 8006b88:	2310      	movs	r3, #16
 8006b8a:	e7ad      	b.n	8006ae8 <_printf_i+0xf4>
 8006b8c:	4826      	ldr	r0, [pc, #152]	@ (8006c28 <_printf_i+0x234>)
 8006b8e:	e7e9      	b.n	8006b64 <_printf_i+0x170>
 8006b90:	6823      	ldr	r3, [r4, #0]
 8006b92:	f023 0320 	bic.w	r3, r3, #32
 8006b96:	6023      	str	r3, [r4, #0]
 8006b98:	e7f6      	b.n	8006b88 <_printf_i+0x194>
 8006b9a:	4616      	mov	r6, r2
 8006b9c:	e7bd      	b.n	8006b1a <_printf_i+0x126>
 8006b9e:	6833      	ldr	r3, [r6, #0]
 8006ba0:	6825      	ldr	r5, [r4, #0]
 8006ba2:	1d18      	adds	r0, r3, #4
 8006ba4:	6961      	ldr	r1, [r4, #20]
 8006ba6:	6030      	str	r0, [r6, #0]
 8006ba8:	062e      	lsls	r6, r5, #24
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	d501      	bpl.n	8006bb2 <_printf_i+0x1be>
 8006bae:	6019      	str	r1, [r3, #0]
 8006bb0:	e002      	b.n	8006bb8 <_printf_i+0x1c4>
 8006bb2:	0668      	lsls	r0, r5, #25
 8006bb4:	d5fb      	bpl.n	8006bae <_printf_i+0x1ba>
 8006bb6:	8019      	strh	r1, [r3, #0]
 8006bb8:	2300      	movs	r3, #0
 8006bba:	4616      	mov	r6, r2
 8006bbc:	6123      	str	r3, [r4, #16]
 8006bbe:	e7bc      	b.n	8006b3a <_printf_i+0x146>
 8006bc0:	6833      	ldr	r3, [r6, #0]
 8006bc2:	2100      	movs	r1, #0
 8006bc4:	1d1a      	adds	r2, r3, #4
 8006bc6:	6032      	str	r2, [r6, #0]
 8006bc8:	681e      	ldr	r6, [r3, #0]
 8006bca:	6862      	ldr	r2, [r4, #4]
 8006bcc:	4630      	mov	r0, r6
 8006bce:	f000 f859 	bl	8006c84 <memchr>
 8006bd2:	b108      	cbz	r0, 8006bd8 <_printf_i+0x1e4>
 8006bd4:	1b80      	subs	r0, r0, r6
 8006bd6:	6060      	str	r0, [r4, #4]
 8006bd8:	6863      	ldr	r3, [r4, #4]
 8006bda:	6123      	str	r3, [r4, #16]
 8006bdc:	2300      	movs	r3, #0
 8006bde:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006be2:	e7aa      	b.n	8006b3a <_printf_i+0x146>
 8006be4:	4632      	mov	r2, r6
 8006be6:	4649      	mov	r1, r9
 8006be8:	4640      	mov	r0, r8
 8006bea:	6923      	ldr	r3, [r4, #16]
 8006bec:	47d0      	blx	sl
 8006bee:	3001      	adds	r0, #1
 8006bf0:	d0ad      	beq.n	8006b4e <_printf_i+0x15a>
 8006bf2:	6823      	ldr	r3, [r4, #0]
 8006bf4:	079b      	lsls	r3, r3, #30
 8006bf6:	d413      	bmi.n	8006c20 <_printf_i+0x22c>
 8006bf8:	68e0      	ldr	r0, [r4, #12]
 8006bfa:	9b03      	ldr	r3, [sp, #12]
 8006bfc:	4298      	cmp	r0, r3
 8006bfe:	bfb8      	it	lt
 8006c00:	4618      	movlt	r0, r3
 8006c02:	e7a6      	b.n	8006b52 <_printf_i+0x15e>
 8006c04:	2301      	movs	r3, #1
 8006c06:	4632      	mov	r2, r6
 8006c08:	4649      	mov	r1, r9
 8006c0a:	4640      	mov	r0, r8
 8006c0c:	47d0      	blx	sl
 8006c0e:	3001      	adds	r0, #1
 8006c10:	d09d      	beq.n	8006b4e <_printf_i+0x15a>
 8006c12:	3501      	adds	r5, #1
 8006c14:	68e3      	ldr	r3, [r4, #12]
 8006c16:	9903      	ldr	r1, [sp, #12]
 8006c18:	1a5b      	subs	r3, r3, r1
 8006c1a:	42ab      	cmp	r3, r5
 8006c1c:	dcf2      	bgt.n	8006c04 <_printf_i+0x210>
 8006c1e:	e7eb      	b.n	8006bf8 <_printf_i+0x204>
 8006c20:	2500      	movs	r5, #0
 8006c22:	f104 0619 	add.w	r6, r4, #25
 8006c26:	e7f5      	b.n	8006c14 <_printf_i+0x220>
 8006c28:	080078ac 	.word	0x080078ac
 8006c2c:	080078bd 	.word	0x080078bd

08006c30 <memmove>:
 8006c30:	4288      	cmp	r0, r1
 8006c32:	b510      	push	{r4, lr}
 8006c34:	eb01 0402 	add.w	r4, r1, r2
 8006c38:	d902      	bls.n	8006c40 <memmove+0x10>
 8006c3a:	4284      	cmp	r4, r0
 8006c3c:	4623      	mov	r3, r4
 8006c3e:	d807      	bhi.n	8006c50 <memmove+0x20>
 8006c40:	1e43      	subs	r3, r0, #1
 8006c42:	42a1      	cmp	r1, r4
 8006c44:	d008      	beq.n	8006c58 <memmove+0x28>
 8006c46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006c4e:	e7f8      	b.n	8006c42 <memmove+0x12>
 8006c50:	4601      	mov	r1, r0
 8006c52:	4402      	add	r2, r0
 8006c54:	428a      	cmp	r2, r1
 8006c56:	d100      	bne.n	8006c5a <memmove+0x2a>
 8006c58:	bd10      	pop	{r4, pc}
 8006c5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006c62:	e7f7      	b.n	8006c54 <memmove+0x24>

08006c64 <_sbrk_r>:
 8006c64:	b538      	push	{r3, r4, r5, lr}
 8006c66:	2300      	movs	r3, #0
 8006c68:	4d05      	ldr	r5, [pc, #20]	@ (8006c80 <_sbrk_r+0x1c>)
 8006c6a:	4604      	mov	r4, r0
 8006c6c:	4608      	mov	r0, r1
 8006c6e:	602b      	str	r3, [r5, #0]
 8006c70:	f7fb fbfe 	bl	8002470 <_sbrk>
 8006c74:	1c43      	adds	r3, r0, #1
 8006c76:	d102      	bne.n	8006c7e <_sbrk_r+0x1a>
 8006c78:	682b      	ldr	r3, [r5, #0]
 8006c7a:	b103      	cbz	r3, 8006c7e <_sbrk_r+0x1a>
 8006c7c:	6023      	str	r3, [r4, #0]
 8006c7e:	bd38      	pop	{r3, r4, r5, pc}
 8006c80:	200008a4 	.word	0x200008a4

08006c84 <memchr>:
 8006c84:	4603      	mov	r3, r0
 8006c86:	b510      	push	{r4, lr}
 8006c88:	b2c9      	uxtb	r1, r1
 8006c8a:	4402      	add	r2, r0
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	4618      	mov	r0, r3
 8006c90:	d101      	bne.n	8006c96 <memchr+0x12>
 8006c92:	2000      	movs	r0, #0
 8006c94:	e003      	b.n	8006c9e <memchr+0x1a>
 8006c96:	7804      	ldrb	r4, [r0, #0]
 8006c98:	3301      	adds	r3, #1
 8006c9a:	428c      	cmp	r4, r1
 8006c9c:	d1f6      	bne.n	8006c8c <memchr+0x8>
 8006c9e:	bd10      	pop	{r4, pc}

08006ca0 <_realloc_r>:
 8006ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ca4:	4607      	mov	r7, r0
 8006ca6:	4614      	mov	r4, r2
 8006ca8:	460d      	mov	r5, r1
 8006caa:	b921      	cbnz	r1, 8006cb6 <_realloc_r+0x16>
 8006cac:	4611      	mov	r1, r2
 8006cae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006cb2:	f7ff bc49 	b.w	8006548 <_malloc_r>
 8006cb6:	b92a      	cbnz	r2, 8006cc4 <_realloc_r+0x24>
 8006cb8:	f7ff fbdc 	bl	8006474 <_free_r>
 8006cbc:	4625      	mov	r5, r4
 8006cbe:	4628      	mov	r0, r5
 8006cc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cc4:	f000 f81a 	bl	8006cfc <_malloc_usable_size_r>
 8006cc8:	4284      	cmp	r4, r0
 8006cca:	4606      	mov	r6, r0
 8006ccc:	d802      	bhi.n	8006cd4 <_realloc_r+0x34>
 8006cce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006cd2:	d8f4      	bhi.n	8006cbe <_realloc_r+0x1e>
 8006cd4:	4621      	mov	r1, r4
 8006cd6:	4638      	mov	r0, r7
 8006cd8:	f7ff fc36 	bl	8006548 <_malloc_r>
 8006cdc:	4680      	mov	r8, r0
 8006cde:	b908      	cbnz	r0, 8006ce4 <_realloc_r+0x44>
 8006ce0:	4645      	mov	r5, r8
 8006ce2:	e7ec      	b.n	8006cbe <_realloc_r+0x1e>
 8006ce4:	42b4      	cmp	r4, r6
 8006ce6:	4622      	mov	r2, r4
 8006ce8:	4629      	mov	r1, r5
 8006cea:	bf28      	it	cs
 8006cec:	4632      	movcs	r2, r6
 8006cee:	f7ff fbb3 	bl	8006458 <memcpy>
 8006cf2:	4629      	mov	r1, r5
 8006cf4:	4638      	mov	r0, r7
 8006cf6:	f7ff fbbd 	bl	8006474 <_free_r>
 8006cfa:	e7f1      	b.n	8006ce0 <_realloc_r+0x40>

08006cfc <_malloc_usable_size_r>:
 8006cfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d00:	1f18      	subs	r0, r3, #4
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	bfbc      	itt	lt
 8006d06:	580b      	ldrlt	r3, [r1, r0]
 8006d08:	18c0      	addlt	r0, r0, r3
 8006d0a:	4770      	bx	lr

08006d0c <_init>:
 8006d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d0e:	bf00      	nop
 8006d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d12:	bc08      	pop	{r3}
 8006d14:	469e      	mov	lr, r3
 8006d16:	4770      	bx	lr

08006d18 <_fini>:
 8006d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d1a:	bf00      	nop
 8006d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d1e:	bc08      	pop	{r3}
 8006d20:	469e      	mov	lr, r3
 8006d22:	4770      	bx	lr
