<stg><name>fir</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
:0 %lhs = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
:1 %acc_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc_V_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8 %store_ln25 = store i16 0, i16 %acc_V_1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9 %store_ln25 = store i7 127, i7 %lhs

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln25 = br void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %i_V_1 = load i7 %lhs

]]></Node>
<StgValue><ssdm name="i_V_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %icmp_ln1065 = icmp_eq  i7 %i_V_1, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln1065"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln25 = br i1 %icmp_ln1065, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:2 %ret = add i7 %i_V_1, i7 127

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="7">
<![CDATA[
.split:3 %zext_ln573_1 = zext i7 %ret

]]></Node>
<StgValue><ssdm name="zext_ln573_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %shift_reg_V_addr = getelementptr i8 %shift_reg_V, i64 0, i64 %zext_ln573_1

]]></Node>
<StgValue><ssdm name="shift_reg_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="7">
<![CDATA[
.split:5 %zext_ln573 = zext i7 %i_V_1

]]></Node>
<StgValue><ssdm name="zext_ln573"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="7">
<![CDATA[
.split:7 %lhs_3 = load i7 %shift_reg_V_addr

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:10 %c_addr = getelementptr i5 %c, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="7">
<![CDATA[
.split:11 %rhs = load i7 %c_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:17 %store_ln1526 = store i7 %ret, i7 %lhs

]]></Node>
<StgValue><ssdm name="store_ln1526"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0 %acc_V_1_load = load i16 %acc_V_1

]]></Node>
<StgValue><ssdm name="acc_V_1_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32">
<![CDATA[
:1 %trunc_ln168 = trunc i32 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln168"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %store_ln30 = store i8 %trunc_ln168, i8 0

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="32">
<![CDATA[
:3 %trunc_ln870 = trunc i32 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln870"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
:4 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %trunc_ln870, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="32">
<![CDATA[
:5 %trunc_ln870_1 = trunc i32 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln870_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
:6 %shl_ln870_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %trunc_ln870_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln870_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7 %add_ln870 = add i16 %shl_ln870_1, i16 %acc_V_1_load

]]></Node>
<StgValue><ssdm name="add_ln870"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8 %acc_V = add i16 %add_ln870, i16 %shl_ln

]]></Node>
<StgValue><ssdm name="acc_V"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="16">
<![CDATA[
:9 %sext_ln33 = sext i16 %acc_V

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %write_ln33 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %sext_ln33

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
:11 %ret_ln34 = ret

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %shift_reg_V_addr_1 = getelementptr i8 %shift_reg_V, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="shift_reg_V_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="7">
<![CDATA[
.split:7 %lhs_3 = load i7 %shift_reg_V_addr

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.split:8 %store_ln27 = store i8 %lhs_3, i7 %shift_reg_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="8">
<![CDATA[
.split:9 %sext_ln225 = sext i8 %lhs_3

]]></Node>
<StgValue><ssdm name="sext_ln225"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="7">
<![CDATA[
.split:11 %rhs = load i7 %c_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="5">
<![CDATA[
.split:12 %sext_ln225_1 = sext i5 %rhs

]]></Node>
<StgValue><ssdm name="sext_ln225_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:13 %ret_1 = mul i13 %sext_ln225, i13 %sext_ln225_1

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:13 %ret_1 = mul i13 %sext_ln225, i13 %sext_ln225_1

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split:0 %acc_V_1_load_1 = load i16 %acc_V_1

]]></Node>
<StgValue><ssdm name="acc_V_1_load_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:13 %ret_1 = mul i13 %sext_ln225, i13 %sext_ln225_1

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="13">
<![CDATA[
.split:14 %sext_ln870 = sext i13 %ret_1

]]></Node>
<StgValue><ssdm name="sext_ln870"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:15 %acc_V_2 = add i16 %sext_ln870, i16 %acc_V_1_load_1

]]></Node>
<StgValue><ssdm name="acc_V_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln1640 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln1640"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:15 %acc_V_2 = add i16 %sext_ln870, i16 %acc_V_1_load_1

]]></Node>
<StgValue><ssdm name="acc_V_2"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:16 %store_ln870 = store i16 %acc_V_2, i16 %acc_V_1

]]></Node>
<StgValue><ssdm name="store_ln870"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.split:18 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="65" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="66" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="67" name="shift_reg_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="c" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="70" from="StgValue_69" to="lhs" fromId="69" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_69" to="acc_V_1" fromId="69" toId="8">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="75" from="empty_1" to="spectopmodule_ln0" fromId="74" toId="9">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="78" from="y" to="specbitsmap_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="81" from="y" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="83" from="empty" to="specinterface_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="85" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="86" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="98" from="empty_0" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="101" from="x" to="specbitsmap_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="103" from="x" to="specinterface_ln0" fromId="66" toId="13">
</dataflow>
<dataflow id="104" from="empty" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="105" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="106" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="108" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="109" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="113" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="115" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="120" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="119" toId="14">
</dataflow>
<dataflow id="121" from="x" to="x_read" fromId="66" toId="14">
</dataflow>
<dataflow id="123" from="StgValue_122" to="store_ln25" fromId="122" toId="15">
</dataflow>
<dataflow id="124" from="acc_V_1" to="store_ln25" fromId="8" toId="15">
</dataflow>
<dataflow id="126" from="StgValue_125" to="store_ln25" fromId="125" toId="16">
</dataflow>
<dataflow id="127" from="lhs" to="store_ln25" fromId="7" toId="16">
</dataflow>
<dataflow id="128" from="lhs" to="i_V_1" fromId="7" toId="18">
</dataflow>
<dataflow id="129" from="i_V_1" to="icmp_ln1065" fromId="18" toId="19">
</dataflow>
<dataflow id="131" from="StgValue_130" to="icmp_ln1065" fromId="130" toId="19">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="132" toId="20">
</dataflow>
<dataflow id="135" from="StgValue_134" to="empty" fromId="134" toId="20">
</dataflow>
<dataflow id="136" from="StgValue_134" to="empty" fromId="134" toId="20">
</dataflow>
<dataflow id="137" from="StgValue_134" to="empty" fromId="134" toId="20">
</dataflow>
<dataflow id="138" from="icmp_ln1065" to="br_ln25" fromId="19" toId="21">
</dataflow>
<dataflow id="139" from="i_V_1" to="ret" fromId="18" toId="22">
</dataflow>
<dataflow id="140" from="StgValue_125" to="ret" fromId="125" toId="22">
</dataflow>
<dataflow id="141" from="ret" to="zext_ln573_1" fromId="22" toId="23">
</dataflow>
<dataflow id="142" from="shift_reg_V" to="shift_reg_V_addr" fromId="67" toId="24">
</dataflow>
<dataflow id="144" from="StgValue_143" to="shift_reg_V_addr" fromId="143" toId="24">
</dataflow>
<dataflow id="145" from="zext_ln573_1" to="shift_reg_V_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="146" from="i_V_1" to="zext_ln573" fromId="18" toId="25">
</dataflow>
<dataflow id="147" from="shift_reg_V_addr" to="lhs_3" fromId="24" toId="26">
</dataflow>
<dataflow id="148" from="c" to="c_addr" fromId="68" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_143" to="c_addr" fromId="143" toId="27">
</dataflow>
<dataflow id="150" from="zext_ln573" to="c_addr" fromId="25" toId="27">
</dataflow>
<dataflow id="151" from="c_addr" to="rhs" fromId="27" toId="28">
</dataflow>
<dataflow id="152" from="ret" to="store_ln1526" fromId="22" toId="29">
</dataflow>
<dataflow id="153" from="lhs" to="store_ln1526" fromId="7" toId="29">
</dataflow>
<dataflow id="154" from="acc_V_1" to="acc_V_1_load" fromId="8" toId="30">
</dataflow>
<dataflow id="155" from="x_read" to="trunc_ln168" fromId="14" toId="31">
</dataflow>
<dataflow id="156" from="trunc_ln168" to="store_ln30" fromId="31" toId="32">
</dataflow>
<dataflow id="158" from="StgValue_157" to="store_ln30" fromId="157" toId="32">
</dataflow>
<dataflow id="159" from="x_read" to="trunc_ln870" fromId="14" toId="33">
</dataflow>
<dataflow id="161" from="_ssdm_op_BitConcatenate.i16.i13.i3" to="shl_ln" fromId="160" toId="34">
</dataflow>
<dataflow id="162" from="trunc_ln870" to="shl_ln" fromId="33" toId="34">
</dataflow>
<dataflow id="164" from="StgValue_163" to="shl_ln" fromId="163" toId="34">
</dataflow>
<dataflow id="165" from="x_read" to="trunc_ln870_1" fromId="14" toId="35">
</dataflow>
<dataflow id="167" from="_ssdm_op_BitConcatenate.i16.i15.i1" to="shl_ln870_1" fromId="166" toId="36">
</dataflow>
<dataflow id="168" from="trunc_ln870_1" to="shl_ln870_1" fromId="35" toId="36">
</dataflow>
<dataflow id="170" from="StgValue_169" to="shl_ln870_1" fromId="169" toId="36">
</dataflow>
<dataflow id="171" from="shl_ln870_1" to="add_ln870" fromId="36" toId="37">
</dataflow>
<dataflow id="172" from="acc_V_1_load" to="add_ln870" fromId="30" toId="37">
</dataflow>
<dataflow id="173" from="add_ln870" to="acc_V" fromId="37" toId="38">
</dataflow>
<dataflow id="174" from="shl_ln" to="acc_V" fromId="34" toId="38">
</dataflow>
<dataflow id="175" from="acc_V" to="sext_ln33" fromId="38" toId="39">
</dataflow>
<dataflow id="177" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln33" fromId="176" toId="40">
</dataflow>
<dataflow id="178" from="y" to="write_ln33" fromId="65" toId="40">
</dataflow>
<dataflow id="179" from="sext_ln33" to="write_ln33" fromId="39" toId="40">
</dataflow>
<dataflow id="180" from="shift_reg_V" to="shift_reg_V_addr_1" fromId="67" toId="42">
</dataflow>
<dataflow id="181" from="StgValue_143" to="shift_reg_V_addr_1" fromId="143" toId="42">
</dataflow>
<dataflow id="182" from="zext_ln573" to="shift_reg_V_addr_1" fromId="25" toId="42">
</dataflow>
<dataflow id="183" from="shift_reg_V_addr" to="lhs_3" fromId="24" toId="43">
</dataflow>
<dataflow id="184" from="lhs_3" to="store_ln27" fromId="43" toId="44">
</dataflow>
<dataflow id="185" from="shift_reg_V_addr_1" to="store_ln27" fromId="42" toId="44">
</dataflow>
<dataflow id="186" from="lhs_3" to="sext_ln225" fromId="43" toId="45">
</dataflow>
<dataflow id="187" from="c_addr" to="rhs" fromId="27" toId="46">
</dataflow>
<dataflow id="188" from="rhs" to="sext_ln225_1" fromId="46" toId="47">
</dataflow>
<dataflow id="189" from="sext_ln225" to="ret_1" fromId="45" toId="48">
</dataflow>
<dataflow id="190" from="sext_ln225_1" to="ret_1" fromId="47" toId="48">
</dataflow>
<dataflow id="191" from="sext_ln225" to="ret_1" fromId="45" toId="49">
</dataflow>
<dataflow id="192" from="sext_ln225_1" to="ret_1" fromId="47" toId="49">
</dataflow>
<dataflow id="193" from="acc_V_1" to="acc_V_1_load_1" fromId="8" toId="50">
</dataflow>
<dataflow id="194" from="sext_ln225" to="ret_1" fromId="45" toId="51">
</dataflow>
<dataflow id="195" from="sext_ln225_1" to="ret_1" fromId="47" toId="51">
</dataflow>
<dataflow id="196" from="ret_1" to="sext_ln870" fromId="51" toId="52">
</dataflow>
<dataflow id="197" from="sext_ln870" to="acc_V_2" fromId="52" toId="53">
</dataflow>
<dataflow id="198" from="acc_V_1_load_1" to="acc_V_2" fromId="50" toId="53">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecLoopName" to="specloopname_ln1640" fromId="199" toId="54">
</dataflow>
<dataflow id="202" from="empty_2" to="specloopname_ln1640" fromId="201" toId="54">
</dataflow>
<dataflow id="203" from="sext_ln870" to="acc_V_2" fromId="52" toId="55">
</dataflow>
<dataflow id="204" from="acc_V_1_load_1" to="acc_V_2" fromId="50" toId="55">
</dataflow>
<dataflow id="205" from="acc_V_2" to="store_ln870" fromId="55" toId="56">
</dataflow>
<dataflow id="206" from="acc_V_1" to="store_ln870" fromId="8" toId="56">
</dataflow>
<dataflow id="207" from="icmp_ln1065" to="StgValue_2" fromId="19" toId="2">
</dataflow>
</dataflows>


</stg>
