set tool_name "Custom Verilog HDL"
set corner_file_list {
	{{"Slow Model"} {Lab_2_Assessment.vo Lab_2_Assessment_v.sdo}}
}
