

================================================================
== Vitis HLS Report for 'mvt'
================================================================
* Date:           Mon Dec  2 12:52:41 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    37270|    37270|  0.373 ms|  0.373 ms|  37271|  37271|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_mvt_Pipeline_lp1_lp2_fu_233  |mvt_Pipeline_lp1_lp2  |    16391|    16391|  0.164 ms|  0.164 ms|  16391|  16391|       no|
        |grp_mvt_Pipeline_lprd_2_fu_244   |mvt_Pipeline_lprd_2   |       66|       66|  0.660 us|  0.660 us|     66|     66|       no|
        |grp_mvt_Pipeline_lp3_lp4_fu_257  |mvt_Pipeline_lp3_lp4  |    16391|    16391|  0.164 ms|  0.164 ms|  16391|  16391|       no|
        |grp_mvt_Pipeline_lpwr_fu_268     |mvt_Pipeline_lpwr     |       66|       66|  0.660 us|  0.660 us|     66|     66|       no|
        +---------------------------------+----------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     4416|     4416|        69|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/mvt.c:6]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/mvt.c:4]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x1"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x2"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y2"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x1_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x1_out"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x2_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x2_out"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%buff_A = alloca i64 1" [src/mvt.c:7]   --->   Operation 26 'alloca' 'buff_A' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%buff_A_1 = alloca i64 1" [src/mvt.c:7]   --->   Operation 27 'alloca' 'buff_A_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 28 [1/1] (1.23ns)   --->   "%buff_A_2 = alloca i64 1" [src/mvt.c:7]   --->   Operation 28 'alloca' 'buff_A_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 29 [1/1] (1.23ns)   --->   "%buff_A_3 = alloca i64 1" [src/mvt.c:7]   --->   Operation 29 'alloca' 'buff_A_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 30 [1/1] (1.23ns)   --->   "%buff_x1 = alloca i64 1" [src/mvt.c:8]   --->   Operation 30 'alloca' 'buff_x1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 31 [1/1] (1.23ns)   --->   "%buff_x2 = alloca i64 1" [src/mvt.c:9]   --->   Operation 31 'alloca' 'buff_x2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%buff_y1 = alloca i64 1" [src/mvt.c:10]   --->   Operation 32 'alloca' 'buff_y1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (1.23ns)   --->   "%buff_y1_1 = alloca i64 1" [src/mvt.c:10]   --->   Operation 33 'alloca' 'buff_y1_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 34 [1/1] (1.23ns)   --->   "%buff_y2 = alloca i64 1" [src/mvt.c:11]   --->   Operation 34 'alloca' 'buff_y2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (1.23ns)   --->   "%buff_y2_1 = alloca i64 1" [src/mvt.c:11]   --->   Operation 35 'alloca' 'buff_y2_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i" [src/mvt.c:6]   --->   Operation 36 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln13 = br void %lprd_2" [src/mvt.c:13]   --->   Operation 37 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [src/mvt.c:13]   --->   Operation 38 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i7 %i_2" [src/mvt.c:13]   --->   Operation 39 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%icmp_ln13 = icmp_eq  i7 %i_2, i7 64" [src/mvt.c:13]   --->   Operation 40 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.77ns)   --->   "%add_ln13 = add i7 %i_2, i7 1" [src/mvt.c:13]   --->   Operation 41 'add' 'add_ln13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %lprd_2.split, void %for.inc45.preheader" [src/mvt.c:13]   --->   Operation 42 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %i_2" [src/mvt.c:13]   --->   Operation 43 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i7 %i_2" [src/mvt.c:13]   --->   Operation 44 'trunc' 'trunc_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_2, i32 1, i32 5" [src/mvt.c:6]   --->   Operation 45 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%x1_addr = getelementptr i32 %x1, i64 0, i64 %zext_ln13" [src/mvt.c:14]   --->   Operation 46 'getelementptr' 'x1_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.23ns)   --->   "%x1_load = load i6 %x1_addr" [src/mvt.c:14]   --->   Operation 47 'load' 'x1_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%x2_addr = getelementptr i32 %x2, i64 0, i64 %zext_ln13" [src/mvt.c:15]   --->   Operation 48 'getelementptr' 'x2_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.23ns)   --->   "%x2_load = load i6 %x2_addr" [src/mvt.c:15]   --->   Operation 49 'load' 'x2_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%y1_addr = getelementptr i32 %y1, i64 0, i64 %zext_ln13" [src/mvt.c:16]   --->   Operation 50 'getelementptr' 'y1_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.23ns)   --->   "%y1_load = load i6 %y1_addr" [src/mvt.c:16]   --->   Operation 51 'load' 'y1_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_y1, i32 %buff_y1_1, i32 %buff_x1"   --->   Operation 52 'call' 'call_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.87>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln13, i6 0" [src/mvt.c:19]   --->   Operation 53 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/mvt.c:6]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/mvt.c:13]   --->   Operation 55 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %lshr_ln6" [src/mvt.c:6]   --->   Operation 56 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/2] (1.23ns)   --->   "%x1_load = load i6 %x1_addr" [src/mvt.c:14]   --->   Operation 57 'load' 'x1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %x1_load" [src/mvt.c:14]   --->   Operation 58 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%buff_x1_addr = getelementptr i32 %buff_x1, i64 0, i64 %zext_ln13" [src/mvt.c:14]   --->   Operation 59 'getelementptr' 'buff_x1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln14 = store i32 %bitcast_ln14, i6 %buff_x1_addr" [src/mvt.c:14]   --->   Operation 60 'store' 'store_ln14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 61 [1/2] (1.23ns)   --->   "%x2_load = load i6 %x2_addr" [src/mvt.c:15]   --->   Operation 61 'load' 'x2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %x2_load" [src/mvt.c:15]   --->   Operation 62 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%buff_x2_addr = getelementptr i32 %buff_x2, i64 0, i64 %zext_ln13" [src/mvt.c:15]   --->   Operation 63 'getelementptr' 'buff_x2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i6 %buff_x2_addr" [src/mvt.c:15]   --->   Operation 64 'store' 'store_ln15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 65 [1/2] (1.23ns)   --->   "%y1_load = load i6 %y1_addr" [src/mvt.c:16]   --->   Operation 65 'load' 'y1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %y1_load" [src/mvt.c:16]   --->   Operation 66 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%buff_y1_addr = getelementptr i32 %buff_y1, i64 0, i64 %zext_ln6" [src/mvt.c:16]   --->   Operation 67 'getelementptr' 'buff_y1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%buff_y1_1_addr = getelementptr i32 %buff_y1_1, i64 0, i64 %zext_ln6" [src/mvt.c:16]   --->   Operation 68 'getelementptr' 'buff_y1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.63ns)   --->   "%y2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %y2" [src/mvt.c:17]   --->   Operation 69 'read' 'y2_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %y2_read" [src/mvt.c:17]   --->   Operation 70 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%buff_y2_addr = getelementptr i32 %buff_y2, i64 0, i64 %zext_ln6" [src/mvt.c:17]   --->   Operation 71 'getelementptr' 'buff_y2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%buff_y2_1_addr = getelementptr i32 %buff_y2_1, i64 0, i64 %zext_ln6" [src/mvt.c:17]   --->   Operation 72 'getelementptr' 'buff_y2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %trunc_ln13_1, void %arrayidx14.case.0, void %arrayidx14.case.1" [src/mvt.c:16]   --->   Operation 73 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln16 = store i32 %bitcast_ln16, i5 %buff_y1_addr" [src/mvt.c:16]   --->   Operation 74 'store' 'store_ln16' <Predicate = (!trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln17 = store i32 %bitcast_ln17, i5 %buff_y2_addr" [src/mvt.c:17]   --->   Operation 75 'store' 'store_ln17' <Predicate = (!trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx14.exit" [src/mvt.c:17]   --->   Operation 76 'br' 'br_ln17' <Predicate = (!trunc_ln13_1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln16 = store i32 %bitcast_ln16, i5 %buff_y1_1_addr" [src/mvt.c:16]   --->   Operation 77 'store' 'store_ln16' <Predicate = (trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln17 = store i32 %bitcast_ln17, i5 %buff_y2_1_addr" [src/mvt.c:17]   --->   Operation 78 'store' 'store_ln17' <Predicate = (trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx14.exit" [src/mvt.c:17]   --->   Operation 79 'br' 'br_ln17' <Predicate = (trunc_ln13_1)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (2.04ns)   --->   "%call_ln19 = call void @mvt_Pipeline_lprd_2, i12 %tmp, i32 %A, i6 %trunc_ln13, i32 %buff_A, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i1 %trunc_ln13_1" [src/mvt.c:19]   --->   Operation 80 'call' 'call_ln19' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln13, i7 %i" [src/mvt.c:6]   --->   Operation 81 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln19 = call void @mvt_Pipeline_lprd_2, i12 %tmp, i32 %A, i6 %trunc_ln13, i32 %buff_A, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i1 %trunc_ln13_1" [src/mvt.c:19]   --->   Operation 82 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln13 = br void %lprd_2" [src/mvt.c:13]   --->   Operation 83 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_y1, i32 %buff_y1_1, i32 %buff_x1"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lp3_lp4, i32 %buff_A, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_y2, i32 %buff_y2_1, i32 %buff_x2"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lp3_lp4, i32 %buff_A, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_y2, i32 %buff_y2_1, i32 %buff_x2"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 87 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lpwr, i32 %buff_x1, i32 %x1_out, i32 %buff_x2, i32 %x2_out"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lpwr, i32 %buff_x1, i32 %x1_out, i32 %buff_x2, i32 %x2_out"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [src/mvt.c:39]   --->   Operation 90 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ x1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ x2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0111100000]
spectopmodule_ln4     (spectopmodule    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
buff_A                (alloca           ) [ 0011111100]
buff_A_1              (alloca           ) [ 0011111100]
buff_A_2              (alloca           ) [ 0011111100]
buff_A_3              (alloca           ) [ 0011111100]
buff_x1               (alloca           ) [ 0011111111]
buff_x2               (alloca           ) [ 0011111111]
buff_y1               (alloca           ) [ 0011110000]
buff_y1_1             (alloca           ) [ 0011110000]
buff_y2               (alloca           ) [ 0011111100]
buff_y2_1             (alloca           ) [ 0011111100]
store_ln6             (store            ) [ 0000000000]
br_ln13               (br               ) [ 0000000000]
i_2                   (load             ) [ 0000000000]
trunc_ln13            (trunc            ) [ 0001100000]
icmp_ln13             (icmp             ) [ 0011100000]
add_ln13              (add              ) [ 0001000000]
br_ln13               (br               ) [ 0000000000]
zext_ln13             (zext             ) [ 0001000000]
trunc_ln13_1          (trunc            ) [ 0001100000]
lshr_ln6              (partselect       ) [ 0001000000]
x1_addr               (getelementptr    ) [ 0001000000]
x2_addr               (getelementptr    ) [ 0001000000]
y1_addr               (getelementptr    ) [ 0001000000]
tmp                   (bitconcatenate   ) [ 0000100000]
speclooptripcount_ln6 (speclooptripcount) [ 0000000000]
specloopname_ln13     (specloopname     ) [ 0000000000]
zext_ln6              (zext             ) [ 0000000000]
x1_load               (load             ) [ 0000000000]
bitcast_ln14          (bitcast          ) [ 0000000000]
buff_x1_addr          (getelementptr    ) [ 0000000000]
store_ln14            (store            ) [ 0000000000]
x2_load               (load             ) [ 0000000000]
bitcast_ln15          (bitcast          ) [ 0000000000]
buff_x2_addr          (getelementptr    ) [ 0000000000]
store_ln15            (store            ) [ 0000000000]
y1_load               (load             ) [ 0000000000]
bitcast_ln16          (bitcast          ) [ 0000000000]
buff_y1_addr          (getelementptr    ) [ 0000000000]
buff_y1_1_addr        (getelementptr    ) [ 0000000000]
y2_read               (read             ) [ 0000000000]
bitcast_ln17          (bitcast          ) [ 0000000000]
buff_y2_addr          (getelementptr    ) [ 0000000000]
buff_y2_1_addr        (getelementptr    ) [ 0000000000]
br_ln16               (br               ) [ 0000000000]
store_ln16            (store            ) [ 0000000000]
store_ln17            (store            ) [ 0000000000]
br_ln17               (br               ) [ 0000000000]
store_ln16            (store            ) [ 0000000000]
store_ln17            (store            ) [ 0000000000]
br_ln17               (br               ) [ 0000000000]
store_ln6             (store            ) [ 0000000000]
call_ln19             (call             ) [ 0000000000]
br_ln13               (br               ) [ 0000000000]
call_ln0              (call             ) [ 0000000000]
call_ln0              (call             ) [ 0000000000]
empty                 (wait             ) [ 0000000000]
call_ln0              (call             ) [ 0000000000]
ret_ln39              (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x2_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x2_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mvt_Pipeline_lp1_lp2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mvt_Pipeline_lprd_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mvt_Pipeline_lp3_lp4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mvt_Pipeline_lpwr"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="buff_A_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buff_A_1_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buff_A_2_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buff_A_3_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buff_x1_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_x1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buff_x2_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_x2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buff_y1_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_y1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buff_y1_1_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_y1_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buff_y2_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_y2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buff_y2_1_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_y2_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="y2_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y2_read/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x1_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x1_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x1_load/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="x2_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x2_addr/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x2_load/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="y1_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="7" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y1_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="6" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y1_load/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="buff_x1_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="7" slack="1"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x1_addr/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln14_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="buff_x2_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="7" slack="1"/>
<pin id="177" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x2_addr/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln15_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="buff_y1_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y1_addr/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="buff_y1_1_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y1_1_addr/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="buff_y2_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="5" slack="0"/>
<pin id="201" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y2_addr/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="buff_y2_1_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y2_1_addr/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln16_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln17_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln16_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln17_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_mvt_Pipeline_lp1_lp2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="242" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_mvt_Pipeline_lprd_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="12" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="0" index="3" bw="6" slack="1"/>
<pin id="249" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="8" bw="1" slack="1"/>
<pin id="254" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_mvt_Pipeline_lp3_lp4_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="0" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="266" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_mvt_Pipeline_lpwr_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="32" slack="0"/>
<pin id="272" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="4" bw="32" slack="0"/>
<pin id="274" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln6_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="7" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="i_2_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="1"/>
<pin id="285" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln13_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln13_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="7" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln13_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln13_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln13_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="lshr_ln6_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="0" index="1" bw="7" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="0" index="3" bw="4" slack="0"/>
<pin id="318" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="0" index="1" bw="6" slack="1"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln6_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="bitcast_ln14_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="bitcast_ln15_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="bitcast_ln16_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="bitcast_ln17_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln6_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="1"/>
<pin id="362" dir="0" index="1" bw="7" slack="2"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="i_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="371" class="1005" name="trunc_ln13_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="1"/>
<pin id="373" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

<comp id="380" class="1005" name="add_ln13_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="1"/>
<pin id="382" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="385" class="1005" name="zext_ln13_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="1"/>
<pin id="387" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="391" class="1005" name="trunc_ln13_1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13_1 "/>
</bind>
</comp>

<comp id="396" class="1005" name="lshr_ln6_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="1"/>
<pin id="398" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln6 "/>
</bind>
</comp>

<comp id="401" class="1005" name="x1_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="1"/>
<pin id="403" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x1_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="x2_addr_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="1"/>
<pin id="408" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x2_addr "/>
</bind>
</comp>

<comp id="411" class="1005" name="y1_addr_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="1"/>
<pin id="413" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="y1_addr "/>
</bind>
</comp>

<comp id="416" class="1005" name="tmp_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="12" slack="1"/>
<pin id="418" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="62" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="46" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="161" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="173" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="185" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="197" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="191" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="203" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="255"><net_src comp="64" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="275"><net_src comp="70" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="10" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="12" pin="0"/><net_sink comp="268" pin=4"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="283" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="283" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="40" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="283" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="312"><net_src comp="283" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="283" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="14" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="330"><net_src comp="323" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="341"><net_src comp="129" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="346"><net_src comp="142" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="351"><net_src comp="155" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="357"><net_src comp="116" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="367"><net_src comp="72" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="374"><net_src comp="286" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="244" pin=3"/></net>

<net id="383"><net_src comp="296" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="388"><net_src comp="302" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="394"><net_src comp="309" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="244" pin=8"/></net>

<net id="399"><net_src comp="313" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="404"><net_src comp="122" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="409"><net_src comp="135" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="414"><net_src comp="148" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="419"><net_src comp="323" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="244" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x1_out | {8 9 }
	Port: x2_out | {8 9 }
 - Input state : 
	Port: mvt : A | {3 4 }
	Port: mvt : x1 | {2 3 }
	Port: mvt : x2 | {2 3 }
	Port: mvt : y1 | {2 3 }
	Port: mvt : y2 | {3 }
  - Chain level:
	State 1
		store_ln6 : 1
	State 2
		trunc_ln13 : 1
		icmp_ln13 : 1
		add_ln13 : 1
		br_ln13 : 2
		zext_ln13 : 1
		trunc_ln13_1 : 1
		lshr_ln6 : 1
		x1_addr : 2
		x1_load : 3
		x2_addr : 2
		x2_load : 3
		y1_addr : 2
		y1_load : 3
	State 3
		bitcast_ln14 : 1
		store_ln14 : 2
		bitcast_ln15 : 1
		store_ln15 : 2
		bitcast_ln16 : 1
		buff_y1_addr : 1
		buff_y1_1_addr : 1
		buff_y2_addr : 1
		buff_y2_1_addr : 1
		store_ln16 : 2
		store_ln17 : 1
		store_ln16 : 2
		store_ln17 : 1
		call_ln19 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          | grp_mvt_Pipeline_lp1_lp2_fu_233 |    5    |  7.602  |   1010  |   748   |
|   call   |  grp_mvt_Pipeline_lprd_2_fu_244 |    0    |  0.427  |    32   |    56   |
|          | grp_mvt_Pipeline_lp3_lp4_fu_257 |    5    |  7.602  |   1010  |   748   |
|          |   grp_mvt_Pipeline_lpwr_fu_268  |    0    |  0.854  |    19   |    46   |
|----------|---------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln13_fu_290        |    0    |    0    |    0    |    14   |
|----------|---------------------------------|---------|---------|---------|---------|
|    add   |         add_ln13_fu_296         |    0    |    0    |    0    |    14   |
|----------|---------------------------------|---------|---------|---------|---------|
|   read   |       y2_read_read_fu_116       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   trunc  |        trunc_ln13_fu_286        |    0    |    0    |    0    |    0    |
|          |       trunc_ln13_1_fu_309       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   zext   |         zext_ln13_fu_302        |    0    |    0    |    0    |    0    |
|          |         zext_ln6_fu_331         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|partselect|         lshr_ln6_fu_313         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|bitconcatenate|            tmp_fu_323           |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    10   |  16.485 |   2071  |   1626  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|  buff_A |    2   |    0   |    0   |    0   |
| buff_A_1|    2   |    0   |    0   |    0   |
| buff_A_2|    2   |    0   |    0   |    0   |
| buff_A_3|    2   |    0   |    0   |    0   |
| buff_x1 |    1   |    0   |    0   |    0   |
| buff_x2 |    1   |    0   |    0   |    0   |
| buff_y1 |    2   |    0   |    0   |    0   |
|buff_y1_1|    2   |    0   |    0   |    0   |
| buff_y2 |    2   |    0   |    0   |    0   |
|buff_y2_1|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |   18   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln13_reg_380  |    7   |
|      i_reg_364     |    7   |
|  lshr_ln6_reg_396  |    5   |
|     tmp_reg_416    |   12   |
|trunc_ln13_1_reg_391|    1   |
| trunc_ln13_reg_371 |    6   |
|   x1_addr_reg_401  |    6   |
|   x2_addr_reg_406  |    6   |
|   y1_addr_reg_411  |    6   |
|  zext_ln13_reg_385 |   64   |
+--------------------+--------+
|        Total       |   120  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_129       |  p0  |   2  |   6  |   12   ||    9    |
|        grp_access_fu_142       |  p0  |   2  |   6  |   12   ||    9    |
|        grp_access_fu_155       |  p0  |   2  |   6  |   12   ||    9    |
| grp_mvt_Pipeline_lprd_2_fu_244 |  p1  |   2  |  12  |   24   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   60   ||  1.708  ||    36   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |   16   |  2071  |  1626  |    -   |
|   Memory  |   18   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   120  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   18   |   10   |   18   |  2191  |  1662  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
